# ----------------------------------------
# Jasper Version Info
# tool      : Jasper 2024.06
# platform  : Linux 3.10.0-1062.el7.x86_64
# version   : 2024.06p002 64 bits
# build date: 2024.09.02 16:28:38 UTC
# ----------------------------------------
# started   : 2025-11-18 10:54:39 IST
# hostname  : vlsi-moon.vlsidomain
# pid       : 226588
# arguments : '-label' 'session_0' '-console' '//127.0.0.1:45015' '-nowindow' '-style' 'windows' '-exitonerror' '-data' 'AAAAwnicY2RgYLCp////PwMYMD6A0Aw2jAyoAMRnQhUJbEChGRhYYZphSliAmItBl6GAoYghnyELyFNj0ANCfSA7HS6aypDMUMJQDBQtA4omMsQzWAJV8gD1JQF5JUDZDCBfCElWDyyaA7YDAEbbFTs=' '-proj' '/users/rompel/jasper_executions/liveness/jgprojects/vga_9/sessionLogs/session_0' '-init' '-hidden' '/users/rompel/jasper_executions/liveness/jgprojects/vga_9/.tmp/.initCmds.tcl' 'vga_9.tcl' '-hidden' '/users/rompel/jasper_executions/liveness/jgprojects/vga_9/.tmp/.postCmds.tcl'

Any disclosure about the Cadence Design Systems software or its use
model to any third party violates the written Non-Disclosure Agreement
between Cadence Design Systems, Inc. and the customer.

THIS SOFTWARE CONTAINS CONFIDENTIAL INFORMATION AND TRADE SECRETS OF
CADENCE DESIGN SYSTEMS, INC. USE, DISCLOSURE, OR REPRODUCTION IS
PROHIBITED WITHOUT THE PRIOR EXPRESS WRITTEN PERMISSION OF CADENCE
DESIGN SYSTEMS, INC.

Copyright (C) 2000-2024 Cadence Design Systems, Inc. All Rights
Reserved.  Unpublished -- rights reserved under the copyright laws of
the United States.

This product includes software developed by others and redistributed
according to license agreement. See doc/third_party_readme.txt for
further details.

RESTRICTED RIGHTS LEGEND

Use, duplication, or disclosure by the Government is subject to
restrictions as set forth in subparagraph (c) (1) (ii) of the Rights in
Technical Data and Computer Software clause at DFARS 252.227-7013 or
subparagraphs (c) (1) and (2) of Commercial Computer Software -- Restricted
Rights at 48 CFR 52.227-19, as applicable.


                          Cadence Design Systems, Inc.
                          2655 Seely Avenue
                          San Jose, CA 95134
                          Phone: 408.943.1234

For technical assistance visit http://support.cadence.com.

Jasper Apps Analysis Session - /users/rompel/jasper_executions/liveness/jgprojects/vga_9/sessionLogs/session_0

WARNING (WG017): [session]: The system's locale is "ANSI_X3.4-1968", which is not UTF-8. Non-ASCII characters might not be handled correctly.
WARNING (WG017): [jg_console]: The system's locale is "ANSI_X3.4-1968", which is not UTF-8. Non-ASCII characters might not be handled correctly.
INFO: successfully checked out license "jasper_fao".
INFO: reading configuration file "/users/rompel/.config/cadence/jasper.conf".
% analyze -sv09 ../vga_9.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence2425/JASPER/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '../vga_9.sv'
% elaborate -bbox_mul 1000000 -bbox_div 1000000 -bbox_mod 1000000 -bbox_a 1000000
[INFO (HIER-8002)] ../vga_9.sv(64): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../vga_9.sv(1): compiling module 'VGA'
[WARN (VERI-1209)] ../vga_9.sv(33): expression size 32 truncated to fit in target size 10
[WARN (VERI-1209)] ../vga_9.sv(37): expression size 32 truncated to fit in target size 9
[INFO (VERI-8005)] ../vga_9.sv(17): Unintentional sequential element inferred for h_cnt read before write using blocking assignment
[INFO (VERI-8005)] ../vga_9.sv(18): Unintentional sequential element inferred for v_cnt read before write using blocking assignment
[INFO (VERI-8005)] ../vga_9.sv(19): Unintentional sequential element inferred for h_sync read before write using blocking assignment
[INFO (VERI-8005)] ../vga_9.sv(20): Unintentional sequential element inferred for v_sync read before write using blocking assignment
[INFO (VERI-8005)] ../vga_9.sv(1): Unintentional sequential element inferred for disp_ena read before write using blocking assignment
[INFO (VERI-8005)] ../vga_9.sv(1): Unintentional sequential element inferred for col read before write using blocking assignment
[INFO (VERI-8005)] ../vga_9.sv(1): Unintentional sequential element inferred for row read before write using blocking assignment
INFO (ISW003): Top module name is "VGA".
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          1 (0 packages)
  Single run mode                         On
  Pipeline                                On (1 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      1 (1 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
VGA
[<embedded>] % reset rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
[<embedded>] % clock clk
[<embedded>] % prove -all
Ncustom1: Custom engine code is hT3Ng7hPPfiYQOTDZ3qhYOwGAM51eA+J/FjkM5shLioAsqhgLR4Ft+O1BuKG6ilQ83B9tLXSl+CwjiTMAQA
Bcustom2: Custom engine code is hT3Nm7hPr1Vp3Di1Ra2USNIGL4JypRnLKLAdF6JAyuavO2JfGCiY9OZJhcAcOUnLx5xwNdhILGrAWX9s+z2WDkKwNR7tAfClBEjRFVQeq6DU54boFgEA
AMcustom3: Custom engine code is hT3Ng7hP/feYQOTDZ3qhYOwGAM51eA+J/FjkM5shLioAsqhgLR4Ft+O1BuKG6ilQ83B9tLXSmmqwm7g9AQA
Mpcustom4: Custom engine code is hT3NZbhP9fmY2AbBQnsjfOxn6c+6e6yL+/e8fZFmaQrnlgEA
INFO (IPF036): Starting proof on task: "<embedded>", 1 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 39 of 41 design flops, 0 of 0 design latches, 3 of 3 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
AMcustom5: Custom engine code is hT3N1rhP11/52HrFRS21ROp2LOjVTgPvT8L8BGXHgLhaIuqtT4nARFjUqrBL+7pLmaTOzBepZW/Jm8SSrHDybSQtoNiO3y43wk+dEoWlsZizu97Fih6O6lPVG/LpWP5SsUPwlGagLNa1FKEFvwVXyX7//8prySbvSxIHXr5er+z4RAEA
Ncustom6: Custom engine code is hT3OXrhPByJp3TrFSTLhUmMH4KVtJgmTCnNDF46yMXOKY48m4LS5nE7yBzFjA7kDuwO/GhGUpEPiky3p3wmPn3dJZHxFMsafSoObRzSC+tn7sEY0WbTdZ/FV4hL3MYH/b1CIUvXSWR4wqEoVLsmMOD4xIPT4lI1LO6ZCO7PnnWQuLwetnvKlrXx6wCW/A+x+enqslg1YPobi4wEF/EvbzOvcTYdJvl2s4H2yZg2b2ofAVN5WvhWk1HoBAA
0: Finished reduce in 0s
ADcustom7: Custom engine code is hT3Nv7hPv1752HrFRa2kROx2f/ECJeZB2AZsLdlO8VwmIuqtT4nIDFXclhg+O+o+DMmQCekbheGk0kK28laA9gaOFDXsQp29J3X615HY1IPHJWd6FUFvCHjO+p1k652b5JJvZlShNpGlGSXAiQe/mEAj6tEBAA
Tricustom8: Custom engine code is hT3Nu7hPt1752DvFRa0kNDiyIV97VyejwM9C/jCLJjdPvusZONHY42VYUy0Q1ZotnhcVtNc56tJ5wbxv6V2+XpdsaSlHck5vfnbYjdwj1OECy9U+7oSQ0SZE3g5ayD+Phuh4odCJTjeKa2k4elM9ldQfkAEA
Gcustom9: Custom engine code is hT3NibhPDfeYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInncipMGcUXqAadachREE9F2PwhBUZUNw5kHnd4JdXkamORRgEA
C2custom10: Custom engine code is hT3NirhPjfWYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInncgkrYMMXCYbdK0dUjZIF9d4cJ0rHoBDjwVLBKuG86XYVV00BAA
AGcustom11: Custom engine code is hT3NirhP/fmYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInnckcwYMMXCYbdK0dUjZIF9d4cJ0rHoBDjwVLBKuHEZnZByh0BAA
0.0.PRE: Performing Proof Simplification...
Bcustom12: Custom engine code is hT3NjrhPDfiYQADBZnYcglOvK9PfWxFtenjIyBqfrgr7if/jL/yPOuK1BAflEcW0DxNH2eDIoezN2gxlQFg81RZtiWXh7aiTAidvAQA
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
Ncustom13: Custom engine code is hT3NR7hPByFp3TrFSTLhUmMH4KWtJglTyV/c51BHEeZWamnJv767nE6PCak26bd3gf3XGN3rIRheufhDieCJQVISo+gNYUKhiUedBKGtsP/a18svAnlMJZudHxDFwK5ufsyoxsIyiAeSY2oi3tEuoDHr5gw42DFKAG3PqO3CEsl8Azzdt3pl5nGA1Ifv2H02eYsFzWb/nfp8PMb3F0krE/EgBcm8TD9Div8BAA
0.0.N: Proof Simplification Iteration 1	[0.00 s]
Tricustom14: Custom engine code is hT3Nu7hP3fiYQADBZnYcglNHp9bfd7EOeniIqP/ji8sGLQu8yhsFO+wxJ+O+R0bU8g/IewXFomyos+viQnWc2xYNYmMqpo3i40O7DaZR7qfp4YqNx26KRvQ/qx0BAA
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 0.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
0.0.PRE: Proof Simplification completed in 0.00 s
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 1
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 226655@vlsi-moon(local) jg_226588_vlsi-moon_1
0.0.N: Proofgrid shell started at 226654@vlsi-moon(local) jg_226588_vlsi-moon_1
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Last scan. Per property time limit: 0s
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "VGA.p1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.Hp: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.Hp: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.Hp: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.Hp: Trace Attempt  4	[0.00 s]
0.0.Hp: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.N: Trace Attempt  5	[0.02 s]
0.0.Oh: Proofgrid shell started at 226687@vlsi-moon(local) jg_226588_vlsi-moon_1
0.0.Oh: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.AM: Proofgrid shell started at 226689@vlsi-moon(local) jg_226588_vlsi-moon_1
0.0.Oh: Reached length limit (2147483647) [0.00 s]
0.0.AM: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Oh: Exited with Success (@ 0.09 s)
0.0.AM: Last scan. Per property time limit: 0s
0.0.AM: Starting proof for property "VGA.p1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.Ht: Proofgrid shell started at 226686@vlsi-moon(local) jg_226588_vlsi-moon_1
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.B: Proofgrid shell started at 226688@vlsi-moon(local) jg_226588_vlsi-moon_1
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.Ht: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: Last scan. Per property time limit: 0s
0.0.Ht: Trace Attempt  1	[0.00 s]
0.0.Ht: Trace Attempt  2	[0.00 s]
0.0.Ht: Trace Attempt  3	[0.00 s]
0.0.Ht: Trace Attempt  4	[0.00 s]
0.0.Ht: Trace Attempt  5	[0.00 s]
0.0.B: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Last scan. Per property time limit: 0s
0.0.B: Starting proof for property "VGA.p1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  4	[0.00 s]
0.0.B: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  2	[0.01 s]
0.0.AM: Trace Attempt  3	[0.01 s]
0.0.AM: Trace Attempt  4	[0.01 s]
0.0.AM: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  1	[0.10 s]
0.0.N: Trace Attempt  2	[0.10 s]
0.0.N: Trace Attempt  3	[0.10 s]
0.0.AM: Trace Attempt  1	[0.02 s]
0.0.N: Trace Attempt  4	[0.11 s]
0.0.AM: Trace Attempt  2	[0.02 s]
0.0.AM: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  5	[0.11 s]
0.0.AM: Trace Attempt  4	[0.03 s]
0.0.AM: Trace Attempt  1	[0.12 s]
0.0.AM: Trace Attempt  2	[0.12 s]
0.0.AM: Trace Attempt  3	[0.12 s]
0.0.AM: Trace Attempt  4	[0.12 s]
0.0.N: Trace Attempt  1	[0.47 s]
0.0.N: Trace Attempt  2	[0.47 s]
0.0.N: Trace Attempt  3	[0.47 s]
0.0.N: Trace Attempt  4	[0.47 s]
0.0.N: Trace Attempt  5	[0.47 s]
0.0.AM: Trace Attempt  1	[0.73 s]
0.0.AM: Trace Attempt  2	[0.73 s]
0.0.AM: Trace Attempt  3	[0.73 s]
0.0.AM: Trace Attempt  4	[0.74 s]
0.0.N: Trace Attempt  1	[1.11 s]
0.0.N: Trace Attempt  2	[1.12 s]
0.0.N: Trace Attempt  3	[1.12 s]
0.0.N: Trace Attempt  4	[1.12 s]
0.0.N: Trace Attempt  5	[1.12 s]
0.0.N: Trace Attempt  1	[1.77 s]
0.0.N: Trace Attempt  2	[1.77 s]
0.0.N: Trace Attempt  3	[1.77 s]
0.0.N: Trace Attempt  4	[1.77 s]
0.0.N: Trace Attempt  5	[1.77 s]
0.0.N: Trace Attempt  1	[2.42 s]
0.0.N: Trace Attempt  2	[2.42 s]
0.0.N: Trace Attempt  3	[2.42 s]
0.0.N: Trace Attempt  4	[2.42 s]
0.0.N: Trace Attempt  5	[2.43 s]
0.0.N: Trace Attempt  1	[3.07 s]
0.0.N: Trace Attempt  2	[3.08 s]
0.0.N: Trace Attempt  3	[3.08 s]
0.0.N: Trace Attempt  4	[3.08 s]
0.0.N: Trace Attempt  5	[3.08 s]
0.0.N: Trace Attempt  1	[3.72 s]
0.0.N: Trace Attempt  2	[3.73 s]
0.0.N: Trace Attempt  3	[3.73 s]
0.0.N: Trace Attempt  4	[3.73 s]
0.0.N: Trace Attempt  5	[3.73 s]
0.0.Hp: Trace Attempt 300	[4.01 s]
0.0.Ht: Trace Attempt 2123	[4.00 s]
0.0.B: Trace Attempt 1834	[4.00 s]
0.0.N: Trace Attempt  1	[4.40 s]
0.0.N: Trace Attempt  2	[4.40 s]
0.0.N: Trace Attempt  3	[4.40 s]
0.0.N: Trace Attempt  4	[4.41 s]
0.0.N: Trace Attempt  5	[4.41 s]
0.0.AM: Trace Attempt 234	[4.88 s]
0.0.N: Trace Attempt  1	[5.03 s]
0.0.N: Trace Attempt  2	[5.03 s]
0.0.N: Trace Attempt  3	[5.04 s]
0.0.N: Trace Attempt  4	[5.04 s]
0.0.N: Trace Attempt  5	[5.04 s]
0.0.N: Trace Attempt  1	[5.66 s]
0.0.N: Trace Attempt  2	[5.66 s]
0.0.N: Trace Attempt  3	[5.66 s]
0.0.N: Trace Attempt  4	[5.66 s]
0.0.N: Trace Attempt  5	[5.67 s]
0.0.N: Trace Attempt  1	[6.29 s]
0.0.N: Trace Attempt  2	[6.30 s]
0.0.N: Trace Attempt  3	[6.30 s]
0.0.N: Trace Attempt  4	[6.30 s]
0.0.N: Trace Attempt  5	[6.30 s]
0.0.N: Trace Attempt  1	[6.93 s]
0.0.N: Trace Attempt  2	[6.93 s]
0.0.N: Trace Attempt  3	[6.93 s]
0.0.N: Trace Attempt  4	[6.93 s]
0.0.N: Trace Attempt  5	[6.93 s]
0.0.N: Trace Attempt  1	[7.60 s]
0.0.N: Trace Attempt  2	[7.61 s]
0.0.N: Trace Attempt  3	[7.61 s]
0.0.N: Trace Attempt  4	[7.61 s]
0.0.N: Trace Attempt  5	[7.61 s]
0.0.Hp: Trace Attempt 405	[8.03 s]
0.0.Ht: Trace Attempt 2827	[8.01 s]
0.0.B: Trace Attempt 2508	[8.01 s]
0.0.N: Trace Attempt  1	[9.24 s]
0.0.N: Trace Attempt  2	[9.25 s]
0.0.N: Trace Attempt  3	[9.25 s]
0.0.N: Trace Attempt  4	[9.25 s]
0.0.N: Trace Attempt  5	[9.25 s]
0.0.AM: Trace Attempt 434	[9.61 s]
0.0.N: Trace Attempt  1	[10.88 s]
0.0.N: Trace Attempt  2	[10.88 s]
0.0.N: Trace Attempt  3	[10.88 s]
0.0.N: Trace Attempt  4	[10.88 s]
0.0.N: Trace Attempt  5	[10.88 s]
0.0.Hp: Trace Attempt 479	[12.04 s]
0.0.B: Trace Attempt 3007	[12.01 s]
0.0.Ht: Trace Attempt 3347	[12.01 s]
0.0.N: Trace Attempt  1	[12.51 s]
0.0.N: Trace Attempt  2	[12.51 s]
0.0.N: Trace Attempt  3	[12.51 s]
0.0.N: Trace Attempt  4	[12.51 s]
0.0.N: Trace Attempt  5	[12.51 s]
0.0.AM: Trace Attempt 491	[13.84 s]
0.0.N: Trace Attempt  1	[14.15 s]
0.0.N: Trace Attempt  2	[14.15 s]
0.0.N: Trace Attempt  3	[14.15 s]
0.0.N: Trace Attempt  4	[14.15 s]
0.0.N: Trace Attempt  5	[14.16 s]
0.0.N: Trace Attempt  1	[15.77 s]
0.0.N: Trace Attempt  2	[15.77 s]
0.0.N: Trace Attempt  3	[15.77 s]
0.0.N: Trace Attempt  4	[15.78 s]
0.0.N: Trace Attempt  5	[15.78 s]
0.0.Hp: Trace Attempt 546	[16.10 s]
0.0.B: Trace Attempt 3424	[16.01 s]
0.0.Ht: Trace Attempt 3765	[16.02 s]
0.0.N: Trace Attempt  1	[17.42 s]
0.0.N: Trace Attempt  2	[17.42 s]
0.0.N: Trace Attempt  3	[17.42 s]
0.0.N: Trace Attempt  4	[17.42 s]
0.0.N: Trace Attempt  5	[17.42 s]
0.0.AM: Trace Attempt 505	[18.19 s]
0.0.N: Trace Attempt  1	[19.07 s]
0.0.N: Trace Attempt  2	[19.08 s]
0.0.N: Trace Attempt  3	[19.08 s]
0.0.N: Trace Attempt  4	[19.08 s]
0.0.N: Trace Attempt  5	[19.08 s]
0.0.B: Trace Attempt 3794	[20.02 s]
0.0.Ht: Trace Attempt 4133	[20.02 s]
0.0.Hp: Trace Attempt 600	[20.17 s]
0.0.N: Trace Attempt  1	[20.73 s]
0.0.N: Trace Attempt  2	[20.73 s]
0.0.N: Trace Attempt  3	[20.73 s]
0.0.N: Trace Attempt  4	[20.74 s]
0.0.N: Trace Attempt  5	[20.74 s]
0.0.AM: Trace Attempt 517	[22.21 s]
0.0.N: Trace Attempt  1	[22.50 s]
0.0.N: Trace Attempt  2	[22.50 s]
0.0.N: Trace Attempt  3	[22.50 s]
0.0.N: Trace Attempt  4	[22.50 s]
0.0.N: Trace Attempt  5	[22.50 s]
0.0.Ht: Trace Attempt 4446	[24.02 s]
0.0.B: Trace Attempt 4123	[24.02 s]
0.0.AM: Trace Attempt  1	[25.55 s]
0.0.AM: Trace Attempt  2	[25.55 s]
0.0.AM: Trace Attempt  3	[25.55 s]
0.0.AM: Trace Attempt  4	[25.55 s]
0.0.AM: Trace Attempt  5	[25.55 s]
0.0.N: Trace Attempt 426	[26.57 s]
0.0.Hp: Trace Attempt 648	[27.23 s]
0.0.B: Trace Attempt 4433	[28.02 s]
0.0.Ht: Trace Attempt 4742	[28.03 s]
0.0.N: Trace Attempt  1	[29.18 s]
0.0.N: Trace Attempt  2	[29.18 s]
0.0.N: Trace Attempt  3	[29.18 s]
0.0.N: Trace Attempt  4	[29.18 s]
0.0.N: Trace Attempt  5	[29.18 s]
0.0.AM: Trace Attempt 459	[29.58 s]
0.0.Hp: Trace Attempt 788	[31.25 s]
0.0.Ht: Trace Attempt 5003	[32.03 s]
0.0.B: Trace Attempt 4716	[32.03 s]
0.0.N: Trace Attempt 424	[33.37 s]
0.0.AM: Trace Attempt 496	[33.81 s]
0.0.Hp: Trace Attempt 851	[35.27 s]
0.0.N: Trace Attempt  1	[35.91 s]
0.0.N: Trace Attempt  2	[35.91 s]
0.0.N: Trace Attempt  3	[35.91 s]
0.0.N: Trace Attempt  4	[35.91 s]
0.0.N: Trace Attempt  5	[35.91 s]
0.0.B: Trace Attempt 4971	[36.04 s]
0.0.Ht: Trace Attempt 5244	[36.05 s]
0.0.AM: Trace Attempt 521	[37.84 s]
0.0.Hp: Trace Attempt 911	[39.31 s]
0.0.N: Trace Attempt 424	[40.11 s]
0.0.B: Trace Attempt 5215	[40.05 s]
0.0.Ht: Trace Attempt 5477	[40.06 s]
0.0.AM: Trace Attempt 607	[41.85 s]
0.0.N: Trace Attempt  1	[42.68 s]
0.0.N: Trace Attempt  2	[42.68 s]
0.0.N: Trace Attempt  3	[42.68 s]
0.0.N: Trace Attempt  4	[42.68 s]
0.0.N: Trace Attempt  5	[42.68 s]
0.0.Hp: Trace Attempt 967	[43.34 s]
0.0.B: Trace Attempt 5455	[44.05 s]
0.0.Ht: Trace Attempt 5687	[44.08 s]
0.0.AM: Trace Attempt  1	[44.94 s]
0.0.AM: Trace Attempt  2	[44.95 s]
0.0.AM: Trace Attempt  3	[44.95 s]
0.0.AM: Trace Attempt  4	[44.95 s]
0.0.AM: Trace Attempt  5	[44.95 s]
0.0.N: Trace Attempt 423	[46.69 s]
0.0.Hp: Trace Attempt 1011	[47.48 s]
0.0.B: Trace Attempt 5681	[48.05 s]
0.0.Ht: Trace Attempt 5896	[48.09 s]
0.0.AM: Trace Attempt 241	[48.96 s]
0.0.N: Trace Attempt  1	[49.46 s]
0.0.N: Trace Attempt  2	[49.46 s]
0.0.N: Trace Attempt  3	[49.46 s]
0.0.N: Trace Attempt  4	[49.46 s]
0.0.N: Trace Attempt  5	[49.46 s]
0.0.Hp: Trace Attempt 1038	[51.53 s]
0.0.B: Trace Attempt 5895	[52.05 s]
0.0.Ht: Trace Attempt 6110	[52.10 s]
0.0.AM: Trace Attempt 458	[53.12 s]
0.0.N: Trace Attempt 424	[53.66 s]
0.0.Hp: Trace Attempt 1066	[55.87 s]
0.0.B: Trace Attempt 6100	[56.06 s]
0.0.N: Trace Attempt  1	[56.19 s]
0.0.N: Trace Attempt  2	[56.20 s]
0.0.N: Trace Attempt  3	[56.20 s]
0.0.Ht: Trace Attempt 6308	[56.11 s]
0.0.N: Trace Attempt  4	[56.20 s]
0.0.N: Trace Attempt  5	[56.20 s]
0.0.AM: Trace Attempt 495	[57.88 s]
0.0.Hp: Trace Attempt 1093	[59.93 s]
0.0.B: Trace Attempt 6301	[60.07 s]
0.0.Ht: Trace Attempt 6480	[60.13 s]
0.0.N: Trace Attempt 424	[60.39 s]
0.0.AM: Trace Attempt 523	[62.36 s]
0.0.N: Trace Attempt  1	[62.98 s]
0.0.N: Trace Attempt  2	[62.98 s]
0.0.N: Trace Attempt  3	[62.98 s]
0.0.N: Trace Attempt  4	[62.98 s]
0.0.N: Trace Attempt  5	[62.99 s]
0.0.Hp: Trace Attempt 1120	[64.03 s]
0.0.B: Trace Attempt 6493	[64.08 s]
0.0.Ht: Trace Attempt 6636	[64.15 s]
0.0.N: Trace Attempt 424	[67.13 s]
0.0.AM: Trace Attempt 612	[67.07 s]
0.0.AM: Trace Attempt  1	[67.81 s]
0.0.AM: Trace Attempt  2	[67.81 s]
0.0.AM: Trace Attempt  3	[67.81 s]
0.0.AM: Trace Attempt  4	[67.81 s]
0.0.AM: Trace Attempt  5	[67.81 s]
0.0.Hp: Trace Attempt 1147	[68.11 s]
0.0.B: Trace Attempt 6682	[68.09 s]
0.0.Ht: Trace Attempt 6793	[68.15 s]
0.0.N: Trace Attempt  1	[69.69 s]
0.0.N: Trace Attempt  2	[69.69 s]
0.0.N: Trace Attempt  3	[69.69 s]
0.0.N: Trace Attempt  4	[69.70 s]
0.0.N: Trace Attempt  5	[69.70 s]
0.0.AM: Trace Attempt 288	[71.98 s]
0.0.Hp: Trace Attempt 1176	[72.13 s]
0.0.B: Trace Attempt 6865	[72.10 s]
0.0.Ht: Trace Attempt 6952	[72.16 s]
0.0.N: Trace Attempt 421	[73.73 s]
0.0.AM: Trace Attempt 554	[76.00 s]
0.0.B: Trace Attempt 7044	[76.11 s]
0.0.Ht: Trace Attempt 7119	[76.16 s]
0.0.Hp: Trace Attempt 1204	[76.28 s]
0.0.N: Trace Attempt  1	[76.57 s]
0.0.N: Trace Attempt  2	[76.57 s]
0.0.N: Trace Attempt  3	[76.57 s]
0.0.N: Trace Attempt  4	[76.58 s]
0.0.N: Trace Attempt  5	[76.58 s]
0.0.B: Trace Attempt 7216	[80.14 s]
0.0.Ht: Trace Attempt 7273	[80.19 s]
0.0.Hp: Trace Attempt 1230	[80.32 s]
0.0.AM: Trace Attempt 587	[80.52 s]
0.0.N: Trace Attempt 422	[80.68 s]
0.0.N: Trace Attempt  1	[83.33 s]
0.0.N: Trace Attempt  2	[83.33 s]
0.0.N: Trace Attempt  3	[83.33 s]
0.0.N: Trace Attempt  4	[83.33 s]
0.0.N: Trace Attempt  5	[83.33 s]
0.0.B: Trace Attempt 7382	[84.15 s]
0.0.Ht: Trace Attempt 7421	[84.20 s]
0.0.Hp: Trace Attempt 1255	[84.34 s]
0.0.AM: Trace Attempt 594	[85.39 s]
0.0.N: Trace Attempt 422	[87.41 s]
0.0.B: Trace Attempt 7544	[88.16 s]
0.0.Ht: Trace Attempt 7563	[88.20 s]
0.0.Hp: Trace Attempt 1280	[88.39 s]
0.0.AM: Trace Attempt 598	[89.67 s]
0.0.N: Trace Attempt  1	[90.09 s]
0.0.N: Trace Attempt  2	[90.09 s]
0.0.N: Trace Attempt  3	[90.09 s]
0.0.N: Trace Attempt  4	[90.10 s]
0.0.N: Trace Attempt  5	[90.10 s]
0.0.B: Trace Attempt 7701	[92.17 s]
0.0.Ht: Trace Attempt 7712	[92.20 s]
0.0.Hp: Trace Attempt 1304	[92.50 s]
0.0.N: Trace Attempt 422	[94.18 s]
0.0.AM: Trace Attempt 602	[94.85 s]
0.0.B: Trace Attempt 7857	[96.18 s]
0.0.Ht: Trace Attempt 7862	[96.21 s]
0.0.Hp: Trace Attempt 1325	[96.60 s]
0.0.N: Trace Attempt  1	[96.85 s]
0.0.N: Trace Attempt  2	[96.85 s]
0.0.N: Trace Attempt  3	[96.85 s]
0.0.N: Trace Attempt  4	[96.85 s]
0.0.N: Trace Attempt  5	[96.85 s]
0.0.B: Trace Attempt 8007	[100.18 s]
0.0.Ht: Trace Attempt 8002	[100.21 s]
0.0.AM: Trace Attempt 607	[100.28 s]
0.0.N: Trace Attempt 422	[100.94 s]
0.0.N: Trace Attempt  1	[103.67 s]
0.0.N: Trace Attempt  2	[103.67 s]
0.0.N: Trace Attempt  3	[103.67 s]
0.0.N: Trace Attempt  4	[103.67 s]
0.0.N: Trace Attempt  5	[103.67 s]
0.0.B: Trace Attempt 8158	[104.19 s]
0.0.Ht: Trace Attempt 8138	[104.21 s]
0.0.AM: Trace Attempt 611	[104.74 s]
0.0.Hp: Trace Attempt 1339	[104.89 s]
0.0.N: Trace Attempt 422	[107.76 s]
0.0.B: Trace Attempt 8306	[108.20 s]
0.0.Ht: Trace Attempt 8272	[108.23 s]
0.0.Hp: Trace Attempt 1351	[108.98 s]
0.0.AM: Trace Attempt 614	[109.18 s]
0.0.N: Trace Attempt  1	[110.44 s]
0.0.N: Trace Attempt  2	[110.45 s]
0.0.N: Trace Attempt  3	[110.45 s]
0.0.N: Trace Attempt  4	[110.45 s]
0.0.N: Trace Attempt  5	[110.45 s]
0.0.B: Trace Attempt 8451	[112.23 s]
0.0.Ht: Trace Attempt 8406	[112.25 s]
0.0.Hp: Trace Attempt 1363	[113.01 s]
0.0.N: Trace Attempt 422	[114.53 s]
0.0.AM: Trace Attempt 618	[114.86 s]
0.0.B: Trace Attempt 8593	[116.24 s]
0.0.Ht: Trace Attempt 8538	[116.26 s]
0.0.Hp: Trace Attempt 1374	[117.07 s]
0.0.N: Trace Attempt  1	[117.18 s]
0.0.N: Trace Attempt  2	[117.18 s]
0.0.N: Trace Attempt  3	[117.18 s]
0.0.N: Trace Attempt  4	[117.18 s]
0.0.N: Trace Attempt  5	[117.18 s]
0.0.B: Trace Attempt 8734	[120.24 s]
0.0.Ht: Trace Attempt 8674	[120.28 s]
0.0.AM: Trace Attempt 620	[120.44 s]
0.0.Hp: Trace Attempt 1385	[121.11 s]
0.0.N: Trace Attempt 421	[121.24 s]
0.0.N: Trace Attempt  1	[124.21 s]
0.0.N: Trace Attempt  2	[124.21 s]
0.0.N: Trace Attempt  3	[124.21 s]
0.0.N: Trace Attempt  4	[124.21 s]
0.0.N: Trace Attempt  5	[124.21 s]
0.0.B: Trace Attempt 8870	[124.27 s]
0.0.Ht: Trace Attempt 8805	[124.31 s]
0.0.AM: Trace Attempt 623	[124.85 s]
0.0.Hp: Trace Attempt 1398	[125.37 s]
0.0.N: Trace Attempt 421	[128.30 s]
0.0.B: Trace Attempt 9005	[128.30 s]
0.0.Ht: Trace Attempt 8931	[128.31 s]
0.0.Hp: Trace Attempt 1410	[129.52 s]
0.0.AM: Trace Attempt 625	[130.01 s]
0.0.N: Trace Attempt  1	[131.13 s]
0.0.N: Trace Attempt  2	[131.13 s]
0.0.N: Trace Attempt  3	[131.13 s]
0.0.N: Trace Attempt  4	[131.13 s]
0.0.N: Trace Attempt  5	[131.13 s]
0.0.B: Trace Attempt 9137	[132.30 s]
0.0.Ht: Trace Attempt 9050	[132.33 s]
0.0.Hp: Trace Attempt 1422	[133.65 s]
0.0.AM: Trace Attempt 626	[134.67 s]
0.0.N: Trace Attempt 422	[135.25 s]
0.0.B: Trace Attempt 9267	[136.31 s]
0.0.Ht: Trace Attempt 9173	[136.34 s]
0.0.Hp: Trace Attempt 1434	[137.90 s]
0.0.N: Trace Attempt  1	[137.96 s]
0.0.N: Trace Attempt  2	[137.96 s]
0.0.N: Trace Attempt  3	[137.96 s]
0.0.N: Trace Attempt  4	[137.96 s]
0.0.N: Trace Attempt  5	[137.97 s]
0.0.AM: Trace Attempt 628	[139.41 s]
0.0.B: Trace Attempt 9395	[140.31 s]
0.0.Ht: Trace Attempt 9297	[140.35 s]
0.0.N: Trace Attempt 422	[142.02 s]
0.0.Hp: Trace Attempt 1445	[142.10 s]
0.0.AM: Trace Attempt 629	[143.67 s]
0.0.B: Trace Attempt 9522	[144.33 s]
0.0.Ht: Trace Attempt 9412	[144.37 s]
0.0.N: Trace Attempt  1	[144.72 s]
0.0.N: Trace Attempt  2	[144.72 s]
0.0.N: Trace Attempt  3	[144.72 s]
0.0.N: Trace Attempt  4	[144.73 s]
0.0.N: Trace Attempt  5	[144.73 s]
0.0.Hp: Trace Attempt 1456	[146.35 s]
0.0.AM: Trace Attempt 631	[148.11 s]
0.0.B: Trace Attempt 9641	[148.34 s]
0.0.Ht: Trace Attempt 9533	[148.38 s]
0.0.N: Trace Attempt 422	[148.82 s]
0.0.Hp: Trace Attempt 1467	[150.44 s]
0.0.N: Trace Attempt  1	[151.47 s]
0.0.N: Trace Attempt  2	[151.47 s]
0.0.N: Trace Attempt  3	[151.47 s]
0.0.N: Trace Attempt  4	[151.48 s]
0.0.N: Trace Attempt  5	[151.48 s]
0.0.B: Trace Attempt 9758	[152.35 s]
0.0.Ht: Trace Attempt 9642	[152.38 s]
0.0.AM: Trace Attempt 633	[152.40 s]
0.0.Hp: Trace Attempt 1479	[154.63 s]
0.0.N: Trace Attempt 422	[155.55 s]
0.0.B: Trace Attempt 9875	[156.35 s]
0.0.Ht: Trace Attempt 9758	[156.38 s]
0.0.N: Trace Attempt  1	[158.24 s]
0.0.N: Trace Attempt  2	[158.24 s]
0.0.N: Trace Attempt  3	[158.24 s]
0.0.N: Trace Attempt  4	[158.24 s]
0.0.N: Trace Attempt  5	[158.25 s]
0.0.AM: Trace Attempt 636	[158.54 s]
0.0.Hp: Trace Attempt 1490	[158.90 s]
0.0.B: Trace Attempt 9990	[160.37 s]
0.0.Ht: Trace Attempt 9869	[160.41 s]
0.0.N: Trace Attempt 422	[162.30 s]
0.0.Hp: Trace Attempt 1500	[163.16 s]
0.0.B: Trace Attempt 10105	[164.40 s]
0.0.Ht: Trace Attempt 9974	[164.44 s]
0.0.N: Trace Attempt  1	[164.93 s]
0.0.N: Trace Attempt  2	[164.93 s]
0.0.N: Trace Attempt  3	[164.93 s]
0.0.N: Trace Attempt  4	[164.93 s]
0.0.N: Trace Attempt  5	[164.94 s]
0.0.AM: Trace Attempt 638	[165.75 s]
0.0.Hp: Trace Attempt 1511	[167.46 s]
0.0.B: Trace Attempt 10223	[168.40 s]
0.0.Ht: Trace Attempt 10081	[168.45 s]
0.0.N: Trace Attempt 422	[169.00 s]
0.0.AM: Trace Attempt 640	[171.47 s]
0.0.Hp: Trace Attempt 1521	[171.58 s]
0.0.N: Trace Attempt  1	[171.66 s]
0.0.N: Trace Attempt  2	[171.67 s]
0.0.N: Trace Attempt  3	[171.67 s]
0.0.N: Trace Attempt  4	[171.67 s]
0.0.N: Trace Attempt  5	[171.67 s]
0.0.B: Trace Attempt 10340	[172.43 s]
0.0.Ht: Trace Attempt 10192	[172.45 s]
0.0.Hp: Trace Attempt 1531	[175.74 s]
0.0.N: Trace Attempt 422	[175.79 s]
0.0.AM: Trace Attempt 642	[176.24 s]
0.0.B: Trace Attempt 10454	[176.46 s]
0.0.Ht: Trace Attempt 10307	[176.48 s]
0.0.N: Trace Attempt  1	[178.45 s]
0.0.N: Trace Attempt  2	[178.45 s]
0.0.N: Trace Attempt  3	[178.45 s]
0.0.N: Trace Attempt  4	[178.45 s]
0.0.N: Trace Attempt  5	[178.45 s]
0.0.Hp: Trace Attempt 1542	[179.87 s]
0.0.B: Trace Attempt 10567	[180.47 s]
0.0.Ht: Trace Attempt 10414	[180.50 s]
0.0.N: Trace Attempt 399	[180.84 s]
0.0.N: Stopped processing property "VGA.p1"	[180.99 s].
0.0.N: Morphing to Ncustom1
0.0.N: All properties determined. [0.00 s]
0.0.N: Exited with Success (@ 0.00 s)
0.0.Ncustom1: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ncustom1: Starting proof for property "VGA.p1"	[0.00 s].
0.0.Ncustom1: Trace Attempt 480	[0.06 s]
0.0.Tri: Proofgrid shell started at 228180@vlsi-moon(local) jg_226588_vlsi-moon_1
0.0.Tri: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Tri: Last scan. Per property time limit: 0s
0.0.Tri: Starting proof for property "VGA.p1"	[0.00 s].
0.0.Tri: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt 10578	[180.87 s]
0.0.B: Stopped processing property "VGA.p1"	[181.01 s].
0.0.B: Morphing to Bcustom2
0.0.B: All properties determined. [0.00 s]
0.0.B: Exited with Success (@ 0.00 s)
0.0.Bcustom2: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Bcustom2: Starting proof for property "VGA.p1"	[0.00 s].
0.0.Bcustom2: Trace Attempt  1	[0.00 s]
0.0.Bcustom2: Trace Attempt  2	[0.00 s]
0.0.Bcustom2: Trace Attempt  1	[0.00 s]
0.0.Bcustom2: Trace Attempt  2	[0.00 s]
0.0.Bcustom2: Trace Attempt  3	[0.00 s]
0.0.Bcustom2: Trace Attempt  4	[0.00 s]
0.0.Bcustom2: Trace Attempt  5	[0.00 s]
0.0.Tri:    0.00" ---- Launching main thread ----
0.0.Tri:    0.04" ---- Launching abstraction thread ----
0.0.AM: Trace Attempt 643	[178.46 s]
0.0.AM: Stopped processing property "VGA.p1"	[181.11 s].
0.0.AM: Morphing to AMcustom3
0.0.Tri:    0.05" ---- Launching multi-phase simplification thread ----
0.0.Ncustom1: Trace Attempt  1	[0.22 s]
0.0.AM: All properties determined. [0.00 s]
0.0.AM: Exited with Success (@ 0.00 s)
0.0.AMcustom3: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.AMcustom3: Starting proof for property "VGA.p1"	[0.00 s].
0.0.Ncustom1: Trace Attempt  2	[0.22 s]
0.0.AMcustom3: Trace Attempt  1	[0.00 s]
0.0.Ncustom1: Trace Attempt  3	[0.22 s]
0.0.AMcustom3: Trace Attempt  2	[0.00 s]
0.0.AMcustom3: Trace Attempt  3	[0.00 s]
0.0.AMcustom3: Trace Attempt  4	[0.00 s]
0.0.AMcustom3: Trace Attempt  5	[0.00 s]
0.0.Ncustom1: Trace Attempt  4	[0.22 s]
0.0.AMcustom3: Trace Attempt  1	[0.00 s]
0.0.Ncustom1: Trace Attempt  5	[0.22 s]
0.0.AMcustom3: Trace Attempt  2	[0.01 s]
0.0.AMcustom3: Trace Attempt  3	[0.01 s]
0.0.AMcustom3: Trace Attempt  4	[0.01 s]
0.0.AMcustom3: Trace Attempt  5	[0.01 s]
0.0.Tri:    0.08" ---- Launching liveness simplification thread ----
0.0.AMcustom3: Trace Attempt  1	[0.02 s]
0.0.AMcustom3: Trace Attempt  2	[0.02 s]
0.0.AMcustom3: Trace Attempt  3	[0.02 s]
0.0.AMcustom3: Trace Attempt  4	[0.02 s]
0.0.Bcustom2: Trace Attempt  1	[0.17 s]
0.0.Bcustom2: Trace Attempt  2	[0.17 s]
0.0.Bcustom2: Trace Attempt  3	[0.17 s]
0.0.Bcustom2: Trace Attempt  4	[0.17 s]
0.0.Bcustom2: Trace Attempt  5	[0.17 s]
0.0.AMcustom3: Trace Attempt  1	[0.12 s]
0.0.AMcustom3: Trace Attempt  2	[0.12 s]
0.0.AMcustom3: Trace Attempt  3	[0.12 s]
0.0.AMcustom3: Trace Attempt  4	[0.12 s]
0.0.Bcustom2: Trace Attempt  1	[0.35 s]
0.0.Bcustom2: Trace Attempt  2	[0.35 s]
0.0.Bcustom2: Trace Attempt  3	[0.35 s]
0.0.Bcustom2: Trace Attempt  4	[0.35 s]
0.0.Bcustom2: Trace Attempt  5	[0.35 s]
0.0.Bcustom2: Trace Attempt  1	[0.66 s]
0.0.Bcustom2: Trace Attempt  2	[0.66 s]
0.0.Bcustom2: Trace Attempt  3	[0.66 s]
0.0.Bcustom2: Trace Attempt  4	[0.66 s]
0.0.Bcustom2: Trace Attempt  5	[0.66 s]
0.0.AMcustom3: Trace Attempt  1	[0.73 s]
0.0.AMcustom3: Trace Attempt  2	[0.73 s]
0.0.AMcustom3: Trace Attempt  3	[0.73 s]
0.0.AMcustom3: Trace Attempt  4	[0.73 s]
0.0.AMcustom3: Trace Attempt 28	[0.80 s]
0.0.AMcustom3: Stopped processing property "VGA.p1"	[0.82 s].
0.0.AMcustom3: Morphing to M
0.0.AMcustom3: All properties determined. [0.00 s]
0.0.AMcustom3: Exited with Success (@ 0.00 s)
0.0.M: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.M: Starting proof for property "VGA.p1"	[0.00 s].
0.0.M: Trace Attempt  1	[0.00 s]
0.0.Tri: Stopped processing property "VGA.p1"	[0.94 s].
0.0.Bcustom2: Trace Attempt 617	[0.93 s]
0.0.Bcustom2: Stopped processing property "VGA.p1"	[0.93 s].
0.0.Bcustom2: Morphing to D
0.0.Bcustom2: All properties determined. [0.00 s]
0.0.Bcustom2: Exited with Success (@ 0.00 s)
0.0.M: Trace Attempt  2	[0.00 s]
0.0.M: Trace Attempt  3	[0.00 s]
0.0.D: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.D: Starting proof for property "VGA.p1"	[0.00 s].
0.0.D: Trace Attempt  1	[0.00 s]
0.0.D: Trace Attempt  2	[0.00 s]
0.0.M: Trace Attempt  4	[0.01 s]
0.0.Tri: Morphing to AMcustom5
0.0.Tri: All properties determined. [0.00 s]
0.0.Tri: Exited with Success (@ 0.00 s)
0.0.M: Trace Attempt  5	[0.01 s]
0.0.AMcustom5: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.AMcustom5: Starting proof for property "VGA.p1"	[0.00 s].
0.0.D: Trace Attempt  4	[0.01 s]
0.0.AMcustom5: Trace Attempt  1	[0.00 s]
0.0.AMcustom5: Trace Attempt  2	[0.00 s]
0.0.AMcustom5: Trace Attempt  1	[0.00 s]
0.0.AMcustom5: Trace Attempt  2	[0.01 s]
0.0.AMcustom5: Trace Attempt  3	[0.01 s]
0.0.AMcustom5: Trace Attempt  4	[0.01 s]
0.0.AMcustom5: Trace Attempt  5	[0.01 s]
0.0.AMcustom5: Trace Attempt  1	[0.01 s]
0.0.AMcustom5: Trace Attempt  2	[0.01 s]
0.0.AMcustom5: Trace Attempt  3	[0.01 s]
0.0.AMcustom5: Trace Attempt  4	[0.01 s]
0.0.AMcustom5: Trace Attempt  5	[0.01 s]
0.0.AMcustom5: Trace Attempt  1	[0.03 s]
0.0.AMcustom5: Trace Attempt  2	[0.03 s]
0.0.AMcustom5: Trace Attempt  3	[0.03 s]
0.0.AMcustom5: Trace Attempt  4	[0.04 s]
0.0.AMcustom5: Trace Attempt  5	[0.04 s]
0.0.AMcustom5: Trace Attempt  1	[0.06 s]
0.0.AMcustom5: Trace Attempt  2	[0.07 s]
0.0.AMcustom5: Trace Attempt  3	[0.07 s]
0.0.AMcustom5: Trace Attempt  4	[0.07 s]
0.0.AMcustom5: Trace Attempt  5	[0.07 s]
0.0.AMcustom5: Trace Attempt  1	[0.16 s]
0.0.AMcustom5: Trace Attempt  2	[0.16 s]
0.0.AMcustom5: Trace Attempt  3	[0.16 s]
0.0.AMcustom5: Trace Attempt  4	[0.16 s]
0.0.AMcustom5: Trace Attempt  5	[0.16 s]
0.0.Ncustom1: Trace Attempt 409	[3.22 s]
0.0.Ncustom1: Stopped processing property "VGA.p1"	[3.25 s].
0.0.Ncustom1: Morphing to Bcustom2
0.0.Ncustom1: All properties determined. [0.00 s]
0.0.Ncustom1: Exited with Success (@ 0.00 s)
0.0.Bcustom2: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Bcustom2: Starting proof for property "VGA.p1"	[0.00 s].
0.0.Bcustom2: Trace Attempt  1	[0.00 s]
0.0.Bcustom2: Trace Attempt  2	[0.00 s]
0.0.Bcustom2: Trace Attempt  1	[0.00 s]
0.0.Bcustom2: Trace Attempt  2	[0.00 s]
0.0.Bcustom2: Trace Attempt  3	[0.00 s]
0.0.Bcustom2: Trace Attempt  4	[0.00 s]
0.0.Bcustom2: Trace Attempt  5	[0.00 s]
0.0.AMcustom5: Trace Attempt 259	[2.19 s]
0.0.AMcustom5: Stopped processing property "VGA.p1"	[2.22 s].
0.0.AMcustom5: Morphing to ADcustom7
0.0.AMcustom5: All properties determined. [0.00 s]
0.0.AMcustom5: Exited with Success (@ 0.00 s)
0.0.ADcustom7: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.ADcustom7: Starting proof for property "VGA.p1"	[0.00 s].
0.0.ADcustom7: Trace Attempt  1	[0.00 s]
0.0.D: Trace Attempt 128	[1.43 s]
0.0.D: Stopped processing property "VGA.p1"	[2.23 s].
0.0.ADcustom7: Trace Attempt  2	[0.00 s]
0.0.D: Morphing to AMcustom3
0.0.D: All properties determined. [0.00 s]
0.0.D: Exited with Success (@ 0.00 s)
0.0.ADcustom7: Trace Attempt  1	[0.00 s]
0.0.AMcustom3: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.AMcustom3: Starting proof for property "VGA.p1"	[0.00 s].
0.0.ADcustom7: Trace Attempt  2	[0.00 s]
0.0.AMcustom3: Trace Attempt  1	[0.00 s]
0.0.ADcustom7: Trace Attempt  3	[0.00 s]
0.0.ADcustom7: Trace Attempt  4	[0.00 s]
0.0.AMcustom3: Trace Attempt  2	[0.00 s]
0.0.ADcustom7: Trace Attempt  5	[0.00 s]
0.0.AMcustom3: Trace Attempt  3	[0.00 s]
0.0.AMcustom3: Trace Attempt  4	[0.00 s]
0.0.AMcustom3: Trace Attempt  5	[0.00 s]
0.0.ADcustom7: Trace Attempt  1	[0.01 s]
0.0.ADcustom7: Trace Attempt  2	[0.01 s]
0.0.AMcustom3: Trace Attempt  1	[0.00 s]
0.0.ADcustom7: Trace Attempt  3	[0.01 s]
0.0.AMcustom3: Trace Attempt  2	[0.01 s]
0.0.AMcustom3: Trace Attempt  3	[0.01 s]
0.0.ADcustom7: Trace Attempt  4	[0.01 s]
0.0.AMcustom3: Trace Attempt  4	[0.01 s]
0.0.AMcustom3: Trace Attempt  5	[0.01 s]
0.0.AMcustom3: Trace Attempt  1	[0.02 s]
0.0.AMcustom3: Trace Attempt  2	[0.02 s]
0.0.AMcustom3: Trace Attempt  3	[0.02 s]
0.0.AMcustom3: Trace Attempt  4	[0.02 s]
0.0.ADcustom7: Trace Attempt  1	[0.03 s]
0.0.ADcustom7: Trace Attempt  2	[0.03 s]
0.0.ADcustom7: Trace Attempt  3	[0.03 s]
0.0.ADcustom7: Trace Attempt  4	[0.03 s]
0.0.ADcustom7: Trace Attempt  1	[0.07 s]
0.0.ADcustom7: Trace Attempt  2	[0.07 s]
0.0.ADcustom7: Trace Attempt  3	[0.08 s]
0.0.ADcustom7: Trace Attempt  4	[0.08 s]
0.0.AMcustom3: Trace Attempt  1	[0.12 s]
0.0.AMcustom3: Trace Attempt  2	[0.12 s]
0.0.AMcustom3: Trace Attempt  3	[0.12 s]
0.0.AMcustom3: Trace Attempt  4	[0.12 s]
0.0.Bcustom2: Trace Attempt  1	[0.16 s]
0.0.Bcustom2: Trace Attempt  2	[0.16 s]
0.0.Bcustom2: Trace Attempt  3	[0.16 s]
0.0.Bcustom2: Trace Attempt  4	[0.16 s]
0.0.Bcustom2: Trace Attempt  5	[0.16 s]
0.0.ADcustom7: Trace Attempt  1	[0.28 s]
0.0.ADcustom7: Trace Attempt  2	[0.28 s]
0.0.ADcustom7: Trace Attempt  3	[0.28 s]
0.0.ADcustom7: Trace Attempt  4	[0.29 s]
0.0.Bcustom2: Trace Attempt  1	[0.33 s]
0.0.Bcustom2: Trace Attempt  2	[0.33 s]
0.0.Bcustom2: Trace Attempt  3	[0.33 s]
0.0.Bcustom2: Trace Attempt  4	[0.33 s]
0.0.Bcustom2: Trace Attempt  5	[0.33 s]
0.0.Ht: Trace Attempt 10522	[184.52 s]
0.0.Bcustom2: Trace Attempt  1	[0.63 s]
0.0.Bcustom2: Trace Attempt  2	[0.63 s]
0.0.Bcustom2: Trace Attempt  3	[0.63 s]
0.0.Bcustom2: Trace Attempt  4	[0.63 s]
0.0.Bcustom2: Trace Attempt  5	[0.63 s]
0.0.AMcustom3: Trace Attempt  1	[0.73 s]
0.0.AMcustom3: Trace Attempt  2	[0.73 s]
0.0.AMcustom3: Trace Attempt  3	[0.73 s]
0.0.AMcustom3: Trace Attempt  4	[0.74 s]
0.0.Hp: Trace Attempt 1553	[185.06 s]
0.0.M: Trace Attempt 263	[4.01 s]
0.0.ADcustom7: Trace Attempt 76	[0.98 s]
0.0.ADcustom7: Stopped processing property "VGA.p1"	[3.96 s].
0.0.ADcustom7: Morphing to Tricustom8
0.0.ADcustom7: All properties determined. [0.00 s]
0.0.ADcustom7: Exited with Success (@ 0.00 s)
0.0.Tricustom8: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.AMcustom3: Trace Attempt 217	[3.87 s]
0.0.AMcustom3: Stopped processing property "VGA.p1"	[3.96 s].
0.0.AMcustom3: Morphing to D
0.0.AMcustom3: All properties determined. [0.00 s]
0.0.AMcustom3: Exited with Success (@ 0.00 s)
0.0.D: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.D: Starting proof for property "VGA.p1"	[0.00 s].
0.0.Tricustom8: Starting proof for property "VGA.p1"	[0.00 s].
0.0.Tricustom8: Trace Attempt  1	[0.00 s]
0.0.Bcustom2: Trace Attempt 1519	[3.96 s]
0.0.Bcustom2: Stopped processing property "VGA.p1"	[3.98 s].
0.0.Bcustom2: Morphing to Tri
0.0.Bcustom2: All properties determined. [0.00 s]
0.0.Bcustom2: Exited with Success (@ 0.00 s)
0.0.Tri: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.D: Trace Attempt 128	[0.01 s]
0.0.Tri: Starting proof for property "VGA.p1"	[0.00 s].
0.0.Tri: Trace Attempt  1	[0.00 s]
0.0.Tri:    0.00" ---- Launching main thread ----
0.0.Tri:    0.03" ---- Launching abstraction thread ----
0.0.Tri:    0.04" ---- Launching multi-phase simplification thread ----
0.0.Tri:    0.06" ---- Launching liveness simplification thread ----
0.0.Tri: Requesting engine job to terminate
0.0.D: Requesting engine job to terminate
0.0.M: Requesting engine job to terminate
0.0.Tricustom8: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [188.36 s]
0.0.Tricustom8: A proof was found: No trace exists. [0.13 s]
INFO (IPF057): 0.0.Tricustom8: The property "VGA.p1" was proven in 0.13 s.
0.0.D: Stopped processing property "VGA.p1"	[0.14 s].
0.0.D: All properties determined. [0.14 s]
0.0.M: Trace Attempt 496	[6.32 s]
0.0.M: Stopped processing property "VGA.p1"	[6.35 s].
0.0.M: All properties determined. [6.35 s]
0.0.M: Exited with Success (@ 188.39 s)
0: ProofGrid usable level: 0
0.0.D: Exited with Success (@ 188.40 s)
0.0.Ht: Trace Attempt 10616	[188.27 s]
0.0.Ht: All properties determined. [188.31 s]
0.0.Hp: Trace Attempt 1566	[188.32 s]
0.0.Hp: All properties determined. [188.41 s]
0.0.Tricustom8: Stopped processing property "VGA.p1"	[0.23 s].
0.0.Tricustom8: All properties determined. [0.23 s]
0.0.Ht: Exited with Success (@ 188.53 s)
0.0.Tricustom8: Exited with Success (@ 188.53 s)
0.0.Tri: Stopped processing property "VGA.p1"	[0.32 s].
0.0.Tri: All properties determined. [0.32 s]
0.0.Tri: Exited with Success (@ 188.57 s)
0.0.Hp: Exited with Success (@ 188.59 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 99.93 %)
--------------------------------------------------------------
     engines started                               :    15
     engine jobs started                           :     7

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
     Hp        0.09      188.36        0.00       99.95 %
     Ht        0.09      188.27        0.00       99.95 %
     Oh        0.08        0.00        0.00        1.71 %
    Tri        0.09      188.29        0.00       99.95 %
      D        0.09      188.11        0.00       99.95 %
      M        0.08      188.05        0.00       99.96 %
    Tricustom8        0.10        7.25        0.00       98.68 %
    all        0.09      135.48        0.00       99.93 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               0.63      948.33        0.00

    Data read    : 8.72 MiB
    Data written : 5.99 kiB

0: All pending notifications were processed.
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 1
                 assertions                   : 1
                  - proven                    : 1 (100%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 0
                  - unreachable               : 0
                  - bounded_unreachable (user): 0
                  - covered                   : 0
                  - ar_covered                : 0
                  - undetermined              : 0
                  - unknown                   : 0
                  - error                     : 0
proven
[<embedded>] % exit -force
INFO (IPL005): Received request to exit from the console.
INFO: Waiting for proof threads to stop...
INFO: Proof threads stopped.
INFO (IPL018): The peak resident set memory use for this session was 1.909 GB.
INFO (IPL014): Waiting for the Tcl-thread to exit.
INFO (IPL015): The Tcl-thread exited with status 0.
INFO (IPL016): Exiting the analysis session with status 0.
