// Seed: 3703131323
module module_0 (
    input supply0 id_0,
    output tri0 id_1,
    input wire id_2,
    output tri1 id_3,
    input tri id_4,
    input supply0 id_5,
    output tri id_6,
    input wor id_7
);
  wire id_9;
  assign id_9 = !1;
  assign id_1 = (1) ? id_3++ : id_7;
endmodule
module module_1 (
    input supply1 id_0,
    input uwire id_1,
    input wand id_2,
    input tri id_3,
    output supply1 id_4,
    output tri id_5
    , id_9,
    output supply0 id_6,
    input uwire id_7
);
  wire id_10;
  module_0(
      id_1, id_5, id_1, id_6, id_1, id_0, id_6, id_1
  );
endmodule
