<?xml version="1.0" encoding="UTF-8" standalone="no" ?><workspace xmlns="http://actel.com/sweng/afi"><name>smartgen</name><netlistFormat>Verilog</netlistFormat><reports><resource select="T"/></reports><subproject libero="T"/><hdltype>Verilog</hdltype><componentInstances/><component name="top::work"/><component name="MIV_RV32_C0::work"/><component name="MIV_RV32_C1::work"/><component name="Axi4Interconnect::work"/><component name="DDR3_0::work"/><component name="APB3::work"/><component name="UART_apb::work"/><component name="CoreGPIO_0::work"/><component name="SPI_Controller::work"/><component name="CCC_C0::work"/><component name="INIT_Monitor::work"/><component name="reset_syn_0::work"/><component name="reset_syn_1::work"/><component name="COREJTAGDEBUG_0::work"/><component name="DDR3_0_DDRPHY_BLK::work"/><device die="PA5M300TS" family="PolarFire" package="fcg1152"/><SmartGen version="8.0"/></workspace>