[{"age": null, "album": "", "artist": null, "bookmarked": false, "comments": [], "date_published": "2024-08-04T17:31:31+00:00", "description": "<!-- SC_OFF --><div class=\"md\"><p>I have made a multicore RISC-V emulator using C++. Now I want to boot a Linux image on it. </p> <p>1) How do I do this? </p> <p>2) Do I have to configure the Linux SMU? If so, how? </p> <p>3) Do I have to implement the CLINT and PLIC?</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/Wolfpack_hv\"> /u/Wolfpack_hv </a> <br /> <span><a href=\"https://www.reddit.com/r/RISCV/comments/1ek0sf5/how_to_boot_linux_image_on_my_riscv_multicore/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1ek0sf5/how_to_boot_linux_image_on_my_riscv_multicore/\">[comments]</a></span>", "id": 973927, "language": null, "link": "https://www.reddit.com/r/RISCV/comments/1ek0sf5/how_to_boot_linux_image_on_my_riscv_multicore", "manual_status_code": 0, "page_rating": 27, "page_rating_contents": 85, "page_rating_visits": 0, "page_rating_votes": 0, "permanent": false, "source": "https://www.reddit.com/r/RISCV/.rss", "source_obj__id": 471, "status_code": 0, "tags": [], "thumbnail": null, "title": "How to boot Linux image on my RISC-V Multicore Emulator", "user": null, "vote": 0}, {"age": null, "album": "", "artist": null, "bookmarked": false, "comments": [], "date_published": "2024-08-04T09:47:37+00:00", "description": "<table> <tr><td> <a href=\"https://www.reddit.com/r/RISCV/comments/1ejrjwg/long_instruction_tg_proposal_potential/\"> <img alt=\"Long Instruction TG Proposal (potential alternative &gt;32b encoding)\" src=\"https://external-preview.redd.it/06QypyAdD3VgjTdHdmCpyus9gFA36taKwRPnz3PwRko.jpg?width=640&amp;crop=smart&amp;auto=webp&amp;s=4e3da9ab29f8068ad2cf5375ca447ee015da455f\" title=\"Long Instruction TG Proposal (potential alternative &gt;32b encoding)\" /> </a> </td><td> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/camel-cdr-\"> /u/camel-cdr- </a> <br /> <span><a href=\"https://docs.google.com/presentation/d/1qdym_ksOApLyec6Ey6Z0e1bVeXKBKLSP\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1ejrjwg/long_instruction_tg_proposal_potential/\">[comments]</a></span> </td></tr></table>", "id": 972146, "language": null, "link": "https://www.reddit.com/r/RISCV/comments/1ejrjwg/long_instruction_tg_proposal_potential", "manual_status_code": 0, "page_rating": 27, "page_rating_contents": 86, "page_rating_visits": 0, "page_rating_votes": 0, "permanent": false, "source": "https://www.reddit.com/r/RISCV/.rss", "source_obj__id": 471, "status_code": 0, "tags": [], "thumbnail": "https://external-preview.redd.it/06QypyAdD3VgjTdHdmCpyus9gFA36taKwRPnz3PwRko.jpg?width=640&crop=smart&auto=webp&s=4e3da9ab29f8068ad2cf5375ca447ee015da455f", "title": "Long Instruction TG Proposal (potential alternative >32b encoding)", "user": null, "vote": 0}]