module top_module (
    input clk,
    input reset,      // Synchronous active-high reset
    output [3:0] q);

    reg [3:0] counter ;

    always @(posedge clk) begin
        if(reset | (counter == 9)) begin
            counter <= 4'b0 ;
        end
        else begin
            counter <= counter + 1 ;
        end
    end

    assign q = counter ;

endmodule