{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 48, "design__inferred_latch__count": 0, "design__instance__count": 10940, "design__instance__area": 74810.2, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 76, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 9, "power__internal__total": 0.059121884405612946, "power__switching__total": 0.021543264389038086, "power__leakage__total": 1.1000662425431074e-06, "power__total": 0.08066625148057938, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": -0.5404848943606109, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.5730904801814637, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.5958224082758691, "timing__setup__ws__corner:nom_tt_025C_5v00": 2.4809786038922867, "timing__hold__tns__corner:nom_tt_025C_5v00": 0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": Infinity, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 76, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 9, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": -0.7698117916568735, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.8213037149506744, "timing__hold__ws__corner:nom_ss_125C_4v50": 0.25616953727790404, "timing__setup__ws__corner:nom_ss_125C_4v50": -2.837538284654308, "timing__hold__tns__corner:nom_ss_125C_4v50": 0, "timing__setup__tns__corner:nom_ss_125C_4v50": -54.389216447865756, "timing__hold__wns__corner:nom_ss_125C_4v50": 0, "timing__setup__wns__corner:nom_ss_125C_4v50": -2.837538284654308, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": Infinity, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 58, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": -2.837538, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 47, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 76, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 9, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": -0.4386639231574655, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.46194502308653335, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.2746302152311723, "timing__setup__ws__corner:nom_ff_n40C_5v50": 4.092180043984817, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": Infinity, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 76, "design__max_cap_violation__count": 9, "clock__skew__worst_hold": -0.4363599327604508, "clock__skew__worst_setup": 0.45749302863187546, "timing__hold__ws": 0.2039186655030049, "timing__setup__ws": -2.957232764591967, "timing__hold__tns": 0, "timing__setup__tns": -63.68208185474752, "timing__hold__wns": 0, "timing__setup__wns": -2.957232764591967, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": Infinity, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 182, "timing__setup_r2r__ws": -2.957233, "timing__setup_r2r_vio__count": 149, "design__die__bbox": "0.0 0.0 412.34 430.26", "design__core__bbox": "6.72 15.68 405.44 411.6", "design__io": 55, "design__die__area": 177413, "design__core__area": 157861, "design__instance__count__stdcell": 10940, "design__instance__area__stdcell": 74810.2, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.473899, "design__instance__utilization__stdcell": 0.473899, "design__instance__count__stdcell__type:physical__class:welltap": 1030, "design__instance__count__stdcell__type:physical__class:antennacell": 803, "design__instance__count__stdcell__type:physical__class:spacer": 6666, "design__instance__count__stdcell__type:physical__class:misc": 206, "design__instance__count__stdcell__type:logical__class:sequential": 302, "design__instance__count__stdcell__type:logical__class:buffer": 309, "design__instance__count__stdcell__type:logical__class:clock_gate": 0, "design__instance__count__stdcell__type:logical__class:misc": 1624, "flow__warnings__count": 1, "flow__errors__count": 0, "design__instance__count__stdcell__type:physical": 8705, "design__instance__count__stdcell__type:logical": 2235, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 53, "design__io__hpwl": 10817454, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 75303, "design__violations": 0, "design__instance__count__setup_buffer": 39, "design__instance__count__hold_buffer": 8, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "antenna_diodes_count": 0, "route__net": 2179, "route__net__special": 2, "route__drc_errors__iter:1": 308, "route__wirelength__iter:1": 86553, "route__drc_errors__iter:2": 33, "route__wirelength__iter:2": 85927, "route__drc_errors__iter:3": 16, "route__wirelength__iter:3": 85910, "route__drc_errors__iter:4": 1, "route__wirelength__iter:4": 85885, "route__drc_errors__iter:5": 0, "route__wirelength__iter:5": 85885, "route__drc_errors": 0, "route__wirelength": 85885, "route__vias": 14454, "route__vias__singlecut": 14454, "route__vias__multicut": 0, "design__disconnected_pin__count": 1, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 824.71, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 88, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 88, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 88, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 76, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 9, "clock__skew__worst_hold__corner:min_tt_025C_5v00": -0.537134574244446, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.5669185281684128, "timing__hold__ws__corner:min_tt_025C_5v00": 0.5926069802610112, "timing__setup__ws__corner:min_tt_025C_5v00": 2.5480356323869384, "timing__hold__tns__corner:min_tt_025C_5v00": 0, "timing__setup__tns__corner:min_tt_025C_5v00": 0, "timing__hold__wns__corner:min_tt_025C_5v00": 0, "timing__setup__wns__corner:min_tt_025C_5v00": 0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": Infinity, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 88, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 76, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 9, "clock__skew__worst_hold__corner:min_ss_125C_4v50": -0.7641710813761303, "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.8119674051833428, "timing__hold__ws__corner:min_ss_125C_4v50": 0.3015121571089969, "timing__setup__ws__corner:min_ss_125C_4v50": -2.7421958813167113, "timing__hold__tns__corner:min_ss_125C_4v50": 0, "timing__setup__tns__corner:min_ss_125C_4v50": -47.440822391067414, "timing__hold__wns__corner:min_ss_125C_4v50": 0, "timing__setup__wns__corner:min_ss_125C_4v50": -2.7421958813167113, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": Infinity, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 57, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": -2.742196, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 46, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 88, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 76, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 9, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": -0.4363599327604508, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.45749302863187546, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.27244329785541543, "timing__setup__ws__corner:min_ff_n40C_5v50": 4.128839609294743, "timing__hold__tns__corner:min_ff_n40C_5v50": 0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": Infinity, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 88, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 76, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 9, "clock__skew__worst_hold__corner:max_tt_025C_5v00": -0.5446069305230183, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.5799743072180374, "timing__hold__ws__corner:max_tt_025C_5v00": 0.5996781019271363, "timing__setup__ws__corner:max_tt_025C_5v00": 2.40159365858354, "timing__hold__tns__corner:max_tt_025C_5v00": 0, "timing__setup__tns__corner:max_tt_025C_5v00": 0, "timing__hold__wns__corner:max_tt_025C_5v00": 0, "timing__setup__wns__corner:max_tt_025C_5v00": 0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": Infinity, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 88, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 76, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 9, "clock__skew__worst_hold__corner:max_ss_125C_4v50": -0.7765877050124017, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.8322047730931669, "timing__hold__ws__corner:max_ss_125C_4v50": 0.2039186655030049, "timing__setup__ws__corner:max_ss_125C_4v50": -2.957232764591967, "timing__hold__tns__corner:max_ss_125C_4v50": 0, "timing__setup__tns__corner:max_ss_125C_4v50": -63.68208185474752, "timing__hold__wns__corner:max_ss_125C_4v50": 0, "timing__setup__wns__corner:max_ss_125C_4v50": -2.957232764591967, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": Infinity, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 67, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": -2.957233, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 56, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 88, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 76, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 9, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": -0.4414843338089899, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.4671710928114278, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.2772727681491216, "timing__setup__ws__corner:max_ff_n40C_5v50": 4.048896443833427, "timing__hold__tns__corner:max_ff_n40C_5v50": 0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": Infinity, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 88, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 88, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.99853, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 4.99957, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.00146682, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00165901, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 0.000407568, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00165901, "design_powergrid__voltage__worst": 0.00165901, "design_powergrid__voltage__worst__net:VDD": 4.99853, "design_powergrid__drop__worst": 0.00165901, "design_powergrid__drop__worst__net:VDD": 0.00146682, "design_powergrid__voltage__worst__net:VSS": 0.00165901, "design_powergrid__drop__worst__net:VSS": 0.00165901, "ir__voltage__worst": 5, "ir__drop__avg": 0.000427, "ir__drop__worst": 0.00147, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}