<?xml version="1.0" encoding="UTF-8"?>
<project name="ydma">
  <platform vendor="xilinx" boardid="zcu102" name="dynamic" featureRomTime="0">
    <version major="1" minor="0"/>
    <description/>
    <board name="xilinx.com:zcu102:3.4" vendor="xilinx.com" fpga="xczu9eg-ffvb1156-2-e">
      <interfaces/>
      <memories>
        <memory name="mem0" type="ddr4" size="2GB"/>
      </memories>
      <images>
        <image name="zcu102_board.jpeg" type="HDPI"/>
        <image name="" type="MDPI"/>
        <image name="" type="LDPI"/>
      </images>
      <id>
        <vendor/>
        <device/>
        <subsystem/>
      </id>
    </board>
    <build_flow/>
    <host architecture="x86_64"/>
    <device name="fpga0" fpgaDevice="zynquplus:xczu9eg:ffvb1156:-2:e" addrWidth="0">
      <core name="OCL_REGION_0" target="csim" type="clc_region" clockFreq="0MHz" numComputeUnits="60">
        <kernel name="ydma" language="c" vlnv="xilinx.com:hls:ydma:1.0" preferredWorkGroupSizeMultiple="0" workGroupSize="1" debug="true" interrupt="true" hwControlProtocol="ap_ctrl_chain">
          <port name="M_AXI_AXIMM1" mode="master" range="0xFFFFFFFF" dataWidth="64" portType="addressable" base="0x0"/>
          <port name="M_AXI_AXIMM2" mode="master" range="0xFFFFFFFF" dataWidth="512" portType="addressable" base="0x0"/>
          <port name="S_AXI_CONTROL" mode="slave" range="0x1000" dataWidth="32" portType="addressable" base="0x0"/>
          <arg name="input1" addressQualifier="1" id="0" port="M_AXI_AXIMM1" size="0x8" offset="0x10" hostOffset="0x0" hostSize="0x8" type="void*"/>
          <arg name="input2" addressQualifier="1" id="1" port="M_AXI_AXIMM2" size="0x8" offset="0x1C" hostOffset="0x0" hostSize="0x8" type="void*"/>
          <arg name="output1" addressQualifier="1" id="2" port="M_AXI_AXIMM1" size="0x8" offset="0x28" hostOffset="0x0" hostSize="0x8" type="void*"/>
          <arg name="output2" addressQualifier="1" id="3" port="M_AXI_AXIMM2" size="0x8" offset="0x34" hostOffset="0x0" hostSize="0x8" type="void*"/>
          <arg name="config_size" addressQualifier="0" id="4" port="S_AXI_CONTROL" size="0x4" offset="0x40" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
          <arg name="input_size" addressQualifier="0" id="5" port="S_AXI_CONTROL" size="0x4" offset="0x48" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
          <arg name="output_size" addressQualifier="0" id="6" port="S_AXI_CONTROL" size="0x4" offset="0x50" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
          <compileWorkGroupSize x="1" y="1" z="1"/>
          <maxWorkGroupSize x="1" y="1" z="1"/>
          <string_table/>
          <instance name="ydma_1">
            <addrRemap base="0x00000000" port="S_AXI_CONTROL"/>
          </instance>
        </kernel>
      </core>
    </device>
  </platform>
</project>
