{
  "sim": {
    "tool": "iverilog",
    "top_module": "tt_um_aksp_mbist_mbisr_tb",
    "files": [
      "src/tt_um_aksp_mbist_mbisr.v",
      "src/top.v",
      "src/mbist_marchc_controller.v",
      "src/mbisr_controller.v",
      "src/memory.v",
      "test/tt_um_aksp_mbist_mbisr_tb.v"
    ],
    "include_dirs": ["src", "test"]
  },
  "synth": {
    "tool": "yosys",
    "top_module": "tt_um_aksp_mbist_mbisr",
    "files": [
      "src/tt_um_aksp_mbist_mbisr.v",
      "src/top.v",
      "src/mbist_marchc_controller.v",
      "src/mbisr_controller.v",
      "src/memory.v"
    ]
  }
}