{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 21 18:43:12 2011 " "Info: Processing started: Mon Nov 21 18:43:12 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off APP_CPLD -c APP_TOP " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off APP_CPLD -c APP_TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES_NOT_SUPPORTED" "" "Warning: Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" {  } {  } 0 0 "Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "MUX_SEL1\$latch~24 " "Warning: Node \"MUX_SEL1\$latch~24\"" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 61 0 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 61 0 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "DDR3_RESET\$latch~21 " "Warning: Node \"DDR3_RESET\$latch~21\"" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 61 0 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 61 0 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "CPU_HRESET_bar\$latch~20 " "Warning: Node \"CPU_HRESET_bar\$latch~20\"" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 61 0 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 61 0 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "CPU_TRST_bar\$latch~20 " "Warning: Node \"CPU_TRST_bar\$latch~20\"" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 61 0 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 61 0 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "CPU_SRESET_bar\$latch~20 " "Warning: Node \"CPU_SRESET_bar\$latch~20\"" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 61 0 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 61 0 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "SGMII_PHY_RESET_bar\$latch~28 " "Warning: Node \"SGMII_PHY_RESET_bar\$latch~28\"" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 61 0 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 61 0 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "RTS_EN_bar\$latch~18 " "Warning: Node \"RTS_EN_bar\$latch~18\"" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 61 0 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 61 0 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "PGOOD_SYS\$latch~19 " "Warning: Node \"PGOOD_SYS\$latch~19\"" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 61 0 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 61 0 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "BUF_EN_bar\$latch~18 " "Warning: Node \"BUF_EN_bar\$latch~18\"" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 61 0 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 61 0 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "PWR_ON_GVDD\$latch~19 " "Warning: Node \"PWR_ON_GVDD\$latch~19\"" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 61 0 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 61 0 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK_IN_25MHz " "Info: Assuming node \"CLK_IN_25MHz\" is an undefined clock" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 14 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK_IN_25MHz" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK_IN_25MHz register COUNT300US\[0\] register HIGHAFTER100US 44.05 MHz 22.7 ns Internal " "Info: Clock \"CLK_IN_25MHz\" has Internal fmax of 44.05 MHz between source register \"COUNT300US\[0\]\" and destination register \"HIGHAFTER100US\" (period= 22.7 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "18.200 ns + Longest register register " "Info: + Longest register to register delay is 18.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns COUNT300US\[0\] 1 REG LC38 27 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC38; Fanout = 27; REG Node = 'COUNT300US\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNT300US[0] } "NODE_NAME" } } { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 165 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.400 ns) + CELL(3.900 ns) 6.300 ns LessThan0~11 2 COMB SEXP51 1 " "Info: 2: + IC(2.400 ns) + CELL(3.900 ns) = 6.300 ns; Loc. = SEXP51; Fanout = 1; COMB Node = 'LessThan0~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.300 ns" { COUNT300US[0] LessThan0~11 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.500 ns) 10.800 ns LessThan0~15 3 COMB LC54 1 " "Info: 3: + IC(0.000 ns) + CELL(4.500 ns) = 10.800 ns; Loc. = LC54; Fanout = 1; COMB Node = 'LessThan0~15'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.500 ns" { LessThan0~11 LessThan0~15 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(3.900 ns) 17.000 ns LessThan0~9 4 COMB SEXP36 1 " "Info: 4: + IC(2.300 ns) + CELL(3.900 ns) = 17.000 ns; Loc. = SEXP36; Fanout = 1; COMB Node = 'LessThan0~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.200 ns" { LessThan0~15 LessThan0~9 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.200 ns) 18.200 ns HIGHAFTER100US 5 REG LC47 6 " "Info: 5: + IC(0.000 ns) + CELL(1.200 ns) = 18.200 ns; Loc. = LC47; Fanout = 6; REG Node = 'HIGHAFTER100US'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { LessThan0~9 HIGHAFTER100US } "NODE_NAME" } } { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "13.500 ns ( 74.18 % ) " "Info: Total cell delay = 13.500 ns ( 74.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.700 ns ( 25.82 % ) " "Info: Total interconnect delay = 4.700 ns ( 25.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "18.200 ns" { COUNT300US[0] LessThan0~11 LessThan0~15 LessThan0~9 HIGHAFTER100US } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "18.200 ns" { COUNT300US[0] {} LessThan0~11 {} LessThan0~15 {} LessThan0~9 {} HIGHAFTER100US {} } { 0.000ns 2.400ns 0.000ns 2.300ns 0.000ns } { 0.000ns 3.900ns 4.500ns 3.900ns 1.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_IN_25MHz destination 3.600 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK_IN_25MHz\" to destination register is 3.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.300 ns) 2.300 ns CLK_IN_25MHz 1 CLK PIN_37 38 " "Info: 1: + IC(0.000 ns) + CELL(2.300 ns) = 2.300 ns; Loc. = PIN_37; Fanout = 38; CLK Node = 'CLK_IN_25MHz'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_IN_25MHz } "NODE_NAME" } } { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 3.600 ns HIGHAFTER100US 2 REG LC47 6 " "Info: 2: + IC(0.000 ns) + CELL(1.300 ns) = 3.600 ns; Loc. = LC47; Fanout = 6; REG Node = 'HIGHAFTER100US'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { CLK_IN_25MHz HIGHAFTER100US } "NODE_NAME" } } { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.600 ns ( 100.00 % ) " "Info: Total cell delay = 3.600 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { CLK_IN_25MHz HIGHAFTER100US } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.600 ns" { CLK_IN_25MHz {} CLK_IN_25MHz~out {} HIGHAFTER100US {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 2.300ns 1.300ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_IN_25MHz source 3.600 ns - Longest register " "Info: - Longest clock path from clock \"CLK_IN_25MHz\" to source register is 3.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.300 ns) 2.300 ns CLK_IN_25MHz 1 CLK PIN_37 38 " "Info: 1: + IC(0.000 ns) + CELL(2.300 ns) = 2.300 ns; Loc. = PIN_37; Fanout = 38; CLK Node = 'CLK_IN_25MHz'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_IN_25MHz } "NODE_NAME" } } { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 3.600 ns COUNT300US\[0\] 2 REG LC38 27 " "Info: 2: + IC(0.000 ns) + CELL(1.300 ns) = 3.600 ns; Loc. = LC38; Fanout = 27; REG Node = 'COUNT300US\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { CLK_IN_25MHz COUNT300US[0] } "NODE_NAME" } } { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 165 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.600 ns ( 100.00 % ) " "Info: Total cell delay = 3.600 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { CLK_IN_25MHz COUNT300US[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.600 ns" { CLK_IN_25MHz {} CLK_IN_25MHz~out {} COUNT300US[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 2.300ns 1.300ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { CLK_IN_25MHz HIGHAFTER100US } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.600 ns" { CLK_IN_25MHz {} CLK_IN_25MHz~out {} HIGHAFTER100US {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 2.300ns 1.300ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { CLK_IN_25MHz COUNT300US[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.600 ns" { CLK_IN_25MHz {} CLK_IN_25MHz~out {} COUNT300US[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 2.300ns 1.300ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.600 ns + " "Info: + Micro clock to output delay of source is 1.600 ns" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 165 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.900 ns + " "Info: + Micro setup delay of destination is 2.900 ns" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 41 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "18.200 ns" { COUNT300US[0] LessThan0~11 LessThan0~15 LessThan0~9 HIGHAFTER100US } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "18.200 ns" { COUNT300US[0] {} LessThan0~11 {} LessThan0~15 {} LessThan0~9 {} HIGHAFTER100US {} } { 0.000ns 2.400ns 0.000ns 2.300ns 0.000ns } { 0.000ns 3.900ns 4.500ns 3.900ns 1.200ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { CLK_IN_25MHz HIGHAFTER100US } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.600 ns" { CLK_IN_25MHz {} CLK_IN_25MHz~out {} HIGHAFTER100US {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 2.300ns 1.300ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { CLK_IN_25MHz COUNT300US[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.600 ns" { CLK_IN_25MHz {} CLK_IN_25MHz~out {} COUNT300US[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 2.300ns 1.300ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK_IN_25MHz MUX_SEL2 HRESET_HIGHAFTER40US_PLUS_ONECLK 20.600 ns register " "Info: tco from clock \"CLK_IN_25MHz\" to destination pin \"MUX_SEL2\" through register \"HRESET_HIGHAFTER40US_PLUS_ONECLK\" is 20.600 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_IN_25MHz source 3.600 ns + Longest register " "Info: + Longest clock path from clock \"CLK_IN_25MHz\" to source register is 3.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.300 ns) 2.300 ns CLK_IN_25MHz 1 CLK PIN_37 38 " "Info: 1: + IC(0.000 ns) + CELL(2.300 ns) = 2.300 ns; Loc. = PIN_37; Fanout = 38; CLK Node = 'CLK_IN_25MHz'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_IN_25MHz } "NODE_NAME" } } { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 3.600 ns HRESET_HIGHAFTER40US_PLUS_ONECLK 2 REG LC32 3 " "Info: 2: + IC(0.000 ns) + CELL(1.300 ns) = 3.600 ns; Loc. = LC32; Fanout = 3; REG Node = 'HRESET_HIGHAFTER40US_PLUS_ONECLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { CLK_IN_25MHz HRESET_HIGHAFTER40US_PLUS_ONECLK } "NODE_NAME" } } { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.600 ns ( 100.00 % ) " "Info: Total cell delay = 3.600 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { CLK_IN_25MHz HRESET_HIGHAFTER40US_PLUS_ONECLK } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.600 ns" { CLK_IN_25MHz {} CLK_IN_25MHz~out {} HRESET_HIGHAFTER40US_PLUS_ONECLK {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 2.300ns 1.300ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.600 ns + " "Info: + Micro clock to output delay of source is 1.600 ns" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 49 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.400 ns + Longest register pin " "Info: + Longest register to pin delay is 15.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns HRESET_HIGHAFTER40US_PLUS_ONECLK 1 REG LC32 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC32; Fanout = 3; REG Node = 'HRESET_HIGHAFTER40US_PLUS_ONECLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { HRESET_HIGHAFTER40US_PLUS_ONECLK } "NODE_NAME" } } { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(6.800 ns) 6.800 ns MUX_SEL1\$latch~24 2 COMB LOOP LC57 5 " "Info: 2: + IC(0.000 ns) + CELL(6.800 ns) = 6.800 ns; Loc. = LC57; Fanout = 5; COMB LOOP Node = 'MUX_SEL1\$latch~24'" { { "Info" "ITDB_PART_OF_SCC" "MUX_SEL1\$latch~24 LC57 " "Info: Loc. = LC57; Node \"MUX_SEL1\$latch~24\"" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MUX_SEL1$latch~24 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MUX_SEL1$latch~24 } "NODE_NAME" } } { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 61 0 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.800 ns" { HRESET_HIGHAFTER40US_PLUS_ONECLK MUX_SEL1$latch~24 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(4.500 ns) 13.600 ns MUX_SEL1\$latch~26 3 COMB LC53 1 " "Info: 3: + IC(2.300 ns) + CELL(4.500 ns) = 13.600 ns; Loc. = LC53; Fanout = 1; COMB Node = 'MUX_SEL1\$latch~26'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.800 ns" { MUX_SEL1$latch~24 MUX_SEL1$latch~26 } "NODE_NAME" } } { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 61 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.800 ns) 15.400 ns MUX_SEL2 4 PIN PIN_31 0 " "Info: 4: + IC(0.000 ns) + CELL(1.800 ns) = 15.400 ns; Loc. = PIN_31; Fanout = 0; PIN Node = 'MUX_SEL2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { MUX_SEL1$latch~26 MUX_SEL2 } "NODE_NAME" } } { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "13.100 ns ( 85.06 % ) " "Info: Total cell delay = 13.100 ns ( 85.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.300 ns ( 14.94 % ) " "Info: Total interconnect delay = 2.300 ns ( 14.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "15.400 ns" { HRESET_HIGHAFTER40US_PLUS_ONECLK MUX_SEL1$latch~24 MUX_SEL1$latch~26 MUX_SEL2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "15.400 ns" { HRESET_HIGHAFTER40US_PLUS_ONECLK {} MUX_SEL1$latch~24 {} MUX_SEL1$latch~26 {} MUX_SEL2 {} } { 0.000ns 0.000ns 2.300ns 0.000ns } { 0.000ns 6.800ns 4.500ns 1.800ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { CLK_IN_25MHz HRESET_HIGHAFTER40US_PLUS_ONECLK } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.600 ns" { CLK_IN_25MHz {} CLK_IN_25MHz~out {} HRESET_HIGHAFTER40US_PLUS_ONECLK {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 2.300ns 1.300ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "15.400 ns" { HRESET_HIGHAFTER40US_PLUS_ONECLK MUX_SEL1$latch~24 MUX_SEL1$latch~26 MUX_SEL2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "15.400 ns" { HRESET_HIGHAFTER40US_PLUS_ONECLK {} MUX_SEL1$latch~24 {} MUX_SEL1$latch~26 {} MUX_SEL2 {} } { 0.000ns 0.000ns 2.300ns 0.000ns } { 0.000ns 6.800ns 4.500ns 1.800ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "CPLD_RESET_bar MUX_SEL2 17.100 ns Longest " "Info: Longest tpd from source pin \"CPLD_RESET_bar\" to destination pin \"MUX_SEL2\" is 17.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.300 ns) 2.300 ns CPLD_RESET_bar 1 PIN PIN_39 51 " "Info: 1: + IC(0.000 ns) + CELL(2.300 ns) = 2.300 ns; Loc. = PIN_39; Fanout = 51; PIN Node = 'CPLD_RESET_bar'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPLD_RESET_bar } "NODE_NAME" } } { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(6.200 ns) 8.500 ns MUX_SEL1\$latch~24 2 COMB LOOP LC57 5 " "Info: 2: + IC(0.000 ns) + CELL(6.200 ns) = 8.500 ns; Loc. = LC57; Fanout = 5; COMB LOOP Node = 'MUX_SEL1\$latch~24'" { { "Info" "ITDB_PART_OF_SCC" "MUX_SEL1\$latch~24 LC57 " "Info: Loc. = LC57; Node \"MUX_SEL1\$latch~24\"" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MUX_SEL1$latch~24 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MUX_SEL1$latch~24 } "NODE_NAME" } } { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 61 0 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.200 ns" { CPLD_RESET_bar MUX_SEL1$latch~24 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(4.500 ns) 15.300 ns MUX_SEL1\$latch~26 3 COMB LC53 1 " "Info: 3: + IC(2.300 ns) + CELL(4.500 ns) = 15.300 ns; Loc. = LC53; Fanout = 1; COMB Node = 'MUX_SEL1\$latch~26'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.800 ns" { MUX_SEL1$latch~24 MUX_SEL1$latch~26 } "NODE_NAME" } } { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 61 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.800 ns) 17.100 ns MUX_SEL2 4 PIN PIN_31 0 " "Info: 4: + IC(0.000 ns) + CELL(1.800 ns) = 17.100 ns; Loc. = PIN_31; Fanout = 0; PIN Node = 'MUX_SEL2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { MUX_SEL1$latch~26 MUX_SEL2 } "NODE_NAME" } } { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "14.800 ns ( 86.55 % ) " "Info: Total cell delay = 14.800 ns ( 86.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.300 ns ( 13.45 % ) " "Info: Total interconnect delay = 2.300 ns ( 13.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "17.100 ns" { CPLD_RESET_bar MUX_SEL1$latch~24 MUX_SEL1$latch~26 MUX_SEL2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "17.100 ns" { CPLD_RESET_bar {} CPLD_RESET_bar~out {} MUX_SEL1$latch~24 {} MUX_SEL1$latch~26 {} MUX_SEL2 {} } { 0.000ns 0.000ns 0.000ns 2.300ns 0.000ns } { 0.000ns 2.300ns 6.200ns 4.500ns 1.800ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 22 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "125 " "Info: Peak virtual memory: 125 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 21 18:43:13 2011 " "Info: Processing ended: Mon Nov 21 18:43:13 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
