/*
 * Data version: 230918_161414
 *
 * Copyright (C) 2017-2024, Texas Instruments Incorporated
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 *
 * *  Redistributions of source code must retain the above copyright
 * notice, this list of conditions and the following disclaimer.
 *
 * *  Redistributions in binary form must reproduce the above copyright
 * notice, this list of conditions and the following disclaimer in the
 * documentation and/or other materials provided with the distribution.
 *
 * *  Neither the name of Texas Instruments Incorporated nor the names of
 * its contributors may be used to endorse or promote products derived
 * from this software without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
 * THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
 * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR
 * CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
 * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
 * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS;
 * OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
 * WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR
 * OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
 * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 */
#ifndef SOC_AM62AX_CLK_IDS_H
#define SOC_AM62AX_CLK_IDS_H

#define CLK_AM62AX_GLUELOGIC_HFOSC0_CLKOUT 1
#define CLK_AM62AX_GLUELOGIC_LFOSC0_CLKOUT 2
#define CLK_AM62AX_GLUELOGIC_RCOSC_CLKOUT 3
#define CLK_AM62AX_GLUELOGIC_RCOSC_CLK_1P0V_97P65K 4
#define CLK_AM62AX_K3_DPHY_RX_MAIN_0_PPI_RX_BYTE_CLK 5
#define CLK_AM62AX_BOARD_0_AUDIO_EXT_REFCLK0_OUT 6
#define CLK_AM62AX_BOARD_0_AUDIO_EXT_REFCLK1_OUT 7
#define CLK_AM62AX_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT 8
#define CLK_AM62AX_BOARD_0_CSI0_RXCLKN_OUT 9
#define CLK_AM62AX_BOARD_0_CSI0_RXCLKP_OUT 10
#define CLK_AM62AX_BOARD_0_DDR0_CK0_OUT 11
#define CLK_AM62AX_BOARD_0_EXT_REFCLK1_OUT 12
#define CLK_AM62AX_BOARD_0_GPMC0_CLKLB_OUT 13
#define CLK_AM62AX_BOARD_0_I2C0_SCL_OUT 14
#define CLK_AM62AX_BOARD_0_I2C1_SCL_OUT 15
#define CLK_AM62AX_BOARD_0_I2C2_SCL_OUT 16
#define CLK_AM62AX_BOARD_0_I2C3_SCL_OUT 17
#define CLK_AM62AX_BOARD_0_MCASP0_ACLKR_OUT 18
#define CLK_AM62AX_BOARD_0_MCASP0_ACLKX_OUT 19
#define CLK_AM62AX_BOARD_0_MCASP1_ACLKR_OUT 20
#define CLK_AM62AX_BOARD_0_MCASP1_ACLKX_OUT 21
#define CLK_AM62AX_BOARD_0_MCASP2_ACLKR_OUT 22
#define CLK_AM62AX_BOARD_0_MCASP2_ACLKX_OUT 23
#define CLK_AM62AX_BOARD_0_MCU_EXT_REFCLK0_OUT 24
#define CLK_AM62AX_BOARD_0_MCU_I2C0_SCL_OUT 25
#define CLK_AM62AX_BOARD_0_MCU_SPI0_CLK_OUT 26
#define CLK_AM62AX_BOARD_0_MCU_SPI1_CLK_OUT 27
#define CLK_AM62AX_BOARD_0_MMC0_CLKLB_OUT 28
#define CLK_AM62AX_BOARD_0_MMC0_CLK_OUT 29
#define CLK_AM62AX_BOARD_0_MMC1_CLKLB_OUT 30
#define CLK_AM62AX_BOARD_0_MMC1_CLK_OUT 31
#define CLK_AM62AX_BOARD_0_MMC2_CLKLB_OUT 32
#define CLK_AM62AX_BOARD_0_MMC2_CLK_OUT 33
#define CLK_AM62AX_BOARD_0_OSPI0_DQS_OUT 34
#define CLK_AM62AX_BOARD_0_OSPI0_LBCLKO_OUT 35
#define CLK_AM62AX_BOARD_0_RGMII1_RXC_OUT 36
#define CLK_AM62AX_BOARD_0_RGMII1_TXC_OUT 37
#define CLK_AM62AX_BOARD_0_RGMII2_RXC_OUT 38
#define CLK_AM62AX_BOARD_0_RGMII2_TXC_OUT 39
#define CLK_AM62AX_BOARD_0_RMII1_REF_CLK_OUT 40
#define CLK_AM62AX_BOARD_0_RMII2_REF_CLK_OUT 41
#define CLK_AM62AX_BOARD_0_SPI0_CLK_OUT 42
#define CLK_AM62AX_BOARD_0_SPI1_CLK_OUT 43
#define CLK_AM62AX_BOARD_0_SPI2_CLK_OUT 44
#define CLK_AM62AX_BOARD_0_TCK_OUT 45
#define CLK_AM62AX_BOARD_0_VOUT0_EXTPCLKIN_OUT 46
#define CLK_AM62AX_CPSW_3GUSS_MAIN_0_CPTS_GENF0 47
#define CLK_AM62AX_CPSW_3GUSS_MAIN_0_CPTS_GENF1 48
#define CLK_AM62AX_CPSW_3GUSS_MAIN_0_MDIO_MDCLK_O 49
#define CLK_AM62AX_CPSW_3GUSS_MAIN_0_RGMII1_TXC_O 50
#define CLK_AM62AX_CPSW_3GUSS_MAIN_0_RGMII2_TXC_O 51
#define CLK_AM62AX_DEBUGSS_K3_WRAP_CV0_MAIN_0_CSTPIU_TRACECLK 52
#define CLK_AM62AX_DMTIMER_DMC1MS_MAIN_0_TIMER_PWM 53
#define CLK_AM62AX_DMTIMER_DMC1MS_MAIN_1_TIMER_PWM 54
#define CLK_AM62AX_DMTIMER_DMC1MS_MAIN_2_TIMER_PWM 55
#define CLK_AM62AX_DMTIMER_DMC1MS_MAIN_3_TIMER_PWM 56
#define CLK_AM62AX_DMTIMER_DMC1MS_MAIN_4_TIMER_PWM 57
#define CLK_AM62AX_DMTIMER_DMC1MS_MAIN_5_TIMER_PWM 58
#define CLK_AM62AX_DMTIMER_DMC1MS_MAIN_6_TIMER_PWM 59
#define CLK_AM62AX_DMTIMER_DMC1MS_MAIN_7_TIMER_PWM 60
#define CLK_AM62AX_DMTIMER_DMC1MS_MCU_0_TIMER_PWM 61
#define CLK_AM62AX_DMTIMER_DMC1MS_MCU_1_TIMER_PWM 62
#define CLK_AM62AX_DMTIMER_DMC1MS_MCU_2_TIMER_PWM 63
#define CLK_AM62AX_DMTIMER_DMC1MS_MCU_3_TIMER_PWM 64
#define CLK_AM62AX_EMMCSD4SS_MAIN_0_EMMCSDSS_IO_CLK_O 65
#define CLK_AM62AX_EMMCSD4SS_MAIN_1_EMMCSDSS_IO_CLK_O 66
#define CLK_AM62AX_EMMCSD8SS_MAIN_0_EMMCSDSS_IO_CLK_O 67
#define CLK_AM62AX_FSS_UL_MAIN_0_OSPI_0_OSPI_OCLK_CLK 68
#define CLK_AM62AX_GPMC_MAIN_0_PO_GPMC_DEV_CLK 69
#define CLK_AM62AX_K3_DSS_UL_MAIN_0_DPI_1_OUT_CLK 70
#define CLK_AM62AX_MCASP_MAIN_0_MCASP_ACLKR_POUT 71
#define CLK_AM62AX_MCASP_MAIN_0_MCASP_ACLKX_POUT 72
#define CLK_AM62AX_MCASP_MAIN_0_MCASP_AFSR_POUT 73
#define CLK_AM62AX_MCASP_MAIN_0_MCASP_AFSX_POUT 74
#define CLK_AM62AX_MCASP_MAIN_0_MCASP_AHCLKR_POUT 75
#define CLK_AM62AX_MCASP_MAIN_0_MCASP_AHCLKX_POUT 76
#define CLK_AM62AX_MCASP_MAIN_1_MCASP_ACLKR_POUT 77
#define CLK_AM62AX_MCASP_MAIN_1_MCASP_ACLKX_POUT 78
#define CLK_AM62AX_MCASP_MAIN_1_MCASP_AFSR_POUT 79
#define CLK_AM62AX_MCASP_MAIN_1_MCASP_AFSX_POUT 80
#define CLK_AM62AX_MCASP_MAIN_1_MCASP_AHCLKR_POUT 81
#define CLK_AM62AX_MCASP_MAIN_1_MCASP_AHCLKX_POUT 82
#define CLK_AM62AX_MCASP_MAIN_2_MCASP_ACLKR_POUT 83
#define CLK_AM62AX_MCASP_MAIN_2_MCASP_ACLKX_POUT 84
#define CLK_AM62AX_MCASP_MAIN_2_MCASP_AFSR_POUT 85
#define CLK_AM62AX_MCASP_MAIN_2_MCASP_AFSX_POUT 86
#define CLK_AM62AX_MCASP_MAIN_2_MCASP_AHCLKR_POUT 87
#define CLK_AM62AX_MCASP_MAIN_2_MCASP_AHCLKX_POUT 88
#define CLK_AM62AX_MSHSI2C_MAIN_0_PORSCL 89
#define CLK_AM62AX_MSHSI2C_MAIN_1_PORSCL 90
#define CLK_AM62AX_MSHSI2C_MAIN_2_PORSCL 91
#define CLK_AM62AX_MSHSI2C_MAIN_3_PORSCL 92
#define CLK_AM62AX_PLLFRACF2_SSMOD_16FFT_MAIN_0_FOUTVCOP_CLK 93
#define CLK_AM62AX_PLLFRACF2_SSMOD_16FFT_MAIN_0_FOUTPOSTDIV_CLK 94
#define CLK_AM62AX_PLLFRACF2_SSMOD_16FFT_MAIN_1_FOUTVCOP_CLK 95
#define CLK_AM62AX_PLLFRACF2_SSMOD_16FFT_MAIN_1_FOUTPOSTDIV_CLK 96
#define CLK_AM62AX_PLLFRACF2_SSMOD_16FFT_MAIN_12_FOUTVCOP_CLK 97
#define CLK_AM62AX_PLLFRACF2_SSMOD_16FFT_MAIN_15_FOUTVCOP_CLK 98
#define CLK_AM62AX_PLLFRACF2_SSMOD_16FFT_MAIN_17_FOUTVCOP_CLK 99
#define CLK_AM62AX_PLLFRACF2_SSMOD_16FFT_MAIN_2_FOUTVCOP_CLK 100
#define CLK_AM62AX_PLLFRACF2_SSMOD_16FFT_MAIN_2_FOUTPOSTDIV_CLK 101
#define CLK_AM62AX_PLLFRACF2_SSMOD_16FFT_MAIN_5_FOUTVCOP_CLK 102
#define CLK_AM62AX_PLLFRACF2_SSMOD_16FFT_MAIN_7_FOUTVCOP_CLK 103
#define CLK_AM62AX_PLLFRACF2_SSMOD_16FFT_MAIN_8_FOUTVCOP_CLK 104
#define CLK_AM62AX_PLLFRACF2_SSMOD_16FFT_MCU_0_FOUTVCOP_CLK 105
#define CLK_AM62AX_POSTDIV1_16FFT_MAIN_1_HSDIVOUT5_CLK 106
#define CLK_AM62AX_POSTDIV1_16FFT_MAIN_1_HSDIVOUT6_CLK 107
#define CLK_AM62AX_POSTDIV4_16FF_MAIN_0_HSDIVOUT5_CLK 108
#define CLK_AM62AX_POSTDIV4_16FF_MAIN_0_HSDIVOUT6_CLK 109
#define CLK_AM62AX_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK 110
#define CLK_AM62AX_POSTDIV4_16FF_MAIN_0_HSDIVOUT8_CLK 111
#define CLK_AM62AX_POSTDIV4_16FF_MAIN_2_HSDIVOUT5_CLK 112
#define CLK_AM62AX_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK 113
#define CLK_AM62AX_POSTDIV4_16FF_MAIN_2_HSDIVOUT7_CLK 114
#define CLK_AM62AX_POSTDIV4_16FF_MAIN_2_HSDIVOUT8_CLK 115
#define CLK_AM62AX_POSTDIV4_16FF_MAIN_2_HSDIVOUT9_CLK 116
#define CLK_AM62AX_SAM62A_A53_512KB_WRAP_MAIN_0_ARM_COREPACK_0_A53_DIVH_CLK4_OBSCLK_OUT_CLK 117
#define CLK_AM62AX_SAM62A_C7XV_WRAP_MAIN_0_CLOCK_CONTROL_0_C7XV_DIVH_CLK4_OBSCLK_OUT_CLK 118
#define CLK_AM62AX_SAM62A_C7XV_WRAP_MAIN_0_CLOCK_CONTROL_0_DIVH_CLK2_SOC_GCLK 119
#define CLK_AM62AX_SAM62A_C7XV_WRAP_MAIN_0_CLOCK_CONTROL_0_DIVH_CLK4_GCLK 120
#define CLK_AM62AX_SAM62A_C7XV_WRAP_MAIN_0_CLOCK_CONTROL_0_DIVH_CLK4_SOC_GCLK 121
#define CLK_AM62AX_SAM62A_C7XV_WRAP_MAIN_0_CLOCK_CONTROL_0_DIVP_CLK1_GCLK 122
#define CLK_AM62AX_SAM62A_C7XV_WRAP_MAIN_0_CLOCK_CONTROL_0_DIVP_CLK1_SOC_GCLK 123
#define CLK_AM62AX_SAM62A_DDR_WRAP_MAIN_0_DDR_PLL_DIVH_CLK4_OBSCLK_OUT_CLK 124
#define CLK_AM62AX_SPI_MAIN_0_IO_CLKSPIO_CLK 125
#define CLK_AM62AX_SPI_MAIN_1_IO_CLKSPIO_CLK 126
#define CLK_AM62AX_SPI_MAIN_2_IO_CLKSPIO_CLK 127
#define CLK_AM62AX_SPI_MCU_0_IO_CLKSPIO_CLK 128
#define CLK_AM62AX_SPI_MCU_1_IO_CLKSPIO_CLK 129
#define CLK_AM62AX_AUDIO_REFCLKN_OUT0 130
#define CLK_AM62AX_AUDIO_REFCLKN_OUT1 131
#define CLK_AM62AX_CLK_32K_RC_SEL_OUT0 132
#define CLK_AM62AX_MAIN_EMMCSD0_IO_CLKLB_SEL_OUT0 133
#define CLK_AM62AX_MAIN_EMMCSD1_IO_CLKLB_SEL_OUT0 134
#define CLK_AM62AX_MAIN_EMMCSD2_IO_CLKLB_SEL_OUT0 135
#define CLK_AM62AX_MAIN_OSPI_LOOPBACK_CLK_SEL_OUT0 136
#define CLK_AM62AX_MAIN_USB0_REFCLK_SEL_OUT0 137
#define CLK_AM62AX_MAIN_USB1_REFCLK_SEL_OUT0 138
#define CLK_AM62AX_MAIN_WWDTCLKN_SEL_OUT0 139
#define CLK_AM62AX_MAIN_WWDTCLKN_SEL_OUT1 140
#define CLK_AM62AX_MAIN_WWDTCLKN_SEL_OUT2 141
#define CLK_AM62AX_MAIN_WWDTCLKN_SEL_OUT3 142
#define CLK_AM62AX_MAIN_WWDTCLKN_SEL_OUT4 143
#define CLK_AM62AX_MAIN_SPI0_MSTR_LP_CLKSEL_OUT0 144
#define CLK_AM62AX_MAIN_SPI1_MSTR_LP_CLKSEL_OUT0 145
#define CLK_AM62AX_MAIN_SPI2_MSTR_LP_CLKSEL_OUT0 146
#define CLK_AM62AX_MCASPN_AHCLKSEL_AHCLKR_OUT0 147
#define CLK_AM62AX_MCASPN_AHCLKSEL_AHCLKR_OUT1 148
#define CLK_AM62AX_MCASPN_AHCLKSEL_AHCLKR_OUT2 149
#define CLK_AM62AX_MCASPN_AHCLKSEL_AHCLKX_OUT0 150
#define CLK_AM62AX_MCASPN_AHCLKSEL_AHCLKX_OUT1 151
#define CLK_AM62AX_MCASPN_AHCLKSEL_AHCLKX_OUT2 152
#define CLK_AM62AX_MCASPN_CLKSEL_AUXCLK_OUT0 153
#define CLK_AM62AX_MCASPN_CLKSEL_AUXCLK_OUT1 154
#define CLK_AM62AX_MCASPN_CLKSEL_AUXCLK_OUT2 155
#define CLK_AM62AX_HSDIV0_16FFT_MAIN_12_HSDIVOUT0_CLK 156
#define CLK_AM62AX_HSDIV0_16FFT_MAIN_17_HSDIVOUT0_CLK 157
#define CLK_AM62AX_HSDIV0_16FFT_MAIN_7_HSDIVOUT0_CLK 158
#define CLK_AM62AX_HSDIV0_16FFT_MAIN_8_HSDIVOUT0_CLK 159
#define CLK_AM62AX_HSDIV2_16FFT_MAIN_15_HSDIVOUT0_CLK 160
#define CLK_AM62AX_HSDIV2_16FFT_MAIN_15_HSDIVOUT1_CLK 161
#define CLK_AM62AX_HSDIV2_16FFT_MAIN_15_HSDIVOUT2_CLK 162
#define CLK_AM62AX_HSDIV2_16FFT_MAIN_5_HSDIVOUT0_CLK 163
#define CLK_AM62AX_HSDIV2_16FFT_MAIN_5_HSDIVOUT1_CLK 164
#define CLK_AM62AX_HSDIV4_16FFT_MAIN_0_HSDIVOUT0_CLK 165
#define CLK_AM62AX_HSDIV4_16FFT_MAIN_0_HSDIVOUT1_CLK 166
#define CLK_AM62AX_HSDIV4_16FFT_MAIN_0_HSDIVOUT2_CLK 167
#define CLK_AM62AX_HSDIV4_16FFT_MAIN_0_HSDIVOUT3_CLK 168
#define CLK_AM62AX_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK 169
#define CLK_AM62AX_HSDIV4_16FFT_MAIN_1_HSDIVOUT0_CLK 170
#define CLK_AM62AX_HSDIV4_16FFT_MAIN_1_HSDIVOUT1_CLK 171
#define CLK_AM62AX_HSDIV4_16FFT_MAIN_1_HSDIVOUT2_CLK 172
#define CLK_AM62AX_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK 173
#define CLK_AM62AX_HSDIV4_16FFT_MAIN_2_HSDIVOUT0_CLK 174
#define CLK_AM62AX_HSDIV4_16FFT_MAIN_2_HSDIVOUT1_CLK 175
#define CLK_AM62AX_HSDIV4_16FFT_MAIN_2_HSDIVOUT2_CLK 176
#define CLK_AM62AX_HSDIV4_16FFT_MAIN_2_HSDIVOUT3_CLK 177
#define CLK_AM62AX_HSDIV4_16FFT_MAIN_2_HSDIVOUT4_CLK 178
#define CLK_AM62AX_HSDIV4_16FFT_MCU_0_HSDIVOUT0_CLK 179
#define CLK_AM62AX_HSDIV4_16FFT_MCU_0_HSDIVOUT4_CLK 180
#define CLK_AM62AX_SAM62_PLL_CTRL_WRAP_MAIN_0_SYSCLKOUT_CLK 181
#define CLK_AM62AX_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK 182
#define CLK_AM62AX_SAM62_PLL_CTRL_WRAP_MCU_0_SYSCLKOUT_CLK 183
#define CLK_AM62AX_SAM62_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK 184
#define CLK_AM62AX_CLKOUT0_CTRL_OUT0 185
#define CLK_AM62AX_MAIN_CP_GEMAC_CPTS_CLK_SEL_OUT0 186
#define CLK_AM62AX_MAIN_DSS_DPI1_OUT0 187
#define CLK_AM62AX_MAIN_EMMCSD0_REFCLK_SEL_OUT0 188
#define CLK_AM62AX_MAIN_EMMCSD1_REFCLK_SEL_OUT0 189
#define CLK_AM62AX_MAIN_EMMCSD2_REFCLK_SEL_OUT0 190
#define CLK_AM62AX_MAIN_GPMC_FCLK_SEL_OUT0 191
#define CLK_AM62AX_MAIN_MCANN_CLK_SEL_OUT0 192
#define CLK_AM62AX_MAIN_OBSCLK0_MUX_SEL_OUT0 193
#define CLK_AM62AX_MAIN_OSPI_REF_CLK_SEL_OUT0 194
#define CLK_AM62AX_MAIN_TIMERCLKN_SEL_OUT0 195
#define CLK_AM62AX_MAIN_TIMERCLKN_SEL_OUT1 196
#define CLK_AM62AX_MAIN_TIMERCLKN_SEL_OUT2 197
#define CLK_AM62AX_MAIN_TIMERCLKN_SEL_OUT3 198
#define CLK_AM62AX_MAIN_TIMERCLKN_SEL_OUT4 199
#define CLK_AM62AX_MAIN_TIMERCLKN_SEL_OUT5 200
#define CLK_AM62AX_MAIN_TIMERCLKN_SEL_OUT6 201
#define CLK_AM62AX_MAIN_TIMERCLKN_SEL_OUT7 202
#define CLK_AM62AX_MCU_OBSCLK_MUX_SEL_OUT0 203
#define CLK_AM62AX_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT0 204
#define CLK_AM62AX_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT1 205
#define CLK_AM62AX_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT2 206
#define CLK_AM62AX_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT3 207
#define CLK_AM62AX_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT4 208
#define CLK_AM62AX_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT5 209
#define CLK_AM62AX_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT6 210
#define CLK_AM62AX_WKUP_CLKOUT_SEL_OUT0 211
#define CLK_AM62AX_WKUP_CLKOUT_SEL_IO_OUT0 212
#define CLK_AM62AX_WKUP_CLKSEL_OUT0 213
#define CLK_AM62AX_MAIN_OBSCLK_DIV_OUT0 214
#define CLK_AM62AX_MCU_OBSCLK_DIV_OUT0 215
#define CLK_AM62AX_MAIN_OBSCLK_OUTMUX_SEL_OUT0 216
#define CLK_AM62AX_MAIN_OBSCLK_OUTMUX_SEL_OUT1 217
#define CLK_AM62AX_MAIN_TIMER1_CASCADE_OUT0 218
#define CLK_AM62AX_MAIN_TIMER3_CASCADE_OUT0 219
#define CLK_AM62AX_MAIN_TIMER5_CASCADE_OUT0 220
#define CLK_AM62AX_MAIN_TIMER7_CASCADE_OUT0 221
#define CLK_AM62AX_MAIN_USART0_FCLK_SEL_OUT0 222
#define CLK_AM62AX_MAIN_USART1_FCLK_SEL_OUT0 223
#define CLK_AM62AX_MAIN_USART2_FCLK_SEL_OUT0 224
#define CLK_AM62AX_MAIN_USART3_FCLK_SEL_OUT0 225
#define CLK_AM62AX_MAIN_USART4_FCLK_SEL_OUT0 226
#define CLK_AM62AX_MAIN_USART5_FCLK_SEL_OUT0 227
#define CLK_AM62AX_MAIN_USART6_FCLK_SEL_OUT0 228
#define CLK_AM62AX_MCU_OBSCLK_OUTMUX_SEL_OUT0 229
#define CLK_AM62AX_MAIN_GTCCLK_SEL_OUT0 230
#define CLK_AM62AX_MCU_GPIO0_CLKSEL_OUT0 231
#define CLK_AM62AX_MCU_MCANN_CLK_SEL_OUT0 232
#define CLK_AM62AX_MCU_MCANN_CLK_SEL_OUT1 233
#define CLK_AM62AX_MCU_WWDTCLK_SEL_OUT0 234
#define CLK_AM62AX_MCU_SPI0_MSTR_LP_CLKSEL_OUT0 235
#define CLK_AM62AX_MCU_SPI1_MSTR_LP_CLKSEL_OUT0 236
#define CLK_AM62AX_RTC_CLK_SEL_OUT0 237
#define CLK_AM62AX_WKUP_CLKSEL_R5FSS_OUT0 238
#define CLK_AM62AX_WKUP_WWDTCLK_SEL_OUT0 239
#define CLK_AM62AX_DMTIMER_DMC1MS_WKUP_0_TIMER_PWM 240
#define CLK_AM62AX_HSDIV4_16FFT_MCU_0_HSDIVOUT1_CLK 241
#define CLK_AM62AX_HSDIV4_16FFT_MCU_0_HSDIVOUT2_CLK 242
#define CLK_AM62AX_HSDIV4_16FFT_MCU_0_HSDIVOUT3_CLK 243
#define CLK_AM62AX_MSHSI2C_MCU_0_PORSCL 244
#define CLK_AM62AX_MSHSI2C_WKUP_0_PORSCL 245
#define CLK_AM62AX_PLLFRACF2_SSMOD_16FFT_MCU_0_FOUTPOSTDIV_CLK 246
#define CLK_AM62AX_POSTDIV1_16FFT_MCU_0_HSDIVOUT5_CLK 247
#define CLK_AM62AX_POSTDIV1_16FFT_MCU_0_HSDIVOUT6_CLK 248
#define CLK_AM62AX_MCU_TIMERCLKN_SEL_OUT0 249
#define CLK_AM62AX_MCU_TIMERCLKN_SEL_OUT1 250
#define CLK_AM62AX_MCU_TIMERCLKN_SEL_OUT2 251
#define CLK_AM62AX_MCU_TIMERCLKN_SEL_OUT3 252
#define CLK_AM62AX_WKUP_TIMERCLKN_SEL_OUT0 253
#define CLK_AM62AX_WKUP_TIMERCLKN_SEL_OUT1 254
#define CLK_AM62AX_MCU_TIMER1_CASCADE_OUT0 255
#define CLK_AM62AX_MCU_TIMER3_CASCADE_OUT0 256
#define CLK_AM62AX_WKUP_TIMER1_CASCADE_OUT0 257
#define CLK_AM62AX_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV24_CLK_CLK 258
#define CLK_AM62AX_SAM62_PLL_CTRL_WRAP_MCU_0_CHIP_DIV24_CLK_CLK 259

#endif /* SOC_AM62AX_CLK_IDS_H */
