Test Level 0
============
Starting tests on alu
# Failed 0/62 tests.
# End time: 01:32:25 on Dec 11,2015, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
Finished tests on alu
Starting tests on jmpu
# Failed 0/33 tests.
# End time: 01:32:32 on Dec 11,2015, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
Finished tests on jmpu
Starting tests on memu
# Failed test: op=(0, 0, mem_w) A=000010000000000000000 W=00000001001000110100010101100111 D=00000001111111101101110000100011, result M=(000000000000000000000, 0, 0, 1111, 00000001001000110100010101100111) R=00000001111111101101110000100011 XL=0 XS=0, expected M=(000010000000000000000, 0, 0, 1111, 00000001001000110100010101100111) R=00000001111111101101110000100011 XL=0 XS=0
# Failed test: op=(0, 0, mem_w) A=000010000000000000001 W=00000001001000110100010101100111 D=00000001111111101101110000100011, result M=(000000000000000000000, 0, 0, 1111, 00000001001000110100010101100111) R=00000001111111101101110000100011 XL=0 XS=0, expected M=(000010000000000000001, 0, 0, 1111, 00000001001000110100010101100111) R=00000001111111101101110000100011 XL=0 XS=0
# Failed test: op=(0, 0, mem_w) A=000010000000000000010 W=00000001001000110100010101100111 D=00000001111111101101110000100011, result M=(000000000000000000000, 0, 0, 1111, 00000001001000110100010101100111) R=00000001111111101101110000100011 XL=0 XS=0, expected M=(000010000000000000010, 0, 0, 1111, 00000001001000110100010101100111) R=00000001111111101101110000100011 XL=0 XS=0
# Failed test: op=(0, 0, mem_w) A=000010000000000000011 W=00000001001000110100010101100111 D=00000001111111101101110000100011, result M=(000000000000000000000, 0, 0, 1111, 00000001001000110100010101100111) R=00000001111111101101110000100011 XL=0 XS=0, expected M=(000010000000000000011, 0, 0, 1111, 00000001001000110100010101100111) R=00000001111111101101110000100011 XL=0 XS=0
# Failed test: op=(0, 0, mem_h) A=000100000000000000100 W=00000001001000110100010101100111 D=00000001111111101101110000100011, result M=(000000000000000000000, 0, 0, 1100, 0100010101100111XXXXXXXXXXXXXXXX) R=00000000000000000000000111111110 XL=0 XS=0, expected M=(000100000000000000100, 0, 0, 1100, 0100010101100111----------------) R=00000000000000000000000111111110 XL=0 XS=0
# Failed test: op=(0, 0, mem_h) A=000100000000000000101 W=00000001001000110100010101100111 D=00000001111111101101110000100011, result M=(000000000000000000000, 0, 0, 1100, 0100010101100111XXXXXXXXXXXXXXXX) R=00000000000000000000000111111110 XL=0 XS=0, expected M=(000100000000000000101, 0, 0, 1100, 0100010101100111----------------) R=00000000000000000000000111111110 XL=0 XS=0
# Failed test: op=(0, 0, mem_h) A=000100000000000000110 W=00000001001000110100010101100111 D=00000001111111101101110000100011, result M=(000000000000000000000, 0, 0, 0011, XXXXXXXXXXXXXXXX0100010101100111) R=11111111111111111101110000100011 XL=0 XS=0, expected M=(000100000000000000110, 0, 0, 0011, ----------------0100010101100111) R=11111111111111111101110000100011 XL=0 XS=0
# Failed test: op=(0, 0, mem_h) A=000100000000000000111 W=00000001001000110100010101100111 D=00000001111111101101110000100011, result M=(000000000000000000000, 0, 0, 0011, XXXXXXXXXXXXXXXX0100010101100111) R=11111111111111111101110000100011 XL=0 XS=0, expected M=(000100000000000000111, 0, 0, 0011, ----------------0100010101100111) R=11111111111111111101110000100011 XL=0 XS=0
# Failed test: op=(0, 0, mem_hu) A=001000000000000001000 W=00000001001000110100010101100111 D=11111110000000010010001111011100, result M=(000000000000000000000, 0, 0, 1100, 0100010101100111XXXXXXXXXXXXXXXX) R=00000000000000001111111000000001 XL=0 XS=0, expected M=(001000000000000001000, 0, 0, 1100, 0100010101100111----------------) R=00000000000000001111111000000001 XL=0 XS=0
# Failed test: op=(0, 0, mem_hu) A=001000000000000001001 W=00000001001000110100010101100111 D=11111110000000010010001111011100, result M=(000000000000000000000, 0, 0, 1100, 0100010101100111XXXXXXXXXXXXXXXX) R=00000000000000001111111000000001 XL=0 XS=0, expected M=(001000000000000001001, 0, 0, 1100, 0100010101100111----------------) R=00000000000000001111111000000001 XL=0 XS=0
# Failed test: op=(0, 0, mem_hu) A=001000000000000001010 W=00000001001000110100010101100111 D=11111110000000010010001111011100, result M=(000000000000000000000, 0, 0, 0011, XXXXXXXXXXXXXXXX0100010101100111) R=00000000000000000010001111011100 XL=0 XS=0, expected M=(001000000000000001010, 0, 0, 0011, ----------------0100010101100111) R=00000000000000000010001111011100 XL=0 XS=0
# Failed test: op=(0, 0, mem_hu) A=001000000000000001011 W=00000001001000110100010101100111 D=11111110000000010010001111011100, result M=(000000000000000000000, 0, 0, 0011, XXXXXXXXXXXXXXXX0100010101100111) R=00000000000000000010001111011100 XL=0 XS=0, expected M=(001000000000000001011, 0, 0, 0011, ----------------0100010101100111) R=00000000000000000010001111011100 XL=0 XS=0
# Failed test: op=(0, 0, mem_b) A=010000000000000010000 W=00000001001000110100010101100111 D=00000001111111101101110000100011, result M=(000000000000000000000, 0, 0, 1000, 01100111XXXXXXXXXXXXXXXXXXXXXXXX) R=00000000000000000000000000000001 XL=0 XS=0, expected M=(010000000000000010000, 0, 0, 1000, 01100111------------------------) R=00000000000000000000000000000001 XL=0 XS=0
# Failed test: op=(0, 0, mem_b) A=010000000000000010001 W=00000001001000110100010101100111 D=00000001111111101101110000100011, result M=(000000000000000000000, 0, 0, 0100, XXXXXXXX01100111XXXXXXXXXXXXXXXX) R=11111111111111111111111111111110 XL=0 XS=0, expected M=(010000000000000010001, 0, 0, 0100, --------01100111----------------) R=11111111111111111111111111111110 XL=0 XS=0
# Failed test: op=(0, 0, mem_b) A=010000000000000010010 W=00000001001000110100010101100111 D=00000001111111101101110000100011, result M=(000000000000000000000, 0, 0, 0010, XXXXXXXXXXXXXXXX01100111XXXXXXXX) R=11111111111111111111111111011100 XL=0 XS=0, expected M=(010000000000000010010, 0, 0, 0010, ----------------01100111--------) R=11111111111111111111111111011100 XL=0 XS=0
# Failed test: op=(0, 0, mem_b) A=010000000000000010011 W=00000001001000110100010101100111 D=00000001111111101101110000100011, result M=(000000000000000000000, 0, 0, 0001, XXXXXXXXXXXXXXXXXXXXXXXX01100111) R=00000000000000000000000000100011 XL=0 XS=0, expected M=(010000000000000010011, 0, 0, 0001, ------------------------01100111) R=00000000000000000000000000100011 XL=0 XS=0
# Failed test: op=(0, 0, mem_bu) A=100000000000000100000 W=00000001001000110100010101100111 D=11111110000000010010001111011100, result M=(000000000000000000000, 0, 0, 1000, 01100111XXXXXXXXXXXXXXXXXXXXXXXX) R=00000000000000000000000011111110 XL=0 XS=0, expected M=(100000000000000100000, 0, 0, 1000, 01100111------------------------) R=00000000000000000000000011111110 XL=0 XS=0
# Failed test: op=(0, 0, mem_bu) A=100000000000000100001 W=00000001001000110100010101100111 D=11111110000000010010001111011100, result M=(000000000000000000000, 0, 0, 0100, XXXXXXXX01100111XXXXXXXXXXXXXXXX) R=00000000000000000000000000000001 XL=0 XS=0, expected M=(100000000000000100001, 0, 0, 0100, --------01100111----------------) R=00000000000000000000000000000001 XL=0 XS=0
# Failed test: op=(0, 0, mem_bu) A=100000000000000100010 W=00000001001000110100010101100111 D=11111110000000010010001111011100, result M=(000000000000000000000, 0, 0, 0010, XXXXXXXXXXXXXXXX01100111XXXXXXXX) R=00000000000000000000000000100011 XL=0 XS=0, expected M=(100000000000000100010, 0, 0, 0010, ----------------01100111--------) R=00000000000000000000000000100011 XL=0 XS=0
# Failed test: op=(0, 0, mem_bu) A=100000000000000100011 W=00000001001000110100010101100111 D=11111110000000010010001111011100, result M=(000000000000000000000, 0, 0, 0001, XXXXXXXXXXXXXXXXXXXXXXXX01100111) R=00000000000000000000000011011100 XL=0 XS=0, expected M=(100000000000000100011, 0, 0, 0001, ------------------------01100111) R=00000000000000000000000011011100 XL=0 XS=0
# Failed 20/63 tests.
# End time: 01:32:39 on Dec 11,2015, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
Finished tests on memu
Starting tests on regfile
# Failed test: stall=1 rdaddr1=00000 rdaddr2=00000 wraddr=10101 wrdata=01010101101010100101010110101010 regwrite=1, result rddata1=00000000000000000000000000000000 rddata2=00000000000000000000000000000000, expected rddata1=10101010010101011010101001010101 rddata2=00000000000000000000000000000000
# Failed test: stall=1 rdaddr1=00000 rdaddr2=00000 wraddr=00000 wrdata=00010010001101000101011001111000 regwrite=1, result rddata1=00000000000000000000000000000000 rddata2=00000000000000000000000000000000, expected rddata1=10101010010101011010101001010101 rddata2=00000000000000000000000000000000
# Failed 2/29 tests.
# End time: 01:32:46 on Dec 11,2015, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
Finished tests on regfile
