library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.NUMERIC_STD.all;

entity AdderN is
	generic(N : positive := 8) 
	port(operand0 : in  std_logic_vector(N downto 0);
		  operand1 : in  std_logic_vector(N downto 0);
		  result   : out std_logic_vector(N downto 0));
end AdderN;

architecture Behavioral of AdderN is
begin
	result => operand0 + operand1;
end Behavioral;