{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1558885382382 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1558885382383 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 26 17:43:02 2019 " "Processing started: Sun May 26 17:43:02 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1558885382383 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1558885382383 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off vga_top -c vga_top " "Command: quartus_eda --read_settings_files=off --write_settings_files=off vga_top -c vga_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1558885382383 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vga_top_7_1200mv_85c_slow.vho C:/Users/eleni/Desktop/DHD/DHD_Practica_2/simulation/modelsim/ simulation " "Generated file vga_top_7_1200mv_85c_slow.vho in folder \"C:/Users/eleni/Desktop/DHD/DHD_Practica_2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1558885383452 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vga_top_7_1200mv_0c_slow.vho C:/Users/eleni/Desktop/DHD/DHD_Practica_2/simulation/modelsim/ simulation " "Generated file vga_top_7_1200mv_0c_slow.vho in folder \"C:/Users/eleni/Desktop/DHD/DHD_Practica_2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1558885383566 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vga_top_min_1200mv_0c_fast.vho C:/Users/eleni/Desktop/DHD/DHD_Practica_2/simulation/modelsim/ simulation " "Generated file vga_top_min_1200mv_0c_fast.vho in folder \"C:/Users/eleni/Desktop/DHD/DHD_Practica_2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1558885383677 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vga_top.vho C:/Users/eleni/Desktop/DHD/DHD_Practica_2/simulation/modelsim/ simulation " "Generated file vga_top.vho in folder \"C:/Users/eleni/Desktop/DHD/DHD_Practica_2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1558885383795 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vga_top_7_1200mv_85c_vhd_slow.sdo C:/Users/eleni/Desktop/DHD/DHD_Practica_2/simulation/modelsim/ simulation " "Generated file vga_top_7_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/eleni/Desktop/DHD/DHD_Practica_2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1558885383912 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vga_top_7_1200mv_0c_vhd_slow.sdo C:/Users/eleni/Desktop/DHD/DHD_Practica_2/simulation/modelsim/ simulation " "Generated file vga_top_7_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/eleni/Desktop/DHD/DHD_Practica_2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1558885384054 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vga_top_min_1200mv_0c_vhd_fast.sdo C:/Users/eleni/Desktop/DHD/DHD_Practica_2/simulation/modelsim/ simulation " "Generated file vga_top_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/eleni/Desktop/DHD/DHD_Practica_2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1558885384179 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vga_top_vhd.sdo C:/Users/eleni/Desktop/DHD/DHD_Practica_2/simulation/modelsim/ simulation " "Generated file vga_top_vhd.sdo in folder \"C:/Users/eleni/Desktop/DHD/DHD_Practica_2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1558885384309 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "334 " "Peak virtual memory: 334 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1558885384476 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 26 17:43:04 2019 " "Processing ended: Sun May 26 17:43:04 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1558885384476 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1558885384476 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1558885384476 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1558885384476 ""}
