// Seed: 3963746981
module module_0 (
    input logic id_0,
    input logic id_1,
    output reg id_2,
    output logic id_3,
    input id_4,
    input id_5,
    input id_6,
    input id_7
    , id_8
);
  tri   id_9;
  logic id_10;
  always @(1) id_2 <= 1;
  logic id_11;
  type_0 id_12 (
      .id_0((id_7) || 1'b0),
      .id_1(id_8),
      .id_2(1),
      .id_3(1),
      .id_4({id_6{id_1}} * id_9[1==1'b0] - id_8),
      .id_5(1)
  );
endmodule
