// Seed: 1519277183
module module_0;
  wire id_2;
  wire id_3;
  assign id_3 = id_1;
endmodule
module module_0 (
    input uwire id_0,
    input logic id_1,
    output logic id_2,
    input wand id_3,
    input tri0 id_4,
    input tri0 id_5,
    input tri0 module_1,
    output wor id_7,
    input wire id_8,
    input tri id_9,
    input wor id_10
    , id_14,
    input tri1 id_11,
    output supply0 id_12
);
  always @(1'd0 or posedge id_5) begin : LABEL_0
    id_2 <= id_1;
  end
  xor primCall (id_12, id_14, id_3, id_4, id_5, id_8, id_9);
  module_0 modCall_1 ();
endmodule
