#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu May 19 10:08:21 2022
# Process ID: 4780
# Current directory: D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1856 D:\Uni\Semester4\Project\completed_project_parts\Fifo_to_oled\Oled_boyy\Oled_boyy.xpr
# Log file: D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/vivado.log
# Journal file: D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Apps/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 650.094 ; gain = 55.750
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Thu May 19 10:16:40 2022...
in 'D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fifo_oled_connection' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj fifo_oled_connection_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Uni/Semester4/Project/completed_project_parts/translation_fifo_conection/translation_fifo_conection.srcs/sources_1/new/pulse_stable_conversion.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pulse_stable_conversion'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/fifo_oled_connection.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fifo_oled_connection'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.sim/sim_1/behav/xsim'
"xelab -wto b7d505108c7c409cac91a51598e1b5b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot fifo_oled_connection_behav xil_defaultlib.fifo_oled_connection -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Apps/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b7d505108c7c409cac91a51598e1b5b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot fifo_oled_connection_behav xil_defaultlib.fifo_oled_connection -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mem_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.FF [ff_default]
Compiling architecture behavioral of entity xil_defaultlib.task1 [task1_default]
Compiling architecture behavioral of entity xil_defaultlib.timer_variable [timer_variable_default]
Compiling architecture behavioral of entity xil_defaultlib.spi_ctrl [spi_ctrl_default]
Compiling architecture behavioral of entity xil_defaultlib.delay [delay_default]
Compiling architecture behavioral of entity xil_defaultlib.oled_init [oled_init_default]
Compiling architecture behavioral of entity xil_defaultlib.ascii_rom [ascii_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.oled_ex [oled_ex_default]
Compiling architecture behavioral of entity xil_defaultlib.oled_ctrl [oled_ctrl_default]
Compiling architecture behavioral of entity xil_defaultlib.ram_8by32 [ram_8by32_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo_w_signal_control [fifo_w_signal_control_default]
Compiling architecture behavioral of entity xil_defaultlib.pulse_stable_conversion [pulse_stable_conversion_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo_oled_connection
Built simulation snapshot fifo_oled_connection_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.sim/sim_1/behav/xsim/xsim.dir/fifo_oled_connection_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.sim/sim_1/behav/xsim/xsim.dir/fifo_oled_connection_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu May 19 10:10:59 2022. For additional details about this file, please refer to the WebTalk help file at D:/Apps/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 79.746 ; gain = 11.285
INFO: [Common 17-206] Exiting Webtalk at Thu May 19 10:10:59 2022...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 691.855 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '20' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fifo_oled_connection_behav -key {Behavioral:sim_1:Functional:fifo_oled_connection} -tclbatch {fifo_oled_connection.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source fifo_oled_connection.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 717.180 ; gain = 25.324
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fifo_oled_connection_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:31 . Memory (MB): peak = 717.180 ; gain = 25.324
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/fifo_oled_connection/clkC} -radix hex {0 0ns} {1 5000ps} -repeat_every 10000ps
run 50 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/fifo_oled_connection/inputC} -radix hex {0 0ns}
add_force {/fifo_oled_connection/clkC} -radix hex {0 0ns} {1 5000ps} -repeat_every 10000ps
run 50 ns
add_force {/fifo_oled_connection/inputC} -radix hex {1 0ns} -cancel_after 10ns
run 50 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/fifo_oled_connection/inputC} -radix hex {0 0ns}
add_force {/fifo_oled_connection/clkC} -radix hex {0 0ns} {1 5000ps} -repeat_every 10000ps
run 50 ns
add_force {/fifo_oled_connection/inputC} -radix hex {1 0ns}
run 10 ns
add_force {/fifo_oled_connection/inputC} -radix hex {0 0ns}
run 10 ns
run 10 ns
