<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>MipsSEInstrInfo.cpp source code [llvm/llvm/lib/Target/Mips/MipsSEInstrInfo.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/Mips/MipsSEInstrInfo.cpp'; var root_path = '../../../../..'; var data_path = '../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>Mips</a>/<a href='MipsSEInstrInfo.cpp.html'>MipsSEInstrInfo.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- MipsSEInstrInfo.cpp - Mips32/64 Instruction Information -----------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file contains the Mips32/64 implementation of the TargetInstrInfo class.</i></td></tr>
<tr><th id="10">10</th><td><i>//</i></td></tr>
<tr><th id="11">11</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><u>#include <a href="MipsSEInstrInfo.h.html">"MipsSEInstrInfo.h"</a></u></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="MCTargetDesc/MipsInstPrinter.h.html">"MCTargetDesc/MipsInstPrinter.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="MipsAnalyzeImmediate.h.html">"MipsAnalyzeImmediate.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="MipsMachineFunction.h.html">"MipsMachineFunction.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="MipsTargetMachine.h.html">"MipsTargetMachine.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../../include/llvm/ADT/STLExtras.h.html">"llvm/ADT/STLExtras.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../include/llvm/Support/ErrorHandling.h.html">"llvm/Support/ErrorHandling.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../include/llvm/Support/MathExtras.h.html">"llvm/Support/MathExtras.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../include/llvm/Support/TargetRegistry.h.html">"llvm/Support/TargetRegistry.h"</a></u></td></tr>
<tr><th id="24">24</th><td></td></tr>
<tr><th id="25">25</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="26">26</th><td></td></tr>
<tr><th id="27">27</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def fn" id="_ZL22getUnconditionalBranchRKN4llvm13MipsSubtargetE" title='getUnconditionalBranch' data-type='unsigned int getUnconditionalBranch(const llvm::MipsSubtarget &amp; STI)' data-ref="_ZL22getUnconditionalBranchRKN4llvm13MipsSubtargetE" data-ref-filename="_ZL22getUnconditionalBranchRKN4llvm13MipsSubtargetE">getUnconditionalBranch</dfn>(<em>const</em> <a class="type" href="MipsSubtarget.h.html#llvm::MipsSubtarget" title='llvm::MipsSubtarget' data-ref="llvm::MipsSubtarget" data-ref-filename="llvm..MipsSubtarget">MipsSubtarget</a> &amp;<dfn class="local col1 decl" id="1STI" title='STI' data-type='const llvm::MipsSubtarget &amp;' data-ref="1STI" data-ref-filename="1STI">STI</dfn>) {</td></tr>
<tr><th id="28">28</th><td>  <b>if</b> (<a class="local col1 ref" href="#1STI" title='STI' data-ref="1STI" data-ref-filename="1STI">STI</a>.<a class="ref fn" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget15inMicroMipsModeEv" title='llvm::MipsSubtarget::inMicroMipsMode' data-ref="_ZNK4llvm13MipsSubtarget15inMicroMipsModeEv" data-ref-filename="_ZNK4llvm13MipsSubtarget15inMicroMipsModeEv">inMicroMipsMode</a>())</td></tr>
<tr><th id="29">29</th><td>    <b>return</b> <a class="local col1 ref" href="#1STI" title='STI' data-ref="1STI" data-ref-filename="1STI">STI</a>.<a class="ref fn" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget21isPositionIndependentEv" title='llvm::MipsSubtarget::isPositionIndependent' data-ref="_ZNK4llvm13MipsSubtarget21isPositionIndependentEv" data-ref-filename="_ZNK4llvm13MipsSubtarget21isPositionIndependentEv">isPositionIndependent</a>() ? <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::B_MM" title='llvm::Mips::B_MM' data-ref="llvm::Mips::B_MM" data-ref-filename="llvm..Mips..B_MM">B_MM</a> : <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::J_MM" title='llvm::Mips::J_MM' data-ref="llvm::Mips::J_MM" data-ref-filename="llvm..Mips..J_MM">J_MM</a>;</td></tr>
<tr><th id="30">30</th><td>  <b>return</b> <a class="local col1 ref" href="#1STI" title='STI' data-ref="1STI" data-ref-filename="1STI">STI</a>.<a class="ref fn" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget21isPositionIndependentEv" title='llvm::MipsSubtarget::isPositionIndependent' data-ref="_ZNK4llvm13MipsSubtarget21isPositionIndependentEv" data-ref-filename="_ZNK4llvm13MipsSubtarget21isPositionIndependentEv">isPositionIndependent</a>() ? <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::B" title='llvm::Mips::B' data-ref="llvm::Mips::B" data-ref-filename="llvm..Mips..B">B</a> : <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::J" title='llvm::Mips::J' data-ref="llvm::Mips::J" data-ref-filename="llvm..Mips..J">J</a>;</td></tr>
<tr><th id="31">31</th><td>}</td></tr>
<tr><th id="32">32</th><td></td></tr>
<tr><th id="33">33</th><td><a class="type" href="MipsSEInstrInfo.h.html#llvm::MipsSEInstrInfo" title='llvm::MipsSEInstrInfo' data-ref="llvm::MipsSEInstrInfo" data-ref-filename="llvm..MipsSEInstrInfo">MipsSEInstrInfo</a>::<dfn class="decl def fn" id="_ZN4llvm15MipsSEInstrInfoC1ERKNS_13MipsSubtargetE" title='llvm::MipsSEInstrInfo::MipsSEInstrInfo' data-ref="_ZN4llvm15MipsSEInstrInfoC1ERKNS_13MipsSubtargetE" data-ref-filename="_ZN4llvm15MipsSEInstrInfoC1ERKNS_13MipsSubtargetE">MipsSEInstrInfo</dfn>(<em>const</em> <a class="type" href="MipsSubtarget.h.html#llvm::MipsSubtarget" title='llvm::MipsSubtarget' data-ref="llvm::MipsSubtarget" data-ref-filename="llvm..MipsSubtarget">MipsSubtarget</a> &amp;<dfn class="local col2 decl" id="2STI" title='STI' data-type='const llvm::MipsSubtarget &amp;' data-ref="2STI" data-ref-filename="2STI">STI</dfn>)</td></tr>
<tr><th id="34">34</th><td>    : <a class="type" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo" title='llvm::MipsInstrInfo' data-ref="llvm::MipsInstrInfo" data-ref-filename="llvm..MipsInstrInfo">MipsInstrInfo</a><a class="ref fn" href="MipsInstrInfo.h.html#_ZN4llvm13MipsInstrInfoC1ERKNS_13MipsSubtargetEj" title='llvm::MipsInstrInfo::MipsInstrInfo' data-ref="_ZN4llvm13MipsInstrInfoC1ERKNS_13MipsSubtargetEj" data-ref-filename="_ZN4llvm13MipsInstrInfoC1ERKNS_13MipsSubtargetEj">(</a><a class="local col2 ref" href="#2STI" title='STI' data-ref="2STI" data-ref-filename="2STI">STI</a>, <a class="tu ref fn" href="#_ZL22getUnconditionalBranchRKN4llvm13MipsSubtargetE" title='getUnconditionalBranch' data-use='c' data-ref="_ZL22getUnconditionalBranchRKN4llvm13MipsSubtargetE" data-ref-filename="_ZL22getUnconditionalBranchRKN4llvm13MipsSubtargetE">getUnconditionalBranch</a>(<a class="local col2 ref" href="#2STI" title='STI' data-ref="2STI" data-ref-filename="2STI">STI</a>)), <a class="member field" href="MipsSEInstrInfo.h.html#llvm::MipsSEInstrInfo::RI" title='llvm::MipsSEInstrInfo::RI' data-ref="llvm::MipsSEInstrInfo::RI" data-ref-filename="llvm..MipsSEInstrInfo..RI">RI</a><a class="ref fn" href="MipsSERegisterInfo.h.html#_ZN4llvm18MipsSERegisterInfoC1Ev" title='llvm::MipsSERegisterInfo::MipsSERegisterInfo' data-ref="_ZN4llvm18MipsSERegisterInfoC1Ev" data-ref-filename="_ZN4llvm18MipsSERegisterInfoC1Ev">(</a>) {}</td></tr>
<tr><th id="35">35</th><td></td></tr>
<tr><th id="36">36</th><td><em>const</em> <a class="type" href="MipsRegisterInfo.h.html#llvm::MipsRegisterInfo" title='llvm::MipsRegisterInfo' data-ref="llvm::MipsRegisterInfo" data-ref-filename="llvm..MipsRegisterInfo">MipsRegisterInfo</a> &amp;<a class="type" href="MipsSEInstrInfo.h.html#llvm::MipsSEInstrInfo" title='llvm::MipsSEInstrInfo' data-ref="llvm::MipsSEInstrInfo" data-ref-filename="llvm..MipsSEInstrInfo">MipsSEInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm15MipsSEInstrInfo15getRegisterInfoEv" title='llvm::MipsSEInstrInfo::getRegisterInfo' data-ref="_ZNK4llvm15MipsSEInstrInfo15getRegisterInfoEv" data-ref-filename="_ZNK4llvm15MipsSEInstrInfo15getRegisterInfoEv">getRegisterInfo</dfn>() <em>const</em> {</td></tr>
<tr><th id="37">37</th><td>  <b>return</b> <a class="member field" href="MipsSEInstrInfo.h.html#llvm::MipsSEInstrInfo::RI" title='llvm::MipsSEInstrInfo::RI' data-ref="llvm::MipsSEInstrInfo::RI" data-ref-filename="llvm..MipsSEInstrInfo..RI">RI</a>;</td></tr>
<tr><th id="38">38</th><td>}</td></tr>
<tr><th id="39">39</th><td></td></tr>
<tr><th id="40">40</th><td><i class="doc">/// isLoadFromStackSlot - If the specified machine instruction is a direct</i></td></tr>
<tr><th id="41">41</th><td><i class="doc">/// load from a stack slot, return the virtual or physical register number of</i></td></tr>
<tr><th id="42">42</th><td><i class="doc">/// the destination along with the FrameIndex of the loaded stack slot.  If</i></td></tr>
<tr><th id="43">43</th><td><i class="doc">/// not, return 0.  This predicate must return 0 if the instruction has</i></td></tr>
<tr><th id="44">44</th><td><i class="doc">/// any side effects other than loading from the stack slot.</i></td></tr>
<tr><th id="45">45</th><td><em>unsigned</em> <a class="type" href="MipsSEInstrInfo.h.html#llvm::MipsSEInstrInfo" title='llvm::MipsSEInstrInfo' data-ref="llvm::MipsSEInstrInfo" data-ref-filename="llvm..MipsSEInstrInfo">MipsSEInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm15MipsSEInstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERi" title='llvm::MipsSEInstrInfo::isLoadFromStackSlot' data-ref="_ZNK4llvm15MipsSEInstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERi" data-ref-filename="_ZNK4llvm15MipsSEInstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERi">isLoadFromStackSlot</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="3MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="3MI" data-ref-filename="3MI">MI</dfn>,</td></tr>
<tr><th id="46">46</th><td>                                              <em>int</em> &amp;<dfn class="local col4 decl" id="4FrameIndex" title='FrameIndex' data-type='int &amp;' data-ref="4FrameIndex" data-ref-filename="4FrameIndex">FrameIndex</dfn>) <em>const</em> {</td></tr>
<tr><th id="47">47</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="5Opc" title='Opc' data-type='unsigned int' data-ref="5Opc" data-ref-filename="5Opc">Opc</dfn> = <a class="local col3 ref" href="#3MI" title='MI' data-ref="3MI" data-ref-filename="3MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="48">48</th><td></td></tr>
<tr><th id="49">49</th><td>  <b>if</b> ((<a class="local col5 ref" href="#5Opc" title='Opc' data-ref="5Opc" data-ref-filename="5Opc">Opc</a> == <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::LW" title='llvm::Mips::LW' data-ref="llvm::Mips::LW" data-ref-filename="llvm..Mips..LW">LW</a>)   || (<a class="local col5 ref" href="#5Opc" title='Opc' data-ref="5Opc" data-ref-filename="5Opc">Opc</a> == <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::LD" title='llvm::Mips::LD' data-ref="llvm::Mips::LD" data-ref-filename="llvm..Mips..LD">LD</a>)   ||</td></tr>
<tr><th id="50">50</th><td>      (<a class="local col5 ref" href="#5Opc" title='Opc' data-ref="5Opc" data-ref-filename="5Opc">Opc</a> == <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::LWC1" title='llvm::Mips::LWC1' data-ref="llvm::Mips::LWC1" data-ref-filename="llvm..Mips..LWC1">LWC1</a>) || (<a class="local col5 ref" href="#5Opc" title='Opc' data-ref="5Opc" data-ref-filename="5Opc">Opc</a> == <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::LDC1" title='llvm::Mips::LDC1' data-ref="llvm::Mips::LDC1" data-ref-filename="llvm..Mips..LDC1">LDC1</a>) || (<a class="local col5 ref" href="#5Opc" title='Opc' data-ref="5Opc" data-ref-filename="5Opc">Opc</a> == <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::LDC164" title='llvm::Mips::LDC164' data-ref="llvm::Mips::LDC164" data-ref-filename="llvm..Mips..LDC164">LDC164</a>)) {</td></tr>
<tr><th id="51">51</th><td>    <b>if</b> ((<a class="local col3 ref" href="#3MI" title='MI' data-ref="3MI" data-ref-filename="3MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand4isFIEv" title='llvm::MachineOperand::isFI' data-ref="_ZNK4llvm14MachineOperand4isFIEv" data-ref-filename="_ZNK4llvm14MachineOperand4isFIEv">isFI</a>()) &amp;&amp;  <i>// is a stack slot</i></td></tr>
<tr><th id="52">52</th><td>        (<a class="local col3 ref" href="#3MI" title='MI' data-ref="3MI" data-ref-filename="3MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>()) &amp;&amp; <i>// the imm is zero</i></td></tr>
<tr><th id="53">53</th><td>        (<a class="member fn" href="MipsInstrInfo.h.html#_ZNK4llvm13MipsInstrInfo9isZeroImmERKNS_14MachineOperandE" title='llvm::MipsInstrInfo::isZeroImm' data-ref="_ZNK4llvm13MipsInstrInfo9isZeroImmERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm13MipsInstrInfo9isZeroImmERKNS_14MachineOperandE">isZeroImm</a>(<a class="local col3 ref" href="#3MI" title='MI' data-ref="3MI" data-ref-filename="3MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>)))) {</td></tr>
<tr><th id="54">54</th><td>      <a class="local col4 ref" href="#4FrameIndex" title='FrameIndex' data-ref="4FrameIndex" data-ref-filename="4FrameIndex">FrameIndex</a> = <a class="local col3 ref" href="#3MI" title='MI' data-ref="3MI" data-ref-filename="3MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getIndexEv" title='llvm::MachineOperand::getIndex' data-ref="_ZNK4llvm14MachineOperand8getIndexEv" data-ref-filename="_ZNK4llvm14MachineOperand8getIndexEv">getIndex</a>();</td></tr>
<tr><th id="55">55</th><td>      <b>return</b> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col3 ref" href="#3MI" title='MI' data-ref="3MI" data-ref-filename="3MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="56">56</th><td>    }</td></tr>
<tr><th id="57">57</th><td>  }</td></tr>
<tr><th id="58">58</th><td></td></tr>
<tr><th id="59">59</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="60">60</th><td>}</td></tr>
<tr><th id="61">61</th><td></td></tr>
<tr><th id="62">62</th><td><i class="doc">/// isStoreToStackSlot - If the specified machine instruction is a direct</i></td></tr>
<tr><th id="63">63</th><td><i class="doc">/// store to a stack slot, return the virtual or physical register number of</i></td></tr>
<tr><th id="64">64</th><td><i class="doc">/// the source reg along with the FrameIndex of the loaded stack slot.  If</i></td></tr>
<tr><th id="65">65</th><td><i class="doc">/// not, return 0.  This predicate must return 0 if the instruction has</i></td></tr>
<tr><th id="66">66</th><td><i class="doc">/// any side effects other than storing to the stack slot.</i></td></tr>
<tr><th id="67">67</th><td><em>unsigned</em> <a class="type" href="MipsSEInstrInfo.h.html#llvm::MipsSEInstrInfo" title='llvm::MipsSEInstrInfo' data-ref="llvm::MipsSEInstrInfo" data-ref-filename="llvm..MipsSEInstrInfo">MipsSEInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm15MipsSEInstrInfo18isStoreToStackSlotERKNS_12MachineInstrERi" title='llvm::MipsSEInstrInfo::isStoreToStackSlot' data-ref="_ZNK4llvm15MipsSEInstrInfo18isStoreToStackSlotERKNS_12MachineInstrERi" data-ref-filename="_ZNK4llvm15MipsSEInstrInfo18isStoreToStackSlotERKNS_12MachineInstrERi">isStoreToStackSlot</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="6MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="6MI" data-ref-filename="6MI">MI</dfn>,</td></tr>
<tr><th id="68">68</th><td>                                             <em>int</em> &amp;<dfn class="local col7 decl" id="7FrameIndex" title='FrameIndex' data-type='int &amp;' data-ref="7FrameIndex" data-ref-filename="7FrameIndex">FrameIndex</dfn>) <em>const</em> {</td></tr>
<tr><th id="69">69</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="8Opc" title='Opc' data-type='unsigned int' data-ref="8Opc" data-ref-filename="8Opc">Opc</dfn> = <a class="local col6 ref" href="#6MI" title='MI' data-ref="6MI" data-ref-filename="6MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="70">70</th><td></td></tr>
<tr><th id="71">71</th><td>  <b>if</b> ((<a class="local col8 ref" href="#8Opc" title='Opc' data-ref="8Opc" data-ref-filename="8Opc">Opc</a> == <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::SW" title='llvm::Mips::SW' data-ref="llvm::Mips::SW" data-ref-filename="llvm..Mips..SW">SW</a>)   || (<a class="local col8 ref" href="#8Opc" title='Opc' data-ref="8Opc" data-ref-filename="8Opc">Opc</a> == <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::SD" title='llvm::Mips::SD' data-ref="llvm::Mips::SD" data-ref-filename="llvm..Mips..SD">SD</a>)   ||</td></tr>
<tr><th id="72">72</th><td>      (<a class="local col8 ref" href="#8Opc" title='Opc' data-ref="8Opc" data-ref-filename="8Opc">Opc</a> == <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::SWC1" title='llvm::Mips::SWC1' data-ref="llvm::Mips::SWC1" data-ref-filename="llvm..Mips..SWC1">SWC1</a>) || (<a class="local col8 ref" href="#8Opc" title='Opc' data-ref="8Opc" data-ref-filename="8Opc">Opc</a> == <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::SDC1" title='llvm::Mips::SDC1' data-ref="llvm::Mips::SDC1" data-ref-filename="llvm..Mips..SDC1">SDC1</a>) || (<a class="local col8 ref" href="#8Opc" title='Opc' data-ref="8Opc" data-ref-filename="8Opc">Opc</a> == <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::SDC164" title='llvm::Mips::SDC164' data-ref="llvm::Mips::SDC164" data-ref-filename="llvm..Mips..SDC164">SDC164</a>)) {</td></tr>
<tr><th id="73">73</th><td>    <b>if</b> ((<a class="local col6 ref" href="#6MI" title='MI' data-ref="6MI" data-ref-filename="6MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand4isFIEv" title='llvm::MachineOperand::isFI' data-ref="_ZNK4llvm14MachineOperand4isFIEv" data-ref-filename="_ZNK4llvm14MachineOperand4isFIEv">isFI</a>()) &amp;&amp;  <i>// is a stack slot</i></td></tr>
<tr><th id="74">74</th><td>        (<a class="local col6 ref" href="#6MI" title='MI' data-ref="6MI" data-ref-filename="6MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>()) &amp;&amp; <i>// the imm is zero</i></td></tr>
<tr><th id="75">75</th><td>        (<a class="member fn" href="MipsInstrInfo.h.html#_ZNK4llvm13MipsInstrInfo9isZeroImmERKNS_14MachineOperandE" title='llvm::MipsInstrInfo::isZeroImm' data-ref="_ZNK4llvm13MipsInstrInfo9isZeroImmERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm13MipsInstrInfo9isZeroImmERKNS_14MachineOperandE">isZeroImm</a>(<a class="local col6 ref" href="#6MI" title='MI' data-ref="6MI" data-ref-filename="6MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>)))) {</td></tr>
<tr><th id="76">76</th><td>      <a class="local col7 ref" href="#7FrameIndex" title='FrameIndex' data-ref="7FrameIndex" data-ref-filename="7FrameIndex">FrameIndex</a> = <a class="local col6 ref" href="#6MI" title='MI' data-ref="6MI" data-ref-filename="6MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getIndexEv" title='llvm::MachineOperand::getIndex' data-ref="_ZNK4llvm14MachineOperand8getIndexEv" data-ref-filename="_ZNK4llvm14MachineOperand8getIndexEv">getIndex</a>();</td></tr>
<tr><th id="77">77</th><td>      <b>return</b> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col6 ref" href="#6MI" title='MI' data-ref="6MI" data-ref-filename="6MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="78">78</th><td>    }</td></tr>
<tr><th id="79">79</th><td>  }</td></tr>
<tr><th id="80">80</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="81">81</th><td>}</td></tr>
<tr><th id="82">82</th><td></td></tr>
<tr><th id="83">83</th><td><em>void</em> <a class="type" href="MipsSEInstrInfo.h.html#llvm::MipsSEInstrInfo" title='llvm::MipsSEInstrInfo' data-ref="llvm::MipsSEInstrInfo" data-ref-filename="llvm..MipsSEInstrInfo">MipsSEInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm15MipsSEInstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterES9_b" title='llvm::MipsSEInstrInfo::copyPhysReg' data-ref="_ZNK4llvm15MipsSEInstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterES9_b" data-ref-filename="_ZNK4llvm15MipsSEInstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterES9_b">copyPhysReg</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col9 decl" id="9MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="9MBB" data-ref-filename="9MBB">MBB</dfn>,</td></tr>
<tr><th id="84">84</th><td>                                  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col0 decl" id="10I" title='I' data-type='MachineBasicBlock::iterator' data-ref="10I" data-ref-filename="10I">I</dfn>,</td></tr>
<tr><th id="85">85</th><td>                                  <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col1 decl" id="11DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="11DL" data-ref-filename="11DL">DL</dfn>, <a class="type" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col2 decl" id="12DestReg" title='DestReg' data-type='llvm::MCRegister' data-ref="12DestReg" data-ref-filename="12DestReg">DestReg</dfn>,</td></tr>
<tr><th id="86">86</th><td>                                  <a class="type" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col3 decl" id="13SrcReg" title='SrcReg' data-type='llvm::MCRegister' data-ref="13SrcReg" data-ref-filename="13SrcReg">SrcReg</dfn>, <em>bool</em> <dfn class="local col4 decl" id="14KillSrc" title='KillSrc' data-type='bool' data-ref="14KillSrc" data-ref-filename="14KillSrc">KillSrc</dfn>) <em>const</em> {</td></tr>
<tr><th id="87">87</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="15Opc" title='Opc' data-type='unsigned int' data-ref="15Opc" data-ref-filename="15Opc">Opc</dfn> = <var>0</var>, <dfn class="local col6 decl" id="16ZeroReg" title='ZeroReg' data-type='unsigned int' data-ref="16ZeroReg" data-ref-filename="16ZeroReg">ZeroReg</dfn> = <var>0</var>;</td></tr>
<tr><th id="88">88</th><td>  <em>bool</em> <dfn class="local col7 decl" id="17isMicroMips" title='isMicroMips' data-type='bool' data-ref="17isMicroMips" data-ref-filename="17isMicroMips">isMicroMips</dfn> = <a class="member field" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo::Subtarget" title='llvm::MipsInstrInfo::Subtarget' data-ref="llvm::MipsInstrInfo::Subtarget" data-ref-filename="llvm..MipsInstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget15inMicroMipsModeEv" title='llvm::MipsSubtarget::inMicroMipsMode' data-ref="_ZNK4llvm13MipsSubtarget15inMicroMipsModeEv" data-ref-filename="_ZNK4llvm13MipsSubtarget15inMicroMipsModeEv">inMicroMipsMode</a>();</td></tr>
<tr><th id="89">89</th><td></td></tr>
<tr><th id="90">90</th><td>  <b>if</b> (<span class="namespace">Mips::</span><a class="ref" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::GPR32RegClass" title='llvm::Mips::GPR32RegClass' data-ref="llvm::Mips::GPR32RegClass" data-ref-filename="llvm..Mips..GPR32RegClass">GPR32RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col2 ref" href="#12DestReg" title='DestReg' data-ref="12DestReg" data-ref-filename="12DestReg">DestReg</a>)) { <i>// Copy to CPU Reg.</i></td></tr>
<tr><th id="91">91</th><td>    <b>if</b> (<span class="namespace">Mips::</span><a class="ref" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::GPR32RegClass" title='llvm::Mips::GPR32RegClass' data-ref="llvm::Mips::GPR32RegClass" data-ref-filename="llvm..Mips..GPR32RegClass">GPR32RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col3 ref" href="#13SrcReg" title='SrcReg' data-ref="13SrcReg" data-ref-filename="13SrcReg">SrcReg</a>)) {</td></tr>
<tr><th id="92">92</th><td>      <b>if</b> (<a class="local col7 ref" href="#17isMicroMips" title='isMicroMips' data-ref="17isMicroMips" data-ref-filename="17isMicroMips">isMicroMips</a>)</td></tr>
<tr><th id="93">93</th><td>        <a class="local col5 ref" href="#15Opc" title='Opc' data-ref="15Opc" data-ref-filename="15Opc">Opc</a> = <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::MOVE16_MM" title='llvm::Mips::MOVE16_MM' data-ref="llvm::Mips::MOVE16_MM" data-ref-filename="llvm..Mips..MOVE16_MM">MOVE16_MM</a>;</td></tr>
<tr><th id="94">94</th><td>      <b>else</b></td></tr>
<tr><th id="95">95</th><td>        <a class="local col5 ref" href="#15Opc" title='Opc' data-ref="15Opc" data-ref-filename="15Opc">Opc</a> = <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::OR" title='llvm::Mips::OR' data-ref="llvm::Mips::OR" data-ref-filename="llvm..Mips..OR">OR</a>, <a class="local col6 ref" href="#16ZeroReg" title='ZeroReg' data-ref="16ZeroReg" data-ref-filename="16ZeroReg">ZeroReg</a> = <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::ZERO" title='llvm::Mips::ZERO' data-ref="llvm::Mips::ZERO" data-ref-filename="llvm..Mips..ZERO">ZERO</a>;</td></tr>
<tr><th id="96">96</th><td>    } <b>else</b> <b>if</b> (<span class="namespace">Mips::</span><a class="ref" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::CCRRegClass" title='llvm::Mips::CCRRegClass' data-ref="llvm::Mips::CCRRegClass" data-ref-filename="llvm..Mips..CCRRegClass">CCRRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col3 ref" href="#13SrcReg" title='SrcReg' data-ref="13SrcReg" data-ref-filename="13SrcReg">SrcReg</a>))</td></tr>
<tr><th id="97">97</th><td>      <a class="local col5 ref" href="#15Opc" title='Opc' data-ref="15Opc" data-ref-filename="15Opc">Opc</a> = <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::CFC1" title='llvm::Mips::CFC1' data-ref="llvm::Mips::CFC1" data-ref-filename="llvm..Mips..CFC1">CFC1</a>;</td></tr>
<tr><th id="98">98</th><td>    <b>else</b> <b>if</b> (<span class="namespace">Mips::</span><a class="ref" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::FGR32RegClass" title='llvm::Mips::FGR32RegClass' data-ref="llvm::Mips::FGR32RegClass" data-ref-filename="llvm..Mips..FGR32RegClass">FGR32RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col3 ref" href="#13SrcReg" title='SrcReg' data-ref="13SrcReg" data-ref-filename="13SrcReg">SrcReg</a>))</td></tr>
<tr><th id="99">99</th><td>      <a class="local col5 ref" href="#15Opc" title='Opc' data-ref="15Opc" data-ref-filename="15Opc">Opc</a> = <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::MFC1" title='llvm::Mips::MFC1' data-ref="llvm::Mips::MFC1" data-ref-filename="llvm..Mips..MFC1">MFC1</a>;</td></tr>
<tr><th id="100">100</th><td>    <b>else</b> <b>if</b> (<span class="namespace">Mips::</span><a class="ref" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::HI32RegClass" title='llvm::Mips::HI32RegClass' data-ref="llvm::Mips::HI32RegClass" data-ref-filename="llvm..Mips..HI32RegClass">HI32RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col3 ref" href="#13SrcReg" title='SrcReg' data-ref="13SrcReg" data-ref-filename="13SrcReg">SrcReg</a>)) {</td></tr>
<tr><th id="101">101</th><td>      <a class="local col5 ref" href="#15Opc" title='Opc' data-ref="15Opc" data-ref-filename="15Opc">Opc</a> = <a class="local col7 ref" href="#17isMicroMips" title='isMicroMips' data-ref="17isMicroMips" data-ref-filename="17isMicroMips">isMicroMips</a> ? <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::MFHI16_MM" title='llvm::Mips::MFHI16_MM' data-ref="llvm::Mips::MFHI16_MM" data-ref-filename="llvm..Mips..MFHI16_MM">MFHI16_MM</a> : <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::MFHI" title='llvm::Mips::MFHI' data-ref="llvm::Mips::MFHI" data-ref-filename="llvm..Mips..MFHI">MFHI</a>;</td></tr>
<tr><th id="102">102</th><td>      <a class="local col3 ref" href="#13SrcReg" title='SrcReg' data-ref="13SrcReg" data-ref-filename="13SrcReg">SrcReg</a> <a class="ref fn" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::operator=' data-ref="_ZN4llvm10MCRegisteraSEOS0_" data-ref-filename="_ZN4llvm10MCRegisteraSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><var>0</var>;</td></tr>
<tr><th id="103">103</th><td>    } <b>else</b> <b>if</b> (<span class="namespace">Mips::</span><a class="ref" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::LO32RegClass" title='llvm::Mips::LO32RegClass' data-ref="llvm::Mips::LO32RegClass" data-ref-filename="llvm..Mips..LO32RegClass">LO32RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col3 ref" href="#13SrcReg" title='SrcReg' data-ref="13SrcReg" data-ref-filename="13SrcReg">SrcReg</a>)) {</td></tr>
<tr><th id="104">104</th><td>      <a class="local col5 ref" href="#15Opc" title='Opc' data-ref="15Opc" data-ref-filename="15Opc">Opc</a> = <a class="local col7 ref" href="#17isMicroMips" title='isMicroMips' data-ref="17isMicroMips" data-ref-filename="17isMicroMips">isMicroMips</a> ? <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::MFLO16_MM" title='llvm::Mips::MFLO16_MM' data-ref="llvm::Mips::MFLO16_MM" data-ref-filename="llvm..Mips..MFLO16_MM">MFLO16_MM</a> : <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::MFLO" title='llvm::Mips::MFLO' data-ref="llvm::Mips::MFLO" data-ref-filename="llvm..Mips..MFLO">MFLO</a>;</td></tr>
<tr><th id="105">105</th><td>      <a class="local col3 ref" href="#13SrcReg" title='SrcReg' data-ref="13SrcReg" data-ref-filename="13SrcReg">SrcReg</a> <a class="ref fn" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::operator=' data-ref="_ZN4llvm10MCRegisteraSEOS0_" data-ref-filename="_ZN4llvm10MCRegisteraSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><var>0</var>;</td></tr>
<tr><th id="106">106</th><td>    } <b>else</b> <b>if</b> (<span class="namespace">Mips::</span><a class="ref" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::HI32DSPRegClass" title='llvm::Mips::HI32DSPRegClass' data-ref="llvm::Mips::HI32DSPRegClass" data-ref-filename="llvm..Mips..HI32DSPRegClass">HI32DSPRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col3 ref" href="#13SrcReg" title='SrcReg' data-ref="13SrcReg" data-ref-filename="13SrcReg">SrcReg</a>))</td></tr>
<tr><th id="107">107</th><td>      <a class="local col5 ref" href="#15Opc" title='Opc' data-ref="15Opc" data-ref-filename="15Opc">Opc</a> = <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::MFHI_DSP" title='llvm::Mips::MFHI_DSP' data-ref="llvm::Mips::MFHI_DSP" data-ref-filename="llvm..Mips..MFHI_DSP">MFHI_DSP</a>;</td></tr>
<tr><th id="108">108</th><td>    <b>else</b> <b>if</b> (<span class="namespace">Mips::</span><a class="ref" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::LO32DSPRegClass" title='llvm::Mips::LO32DSPRegClass' data-ref="llvm::Mips::LO32DSPRegClass" data-ref-filename="llvm..Mips..LO32DSPRegClass">LO32DSPRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col3 ref" href="#13SrcReg" title='SrcReg' data-ref="13SrcReg" data-ref-filename="13SrcReg">SrcReg</a>))</td></tr>
<tr><th id="109">109</th><td>      <a class="local col5 ref" href="#15Opc" title='Opc' data-ref="15Opc" data-ref-filename="15Opc">Opc</a> = <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::MFLO_DSP" title='llvm::Mips::MFLO_DSP' data-ref="llvm::Mips::MFLO_DSP" data-ref-filename="llvm..Mips..MFLO_DSP">MFLO_DSP</a>;</td></tr>
<tr><th id="110">110</th><td>    <b>else</b> <b>if</b> (<span class="namespace">Mips::</span><a class="ref" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::DSPCCRegClass" title='llvm::Mips::DSPCCRegClass' data-ref="llvm::Mips::DSPCCRegClass" data-ref-filename="llvm..Mips..DSPCCRegClass">DSPCCRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col3 ref" href="#13SrcReg" title='SrcReg' data-ref="13SrcReg" data-ref-filename="13SrcReg">SrcReg</a>)) {</td></tr>
<tr><th id="111">111</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col9 ref" href="#9MBB" title='MBB' data-ref="9MBB" data-ref-filename="9MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#10I" title='I' data-ref="10I" data-ref-filename="10I">I</a>, <a class="local col1 ref" href="#11DL" title='DL' data-ref="11DL" data-ref-filename="11DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::RDDSP" title='llvm::Mips::RDDSP' data-ref="llvm::Mips::RDDSP" data-ref-filename="llvm..Mips..RDDSP">RDDSP</a>), <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col2 ref" href="#12DestReg" title='DestReg' data-ref="12DestReg" data-ref-filename="12DestReg">DestReg</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>1</var> &lt;&lt; <var>4</var>)</td></tr>
<tr><th id="112">112</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col3 ref" href="#13SrcReg" title='SrcReg' data-ref="13SrcReg" data-ref-filename="13SrcReg">SrcReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Implicit" title='llvm::RegState::Implicit' data-ref="llvm::RegState::Implicit" data-ref-filename="llvm..RegState..Implicit">Implicit</a> | <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col4 ref" href="#14KillSrc" title='KillSrc' data-ref="14KillSrc" data-ref-filename="14KillSrc">KillSrc</a>));</td></tr>
<tr><th id="113">113</th><td>      <b>return</b>;</td></tr>
<tr><th id="114">114</th><td>    }</td></tr>
<tr><th id="115">115</th><td>    <b>else</b> <b>if</b> (<span class="namespace">Mips::</span><a class="ref" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::MSACtrlRegClass" title='llvm::Mips::MSACtrlRegClass' data-ref="llvm::Mips::MSACtrlRegClass" data-ref-filename="llvm..Mips..MSACtrlRegClass">MSACtrlRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col3 ref" href="#13SrcReg" title='SrcReg' data-ref="13SrcReg" data-ref-filename="13SrcReg">SrcReg</a>))</td></tr>
<tr><th id="116">116</th><td>      <a class="local col5 ref" href="#15Opc" title='Opc' data-ref="15Opc" data-ref-filename="15Opc">Opc</a> = <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::CFCMSA" title='llvm::Mips::CFCMSA' data-ref="llvm::Mips::CFCMSA" data-ref-filename="llvm..Mips..CFCMSA">CFCMSA</a>;</td></tr>
<tr><th id="117">117</th><td>  }</td></tr>
<tr><th id="118">118</th><td>  <b>else</b> <b>if</b> (<span class="namespace">Mips::</span><a class="ref" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::GPR32RegClass" title='llvm::Mips::GPR32RegClass' data-ref="llvm::Mips::GPR32RegClass" data-ref-filename="llvm..Mips..GPR32RegClass">GPR32RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col3 ref" href="#13SrcReg" title='SrcReg' data-ref="13SrcReg" data-ref-filename="13SrcReg">SrcReg</a>)) { <i>// Copy from CPU Reg.</i></td></tr>
<tr><th id="119">119</th><td>    <b>if</b> (<span class="namespace">Mips::</span><a class="ref" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::CCRRegClass" title='llvm::Mips::CCRRegClass' data-ref="llvm::Mips::CCRRegClass" data-ref-filename="llvm..Mips..CCRRegClass">CCRRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col2 ref" href="#12DestReg" title='DestReg' data-ref="12DestReg" data-ref-filename="12DestReg">DestReg</a>))</td></tr>
<tr><th id="120">120</th><td>      <a class="local col5 ref" href="#15Opc" title='Opc' data-ref="15Opc" data-ref-filename="15Opc">Opc</a> = <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::CTC1" title='llvm::Mips::CTC1' data-ref="llvm::Mips::CTC1" data-ref-filename="llvm..Mips..CTC1">CTC1</a>;</td></tr>
<tr><th id="121">121</th><td>    <b>else</b> <b>if</b> (<span class="namespace">Mips::</span><a class="ref" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::FGR32RegClass" title='llvm::Mips::FGR32RegClass' data-ref="llvm::Mips::FGR32RegClass" data-ref-filename="llvm..Mips..FGR32RegClass">FGR32RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col2 ref" href="#12DestReg" title='DestReg' data-ref="12DestReg" data-ref-filename="12DestReg">DestReg</a>))</td></tr>
<tr><th id="122">122</th><td>      <a class="local col5 ref" href="#15Opc" title='Opc' data-ref="15Opc" data-ref-filename="15Opc">Opc</a> = <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::MTC1" title='llvm::Mips::MTC1' data-ref="llvm::Mips::MTC1" data-ref-filename="llvm..Mips..MTC1">MTC1</a>;</td></tr>
<tr><th id="123">123</th><td>    <b>else</b> <b>if</b> (<span class="namespace">Mips::</span><a class="ref" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::HI32RegClass" title='llvm::Mips::HI32RegClass' data-ref="llvm::Mips::HI32RegClass" data-ref-filename="llvm..Mips..HI32RegClass">HI32RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col2 ref" href="#12DestReg" title='DestReg' data-ref="12DestReg" data-ref-filename="12DestReg">DestReg</a>))</td></tr>
<tr><th id="124">124</th><td>      <a class="local col5 ref" href="#15Opc" title='Opc' data-ref="15Opc" data-ref-filename="15Opc">Opc</a> = <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::MTHI" title='llvm::Mips::MTHI' data-ref="llvm::Mips::MTHI" data-ref-filename="llvm..Mips..MTHI">MTHI</a>, <a class="local col2 ref" href="#12DestReg" title='DestReg' data-ref="12DestReg" data-ref-filename="12DestReg">DestReg</a> <a class="ref fn" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::operator=' data-ref="_ZN4llvm10MCRegisteraSEOS0_" data-ref-filename="_ZN4llvm10MCRegisteraSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><var>0</var>;</td></tr>
<tr><th id="125">125</th><td>    <b>else</b> <b>if</b> (<span class="namespace">Mips::</span><a class="ref" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::LO32RegClass" title='llvm::Mips::LO32RegClass' data-ref="llvm::Mips::LO32RegClass" data-ref-filename="llvm..Mips..LO32RegClass">LO32RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col2 ref" href="#12DestReg" title='DestReg' data-ref="12DestReg" data-ref-filename="12DestReg">DestReg</a>))</td></tr>
<tr><th id="126">126</th><td>      <a class="local col5 ref" href="#15Opc" title='Opc' data-ref="15Opc" data-ref-filename="15Opc">Opc</a> = <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::MTLO" title='llvm::Mips::MTLO' data-ref="llvm::Mips::MTLO" data-ref-filename="llvm..Mips..MTLO">MTLO</a>, <a class="local col2 ref" href="#12DestReg" title='DestReg' data-ref="12DestReg" data-ref-filename="12DestReg">DestReg</a> <a class="ref fn" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::operator=' data-ref="_ZN4llvm10MCRegisteraSEOS0_" data-ref-filename="_ZN4llvm10MCRegisteraSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><var>0</var>;</td></tr>
<tr><th id="127">127</th><td>    <b>else</b> <b>if</b> (<span class="namespace">Mips::</span><a class="ref" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::HI32DSPRegClass" title='llvm::Mips::HI32DSPRegClass' data-ref="llvm::Mips::HI32DSPRegClass" data-ref-filename="llvm..Mips..HI32DSPRegClass">HI32DSPRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col2 ref" href="#12DestReg" title='DestReg' data-ref="12DestReg" data-ref-filename="12DestReg">DestReg</a>))</td></tr>
<tr><th id="128">128</th><td>      <a class="local col5 ref" href="#15Opc" title='Opc' data-ref="15Opc" data-ref-filename="15Opc">Opc</a> = <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::MTHI_DSP" title='llvm::Mips::MTHI_DSP' data-ref="llvm::Mips::MTHI_DSP" data-ref-filename="llvm..Mips..MTHI_DSP">MTHI_DSP</a>;</td></tr>
<tr><th id="129">129</th><td>    <b>else</b> <b>if</b> (<span class="namespace">Mips::</span><a class="ref" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::LO32DSPRegClass" title='llvm::Mips::LO32DSPRegClass' data-ref="llvm::Mips::LO32DSPRegClass" data-ref-filename="llvm..Mips..LO32DSPRegClass">LO32DSPRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col2 ref" href="#12DestReg" title='DestReg' data-ref="12DestReg" data-ref-filename="12DestReg">DestReg</a>))</td></tr>
<tr><th id="130">130</th><td>      <a class="local col5 ref" href="#15Opc" title='Opc' data-ref="15Opc" data-ref-filename="15Opc">Opc</a> = <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::MTLO_DSP" title='llvm::Mips::MTLO_DSP' data-ref="llvm::Mips::MTLO_DSP" data-ref-filename="llvm..Mips..MTLO_DSP">MTLO_DSP</a>;</td></tr>
<tr><th id="131">131</th><td>    <b>else</b> <b>if</b> (<span class="namespace">Mips::</span><a class="ref" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::DSPCCRegClass" title='llvm::Mips::DSPCCRegClass' data-ref="llvm::Mips::DSPCCRegClass" data-ref-filename="llvm..Mips..DSPCCRegClass">DSPCCRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col2 ref" href="#12DestReg" title='DestReg' data-ref="12DestReg" data-ref-filename="12DestReg">DestReg</a>)) {</td></tr>
<tr><th id="132">132</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col9 ref" href="#9MBB" title='MBB' data-ref="9MBB" data-ref-filename="9MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#10I" title='I' data-ref="10I" data-ref-filename="10I">I</a>, <a class="local col1 ref" href="#11DL" title='DL' data-ref="11DL" data-ref-filename="11DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::WRDSP" title='llvm::Mips::WRDSP' data-ref="llvm::Mips::WRDSP" data-ref-filename="llvm..Mips..WRDSP">WRDSP</a>))</td></tr>
<tr><th id="133">133</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col3 ref" href="#13SrcReg" title='SrcReg' data-ref="13SrcReg" data-ref-filename="13SrcReg">SrcReg</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col4 ref" href="#14KillSrc" title='KillSrc' data-ref="14KillSrc" data-ref-filename="14KillSrc">KillSrc</a>)).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>1</var> &lt;&lt; <var>4</var>)</td></tr>
<tr><th id="134">134</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col2 ref" href="#12DestReg" title='DestReg' data-ref="12DestReg" data-ref-filename="12DestReg">DestReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::ImplicitDefine" title='llvm::RegState::ImplicitDefine' data-ref="llvm::RegState::ImplicitDefine" data-ref-filename="llvm..RegState..ImplicitDefine">ImplicitDefine</a>);</td></tr>
<tr><th id="135">135</th><td>      <b>return</b>;</td></tr>
<tr><th id="136">136</th><td>    } <b>else</b> <b>if</b> (<span class="namespace">Mips::</span><a class="ref" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::MSACtrlRegClass" title='llvm::Mips::MSACtrlRegClass' data-ref="llvm::Mips::MSACtrlRegClass" data-ref-filename="llvm..Mips..MSACtrlRegClass">MSACtrlRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col2 ref" href="#12DestReg" title='DestReg' data-ref="12DestReg" data-ref-filename="12DestReg">DestReg</a>)) {</td></tr>
<tr><th id="137">137</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col9 ref" href="#9MBB" title='MBB' data-ref="9MBB" data-ref-filename="9MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#10I" title='I' data-ref="10I" data-ref-filename="10I">I</a>, <a class="local col1 ref" href="#11DL" title='DL' data-ref="11DL" data-ref-filename="11DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::CTCMSA" title='llvm::Mips::CTCMSA' data-ref="llvm::Mips::CTCMSA" data-ref-filename="llvm..Mips..CTCMSA">CTCMSA</a>))</td></tr>
<tr><th id="138">138</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col2 ref" href="#12DestReg" title='DestReg' data-ref="12DestReg" data-ref-filename="12DestReg">DestReg</a>)</td></tr>
<tr><th id="139">139</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col3 ref" href="#13SrcReg" title='SrcReg' data-ref="13SrcReg" data-ref-filename="13SrcReg">SrcReg</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col4 ref" href="#14KillSrc" title='KillSrc' data-ref="14KillSrc" data-ref-filename="14KillSrc">KillSrc</a>));</td></tr>
<tr><th id="140">140</th><td>      <b>return</b>;</td></tr>
<tr><th id="141">141</th><td>    }</td></tr>
<tr><th id="142">142</th><td>  }</td></tr>
<tr><th id="143">143</th><td>  <b>else</b> <b>if</b> (<span class="namespace">Mips::</span><a class="ref" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::FGR32RegClass" title='llvm::Mips::FGR32RegClass' data-ref="llvm::Mips::FGR32RegClass" data-ref-filename="llvm..Mips..FGR32RegClass">FGR32RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterES1_" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterES1_" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterES1_">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col2 ref" href="#12DestReg" title='DestReg' data-ref="12DestReg" data-ref-filename="12DestReg">DestReg</a>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col3 ref" href="#13SrcReg" title='SrcReg' data-ref="13SrcReg" data-ref-filename="13SrcReg">SrcReg</a>))</td></tr>
<tr><th id="144">144</th><td>    <a class="local col5 ref" href="#15Opc" title='Opc' data-ref="15Opc" data-ref-filename="15Opc">Opc</a> = <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::FMOV_S" title='llvm::Mips::FMOV_S' data-ref="llvm::Mips::FMOV_S" data-ref-filename="llvm..Mips..FMOV_S">FMOV_S</a>;</td></tr>
<tr><th id="145">145</th><td>  <b>else</b> <b>if</b> (<span class="namespace">Mips::</span><a class="ref" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::AFGR64RegClass" title='llvm::Mips::AFGR64RegClass' data-ref="llvm::Mips::AFGR64RegClass" data-ref-filename="llvm..Mips..AFGR64RegClass">AFGR64RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterES1_" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterES1_" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterES1_">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col2 ref" href="#12DestReg" title='DestReg' data-ref="12DestReg" data-ref-filename="12DestReg">DestReg</a>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col3 ref" href="#13SrcReg" title='SrcReg' data-ref="13SrcReg" data-ref-filename="13SrcReg">SrcReg</a>))</td></tr>
<tr><th id="146">146</th><td>    <a class="local col5 ref" href="#15Opc" title='Opc' data-ref="15Opc" data-ref-filename="15Opc">Opc</a> = <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::FMOV_D32" title='llvm::Mips::FMOV_D32' data-ref="llvm::Mips::FMOV_D32" data-ref-filename="llvm..Mips..FMOV_D32">FMOV_D32</a>;</td></tr>
<tr><th id="147">147</th><td>  <b>else</b> <b>if</b> (<span class="namespace">Mips::</span><a class="ref" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::FGR64RegClass" title='llvm::Mips::FGR64RegClass' data-ref="llvm::Mips::FGR64RegClass" data-ref-filename="llvm..Mips..FGR64RegClass">FGR64RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterES1_" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterES1_" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterES1_">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col2 ref" href="#12DestReg" title='DestReg' data-ref="12DestReg" data-ref-filename="12DestReg">DestReg</a>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col3 ref" href="#13SrcReg" title='SrcReg' data-ref="13SrcReg" data-ref-filename="13SrcReg">SrcReg</a>))</td></tr>
<tr><th id="148">148</th><td>    <a class="local col5 ref" href="#15Opc" title='Opc' data-ref="15Opc" data-ref-filename="15Opc">Opc</a> = <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::FMOV_D64" title='llvm::Mips::FMOV_D64' data-ref="llvm::Mips::FMOV_D64" data-ref-filename="llvm..Mips..FMOV_D64">FMOV_D64</a>;</td></tr>
<tr><th id="149">149</th><td>  <b>else</b> <b>if</b> (<span class="namespace">Mips::</span><a class="ref" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::GPR64RegClass" title='llvm::Mips::GPR64RegClass' data-ref="llvm::Mips::GPR64RegClass" data-ref-filename="llvm..Mips..GPR64RegClass">GPR64RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col2 ref" href="#12DestReg" title='DestReg' data-ref="12DestReg" data-ref-filename="12DestReg">DestReg</a>)) { <i>// Copy to CPU64 Reg.</i></td></tr>
<tr><th id="150">150</th><td>    <b>if</b> (<span class="namespace">Mips::</span><a class="ref" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::GPR64RegClass" title='llvm::Mips::GPR64RegClass' data-ref="llvm::Mips::GPR64RegClass" data-ref-filename="llvm..Mips..GPR64RegClass">GPR64RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col3 ref" href="#13SrcReg" title='SrcReg' data-ref="13SrcReg" data-ref-filename="13SrcReg">SrcReg</a>))</td></tr>
<tr><th id="151">151</th><td>      <a class="local col5 ref" href="#15Opc" title='Opc' data-ref="15Opc" data-ref-filename="15Opc">Opc</a> = <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::OR64" title='llvm::Mips::OR64' data-ref="llvm::Mips::OR64" data-ref-filename="llvm..Mips..OR64">OR64</a>, <a class="local col6 ref" href="#16ZeroReg" title='ZeroReg' data-ref="16ZeroReg" data-ref-filename="16ZeroReg">ZeroReg</a> = <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::ZERO_64" title='llvm::Mips::ZERO_64' data-ref="llvm::Mips::ZERO_64" data-ref-filename="llvm..Mips..ZERO_64">ZERO_64</a>;</td></tr>
<tr><th id="152">152</th><td>    <b>else</b> <b>if</b> (<span class="namespace">Mips::</span><a class="ref" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::HI64RegClass" title='llvm::Mips::HI64RegClass' data-ref="llvm::Mips::HI64RegClass" data-ref-filename="llvm..Mips..HI64RegClass">HI64RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col3 ref" href="#13SrcReg" title='SrcReg' data-ref="13SrcReg" data-ref-filename="13SrcReg">SrcReg</a>))</td></tr>
<tr><th id="153">153</th><td>      <a class="local col5 ref" href="#15Opc" title='Opc' data-ref="15Opc" data-ref-filename="15Opc">Opc</a> = <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::MFHI64" title='llvm::Mips::MFHI64' data-ref="llvm::Mips::MFHI64" data-ref-filename="llvm..Mips..MFHI64">MFHI64</a>, <a class="local col3 ref" href="#13SrcReg" title='SrcReg' data-ref="13SrcReg" data-ref-filename="13SrcReg">SrcReg</a> <a class="ref fn" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::operator=' data-ref="_ZN4llvm10MCRegisteraSEOS0_" data-ref-filename="_ZN4llvm10MCRegisteraSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><var>0</var>;</td></tr>
<tr><th id="154">154</th><td>    <b>else</b> <b>if</b> (<span class="namespace">Mips::</span><a class="ref" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::LO64RegClass" title='llvm::Mips::LO64RegClass' data-ref="llvm::Mips::LO64RegClass" data-ref-filename="llvm..Mips..LO64RegClass">LO64RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col3 ref" href="#13SrcReg" title='SrcReg' data-ref="13SrcReg" data-ref-filename="13SrcReg">SrcReg</a>))</td></tr>
<tr><th id="155">155</th><td>      <a class="local col5 ref" href="#15Opc" title='Opc' data-ref="15Opc" data-ref-filename="15Opc">Opc</a> = <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::MFLO64" title='llvm::Mips::MFLO64' data-ref="llvm::Mips::MFLO64" data-ref-filename="llvm..Mips..MFLO64">MFLO64</a>, <a class="local col3 ref" href="#13SrcReg" title='SrcReg' data-ref="13SrcReg" data-ref-filename="13SrcReg">SrcReg</a> <a class="ref fn" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::operator=' data-ref="_ZN4llvm10MCRegisteraSEOS0_" data-ref-filename="_ZN4llvm10MCRegisteraSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><var>0</var>;</td></tr>
<tr><th id="156">156</th><td>    <b>else</b> <b>if</b> (<span class="namespace">Mips::</span><a class="ref" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::FGR64RegClass" title='llvm::Mips::FGR64RegClass' data-ref="llvm::Mips::FGR64RegClass" data-ref-filename="llvm..Mips..FGR64RegClass">FGR64RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col3 ref" href="#13SrcReg" title='SrcReg' data-ref="13SrcReg" data-ref-filename="13SrcReg">SrcReg</a>))</td></tr>
<tr><th id="157">157</th><td>      <a class="local col5 ref" href="#15Opc" title='Opc' data-ref="15Opc" data-ref-filename="15Opc">Opc</a> = <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::DMFC1" title='llvm::Mips::DMFC1' data-ref="llvm::Mips::DMFC1" data-ref-filename="llvm..Mips..DMFC1">DMFC1</a>;</td></tr>
<tr><th id="158">158</th><td>  }</td></tr>
<tr><th id="159">159</th><td>  <b>else</b> <b>if</b> (<span class="namespace">Mips::</span><a class="ref" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::GPR64RegClass" title='llvm::Mips::GPR64RegClass' data-ref="llvm::Mips::GPR64RegClass" data-ref-filename="llvm..Mips..GPR64RegClass">GPR64RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col3 ref" href="#13SrcReg" title='SrcReg' data-ref="13SrcReg" data-ref-filename="13SrcReg">SrcReg</a>)) { <i>// Copy from CPU64 Reg.</i></td></tr>
<tr><th id="160">160</th><td>    <b>if</b> (<span class="namespace">Mips::</span><a class="ref" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::HI64RegClass" title='llvm::Mips::HI64RegClass' data-ref="llvm::Mips::HI64RegClass" data-ref-filename="llvm..Mips..HI64RegClass">HI64RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col2 ref" href="#12DestReg" title='DestReg' data-ref="12DestReg" data-ref-filename="12DestReg">DestReg</a>))</td></tr>
<tr><th id="161">161</th><td>      <a class="local col5 ref" href="#15Opc" title='Opc' data-ref="15Opc" data-ref-filename="15Opc">Opc</a> = <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::MTHI64" title='llvm::Mips::MTHI64' data-ref="llvm::Mips::MTHI64" data-ref-filename="llvm..Mips..MTHI64">MTHI64</a>, <a class="local col2 ref" href="#12DestReg" title='DestReg' data-ref="12DestReg" data-ref-filename="12DestReg">DestReg</a> <a class="ref fn" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::operator=' data-ref="_ZN4llvm10MCRegisteraSEOS0_" data-ref-filename="_ZN4llvm10MCRegisteraSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><var>0</var>;</td></tr>
<tr><th id="162">162</th><td>    <b>else</b> <b>if</b> (<span class="namespace">Mips::</span><a class="ref" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::LO64RegClass" title='llvm::Mips::LO64RegClass' data-ref="llvm::Mips::LO64RegClass" data-ref-filename="llvm..Mips..LO64RegClass">LO64RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col2 ref" href="#12DestReg" title='DestReg' data-ref="12DestReg" data-ref-filename="12DestReg">DestReg</a>))</td></tr>
<tr><th id="163">163</th><td>      <a class="local col5 ref" href="#15Opc" title='Opc' data-ref="15Opc" data-ref-filename="15Opc">Opc</a> = <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::MTLO64" title='llvm::Mips::MTLO64' data-ref="llvm::Mips::MTLO64" data-ref-filename="llvm..Mips..MTLO64">MTLO64</a>, <a class="local col2 ref" href="#12DestReg" title='DestReg' data-ref="12DestReg" data-ref-filename="12DestReg">DestReg</a> <a class="ref fn" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::operator=' data-ref="_ZN4llvm10MCRegisteraSEOS0_" data-ref-filename="_ZN4llvm10MCRegisteraSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><var>0</var>;</td></tr>
<tr><th id="164">164</th><td>    <b>else</b> <b>if</b> (<span class="namespace">Mips::</span><a class="ref" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::FGR64RegClass" title='llvm::Mips::FGR64RegClass' data-ref="llvm::Mips::FGR64RegClass" data-ref-filename="llvm..Mips..FGR64RegClass">FGR64RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col2 ref" href="#12DestReg" title='DestReg' data-ref="12DestReg" data-ref-filename="12DestReg">DestReg</a>))</td></tr>
<tr><th id="165">165</th><td>      <a class="local col5 ref" href="#15Opc" title='Opc' data-ref="15Opc" data-ref-filename="15Opc">Opc</a> = <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::DMTC1" title='llvm::Mips::DMTC1' data-ref="llvm::Mips::DMTC1" data-ref-filename="llvm..Mips..DMTC1">DMTC1</a>;</td></tr>
<tr><th id="166">166</th><td>  }</td></tr>
<tr><th id="167">167</th><td>  <b>else</b> <b>if</b> (<span class="namespace">Mips::</span><a class="ref" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::MSA128BRegClass" title='llvm::Mips::MSA128BRegClass' data-ref="llvm::Mips::MSA128BRegClass" data-ref-filename="llvm..Mips..MSA128BRegClass">MSA128BRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col2 ref" href="#12DestReg" title='DestReg' data-ref="12DestReg" data-ref-filename="12DestReg">DestReg</a>)) { <i>// Copy to MSA reg</i></td></tr>
<tr><th id="168">168</th><td>    <b>if</b> (<span class="namespace">Mips::</span><a class="ref" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::MSA128BRegClass" title='llvm::Mips::MSA128BRegClass' data-ref="llvm::Mips::MSA128BRegClass" data-ref-filename="llvm..Mips..MSA128BRegClass">MSA128BRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col3 ref" href="#13SrcReg" title='SrcReg' data-ref="13SrcReg" data-ref-filename="13SrcReg">SrcReg</a>))</td></tr>
<tr><th id="169">169</th><td>      <a class="local col5 ref" href="#15Opc" title='Opc' data-ref="15Opc" data-ref-filename="15Opc">Opc</a> = <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::MOVE_V" title='llvm::Mips::MOVE_V' data-ref="llvm::Mips::MOVE_V" data-ref-filename="llvm..Mips..MOVE_V">MOVE_V</a>;</td></tr>
<tr><th id="170">170</th><td>  }</td></tr>
<tr><th id="171">171</th><td></td></tr>
<tr><th id="172">172</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Opc &amp;&amp; <q>"Cannot copy registers"</q>);</td></tr>
<tr><th id="173">173</th><td></td></tr>
<tr><th id="174">174</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col8 decl" id="18MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="18MIB" data-ref-filename="18MIB">MIB</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col9 ref" href="#9MBB" title='MBB' data-ref="9MBB" data-ref-filename="9MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#10I" title='I' data-ref="10I" data-ref-filename="10I">I</a>, <a class="local col1 ref" href="#11DL" title='DL' data-ref="11DL" data-ref-filename="11DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col5 ref" href="#15Opc" title='Opc' data-ref="15Opc" data-ref-filename="15Opc">Opc</a>));</td></tr>
<tr><th id="175">175</th><td></td></tr>
<tr><th id="176">176</th><td>  <b>if</b> (<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="local col2 ref" href="#12DestReg" title='DestReg' data-ref="12DestReg" data-ref-filename="12DestReg">DestReg</a>)</td></tr>
<tr><th id="177">177</th><td>    <a class="local col8 ref" href="#18MIB" title='MIB' data-ref="18MIB" data-ref-filename="18MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col2 ref" href="#12DestReg" title='DestReg' data-ref="12DestReg" data-ref-filename="12DestReg">DestReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Define" title='llvm::RegState::Define' data-ref="llvm::RegState::Define" data-ref-filename="llvm..RegState..Define">Define</a>);</td></tr>
<tr><th id="178">178</th><td></td></tr>
<tr><th id="179">179</th><td>  <b>if</b> (<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="local col3 ref" href="#13SrcReg" title='SrcReg' data-ref="13SrcReg" data-ref-filename="13SrcReg">SrcReg</a>)</td></tr>
<tr><th id="180">180</th><td>    <a class="local col8 ref" href="#18MIB" title='MIB' data-ref="18MIB" data-ref-filename="18MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col3 ref" href="#13SrcReg" title='SrcReg' data-ref="13SrcReg" data-ref-filename="13SrcReg">SrcReg</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col4 ref" href="#14KillSrc" title='KillSrc' data-ref="14KillSrc" data-ref-filename="14KillSrc">KillSrc</a>));</td></tr>
<tr><th id="181">181</th><td></td></tr>
<tr><th id="182">182</th><td>  <b>if</b> (<a class="local col6 ref" href="#16ZeroReg" title='ZeroReg' data-ref="16ZeroReg" data-ref-filename="16ZeroReg">ZeroReg</a>)</td></tr>
<tr><th id="183">183</th><td>    <a class="local col8 ref" href="#18MIB" title='MIB' data-ref="18MIB" data-ref-filename="18MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col6 ref" href="#16ZeroReg" title='ZeroReg' data-ref="16ZeroReg" data-ref-filename="16ZeroReg">ZeroReg</a>);</td></tr>
<tr><th id="184">184</th><td>}</td></tr>
<tr><th id="185">185</th><td></td></tr>
<tr><th id="186">186</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL12isORCopyInstRKN4llvm12MachineInstrE" title='isORCopyInst' data-type='bool isORCopyInst(const llvm::MachineInstr &amp; MI)' data-ref="_ZL12isORCopyInstRKN4llvm12MachineInstrE" data-ref-filename="_ZL12isORCopyInstRKN4llvm12MachineInstrE">isORCopyInst</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="19MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="19MI" data-ref-filename="19MI">MI</dfn>) {</td></tr>
<tr><th id="187">187</th><td>  <b>switch</b> (<a class="local col9 ref" href="#19MI" title='MI' data-ref="19MI" data-ref-filename="19MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="188">188</th><td>  <b>default</b>:</td></tr>
<tr><th id="189">189</th><td>    <b>break</b>;</td></tr>
<tr><th id="190">190</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::OR_MM" title='llvm::Mips::OR_MM' data-ref="llvm::Mips::OR_MM" data-ref-filename="llvm..Mips..OR_MM">OR_MM</a>:</td></tr>
<tr><th id="191">191</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::OR" title='llvm::Mips::OR' data-ref="llvm::Mips::OR" data-ref-filename="llvm..Mips..OR">OR</a>:</td></tr>
<tr><th id="192">192</th><td>    <b>if</b> (<a class="local col9 ref" href="#19MI" title='MI' data-ref="19MI" data-ref-filename="19MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::ZERO" title='llvm::Mips::ZERO' data-ref="llvm::Mips::ZERO" data-ref-filename="llvm..Mips..ZERO">ZERO</a>)</td></tr>
<tr><th id="193">193</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="194">194</th><td>    <b>break</b>;</td></tr>
<tr><th id="195">195</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::OR64" title='llvm::Mips::OR64' data-ref="llvm::Mips::OR64" data-ref-filename="llvm..Mips..OR64">OR64</a>:</td></tr>
<tr><th id="196">196</th><td>    <b>if</b> (<a class="local col9 ref" href="#19MI" title='MI' data-ref="19MI" data-ref-filename="19MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::ZERO_64" title='llvm::Mips::ZERO_64' data-ref="llvm::Mips::ZERO_64" data-ref-filename="llvm..Mips..ZERO_64">ZERO_64</a>)</td></tr>
<tr><th id="197">197</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="198">198</th><td>    <b>break</b>;</td></tr>
<tr><th id="199">199</th><td>  }</td></tr>
<tr><th id="200">200</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="201">201</th><td>}</td></tr>
<tr><th id="202">202</th><td></td></tr>
<tr><th id="203">203</th><td><i class="doc" data-doc="_ZL21isReadOrWriteToDSPRegRKN4llvm12MachineInstrERb">/// If<span class="command"> @MI</span> is WRDSP/RRDSP instruction return true with<span class="command"> @isWrite</span> set to true</i></td></tr>
<tr><th id="204">204</th><td><i class="doc" data-doc="_ZL21isReadOrWriteToDSPRegRKN4llvm12MachineInstrERb">/// if it is WRDSP instruction.</i></td></tr>
<tr><th id="205">205</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL21isReadOrWriteToDSPRegRKN4llvm12MachineInstrERb" title='isReadOrWriteToDSPReg' data-type='bool isReadOrWriteToDSPReg(const llvm::MachineInstr &amp; MI, bool &amp; isWrite)' data-ref="_ZL21isReadOrWriteToDSPRegRKN4llvm12MachineInstrERb" data-ref-filename="_ZL21isReadOrWriteToDSPRegRKN4llvm12MachineInstrERb">isReadOrWriteToDSPReg</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="20MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="20MI" data-ref-filename="20MI">MI</dfn>, <em>bool</em> &amp;<dfn class="local col1 decl" id="21isWrite" title='isWrite' data-type='bool &amp;' data-ref="21isWrite" data-ref-filename="21isWrite">isWrite</dfn>) {</td></tr>
<tr><th id="206">206</th><td>  <b>switch</b> (<a class="local col0 ref" href="#20MI" title='MI' data-ref="20MI" data-ref-filename="20MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="207">207</th><td>  <b>default</b>:</td></tr>
<tr><th id="208">208</th><td>   <b>return</b> <b>false</b>;</td></tr>
<tr><th id="209">209</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::WRDSP" title='llvm::Mips::WRDSP' data-ref="llvm::Mips::WRDSP" data-ref-filename="llvm..Mips..WRDSP">WRDSP</a>:</td></tr>
<tr><th id="210">210</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::WRDSP_MM" title='llvm::Mips::WRDSP_MM' data-ref="llvm::Mips::WRDSP_MM" data-ref-filename="llvm..Mips..WRDSP_MM">WRDSP_MM</a>:</td></tr>
<tr><th id="211">211</th><td>    <a class="local col1 ref" href="#21isWrite" title='isWrite' data-ref="21isWrite" data-ref-filename="21isWrite">isWrite</a> = <b>true</b>;</td></tr>
<tr><th id="212">212</th><td>    <b>break</b>;</td></tr>
<tr><th id="213">213</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::RDDSP" title='llvm::Mips::RDDSP' data-ref="llvm::Mips::RDDSP" data-ref-filename="llvm..Mips..RDDSP">RDDSP</a>:</td></tr>
<tr><th id="214">214</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::RDDSP_MM" title='llvm::Mips::RDDSP_MM' data-ref="llvm::Mips::RDDSP_MM" data-ref-filename="llvm..Mips..RDDSP_MM">RDDSP_MM</a>:</td></tr>
<tr><th id="215">215</th><td>    <a class="local col1 ref" href="#21isWrite" title='isWrite' data-ref="21isWrite" data-ref-filename="21isWrite">isWrite</a> = <b>false</b>;</td></tr>
<tr><th id="216">216</th><td>    <b>break</b>;</td></tr>
<tr><th id="217">217</th><td>  }</td></tr>
<tr><th id="218">218</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="219">219</th><td>}</td></tr>
<tr><th id="220">220</th><td></td></tr>
<tr><th id="221">221</th><td><i class="doc">/// We check for the common case of 'or', as it's MIPS' preferred instruction</i></td></tr>
<tr><th id="222">222</th><td><i class="doc">/// for GPRs but we have to check the operands to ensure that is the case.</i></td></tr>
<tr><th id="223">223</th><td><i class="doc">/// Other move instructions for MIPS are directly identifiable.</i></td></tr>
<tr><th id="224">224</th><td><a class="type" href="../../../include/llvm/ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::DestSourcePair" title='llvm::DestSourcePair' data-ref="llvm::DestSourcePair" data-ref-filename="llvm..DestSourcePair">DestSourcePair</a>&gt;</td></tr>
<tr><th id="225">225</th><td><a class="type" href="MipsSEInstrInfo.h.html#llvm::MipsSEInstrInfo" title='llvm::MipsSEInstrInfo' data-ref="llvm::MipsSEInstrInfo" data-ref-filename="llvm..MipsSEInstrInfo">MipsSEInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm15MipsSEInstrInfo15isCopyInstrImplERKNS_12MachineInstrE" title='llvm::MipsSEInstrInfo::isCopyInstrImpl' data-ref="_ZNK4llvm15MipsSEInstrInfo15isCopyInstrImplERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm15MipsSEInstrInfo15isCopyInstrImplERKNS_12MachineInstrE">isCopyInstrImpl</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="22MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="22MI" data-ref-filename="22MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="226">226</th><td>  <em>bool</em> <dfn class="local col3 decl" id="23isDSPControlWrite" title='isDSPControlWrite' data-type='bool' data-ref="23isDSPControlWrite" data-ref-filename="23isDSPControlWrite">isDSPControlWrite</dfn> = <b>false</b>;</td></tr>
<tr><th id="227">227</th><td>  <i>// Condition is made to match the creation of WRDSP/RDDSP copy instruction</i></td></tr>
<tr><th id="228">228</th><td><i>  // from copyPhysReg function.</i></td></tr>
<tr><th id="229">229</th><td>  <b>if</b> (<a class="tu ref fn" href="#_ZL21isReadOrWriteToDSPRegRKN4llvm12MachineInstrERb" title='isReadOrWriteToDSPReg' data-use='c' data-ref="_ZL21isReadOrWriteToDSPRegRKN4llvm12MachineInstrERb" data-ref-filename="_ZL21isReadOrWriteToDSPRegRKN4llvm12MachineInstrERb">isReadOrWriteToDSPReg</a>(<a class="local col2 ref" href="#22MI" title='MI' data-ref="22MI" data-ref-filename="22MI">MI</a>, <span class='refarg'><a class="local col3 ref" href="#23isDSPControlWrite" title='isDSPControlWrite' data-ref="23isDSPControlWrite" data-ref-filename="23isDSPControlWrite">isDSPControlWrite</a></span>)) {</td></tr>
<tr><th id="230">230</th><td>    <b>if</b> (!<a class="local col2 ref" href="#22MI" title='MI' data-ref="22MI" data-ref-filename="22MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() || <a class="local col2 ref" href="#22MI" title='MI' data-ref="22MI" data-ref-filename="22MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() != (<var>1</var> &lt;&lt; <var>4</var>))</td></tr>
<tr><th id="231">231</th><td>      <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="232">232</th><td>    <b>else</b> <b>if</b> (<a class="local col3 ref" href="#23isDSPControlWrite" title='isDSPControlWrite' data-ref="23isDSPControlWrite" data-ref-filename="23isDSPControlWrite">isDSPControlWrite</a>) {</td></tr>
<tr><th id="233">233</th><td>      <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_"></a><a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::DestSourcePair" title='llvm::DestSourcePair' data-ref="llvm::DestSourcePair" data-ref-filename="llvm..DestSourcePair">DestSourcePair</a><a class="ref fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZN4llvm14DestSourcePairC1ERKNS_14MachineOperandES3_" title='llvm::DestSourcePair::DestSourcePair' data-ref="_ZN4llvm14DestSourcePairC1ERKNS_14MachineOperandES3_" data-ref-filename="_ZN4llvm14DestSourcePairC1ERKNS_14MachineOperandES3_">{</a><a class="local col2 ref" href="#22MI" title='MI' data-ref="22MI" data-ref-filename="22MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>), <a class="local col2 ref" href="#22MI" title='MI' data-ref="22MI" data-ref-filename="22MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>)};</td></tr>
<tr><th id="234">234</th><td></td></tr>
<tr><th id="235">235</th><td>    } <b>else</b> {</td></tr>
<tr><th id="236">236</th><td>      <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_"></a><a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::DestSourcePair" title='llvm::DestSourcePair' data-ref="llvm::DestSourcePair" data-ref-filename="llvm..DestSourcePair">DestSourcePair</a><a class="ref fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZN4llvm14DestSourcePairC1ERKNS_14MachineOperandES3_" title='llvm::DestSourcePair::DestSourcePair' data-ref="_ZN4llvm14DestSourcePairC1ERKNS_14MachineOperandES3_" data-ref-filename="_ZN4llvm14DestSourcePairC1ERKNS_14MachineOperandES3_">{</a><a class="local col2 ref" href="#22MI" title='MI' data-ref="22MI" data-ref-filename="22MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>), <a class="local col2 ref" href="#22MI" title='MI' data-ref="22MI" data-ref-filename="22MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>)};</td></tr>
<tr><th id="237">237</th><td>    }</td></tr>
<tr><th id="238">238</th><td>  } <b>else</b> <b>if</b> (<a class="local col2 ref" href="#22MI" title='MI' data-ref="22MI" data-ref-filename="22MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9isMoveRegENS0_9QueryTypeE" title='llvm::MachineInstr::isMoveReg' data-ref="_ZNK4llvm12MachineInstr9isMoveRegENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr9isMoveRegENS0_9QueryTypeE">isMoveReg</a>() || <a class="tu ref fn" href="#_ZL12isORCopyInstRKN4llvm12MachineInstrE" title='isORCopyInst' data-use='c' data-ref="_ZL12isORCopyInstRKN4llvm12MachineInstrE" data-ref-filename="_ZL12isORCopyInstRKN4llvm12MachineInstrE">isORCopyInst</a>(<a class="local col2 ref" href="#22MI" title='MI' data-ref="22MI" data-ref-filename="22MI">MI</a>)) {</td></tr>
<tr><th id="239">239</th><td>    <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_"></a><a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::DestSourcePair" title='llvm::DestSourcePair' data-ref="llvm::DestSourcePair" data-ref-filename="llvm..DestSourcePair">DestSourcePair</a><a class="ref fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZN4llvm14DestSourcePairC1ERKNS_14MachineOperandES3_" title='llvm::DestSourcePair::DestSourcePair' data-ref="_ZN4llvm14DestSourcePairC1ERKNS_14MachineOperandES3_" data-ref-filename="_ZN4llvm14DestSourcePairC1ERKNS_14MachineOperandES3_">{</a><a class="local col2 ref" href="#22MI" title='MI' data-ref="22MI" data-ref-filename="22MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>), <a class="local col2 ref" href="#22MI" title='MI' data-ref="22MI" data-ref-filename="22MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>)};</td></tr>
<tr><th id="240">240</th><td>  }</td></tr>
<tr><th id="241">241</th><td>  <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="242">242</th><td>}</td></tr>
<tr><th id="243">243</th><td></td></tr>
<tr><th id="244">244</th><td><em>void</em> <a class="type" href="MipsSEInstrInfo.h.html#llvm::MipsSEInstrInfo" title='llvm::MipsSEInstrInfo' data-ref="llvm::MipsSEInstrInfo" data-ref-filename="llvm..MipsSEInstrInfo">MipsSEInstrInfo</a>::</td></tr>
<tr><th id="245">245</th><td><dfn class="virtual decl def fn" id="_ZNK4llvm15MipsSEInstrInfo15storeRegToStackERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEbiPKNS_19Targ4808487" title='llvm::MipsSEInstrInfo::storeRegToStack' data-ref="_ZNK4llvm15MipsSEInstrInfo15storeRegToStackERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEbiPKNS_19Targ4808487" data-ref-filename="_ZNK4llvm15MipsSEInstrInfo15storeRegToStackERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEbiPKNS_19Targ4808487">storeRegToStack</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="24MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="24MBB" data-ref-filename="24MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col5 decl" id="25I" title='I' data-type='MachineBasicBlock::iterator' data-ref="25I" data-ref-filename="25I">I</dfn>,</td></tr>
<tr><th id="246">246</th><td>                <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="26SrcReg" title='SrcReg' data-type='llvm::Register' data-ref="26SrcReg" data-ref-filename="26SrcReg">SrcReg</dfn>, <em>bool</em> <dfn class="local col7 decl" id="27isKill" title='isKill' data-type='bool' data-ref="27isKill" data-ref-filename="27isKill">isKill</dfn>, <em>int</em> <dfn class="local col8 decl" id="28FI" title='FI' data-type='int' data-ref="28FI" data-ref-filename="28FI">FI</dfn>,</td></tr>
<tr><th id="247">247</th><td>                <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col9 decl" id="29RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="29RC" data-ref-filename="29RC">RC</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col0 decl" id="30TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="30TRI" data-ref-filename="30TRI">TRI</dfn>,</td></tr>
<tr><th id="248">248</th><td>                <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col1 decl" id="31Offset" title='Offset' data-type='int64_t' data-ref="31Offset" data-ref-filename="31Offset">Offset</dfn>) <em>const</em> {</td></tr>
<tr><th id="249">249</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> <a class="ref fn fake" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev" data-ref-filename="_ZN4llvm8DebugLocC1Ev"></a><dfn class="local col2 decl" id="32DL" title='DL' data-type='llvm::DebugLoc' data-ref="32DL" data-ref-filename="32DL">DL</dfn>;</td></tr>
<tr><th id="250">250</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a> *<dfn class="local col3 decl" id="33MMO" title='MMO' data-type='llvm::MachineMemOperand *' data-ref="33MMO" data-ref-filename="33MMO">MMO</dfn> = <a class="member fn" href="MipsInstrInfo.h.html#_ZNK4llvm13MipsInstrInfo13GetMemOperandERNS_17MachineBasicBlockEiNS_17MachineMemOperand5FlagsE" title='llvm::MipsInstrInfo::GetMemOperand' data-ref="_ZNK4llvm13MipsInstrInfo13GetMemOperandERNS_17MachineBasicBlockEiNS_17MachineMemOperand5FlagsE" data-ref-filename="_ZNK4llvm13MipsInstrInfo13GetMemOperandERNS_17MachineBasicBlockEiNS_17MachineMemOperand5FlagsE">GetMemOperand</a>(<span class='refarg'><a class="local col4 ref" href="#24MBB" title='MBB' data-ref="24MBB" data-ref-filename="24MBB">MBB</a></span>, <a class="local col8 ref" href="#28FI" title='FI' data-ref="28FI" data-ref-filename="28FI">FI</a>, <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::MOStore" title='llvm::MachineMemOperand::MOStore' data-ref="llvm::MachineMemOperand::MOStore" data-ref-filename="llvm..MachineMemOperand..MOStore">MOStore</a>);</td></tr>
<tr><th id="251">251</th><td></td></tr>
<tr><th id="252">252</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="34Opc" title='Opc' data-type='unsigned int' data-ref="34Opc" data-ref-filename="34Opc">Opc</dfn> = <var>0</var>;</td></tr>
<tr><th id="253">253</th><td></td></tr>
<tr><th id="254">254</th><td>  <b>if</b> (<span class="namespace">Mips::</span><a class="ref" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::GPR32RegClass" title='llvm::Mips::GPR32RegClass' data-ref="llvm::Mips::GPR32RegClass" data-ref-filename="llvm..Mips..GPR32RegClass">GPR32RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col9 ref" href="#29RC" title='RC' data-ref="29RC" data-ref-filename="29RC">RC</a>))</td></tr>
<tr><th id="255">255</th><td>    <a class="local col4 ref" href="#34Opc" title='Opc' data-ref="34Opc" data-ref-filename="34Opc">Opc</a> = <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::SW" title='llvm::Mips::SW' data-ref="llvm::Mips::SW" data-ref-filename="llvm..Mips..SW">SW</a>;</td></tr>
<tr><th id="256">256</th><td>  <b>else</b> <b>if</b> (<span class="namespace">Mips::</span><a class="ref" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::GPR64RegClass" title='llvm::Mips::GPR64RegClass' data-ref="llvm::Mips::GPR64RegClass" data-ref-filename="llvm..Mips..GPR64RegClass">GPR64RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col9 ref" href="#29RC" title='RC' data-ref="29RC" data-ref-filename="29RC">RC</a>))</td></tr>
<tr><th id="257">257</th><td>    <a class="local col4 ref" href="#34Opc" title='Opc' data-ref="34Opc" data-ref-filename="34Opc">Opc</a> = <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::SD" title='llvm::Mips::SD' data-ref="llvm::Mips::SD" data-ref-filename="llvm..Mips..SD">SD</a>;</td></tr>
<tr><th id="258">258</th><td>  <b>else</b> <b>if</b> (<span class="namespace">Mips::</span><a class="ref" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::ACC64RegClass" title='llvm::Mips::ACC64RegClass' data-ref="llvm::Mips::ACC64RegClass" data-ref-filename="llvm..Mips..ACC64RegClass">ACC64RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col9 ref" href="#29RC" title='RC' data-ref="29RC" data-ref-filename="29RC">RC</a>))</td></tr>
<tr><th id="259">259</th><td>    <a class="local col4 ref" href="#34Opc" title='Opc' data-ref="34Opc" data-ref-filename="34Opc">Opc</a> = <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::STORE_ACC64" title='llvm::Mips::STORE_ACC64' data-ref="llvm::Mips::STORE_ACC64" data-ref-filename="llvm..Mips..STORE_ACC64">STORE_ACC64</a>;</td></tr>
<tr><th id="260">260</th><td>  <b>else</b> <b>if</b> (<span class="namespace">Mips::</span><a class="ref" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::ACC64DSPRegClass" title='llvm::Mips::ACC64DSPRegClass' data-ref="llvm::Mips::ACC64DSPRegClass" data-ref-filename="llvm..Mips..ACC64DSPRegClass">ACC64DSPRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col9 ref" href="#29RC" title='RC' data-ref="29RC" data-ref-filename="29RC">RC</a>))</td></tr>
<tr><th id="261">261</th><td>    <a class="local col4 ref" href="#34Opc" title='Opc' data-ref="34Opc" data-ref-filename="34Opc">Opc</a> = <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::STORE_ACC64DSP" title='llvm::Mips::STORE_ACC64DSP' data-ref="llvm::Mips::STORE_ACC64DSP" data-ref-filename="llvm..Mips..STORE_ACC64DSP">STORE_ACC64DSP</a>;</td></tr>
<tr><th id="262">262</th><td>  <b>else</b> <b>if</b> (<span class="namespace">Mips::</span><a class="ref" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::ACC128RegClass" title='llvm::Mips::ACC128RegClass' data-ref="llvm::Mips::ACC128RegClass" data-ref-filename="llvm..Mips..ACC128RegClass">ACC128RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col9 ref" href="#29RC" title='RC' data-ref="29RC" data-ref-filename="29RC">RC</a>))</td></tr>
<tr><th id="263">263</th><td>    <a class="local col4 ref" href="#34Opc" title='Opc' data-ref="34Opc" data-ref-filename="34Opc">Opc</a> = <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::STORE_ACC128" title='llvm::Mips::STORE_ACC128' data-ref="llvm::Mips::STORE_ACC128" data-ref-filename="llvm..Mips..STORE_ACC128">STORE_ACC128</a>;</td></tr>
<tr><th id="264">264</th><td>  <b>else</b> <b>if</b> (<span class="namespace">Mips::</span><a class="ref" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::DSPCCRegClass" title='llvm::Mips::DSPCCRegClass' data-ref="llvm::Mips::DSPCCRegClass" data-ref-filename="llvm..Mips..DSPCCRegClass">DSPCCRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col9 ref" href="#29RC" title='RC' data-ref="29RC" data-ref-filename="29RC">RC</a>))</td></tr>
<tr><th id="265">265</th><td>    <a class="local col4 ref" href="#34Opc" title='Opc' data-ref="34Opc" data-ref-filename="34Opc">Opc</a> = <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::STORE_CCOND_DSP" title='llvm::Mips::STORE_CCOND_DSP' data-ref="llvm::Mips::STORE_CCOND_DSP" data-ref-filename="llvm..Mips..STORE_CCOND_DSP">STORE_CCOND_DSP</a>;</td></tr>
<tr><th id="266">266</th><td>  <b>else</b> <b>if</b> (<span class="namespace">Mips::</span><a class="ref" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::FGR32RegClass" title='llvm::Mips::FGR32RegClass' data-ref="llvm::Mips::FGR32RegClass" data-ref-filename="llvm..Mips..FGR32RegClass">FGR32RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col9 ref" href="#29RC" title='RC' data-ref="29RC" data-ref-filename="29RC">RC</a>))</td></tr>
<tr><th id="267">267</th><td>    <a class="local col4 ref" href="#34Opc" title='Opc' data-ref="34Opc" data-ref-filename="34Opc">Opc</a> = <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::SWC1" title='llvm::Mips::SWC1' data-ref="llvm::Mips::SWC1" data-ref-filename="llvm..Mips..SWC1">SWC1</a>;</td></tr>
<tr><th id="268">268</th><td>  <b>else</b> <b>if</b> (<span class="namespace">Mips::</span><a class="ref" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::AFGR64RegClass" title='llvm::Mips::AFGR64RegClass' data-ref="llvm::Mips::AFGR64RegClass" data-ref-filename="llvm..Mips..AFGR64RegClass">AFGR64RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col9 ref" href="#29RC" title='RC' data-ref="29RC" data-ref-filename="29RC">RC</a>))</td></tr>
<tr><th id="269">269</th><td>    <a class="local col4 ref" href="#34Opc" title='Opc' data-ref="34Opc" data-ref-filename="34Opc">Opc</a> = <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::SDC1" title='llvm::Mips::SDC1' data-ref="llvm::Mips::SDC1" data-ref-filename="llvm..Mips..SDC1">SDC1</a>;</td></tr>
<tr><th id="270">270</th><td>  <b>else</b> <b>if</b> (<span class="namespace">Mips::</span><a class="ref" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::FGR64RegClass" title='llvm::Mips::FGR64RegClass' data-ref="llvm::Mips::FGR64RegClass" data-ref-filename="llvm..Mips..FGR64RegClass">FGR64RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col9 ref" href="#29RC" title='RC' data-ref="29RC" data-ref-filename="29RC">RC</a>))</td></tr>
<tr><th id="271">271</th><td>    <a class="local col4 ref" href="#34Opc" title='Opc' data-ref="34Opc" data-ref-filename="34Opc">Opc</a> = <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::SDC164" title='llvm::Mips::SDC164' data-ref="llvm::Mips::SDC164" data-ref-filename="llvm..Mips..SDC164">SDC164</a>;</td></tr>
<tr><th id="272">272</th><td>  <b>else</b> <b>if</b> (<a class="local col0 ref" href="#30TRI" title='TRI' data-ref="30TRI" data-ref-filename="30TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo19isTypeLegalForClassERKNS_19TargetRegisterClassENS_3MVTE" title='llvm::TargetRegisterInfo::isTypeLegalForClass' data-ref="_ZNK4llvm18TargetRegisterInfo19isTypeLegalForClassERKNS_19TargetRegisterClassENS_3MVTE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo19isTypeLegalForClassERKNS_19TargetRegisterClassENS_3MVTE">isTypeLegalForClass</a>(*<a class="local col9 ref" href="#29RC" title='RC' data-ref="29RC" data-ref-filename="29RC">RC</a>, <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::v16i8" title='llvm::MVT::v16i8' data-ref="llvm::MVT::v16i8" data-ref-filename="llvm..MVT..v16i8">v16i8</a>))</td></tr>
<tr><th id="273">273</th><td>    <a class="local col4 ref" href="#34Opc" title='Opc' data-ref="34Opc" data-ref-filename="34Opc">Opc</a> = <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::ST_B" title='llvm::Mips::ST_B' data-ref="llvm::Mips::ST_B" data-ref-filename="llvm..Mips..ST_B">ST_B</a>;</td></tr>
<tr><th id="274">274</th><td>  <b>else</b> <b>if</b> (<a class="local col0 ref" href="#30TRI" title='TRI' data-ref="30TRI" data-ref-filename="30TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo19isTypeLegalForClassERKNS_19TargetRegisterClassENS_3MVTE" title='llvm::TargetRegisterInfo::isTypeLegalForClass' data-ref="_ZNK4llvm18TargetRegisterInfo19isTypeLegalForClassERKNS_19TargetRegisterClassENS_3MVTE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo19isTypeLegalForClassERKNS_19TargetRegisterClassENS_3MVTE">isTypeLegalForClass</a>(*<a class="local col9 ref" href="#29RC" title='RC' data-ref="29RC" data-ref-filename="29RC">RC</a>, <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::v8i16" title='llvm::MVT::v8i16' data-ref="llvm::MVT::v8i16" data-ref-filename="llvm..MVT..v8i16">v8i16</a>) ||</td></tr>
<tr><th id="275">275</th><td>           <a class="local col0 ref" href="#30TRI" title='TRI' data-ref="30TRI" data-ref-filename="30TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo19isTypeLegalForClassERKNS_19TargetRegisterClassENS_3MVTE" title='llvm::TargetRegisterInfo::isTypeLegalForClass' data-ref="_ZNK4llvm18TargetRegisterInfo19isTypeLegalForClassERKNS_19TargetRegisterClassENS_3MVTE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo19isTypeLegalForClassERKNS_19TargetRegisterClassENS_3MVTE">isTypeLegalForClass</a>(*<a class="local col9 ref" href="#29RC" title='RC' data-ref="29RC" data-ref-filename="29RC">RC</a>, <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::v8f16" title='llvm::MVT::v8f16' data-ref="llvm::MVT::v8f16" data-ref-filename="llvm..MVT..v8f16">v8f16</a>))</td></tr>
<tr><th id="276">276</th><td>    <a class="local col4 ref" href="#34Opc" title='Opc' data-ref="34Opc" data-ref-filename="34Opc">Opc</a> = <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::ST_H" title='llvm::Mips::ST_H' data-ref="llvm::Mips::ST_H" data-ref-filename="llvm..Mips..ST_H">ST_H</a>;</td></tr>
<tr><th id="277">277</th><td>  <b>else</b> <b>if</b> (<a class="local col0 ref" href="#30TRI" title='TRI' data-ref="30TRI" data-ref-filename="30TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo19isTypeLegalForClassERKNS_19TargetRegisterClassENS_3MVTE" title='llvm::TargetRegisterInfo::isTypeLegalForClass' data-ref="_ZNK4llvm18TargetRegisterInfo19isTypeLegalForClassERKNS_19TargetRegisterClassENS_3MVTE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo19isTypeLegalForClassERKNS_19TargetRegisterClassENS_3MVTE">isTypeLegalForClass</a>(*<a class="local col9 ref" href="#29RC" title='RC' data-ref="29RC" data-ref-filename="29RC">RC</a>, <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::v4i32" title='llvm::MVT::v4i32' data-ref="llvm::MVT::v4i32" data-ref-filename="llvm..MVT..v4i32">v4i32</a>) ||</td></tr>
<tr><th id="278">278</th><td>           <a class="local col0 ref" href="#30TRI" title='TRI' data-ref="30TRI" data-ref-filename="30TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo19isTypeLegalForClassERKNS_19TargetRegisterClassENS_3MVTE" title='llvm::TargetRegisterInfo::isTypeLegalForClass' data-ref="_ZNK4llvm18TargetRegisterInfo19isTypeLegalForClassERKNS_19TargetRegisterClassENS_3MVTE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo19isTypeLegalForClassERKNS_19TargetRegisterClassENS_3MVTE">isTypeLegalForClass</a>(*<a class="local col9 ref" href="#29RC" title='RC' data-ref="29RC" data-ref-filename="29RC">RC</a>, <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::v4f32" title='llvm::MVT::v4f32' data-ref="llvm::MVT::v4f32" data-ref-filename="llvm..MVT..v4f32">v4f32</a>))</td></tr>
<tr><th id="279">279</th><td>    <a class="local col4 ref" href="#34Opc" title='Opc' data-ref="34Opc" data-ref-filename="34Opc">Opc</a> = <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::ST_W" title='llvm::Mips::ST_W' data-ref="llvm::Mips::ST_W" data-ref-filename="llvm..Mips..ST_W">ST_W</a>;</td></tr>
<tr><th id="280">280</th><td>  <b>else</b> <b>if</b> (<a class="local col0 ref" href="#30TRI" title='TRI' data-ref="30TRI" data-ref-filename="30TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo19isTypeLegalForClassERKNS_19TargetRegisterClassENS_3MVTE" title='llvm::TargetRegisterInfo::isTypeLegalForClass' data-ref="_ZNK4llvm18TargetRegisterInfo19isTypeLegalForClassERKNS_19TargetRegisterClassENS_3MVTE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo19isTypeLegalForClassERKNS_19TargetRegisterClassENS_3MVTE">isTypeLegalForClass</a>(*<a class="local col9 ref" href="#29RC" title='RC' data-ref="29RC" data-ref-filename="29RC">RC</a>, <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::v2i64" title='llvm::MVT::v2i64' data-ref="llvm::MVT::v2i64" data-ref-filename="llvm..MVT..v2i64">v2i64</a>) ||</td></tr>
<tr><th id="281">281</th><td>           <a class="local col0 ref" href="#30TRI" title='TRI' data-ref="30TRI" data-ref-filename="30TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo19isTypeLegalForClassERKNS_19TargetRegisterClassENS_3MVTE" title='llvm::TargetRegisterInfo::isTypeLegalForClass' data-ref="_ZNK4llvm18TargetRegisterInfo19isTypeLegalForClassERKNS_19TargetRegisterClassENS_3MVTE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo19isTypeLegalForClassERKNS_19TargetRegisterClassENS_3MVTE">isTypeLegalForClass</a>(*<a class="local col9 ref" href="#29RC" title='RC' data-ref="29RC" data-ref-filename="29RC">RC</a>, <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::v2f64" title='llvm::MVT::v2f64' data-ref="llvm::MVT::v2f64" data-ref-filename="llvm..MVT..v2f64">v2f64</a>))</td></tr>
<tr><th id="282">282</th><td>    <a class="local col4 ref" href="#34Opc" title='Opc' data-ref="34Opc" data-ref-filename="34Opc">Opc</a> = <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::ST_D" title='llvm::Mips::ST_D' data-ref="llvm::Mips::ST_D" data-ref-filename="llvm..Mips..ST_D">ST_D</a>;</td></tr>
<tr><th id="283">283</th><td>  <b>else</b> <b>if</b> (<span class="namespace">Mips::</span><a class="ref" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::LO32RegClass" title='llvm::Mips::LO32RegClass' data-ref="llvm::Mips::LO32RegClass" data-ref-filename="llvm..Mips..LO32RegClass">LO32RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col9 ref" href="#29RC" title='RC' data-ref="29RC" data-ref-filename="29RC">RC</a>))</td></tr>
<tr><th id="284">284</th><td>    <a class="local col4 ref" href="#34Opc" title='Opc' data-ref="34Opc" data-ref-filename="34Opc">Opc</a> = <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::SW" title='llvm::Mips::SW' data-ref="llvm::Mips::SW" data-ref-filename="llvm..Mips..SW">SW</a>;</td></tr>
<tr><th id="285">285</th><td>  <b>else</b> <b>if</b> (<span class="namespace">Mips::</span><a class="ref" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::LO64RegClass" title='llvm::Mips::LO64RegClass' data-ref="llvm::Mips::LO64RegClass" data-ref-filename="llvm..Mips..LO64RegClass">LO64RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col9 ref" href="#29RC" title='RC' data-ref="29RC" data-ref-filename="29RC">RC</a>))</td></tr>
<tr><th id="286">286</th><td>    <a class="local col4 ref" href="#34Opc" title='Opc' data-ref="34Opc" data-ref-filename="34Opc">Opc</a> = <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::SD" title='llvm::Mips::SD' data-ref="llvm::Mips::SD" data-ref-filename="llvm..Mips..SD">SD</a>;</td></tr>
<tr><th id="287">287</th><td>  <b>else</b> <b>if</b> (<span class="namespace">Mips::</span><a class="ref" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::HI32RegClass" title='llvm::Mips::HI32RegClass' data-ref="llvm::Mips::HI32RegClass" data-ref-filename="llvm..Mips..HI32RegClass">HI32RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col9 ref" href="#29RC" title='RC' data-ref="29RC" data-ref-filename="29RC">RC</a>))</td></tr>
<tr><th id="288">288</th><td>    <a class="local col4 ref" href="#34Opc" title='Opc' data-ref="34Opc" data-ref-filename="34Opc">Opc</a> = <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::SW" title='llvm::Mips::SW' data-ref="llvm::Mips::SW" data-ref-filename="llvm..Mips..SW">SW</a>;</td></tr>
<tr><th id="289">289</th><td>  <b>else</b> <b>if</b> (<span class="namespace">Mips::</span><a class="ref" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::HI64RegClass" title='llvm::Mips::HI64RegClass' data-ref="llvm::Mips::HI64RegClass" data-ref-filename="llvm..Mips..HI64RegClass">HI64RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col9 ref" href="#29RC" title='RC' data-ref="29RC" data-ref-filename="29RC">RC</a>))</td></tr>
<tr><th id="290">290</th><td>    <a class="local col4 ref" href="#34Opc" title='Opc' data-ref="34Opc" data-ref-filename="34Opc">Opc</a> = <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::SD" title='llvm::Mips::SD' data-ref="llvm::Mips::SD" data-ref-filename="llvm..Mips..SD">SD</a>;</td></tr>
<tr><th id="291">291</th><td>  <b>else</b> <b>if</b> (<span class="namespace">Mips::</span><a class="ref" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::DSPRRegClass" title='llvm::Mips::DSPRRegClass' data-ref="llvm::Mips::DSPRRegClass" data-ref-filename="llvm..Mips..DSPRRegClass">DSPRRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col9 ref" href="#29RC" title='RC' data-ref="29RC" data-ref-filename="29RC">RC</a>))</td></tr>
<tr><th id="292">292</th><td>    <a class="local col4 ref" href="#34Opc" title='Opc' data-ref="34Opc" data-ref-filename="34Opc">Opc</a> = <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::SWDSP" title='llvm::Mips::SWDSP' data-ref="llvm::Mips::SWDSP" data-ref-filename="llvm..Mips..SWDSP">SWDSP</a>;</td></tr>
<tr><th id="293">293</th><td></td></tr>
<tr><th id="294">294</th><td>  <i>// Hi, Lo are normally caller save but they are callee save</i></td></tr>
<tr><th id="295">295</th><td><i>  // for interrupt handling.</i></td></tr>
<tr><th id="296">296</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function" data-ref-filename="llvm..Function">Function</a> &amp;<dfn class="local col5 decl" id="35Func" title='Func' data-type='const llvm::Function &amp;' data-ref="35Func" data-ref-filename="35Func">Func</dfn> = <a class="local col4 ref" href="#24MBB" title='MBB' data-ref="24MBB" data-ref-filename="24MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZN4llvm15MachineFunction11getFunctionEv" data-ref-filename="_ZN4llvm15MachineFunction11getFunctionEv">getFunction</a>();</td></tr>
<tr><th id="297">297</th><td>  <b>if</b> (<a class="local col5 ref" href="#35Func" title='Func' data-ref="35Func" data-ref-filename="35Func">Func</a>.<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14hasFnAttributeENS_9StringRefE" title='llvm::Function::hasFnAttribute' data-ref="_ZNK4llvm8Function14hasFnAttributeENS_9StringRefE" data-ref-filename="_ZNK4llvm8Function14hasFnAttributeENS_9StringRefE">hasFnAttribute</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"interrupt"</q>)) {</td></tr>
<tr><th id="298">298</th><td>    <b>if</b> (<span class="namespace">Mips::</span><a class="ref" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::HI32RegClass" title='llvm::Mips::HI32RegClass' data-ref="llvm::Mips::HI32RegClass" data-ref-filename="llvm..Mips..HI32RegClass">HI32RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col9 ref" href="#29RC" title='RC' data-ref="29RC" data-ref-filename="29RC">RC</a>)) {</td></tr>
<tr><th id="299">299</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col4 ref" href="#24MBB" title='MBB' data-ref="24MBB" data-ref-filename="24MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#25I" title='I' data-ref="25I" data-ref-filename="25I">I</a>, <a class="local col2 ref" href="#32DL" title='DL' data-ref="32DL" data-ref-filename="32DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::MFHI" title='llvm::Mips::MFHI' data-ref="llvm::Mips::MFHI" data-ref-filename="llvm..Mips..MFHI">MFHI</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::K0" title='llvm::Mips::K0' data-ref="llvm::Mips::K0" data-ref-filename="llvm..Mips..K0">K0</a>);</td></tr>
<tr><th id="300">300</th><td>      <a class="local col6 ref" href="#26SrcReg" title='SrcReg' data-ref="26SrcReg" data-ref-filename="26SrcReg">SrcReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::K0" title='llvm::Mips::K0' data-ref="llvm::Mips::K0" data-ref-filename="llvm..Mips..K0">K0</a>;</td></tr>
<tr><th id="301">301</th><td>    } <b>else</b> <b>if</b> (<span class="namespace">Mips::</span><a class="ref" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::HI64RegClass" title='llvm::Mips::HI64RegClass' data-ref="llvm::Mips::HI64RegClass" data-ref-filename="llvm..Mips..HI64RegClass">HI64RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col9 ref" href="#29RC" title='RC' data-ref="29RC" data-ref-filename="29RC">RC</a>)) {</td></tr>
<tr><th id="302">302</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col4 ref" href="#24MBB" title='MBB' data-ref="24MBB" data-ref-filename="24MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#25I" title='I' data-ref="25I" data-ref-filename="25I">I</a>, <a class="local col2 ref" href="#32DL" title='DL' data-ref="32DL" data-ref-filename="32DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::MFHI64" title='llvm::Mips::MFHI64' data-ref="llvm::Mips::MFHI64" data-ref-filename="llvm..Mips..MFHI64">MFHI64</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::K0_64" title='llvm::Mips::K0_64' data-ref="llvm::Mips::K0_64" data-ref-filename="llvm..Mips..K0_64">K0_64</a>);</td></tr>
<tr><th id="303">303</th><td>      <a class="local col6 ref" href="#26SrcReg" title='SrcReg' data-ref="26SrcReg" data-ref-filename="26SrcReg">SrcReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::K0_64" title='llvm::Mips::K0_64' data-ref="llvm::Mips::K0_64" data-ref-filename="llvm..Mips..K0_64">K0_64</a>;</td></tr>
<tr><th id="304">304</th><td>    } <b>else</b> <b>if</b> (<span class="namespace">Mips::</span><a class="ref" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::LO32RegClass" title='llvm::Mips::LO32RegClass' data-ref="llvm::Mips::LO32RegClass" data-ref-filename="llvm..Mips..LO32RegClass">LO32RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col9 ref" href="#29RC" title='RC' data-ref="29RC" data-ref-filename="29RC">RC</a>)) {</td></tr>
<tr><th id="305">305</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col4 ref" href="#24MBB" title='MBB' data-ref="24MBB" data-ref-filename="24MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#25I" title='I' data-ref="25I" data-ref-filename="25I">I</a>, <a class="local col2 ref" href="#32DL" title='DL' data-ref="32DL" data-ref-filename="32DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::MFLO" title='llvm::Mips::MFLO' data-ref="llvm::Mips::MFLO" data-ref-filename="llvm..Mips..MFLO">MFLO</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::K0" title='llvm::Mips::K0' data-ref="llvm::Mips::K0" data-ref-filename="llvm..Mips..K0">K0</a>);</td></tr>
<tr><th id="306">306</th><td>      <a class="local col6 ref" href="#26SrcReg" title='SrcReg' data-ref="26SrcReg" data-ref-filename="26SrcReg">SrcReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::K0" title='llvm::Mips::K0' data-ref="llvm::Mips::K0" data-ref-filename="llvm..Mips..K0">K0</a>;</td></tr>
<tr><th id="307">307</th><td>    } <b>else</b> <b>if</b> (<span class="namespace">Mips::</span><a class="ref" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::LO64RegClass" title='llvm::Mips::LO64RegClass' data-ref="llvm::Mips::LO64RegClass" data-ref-filename="llvm..Mips..LO64RegClass">LO64RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col9 ref" href="#29RC" title='RC' data-ref="29RC" data-ref-filename="29RC">RC</a>)) {</td></tr>
<tr><th id="308">308</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col4 ref" href="#24MBB" title='MBB' data-ref="24MBB" data-ref-filename="24MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#25I" title='I' data-ref="25I" data-ref-filename="25I">I</a>, <a class="local col2 ref" href="#32DL" title='DL' data-ref="32DL" data-ref-filename="32DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::MFLO64" title='llvm::Mips::MFLO64' data-ref="llvm::Mips::MFLO64" data-ref-filename="llvm..Mips..MFLO64">MFLO64</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::K0_64" title='llvm::Mips::K0_64' data-ref="llvm::Mips::K0_64" data-ref-filename="llvm..Mips..K0_64">K0_64</a>);</td></tr>
<tr><th id="309">309</th><td>      <a class="local col6 ref" href="#26SrcReg" title='SrcReg' data-ref="26SrcReg" data-ref-filename="26SrcReg">SrcReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::K0_64" title='llvm::Mips::K0_64' data-ref="llvm::Mips::K0_64" data-ref-filename="llvm..Mips..K0_64">K0_64</a>;</td></tr>
<tr><th id="310">310</th><td>    }</td></tr>
<tr><th id="311">311</th><td>  }</td></tr>
<tr><th id="312">312</th><td></td></tr>
<tr><th id="313">313</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Opc &amp;&amp; <q>"Register class not handled!"</q>);</td></tr>
<tr><th id="314">314</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col4 ref" href="#24MBB" title='MBB' data-ref="24MBB" data-ref-filename="24MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#25I" title='I' data-ref="25I" data-ref-filename="25I">I</a>, <a class="local col2 ref" href="#32DL" title='DL' data-ref="32DL" data-ref-filename="32DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col4 ref" href="#34Opc" title='Opc' data-ref="34Opc" data-ref-filename="34Opc">Opc</a>)).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#26SrcReg" title='SrcReg' data-ref="26SrcReg" data-ref-filename="26SrcReg">SrcReg</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col7 ref" href="#27isKill" title='isKill' data-ref="27isKill" data-ref-filename="27isKill">isKill</a>))</td></tr>
<tr><th id="315">315</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" title='llvm::MachineInstrBuilder::addFrameIndex' data-ref="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi">addFrameIndex</a>(<a class="local col8 ref" href="#28FI" title='FI' data-ref="28FI" data-ref-filename="28FI">FI</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col1 ref" href="#31Offset" title='Offset' data-ref="31Offset" data-ref-filename="31Offset">Offset</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" title='llvm::MachineInstrBuilder::addMemOperand' data-ref="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE">addMemOperand</a>(<a class="local col3 ref" href="#33MMO" title='MMO' data-ref="33MMO" data-ref-filename="33MMO">MMO</a>);</td></tr>
<tr><th id="316">316</th><td>}</td></tr>
<tr><th id="317">317</th><td></td></tr>
<tr><th id="318">318</th><td><em>void</em> <a class="type" href="MipsSEInstrInfo.h.html#llvm::MipsSEInstrInfo" title='llvm::MipsSEInstrInfo' data-ref="llvm::MipsSEInstrInfo" data-ref-filename="llvm..MipsSEInstrInfo">MipsSEInstrInfo</a>::</td></tr>
<tr><th id="319">319</th><td><dfn class="virtual decl def fn" id="_ZNK4llvm15MipsSEInstrInfo16loadRegFromStackERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEiPKNS_19Targ15511294" title='llvm::MipsSEInstrInfo::loadRegFromStack' data-ref="_ZNK4llvm15MipsSEInstrInfo16loadRegFromStackERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEiPKNS_19Targ15511294" data-ref-filename="_ZNK4llvm15MipsSEInstrInfo16loadRegFromStackERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEiPKNS_19Targ15511294">loadRegFromStack</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="36MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="36MBB" data-ref-filename="36MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col7 decl" id="37I" title='I' data-type='MachineBasicBlock::iterator' data-ref="37I" data-ref-filename="37I">I</dfn>,</td></tr>
<tr><th id="320">320</th><td>                 <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="38DestReg" title='DestReg' data-type='llvm::Register' data-ref="38DestReg" data-ref-filename="38DestReg">DestReg</dfn>, <em>int</em> <dfn class="local col9 decl" id="39FI" title='FI' data-type='int' data-ref="39FI" data-ref-filename="39FI">FI</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col0 decl" id="40RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="40RC" data-ref-filename="40RC">RC</dfn>,</td></tr>
<tr><th id="321">321</th><td>                 <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col1 decl" id="41TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="41TRI" data-ref-filename="41TRI">TRI</dfn>, <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col2 decl" id="42Offset" title='Offset' data-type='int64_t' data-ref="42Offset" data-ref-filename="42Offset">Offset</dfn>) <em>const</em> {</td></tr>
<tr><th id="322">322</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> <a class="ref fn fake" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev" data-ref-filename="_ZN4llvm8DebugLocC1Ev"></a><dfn class="local col3 decl" id="43DL" title='DL' data-type='llvm::DebugLoc' data-ref="43DL" data-ref-filename="43DL">DL</dfn>;</td></tr>
<tr><th id="323">323</th><td>  <b>if</b> (<a class="local col7 ref" href="#37I" title='I' data-ref="37I" data-ref-filename="37I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col6 ref" href="#36MBB" title='MBB' data-ref="36MBB" data-ref-filename="36MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>()) <a class="local col3 ref" href="#43DL" title='DL' data-ref="43DL" data-ref-filename="43DL">DL</a> <a class="ref fn" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::operator=' data-ref="_ZN4llvm8DebugLocaSERKS0_" data-ref-filename="_ZN4llvm8DebugLocaSERKS0_">=</a> <a class="local col7 ref" href="#37I" title='I' data-ref="37I" data-ref-filename="37I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="324">324</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a> *<dfn class="local col4 decl" id="44MMO" title='MMO' data-type='llvm::MachineMemOperand *' data-ref="44MMO" data-ref-filename="44MMO">MMO</dfn> = <a class="member fn" href="MipsInstrInfo.h.html#_ZNK4llvm13MipsInstrInfo13GetMemOperandERNS_17MachineBasicBlockEiNS_17MachineMemOperand5FlagsE" title='llvm::MipsInstrInfo::GetMemOperand' data-ref="_ZNK4llvm13MipsInstrInfo13GetMemOperandERNS_17MachineBasicBlockEiNS_17MachineMemOperand5FlagsE" data-ref-filename="_ZNK4llvm13MipsInstrInfo13GetMemOperandERNS_17MachineBasicBlockEiNS_17MachineMemOperand5FlagsE">GetMemOperand</a>(<span class='refarg'><a class="local col6 ref" href="#36MBB" title='MBB' data-ref="36MBB" data-ref-filename="36MBB">MBB</a></span>, <a class="local col9 ref" href="#39FI" title='FI' data-ref="39FI" data-ref-filename="39FI">FI</a>, <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::MOLoad" title='llvm::MachineMemOperand::MOLoad' data-ref="llvm::MachineMemOperand::MOLoad" data-ref-filename="llvm..MachineMemOperand..MOLoad">MOLoad</a>);</td></tr>
<tr><th id="325">325</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="45Opc" title='Opc' data-type='unsigned int' data-ref="45Opc" data-ref-filename="45Opc">Opc</dfn> = <var>0</var>;</td></tr>
<tr><th id="326">326</th><td></td></tr>
<tr><th id="327">327</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function" data-ref-filename="llvm..Function">Function</a> &amp;<dfn class="local col6 decl" id="46Func" title='Func' data-type='const llvm::Function &amp;' data-ref="46Func" data-ref-filename="46Func">Func</dfn> = <a class="local col6 ref" href="#36MBB" title='MBB' data-ref="36MBB" data-ref-filename="36MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZN4llvm15MachineFunction11getFunctionEv" data-ref-filename="_ZN4llvm15MachineFunction11getFunctionEv">getFunction</a>();</td></tr>
<tr><th id="328">328</th><td>  <em>bool</em> <dfn class="local col7 decl" id="47ReqIndirectLoad" title='ReqIndirectLoad' data-type='bool' data-ref="47ReqIndirectLoad" data-ref-filename="47ReqIndirectLoad">ReqIndirectLoad</dfn> = <a class="local col6 ref" href="#46Func" title='Func' data-ref="46Func" data-ref-filename="46Func">Func</a>.<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14hasFnAttributeENS_9StringRefE" title='llvm::Function::hasFnAttribute' data-ref="_ZNK4llvm8Function14hasFnAttributeENS_9StringRefE" data-ref-filename="_ZNK4llvm8Function14hasFnAttributeENS_9StringRefE">hasFnAttribute</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"interrupt"</q>) &amp;&amp;</td></tr>
<tr><th id="329">329</th><td>                         (<a class="local col8 ref" href="#38DestReg" title='DestReg' data-ref="38DestReg" data-ref-filename="38DestReg">DestReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::LO0" title='llvm::Mips::LO0' data-ref="llvm::Mips::LO0" data-ref-filename="llvm..Mips..LO0">LO0</a> || <a class="local col8 ref" href="#38DestReg" title='DestReg' data-ref="38DestReg" data-ref-filename="38DestReg">DestReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::LO0_64" title='llvm::Mips::LO0_64' data-ref="llvm::Mips::LO0_64" data-ref-filename="llvm..Mips..LO0_64">LO0_64</a> ||</td></tr>
<tr><th id="330">330</th><td>                          <a class="local col8 ref" href="#38DestReg" title='DestReg' data-ref="38DestReg" data-ref-filename="38DestReg">DestReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::HI0" title='llvm::Mips::HI0' data-ref="llvm::Mips::HI0" data-ref-filename="llvm..Mips..HI0">HI0</a> || <a class="local col8 ref" href="#38DestReg" title='DestReg' data-ref="38DestReg" data-ref-filename="38DestReg">DestReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::HI0_64" title='llvm::Mips::HI0_64' data-ref="llvm::Mips::HI0_64" data-ref-filename="llvm..Mips..HI0_64">HI0_64</a>);</td></tr>
<tr><th id="331">331</th><td></td></tr>
<tr><th id="332">332</th><td>  <b>if</b> (<span class="namespace">Mips::</span><a class="ref" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::GPR32RegClass" title='llvm::Mips::GPR32RegClass' data-ref="llvm::Mips::GPR32RegClass" data-ref-filename="llvm..Mips..GPR32RegClass">GPR32RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col0 ref" href="#40RC" title='RC' data-ref="40RC" data-ref-filename="40RC">RC</a>))</td></tr>
<tr><th id="333">333</th><td>    <a class="local col5 ref" href="#45Opc" title='Opc' data-ref="45Opc" data-ref-filename="45Opc">Opc</a> = <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::LW" title='llvm::Mips::LW' data-ref="llvm::Mips::LW" data-ref-filename="llvm..Mips..LW">LW</a>;</td></tr>
<tr><th id="334">334</th><td>  <b>else</b> <b>if</b> (<span class="namespace">Mips::</span><a class="ref" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::GPR64RegClass" title='llvm::Mips::GPR64RegClass' data-ref="llvm::Mips::GPR64RegClass" data-ref-filename="llvm..Mips..GPR64RegClass">GPR64RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col0 ref" href="#40RC" title='RC' data-ref="40RC" data-ref-filename="40RC">RC</a>))</td></tr>
<tr><th id="335">335</th><td>    <a class="local col5 ref" href="#45Opc" title='Opc' data-ref="45Opc" data-ref-filename="45Opc">Opc</a> = <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::LD" title='llvm::Mips::LD' data-ref="llvm::Mips::LD" data-ref-filename="llvm..Mips..LD">LD</a>;</td></tr>
<tr><th id="336">336</th><td>  <b>else</b> <b>if</b> (<span class="namespace">Mips::</span><a class="ref" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::ACC64RegClass" title='llvm::Mips::ACC64RegClass' data-ref="llvm::Mips::ACC64RegClass" data-ref-filename="llvm..Mips..ACC64RegClass">ACC64RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col0 ref" href="#40RC" title='RC' data-ref="40RC" data-ref-filename="40RC">RC</a>))</td></tr>
<tr><th id="337">337</th><td>    <a class="local col5 ref" href="#45Opc" title='Opc' data-ref="45Opc" data-ref-filename="45Opc">Opc</a> = <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::LOAD_ACC64" title='llvm::Mips::LOAD_ACC64' data-ref="llvm::Mips::LOAD_ACC64" data-ref-filename="llvm..Mips..LOAD_ACC64">LOAD_ACC64</a>;</td></tr>
<tr><th id="338">338</th><td>  <b>else</b> <b>if</b> (<span class="namespace">Mips::</span><a class="ref" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::ACC64DSPRegClass" title='llvm::Mips::ACC64DSPRegClass' data-ref="llvm::Mips::ACC64DSPRegClass" data-ref-filename="llvm..Mips..ACC64DSPRegClass">ACC64DSPRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col0 ref" href="#40RC" title='RC' data-ref="40RC" data-ref-filename="40RC">RC</a>))</td></tr>
<tr><th id="339">339</th><td>    <a class="local col5 ref" href="#45Opc" title='Opc' data-ref="45Opc" data-ref-filename="45Opc">Opc</a> = <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::LOAD_ACC64DSP" title='llvm::Mips::LOAD_ACC64DSP' data-ref="llvm::Mips::LOAD_ACC64DSP" data-ref-filename="llvm..Mips..LOAD_ACC64DSP">LOAD_ACC64DSP</a>;</td></tr>
<tr><th id="340">340</th><td>  <b>else</b> <b>if</b> (<span class="namespace">Mips::</span><a class="ref" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::ACC128RegClass" title='llvm::Mips::ACC128RegClass' data-ref="llvm::Mips::ACC128RegClass" data-ref-filename="llvm..Mips..ACC128RegClass">ACC128RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col0 ref" href="#40RC" title='RC' data-ref="40RC" data-ref-filename="40RC">RC</a>))</td></tr>
<tr><th id="341">341</th><td>    <a class="local col5 ref" href="#45Opc" title='Opc' data-ref="45Opc" data-ref-filename="45Opc">Opc</a> = <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::LOAD_ACC128" title='llvm::Mips::LOAD_ACC128' data-ref="llvm::Mips::LOAD_ACC128" data-ref-filename="llvm..Mips..LOAD_ACC128">LOAD_ACC128</a>;</td></tr>
<tr><th id="342">342</th><td>  <b>else</b> <b>if</b> (<span class="namespace">Mips::</span><a class="ref" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::DSPCCRegClass" title='llvm::Mips::DSPCCRegClass' data-ref="llvm::Mips::DSPCCRegClass" data-ref-filename="llvm..Mips..DSPCCRegClass">DSPCCRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col0 ref" href="#40RC" title='RC' data-ref="40RC" data-ref-filename="40RC">RC</a>))</td></tr>
<tr><th id="343">343</th><td>    <a class="local col5 ref" href="#45Opc" title='Opc' data-ref="45Opc" data-ref-filename="45Opc">Opc</a> = <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::LOAD_CCOND_DSP" title='llvm::Mips::LOAD_CCOND_DSP' data-ref="llvm::Mips::LOAD_CCOND_DSP" data-ref-filename="llvm..Mips..LOAD_CCOND_DSP">LOAD_CCOND_DSP</a>;</td></tr>
<tr><th id="344">344</th><td>  <b>else</b> <b>if</b> (<span class="namespace">Mips::</span><a class="ref" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::FGR32RegClass" title='llvm::Mips::FGR32RegClass' data-ref="llvm::Mips::FGR32RegClass" data-ref-filename="llvm..Mips..FGR32RegClass">FGR32RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col0 ref" href="#40RC" title='RC' data-ref="40RC" data-ref-filename="40RC">RC</a>))</td></tr>
<tr><th id="345">345</th><td>    <a class="local col5 ref" href="#45Opc" title='Opc' data-ref="45Opc" data-ref-filename="45Opc">Opc</a> = <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::LWC1" title='llvm::Mips::LWC1' data-ref="llvm::Mips::LWC1" data-ref-filename="llvm..Mips..LWC1">LWC1</a>;</td></tr>
<tr><th id="346">346</th><td>  <b>else</b> <b>if</b> (<span class="namespace">Mips::</span><a class="ref" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::AFGR64RegClass" title='llvm::Mips::AFGR64RegClass' data-ref="llvm::Mips::AFGR64RegClass" data-ref-filename="llvm..Mips..AFGR64RegClass">AFGR64RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col0 ref" href="#40RC" title='RC' data-ref="40RC" data-ref-filename="40RC">RC</a>))</td></tr>
<tr><th id="347">347</th><td>    <a class="local col5 ref" href="#45Opc" title='Opc' data-ref="45Opc" data-ref-filename="45Opc">Opc</a> = <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::LDC1" title='llvm::Mips::LDC1' data-ref="llvm::Mips::LDC1" data-ref-filename="llvm..Mips..LDC1">LDC1</a>;</td></tr>
<tr><th id="348">348</th><td>  <b>else</b> <b>if</b> (<span class="namespace">Mips::</span><a class="ref" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::FGR64RegClass" title='llvm::Mips::FGR64RegClass' data-ref="llvm::Mips::FGR64RegClass" data-ref-filename="llvm..Mips..FGR64RegClass">FGR64RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col0 ref" href="#40RC" title='RC' data-ref="40RC" data-ref-filename="40RC">RC</a>))</td></tr>
<tr><th id="349">349</th><td>    <a class="local col5 ref" href="#45Opc" title='Opc' data-ref="45Opc" data-ref-filename="45Opc">Opc</a> = <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::LDC164" title='llvm::Mips::LDC164' data-ref="llvm::Mips::LDC164" data-ref-filename="llvm..Mips..LDC164">LDC164</a>;</td></tr>
<tr><th id="350">350</th><td>  <b>else</b> <b>if</b> (<a class="local col1 ref" href="#41TRI" title='TRI' data-ref="41TRI" data-ref-filename="41TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo19isTypeLegalForClassERKNS_19TargetRegisterClassENS_3MVTE" title='llvm::TargetRegisterInfo::isTypeLegalForClass' data-ref="_ZNK4llvm18TargetRegisterInfo19isTypeLegalForClassERKNS_19TargetRegisterClassENS_3MVTE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo19isTypeLegalForClassERKNS_19TargetRegisterClassENS_3MVTE">isTypeLegalForClass</a>(*<a class="local col0 ref" href="#40RC" title='RC' data-ref="40RC" data-ref-filename="40RC">RC</a>, <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::v16i8" title='llvm::MVT::v16i8' data-ref="llvm::MVT::v16i8" data-ref-filename="llvm..MVT..v16i8">v16i8</a>))</td></tr>
<tr><th id="351">351</th><td>    <a class="local col5 ref" href="#45Opc" title='Opc' data-ref="45Opc" data-ref-filename="45Opc">Opc</a> = <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::LD_B" title='llvm::Mips::LD_B' data-ref="llvm::Mips::LD_B" data-ref-filename="llvm..Mips..LD_B">LD_B</a>;</td></tr>
<tr><th id="352">352</th><td>  <b>else</b> <b>if</b> (<a class="local col1 ref" href="#41TRI" title='TRI' data-ref="41TRI" data-ref-filename="41TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo19isTypeLegalForClassERKNS_19TargetRegisterClassENS_3MVTE" title='llvm::TargetRegisterInfo::isTypeLegalForClass' data-ref="_ZNK4llvm18TargetRegisterInfo19isTypeLegalForClassERKNS_19TargetRegisterClassENS_3MVTE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo19isTypeLegalForClassERKNS_19TargetRegisterClassENS_3MVTE">isTypeLegalForClass</a>(*<a class="local col0 ref" href="#40RC" title='RC' data-ref="40RC" data-ref-filename="40RC">RC</a>, <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::v8i16" title='llvm::MVT::v8i16' data-ref="llvm::MVT::v8i16" data-ref-filename="llvm..MVT..v8i16">v8i16</a>) ||</td></tr>
<tr><th id="353">353</th><td>           <a class="local col1 ref" href="#41TRI" title='TRI' data-ref="41TRI" data-ref-filename="41TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo19isTypeLegalForClassERKNS_19TargetRegisterClassENS_3MVTE" title='llvm::TargetRegisterInfo::isTypeLegalForClass' data-ref="_ZNK4llvm18TargetRegisterInfo19isTypeLegalForClassERKNS_19TargetRegisterClassENS_3MVTE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo19isTypeLegalForClassERKNS_19TargetRegisterClassENS_3MVTE">isTypeLegalForClass</a>(*<a class="local col0 ref" href="#40RC" title='RC' data-ref="40RC" data-ref-filename="40RC">RC</a>, <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::v8f16" title='llvm::MVT::v8f16' data-ref="llvm::MVT::v8f16" data-ref-filename="llvm..MVT..v8f16">v8f16</a>))</td></tr>
<tr><th id="354">354</th><td>    <a class="local col5 ref" href="#45Opc" title='Opc' data-ref="45Opc" data-ref-filename="45Opc">Opc</a> = <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::LD_H" title='llvm::Mips::LD_H' data-ref="llvm::Mips::LD_H" data-ref-filename="llvm..Mips..LD_H">LD_H</a>;</td></tr>
<tr><th id="355">355</th><td>  <b>else</b> <b>if</b> (<a class="local col1 ref" href="#41TRI" title='TRI' data-ref="41TRI" data-ref-filename="41TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo19isTypeLegalForClassERKNS_19TargetRegisterClassENS_3MVTE" title='llvm::TargetRegisterInfo::isTypeLegalForClass' data-ref="_ZNK4llvm18TargetRegisterInfo19isTypeLegalForClassERKNS_19TargetRegisterClassENS_3MVTE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo19isTypeLegalForClassERKNS_19TargetRegisterClassENS_3MVTE">isTypeLegalForClass</a>(*<a class="local col0 ref" href="#40RC" title='RC' data-ref="40RC" data-ref-filename="40RC">RC</a>, <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::v4i32" title='llvm::MVT::v4i32' data-ref="llvm::MVT::v4i32" data-ref-filename="llvm..MVT..v4i32">v4i32</a>) ||</td></tr>
<tr><th id="356">356</th><td>           <a class="local col1 ref" href="#41TRI" title='TRI' data-ref="41TRI" data-ref-filename="41TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo19isTypeLegalForClassERKNS_19TargetRegisterClassENS_3MVTE" title='llvm::TargetRegisterInfo::isTypeLegalForClass' data-ref="_ZNK4llvm18TargetRegisterInfo19isTypeLegalForClassERKNS_19TargetRegisterClassENS_3MVTE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo19isTypeLegalForClassERKNS_19TargetRegisterClassENS_3MVTE">isTypeLegalForClass</a>(*<a class="local col0 ref" href="#40RC" title='RC' data-ref="40RC" data-ref-filename="40RC">RC</a>, <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::v4f32" title='llvm::MVT::v4f32' data-ref="llvm::MVT::v4f32" data-ref-filename="llvm..MVT..v4f32">v4f32</a>))</td></tr>
<tr><th id="357">357</th><td>    <a class="local col5 ref" href="#45Opc" title='Opc' data-ref="45Opc" data-ref-filename="45Opc">Opc</a> = <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::LD_W" title='llvm::Mips::LD_W' data-ref="llvm::Mips::LD_W" data-ref-filename="llvm..Mips..LD_W">LD_W</a>;</td></tr>
<tr><th id="358">358</th><td>  <b>else</b> <b>if</b> (<a class="local col1 ref" href="#41TRI" title='TRI' data-ref="41TRI" data-ref-filename="41TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo19isTypeLegalForClassERKNS_19TargetRegisterClassENS_3MVTE" title='llvm::TargetRegisterInfo::isTypeLegalForClass' data-ref="_ZNK4llvm18TargetRegisterInfo19isTypeLegalForClassERKNS_19TargetRegisterClassENS_3MVTE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo19isTypeLegalForClassERKNS_19TargetRegisterClassENS_3MVTE">isTypeLegalForClass</a>(*<a class="local col0 ref" href="#40RC" title='RC' data-ref="40RC" data-ref-filename="40RC">RC</a>, <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::v2i64" title='llvm::MVT::v2i64' data-ref="llvm::MVT::v2i64" data-ref-filename="llvm..MVT..v2i64">v2i64</a>) ||</td></tr>
<tr><th id="359">359</th><td>           <a class="local col1 ref" href="#41TRI" title='TRI' data-ref="41TRI" data-ref-filename="41TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo19isTypeLegalForClassERKNS_19TargetRegisterClassENS_3MVTE" title='llvm::TargetRegisterInfo::isTypeLegalForClass' data-ref="_ZNK4llvm18TargetRegisterInfo19isTypeLegalForClassERKNS_19TargetRegisterClassENS_3MVTE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo19isTypeLegalForClassERKNS_19TargetRegisterClassENS_3MVTE">isTypeLegalForClass</a>(*<a class="local col0 ref" href="#40RC" title='RC' data-ref="40RC" data-ref-filename="40RC">RC</a>, <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::v2f64" title='llvm::MVT::v2f64' data-ref="llvm::MVT::v2f64" data-ref-filename="llvm..MVT..v2f64">v2f64</a>))</td></tr>
<tr><th id="360">360</th><td>    <a class="local col5 ref" href="#45Opc" title='Opc' data-ref="45Opc" data-ref-filename="45Opc">Opc</a> = <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::LD_D" title='llvm::Mips::LD_D' data-ref="llvm::Mips::LD_D" data-ref-filename="llvm..Mips..LD_D">LD_D</a>;</td></tr>
<tr><th id="361">361</th><td>  <b>else</b> <b>if</b> (<span class="namespace">Mips::</span><a class="ref" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::HI32RegClass" title='llvm::Mips::HI32RegClass' data-ref="llvm::Mips::HI32RegClass" data-ref-filename="llvm..Mips..HI32RegClass">HI32RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col0 ref" href="#40RC" title='RC' data-ref="40RC" data-ref-filename="40RC">RC</a>))</td></tr>
<tr><th id="362">362</th><td>    <a class="local col5 ref" href="#45Opc" title='Opc' data-ref="45Opc" data-ref-filename="45Opc">Opc</a> = <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::LW" title='llvm::Mips::LW' data-ref="llvm::Mips::LW" data-ref-filename="llvm..Mips..LW">LW</a>;</td></tr>
<tr><th id="363">363</th><td>  <b>else</b> <b>if</b> (<span class="namespace">Mips::</span><a class="ref" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::HI64RegClass" title='llvm::Mips::HI64RegClass' data-ref="llvm::Mips::HI64RegClass" data-ref-filename="llvm..Mips..HI64RegClass">HI64RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col0 ref" href="#40RC" title='RC' data-ref="40RC" data-ref-filename="40RC">RC</a>))</td></tr>
<tr><th id="364">364</th><td>    <a class="local col5 ref" href="#45Opc" title='Opc' data-ref="45Opc" data-ref-filename="45Opc">Opc</a> = <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::LD" title='llvm::Mips::LD' data-ref="llvm::Mips::LD" data-ref-filename="llvm..Mips..LD">LD</a>;</td></tr>
<tr><th id="365">365</th><td>  <b>else</b> <b>if</b> (<span class="namespace">Mips::</span><a class="ref" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::LO32RegClass" title='llvm::Mips::LO32RegClass' data-ref="llvm::Mips::LO32RegClass" data-ref-filename="llvm..Mips..LO32RegClass">LO32RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col0 ref" href="#40RC" title='RC' data-ref="40RC" data-ref-filename="40RC">RC</a>))</td></tr>
<tr><th id="366">366</th><td>    <a class="local col5 ref" href="#45Opc" title='Opc' data-ref="45Opc" data-ref-filename="45Opc">Opc</a> = <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::LW" title='llvm::Mips::LW' data-ref="llvm::Mips::LW" data-ref-filename="llvm..Mips..LW">LW</a>;</td></tr>
<tr><th id="367">367</th><td>  <b>else</b> <b>if</b> (<span class="namespace">Mips::</span><a class="ref" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::LO64RegClass" title='llvm::Mips::LO64RegClass' data-ref="llvm::Mips::LO64RegClass" data-ref-filename="llvm..Mips..LO64RegClass">LO64RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col0 ref" href="#40RC" title='RC' data-ref="40RC" data-ref-filename="40RC">RC</a>))</td></tr>
<tr><th id="368">368</th><td>    <a class="local col5 ref" href="#45Opc" title='Opc' data-ref="45Opc" data-ref-filename="45Opc">Opc</a> = <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::LD" title='llvm::Mips::LD' data-ref="llvm::Mips::LD" data-ref-filename="llvm..Mips..LD">LD</a>;</td></tr>
<tr><th id="369">369</th><td>  <b>else</b> <b>if</b> (<span class="namespace">Mips::</span><a class="ref" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::DSPRRegClass" title='llvm::Mips::DSPRRegClass' data-ref="llvm::Mips::DSPRRegClass" data-ref-filename="llvm..Mips..DSPRRegClass">DSPRRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col0 ref" href="#40RC" title='RC' data-ref="40RC" data-ref-filename="40RC">RC</a>))</td></tr>
<tr><th id="370">370</th><td>    <a class="local col5 ref" href="#45Opc" title='Opc' data-ref="45Opc" data-ref-filename="45Opc">Opc</a> = <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::LWDSP" title='llvm::Mips::LWDSP' data-ref="llvm::Mips::LWDSP" data-ref-filename="llvm..Mips..LWDSP">LWDSP</a>;</td></tr>
<tr><th id="371">371</th><td></td></tr>
<tr><th id="372">372</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Opc &amp;&amp; <q>"Register class not handled!"</q>);</td></tr>
<tr><th id="373">373</th><td></td></tr>
<tr><th id="374">374</th><td>  <b>if</b> (!<a class="local col7 ref" href="#47ReqIndirectLoad" title='ReqIndirectLoad' data-ref="47ReqIndirectLoad" data-ref-filename="47ReqIndirectLoad">ReqIndirectLoad</a>)</td></tr>
<tr><th id="375">375</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col6 ref" href="#36MBB" title='MBB' data-ref="36MBB" data-ref-filename="36MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#37I" title='I' data-ref="37I" data-ref-filename="37I">I</a>, <a class="local col3 ref" href="#43DL" title='DL' data-ref="43DL" data-ref-filename="43DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col5 ref" href="#45Opc" title='Opc' data-ref="45Opc" data-ref-filename="45Opc">Opc</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#38DestReg" title='DestReg' data-ref="38DestReg" data-ref-filename="38DestReg">DestReg</a>)</td></tr>
<tr><th id="376">376</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" title='llvm::MachineInstrBuilder::addFrameIndex' data-ref="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi">addFrameIndex</a>(<a class="local col9 ref" href="#39FI" title='FI' data-ref="39FI" data-ref-filename="39FI">FI</a>)</td></tr>
<tr><th id="377">377</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col2 ref" href="#42Offset" title='Offset' data-ref="42Offset" data-ref-filename="42Offset">Offset</a>)</td></tr>
<tr><th id="378">378</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" title='llvm::MachineInstrBuilder::addMemOperand' data-ref="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE">addMemOperand</a>(<a class="local col4 ref" href="#44MMO" title='MMO' data-ref="44MMO" data-ref-filename="44MMO">MMO</a>);</td></tr>
<tr><th id="379">379</th><td>  <b>else</b> {</td></tr>
<tr><th id="380">380</th><td>    <i>// Load HI/LO through K0. Notably the DestReg is encoded into the</i></td></tr>
<tr><th id="381">381</th><td><i>    // instruction itself.</i></td></tr>
<tr><th id="382">382</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="48Reg" title='Reg' data-type='unsigned int' data-ref="48Reg" data-ref-filename="48Reg">Reg</dfn> = <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::K0" title='llvm::Mips::K0' data-ref="llvm::Mips::K0" data-ref-filename="llvm..Mips..K0">K0</a>;</td></tr>
<tr><th id="383">383</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="49LdOp" title='LdOp' data-type='unsigned int' data-ref="49LdOp" data-ref-filename="49LdOp">LdOp</dfn> = <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::MTLO" title='llvm::Mips::MTLO' data-ref="llvm::Mips::MTLO" data-ref-filename="llvm..Mips..MTLO">MTLO</a>;</td></tr>
<tr><th id="384">384</th><td>    <b>if</b> (<a class="local col8 ref" href="#38DestReg" title='DestReg' data-ref="38DestReg" data-ref-filename="38DestReg">DestReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::HI0" title='llvm::Mips::HI0' data-ref="llvm::Mips::HI0" data-ref-filename="llvm..Mips..HI0">HI0</a>)</td></tr>
<tr><th id="385">385</th><td>      <a class="local col9 ref" href="#49LdOp" title='LdOp' data-ref="49LdOp" data-ref-filename="49LdOp">LdOp</a> = <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::MTHI" title='llvm::Mips::MTHI' data-ref="llvm::Mips::MTHI" data-ref-filename="llvm..Mips..MTHI">MTHI</a>;</td></tr>
<tr><th id="386">386</th><td></td></tr>
<tr><th id="387">387</th><td>    <b>if</b> (<a class="member field" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo::Subtarget" title='llvm::MipsInstrInfo::Subtarget' data-ref="llvm::MipsInstrInfo::Subtarget" data-ref-filename="llvm..MipsInstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget6getABIEv" title='llvm::MipsSubtarget::getABI' data-ref="_ZNK4llvm13MipsSubtarget6getABIEv" data-ref-filename="_ZNK4llvm13MipsSubtarget6getABIEv">getABI</a>().<a class="ref fn" href="MCTargetDesc/MipsABIInfo.h.html#_ZNK4llvm11MipsABIInfo12ArePtrs64bitEv" title='llvm::MipsABIInfo::ArePtrs64bit' data-ref="_ZNK4llvm11MipsABIInfo12ArePtrs64bitEv" data-ref-filename="_ZNK4llvm11MipsABIInfo12ArePtrs64bitEv">ArePtrs64bit</a>()) {</td></tr>
<tr><th id="388">388</th><td>      <a class="local col8 ref" href="#48Reg" title='Reg' data-ref="48Reg" data-ref-filename="48Reg">Reg</a> = <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::K0_64" title='llvm::Mips::K0_64' data-ref="llvm::Mips::K0_64" data-ref-filename="llvm..Mips..K0_64">K0_64</a>;</td></tr>
<tr><th id="389">389</th><td>      <b>if</b> (<a class="local col8 ref" href="#38DestReg" title='DestReg' data-ref="38DestReg" data-ref-filename="38DestReg">DestReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::HI0_64" title='llvm::Mips::HI0_64' data-ref="llvm::Mips::HI0_64" data-ref-filename="llvm..Mips..HI0_64">HI0_64</a>)</td></tr>
<tr><th id="390">390</th><td>        <a class="local col9 ref" href="#49LdOp" title='LdOp' data-ref="49LdOp" data-ref-filename="49LdOp">LdOp</a> = <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::MTHI64" title='llvm::Mips::MTHI64' data-ref="llvm::Mips::MTHI64" data-ref-filename="llvm..Mips..MTHI64">MTHI64</a>;</td></tr>
<tr><th id="391">391</th><td>      <b>else</b></td></tr>
<tr><th id="392">392</th><td>        <a class="local col9 ref" href="#49LdOp" title='LdOp' data-ref="49LdOp" data-ref-filename="49LdOp">LdOp</a> = <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::MTLO64" title='llvm::Mips::MTLO64' data-ref="llvm::Mips::MTLO64" data-ref-filename="llvm..Mips..MTLO64">MTLO64</a>;</td></tr>
<tr><th id="393">393</th><td>    }</td></tr>
<tr><th id="394">394</th><td></td></tr>
<tr><th id="395">395</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col6 ref" href="#36MBB" title='MBB' data-ref="36MBB" data-ref-filename="36MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#37I" title='I' data-ref="37I" data-ref-filename="37I">I</a>, <a class="local col3 ref" href="#43DL" title='DL' data-ref="43DL" data-ref-filename="43DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col5 ref" href="#45Opc" title='Opc' data-ref="45Opc" data-ref-filename="45Opc">Opc</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col8 ref" href="#48Reg" title='Reg' data-ref="48Reg" data-ref-filename="48Reg">Reg</a>)</td></tr>
<tr><th id="396">396</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" title='llvm::MachineInstrBuilder::addFrameIndex' data-ref="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi">addFrameIndex</a>(<a class="local col9 ref" href="#39FI" title='FI' data-ref="39FI" data-ref-filename="39FI">FI</a>)</td></tr>
<tr><th id="397">397</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col2 ref" href="#42Offset" title='Offset' data-ref="42Offset" data-ref-filename="42Offset">Offset</a>)</td></tr>
<tr><th id="398">398</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" title='llvm::MachineInstrBuilder::addMemOperand' data-ref="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE">addMemOperand</a>(<a class="local col4 ref" href="#44MMO" title='MMO' data-ref="44MMO" data-ref-filename="44MMO">MMO</a>);</td></tr>
<tr><th id="399">399</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col6 ref" href="#36MBB" title='MBB' data-ref="36MBB" data-ref-filename="36MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#37I" title='I' data-ref="37I" data-ref-filename="37I">I</a>, <a class="local col3 ref" href="#43DL" title='DL' data-ref="43DL" data-ref-filename="43DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col9 ref" href="#49LdOp" title='LdOp' data-ref="49LdOp" data-ref-filename="49LdOp">LdOp</a>)).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col8 ref" href="#48Reg" title='Reg' data-ref="48Reg" data-ref-filename="48Reg">Reg</a>);</td></tr>
<tr><th id="400">400</th><td>  }</td></tr>
<tr><th id="401">401</th><td>}</td></tr>
<tr><th id="402">402</th><td></td></tr>
<tr><th id="403">403</th><td><em>bool</em> <a class="type" href="MipsSEInstrInfo.h.html#llvm::MipsSEInstrInfo" title='llvm::MipsSEInstrInfo' data-ref="llvm::MipsSEInstrInfo" data-ref-filename="llvm..MipsSEInstrInfo">MipsSEInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm15MipsSEInstrInfo18expandPostRAPseudoERNS_12MachineInstrE" title='llvm::MipsSEInstrInfo::expandPostRAPseudo' data-ref="_ZNK4llvm15MipsSEInstrInfo18expandPostRAPseudoERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm15MipsSEInstrInfo18expandPostRAPseudoERNS_12MachineInstrE">expandPostRAPseudo</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="50MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="50MI" data-ref-filename="50MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="404">404</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="51MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="51MBB" data-ref-filename="51MBB">MBB</dfn> = *<a class="local col0 ref" href="#50MI" title='MI' data-ref="50MI" data-ref-filename="50MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="405">405</th><td>  <em>bool</em> <dfn class="local col2 decl" id="52isMicroMips" title='isMicroMips' data-type='bool' data-ref="52isMicroMips" data-ref-filename="52isMicroMips">isMicroMips</dfn> = <a class="member field" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo::Subtarget" title='llvm::MipsInstrInfo::Subtarget' data-ref="llvm::MipsInstrInfo::Subtarget" data-ref-filename="llvm..MipsInstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget15inMicroMipsModeEv" title='llvm::MipsSubtarget::inMicroMipsMode' data-ref="_ZNK4llvm13MipsSubtarget15inMicroMipsModeEv" data-ref-filename="_ZNK4llvm13MipsSubtarget15inMicroMipsModeEv">inMicroMipsMode</a>();</td></tr>
<tr><th id="406">406</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="53Opc" title='Opc' data-type='unsigned int' data-ref="53Opc" data-ref-filename="53Opc">Opc</dfn>;</td></tr>
<tr><th id="407">407</th><td></td></tr>
<tr><th id="408">408</th><td>  <b>switch</b> (<a class="local col0 ref" href="#50MI" title='MI' data-ref="50MI" data-ref-filename="50MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc9getOpcodeEv" title='llvm::MCInstrDesc::getOpcode' data-ref="_ZNK4llvm11MCInstrDesc9getOpcodeEv" data-ref-filename="_ZNK4llvm11MCInstrDesc9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="409">409</th><td>  <b>default</b>:</td></tr>
<tr><th id="410">410</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="411">411</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::RetRA" title='llvm::Mips::RetRA' data-ref="llvm::Mips::RetRA" data-ref-filename="llvm..Mips..RetRA">RetRA</a>:</td></tr>
<tr><th id="412">412</th><td>    <a class="member fn" href="#_ZNK4llvm15MipsSEInstrInfo11expandRetRAERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MipsSEInstrInfo::expandRetRA' data-ref="_ZNK4llvm15MipsSEInstrInfo11expandRetRAERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZNK4llvm15MipsSEInstrInfo11expandRetRAERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">expandRetRA</a>(<span class='refarg'><a class="local col1 ref" href="#51MBB" title='MBB' data-ref="51MBB" data-ref-filename="51MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col0 ref" href="#50MI" title='MI' data-ref="50MI" data-ref-filename="50MI">MI</a>);</td></tr>
<tr><th id="413">413</th><td>    <b>break</b>;</td></tr>
<tr><th id="414">414</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::ERet" title='llvm::Mips::ERet' data-ref="llvm::Mips::ERet" data-ref-filename="llvm..Mips..ERet">ERet</a>:</td></tr>
<tr><th id="415">415</th><td>    <a class="member fn" href="#_ZNK4llvm15MipsSEInstrInfo10expandERetERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MipsSEInstrInfo::expandERet' data-ref="_ZNK4llvm15MipsSEInstrInfo10expandERetERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZNK4llvm15MipsSEInstrInfo10expandERetERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">expandERet</a>(<span class='refarg'><a class="local col1 ref" href="#51MBB" title='MBB' data-ref="51MBB" data-ref-filename="51MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col0 ref" href="#50MI" title='MI' data-ref="50MI" data-ref-filename="50MI">MI</a>);</td></tr>
<tr><th id="416">416</th><td>    <b>break</b>;</td></tr>
<tr><th id="417">417</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::PseudoMFHI" title='llvm::Mips::PseudoMFHI' data-ref="llvm::Mips::PseudoMFHI" data-ref-filename="llvm..Mips..PseudoMFHI">PseudoMFHI</a>:</td></tr>
<tr><th id="418">418</th><td>    <a class="member fn" href="#_ZNK4llvm15MipsSEInstrInfo18expandPseudoMFHiLoERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj" title='llvm::MipsSEInstrInfo::expandPseudoMFHiLo' data-ref="_ZNK4llvm15MipsSEInstrInfo18expandPseudoMFHiLoERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj" data-ref-filename="_ZNK4llvm15MipsSEInstrInfo18expandPseudoMFHiLoERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj">expandPseudoMFHiLo</a>(<span class='refarg'><a class="local col1 ref" href="#51MBB" title='MBB' data-ref="51MBB" data-ref-filename="51MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col0 ref" href="#50MI" title='MI' data-ref="50MI" data-ref-filename="50MI">MI</a>, <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::MFHI" title='llvm::Mips::MFHI' data-ref="llvm::Mips::MFHI" data-ref-filename="llvm..Mips..MFHI">MFHI</a>);</td></tr>
<tr><th id="419">419</th><td>    <b>break</b>;</td></tr>
<tr><th id="420">420</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::PseudoMFHI_MM" title='llvm::Mips::PseudoMFHI_MM' data-ref="llvm::Mips::PseudoMFHI_MM" data-ref-filename="llvm..Mips..PseudoMFHI_MM">PseudoMFHI_MM</a>:</td></tr>
<tr><th id="421">421</th><td>    <a class="member fn" href="#_ZNK4llvm15MipsSEInstrInfo18expandPseudoMFHiLoERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj" title='llvm::MipsSEInstrInfo::expandPseudoMFHiLo' data-ref="_ZNK4llvm15MipsSEInstrInfo18expandPseudoMFHiLoERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj" data-ref-filename="_ZNK4llvm15MipsSEInstrInfo18expandPseudoMFHiLoERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj">expandPseudoMFHiLo</a>(<span class='refarg'><a class="local col1 ref" href="#51MBB" title='MBB' data-ref="51MBB" data-ref-filename="51MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col0 ref" href="#50MI" title='MI' data-ref="50MI" data-ref-filename="50MI">MI</a>, <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::MFHI16_MM" title='llvm::Mips::MFHI16_MM' data-ref="llvm::Mips::MFHI16_MM" data-ref-filename="llvm..Mips..MFHI16_MM">MFHI16_MM</a>);</td></tr>
<tr><th id="422">422</th><td>    <b>break</b>;</td></tr>
<tr><th id="423">423</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::PseudoMFLO" title='llvm::Mips::PseudoMFLO' data-ref="llvm::Mips::PseudoMFLO" data-ref-filename="llvm..Mips..PseudoMFLO">PseudoMFLO</a>:</td></tr>
<tr><th id="424">424</th><td>    <a class="member fn" href="#_ZNK4llvm15MipsSEInstrInfo18expandPseudoMFHiLoERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj" title='llvm::MipsSEInstrInfo::expandPseudoMFHiLo' data-ref="_ZNK4llvm15MipsSEInstrInfo18expandPseudoMFHiLoERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj" data-ref-filename="_ZNK4llvm15MipsSEInstrInfo18expandPseudoMFHiLoERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj">expandPseudoMFHiLo</a>(<span class='refarg'><a class="local col1 ref" href="#51MBB" title='MBB' data-ref="51MBB" data-ref-filename="51MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col0 ref" href="#50MI" title='MI' data-ref="50MI" data-ref-filename="50MI">MI</a>, <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::MFLO" title='llvm::Mips::MFLO' data-ref="llvm::Mips::MFLO" data-ref-filename="llvm..Mips..MFLO">MFLO</a>);</td></tr>
<tr><th id="425">425</th><td>    <b>break</b>;</td></tr>
<tr><th id="426">426</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::PseudoMFLO_MM" title='llvm::Mips::PseudoMFLO_MM' data-ref="llvm::Mips::PseudoMFLO_MM" data-ref-filename="llvm..Mips..PseudoMFLO_MM">PseudoMFLO_MM</a>:</td></tr>
<tr><th id="427">427</th><td>    <a class="member fn" href="#_ZNK4llvm15MipsSEInstrInfo18expandPseudoMFHiLoERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj" title='llvm::MipsSEInstrInfo::expandPseudoMFHiLo' data-ref="_ZNK4llvm15MipsSEInstrInfo18expandPseudoMFHiLoERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj" data-ref-filename="_ZNK4llvm15MipsSEInstrInfo18expandPseudoMFHiLoERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj">expandPseudoMFHiLo</a>(<span class='refarg'><a class="local col1 ref" href="#51MBB" title='MBB' data-ref="51MBB" data-ref-filename="51MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col0 ref" href="#50MI" title='MI' data-ref="50MI" data-ref-filename="50MI">MI</a>, <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::MFLO16_MM" title='llvm::Mips::MFLO16_MM' data-ref="llvm::Mips::MFLO16_MM" data-ref-filename="llvm..Mips..MFLO16_MM">MFLO16_MM</a>);</td></tr>
<tr><th id="428">428</th><td>    <b>break</b>;</td></tr>
<tr><th id="429">429</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::PseudoMFHI64" title='llvm::Mips::PseudoMFHI64' data-ref="llvm::Mips::PseudoMFHI64" data-ref-filename="llvm..Mips..PseudoMFHI64">PseudoMFHI64</a>:</td></tr>
<tr><th id="430">430</th><td>    <a class="member fn" href="#_ZNK4llvm15MipsSEInstrInfo18expandPseudoMFHiLoERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj" title='llvm::MipsSEInstrInfo::expandPseudoMFHiLo' data-ref="_ZNK4llvm15MipsSEInstrInfo18expandPseudoMFHiLoERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj" data-ref-filename="_ZNK4llvm15MipsSEInstrInfo18expandPseudoMFHiLoERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj">expandPseudoMFHiLo</a>(<span class='refarg'><a class="local col1 ref" href="#51MBB" title='MBB' data-ref="51MBB" data-ref-filename="51MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col0 ref" href="#50MI" title='MI' data-ref="50MI" data-ref-filename="50MI">MI</a>, <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::MFHI64" title='llvm::Mips::MFHI64' data-ref="llvm::Mips::MFHI64" data-ref-filename="llvm..Mips..MFHI64">MFHI64</a>);</td></tr>
<tr><th id="431">431</th><td>    <b>break</b>;</td></tr>
<tr><th id="432">432</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::PseudoMFLO64" title='llvm::Mips::PseudoMFLO64' data-ref="llvm::Mips::PseudoMFLO64" data-ref-filename="llvm..Mips..PseudoMFLO64">PseudoMFLO64</a>:</td></tr>
<tr><th id="433">433</th><td>    <a class="member fn" href="#_ZNK4llvm15MipsSEInstrInfo18expandPseudoMFHiLoERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj" title='llvm::MipsSEInstrInfo::expandPseudoMFHiLo' data-ref="_ZNK4llvm15MipsSEInstrInfo18expandPseudoMFHiLoERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj" data-ref-filename="_ZNK4llvm15MipsSEInstrInfo18expandPseudoMFHiLoERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj">expandPseudoMFHiLo</a>(<span class='refarg'><a class="local col1 ref" href="#51MBB" title='MBB' data-ref="51MBB" data-ref-filename="51MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col0 ref" href="#50MI" title='MI' data-ref="50MI" data-ref-filename="50MI">MI</a>, <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::MFLO64" title='llvm::Mips::MFLO64' data-ref="llvm::Mips::MFLO64" data-ref-filename="llvm..Mips..MFLO64">MFLO64</a>);</td></tr>
<tr><th id="434">434</th><td>    <b>break</b>;</td></tr>
<tr><th id="435">435</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::PseudoMTLOHI" title='llvm::Mips::PseudoMTLOHI' data-ref="llvm::Mips::PseudoMTLOHI" data-ref-filename="llvm..Mips..PseudoMTLOHI">PseudoMTLOHI</a>:</td></tr>
<tr><th id="436">436</th><td>    <a class="member fn" href="#_ZNK4llvm15MipsSEInstrInfo18expandPseudoMTLoHiERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjb" title='llvm::MipsSEInstrInfo::expandPseudoMTLoHi' data-ref="_ZNK4llvm15MipsSEInstrInfo18expandPseudoMTLoHiERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjb" data-ref-filename="_ZNK4llvm15MipsSEInstrInfo18expandPseudoMTLoHiERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjb">expandPseudoMTLoHi</a>(<span class='refarg'><a class="local col1 ref" href="#51MBB" title='MBB' data-ref="51MBB" data-ref-filename="51MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col0 ref" href="#50MI" title='MI' data-ref="50MI" data-ref-filename="50MI">MI</a>, <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::MTLO" title='llvm::Mips::MTLO' data-ref="llvm::Mips::MTLO" data-ref-filename="llvm..Mips..MTLO">MTLO</a>, <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::MTHI" title='llvm::Mips::MTHI' data-ref="llvm::Mips::MTHI" data-ref-filename="llvm..Mips..MTHI">MTHI</a>, <b>false</b>);</td></tr>
<tr><th id="437">437</th><td>    <b>break</b>;</td></tr>
<tr><th id="438">438</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::PseudoMTLOHI64" title='llvm::Mips::PseudoMTLOHI64' data-ref="llvm::Mips::PseudoMTLOHI64" data-ref-filename="llvm..Mips..PseudoMTLOHI64">PseudoMTLOHI64</a>:</td></tr>
<tr><th id="439">439</th><td>    <a class="member fn" href="#_ZNK4llvm15MipsSEInstrInfo18expandPseudoMTLoHiERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjb" title='llvm::MipsSEInstrInfo::expandPseudoMTLoHi' data-ref="_ZNK4llvm15MipsSEInstrInfo18expandPseudoMTLoHiERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjb" data-ref-filename="_ZNK4llvm15MipsSEInstrInfo18expandPseudoMTLoHiERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjb">expandPseudoMTLoHi</a>(<span class='refarg'><a class="local col1 ref" href="#51MBB" title='MBB' data-ref="51MBB" data-ref-filename="51MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col0 ref" href="#50MI" title='MI' data-ref="50MI" data-ref-filename="50MI">MI</a>, <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::MTLO64" title='llvm::Mips::MTLO64' data-ref="llvm::Mips::MTLO64" data-ref-filename="llvm..Mips..MTLO64">MTLO64</a>, <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::MTHI64" title='llvm::Mips::MTHI64' data-ref="llvm::Mips::MTHI64" data-ref-filename="llvm..Mips..MTHI64">MTHI64</a>, <b>false</b>);</td></tr>
<tr><th id="440">440</th><td>    <b>break</b>;</td></tr>
<tr><th id="441">441</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::PseudoMTLOHI_DSP" title='llvm::Mips::PseudoMTLOHI_DSP' data-ref="llvm::Mips::PseudoMTLOHI_DSP" data-ref-filename="llvm..Mips..PseudoMTLOHI_DSP">PseudoMTLOHI_DSP</a>:</td></tr>
<tr><th id="442">442</th><td>    <a class="member fn" href="#_ZNK4llvm15MipsSEInstrInfo18expandPseudoMTLoHiERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjb" title='llvm::MipsSEInstrInfo::expandPseudoMTLoHi' data-ref="_ZNK4llvm15MipsSEInstrInfo18expandPseudoMTLoHiERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjb" data-ref-filename="_ZNK4llvm15MipsSEInstrInfo18expandPseudoMTLoHiERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjb">expandPseudoMTLoHi</a>(<span class='refarg'><a class="local col1 ref" href="#51MBB" title='MBB' data-ref="51MBB" data-ref-filename="51MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col0 ref" href="#50MI" title='MI' data-ref="50MI" data-ref-filename="50MI">MI</a>, <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::MTLO_DSP" title='llvm::Mips::MTLO_DSP' data-ref="llvm::Mips::MTLO_DSP" data-ref-filename="llvm..Mips..MTLO_DSP">MTLO_DSP</a>, <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::MTHI_DSP" title='llvm::Mips::MTHI_DSP' data-ref="llvm::Mips::MTHI_DSP" data-ref-filename="llvm..Mips..MTHI_DSP">MTHI_DSP</a>, <b>true</b>);</td></tr>
<tr><th id="443">443</th><td>    <b>break</b>;</td></tr>
<tr><th id="444">444</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::PseudoMTLOHI_MM" title='llvm::Mips::PseudoMTLOHI_MM' data-ref="llvm::Mips::PseudoMTLOHI_MM" data-ref-filename="llvm..Mips..PseudoMTLOHI_MM">PseudoMTLOHI_MM</a>:</td></tr>
<tr><th id="445">445</th><td>    <a class="member fn" href="#_ZNK4llvm15MipsSEInstrInfo18expandPseudoMTLoHiERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjb" title='llvm::MipsSEInstrInfo::expandPseudoMTLoHi' data-ref="_ZNK4llvm15MipsSEInstrInfo18expandPseudoMTLoHiERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjb" data-ref-filename="_ZNK4llvm15MipsSEInstrInfo18expandPseudoMTLoHiERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjb">expandPseudoMTLoHi</a>(<span class='refarg'><a class="local col1 ref" href="#51MBB" title='MBB' data-ref="51MBB" data-ref-filename="51MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col0 ref" href="#50MI" title='MI' data-ref="50MI" data-ref-filename="50MI">MI</a>, <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::MTLO_MM" title='llvm::Mips::MTLO_MM' data-ref="llvm::Mips::MTLO_MM" data-ref-filename="llvm..Mips..MTLO_MM">MTLO_MM</a>, <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::MTHI_MM" title='llvm::Mips::MTHI_MM' data-ref="llvm::Mips::MTHI_MM" data-ref-filename="llvm..Mips..MTHI_MM">MTHI_MM</a>, <b>false</b>);</td></tr>
<tr><th id="446">446</th><td>    <b>break</b>;</td></tr>
<tr><th id="447">447</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::PseudoCVT_S_W" title='llvm::Mips::PseudoCVT_S_W' data-ref="llvm::Mips::PseudoCVT_S_W" data-ref-filename="llvm..Mips..PseudoCVT_S_W">PseudoCVT_S_W</a>:</td></tr>
<tr><th id="448">448</th><td>    <a class="member fn" href="#_ZNK4llvm15MipsSEInstrInfo14expandCvtFPIntERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjb" title='llvm::MipsSEInstrInfo::expandCvtFPInt' data-ref="_ZNK4llvm15MipsSEInstrInfo14expandCvtFPIntERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjb" data-ref-filename="_ZNK4llvm15MipsSEInstrInfo14expandCvtFPIntERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjb">expandCvtFPInt</a>(<span class='refarg'><a class="local col1 ref" href="#51MBB" title='MBB' data-ref="51MBB" data-ref-filename="51MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col0 ref" href="#50MI" title='MI' data-ref="50MI" data-ref-filename="50MI">MI</a>, <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::CVT_S_W" title='llvm::Mips::CVT_S_W' data-ref="llvm::Mips::CVT_S_W" data-ref-filename="llvm..Mips..CVT_S_W">CVT_S_W</a>, <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::MTC1" title='llvm::Mips::MTC1' data-ref="llvm::Mips::MTC1" data-ref-filename="llvm..Mips..MTC1">MTC1</a>, <b>false</b>);</td></tr>
<tr><th id="449">449</th><td>    <b>break</b>;</td></tr>
<tr><th id="450">450</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::PseudoCVT_D32_W" title='llvm::Mips::PseudoCVT_D32_W' data-ref="llvm::Mips::PseudoCVT_D32_W" data-ref-filename="llvm..Mips..PseudoCVT_D32_W">PseudoCVT_D32_W</a>:</td></tr>
<tr><th id="451">451</th><td>    <a class="local col3 ref" href="#53Opc" title='Opc' data-ref="53Opc" data-ref-filename="53Opc">Opc</a> = <a class="local col2 ref" href="#52isMicroMips" title='isMicroMips' data-ref="52isMicroMips" data-ref-filename="52isMicroMips">isMicroMips</a> ? <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::CVT_D32_W_MM" title='llvm::Mips::CVT_D32_W_MM' data-ref="llvm::Mips::CVT_D32_W_MM" data-ref-filename="llvm..Mips..CVT_D32_W_MM">CVT_D32_W_MM</a> : <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::CVT_D32_W" title='llvm::Mips::CVT_D32_W' data-ref="llvm::Mips::CVT_D32_W" data-ref-filename="llvm..Mips..CVT_D32_W">CVT_D32_W</a>;</td></tr>
<tr><th id="452">452</th><td>    <a class="member fn" href="#_ZNK4llvm15MipsSEInstrInfo14expandCvtFPIntERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjb" title='llvm::MipsSEInstrInfo::expandCvtFPInt' data-ref="_ZNK4llvm15MipsSEInstrInfo14expandCvtFPIntERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjb" data-ref-filename="_ZNK4llvm15MipsSEInstrInfo14expandCvtFPIntERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjb">expandCvtFPInt</a>(<span class='refarg'><a class="local col1 ref" href="#51MBB" title='MBB' data-ref="51MBB" data-ref-filename="51MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col0 ref" href="#50MI" title='MI' data-ref="50MI" data-ref-filename="50MI">MI</a>, <a class="local col3 ref" href="#53Opc" title='Opc' data-ref="53Opc" data-ref-filename="53Opc">Opc</a>, <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::MTC1" title='llvm::Mips::MTC1' data-ref="llvm::Mips::MTC1" data-ref-filename="llvm..Mips..MTC1">MTC1</a>, <b>false</b>);</td></tr>
<tr><th id="453">453</th><td>    <b>break</b>;</td></tr>
<tr><th id="454">454</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::PseudoCVT_S_L" title='llvm::Mips::PseudoCVT_S_L' data-ref="llvm::Mips::PseudoCVT_S_L" data-ref-filename="llvm..Mips..PseudoCVT_S_L">PseudoCVT_S_L</a>:</td></tr>
<tr><th id="455">455</th><td>    <a class="member fn" href="#_ZNK4llvm15MipsSEInstrInfo14expandCvtFPIntERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjb" title='llvm::MipsSEInstrInfo::expandCvtFPInt' data-ref="_ZNK4llvm15MipsSEInstrInfo14expandCvtFPIntERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjb" data-ref-filename="_ZNK4llvm15MipsSEInstrInfo14expandCvtFPIntERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjb">expandCvtFPInt</a>(<span class='refarg'><a class="local col1 ref" href="#51MBB" title='MBB' data-ref="51MBB" data-ref-filename="51MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col0 ref" href="#50MI" title='MI' data-ref="50MI" data-ref-filename="50MI">MI</a>, <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::CVT_S_L" title='llvm::Mips::CVT_S_L' data-ref="llvm::Mips::CVT_S_L" data-ref-filename="llvm..Mips..CVT_S_L">CVT_S_L</a>, <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::DMTC1" title='llvm::Mips::DMTC1' data-ref="llvm::Mips::DMTC1" data-ref-filename="llvm..Mips..DMTC1">DMTC1</a>, <b>true</b>);</td></tr>
<tr><th id="456">456</th><td>    <b>break</b>;</td></tr>
<tr><th id="457">457</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::PseudoCVT_D64_W" title='llvm::Mips::PseudoCVT_D64_W' data-ref="llvm::Mips::PseudoCVT_D64_W" data-ref-filename="llvm..Mips..PseudoCVT_D64_W">PseudoCVT_D64_W</a>:</td></tr>
<tr><th id="458">458</th><td>    <a class="local col3 ref" href="#53Opc" title='Opc' data-ref="53Opc" data-ref-filename="53Opc">Opc</a> = <a class="local col2 ref" href="#52isMicroMips" title='isMicroMips' data-ref="52isMicroMips" data-ref-filename="52isMicroMips">isMicroMips</a> ? <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::CVT_D64_W_MM" title='llvm::Mips::CVT_D64_W_MM' data-ref="llvm::Mips::CVT_D64_W_MM" data-ref-filename="llvm..Mips..CVT_D64_W_MM">CVT_D64_W_MM</a> : <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::CVT_D64_W" title='llvm::Mips::CVT_D64_W' data-ref="llvm::Mips::CVT_D64_W" data-ref-filename="llvm..Mips..CVT_D64_W">CVT_D64_W</a>;</td></tr>
<tr><th id="459">459</th><td>    <a class="member fn" href="#_ZNK4llvm15MipsSEInstrInfo14expandCvtFPIntERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjb" title='llvm::MipsSEInstrInfo::expandCvtFPInt' data-ref="_ZNK4llvm15MipsSEInstrInfo14expandCvtFPIntERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjb" data-ref-filename="_ZNK4llvm15MipsSEInstrInfo14expandCvtFPIntERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjb">expandCvtFPInt</a>(<span class='refarg'><a class="local col1 ref" href="#51MBB" title='MBB' data-ref="51MBB" data-ref-filename="51MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col0 ref" href="#50MI" title='MI' data-ref="50MI" data-ref-filename="50MI">MI</a>, <a class="local col3 ref" href="#53Opc" title='Opc' data-ref="53Opc" data-ref-filename="53Opc">Opc</a>, <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::MTC1" title='llvm::Mips::MTC1' data-ref="llvm::Mips::MTC1" data-ref-filename="llvm..Mips..MTC1">MTC1</a>, <b>true</b>);</td></tr>
<tr><th id="460">460</th><td>    <b>break</b>;</td></tr>
<tr><th id="461">461</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::PseudoCVT_D64_L" title='llvm::Mips::PseudoCVT_D64_L' data-ref="llvm::Mips::PseudoCVT_D64_L" data-ref-filename="llvm..Mips..PseudoCVT_D64_L">PseudoCVT_D64_L</a>:</td></tr>
<tr><th id="462">462</th><td>    <a class="member fn" href="#_ZNK4llvm15MipsSEInstrInfo14expandCvtFPIntERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjb" title='llvm::MipsSEInstrInfo::expandCvtFPInt' data-ref="_ZNK4llvm15MipsSEInstrInfo14expandCvtFPIntERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjb" data-ref-filename="_ZNK4llvm15MipsSEInstrInfo14expandCvtFPIntERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjb">expandCvtFPInt</a>(<span class='refarg'><a class="local col1 ref" href="#51MBB" title='MBB' data-ref="51MBB" data-ref-filename="51MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col0 ref" href="#50MI" title='MI' data-ref="50MI" data-ref-filename="50MI">MI</a>, <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::CVT_D64_L" title='llvm::Mips::CVT_D64_L' data-ref="llvm::Mips::CVT_D64_L" data-ref-filename="llvm..Mips..CVT_D64_L">CVT_D64_L</a>, <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::DMTC1" title='llvm::Mips::DMTC1' data-ref="llvm::Mips::DMTC1" data-ref-filename="llvm..Mips..DMTC1">DMTC1</a>, <b>true</b>);</td></tr>
<tr><th id="463">463</th><td>    <b>break</b>;</td></tr>
<tr><th id="464">464</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BuildPairF64" title='llvm::Mips::BuildPairF64' data-ref="llvm::Mips::BuildPairF64" data-ref-filename="llvm..Mips..BuildPairF64">BuildPairF64</a>:</td></tr>
<tr><th id="465">465</th><td>    <a class="member fn" href="#_ZNK4llvm15MipsSEInstrInfo18expandBuildPairF64ERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEbb" title='llvm::MipsSEInstrInfo::expandBuildPairF64' data-ref="_ZNK4llvm15MipsSEInstrInfo18expandBuildPairF64ERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEbb" data-ref-filename="_ZNK4llvm15MipsSEInstrInfo18expandBuildPairF64ERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEbb">expandBuildPairF64</a>(<span class='refarg'><a class="local col1 ref" href="#51MBB" title='MBB' data-ref="51MBB" data-ref-filename="51MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col0 ref" href="#50MI" title='MI' data-ref="50MI" data-ref-filename="50MI">MI</a>, <a class="local col2 ref" href="#52isMicroMips" title='isMicroMips' data-ref="52isMicroMips" data-ref-filename="52isMicroMips">isMicroMips</a>, <b>false</b>);</td></tr>
<tr><th id="466">466</th><td>    <b>break</b>;</td></tr>
<tr><th id="467">467</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BuildPairF64_64" title='llvm::Mips::BuildPairF64_64' data-ref="llvm::Mips::BuildPairF64_64" data-ref-filename="llvm..Mips..BuildPairF64_64">BuildPairF64_64</a>:</td></tr>
<tr><th id="468">468</th><td>    <a class="member fn" href="#_ZNK4llvm15MipsSEInstrInfo18expandBuildPairF64ERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEbb" title='llvm::MipsSEInstrInfo::expandBuildPairF64' data-ref="_ZNK4llvm15MipsSEInstrInfo18expandBuildPairF64ERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEbb" data-ref-filename="_ZNK4llvm15MipsSEInstrInfo18expandBuildPairF64ERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEbb">expandBuildPairF64</a>(<span class='refarg'><a class="local col1 ref" href="#51MBB" title='MBB' data-ref="51MBB" data-ref-filename="51MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col0 ref" href="#50MI" title='MI' data-ref="50MI" data-ref-filename="50MI">MI</a>, <a class="local col2 ref" href="#52isMicroMips" title='isMicroMips' data-ref="52isMicroMips" data-ref-filename="52isMicroMips">isMicroMips</a>, <b>true</b>);</td></tr>
<tr><th id="469">469</th><td>    <b>break</b>;</td></tr>
<tr><th id="470">470</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::ExtractElementF64" title='llvm::Mips::ExtractElementF64' data-ref="llvm::Mips::ExtractElementF64" data-ref-filename="llvm..Mips..ExtractElementF64">ExtractElementF64</a>:</td></tr>
<tr><th id="471">471</th><td>    <a class="member fn" href="#_ZNK4llvm15MipsSEInstrInfo23expandExtractElementF64ERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEbb" title='llvm::MipsSEInstrInfo::expandExtractElementF64' data-ref="_ZNK4llvm15MipsSEInstrInfo23expandExtractElementF64ERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEbb" data-ref-filename="_ZNK4llvm15MipsSEInstrInfo23expandExtractElementF64ERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEbb">expandExtractElementF64</a>(<span class='refarg'><a class="local col1 ref" href="#51MBB" title='MBB' data-ref="51MBB" data-ref-filename="51MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col0 ref" href="#50MI" title='MI' data-ref="50MI" data-ref-filename="50MI">MI</a>, <a class="local col2 ref" href="#52isMicroMips" title='isMicroMips' data-ref="52isMicroMips" data-ref-filename="52isMicroMips">isMicroMips</a>, <b>false</b>);</td></tr>
<tr><th id="472">472</th><td>    <b>break</b>;</td></tr>
<tr><th id="473">473</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::ExtractElementF64_64" title='llvm::Mips::ExtractElementF64_64' data-ref="llvm::Mips::ExtractElementF64_64" data-ref-filename="llvm..Mips..ExtractElementF64_64">ExtractElementF64_64</a>:</td></tr>
<tr><th id="474">474</th><td>    <a class="member fn" href="#_ZNK4llvm15MipsSEInstrInfo23expandExtractElementF64ERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEbb" title='llvm::MipsSEInstrInfo::expandExtractElementF64' data-ref="_ZNK4llvm15MipsSEInstrInfo23expandExtractElementF64ERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEbb" data-ref-filename="_ZNK4llvm15MipsSEInstrInfo23expandExtractElementF64ERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEbb">expandExtractElementF64</a>(<span class='refarg'><a class="local col1 ref" href="#51MBB" title='MBB' data-ref="51MBB" data-ref-filename="51MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col0 ref" href="#50MI" title='MI' data-ref="50MI" data-ref-filename="50MI">MI</a>, <a class="local col2 ref" href="#52isMicroMips" title='isMicroMips' data-ref="52isMicroMips" data-ref-filename="52isMicroMips">isMicroMips</a>, <b>true</b>);</td></tr>
<tr><th id="475">475</th><td>    <b>break</b>;</td></tr>
<tr><th id="476">476</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::MIPSeh_return32" title='llvm::Mips::MIPSeh_return32' data-ref="llvm::Mips::MIPSeh_return32" data-ref-filename="llvm..Mips..MIPSeh_return32">MIPSeh_return32</a>:</td></tr>
<tr><th id="477">477</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::MIPSeh_return64" title='llvm::Mips::MIPSeh_return64' data-ref="llvm::Mips::MIPSeh_return64" data-ref-filename="llvm..Mips..MIPSeh_return64">MIPSeh_return64</a>:</td></tr>
<tr><th id="478">478</th><td>    <a class="member fn" href="#_ZNK4llvm15MipsSEInstrInfo14expandEhReturnERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MipsSEInstrInfo::expandEhReturn' data-ref="_ZNK4llvm15MipsSEInstrInfo14expandEhReturnERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZNK4llvm15MipsSEInstrInfo14expandEhReturnERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">expandEhReturn</a>(<span class='refarg'><a class="local col1 ref" href="#51MBB" title='MBB' data-ref="51MBB" data-ref-filename="51MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col0 ref" href="#50MI" title='MI' data-ref="50MI" data-ref-filename="50MI">MI</a>);</td></tr>
<tr><th id="479">479</th><td>    <b>break</b>;</td></tr>
<tr><th id="480">480</th><td>  }</td></tr>
<tr><th id="481">481</th><td></td></tr>
<tr><th id="482">482</th><td>  <a class="local col1 ref" href="#51MBB" title='MBB' data-ref="51MBB" data-ref-filename="51MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineBasicBlock::erase' data-ref="_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">erase</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col0 ref" href="#50MI" title='MI' data-ref="50MI" data-ref-filename="50MI">MI</a>);</td></tr>
<tr><th id="483">483</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="484">484</th><td>}</td></tr>
<tr><th id="485">485</th><td></td></tr>
<tr><th id="486">486</th><td><i class="doc">/// isBranchWithImm - Return true if the branch contains an immediate</i></td></tr>
<tr><th id="487">487</th><td><i class="doc">/// operand (<span class="command">\see</span> lib/Target/Mips/MipsBranchExpansion.cpp).</i></td></tr>
<tr><th id="488">488</th><td><em>bool</em> <a class="type" href="MipsSEInstrInfo.h.html#llvm::MipsSEInstrInfo" title='llvm::MipsSEInstrInfo' data-ref="llvm::MipsSEInstrInfo" data-ref-filename="llvm..MipsSEInstrInfo">MipsSEInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm15MipsSEInstrInfo15isBranchWithImmEj" title='llvm::MipsSEInstrInfo::isBranchWithImm' data-ref="_ZNK4llvm15MipsSEInstrInfo15isBranchWithImmEj" data-ref-filename="_ZNK4llvm15MipsSEInstrInfo15isBranchWithImmEj">isBranchWithImm</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="54Opc" title='Opc' data-type='unsigned int' data-ref="54Opc" data-ref-filename="54Opc">Opc</dfn>) <em>const</em> {</td></tr>
<tr><th id="489">489</th><td>  <b>switch</b> (<a class="local col4 ref" href="#54Opc" title='Opc' data-ref="54Opc" data-ref-filename="54Opc">Opc</a>) {</td></tr>
<tr><th id="490">490</th><td>  <b>default</b>:</td></tr>
<tr><th id="491">491</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="492">492</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BBIT0" title='llvm::Mips::BBIT0' data-ref="llvm::Mips::BBIT0" data-ref-filename="llvm..Mips..BBIT0">BBIT0</a>:</td></tr>
<tr><th id="493">493</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BBIT1" title='llvm::Mips::BBIT1' data-ref="llvm::Mips::BBIT1" data-ref-filename="llvm..Mips..BBIT1">BBIT1</a>:</td></tr>
<tr><th id="494">494</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BBIT032" title='llvm::Mips::BBIT032' data-ref="llvm::Mips::BBIT032" data-ref-filename="llvm..Mips..BBIT032">BBIT032</a>:</td></tr>
<tr><th id="495">495</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BBIT132" title='llvm::Mips::BBIT132' data-ref="llvm::Mips::BBIT132" data-ref-filename="llvm..Mips..BBIT132">BBIT132</a>:</td></tr>
<tr><th id="496">496</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="497">497</th><td>  }</td></tr>
<tr><th id="498">498</th><td>}</td></tr>
<tr><th id="499">499</th><td></td></tr>
<tr><th id="500">500</th><td><i class="doc">/// getOppositeBranchOpc - Return the inverse of the specified</i></td></tr>
<tr><th id="501">501</th><td><i class="doc">/// opcode, e.g. turning BEQ to BNE.</i></td></tr>
<tr><th id="502">502</th><td><em>unsigned</em> <a class="type" href="MipsSEInstrInfo.h.html#llvm::MipsSEInstrInfo" title='llvm::MipsSEInstrInfo' data-ref="llvm::MipsSEInstrInfo" data-ref-filename="llvm..MipsSEInstrInfo">MipsSEInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm15MipsSEInstrInfo20getOppositeBranchOpcEj" title='llvm::MipsSEInstrInfo::getOppositeBranchOpc' data-ref="_ZNK4llvm15MipsSEInstrInfo20getOppositeBranchOpcEj" data-ref-filename="_ZNK4llvm15MipsSEInstrInfo20getOppositeBranchOpcEj">getOppositeBranchOpc</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="55Opc" title='Opc' data-type='unsigned int' data-ref="55Opc" data-ref-filename="55Opc">Opc</dfn>) <em>const</em> {</td></tr>
<tr><th id="503">503</th><td>  <b>switch</b> (<a class="local col5 ref" href="#55Opc" title='Opc' data-ref="55Opc" data-ref-filename="55Opc">Opc</a>) {</td></tr>
<tr><th id="504">504</th><td>  <b>default</b>:           <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Illegal opcode!"</q>);</td></tr>
<tr><th id="505">505</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BEQ" title='llvm::Mips::BEQ' data-ref="llvm::Mips::BEQ" data-ref-filename="llvm..Mips..BEQ">BEQ</a>:    <b>return</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BNE" title='llvm::Mips::BNE' data-ref="llvm::Mips::BNE" data-ref-filename="llvm..Mips..BNE">BNE</a>;</td></tr>
<tr><th id="506">506</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BEQ_MM" title='llvm::Mips::BEQ_MM' data-ref="llvm::Mips::BEQ_MM" data-ref-filename="llvm..Mips..BEQ_MM">BEQ_MM</a>: <b>return</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BNE_MM" title='llvm::Mips::BNE_MM' data-ref="llvm::Mips::BNE_MM" data-ref-filename="llvm..Mips..BNE_MM">BNE_MM</a>;</td></tr>
<tr><th id="507">507</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BNE" title='llvm::Mips::BNE' data-ref="llvm::Mips::BNE" data-ref-filename="llvm..Mips..BNE">BNE</a>:    <b>return</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BEQ" title='llvm::Mips::BEQ' data-ref="llvm::Mips::BEQ" data-ref-filename="llvm..Mips..BEQ">BEQ</a>;</td></tr>
<tr><th id="508">508</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BNE_MM" title='llvm::Mips::BNE_MM' data-ref="llvm::Mips::BNE_MM" data-ref-filename="llvm..Mips..BNE_MM">BNE_MM</a>: <b>return</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BEQ_MM" title='llvm::Mips::BEQ_MM' data-ref="llvm::Mips::BEQ_MM" data-ref-filename="llvm..Mips..BEQ_MM">BEQ_MM</a>;</td></tr>
<tr><th id="509">509</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BGTZ" title='llvm::Mips::BGTZ' data-ref="llvm::Mips::BGTZ" data-ref-filename="llvm..Mips..BGTZ">BGTZ</a>:   <b>return</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BLEZ" title='llvm::Mips::BLEZ' data-ref="llvm::Mips::BLEZ" data-ref-filename="llvm..Mips..BLEZ">BLEZ</a>;</td></tr>
<tr><th id="510">510</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BGEZ" title='llvm::Mips::BGEZ' data-ref="llvm::Mips::BGEZ" data-ref-filename="llvm..Mips..BGEZ">BGEZ</a>:   <b>return</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BLTZ" title='llvm::Mips::BLTZ' data-ref="llvm::Mips::BLTZ" data-ref-filename="llvm..Mips..BLTZ">BLTZ</a>;</td></tr>
<tr><th id="511">511</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BLTZ" title='llvm::Mips::BLTZ' data-ref="llvm::Mips::BLTZ" data-ref-filename="llvm..Mips..BLTZ">BLTZ</a>:   <b>return</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BGEZ" title='llvm::Mips::BGEZ' data-ref="llvm::Mips::BGEZ" data-ref-filename="llvm..Mips..BGEZ">BGEZ</a>;</td></tr>
<tr><th id="512">512</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BLEZ" title='llvm::Mips::BLEZ' data-ref="llvm::Mips::BLEZ" data-ref-filename="llvm..Mips..BLEZ">BLEZ</a>:   <b>return</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BGTZ" title='llvm::Mips::BGTZ' data-ref="llvm::Mips::BGTZ" data-ref-filename="llvm..Mips..BGTZ">BGTZ</a>;</td></tr>
<tr><th id="513">513</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BGTZ_MM" title='llvm::Mips::BGTZ_MM' data-ref="llvm::Mips::BGTZ_MM" data-ref-filename="llvm..Mips..BGTZ_MM">BGTZ_MM</a>:   <b>return</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BLEZ_MM" title='llvm::Mips::BLEZ_MM' data-ref="llvm::Mips::BLEZ_MM" data-ref-filename="llvm..Mips..BLEZ_MM">BLEZ_MM</a>;</td></tr>
<tr><th id="514">514</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BGEZ_MM" title='llvm::Mips::BGEZ_MM' data-ref="llvm::Mips::BGEZ_MM" data-ref-filename="llvm..Mips..BGEZ_MM">BGEZ_MM</a>:   <b>return</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BLTZ_MM" title='llvm::Mips::BLTZ_MM' data-ref="llvm::Mips::BLTZ_MM" data-ref-filename="llvm..Mips..BLTZ_MM">BLTZ_MM</a>;</td></tr>
<tr><th id="515">515</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BLTZ_MM" title='llvm::Mips::BLTZ_MM' data-ref="llvm::Mips::BLTZ_MM" data-ref-filename="llvm..Mips..BLTZ_MM">BLTZ_MM</a>:   <b>return</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BGEZ_MM" title='llvm::Mips::BGEZ_MM' data-ref="llvm::Mips::BGEZ_MM" data-ref-filename="llvm..Mips..BGEZ_MM">BGEZ_MM</a>;</td></tr>
<tr><th id="516">516</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BLEZ_MM" title='llvm::Mips::BLEZ_MM' data-ref="llvm::Mips::BLEZ_MM" data-ref-filename="llvm..Mips..BLEZ_MM">BLEZ_MM</a>:   <b>return</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BGTZ_MM" title='llvm::Mips::BGTZ_MM' data-ref="llvm::Mips::BGTZ_MM" data-ref-filename="llvm..Mips..BGTZ_MM">BGTZ_MM</a>;</td></tr>
<tr><th id="517">517</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BEQ64" title='llvm::Mips::BEQ64' data-ref="llvm::Mips::BEQ64" data-ref-filename="llvm..Mips..BEQ64">BEQ64</a>:  <b>return</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BNE64" title='llvm::Mips::BNE64' data-ref="llvm::Mips::BNE64" data-ref-filename="llvm..Mips..BNE64">BNE64</a>;</td></tr>
<tr><th id="518">518</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BNE64" title='llvm::Mips::BNE64' data-ref="llvm::Mips::BNE64" data-ref-filename="llvm..Mips..BNE64">BNE64</a>:  <b>return</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BEQ64" title='llvm::Mips::BEQ64' data-ref="llvm::Mips::BEQ64" data-ref-filename="llvm..Mips..BEQ64">BEQ64</a>;</td></tr>
<tr><th id="519">519</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BGTZ64" title='llvm::Mips::BGTZ64' data-ref="llvm::Mips::BGTZ64" data-ref-filename="llvm..Mips..BGTZ64">BGTZ64</a>: <b>return</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BLEZ64" title='llvm::Mips::BLEZ64' data-ref="llvm::Mips::BLEZ64" data-ref-filename="llvm..Mips..BLEZ64">BLEZ64</a>;</td></tr>
<tr><th id="520">520</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BGEZ64" title='llvm::Mips::BGEZ64' data-ref="llvm::Mips::BGEZ64" data-ref-filename="llvm..Mips..BGEZ64">BGEZ64</a>: <b>return</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BLTZ64" title='llvm::Mips::BLTZ64' data-ref="llvm::Mips::BLTZ64" data-ref-filename="llvm..Mips..BLTZ64">BLTZ64</a>;</td></tr>
<tr><th id="521">521</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BLTZ64" title='llvm::Mips::BLTZ64' data-ref="llvm::Mips::BLTZ64" data-ref-filename="llvm..Mips..BLTZ64">BLTZ64</a>: <b>return</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BGEZ64" title='llvm::Mips::BGEZ64' data-ref="llvm::Mips::BGEZ64" data-ref-filename="llvm..Mips..BGEZ64">BGEZ64</a>;</td></tr>
<tr><th id="522">522</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BLEZ64" title='llvm::Mips::BLEZ64' data-ref="llvm::Mips::BLEZ64" data-ref-filename="llvm..Mips..BLEZ64">BLEZ64</a>: <b>return</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BGTZ64" title='llvm::Mips::BGTZ64' data-ref="llvm::Mips::BGTZ64" data-ref-filename="llvm..Mips..BGTZ64">BGTZ64</a>;</td></tr>
<tr><th id="523">523</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BC1T" title='llvm::Mips::BC1T' data-ref="llvm::Mips::BC1T" data-ref-filename="llvm..Mips..BC1T">BC1T</a>:   <b>return</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BC1F" title='llvm::Mips::BC1F' data-ref="llvm::Mips::BC1F" data-ref-filename="llvm..Mips..BC1F">BC1F</a>;</td></tr>
<tr><th id="524">524</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BC1F" title='llvm::Mips::BC1F' data-ref="llvm::Mips::BC1F" data-ref-filename="llvm..Mips..BC1F">BC1F</a>:   <b>return</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BC1T" title='llvm::Mips::BC1T' data-ref="llvm::Mips::BC1T" data-ref-filename="llvm..Mips..BC1T">BC1T</a>;</td></tr>
<tr><th id="525">525</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BC1T_MM" title='llvm::Mips::BC1T_MM' data-ref="llvm::Mips::BC1T_MM" data-ref-filename="llvm..Mips..BC1T_MM">BC1T_MM</a>:   <b>return</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BC1F_MM" title='llvm::Mips::BC1F_MM' data-ref="llvm::Mips::BC1F_MM" data-ref-filename="llvm..Mips..BC1F_MM">BC1F_MM</a>;</td></tr>
<tr><th id="526">526</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BC1F_MM" title='llvm::Mips::BC1F_MM' data-ref="llvm::Mips::BC1F_MM" data-ref-filename="llvm..Mips..BC1F_MM">BC1F_MM</a>:   <b>return</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BC1T_MM" title='llvm::Mips::BC1T_MM' data-ref="llvm::Mips::BC1T_MM" data-ref-filename="llvm..Mips..BC1T_MM">BC1T_MM</a>;</td></tr>
<tr><th id="527">527</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BEQZ16_MM" title='llvm::Mips::BEQZ16_MM' data-ref="llvm::Mips::BEQZ16_MM" data-ref-filename="llvm..Mips..BEQZ16_MM">BEQZ16_MM</a>: <b>return</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BNEZ16_MM" title='llvm::Mips::BNEZ16_MM' data-ref="llvm::Mips::BNEZ16_MM" data-ref-filename="llvm..Mips..BNEZ16_MM">BNEZ16_MM</a>;</td></tr>
<tr><th id="528">528</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BNEZ16_MM" title='llvm::Mips::BNEZ16_MM' data-ref="llvm::Mips::BNEZ16_MM" data-ref-filename="llvm..Mips..BNEZ16_MM">BNEZ16_MM</a>: <b>return</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BEQZ16_MM" title='llvm::Mips::BEQZ16_MM' data-ref="llvm::Mips::BEQZ16_MM" data-ref-filename="llvm..Mips..BEQZ16_MM">BEQZ16_MM</a>;</td></tr>
<tr><th id="529">529</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BEQZC_MM" title='llvm::Mips::BEQZC_MM' data-ref="llvm::Mips::BEQZC_MM" data-ref-filename="llvm..Mips..BEQZC_MM">BEQZC_MM</a>:  <b>return</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BNEZC_MM" title='llvm::Mips::BNEZC_MM' data-ref="llvm::Mips::BNEZC_MM" data-ref-filename="llvm..Mips..BNEZC_MM">BNEZC_MM</a>;</td></tr>
<tr><th id="530">530</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BNEZC_MM" title='llvm::Mips::BNEZC_MM' data-ref="llvm::Mips::BNEZC_MM" data-ref-filename="llvm..Mips..BNEZC_MM">BNEZC_MM</a>:  <b>return</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BEQZC_MM" title='llvm::Mips::BEQZC_MM' data-ref="llvm::Mips::BEQZC_MM" data-ref-filename="llvm..Mips..BEQZC_MM">BEQZC_MM</a>;</td></tr>
<tr><th id="531">531</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BEQZC" title='llvm::Mips::BEQZC' data-ref="llvm::Mips::BEQZC" data-ref-filename="llvm..Mips..BEQZC">BEQZC</a>:  <b>return</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BNEZC" title='llvm::Mips::BNEZC' data-ref="llvm::Mips::BNEZC" data-ref-filename="llvm..Mips..BNEZC">BNEZC</a>;</td></tr>
<tr><th id="532">532</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BNEZC" title='llvm::Mips::BNEZC' data-ref="llvm::Mips::BNEZC" data-ref-filename="llvm..Mips..BNEZC">BNEZC</a>:  <b>return</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BEQZC" title='llvm::Mips::BEQZC' data-ref="llvm::Mips::BEQZC" data-ref-filename="llvm..Mips..BEQZC">BEQZC</a>;</td></tr>
<tr><th id="533">533</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BLEZC" title='llvm::Mips::BLEZC' data-ref="llvm::Mips::BLEZC" data-ref-filename="llvm..Mips..BLEZC">BLEZC</a>:  <b>return</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BGTZC" title='llvm::Mips::BGTZC' data-ref="llvm::Mips::BGTZC" data-ref-filename="llvm..Mips..BGTZC">BGTZC</a>;</td></tr>
<tr><th id="534">534</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BGEZC" title='llvm::Mips::BGEZC' data-ref="llvm::Mips::BGEZC" data-ref-filename="llvm..Mips..BGEZC">BGEZC</a>:  <b>return</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BLTZC" title='llvm::Mips::BLTZC' data-ref="llvm::Mips::BLTZC" data-ref-filename="llvm..Mips..BLTZC">BLTZC</a>;</td></tr>
<tr><th id="535">535</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BGEC" title='llvm::Mips::BGEC' data-ref="llvm::Mips::BGEC" data-ref-filename="llvm..Mips..BGEC">BGEC</a>:   <b>return</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BLTC" title='llvm::Mips::BLTC' data-ref="llvm::Mips::BLTC" data-ref-filename="llvm..Mips..BLTC">BLTC</a>;</td></tr>
<tr><th id="536">536</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BGTZC" title='llvm::Mips::BGTZC' data-ref="llvm::Mips::BGTZC" data-ref-filename="llvm..Mips..BGTZC">BGTZC</a>:  <b>return</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BLEZC" title='llvm::Mips::BLEZC' data-ref="llvm::Mips::BLEZC" data-ref-filename="llvm..Mips..BLEZC">BLEZC</a>;</td></tr>
<tr><th id="537">537</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BLTZC" title='llvm::Mips::BLTZC' data-ref="llvm::Mips::BLTZC" data-ref-filename="llvm..Mips..BLTZC">BLTZC</a>:  <b>return</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BGEZC" title='llvm::Mips::BGEZC' data-ref="llvm::Mips::BGEZC" data-ref-filename="llvm..Mips..BGEZC">BGEZC</a>;</td></tr>
<tr><th id="538">538</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BLTC" title='llvm::Mips::BLTC' data-ref="llvm::Mips::BLTC" data-ref-filename="llvm..Mips..BLTC">BLTC</a>:   <b>return</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BGEC" title='llvm::Mips::BGEC' data-ref="llvm::Mips::BGEC" data-ref-filename="llvm..Mips..BGEC">BGEC</a>;</td></tr>
<tr><th id="539">539</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BGEUC" title='llvm::Mips::BGEUC' data-ref="llvm::Mips::BGEUC" data-ref-filename="llvm..Mips..BGEUC">BGEUC</a>:  <b>return</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BLTUC" title='llvm::Mips::BLTUC' data-ref="llvm::Mips::BLTUC" data-ref-filename="llvm..Mips..BLTUC">BLTUC</a>;</td></tr>
<tr><th id="540">540</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BLTUC" title='llvm::Mips::BLTUC' data-ref="llvm::Mips::BLTUC" data-ref-filename="llvm..Mips..BLTUC">BLTUC</a>:  <b>return</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BGEUC" title='llvm::Mips::BGEUC' data-ref="llvm::Mips::BGEUC" data-ref-filename="llvm..Mips..BGEUC">BGEUC</a>;</td></tr>
<tr><th id="541">541</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BEQC" title='llvm::Mips::BEQC' data-ref="llvm::Mips::BEQC" data-ref-filename="llvm..Mips..BEQC">BEQC</a>:   <b>return</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BNEC" title='llvm::Mips::BNEC' data-ref="llvm::Mips::BNEC" data-ref-filename="llvm..Mips..BNEC">BNEC</a>;</td></tr>
<tr><th id="542">542</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BNEC" title='llvm::Mips::BNEC' data-ref="llvm::Mips::BNEC" data-ref-filename="llvm..Mips..BNEC">BNEC</a>:   <b>return</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BEQC" title='llvm::Mips::BEQC' data-ref="llvm::Mips::BEQC" data-ref-filename="llvm..Mips..BEQC">BEQC</a>;</td></tr>
<tr><th id="543">543</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BC1EQZ" title='llvm::Mips::BC1EQZ' data-ref="llvm::Mips::BC1EQZ" data-ref-filename="llvm..Mips..BC1EQZ">BC1EQZ</a>: <b>return</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BC1NEZ" title='llvm::Mips::BC1NEZ' data-ref="llvm::Mips::BC1NEZ" data-ref-filename="llvm..Mips..BC1NEZ">BC1NEZ</a>;</td></tr>
<tr><th id="544">544</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BC1NEZ" title='llvm::Mips::BC1NEZ' data-ref="llvm::Mips::BC1NEZ" data-ref-filename="llvm..Mips..BC1NEZ">BC1NEZ</a>: <b>return</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BC1EQZ" title='llvm::Mips::BC1EQZ' data-ref="llvm::Mips::BC1EQZ" data-ref-filename="llvm..Mips..BC1EQZ">BC1EQZ</a>;</td></tr>
<tr><th id="545">545</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BEQZC_MMR6" title='llvm::Mips::BEQZC_MMR6' data-ref="llvm::Mips::BEQZC_MMR6" data-ref-filename="llvm..Mips..BEQZC_MMR6">BEQZC_MMR6</a>:  <b>return</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BNEZC_MMR6" title='llvm::Mips::BNEZC_MMR6' data-ref="llvm::Mips::BNEZC_MMR6" data-ref-filename="llvm..Mips..BNEZC_MMR6">BNEZC_MMR6</a>;</td></tr>
<tr><th id="546">546</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BNEZC_MMR6" title='llvm::Mips::BNEZC_MMR6' data-ref="llvm::Mips::BNEZC_MMR6" data-ref-filename="llvm..Mips..BNEZC_MMR6">BNEZC_MMR6</a>:  <b>return</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BEQZC_MMR6" title='llvm::Mips::BEQZC_MMR6' data-ref="llvm::Mips::BEQZC_MMR6" data-ref-filename="llvm..Mips..BEQZC_MMR6">BEQZC_MMR6</a>;</td></tr>
<tr><th id="547">547</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BLEZC_MMR6" title='llvm::Mips::BLEZC_MMR6' data-ref="llvm::Mips::BLEZC_MMR6" data-ref-filename="llvm..Mips..BLEZC_MMR6">BLEZC_MMR6</a>:  <b>return</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BGTZC_MMR6" title='llvm::Mips::BGTZC_MMR6' data-ref="llvm::Mips::BGTZC_MMR6" data-ref-filename="llvm..Mips..BGTZC_MMR6">BGTZC_MMR6</a>;</td></tr>
<tr><th id="548">548</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BGEZC_MMR6" title='llvm::Mips::BGEZC_MMR6' data-ref="llvm::Mips::BGEZC_MMR6" data-ref-filename="llvm..Mips..BGEZC_MMR6">BGEZC_MMR6</a>:  <b>return</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BLTZC_MMR6" title='llvm::Mips::BLTZC_MMR6' data-ref="llvm::Mips::BLTZC_MMR6" data-ref-filename="llvm..Mips..BLTZC_MMR6">BLTZC_MMR6</a>;</td></tr>
<tr><th id="549">549</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BGEC_MMR6" title='llvm::Mips::BGEC_MMR6' data-ref="llvm::Mips::BGEC_MMR6" data-ref-filename="llvm..Mips..BGEC_MMR6">BGEC_MMR6</a>:   <b>return</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BLTC_MMR6" title='llvm::Mips::BLTC_MMR6' data-ref="llvm::Mips::BLTC_MMR6" data-ref-filename="llvm..Mips..BLTC_MMR6">BLTC_MMR6</a>;</td></tr>
<tr><th id="550">550</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BGTZC_MMR6" title='llvm::Mips::BGTZC_MMR6' data-ref="llvm::Mips::BGTZC_MMR6" data-ref-filename="llvm..Mips..BGTZC_MMR6">BGTZC_MMR6</a>:  <b>return</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BLEZC_MMR6" title='llvm::Mips::BLEZC_MMR6' data-ref="llvm::Mips::BLEZC_MMR6" data-ref-filename="llvm..Mips..BLEZC_MMR6">BLEZC_MMR6</a>;</td></tr>
<tr><th id="551">551</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BLTZC_MMR6" title='llvm::Mips::BLTZC_MMR6' data-ref="llvm::Mips::BLTZC_MMR6" data-ref-filename="llvm..Mips..BLTZC_MMR6">BLTZC_MMR6</a>:  <b>return</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BGEZC_MMR6" title='llvm::Mips::BGEZC_MMR6' data-ref="llvm::Mips::BGEZC_MMR6" data-ref-filename="llvm..Mips..BGEZC_MMR6">BGEZC_MMR6</a>;</td></tr>
<tr><th id="552">552</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BLTC_MMR6" title='llvm::Mips::BLTC_MMR6' data-ref="llvm::Mips::BLTC_MMR6" data-ref-filename="llvm..Mips..BLTC_MMR6">BLTC_MMR6</a>:   <b>return</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BGEC_MMR6" title='llvm::Mips::BGEC_MMR6' data-ref="llvm::Mips::BGEC_MMR6" data-ref-filename="llvm..Mips..BGEC_MMR6">BGEC_MMR6</a>;</td></tr>
<tr><th id="553">553</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BGEUC_MMR6" title='llvm::Mips::BGEUC_MMR6' data-ref="llvm::Mips::BGEUC_MMR6" data-ref-filename="llvm..Mips..BGEUC_MMR6">BGEUC_MMR6</a>:  <b>return</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BLTUC_MMR6" title='llvm::Mips::BLTUC_MMR6' data-ref="llvm::Mips::BLTUC_MMR6" data-ref-filename="llvm..Mips..BLTUC_MMR6">BLTUC_MMR6</a>;</td></tr>
<tr><th id="554">554</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BLTUC_MMR6" title='llvm::Mips::BLTUC_MMR6' data-ref="llvm::Mips::BLTUC_MMR6" data-ref-filename="llvm..Mips..BLTUC_MMR6">BLTUC_MMR6</a>:  <b>return</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BGEUC_MMR6" title='llvm::Mips::BGEUC_MMR6' data-ref="llvm::Mips::BGEUC_MMR6" data-ref-filename="llvm..Mips..BGEUC_MMR6">BGEUC_MMR6</a>;</td></tr>
<tr><th id="555">555</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BEQC_MMR6" title='llvm::Mips::BEQC_MMR6' data-ref="llvm::Mips::BEQC_MMR6" data-ref-filename="llvm..Mips..BEQC_MMR6">BEQC_MMR6</a>:   <b>return</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BNEC_MMR6" title='llvm::Mips::BNEC_MMR6' data-ref="llvm::Mips::BNEC_MMR6" data-ref-filename="llvm..Mips..BNEC_MMR6">BNEC_MMR6</a>;</td></tr>
<tr><th id="556">556</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BNEC_MMR6" title='llvm::Mips::BNEC_MMR6' data-ref="llvm::Mips::BNEC_MMR6" data-ref-filename="llvm..Mips..BNEC_MMR6">BNEC_MMR6</a>:   <b>return</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BEQC_MMR6" title='llvm::Mips::BEQC_MMR6' data-ref="llvm::Mips::BEQC_MMR6" data-ref-filename="llvm..Mips..BEQC_MMR6">BEQC_MMR6</a>;</td></tr>
<tr><th id="557">557</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BC1EQZC_MMR6" title='llvm::Mips::BC1EQZC_MMR6' data-ref="llvm::Mips::BC1EQZC_MMR6" data-ref-filename="llvm..Mips..BC1EQZC_MMR6">BC1EQZC_MMR6</a>: <b>return</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BC1NEZC_MMR6" title='llvm::Mips::BC1NEZC_MMR6' data-ref="llvm::Mips::BC1NEZC_MMR6" data-ref-filename="llvm..Mips..BC1NEZC_MMR6">BC1NEZC_MMR6</a>;</td></tr>
<tr><th id="558">558</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BC1NEZC_MMR6" title='llvm::Mips::BC1NEZC_MMR6' data-ref="llvm::Mips::BC1NEZC_MMR6" data-ref-filename="llvm..Mips..BC1NEZC_MMR6">BC1NEZC_MMR6</a>: <b>return</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BC1EQZC_MMR6" title='llvm::Mips::BC1EQZC_MMR6' data-ref="llvm::Mips::BC1EQZC_MMR6" data-ref-filename="llvm..Mips..BC1EQZC_MMR6">BC1EQZC_MMR6</a>;</td></tr>
<tr><th id="559">559</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BEQZC64" title='llvm::Mips::BEQZC64' data-ref="llvm::Mips::BEQZC64" data-ref-filename="llvm..Mips..BEQZC64">BEQZC64</a>:  <b>return</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BNEZC64" title='llvm::Mips::BNEZC64' data-ref="llvm::Mips::BNEZC64" data-ref-filename="llvm..Mips..BNEZC64">BNEZC64</a>;</td></tr>
<tr><th id="560">560</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BNEZC64" title='llvm::Mips::BNEZC64' data-ref="llvm::Mips::BNEZC64" data-ref-filename="llvm..Mips..BNEZC64">BNEZC64</a>:  <b>return</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BEQZC64" title='llvm::Mips::BEQZC64' data-ref="llvm::Mips::BEQZC64" data-ref-filename="llvm..Mips..BEQZC64">BEQZC64</a>;</td></tr>
<tr><th id="561">561</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BEQC64" title='llvm::Mips::BEQC64' data-ref="llvm::Mips::BEQC64" data-ref-filename="llvm..Mips..BEQC64">BEQC64</a>:   <b>return</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BNEC64" title='llvm::Mips::BNEC64' data-ref="llvm::Mips::BNEC64" data-ref-filename="llvm..Mips..BNEC64">BNEC64</a>;</td></tr>
<tr><th id="562">562</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BNEC64" title='llvm::Mips::BNEC64' data-ref="llvm::Mips::BNEC64" data-ref-filename="llvm..Mips..BNEC64">BNEC64</a>:   <b>return</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BEQC64" title='llvm::Mips::BEQC64' data-ref="llvm::Mips::BEQC64" data-ref-filename="llvm..Mips..BEQC64">BEQC64</a>;</td></tr>
<tr><th id="563">563</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BGEC64" title='llvm::Mips::BGEC64' data-ref="llvm::Mips::BGEC64" data-ref-filename="llvm..Mips..BGEC64">BGEC64</a>:   <b>return</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BLTC64" title='llvm::Mips::BLTC64' data-ref="llvm::Mips::BLTC64" data-ref-filename="llvm..Mips..BLTC64">BLTC64</a>;</td></tr>
<tr><th id="564">564</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BGEUC64" title='llvm::Mips::BGEUC64' data-ref="llvm::Mips::BGEUC64" data-ref-filename="llvm..Mips..BGEUC64">BGEUC64</a>:  <b>return</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BLTUC64" title='llvm::Mips::BLTUC64' data-ref="llvm::Mips::BLTUC64" data-ref-filename="llvm..Mips..BLTUC64">BLTUC64</a>;</td></tr>
<tr><th id="565">565</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BLTC64" title='llvm::Mips::BLTC64' data-ref="llvm::Mips::BLTC64" data-ref-filename="llvm..Mips..BLTC64">BLTC64</a>:   <b>return</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BGEC64" title='llvm::Mips::BGEC64' data-ref="llvm::Mips::BGEC64" data-ref-filename="llvm..Mips..BGEC64">BGEC64</a>;</td></tr>
<tr><th id="566">566</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BLTUC64" title='llvm::Mips::BLTUC64' data-ref="llvm::Mips::BLTUC64" data-ref-filename="llvm..Mips..BLTUC64">BLTUC64</a>:  <b>return</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BGEUC64" title='llvm::Mips::BGEUC64' data-ref="llvm::Mips::BGEUC64" data-ref-filename="llvm..Mips..BGEUC64">BGEUC64</a>;</td></tr>
<tr><th id="567">567</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BGTZC64" title='llvm::Mips::BGTZC64' data-ref="llvm::Mips::BGTZC64" data-ref-filename="llvm..Mips..BGTZC64">BGTZC64</a>:  <b>return</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BLEZC64" title='llvm::Mips::BLEZC64' data-ref="llvm::Mips::BLEZC64" data-ref-filename="llvm..Mips..BLEZC64">BLEZC64</a>;</td></tr>
<tr><th id="568">568</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BGEZC64" title='llvm::Mips::BGEZC64' data-ref="llvm::Mips::BGEZC64" data-ref-filename="llvm..Mips..BGEZC64">BGEZC64</a>:  <b>return</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BLTZC64" title='llvm::Mips::BLTZC64' data-ref="llvm::Mips::BLTZC64" data-ref-filename="llvm..Mips..BLTZC64">BLTZC64</a>;</td></tr>
<tr><th id="569">569</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BLTZC64" title='llvm::Mips::BLTZC64' data-ref="llvm::Mips::BLTZC64" data-ref-filename="llvm..Mips..BLTZC64">BLTZC64</a>:  <b>return</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BGEZC64" title='llvm::Mips::BGEZC64' data-ref="llvm::Mips::BGEZC64" data-ref-filename="llvm..Mips..BGEZC64">BGEZC64</a>;</td></tr>
<tr><th id="570">570</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BLEZC64" title='llvm::Mips::BLEZC64' data-ref="llvm::Mips::BLEZC64" data-ref-filename="llvm..Mips..BLEZC64">BLEZC64</a>:  <b>return</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BGTZC64" title='llvm::Mips::BGTZC64' data-ref="llvm::Mips::BGTZC64" data-ref-filename="llvm..Mips..BGTZC64">BGTZC64</a>;</td></tr>
<tr><th id="571">571</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BBIT0" title='llvm::Mips::BBIT0' data-ref="llvm::Mips::BBIT0" data-ref-filename="llvm..Mips..BBIT0">BBIT0</a>:  <b>return</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BBIT1" title='llvm::Mips::BBIT1' data-ref="llvm::Mips::BBIT1" data-ref-filename="llvm..Mips..BBIT1">BBIT1</a>;</td></tr>
<tr><th id="572">572</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BBIT1" title='llvm::Mips::BBIT1' data-ref="llvm::Mips::BBIT1" data-ref-filename="llvm..Mips..BBIT1">BBIT1</a>:  <b>return</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BBIT0" title='llvm::Mips::BBIT0' data-ref="llvm::Mips::BBIT0" data-ref-filename="llvm..Mips..BBIT0">BBIT0</a>;</td></tr>
<tr><th id="573">573</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BBIT032" title='llvm::Mips::BBIT032' data-ref="llvm::Mips::BBIT032" data-ref-filename="llvm..Mips..BBIT032">BBIT032</a>:  <b>return</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BBIT132" title='llvm::Mips::BBIT132' data-ref="llvm::Mips::BBIT132" data-ref-filename="llvm..Mips..BBIT132">BBIT132</a>;</td></tr>
<tr><th id="574">574</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BBIT132" title='llvm::Mips::BBIT132' data-ref="llvm::Mips::BBIT132" data-ref-filename="llvm..Mips..BBIT132">BBIT132</a>:  <b>return</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BBIT032" title='llvm::Mips::BBIT032' data-ref="llvm::Mips::BBIT032" data-ref-filename="llvm..Mips..BBIT032">BBIT032</a>;</td></tr>
<tr><th id="575">575</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BZ_B" title='llvm::Mips::BZ_B' data-ref="llvm::Mips::BZ_B" data-ref-filename="llvm..Mips..BZ_B">BZ_B</a>:   <b>return</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BNZ_B" title='llvm::Mips::BNZ_B' data-ref="llvm::Mips::BNZ_B" data-ref-filename="llvm..Mips..BNZ_B">BNZ_B</a>;</td></tr>
<tr><th id="576">576</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BZ_H" title='llvm::Mips::BZ_H' data-ref="llvm::Mips::BZ_H" data-ref-filename="llvm..Mips..BZ_H">BZ_H</a>:   <b>return</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BNZ_H" title='llvm::Mips::BNZ_H' data-ref="llvm::Mips::BNZ_H" data-ref-filename="llvm..Mips..BNZ_H">BNZ_H</a>;</td></tr>
<tr><th id="577">577</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BZ_W" title='llvm::Mips::BZ_W' data-ref="llvm::Mips::BZ_W" data-ref-filename="llvm..Mips..BZ_W">BZ_W</a>:   <b>return</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BNZ_W" title='llvm::Mips::BNZ_W' data-ref="llvm::Mips::BNZ_W" data-ref-filename="llvm..Mips..BNZ_W">BNZ_W</a>;</td></tr>
<tr><th id="578">578</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BZ_D" title='llvm::Mips::BZ_D' data-ref="llvm::Mips::BZ_D" data-ref-filename="llvm..Mips..BZ_D">BZ_D</a>:   <b>return</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BNZ_D" title='llvm::Mips::BNZ_D' data-ref="llvm::Mips::BNZ_D" data-ref-filename="llvm..Mips..BNZ_D">BNZ_D</a>;</td></tr>
<tr><th id="579">579</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BZ_V" title='llvm::Mips::BZ_V' data-ref="llvm::Mips::BZ_V" data-ref-filename="llvm..Mips..BZ_V">BZ_V</a>:   <b>return</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BNZ_V" title='llvm::Mips::BNZ_V' data-ref="llvm::Mips::BNZ_V" data-ref-filename="llvm..Mips..BNZ_V">BNZ_V</a>;</td></tr>
<tr><th id="580">580</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BNZ_B" title='llvm::Mips::BNZ_B' data-ref="llvm::Mips::BNZ_B" data-ref-filename="llvm..Mips..BNZ_B">BNZ_B</a>:  <b>return</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BZ_B" title='llvm::Mips::BZ_B' data-ref="llvm::Mips::BZ_B" data-ref-filename="llvm..Mips..BZ_B">BZ_B</a>;</td></tr>
<tr><th id="581">581</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BNZ_H" title='llvm::Mips::BNZ_H' data-ref="llvm::Mips::BNZ_H" data-ref-filename="llvm..Mips..BNZ_H">BNZ_H</a>:  <b>return</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BZ_H" title='llvm::Mips::BZ_H' data-ref="llvm::Mips::BZ_H" data-ref-filename="llvm..Mips..BZ_H">BZ_H</a>;</td></tr>
<tr><th id="582">582</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BNZ_W" title='llvm::Mips::BNZ_W' data-ref="llvm::Mips::BNZ_W" data-ref-filename="llvm..Mips..BNZ_W">BNZ_W</a>:  <b>return</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BZ_W" title='llvm::Mips::BZ_W' data-ref="llvm::Mips::BZ_W" data-ref-filename="llvm..Mips..BZ_W">BZ_W</a>;</td></tr>
<tr><th id="583">583</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BNZ_D" title='llvm::Mips::BNZ_D' data-ref="llvm::Mips::BNZ_D" data-ref-filename="llvm..Mips..BNZ_D">BNZ_D</a>:  <b>return</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BZ_D" title='llvm::Mips::BZ_D' data-ref="llvm::Mips::BZ_D" data-ref-filename="llvm..Mips..BZ_D">BZ_D</a>;</td></tr>
<tr><th id="584">584</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BNZ_V" title='llvm::Mips::BNZ_V' data-ref="llvm::Mips::BNZ_V" data-ref-filename="llvm..Mips..BNZ_V">BNZ_V</a>:  <b>return</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BZ_V" title='llvm::Mips::BZ_V' data-ref="llvm::Mips::BZ_V" data-ref-filename="llvm..Mips..BZ_V">BZ_V</a>;</td></tr>
<tr><th id="585">585</th><td>  }</td></tr>
<tr><th id="586">586</th><td>}</td></tr>
<tr><th id="587">587</th><td></td></tr>
<tr><th id="588">588</th><td><i class="doc">/// Adjust SP by Amount bytes.</i></td></tr>
<tr><th id="589">589</th><td><em>void</em> <a class="type" href="MipsSEInstrInfo.h.html#llvm::MipsSEInstrInfo" title='llvm::MipsSEInstrInfo' data-ref="llvm::MipsSEInstrInfo" data-ref-filename="llvm..MipsSEInstrInfo">MipsSEInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm15MipsSEInstrInfo14adjustStackPtrEjlRNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MipsSEInstrInfo::adjustStackPtr' data-ref="_ZNK4llvm15MipsSEInstrInfo14adjustStackPtrEjlRNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZNK4llvm15MipsSEInstrInfo14adjustStackPtrEjlRNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">adjustStackPtr</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="56SP" title='SP' data-type='unsigned int' data-ref="56SP" data-ref-filename="56SP">SP</dfn>, <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col7 decl" id="57Amount" title='Amount' data-type='int64_t' data-ref="57Amount" data-ref-filename="57Amount">Amount</dfn>,</td></tr>
<tr><th id="590">590</th><td>                                     <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="58MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="58MBB" data-ref-filename="58MBB">MBB</dfn>,</td></tr>
<tr><th id="591">591</th><td>                                     <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col9 decl" id="59I" title='I' data-type='MachineBasicBlock::iterator' data-ref="59I" data-ref-filename="59I">I</dfn>) <em>const</em> {</td></tr>
<tr><th id="592">592</th><td>  <a class="type" href="MCTargetDesc/MipsABIInfo.h.html#llvm::MipsABIInfo" title='llvm::MipsABIInfo' data-ref="llvm::MipsABIInfo" data-ref-filename="llvm..MipsABIInfo">MipsABIInfo</a> <dfn class="local col0 decl" id="60ABI" title='ABI' data-type='llvm::MipsABIInfo' data-ref="60ABI" data-ref-filename="60ABI">ABI</dfn> = <a class="ref fn fake" href="MCTargetDesc/MipsABIInfo.h.html#22" title='llvm::MipsABIInfo::MipsABIInfo' data-ref="_ZN4llvm11MipsABIInfoC1ERKS0_" data-ref-filename="_ZN4llvm11MipsABIInfoC1ERKS0_"></a><a class="member field" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo::Subtarget" title='llvm::MipsInstrInfo::Subtarget' data-ref="llvm::MipsInstrInfo::Subtarget" data-ref-filename="llvm..MipsInstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget6getABIEv" title='llvm::MipsSubtarget::getABI' data-ref="_ZNK4llvm13MipsSubtarget6getABIEv" data-ref-filename="_ZNK4llvm13MipsSubtarget6getABIEv">getABI</a>();</td></tr>
<tr><th id="593">593</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> <a class="ref fn fake" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev" data-ref-filename="_ZN4llvm8DebugLocC1Ev"></a><dfn class="local col1 decl" id="61DL" title='DL' data-type='llvm::DebugLoc' data-ref="61DL" data-ref-filename="61DL">DL</dfn>;</td></tr>
<tr><th id="594">594</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="62ADDiu" title='ADDiu' data-type='unsigned int' data-ref="62ADDiu" data-ref-filename="62ADDiu">ADDiu</dfn> = <a class="local col0 ref" href="#60ABI" title='ABI' data-ref="60ABI" data-ref-filename="60ABI">ABI</a>.<a class="ref fn" href="MCTargetDesc/MipsABIInfo.h.html#_ZNK4llvm11MipsABIInfo13GetPtrAddiuOpEv" title='llvm::MipsABIInfo::GetPtrAddiuOp' data-ref="_ZNK4llvm11MipsABIInfo13GetPtrAddiuOpEv" data-ref-filename="_ZNK4llvm11MipsABIInfo13GetPtrAddiuOpEv">GetPtrAddiuOp</a>();</td></tr>
<tr><th id="595">595</th><td></td></tr>
<tr><th id="596">596</th><td>  <b>if</b> (<a class="local col7 ref" href="#57Amount" title='Amount' data-ref="57Amount" data-ref-filename="57Amount">Amount</a> == <var>0</var>)</td></tr>
<tr><th id="597">597</th><td>    <b>return</b>;</td></tr>
<tr><th id="598">598</th><td></td></tr>
<tr><th id="599">599</th><td>  <b>if</b> (<a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm5isIntEl" title='llvm::isInt' data-ref="_ZN4llvm5isIntEl" data-ref-filename="_ZN4llvm5isIntEl">isInt</a>&lt;<var>16</var>&gt;(<a class="local col7 ref" href="#57Amount" title='Amount' data-ref="57Amount" data-ref-filename="57Amount">Amount</a>)) {</td></tr>
<tr><th id="600">600</th><td>    <i>// addi sp, sp, amount</i></td></tr>
<tr><th id="601">601</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col8 ref" href="#58MBB" title='MBB' data-ref="58MBB" data-ref-filename="58MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#59I" title='I' data-ref="59I" data-ref-filename="59I">I</a>, <a class="local col1 ref" href="#61DL" title='DL' data-ref="61DL" data-ref-filename="61DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col2 ref" href="#62ADDiu" title='ADDiu' data-ref="62ADDiu" data-ref-filename="62ADDiu">ADDiu</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col6 ref" href="#56SP" title='SP' data-ref="56SP" data-ref-filename="56SP">SP</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col6 ref" href="#56SP" title='SP' data-ref="56SP" data-ref-filename="56SP">SP</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col7 ref" href="#57Amount" title='Amount' data-ref="57Amount" data-ref-filename="57Amount">Amount</a>);</td></tr>
<tr><th id="602">602</th><td>  } <b>else</b> {</td></tr>
<tr><th id="603">603</th><td>    <i>// For numbers which are not 16bit integers we synthesize Amount inline</i></td></tr>
<tr><th id="604">604</th><td><i>    // then add or subtract it from sp.</i></td></tr>
<tr><th id="605">605</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="63Opc" title='Opc' data-type='unsigned int' data-ref="63Opc" data-ref-filename="63Opc">Opc</dfn> = <a class="local col0 ref" href="#60ABI" title='ABI' data-ref="60ABI" data-ref-filename="60ABI">ABI</a>.<a class="ref fn" href="MCTargetDesc/MipsABIInfo.h.html#_ZNK4llvm11MipsABIInfo12GetPtrAdduOpEv" title='llvm::MipsABIInfo::GetPtrAdduOp' data-ref="_ZNK4llvm11MipsABIInfo12GetPtrAdduOpEv" data-ref-filename="_ZNK4llvm11MipsABIInfo12GetPtrAdduOpEv">GetPtrAdduOp</a>();</td></tr>
<tr><th id="606">606</th><td>    <b>if</b> (<a class="local col7 ref" href="#57Amount" title='Amount' data-ref="57Amount" data-ref-filename="57Amount">Amount</a> &lt; <var>0</var>) {</td></tr>
<tr><th id="607">607</th><td>      <a class="local col3 ref" href="#63Opc" title='Opc' data-ref="63Opc" data-ref-filename="63Opc">Opc</a> = <a class="local col0 ref" href="#60ABI" title='ABI' data-ref="60ABI" data-ref-filename="60ABI">ABI</a>.<a class="ref fn" href="MCTargetDesc/MipsABIInfo.h.html#_ZNK4llvm11MipsABIInfo12GetPtrSubuOpEv" title='llvm::MipsABIInfo::GetPtrSubuOp' data-ref="_ZNK4llvm11MipsABIInfo12GetPtrSubuOpEv" data-ref-filename="_ZNK4llvm11MipsABIInfo12GetPtrSubuOpEv">GetPtrSubuOp</a>();</td></tr>
<tr><th id="608">608</th><td>      <a class="local col7 ref" href="#57Amount" title='Amount' data-ref="57Amount" data-ref-filename="57Amount">Amount</a> = -<a class="local col7 ref" href="#57Amount" title='Amount' data-ref="57Amount" data-ref-filename="57Amount">Amount</a>;</td></tr>
<tr><th id="609">609</th><td>    }</td></tr>
<tr><th id="610">610</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="64Reg" title='Reg' data-type='unsigned int' data-ref="64Reg" data-ref-filename="64Reg">Reg</dfn> = <a class="member fn" href="#_ZNK4llvm15MipsSEInstrInfo13loadImmediateElRNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEPj" title='llvm::MipsSEInstrInfo::loadImmediate' data-ref="_ZNK4llvm15MipsSEInstrInfo13loadImmediateElRNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEPj" data-ref-filename="_ZNK4llvm15MipsSEInstrInfo13loadImmediateElRNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEPj">loadImmediate</a>(<a class="local col7 ref" href="#57Amount" title='Amount' data-ref="57Amount" data-ref-filename="57Amount">Amount</a>, <span class='refarg'><a class="local col8 ref" href="#58MBB" title='MBB' data-ref="58MBB" data-ref-filename="58MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#59I" title='I' data-ref="59I" data-ref-filename="59I">I</a>, <a class="local col1 ref" href="#61DL" title='DL' data-ref="61DL" data-ref-filename="61DL">DL</a>, <b>nullptr</b>);</td></tr>
<tr><th id="611">611</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col8 ref" href="#58MBB" title='MBB' data-ref="58MBB" data-ref-filename="58MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#59I" title='I' data-ref="59I" data-ref-filename="59I">I</a>, <a class="local col1 ref" href="#61DL" title='DL' data-ref="61DL" data-ref-filename="61DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col3 ref" href="#63Opc" title='Opc' data-ref="63Opc" data-ref-filename="63Opc">Opc</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col6 ref" href="#56SP" title='SP' data-ref="56SP" data-ref-filename="56SP">SP</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col6 ref" href="#56SP" title='SP' data-ref="56SP" data-ref-filename="56SP">SP</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col4 ref" href="#64Reg" title='Reg' data-ref="64Reg" data-ref-filename="64Reg">Reg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill" data-ref-filename="llvm..RegState..Kill">Kill</a>);</td></tr>
<tr><th id="612">612</th><td>  }</td></tr>
<tr><th id="613">613</th><td>}</td></tr>
<tr><th id="614">614</th><td></td></tr>
<tr><th id="615">615</th><td><i class="doc">/// This function generates the sequence of instructions needed to get the</i></td></tr>
<tr><th id="616">616</th><td><i class="doc">/// result of adding register REG and immediate IMM.</i></td></tr>
<tr><th id="617">617</th><td><em>unsigned</em> <a class="type" href="MipsSEInstrInfo.h.html#llvm::MipsSEInstrInfo" title='llvm::MipsSEInstrInfo' data-ref="llvm::MipsSEInstrInfo" data-ref-filename="llvm..MipsSEInstrInfo">MipsSEInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm15MipsSEInstrInfo13loadImmediateElRNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEPj" title='llvm::MipsSEInstrInfo::loadImmediate' data-ref="_ZNK4llvm15MipsSEInstrInfo13loadImmediateElRNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEPj" data-ref-filename="_ZNK4llvm15MipsSEInstrInfo13loadImmediateElRNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEPj">loadImmediate</dfn>(<a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col5 decl" id="65Imm" title='Imm' data-type='int64_t' data-ref="65Imm" data-ref-filename="65Imm">Imm</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="66MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="66MBB" data-ref-filename="66MBB">MBB</dfn>,</td></tr>
<tr><th id="618">618</th><td>                                        <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col7 decl" id="67II" title='II' data-type='MachineBasicBlock::iterator' data-ref="67II" data-ref-filename="67II">II</dfn>,</td></tr>
<tr><th id="619">619</th><td>                                        <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col8 decl" id="68DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="68DL" data-ref-filename="68DL">DL</dfn>,</td></tr>
<tr><th id="620">620</th><td>                                        <em>unsigned</em> *<dfn class="local col9 decl" id="69NewImm" title='NewImm' data-type='unsigned int *' data-ref="69NewImm" data-ref-filename="69NewImm">NewImm</dfn>) <em>const</em> {</td></tr>
<tr><th id="621">621</th><td>  <a class="type" href="MipsAnalyzeImmediate.h.html#llvm::MipsAnalyzeImmediate" title='llvm::MipsAnalyzeImmediate' data-ref="llvm::MipsAnalyzeImmediate" data-ref-filename="llvm..MipsAnalyzeImmediate">MipsAnalyzeImmediate</a> <a class="ref fn fake" href="MipsAnalyzeImmediate.h.html#17" title='llvm::MipsAnalyzeImmediate::MipsAnalyzeImmediate' data-ref="_ZN4llvm20MipsAnalyzeImmediateC1Ev" data-ref-filename="_ZN4llvm20MipsAnalyzeImmediateC1Ev"></a><dfn class="local col0 decl" id="70AnalyzeImm" title='AnalyzeImm' data-type='llvm::MipsAnalyzeImmediate' data-ref="70AnalyzeImm" data-ref-filename="70AnalyzeImm">AnalyzeImm</dfn>;</td></tr>
<tr><th id="622">622</th><td>  <em>const</em> <a class="type" href="MipsSubtarget.h.html#llvm::MipsSubtarget" title='llvm::MipsSubtarget' data-ref="llvm::MipsSubtarget" data-ref-filename="llvm..MipsSubtarget">MipsSubtarget</a> &amp;<dfn class="local col1 decl" id="71STI" title='STI' data-type='const llvm::MipsSubtarget &amp;' data-ref="71STI" data-ref-filename="71STI">STI</dfn> = <a class="member field" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo::Subtarget" title='llvm::MipsInstrInfo::Subtarget' data-ref="llvm::MipsInstrInfo::Subtarget" data-ref-filename="llvm..MipsInstrInfo..Subtarget">Subtarget</a>;</td></tr>
<tr><th id="623">623</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col2 decl" id="72RegInfo" title='RegInfo' data-type='llvm::MachineRegisterInfo &amp;' data-ref="72RegInfo" data-ref-filename="72RegInfo">RegInfo</dfn> = <a class="local col6 ref" href="#66MBB" title='MBB' data-ref="66MBB" data-ref-filename="66MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="624">624</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="73Size" title='Size' data-type='unsigned int' data-ref="73Size" data-ref-filename="73Size">Size</dfn> = <a class="local col1 ref" href="#71STI" title='STI' data-ref="71STI" data-ref-filename="71STI">STI</a>.<a class="ref fn" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget9isABI_N64Ev" title='llvm::MipsSubtarget::isABI_N64' data-ref="_ZNK4llvm13MipsSubtarget9isABI_N64Ev" data-ref-filename="_ZNK4llvm13MipsSubtarget9isABI_N64Ev">isABI_N64</a>() ? <var>64</var> : <var>32</var>;</td></tr>
<tr><th id="625">625</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="74LUi" title='LUi' data-type='unsigned int' data-ref="74LUi" data-ref-filename="74LUi">LUi</dfn> = <a class="local col1 ref" href="#71STI" title='STI' data-ref="71STI" data-ref-filename="71STI">STI</a>.<a class="ref fn" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget9isABI_N64Ev" title='llvm::MipsSubtarget::isABI_N64' data-ref="_ZNK4llvm13MipsSubtarget9isABI_N64Ev" data-ref-filename="_ZNK4llvm13MipsSubtarget9isABI_N64Ev">isABI_N64</a>() ? <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::LUi64" title='llvm::Mips::LUi64' data-ref="llvm::Mips::LUi64" data-ref-filename="llvm..Mips..LUi64">LUi64</a> : <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::LUi" title='llvm::Mips::LUi' data-ref="llvm::Mips::LUi" data-ref-filename="llvm..Mips..LUi">LUi</a>;</td></tr>
<tr><th id="626">626</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="75ZEROReg" title='ZEROReg' data-type='unsigned int' data-ref="75ZEROReg" data-ref-filename="75ZEROReg">ZEROReg</dfn> = <a class="local col1 ref" href="#71STI" title='STI' data-ref="71STI" data-ref-filename="71STI">STI</a>.<a class="ref fn" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget9isABI_N64Ev" title='llvm::MipsSubtarget::isABI_N64' data-ref="_ZNK4llvm13MipsSubtarget9isABI_N64Ev" data-ref-filename="_ZNK4llvm13MipsSubtarget9isABI_N64Ev">isABI_N64</a>() ? <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::ZERO_64" title='llvm::Mips::ZERO_64' data-ref="llvm::Mips::ZERO_64" data-ref-filename="llvm..Mips..ZERO_64">ZERO_64</a> : <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::ZERO" title='llvm::Mips::ZERO' data-ref="llvm::Mips::ZERO" data-ref-filename="llvm..Mips..ZERO">ZERO</a>;</td></tr>
<tr><th id="627">627</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col6 decl" id="76RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="76RC" data-ref-filename="76RC">RC</dfn> = <a class="local col1 ref" href="#71STI" title='STI' data-ref="71STI" data-ref-filename="71STI">STI</a>.<a class="ref fn" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget9isABI_N64Ev" title='llvm::MipsSubtarget::isABI_N64' data-ref="_ZNK4llvm13MipsSubtarget9isABI_N64Ev" data-ref-filename="_ZNK4llvm13MipsSubtarget9isABI_N64Ev">isABI_N64</a>() ?</td></tr>
<tr><th id="628">628</th><td>    &amp;<span class="namespace">Mips::</span><a class="ref" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::GPR64RegClass" title='llvm::Mips::GPR64RegClass' data-ref="llvm::Mips::GPR64RegClass" data-ref-filename="llvm..Mips..GPR64RegClass">GPR64RegClass</a> : &amp;<span class="namespace">Mips::</span><a class="ref" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::GPR32RegClass" title='llvm::Mips::GPR32RegClass' data-ref="llvm::Mips::GPR32RegClass" data-ref-filename="llvm..Mips..GPR32RegClass">GPR32RegClass</a>;</td></tr>
<tr><th id="629">629</th><td>  <em>bool</em> <dfn class="local col7 decl" id="77LastInstrIsADDiu" title='LastInstrIsADDiu' data-type='bool' data-ref="77LastInstrIsADDiu" data-ref-filename="77LastInstrIsADDiu">LastInstrIsADDiu</dfn> = <a class="local col9 ref" href="#69NewImm" title='NewImm' data-ref="69NewImm" data-ref-filename="69NewImm">NewImm</a>;</td></tr>
<tr><th id="630">630</th><td></td></tr>
<tr><th id="631">631</th><td>  <em>const</em> <a class="type" href="MipsAnalyzeImmediate.h.html#llvm::MipsAnalyzeImmediate" title='llvm::MipsAnalyzeImmediate' data-ref="llvm::MipsAnalyzeImmediate" data-ref-filename="llvm..MipsAnalyzeImmediate">MipsAnalyzeImmediate</a>::<a class="typedef" href="MipsAnalyzeImmediate.h.html#llvm::MipsAnalyzeImmediate::InstSeq" title='llvm::MipsAnalyzeImmediate::InstSeq' data-type='SmallVector&lt;llvm::MipsAnalyzeImmediate::Inst, 7&gt;' data-ref="llvm::MipsAnalyzeImmediate::InstSeq" data-ref-filename="llvm..MipsAnalyzeImmediate..InstSeq">InstSeq</a> &amp;<dfn class="local col8 decl" id="78Seq" title='Seq' data-type='const MipsAnalyzeImmediate::InstSeq &amp;' data-ref="78Seq" data-ref-filename="78Seq">Seq</dfn> =</td></tr>
<tr><th id="632">632</th><td>    <a class="local col0 ref" href="#70AnalyzeImm" title='AnalyzeImm' data-ref="70AnalyzeImm" data-ref-filename="70AnalyzeImm">AnalyzeImm</a>.<a class="ref fn" href="MipsAnalyzeImmediate.h.html#_ZN4llvm20MipsAnalyzeImmediate7AnalyzeEmjb" title='llvm::MipsAnalyzeImmediate::Analyze' data-ref="_ZN4llvm20MipsAnalyzeImmediate7AnalyzeEmjb" data-ref-filename="_ZN4llvm20MipsAnalyzeImmediate7AnalyzeEmjb">Analyze</a>(<a class="local col5 ref" href="#65Imm" title='Imm' data-ref="65Imm" data-ref-filename="65Imm">Imm</a>, <a class="local col3 ref" href="#73Size" title='Size' data-ref="73Size" data-ref-filename="73Size">Size</a>, <a class="local col7 ref" href="#77LastInstrIsADDiu" title='LastInstrIsADDiu' data-ref="77LastInstrIsADDiu" data-ref-filename="77LastInstrIsADDiu">LastInstrIsADDiu</a>);</td></tr>
<tr><th id="633">633</th><td>  <a class="type" href="MipsAnalyzeImmediate.h.html#llvm::MipsAnalyzeImmediate" title='llvm::MipsAnalyzeImmediate' data-ref="llvm::MipsAnalyzeImmediate" data-ref-filename="llvm..MipsAnalyzeImmediate">MipsAnalyzeImmediate</a>::<a class="typedef" href="MipsAnalyzeImmediate.h.html#llvm::MipsAnalyzeImmediate::InstSeq" title='llvm::MipsAnalyzeImmediate::InstSeq' data-type='SmallVector&lt;llvm::MipsAnalyzeImmediate::Inst, 7&gt;' data-ref="llvm::MipsAnalyzeImmediate::InstSeq" data-ref-filename="llvm..MipsAnalyzeImmediate..InstSeq">InstSeq</a>::<a class="typedef" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl{llvm::MipsAnalyzeImmediate::Inst}::const_iterator" title='llvm::SmallVectorImpl&lt;llvm::MipsAnalyzeImmediate::Inst&gt;::const_iterator' data-type='typename SuperClass::const_iterator' data-ref="llvm::SmallVectorImpl{llvm::MipsAnalyzeImmediate::Inst}::const_iterator" data-ref-filename="llvm..SmallVectorImpl{llvm..MipsAnalyzeImmediate..Inst}..const_iterator">const_iterator</a> <dfn class="local col9 decl" id="79Inst" title='Inst' data-type='MipsAnalyzeImmediate::InstSeq::const_iterator' data-ref="79Inst" data-ref-filename="79Inst">Inst</dfn> = <a class="local col8 ref" href="#78Seq" title='Seq' data-ref="78Seq" data-ref-filename="78Seq">Seq</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm25SmallVectorTemplateCommon5beginEv" title='llvm::SmallVectorTemplateCommon::begin' data-ref="_ZNK4llvm25SmallVectorTemplateCommon5beginEv" data-ref-filename="_ZNK4llvm25SmallVectorTemplateCommon5beginEv">begin</a>();</td></tr>
<tr><th id="634">634</th><td></td></tr>
<tr><th id="635">635</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Seq.size() &amp;&amp; (!LastInstrIsADDiu || (Seq.size() &gt; <var>1</var>)));</td></tr>
<tr><th id="636">636</th><td></td></tr>
<tr><th id="637">637</th><td>  <i>// The first instruction can be a LUi, which is different from other</i></td></tr>
<tr><th id="638">638</th><td><i>  // instructions (ADDiu, ORI and SLL) in that it does not have a register</i></td></tr>
<tr><th id="639">639</th><td><i>  // operand.</i></td></tr>
<tr><th id="640">640</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="80Reg" title='Reg' data-type='llvm::Register' data-ref="80Reg" data-ref-filename="80Reg">Reg</dfn> = <a class="local col2 ref" href="#72RegInfo" title='RegInfo' data-ref="72RegInfo" data-ref-filename="72RegInfo">RegInfo</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col6 ref" href="#76RC" title='RC' data-ref="76RC" data-ref-filename="76RC">RC</a>);</td></tr>
<tr><th id="641">641</th><td></td></tr>
<tr><th id="642">642</th><td>  <b>if</b> (<a class="local col9 ref" href="#79Inst" title='Inst' data-ref="79Inst" data-ref-filename="79Inst">Inst</a>-&gt;<a class="ref field" href="MipsAnalyzeImmediate.h.html#llvm::MipsAnalyzeImmediate::Inst::Opc" title='llvm::MipsAnalyzeImmediate::Inst::Opc' data-ref="llvm::MipsAnalyzeImmediate::Inst::Opc" data-ref-filename="llvm..MipsAnalyzeImmediate..Inst..Opc">Opc</a> == <a class="local col4 ref" href="#74LUi" title='LUi' data-ref="74LUi" data-ref-filename="74LUi">LUi</a>)</td></tr>
<tr><th id="643">643</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col6 ref" href="#66MBB" title='MBB' data-ref="66MBB" data-ref-filename="66MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#67II" title='II' data-ref="67II" data-ref-filename="67II">II</a>, <a class="local col8 ref" href="#68DL" title='DL' data-ref="68DL" data-ref-filename="68DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col4 ref" href="#74LUi" title='LUi' data-ref="74LUi" data-ref-filename="74LUi">LUi</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#80Reg" title='Reg' data-ref="80Reg" data-ref-filename="80Reg">Reg</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm12SignExtend64Em" title='llvm::SignExtend64' data-ref="_ZN4llvm12SignExtend64Em" data-ref-filename="_ZN4llvm12SignExtend64Em">SignExtend64</a>&lt;<var>16</var>&gt;(<a class="local col9 ref" href="#79Inst" title='Inst' data-ref="79Inst" data-ref-filename="79Inst">Inst</a>-&gt;<a class="ref field" href="MipsAnalyzeImmediate.h.html#llvm::MipsAnalyzeImmediate::Inst::ImmOpnd" title='llvm::MipsAnalyzeImmediate::Inst::ImmOpnd' data-ref="llvm::MipsAnalyzeImmediate::Inst::ImmOpnd" data-ref-filename="llvm..MipsAnalyzeImmediate..Inst..ImmOpnd">ImmOpnd</a>));</td></tr>
<tr><th id="644">644</th><td>  <b>else</b></td></tr>
<tr><th id="645">645</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col6 ref" href="#66MBB" title='MBB' data-ref="66MBB" data-ref-filename="66MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#67II" title='II' data-ref="67II" data-ref-filename="67II">II</a>, <a class="local col8 ref" href="#68DL" title='DL' data-ref="68DL" data-ref-filename="68DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col9 ref" href="#79Inst" title='Inst' data-ref="79Inst" data-ref-filename="79Inst">Inst</a>-&gt;<a class="ref field" href="MipsAnalyzeImmediate.h.html#llvm::MipsAnalyzeImmediate::Inst::Opc" title='llvm::MipsAnalyzeImmediate::Inst::Opc' data-ref="llvm::MipsAnalyzeImmediate::Inst::Opc" data-ref-filename="llvm..MipsAnalyzeImmediate..Inst..Opc">Opc</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#80Reg" title='Reg' data-ref="80Reg" data-ref-filename="80Reg">Reg</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col5 ref" href="#75ZEROReg" title='ZEROReg' data-ref="75ZEROReg" data-ref-filename="75ZEROReg">ZEROReg</a>)</td></tr>
<tr><th id="646">646</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm12SignExtend64Em" title='llvm::SignExtend64' data-ref="_ZN4llvm12SignExtend64Em" data-ref-filename="_ZN4llvm12SignExtend64Em">SignExtend64</a>&lt;<var>16</var>&gt;(<a class="local col9 ref" href="#79Inst" title='Inst' data-ref="79Inst" data-ref-filename="79Inst">Inst</a>-&gt;<a class="ref field" href="MipsAnalyzeImmediate.h.html#llvm::MipsAnalyzeImmediate::Inst::ImmOpnd" title='llvm::MipsAnalyzeImmediate::Inst::ImmOpnd' data-ref="llvm::MipsAnalyzeImmediate::Inst::ImmOpnd" data-ref-filename="llvm..MipsAnalyzeImmediate..Inst..ImmOpnd">ImmOpnd</a>));</td></tr>
<tr><th id="647">647</th><td></td></tr>
<tr><th id="648">648</th><td>  <i>// Build the remaining instructions in Seq.</i></td></tr>
<tr><th id="649">649</th><td>  <b>for</b> (++<a class="local col9 ref" href="#79Inst" title='Inst' data-ref="79Inst" data-ref-filename="79Inst">Inst</a>; <a class="local col9 ref" href="#79Inst" title='Inst' data-ref="79Inst" data-ref-filename="79Inst">Inst</a> != <a class="local col8 ref" href="#78Seq" title='Seq' data-ref="78Seq" data-ref-filename="78Seq">Seq</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm25SmallVectorTemplateCommon3endEv" title='llvm::SmallVectorTemplateCommon::end' data-ref="_ZNK4llvm25SmallVectorTemplateCommon3endEv" data-ref-filename="_ZNK4llvm25SmallVectorTemplateCommon3endEv">end</a>() - <a class="local col7 ref" href="#77LastInstrIsADDiu" title='LastInstrIsADDiu' data-ref="77LastInstrIsADDiu" data-ref-filename="77LastInstrIsADDiu">LastInstrIsADDiu</a>; ++<a class="local col9 ref" href="#79Inst" title='Inst' data-ref="79Inst" data-ref-filename="79Inst">Inst</a>)</td></tr>
<tr><th id="650">650</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col6 ref" href="#66MBB" title='MBB' data-ref="66MBB" data-ref-filename="66MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#67II" title='II' data-ref="67II" data-ref-filename="67II">II</a>, <a class="local col8 ref" href="#68DL" title='DL' data-ref="68DL" data-ref-filename="68DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col9 ref" href="#79Inst" title='Inst' data-ref="79Inst" data-ref-filename="79Inst">Inst</a>-&gt;<a class="ref field" href="MipsAnalyzeImmediate.h.html#llvm::MipsAnalyzeImmediate::Inst::Opc" title='llvm::MipsAnalyzeImmediate::Inst::Opc' data-ref="llvm::MipsAnalyzeImmediate::Inst::Opc" data-ref-filename="llvm..MipsAnalyzeImmediate..Inst..Opc">Opc</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#80Reg" title='Reg' data-ref="80Reg" data-ref-filename="80Reg">Reg</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#80Reg" title='Reg' data-ref="80Reg" data-ref-filename="80Reg">Reg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill" data-ref-filename="llvm..RegState..Kill">Kill</a>)</td></tr>
<tr><th id="651">651</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm12SignExtend64Em" title='llvm::SignExtend64' data-ref="_ZN4llvm12SignExtend64Em" data-ref-filename="_ZN4llvm12SignExtend64Em">SignExtend64</a>&lt;<var>16</var>&gt;(<a class="local col9 ref" href="#79Inst" title='Inst' data-ref="79Inst" data-ref-filename="79Inst">Inst</a>-&gt;<a class="ref field" href="MipsAnalyzeImmediate.h.html#llvm::MipsAnalyzeImmediate::Inst::ImmOpnd" title='llvm::MipsAnalyzeImmediate::Inst::ImmOpnd' data-ref="llvm::MipsAnalyzeImmediate::Inst::ImmOpnd" data-ref-filename="llvm..MipsAnalyzeImmediate..Inst..ImmOpnd">ImmOpnd</a>));</td></tr>
<tr><th id="652">652</th><td></td></tr>
<tr><th id="653">653</th><td>  <b>if</b> (<a class="local col7 ref" href="#77LastInstrIsADDiu" title='LastInstrIsADDiu' data-ref="77LastInstrIsADDiu" data-ref-filename="77LastInstrIsADDiu">LastInstrIsADDiu</a>)</td></tr>
<tr><th id="654">654</th><td>    *<a class="local col9 ref" href="#69NewImm" title='NewImm' data-ref="69NewImm" data-ref-filename="69NewImm">NewImm</a> = <a class="local col9 ref" href="#79Inst" title='Inst' data-ref="79Inst" data-ref-filename="79Inst">Inst</a>-&gt;<a class="ref field" href="MipsAnalyzeImmediate.h.html#llvm::MipsAnalyzeImmediate::Inst::ImmOpnd" title='llvm::MipsAnalyzeImmediate::Inst::ImmOpnd' data-ref="llvm::MipsAnalyzeImmediate::Inst::ImmOpnd" data-ref-filename="llvm..MipsAnalyzeImmediate..Inst..ImmOpnd">ImmOpnd</a>;</td></tr>
<tr><th id="655">655</th><td></td></tr>
<tr><th id="656">656</th><td>  <b>return</b> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col0 ref" href="#80Reg" title='Reg' data-ref="80Reg" data-ref-filename="80Reg">Reg</a>;</td></tr>
<tr><th id="657">657</th><td>}</td></tr>
<tr><th id="658">658</th><td></td></tr>
<tr><th id="659">659</th><td><em>unsigned</em> <a class="type" href="MipsSEInstrInfo.h.html#llvm::MipsSEInstrInfo" title='llvm::MipsSEInstrInfo' data-ref="llvm::MipsSEInstrInfo" data-ref-filename="llvm..MipsSEInstrInfo">MipsSEInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm15MipsSEInstrInfo18getAnalyzableBrOpcEj" title='llvm::MipsSEInstrInfo::getAnalyzableBrOpc' data-ref="_ZNK4llvm15MipsSEInstrInfo18getAnalyzableBrOpcEj" data-ref-filename="_ZNK4llvm15MipsSEInstrInfo18getAnalyzableBrOpcEj">getAnalyzableBrOpc</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="81Opc" title='Opc' data-type='unsigned int' data-ref="81Opc" data-ref-filename="81Opc">Opc</dfn>) <em>const</em> {</td></tr>
<tr><th id="660">660</th><td>  <b>return</b> (<a class="local col1 ref" href="#81Opc" title='Opc' data-ref="81Opc" data-ref-filename="81Opc">Opc</a> == <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BEQ" title='llvm::Mips::BEQ' data-ref="llvm::Mips::BEQ" data-ref-filename="llvm..Mips..BEQ">BEQ</a>    || <a class="local col1 ref" href="#81Opc" title='Opc' data-ref="81Opc" data-ref-filename="81Opc">Opc</a> == <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BEQ_MM" title='llvm::Mips::BEQ_MM' data-ref="llvm::Mips::BEQ_MM" data-ref-filename="llvm..Mips..BEQ_MM">BEQ_MM</a> || <a class="local col1 ref" href="#81Opc" title='Opc' data-ref="81Opc" data-ref-filename="81Opc">Opc</a> == <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BNE" title='llvm::Mips::BNE' data-ref="llvm::Mips::BNE" data-ref-filename="llvm..Mips..BNE">BNE</a>    ||</td></tr>
<tr><th id="661">661</th><td>          <a class="local col1 ref" href="#81Opc" title='Opc' data-ref="81Opc" data-ref-filename="81Opc">Opc</a> == <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BNE_MM" title='llvm::Mips::BNE_MM' data-ref="llvm::Mips::BNE_MM" data-ref-filename="llvm..Mips..BNE_MM">BNE_MM</a> || <a class="local col1 ref" href="#81Opc" title='Opc' data-ref="81Opc" data-ref-filename="81Opc">Opc</a> == <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BGTZ" title='llvm::Mips::BGTZ' data-ref="llvm::Mips::BGTZ" data-ref-filename="llvm..Mips..BGTZ">BGTZ</a>   || <a class="local col1 ref" href="#81Opc" title='Opc' data-ref="81Opc" data-ref-filename="81Opc">Opc</a> == <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BGEZ" title='llvm::Mips::BGEZ' data-ref="llvm::Mips::BGEZ" data-ref-filename="llvm..Mips..BGEZ">BGEZ</a>   ||</td></tr>
<tr><th id="662">662</th><td>          <a class="local col1 ref" href="#81Opc" title='Opc' data-ref="81Opc" data-ref-filename="81Opc">Opc</a> == <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BLTZ" title='llvm::Mips::BLTZ' data-ref="llvm::Mips::BLTZ" data-ref-filename="llvm..Mips..BLTZ">BLTZ</a>   || <a class="local col1 ref" href="#81Opc" title='Opc' data-ref="81Opc" data-ref-filename="81Opc">Opc</a> == <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BLEZ" title='llvm::Mips::BLEZ' data-ref="llvm::Mips::BLEZ" data-ref-filename="llvm..Mips..BLEZ">BLEZ</a>   || <a class="local col1 ref" href="#81Opc" title='Opc' data-ref="81Opc" data-ref-filename="81Opc">Opc</a> == <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BEQ64" title='llvm::Mips::BEQ64' data-ref="llvm::Mips::BEQ64" data-ref-filename="llvm..Mips..BEQ64">BEQ64</a>  ||</td></tr>
<tr><th id="663">663</th><td>          <a class="local col1 ref" href="#81Opc" title='Opc' data-ref="81Opc" data-ref-filename="81Opc">Opc</a> == <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BNE64" title='llvm::Mips::BNE64' data-ref="llvm::Mips::BNE64" data-ref-filename="llvm..Mips..BNE64">BNE64</a>  || <a class="local col1 ref" href="#81Opc" title='Opc' data-ref="81Opc" data-ref-filename="81Opc">Opc</a> == <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BGTZ64" title='llvm::Mips::BGTZ64' data-ref="llvm::Mips::BGTZ64" data-ref-filename="llvm..Mips..BGTZ64">BGTZ64</a> || <a class="local col1 ref" href="#81Opc" title='Opc' data-ref="81Opc" data-ref-filename="81Opc">Opc</a> == <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BGEZ64" title='llvm::Mips::BGEZ64' data-ref="llvm::Mips::BGEZ64" data-ref-filename="llvm..Mips..BGEZ64">BGEZ64</a> ||</td></tr>
<tr><th id="664">664</th><td>          <a class="local col1 ref" href="#81Opc" title='Opc' data-ref="81Opc" data-ref-filename="81Opc">Opc</a> == <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BLTZ64" title='llvm::Mips::BLTZ64' data-ref="llvm::Mips::BLTZ64" data-ref-filename="llvm..Mips..BLTZ64">BLTZ64</a> || <a class="local col1 ref" href="#81Opc" title='Opc' data-ref="81Opc" data-ref-filename="81Opc">Opc</a> == <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BLEZ64" title='llvm::Mips::BLEZ64' data-ref="llvm::Mips::BLEZ64" data-ref-filename="llvm..Mips..BLEZ64">BLEZ64</a> || <a class="local col1 ref" href="#81Opc" title='Opc' data-ref="81Opc" data-ref-filename="81Opc">Opc</a> == <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BC1T" title='llvm::Mips::BC1T' data-ref="llvm::Mips::BC1T" data-ref-filename="llvm..Mips..BC1T">BC1T</a>   ||</td></tr>
<tr><th id="665">665</th><td>          <a class="local col1 ref" href="#81Opc" title='Opc' data-ref="81Opc" data-ref-filename="81Opc">Opc</a> == <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BC1F" title='llvm::Mips::BC1F' data-ref="llvm::Mips::BC1F" data-ref-filename="llvm..Mips..BC1F">BC1F</a>   || <a class="local col1 ref" href="#81Opc" title='Opc' data-ref="81Opc" data-ref-filename="81Opc">Opc</a> == <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::B" title='llvm::Mips::B' data-ref="llvm::Mips::B" data-ref-filename="llvm..Mips..B">B</a>      || <a class="local col1 ref" href="#81Opc" title='Opc' data-ref="81Opc" data-ref-filename="81Opc">Opc</a> == <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::J" title='llvm::Mips::J' data-ref="llvm::Mips::J" data-ref-filename="llvm..Mips..J">J</a>      ||</td></tr>
<tr><th id="666">666</th><td>          <a class="local col1 ref" href="#81Opc" title='Opc' data-ref="81Opc" data-ref-filename="81Opc">Opc</a> == <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::J_MM" title='llvm::Mips::J_MM' data-ref="llvm::Mips::J_MM" data-ref-filename="llvm..Mips..J_MM">J_MM</a>   || <a class="local col1 ref" href="#81Opc" title='Opc' data-ref="81Opc" data-ref-filename="81Opc">Opc</a> == <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::B_MM" title='llvm::Mips::B_MM' data-ref="llvm::Mips::B_MM" data-ref-filename="llvm..Mips..B_MM">B_MM</a>   || <a class="local col1 ref" href="#81Opc" title='Opc' data-ref="81Opc" data-ref-filename="81Opc">Opc</a> == <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BEQZC_MM" title='llvm::Mips::BEQZC_MM' data-ref="llvm::Mips::BEQZC_MM" data-ref-filename="llvm..Mips..BEQZC_MM">BEQZC_MM</a> ||</td></tr>
<tr><th id="667">667</th><td>          <a class="local col1 ref" href="#81Opc" title='Opc' data-ref="81Opc" data-ref-filename="81Opc">Opc</a> == <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BNEZC_MM" title='llvm::Mips::BNEZC_MM' data-ref="llvm::Mips::BNEZC_MM" data-ref-filename="llvm..Mips..BNEZC_MM">BNEZC_MM</a> || <a class="local col1 ref" href="#81Opc" title='Opc' data-ref="81Opc" data-ref-filename="81Opc">Opc</a> == <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BEQC" title='llvm::Mips::BEQC' data-ref="llvm::Mips::BEQC" data-ref-filename="llvm..Mips..BEQC">BEQC</a> || <a class="local col1 ref" href="#81Opc" title='Opc' data-ref="81Opc" data-ref-filename="81Opc">Opc</a> == <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BNEC" title='llvm::Mips::BNEC' data-ref="llvm::Mips::BNEC" data-ref-filename="llvm..Mips..BNEC">BNEC</a>   ||</td></tr>
<tr><th id="668">668</th><td>          <a class="local col1 ref" href="#81Opc" title='Opc' data-ref="81Opc" data-ref-filename="81Opc">Opc</a> == <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BLTC" title='llvm::Mips::BLTC' data-ref="llvm::Mips::BLTC" data-ref-filename="llvm..Mips..BLTC">BLTC</a>   || <a class="local col1 ref" href="#81Opc" title='Opc' data-ref="81Opc" data-ref-filename="81Opc">Opc</a> == <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BGEC" title='llvm::Mips::BGEC' data-ref="llvm::Mips::BGEC" data-ref-filename="llvm..Mips..BGEC">BGEC</a>   || <a class="local col1 ref" href="#81Opc" title='Opc' data-ref="81Opc" data-ref-filename="81Opc">Opc</a> == <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BLTUC" title='llvm::Mips::BLTUC' data-ref="llvm::Mips::BLTUC" data-ref-filename="llvm..Mips..BLTUC">BLTUC</a>  ||</td></tr>
<tr><th id="669">669</th><td>          <a class="local col1 ref" href="#81Opc" title='Opc' data-ref="81Opc" data-ref-filename="81Opc">Opc</a> == <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BGEUC" title='llvm::Mips::BGEUC' data-ref="llvm::Mips::BGEUC" data-ref-filename="llvm..Mips..BGEUC">BGEUC</a>  || <a class="local col1 ref" href="#81Opc" title='Opc' data-ref="81Opc" data-ref-filename="81Opc">Opc</a> == <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BGTZC" title='llvm::Mips::BGTZC' data-ref="llvm::Mips::BGTZC" data-ref-filename="llvm..Mips..BGTZC">BGTZC</a>  || <a class="local col1 ref" href="#81Opc" title='Opc' data-ref="81Opc" data-ref-filename="81Opc">Opc</a> == <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BLEZC" title='llvm::Mips::BLEZC' data-ref="llvm::Mips::BLEZC" data-ref-filename="llvm..Mips..BLEZC">BLEZC</a>  ||</td></tr>
<tr><th id="670">670</th><td>          <a class="local col1 ref" href="#81Opc" title='Opc' data-ref="81Opc" data-ref-filename="81Opc">Opc</a> == <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BGEZC" title='llvm::Mips::BGEZC' data-ref="llvm::Mips::BGEZC" data-ref-filename="llvm..Mips..BGEZC">BGEZC</a>  || <a class="local col1 ref" href="#81Opc" title='Opc' data-ref="81Opc" data-ref-filename="81Opc">Opc</a> == <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BLTZC" title='llvm::Mips::BLTZC' data-ref="llvm::Mips::BLTZC" data-ref-filename="llvm..Mips..BLTZC">BLTZC</a>  || <a class="local col1 ref" href="#81Opc" title='Opc' data-ref="81Opc" data-ref-filename="81Opc">Opc</a> == <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BEQZC" title='llvm::Mips::BEQZC' data-ref="llvm::Mips::BEQZC" data-ref-filename="llvm..Mips..BEQZC">BEQZC</a>  ||</td></tr>
<tr><th id="671">671</th><td>          <a class="local col1 ref" href="#81Opc" title='Opc' data-ref="81Opc" data-ref-filename="81Opc">Opc</a> == <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BNEZC" title='llvm::Mips::BNEZC' data-ref="llvm::Mips::BNEZC" data-ref-filename="llvm..Mips..BNEZC">BNEZC</a>  || <a class="local col1 ref" href="#81Opc" title='Opc' data-ref="81Opc" data-ref-filename="81Opc">Opc</a> == <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BEQZC64" title='llvm::Mips::BEQZC64' data-ref="llvm::Mips::BEQZC64" data-ref-filename="llvm..Mips..BEQZC64">BEQZC64</a> || <a class="local col1 ref" href="#81Opc" title='Opc' data-ref="81Opc" data-ref-filename="81Opc">Opc</a> == <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BNEZC64" title='llvm::Mips::BNEZC64' data-ref="llvm::Mips::BNEZC64" data-ref-filename="llvm..Mips..BNEZC64">BNEZC64</a> ||</td></tr>
<tr><th id="672">672</th><td>          <a class="local col1 ref" href="#81Opc" title='Opc' data-ref="81Opc" data-ref-filename="81Opc">Opc</a> == <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BEQC64" title='llvm::Mips::BEQC64' data-ref="llvm::Mips::BEQC64" data-ref-filename="llvm..Mips..BEQC64">BEQC64</a> || <a class="local col1 ref" href="#81Opc" title='Opc' data-ref="81Opc" data-ref-filename="81Opc">Opc</a> == <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BNEC64" title='llvm::Mips::BNEC64' data-ref="llvm::Mips::BNEC64" data-ref-filename="llvm..Mips..BNEC64">BNEC64</a> || <a class="local col1 ref" href="#81Opc" title='Opc' data-ref="81Opc" data-ref-filename="81Opc">Opc</a> == <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BGEC64" title='llvm::Mips::BGEC64' data-ref="llvm::Mips::BGEC64" data-ref-filename="llvm..Mips..BGEC64">BGEC64</a> ||</td></tr>
<tr><th id="673">673</th><td>          <a class="local col1 ref" href="#81Opc" title='Opc' data-ref="81Opc" data-ref-filename="81Opc">Opc</a> == <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BGEUC64" title='llvm::Mips::BGEUC64' data-ref="llvm::Mips::BGEUC64" data-ref-filename="llvm..Mips..BGEUC64">BGEUC64</a> || <a class="local col1 ref" href="#81Opc" title='Opc' data-ref="81Opc" data-ref-filename="81Opc">Opc</a> == <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BLTC64" title='llvm::Mips::BLTC64' data-ref="llvm::Mips::BLTC64" data-ref-filename="llvm..Mips..BLTC64">BLTC64</a> || <a class="local col1 ref" href="#81Opc" title='Opc' data-ref="81Opc" data-ref-filename="81Opc">Opc</a> == <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BLTUC64" title='llvm::Mips::BLTUC64' data-ref="llvm::Mips::BLTUC64" data-ref-filename="llvm..Mips..BLTUC64">BLTUC64</a> ||</td></tr>
<tr><th id="674">674</th><td>          <a class="local col1 ref" href="#81Opc" title='Opc' data-ref="81Opc" data-ref-filename="81Opc">Opc</a> == <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BGTZC64" title='llvm::Mips::BGTZC64' data-ref="llvm::Mips::BGTZC64" data-ref-filename="llvm..Mips..BGTZC64">BGTZC64</a> || <a class="local col1 ref" href="#81Opc" title='Opc' data-ref="81Opc" data-ref-filename="81Opc">Opc</a> == <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BGEZC64" title='llvm::Mips::BGEZC64' data-ref="llvm::Mips::BGEZC64" data-ref-filename="llvm..Mips..BGEZC64">BGEZC64</a> ||</td></tr>
<tr><th id="675">675</th><td>          <a class="local col1 ref" href="#81Opc" title='Opc' data-ref="81Opc" data-ref-filename="81Opc">Opc</a> == <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BLTZC64" title='llvm::Mips::BLTZC64' data-ref="llvm::Mips::BLTZC64" data-ref-filename="llvm..Mips..BLTZC64">BLTZC64</a> || <a class="local col1 ref" href="#81Opc" title='Opc' data-ref="81Opc" data-ref-filename="81Opc">Opc</a> == <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BLEZC64" title='llvm::Mips::BLEZC64' data-ref="llvm::Mips::BLEZC64" data-ref-filename="llvm..Mips..BLEZC64">BLEZC64</a> || <a class="local col1 ref" href="#81Opc" title='Opc' data-ref="81Opc" data-ref-filename="81Opc">Opc</a> == <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BC" title='llvm::Mips::BC' data-ref="llvm::Mips::BC" data-ref-filename="llvm..Mips..BC">BC</a> ||</td></tr>
<tr><th id="676">676</th><td>          <a class="local col1 ref" href="#81Opc" title='Opc' data-ref="81Opc" data-ref-filename="81Opc">Opc</a> == <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BBIT0" title='llvm::Mips::BBIT0' data-ref="llvm::Mips::BBIT0" data-ref-filename="llvm..Mips..BBIT0">BBIT0</a> || <a class="local col1 ref" href="#81Opc" title='Opc' data-ref="81Opc" data-ref-filename="81Opc">Opc</a> == <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BBIT1" title='llvm::Mips::BBIT1' data-ref="llvm::Mips::BBIT1" data-ref-filename="llvm..Mips..BBIT1">BBIT1</a> || <a class="local col1 ref" href="#81Opc" title='Opc' data-ref="81Opc" data-ref-filename="81Opc">Opc</a> == <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BBIT032" title='llvm::Mips::BBIT032' data-ref="llvm::Mips::BBIT032" data-ref-filename="llvm..Mips..BBIT032">BBIT032</a> ||</td></tr>
<tr><th id="677">677</th><td>          <a class="local col1 ref" href="#81Opc" title='Opc' data-ref="81Opc" data-ref-filename="81Opc">Opc</a> == <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BBIT132" title='llvm::Mips::BBIT132' data-ref="llvm::Mips::BBIT132" data-ref-filename="llvm..Mips..BBIT132">BBIT132</a> ||  <a class="local col1 ref" href="#81Opc" title='Opc' data-ref="81Opc" data-ref-filename="81Opc">Opc</a> == <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BC_MMR6" title='llvm::Mips::BC_MMR6' data-ref="llvm::Mips::BC_MMR6" data-ref-filename="llvm..Mips..BC_MMR6">BC_MMR6</a> ||</td></tr>
<tr><th id="678">678</th><td>          <a class="local col1 ref" href="#81Opc" title='Opc' data-ref="81Opc" data-ref-filename="81Opc">Opc</a> == <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BEQC_MMR6" title='llvm::Mips::BEQC_MMR6' data-ref="llvm::Mips::BEQC_MMR6" data-ref-filename="llvm..Mips..BEQC_MMR6">BEQC_MMR6</a> || <a class="local col1 ref" href="#81Opc" title='Opc' data-ref="81Opc" data-ref-filename="81Opc">Opc</a> == <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BNEC_MMR6" title='llvm::Mips::BNEC_MMR6' data-ref="llvm::Mips::BNEC_MMR6" data-ref-filename="llvm..Mips..BNEC_MMR6">BNEC_MMR6</a> ||</td></tr>
<tr><th id="679">679</th><td>          <a class="local col1 ref" href="#81Opc" title='Opc' data-ref="81Opc" data-ref-filename="81Opc">Opc</a> == <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BLTC_MMR6" title='llvm::Mips::BLTC_MMR6' data-ref="llvm::Mips::BLTC_MMR6" data-ref-filename="llvm..Mips..BLTC_MMR6">BLTC_MMR6</a> || <a class="local col1 ref" href="#81Opc" title='Opc' data-ref="81Opc" data-ref-filename="81Opc">Opc</a> == <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BGEC_MMR6" title='llvm::Mips::BGEC_MMR6' data-ref="llvm::Mips::BGEC_MMR6" data-ref-filename="llvm..Mips..BGEC_MMR6">BGEC_MMR6</a> ||</td></tr>
<tr><th id="680">680</th><td>          <a class="local col1 ref" href="#81Opc" title='Opc' data-ref="81Opc" data-ref-filename="81Opc">Opc</a> == <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BLTUC_MMR6" title='llvm::Mips::BLTUC_MMR6' data-ref="llvm::Mips::BLTUC_MMR6" data-ref-filename="llvm..Mips..BLTUC_MMR6">BLTUC_MMR6</a> || <a class="local col1 ref" href="#81Opc" title='Opc' data-ref="81Opc" data-ref-filename="81Opc">Opc</a> == <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BGEUC_MMR6" title='llvm::Mips::BGEUC_MMR6' data-ref="llvm::Mips::BGEUC_MMR6" data-ref-filename="llvm..Mips..BGEUC_MMR6">BGEUC_MMR6</a> ||</td></tr>
<tr><th id="681">681</th><td>          <a class="local col1 ref" href="#81Opc" title='Opc' data-ref="81Opc" data-ref-filename="81Opc">Opc</a> == <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BGTZC_MMR6" title='llvm::Mips::BGTZC_MMR6' data-ref="llvm::Mips::BGTZC_MMR6" data-ref-filename="llvm..Mips..BGTZC_MMR6">BGTZC_MMR6</a> || <a class="local col1 ref" href="#81Opc" title='Opc' data-ref="81Opc" data-ref-filename="81Opc">Opc</a> == <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BLEZC_MMR6" title='llvm::Mips::BLEZC_MMR6' data-ref="llvm::Mips::BLEZC_MMR6" data-ref-filename="llvm..Mips..BLEZC_MMR6">BLEZC_MMR6</a> ||</td></tr>
<tr><th id="682">682</th><td>          <a class="local col1 ref" href="#81Opc" title='Opc' data-ref="81Opc" data-ref-filename="81Opc">Opc</a> == <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BGEZC_MMR6" title='llvm::Mips::BGEZC_MMR6' data-ref="llvm::Mips::BGEZC_MMR6" data-ref-filename="llvm..Mips..BGEZC_MMR6">BGEZC_MMR6</a> || <a class="local col1 ref" href="#81Opc" title='Opc' data-ref="81Opc" data-ref-filename="81Opc">Opc</a> == <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BLTZC_MMR6" title='llvm::Mips::BLTZC_MMR6' data-ref="llvm::Mips::BLTZC_MMR6" data-ref-filename="llvm..Mips..BLTZC_MMR6">BLTZC_MMR6</a> ||</td></tr>
<tr><th id="683">683</th><td>          <a class="local col1 ref" href="#81Opc" title='Opc' data-ref="81Opc" data-ref-filename="81Opc">Opc</a> == <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BEQZC_MMR6" title='llvm::Mips::BEQZC_MMR6' data-ref="llvm::Mips::BEQZC_MMR6" data-ref-filename="llvm..Mips..BEQZC_MMR6">BEQZC_MMR6</a> || <a class="local col1 ref" href="#81Opc" title='Opc' data-ref="81Opc" data-ref-filename="81Opc">Opc</a> == <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BNEZC_MMR6" title='llvm::Mips::BNEZC_MMR6' data-ref="llvm::Mips::BNEZC_MMR6" data-ref-filename="llvm..Mips..BNEZC_MMR6">BNEZC_MMR6</a>) ? <a class="local col1 ref" href="#81Opc" title='Opc' data-ref="81Opc" data-ref-filename="81Opc">Opc</a> : <var>0</var>;</td></tr>
<tr><th id="684">684</th><td>}</td></tr>
<tr><th id="685">685</th><td></td></tr>
<tr><th id="686">686</th><td><em>void</em> <a class="type" href="MipsSEInstrInfo.h.html#llvm::MipsSEInstrInfo" title='llvm::MipsSEInstrInfo' data-ref="llvm::MipsSEInstrInfo" data-ref-filename="llvm..MipsSEInstrInfo">MipsSEInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm15MipsSEInstrInfo11expandRetRAERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MipsSEInstrInfo::expandRetRA' data-ref="_ZNK4llvm15MipsSEInstrInfo11expandRetRAERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZNK4llvm15MipsSEInstrInfo11expandRetRAERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">expandRetRA</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="82MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="82MBB" data-ref-filename="82MBB">MBB</dfn>,</td></tr>
<tr><th id="687">687</th><td>                                  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col3 decl" id="83I" title='I' data-type='MachineBasicBlock::iterator' data-ref="83I" data-ref-filename="83I">I</dfn>) <em>const</em> {</td></tr>
<tr><th id="688">688</th><td></td></tr>
<tr><th id="689">689</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm19MachineInstrBuilderC1Ev" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1Ev" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1Ev"></a><dfn class="local col4 decl" id="84MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="84MIB" data-ref-filename="84MIB">MIB</dfn>;</td></tr>
<tr><th id="690">690</th><td>  <b>if</b> (<a class="member field" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo::Subtarget" title='llvm::MipsInstrInfo::Subtarget' data-ref="llvm::MipsInstrInfo::Subtarget" data-ref-filename="llvm..MipsInstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget9isGP64bitEv" title='llvm::MipsSubtarget::isGP64bit' data-ref="_ZNK4llvm13MipsSubtarget9isGP64bitEv" data-ref-filename="_ZNK4llvm13MipsSubtarget9isGP64bitEv">isGP64bit</a>())</td></tr>
<tr><th id="691">691</th><td>    <a class="local col4 ref" href="#84MIB" title='MIB' data-ref="84MIB" data-ref-filename="84MIB">MIB</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::operator=' data-ref="_ZN4llvm19MachineInstrBuilderaSERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderaSERKS0_">=</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col2 ref" href="#82MBB" title='MBB' data-ref="82MBB" data-ref-filename="82MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col3 ref" href="#83I" title='I' data-ref="83I" data-ref-filename="83I">I</a>, <a class="local col3 ref" href="#83I" title='I' data-ref="83I" data-ref-filename="83I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::PseudoReturn64" title='llvm::Mips::PseudoReturn64' data-ref="llvm::Mips::PseudoReturn64" data-ref-filename="llvm..Mips..PseudoReturn64">PseudoReturn64</a>))</td></tr>
<tr><th id="692">692</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::RA_64" title='llvm::Mips::RA_64' data-ref="llvm::Mips::RA_64" data-ref-filename="llvm..Mips..RA_64">RA_64</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Undef" title='llvm::RegState::Undef' data-ref="llvm::RegState::Undef" data-ref-filename="llvm..RegState..Undef">Undef</a>);</td></tr>
<tr><th id="693">693</th><td>  <b>else</b></td></tr>
<tr><th id="694">694</th><td>    <a class="local col4 ref" href="#84MIB" title='MIB' data-ref="84MIB" data-ref-filename="84MIB">MIB</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::operator=' data-ref="_ZN4llvm19MachineInstrBuilderaSERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderaSERKS0_">=</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col2 ref" href="#82MBB" title='MBB' data-ref="82MBB" data-ref-filename="82MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col3 ref" href="#83I" title='I' data-ref="83I" data-ref-filename="83I">I</a>, <a class="local col3 ref" href="#83I" title='I' data-ref="83I" data-ref-filename="83I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::PseudoReturn" title='llvm::Mips::PseudoReturn' data-ref="llvm::Mips::PseudoReturn" data-ref-filename="llvm..Mips..PseudoReturn">PseudoReturn</a>))</td></tr>
<tr><th id="695">695</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::RA" title='llvm::Mips::RA' data-ref="llvm::Mips::RA" data-ref-filename="llvm..Mips..RA">RA</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Undef" title='llvm::RegState::Undef' data-ref="llvm::RegState::Undef" data-ref-filename="llvm..RegState..Undef">Undef</a>);</td></tr>
<tr><th id="696">696</th><td></td></tr>
<tr><th id="697">697</th><td>  <i>// Retain any imp-use flags.</i></td></tr>
<tr><th id="698">698</th><td>  <b>for</b> (<em>auto</em> &amp; <dfn class="local col5 decl" id="85MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="85MO" data-ref-filename="85MO">MO</dfn> : <a class="local col3 ref" href="#83I" title='I' data-ref="83I" data-ref-filename="83I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZN4llvm12MachineInstr8operandsEv" data-ref-filename="_ZN4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="699">699</th><td>    <b>if</b> (<a class="local col5 ref" href="#85MO" title='MO' data-ref="85MO" data-ref-filename="85MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand10isImplicitEv" title='llvm::MachineOperand::isImplicit' data-ref="_ZNK4llvm14MachineOperand10isImplicitEv" data-ref-filename="_ZNK4llvm14MachineOperand10isImplicitEv">isImplicit</a>())</td></tr>
<tr><th id="700">700</th><td>      <a class="local col4 ref" href="#84MIB" title='MIB' data-ref="84MIB" data-ref-filename="84MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col5 ref" href="#85MO" title='MO' data-ref="85MO" data-ref-filename="85MO">MO</a>);</td></tr>
<tr><th id="701">701</th><td>  }</td></tr>
<tr><th id="702">702</th><td>}</td></tr>
<tr><th id="703">703</th><td></td></tr>
<tr><th id="704">704</th><td><em>void</em> <a class="type" href="MipsSEInstrInfo.h.html#llvm::MipsSEInstrInfo" title='llvm::MipsSEInstrInfo' data-ref="llvm::MipsSEInstrInfo" data-ref-filename="llvm..MipsSEInstrInfo">MipsSEInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm15MipsSEInstrInfo10expandERetERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MipsSEInstrInfo::expandERet' data-ref="_ZNK4llvm15MipsSEInstrInfo10expandERetERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZNK4llvm15MipsSEInstrInfo10expandERetERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">expandERet</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="86MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="86MBB" data-ref-filename="86MBB">MBB</dfn>,</td></tr>
<tr><th id="705">705</th><td>                                 <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col7 decl" id="87I" title='I' data-type='MachineBasicBlock::iterator' data-ref="87I" data-ref-filename="87I">I</dfn>) <em>const</em> {</td></tr>
<tr><th id="706">706</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col6 ref" href="#86MBB" title='MBB' data-ref="86MBB" data-ref-filename="86MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#87I" title='I' data-ref="87I" data-ref-filename="87I">I</a>, <a class="local col7 ref" href="#87I" title='I' data-ref="87I" data-ref-filename="87I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::ERET" title='llvm::Mips::ERET' data-ref="llvm::Mips::ERET" data-ref-filename="llvm..Mips..ERET">ERET</a>));</td></tr>
<tr><th id="707">707</th><td>}</td></tr>
<tr><th id="708">708</th><td></td></tr>
<tr><th id="709">709</th><td><span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<em>bool</em>, <em>bool</em>&gt;</td></tr>
<tr><th id="710">710</th><td><a class="type" href="MipsSEInstrInfo.h.html#llvm::MipsSEInstrInfo" title='llvm::MipsSEInstrInfo' data-ref="llvm::MipsSEInstrInfo" data-ref-filename="llvm..MipsSEInstrInfo">MipsSEInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm15MipsSEInstrInfo15compareOpndSizeEjRKNS_15MachineFunctionE" title='llvm::MipsSEInstrInfo::compareOpndSize' data-ref="_ZNK4llvm15MipsSEInstrInfo15compareOpndSizeEjRKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm15MipsSEInstrInfo15compareOpndSizeEjRKNS_15MachineFunctionE">compareOpndSize</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="88Opc" title='Opc' data-type='unsigned int' data-ref="88Opc" data-ref-filename="88Opc">Opc</dfn>,</td></tr>
<tr><th id="711">711</th><td>                                 <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="89MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="89MF" data-ref-filename="89MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="712">712</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" data-ref-filename="llvm..MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col0 decl" id="90Desc" title='Desc' data-type='const llvm::MCInstrDesc &amp;' data-ref="90Desc" data-ref-filename="90Desc">Desc</dfn> = <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col8 ref" href="#88Opc" title='Opc' data-ref="88Opc" data-ref-filename="88Opc">Opc</a>);</td></tr>
<tr><th id="713">713</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Desc.NumOperands == <var>2</var> &amp;&amp; <q>"Unary instruction expected."</q>);</td></tr>
<tr><th id="714">714</th><td>  <em>const</em> <a class="type" href="MipsRegisterInfo.h.html#llvm::MipsRegisterInfo" title='llvm::MipsRegisterInfo' data-ref="llvm::MipsRegisterInfo" data-ref-filename="llvm..MipsRegisterInfo">MipsRegisterInfo</a> *<dfn class="local col1 decl" id="91RI" title='RI' data-type='const llvm::MipsRegisterInfo *' data-ref="91RI" data-ref-filename="91RI">RI</dfn> = &amp;<a class="virtual member fn" href="#_ZNK4llvm15MipsSEInstrInfo15getRegisterInfoEv" title='llvm::MipsSEInstrInfo::getRegisterInfo' data-ref="_ZNK4llvm15MipsSEInstrInfo15getRegisterInfoEv" data-ref-filename="_ZNK4llvm15MipsSEInstrInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="715">715</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="92DstRegSize" title='DstRegSize' data-type='unsigned int' data-ref="92DstRegSize" data-ref-filename="92DstRegSize">DstRegSize</dfn> = <a class="local col1 ref" href="#91RI" title='RI' data-ref="91RI" data-ref-filename="91RI">RI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getRegSizeInBits' data-ref="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE">getRegSizeInBits</a>(*<a class="virtual member fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo11getRegClassERKNS_11MCInstrDescEjPKNS_18TargetRegisterInfoERKNS_15MachineFunctionE" title='llvm::TargetInstrInfo::getRegClass' data-ref="_ZNK4llvm15TargetInstrInfo11getRegClassERKNS_11MCInstrDescEjPKNS_18TargetRegisterInfoERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm15TargetInstrInfo11getRegClassERKNS_11MCInstrDescEjPKNS_18TargetRegisterInfoERKNS_15MachineFunctionE">getRegClass</a>(<a class="local col0 ref" href="#90Desc" title='Desc' data-ref="90Desc" data-ref-filename="90Desc">Desc</a>, <var>0</var>, <a class="local col1 ref" href="#91RI" title='RI' data-ref="91RI" data-ref-filename="91RI">RI</a>, <a class="local col9 ref" href="#89MF" title='MF' data-ref="89MF" data-ref-filename="89MF">MF</a>));</td></tr>
<tr><th id="716">716</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="93SrcRegSize" title='SrcRegSize' data-type='unsigned int' data-ref="93SrcRegSize" data-ref-filename="93SrcRegSize">SrcRegSize</dfn> = <a class="local col1 ref" href="#91RI" title='RI' data-ref="91RI" data-ref-filename="91RI">RI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getRegSizeInBits' data-ref="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE">getRegSizeInBits</a>(*<a class="virtual member fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo11getRegClassERKNS_11MCInstrDescEjPKNS_18TargetRegisterInfoERKNS_15MachineFunctionE" title='llvm::TargetInstrInfo::getRegClass' data-ref="_ZNK4llvm15TargetInstrInfo11getRegClassERKNS_11MCInstrDescEjPKNS_18TargetRegisterInfoERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm15TargetInstrInfo11getRegClassERKNS_11MCInstrDescEjPKNS_18TargetRegisterInfoERKNS_15MachineFunctionE">getRegClass</a>(<a class="local col0 ref" href="#90Desc" title='Desc' data-ref="90Desc" data-ref-filename="90Desc">Desc</a>, <var>1</var>, <a class="local col1 ref" href="#91RI" title='RI' data-ref="91RI" data-ref-filename="91RI">RI</a>, <a class="local col9 ref" href="#89MF" title='MF' data-ref="89MF" data-ref-filename="89MF">MF</a>));</td></tr>
<tr><th id="717">717</th><td></td></tr>
<tr><th id="718">718</th><td>  <b>return</b> <span class="namespace">std::</span><span class='ref fn' title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_" data-ref-filename="_ZSt9make_pairOT_OT0_">make_pair</span>(<a class="local col2 ref" href="#92DstRegSize" title='DstRegSize' data-ref="92DstRegSize" data-ref-filename="92DstRegSize">DstRegSize</a> &gt; <a class="local col3 ref" href="#93SrcRegSize" title='SrcRegSize' data-ref="93SrcRegSize" data-ref-filename="93SrcRegSize">SrcRegSize</a>, <a class="local col2 ref" href="#92DstRegSize" title='DstRegSize' data-ref="92DstRegSize" data-ref-filename="92DstRegSize">DstRegSize</a> &lt; <a class="local col3 ref" href="#93SrcRegSize" title='SrcRegSize' data-ref="93SrcRegSize" data-ref-filename="93SrcRegSize">SrcRegSize</a>);</td></tr>
<tr><th id="719">719</th><td>}</td></tr>
<tr><th id="720">720</th><td></td></tr>
<tr><th id="721">721</th><td><em>void</em> <a class="type" href="MipsSEInstrInfo.h.html#llvm::MipsSEInstrInfo" title='llvm::MipsSEInstrInfo' data-ref="llvm::MipsSEInstrInfo" data-ref-filename="llvm..MipsSEInstrInfo">MipsSEInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm15MipsSEInstrInfo18expandPseudoMFHiLoERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj" title='llvm::MipsSEInstrInfo::expandPseudoMFHiLo' data-ref="_ZNK4llvm15MipsSEInstrInfo18expandPseudoMFHiLoERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj" data-ref-filename="_ZNK4llvm15MipsSEInstrInfo18expandPseudoMFHiLoERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj">expandPseudoMFHiLo</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="94MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="94MBB" data-ref-filename="94MBB">MBB</dfn>,</td></tr>
<tr><th id="722">722</th><td>                                         <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col5 decl" id="95I" title='I' data-type='MachineBasicBlock::iterator' data-ref="95I" data-ref-filename="95I">I</dfn>,</td></tr>
<tr><th id="723">723</th><td>                                         <em>unsigned</em> <dfn class="local col6 decl" id="96NewOpc" title='NewOpc' data-type='unsigned int' data-ref="96NewOpc" data-ref-filename="96NewOpc">NewOpc</dfn>) <em>const</em> {</td></tr>
<tr><th id="724">724</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col4 ref" href="#94MBB" title='MBB' data-ref="94MBB" data-ref-filename="94MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#95I" title='I' data-ref="95I" data-ref-filename="95I">I</a>, <a class="local col5 ref" href="#95I" title='I' data-ref="95I" data-ref-filename="95I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col6 ref" href="#96NewOpc" title='NewOpc' data-ref="96NewOpc" data-ref-filename="96NewOpc">NewOpc</a>), <a class="local col5 ref" href="#95I" title='I' data-ref="95I" data-ref-filename="95I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="725">725</th><td>}</td></tr>
<tr><th id="726">726</th><td></td></tr>
<tr><th id="727">727</th><td><em>void</em> <a class="type" href="MipsSEInstrInfo.h.html#llvm::MipsSEInstrInfo" title='llvm::MipsSEInstrInfo' data-ref="llvm::MipsSEInstrInfo" data-ref-filename="llvm..MipsSEInstrInfo">MipsSEInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm15MipsSEInstrInfo18expandPseudoMTLoHiERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjb" title='llvm::MipsSEInstrInfo::expandPseudoMTLoHi' data-ref="_ZNK4llvm15MipsSEInstrInfo18expandPseudoMTLoHiERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjb" data-ref-filename="_ZNK4llvm15MipsSEInstrInfo18expandPseudoMTLoHiERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjb">expandPseudoMTLoHi</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="97MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="97MBB" data-ref-filename="97MBB">MBB</dfn>,</td></tr>
<tr><th id="728">728</th><td>                                         <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col8 decl" id="98I" title='I' data-type='MachineBasicBlock::iterator' data-ref="98I" data-ref-filename="98I">I</dfn>,</td></tr>
<tr><th id="729">729</th><td>                                         <em>unsigned</em> <dfn class="local col9 decl" id="99LoOpc" title='LoOpc' data-type='unsigned int' data-ref="99LoOpc" data-ref-filename="99LoOpc">LoOpc</dfn>,</td></tr>
<tr><th id="730">730</th><td>                                         <em>unsigned</em> <dfn class="local col0 decl" id="100HiOpc" title='HiOpc' data-type='unsigned int' data-ref="100HiOpc" data-ref-filename="100HiOpc">HiOpc</dfn>,</td></tr>
<tr><th id="731">731</th><td>                                         <em>bool</em> <dfn class="local col1 decl" id="101HasExplicitDef" title='HasExplicitDef' data-type='bool' data-ref="101HasExplicitDef" data-ref-filename="101HasExplicitDef">HasExplicitDef</dfn>) <em>const</em> {</td></tr>
<tr><th id="732">732</th><td>  <i>// Expand</i></td></tr>
<tr><th id="733">733</th><td><i>  //  lo_hi pseudomtlohi $gpr0, $gpr1</i></td></tr>
<tr><th id="734">734</th><td><i>  // to these two instructions:</i></td></tr>
<tr><th id="735">735</th><td><i>  //  mtlo $gpr0</i></td></tr>
<tr><th id="736">736</th><td><i>  //  mthi $gpr1</i></td></tr>
<tr><th id="737">737</th><td></td></tr>
<tr><th id="738">738</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> <dfn class="local col2 decl" id="102DL" title='DL' data-type='llvm::DebugLoc' data-ref="102DL" data-ref-filename="102DL">DL</dfn> = <a class="ref fn fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_" data-ref-filename="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col8 ref" href="#98I" title='I' data-ref="98I" data-ref-filename="98I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="739">739</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="103SrcLo" title='SrcLo' data-type='const llvm::MachineOperand &amp;' data-ref="103SrcLo" data-ref-filename="103SrcLo">SrcLo</dfn> = <a class="local col8 ref" href="#98I" title='I' data-ref="98I" data-ref-filename="98I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>), &amp;<dfn class="local col4 decl" id="104SrcHi" title='SrcHi' data-type='const llvm::MachineOperand &amp;' data-ref="104SrcHi" data-ref-filename="104SrcHi">SrcHi</dfn> = <a class="local col8 ref" href="#98I" title='I' data-ref="98I" data-ref-filename="98I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="740">740</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col5 decl" id="105LoInst" title='LoInst' data-type='llvm::MachineInstrBuilder' data-ref="105LoInst" data-ref-filename="105LoInst">LoInst</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col7 ref" href="#97MBB" title='MBB' data-ref="97MBB" data-ref-filename="97MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#98I" title='I' data-ref="98I" data-ref-filename="98I">I</a>, <a class="local col2 ref" href="#102DL" title='DL' data-ref="102DL" data-ref-filename="102DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col9 ref" href="#99LoOpc" title='LoOpc' data-ref="99LoOpc" data-ref-filename="99LoOpc">LoOpc</a>));</td></tr>
<tr><th id="741">741</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col6 decl" id="106HiInst" title='HiInst' data-type='llvm::MachineInstrBuilder' data-ref="106HiInst" data-ref-filename="106HiInst">HiInst</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col7 ref" href="#97MBB" title='MBB' data-ref="97MBB" data-ref-filename="97MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#98I" title='I' data-ref="98I" data-ref-filename="98I">I</a>, <a class="local col2 ref" href="#102DL" title='DL' data-ref="102DL" data-ref-filename="102DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col0 ref" href="#100HiOpc" title='HiOpc' data-ref="100HiOpc" data-ref-filename="100HiOpc">HiOpc</a>));</td></tr>
<tr><th id="742">742</th><td></td></tr>
<tr><th id="743">743</th><td>  <i>// Add lo/hi registers if the mtlo/hi instructions created have explicit</i></td></tr>
<tr><th id="744">744</th><td><i>  // def registers.</i></td></tr>
<tr><th id="745">745</th><td>  <b>if</b> (<a class="local col1 ref" href="#101HasExplicitDef" title='HasExplicitDef' data-ref="101HasExplicitDef" data-ref-filename="101HasExplicitDef">HasExplicitDef</a>) {</td></tr>
<tr><th id="746">746</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="107DstReg" title='DstReg' data-type='llvm::Register' data-ref="107DstReg" data-ref-filename="107DstReg">DstReg</dfn> = <a class="local col8 ref" href="#98I" title='I' data-ref="98I" data-ref-filename="98I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="747">747</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="108DstLo" title='DstLo' data-type='llvm::Register' data-ref="108DstLo" data-ref-filename="108DstLo">DstLo</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="virtual member fn" href="#_ZNK4llvm15MipsSEInstrInfo15getRegisterInfoEv" title='llvm::MipsSEInstrInfo::getRegisterInfo' data-ref="_ZNK4llvm15MipsSEInstrInfo15getRegisterInfoEv" data-ref-filename="_ZNK4llvm15MipsSEInstrInfo15getRegisterInfoEv">getRegisterInfo</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" title='llvm::TargetRegisterInfo::getSubReg' data-ref="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" data-ref-filename="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj">getSubReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col7 ref" href="#107DstReg" title='DstReg' data-ref="107DstReg" data-ref-filename="107DstReg">DstReg</a>, <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::sub_lo" title='llvm::Mips::sub_lo' data-ref="llvm::Mips::sub_lo" data-ref-filename="llvm..Mips..sub_lo">sub_lo</a>);</td></tr>
<tr><th id="748">748</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="109DstHi" title='DstHi' data-type='llvm::Register' data-ref="109DstHi" data-ref-filename="109DstHi">DstHi</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="virtual member fn" href="#_ZNK4llvm15MipsSEInstrInfo15getRegisterInfoEv" title='llvm::MipsSEInstrInfo::getRegisterInfo' data-ref="_ZNK4llvm15MipsSEInstrInfo15getRegisterInfoEv" data-ref-filename="_ZNK4llvm15MipsSEInstrInfo15getRegisterInfoEv">getRegisterInfo</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" title='llvm::TargetRegisterInfo::getSubReg' data-ref="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" data-ref-filename="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj">getSubReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col7 ref" href="#107DstReg" title='DstReg' data-ref="107DstReg" data-ref-filename="107DstReg">DstReg</a>, <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::sub_hi" title='llvm::Mips::sub_hi' data-ref="llvm::Mips::sub_hi" data-ref-filename="llvm..Mips..sub_hi">sub_hi</a>);</td></tr>
<tr><th id="749">749</th><td>    <a class="local col5 ref" href="#105LoInst" title='LoInst' data-ref="105LoInst" data-ref-filename="105LoInst">LoInst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#108DstLo" title='DstLo' data-ref="108DstLo" data-ref-filename="108DstLo">DstLo</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Define" title='llvm::RegState::Define' data-ref="llvm::RegState::Define" data-ref-filename="llvm..RegState..Define">Define</a>);</td></tr>
<tr><th id="750">750</th><td>    <a class="local col6 ref" href="#106HiInst" title='HiInst' data-ref="106HiInst" data-ref-filename="106HiInst">HiInst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#109DstHi" title='DstHi' data-ref="109DstHi" data-ref-filename="109DstHi">DstHi</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Define" title='llvm::RegState::Define' data-ref="llvm::RegState::Define" data-ref-filename="llvm..RegState..Define">Define</a>);</td></tr>
<tr><th id="751">751</th><td>  }</td></tr>
<tr><th id="752">752</th><td></td></tr>
<tr><th id="753">753</th><td>  <a class="local col5 ref" href="#105LoInst" title='LoInst' data-ref="105LoInst" data-ref-filename="105LoInst">LoInst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="local col3 ref" href="#103SrcLo" title='SrcLo' data-ref="103SrcLo" data-ref-filename="103SrcLo">SrcLo</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col3 ref" href="#103SrcLo" title='SrcLo' data-ref="103SrcLo" data-ref-filename="103SrcLo">SrcLo</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv" data-ref-filename="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>()));</td></tr>
<tr><th id="754">754</th><td>  <a class="local col6 ref" href="#106HiInst" title='HiInst' data-ref="106HiInst" data-ref-filename="106HiInst">HiInst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="local col4 ref" href="#104SrcHi" title='SrcHi' data-ref="104SrcHi" data-ref-filename="104SrcHi">SrcHi</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col4 ref" href="#104SrcHi" title='SrcHi' data-ref="104SrcHi" data-ref-filename="104SrcHi">SrcHi</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv" data-ref-filename="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>()));</td></tr>
<tr><th id="755">755</th><td>}</td></tr>
<tr><th id="756">756</th><td></td></tr>
<tr><th id="757">757</th><td><em>void</em> <a class="type" href="MipsSEInstrInfo.h.html#llvm::MipsSEInstrInfo" title='llvm::MipsSEInstrInfo' data-ref="llvm::MipsSEInstrInfo" data-ref-filename="llvm..MipsSEInstrInfo">MipsSEInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm15MipsSEInstrInfo14expandCvtFPIntERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjb" title='llvm::MipsSEInstrInfo::expandCvtFPInt' data-ref="_ZNK4llvm15MipsSEInstrInfo14expandCvtFPIntERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjb" data-ref-filename="_ZNK4llvm15MipsSEInstrInfo14expandCvtFPIntERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjb">expandCvtFPInt</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="110MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="110MBB" data-ref-filename="110MBB">MBB</dfn>,</td></tr>
<tr><th id="758">758</th><td>                                     <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col1 decl" id="111I" title='I' data-type='MachineBasicBlock::iterator' data-ref="111I" data-ref-filename="111I">I</dfn>,</td></tr>
<tr><th id="759">759</th><td>                                     <em>unsigned</em> <dfn class="local col2 decl" id="112CvtOpc" title='CvtOpc' data-type='unsigned int' data-ref="112CvtOpc" data-ref-filename="112CvtOpc">CvtOpc</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="113MovOpc" title='MovOpc' data-type='unsigned int' data-ref="113MovOpc" data-ref-filename="113MovOpc">MovOpc</dfn>,</td></tr>
<tr><th id="760">760</th><td>                                     <em>bool</em> <dfn class="local col4 decl" id="114IsI64" title='IsI64' data-type='bool' data-ref="114IsI64" data-ref-filename="114IsI64">IsI64</dfn>) <em>const</em> {</td></tr>
<tr><th id="761">761</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" data-ref-filename="llvm..MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col5 decl" id="115CvtDesc" title='CvtDesc' data-type='const llvm::MCInstrDesc &amp;' data-ref="115CvtDesc" data-ref-filename="115CvtDesc">CvtDesc</dfn> = <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col2 ref" href="#112CvtOpc" title='CvtOpc' data-ref="112CvtOpc" data-ref-filename="112CvtOpc">CvtOpc</a>), &amp;<dfn class="local col6 decl" id="116MovDesc" title='MovDesc' data-type='const llvm::MCInstrDesc &amp;' data-ref="116MovDesc" data-ref-filename="116MovDesc">MovDesc</dfn> = <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col3 ref" href="#113MovOpc" title='MovOpc' data-ref="113MovOpc" data-ref-filename="113MovOpc">MovOpc</a>);</td></tr>
<tr><th id="762">762</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="117Dst" title='Dst' data-type='const llvm::MachineOperand &amp;' data-ref="117Dst" data-ref-filename="117Dst">Dst</dfn> = <a class="local col1 ref" href="#111I" title='I' data-ref="111I" data-ref-filename="111I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>), &amp;<dfn class="local col8 decl" id="118Src" title='Src' data-type='const llvm::MachineOperand &amp;' data-ref="118Src" data-ref-filename="118Src">Src</dfn> = <a class="local col1 ref" href="#111I" title='I' data-ref="111I" data-ref-filename="111I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="763">763</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="119DstReg" title='DstReg' data-type='unsigned int' data-ref="119DstReg" data-ref-filename="119DstReg">DstReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col7 ref" href="#117Dst" title='Dst' data-ref="117Dst" data-ref-filename="117Dst">Dst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <dfn class="local col0 decl" id="120SrcReg" title='SrcReg' data-type='unsigned int' data-ref="120SrcReg" data-ref-filename="120SrcReg">SrcReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col8 ref" href="#118Src" title='Src' data-ref="118Src" data-ref-filename="118Src">Src</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <dfn class="local col1 decl" id="121TmpReg" title='TmpReg' data-type='unsigned int' data-ref="121TmpReg" data-ref-filename="121TmpReg">TmpReg</dfn> = <a class="local col9 ref" href="#119DstReg" title='DstReg' data-ref="119DstReg" data-ref-filename="119DstReg">DstReg</a>;</td></tr>
<tr><th id="764">764</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="122KillSrc" title='KillSrc' data-type='unsigned int' data-ref="122KillSrc" data-ref-filename="122KillSrc">KillSrc</dfn> =  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col8 ref" href="#118Src" title='Src' data-ref="118Src" data-ref-filename="118Src">Src</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv" data-ref-filename="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>());</td></tr>
<tr><th id="765">765</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> <dfn class="local col3 decl" id="123DL" title='DL' data-type='llvm::DebugLoc' data-ref="123DL" data-ref-filename="123DL">DL</dfn> = <a class="ref fn fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_" data-ref-filename="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col1 ref" href="#111I" title='I' data-ref="111I" data-ref-filename="111I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="766">766</th><td>  <em>bool</em> <dfn class="local col4 decl" id="124DstIsLarger" title='DstIsLarger' data-type='bool' data-ref="124DstIsLarger" data-ref-filename="124DstIsLarger">DstIsLarger</dfn>, <dfn class="local col5 decl" id="125SrcIsLarger" title='SrcIsLarger' data-type='bool' data-ref="125SrcIsLarger" data-ref-filename="125SrcIsLarger">SrcIsLarger</dfn>;</td></tr>
<tr><th id="767">767</th><td></td></tr>
<tr><th id="768">768</th><td>  <span class="namespace">std::</span><span class='ref fn' title='std::tie' data-ref="_ZSt3tieDpRT_" data-ref-filename="_ZSt3tieDpRT_">tie</span>(<span class='refarg'><a class="local col4 ref" href="#124DstIsLarger" title='DstIsLarger' data-ref="124DstIsLarger" data-ref-filename="124DstIsLarger">DstIsLarger</a></span>, <span class='refarg'><a class="local col5 ref" href="#125SrcIsLarger" title='SrcIsLarger' data-ref="125SrcIsLarger" data-ref-filename="125SrcIsLarger">SrcIsLarger</a></span>) <span class='ref fn' title='std::tuple&lt;type-parameter-0-0, type-parameter-0-1&gt;::operator=' data-ref="_ZNSt5tupleIJT_T0_EEaSEOSt4pairITL0__TL0_0_E" data-ref-filename="_ZNSt5tupleIJT_T0_EEaSEOSt4pairITL0__TL0_0_E">=</span></td></tr>
<tr><th id="769">769</th><td>      <a class="member fn" href="#_ZNK4llvm15MipsSEInstrInfo15compareOpndSizeEjRKNS_15MachineFunctionE" title='llvm::MipsSEInstrInfo::compareOpndSize' data-ref="_ZNK4llvm15MipsSEInstrInfo15compareOpndSizeEjRKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm15MipsSEInstrInfo15compareOpndSizeEjRKNS_15MachineFunctionE">compareOpndSize</a>(<a class="local col2 ref" href="#112CvtOpc" title='CvtOpc' data-ref="112CvtOpc" data-ref-filename="112CvtOpc">CvtOpc</a>, *<a class="local col0 ref" href="#110MBB" title='MBB' data-ref="110MBB" data-ref-filename="110MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>());</td></tr>
<tr><th id="770">770</th><td></td></tr>
<tr><th id="771">771</th><td>  <b>if</b> (<a class="local col4 ref" href="#124DstIsLarger" title='DstIsLarger' data-ref="124DstIsLarger" data-ref-filename="124DstIsLarger">DstIsLarger</a>)</td></tr>
<tr><th id="772">772</th><td>    <a class="local col1 ref" href="#121TmpReg" title='TmpReg' data-ref="121TmpReg" data-ref-filename="121TmpReg">TmpReg</a> = <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="virtual member fn" href="#_ZNK4llvm15MipsSEInstrInfo15getRegisterInfoEv" title='llvm::MipsSEInstrInfo::getRegisterInfo' data-ref="_ZNK4llvm15MipsSEInstrInfo15getRegisterInfoEv" data-ref-filename="_ZNK4llvm15MipsSEInstrInfo15getRegisterInfoEv">getRegisterInfo</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" title='llvm::TargetRegisterInfo::getSubReg' data-ref="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" data-ref-filename="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj">getSubReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col9 ref" href="#119DstReg" title='DstReg' data-ref="119DstReg" data-ref-filename="119DstReg">DstReg</a>, <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::sub_lo" title='llvm::Mips::sub_lo' data-ref="llvm::Mips::sub_lo" data-ref-filename="llvm..Mips..sub_lo">sub_lo</a>);</td></tr>
<tr><th id="773">773</th><td></td></tr>
<tr><th id="774">774</th><td>  <b>if</b> (<a class="local col5 ref" href="#125SrcIsLarger" title='SrcIsLarger' data-ref="125SrcIsLarger" data-ref-filename="125SrcIsLarger">SrcIsLarger</a>)</td></tr>
<tr><th id="775">775</th><td>    <a class="local col9 ref" href="#119DstReg" title='DstReg' data-ref="119DstReg" data-ref-filename="119DstReg">DstReg</a> = <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="virtual member fn" href="#_ZNK4llvm15MipsSEInstrInfo15getRegisterInfoEv" title='llvm::MipsSEInstrInfo::getRegisterInfo' data-ref="_ZNK4llvm15MipsSEInstrInfo15getRegisterInfoEv" data-ref-filename="_ZNK4llvm15MipsSEInstrInfo15getRegisterInfoEv">getRegisterInfo</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" title='llvm::TargetRegisterInfo::getSubReg' data-ref="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" data-ref-filename="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj">getSubReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col9 ref" href="#119DstReg" title='DstReg' data-ref="119DstReg" data-ref-filename="119DstReg">DstReg</a>, <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::sub_lo" title='llvm::Mips::sub_lo' data-ref="llvm::Mips::sub_lo" data-ref-filename="llvm..Mips..sub_lo">sub_lo</a>);</td></tr>
<tr><th id="776">776</th><td></td></tr>
<tr><th id="777">777</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col0 ref" href="#110MBB" title='MBB' data-ref="110MBB" data-ref-filename="110MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col1 ref" href="#111I" title='I' data-ref="111I" data-ref-filename="111I">I</a>, <a class="local col3 ref" href="#123DL" title='DL' data-ref="123DL" data-ref-filename="123DL">DL</a>, <a class="local col6 ref" href="#116MovDesc" title='MovDesc' data-ref="116MovDesc" data-ref-filename="116MovDesc">MovDesc</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col1 ref" href="#121TmpReg" title='TmpReg' data-ref="121TmpReg" data-ref-filename="121TmpReg">TmpReg</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col0 ref" href="#120SrcReg" title='SrcReg' data-ref="120SrcReg" data-ref-filename="120SrcReg">SrcReg</a>, <a class="local col2 ref" href="#122KillSrc" title='KillSrc' data-ref="122KillSrc" data-ref-filename="122KillSrc">KillSrc</a>);</td></tr>
<tr><th id="778">778</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col0 ref" href="#110MBB" title='MBB' data-ref="110MBB" data-ref-filename="110MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col1 ref" href="#111I" title='I' data-ref="111I" data-ref-filename="111I">I</a>, <a class="local col3 ref" href="#123DL" title='DL' data-ref="123DL" data-ref-filename="123DL">DL</a>, <a class="local col5 ref" href="#115CvtDesc" title='CvtDesc' data-ref="115CvtDesc" data-ref-filename="115CvtDesc">CvtDesc</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col9 ref" href="#119DstReg" title='DstReg' data-ref="119DstReg" data-ref-filename="119DstReg">DstReg</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col1 ref" href="#121TmpReg" title='TmpReg' data-ref="121TmpReg" data-ref-filename="121TmpReg">TmpReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill" data-ref-filename="llvm..RegState..Kill">Kill</a>);</td></tr>
<tr><th id="779">779</th><td>}</td></tr>
<tr><th id="780">780</th><td></td></tr>
<tr><th id="781">781</th><td><em>void</em> <a class="type" href="MipsSEInstrInfo.h.html#llvm::MipsSEInstrInfo" title='llvm::MipsSEInstrInfo' data-ref="llvm::MipsSEInstrInfo" data-ref-filename="llvm..MipsSEInstrInfo">MipsSEInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm15MipsSEInstrInfo23expandExtractElementF64ERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEbb" title='llvm::MipsSEInstrInfo::expandExtractElementF64' data-ref="_ZNK4llvm15MipsSEInstrInfo23expandExtractElementF64ERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEbb" data-ref-filename="_ZNK4llvm15MipsSEInstrInfo23expandExtractElementF64ERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEbb">expandExtractElementF64</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="126MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="126MBB" data-ref-filename="126MBB">MBB</dfn>,</td></tr>
<tr><th id="782">782</th><td>                                              <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col7 decl" id="127I" title='I' data-type='MachineBasicBlock::iterator' data-ref="127I" data-ref-filename="127I">I</dfn>,</td></tr>
<tr><th id="783">783</th><td>                                              <em>bool</em> <dfn class="local col8 decl" id="128isMicroMips" title='isMicroMips' data-type='bool' data-ref="128isMicroMips" data-ref-filename="128isMicroMips">isMicroMips</dfn>,</td></tr>
<tr><th id="784">784</th><td>                                              <em>bool</em> <dfn class="local col9 decl" id="129FP64" title='FP64' data-type='bool' data-ref="129FP64" data-ref-filename="129FP64">FP64</dfn>) <em>const</em> {</td></tr>
<tr><th id="785">785</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="130DstReg" title='DstReg' data-type='llvm::Register' data-ref="130DstReg" data-ref-filename="130DstReg">DstReg</dfn> = <a class="local col7 ref" href="#127I" title='I' data-ref="127I" data-ref-filename="127I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="786">786</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="131SrcReg" title='SrcReg' data-type='llvm::Register' data-ref="131SrcReg" data-ref-filename="131SrcReg">SrcReg</dfn> = <a class="local col7 ref" href="#127I" title='I' data-ref="127I" data-ref-filename="127I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="787">787</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="132N" title='N' data-type='unsigned int' data-ref="132N" data-ref-filename="132N">N</dfn> = <a class="local col7 ref" href="#127I" title='I' data-ref="127I" data-ref-filename="127I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="788">788</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> <dfn class="local col3 decl" id="133dl" title='dl' data-type='llvm::DebugLoc' data-ref="133dl" data-ref-filename="133dl">dl</dfn> = <a class="ref fn fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_" data-ref-filename="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col7 ref" href="#127I" title='I' data-ref="127I" data-ref-filename="127I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="789">789</th><td></td></tr>
<tr><th id="790">790</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(N &lt; <var>2</var> &amp;&amp; <q>"Invalid immediate"</q>);</td></tr>
<tr><th id="791">791</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="134SubIdx" title='SubIdx' data-type='unsigned int' data-ref="134SubIdx" data-ref-filename="134SubIdx">SubIdx</dfn> = <a class="local col2 ref" href="#132N" title='N' data-ref="132N" data-ref-filename="132N">N</a> ? <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::sub_hi" title='llvm::Mips::sub_hi' data-ref="llvm::Mips::sub_hi" data-ref-filename="llvm..Mips..sub_hi">sub_hi</a> : <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::sub_lo" title='llvm::Mips::sub_lo' data-ref="llvm::Mips::sub_lo" data-ref-filename="llvm..Mips..sub_lo">sub_lo</a>;</td></tr>
<tr><th id="792">792</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="135SubReg" title='SubReg' data-type='llvm::Register' data-ref="135SubReg" data-ref-filename="135SubReg">SubReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="virtual member fn" href="#_ZNK4llvm15MipsSEInstrInfo15getRegisterInfoEv" title='llvm::MipsSEInstrInfo::getRegisterInfo' data-ref="_ZNK4llvm15MipsSEInstrInfo15getRegisterInfoEv" data-ref-filename="_ZNK4llvm15MipsSEInstrInfo15getRegisterInfoEv">getRegisterInfo</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" title='llvm::TargetRegisterInfo::getSubReg' data-ref="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" data-ref-filename="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj">getSubReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col1 ref" href="#131SrcReg" title='SrcReg' data-ref="131SrcReg" data-ref-filename="131SrcReg">SrcReg</a>, <a class="local col4 ref" href="#134SubIdx" title='SubIdx' data-ref="134SubIdx" data-ref-filename="134SubIdx">SubIdx</a>);</td></tr>
<tr><th id="793">793</th><td></td></tr>
<tr><th id="794">794</th><td>  <i>// FPXX on MIPS-II or MIPS32r1 should have been handled with a spill/reload</i></td></tr>
<tr><th id="795">795</th><td><i>  // in MipsSEFrameLowering.cpp.</i></td></tr>
<tr><th id="796">796</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(!(Subtarget.isABI_FPXX() &amp;&amp; !Subtarget.hasMips32r2()));</td></tr>
<tr><th id="797">797</th><td></td></tr>
<tr><th id="798">798</th><td>  <i>// FP64A (FP64 with nooddspreg) should have been handled with a spill/reload</i></td></tr>
<tr><th id="799">799</th><td><i>  // in MipsSEFrameLowering.cpp.</i></td></tr>
<tr><th id="800">800</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(!(Subtarget.isFP64bit() &amp;&amp; !Subtarget.useOddSPReg()));</td></tr>
<tr><th id="801">801</th><td></td></tr>
<tr><th id="802">802</th><td>  <b>if</b> (<a class="local col4 ref" href="#134SubIdx" title='SubIdx' data-ref="134SubIdx" data-ref-filename="134SubIdx">SubIdx</a> == <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::sub_hi" title='llvm::Mips::sub_hi' data-ref="llvm::Mips::sub_hi" data-ref-filename="llvm..Mips..sub_hi">sub_hi</a> &amp;&amp; <a class="member field" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo::Subtarget" title='llvm::MipsInstrInfo::Subtarget' data-ref="llvm::MipsInstrInfo::Subtarget" data-ref-filename="llvm..MipsInstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget8hasMTHC1Ev" title='llvm::MipsSubtarget::hasMTHC1' data-ref="_ZNK4llvm13MipsSubtarget8hasMTHC1Ev" data-ref-filename="_ZNK4llvm13MipsSubtarget8hasMTHC1Ev">hasMTHC1</a>()) {</td></tr>
<tr><th id="803">803</th><td>    <i>// FIXME: Strictly speaking MFHC1 only reads the top 32-bits however, we</i></td></tr>
<tr><th id="804">804</th><td><i>    //        claim to read the whole 64-bits as part of a white lie used to</i></td></tr>
<tr><th id="805">805</th><td><i>    //        temporarily work around a widespread bug in the -mfp64 support.</i></td></tr>
<tr><th id="806">806</th><td><i>    //        The problem is that none of the 32-bit fpu ops mention the fact</i></td></tr>
<tr><th id="807">807</th><td><i>    //        that they clobber the upper 32-bits of the 64-bit FPR. Fixing that</i></td></tr>
<tr><th id="808">808</th><td><i>    //        requires a major overhaul of the FPU implementation which can't</i></td></tr>
<tr><th id="809">809</th><td><i>    //        be done right now due to time constraints.</i></td></tr>
<tr><th id="810">810</th><td><i>    //        MFHC1 is one of two instructions that are affected since they are</i></td></tr>
<tr><th id="811">811</th><td><i>    //        the only instructions that don't read the lower 32-bits.</i></td></tr>
<tr><th id="812">812</th><td><i>    //        We therefore pretend that it reads the bottom 32-bits to</i></td></tr>
<tr><th id="813">813</th><td><i>    //        artificially create a dependency and prevent the scheduler</i></td></tr>
<tr><th id="814">814</th><td><i>    //        changing the behaviour of the code.</i></td></tr>
<tr><th id="815">815</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col6 ref" href="#126MBB" title='MBB' data-ref="126MBB" data-ref-filename="126MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#127I" title='I' data-ref="127I" data-ref-filename="127I">I</a>, <a class="local col3 ref" href="#133dl" title='dl' data-ref="133dl" data-ref-filename="133dl">dl</a>,</td></tr>
<tr><th id="816">816</th><td>            <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col8 ref" href="#128isMicroMips" title='isMicroMips' data-ref="128isMicroMips" data-ref-filename="128isMicroMips">isMicroMips</a> ? (<a class="local col9 ref" href="#129FP64" title='FP64' data-ref="129FP64" data-ref-filename="129FP64">FP64</a> ? <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::MFHC1_D64_MM" title='llvm::Mips::MFHC1_D64_MM' data-ref="llvm::Mips::MFHC1_D64_MM" data-ref-filename="llvm..Mips..MFHC1_D64_MM">MFHC1_D64_MM</a> : <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::MFHC1_D32_MM" title='llvm::Mips::MFHC1_D32_MM' data-ref="llvm::Mips::MFHC1_D32_MM" data-ref-filename="llvm..Mips..MFHC1_D32_MM">MFHC1_D32_MM</a>)</td></tr>
<tr><th id="817">817</th><td>                            : (<a class="local col9 ref" href="#129FP64" title='FP64' data-ref="129FP64" data-ref-filename="129FP64">FP64</a> ? <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::MFHC1_D64" title='llvm::Mips::MFHC1_D64' data-ref="llvm::Mips::MFHC1_D64" data-ref-filename="llvm..Mips..MFHC1_D64">MFHC1_D64</a> : <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::MFHC1_D32" title='llvm::Mips::MFHC1_D32' data-ref="llvm::Mips::MFHC1_D32" data-ref-filename="llvm..Mips..MFHC1_D32">MFHC1_D32</a>)),</td></tr>
<tr><th id="818">818</th><td>            <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#130DstReg" title='DstReg' data-ref="130DstReg" data-ref-filename="130DstReg">DstReg</a>)</td></tr>
<tr><th id="819">819</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#131SrcReg" title='SrcReg' data-ref="131SrcReg" data-ref-filename="131SrcReg">SrcReg</a>);</td></tr>
<tr><th id="820">820</th><td>  } <b>else</b></td></tr>
<tr><th id="821">821</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col6 ref" href="#126MBB" title='MBB' data-ref="126MBB" data-ref-filename="126MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#127I" title='I' data-ref="127I" data-ref-filename="127I">I</a>, <a class="local col3 ref" href="#133dl" title='dl' data-ref="133dl" data-ref-filename="133dl">dl</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::MFC1" title='llvm::Mips::MFC1' data-ref="llvm::Mips::MFC1" data-ref-filename="llvm..Mips..MFC1">MFC1</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#130DstReg" title='DstReg' data-ref="130DstReg" data-ref-filename="130DstReg">DstReg</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#135SubReg" title='SubReg' data-ref="135SubReg" data-ref-filename="135SubReg">SubReg</a>);</td></tr>
<tr><th id="822">822</th><td>}</td></tr>
<tr><th id="823">823</th><td></td></tr>
<tr><th id="824">824</th><td><em>void</em> <a class="type" href="MipsSEInstrInfo.h.html#llvm::MipsSEInstrInfo" title='llvm::MipsSEInstrInfo' data-ref="llvm::MipsSEInstrInfo" data-ref-filename="llvm..MipsSEInstrInfo">MipsSEInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm15MipsSEInstrInfo18expandBuildPairF64ERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEbb" title='llvm::MipsSEInstrInfo::expandBuildPairF64' data-ref="_ZNK4llvm15MipsSEInstrInfo18expandBuildPairF64ERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEbb" data-ref-filename="_ZNK4llvm15MipsSEInstrInfo18expandBuildPairF64ERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEbb">expandBuildPairF64</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="136MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="136MBB" data-ref-filename="136MBB">MBB</dfn>,</td></tr>
<tr><th id="825">825</th><td>                                         <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col7 decl" id="137I" title='I' data-type='MachineBasicBlock::iterator' data-ref="137I" data-ref-filename="137I">I</dfn>,</td></tr>
<tr><th id="826">826</th><td>                                         <em>bool</em> <dfn class="local col8 decl" id="138isMicroMips" title='isMicroMips' data-type='bool' data-ref="138isMicroMips" data-ref-filename="138isMicroMips">isMicroMips</dfn>, <em>bool</em> <dfn class="local col9 decl" id="139FP64" title='FP64' data-type='bool' data-ref="139FP64" data-ref-filename="139FP64">FP64</dfn>) <em>const</em> {</td></tr>
<tr><th id="827">827</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="140DstReg" title='DstReg' data-type='llvm::Register' data-ref="140DstReg" data-ref-filename="140DstReg">DstReg</dfn> = <a class="local col7 ref" href="#137I" title='I' data-ref="137I" data-ref-filename="137I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="828">828</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="141LoReg" title='LoReg' data-type='unsigned int' data-ref="141LoReg" data-ref-filename="141LoReg">LoReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col7 ref" href="#137I" title='I' data-ref="137I" data-ref-filename="137I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <dfn class="local col2 decl" id="142HiReg" title='HiReg' data-type='unsigned int' data-ref="142HiReg" data-ref-filename="142HiReg">HiReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col7 ref" href="#137I" title='I' data-ref="137I" data-ref-filename="137I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="829">829</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" data-ref-filename="llvm..MCInstrDesc">MCInstrDesc</a>&amp; <dfn class="local col3 decl" id="143Mtc1Tdd" title='Mtc1Tdd' data-type='const llvm::MCInstrDesc &amp;' data-ref="143Mtc1Tdd" data-ref-filename="143Mtc1Tdd">Mtc1Tdd</dfn> = <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::MTC1" title='llvm::Mips::MTC1' data-ref="llvm::Mips::MTC1" data-ref-filename="llvm..Mips..MTC1">MTC1</a>);</td></tr>
<tr><th id="830">830</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> <dfn class="local col4 decl" id="144dl" title='dl' data-type='llvm::DebugLoc' data-ref="144dl" data-ref-filename="144dl">dl</dfn> = <a class="ref fn fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_" data-ref-filename="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col7 ref" href="#137I" title='I' data-ref="137I" data-ref-filename="137I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="831">831</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col5 decl" id="145TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="145TRI" data-ref-filename="145TRI">TRI</dfn> = <a class="virtual member fn" href="#_ZNK4llvm15MipsSEInstrInfo15getRegisterInfoEv" title='llvm::MipsSEInstrInfo::getRegisterInfo' data-ref="_ZNK4llvm15MipsSEInstrInfo15getRegisterInfoEv" data-ref-filename="_ZNK4llvm15MipsSEInstrInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="832">832</th><td></td></tr>
<tr><th id="833">833</th><td>  <i>// When mthc1 is available, use:</i></td></tr>
<tr><th id="834">834</th><td><i>  //   mtc1 Lo, $fp</i></td></tr>
<tr><th id="835">835</th><td><i>  //   mthc1 Hi, $fp</i></td></tr>
<tr><th id="836">836</th><td><i>  //</i></td></tr>
<tr><th id="837">837</th><td><i>  // Otherwise, for O32 FPXX ABI:</i></td></tr>
<tr><th id="838">838</th><td><i>  //   spill + reload via ldc1</i></td></tr>
<tr><th id="839">839</th><td><i>  // This case is handled by the frame lowering code.</i></td></tr>
<tr><th id="840">840</th><td><i>  //</i></td></tr>
<tr><th id="841">841</th><td><i>  // Otherwise, for FP32:</i></td></tr>
<tr><th id="842">842</th><td><i>  //   mtc1 Lo, $fp</i></td></tr>
<tr><th id="843">843</th><td><i>  //   mtc1 Hi, $fp + 1</i></td></tr>
<tr><th id="844">844</th><td><i>  //</i></td></tr>
<tr><th id="845">845</th><td><i>  // The case where dmtc1 is available doesn't need to be handled here</i></td></tr>
<tr><th id="846">846</th><td><i>  // because it never creates a BuildPairF64 node.</i></td></tr>
<tr><th id="847">847</th><td><i></i></td></tr>
<tr><th id="848">848</th><td><i>  // FPXX on MIPS-II or MIPS32r1 should have been handled with a spill/reload</i></td></tr>
<tr><th id="849">849</th><td><i>  // in MipsSEFrameLowering.cpp.</i></td></tr>
<tr><th id="850">850</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(!(Subtarget.isABI_FPXX() &amp;&amp; !Subtarget.hasMips32r2()));</td></tr>
<tr><th id="851">851</th><td></td></tr>
<tr><th id="852">852</th><td>  <i>// FP64A (FP64 with nooddspreg) should have been handled with a spill/reload</i></td></tr>
<tr><th id="853">853</th><td><i>  // in MipsSEFrameLowering.cpp.</i></td></tr>
<tr><th id="854">854</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(!(Subtarget.isFP64bit() &amp;&amp; !Subtarget.useOddSPReg()));</td></tr>
<tr><th id="855">855</th><td></td></tr>
<tr><th id="856">856</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col6 ref" href="#136MBB" title='MBB' data-ref="136MBB" data-ref-filename="136MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#137I" title='I' data-ref="137I" data-ref-filename="137I">I</a>, <a class="local col4 ref" href="#144dl" title='dl' data-ref="144dl" data-ref-filename="144dl">dl</a>, <a class="local col3 ref" href="#143Mtc1Tdd" title='Mtc1Tdd' data-ref="143Mtc1Tdd" data-ref-filename="143Mtc1Tdd">Mtc1Tdd</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col5 ref" href="#145TRI" title='TRI' data-ref="145TRI" data-ref-filename="145TRI">TRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" title='llvm::TargetRegisterInfo::getSubReg' data-ref="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" data-ref-filename="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj">getSubReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col0 ref" href="#140DstReg" title='DstReg' data-ref="140DstReg" data-ref-filename="140DstReg">DstReg</a>, <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::sub_lo" title='llvm::Mips::sub_lo' data-ref="llvm::Mips::sub_lo" data-ref-filename="llvm..Mips..sub_lo">sub_lo</a>))</td></tr>
<tr><th id="857">857</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col1 ref" href="#141LoReg" title='LoReg' data-ref="141LoReg" data-ref-filename="141LoReg">LoReg</a>);</td></tr>
<tr><th id="858">858</th><td></td></tr>
<tr><th id="859">859</th><td>  <b>if</b> (<a class="member field" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo::Subtarget" title='llvm::MipsInstrInfo::Subtarget' data-ref="llvm::MipsInstrInfo::Subtarget" data-ref-filename="llvm..MipsInstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget8hasMTHC1Ev" title='llvm::MipsSubtarget::hasMTHC1' data-ref="_ZNK4llvm13MipsSubtarget8hasMTHC1Ev" data-ref-filename="_ZNK4llvm13MipsSubtarget8hasMTHC1Ev">hasMTHC1</a>()) {</td></tr>
<tr><th id="860">860</th><td>    <i>// FIXME: The .addReg(DstReg) is a white lie used to temporarily work</i></td></tr>
<tr><th id="861">861</th><td><i>    //        around a widespread bug in the -mfp64 support.</i></td></tr>
<tr><th id="862">862</th><td><i>    //        The problem is that none of the 32-bit fpu ops mention the fact</i></td></tr>
<tr><th id="863">863</th><td><i>    //        that they clobber the upper 32-bits of the 64-bit FPR. Fixing that</i></td></tr>
<tr><th id="864">864</th><td><i>    //        requires a major overhaul of the FPU implementation which can't</i></td></tr>
<tr><th id="865">865</th><td><i>    //        be done right now due to time constraints.</i></td></tr>
<tr><th id="866">866</th><td><i>    //        MTHC1 is one of two instructions that are affected since they are</i></td></tr>
<tr><th id="867">867</th><td><i>    //        the only instructions that don't read the lower 32-bits.</i></td></tr>
<tr><th id="868">868</th><td><i>    //        We therefore pretend that it reads the bottom 32-bits to</i></td></tr>
<tr><th id="869">869</th><td><i>    //        artificially create a dependency and prevent the scheduler</i></td></tr>
<tr><th id="870">870</th><td><i>    //        changing the behaviour of the code.</i></td></tr>
<tr><th id="871">871</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col6 ref" href="#136MBB" title='MBB' data-ref="136MBB" data-ref-filename="136MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#137I" title='I' data-ref="137I" data-ref-filename="137I">I</a>, <a class="local col4 ref" href="#144dl" title='dl' data-ref="144dl" data-ref-filename="144dl">dl</a>,</td></tr>
<tr><th id="872">872</th><td>            <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col8 ref" href="#138isMicroMips" title='isMicroMips' data-ref="138isMicroMips" data-ref-filename="138isMicroMips">isMicroMips</a> ? (<a class="local col9 ref" href="#139FP64" title='FP64' data-ref="139FP64" data-ref-filename="139FP64">FP64</a> ? <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::MTHC1_D64_MM" title='llvm::Mips::MTHC1_D64_MM' data-ref="llvm::Mips::MTHC1_D64_MM" data-ref-filename="llvm..Mips..MTHC1_D64_MM">MTHC1_D64_MM</a> : <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::MTHC1_D32_MM" title='llvm::Mips::MTHC1_D32_MM' data-ref="llvm::Mips::MTHC1_D32_MM" data-ref-filename="llvm..Mips..MTHC1_D32_MM">MTHC1_D32_MM</a>)</td></tr>
<tr><th id="873">873</th><td>                            : (<a class="local col9 ref" href="#139FP64" title='FP64' data-ref="139FP64" data-ref-filename="139FP64">FP64</a> ? <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::MTHC1_D64" title='llvm::Mips::MTHC1_D64' data-ref="llvm::Mips::MTHC1_D64" data-ref-filename="llvm..Mips..MTHC1_D64">MTHC1_D64</a> : <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::MTHC1_D32" title='llvm::Mips::MTHC1_D32' data-ref="llvm::Mips::MTHC1_D32" data-ref-filename="llvm..Mips..MTHC1_D32">MTHC1_D32</a>)),</td></tr>
<tr><th id="874">874</th><td>            <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#140DstReg" title='DstReg' data-ref="140DstReg" data-ref-filename="140DstReg">DstReg</a>)</td></tr>
<tr><th id="875">875</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#140DstReg" title='DstReg' data-ref="140DstReg" data-ref-filename="140DstReg">DstReg</a>)</td></tr>
<tr><th id="876">876</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col2 ref" href="#142HiReg" title='HiReg' data-ref="142HiReg" data-ref-filename="142HiReg">HiReg</a>);</td></tr>
<tr><th id="877">877</th><td>  } <b>else</b> <b>if</b> (<a class="member field" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo::Subtarget" title='llvm::MipsInstrInfo::Subtarget' data-ref="llvm::MipsInstrInfo::Subtarget" data-ref-filename="llvm..MipsInstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget10isABI_FPXXEv" title='llvm::MipsSubtarget::isABI_FPXX' data-ref="_ZNK4llvm13MipsSubtarget10isABI_FPXXEv" data-ref-filename="_ZNK4llvm13MipsSubtarget10isABI_FPXXEv">isABI_FPXX</a>())</td></tr>
<tr><th id="878">878</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"BuildPairF64 not expanded in frame lowering code!"</q>);</td></tr>
<tr><th id="879">879</th><td>  <b>else</b></td></tr>
<tr><th id="880">880</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col6 ref" href="#136MBB" title='MBB' data-ref="136MBB" data-ref-filename="136MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#137I" title='I' data-ref="137I" data-ref-filename="137I">I</a>, <a class="local col4 ref" href="#144dl" title='dl' data-ref="144dl" data-ref-filename="144dl">dl</a>, <a class="local col3 ref" href="#143Mtc1Tdd" title='Mtc1Tdd' data-ref="143Mtc1Tdd" data-ref-filename="143Mtc1Tdd">Mtc1Tdd</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col5 ref" href="#145TRI" title='TRI' data-ref="145TRI" data-ref-filename="145TRI">TRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" title='llvm::TargetRegisterInfo::getSubReg' data-ref="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" data-ref-filename="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj">getSubReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col0 ref" href="#140DstReg" title='DstReg' data-ref="140DstReg" data-ref-filename="140DstReg">DstReg</a>, <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::sub_hi" title='llvm::Mips::sub_hi' data-ref="llvm::Mips::sub_hi" data-ref-filename="llvm..Mips..sub_hi">sub_hi</a>))</td></tr>
<tr><th id="881">881</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col2 ref" href="#142HiReg" title='HiReg' data-ref="142HiReg" data-ref-filename="142HiReg">HiReg</a>);</td></tr>
<tr><th id="882">882</th><td>}</td></tr>
<tr><th id="883">883</th><td></td></tr>
<tr><th id="884">884</th><td><em>void</em> <a class="type" href="MipsSEInstrInfo.h.html#llvm::MipsSEInstrInfo" title='llvm::MipsSEInstrInfo' data-ref="llvm::MipsSEInstrInfo" data-ref-filename="llvm..MipsSEInstrInfo">MipsSEInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm15MipsSEInstrInfo14expandEhReturnERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MipsSEInstrInfo::expandEhReturn' data-ref="_ZNK4llvm15MipsSEInstrInfo14expandEhReturnERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZNK4llvm15MipsSEInstrInfo14expandEhReturnERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">expandEhReturn</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="146MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="146MBB" data-ref-filename="146MBB">MBB</dfn>,</td></tr>
<tr><th id="885">885</th><td>                                     <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col7 decl" id="147I" title='I' data-type='MachineBasicBlock::iterator' data-ref="147I" data-ref-filename="147I">I</dfn>) <em>const</em> {</td></tr>
<tr><th id="886">886</th><td>  <i>// This pseudo instruction is generated as part of the lowering of</i></td></tr>
<tr><th id="887">887</th><td><i>  // ISD::EH_RETURN. We convert it to a stack increment by OffsetReg, and</i></td></tr>
<tr><th id="888">888</th><td><i>  // indirect jump to TargetReg</i></td></tr>
<tr><th id="889">889</th><td>  <a class="type" href="MCTargetDesc/MipsABIInfo.h.html#llvm::MipsABIInfo" title='llvm::MipsABIInfo' data-ref="llvm::MipsABIInfo" data-ref-filename="llvm..MipsABIInfo">MipsABIInfo</a> <dfn class="local col8 decl" id="148ABI" title='ABI' data-type='llvm::MipsABIInfo' data-ref="148ABI" data-ref-filename="148ABI">ABI</dfn> = <a class="ref fn fake" href="MCTargetDesc/MipsABIInfo.h.html#22" title='llvm::MipsABIInfo::MipsABIInfo' data-ref="_ZN4llvm11MipsABIInfoC1ERKS0_" data-ref-filename="_ZN4llvm11MipsABIInfoC1ERKS0_"></a><a class="member field" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo::Subtarget" title='llvm::MipsInstrInfo::Subtarget' data-ref="llvm::MipsInstrInfo::Subtarget" data-ref-filename="llvm..MipsInstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget6getABIEv" title='llvm::MipsSubtarget::getABI' data-ref="_ZNK4llvm13MipsSubtarget6getABIEv" data-ref-filename="_ZNK4llvm13MipsSubtarget6getABIEv">getABI</a>();</td></tr>
<tr><th id="890">890</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="149ADDU" title='ADDU' data-type='unsigned int' data-ref="149ADDU" data-ref-filename="149ADDU">ADDU</dfn> = <a class="local col8 ref" href="#148ABI" title='ABI' data-ref="148ABI" data-ref-filename="148ABI">ABI</a>.<a class="ref fn" href="MCTargetDesc/MipsABIInfo.h.html#_ZNK4llvm11MipsABIInfo12GetPtrAdduOpEv" title='llvm::MipsABIInfo::GetPtrAdduOp' data-ref="_ZNK4llvm11MipsABIInfo12GetPtrAdduOpEv" data-ref-filename="_ZNK4llvm11MipsABIInfo12GetPtrAdduOpEv">GetPtrAdduOp</a>();</td></tr>
<tr><th id="891">891</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="150SP" title='SP' data-type='unsigned int' data-ref="150SP" data-ref-filename="150SP">SP</dfn> = <a class="member field" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo::Subtarget" title='llvm::MipsInstrInfo::Subtarget' data-ref="llvm::MipsInstrInfo::Subtarget" data-ref-filename="llvm..MipsInstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget9isGP64bitEv" title='llvm::MipsSubtarget::isGP64bit' data-ref="_ZNK4llvm13MipsSubtarget9isGP64bitEv" data-ref-filename="_ZNK4llvm13MipsSubtarget9isGP64bitEv">isGP64bit</a>() ? <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::SP_64" title='llvm::Mips::SP_64' data-ref="llvm::Mips::SP_64" data-ref-filename="llvm..Mips..SP_64">SP_64</a> : <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::SP" title='llvm::Mips::SP' data-ref="llvm::Mips::SP" data-ref-filename="llvm..Mips..SP">SP</a>;</td></tr>
<tr><th id="892">892</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="151RA" title='RA' data-type='unsigned int' data-ref="151RA" data-ref-filename="151RA">RA</dfn> = <a class="member field" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo::Subtarget" title='llvm::MipsInstrInfo::Subtarget' data-ref="llvm::MipsInstrInfo::Subtarget" data-ref-filename="llvm..MipsInstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget9isGP64bitEv" title='llvm::MipsSubtarget::isGP64bit' data-ref="_ZNK4llvm13MipsSubtarget9isGP64bitEv" data-ref-filename="_ZNK4llvm13MipsSubtarget9isGP64bitEv">isGP64bit</a>() ? <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::RA_64" title='llvm::Mips::RA_64' data-ref="llvm::Mips::RA_64" data-ref-filename="llvm..Mips..RA_64">RA_64</a> : <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::RA" title='llvm::Mips::RA' data-ref="llvm::Mips::RA" data-ref-filename="llvm..Mips..RA">RA</a>;</td></tr>
<tr><th id="893">893</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="152T9" title='T9' data-type='unsigned int' data-ref="152T9" data-ref-filename="152T9">T9</dfn> = <a class="member field" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo::Subtarget" title='llvm::MipsInstrInfo::Subtarget' data-ref="llvm::MipsInstrInfo::Subtarget" data-ref-filename="llvm..MipsInstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget9isGP64bitEv" title='llvm::MipsSubtarget::isGP64bit' data-ref="_ZNK4llvm13MipsSubtarget9isGP64bitEv" data-ref-filename="_ZNK4llvm13MipsSubtarget9isGP64bitEv">isGP64bit</a>() ? <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::T9_64" title='llvm::Mips::T9_64' data-ref="llvm::Mips::T9_64" data-ref-filename="llvm..Mips..T9_64">T9_64</a> : <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::T9" title='llvm::Mips::T9' data-ref="llvm::Mips::T9" data-ref-filename="llvm..Mips..T9">T9</a>;</td></tr>
<tr><th id="894">894</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="153ZERO" title='ZERO' data-type='unsigned int' data-ref="153ZERO" data-ref-filename="153ZERO">ZERO</dfn> = <a class="member field" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo::Subtarget" title='llvm::MipsInstrInfo::Subtarget' data-ref="llvm::MipsInstrInfo::Subtarget" data-ref-filename="llvm..MipsInstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget9isGP64bitEv" title='llvm::MipsSubtarget::isGP64bit' data-ref="_ZNK4llvm13MipsSubtarget9isGP64bitEv" data-ref-filename="_ZNK4llvm13MipsSubtarget9isGP64bitEv">isGP64bit</a>() ? <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::ZERO_64" title='llvm::Mips::ZERO_64' data-ref="llvm::Mips::ZERO_64" data-ref-filename="llvm..Mips..ZERO_64">ZERO_64</a> : <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::ZERO" title='llvm::Mips::ZERO' data-ref="llvm::Mips::ZERO" data-ref-filename="llvm..Mips..ZERO">ZERO</a>;</td></tr>
<tr><th id="895">895</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="154OffsetReg" title='OffsetReg' data-type='llvm::Register' data-ref="154OffsetReg" data-ref-filename="154OffsetReg">OffsetReg</dfn> = <a class="local col7 ref" href="#147I" title='I' data-ref="147I" data-ref-filename="147I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="896">896</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="155TargetReg" title='TargetReg' data-type='llvm::Register' data-ref="155TargetReg" data-ref-filename="155TargetReg">TargetReg</dfn> = <a class="local col7 ref" href="#147I" title='I' data-ref="147I" data-ref-filename="147I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="897">897</th><td></td></tr>
<tr><th id="898">898</th><td>  <i>// addu $ra, $v0, $zero</i></td></tr>
<tr><th id="899">899</th><td><i>  // addu $sp, $sp, $v1</i></td></tr>
<tr><th id="900">900</th><td><i>  // jr   $ra (via RetRA)</i></td></tr>
<tr><th id="901">901</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Target/TargetMachine.h.html#llvm::TargetMachine" title='llvm::TargetMachine' data-ref="llvm::TargetMachine" data-ref-filename="llvm..TargetMachine">TargetMachine</a> &amp;<dfn class="local col6 decl" id="156TM" title='TM' data-type='const llvm::TargetMachine &amp;' data-ref="156TM" data-ref-filename="156TM">TM</dfn> = <a class="local col6 ref" href="#146MBB" title='MBB' data-ref="146MBB" data-ref-filename="146MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction9getTargetEv" title='llvm::MachineFunction::getTarget' data-ref="_ZNK4llvm15MachineFunction9getTargetEv" data-ref-filename="_ZNK4llvm15MachineFunction9getTargetEv">getTarget</a>();</td></tr>
<tr><th id="902">902</th><td>  <b>if</b> (<a class="local col6 ref" href="#156TM" title='TM' data-ref="156TM" data-ref-filename="156TM">TM</a>.<a class="ref fn" href="../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine21isPositionIndependentEv" title='llvm::TargetMachine::isPositionIndependent' data-ref="_ZNK4llvm13TargetMachine21isPositionIndependentEv" data-ref-filename="_ZNK4llvm13TargetMachine21isPositionIndependentEv">isPositionIndependent</a>())</td></tr>
<tr><th id="903">903</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col6 ref" href="#146MBB" title='MBB' data-ref="146MBB" data-ref-filename="146MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#147I" title='I' data-ref="147I" data-ref-filename="147I">I</a>, <a class="local col7 ref" href="#147I" title='I' data-ref="147I" data-ref-filename="147I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col9 ref" href="#149ADDU" title='ADDU' data-ref="149ADDU" data-ref-filename="149ADDU">ADDU</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col2 ref" href="#152T9" title='T9' data-ref="152T9" data-ref-filename="152T9">T9</a>)</td></tr>
<tr><th id="904">904</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#155TargetReg" title='TargetReg' data-ref="155TargetReg" data-ref-filename="155TargetReg">TargetReg</a>)</td></tr>
<tr><th id="905">905</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col3 ref" href="#153ZERO" title='ZERO' data-ref="153ZERO" data-ref-filename="153ZERO">ZERO</a>);</td></tr>
<tr><th id="906">906</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col6 ref" href="#146MBB" title='MBB' data-ref="146MBB" data-ref-filename="146MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#147I" title='I' data-ref="147I" data-ref-filename="147I">I</a>, <a class="local col7 ref" href="#147I" title='I' data-ref="147I" data-ref-filename="147I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col9 ref" href="#149ADDU" title='ADDU' data-ref="149ADDU" data-ref-filename="149ADDU">ADDU</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col1 ref" href="#151RA" title='RA' data-ref="151RA" data-ref-filename="151RA">RA</a>)</td></tr>
<tr><th id="907">907</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#155TargetReg" title='TargetReg' data-ref="155TargetReg" data-ref-filename="155TargetReg">TargetReg</a>)</td></tr>
<tr><th id="908">908</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col3 ref" href="#153ZERO" title='ZERO' data-ref="153ZERO" data-ref-filename="153ZERO">ZERO</a>);</td></tr>
<tr><th id="909">909</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col6 ref" href="#146MBB" title='MBB' data-ref="146MBB" data-ref-filename="146MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#147I" title='I' data-ref="147I" data-ref-filename="147I">I</a>, <a class="local col7 ref" href="#147I" title='I' data-ref="147I" data-ref-filename="147I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col9 ref" href="#149ADDU" title='ADDU' data-ref="149ADDU" data-ref-filename="149ADDU">ADDU</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col0 ref" href="#150SP" title='SP' data-ref="150SP" data-ref-filename="150SP">SP</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col0 ref" href="#150SP" title='SP' data-ref="150SP" data-ref-filename="150SP">SP</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#154OffsetReg" title='OffsetReg' data-ref="154OffsetReg" data-ref-filename="154OffsetReg">OffsetReg</a>);</td></tr>
<tr><th id="910">910</th><td>  <a class="member fn" href="#_ZNK4llvm15MipsSEInstrInfo11expandRetRAERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MipsSEInstrInfo::expandRetRA' data-ref="_ZNK4llvm15MipsSEInstrInfo11expandRetRAERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZNK4llvm15MipsSEInstrInfo11expandRetRAERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">expandRetRA</a>(<span class='refarg'><a class="local col6 ref" href="#146MBB" title='MBB' data-ref="146MBB" data-ref-filename="146MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#147I" title='I' data-ref="147I" data-ref-filename="147I">I</a>);</td></tr>
<tr><th id="911">911</th><td>}</td></tr>
<tr><th id="912">912</th><td></td></tr>
<tr><th id="913">913</th><td><em>const</em> <a class="type" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo" title='llvm::MipsInstrInfo' data-ref="llvm::MipsInstrInfo" data-ref-filename="llvm..MipsInstrInfo">MipsInstrInfo</a> *<span class="namespace">llvm::</span><dfn class="decl def fn" id="_ZN4llvm21createMipsSEInstrInfoERKNS_13MipsSubtargetE" title='llvm::createMipsSEInstrInfo' data-ref="_ZN4llvm21createMipsSEInstrInfoERKNS_13MipsSubtargetE" data-ref-filename="_ZN4llvm21createMipsSEInstrInfoERKNS_13MipsSubtargetE">createMipsSEInstrInfo</dfn>(<em>const</em> <a class="type" href="MipsSubtarget.h.html#llvm::MipsSubtarget" title='llvm::MipsSubtarget' data-ref="llvm::MipsSubtarget" data-ref-filename="llvm..MipsSubtarget">MipsSubtarget</a> &amp;<dfn class="local col7 decl" id="157STI" title='STI' data-type='const llvm::MipsSubtarget &amp;' data-ref="157STI" data-ref-filename="157STI">STI</dfn>) {</td></tr>
<tr><th id="914">914</th><td>  <b>return</b> <b>new</b> <a class="type" href="MipsSEInstrInfo.h.html#llvm::MipsSEInstrInfo" title='llvm::MipsSEInstrInfo' data-ref="llvm::MipsSEInstrInfo" data-ref-filename="llvm..MipsSEInstrInfo">MipsSEInstrInfo</a><a class="ref fn" href="#_ZN4llvm15MipsSEInstrInfoC1ERKNS_13MipsSubtargetE" title='llvm::MipsSEInstrInfo::MipsSEInstrInfo' data-ref="_ZN4llvm15MipsSEInstrInfoC1ERKNS_13MipsSubtargetE" data-ref-filename="_ZN4llvm15MipsSEInstrInfoC1ERKNS_13MipsSubtargetE">(</a><a class="local col7 ref" href="#157STI" title='STI' data-ref="157STI" data-ref-filename="157STI">STI</a>);</td></tr>
<tr><th id="915">915</th><td>}</td></tr>
<tr><th id="916">916</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>