// Seed: 2733285403
module module_0 (
    input tri id_0,
    input supply1 id_1,
    output tri id_2,
    input uwire id_3,
    output supply0 id_4,
    input wor id_5,
    output wand id_6,
    input supply1 id_7,
    input supply0 id_8
);
  wire id_10;
endmodule
module module_1 (
    input tri0 id_0,
    output tri id_1,
    input wor id_2,
    input supply0 id_3,
    input tri0 id_4,
    input tri0 id_5,
    output logic id_6,
    input supply1 id_7,
    output tri0 id_8,
    input wor id_9,
    input tri1 id_10
);
  always @(negedge 1 - "") begin
    id_6 <= 1;
  end
  wire id_12;
  module_0(
      id_10, id_4, id_8, id_5, id_1, id_5, id_8, id_7, id_5
  );
endmodule
