<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>WINC1500 Weather Client Demo for SAME70 Xplained: afec0.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">WINC1500 Weather Client Demo for SAME70 Xplained
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_7dbb3f8d9b3c7f1bbfe241818c433d10.html">utils</a></li><li class="navelem"><a class="el" href="dir_903ea45345aa10adf0347c1f0518c9d5.html">cmsis</a></li><li class="navelem"><a class="el" href="dir_ce31852ed2135ff3a989ef6e2cbff7f5.html">same70</a></li><li class="navelem"><a class="el" href="dir_aa47084d0f13b69a05b7aeca4035fbf6.html">include</a></li><li class="navelem"><a class="el" href="dir_911de5c7f45415a4c7c31e5b481e7fa8.html">instance</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">afec0.h File Reference</div></div>
</div><!--header-->
<div class="contents">

<p>Copyright (c) 2015-2018 Microchip Technology Inc.  
<a href="#details">More...</a></p>
<div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><img src="afec0_8h__dep__incl.gif" border="0" usemap="#aafec0_8hdep" alt=""/></div>
</div>
</div>
<p><a href="afec0_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a48694f8da5af2d56574fbd66266be6e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="afec0_8h.html#a48694f8da5af2d56574fbd66266be6e7">REG_AFEC0_ACR</a>&#160;&#160;&#160;(*(__IO uint32_t*)0x4003C094U)</td></tr>
<tr class="memdesc:a48694f8da5af2d56574fbd66266be6e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(AFEC0) AFEC Analog Control Register  <br /></td></tr>
<tr class="separator:a48694f8da5af2d56574fbd66266be6e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a293b9d1462c00aff16178f0e0359e1e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="afec0_8h.html#a293b9d1462c00aff16178f0e0359e1e6">REG_AFEC0_CDR</a>&#160;&#160;&#160;(*(__I  uint32_t*)0x4003C068U)</td></tr>
<tr class="memdesc:a293b9d1462c00aff16178f0e0359e1e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(AFEC0) AFEC Channel Data Register  <br /></td></tr>
<tr class="separator:a293b9d1462c00aff16178f0e0359e1e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f2b28d86b3138b1a52bc78b70695bb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="afec0_8h.html#a2f2b28d86b3138b1a52bc78b70695bb6">REG_AFEC0_CECR</a>&#160;&#160;&#160;(*(__IO uint32_t*)0x4003C0D8U)</td></tr>
<tr class="memdesc:a2f2b28d86b3138b1a52bc78b70695bb6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(AFEC0) AFEC Channel Error Correction Register  <br /></td></tr>
<tr class="separator:a2f2b28d86b3138b1a52bc78b70695bb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade054e5a1753ed449918cde0c8b830ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="afec0_8h.html#ade054e5a1753ed449918cde0c8b830ac">REG_AFEC0_CGR</a>&#160;&#160;&#160;(*(__IO uint32_t*)0x4003C054U)</td></tr>
<tr class="memdesc:ade054e5a1753ed449918cde0c8b830ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">(AFEC0) AFEC Channel Gain Register  <br /></td></tr>
<tr class="separator:ade054e5a1753ed449918cde0c8b830ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac59b7714fa10704ae224bf4bd74fc53b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="afec0_8h.html#ac59b7714fa10704ae224bf4bd74fc53b">REG_AFEC0_CHDR</a>&#160;&#160;&#160;(*(__O  uint32_t*)0x4003C018U)</td></tr>
<tr class="memdesc:ac59b7714fa10704ae224bf4bd74fc53b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(AFEC0) AFEC Channel Disable Register  <br /></td></tr>
<tr class="separator:ac59b7714fa10704ae224bf4bd74fc53b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada3cce019dc47bd0f4820e178cb51463"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="afec0_8h.html#ada3cce019dc47bd0f4820e178cb51463">REG_AFEC0_CHER</a>&#160;&#160;&#160;(*(__O  uint32_t*)0x4003C014U)</td></tr>
<tr class="memdesc:ada3cce019dc47bd0f4820e178cb51463"><td class="mdescLeft">&#160;</td><td class="mdescRight">(AFEC0) AFEC Channel Enable Register  <br /></td></tr>
<tr class="separator:ada3cce019dc47bd0f4820e178cb51463"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa27ac8b086dff3171db59d58dd99f941"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="afec0_8h.html#aa27ac8b086dff3171db59d58dd99f941">REG_AFEC0_CHSR</a>&#160;&#160;&#160;(*(__I  uint32_t*)0x4003C01CU)</td></tr>
<tr class="memdesc:aa27ac8b086dff3171db59d58dd99f941"><td class="mdescLeft">&#160;</td><td class="mdescRight">(AFEC0) AFEC Channel Status Register  <br /></td></tr>
<tr class="separator:aa27ac8b086dff3171db59d58dd99f941"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e29c901c89d12b738bcfd7d6531889a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="afec0_8h.html#a3e29c901c89d12b738bcfd7d6531889a">REG_AFEC0_COCR</a>&#160;&#160;&#160;(*(__IO uint32_t*)0x4003C06CU)</td></tr>
<tr class="memdesc:a3e29c901c89d12b738bcfd7d6531889a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(AFEC0) AFEC Channel Offset Compensation Register  <br /></td></tr>
<tr class="separator:a3e29c901c89d12b738bcfd7d6531889a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a666c864214f743eb60d67e7a29cd127f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="afec0_8h.html#a666c864214f743eb60d67e7a29cd127f">REG_AFEC0_COSR</a>&#160;&#160;&#160;(*(__IO uint32_t*)0x4003C0D0U)</td></tr>
<tr class="memdesc:a666c864214f743eb60d67e7a29cd127f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(AFEC0) AFEC Correction Select Register  <br /></td></tr>
<tr class="separator:a666c864214f743eb60d67e7a29cd127f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e7040a349034afe090e9a554a7b8a49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="afec0_8h.html#a9e7040a349034afe090e9a554a7b8a49">REG_AFEC0_CR</a>&#160;&#160;&#160;(*(__O  uint32_t*)0x4003C000U)</td></tr>
<tr class="memdesc:a9e7040a349034afe090e9a554a7b8a49"><td class="mdescLeft">&#160;</td><td class="mdescRight">(AFEC0) AFEC Control Register  <br /></td></tr>
<tr class="separator:a9e7040a349034afe090e9a554a7b8a49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ee441b697048746fbc4cd2727447ddb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="afec0_8h.html#a3ee441b697048746fbc4cd2727447ddb">REG_AFEC0_CSELR</a>&#160;&#160;&#160;(*(__IO uint32_t*)0x4003C064U)</td></tr>
<tr class="memdesc:a3ee441b697048746fbc4cd2727447ddb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(AFEC0) AFEC Channel Selection Register  <br /></td></tr>
<tr class="separator:a3ee441b697048746fbc4cd2727447ddb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8940d29769a975148b1107d422f83d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="afec0_8h.html#af8940d29769a975148b1107d422f83d9">REG_AFEC0_CVR</a>&#160;&#160;&#160;(*(__IO uint32_t*)0x4003C0D4U)</td></tr>
<tr class="memdesc:af8940d29769a975148b1107d422f83d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(AFEC0) AFEC Correction Values Register  <br /></td></tr>
<tr class="separator:af8940d29769a975148b1107d422f83d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d378148ae7980c6a8418b5d4bc30794"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="afec0_8h.html#a6d378148ae7980c6a8418b5d4bc30794">REG_AFEC0_CWR</a>&#160;&#160;&#160;(*(__IO uint32_t*)0x4003C050U)</td></tr>
<tr class="memdesc:a6d378148ae7980c6a8418b5d4bc30794"><td class="mdescLeft">&#160;</td><td class="mdescRight">(AFEC0) AFEC Compare Window Register  <br /></td></tr>
<tr class="separator:a6d378148ae7980c6a8418b5d4bc30794"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3d5d08154cbd7db1a3c927ab80eee1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="afec0_8h.html#ac3d5d08154cbd7db1a3c927ab80eee1e">REG_AFEC0_DIFFR</a>&#160;&#160;&#160;(*(__IO uint32_t*)0x4003C060U)</td></tr>
<tr class="memdesc:ac3d5d08154cbd7db1a3c927ab80eee1e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(AFEC0) AFEC Channel Differential Register  <br /></td></tr>
<tr class="separator:ac3d5d08154cbd7db1a3c927ab80eee1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3734bfbeb68265035529155ecb321f5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="afec0_8h.html#a3734bfbeb68265035529155ecb321f5c">REG_AFEC0_EMR</a>&#160;&#160;&#160;(*(__IO uint32_t*)0x4003C008U)</td></tr>
<tr class="memdesc:a3734bfbeb68265035529155ecb321f5c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(AFEC0) AFEC Extended Mode Register  <br /></td></tr>
<tr class="separator:a3734bfbeb68265035529155ecb321f5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f56b0ae441ed14ff2a3e94c763e7a32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="afec0_8h.html#a3f56b0ae441ed14ff2a3e94c763e7a32">REG_AFEC0_IDR</a>&#160;&#160;&#160;(*(__O  uint32_t*)0x4003C028U)</td></tr>
<tr class="memdesc:a3f56b0ae441ed14ff2a3e94c763e7a32"><td class="mdescLeft">&#160;</td><td class="mdescRight">(AFEC0) AFEC Interrupt Disable Register  <br /></td></tr>
<tr class="separator:a3f56b0ae441ed14ff2a3e94c763e7a32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12c636cd3fbf47319df63a55c85cb798"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="afec0_8h.html#a12c636cd3fbf47319df63a55c85cb798">REG_AFEC0_IER</a>&#160;&#160;&#160;(*(__O  uint32_t*)0x4003C024U)</td></tr>
<tr class="memdesc:a12c636cd3fbf47319df63a55c85cb798"><td class="mdescLeft">&#160;</td><td class="mdescRight">(AFEC0) AFEC Interrupt Enable Register  <br /></td></tr>
<tr class="separator:a12c636cd3fbf47319df63a55c85cb798"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4ec2d3af6d5d7ad90287aea2f002b3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="afec0_8h.html#ac4ec2d3af6d5d7ad90287aea2f002b3d">REG_AFEC0_IMR</a>&#160;&#160;&#160;(*(__I  uint32_t*)0x4003C02CU)</td></tr>
<tr class="memdesc:ac4ec2d3af6d5d7ad90287aea2f002b3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(AFEC0) AFEC Interrupt Mask Register  <br /></td></tr>
<tr class="separator:ac4ec2d3af6d5d7ad90287aea2f002b3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb08c15433a9b31a26124231586e2db9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="afec0_8h.html#adb08c15433a9b31a26124231586e2db9">REG_AFEC0_ISR</a>&#160;&#160;&#160;(*(__I  uint32_t*)0x4003C030U)</td></tr>
<tr class="memdesc:adb08c15433a9b31a26124231586e2db9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(AFEC0) AFEC Interrupt Status Register  <br /></td></tr>
<tr class="separator:adb08c15433a9b31a26124231586e2db9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21b7bcb2c70032bc62713b8a7753e4ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="afec0_8h.html#a21b7bcb2c70032bc62713b8a7753e4ae">REG_AFEC0_LCDR</a>&#160;&#160;&#160;(*(__I  uint32_t*)0x4003C020U)</td></tr>
<tr class="memdesc:a21b7bcb2c70032bc62713b8a7753e4ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">(AFEC0) AFEC Last Converted Data Register  <br /></td></tr>
<tr class="separator:a21b7bcb2c70032bc62713b8a7753e4ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56430c3b30f21735121ee6b2c41adffe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="afec0_8h.html#a56430c3b30f21735121ee6b2c41adffe">REG_AFEC0_MR</a>&#160;&#160;&#160;(*(__IO uint32_t*)0x4003C004U)</td></tr>
<tr class="memdesc:a56430c3b30f21735121ee6b2c41adffe"><td class="mdescLeft">&#160;</td><td class="mdescRight">(AFEC0) AFEC Mode Register  <br /></td></tr>
<tr class="separator:a56430c3b30f21735121ee6b2c41adffe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a742a20fdf7c6ac80f8b5a4ec38fa239a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="afec0_8h.html#a742a20fdf7c6ac80f8b5a4ec38fa239a">REG_AFEC0_OVER</a>&#160;&#160;&#160;(*(__I  uint32_t*)0x4003C04CU)</td></tr>
<tr class="memdesc:a742a20fdf7c6ac80f8b5a4ec38fa239a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(AFEC0) AFEC Overrun Status Register  <br /></td></tr>
<tr class="separator:a742a20fdf7c6ac80f8b5a4ec38fa239a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad47bdcc159fe8f2e4541af939d575041"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="afec0_8h.html#ad47bdcc159fe8f2e4541af939d575041">REG_AFEC0_SEQ1R</a>&#160;&#160;&#160;(*(__IO uint32_t*)0x4003C00CU)</td></tr>
<tr class="memdesc:ad47bdcc159fe8f2e4541af939d575041"><td class="mdescLeft">&#160;</td><td class="mdescRight">(AFEC0) AFEC Channel Sequence 1 Register  <br /></td></tr>
<tr class="separator:ad47bdcc159fe8f2e4541af939d575041"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb971aaf6ecdfeefdb33b29344d6c78e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="afec0_8h.html#adb971aaf6ecdfeefdb33b29344d6c78e">REG_AFEC0_SEQ2R</a>&#160;&#160;&#160;(*(__IO uint32_t*)0x4003C010U)</td></tr>
<tr class="memdesc:adb971aaf6ecdfeefdb33b29344d6c78e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(AFEC0) AFEC Channel Sequence 2 Register  <br /></td></tr>
<tr class="separator:adb971aaf6ecdfeefdb33b29344d6c78e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42d1d1c8e4b601dfcf8a63da680a9180"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="afec0_8h.html#a42d1d1c8e4b601dfcf8a63da680a9180">REG_AFEC0_SHMR</a>&#160;&#160;&#160;(*(__IO uint32_t*)0x4003C0A0U)</td></tr>
<tr class="memdesc:a42d1d1c8e4b601dfcf8a63da680a9180"><td class="mdescLeft">&#160;</td><td class="mdescRight">(AFEC0) AFEC Sample &amp; Hold Mode Register  <br /></td></tr>
<tr class="separator:a42d1d1c8e4b601dfcf8a63da680a9180"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d63814cf4bf47e7175855e87ff6051e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="afec0_8h.html#a2d63814cf4bf47e7175855e87ff6051e">REG_AFEC0_TEMPCWR</a>&#160;&#160;&#160;(*(__IO uint32_t*)0x4003C074U)</td></tr>
<tr class="memdesc:a2d63814cf4bf47e7175855e87ff6051e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(AFEC0) AFEC Temperature Compare Window Register  <br /></td></tr>
<tr class="separator:a2d63814cf4bf47e7175855e87ff6051e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8bb16aaec68f82a5973f08cc14222a0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="afec0_8h.html#a8bb16aaec68f82a5973f08cc14222a0f">REG_AFEC0_TEMPMR</a>&#160;&#160;&#160;(*(__IO uint32_t*)0x4003C070U)</td></tr>
<tr class="memdesc:a8bb16aaec68f82a5973f08cc14222a0f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(AFEC0) AFEC Temperature Sensor Mode Register  <br /></td></tr>
<tr class="separator:a8bb16aaec68f82a5973f08cc14222a0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acce09a076afe5992ab09a03cc2c209a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="afec0_8h.html#acce09a076afe5992ab09a03cc2c209a2">REG_AFEC0_VERSION</a>&#160;&#160;&#160;(*(__I  uint32_t*)0x4003C0FCU)</td></tr>
<tr class="memdesc:acce09a076afe5992ab09a03cc2c209a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(AFEC0) AFEC Version Register  <br /></td></tr>
<tr class="separator:acce09a076afe5992ab09a03cc2c209a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa56112cd20ffe4e18777f13523486c79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="afec0_8h.html#aa56112cd20ffe4e18777f13523486c79">REG_AFEC0_WPMR</a>&#160;&#160;&#160;(*(__IO uint32_t*)0x4003C0E4U)</td></tr>
<tr class="memdesc:aa56112cd20ffe4e18777f13523486c79"><td class="mdescLeft">&#160;</td><td class="mdescRight">(AFEC0) AFEC Write Protection Mode Register  <br /></td></tr>
<tr class="separator:aa56112cd20ffe4e18777f13523486c79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac59ab199a7470844cef6462150805c7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="afec0_8h.html#ac59ab199a7470844cef6462150805c7e">REG_AFEC0_WPSR</a>&#160;&#160;&#160;(*(__I  uint32_t*)0x4003C0E8U)</td></tr>
<tr class="memdesc:ac59ab199a7470844cef6462150805c7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(AFEC0) AFEC Write Protection Status Register  <br /></td></tr>
<tr class="separator:ac59ab199a7470844cef6462150805c7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Copyright (c) 2015-2018 Microchip Technology Inc. </p>
<p>and its subsidiaries. </p>

<p class="definition">Definition in file <a class="el" href="afec0_8h_source.html">afec0.h</a>.</p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a48694f8da5af2d56574fbd66266be6e7" name="a48694f8da5af2d56574fbd66266be6e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48694f8da5af2d56574fbd66266be6e7">&#9670;&#160;</a></span>REG_AFEC0_ACR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_AFEC0_ACR&#160;&#160;&#160;(*(__IO uint32_t*)0x4003C094U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(AFEC0) AFEC Analog Control Register </p>

<p class="definition">Definition at line <a class="el" href="afec0_8h_source.html#l00093">93</a> of file <a class="el" href="afec0_8h_source.html">afec0.h</a>.</p>

</div>
</div>
<a id="a293b9d1462c00aff16178f0e0359e1e6" name="a293b9d1462c00aff16178f0e0359e1e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a293b9d1462c00aff16178f0e0359e1e6">&#9670;&#160;</a></span>REG_AFEC0_CDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_AFEC0_CDR&#160;&#160;&#160;(*(__I  uint32_t*)0x4003C068U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(AFEC0) AFEC Channel Data Register </p>

<p class="definition">Definition at line <a class="el" href="afec0_8h_source.html#l00089">89</a> of file <a class="el" href="afec0_8h_source.html">afec0.h</a>.</p>

</div>
</div>
<a id="a2f2b28d86b3138b1a52bc78b70695bb6" name="a2f2b28d86b3138b1a52bc78b70695bb6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f2b28d86b3138b1a52bc78b70695bb6">&#9670;&#160;</a></span>REG_AFEC0_CECR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_AFEC0_CECR&#160;&#160;&#160;(*(__IO uint32_t*)0x4003C0D8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(AFEC0) AFEC Channel Error Correction Register </p>

<p class="definition">Definition at line <a class="el" href="afec0_8h_source.html#l00097">97</a> of file <a class="el" href="afec0_8h_source.html">afec0.h</a>.</p>

</div>
</div>
<a id="ade054e5a1753ed449918cde0c8b830ac" name="ade054e5a1753ed449918cde0c8b830ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade054e5a1753ed449918cde0c8b830ac">&#9670;&#160;</a></span>REG_AFEC0_CGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_AFEC0_CGR&#160;&#160;&#160;(*(__IO uint32_t*)0x4003C054U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(AFEC0) AFEC Channel Gain Register </p>

<p class="definition">Definition at line <a class="el" href="afec0_8h_source.html#l00086">86</a> of file <a class="el" href="afec0_8h_source.html">afec0.h</a>.</p>

</div>
</div>
<a id="ac59b7714fa10704ae224bf4bd74fc53b" name="ac59b7714fa10704ae224bf4bd74fc53b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac59b7714fa10704ae224bf4bd74fc53b">&#9670;&#160;</a></span>REG_AFEC0_CHDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_AFEC0_CHDR&#160;&#160;&#160;(*(__O  uint32_t*)0x4003C018U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(AFEC0) AFEC Channel Disable Register </p>

<p class="definition">Definition at line <a class="el" href="afec0_8h_source.html#l00077">77</a> of file <a class="el" href="afec0_8h_source.html">afec0.h</a>.</p>

</div>
</div>
<a id="ada3cce019dc47bd0f4820e178cb51463" name="ada3cce019dc47bd0f4820e178cb51463"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada3cce019dc47bd0f4820e178cb51463">&#9670;&#160;</a></span>REG_AFEC0_CHER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_AFEC0_CHER&#160;&#160;&#160;(*(__O  uint32_t*)0x4003C014U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(AFEC0) AFEC Channel Enable Register </p>

<p class="definition">Definition at line <a class="el" href="afec0_8h_source.html#l00076">76</a> of file <a class="el" href="afec0_8h_source.html">afec0.h</a>.</p>

</div>
</div>
<a id="aa27ac8b086dff3171db59d58dd99f941" name="aa27ac8b086dff3171db59d58dd99f941"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa27ac8b086dff3171db59d58dd99f941">&#9670;&#160;</a></span>REG_AFEC0_CHSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_AFEC0_CHSR&#160;&#160;&#160;(*(__I  uint32_t*)0x4003C01CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(AFEC0) AFEC Channel Status Register </p>

<p class="definition">Definition at line <a class="el" href="afec0_8h_source.html#l00078">78</a> of file <a class="el" href="afec0_8h_source.html">afec0.h</a>.</p>

</div>
</div>
<a id="a3e29c901c89d12b738bcfd7d6531889a" name="a3e29c901c89d12b738bcfd7d6531889a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e29c901c89d12b738bcfd7d6531889a">&#9670;&#160;</a></span>REG_AFEC0_COCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_AFEC0_COCR&#160;&#160;&#160;(*(__IO uint32_t*)0x4003C06CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(AFEC0) AFEC Channel Offset Compensation Register </p>

<p class="definition">Definition at line <a class="el" href="afec0_8h_source.html#l00090">90</a> of file <a class="el" href="afec0_8h_source.html">afec0.h</a>.</p>

</div>
</div>
<a id="a666c864214f743eb60d67e7a29cd127f" name="a666c864214f743eb60d67e7a29cd127f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a666c864214f743eb60d67e7a29cd127f">&#9670;&#160;</a></span>REG_AFEC0_COSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_AFEC0_COSR&#160;&#160;&#160;(*(__IO uint32_t*)0x4003C0D0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(AFEC0) AFEC Correction Select Register </p>

<p class="definition">Definition at line <a class="el" href="afec0_8h_source.html#l00095">95</a> of file <a class="el" href="afec0_8h_source.html">afec0.h</a>.</p>

</div>
</div>
<a id="a9e7040a349034afe090e9a554a7b8a49" name="a9e7040a349034afe090e9a554a7b8a49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e7040a349034afe090e9a554a7b8a49">&#9670;&#160;</a></span>REG_AFEC0_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_AFEC0_CR&#160;&#160;&#160;(*(__O  uint32_t*)0x4003C000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(AFEC0) AFEC Control Register </p>

<p class="definition">Definition at line <a class="el" href="afec0_8h_source.html#l00071">71</a> of file <a class="el" href="afec0_8h_source.html">afec0.h</a>.</p>

</div>
</div>
<a id="a3ee441b697048746fbc4cd2727447ddb" name="a3ee441b697048746fbc4cd2727447ddb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ee441b697048746fbc4cd2727447ddb">&#9670;&#160;</a></span>REG_AFEC0_CSELR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_AFEC0_CSELR&#160;&#160;&#160;(*(__IO uint32_t*)0x4003C064U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(AFEC0) AFEC Channel Selection Register </p>

<p class="definition">Definition at line <a class="el" href="afec0_8h_source.html#l00088">88</a> of file <a class="el" href="afec0_8h_source.html">afec0.h</a>.</p>

</div>
</div>
<a id="af8940d29769a975148b1107d422f83d9" name="af8940d29769a975148b1107d422f83d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8940d29769a975148b1107d422f83d9">&#9670;&#160;</a></span>REG_AFEC0_CVR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_AFEC0_CVR&#160;&#160;&#160;(*(__IO uint32_t*)0x4003C0D4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(AFEC0) AFEC Correction Values Register </p>

<p class="definition">Definition at line <a class="el" href="afec0_8h_source.html#l00096">96</a> of file <a class="el" href="afec0_8h_source.html">afec0.h</a>.</p>

</div>
</div>
<a id="a6d378148ae7980c6a8418b5d4bc30794" name="a6d378148ae7980c6a8418b5d4bc30794"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d378148ae7980c6a8418b5d4bc30794">&#9670;&#160;</a></span>REG_AFEC0_CWR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_AFEC0_CWR&#160;&#160;&#160;(*(__IO uint32_t*)0x4003C050U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(AFEC0) AFEC Compare Window Register </p>

<p class="definition">Definition at line <a class="el" href="afec0_8h_source.html#l00085">85</a> of file <a class="el" href="afec0_8h_source.html">afec0.h</a>.</p>

</div>
</div>
<a id="ac3d5d08154cbd7db1a3c927ab80eee1e" name="ac3d5d08154cbd7db1a3c927ab80eee1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3d5d08154cbd7db1a3c927ab80eee1e">&#9670;&#160;</a></span>REG_AFEC0_DIFFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_AFEC0_DIFFR&#160;&#160;&#160;(*(__IO uint32_t*)0x4003C060U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(AFEC0) AFEC Channel Differential Register </p>

<p class="definition">Definition at line <a class="el" href="afec0_8h_source.html#l00087">87</a> of file <a class="el" href="afec0_8h_source.html">afec0.h</a>.</p>

</div>
</div>
<a id="a3734bfbeb68265035529155ecb321f5c" name="a3734bfbeb68265035529155ecb321f5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3734bfbeb68265035529155ecb321f5c">&#9670;&#160;</a></span>REG_AFEC0_EMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_AFEC0_EMR&#160;&#160;&#160;(*(__IO uint32_t*)0x4003C008U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(AFEC0) AFEC Extended Mode Register </p>

<p class="definition">Definition at line <a class="el" href="afec0_8h_source.html#l00073">73</a> of file <a class="el" href="afec0_8h_source.html">afec0.h</a>.</p>

</div>
</div>
<a id="a3f56b0ae441ed14ff2a3e94c763e7a32" name="a3f56b0ae441ed14ff2a3e94c763e7a32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f56b0ae441ed14ff2a3e94c763e7a32">&#9670;&#160;</a></span>REG_AFEC0_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_AFEC0_IDR&#160;&#160;&#160;(*(__O  uint32_t*)0x4003C028U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(AFEC0) AFEC Interrupt Disable Register </p>

<p class="definition">Definition at line <a class="el" href="afec0_8h_source.html#l00081">81</a> of file <a class="el" href="afec0_8h_source.html">afec0.h</a>.</p>

</div>
</div>
<a id="a12c636cd3fbf47319df63a55c85cb798" name="a12c636cd3fbf47319df63a55c85cb798"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12c636cd3fbf47319df63a55c85cb798">&#9670;&#160;</a></span>REG_AFEC0_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_AFEC0_IER&#160;&#160;&#160;(*(__O  uint32_t*)0x4003C024U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(AFEC0) AFEC Interrupt Enable Register </p>

<p class="definition">Definition at line <a class="el" href="afec0_8h_source.html#l00080">80</a> of file <a class="el" href="afec0_8h_source.html">afec0.h</a>.</p>

</div>
</div>
<a id="ac4ec2d3af6d5d7ad90287aea2f002b3d" name="ac4ec2d3af6d5d7ad90287aea2f002b3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4ec2d3af6d5d7ad90287aea2f002b3d">&#9670;&#160;</a></span>REG_AFEC0_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_AFEC0_IMR&#160;&#160;&#160;(*(__I  uint32_t*)0x4003C02CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(AFEC0) AFEC Interrupt Mask Register </p>

<p class="definition">Definition at line <a class="el" href="afec0_8h_source.html#l00082">82</a> of file <a class="el" href="afec0_8h_source.html">afec0.h</a>.</p>

</div>
</div>
<a id="adb08c15433a9b31a26124231586e2db9" name="adb08c15433a9b31a26124231586e2db9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb08c15433a9b31a26124231586e2db9">&#9670;&#160;</a></span>REG_AFEC0_ISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_AFEC0_ISR&#160;&#160;&#160;(*(__I  uint32_t*)0x4003C030U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(AFEC0) AFEC Interrupt Status Register </p>

<p class="definition">Definition at line <a class="el" href="afec0_8h_source.html#l00083">83</a> of file <a class="el" href="afec0_8h_source.html">afec0.h</a>.</p>

</div>
</div>
<a id="a21b7bcb2c70032bc62713b8a7753e4ae" name="a21b7bcb2c70032bc62713b8a7753e4ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21b7bcb2c70032bc62713b8a7753e4ae">&#9670;&#160;</a></span>REG_AFEC0_LCDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_AFEC0_LCDR&#160;&#160;&#160;(*(__I  uint32_t*)0x4003C020U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(AFEC0) AFEC Last Converted Data Register </p>

<p class="definition">Definition at line <a class="el" href="afec0_8h_source.html#l00079">79</a> of file <a class="el" href="afec0_8h_source.html">afec0.h</a>.</p>

</div>
</div>
<a id="a56430c3b30f21735121ee6b2c41adffe" name="a56430c3b30f21735121ee6b2c41adffe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a56430c3b30f21735121ee6b2c41adffe">&#9670;&#160;</a></span>REG_AFEC0_MR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_AFEC0_MR&#160;&#160;&#160;(*(__IO uint32_t*)0x4003C004U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(AFEC0) AFEC Mode Register </p>

<p class="definition">Definition at line <a class="el" href="afec0_8h_source.html#l00072">72</a> of file <a class="el" href="afec0_8h_source.html">afec0.h</a>.</p>

</div>
</div>
<a id="a742a20fdf7c6ac80f8b5a4ec38fa239a" name="a742a20fdf7c6ac80f8b5a4ec38fa239a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a742a20fdf7c6ac80f8b5a4ec38fa239a">&#9670;&#160;</a></span>REG_AFEC0_OVER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_AFEC0_OVER&#160;&#160;&#160;(*(__I  uint32_t*)0x4003C04CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(AFEC0) AFEC Overrun Status Register </p>

<p class="definition">Definition at line <a class="el" href="afec0_8h_source.html#l00084">84</a> of file <a class="el" href="afec0_8h_source.html">afec0.h</a>.</p>

</div>
</div>
<a id="ad47bdcc159fe8f2e4541af939d575041" name="ad47bdcc159fe8f2e4541af939d575041"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad47bdcc159fe8f2e4541af939d575041">&#9670;&#160;</a></span>REG_AFEC0_SEQ1R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_AFEC0_SEQ1R&#160;&#160;&#160;(*(__IO uint32_t*)0x4003C00CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(AFEC0) AFEC Channel Sequence 1 Register </p>

<p class="definition">Definition at line <a class="el" href="afec0_8h_source.html#l00074">74</a> of file <a class="el" href="afec0_8h_source.html">afec0.h</a>.</p>

</div>
</div>
<a id="adb971aaf6ecdfeefdb33b29344d6c78e" name="adb971aaf6ecdfeefdb33b29344d6c78e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb971aaf6ecdfeefdb33b29344d6c78e">&#9670;&#160;</a></span>REG_AFEC0_SEQ2R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_AFEC0_SEQ2R&#160;&#160;&#160;(*(__IO uint32_t*)0x4003C010U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(AFEC0) AFEC Channel Sequence 2 Register </p>

<p class="definition">Definition at line <a class="el" href="afec0_8h_source.html#l00075">75</a> of file <a class="el" href="afec0_8h_source.html">afec0.h</a>.</p>

</div>
</div>
<a id="a42d1d1c8e4b601dfcf8a63da680a9180" name="a42d1d1c8e4b601dfcf8a63da680a9180"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42d1d1c8e4b601dfcf8a63da680a9180">&#9670;&#160;</a></span>REG_AFEC0_SHMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_AFEC0_SHMR&#160;&#160;&#160;(*(__IO uint32_t*)0x4003C0A0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(AFEC0) AFEC Sample &amp; Hold Mode Register </p>

<p class="definition">Definition at line <a class="el" href="afec0_8h_source.html#l00094">94</a> of file <a class="el" href="afec0_8h_source.html">afec0.h</a>.</p>

</div>
</div>
<a id="a2d63814cf4bf47e7175855e87ff6051e" name="a2d63814cf4bf47e7175855e87ff6051e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d63814cf4bf47e7175855e87ff6051e">&#9670;&#160;</a></span>REG_AFEC0_TEMPCWR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_AFEC0_TEMPCWR&#160;&#160;&#160;(*(__IO uint32_t*)0x4003C074U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(AFEC0) AFEC Temperature Compare Window Register </p>

<p class="definition">Definition at line <a class="el" href="afec0_8h_source.html#l00092">92</a> of file <a class="el" href="afec0_8h_source.html">afec0.h</a>.</p>

</div>
</div>
<a id="a8bb16aaec68f82a5973f08cc14222a0f" name="a8bb16aaec68f82a5973f08cc14222a0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8bb16aaec68f82a5973f08cc14222a0f">&#9670;&#160;</a></span>REG_AFEC0_TEMPMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_AFEC0_TEMPMR&#160;&#160;&#160;(*(__IO uint32_t*)0x4003C070U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(AFEC0) AFEC Temperature Sensor Mode Register </p>

<p class="definition">Definition at line <a class="el" href="afec0_8h_source.html#l00091">91</a> of file <a class="el" href="afec0_8h_source.html">afec0.h</a>.</p>

</div>
</div>
<a id="acce09a076afe5992ab09a03cc2c209a2" name="acce09a076afe5992ab09a03cc2c209a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acce09a076afe5992ab09a03cc2c209a2">&#9670;&#160;</a></span>REG_AFEC0_VERSION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_AFEC0_VERSION&#160;&#160;&#160;(*(__I  uint32_t*)0x4003C0FCU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(AFEC0) AFEC Version Register </p>

<p class="definition">Definition at line <a class="el" href="afec0_8h_source.html#l00100">100</a> of file <a class="el" href="afec0_8h_source.html">afec0.h</a>.</p>

</div>
</div>
<a id="aa56112cd20ffe4e18777f13523486c79" name="aa56112cd20ffe4e18777f13523486c79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa56112cd20ffe4e18777f13523486c79">&#9670;&#160;</a></span>REG_AFEC0_WPMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_AFEC0_WPMR&#160;&#160;&#160;(*(__IO uint32_t*)0x4003C0E4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(AFEC0) AFEC Write Protection Mode Register </p>

<p class="definition">Definition at line <a class="el" href="afec0_8h_source.html#l00098">98</a> of file <a class="el" href="afec0_8h_source.html">afec0.h</a>.</p>

</div>
</div>
<a id="ac59ab199a7470844cef6462150805c7e" name="ac59ab199a7470844cef6462150805c7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac59ab199a7470844cef6462150805c7e">&#9670;&#160;</a></span>REG_AFEC0_WPSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_AFEC0_WPSR&#160;&#160;&#160;(*(__I  uint32_t*)0x4003C0E8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(AFEC0) AFEC Write Protection Status Register </p>

<p class="definition">Definition at line <a class="el" href="afec0_8h_source.html#l00099">99</a> of file <a class="el" href="afec0_8h_source.html">afec0.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sat Mar 11 2023 23:19:37 for WINC1500 Weather Client Demo for SAME70 Xplained by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6
</small></address>
</body>
</html>
