
*** Running vivado
    with args -log design_1_processing_system7_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_processing_system7_0_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_processing_system7_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 352.008 ; gain = 79.977
INFO: [Synth 8-638] synthesizing module 'design_1_processing_system7_0_0' [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:60]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_5_processing_system7' [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Logiciels/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (1#1) [C:/Logiciels/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [C:/Logiciels/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (2#1) [C:/Logiciels/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-638] synthesizing module 'PS7' [C:/Logiciels/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:33527]
INFO: [Synth 8-256] done synthesizing module 'PS7' (3#1) [C:/Logiciels/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:33527]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_5_processing_system7' (4#1) [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
INFO: [Synth 8-256] done synthesizing module 'design_1_processing_system7_0_0' (5#1) [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:60]
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 392.336 ; gain = 120.305
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 392.336 ; gain = 120.305
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 635.715 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:01:24 . Memory (MB): peak = 635.715 ; gain = 363.684
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:01:24 . Memory (MB): peak = 635.715 ; gain = 363.684
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:01:25 . Memory (MB): peak = 635.715 ; gain = 363.684
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:01:26 . Memory (MB): peak = 635.715 ; gain = 363.684
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:01:27 . Memory (MB): peak = 635.715 ; gain = 363.684
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:01:45 . Memory (MB): peak = 844.574 ; gain = 572.543
Finished Timing Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:01:45 . Memory (MB): peak = 860.668 ; gain = 588.637
Finished Technology Mapping : Time (s): cpu = 00:00:45 ; elapsed = 00:01:47 . Memory (MB): peak = 862.730 ; gain = 590.699
Finished IO Insertion : Time (s): cpu = 00:00:47 ; elapsed = 00:01:49 . Memory (MB): peak = 862.730 ; gain = 590.699
Finished Renaming Generated Instances : Time (s): cpu = 00:00:47 ; elapsed = 00:01:49 . Memory (MB): peak = 862.730 ; gain = 590.699
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:47 ; elapsed = 00:01:49 . Memory (MB): peak = 862.730 ; gain = 590.699
Finished Renaming Generated Ports : Time (s): cpu = 00:00:47 ; elapsed = 00:01:49 . Memory (MB): peak = 862.730 ; gain = 590.699
Finished Handling Custom Attributes : Time (s): cpu = 00:00:47 ; elapsed = 00:01:49 . Memory (MB): peak = 862.730 ; gain = 590.699
Finished Renaming Generated Nets : Time (s): cpu = 00:00:47 ; elapsed = 00:01:49 . Memory (MB): peak = 862.730 ; gain = 590.699

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BIBUF |   130|
|2     |BUFG  |     3|
|3     |LUT1  |   112|
|4     |PS7   |     1|
+------+------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:47 ; elapsed = 00:01:49 . Memory (MB): peak = 862.730 ; gain = 590.699
synth_design: Time (s): cpu = 00:00:50 ; elapsed = 00:01:52 . Memory (MB): peak = 877.262 ; gain = 608.918
