{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1519053637881 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1519053637883 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 19 15:20:37 2018 " "Processing started: Mon Feb 19 15:20:37 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1519053637883 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1519053637883 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off High_radix_online_arithmetic -c High_radix_online_arithmetic --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off High_radix_online_arithmetic -c High_radix_online_arithmetic --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1519053637883 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1519053638335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/radix4selm.v 1 1 " "Found 1 design units, including 1 entities, in source file src/radix4selm.v" { { "Info" "ISGN_ENTITY_NAME" "1 radix4SELM " "Found entity 1: radix4SELM" {  } { { "src/radix4SELM.v" "" { Text "//icnas4.cc.ic.ac.uk/jl14314/Desktop/proj/src/radix4SELM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519053639366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519053639366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/radix4digitmultiply.v 1 1 " "Found 1 design units, including 1 entities, in source file src/radix4digitmultiply.v" { { "Info" "ISGN_ENTITY_NAME" "1 radix4DigitMultiply " "Found entity 1: radix4DigitMultiply" {  } { { "src/radix4DigitMultiply.v" "" { Text "//icnas4.cc.ic.ac.uk/jl14314/Desktop/proj/src/radix4DigitMultiply.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519053639384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519053639384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/radix4calcvj.v 1 1 " "Found 1 design units, including 1 entities, in source file src/radix4calcvj.v" { { "Info" "ISGN_ENTITY_NAME" "1 radix4calcVj " "Found entity 1: radix4calcVj" {  } { { "src/radix4calcVj.v" "" { Text "//icnas4.cc.ic.ac.uk/jl14314/Desktop/proj/src/radix4calcVj.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519053639401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519053639401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/test.v 0 0 " "Found 0 design units, including 0 entities, in source file src/test.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519053639418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/radix4multipliertestbench.v 1 1 " "Found 1 design units, including 1 entities, in source file src/radix4multipliertestbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 radix4MultiplierTestbench " "Found entity 1: radix4MultiplierTestbench" {  } { { "src/radix4MultiplierTestbench.v" "" { Text "//icnas4.cc.ic.ac.uk/jl14314/Desktop/proj/src/radix4MultiplierTestbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519053639433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519053639433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/radix4multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file src/radix4multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 radix4multiplier " "Found entity 1: radix4multiplier" {  } { { "src/radix4multiplier.v" "" { Text "//icnas4.cc.ic.ac.uk/jl14314/Desktop/proj/src/radix4multiplier.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519053639456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519053639456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/radix4addertestbench.v 1 1 " "Found 1 design units, including 1 entities, in source file src/radix4addertestbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 radix4AdderTestbench " "Found entity 1: radix4AdderTestbench" {  } { { "src/radix4AdderTestbench.v" "" { Text "//icnas4.cc.ic.ac.uk/jl14314/Desktop/proj/src/radix4AdderTestbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519053639473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519053639473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/radix4adder_sv.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/radix4adder_sv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 radix4adder_sv " "Found entity 1: radix4adder_sv" {  } { { "src/radix4adder_sv.sv" "" { Text "//icnas4.cc.ic.ac.uk/jl14314/Desktop/proj/src/radix4adder_sv.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519053639490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519053639490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/radix4adder_new.v 1 1 " "Found 1 design units, including 1 entities, in source file src/radix4adder_new.v" { { "Info" "ISGN_ENTITY_NAME" "1 radix4adder_new " "Found entity 1: radix4adder_new" {  } { { "src/radix4adder_new.v" "" { Text "//icnas4.cc.ic.ac.uk/jl14314/Desktop/proj/src/radix4adder_new.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519053639506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519053639506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/radix4adder.v 0 0 " "Found 0 design units, including 0 entities, in source file src/radix4adder.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519053639520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/radix2multiplier.v 2 2 " "Found 2 design units, including 2 entities, in source file src/radix2multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 radix2multiplier " "Found entity 1: radix2multiplier" {  } { { "src/radix2multiplier.v" "" { Text "//icnas4.cc.ic.ac.uk/jl14314/Desktop/proj/src/radix2multiplier.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519053639536 ""} { "Info" "ISGN_ENTITY_NAME" "2 SELM " "Found entity 2: SELM" {  } { { "src/radix2multiplier.v" "" { Text "//icnas4.cc.ic.ac.uk/jl14314/Desktop/proj/src/radix2multiplier.v" 121 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519053639536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519053639536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/radix2adderserialblock.v 1 1 " "Found 1 design units, including 1 entities, in source file src/radix2adderserialblock.v" { { "Info" "ISGN_ENTITY_NAME" "1 radix2adderSerialBlock " "Found entity 1: radix2adderSerialBlock" {  } { { "src/radix2adderSerialBlock.v" "" { Text "//icnas4.cc.ic.ac.uk/jl14314/Desktop/proj/src/radix2adderSerialBlock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519053639551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519053639551 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "radix2adderSerial.v(24) " "Verilog HDL information at radix2adderSerial.v(24): always construct contains both blocking and non-blocking assignments" {  } { { "src/radix2adderSerial.v" "" { Text "//icnas4.cc.ic.ac.uk/jl14314/Desktop/proj/src/radix2adderSerial.v" 24 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1519053639573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/radix2adderserial.v 1 1 " "Found 1 design units, including 1 entities, in source file src/radix2adderserial.v" { { "Info" "ISGN_ENTITY_NAME" "1 radix2adderSerial " "Found entity 1: radix2adderSerial" {  } { { "src/radix2adderSerial.v" "" { Text "//icnas4.cc.ic.ac.uk/jl14314/Desktop/proj/src/radix2adderSerial.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519053639574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519053639574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/radix2adderparallelblock.v 1 1 " "Found 1 design units, including 1 entities, in source file src/radix2adderparallelblock.v" { { "Info" "ISGN_ENTITY_NAME" "1 radix2adderParallelBlock " "Found entity 1: radix2adderParallelBlock" {  } { { "src/radix2adderParallelBlock.v" "" { Text "//icnas4.cc.ic.ac.uk/jl14314/Desktop/proj/src/radix2adderParallelBlock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519053639588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519053639588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/radix2adder.v 1 1 " "Found 1 design units, including 1 entities, in source file src/radix2adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 radix2adder " "Found entity 1: radix2adder" {  } { { "src/radix2adder.v" "" { Text "//icnas4.cc.ic.ac.uk/jl14314/Desktop/proj/src/radix2adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519053639604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519053639604 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "q Q onTheFlyConverterSignedDigit.v(10) " "Verilog HDL Declaration information at onTheFlyConverterSignedDigit.v(10): object \"q\" differs only in case from object \"Q\" in the same scope" {  } { { "src/onTheFlyConverterSignedDigit.v" "" { Text "//icnas4.cc.ic.ac.uk/jl14314/Desktop/proj/src/onTheFlyConverterSignedDigit.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1519053639619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ontheflyconvertersigneddigit.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ontheflyconvertersigneddigit.v" { { "Info" "ISGN_ENTITY_NAME" "1 onTheFlyConverterSignedDigit " "Found entity 1: onTheFlyConverterSignedDigit" {  } { { "src/onTheFlyConverterSignedDigit.v" "" { Text "//icnas4.cc.ic.ac.uk/jl14314/Desktop/proj/src/onTheFlyConverterSignedDigit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519053639620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519053639620 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "q Q onTheFlyConverter.v(9) " "Verilog HDL Declaration information at onTheFlyConverter.v(9): object \"q\" differs only in case from object \"Q\" in the same scope" {  } { { "src/onTheFlyConverter.v" "" { Text "//icnas4.cc.ic.ac.uk/jl14314/Desktop/proj/src/onTheFlyConverter.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1519053639636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ontheflyconverter.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ontheflyconverter.v" { { "Info" "ISGN_ENTITY_NAME" "1 onTheFlyConverter " "Found entity 1: onTheFlyConverter" {  } { { "src/onTheFlyConverter.v" "" { Text "//icnas4.cc.ic.ac.uk/jl14314/Desktop/proj/src/onTheFlyConverter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519053639638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519053639638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/convention2rbr.v 1 1 " "Found 1 design units, including 1 entities, in source file src/convention2rbr.v" { { "Info" "ISGN_ENTITY_NAME" "1 conventionToRBR " "Found entity 1: conventionToRBR" {  } { { "src/convention2rbr.v" "" { Text "//icnas4.cc.ic.ac.uk/jl14314/Desktop/proj/src/convention2rbr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519053639658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519053639658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/negatex.v 1 1 " "Found 1 design units, including 1 entities, in source file src/negatex.v" { { "Info" "ISGN_ENTITY_NAME" "1 negateX " "Found entity 1: negateX" {  } { { "src/negateX.v" "" { Text "//icnas4.cc.ic.ac.uk/jl14314/Desktop/proj/src/negateX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519053639675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519053639675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/arbitraryradixaddertestbench.v 1 1 " "Found 1 design units, including 1 entities, in source file src/arbitraryradixaddertestbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 arbitraryRadixAdderTestbench " "Found entity 1: arbitraryRadixAdderTestbench" {  } { { "src/arbitraryRadixAdderTestbench.v" "" { Text "//icnas4.cc.ic.ac.uk/jl14314/Desktop/proj/src/arbitraryRadixAdderTestbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519053639690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519053639690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "radix2digitmultiply.v 0 0 " "Found 0 design units, including 0 entities, in source file radix2digitmultiply.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519053639705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/radix4wmodification.v 1 1 " "Found 1 design units, including 1 entities, in source file src/radix4wmodification.v" { { "Info" "ISGN_ENTITY_NAME" "1 radix4WModification " "Found entity 1: radix4WModification" {  } { { "src/radix4WModification.v" "" { Text "//icnas4.cc.ic.ac.uk/jl14314/Desktop/proj/src/radix4WModification.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519053639720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519053639720 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "radix4multiplier " "Elaborating entity \"radix4multiplier\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1519053640275 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 radix4multiplier.v(103) " "Verilog HDL assignment warning at radix4multiplier.v(103): truncated value with size 32 to match size of target (5)" {  } { { "src/radix4multiplier.v" "" { Text "//icnas4.cc.ic.ac.uk/jl14314/Desktop/proj/src/radix4multiplier.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1519053640280 "|radix4multiplier"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "onTheFlyConverterSignedDigit onTheFlyConverterSignedDigit:CA_X " "Elaborating entity \"onTheFlyConverterSignedDigit\" for hierarchy \"onTheFlyConverterSignedDigit:CA_X\"" {  } { { "src/radix4multiplier.v" "CA_X" { Text "//icnas4.cc.ic.ac.uk/jl14314/Desktop/proj/src/radix4multiplier.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519053640349 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "onTheFlyConverterSignedDigit.v(27) " "Verilog HDL warning at onTheFlyConverterSignedDigit.v(27): converting signed shift amount to unsigned" {  } { { "src/onTheFlyConverterSignedDigit.v" "" { Text "//icnas4.cc.ic.ac.uk/jl14314/Desktop/proj/src/onTheFlyConverterSignedDigit.v" 27 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Quartus II" 0 -1 1519053640350 "|radix4multiplier|onTheFlyConverterSignedDigit:CA_X"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "radix4calcVj radix4calcVj:Vj_1 " "Elaborating entity \"radix4calcVj\" for hierarchy \"radix4calcVj:Vj_1\"" {  } { { "src/radix4multiplier.v" "Vj_1" { Text "//icnas4.cc.ic.ac.uk/jl14314/Desktop/proj/src/radix4multiplier.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519053640422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "radix4DigitMultiply radix4calcVj:Vj_1\|radix4DigitMultiply:X_time_y " "Elaborating entity \"radix4DigitMultiply\" for hierarchy \"radix4calcVj:Vj_1\|radix4DigitMultiply:X_time_y\"" {  } { { "src/radix4calcVj.v" "X_time_y" { Text "//icnas4.cc.ic.ac.uk/jl14314/Desktop/proj/src/radix4calcVj.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519053640486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "negateX radix4calcVj:Vj_1\|radix4DigitMultiply:X_time_y\|negateX:negate1 " "Elaborating entity \"negateX\" for hierarchy \"radix4calcVj:Vj_1\|radix4DigitMultiply:X_time_y\|negateX:negate1\"" {  } { { "src/radix4DigitMultiply.v" "negate1" { Text "//icnas4.cc.ic.ac.uk/jl14314/Desktop/proj/src/radix4DigitMultiply.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519053640542 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 negateX.v(22) " "Verilog HDL assignment warning at negateX.v(22): truncated value with size 32 to match size of target (3)" {  } { { "src/negateX.v" "" { Text "//icnas4.cc.ic.ac.uk/jl14314/Desktop/proj/src/negateX.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1519053640544 "|radix4multiplier|radix4calcVj:Vj_1|radix4DigitMultiply:X_time_y|negateX:negate1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "radix4adder_new radix4calcVj:Vj_1\|radix4DigitMultiply:X_time_y\|radix4adder_new:adder_pos_two " "Elaborating entity \"radix4adder_new\" for hierarchy \"radix4calcVj:Vj_1\|radix4DigitMultiply:X_time_y\|radix4adder_new:adder_pos_two\"" {  } { { "src/radix4DigitMultiply.v" "adder_pos_two" { Text "//icnas4.cc.ic.ac.uk/jl14314/Desktop/proj/src/radix4DigitMultiply.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519053640604 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 radix4adder_new.v(41) " "Verilog HDL assignment warning at radix4adder_new.v(41): truncated value with size 32 to match size of target (3)" {  } { { "src/radix4adder_new.v" "" { Text "//icnas4.cc.ic.ac.uk/jl14314/Desktop/proj/src/radix4adder_new.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1519053640610 "|radix4multiplier|radix4calcVj:Vj_1|radix4DigitMultiply:X_time_y|radix4adder_new:adder_pos_two"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 radix4adder_new.v(45) " "Verilog HDL assignment warning at radix4adder_new.v(45): truncated value with size 32 to match size of target (3)" {  } { { "src/radix4adder_new.v" "" { Text "//icnas4.cc.ic.ac.uk/jl14314/Desktop/proj/src/radix4adder_new.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1519053640612 "|radix4multiplier|radix4calcVj:Vj_1|radix4DigitMultiply:X_time_y|radix4adder_new:adder_pos_two"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 radix4adder_new.v(50) " "Verilog HDL assignment warning at radix4adder_new.v(50): truncated value with size 32 to match size of target (3)" {  } { { "src/radix4adder_new.v" "" { Text "//icnas4.cc.ic.ac.uk/jl14314/Desktop/proj/src/radix4adder_new.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1519053640612 "|radix4multiplier|radix4calcVj:Vj_1|radix4DigitMultiply:X_time_y|radix4adder_new:adder_pos_two"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "radix4adder_new radix4calcVj:Vj_1\|radix4adder_new:adder_2 " "Elaborating entity \"radix4adder_new\" for hierarchy \"radix4calcVj:Vj_1\|radix4adder_new:adder_2\"" {  } { { "src/radix4calcVj.v" "adder_2" { Text "//icnas4.cc.ic.ac.uk/jl14314/Desktop/proj/src/radix4calcVj.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519053640702 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 radix4adder_new.v(41) " "Verilog HDL assignment warning at radix4adder_new.v(41): truncated value with size 32 to match size of target (3)" {  } { { "src/radix4adder_new.v" "" { Text "//icnas4.cc.ic.ac.uk/jl14314/Desktop/proj/src/radix4adder_new.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1519053640708 "|radix4multiplier|radix4calcVj:Vj_1|radix4adder_new:adder_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 radix4adder_new.v(45) " "Verilog HDL assignment warning at radix4adder_new.v(45): truncated value with size 32 to match size of target (3)" {  } { { "src/radix4adder_new.v" "" { Text "//icnas4.cc.ic.ac.uk/jl14314/Desktop/proj/src/radix4adder_new.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1519053640708 "|radix4multiplier|radix4calcVj:Vj_1|radix4adder_new:adder_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 radix4adder_new.v(50) " "Verilog HDL assignment warning at radix4adder_new.v(50): truncated value with size 32 to match size of target (3)" {  } { { "src/radix4adder_new.v" "" { Text "//icnas4.cc.ic.ac.uk/jl14314/Desktop/proj/src/radix4adder_new.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1519053640709 "|radix4multiplier|radix4calcVj:Vj_1|radix4adder_new:adder_2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "radix4SELM radix4calcVj:Vj_1\|radix4SELM:selm_1 " "Elaborating entity \"radix4SELM\" for hierarchy \"radix4calcVj:Vj_1\|radix4SELM:selm_1\"" {  } { { "src/radix4calcVj.v" "selm_1" { Text "//icnas4.cc.ic.ac.uk/jl14314/Desktop/proj/src/radix4calcVj.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519053640785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "negateX negateX:negate_p " "Elaborating entity \"negateX\" for hierarchy \"negateX:negate_p\"" {  } { { "src/radix4multiplier.v" "negate_p" { Text "//icnas4.cc.ic.ac.uk/jl14314/Desktop/proj/src/radix4multiplier.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519053640831 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 negateX.v(22) " "Verilog HDL assignment warning at negateX.v(22): truncated value with size 32 to match size of target (3)" {  } { { "src/negateX.v" "" { Text "//icnas4.cc.ic.ac.uk/jl14314/Desktop/proj/src/negateX.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1519053640832 "|radix4multiplier|negateX:negate_p"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "radix4WModification radix4WModification:W_modification " "Elaborating entity \"radix4WModification\" for hierarchy \"radix4WModification:W_modification\"" {  } { { "src/radix4multiplier.v" "W_modification" { Text "//icnas4.cc.ic.ac.uk/jl14314/Desktop/proj/src/radix4multiplier.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519053640877 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 radix4WModification.v(21) " "Verilog HDL assignment warning at radix4WModification.v(21): truncated value with size 32 to match size of target (3)" {  } { { "src/radix4WModification.v" "" { Text "//icnas4.cc.ic.ac.uk/jl14314/Desktop/proj/src/radix4WModification.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1519053640877 "|radix4multiplier|radix4WModification:W_modification"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 radix4WModification.v(26) " "Verilog HDL assignment warning at radix4WModification.v(26): truncated value with size 32 to match size of target (3)" {  } { { "src/radix4WModification.v" "" { Text "//icnas4.cc.ic.ac.uk/jl14314/Desktop/proj/src/radix4WModification.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1519053640878 "|radix4multiplier|radix4WModification:W_modification"}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/Desktop/proj/output_files/High_radix_online_arithmetic.map.smsg " "Generated suppressed messages file /Desktop/proj/output_files/High_radix_online_arithmetic.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1519053641636 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "450 " "Peak virtual memory: 450 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1519053641725 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 19 15:20:41 2018 " "Processing ended: Mon Feb 19 15:20:41 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1519053641725 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1519053641725 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1519053641725 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1519053641725 ""}
