--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml Lab08_kjb5568_rjl5336.twx Lab08_kjb5568_rjl5336.ncd -o
Lab08_kjb5568_rjl5336.twr Lab08_kjb5568_rjl5336.pcf -ucf Nexys4_Master.ucf

Design file:              Lab08_kjb5568_rjl5336.ncd
Physical constraint file: Lab08_kjb5568_rjl5336.pcf
Device,package,speed:     xc7a100t,csg324,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 641 paths analyzed, 118 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.836ns.
--------------------------------------------------------------------------------

Paths for end point Inst_VGA_Control/Vcount/count_6 (SLICE_X72Y112.D1), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.164ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_VGA_Control/Hcount/count_8 (FF)
  Destination:          Inst_VGA_Control/Vcount/count_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.842ns (Levels of Logic = 3)
  Clock Path Skew:      0.041ns (0.867 - 0.826)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_VGA_Control/Hcount/count_8 to Inst_VGA_Control/Vcount/count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y112.AQ     Tcko                  0.518   Inst_VGA_Control/Hcount/count<9>
                                                       Inst_VGA_Control/Hcount/count_8
    SLICE_X72Y110.D1     net (fanout=6)        1.099   Inst_VGA_Control/Hcount/count<8>
    SLICE_X72Y110.D      Tilo                  0.124   Inst_VGA_Control/hold_rgb_enable/Q
                                                       Inst_VGA_Control/Vcount_clear12
    SLICE_X71Y111.A3     net (fanout=2)        0.738   Inst_VGA_Control/Vcount_clear11
    SLICE_X71Y111.A      Tilo                  0.124   Inst_VGA_Control/hold_Hsync/Q
                                                       Inst_VGA_Control/Vcount_clear13
    SLICE_X72Y112.D1     net (fanout=15)       1.147   Inst_VGA_Control/Hcount_clear
    SLICE_X72Y112.CLK    Tas                   0.092   Inst_VGA_Control/Vcount/count<6>
                                                       Inst_VGA_Control/Vcount/count_6_rstpot
                                                       Inst_VGA_Control/Vcount/count_6
    -------------------------------------------------  ---------------------------
    Total                                      3.842ns (0.858ns logic, 2.984ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.344ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_VGA_Control/Hcount/count_2 (FF)
  Destination:          Inst_VGA_Control/Vcount/count_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.660ns (Levels of Logic = 3)
  Clock Path Skew:      0.039ns (0.867 - 0.828)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_VGA_Control/Hcount/count_2 to Inst_VGA_Control/Vcount/count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y110.CQ     Tcko                  0.518   Inst_VGA_Control/Hcount/count<3>
                                                       Inst_VGA_Control/Hcount/count_2
    SLICE_X72Y110.D2     net (fanout=4)        0.917   Inst_VGA_Control/Hcount/count<2>
    SLICE_X72Y110.D      Tilo                  0.124   Inst_VGA_Control/hold_rgb_enable/Q
                                                       Inst_VGA_Control/Vcount_clear12
    SLICE_X71Y111.A3     net (fanout=2)        0.738   Inst_VGA_Control/Vcount_clear11
    SLICE_X71Y111.A      Tilo                  0.124   Inst_VGA_Control/hold_Hsync/Q
                                                       Inst_VGA_Control/Vcount_clear13
    SLICE_X72Y112.D1     net (fanout=15)       1.147   Inst_VGA_Control/Hcount_clear
    SLICE_X72Y112.CLK    Tas                   0.092   Inst_VGA_Control/Vcount/count<6>
                                                       Inst_VGA_Control/Vcount/count_6_rstpot
                                                       Inst_VGA_Control/Vcount/count_6
    -------------------------------------------------  ---------------------------
    Total                                      3.660ns (0.858ns logic, 2.802ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.418ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_VGA_Control/Hcount/count_4 (FF)
  Destination:          Inst_VGA_Control/Vcount/count_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.587ns (Levels of Logic = 3)
  Clock Path Skew:      0.040ns (0.867 - 0.827)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_VGA_Control/Hcount/count_4 to Inst_VGA_Control/Vcount/count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y111.AQ     Tcko                  0.518   Inst_VGA_Control/Hcount/count<7>
                                                       Inst_VGA_Control/Hcount/count_4
    SLICE_X72Y110.D4     net (fanout=6)        0.844   Inst_VGA_Control/Hcount/count<4>
    SLICE_X72Y110.D      Tilo                  0.124   Inst_VGA_Control/hold_rgb_enable/Q
                                                       Inst_VGA_Control/Vcount_clear12
    SLICE_X71Y111.A3     net (fanout=2)        0.738   Inst_VGA_Control/Vcount_clear11
    SLICE_X71Y111.A      Tilo                  0.124   Inst_VGA_Control/hold_Hsync/Q
                                                       Inst_VGA_Control/Vcount_clear13
    SLICE_X72Y112.D1     net (fanout=15)       1.147   Inst_VGA_Control/Hcount_clear
    SLICE_X72Y112.CLK    Tas                   0.092   Inst_VGA_Control/Vcount/count<6>
                                                       Inst_VGA_Control/Vcount/count_6_rstpot
                                                       Inst_VGA_Control/Vcount/count_6
    -------------------------------------------------  ---------------------------
    Total                                      3.587ns (0.858ns logic, 2.729ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_VGA_Control/Vcount/count_5 (SLICE_X72Y112.C1), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.165ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_VGA_Control/Hcount/count_8 (FF)
  Destination:          Inst_VGA_Control/Vcount/count_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.841ns (Levels of Logic = 3)
  Clock Path Skew:      0.041ns (0.867 - 0.826)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_VGA_Control/Hcount/count_8 to Inst_VGA_Control/Vcount/count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y112.AQ     Tcko                  0.518   Inst_VGA_Control/Hcount/count<9>
                                                       Inst_VGA_Control/Hcount/count_8
    SLICE_X72Y110.D1     net (fanout=6)        1.099   Inst_VGA_Control/Hcount/count<8>
    SLICE_X72Y110.D      Tilo                  0.124   Inst_VGA_Control/hold_rgb_enable/Q
                                                       Inst_VGA_Control/Vcount_clear12
    SLICE_X71Y111.A3     net (fanout=2)        0.738   Inst_VGA_Control/Vcount_clear11
    SLICE_X71Y111.A      Tilo                  0.124   Inst_VGA_Control/hold_Hsync/Q
                                                       Inst_VGA_Control/Vcount_clear13
    SLICE_X72Y112.C1     net (fanout=15)       1.145   Inst_VGA_Control/Hcount_clear
    SLICE_X72Y112.CLK    Tas                   0.093   Inst_VGA_Control/Vcount/count<6>
                                                       Inst_VGA_Control/Vcount/count_5_rstpot
                                                       Inst_VGA_Control/Vcount/count_5
    -------------------------------------------------  ---------------------------
    Total                                      3.841ns (0.859ns logic, 2.982ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.345ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_VGA_Control/Hcount/count_2 (FF)
  Destination:          Inst_VGA_Control/Vcount/count_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.659ns (Levels of Logic = 3)
  Clock Path Skew:      0.039ns (0.867 - 0.828)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_VGA_Control/Hcount/count_2 to Inst_VGA_Control/Vcount/count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y110.CQ     Tcko                  0.518   Inst_VGA_Control/Hcount/count<3>
                                                       Inst_VGA_Control/Hcount/count_2
    SLICE_X72Y110.D2     net (fanout=4)        0.917   Inst_VGA_Control/Hcount/count<2>
    SLICE_X72Y110.D      Tilo                  0.124   Inst_VGA_Control/hold_rgb_enable/Q
                                                       Inst_VGA_Control/Vcount_clear12
    SLICE_X71Y111.A3     net (fanout=2)        0.738   Inst_VGA_Control/Vcount_clear11
    SLICE_X71Y111.A      Tilo                  0.124   Inst_VGA_Control/hold_Hsync/Q
                                                       Inst_VGA_Control/Vcount_clear13
    SLICE_X72Y112.C1     net (fanout=15)       1.145   Inst_VGA_Control/Hcount_clear
    SLICE_X72Y112.CLK    Tas                   0.093   Inst_VGA_Control/Vcount/count<6>
                                                       Inst_VGA_Control/Vcount/count_5_rstpot
                                                       Inst_VGA_Control/Vcount/count_5
    -------------------------------------------------  ---------------------------
    Total                                      3.659ns (0.859ns logic, 2.800ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.419ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_VGA_Control/Hcount/count_4 (FF)
  Destination:          Inst_VGA_Control/Vcount/count_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.586ns (Levels of Logic = 3)
  Clock Path Skew:      0.040ns (0.867 - 0.827)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_VGA_Control/Hcount/count_4 to Inst_VGA_Control/Vcount/count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y111.AQ     Tcko                  0.518   Inst_VGA_Control/Hcount/count<7>
                                                       Inst_VGA_Control/Hcount/count_4
    SLICE_X72Y110.D4     net (fanout=6)        0.844   Inst_VGA_Control/Hcount/count<4>
    SLICE_X72Y110.D      Tilo                  0.124   Inst_VGA_Control/hold_rgb_enable/Q
                                                       Inst_VGA_Control/Vcount_clear12
    SLICE_X71Y111.A3     net (fanout=2)        0.738   Inst_VGA_Control/Vcount_clear11
    SLICE_X71Y111.A      Tilo                  0.124   Inst_VGA_Control/hold_Hsync/Q
                                                       Inst_VGA_Control/Vcount_clear13
    SLICE_X72Y112.C1     net (fanout=15)       1.145   Inst_VGA_Control/Hcount_clear
    SLICE_X72Y112.CLK    Tas                   0.093   Inst_VGA_Control/Vcount/count<6>
                                                       Inst_VGA_Control/Vcount/count_5_rstpot
                                                       Inst_VGA_Control/Vcount/count_5
    -------------------------------------------------  ---------------------------
    Total                                      3.586ns (0.859ns logic, 2.727ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------

Paths for end point Inst_VGA_Control/Hcount/count_2 (SLICE_X70Y110.SR), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.176ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_VGA_Control/Hcount/count_8 (FF)
  Destination:          Inst_VGA_Control/Hcount/count_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.766ns (Levels of Logic = 2)
  Clock Path Skew:      -0.023ns (0.168 - 0.191)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_VGA_Control/Hcount/count_8 to Inst_VGA_Control/Hcount/count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y112.AQ     Tcko                  0.518   Inst_VGA_Control/Hcount/count<9>
                                                       Inst_VGA_Control/Hcount/count_8
    SLICE_X72Y110.D1     net (fanout=6)        1.099   Inst_VGA_Control/Hcount/count<8>
    SLICE_X72Y110.D      Tilo                  0.124   Inst_VGA_Control/hold_rgb_enable/Q
                                                       Inst_VGA_Control/Vcount_clear12
    SLICE_X71Y111.A3     net (fanout=2)        0.738   Inst_VGA_Control/Vcount_clear11
    SLICE_X71Y111.A      Tilo                  0.124   Inst_VGA_Control/hold_Hsync/Q
                                                       Inst_VGA_Control/Vcount_clear13
    SLICE_X70Y110.SR     net (fanout=15)       0.639   Inst_VGA_Control/Hcount_clear
    SLICE_X70Y110.CLK    Tsrck                 0.524   Inst_VGA_Control/Hcount/count<3>
                                                       Inst_VGA_Control/Hcount/count_2
    -------------------------------------------------  ---------------------------
    Total                                      3.766ns (1.290ns logic, 2.476ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.381ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_VGA_Control/Hcount/count_2 (FF)
  Destination:          Inst_VGA_Control/Hcount/count_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.584ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_VGA_Control/Hcount/count_2 to Inst_VGA_Control/Hcount/count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y110.CQ     Tcko                  0.518   Inst_VGA_Control/Hcount/count<3>
                                                       Inst_VGA_Control/Hcount/count_2
    SLICE_X72Y110.D2     net (fanout=4)        0.917   Inst_VGA_Control/Hcount/count<2>
    SLICE_X72Y110.D      Tilo                  0.124   Inst_VGA_Control/hold_rgb_enable/Q
                                                       Inst_VGA_Control/Vcount_clear12
    SLICE_X71Y111.A3     net (fanout=2)        0.738   Inst_VGA_Control/Vcount_clear11
    SLICE_X71Y111.A      Tilo                  0.124   Inst_VGA_Control/hold_Hsync/Q
                                                       Inst_VGA_Control/Vcount_clear13
    SLICE_X70Y110.SR     net (fanout=15)       0.639   Inst_VGA_Control/Hcount_clear
    SLICE_X70Y110.CLK    Tsrck                 0.524   Inst_VGA_Control/Hcount/count<3>
                                                       Inst_VGA_Control/Hcount/count_2
    -------------------------------------------------  ---------------------------
    Total                                      3.584ns (1.290ns logic, 2.294ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.430ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_VGA_Control/Hcount/count_4 (FF)
  Destination:          Inst_VGA_Control/Hcount/count_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.511ns (Levels of Logic = 2)
  Clock Path Skew:      -0.024ns (0.168 - 0.192)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_VGA_Control/Hcount/count_4 to Inst_VGA_Control/Hcount/count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y111.AQ     Tcko                  0.518   Inst_VGA_Control/Hcount/count<7>
                                                       Inst_VGA_Control/Hcount/count_4
    SLICE_X72Y110.D4     net (fanout=6)        0.844   Inst_VGA_Control/Hcount/count<4>
    SLICE_X72Y110.D      Tilo                  0.124   Inst_VGA_Control/hold_rgb_enable/Q
                                                       Inst_VGA_Control/Vcount_clear12
    SLICE_X71Y111.A3     net (fanout=2)        0.738   Inst_VGA_Control/Vcount_clear11
    SLICE_X71Y111.A      Tilo                  0.124   Inst_VGA_Control/hold_Hsync/Q
                                                       Inst_VGA_Control/Vcount_clear13
    SLICE_X70Y110.SR     net (fanout=15)       0.639   Inst_VGA_Control/Hcount_clear
    SLICE_X70Y110.CLK    Tsrck                 0.524   Inst_VGA_Control/Hcount/count<3>
                                                       Inst_VGA_Control/Hcount/count_2
    -------------------------------------------------  ---------------------------
    Total                                      3.511ns (1.290ns logic, 2.221ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_VGA_Control/hold_Vsync/Q (SLICE_X74Y111.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.224ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_VGA_Control/Vcount/count_9 (FF)
  Destination:          Inst_VGA_Control/hold_Vsync/Q (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.241ns (Levels of Logic = 1)
  Clock Path Skew:      0.017ns (0.085 - 0.068)
  Source Clock:         Clk_BUFGP rising at 10.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_VGA_Control/Vcount/count_9 to Inst_VGA_Control/hold_Vsync/Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y112.CQ     Tcko                  0.164   Inst_VGA_Control/Vcount/count<9>
                                                       Inst_VGA_Control/Vcount/count_9
    SLICE_X74Y111.B6     net (fanout=6)        0.153   Inst_VGA_Control/Vcount/count<9>
    SLICE_X74Y111.CLK    Tah         (-Th)     0.076   Inst_VGA_Control/hold_Vsync/Q
                                                       Inst_VGA_Control/DholdV
                                                       Inst_VGA_Control/hold_Vsync/Q
    -------------------------------------------------  ---------------------------
    Total                                      0.241ns (0.088ns logic, 0.153ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------

Paths for end point Inst_VGA_Control/hold_Hsync/Q (SLICE_X71Y111.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.229ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_VGA_Control/Hcount/count_9 (FF)
  Destination:          Inst_VGA_Control/hold_Hsync/Q (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.246ns (Levels of Logic = 1)
  Clock Path Skew:      0.017ns (0.085 - 0.068)
  Source Clock:         Clk_BUFGP rising at 10.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_VGA_Control/Hcount/count_9 to Inst_VGA_Control/hold_Hsync/Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y112.BQ     Tcko                  0.164   Inst_VGA_Control/Hcount/count<9>
                                                       Inst_VGA_Control/Hcount/count_9
    SLICE_X71Y111.D6     net (fanout=6)        0.129   Inst_VGA_Control/Hcount/count<9>
    SLICE_X71Y111.CLK    Tah         (-Th)     0.047   Inst_VGA_Control/hold_Hsync/Q
                                                       Inst_VGA_Control/DholdH1
                                                       Inst_VGA_Control/hold_Hsync/Q
    -------------------------------------------------  ---------------------------
    Total                                      0.246ns (0.117ns logic, 0.129ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------

Paths for end point Inst_VGA_Control/hold_Hsync/Q (SLICE_X71Y111.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.232ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_VGA_Control/Hcount/count_7 (FF)
  Destination:          Inst_VGA_Control/hold_Hsync/Q (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.246ns (Levels of Logic = 1)
  Clock Path Skew:      0.014ns (0.072 - 0.058)
  Source Clock:         Clk_BUFGP rising at 10.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_VGA_Control/Hcount/count_7 to Inst_VGA_Control/hold_Hsync/Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y111.DQ     Tcko                  0.164   Inst_VGA_Control/Hcount/count<7>
                                                       Inst_VGA_Control/Hcount/count_7
    SLICE_X71Y111.D5     net (fanout=6)        0.129   Inst_VGA_Control/Hcount/count<7>
    SLICE_X71Y111.CLK    Tah         (-Th)     0.047   Inst_VGA_Control/hold_Hsync/Q
                                                       Inst_VGA_Control/DholdH1
                                                       Inst_VGA_Control/hold_Hsync/Q
    -------------------------------------------------  ---------------------------
    Total                                      0.246ns (0.117ns logic, 0.129ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.845ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.155ns (464.037MHz) (Tbcper_I(Fmax))
  Physical resource: Clk_BUFGP/BUFG/I0
  Logical resource: Clk_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y31.I0
  Clock network: Clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: Inst_VGA_Control/Hcount/count<3>/CLK
  Logical resource: Inst_VGA_Control/Hcount/count_2/CK
  Location pin: SLICE_X70Y110.CLK
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: Inst_VGA_Control/Hcount/count<3>/CLK
  Logical resource: Inst_VGA_Control/Hcount/count_2/CK
  Location pin: SLICE_X70Y110.CLK
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    3.836|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 641 paths, 0 nets, and 157 connections

Design statistics:
   Minimum period:   3.836ns{1}   (Maximum frequency: 260.688MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Oct 25 15:19:06 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 672 MB



