Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Mon Sep  4 00:19:48 2023
| Host         : DESKTOP-AJV8A0J running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file UART_controller_timing_summary_routed.rpt -pb UART_controller_timing_summary_routed.pb -rpx UART_controller_timing_summary_routed.rpx -warn_on_violation
| Design       : UART_controller
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.646        0.000                      0                   73        0.164        0.000                      0                   73        4.500        0.000                       0                    42  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 6.646        0.000                      0                   73        0.164        0.000                      0                   73        4.500        0.000                       0                    42  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        6.646ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.646ns  (required time - arrival time)
  Source:                 tx_button_controller/pause_counter.count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_button_controller/pause_counter.count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.845ns  (logic 1.210ns (42.532%)  route 1.635ns (57.468%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.620ns = ( 15.620 - 10.000 ) 
    Source Clock Delay      (SCD):    6.127ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          2.053     6.127    tx_button_controller/clk_IBUF_BUFG
    SLICE_X111Y137       FDRE                                         r  tx_button_controller/pause_counter.count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y137       FDRE (Prop_fdre_C_Q)         0.456     6.583 f  tx_button_controller/pause_counter.count_reg[11]/Q
                         net (fo=3, routed)           0.976     7.559    tx_button_controller/pause_counter.count_reg[11]
    SLICE_X112Y137       LUT2 (Prop_lut2_I1_O)        0.124     7.683 r  tx_button_controller/count0_carry_i_4/O
                         net (fo=1, routed)           0.000     7.683    tx_button_controller/count0_carry_i_4_n_0
    SLICE_X112Y137       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.059 r  tx_button_controller/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.059    tx_button_controller/count0_carry_n_0
    SLICE_X112Y138       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.313 r  tx_button_controller/count0_carry__0/CO[0]
                         net (fo=15, routed)          0.659     8.972    tx_button_controller/count0_carry__0_n_3
    SLICE_X111Y135       FDRE                                         r  tx_button_controller/pause_counter.count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.855    15.620    tx_button_controller/clk_IBUF_BUFG
    SLICE_X111Y135       FDRE                                         r  tx_button_controller/pause_counter.count_reg[0]/C
                         clock pessimism              0.481    16.101    
                         clock uncertainty           -0.035    16.065    
    SLICE_X111Y135       FDRE (Setup_fdre_C_CE)      -0.448    15.617    tx_button_controller/pause_counter.count_reg[0]
  -------------------------------------------------------------------
                         required time                         15.617    
                         arrival time                          -8.972    
  -------------------------------------------------------------------
                         slack                                  6.646    

Slack (MET) :             6.646ns  (required time - arrival time)
  Source:                 tx_button_controller/pause_counter.count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_button_controller/pause_counter.count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.845ns  (logic 1.210ns (42.532%)  route 1.635ns (57.468%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.620ns = ( 15.620 - 10.000 ) 
    Source Clock Delay      (SCD):    6.127ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          2.053     6.127    tx_button_controller/clk_IBUF_BUFG
    SLICE_X111Y137       FDRE                                         r  tx_button_controller/pause_counter.count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y137       FDRE (Prop_fdre_C_Q)         0.456     6.583 f  tx_button_controller/pause_counter.count_reg[11]/Q
                         net (fo=3, routed)           0.976     7.559    tx_button_controller/pause_counter.count_reg[11]
    SLICE_X112Y137       LUT2 (Prop_lut2_I1_O)        0.124     7.683 r  tx_button_controller/count0_carry_i_4/O
                         net (fo=1, routed)           0.000     7.683    tx_button_controller/count0_carry_i_4_n_0
    SLICE_X112Y137       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.059 r  tx_button_controller/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.059    tx_button_controller/count0_carry_n_0
    SLICE_X112Y138       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.313 r  tx_button_controller/count0_carry__0/CO[0]
                         net (fo=15, routed)          0.659     8.972    tx_button_controller/count0_carry__0_n_3
    SLICE_X111Y135       FDRE                                         r  tx_button_controller/pause_counter.count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.855    15.620    tx_button_controller/clk_IBUF_BUFG
    SLICE_X111Y135       FDRE                                         r  tx_button_controller/pause_counter.count_reg[1]/C
                         clock pessimism              0.481    16.101    
                         clock uncertainty           -0.035    16.065    
    SLICE_X111Y135       FDRE (Setup_fdre_C_CE)      -0.448    15.617    tx_button_controller/pause_counter.count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.617    
                         arrival time                          -8.972    
  -------------------------------------------------------------------
                         slack                                  6.646    

Slack (MET) :             6.646ns  (required time - arrival time)
  Source:                 tx_button_controller/pause_counter.count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_button_controller/pause_counter.count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.845ns  (logic 1.210ns (42.532%)  route 1.635ns (57.468%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.620ns = ( 15.620 - 10.000 ) 
    Source Clock Delay      (SCD):    6.127ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          2.053     6.127    tx_button_controller/clk_IBUF_BUFG
    SLICE_X111Y137       FDRE                                         r  tx_button_controller/pause_counter.count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y137       FDRE (Prop_fdre_C_Q)         0.456     6.583 f  tx_button_controller/pause_counter.count_reg[11]/Q
                         net (fo=3, routed)           0.976     7.559    tx_button_controller/pause_counter.count_reg[11]
    SLICE_X112Y137       LUT2 (Prop_lut2_I1_O)        0.124     7.683 r  tx_button_controller/count0_carry_i_4/O
                         net (fo=1, routed)           0.000     7.683    tx_button_controller/count0_carry_i_4_n_0
    SLICE_X112Y137       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.059 r  tx_button_controller/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.059    tx_button_controller/count0_carry_n_0
    SLICE_X112Y138       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.313 r  tx_button_controller/count0_carry__0/CO[0]
                         net (fo=15, routed)          0.659     8.972    tx_button_controller/count0_carry__0_n_3
    SLICE_X111Y135       FDRE                                         r  tx_button_controller/pause_counter.count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.855    15.620    tx_button_controller/clk_IBUF_BUFG
    SLICE_X111Y135       FDRE                                         r  tx_button_controller/pause_counter.count_reg[2]/C
                         clock pessimism              0.481    16.101    
                         clock uncertainty           -0.035    16.065    
    SLICE_X111Y135       FDRE (Setup_fdre_C_CE)      -0.448    15.617    tx_button_controller/pause_counter.count_reg[2]
  -------------------------------------------------------------------
                         required time                         15.617    
                         arrival time                          -8.972    
  -------------------------------------------------------------------
                         slack                                  6.646    

Slack (MET) :             6.646ns  (required time - arrival time)
  Source:                 tx_button_controller/pause_counter.count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_button_controller/pause_counter.count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.845ns  (logic 1.210ns (42.532%)  route 1.635ns (57.468%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.620ns = ( 15.620 - 10.000 ) 
    Source Clock Delay      (SCD):    6.127ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          2.053     6.127    tx_button_controller/clk_IBUF_BUFG
    SLICE_X111Y137       FDRE                                         r  tx_button_controller/pause_counter.count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y137       FDRE (Prop_fdre_C_Q)         0.456     6.583 f  tx_button_controller/pause_counter.count_reg[11]/Q
                         net (fo=3, routed)           0.976     7.559    tx_button_controller/pause_counter.count_reg[11]
    SLICE_X112Y137       LUT2 (Prop_lut2_I1_O)        0.124     7.683 r  tx_button_controller/count0_carry_i_4/O
                         net (fo=1, routed)           0.000     7.683    tx_button_controller/count0_carry_i_4_n_0
    SLICE_X112Y137       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.059 r  tx_button_controller/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.059    tx_button_controller/count0_carry_n_0
    SLICE_X112Y138       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.313 r  tx_button_controller/count0_carry__0/CO[0]
                         net (fo=15, routed)          0.659     8.972    tx_button_controller/count0_carry__0_n_3
    SLICE_X111Y135       FDRE                                         r  tx_button_controller/pause_counter.count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.855    15.620    tx_button_controller/clk_IBUF_BUFG
    SLICE_X111Y135       FDRE                                         r  tx_button_controller/pause_counter.count_reg[3]/C
                         clock pessimism              0.481    16.101    
                         clock uncertainty           -0.035    16.065    
    SLICE_X111Y135       FDRE (Setup_fdre_C_CE)      -0.448    15.617    tx_button_controller/pause_counter.count_reg[3]
  -------------------------------------------------------------------
                         required time                         15.617    
                         arrival time                          -8.972    
  -------------------------------------------------------------------
                         slack                                  6.646    

Slack (MET) :             6.796ns  (required time - arrival time)
  Source:                 tx_button_controller/pause_counter.count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_button_controller/pause_counter.count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.695ns  (logic 1.210ns (44.898%)  route 1.485ns (55.102%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.620ns = ( 15.620 - 10.000 ) 
    Source Clock Delay      (SCD):    6.127ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          2.053     6.127    tx_button_controller/clk_IBUF_BUFG
    SLICE_X111Y137       FDRE                                         r  tx_button_controller/pause_counter.count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y137       FDRE (Prop_fdre_C_Q)         0.456     6.583 f  tx_button_controller/pause_counter.count_reg[11]/Q
                         net (fo=3, routed)           0.976     7.559    tx_button_controller/pause_counter.count_reg[11]
    SLICE_X112Y137       LUT2 (Prop_lut2_I1_O)        0.124     7.683 r  tx_button_controller/count0_carry_i_4/O
                         net (fo=1, routed)           0.000     7.683    tx_button_controller/count0_carry_i_4_n_0
    SLICE_X112Y137       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.059 r  tx_button_controller/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.059    tx_button_controller/count0_carry_n_0
    SLICE_X112Y138       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.313 r  tx_button_controller/count0_carry__0/CO[0]
                         net (fo=15, routed)          0.509     8.822    tx_button_controller/count0_carry__0_n_3
    SLICE_X111Y136       FDRE                                         r  tx_button_controller/pause_counter.count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.855    15.620    tx_button_controller/clk_IBUF_BUFG
    SLICE_X111Y136       FDRE                                         r  tx_button_controller/pause_counter.count_reg[4]/C
                         clock pessimism              0.481    16.101    
                         clock uncertainty           -0.035    16.065    
    SLICE_X111Y136       FDRE (Setup_fdre_C_CE)      -0.448    15.617    tx_button_controller/pause_counter.count_reg[4]
  -------------------------------------------------------------------
                         required time                         15.617    
                         arrival time                          -8.822    
  -------------------------------------------------------------------
                         slack                                  6.796    

Slack (MET) :             6.796ns  (required time - arrival time)
  Source:                 tx_button_controller/pause_counter.count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_button_controller/pause_counter.count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.695ns  (logic 1.210ns (44.898%)  route 1.485ns (55.102%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.620ns = ( 15.620 - 10.000 ) 
    Source Clock Delay      (SCD):    6.127ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          2.053     6.127    tx_button_controller/clk_IBUF_BUFG
    SLICE_X111Y137       FDRE                                         r  tx_button_controller/pause_counter.count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y137       FDRE (Prop_fdre_C_Q)         0.456     6.583 f  tx_button_controller/pause_counter.count_reg[11]/Q
                         net (fo=3, routed)           0.976     7.559    tx_button_controller/pause_counter.count_reg[11]
    SLICE_X112Y137       LUT2 (Prop_lut2_I1_O)        0.124     7.683 r  tx_button_controller/count0_carry_i_4/O
                         net (fo=1, routed)           0.000     7.683    tx_button_controller/count0_carry_i_4_n_0
    SLICE_X112Y137       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.059 r  tx_button_controller/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.059    tx_button_controller/count0_carry_n_0
    SLICE_X112Y138       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.313 r  tx_button_controller/count0_carry__0/CO[0]
                         net (fo=15, routed)          0.509     8.822    tx_button_controller/count0_carry__0_n_3
    SLICE_X111Y136       FDRE                                         r  tx_button_controller/pause_counter.count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.855    15.620    tx_button_controller/clk_IBUF_BUFG
    SLICE_X111Y136       FDRE                                         r  tx_button_controller/pause_counter.count_reg[5]/C
                         clock pessimism              0.481    16.101    
                         clock uncertainty           -0.035    16.065    
    SLICE_X111Y136       FDRE (Setup_fdre_C_CE)      -0.448    15.617    tx_button_controller/pause_counter.count_reg[5]
  -------------------------------------------------------------------
                         required time                         15.617    
                         arrival time                          -8.822    
  -------------------------------------------------------------------
                         slack                                  6.796    

Slack (MET) :             6.796ns  (required time - arrival time)
  Source:                 tx_button_controller/pause_counter.count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_button_controller/pause_counter.count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.695ns  (logic 1.210ns (44.898%)  route 1.485ns (55.102%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.620ns = ( 15.620 - 10.000 ) 
    Source Clock Delay      (SCD):    6.127ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          2.053     6.127    tx_button_controller/clk_IBUF_BUFG
    SLICE_X111Y137       FDRE                                         r  tx_button_controller/pause_counter.count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y137       FDRE (Prop_fdre_C_Q)         0.456     6.583 f  tx_button_controller/pause_counter.count_reg[11]/Q
                         net (fo=3, routed)           0.976     7.559    tx_button_controller/pause_counter.count_reg[11]
    SLICE_X112Y137       LUT2 (Prop_lut2_I1_O)        0.124     7.683 r  tx_button_controller/count0_carry_i_4/O
                         net (fo=1, routed)           0.000     7.683    tx_button_controller/count0_carry_i_4_n_0
    SLICE_X112Y137       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.059 r  tx_button_controller/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.059    tx_button_controller/count0_carry_n_0
    SLICE_X112Y138       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.313 r  tx_button_controller/count0_carry__0/CO[0]
                         net (fo=15, routed)          0.509     8.822    tx_button_controller/count0_carry__0_n_3
    SLICE_X111Y136       FDRE                                         r  tx_button_controller/pause_counter.count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.855    15.620    tx_button_controller/clk_IBUF_BUFG
    SLICE_X111Y136       FDRE                                         r  tx_button_controller/pause_counter.count_reg[6]/C
                         clock pessimism              0.481    16.101    
                         clock uncertainty           -0.035    16.065    
    SLICE_X111Y136       FDRE (Setup_fdre_C_CE)      -0.448    15.617    tx_button_controller/pause_counter.count_reg[6]
  -------------------------------------------------------------------
                         required time                         15.617    
                         arrival time                          -8.822    
  -------------------------------------------------------------------
                         slack                                  6.796    

Slack (MET) :             6.796ns  (required time - arrival time)
  Source:                 tx_button_controller/pause_counter.count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_button_controller/pause_counter.count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.695ns  (logic 1.210ns (44.898%)  route 1.485ns (55.102%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.620ns = ( 15.620 - 10.000 ) 
    Source Clock Delay      (SCD):    6.127ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          2.053     6.127    tx_button_controller/clk_IBUF_BUFG
    SLICE_X111Y137       FDRE                                         r  tx_button_controller/pause_counter.count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y137       FDRE (Prop_fdre_C_Q)         0.456     6.583 f  tx_button_controller/pause_counter.count_reg[11]/Q
                         net (fo=3, routed)           0.976     7.559    tx_button_controller/pause_counter.count_reg[11]
    SLICE_X112Y137       LUT2 (Prop_lut2_I1_O)        0.124     7.683 r  tx_button_controller/count0_carry_i_4/O
                         net (fo=1, routed)           0.000     7.683    tx_button_controller/count0_carry_i_4_n_0
    SLICE_X112Y137       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.059 r  tx_button_controller/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.059    tx_button_controller/count0_carry_n_0
    SLICE_X112Y138       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.313 r  tx_button_controller/count0_carry__0/CO[0]
                         net (fo=15, routed)          0.509     8.822    tx_button_controller/count0_carry__0_n_3
    SLICE_X111Y136       FDRE                                         r  tx_button_controller/pause_counter.count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.855    15.620    tx_button_controller/clk_IBUF_BUFG
    SLICE_X111Y136       FDRE                                         r  tx_button_controller/pause_counter.count_reg[7]/C
                         clock pessimism              0.481    16.101    
                         clock uncertainty           -0.035    16.065    
    SLICE_X111Y136       FDRE (Setup_fdre_C_CE)      -0.448    15.617    tx_button_controller/pause_counter.count_reg[7]
  -------------------------------------------------------------------
                         required time                         15.617    
                         arrival time                          -8.822    
  -------------------------------------------------------------------
                         slack                                  6.796    

Slack (MET) :             6.830ns  (required time - arrival time)
  Source:                 tx_button_controller/pause_counter.count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_button_controller/pause_counter.count_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.663ns  (logic 1.347ns (50.580%)  route 1.316ns (49.420%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.621ns = ( 15.621 - 10.000 ) 
    Source Clock Delay      (SCD):    6.126ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          2.052     6.126    tx_button_controller/clk_IBUF_BUFG
    SLICE_X111Y136       FDRE                                         r  tx_button_controller/pause_counter.count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y136       FDRE (Prop_fdre_C_Q)         0.456     6.582 f  tx_button_controller/pause_counter.count_reg[5]/Q
                         net (fo=3, routed)           0.818     7.399    tx_button_controller/pause_counter.count_reg[5]
    SLICE_X112Y137       LUT2 (Prop_lut2_I1_O)        0.124     7.523 r  tx_button_controller/count0_carry_i_7/O
                         net (fo=1, routed)           0.000     7.523    tx_button_controller/count0_carry_i_7_n_0
    SLICE_X112Y137       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.036 r  tx_button_controller/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.036    tx_button_controller/count0_carry_n_0
    SLICE_X112Y138       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.290 r  tx_button_controller/count0_carry__0/CO[0]
                         net (fo=15, routed)          0.499     8.789    tx_button_controller/count0_carry__0_n_3
    SLICE_X111Y137       FDRE                                         r  tx_button_controller/pause_counter.count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.856    15.621    tx_button_controller/clk_IBUF_BUFG
    SLICE_X111Y137       FDRE                                         r  tx_button_controller/pause_counter.count_reg[10]/C
                         clock pessimism              0.481    16.102    
                         clock uncertainty           -0.035    16.066    
    SLICE_X111Y137       FDRE (Setup_fdre_C_CE)      -0.448    15.618    tx_button_controller/pause_counter.count_reg[10]
  -------------------------------------------------------------------
                         required time                         15.618    
                         arrival time                          -8.789    
  -------------------------------------------------------------------
                         slack                                  6.830    

Slack (MET) :             6.830ns  (required time - arrival time)
  Source:                 tx_button_controller/pause_counter.count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_button_controller/pause_counter.count_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.663ns  (logic 1.347ns (50.580%)  route 1.316ns (49.420%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.621ns = ( 15.621 - 10.000 ) 
    Source Clock Delay      (SCD):    6.126ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          2.052     6.126    tx_button_controller/clk_IBUF_BUFG
    SLICE_X111Y136       FDRE                                         r  tx_button_controller/pause_counter.count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y136       FDRE (Prop_fdre_C_Q)         0.456     6.582 f  tx_button_controller/pause_counter.count_reg[5]/Q
                         net (fo=3, routed)           0.818     7.399    tx_button_controller/pause_counter.count_reg[5]
    SLICE_X112Y137       LUT2 (Prop_lut2_I1_O)        0.124     7.523 r  tx_button_controller/count0_carry_i_7/O
                         net (fo=1, routed)           0.000     7.523    tx_button_controller/count0_carry_i_7_n_0
    SLICE_X112Y137       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.036 r  tx_button_controller/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.036    tx_button_controller/count0_carry_n_0
    SLICE_X112Y138       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.290 r  tx_button_controller/count0_carry__0/CO[0]
                         net (fo=15, routed)          0.499     8.789    tx_button_controller/count0_carry__0_n_3
    SLICE_X111Y137       FDRE                                         r  tx_button_controller/pause_counter.count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.856    15.621    tx_button_controller/clk_IBUF_BUFG
    SLICE_X111Y137       FDRE                                         r  tx_button_controller/pause_counter.count_reg[11]/C
                         clock pessimism              0.481    16.102    
                         clock uncertainty           -0.035    16.066    
    SLICE_X111Y137       FDRE (Setup_fdre_C_CE)      -0.448    15.618    tx_button_controller/pause_counter.count_reg[11]
  -------------------------------------------------------------------
                         required time                         15.618    
                         arrival time                          -8.789    
  -------------------------------------------------------------------
                         slack                                  6.830    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 UART_transceiver/transmitter/FSM_onehot_tx_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_transceiver/transmitter/data_index_reset_reg/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.186ns (69.458%)  route 0.082ns (30.542%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.328ns
    Source Clock Delay      (SCD):    1.799ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.712     1.799    UART_transceiver/transmitter/clk_IBUF_BUFG
    SLICE_X111Y132       FDRE                                         r  UART_transceiver/transmitter/FSM_onehot_tx_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y132       FDRE (Prop_fdre_C_Q)         0.141     1.940 r  UART_transceiver/transmitter/FSM_onehot_tx_state_reg[2]/Q
                         net (fo=4, routed)           0.082     2.021    UART_transceiver/transmitter/FSM_onehot_tx_state_reg_n_0_[2]
    SLICE_X110Y132       LUT6 (Prop_lut6_I0_O)        0.045     2.066 r  UART_transceiver/transmitter/data_index_reset_i_1/O
                         net (fo=1, routed)           0.000     2.066    UART_transceiver/transmitter/data_index_reset_i_1_n_0
    SLICE_X110Y132       FDSE                                         r  UART_transceiver/transmitter/data_index_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.986     2.328    UART_transceiver/transmitter/clk_IBUF_BUFG
    SLICE_X110Y132       FDSE                                         r  UART_transceiver/transmitter/data_index_reset_reg/C
                         clock pessimism             -0.517     1.812    
    SLICE_X110Y132       FDSE (Hold_fdse_C_D)         0.091     1.903    UART_transceiver/transmitter/data_index_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.903    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 UART_transceiver/transmitter/baud_rate_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_transceiver/transmitter/start_reset_reg/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.613%)  route 0.126ns (40.387%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.329ns
    Source Clock Delay      (SCD):    1.800ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.713     1.800    UART_transceiver/transmitter/clk_IBUF_BUFG
    SLICE_X110Y133       FDRE                                         r  UART_transceiver/transmitter/baud_rate_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y133       FDRE (Prop_fdre_C_Q)         0.141     1.941 r  UART_transceiver/transmitter/baud_rate_clk_reg/Q
                         net (fo=7, routed)           0.126     2.067    UART_transceiver/transmitter/baud_rate_clk_reg_n_0
    SLICE_X112Y133       LUT4 (Prop_lut4_I0_O)        0.045     2.112 r  UART_transceiver/transmitter/start_reset_i_1/O
                         net (fo=1, routed)           0.000     2.112    UART_transceiver/transmitter/start_reset_i_1_n_0
    SLICE_X112Y133       FDSE                                         r  UART_transceiver/transmitter/start_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.987     2.329    UART_transceiver/transmitter/clk_IBUF_BUFG
    SLICE_X112Y133       FDSE                                         r  UART_transceiver/transmitter/start_reset_reg/C
                         clock pessimism             -0.516     1.814    
    SLICE_X112Y133       FDSE (Hold_fdse_C_D)         0.120     1.934    UART_transceiver/transmitter/start_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.934    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 UART_transceiver/transmitter/baud_rate_clk_generator.baud_count_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_transceiver/transmitter/baud_rate_clk_generator.baud_count_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.219%)  route 0.157ns (45.781%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.327ns
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.714     1.801    UART_transceiver/transmitter/clk_IBUF_BUFG
    SLICE_X110Y134       FDSE                                         r  UART_transceiver/transmitter/baud_rate_clk_generator.baud_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y134       FDSE (Prop_fdse_C_Q)         0.141     1.942 r  UART_transceiver/transmitter/baud_rate_clk_generator.baud_count_reg[1]/Q
                         net (fo=6, routed)           0.157     2.099    UART_transceiver/transmitter/baud_count[1]
    SLICE_X109Y134       LUT6 (Prop_lut6_I2_O)        0.045     2.144 r  UART_transceiver/transmitter/baud_rate_clk_generator.baud_count[5]_i_1/O
                         net (fo=1, routed)           0.000     2.144    UART_transceiver/transmitter/baud_count_0[5]
    SLICE_X109Y134       FDSE                                         r  UART_transceiver/transmitter/baud_rate_clk_generator.baud_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.985     2.327    UART_transceiver/transmitter/clk_IBUF_BUFG
    SLICE_X109Y134       FDSE                                         r  UART_transceiver/transmitter/baud_rate_clk_generator.baud_count_reg[5]/C
                         clock pessimism             -0.494     1.834    
    SLICE_X109Y134       FDSE (Hold_fdse_C_D)         0.092     1.926    UART_transceiver/transmitter/baud_rate_clk_generator.baud_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.144    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 UART_transceiver/transmitter/data_index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_transceiver/transmitter/data_index_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.227ns (73.156%)  route 0.083ns (26.845%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.325ns
    Source Clock Delay      (SCD):    1.798ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.711     1.798    UART_transceiver/transmitter/clk_IBUF_BUFG
    SLICE_X109Y132       FDRE                                         r  UART_transceiver/transmitter/data_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y132       FDRE (Prop_fdre_C_Q)         0.128     1.926 r  UART_transceiver/transmitter/data_index_reg[1]/Q
                         net (fo=4, routed)           0.083     2.009    UART_transceiver/transmitter/data_index[1]
    SLICE_X109Y132       LUT6 (Prop_lut6_I2_O)        0.099     2.108 r  UART_transceiver/transmitter/data_index[2]_i_1/O
                         net (fo=1, routed)           0.000     2.108    UART_transceiver/transmitter/data_index[2]_i_1_n_0
    SLICE_X109Y132       FDRE                                         r  UART_transceiver/transmitter/data_index_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.983     2.325    UART_transceiver/transmitter/clk_IBUF_BUFG
    SLICE_X109Y132       FDRE                                         r  UART_transceiver/transmitter/data_index_reg[2]/C
                         clock pessimism             -0.528     1.798    
    SLICE_X109Y132       FDRE (Hold_fdre_C_D)         0.092     1.890    UART_transceiver/transmitter/data_index_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.890    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 UART_transceiver/transmitter/baud_rate_clk_generator.baud_count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_transceiver/transmitter/baud_rate_clk_generator.baud_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.088%)  route 0.164ns (46.912%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.327ns
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.714     1.801    UART_transceiver/transmitter/clk_IBUF_BUFG
    SLICE_X110Y134       FDSE                                         r  UART_transceiver/transmitter/baud_rate_clk_generator.baud_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y134       FDSE (Prop_fdse_C_Q)         0.141     1.942 r  UART_transceiver/transmitter/baud_rate_clk_generator.baud_count_reg[0]/Q
                         net (fo=7, routed)           0.164     2.106    UART_transceiver/transmitter/baud_count[0]
    SLICE_X109Y134       LUT6 (Prop_lut6_I2_O)        0.045     2.151 r  UART_transceiver/transmitter/baud_rate_clk_generator.baud_count[4]_i_1/O
                         net (fo=1, routed)           0.000     2.151    UART_transceiver/transmitter/baud_count_0[4]
    SLICE_X109Y134       FDRE                                         r  UART_transceiver/transmitter/baud_rate_clk_generator.baud_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.985     2.327    UART_transceiver/transmitter/clk_IBUF_BUFG
    SLICE_X109Y134       FDRE                                         r  UART_transceiver/transmitter/baud_rate_clk_generator.baud_count_reg[4]/C
                         clock pessimism             -0.494     1.834    
    SLICE_X109Y134       FDRE (Hold_fdre_C_D)         0.092     1.926    UART_transceiver/transmitter/baud_rate_clk_generator.baud_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.151    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 UART_transceiver/transmitter/baud_rate_clk_generator.baud_count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_transceiver/transmitter/baud_rate_clk_generator.baud_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (52.937%)  route 0.165ns (47.063%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.327ns
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.714     1.801    UART_transceiver/transmitter/clk_IBUF_BUFG
    SLICE_X110Y134       FDSE                                         r  UART_transceiver/transmitter/baud_rate_clk_generator.baud_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y134       FDSE (Prop_fdse_C_Q)         0.141     1.942 r  UART_transceiver/transmitter/baud_rate_clk_generator.baud_count_reg[0]/Q
                         net (fo=7, routed)           0.165     2.107    UART_transceiver/transmitter/baud_count[0]
    SLICE_X109Y134       LUT6 (Prop_lut6_I1_O)        0.045     2.152 r  UART_transceiver/transmitter/baud_rate_clk_generator.baud_count[3]_i_1/O
                         net (fo=1, routed)           0.000     2.152    UART_transceiver/transmitter/baud_count_0[3]
    SLICE_X109Y134       FDRE                                         r  UART_transceiver/transmitter/baud_rate_clk_generator.baud_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.985     2.327    UART_transceiver/transmitter/clk_IBUF_BUFG
    SLICE_X109Y134       FDRE                                         r  UART_transceiver/transmitter/baud_rate_clk_generator.baud_count_reg[3]/C
                         clock pessimism             -0.494     1.834    
    SLICE_X109Y134       FDRE (Hold_fdre_C_D)         0.091     1.925    UART_transceiver/transmitter/baud_rate_clk_generator.baud_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.152    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 tx_button_controller/flipflop_3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_button_controller/flipflop_4_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.164ns (54.409%)  route 0.137ns (45.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.329ns
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.714     1.801    tx_button_controller/clk_IBUF_BUFG
    SLICE_X112Y135       FDRE                                         r  tx_button_controller/flipflop_3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y135       FDRE (Prop_fdre_C_Q)         0.164     1.965 r  tx_button_controller/flipflop_3_reg/Q
                         net (fo=4, routed)           0.137     2.102    tx_button_controller/flipflop_3
    SLICE_X112Y133       FDRE                                         r  tx_button_controller/flipflop_4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.987     2.329    tx_button_controller/clk_IBUF_BUFG
    SLICE_X112Y133       FDRE                                         r  tx_button_controller/flipflop_4_reg/C
                         clock pessimism             -0.516     1.814    
    SLICE_X112Y133       FDRE (Hold_fdre_C_D)         0.060     1.874    tx_button_controller/flipflop_4_reg
  -------------------------------------------------------------------
                         required time                         -1.874    
                         arrival time                           2.102    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 UART_transceiver/transmitter/baud_rate_clk_generator.baud_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_transceiver/transmitter/baud_rate_clk_generator.baud_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.513%)  route 0.155ns (45.487%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.327ns
    Source Clock Delay      (SCD):    1.800ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.713     1.800    UART_transceiver/transmitter/clk_IBUF_BUFG
    SLICE_X109Y134       FDRE                                         r  UART_transceiver/transmitter/baud_rate_clk_generator.baud_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y134       FDRE (Prop_fdre_C_Q)         0.141     1.941 r  UART_transceiver/transmitter/baud_rate_clk_generator.baud_count_reg[3]/Q
                         net (fo=5, routed)           0.155     2.096    UART_transceiver/transmitter/baud_count[3]
    SLICE_X109Y134       LUT6 (Prop_lut6_I2_O)        0.045     2.141 r  UART_transceiver/transmitter/baud_rate_clk_generator.baud_count[2]_i_1/O
                         net (fo=1, routed)           0.000     2.141    UART_transceiver/transmitter/baud_count_0[2]
    SLICE_X109Y134       FDRE                                         r  UART_transceiver/transmitter/baud_rate_clk_generator.baud_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.985     2.327    UART_transceiver/transmitter/clk_IBUF_BUFG
    SLICE_X109Y134       FDRE                                         r  UART_transceiver/transmitter/baud_rate_clk_generator.baud_count_reg[2]/C
                         clock pessimism             -0.528     1.800    
    SLICE_X109Y134       FDRE (Hold_fdre_C_D)         0.092     1.892    UART_transceiver/transmitter/baud_rate_clk_generator.baud_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.892    
                         arrival time                           2.141    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 UART_transceiver/transmitter/start_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_transceiver/transmitter/stored_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.492%)  route 0.148ns (41.508%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.329ns
    Source Clock Delay      (SCD):    1.800ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.713     1.800    UART_transceiver/transmitter/clk_IBUF_BUFG
    SLICE_X112Y133       FDSE                                         r  UART_transceiver/transmitter/start_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y133       FDSE (Prop_fdse_C_Q)         0.164     1.964 f  UART_transceiver/transmitter/start_reset_reg/Q
                         net (fo=3, routed)           0.148     2.112    UART_transceiver/transmitter/start_reset_reg_n_0
    SLICE_X111Y133       LUT6 (Prop_lut6_I1_O)        0.045     2.157 r  UART_transceiver/transmitter/stored_data[3]_i_1/O
                         net (fo=1, routed)           0.000     2.157    UART_transceiver/transmitter/stored_data[3]_i_1_n_0
    SLICE_X111Y133       FDRE                                         r  UART_transceiver/transmitter/stored_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.987     2.329    UART_transceiver/transmitter/clk_IBUF_BUFG
    SLICE_X111Y133       FDRE                                         r  UART_transceiver/transmitter/stored_data_reg[3]/C
                         clock pessimism             -0.516     1.814    
    SLICE_X111Y133       FDRE (Hold_fdre_C_D)         0.092     1.906    UART_transceiver/transmitter/stored_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           2.157    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 tx_button_controller/pause_counter.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_button_controller/pause_counter.count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.331ns
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.714     1.801    tx_button_controller/clk_IBUF_BUFG
    SLICE_X111Y135       FDRE                                         r  tx_button_controller/pause_counter.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y135       FDRE (Prop_fdre_C_Q)         0.141     1.942 r  tx_button_controller/pause_counter.count_reg[3]/Q
                         net (fo=1, routed)           0.108     2.050    tx_button_controller/pause_counter.count_reg_n_0_[3]
    SLICE_X111Y135       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.158 r  tx_button_controller/pause_counter.count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     2.158    tx_button_controller/pause_counter.count_reg[0]_i_2_n_4
    SLICE_X111Y135       FDRE                                         r  tx_button_controller/pause_counter.count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.989     2.331    tx_button_controller/clk_IBUF_BUFG
    SLICE_X111Y135       FDRE                                         r  tx_button_controller/pause_counter.count_reg[3]/C
                         clock pessimism             -0.531     1.801    
    SLICE_X111Y135       FDRE (Hold_fdre_C_D)         0.105     1.906    tx_button_controller/pause_counter.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           2.158    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X111Y132  UART_transceiver/transmitter/FSM_onehot_tx_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X111Y132  UART_transceiver/transmitter/FSM_onehot_tx_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X111Y132  UART_transceiver/transmitter/FSM_onehot_tx_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X111Y132  UART_transceiver/transmitter/FSM_onehot_tx_state_reg[3]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X110Y134  UART_transceiver/transmitter/baud_rate_clk_generator.baud_count_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X110Y134  UART_transceiver/transmitter/baud_rate_clk_generator.baud_count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X109Y134  UART_transceiver/transmitter/baud_rate_clk_generator.baud_count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X109Y134  UART_transceiver/transmitter/baud_rate_clk_generator.baud_count_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X109Y134  UART_transceiver/transmitter/baud_rate_clk_generator.baud_count_reg[4]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X111Y132  UART_transceiver/transmitter/FSM_onehot_tx_state_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X111Y132  UART_transceiver/transmitter/FSM_onehot_tx_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y132  UART_transceiver/transmitter/FSM_onehot_tx_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y132  UART_transceiver/transmitter/FSM_onehot_tx_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y132  UART_transceiver/transmitter/FSM_onehot_tx_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y132  UART_transceiver/transmitter/FSM_onehot_tx_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y132  UART_transceiver/transmitter/FSM_onehot_tx_state_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y132  UART_transceiver/transmitter/FSM_onehot_tx_state_reg[3]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X110Y134  UART_transceiver/transmitter/baud_rate_clk_generator.baud_count_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X110Y134  UART_transceiver/transmitter/baud_rate_clk_generator.baud_count_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X111Y132  UART_transceiver/transmitter/FSM_onehot_tx_state_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X111Y132  UART_transceiver/transmitter/FSM_onehot_tx_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y132  UART_transceiver/transmitter/FSM_onehot_tx_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y132  UART_transceiver/transmitter/FSM_onehot_tx_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y132  UART_transceiver/transmitter/FSM_onehot_tx_state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y132  UART_transceiver/transmitter/FSM_onehot_tx_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y132  UART_transceiver/transmitter/FSM_onehot_tx_state_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y132  UART_transceiver/transmitter/FSM_onehot_tx_state_reg[3]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X110Y134  UART_transceiver/transmitter/baud_rate_clk_generator.baud_count_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X110Y134  UART_transceiver/transmitter/baud_rate_clk_generator.baud_count_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART_transceiver/transmitter/tx_data_out_reg/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.937ns  (logic 4.074ns (58.731%)  route 2.863ns (41.269%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          2.048     6.122    UART_transceiver/transmitter/clk_IBUF_BUFG
    SLICE_X112Y132       FDSE                                         r  UART_transceiver/transmitter/tx_data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y132       FDSE (Prop_fdse_C_Q)         0.518     6.640 r  UART_transceiver/transmitter/tx_data_out_reg/Q
                         net (fo=1, routed)           2.863     9.503    tx_OBUF
    J15                  OBUF (Prop_obuf_I_O)         3.556    13.059 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000    13.059    tx
    J15                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART_transceiver/transmitter/tx_data_out_reg/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.272ns  (logic 1.421ns (62.545%)  route 0.851ns (37.455%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.712     1.799    UART_transceiver/transmitter/clk_IBUF_BUFG
    SLICE_X112Y132       FDSE                                         r  UART_transceiver/transmitter/tx_data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y132       FDSE (Prop_fdse_C_Q)         0.164     1.963 r  UART_transceiver/transmitter/tx_data_out_reg/Q
                         net (fo=1, routed)           0.851     2.814    tx_OBUF
    J15                  OBUF (Prop_obuf_I_O)         1.257     4.071 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000     4.071    tx
    J15                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay            42 Endpoints
Min Delay            42 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            UART_transceiver/transmitter/data_index_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.000ns  (logic 1.615ns (40.390%)  route 2.384ns (59.610%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.614ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.614ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=28, routed)          2.384     3.848    UART_transceiver/transmitter/reset_IBUF
    SLICE_X109Y132       LUT5 (Prop_lut5_I4_O)        0.152     4.000 r  UART_transceiver/transmitter/data_index[1]_i_1/O
                         net (fo=1, routed)           0.000     4.000    UART_transceiver/transmitter/data_index[1]_i_1_n_0
    SLICE_X109Y132       FDRE                                         r  UART_transceiver/transmitter/data_index_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.849     5.614    UART_transceiver/transmitter/clk_IBUF_BUFG
    SLICE_X109Y132       FDRE                                         r  UART_transceiver/transmitter/data_index_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            UART_transceiver/transmitter/data_index_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.972ns  (logic 1.587ns (39.969%)  route 2.384ns (60.031%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.614ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.614ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=28, routed)          2.384     3.848    UART_transceiver/transmitter/reset_IBUF
    SLICE_X109Y132       LUT4 (Prop_lut4_I3_O)        0.124     3.972 r  UART_transceiver/transmitter/data_index[0]_i_1/O
                         net (fo=1, routed)           0.000     3.972    UART_transceiver/transmitter/data_index[0]_i_1_n_0
    SLICE_X109Y132       FDRE                                         r  UART_transceiver/transmitter/data_index_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.849     5.614    UART_transceiver/transmitter/clk_IBUF_BUFG
    SLICE_X109Y132       FDRE                                         r  UART_transceiver/transmitter/data_index_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tx_button_controller/pause_counter.count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.909ns  (logic 1.587ns (40.605%)  route 2.322ns (59.395%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.622ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.622ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=28, routed)          1.533     2.997    tx_button_controller/reset_IBUF
    SLICE_X112Y135       LUT3 (Prop_lut3_I0_O)        0.124     3.121 r  tx_button_controller/pause_counter.count[0]_i_1/O
                         net (fo=14, routed)          0.789     3.909    tx_button_controller/pause_counter.count[0]_i_1_n_0
    SLICE_X111Y138       FDRE                                         r  tx_button_controller/pause_counter.count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.857     5.622    tx_button_controller/clk_IBUF_BUFG
    SLICE_X111Y138       FDRE                                         r  tx_button_controller/pause_counter.count_reg[12]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tx_button_controller/pause_counter.count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.909ns  (logic 1.587ns (40.605%)  route 2.322ns (59.395%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.622ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.622ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=28, routed)          1.533     2.997    tx_button_controller/reset_IBUF
    SLICE_X112Y135       LUT3 (Prop_lut3_I0_O)        0.124     3.121 r  tx_button_controller/pause_counter.count[0]_i_1/O
                         net (fo=14, routed)          0.789     3.909    tx_button_controller/pause_counter.count[0]_i_1_n_0
    SLICE_X111Y138       FDRE                                         r  tx_button_controller/pause_counter.count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.857     5.622    tx_button_controller/clk_IBUF_BUFG
    SLICE_X111Y138       FDRE                                         r  tx_button_controller/pause_counter.count_reg[13]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tx_button_controller/pause_counter.count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.767ns  (logic 1.587ns (42.134%)  route 2.180ns (57.866%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.621ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.621ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=28, routed)          1.533     2.997    tx_button_controller/reset_IBUF
    SLICE_X112Y135       LUT3 (Prop_lut3_I0_O)        0.124     3.121 r  tx_button_controller/pause_counter.count[0]_i_1/O
                         net (fo=14, routed)          0.647     3.767    tx_button_controller/pause_counter.count[0]_i_1_n_0
    SLICE_X111Y137       FDRE                                         r  tx_button_controller/pause_counter.count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.856     5.621    tx_button_controller/clk_IBUF_BUFG
    SLICE_X111Y137       FDRE                                         r  tx_button_controller/pause_counter.count_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tx_button_controller/pause_counter.count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.767ns  (logic 1.587ns (42.134%)  route 2.180ns (57.866%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.621ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.621ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=28, routed)          1.533     2.997    tx_button_controller/reset_IBUF
    SLICE_X112Y135       LUT3 (Prop_lut3_I0_O)        0.124     3.121 r  tx_button_controller/pause_counter.count[0]_i_1/O
                         net (fo=14, routed)          0.647     3.767    tx_button_controller/pause_counter.count[0]_i_1_n_0
    SLICE_X111Y137       FDRE                                         r  tx_button_controller/pause_counter.count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.856     5.621    tx_button_controller/clk_IBUF_BUFG
    SLICE_X111Y137       FDRE                                         r  tx_button_controller/pause_counter.count_reg[11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tx_button_controller/pause_counter.count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.767ns  (logic 1.587ns (42.134%)  route 2.180ns (57.866%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.621ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.621ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=28, routed)          1.533     2.997    tx_button_controller/reset_IBUF
    SLICE_X112Y135       LUT3 (Prop_lut3_I0_O)        0.124     3.121 r  tx_button_controller/pause_counter.count[0]_i_1/O
                         net (fo=14, routed)          0.647     3.767    tx_button_controller/pause_counter.count[0]_i_1_n_0
    SLICE_X111Y137       FDRE                                         r  tx_button_controller/pause_counter.count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.856     5.621    tx_button_controller/clk_IBUF_BUFG
    SLICE_X111Y137       FDRE                                         r  tx_button_controller/pause_counter.count_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tx_button_controller/pause_counter.count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.767ns  (logic 1.587ns (42.134%)  route 2.180ns (57.866%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.621ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.621ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=28, routed)          1.533     2.997    tx_button_controller/reset_IBUF
    SLICE_X112Y135       LUT3 (Prop_lut3_I0_O)        0.124     3.121 r  tx_button_controller/pause_counter.count[0]_i_1/O
                         net (fo=14, routed)          0.647     3.767    tx_button_controller/pause_counter.count[0]_i_1_n_0
    SLICE_X111Y137       FDRE                                         r  tx_button_controller/pause_counter.count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.856     5.621    tx_button_controller/clk_IBUF_BUFG
    SLICE_X111Y137       FDRE                                         r  tx_button_controller/pause_counter.count_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            UART_transceiver/transmitter/data_index_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.747ns  (logic 1.587ns (42.370%)  route 2.159ns (57.630%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.614ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.614ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=28, routed)          2.159     3.623    UART_transceiver/transmitter/reset_IBUF
    SLICE_X109Y132       LUT6 (Prop_lut6_I5_O)        0.124     3.747 r  UART_transceiver/transmitter/data_index[2]_i_1/O
                         net (fo=1, routed)           0.000     3.747    UART_transceiver/transmitter/data_index[2]_i_1_n_0
    SLICE_X109Y132       FDRE                                         r  UART_transceiver/transmitter/data_index_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.849     5.614    UART_transceiver/transmitter/clk_IBUF_BUFG
    SLICE_X109Y132       FDRE                                         r  UART_transceiver/transmitter/data_index_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tx_button_controller/pause_counter.count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.616ns  (logic 1.587ns (43.902%)  route 2.028ns (56.098%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.620ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.620ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=28, routed)          1.533     2.997    tx_button_controller/reset_IBUF
    SLICE_X112Y135       LUT3 (Prop_lut3_I0_O)        0.124     3.121 r  tx_button_controller/pause_counter.count[0]_i_1/O
                         net (fo=14, routed)          0.495     3.616    tx_button_controller/pause_counter.count[0]_i_1_n_0
    SLICE_X111Y136       FDRE                                         r  tx_button_controller/pause_counter.count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.855     5.620    tx_button_controller/clk_IBUF_BUFG
    SLICE_X111Y136       FDRE                                         r  tx_button_controller/pause_counter.count_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tx_enable
                            (input port)
  Destination:            tx_button_controller/flipflop_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.605ns  (logic 0.309ns (51.137%)  route 0.296ns (48.863%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.331ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  tx_enable (IN)
                         net (fo=0)                   0.000     0.000    tx_enable
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  tx_enable_IBUF_inst/O
                         net (fo=1, routed)           0.296     0.605    tx_button_controller/tx_enable_IBUF
    SLICE_X112Y135       FDRE                                         r  tx_button_controller/flipflop_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.989     2.331    tx_button_controller/clk_IBUF_BUFG
    SLICE_X112Y135       FDRE                                         r  tx_button_controller/flipflop_1_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tx_button_controller/flipflop_1_reg/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.758ns  (logic 0.231ns (30.541%)  route 0.526ns (69.459%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.331ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=28, routed)          0.526     0.758    tx_button_controller/reset_IBUF
    SLICE_X112Y135       FDRE                                         r  tx_button_controller/flipflop_1_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.989     2.331    tx_button_controller/clk_IBUF_BUFG
    SLICE_X112Y135       FDRE                                         r  tx_button_controller/flipflop_1_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tx_button_controller/flipflop_2_reg/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.758ns  (logic 0.231ns (30.541%)  route 0.526ns (69.459%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.331ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=28, routed)          0.526     0.758    tx_button_controller/reset_IBUF
    SLICE_X112Y135       FDRE                                         r  tx_button_controller/flipflop_2_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.989     2.331    tx_button_controller/clk_IBUF_BUFG
    SLICE_X112Y135       FDRE                                         r  tx_button_controller/flipflop_2_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tx_button_controller/flipflop_3_reg/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.758ns  (logic 0.231ns (30.541%)  route 0.526ns (69.459%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.331ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=28, routed)          0.526     0.758    tx_button_controller/reset_IBUF
    SLICE_X112Y135       FDRE                                         r  tx_button_controller/flipflop_3_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.989     2.331    tx_button_controller/clk_IBUF_BUFG
    SLICE_X112Y135       FDRE                                         r  tx_button_controller/flipflop_3_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            UART_transceiver/transmitter/baud_rate_clk_generator.baud_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.874ns  (logic 0.231ns (26.471%)  route 0.643ns (73.529%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.327ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=28, routed)          0.643     0.874    UART_transceiver/transmitter/reset_IBUF
    SLICE_X109Y134       FDRE                                         r  UART_transceiver/transmitter/baud_rate_clk_generator.baud_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.985     2.327    UART_transceiver/transmitter/clk_IBUF_BUFG
    SLICE_X109Y134       FDRE                                         r  UART_transceiver/transmitter/baud_rate_clk_generator.baud_count_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            UART_transceiver/transmitter/baud_rate_clk_generator.baud_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.874ns  (logic 0.231ns (26.471%)  route 0.643ns (73.529%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.327ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=28, routed)          0.643     0.874    UART_transceiver/transmitter/reset_IBUF
    SLICE_X109Y134       FDRE                                         r  UART_transceiver/transmitter/baud_rate_clk_generator.baud_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.985     2.327    UART_transceiver/transmitter/clk_IBUF_BUFG
    SLICE_X109Y134       FDRE                                         r  UART_transceiver/transmitter/baud_rate_clk_generator.baud_count_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            UART_transceiver/transmitter/baud_rate_clk_generator.baud_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.874ns  (logic 0.231ns (26.471%)  route 0.643ns (73.529%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.327ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=28, routed)          0.643     0.874    UART_transceiver/transmitter/reset_IBUF
    SLICE_X109Y134       FDRE                                         r  UART_transceiver/transmitter/baud_rate_clk_generator.baud_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.985     2.327    UART_transceiver/transmitter/clk_IBUF_BUFG
    SLICE_X109Y134       FDRE                                         r  UART_transceiver/transmitter/baud_rate_clk_generator.baud_count_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            UART_transceiver/transmitter/baud_rate_clk_generator.baud_count_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.874ns  (logic 0.231ns (26.471%)  route 0.643ns (73.529%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.327ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=28, routed)          0.643     0.874    UART_transceiver/transmitter/reset_IBUF
    SLICE_X109Y134       FDSE                                         r  UART_transceiver/transmitter/baud_rate_clk_generator.baud_count_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.985     2.327    UART_transceiver/transmitter/clk_IBUF_BUFG
    SLICE_X109Y134       FDSE                                         r  UART_transceiver/transmitter/baud_rate_clk_generator.baud_count_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            UART_transceiver/transmitter/baud_rate_clk_generator.baud_count_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.893ns  (logic 0.231ns (25.920%)  route 0.661ns (74.080%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.330ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=28, routed)          0.661     0.893    UART_transceiver/transmitter/reset_IBUF
    SLICE_X110Y134       FDSE                                         r  UART_transceiver/transmitter/baud_rate_clk_generator.baud_count_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.988     2.330    UART_transceiver/transmitter/clk_IBUF_BUFG
    SLICE_X110Y134       FDSE                                         r  UART_transceiver/transmitter/baud_rate_clk_generator.baud_count_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            UART_transceiver/transmitter/baud_rate_clk_generator.baud_count_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.893ns  (logic 0.231ns (25.920%)  route 0.661ns (74.080%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.330ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=28, routed)          0.661     0.893    UART_transceiver/transmitter/reset_IBUF
    SLICE_X110Y134       FDSE                                         r  UART_transceiver/transmitter/baud_rate_clk_generator.baud_count_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.988     2.330    UART_transceiver/transmitter/clk_IBUF_BUFG
    SLICE_X110Y134       FDSE                                         r  UART_transceiver/transmitter/baud_rate_clk_generator.baud_count_reg[1]/C





