Time resolution is 1 ps
$finish called at time : 4 ns : File "C:/Users/Varada Govind/Documents/Coding/Verilog/Basic/AND Gate/AND_Gate.srcs/sim_1/new/Test_Bench.v" Line 20
