# MIPS Single cycle processor
As part of computer architecture end of course project, using verilog: a single cycle MIPS has been implemented.
