/// Auto-generated register definitions for MATRIX
/// Family: same70
/// Vendor: Microchip Technology
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>

namespace alloy::hal::atmel::same70::matrix {

// ============================================================================
// MATRIX - AHB Bus Matrix
// Base Address: 0x40088000
// ============================================================================

/// MATRIX Register Structure
struct MATRIX_Registers {
    /// Master Configuration Register 0
    /// Offset: 0x0000
    volatile uint32_t MCFG[13][13];

    /// Priority Register A for Slave 0
    /// Offset: 0x0000
    volatile uint32_t PRAS;

    /// Priority Register B for Slave 0
    /// Offset: 0x0004
    volatile uint32_t PRBS;
    uint8_t RESERVED_0008[56];  ///< Reserved

    /// Slave Configuration Register 0
    /// Offset: 0x0040
    volatile uint32_t SCFG[9][9];
    uint8_t RESERVED_0064[156];  ///< Reserved

    /// Master Remap Control Register
    /// Offset: 0x0100
    volatile uint32_t MRCR;
    uint8_t RESERVED_0104[12];  ///< Reserved

    /// CAN0 Configuration Register
    /// Offset: 0x0110
    volatile uint32_t CCFG_CAN0;

    /// System I/O and CAN1 Configuration Register
    /// Offset: 0x0114
    volatile uint32_t CCFG_SYSIO;

    /// Peripheral Clock Configuration Register
    /// Offset: 0x0118
    volatile uint32_t CCFG_PCCR;

    /// Dynamic Clock Gating Register
    /// Offset: 0x011C
    volatile uint32_t CCFG_DYNCKG;
    uint8_t RESERVED_0120[4];  ///< Reserved

    /// SMC NAND Flash Chip Select Configuration Register
    /// Offset: 0x0124
    volatile uint32_t CCFG_SMCNFCS;
    uint8_t RESERVED_0128[188];  ///< Reserved

    /// Write Protection Mode Register
    /// Offset: 0x01E4
    volatile uint32_t WPMR;

    /// Write Protection Status Register
    /// Offset: 0x01E8
    /// Access: read-only
    volatile uint32_t WPSR;
};

static_assert(sizeof(MATRIX_Registers) >= 492, "MATRIX_Registers size mismatch");

/// MATRIX peripheral instance
inline MATRIX_Registers* MATRIX() {
    return reinterpret_cast<MATRIX_Registers*>(0x40088000);
}

}  // namespace alloy::hal::atmel::same70::matrix
