Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Apr 15 02:54:45 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                 Violations  
---------  ----------------  ------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                 417         
LUTAR-1    Warning           LUT drives async reset alert                1           
SYNTH-6    Warning           Timing of a RAM block might be sub-optimal  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (417)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1093)
5. checking no_input_delay (8)
6. checking no_output_delay (63)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (417)
--------------------------
 There are 417 register/latch pins with no clock driven by root clock pin: D_slowclk_dff_q_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1093)
---------------------------------------------------
 There are 1093 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (63)
--------------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.578        0.000                      0                    5        0.252        0.000                      0                    5        4.500        0.000                       0                     6  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               8.578        0.000                      0                    5        0.252        0.000                      0                    5        4.500        0.000                       0                     6  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        8.578ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.578ns  (required time - arrival time)
  Source:                 slowclk_counter/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclk_counter/D_ctr_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.417ns  (logic 0.716ns (50.518%)  route 0.701ns (49.482%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.565     5.149    slowclk_counter/clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  slowclk_counter/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.419     5.568 f  slowclk_counter/D_ctr_q_reg[2]/Q
                         net (fo=4, routed)           0.701     6.270    slowclk_counter/M_slowclk_counter_value[2]
    SLICE_X36Y46         LUT4 (Prop_lut4_I0_O)        0.297     6.567 r  slowclk_counter/D_ctr_q[1]_i_1/O
                         net (fo=1, routed)           0.000     6.567    slowclk_counter/D_ctr_q[1]_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  slowclk_counter/D_ctr_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.445    14.850    slowclk_counter/clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  slowclk_counter/D_ctr_q_reg[1]/C
                         clock pessimism              0.299    15.149    
                         clock uncertainty           -0.035    15.114    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.031    15.145    slowclk_counter/D_ctr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.145    
                         arrival time                          -6.567    
  -------------------------------------------------------------------
                         slack                                  8.578    

Slack (MET) :             8.592ns  (required time - arrival time)
  Source:                 slowclk_counter/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclk_counter/D_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.447ns  (logic 0.746ns (51.544%)  route 0.701ns (48.456%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.565     5.149    slowclk_counter/clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  slowclk_counter/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.419     5.568 r  slowclk_counter/D_ctr_q_reg[2]/Q
                         net (fo=4, routed)           0.701     6.270    slowclk_counter/M_slowclk_counter_value[2]
    SLICE_X36Y46         LUT4 (Prop_lut4_I0_O)        0.327     6.597 r  slowclk_counter/D_ctr_q[2]_i_1/O
                         net (fo=1, routed)           0.000     6.597    slowclk_counter/D_ctr_q[2]_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  slowclk_counter/D_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.445    14.850    slowclk_counter/clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  slowclk_counter/D_ctr_q_reg[2]/C
                         clock pessimism              0.299    15.149    
                         clock uncertainty           -0.035    15.114    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.075    15.189    slowclk_counter/D_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.189    
                         arrival time                          -6.597    
  -------------------------------------------------------------------
                         slack                                  8.592    

Slack (MET) :             8.596ns  (required time - arrival time)
  Source:                 slowclk_edge/D_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D_slowclk_dff_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.397ns  (logic 0.715ns (51.169%)  route 0.682ns (48.831%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.565     5.149    slowclk_edge/clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  slowclk_edge/D_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.419     5.568 r  slowclk_edge/D_last_q_reg/Q
                         net (fo=1, routed)           0.682     6.251    slowclk_counter/D_last_q
    SLICE_X36Y46         LUT6 (Prop_lut6_I4_O)        0.296     6.547 r  slowclk_counter/D_slowclk_dff_q_i_1/O
                         net (fo=1, routed)           0.000     6.547    slowclk_counter_n_1
    SLICE_X36Y46         FDRE                                         r  D_slowclk_dff_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.445    14.850    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  D_slowclk_dff_q_reg/C
                         clock pessimism              0.299    15.149    
                         clock uncertainty           -0.035    15.114    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.029    15.143    D_slowclk_dff_q_reg
  -------------------------------------------------------------------
                         required time                         15.143    
                         arrival time                          -6.547    
  -------------------------------------------------------------------
                         slack                                  8.596    

Slack (MET) :             8.719ns  (required time - arrival time)
  Source:                 slowclk_counter/D_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclk_edge/D_last_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.321ns  (logic 0.608ns (46.032%)  route 0.713ns (53.968%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.565     5.149    slowclk_counter/clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  slowclk_counter/D_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.605 f  slowclk_counter/D_ctr_q_reg[1]/Q
                         net (fo=4, routed)           0.713     6.318    slowclk_counter/M_slowclk_counter_value[1]
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.152     6.470 r  slowclk_counter/D_last_q_i_1__0/O
                         net (fo=1, routed)           0.000     6.470    slowclk_edge/M_slowclk_edge_in
    SLICE_X36Y46         FDRE                                         r  slowclk_edge/D_last_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.445    14.850    slowclk_edge/clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  slowclk_edge/D_last_q_reg/C
                         clock pessimism              0.299    15.149    
                         clock uncertainty           -0.035    15.114    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.075    15.189    slowclk_edge/D_last_q_reg
  -------------------------------------------------------------------
                         required time                         15.189    
                         arrival time                          -6.470    
  -------------------------------------------------------------------
                         slack                                  8.719    

Slack (MET) :             8.733ns  (required time - arrival time)
  Source:                 slowclk_counter/D_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclk_counter/D_ctr_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.263ns  (logic 0.580ns (45.936%)  route 0.683ns (54.064%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.565     5.149    slowclk_counter/clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  slowclk_counter/D_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.605 f  slowclk_counter/D_ctr_q_reg[0]/Q
                         net (fo=5, routed)           0.683     6.288    slowclk_counter/M_slowclk_counter_value[0]
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     6.412 r  slowclk_counter/D_ctr_q[0]_i_1/O
                         net (fo=1, routed)           0.000     6.412    slowclk_counter/D_ctr_q[0]_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  slowclk_counter/D_ctr_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.445    14.850    slowclk_counter/clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  slowclk_counter/D_ctr_q_reg[0]/C
                         clock pessimism              0.299    15.149    
                         clock uncertainty           -0.035    15.114    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.031    15.145    slowclk_counter/D_ctr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.145    
                         arrival time                          -6.412    
  -------------------------------------------------------------------
                         slack                                  8.733    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 slowclk_counter/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclk_edge/D_last_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.230ns (63.999%)  route 0.129ns (36.001%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.563     1.507    slowclk_counter/clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  slowclk_counter/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.128     1.635 f  slowclk_counter/D_ctr_q_reg[2]/Q
                         net (fo=4, routed)           0.129     1.764    slowclk_counter/M_slowclk_counter_value[2]
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.102     1.866 r  slowclk_counter/D_last_q_i_1__0/O
                         net (fo=1, routed)           0.000     1.866    slowclk_edge/M_slowclk_edge_in
    SLICE_X36Y46         FDRE                                         r  slowclk_edge/D_last_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.832     2.022    slowclk_edge/clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  slowclk_edge/D_last_q_reg/C
                         clock pessimism             -0.515     1.507    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.107     1.614    slowclk_edge/D_last_q_reg
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 slowclk_counter/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D_slowclk_dff_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.226ns (63.773%)  route 0.128ns (36.227%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.563     1.507    slowclk_counter/clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  slowclk_counter/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.128     1.635 r  slowclk_counter/D_ctr_q_reg[2]/Q
                         net (fo=4, routed)           0.128     1.763    slowclk_counter/M_slowclk_counter_value[2]
    SLICE_X36Y46         LUT6 (Prop_lut6_I1_O)        0.098     1.861 r  slowclk_counter/D_slowclk_dff_q_i_1/O
                         net (fo=1, routed)           0.000     1.861    slowclk_counter_n_1
    SLICE_X36Y46         FDRE                                         r  D_slowclk_dff_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.832     2.022    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  D_slowclk_dff_q_reg/C
                         clock pessimism             -0.515     1.507    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.091     1.598    D_slowclk_dff_q_reg
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 slowclk_counter/D_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclk_counter/D_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.184ns (43.270%)  route 0.241ns (56.730%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.563     1.507    slowclk_counter/clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  slowclk_counter/D_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  slowclk_counter/D_ctr_q_reg[1]/Q
                         net (fo=4, routed)           0.241     1.889    slowclk_counter/M_slowclk_counter_value[1]
    SLICE_X36Y46         LUT4 (Prop_lut4_I2_O)        0.043     1.932 r  slowclk_counter/D_ctr_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.932    slowclk_counter/D_ctr_q[2]_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  slowclk_counter/D_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.832     2.022    slowclk_counter/clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  slowclk_counter/D_ctr_q_reg[2]/C
                         clock pessimism             -0.515     1.507    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.107     1.614    slowclk_counter/D_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 slowclk_counter/D_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclk_counter/D_ctr_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.186ns (43.536%)  route 0.241ns (56.464%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.563     1.507    slowclk_counter/clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  slowclk_counter/D_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  slowclk_counter/D_ctr_q_reg[1]/Q
                         net (fo=4, routed)           0.241     1.889    slowclk_counter/M_slowclk_counter_value[1]
    SLICE_X36Y46         LUT4 (Prop_lut4_I2_O)        0.045     1.934 r  slowclk_counter/D_ctr_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.934    slowclk_counter/D_ctr_q[1]_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  slowclk_counter/D_ctr_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.832     2.022    slowclk_counter/clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  slowclk_counter/D_ctr_q_reg[1]/C
                         clock pessimism             -0.515     1.507    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.092     1.599    slowclk_counter/D_ctr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 slowclk_counter/D_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclk_counter/D_ctr_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.186ns (42.994%)  route 0.247ns (57.006%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.563     1.507    slowclk_counter/clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  slowclk_counter/D_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.648 f  slowclk_counter/D_ctr_q_reg[0]/Q
                         net (fo=5, routed)           0.247     1.894    slowclk_counter/M_slowclk_counter_value[0]
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.939 r  slowclk_counter/D_ctr_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.939    slowclk_counter/D_ctr_q[0]_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  slowclk_counter/D_ctr_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.832     2.022    slowclk_counter/clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  slowclk_counter/D_ctr_q_reg[0]/C
                         clock pessimism             -0.515     1.507    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.092     1.599    slowclk_counter/D_ctr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.341    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   D_slowclk_dff_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   slowclk_counter/D_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   slowclk_counter/D_ctr_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   slowclk_counter/D_ctr_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   slowclk_edge/D_last_q_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   D_slowclk_dff_q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   D_slowclk_dff_q_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   slowclk_counter/D_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   slowclk_counter/D_ctr_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   slowclk_counter/D_ctr_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   slowclk_counter/D_ctr_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   slowclk_counter/D_ctr_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   slowclk_counter/D_ctr_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   slowclk_edge/D_last_q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   slowclk_edge/D_last_q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   D_slowclk_dff_q_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   D_slowclk_dff_q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   slowclk_counter/D_ctr_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   slowclk_counter/D_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   slowclk_counter/D_ctr_q_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   slowclk_counter/D_ctr_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   slowclk_counter/D_ctr_q_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   slowclk_counter/D_ctr_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   slowclk_edge/D_last_q_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   slowclk_edge/D_last_q_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1157 Endpoints
Min Delay          1157 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.261ns  (logic 11.007ns (31.215%)  route 24.255ns (68.785%))
  Logic Levels:           31  (CARRY4=7 FDRE=1 LUT2=4 LUT4=5 LUT5=6 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y14         FDRE                         0.000     0.000 r  L_reg/D_registers_q_reg[6][9]/C
    SLICE_X49Y14         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=16, routed)          2.087     2.506    L_reg/Q[9]
    SLICE_X40Y21         LUT5 (Prop_lut5_I2_O)        0.322     2.828 f  L_reg/L_7b1ba615_remainder0__0_carry_i_18__1/O
                         net (fo=2, routed)           0.874     3.702    L_reg/L_7b1ba615_remainder0__0_carry_i_18__1_n_0
    SLICE_X41Y21         LUT6 (Prop_lut6_I5_O)        0.326     4.028 r  L_reg/L_7b1ba615_remainder0__0_carry__1_i_8__1/O
                         net (fo=4, routed)           0.979     5.007    L_reg/L_7b1ba615_remainder0__0_carry__1_i_8__1_n_0
    SLICE_X42Y19         LUT2 (Prop_lut2_I1_O)        0.124     5.131 f  L_reg/L_7b1ba615_remainder0__0_carry__1_i_6__1/O
                         net (fo=3, routed)           0.839     5.970    L_reg/L_7b1ba615_remainder0__0_carry__1_i_6__1_n_0
    SLICE_X42Y20         LUT4 (Prop_lut4_I3_O)        0.150     6.120 r  L_reg/L_7b1ba615_remainder0__0_carry_i_8__1/O
                         net (fo=3, routed)           0.676     6.795    L_reg/L_7b1ba615_remainder0__0_carry_i_8__1_n_0
    SLICE_X43Y20         LUT5 (Prop_lut5_I1_O)        0.328     7.123 r  L_reg/L_7b1ba615_remainder0__0_carry_i_4__1/O
                         net (fo=1, routed)           0.000     7.123    timerseg_driver/decimal_renderer/i__carry__0_i_22__0_0[3]
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.524 r  timerseg_driver/decimal_renderer/L_7b1ba615_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.524    timerseg_driver/decimal_renderer/L_7b1ba615_remainder0__0_carry_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.638 r  timerseg_driver/decimal_renderer/L_7b1ba615_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.638    timerseg_driver/decimal_renderer/L_7b1ba615_remainder0__0_carry__0_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.972 f  timerseg_driver/decimal_renderer/L_7b1ba615_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           0.935     8.907    L_reg/L_7b1ba615_remainder0_3[9]
    SLICE_X42Y22         LUT5 (Prop_lut5_I2_O)        0.303     9.210 f  L_reg/i__carry__0_i_23__0/O
                         net (fo=6, routed)           0.534     9.744    L_reg/i__carry__0_i_23__0_n_0
    SLICE_X42Y22         LUT4 (Prop_lut4_I3_O)        0.116     9.860 f  L_reg/i__carry_i_16__5/O
                         net (fo=9, routed)           0.650    10.509    L_reg/i__carry_i_16__5_n_0
    SLICE_X44Y21         LUT6 (Prop_lut6_I0_O)        0.328    10.837 r  L_reg/i__carry__0_i_12__4/O
                         net (fo=3, routed)           1.334    12.171    L_reg/i__carry__0_i_12__4_n_0
    SLICE_X46Y22         LUT4 (Prop_lut4_I1_O)        0.124    12.295 r  L_reg/i__carry__0_i_18__1/O
                         net (fo=2, routed)           0.466    12.761    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X46Y22         LUT4 (Prop_lut4_I3_O)        0.124    12.885 f  L_reg/timerseg_OBUF[10]_inst_i_15/O
                         net (fo=3, routed)           0.691    13.576    L_reg/timerseg_OBUF[10]_inst_i_15_n_0
    SLICE_X46Y22         LUT2 (Prop_lut2_I0_O)        0.150    13.726 f  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.743    14.469    L_reg/i__carry_i_11__3_n_0
    SLICE_X44Y20         LUT2 (Prop_lut2_I1_O)        0.328    14.797 r  L_reg/i__carry_i_3__4/O
                         net (fo=1, routed)           0.407    15.204    timerseg_driver/decimal_renderer/i__carry_i_18__4[0]
    SLICE_X45Y20         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.711 r  timerseg_driver/decimal_renderer/L_7b1ba615_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    15.711    timerseg_driver/decimal_renderer/L_7b1ba615_remainder0_inferred__0/i__carry_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.024 r  timerseg_driver/decimal_renderer/L_7b1ba615_remainder0_inferred__0/i__carry__0/O[3]
                         net (fo=4, routed)           1.056    17.080    timerseg_driver/decimal_renderer/O[2]
    SLICE_X48Y21         LUT5 (Prop_lut5_I0_O)        0.306    17.386 r  timerseg_driver/decimal_renderer/i__carry_i_30__0/O
                         net (fo=8, routed)           0.636    18.023    L_reg/timerseg_OBUF[0]_inst_i_2_0
    SLICE_X48Y22         LUT5 (Prop_lut5_I4_O)        0.150    18.173 f  L_reg/timerseg_OBUF[0]_inst_i_4/O
                         net (fo=9, routed)           0.859    19.032    L_reg/timerseg_OBUF[0]_inst_i_4_n_0
    SLICE_X50Y22         LUT6 (Prop_lut6_I0_O)        0.326    19.358 f  L_reg/i__carry__0_i_12__3/O
                         net (fo=4, routed)           0.760    20.118    L_reg/i__carry__0_i_12__3_n_0
    SLICE_X50Y19         LUT2 (Prop_lut2_I0_O)        0.124    20.242 f  L_reg/i__carry_i_10__3/O
                         net (fo=4, routed)           0.980    21.222    L_reg/i__carry_i_10__3_n_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I2_O)        0.124    21.346 r  L_reg/i__carry_i_3__3/O
                         net (fo=1, routed)           0.407    21.753    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_17[0]
    SLICE_X49Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    22.260 r  timerseg_driver/decimal_renderer/L_7b1ba615_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.260    timerseg_driver/decimal_renderer/L_7b1ba615_remainder0_inferred__1/i__carry_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.573 r  timerseg_driver/decimal_renderer/L_7b1ba615_remainder0_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.813    23.386    timerseg_driver/decimal_renderer/L_7b1ba615_remainder0_inferred__1/i__carry__0_n_4
    SLICE_X48Y21         LUT6 (Prop_lut6_I4_O)        0.306    23.692 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_31/O
                         net (fo=2, routed)           0.813    24.505    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_31_n_0
    SLICE_X51Y21         LUT5 (Prop_lut5_I4_O)        0.124    24.629 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_32/O
                         net (fo=2, routed)           0.166    24.795    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_32_n_0
    SLICE_X51Y21         LUT4 (Prop_lut4_I2_O)        0.124    24.919 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_20/O
                         net (fo=1, routed)           1.008    25.927    timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_1
    SLICE_X48Y21         LUT6 (Prop_lut6_I0_O)        0.124    26.051 r  timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.419    27.470    L_reg/timerseg[1]
    SLICE_X58Y21         LUT6 (Prop_lut6_I5_O)        0.124    27.594 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.124    31.718    timerseg_OBUF[6]
    C7                   OBUF (Prop_obuf_I_O)         3.544    35.261 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    35.261    timerseg[6]
    C7                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.134ns  (logic 10.989ns (31.276%)  route 24.146ns (68.724%))
  Logic Levels:           31  (CARRY4=7 FDRE=1 LUT2=4 LUT4=5 LUT5=6 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y14         FDRE                         0.000     0.000 r  L_reg/D_registers_q_reg[6][9]/C
    SLICE_X49Y14         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=16, routed)          2.087     2.506    L_reg/Q[9]
    SLICE_X40Y21         LUT5 (Prop_lut5_I2_O)        0.322     2.828 f  L_reg/L_7b1ba615_remainder0__0_carry_i_18__1/O
                         net (fo=2, routed)           0.874     3.702    L_reg/L_7b1ba615_remainder0__0_carry_i_18__1_n_0
    SLICE_X41Y21         LUT6 (Prop_lut6_I5_O)        0.326     4.028 r  L_reg/L_7b1ba615_remainder0__0_carry__1_i_8__1/O
                         net (fo=4, routed)           0.979     5.007    L_reg/L_7b1ba615_remainder0__0_carry__1_i_8__1_n_0
    SLICE_X42Y19         LUT2 (Prop_lut2_I1_O)        0.124     5.131 f  L_reg/L_7b1ba615_remainder0__0_carry__1_i_6__1/O
                         net (fo=3, routed)           0.839     5.970    L_reg/L_7b1ba615_remainder0__0_carry__1_i_6__1_n_0
    SLICE_X42Y20         LUT4 (Prop_lut4_I3_O)        0.150     6.120 r  L_reg/L_7b1ba615_remainder0__0_carry_i_8__1/O
                         net (fo=3, routed)           0.676     6.795    L_reg/L_7b1ba615_remainder0__0_carry_i_8__1_n_0
    SLICE_X43Y20         LUT5 (Prop_lut5_I1_O)        0.328     7.123 r  L_reg/L_7b1ba615_remainder0__0_carry_i_4__1/O
                         net (fo=1, routed)           0.000     7.123    timerseg_driver/decimal_renderer/i__carry__0_i_22__0_0[3]
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.524 r  timerseg_driver/decimal_renderer/L_7b1ba615_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.524    timerseg_driver/decimal_renderer/L_7b1ba615_remainder0__0_carry_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.638 r  timerseg_driver/decimal_renderer/L_7b1ba615_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.638    timerseg_driver/decimal_renderer/L_7b1ba615_remainder0__0_carry__0_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.972 f  timerseg_driver/decimal_renderer/L_7b1ba615_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           0.935     8.907    L_reg/L_7b1ba615_remainder0_3[9]
    SLICE_X42Y22         LUT5 (Prop_lut5_I2_O)        0.303     9.210 f  L_reg/i__carry__0_i_23__0/O
                         net (fo=6, routed)           0.534     9.744    L_reg/i__carry__0_i_23__0_n_0
    SLICE_X42Y22         LUT4 (Prop_lut4_I3_O)        0.116     9.860 f  L_reg/i__carry_i_16__5/O
                         net (fo=9, routed)           0.650    10.509    L_reg/i__carry_i_16__5_n_0
    SLICE_X44Y21         LUT6 (Prop_lut6_I0_O)        0.328    10.837 r  L_reg/i__carry__0_i_12__4/O
                         net (fo=3, routed)           1.334    12.171    L_reg/i__carry__0_i_12__4_n_0
    SLICE_X46Y22         LUT4 (Prop_lut4_I1_O)        0.124    12.295 r  L_reg/i__carry__0_i_18__1/O
                         net (fo=2, routed)           0.466    12.761    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X46Y22         LUT4 (Prop_lut4_I3_O)        0.124    12.885 f  L_reg/timerseg_OBUF[10]_inst_i_15/O
                         net (fo=3, routed)           0.691    13.576    L_reg/timerseg_OBUF[10]_inst_i_15_n_0
    SLICE_X46Y22         LUT2 (Prop_lut2_I0_O)        0.150    13.726 f  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.743    14.469    L_reg/i__carry_i_11__3_n_0
    SLICE_X44Y20         LUT2 (Prop_lut2_I1_O)        0.328    14.797 r  L_reg/i__carry_i_3__4/O
                         net (fo=1, routed)           0.407    15.204    timerseg_driver/decimal_renderer/i__carry_i_18__4[0]
    SLICE_X45Y20         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.711 r  timerseg_driver/decimal_renderer/L_7b1ba615_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    15.711    timerseg_driver/decimal_renderer/L_7b1ba615_remainder0_inferred__0/i__carry_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.024 r  timerseg_driver/decimal_renderer/L_7b1ba615_remainder0_inferred__0/i__carry__0/O[3]
                         net (fo=4, routed)           1.056    17.080    timerseg_driver/decimal_renderer/O[2]
    SLICE_X48Y21         LUT5 (Prop_lut5_I0_O)        0.306    17.386 r  timerseg_driver/decimal_renderer/i__carry_i_30__0/O
                         net (fo=8, routed)           0.636    18.023    L_reg/timerseg_OBUF[0]_inst_i_2_0
    SLICE_X48Y22         LUT5 (Prop_lut5_I4_O)        0.150    18.173 f  L_reg/timerseg_OBUF[0]_inst_i_4/O
                         net (fo=9, routed)           0.859    19.032    L_reg/timerseg_OBUF[0]_inst_i_4_n_0
    SLICE_X50Y22         LUT6 (Prop_lut6_I0_O)        0.326    19.358 f  L_reg/i__carry__0_i_12__3/O
                         net (fo=4, routed)           0.760    20.118    L_reg/i__carry__0_i_12__3_n_0
    SLICE_X50Y19         LUT2 (Prop_lut2_I0_O)        0.124    20.242 f  L_reg/i__carry_i_10__3/O
                         net (fo=4, routed)           0.980    21.222    L_reg/i__carry_i_10__3_n_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I2_O)        0.124    21.346 r  L_reg/i__carry_i_3__3/O
                         net (fo=1, routed)           0.407    21.753    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_17[0]
    SLICE_X49Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    22.260 r  timerseg_driver/decimal_renderer/L_7b1ba615_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.260    timerseg_driver/decimal_renderer/L_7b1ba615_remainder0_inferred__1/i__carry_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.573 r  timerseg_driver/decimal_renderer/L_7b1ba615_remainder0_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.813    23.386    timerseg_driver/decimal_renderer/L_7b1ba615_remainder0_inferred__1/i__carry__0_n_4
    SLICE_X48Y21         LUT6 (Prop_lut6_I4_O)        0.306    23.692 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_31/O
                         net (fo=2, routed)           0.813    24.505    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_31_n_0
    SLICE_X51Y21         LUT5 (Prop_lut5_I4_O)        0.124    24.629 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_32/O
                         net (fo=2, routed)           0.166    24.795    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_32_n_0
    SLICE_X51Y21         LUT4 (Prop_lut4_I2_O)        0.124    24.919 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_20/O
                         net (fo=1, routed)           1.008    25.927    timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_1
    SLICE_X48Y21         LUT6 (Prop_lut6_I0_O)        0.124    26.051 r  timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.402    27.453    L_reg/timerseg[1]
    SLICE_X58Y21         LUT6 (Prop_lut6_I5_O)        0.124    27.577 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.031    31.609    timerseg_OBUF[1]
    D5                   OBUF (Prop_obuf_I_O)         3.526    35.134 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    35.134    timerseg[1]
    D5                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.667ns  (logic 11.010ns (31.759%)  route 23.657ns (68.241%))
  Logic Levels:           31  (CARRY4=7 FDRE=1 LUT2=4 LUT4=5 LUT5=6 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y14         FDRE                         0.000     0.000 r  L_reg/D_registers_q_reg[6][9]/C
    SLICE_X49Y14         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=16, routed)          2.087     2.506    L_reg/Q[9]
    SLICE_X40Y21         LUT5 (Prop_lut5_I2_O)        0.322     2.828 f  L_reg/L_7b1ba615_remainder0__0_carry_i_18__1/O
                         net (fo=2, routed)           0.874     3.702    L_reg/L_7b1ba615_remainder0__0_carry_i_18__1_n_0
    SLICE_X41Y21         LUT6 (Prop_lut6_I5_O)        0.326     4.028 r  L_reg/L_7b1ba615_remainder0__0_carry__1_i_8__1/O
                         net (fo=4, routed)           0.979     5.007    L_reg/L_7b1ba615_remainder0__0_carry__1_i_8__1_n_0
    SLICE_X42Y19         LUT2 (Prop_lut2_I1_O)        0.124     5.131 f  L_reg/L_7b1ba615_remainder0__0_carry__1_i_6__1/O
                         net (fo=3, routed)           0.839     5.970    L_reg/L_7b1ba615_remainder0__0_carry__1_i_6__1_n_0
    SLICE_X42Y20         LUT4 (Prop_lut4_I3_O)        0.150     6.120 r  L_reg/L_7b1ba615_remainder0__0_carry_i_8__1/O
                         net (fo=3, routed)           0.676     6.795    L_reg/L_7b1ba615_remainder0__0_carry_i_8__1_n_0
    SLICE_X43Y20         LUT5 (Prop_lut5_I1_O)        0.328     7.123 r  L_reg/L_7b1ba615_remainder0__0_carry_i_4__1/O
                         net (fo=1, routed)           0.000     7.123    timerseg_driver/decimal_renderer/i__carry__0_i_22__0_0[3]
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.524 r  timerseg_driver/decimal_renderer/L_7b1ba615_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.524    timerseg_driver/decimal_renderer/L_7b1ba615_remainder0__0_carry_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.638 r  timerseg_driver/decimal_renderer/L_7b1ba615_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.638    timerseg_driver/decimal_renderer/L_7b1ba615_remainder0__0_carry__0_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.972 f  timerseg_driver/decimal_renderer/L_7b1ba615_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           0.935     8.907    L_reg/L_7b1ba615_remainder0_3[9]
    SLICE_X42Y22         LUT5 (Prop_lut5_I2_O)        0.303     9.210 f  L_reg/i__carry__0_i_23__0/O
                         net (fo=6, routed)           0.534     9.744    L_reg/i__carry__0_i_23__0_n_0
    SLICE_X42Y22         LUT4 (Prop_lut4_I3_O)        0.116     9.860 f  L_reg/i__carry_i_16__5/O
                         net (fo=9, routed)           0.650    10.509    L_reg/i__carry_i_16__5_n_0
    SLICE_X44Y21         LUT6 (Prop_lut6_I0_O)        0.328    10.837 r  L_reg/i__carry__0_i_12__4/O
                         net (fo=3, routed)           1.334    12.171    L_reg/i__carry__0_i_12__4_n_0
    SLICE_X46Y22         LUT4 (Prop_lut4_I1_O)        0.124    12.295 r  L_reg/i__carry__0_i_18__1/O
                         net (fo=2, routed)           0.466    12.761    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X46Y22         LUT4 (Prop_lut4_I3_O)        0.124    12.885 f  L_reg/timerseg_OBUF[10]_inst_i_15/O
                         net (fo=3, routed)           0.691    13.576    L_reg/timerseg_OBUF[10]_inst_i_15_n_0
    SLICE_X46Y22         LUT2 (Prop_lut2_I0_O)        0.150    13.726 f  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.743    14.469    L_reg/i__carry_i_11__3_n_0
    SLICE_X44Y20         LUT2 (Prop_lut2_I1_O)        0.328    14.797 r  L_reg/i__carry_i_3__4/O
                         net (fo=1, routed)           0.407    15.204    timerseg_driver/decimal_renderer/i__carry_i_18__4[0]
    SLICE_X45Y20         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.711 r  timerseg_driver/decimal_renderer/L_7b1ba615_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    15.711    timerseg_driver/decimal_renderer/L_7b1ba615_remainder0_inferred__0/i__carry_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.024 r  timerseg_driver/decimal_renderer/L_7b1ba615_remainder0_inferred__0/i__carry__0/O[3]
                         net (fo=4, routed)           1.056    17.080    timerseg_driver/decimal_renderer/O[2]
    SLICE_X48Y21         LUT5 (Prop_lut5_I0_O)        0.306    17.386 r  timerseg_driver/decimal_renderer/i__carry_i_30__0/O
                         net (fo=8, routed)           0.636    18.023    L_reg/timerseg_OBUF[0]_inst_i_2_0
    SLICE_X48Y22         LUT5 (Prop_lut5_I4_O)        0.150    18.173 f  L_reg/timerseg_OBUF[0]_inst_i_4/O
                         net (fo=9, routed)           0.859    19.032    L_reg/timerseg_OBUF[0]_inst_i_4_n_0
    SLICE_X50Y22         LUT6 (Prop_lut6_I0_O)        0.326    19.358 f  L_reg/i__carry__0_i_12__3/O
                         net (fo=4, routed)           0.760    20.118    L_reg/i__carry__0_i_12__3_n_0
    SLICE_X50Y19         LUT2 (Prop_lut2_I0_O)        0.124    20.242 f  L_reg/i__carry_i_10__3/O
                         net (fo=4, routed)           0.980    21.222    L_reg/i__carry_i_10__3_n_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I2_O)        0.124    21.346 r  L_reg/i__carry_i_3__3/O
                         net (fo=1, routed)           0.407    21.753    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_17[0]
    SLICE_X49Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    22.260 r  timerseg_driver/decimal_renderer/L_7b1ba615_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.260    timerseg_driver/decimal_renderer/L_7b1ba615_remainder0_inferred__1/i__carry_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.573 f  timerseg_driver/decimal_renderer/L_7b1ba615_remainder0_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.813    23.386    timerseg_driver/decimal_renderer/L_7b1ba615_remainder0_inferred__1/i__carry__0_n_4
    SLICE_X48Y21         LUT6 (Prop_lut6_I4_O)        0.306    23.692 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_31/O
                         net (fo=2, routed)           0.813    24.505    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_31_n_0
    SLICE_X51Y21         LUT5 (Prop_lut5_I4_O)        0.124    24.629 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_32/O
                         net (fo=2, routed)           0.733    25.362    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_32_n_0
    SLICE_X52Y20         LUT4 (Prop_lut4_I0_O)        0.124    25.486 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_23/O
                         net (fo=1, routed)           0.162    25.648    L_reg/timerseg_OBUF[1]_inst_i_1_1
    SLICE_X52Y20         LUT6 (Prop_lut6_I1_O)        0.124    25.772 f  L_reg/timerseg_OBUF[10]_inst_i_6/O
                         net (fo=7, routed)           0.807    26.579    L_reg/timerseg_OBUF[10]_inst_i_6_n_0
    SLICE_X53Y21         LUT6 (Prop_lut6_I0_O)        0.124    26.703 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.417    31.120    timerseg_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.547    34.667 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    34.667    timerseg[0]
    C6                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.425ns  (logic 10.986ns (31.912%)  route 23.439ns (68.088%))
  Logic Levels:           31  (CARRY4=7 FDRE=1 LUT2=4 LUT4=5 LUT5=6 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y14         FDRE                         0.000     0.000 r  L_reg/D_registers_q_reg[6][9]/C
    SLICE_X49Y14         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=16, routed)          2.087     2.506    L_reg/Q[9]
    SLICE_X40Y21         LUT5 (Prop_lut5_I2_O)        0.322     2.828 f  L_reg/L_7b1ba615_remainder0__0_carry_i_18__1/O
                         net (fo=2, routed)           0.874     3.702    L_reg/L_7b1ba615_remainder0__0_carry_i_18__1_n_0
    SLICE_X41Y21         LUT6 (Prop_lut6_I5_O)        0.326     4.028 r  L_reg/L_7b1ba615_remainder0__0_carry__1_i_8__1/O
                         net (fo=4, routed)           0.979     5.007    L_reg/L_7b1ba615_remainder0__0_carry__1_i_8__1_n_0
    SLICE_X42Y19         LUT2 (Prop_lut2_I1_O)        0.124     5.131 f  L_reg/L_7b1ba615_remainder0__0_carry__1_i_6__1/O
                         net (fo=3, routed)           0.839     5.970    L_reg/L_7b1ba615_remainder0__0_carry__1_i_6__1_n_0
    SLICE_X42Y20         LUT4 (Prop_lut4_I3_O)        0.150     6.120 r  L_reg/L_7b1ba615_remainder0__0_carry_i_8__1/O
                         net (fo=3, routed)           0.676     6.795    L_reg/L_7b1ba615_remainder0__0_carry_i_8__1_n_0
    SLICE_X43Y20         LUT5 (Prop_lut5_I1_O)        0.328     7.123 r  L_reg/L_7b1ba615_remainder0__0_carry_i_4__1/O
                         net (fo=1, routed)           0.000     7.123    timerseg_driver/decimal_renderer/i__carry__0_i_22__0_0[3]
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.524 r  timerseg_driver/decimal_renderer/L_7b1ba615_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.524    timerseg_driver/decimal_renderer/L_7b1ba615_remainder0__0_carry_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.638 r  timerseg_driver/decimal_renderer/L_7b1ba615_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.638    timerseg_driver/decimal_renderer/L_7b1ba615_remainder0__0_carry__0_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.972 f  timerseg_driver/decimal_renderer/L_7b1ba615_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           0.935     8.907    L_reg/L_7b1ba615_remainder0_3[9]
    SLICE_X42Y22         LUT5 (Prop_lut5_I2_O)        0.303     9.210 f  L_reg/i__carry__0_i_23__0/O
                         net (fo=6, routed)           0.534     9.744    L_reg/i__carry__0_i_23__0_n_0
    SLICE_X42Y22         LUT4 (Prop_lut4_I3_O)        0.116     9.860 f  L_reg/i__carry_i_16__5/O
                         net (fo=9, routed)           0.650    10.509    L_reg/i__carry_i_16__5_n_0
    SLICE_X44Y21         LUT6 (Prop_lut6_I0_O)        0.328    10.837 r  L_reg/i__carry__0_i_12__4/O
                         net (fo=3, routed)           1.334    12.171    L_reg/i__carry__0_i_12__4_n_0
    SLICE_X46Y22         LUT4 (Prop_lut4_I1_O)        0.124    12.295 r  L_reg/i__carry__0_i_18__1/O
                         net (fo=2, routed)           0.466    12.761    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X46Y22         LUT4 (Prop_lut4_I3_O)        0.124    12.885 f  L_reg/timerseg_OBUF[10]_inst_i_15/O
                         net (fo=3, routed)           0.691    13.576    L_reg/timerseg_OBUF[10]_inst_i_15_n_0
    SLICE_X46Y22         LUT2 (Prop_lut2_I0_O)        0.150    13.726 f  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.743    14.469    L_reg/i__carry_i_11__3_n_0
    SLICE_X44Y20         LUT2 (Prop_lut2_I1_O)        0.328    14.797 r  L_reg/i__carry_i_3__4/O
                         net (fo=1, routed)           0.407    15.204    timerseg_driver/decimal_renderer/i__carry_i_18__4[0]
    SLICE_X45Y20         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.711 r  timerseg_driver/decimal_renderer/L_7b1ba615_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    15.711    timerseg_driver/decimal_renderer/L_7b1ba615_remainder0_inferred__0/i__carry_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.024 r  timerseg_driver/decimal_renderer/L_7b1ba615_remainder0_inferred__0/i__carry__0/O[3]
                         net (fo=4, routed)           1.056    17.080    timerseg_driver/decimal_renderer/O[2]
    SLICE_X48Y21         LUT5 (Prop_lut5_I0_O)        0.306    17.386 r  timerseg_driver/decimal_renderer/i__carry_i_30__0/O
                         net (fo=8, routed)           0.636    18.023    L_reg/timerseg_OBUF[0]_inst_i_2_0
    SLICE_X48Y22         LUT5 (Prop_lut5_I4_O)        0.150    18.173 f  L_reg/timerseg_OBUF[0]_inst_i_4/O
                         net (fo=9, routed)           0.859    19.032    L_reg/timerseg_OBUF[0]_inst_i_4_n_0
    SLICE_X50Y22         LUT6 (Prop_lut6_I0_O)        0.326    19.358 f  L_reg/i__carry__0_i_12__3/O
                         net (fo=4, routed)           0.760    20.118    L_reg/i__carry__0_i_12__3_n_0
    SLICE_X50Y19         LUT2 (Prop_lut2_I0_O)        0.124    20.242 f  L_reg/i__carry_i_10__3/O
                         net (fo=4, routed)           0.980    21.222    L_reg/i__carry_i_10__3_n_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I2_O)        0.124    21.346 r  L_reg/i__carry_i_3__3/O
                         net (fo=1, routed)           0.407    21.753    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_17[0]
    SLICE_X49Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    22.260 r  timerseg_driver/decimal_renderer/L_7b1ba615_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.260    timerseg_driver/decimal_renderer/L_7b1ba615_remainder0_inferred__1/i__carry_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.573 r  timerseg_driver/decimal_renderer/L_7b1ba615_remainder0_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.813    23.386    timerseg_driver/decimal_renderer/L_7b1ba615_remainder0_inferred__1/i__carry__0_n_4
    SLICE_X48Y21         LUT6 (Prop_lut6_I4_O)        0.306    23.692 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_31/O
                         net (fo=2, routed)           0.813    24.505    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_31_n_0
    SLICE_X51Y21         LUT5 (Prop_lut5_I4_O)        0.124    24.629 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_32/O
                         net (fo=2, routed)           0.166    24.795    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_32_n_0
    SLICE_X51Y21         LUT4 (Prop_lut4_I2_O)        0.124    24.919 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_20/O
                         net (fo=1, routed)           1.008    25.927    timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_1
    SLICE_X48Y21         LUT6 (Prop_lut6_I0_O)        0.124    26.051 r  timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.251    27.302    L_reg/timerseg[1]
    SLICE_X58Y21         LUT6 (Prop_lut6_I0_O)        0.124    27.426 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.477    30.902    timerseg_OBUF[9]
    G5                   OBUF (Prop_obuf_I_O)         3.523    34.425 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    34.425    timerseg[9]
    G5                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.338ns  (logic 11.037ns (32.142%)  route 23.301ns (67.858%))
  Logic Levels:           31  (CARRY4=7 FDRE=1 LUT2=4 LUT4=5 LUT5=6 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y14         FDRE                         0.000     0.000 r  L_reg/D_registers_q_reg[6][9]/C
    SLICE_X49Y14         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=16, routed)          2.087     2.506    L_reg/Q[9]
    SLICE_X40Y21         LUT5 (Prop_lut5_I2_O)        0.322     2.828 f  L_reg/L_7b1ba615_remainder0__0_carry_i_18__1/O
                         net (fo=2, routed)           0.874     3.702    L_reg/L_7b1ba615_remainder0__0_carry_i_18__1_n_0
    SLICE_X41Y21         LUT6 (Prop_lut6_I5_O)        0.326     4.028 r  L_reg/L_7b1ba615_remainder0__0_carry__1_i_8__1/O
                         net (fo=4, routed)           0.979     5.007    L_reg/L_7b1ba615_remainder0__0_carry__1_i_8__1_n_0
    SLICE_X42Y19         LUT2 (Prop_lut2_I1_O)        0.124     5.131 f  L_reg/L_7b1ba615_remainder0__0_carry__1_i_6__1/O
                         net (fo=3, routed)           0.839     5.970    L_reg/L_7b1ba615_remainder0__0_carry__1_i_6__1_n_0
    SLICE_X42Y20         LUT4 (Prop_lut4_I3_O)        0.150     6.120 r  L_reg/L_7b1ba615_remainder0__0_carry_i_8__1/O
                         net (fo=3, routed)           0.676     6.795    L_reg/L_7b1ba615_remainder0__0_carry_i_8__1_n_0
    SLICE_X43Y20         LUT5 (Prop_lut5_I1_O)        0.328     7.123 r  L_reg/L_7b1ba615_remainder0__0_carry_i_4__1/O
                         net (fo=1, routed)           0.000     7.123    timerseg_driver/decimal_renderer/i__carry__0_i_22__0_0[3]
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.524 r  timerseg_driver/decimal_renderer/L_7b1ba615_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.524    timerseg_driver/decimal_renderer/L_7b1ba615_remainder0__0_carry_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.638 r  timerseg_driver/decimal_renderer/L_7b1ba615_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.638    timerseg_driver/decimal_renderer/L_7b1ba615_remainder0__0_carry__0_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.972 f  timerseg_driver/decimal_renderer/L_7b1ba615_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           0.935     8.907    L_reg/L_7b1ba615_remainder0_3[9]
    SLICE_X42Y22         LUT5 (Prop_lut5_I2_O)        0.303     9.210 f  L_reg/i__carry__0_i_23__0/O
                         net (fo=6, routed)           0.534     9.744    L_reg/i__carry__0_i_23__0_n_0
    SLICE_X42Y22         LUT4 (Prop_lut4_I3_O)        0.116     9.860 f  L_reg/i__carry_i_16__5/O
                         net (fo=9, routed)           0.650    10.509    L_reg/i__carry_i_16__5_n_0
    SLICE_X44Y21         LUT6 (Prop_lut6_I0_O)        0.328    10.837 r  L_reg/i__carry__0_i_12__4/O
                         net (fo=3, routed)           1.334    12.171    L_reg/i__carry__0_i_12__4_n_0
    SLICE_X46Y22         LUT4 (Prop_lut4_I1_O)        0.124    12.295 r  L_reg/i__carry__0_i_18__1/O
                         net (fo=2, routed)           0.466    12.761    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X46Y22         LUT4 (Prop_lut4_I3_O)        0.124    12.885 f  L_reg/timerseg_OBUF[10]_inst_i_15/O
                         net (fo=3, routed)           0.691    13.576    L_reg/timerseg_OBUF[10]_inst_i_15_n_0
    SLICE_X46Y22         LUT2 (Prop_lut2_I0_O)        0.150    13.726 f  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.743    14.469    L_reg/i__carry_i_11__3_n_0
    SLICE_X44Y20         LUT2 (Prop_lut2_I1_O)        0.328    14.797 r  L_reg/i__carry_i_3__4/O
                         net (fo=1, routed)           0.407    15.204    timerseg_driver/decimal_renderer/i__carry_i_18__4[0]
    SLICE_X45Y20         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.711 r  timerseg_driver/decimal_renderer/L_7b1ba615_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    15.711    timerseg_driver/decimal_renderer/L_7b1ba615_remainder0_inferred__0/i__carry_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.024 r  timerseg_driver/decimal_renderer/L_7b1ba615_remainder0_inferred__0/i__carry__0/O[3]
                         net (fo=4, routed)           1.056    17.080    timerseg_driver/decimal_renderer/O[2]
    SLICE_X48Y21         LUT5 (Prop_lut5_I0_O)        0.306    17.386 r  timerseg_driver/decimal_renderer/i__carry_i_30__0/O
                         net (fo=8, routed)           0.636    18.023    L_reg/timerseg_OBUF[0]_inst_i_2_0
    SLICE_X48Y22         LUT5 (Prop_lut5_I4_O)        0.150    18.173 f  L_reg/timerseg_OBUF[0]_inst_i_4/O
                         net (fo=9, routed)           0.859    19.032    L_reg/timerseg_OBUF[0]_inst_i_4_n_0
    SLICE_X50Y22         LUT6 (Prop_lut6_I0_O)        0.326    19.358 f  L_reg/i__carry__0_i_12__3/O
                         net (fo=4, routed)           0.760    20.118    L_reg/i__carry__0_i_12__3_n_0
    SLICE_X50Y19         LUT2 (Prop_lut2_I0_O)        0.124    20.242 f  L_reg/i__carry_i_10__3/O
                         net (fo=4, routed)           0.980    21.222    L_reg/i__carry_i_10__3_n_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I2_O)        0.124    21.346 r  L_reg/i__carry_i_3__3/O
                         net (fo=1, routed)           0.407    21.753    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_17[0]
    SLICE_X49Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    22.260 r  timerseg_driver/decimal_renderer/L_7b1ba615_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.260    timerseg_driver/decimal_renderer/L_7b1ba615_remainder0_inferred__1/i__carry_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.573 r  timerseg_driver/decimal_renderer/L_7b1ba615_remainder0_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.813    23.386    timerseg_driver/decimal_renderer/L_7b1ba615_remainder0_inferred__1/i__carry__0_n_4
    SLICE_X48Y21         LUT6 (Prop_lut6_I4_O)        0.306    23.692 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_31/O
                         net (fo=2, routed)           0.813    24.505    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_31_n_0
    SLICE_X51Y21         LUT5 (Prop_lut5_I4_O)        0.124    24.629 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_32/O
                         net (fo=2, routed)           0.166    24.795    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_32_n_0
    SLICE_X51Y21         LUT4 (Prop_lut4_I2_O)        0.124    24.919 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_20/O
                         net (fo=1, routed)           1.008    25.927    timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_1
    SLICE_X48Y21         LUT6 (Prop_lut6_I0_O)        0.124    26.051 r  timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.400    27.451    L_reg/timerseg[1]
    SLICE_X58Y21         LUT6 (Prop_lut6_I3_O)        0.124    27.575 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.190    30.764    timerseg_OBUF[10]
    D4                   OBUF (Prop_obuf_I_O)         3.574    34.338 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    34.338    timerseg[10]
    D4                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.254ns  (logic 11.042ns (32.237%)  route 23.212ns (67.763%))
  Logic Levels:           31  (CARRY4=7 FDRE=1 LUT2=4 LUT4=5 LUT5=6 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y14         FDRE                         0.000     0.000 r  L_reg/D_registers_q_reg[6][9]/C
    SLICE_X49Y14         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=16, routed)          2.087     2.506    L_reg/Q[9]
    SLICE_X40Y21         LUT5 (Prop_lut5_I2_O)        0.322     2.828 f  L_reg/L_7b1ba615_remainder0__0_carry_i_18__1/O
                         net (fo=2, routed)           0.874     3.702    L_reg/L_7b1ba615_remainder0__0_carry_i_18__1_n_0
    SLICE_X41Y21         LUT6 (Prop_lut6_I5_O)        0.326     4.028 r  L_reg/L_7b1ba615_remainder0__0_carry__1_i_8__1/O
                         net (fo=4, routed)           0.979     5.007    L_reg/L_7b1ba615_remainder0__0_carry__1_i_8__1_n_0
    SLICE_X42Y19         LUT2 (Prop_lut2_I1_O)        0.124     5.131 f  L_reg/L_7b1ba615_remainder0__0_carry__1_i_6__1/O
                         net (fo=3, routed)           0.839     5.970    L_reg/L_7b1ba615_remainder0__0_carry__1_i_6__1_n_0
    SLICE_X42Y20         LUT4 (Prop_lut4_I3_O)        0.150     6.120 r  L_reg/L_7b1ba615_remainder0__0_carry_i_8__1/O
                         net (fo=3, routed)           0.676     6.795    L_reg/L_7b1ba615_remainder0__0_carry_i_8__1_n_0
    SLICE_X43Y20         LUT5 (Prop_lut5_I1_O)        0.328     7.123 r  L_reg/L_7b1ba615_remainder0__0_carry_i_4__1/O
                         net (fo=1, routed)           0.000     7.123    timerseg_driver/decimal_renderer/i__carry__0_i_22__0_0[3]
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.524 r  timerseg_driver/decimal_renderer/L_7b1ba615_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.524    timerseg_driver/decimal_renderer/L_7b1ba615_remainder0__0_carry_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.638 r  timerseg_driver/decimal_renderer/L_7b1ba615_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.638    timerseg_driver/decimal_renderer/L_7b1ba615_remainder0__0_carry__0_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.972 f  timerseg_driver/decimal_renderer/L_7b1ba615_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           0.935     8.907    L_reg/L_7b1ba615_remainder0_3[9]
    SLICE_X42Y22         LUT5 (Prop_lut5_I2_O)        0.303     9.210 f  L_reg/i__carry__0_i_23__0/O
                         net (fo=6, routed)           0.534     9.744    L_reg/i__carry__0_i_23__0_n_0
    SLICE_X42Y22         LUT4 (Prop_lut4_I3_O)        0.116     9.860 f  L_reg/i__carry_i_16__5/O
                         net (fo=9, routed)           0.650    10.509    L_reg/i__carry_i_16__5_n_0
    SLICE_X44Y21         LUT6 (Prop_lut6_I0_O)        0.328    10.837 r  L_reg/i__carry__0_i_12__4/O
                         net (fo=3, routed)           1.334    12.171    L_reg/i__carry__0_i_12__4_n_0
    SLICE_X46Y22         LUT4 (Prop_lut4_I1_O)        0.124    12.295 r  L_reg/i__carry__0_i_18__1/O
                         net (fo=2, routed)           0.466    12.761    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X46Y22         LUT4 (Prop_lut4_I3_O)        0.124    12.885 f  L_reg/timerseg_OBUF[10]_inst_i_15/O
                         net (fo=3, routed)           0.691    13.576    L_reg/timerseg_OBUF[10]_inst_i_15_n_0
    SLICE_X46Y22         LUT2 (Prop_lut2_I0_O)        0.150    13.726 f  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.743    14.469    L_reg/i__carry_i_11__3_n_0
    SLICE_X44Y20         LUT2 (Prop_lut2_I1_O)        0.328    14.797 r  L_reg/i__carry_i_3__4/O
                         net (fo=1, routed)           0.407    15.204    timerseg_driver/decimal_renderer/i__carry_i_18__4[0]
    SLICE_X45Y20         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.711 r  timerseg_driver/decimal_renderer/L_7b1ba615_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    15.711    timerseg_driver/decimal_renderer/L_7b1ba615_remainder0_inferred__0/i__carry_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.024 r  timerseg_driver/decimal_renderer/L_7b1ba615_remainder0_inferred__0/i__carry__0/O[3]
                         net (fo=4, routed)           1.056    17.080    timerseg_driver/decimal_renderer/O[2]
    SLICE_X48Y21         LUT5 (Prop_lut5_I0_O)        0.306    17.386 r  timerseg_driver/decimal_renderer/i__carry_i_30__0/O
                         net (fo=8, routed)           0.636    18.023    L_reg/timerseg_OBUF[0]_inst_i_2_0
    SLICE_X48Y22         LUT5 (Prop_lut5_I4_O)        0.150    18.173 f  L_reg/timerseg_OBUF[0]_inst_i_4/O
                         net (fo=9, routed)           0.859    19.032    L_reg/timerseg_OBUF[0]_inst_i_4_n_0
    SLICE_X50Y22         LUT6 (Prop_lut6_I0_O)        0.326    19.358 f  L_reg/i__carry__0_i_12__3/O
                         net (fo=4, routed)           0.760    20.118    L_reg/i__carry__0_i_12__3_n_0
    SLICE_X50Y19         LUT2 (Prop_lut2_I0_O)        0.124    20.242 f  L_reg/i__carry_i_10__3/O
                         net (fo=4, routed)           0.980    21.222    L_reg/i__carry_i_10__3_n_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I2_O)        0.124    21.346 r  L_reg/i__carry_i_3__3/O
                         net (fo=1, routed)           0.407    21.753    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_17[0]
    SLICE_X49Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    22.260 r  timerseg_driver/decimal_renderer/L_7b1ba615_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.260    timerseg_driver/decimal_renderer/L_7b1ba615_remainder0_inferred__1/i__carry_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.573 r  timerseg_driver/decimal_renderer/L_7b1ba615_remainder0_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.813    23.386    timerseg_driver/decimal_renderer/L_7b1ba615_remainder0_inferred__1/i__carry__0_n_4
    SLICE_X48Y21         LUT6 (Prop_lut6_I4_O)        0.306    23.692 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_31/O
                         net (fo=2, routed)           0.813    24.505    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_31_n_0
    SLICE_X51Y21         LUT5 (Prop_lut5_I4_O)        0.124    24.629 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_32/O
                         net (fo=2, routed)           0.166    24.795    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_32_n_0
    SLICE_X51Y21         LUT4 (Prop_lut4_I2_O)        0.124    24.919 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_20/O
                         net (fo=1, routed)           1.008    25.927    timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_1
    SLICE_X48Y21         LUT6 (Prop_lut6_I0_O)        0.124    26.051 r  timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.860    26.910    L_reg/timerseg[1]
    SLICE_X57Y21         LUT6 (Prop_lut6_I0_O)        0.124    27.034 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.640    30.675    timerseg_OBUF[4]
    C4                   OBUF (Prop_obuf_I_O)         3.579    34.254 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    34.254    timerseg[4]
    C4                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[0][5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.916ns  (logic 10.977ns (32.365%)  route 22.939ns (67.635%))
  Logic Levels:           31  (CARRY4=8 FDRE=1 LUT2=4 LUT4=3 LUT5=6 LUT6=8 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y12         FDRE                         0.000     0.000 r  L_reg/D_registers_q_reg[0][5]/C
    SLICE_X48Y12         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  L_reg/D_registers_q_reg[0][5]/Q
                         net (fo=14, routed)          1.598     2.054    L_reg/D_registers_q_reg[0][12]_0[5]
    SLICE_X52Y8          LUT5 (Prop_lut5_I3_O)        0.148     2.202 f  L_reg/L_7b1ba615_remainder0__0_carry_i_19/O
                         net (fo=2, routed)           0.674     2.877    L_reg/L_7b1ba615_remainder0__0_carry_i_19_n_0
    SLICE_X52Y9          LUT6 (Prop_lut6_I5_O)        0.328     3.205 r  L_reg/L_7b1ba615_remainder0__0_carry_i_11/O
                         net (fo=7, routed)           1.049     4.254    L_reg/L_7b1ba615_remainder0__0_carry_i_11_n_0
    SLICE_X52Y10         LUT2 (Prop_lut2_I1_O)        0.124     4.378 r  L_reg/L_7b1ba615_remainder0__0_carry_i_13/O
                         net (fo=2, routed)           0.575     4.953    L_reg/L_7b1ba615_remainder0__0_carry_i_13_n_0
    SLICE_X51Y10         LUT6 (Prop_lut6_I5_O)        0.124     5.077 r  L_reg/L_7b1ba615_remainder0__0_carry_i_10/O
                         net (fo=8, routed)           1.148     6.224    L_reg/L_7b1ba615_remainder0__0_carry_i_10_n_0
    SLICE_X53Y9          LUT4 (Prop_lut4_I0_O)        0.124     6.348 r  L_reg/L_7b1ba615_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000     6.348    aseg_driver/decimal_renderer/i__carry__0_i_24_0[1]
    SLICE_X53Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.898 r  aseg_driver/decimal_renderer/L_7b1ba615_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.898    aseg_driver/decimal_renderer/L_7b1ba615_remainder0__0_carry_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.012 r  aseg_driver/decimal_renderer/L_7b1ba615_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.012    aseg_driver/decimal_renderer/L_7b1ba615_remainder0__0_carry__0_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.346 r  aseg_driver/decimal_renderer/L_7b1ba615_remainder0__0_carry__1/O[1]
                         net (fo=3, routed)           1.336     8.683    L_reg/L_7b1ba615_remainder0[9]
    SLICE_X54Y8          LUT5 (Prop_lut5_I3_O)        0.303     8.986 r  L_reg/i__carry__0_i_26/O
                         net (fo=8, routed)           1.174    10.160    L_reg/i__carry__0_i_26_n_0
    SLICE_X53Y7          LUT4 (Prop_lut4_I3_O)        0.152    10.312 r  L_reg/i__carry_i_16__1/O
                         net (fo=11, routed)          1.017    11.329    L_reg/i__carry_i_16__1_n_0
    SLICE_X54Y8          LUT6 (Prop_lut6_I0_O)        0.326    11.655 f  L_reg/i__carry_i_17__0/O
                         net (fo=4, routed)           1.169    12.823    L_reg/i__carry_i_17__0_n_0
    SLICE_X55Y7          LUT6 (Prop_lut6_I0_O)        0.124    12.947 f  L_reg/i__carry_i_12__0/O
                         net (fo=5, routed)           0.838    13.785    L_reg/i__carry_i_12__0_n_0
    SLICE_X56Y6          LUT2 (Prop_lut2_I0_O)        0.152    13.937 f  L_reg/i__carry_i_13__0/O
                         net (fo=3, routed)           0.515    14.452    L_reg/i__carry_i_13__0_n_0
    SLICE_X57Y6          LUT2 (Prop_lut2_I1_O)        0.348    14.800 r  L_reg/i__carry__0_i_4__2/O
                         net (fo=1, routed)           0.529    15.329    aseg_driver/decimal_renderer/i__carry__0_i_13[0]
    SLICE_X54Y6          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    15.879 r  aseg_driver/decimal_renderer/L_7b1ba615_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.879    aseg_driver/decimal_renderer/L_7b1ba615_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.194 f  aseg_driver/decimal_renderer/L_7b1ba615_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.628    16.822    L_reg/L_7b1ba615_remainder0_inferred__1/i__carry__2[3]
    SLICE_X56Y7          LUT5 (Prop_lut5_I1_O)        0.307    17.129 f  L_reg/i__carry_i_22__0/O
                         net (fo=7, routed)           0.332    17.461    L_reg/i__carry_i_22__0_n_0
    SLICE_X55Y8          LUT6 (Prop_lut6_I0_O)        0.124    17.585 r  L_reg/aseg_OBUF[0]_inst_i_8/O
                         net (fo=6, routed)           1.401    18.986    L_reg/aseg_OBUF[0]_inst_i_8_n_0
    SLICE_X59Y9          LUT6 (Prop_lut6_I2_O)        0.124    19.110 f  L_reg/aseg_OBUF[0]_inst_i_3/O
                         net (fo=3, routed)           0.747    19.857    L_reg/aseg_OBUF[0]_inst_i_3_n_0
    SLICE_X58Y7          LUT5 (Prop_lut5_I2_O)        0.124    19.981 f  L_reg/i__carry_i_9__5/O
                         net (fo=3, routed)           1.197    21.178    L_reg/i__carry_i_9__5_n_0
    SLICE_X57Y6          LUT2 (Prop_lut2_I1_O)        0.150    21.328 r  L_reg/i__carry_i_1__0/O
                         net (fo=1, routed)           0.518    21.846    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_11[2]
    SLICE_X57Y7          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.593    22.439 r  aseg_driver/decimal_renderer/L_7b1ba615_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.439    aseg_driver/decimal_renderer/L_7b1ba615_remainder0_inferred__1/i__carry_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.553 r  aseg_driver/decimal_renderer/L_7b1ba615_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.553    aseg_driver/decimal_renderer/L_7b1ba615_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.866 r  aseg_driver/decimal_renderer/L_7b1ba615_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.798    23.663    aseg_driver/decimal_renderer/L_7b1ba615_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X56Y8          LUT6 (Prop_lut6_I2_O)        0.306    23.969 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_28/O
                         net (fo=1, routed)           0.161    24.130    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_28_n_0
    SLICE_X56Y8          LUT5 (Prop_lut5_I4_O)        0.124    24.254 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_25/O
                         net (fo=2, routed)           0.852    25.106    L_reg/aseg_OBUF[10]_inst_i_5_0
    SLICE_X59Y10         LUT4 (Prop_lut4_I3_O)        0.124    25.230 r  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=2, routed)           0.806    26.036    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X59Y9          LUT6 (Prop_lut6_I0_O)        0.124    26.160 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=6, routed)           1.037    27.198    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X60Y10         LUT5 (Prop_lut5_I0_O)        0.150    27.348 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.841    30.188    aseg_OBUF[3]
    P4                   OBUF (Prop_obuf_I_O)         3.728    33.916 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    33.916    aseg[3]
    P4                                                                r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[1][8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.853ns  (logic 11.324ns (33.452%)  route 22.528ns (66.548%))
  Logic Levels:           30  (CARRY4=6 FDRE=1 LUT2=1 LUT3=3 LUT4=5 LUT5=7 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y13         FDRE                         0.000     0.000 r  L_reg/D_registers_q_reg[1][8]/C
    SLICE_X50Y13         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  L_reg/D_registers_q_reg[1][8]/Q
                         net (fo=20, routed)          1.923     2.401    L_reg/D_registers_q_reg[1][12]_0[8]
    SLICE_X47Y9          LUT3 (Prop_lut3_I2_O)        0.329     2.730 f  L_reg/L_7b1ba615_remainder0__0_carry__1_i_11/O
                         net (fo=2, routed)           0.654     3.385    L_reg/L_7b1ba615_remainder0__0_carry__1_i_11_n_0
    SLICE_X48Y9          LUT5 (Prop_lut5_I1_O)        0.326     3.711 r  L_reg/L_7b1ba615_remainder0__0_carry__1_i_7__0/O
                         net (fo=6, routed)           1.065     4.775    L_reg/L_7b1ba615_remainder0__0_carry__1_i_7__0_n_0
    SLICE_X46Y10         LUT6 (Prop_lut6_I5_O)        0.124     4.899 f  L_reg/bseg_OBUF[10]_inst_i_12/O
                         net (fo=3, routed)           0.499     5.398    L_reg/bseg_OBUF[10]_inst_i_12_n_0
    SLICE_X46Y10         LUT4 (Prop_lut4_I2_O)        0.116     5.514 r  L_reg/L_7b1ba615_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           1.147     6.661    L_reg/L_7b1ba615_remainder0__0_carry_i_9__0_n_0
    SLICE_X46Y7          LUT4 (Prop_lut4_I2_O)        0.328     6.989 r  L_reg/L_7b1ba615_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000     6.989    bseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X46Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.522 r  bseg_driver/decimal_renderer/L_7b1ba615_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.522    bseg_driver/decimal_renderer/L_7b1ba615_remainder0__0_carry_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.845 f  bseg_driver/decimal_renderer/L_7b1ba615_remainder0__0_carry__0/O[1]
                         net (fo=7, routed)           0.985     8.831    L_reg/L_7b1ba615_remainder0_1[5]
    SLICE_X47Y7          LUT3 (Prop_lut3_I2_O)        0.334     9.165 f  L_reg/i__carry_i_18__3/O
                         net (fo=8, routed)           1.139    10.304    L_reg/i__carry_i_18__3_n_0
    SLICE_X42Y6          LUT5 (Prop_lut5_I1_O)        0.352    10.656 f  L_reg/i__carry_i_29/O
                         net (fo=1, routed)           0.659    11.315    L_reg/i__carry_i_29_n_0
    SLICE_X43Y6          LUT6 (Prop_lut6_I1_O)        0.328    11.643 f  L_reg/i__carry_i_27/O
                         net (fo=2, routed)           0.438    12.080    L_reg/i__carry_i_27_n_0
    SLICE_X44Y6          LUT3 (Prop_lut3_I2_O)        0.124    12.204 r  L_reg/i__carry_i_24__2/O
                         net (fo=2, routed)           0.670    12.874    L_reg/i__carry_i_24__2_n_0
    SLICE_X45Y6          LUT5 (Prop_lut5_I3_O)        0.124    12.998 r  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           0.817    13.815    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X45Y8          LUT4 (Prop_lut4_I3_O)        0.152    13.967 r  L_reg/i__carry__0_i_2__0/O
                         net (fo=2, routed)           0.681    14.648    L_reg/D_registers_q_reg[1][8]_0[2]
    SLICE_X44Y8          LUT6 (Prop_lut6_I2_O)        0.326    14.974 r  L_reg/i__carry__0_i_6__3/O
                         net (fo=1, routed)           0.000    14.974    bseg_driver/decimal_renderer/i__carry__0_i_11__1_0[2]
    SLICE_X44Y8          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.372 r  bseg_driver/decimal_renderer/L_7b1ba615_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.372    bseg_driver/decimal_renderer/L_7b1ba615_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.685 r  bseg_driver/decimal_renderer/L_7b1ba615_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.835    16.520    L_reg/L_7b1ba615_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X42Y9          LUT5 (Prop_lut5_I2_O)        0.306    16.826 f  L_reg/i__carry_i_25__0/O
                         net (fo=12, routed)          0.904    17.730    bseg_driver/decimal_renderer/i__carry__0_i_2__1
    SLICE_X42Y8          LUT5 (Prop_lut5_I0_O)        0.124    17.854 f  bseg_driver/decimal_renderer/i__carry__0_i_13__1/O
                         net (fo=2, routed)           0.804    18.659    L_reg/L_7b1ba615_remainder0_inferred__1/i__carry__0
    SLICE_X40Y8          LUT6 (Prop_lut6_I0_O)        0.124    18.783 f  L_reg/i__carry_i_13__3/O
                         net (fo=4, routed)           0.893    19.676    L_reg/i__carry_i_13__3_n_0
    SLICE_X39Y8          LUT6 (Prop_lut6_I0_O)        0.124    19.800 f  L_reg/i__carry_i_9__2/O
                         net (fo=3, routed)           1.013    20.813    L_reg/i__carry_i_9__2_n_0
    SLICE_X40Y8          LUT2 (Prop_lut2_I1_O)        0.124    20.937 r  L_reg/i__carry_i_1__2/O
                         net (fo=1, routed)           0.519    21.457    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_7[2]
    SLICE_X41Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    21.842 r  bseg_driver/decimal_renderer/L_7b1ba615_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.842    bseg_driver/decimal_renderer/L_7b1ba615_remainder0_inferred__1/i__carry_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.176 r  bseg_driver/decimal_renderer/L_7b1ba615_remainder0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.819    22.995    bseg_driver/decimal_renderer/L_7b1ba615_remainder0_inferred__1/i__carry__0_n_6
    SLICE_X40Y10         LUT6 (Prop_lut6_I0_O)        0.303    23.298 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_31/O
                         net (fo=1, routed)           0.279    23.577    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_31_n_0
    SLICE_X40Y10         LUT5 (Prop_lut5_I4_O)        0.124    23.701 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_22/O
                         net (fo=3, routed)           0.612    24.313    L_reg/bseg_OBUF[10]_inst_i_3_0
    SLICE_X40Y8          LUT4 (Prop_lut4_I2_O)        0.150    24.463 f  L_reg/bseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.671    25.134    L_reg/bseg_OBUF[10]_inst_i_11_n_0
    SLICE_X42Y8          LUT5 (Prop_lut5_I4_O)        0.326    25.460 r  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.300    26.760    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X52Y11         LUT4 (Prop_lut4_I2_O)        0.150    26.910 r  L_reg/bseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.200    30.110    bseg_OBUF[4]
    M2                   OBUF (Prop_obuf_I_O)         3.742    33.853 r  bseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    33.853    bseg[4]
    M2                                                                r  bseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.679ns  (logic 10.980ns (32.601%)  route 22.699ns (67.399%))
  Logic Levels:           31  (CARRY4=7 FDRE=1 LUT2=4 LUT4=5 LUT5=6 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y14         FDRE                         0.000     0.000 r  L_reg/D_registers_q_reg[6][9]/C
    SLICE_X49Y14         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=16, routed)          2.087     2.506    L_reg/Q[9]
    SLICE_X40Y21         LUT5 (Prop_lut5_I2_O)        0.322     2.828 f  L_reg/L_7b1ba615_remainder0__0_carry_i_18__1/O
                         net (fo=2, routed)           0.874     3.702    L_reg/L_7b1ba615_remainder0__0_carry_i_18__1_n_0
    SLICE_X41Y21         LUT6 (Prop_lut6_I5_O)        0.326     4.028 r  L_reg/L_7b1ba615_remainder0__0_carry__1_i_8__1/O
                         net (fo=4, routed)           0.979     5.007    L_reg/L_7b1ba615_remainder0__0_carry__1_i_8__1_n_0
    SLICE_X42Y19         LUT2 (Prop_lut2_I1_O)        0.124     5.131 f  L_reg/L_7b1ba615_remainder0__0_carry__1_i_6__1/O
                         net (fo=3, routed)           0.839     5.970    L_reg/L_7b1ba615_remainder0__0_carry__1_i_6__1_n_0
    SLICE_X42Y20         LUT4 (Prop_lut4_I3_O)        0.150     6.120 r  L_reg/L_7b1ba615_remainder0__0_carry_i_8__1/O
                         net (fo=3, routed)           0.676     6.795    L_reg/L_7b1ba615_remainder0__0_carry_i_8__1_n_0
    SLICE_X43Y20         LUT5 (Prop_lut5_I1_O)        0.328     7.123 r  L_reg/L_7b1ba615_remainder0__0_carry_i_4__1/O
                         net (fo=1, routed)           0.000     7.123    timerseg_driver/decimal_renderer/i__carry__0_i_22__0_0[3]
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.524 r  timerseg_driver/decimal_renderer/L_7b1ba615_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.524    timerseg_driver/decimal_renderer/L_7b1ba615_remainder0__0_carry_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.638 r  timerseg_driver/decimal_renderer/L_7b1ba615_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.638    timerseg_driver/decimal_renderer/L_7b1ba615_remainder0__0_carry__0_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.972 f  timerseg_driver/decimal_renderer/L_7b1ba615_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           0.935     8.907    L_reg/L_7b1ba615_remainder0_3[9]
    SLICE_X42Y22         LUT5 (Prop_lut5_I2_O)        0.303     9.210 f  L_reg/i__carry__0_i_23__0/O
                         net (fo=6, routed)           0.534     9.744    L_reg/i__carry__0_i_23__0_n_0
    SLICE_X42Y22         LUT4 (Prop_lut4_I3_O)        0.116     9.860 f  L_reg/i__carry_i_16__5/O
                         net (fo=9, routed)           0.650    10.509    L_reg/i__carry_i_16__5_n_0
    SLICE_X44Y21         LUT6 (Prop_lut6_I0_O)        0.328    10.837 r  L_reg/i__carry__0_i_12__4/O
                         net (fo=3, routed)           1.334    12.171    L_reg/i__carry__0_i_12__4_n_0
    SLICE_X46Y22         LUT4 (Prop_lut4_I1_O)        0.124    12.295 r  L_reg/i__carry__0_i_18__1/O
                         net (fo=2, routed)           0.466    12.761    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X46Y22         LUT4 (Prop_lut4_I3_O)        0.124    12.885 f  L_reg/timerseg_OBUF[10]_inst_i_15/O
                         net (fo=3, routed)           0.691    13.576    L_reg/timerseg_OBUF[10]_inst_i_15_n_0
    SLICE_X46Y22         LUT2 (Prop_lut2_I0_O)        0.150    13.726 f  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.743    14.469    L_reg/i__carry_i_11__3_n_0
    SLICE_X44Y20         LUT2 (Prop_lut2_I1_O)        0.328    14.797 r  L_reg/i__carry_i_3__4/O
                         net (fo=1, routed)           0.407    15.204    timerseg_driver/decimal_renderer/i__carry_i_18__4[0]
    SLICE_X45Y20         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.711 r  timerseg_driver/decimal_renderer/L_7b1ba615_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    15.711    timerseg_driver/decimal_renderer/L_7b1ba615_remainder0_inferred__0/i__carry_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.024 r  timerseg_driver/decimal_renderer/L_7b1ba615_remainder0_inferred__0/i__carry__0/O[3]
                         net (fo=4, routed)           1.056    17.080    timerseg_driver/decimal_renderer/O[2]
    SLICE_X48Y21         LUT5 (Prop_lut5_I0_O)        0.306    17.386 r  timerseg_driver/decimal_renderer/i__carry_i_30__0/O
                         net (fo=8, routed)           0.636    18.023    L_reg/timerseg_OBUF[0]_inst_i_2_0
    SLICE_X48Y22         LUT5 (Prop_lut5_I4_O)        0.150    18.173 f  L_reg/timerseg_OBUF[0]_inst_i_4/O
                         net (fo=9, routed)           0.859    19.032    L_reg/timerseg_OBUF[0]_inst_i_4_n_0
    SLICE_X50Y22         LUT6 (Prop_lut6_I0_O)        0.326    19.358 f  L_reg/i__carry__0_i_12__3/O
                         net (fo=4, routed)           0.760    20.118    L_reg/i__carry__0_i_12__3_n_0
    SLICE_X50Y19         LUT2 (Prop_lut2_I0_O)        0.124    20.242 f  L_reg/i__carry_i_10__3/O
                         net (fo=4, routed)           0.980    21.222    L_reg/i__carry_i_10__3_n_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I2_O)        0.124    21.346 r  L_reg/i__carry_i_3__3/O
                         net (fo=1, routed)           0.407    21.753    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_17[0]
    SLICE_X49Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    22.260 r  timerseg_driver/decimal_renderer/L_7b1ba615_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.260    timerseg_driver/decimal_renderer/L_7b1ba615_remainder0_inferred__1/i__carry_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.573 r  timerseg_driver/decimal_renderer/L_7b1ba615_remainder0_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.813    23.386    timerseg_driver/decimal_renderer/L_7b1ba615_remainder0_inferred__1/i__carry__0_n_4
    SLICE_X48Y21         LUT6 (Prop_lut6_I4_O)        0.306    23.692 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_31/O
                         net (fo=2, routed)           0.813    24.505    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_31_n_0
    SLICE_X51Y21         LUT5 (Prop_lut5_I4_O)        0.124    24.629 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_32/O
                         net (fo=2, routed)           0.733    25.362    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_32_n_0
    SLICE_X52Y20         LUT4 (Prop_lut4_I0_O)        0.124    25.486 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_23/O
                         net (fo=1, routed)           0.162    25.648    L_reg/timerseg_OBUF[1]_inst_i_1_1
    SLICE_X52Y20         LUT6 (Prop_lut6_I1_O)        0.124    25.772 r  L_reg/timerseg_OBUF[10]_inst_i_6/O
                         net (fo=7, routed)           0.969    26.741    L_reg/timerseg_OBUF[10]_inst_i_6_n_0
    SLICE_X57Y21         LUT6 (Prop_lut6_I1_O)        0.124    26.865 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.297    30.162    timerseg_OBUF[3]
    G4                   OBUF (Prop_obuf_I_O)         3.517    33.679 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    33.679    timerseg[3]
    G4                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[0][5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            aseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.660ns  (logic 10.981ns (32.623%)  route 22.679ns (67.377%))
  Logic Levels:           31  (CARRY4=8 FDRE=1 LUT2=4 LUT4=3 LUT5=6 LUT6=8 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y12         FDRE                         0.000     0.000 r  L_reg/D_registers_q_reg[0][5]/C
    SLICE_X48Y12         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  L_reg/D_registers_q_reg[0][5]/Q
                         net (fo=14, routed)          1.598     2.054    L_reg/D_registers_q_reg[0][12]_0[5]
    SLICE_X52Y8          LUT5 (Prop_lut5_I3_O)        0.148     2.202 f  L_reg/L_7b1ba615_remainder0__0_carry_i_19/O
                         net (fo=2, routed)           0.674     2.877    L_reg/L_7b1ba615_remainder0__0_carry_i_19_n_0
    SLICE_X52Y9          LUT6 (Prop_lut6_I5_O)        0.328     3.205 r  L_reg/L_7b1ba615_remainder0__0_carry_i_11/O
                         net (fo=7, routed)           1.049     4.254    L_reg/L_7b1ba615_remainder0__0_carry_i_11_n_0
    SLICE_X52Y10         LUT2 (Prop_lut2_I1_O)        0.124     4.378 r  L_reg/L_7b1ba615_remainder0__0_carry_i_13/O
                         net (fo=2, routed)           0.575     4.953    L_reg/L_7b1ba615_remainder0__0_carry_i_13_n_0
    SLICE_X51Y10         LUT6 (Prop_lut6_I5_O)        0.124     5.077 r  L_reg/L_7b1ba615_remainder0__0_carry_i_10/O
                         net (fo=8, routed)           1.148     6.224    L_reg/L_7b1ba615_remainder0__0_carry_i_10_n_0
    SLICE_X53Y9          LUT4 (Prop_lut4_I0_O)        0.124     6.348 r  L_reg/L_7b1ba615_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000     6.348    aseg_driver/decimal_renderer/i__carry__0_i_24_0[1]
    SLICE_X53Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.898 r  aseg_driver/decimal_renderer/L_7b1ba615_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.898    aseg_driver/decimal_renderer/L_7b1ba615_remainder0__0_carry_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.012 r  aseg_driver/decimal_renderer/L_7b1ba615_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.012    aseg_driver/decimal_renderer/L_7b1ba615_remainder0__0_carry__0_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.346 r  aseg_driver/decimal_renderer/L_7b1ba615_remainder0__0_carry__1/O[1]
                         net (fo=3, routed)           1.336     8.683    L_reg/L_7b1ba615_remainder0[9]
    SLICE_X54Y8          LUT5 (Prop_lut5_I3_O)        0.303     8.986 r  L_reg/i__carry__0_i_26/O
                         net (fo=8, routed)           1.174    10.160    L_reg/i__carry__0_i_26_n_0
    SLICE_X53Y7          LUT4 (Prop_lut4_I3_O)        0.152    10.312 r  L_reg/i__carry_i_16__1/O
                         net (fo=11, routed)          1.017    11.329    L_reg/i__carry_i_16__1_n_0
    SLICE_X54Y8          LUT6 (Prop_lut6_I0_O)        0.326    11.655 f  L_reg/i__carry_i_17__0/O
                         net (fo=4, routed)           1.169    12.823    L_reg/i__carry_i_17__0_n_0
    SLICE_X55Y7          LUT6 (Prop_lut6_I0_O)        0.124    12.947 f  L_reg/i__carry_i_12__0/O
                         net (fo=5, routed)           0.838    13.785    L_reg/i__carry_i_12__0_n_0
    SLICE_X56Y6          LUT2 (Prop_lut2_I0_O)        0.152    13.937 f  L_reg/i__carry_i_13__0/O
                         net (fo=3, routed)           0.515    14.452    L_reg/i__carry_i_13__0_n_0
    SLICE_X57Y6          LUT2 (Prop_lut2_I1_O)        0.348    14.800 r  L_reg/i__carry__0_i_4__2/O
                         net (fo=1, routed)           0.529    15.329    aseg_driver/decimal_renderer/i__carry__0_i_13[0]
    SLICE_X54Y6          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    15.879 r  aseg_driver/decimal_renderer/L_7b1ba615_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.879    aseg_driver/decimal_renderer/L_7b1ba615_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.194 f  aseg_driver/decimal_renderer/L_7b1ba615_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.628    16.822    L_reg/L_7b1ba615_remainder0_inferred__1/i__carry__2[3]
    SLICE_X56Y7          LUT5 (Prop_lut5_I1_O)        0.307    17.129 f  L_reg/i__carry_i_22__0/O
                         net (fo=7, routed)           0.332    17.461    L_reg/i__carry_i_22__0_n_0
    SLICE_X55Y8          LUT6 (Prop_lut6_I0_O)        0.124    17.585 r  L_reg/aseg_OBUF[0]_inst_i_8/O
                         net (fo=6, routed)           1.401    18.986    L_reg/aseg_OBUF[0]_inst_i_8_n_0
    SLICE_X59Y9          LUT6 (Prop_lut6_I2_O)        0.124    19.110 f  L_reg/aseg_OBUF[0]_inst_i_3/O
                         net (fo=3, routed)           0.747    19.857    L_reg/aseg_OBUF[0]_inst_i_3_n_0
    SLICE_X58Y7          LUT5 (Prop_lut5_I2_O)        0.124    19.981 f  L_reg/i__carry_i_9__5/O
                         net (fo=3, routed)           1.197    21.178    L_reg/i__carry_i_9__5_n_0
    SLICE_X57Y6          LUT2 (Prop_lut2_I1_O)        0.150    21.328 r  L_reg/i__carry_i_1__0/O
                         net (fo=1, routed)           0.518    21.846    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_11[2]
    SLICE_X57Y7          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.593    22.439 r  aseg_driver/decimal_renderer/L_7b1ba615_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.439    aseg_driver/decimal_renderer/L_7b1ba615_remainder0_inferred__1/i__carry_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.553 r  aseg_driver/decimal_renderer/L_7b1ba615_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.553    aseg_driver/decimal_renderer/L_7b1ba615_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.866 r  aseg_driver/decimal_renderer/L_7b1ba615_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.798    23.663    aseg_driver/decimal_renderer/L_7b1ba615_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X56Y8          LUT6 (Prop_lut6_I2_O)        0.306    23.969 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_28/O
                         net (fo=1, routed)           0.161    24.130    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_28_n_0
    SLICE_X56Y8          LUT5 (Prop_lut5_I4_O)        0.124    24.254 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_25/O
                         net (fo=2, routed)           0.852    25.106    L_reg/aseg_OBUF[10]_inst_i_5_0
    SLICE_X59Y10         LUT4 (Prop_lut4_I3_O)        0.124    25.230 r  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=2, routed)           0.588    25.818    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X58Y9          LUT6 (Prop_lut6_I3_O)        0.124    25.942 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.971    26.913    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X60Y10         LUT5 (Prop_lut5_I3_O)        0.153    27.066 r  L_reg/aseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.865    29.931    aseg_OBUF[10]
    N2                   OBUF (Prop_obuf_I_O)         3.729    33.660 r  aseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    33.660    aseg[10]
    N2                                                                r  aseg[10] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 forLoop_idx_0_1941451147[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            forLoop_idx_0_1941451147[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y57         FDRE                         0.000     0.000 r  forLoop_idx_0_1941451147[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
    SLICE_X65Y57         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  forLoop_idx_0_1941451147[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     0.197    forLoop_idx_0_1941451147[1].cond_butt_sel_desel/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X65Y57         FDRE                                         r  forLoop_idx_0_1941451147[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_754561042[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            forLoop_idx_0_754561042[0].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y29         FDRE                         0.000     0.000 r  forLoop_idx_0_754561042[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
    SLICE_X44Y29         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  forLoop_idx_0_754561042[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.065     0.206    forLoop_idx_0_754561042[0].cond_butt_dirs/sync/D_pipe_q[0]
    SLICE_X44Y29         FDRE                                         r  forLoop_idx_0_754561042[0].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cond_butt_next_play/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y59         FDRE                         0.000     0.000 r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C
    SLICE_X64Y59         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  cond_butt_next_play/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     0.220    cond_butt_next_play/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X64Y59         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1941451147[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            forLoop_idx_0_1941451147[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y59         FDRE                         0.000     0.000 r  forLoop_idx_0_1941451147[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
    SLICE_X64Y59         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  forLoop_idx_0_1941451147[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     0.220    forLoop_idx_0_1941451147[0].cond_butt_sel_desel/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X64Y59         FDRE                                         r  forLoop_idx_0_1941451147[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_754561042[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            forLoop_idx_0_754561042[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDRE                         0.000     0.000 r  forLoop_idx_0_754561042[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
    SLICE_X42Y25         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  forLoop_idx_0_754561042[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     0.220    forLoop_idx_0_754561042[1].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X42Y25         FDRE                                         r  forLoop_idx_0_754561042[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_754561042[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            forLoop_idx_0_754561042[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y23         FDRE                         0.000     0.000 r  forLoop_idx_0_754561042[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
    SLICE_X42Y23         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  forLoop_idx_0_754561042[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     0.220    forLoop_idx_0_754561042[2].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X42Y23         FDRE                                         r  forLoop_idx_0_754561042[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_754561042[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            forLoop_idx_0_754561042[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDRE                         0.000     0.000 r  forLoop_idx_0_754561042[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
    SLICE_X42Y25         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  forLoop_idx_0_754561042[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     0.220    forLoop_idx_0_754561042[3].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X42Y25         FDRE                                         r  forLoop_idx_0_754561042[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sr2/D_waddr_delay_q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.221ns  (logic 0.141ns (63.734%)  route 0.080ns (36.266%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y8          FDRE                         0.000     0.000 r  sr2/D_waddr_q_reg[0]/C
    SLICE_X33Y8          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.080     0.221    sr2/D_waddr_q_reg_n_0_[0]
    SLICE_X33Y8          FDRE                                         r  sr2/D_waddr_delay_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sr2/D_waddr_delay_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.141ns (58.166%)  route 0.101ns (41.834%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y8          FDRE                         0.000     0.000 r  sr2/D_waddr_q_reg[1]/C
    SLICE_X33Y8          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.101     0.242    sr2/D_waddr_q_reg_n_0_[1]
    SLICE_X33Y8          FDRE                                         r  sr2/D_waddr_delay_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/D_bram_addr_q_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y5          FDRE                         0.000     0.000 r  display/D_pixel_idx_q_reg[4]/C
    SLICE_X41Y5          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display/D_pixel_idx_q_reg[4]/Q
                         net (fo=4, routed)           0.122     0.263    display/p_0_in__0[4]
    SLICE_X41Y6          FDRE                                         r  display/D_bram_addr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE)
  Destination:            slowclk_counter/D_ctr_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.574ns  (logic 0.642ns (17.963%)  route 2.932ns (82.037%))
  Logic Levels:           2  (FDPE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDPE                         0.000     0.000 r  reset_cond/D_stage_q_reg[3]/C
    SLICE_X64Y80         FDPE (Prop_fdpe_C_Q)         0.518     0.518 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=185, routed)         2.932     3.450    slowclk_counter/Q[0]
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124     3.574 r  slowclk_counter/D_ctr_q[0]_i_1/O
                         net (fo=1, routed)           0.000     3.574    slowclk_counter/D_ctr_q[0]_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  slowclk_counter/D_ctr_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.445     4.850    slowclk_counter/clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  slowclk_counter/D_ctr_q_reg[0]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE)
  Destination:            slowclk_counter/D_ctr_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.187ns  (logic 0.642ns (20.147%)  route 2.545ns (79.853%))
  Logic Levels:           2  (FDPE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDPE                         0.000     0.000 r  reset_cond/D_stage_q_reg[3]/C
    SLICE_X64Y80         FDPE (Prop_fdpe_C_Q)         0.518     0.518 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=185, routed)         2.545     3.063    slowclk_counter/Q[0]
    SLICE_X36Y46         LUT4 (Prop_lut4_I3_O)        0.124     3.187 r  slowclk_counter/D_ctr_q[1]_i_1/O
                         net (fo=1, routed)           0.000     3.187    slowclk_counter/D_ctr_q[1]_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  slowclk_counter/D_ctr_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.445     4.850    slowclk_counter/clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  slowclk_counter/D_ctr_q_reg[1]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE)
  Destination:            slowclk_counter/D_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.183ns  (logic 0.638ns (20.047%)  route 2.545ns (79.953%))
  Logic Levels:           2  (FDPE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDPE                         0.000     0.000 r  reset_cond/D_stage_q_reg[3]/C
    SLICE_X64Y80         FDPE (Prop_fdpe_C_Q)         0.518     0.518 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=185, routed)         2.545     3.063    slowclk_counter/Q[0]
    SLICE_X36Y46         LUT4 (Prop_lut4_I3_O)        0.120     3.183 r  slowclk_counter/D_ctr_q[2]_i_1/O
                         net (fo=1, routed)           0.000     3.183    slowclk_counter/D_ctr_q[2]_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  slowclk_counter/D_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.445     4.850    slowclk_counter/clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  slowclk_counter/D_ctr_q_reg[2]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE)
  Destination:            D_slowclk_dff_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.057ns  (logic 0.642ns (21.002%)  route 2.415ns (78.998%))
  Logic Levels:           2  (FDPE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDPE                         0.000     0.000 r  reset_cond/D_stage_q_reg[3]/C
    SLICE_X64Y80         FDPE (Prop_fdpe_C_Q)         0.518     0.518 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=185, routed)         2.415     2.933    slowclk_counter/Q[0]
    SLICE_X36Y46         LUT6 (Prop_lut6_I5_O)        0.124     3.057 r  slowclk_counter/D_slowclk_dff_q_i_1/O
                         net (fo=1, routed)           0.000     3.057    slowclk_counter_n_1
    SLICE_X36Y46         FDRE                                         r  D_slowclk_dff_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.445     4.850    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  D_slowclk_dff_q_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE)
  Destination:            D_slowclk_dff_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.242ns  (logic 0.209ns (16.829%)  route 1.033ns (83.171%))
  Logic Levels:           2  (FDPE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDPE                         0.000     0.000 r  reset_cond/D_stage_q_reg[3]/C
    SLICE_X64Y80         FDPE (Prop_fdpe_C_Q)         0.164     0.164 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=185, routed)         1.033     1.197    slowclk_counter/Q[0]
    SLICE_X36Y46         LUT6 (Prop_lut6_I5_O)        0.045     1.242 r  slowclk_counter/D_slowclk_dff_q_i_1/O
                         net (fo=1, routed)           0.000     1.242    slowclk_counter_n_1
    SLICE_X36Y46         FDRE                                         r  D_slowclk_dff_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.832     2.022    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  D_slowclk_dff_q_reg/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE)
  Destination:            slowclk_counter/D_ctr_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.294ns  (logic 0.209ns (16.157%)  route 1.085ns (83.843%))
  Logic Levels:           2  (FDPE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDPE                         0.000     0.000 r  reset_cond/D_stage_q_reg[3]/C
    SLICE_X64Y80         FDPE (Prop_fdpe_C_Q)         0.164     0.164 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=185, routed)         1.085     1.249    slowclk_counter/Q[0]
    SLICE_X36Y46         LUT4 (Prop_lut4_I3_O)        0.045     1.294 r  slowclk_counter/D_ctr_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.294    slowclk_counter/D_ctr_q[1]_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  slowclk_counter/D_ctr_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.832     2.022    slowclk_counter/clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  slowclk_counter/D_ctr_q_reg[1]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE)
  Destination:            slowclk_counter/D_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.300ns  (logic 0.215ns (16.544%)  route 1.085ns (83.456%))
  Logic Levels:           2  (FDPE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDPE                         0.000     0.000 r  reset_cond/D_stage_q_reg[3]/C
    SLICE_X64Y80         FDPE (Prop_fdpe_C_Q)         0.164     0.164 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=185, routed)         1.085     1.249    slowclk_counter/Q[0]
    SLICE_X36Y46         LUT4 (Prop_lut4_I3_O)        0.051     1.300 r  slowclk_counter/D_ctr_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.300    slowclk_counter/D_ctr_q[2]_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  slowclk_counter/D_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.832     2.022    slowclk_counter/clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  slowclk_counter/D_ctr_q_reg[2]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE)
  Destination:            slowclk_counter/D_ctr_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.415ns  (logic 0.209ns (14.771%)  route 1.206ns (85.229%))
  Logic Levels:           2  (FDPE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDPE                         0.000     0.000 r  reset_cond/D_stage_q_reg[3]/C
    SLICE_X64Y80         FDPE (Prop_fdpe_C_Q)         0.164     0.164 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=185, routed)         1.206     1.370    slowclk_counter/Q[0]
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045     1.415 r  slowclk_counter/D_ctr_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.415    slowclk_counter/D_ctr_q[0]_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  slowclk_counter/D_ctr_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.832     2.022    slowclk_counter/clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  slowclk_counter/D_ctr_q_reg[0]/C





