# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../UpDown_Sync_Counter.srcs/sources_1/new/UpDown_Sync_Counter.vhd" \
"../../../../UpDown_Sync_Counter.srcs/sources_1/new/ff_d.vhd" \
"../../../../UpDown_Sync_Counter.srcs/sim_1/imports/03_-_UpDownSyncCounter/top_sim.vhd" \

# Do not sort compile order
nosort
