                   SYNTHESIS REPORT
====================Information====================
commit date: Sun_Oct_10_15:51:52_2021_+0800
top_name: ysyx_210152
foundry: SMIC (110nm)
corner: MAX
track: 8T
voltage channel: LVT40
====================ERROR & WARNING====================
Errors
Warnings
1. Warning:  /Project/home/CICD/asic_data/ysyx3_test/cpu/ysyx_210152.v:13968: Statement unreachable (Branch condition impossible to meet).  (VER-61)
2. Warning:  /Project/home/CICD/asic_data/ysyx3_test/cpu/ysyx_210152.v:11997: Statement unreachable (Branch condition impossible to meet).  (VER-61)
3. Warning:  Latch inferred in design ysyx_210152_tagman_wa_32_2_21_1_0 read with 'hdlin_check_no_latch' (ELAB-395)
4. Warning:  /Project/home/CICD/asic_data/ysyx3_test/cpu/ysyx_210152.v:11997: Statement unreachable (Branch condition impossible to meet).  (VER-61)
5. Warning:  Latch inferred in design ysyx_210152_tagman_wa_32_2_21_0_1 read with 'hdlin_check_no_latch' (ELAB-395)
6. Warning:  /Project/home/CICD/asic_data/ysyx3_test/cpu/ysyx_210152.v:2520: Net Tablei_LoadPageFlt connected to instance TLB is declared as reg data type but is not driven by an always block. (VER-1004)
7. Warning:  /Project/home/CICD/asic_data/ysyx3_test/cpu/ysyx_210152.v:2520: Net Tablei_StorePageFlt connected to instance TLB is declared as reg data type but is not driven by an always block. (VER-1004)
8. Warning:  /Project/home/CICD/asic_data/ysyx3_test/cpu/ysyx_210152.v:2520: Net Tablei_InstPageFlt connected to instance TLB is declared as reg data type but is not driven by an always block. (VER-1004)
9. Warning:  /Project/home/CICD/asic_data/ysyx3_test/cpu/ysyx_210152.v:2597: Net ATUo_AQ_ID connected to instance TAGgen is declared as reg data type but is not driven by an always block. (VER-1004)
10. Warning:  /Project/home/CICD/asic_data/ysyx3_test/cpu/ysyx_210152.v:2520: Net Tablei_LoadPageFlt connected to instance TLB is declared as reg data type but is not driven by an always block. (VER-1004)
11. Warning:  /Project/home/CICD/asic_data/ysyx3_test/cpu/ysyx_210152.v:2520: Net Tablei_StorePageFlt connected to instance TLB is declared as reg data type but is not driven by an always block. (VER-1004)
12. Warning:  /Project/home/CICD/asic_data/ysyx3_test/cpu/ysyx_210152.v:2520: Net Tablei_InstPageFlt connected to instance TLB is declared as reg data type but is not driven by an always block. (VER-1004)
13. Warning:  /Project/home/CICD/asic_data/ysyx3_test/cpu/ysyx_210152.v:2597: Net ATUo_AQ_ID connected to instance TAGgen is declared as reg data type but is not driven by an always block. (VER-1004)
14. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C7864'
15. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C7863'
16. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C7872'
17. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C7871'
18. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C7880'
19. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C7879'
20. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C7888'
21. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C7887'
22. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C7896'
23. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C7895'
24. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C7904'
25. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C7903'
26. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C7912'
27. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C7911'
28. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C7920'
29. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C7919'
30. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C7928'
31. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C7927'
32. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C7936'
33. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C7935'
34. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C7944'
35. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C7943'
36. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C7952'
37. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C7951'
38. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C7960'
39. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C7959'
40. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C7968'
41. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C7967'
42. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C7976'
43. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C7975'
44. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C7984'
45. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C7983'
46. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C7992'
47. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C7991'
48. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8000'
49. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C7999'
50. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8008'
51. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8007'
52. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8016'
53. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8015'
54. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8024'
55. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8023'
56. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8032'
57. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8031'
58. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8040'
59. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8039'
60. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8048'
61. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8047'
62. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8056'
63. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8055'
64. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8064'
65. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8063'
66. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8072'
67. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8071'
68. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8080'
69. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8079'
70. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8088'
71. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8087'
72. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8096'
73. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8095'
74. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8104'
75. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8103'
76. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8112'
77. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8111'
78. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8120'
79. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8119'
80. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8128'
81. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8127'
82. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8136'
83. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8135'
84. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8144'
85. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8143'
86. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8152'
87. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8151'
88. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8160'
89. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8159'
90. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8168'
91. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8167'
92. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8176'
93. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8175'
94. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8184'
95. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8183'
96. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8192'
97. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8191'
98. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8200'
99. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8199'
100. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8208'
101. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8207'
102. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8216'
103. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8215'
104. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8224'
105. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8223'
106. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8232'
107. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8231'
108. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8240'
109. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8239'
110. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8248'
111. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8247'
112. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8256'
113. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8255'
114. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8264'
115. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8263'
116. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8272'
117. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8271'
118. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8280'
119. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8279'
120. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8288'
121. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8287'
122. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8296'
123. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8295'
124. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8304'
125. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8303'
126. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8312'
127. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8311'
128. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8320'
129. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8319'
130. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8328'
131. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8327'
132. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8336'
133. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8335'
134. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8344'
135. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8343'
136. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8352'
137. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8351'
138. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8360'
139. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8359'
140. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8368'
141. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8367'
142. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C7864'
143. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C7863'
144. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C7872'
145. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C7871'
146. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C7880'
147. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C7879'
148. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C7888'
149. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C7887'
150. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C7896'
151. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C7895'
152. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C7904'
153. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C7903'
154. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C7912'
155. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C7911'
156. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C7920'
157. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C7919'
158. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C7928'
159. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C7927'
160. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C7936'
161. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C7935'
162. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C7944'
163. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C7943'
164. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C7952'
165. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C7951'
166. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C7960'
167. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C7959'
168. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C7968'
169. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C7967'
170. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C7976'
171. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C7975'
172. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C7984'
173. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C7983'
174. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C7992'
175. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C7991'
176. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8000'
177. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C7999'
178. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8008'
179. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8007'
180. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8016'
181. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8015'
182. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8024'
183. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8023'
184. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8032'
185. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8031'
186. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8040'
187. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8039'
188. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8048'
189. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8047'
190. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8056'
191. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8055'
192. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8064'
193. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8063'
194. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8072'
195. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8071'
196. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8080'
197. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8079'
198. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8088'
199. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8087'
200. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8096'
201. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8095'
202. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8104'
203. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8103'
204. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8112'
205. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8111'
206. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8120'
207. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8119'
208. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8128'
209. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8127'
210. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8136'
211. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8135'
212. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8144'
213. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8143'
214. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8152'
215. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8151'
216. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8160'
217. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8159'
218. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8168'
219. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8167'
220. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8176'
221. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8175'
222. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8184'
223. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8183'
224. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8192'
225. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8191'
226. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8200'
227. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8199'
228. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8208'
229. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8207'
230. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8216'
231. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8215'
232. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8224'
233. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8223'
234. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8232'
235. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8231'
236. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8240'
237. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8239'
238. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8248'
239. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8247'
240. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8256'
241. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8255'
242. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8264'
243. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8263'
244. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8272'
245. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8271'
246. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8280'
247. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8279'
248. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8288'
249. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8287'
250. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8296'
251. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8295'
252. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8304'
253. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8303'
254. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8312'
255. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8311'
256. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8320'
257. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8319'
258. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8328'
259. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8327'
260. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8336'
261. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8335'
262. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8344'
263. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8343'
264. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8352'
265. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8351'
266. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8360'
267. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8359'
268. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8368'
269. Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'Core_N1/FIB2AXI/C8367'
270. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1000'
271. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1000'
272. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1000'
273. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1106'
274. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1106'
275. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1106'
276. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1003'
277. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1003'
278. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1003'
279. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1107'
280. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1107'
281. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1107'
282. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1006'
283. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1006'
284. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1006'
285. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1108'
286. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1108'
287. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1108'
288. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1009'
289. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1009'
290. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1009'
291. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1109'
292. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1109'
293. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1109'
294. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1012'
295. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1012'
296. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1012'
297. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1110'
298. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1110'
299. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1110'
300. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1015'
301. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1015'
302. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1015'
303. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1111'
304. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1111'
305. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1111'
306. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1018'
307. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1018'
308. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1018'
309. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1112'
310. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1112'
311. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1112'
312. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1021'
313. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1021'
314. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1021'
315. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1113'
316. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1113'
317. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1113'
318. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1024'
319. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1024'
320. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1024'
321. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1114'
322. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1114'
323. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1114'
324. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1027'
325. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1027'
326. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1027'
327. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1115'
328. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1115'
329. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1115'
330. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1030'
331. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1030'
332. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1030'
333. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1116'
334. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1116'
335. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1116'
336. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1033'
337. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1033'
338. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1033'
339. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1117'
340. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1117'
341. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1117'
342. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1036'
343. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1036'
344. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1036'
345. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1118'
346. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1118'
347. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1118'
348. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1039'
349. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1039'
350. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1039'
351. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1119'
352. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1119'
353. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1119'
354. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1042'
355. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1042'
356. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1042'
357. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1120'
358. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1120'
359. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1120'
360. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1045'
361. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1045'
362. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1045'
363. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1121'
364. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1121'
365. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1121'
366. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1048'
367. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1048'
368. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1048'
369. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1122'
370. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1122'
371. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1122'
372. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1051'
373. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1051'
374. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1051'
375. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1123'
376. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1123'
377. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1123'
378. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1054'
379. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1054'
380. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1054'
381. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1124'
382. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1124'
383. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1124'
384. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1057'
385. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1057'
386. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1057'
387. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1125'
388. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1125'
389. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1125'
390. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1060'
391. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1060'
392. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1060'
393. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1126'
394. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1126'
395. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1126'
396. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U916'
397. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U916'
398. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U916'
399. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1078'
400. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1078'
401. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1078'
402. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U919'
403. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U919'
404. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U919'
405. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1079'
406. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1079'
407. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1079'
408. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U922'
409. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U922'
410. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U922'
411. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1080'
412. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1080'
413. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1080'
414. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U925'
415. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U925'
416. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U925'
417. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1081'
418. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1081'
419. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1081'
420. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U928'
421. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U928'
422. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U928'
423. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1082'
424. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1082'
425. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1082'
426. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U931'
427. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U931'
428. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U931'
429. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1083'
430. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1083'
431. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1083'
432. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U934'
433. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U934'
434. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U934'
435. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1084'
436. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1084'
437. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1084'
438. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U937'
439. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U937'
440. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U937'
441. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1085'
442. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1085'
443. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1085'
444. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U940'
445. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U940'
446. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U940'
447. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1086'
448. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1086'
449. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1086'
450. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U943'
451. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U943'
452. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U943'
453. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1087'
454. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1087'
455. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1087'
456. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U946'
457. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U946'
458. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U946'
459. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1088'
460. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1088'
461. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1088'
462. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U949'
463. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U949'
464. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U949'
465. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1089'
466. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1089'
467. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1089'
468. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U952'
469. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U952'
470. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U952'
471. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1090'
472. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1090'
473. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1090'
474. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U955'
475. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U955'
476. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U955'
477. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1091'
478. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1091'
479. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1091'
480. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U958'
481. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U958'
482. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U958'
483. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1092'
484. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1092'
485. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1092'
486. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U961'
487. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U961'
488. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U961'
489. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1093'
490. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1093'
491. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1093'
492. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U964'
493. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U964'
494. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U964'
495. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1094'
496. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1094'
497. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1094'
498. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U967'
499. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U967'
500. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U967'
501. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1095'
502. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1095'
503. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1095'
504. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U970'
505. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U970'
506. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U970'
507. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1096'
508. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1096'
509. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1096'
510. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U973'
511. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U973'
512. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U973'
513. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1097'
514. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1097'
515. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1097'
516. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U976'
517. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U976'
518. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U976'
519. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1098'
520. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1098'
521. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1098'
522. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U979'
523. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U979'
524. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U979'
525. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1099'
526. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1099'
527. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1099'
528. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U982'
529. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U982'
530. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U982'
531. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1100'
532. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1100'
533. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1100'
534. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U985'
535. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U985'
536. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U985'
537. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1101'
538. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1101'
539. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1101'
540. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U988'
541. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U988'
542. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U988'
543. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1102'
544. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1102'
545. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1102'
546. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U991'
547. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U991'
548. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U991'
549. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1103'
550. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1103'
551. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1103'
552. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U994'
553. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U994'
554. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U994'
555. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1104'
556. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1104'
557. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1104'
558. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U997'
559. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U997'
560. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U997'
561. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1105'
562. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1105'
563. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1105'
564. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U871'
565. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U871'
566. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U871'
567. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1063'
568. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1063'
569. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1063'
570. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U874'
571. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U874'
572. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U874'
573. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1064'
574. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1064'
575. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1064'
576. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U877'
577. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U877'
578. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U877'
579. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1065'
580. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1065'
581. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1065'
582. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U880'
583. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U880'
584. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U880'
585. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1066'
586. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1066'
587. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1066'
588. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U883'
589. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U883'
590. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U883'
591. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1067'
592. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1067'
593. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1067'
594. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U886'
595. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U886'
596. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U886'
597. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1068'
598. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1068'
599. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1068'
600. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U889'
601. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U889'
602. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U889'
603. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1069'
604. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1069'
605. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1069'
606. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U892'
607. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U892'
608. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U892'
609. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1070'
610. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1070'
611. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1070'
612. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U895'
613. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U895'
614. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U895'
615. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1071'
616. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1071'
617. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1071'
618. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U898'
619. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U898'
620. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U898'
621. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1072'
622. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1072'
623. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1072'
624. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U901'
625. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U901'
626. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U901'
627. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1073'
628. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1073'
629. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1073'
630. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U904'
631. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U904'
632. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U904'
633. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1074'
634. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1074'
635. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1074'
636. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U907'
637. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U907'
638. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U907'
639. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1075'
640. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1075'
641. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1075'
642. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U910'
643. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U910'
644. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U910'
645. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1076'
646. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1076'
647. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1076'
648. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U913'
649. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U913'
650. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U913'
651. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1077'
652. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1077'
653. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1077'
654. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1000'
655. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1000'
656. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1000'
657. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1106'
658. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1106'
659. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1106'
660. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1003'
661. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1003'
662. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1003'
663. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1107'
664. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1107'
665. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1107'
666. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1006'
667. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1006'
668. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1006'
669. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1108'
670. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1108'
671. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1108'
672. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1009'
673. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1009'
674. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1009'
675. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1109'
676. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1109'
677. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1109'
678. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1012'
679. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1012'
680. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1012'
681. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1110'
682. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1110'
683. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1110'
684. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1015'
685. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1015'
686. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1015'
687. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1111'
688. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1111'
689. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1111'
690. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1018'
691. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1018'
692. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1018'
693. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1112'
694. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1112'
695. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1112'
696. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1021'
697. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1021'
698. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1021'
699. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1113'
700. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1113'
701. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1113'
702. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1024'
703. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1024'
704. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1024'
705. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1114'
706. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1114'
707. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1114'
708. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1027'
709. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1027'
710. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1027'
711. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1115'
712. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1115'
713. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1115'
714. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1030'
715. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1030'
716. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1030'
717. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1116'
718. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1116'
719. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1116'
720. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1033'
721. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1033'
722. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1033'
723. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1117'
724. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1117'
725. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1117'
726. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1036'
727. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1036'
728. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1036'
729. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1118'
730. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1118'
731. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1118'
732. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1039'
733. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1039'
734. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1039'
735. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1119'
736. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1119'
737. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1119'
738. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1042'
739. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1042'
740. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1042'
741. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1120'
742. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1120'
743. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1120'
744. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1045'
745. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1045'
746. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1045'
747. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1121'
748. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1121'
749. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1121'
750. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1048'
751. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1048'
752. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1048'
753. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1122'
754. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1122'
755. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1122'
756. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1051'
757. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1051'
758. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1051'
759. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1123'
760. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1123'
761. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1123'
762. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1054'
763. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1054'
764. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1054'
765. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1124'
766. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1124'
767. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1124'
768. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1057'
769. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1057'
770. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1057'
771. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1125'
772. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1125'
773. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1125'
774. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1060'
775. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1060'
776. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1060'
777. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1126'
778. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1126'
779. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1126'
780. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U916'
781. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U916'
782. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U916'
783. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1078'
784. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1078'
785. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1078'
786. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U919'
787. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U919'
788. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U919'
789. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1079'
790. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1079'
791. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1079'
792. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U922'
793. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U922'
794. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U922'
795. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1080'
796. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1080'
797. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1080'
798. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U925'
799. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U925'
800. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U925'
801. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1081'
802. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1081'
803. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1081'
804. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U928'
805. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U928'
806. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U928'
807. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1082'
808. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1082'
809. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1082'
810. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U931'
811. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U931'
812. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U931'
813. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1083'
814. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1083'
815. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1083'
816. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U934'
817. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U934'
818. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U934'
819. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1084'
820. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1084'
821. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1084'
822. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U937'
823. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U937'
824. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U937'
825. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1085'
826. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1085'
827. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1085'
828. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U940'
829. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U940'
830. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U940'
831. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1086'
832. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1086'
833. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1086'
834. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U943'
835. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U943'
836. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U943'
837. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1087'
838. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1087'
839. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1087'
840. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U946'
841. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U946'
842. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U946'
843. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1088'
844. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1088'
845. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1088'
846. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U949'
847. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U949'
848. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U949'
849. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1089'
850. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1089'
851. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1089'
852. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U952'
853. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U952'
854. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U952'
855. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1090'
856. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1090'
857. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1090'
858. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U955'
859. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U955'
860. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U955'
861. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1091'
862. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1091'
863. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1091'
864. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U958'
865. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U958'
866. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U958'
867. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1092'
868. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1092'
869. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1092'
870. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U961'
871. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U961'
872. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U961'
873. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1093'
874. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1093'
875. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1093'
876. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U964'
877. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U964'
878. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U964'
879. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1094'
880. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1094'
881. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1094'
882. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U967'
883. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U967'
884. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U967'
885. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1095'
886. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1095'
887. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1095'
888. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U970'
889. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U970'
890. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U970'
891. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1096'
892. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1096'
893. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1096'
894. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U973'
895. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U973'
896. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U973'
897. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1097'
898. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1097'
899. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1097'
900. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U976'
901. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U976'
902. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U976'
903. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1098'
904. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1098'
905. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1098'
906. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U979'
907. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U979'
908. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U979'
909. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1099'
910. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1099'
911. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1099'
912. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U982'
913. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U982'
914. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U982'
915. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1100'
916. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1100'
917. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1100'
918. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U985'
919. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U985'
920. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U985'
921. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1101'
922. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1101'
923. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1101'
924. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U988'
925. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U988'
926. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U988'
927. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1102'
928. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1102'
929. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1102'
930. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U991'
931. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U991'
932. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U991'
933. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1103'
934. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1103'
935. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1103'
936. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U994'
937. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U994'
938. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U994'
939. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1104'
940. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1104'
941. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1104'
942. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U997'
943. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U997'
944. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U997'
945. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1105'
946. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1105'
947. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1105'
948. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U871'
949. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U871'
950. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U871'
951. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1063'
952. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1063'
953. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1063'
954. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U874'
955. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U874'
956. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U874'
957. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1064'
958. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1064'
959. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1064'
960. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U877'
961. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U877'
962. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U877'
963. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1065'
964. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1065'
965. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1065'
966. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U880'
967. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U880'
968. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U880'
969. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1066'
970. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1066'
971. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1066'
972. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U883'
973. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U883'
974. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U883'
975. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1067'
976. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1067'
977. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1067'
978. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U886'
979. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U886'
980. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U886'
981. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1068'
982. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1068'
983. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1068'
984. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U889'
985. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U889'
986. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U889'
987. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1069'
988. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1069'
989. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1069'
990. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U892'
991. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U892'
992. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U892'
993. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1070'
994. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1070'
995. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1070'
996. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U895'
997. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U895'
998. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U895'
999. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1071'
1000. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1071'
1001. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1071'
1002. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U898'
1003. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U898'
1004. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U898'
1005. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1072'
1006. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1072'
1007. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1072'
1008. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U901'
1009. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U901'
1010. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U901'
1011. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1073'
1012. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1073'
1013. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1073'
1014. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U904'
1015. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U904'
1016. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U904'
1017. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1074'
1018. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1074'
1019. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1074'
1020. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U907'
1021. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U907'
1022. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U907'
1023. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1075'
1024. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1075'
1025. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1075'
1026. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U910'
1027. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U910'
1028. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U910'
1029. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1076'
1030. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1076'
1031. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1076'
1032. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U913'
1033. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U913'
1034. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U913'
1035. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1077'
1036. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1077'
1037. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1077'
1038. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1024'
1039. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1024'
1040. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1024'
1041. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1114'
1042. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1114'
1043. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1114'
1044. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U949'
1045. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U949'
1046. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U949'
1047. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1089'
1048. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1089'
1049. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1089'
1050. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U994'
1051. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U994'
1052. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U994'
1053. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1104'
1054. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1104'
1055. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1104'
1056. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U874'
1057. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U874'
1058. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U874'
1059. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1064'
1060. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1064'
1061. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1064'
1062. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1000'
1063. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1000'
1064. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1000'
1065. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1106'
1066. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1106'
1067. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1106'
1068. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1003'
1069. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1003'
1070. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1003'
1071. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1107'
1072. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1107'
1073. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1107'
1074. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1006'
1075. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1006'
1076. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1006'
1077. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1108'
1078. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1108'
1079. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1108'
1080. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1009'
1081. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1009'
1082. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1009'
1083. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1109'
1084. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1109'
1085. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1109'
1086. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1012'
1087. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1012'
1088. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1012'
1089. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1110'
1090. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1110'
1091. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1110'
1092. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1015'
1093. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1015'
1094. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1015'
1095. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1111'
1096. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1111'
1097. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1111'
1098. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1018'
1099. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1018'
1100. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1018'
1101. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1112'
1102. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1112'
1103. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1112'
1104. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1021'
1105. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1021'
1106. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1021'
1107. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1113'
1108. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1113'
1109. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1113'
1110. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1027'
1111. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1027'
1112. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1027'
1113. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1115'
1114. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1115'
1115. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1115'
1116. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1030'
1117. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1030'
1118. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1030'
1119. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1116'
1120. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1116'
1121. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1116'
1122. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1033'
1123. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1033'
1124. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1033'
1125. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1117'
1126. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1117'
1127. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1117'
1128. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1036'
1129. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1036'
1130. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1036'
1131. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1118'
1132. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1118'
1133. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1118'
1134. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1039'
1135. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1039'
1136. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1039'
1137. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1119'
1138. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1119'
1139. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1119'
1140. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1042'
1141. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1042'
1142. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1042'
1143. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1120'
1144. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1120'
1145. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1120'
1146. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1045'
1147. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1045'
1148. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1045'
1149. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1121'
1150. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1121'
1151. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1121'
1152. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1048'
1153. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1048'
1154. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1048'
1155. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1122'
1156. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1122'
1157. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1122'
1158. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1051'
1159. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1051'
1160. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1051'
1161. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1123'
1162. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1123'
1163. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1123'
1164. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1054'
1165. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1054'
1166. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1054'
1167. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1124'
1168. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1124'
1169. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1124'
1170. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1057'
1171. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1057'
1172. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1057'
1173. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1125'
1174. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1125'
1175. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1125'
1176. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1060'
1177. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1060'
1178. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1060'
1179. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1126'
1180. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1126'
1181. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1126'
1182. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U916'
1183. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U916'
1184. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U916'
1185. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1078'
1186. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1078'
1187. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1078'
1188. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U919'
1189. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U919'
1190. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U919'
1191. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1079'
1192. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1079'
1193. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1079'
1194. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U922'
1195. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U922'
1196. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U922'
1197. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1080'
1198. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1080'
1199. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1080'
1200. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U925'
1201. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U925'
1202. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U925'
1203. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1081'
1204. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1081'
1205. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1081'
1206. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U928'
1207. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U928'
1208. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U928'
1209. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1082'
1210. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1082'
1211. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1082'
1212. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U931'
1213. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U931'
1214. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U931'
1215. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1083'
1216. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1083'
1217. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1083'
1218. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U934'
1219. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U934'
1220. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U934'
1221. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1084'
1222. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1084'
1223. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1084'
1224. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U937'
1225. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U937'
1226. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U937'
1227. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1085'
1228. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1085'
1229. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1085'
1230. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U940'
1231. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U940'
1232. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U940'
1233. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1086'
1234. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1086'
1235. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1086'
1236. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1087'
1237. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1087'
1238. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1087'
1239. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U943'
1240. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U943'
1241. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U943'
1242. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U946'
1243. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U946'
1244. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U946'
1245. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1088'
1246. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1088'
1247. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1088'
1248. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U952'
1249. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U952'
1250. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U952'
1251. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1090'
1252. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1090'
1253. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1090'
1254. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U955'
1255. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U955'
1256. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U955'
1257. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1091'
1258. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1091'
1259. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1091'
1260. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U958'
1261. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U958'
1262. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U958'
1263. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1092'
1264. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1092'
1265. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1092'
1266. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U961'
1267. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U961'
1268. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U961'
1269. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1093'
1270. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1093'
1271. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1093'
1272. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U964'
1273. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U964'
1274. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U964'
1275. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1094'
1276. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1094'
1277. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1094'
1278. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U967'
1279. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U967'
1280. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U967'
1281. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1095'
1282. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1095'
1283. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1095'
1284. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U970'
1285. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U970'
1286. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U970'
1287. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1096'
1288. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1096'
1289. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1096'
1290. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U973'
1291. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U973'
1292. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U973'
1293. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1097'
1294. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1097'
1295. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1097'
1296. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U976'
1297. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U976'
1298. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U976'
1299. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1098'
1300. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1098'
1301. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1098'
1302. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U979'
1303. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U979'
1304. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U979'
1305. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1099'
1306. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1099'
1307. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1099'
1308. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U982'
1309. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U982'
1310. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U982'
1311. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1100'
1312. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1100'
1313. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1100'
1314. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U985'
1315. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U985'
1316. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U985'
1317. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1101'
1318. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1101'
1319. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1101'
1320. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U988'
1321. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U988'
1322. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U988'
1323. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1102'
1324. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1102'
1325. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1102'
1326. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U991'
1327. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U991'
1328. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U991'
1329. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1103'
1330. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1103'
1331. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1103'
1332. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U997'
1333. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U997'
1334. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U997'
1335. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1105'
1336. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1105'
1337. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1105'
1338. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U871'
1339. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U871'
1340. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U871'
1341. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1063'
1342. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1063'
1343. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1063'
1344. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U877'
1345. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U877'
1346. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U877'
1347. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1065'
1348. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1065'
1349. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1065'
1350. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U880'
1351. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U880'
1352. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U880'
1353. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1066'
1354. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1066'
1355. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1066'
1356. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U883'
1357. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U883'
1358. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U883'
1359. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1067'
1360. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1067'
1361. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1067'
1362. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U886'
1363. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U886'
1364. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U886'
1365. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1068'
1366. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1068'
1367. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1068'
1368. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U889'
1369. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U889'
1370. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U889'
1371. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1069'
1372. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1069'
1373. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1069'
1374. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U892'
1375. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U892'
1376. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U892'
1377. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1070'
1378. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1070'
1379. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1070'
1380. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U895'
1381. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U895'
1382. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U895'
1383. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1071'
1384. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1071'
1385. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1071'
1386. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U898'
1387. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U898'
1388. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U898'
1389. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1072'
1390. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1072'
1391. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1072'
1392. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U901'
1393. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U901'
1394. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U901'
1395. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1073'
1396. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1073'
1397. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1073'
1398. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U904'
1399. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U904'
1400. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U904'
1401. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1074'
1402. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1074'
1403. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1074'
1404. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U907'
1405. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U907'
1406. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U907'
1407. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1075'
1408. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1075'
1409. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1075'
1410. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1076'
1411. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1076'
1412. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1076'
1413. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U910'
1414. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U910'
1415. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U910'
1416. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U913'
1417. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U913'
1418. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U913'
1419. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1077'
1420. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1077'
1421. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1077'
1422. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1024'
1423. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1024'
1424. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1024'
1425. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1114'
1426. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1114'
1427. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1114'
1428. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U949'
1429. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U949'
1430. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U949'
1431. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1089'
1432. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1089'
1433. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1089'
1434. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U994'
1435. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U994'
1436. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U994'
1437. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1104'
1438. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1104'
1439. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1104'
1440. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U874'
1441. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U874'
1442. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U874'
1443. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1064'
1444. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1064'
1445. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1064'
1446. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1000'
1447. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1000'
1448. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1000'
1449. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1106'
1450. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1106'
1451. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1106'
1452. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1003'
1453. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1003'
1454. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1003'
1455. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1107'
1456. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1107'
1457. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1107'
1458. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1006'
1459. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1006'
1460. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1006'
1461. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1108'
1462. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1108'
1463. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1108'
1464. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1009'
1465. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1009'
1466. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1009'
1467. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1109'
1468. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1109'
1469. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1109'
1470. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1012'
1471. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1012'
1472. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1012'
1473. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1110'
1474. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1110'
1475. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1110'
1476. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1015'
1477. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1015'
1478. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1015'
1479. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1111'
1480. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1111'
1481. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1111'
1482. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1018'
1483. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1018'
1484. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1018'
1485. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1112'
1486. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1112'
1487. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1112'
1488. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1021'
1489. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1021'
1490. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1021'
1491. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1113'
1492. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1113'
1493. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1113'
1494. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1027'
1495. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1027'
1496. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1027'
1497. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1115'
1498. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1115'
1499. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1115'
1500. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1030'
1501. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1030'
1502. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1030'
1503. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1116'
1504. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1116'
1505. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1116'
1506. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1033'
1507. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1033'
1508. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1033'
1509. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1117'
1510. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1117'
1511. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1117'
1512. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1036'
1513. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1036'
1514. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1036'
1515. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1118'
1516. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1118'
1517. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1118'
1518. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1039'
1519. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1039'
1520. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1039'
1521. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1119'
1522. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1119'
1523. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1119'
1524. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1042'
1525. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1042'
1526. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1042'
1527. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1120'
1528. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1120'
1529. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1120'
1530. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1045'
1531. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1045'
1532. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1045'
1533. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1121'
1534. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1121'
1535. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1121'
1536. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1048'
1537. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1048'
1538. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1048'
1539. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1122'
1540. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1122'
1541. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1122'
1542. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1051'
1543. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1051'
1544. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1051'
1545. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1123'
1546. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1123'
1547. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1123'
1548. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1054'
1549. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1054'
1550. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1054'
1551. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1124'
1552. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1124'
1553. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1124'
1554. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1057'
1555. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1057'
1556. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1057'
1557. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1125'
1558. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1125'
1559. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1125'
1560. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1060'
1561. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1060'
1562. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1060'
1563. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1126'
1564. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1126'
1565. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1126'
1566. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U916'
1567. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U916'
1568. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U916'
1569. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1078'
1570. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1078'
1571. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1078'
1572. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U919'
1573. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U919'
1574. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U919'
1575. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1079'
1576. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1079'
1577. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1079'
1578. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U922'
1579. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U922'
1580. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U922'
1581. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1080'
1582. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1080'
1583. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1080'
1584. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U925'
1585. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U925'
1586. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U925'
1587. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1081'
1588. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1081'
1589. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1081'
1590. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U928'
1591. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U928'
1592. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U928'
1593. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1082'
1594. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1082'
1595. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1082'
1596. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U931'
1597. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U931'
1598. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U931'
1599. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1083'
1600. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1083'
1601. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1083'
1602. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U934'
1603. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U934'
1604. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U934'
1605. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1084'
1606. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1084'
1607. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1084'
1608. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U937'
1609. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U937'
1610. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U937'
1611. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1085'
1612. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1085'
1613. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1085'
1614. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U940'
1615. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U940'
1616. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U940'
1617. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1086'
1618. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1086'
1619. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1086'
1620. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1087'
1621. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1087'
1622. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1087'
1623. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U943'
1624. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U943'
1625. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U943'
1626. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U946'
1627. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U946'
1628. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U946'
1629. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1088'
1630. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1088'
1631. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1088'
1632. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U952'
1633. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U952'
1634. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U952'
1635. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1090'
1636. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1090'
1637. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1090'
1638. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U955'
1639. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U955'
1640. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U955'
1641. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1091'
1642. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1091'
1643. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1091'
1644. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U958'
1645. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U958'
1646. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U958'
1647. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1092'
1648. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1092'
1649. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1092'
1650. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U961'
1651. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U961'
1652. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U961'
1653. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1093'
1654. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1093'
1655. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1093'
1656. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U964'
1657. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U964'
1658. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U964'
1659. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1094'
1660. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1094'
1661. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1094'
1662. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U967'
1663. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U967'
1664. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U967'
1665. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1095'
1666. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1095'
1667. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1095'
1668. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U970'
1669. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U970'
1670. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U970'
1671. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1096'
1672. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1096'
1673. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1096'
1674. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U973'
1675. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U973'
1676. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U973'
1677. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1097'
1678. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1097'
1679. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1097'
1680. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U976'
1681. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U976'
1682. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U976'
1683. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1098'
1684. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1098'
1685. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1098'
1686. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U979'
1687. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U979'
1688. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U979'
1689. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1099'
1690. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1099'
1691. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1099'
1692. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U982'
1693. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U982'
1694. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U982'
1695. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1100'
1696. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1100'
1697. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1100'
1698. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U985'
1699. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U985'
1700. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U985'
1701. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1101'
1702. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1101'
1703. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1101'
1704. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U988'
1705. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U988'
1706. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U988'
1707. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1102'
1708. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1102'
1709. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1102'
1710. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U991'
1711. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U991'
1712. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U991'
1713. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1103'
1714. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1103'
1715. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1103'
1716. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U997'
1717. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U997'
1718. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U997'
1719. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1105'
1720. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1105'
1721. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1105'
1722. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U871'
1723. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U871'
1724. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U871'
1725. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1063'
1726. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1063'
1727. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1063'
1728. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U877'
1729. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U877'
1730. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U877'
1731. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1065'
1732. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1065'
1733. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1065'
1734. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U880'
1735. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U880'
1736. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U880'
1737. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1066'
1738. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1066'
1739. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1066'
1740. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U883'
1741. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U883'
1742. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U883'
1743. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1067'
1744. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1067'
1745. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1067'
1746. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U886'
1747. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U886'
1748. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U886'
1749. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1068'
1750. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1068'
1751. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1068'
1752. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U889'
1753. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U889'
1754. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U889'
1755. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1069'
1756. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1069'
1757. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1069'
1758. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U892'
1759. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U892'
1760. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U892'
1761. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1070'
1762. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1070'
1763. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1070'
1764. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U895'
1765. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U895'
1766. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U895'
1767. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1071'
1768. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1071'
1769. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1071'
1770. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U898'
1771. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U898'
1772. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U898'
1773. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1072'
1774. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1072'
1775. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1072'
1776. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U901'
1777. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U901'
1778. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U901'
1779. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1073'
1780. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1073'
1781. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1073'
1782. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U904'
1783. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U904'
1784. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U904'
1785. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1074'
1786. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1074'
1787. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1074'
1788. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U907'
1789. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U907'
1790. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U907'
1791. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1075'
1792. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1075'
1793. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1075'
1794. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1076'
1795. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1076'
1796. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1076'
1797. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U910'
1798. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U910'
1799. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U910'
1800. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U913'
1801. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U913'
1802. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U913'
1803. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1077'
1804. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1077'
1805. Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1077'
****** Message Summary: 0 Error(s), 1805 Warning(s) ******
#========================================================================
# Area
#========================================================================
total      std        mem  ipio  sub_harden
1442307.0  1442307.0  0.0  0.0   0.0 
#========================================================================
# Cell Count
#========================================================================
total  std    mem  ipio  sub_harden
78674  78674  0    0     0 
#========================================================================
f=100MHz PASS!!!
======================AREA REPORT======================
 
****************************************
Report : area
Design : ysyx_210152
Date   : Sun Oct 10 16:34:54 2021
****************************************
    
    S011HD1P_X32Y2D128_BW_SS_1.08_125 (File: /Project/home/fangwenji/prj/coosca/lib_data/ccsdb/S011HD1P_X32Y2D128_BW_SS_1.08_125.db)
Number of ports:                        67072
Number of nets:                        137207
Number of cells:                        81115
Number of combinational cells:          58622
Number of sequential cells:             20044
Number of macros/black boxes:               8
Number of buf/inv:                      11013
Number of references:                       2
Combinational area:             508057.374224
Buf/Inv area:                    49980.836637
Noncombinational area:          525709.232628
Macro/Black Box area:           408540.343750
Net Interconnect area:      undefined  (No wire load specified)
Total cell area:               1442306.950602
Total area:                 undefined
Hierarchical area distribution
------------------------------
                                  Global cell area                  Local cell area
                                  ---------------------  ------------------------------------- 
Hierarchical cell                 Absolute      Percent  Combi-       Noncombi-    Black-
                                  Total         Total    national     national     boxes        Design
--------------------------------  ------------  -------  -----------  -----------  -----------  --------------------------------------------------
ysyx_210152                       1442306.9506    100.0     100.8600       0.0000       0.0000  ysyx_210152
Core_N1                           1442206.0906    100.0    2038.7168       0.0000       0.0000  ysyx_210152_Vostok564_top_0
Core_N1/BUSFIFO                     34124.3007      2.4   10848.5016   22565.7448       0.0000  ysyx_210152_SyncFIFO_Bus_DWID120_DDEPTH8_0
Core_N1/BUSFIFO/POWERGATING_clock_N270_4
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1408
Core_N1/BUSFIFO/POWERGATING_clock_N270_5
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1409
Core_N1/BUSFIFO/POWERGATING_clock_N270_6
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1410
Core_N1/BUSFIFO/POWERGATING_clock_N270_7
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1411
Core_N1/BUSFIFO/POWERGATING_clock_N271_4
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1412
Core_N1/BUSFIFO/POWERGATING_clock_N271_5
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1413
Core_N1/BUSFIFO/POWERGATING_clock_N271_6
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1414
Core_N1/BUSFIFO/POWERGATING_clock_N271_7
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1415
Core_N1/BUSFIFO/POWERGATING_clock_N272_4
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1416
Core_N1/BUSFIFO/POWERGATING_clock_N272_5
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1417
Core_N1/BUSFIFO/POWERGATING_clock_N272_6
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1418
Core_N1/BUSFIFO/POWERGATING_clock_N272_7
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1419
Core_N1/BUSFIFO/POWERGATING_clock_N273_4
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1420
Core_N1/BUSFIFO/POWERGATING_clock_N273_5
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1421
Core_N1/BUSFIFO/POWERGATING_clock_N273_6
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1422
Core_N1/BUSFIFO/POWERGATING_clock_N273_7
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1423
Core_N1/BUSFIFO/POWERGATING_clock_N274_4
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1424
Core_N1/BUSFIFO/POWERGATING_clock_N274_5
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1425
Core_N1/BUSFIFO/POWERGATING_clock_N274_6
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1426
Core_N1/BUSFIFO/POWERGATING_clock_N274_7
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1427
Core_N1/BUSFIFO/POWERGATING_clock_N275_4
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1428
Core_N1/BUSFIFO/POWERGATING_clock_N275_5
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1429
Core_N1/BUSFIFO/POWERGATING_clock_N275_6
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1430
Core_N1/BUSFIFO/POWERGATING_clock_N275_7
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1431
Core_N1/BUSFIFO/POWERGATING_clock_N276_4
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1432
Core_N1/BUSFIFO/POWERGATING_clock_N276_5
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1433
Core_N1/BUSFIFO/POWERGATING_clock_N276_6
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1434
Core_N1/BUSFIFO/POWERGATING_clock_N276_7
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1435
Core_N1/BUSFIFO/POWERGATING_clock_N277_4
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1436
Core_N1/BUSFIFO/POWERGATING_clock_N277_5
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1437
Core_N1/BUSFIFO/POWERGATING_clock_N277_6
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1438
Core_N1/BUSFIFO/POWERGATING_clock_N277_7
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1439
Core_N1/BUSFIFO/POWERGATING_clock_wen_1
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1440
Core_N1/FIB2AXI                     39120.2325      2.7   19262.9151   19599.1158       0.0000  ysyx_210152_FIB2AXI_AXI_ID_WIDTH4_AXI_ADDR_WID32_0
Core_N1/FIB2AXI/POWERGATING_clock_FIBi_V_1
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1407
Core_N1/FIB2AXI/POWERGATING_clock_N1325_4
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1396
Core_N1/FIB2AXI/POWERGATING_clock_N1325_5
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1397
Core_N1/FIB2AXI/POWERGATING_clock_N1325_6
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1398
Core_N1/FIB2AXI/POWERGATING_clock_N1325_7
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1399
Core_N1/FIB2AXI/POWERGATING_clock_n1247_4
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1403
Core_N1/FIB2AXI/POWERGATING_clock_n1247_5
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1404
Core_N1/FIB2AXI/POWERGATING_clock_n1247_6
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1405
Core_N1/FIB2AXI/POWERGATING_clock_n1247_7
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1406
Core_N1/FIB2AXI/POWERGATING_clock_n2269_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1400
Core_N1/FIB2AXI/POWERGATING_clock_n2269_1
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1401
Core_N1/FIB2AXI/POWERGATING_clock_n2269_2
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1402
Core_N1/FIB_arb                       298.5456      0.0     205.7544      92.7912       0.0000  ysyx_210152_FIB_arb_0
Core_N1/PRV564_top                1354597.7484     93.9       0.0000       0.0000       0.0000  ysyx_210152_PRV564_top_00_0
Core_N1/PRV564_top/Kernel          740218.2786     51.3    1842.3760       0.0000       0.0000  ysyx_210152_PRV564_Kernel_00_01_02_0
Core_N1/PRV564_top/Kernel/ALU       35495.9961      2.5      69.9296    5738.2618       0.0000  ysyx_210152_ALU_0
Core_N1/PRV564_top/Kernel/ALU/ALUcore
                                    29558.7039      2.0   29558.7039       0.0000       0.0000  ysyx_210152_ALUcore_0
Core_N1/PRV564_top/Kernel/ALU/POWERGATING_clock_n205_10
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1276
Core_N1/PRV564_top/Kernel/ALU/POWERGATING_clock_n205_11
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1277
Core_N1/PRV564_top/Kernel/ALU/POWERGATING_clock_n205_12
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1278
Core_N1/PRV564_top/Kernel/ALU/POWERGATING_clock_n205_7
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1273
Core_N1/PRV564_top/Kernel/ALU/POWERGATING_clock_n205_8
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1274
Core_N1/PRV564_top/Kernel/ALU/POWERGATING_clock_n205_9
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1275
Core_N1/PRV564_top/Kernel/CSR_top   50023.8712      3.5   10865.9840    2990.8353       0.0000  ysyx_210152_CSR_top_00_0
Core_N1/PRV564_top/Kernel/CSR_top/Counter
                                     8390.2073      0.6    4632.8360    3671.3041       0.0000  ysyx_210152_Counter_0
Core_N1/PRV564_top/Kernel/CSR_top/Counter/POWERGATING_clock_N274_2
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_921
Core_N1/PRV564_top/Kernel/CSR_top/Counter/POWERGATING_clock_N274_3
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_922
Core_N1/PRV564_top/Kernel/CSR_top/Counter/POWERGATING_clock_N277_2
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_919
Core_N1/PRV564_top/Kernel/CSR_top/Counter/POWERGATING_clock_N277_3
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_920
Core_N1/PRV564_top/Kernel/CSR_top/InformCSR
                                      517.7480      0.0     161.3760     334.8552       0.0000  ysyx_210152_InformCSR_00_0
Core_N1/PRV564_top/Kernel/CSR_top/InformCSR/POWERGATING_clock_N8_1
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_918
Core_N1/PRV564_top/Kernel/CSR_top/POWERGATING_clock_N41_2
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1271
Core_N1/PRV564_top/Kernel/CSR_top/POWERGATING_clock_N41_3
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1272
Core_N1/PRV564_top/Kernel/CSR_top/POWERGATING_clock_n2375_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1446
Core_N1/PRV564_top/Kernel/CSR_top/TrapHandle
                                    18263.7292      1.3    3298.7944   14620.6660       0.0000  ysyx_210152_TrapHandle_0
Core_N1/PRV564_top/Kernel/CSR_top/TrapHandle/POWERGATING_clock_N6_2
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_937
Core_N1/PRV564_top/Kernel/CSR_top/TrapHandle/POWERGATING_clock_N6_3
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_938
Core_N1/PRV564_top/Kernel/CSR_top/TrapHandle/POWERGATING_clock_N7_2
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_935
Core_N1/PRV564_top/Kernel/CSR_top/TrapHandle/POWERGATING_clock_N7_3
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_936
Core_N1/PRV564_top/Kernel/CSR_top/TrapHandle/POWERGATING_clock_n794_2
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_923
Core_N1/PRV564_top/Kernel/CSR_top/TrapHandle/POWERGATING_clock_n794_3
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_924
Core_N1/PRV564_top/Kernel/CSR_top/TrapHandle/POWERGATING_clock_n795_2
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_927
Core_N1/PRV564_top/Kernel/CSR_top/TrapHandle/POWERGATING_clock_n795_3
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_928
Core_N1/PRV564_top/Kernel/CSR_top/TrapHandle/POWERGATING_clock_n796_2
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_931
Core_N1/PRV564_top/Kernel/CSR_top/TrapHandle/POWERGATING_clock_n796_3
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_932
Core_N1/PRV564_top/Kernel/CSR_top/TrapHandle/POWERGATING_clock_n797_2
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_925
Core_N1/PRV564_top/Kernel/CSR_top/TrapHandle/POWERGATING_clock_n797_3
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_926
Core_N1/PRV564_top/Kernel/CSR_top/TrapHandle/POWERGATING_clock_n798_2
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_929
Core_N1/PRV564_top/Kernel/CSR_top/TrapHandle/POWERGATING_clock_n798_3
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_930
Core_N1/PRV564_top/Kernel/CSR_top/TrapHandle/POWERGATING_clock_n799_2
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_933
Core_N1/PRV564_top/Kernel/CSR_top/TrapHandle/POWERGATING_clock_n799_3
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_934
Core_N1/PRV564_top/Kernel/CSR_top/TrapSetup
                                     8930.8170      0.6     667.0208    8048.6282       0.0000  ysyx_210152_TrapSetup_0
Core_N1/PRV564_top/Kernel/CSR_top/TrapSetup/POWERGATING_clock_N23_1
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_948
Core_N1/PRV564_top/Kernel/CSR_top/TrapSetup/POWERGATING_clock_N28_1
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_947
Core_N1/PRV564_top/Kernel/CSR_top/TrapSetup/POWERGATING_clock_N62_2
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_943
Core_N1/PRV564_top/Kernel/CSR_top/TrapSetup/POWERGATING_clock_N62_3
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_944
Core_N1/PRV564_top/Kernel/CSR_top/TrapSetup/POWERGATING_clock_N63_2
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_945
Core_N1/PRV564_top/Kernel/CSR_top/TrapSetup/POWERGATING_clock_N63_3
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_946
Core_N1/PRV564_top/Kernel/CSR_top/TrapSetup/POWERGATING_clock_N68_2
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_939
Core_N1/PRV564_top/Kernel/CSR_top/TrapSetup/POWERGATING_clock_N68_3
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_940
Core_N1/PRV564_top/Kernel/CSR_top/TrapSetup/POWERGATING_clock_N69_2
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_941
Core_N1/PRV564_top/Kernel/CSR_top/TrapSetup/POWERGATING_clock_N69_3
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_942
Core_N1/PRV564_top/Kernel/DITF0     13786.8899      1.0    4369.2552    9180.9499       0.0000  ysyx_210152_DITF_0
Core_N1/PRV564_top/Kernel/DITF0/POWERGATING_clock_DITFi_write_10
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1279
Core_N1/PRV564_top/Kernel/DITF0/POWERGATING_clock_DITFi_write_11
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1280
Core_N1/PRV564_top/Kernel/DITF0/POWERGATING_clock_DITFi_write_12
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1281
Core_N1/PRV564_top/Kernel/DITF0/POWERGATING_clock_DITFi_write_13
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1282
Core_N1/PRV564_top/Kernel/DITF0/POWERGATING_clock_DITFi_write_14
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1283
Core_N1/PRV564_top/Kernel/DITF0/POWERGATING_clock_DITFi_write_15
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1284
Core_N1/PRV564_top/Kernel/DITF0/POWERGATING_clock_DITFi_write_16
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1285
Core_N1/PRV564_top/Kernel/DITF0/POWERGATING_clock_DITFi_write_17
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1286
Core_N1/PRV564_top/Kernel/DITF0/POWERGATING_clock_DITFi_write_18
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1287
Core_N1/PRV564_top/Kernel/DITF0/POWERGATING_clock_DITFi_write_19
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1288
Core_N1/PRV564_top/Kernel/DITF0/POWERGATING_clock_n804_1
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1289
Core_N1/PRV564_top/Kernel/IDU       74040.6548      5.1    5520.4040    4939.4506       0.0000  ysyx_210152_IDU_0
Core_N1/PRV564_top/Kernel/IDU/ALU_DispBuffer
                                    14027.6092      1.0    2982.7664   10743.6076       0.0000  ysyx_210152_DispBuffer_4
Core_N1/PRV564_top/Kernel/IDU/ALU_DispBuffer/POWERGATING_clock_N40_10
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1024
Core_N1/PRV564_top/Kernel/IDU/ALU_DispBuffer/POWERGATING_clock_N40_11
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1025
Core_N1/PRV564_top/Kernel/IDU/ALU_DispBuffer/POWERGATING_clock_N40_12
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1026
Core_N1/PRV564_top/Kernel/IDU/ALU_DispBuffer/POWERGATING_clock_N40_13
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1027
Core_N1/PRV564_top/Kernel/IDU/ALU_DispBuffer/POWERGATING_clock_N40_7
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1021
Core_N1/PRV564_top/Kernel/IDU/ALU_DispBuffer/POWERGATING_clock_N40_8
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1022
Core_N1/PRV564_top/Kernel/IDU/ALU_DispBuffer/POWERGATING_clock_N40_9
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1023
Core_N1/PRV564_top/Kernel/IDU/ALU_DispBuffer/POWERGATING_clock_N57_10
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1017
Core_N1/PRV564_top/Kernel/IDU/ALU_DispBuffer/POWERGATING_clock_N57_11
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1018
Core_N1/PRV564_top/Kernel/IDU/ALU_DispBuffer/POWERGATING_clock_N57_12
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1019
Core_N1/PRV564_top/Kernel/IDU/ALU_DispBuffer/POWERGATING_clock_N57_13
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1020
Core_N1/PRV564_top/Kernel/IDU/ALU_DispBuffer/POWERGATING_clock_N57_7
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1014
Core_N1/PRV564_top/Kernel/IDU/ALU_DispBuffer/POWERGATING_clock_N57_8
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1015
Core_N1/PRV564_top/Kernel/IDU/ALU_DispBuffer/POWERGATING_clock_N57_9
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1016
Core_N1/PRV564_top/Kernel/IDU/ITAG_generate
                                      367.1304      0.0     119.6872     225.9264       0.0000  ysyx_210152_TAGgen_3
Core_N1/PRV564_top/Kernel/IDU/ITAG_generate/POWERGATING_clock_ENi_1
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1028
Core_N1/PRV564_top/Kernel/IDU/LSU_DispBuffer
                                    14404.1532      1.0    3105.1432   10997.7748       0.0000  ysyx_210152_DispBuffer_5
Core_N1/PRV564_top/Kernel/IDU/LSU_DispBuffer/POWERGATING_clock_N40_10
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1010
Core_N1/PRV564_top/Kernel/IDU/LSU_DispBuffer/POWERGATING_clock_N40_11
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1011
Core_N1/PRV564_top/Kernel/IDU/LSU_DispBuffer/POWERGATING_clock_N40_12
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1012
Core_N1/PRV564_top/Kernel/IDU/LSU_DispBuffer/POWERGATING_clock_N40_13
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1013
Core_N1/PRV564_top/Kernel/IDU/LSU_DispBuffer/POWERGATING_clock_N40_7
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1007
Core_N1/PRV564_top/Kernel/IDU/LSU_DispBuffer/POWERGATING_clock_N40_8
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1008
Core_N1/PRV564_top/Kernel/IDU/LSU_DispBuffer/POWERGATING_clock_N40_9
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1009
Core_N1/PRV564_top/Kernel/IDU/LSU_DispBuffer/POWERGATING_clock_N57_10
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1003
Core_N1/PRV564_top/Kernel/IDU/LSU_DispBuffer/POWERGATING_clock_N57_11
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1004
Core_N1/PRV564_top/Kernel/IDU/LSU_DispBuffer/POWERGATING_clock_N57_12
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1005
Core_N1/PRV564_top/Kernel/IDU/LSU_DispBuffer/POWERGATING_clock_N57_13
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1006
Core_N1/PRV564_top/Kernel/IDU/LSU_DispBuffer/POWERGATING_clock_N57_7
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1000
Core_N1/PRV564_top/Kernel/IDU/LSU_DispBuffer/POWERGATING_clock_N57_8
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1001
Core_N1/PRV564_top/Kernel/IDU/LSU_DispBuffer/POWERGATING_clock_N57_9
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1002
Core_N1/PRV564_top/Kernel/IDU/Mcop_DispBuffer
                                    13898.5084      1.0    2802.5632   10794.7100       0.0000  ysyx_210152_DispBuffer_3
Core_N1/PRV564_top/Kernel/IDU/Mcop_DispBuffer/POWERGATING_clock_N40_10
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_996
Core_N1/PRV564_top/Kernel/IDU/Mcop_DispBuffer/POWERGATING_clock_N40_11
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_997
Core_N1/PRV564_top/Kernel/IDU/Mcop_DispBuffer/POWERGATING_clock_N40_12
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_998
Core_N1/PRV564_top/Kernel/IDU/Mcop_DispBuffer/POWERGATING_clock_N40_13
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_999
Core_N1/PRV564_top/Kernel/IDU/Mcop_DispBuffer/POWERGATING_clock_N40_7
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_993
Core_N1/PRV564_top/Kernel/IDU/Mcop_DispBuffer/POWERGATING_clock_N40_8
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_994
Core_N1/PRV564_top/Kernel/IDU/Mcop_DispBuffer/POWERGATING_clock_N40_9
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_995
Core_N1/PRV564_top/Kernel/IDU/Mcop_DispBuffer/POWERGATING_clock_N57_10
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_989
Core_N1/PRV564_top/Kernel/IDU/Mcop_DispBuffer/POWERGATING_clock_N57_11
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_990
Core_N1/PRV564_top/Kernel/IDU/Mcop_DispBuffer/POWERGATING_clock_N57_12
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_991
Core_N1/PRV564_top/Kernel/IDU/Mcop_DispBuffer/POWERGATING_clock_N57_13
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_992
Core_N1/PRV564_top/Kernel/IDU/Mcop_DispBuffer/POWERGATING_clock_N57_7
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_986
Core_N1/PRV564_top/Kernel/IDU/Mcop_DispBuffer/POWERGATING_clock_N57_8
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_987
Core_N1/PRV564_top/Kernel/IDU/Mcop_DispBuffer/POWERGATING_clock_N57_9
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_988
Core_N1/PRV564_top/Kernel/IDU/inst_IDcore
                                    20883.3992      1.4   20883.3992       0.0000       0.0000  ysyx_210152_IDcore_0
Core_N1/PRV564_top/Kernel/InstrFront
                                   166287.2132     11.5      32.2752       0.0000       0.0000  ysyx_210152_InstrFront_01_0
Core_N1/PRV564_top/Kernel/InstrFront/AccessTable
                                    18395.5197      1.3    3457.4808       0.0000       0.0000  ysyx_210152_AccessTable_3
Core_N1/PRV564_top/Kernel/InstrFront/AccessTable/TableEntry_0__TableEntry
                                     3734.5097      0.3      24.2064    3602.7193       0.0000  ysyx_210152_TableEntry_14
Core_N1/PRV564_top/Kernel/InstrFront/AccessTable/TableEntry_0__TableEntry/POWERGATING_clock_N7_5
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_869
Core_N1/PRV564_top/Kernel/InstrFront/AccessTable/TableEntry_0__TableEntry/POWERGATING_clock_N7_6
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_870
Core_N1/PRV564_top/Kernel/InstrFront/AccessTable/TableEntry_0__TableEntry/POWERGATING_clock_N7_7
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_871
Core_N1/PRV564_top/Kernel/InstrFront/AccessTable/TableEntry_0__TableEntry/POWERGATING_clock_N7_8
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_872
Core_N1/PRV564_top/Kernel/InstrFront/AccessTable/TableEntry_0__TableEntry/POWERGATING_clock_N7_9
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_873
Core_N1/PRV564_top/Kernel/InstrFront/AccessTable/TableEntry_1__TableEntry
                                     3734.5097      0.3      24.2064    3602.7193       0.0000  ysyx_210152_TableEntry_8
Core_N1/PRV564_top/Kernel/InstrFront/AccessTable/TableEntry_1__TableEntry/POWERGATING_clock_N7_5
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_864
Core_N1/PRV564_top/Kernel/InstrFront/AccessTable/TableEntry_1__TableEntry/POWERGATING_clock_N7_6
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_865
Core_N1/PRV564_top/Kernel/InstrFront/AccessTable/TableEntry_1__TableEntry/POWERGATING_clock_N7_7
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_866
Core_N1/PRV564_top/Kernel/InstrFront/AccessTable/TableEntry_1__TableEntry/POWERGATING_clock_N7_8
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_867
Core_N1/PRV564_top/Kernel/InstrFront/AccessTable/TableEntry_1__TableEntry/POWERGATING_clock_N7_9
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_868
Core_N1/PRV564_top/Kernel/InstrFront/AccessTable/TableEntry_2__TableEntry
                                     3734.5097      0.3      24.2064    3602.7193       0.0000  ysyx_210152_TableEntry_10
Core_N1/PRV564_top/Kernel/InstrFront/AccessTable/TableEntry_2__TableEntry/POWERGATING_clock_N7_5
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_859
Core_N1/PRV564_top/Kernel/InstrFront/AccessTable/TableEntry_2__TableEntry/POWERGATING_clock_N7_6
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_860
Core_N1/PRV564_top/Kernel/InstrFront/AccessTable/TableEntry_2__TableEntry/POWERGATING_clock_N7_7
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_861
Core_N1/PRV564_top/Kernel/InstrFront/AccessTable/TableEntry_2__TableEntry/POWERGATING_clock_N7_8
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_862
Core_N1/PRV564_top/Kernel/InstrFront/AccessTable/TableEntry_2__TableEntry/POWERGATING_clock_N7_9
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_863
Core_N1/PRV564_top/Kernel/InstrFront/AccessTable/TableEntry_3__TableEntry
                                     3734.5097      0.3      24.2064    3602.7193       0.0000  ysyx_210152_TableEntry_12
Core_N1/PRV564_top/Kernel/InstrFront/AccessTable/TableEntry_3__TableEntry/POWERGATING_clock_N7_5
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_854
Core_N1/PRV564_top/Kernel/InstrFront/AccessTable/TableEntry_3__TableEntry/POWERGATING_clock_N7_6
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_855
Core_N1/PRV564_top/Kernel/InstrFront/AccessTable/TableEntry_3__TableEntry/POWERGATING_clock_N7_7
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_856
Core_N1/PRV564_top/Kernel/InstrFront/AccessTable/TableEntry_3__TableEntry/POWERGATING_clock_N7_8
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_857
Core_N1/PRV564_top/Kernel/InstrFront/AccessTable/TableEntry_3__TableEntry/POWERGATING_clock_N7_9
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_858
Core_N1/PRV564_top/Kernel/InstrFront/BTB
                                    71525.8793      5.0   19046.4023   51102.4017       0.0000  ysyx_210152_BTB_0
Core_N1/PRV564_top/Kernel/InstrFront/BTB/POWERGATING_clock_n2173_4
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1097
Core_N1/PRV564_top/Kernel/InstrFront/BTB/POWERGATING_clock_n2173_5
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1098
Core_N1/PRV564_top/Kernel/InstrFront/BTB/POWERGATING_clock_n2173_6
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1099
Core_N1/PRV564_top/Kernel/InstrFront/BTB/POWERGATING_clock_n2173_7
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1100
Core_N1/PRV564_top/Kernel/InstrFront/BTB/POWERGATING_clock_n2174_4
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1093
Core_N1/PRV564_top/Kernel/InstrFront/BTB/POWERGATING_clock_n2174_5
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1094
Core_N1/PRV564_top/Kernel/InstrFront/BTB/POWERGATING_clock_n2174_6
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1095
Core_N1/PRV564_top/Kernel/InstrFront/BTB/POWERGATING_clock_n2174_7
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1096
Core_N1/PRV564_top/Kernel/InstrFront/BTB/POWERGATING_clock_n2175_4
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1089
Core_N1/PRV564_top/Kernel/InstrFront/BTB/POWERGATING_clock_n2175_5
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1090
Core_N1/PRV564_top/Kernel/InstrFront/BTB/POWERGATING_clock_n2175_6
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1091
Core_N1/PRV564_top/Kernel/InstrFront/BTB/POWERGATING_clock_n2175_7
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1092
Core_N1/PRV564_top/Kernel/InstrFront/BTB/POWERGATING_clock_n2176_4
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1085
Core_N1/PRV564_top/Kernel/InstrFront/BTB/POWERGATING_clock_n2176_5
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1086
Core_N1/PRV564_top/Kernel/InstrFront/BTB/POWERGATING_clock_n2176_6
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1087
Core_N1/PRV564_top/Kernel/InstrFront/BTB/POWERGATING_clock_n2176_7
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1088
Core_N1/PRV564_top/Kernel/InstrFront/BTB/POWERGATING_clock_n2177_4
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1081
Core_N1/PRV564_top/Kernel/InstrFront/BTB/POWERGATING_clock_n2177_5
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1082
Core_N1/PRV564_top/Kernel/InstrFront/BTB/POWERGATING_clock_n2177_6
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1083
Core_N1/PRV564_top/Kernel/InstrFront/BTB/POWERGATING_clock_n2177_7
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1084
Core_N1/PRV564_top/Kernel/InstrFront/BTB/POWERGATING_clock_n2178_4
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1077
Core_N1/PRV564_top/Kernel/InstrFront/BTB/POWERGATING_clock_n2178_5
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1078
Core_N1/PRV564_top/Kernel/InstrFront/BTB/POWERGATING_clock_n2178_6
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1079
Core_N1/PRV564_top/Kernel/InstrFront/BTB/POWERGATING_clock_n2178_7
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1080
Core_N1/PRV564_top/Kernel/InstrFront/BTB/POWERGATING_clock_n2179_4
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1073
Core_N1/PRV564_top/Kernel/InstrFront/BTB/POWERGATING_clock_n2179_5
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1074
Core_N1/PRV564_top/Kernel/InstrFront/BTB/POWERGATING_clock_n2179_6
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1075
Core_N1/PRV564_top/Kernel/InstrFront/BTB/POWERGATING_clock_n2179_7
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1076
Core_N1/PRV564_top/Kernel/InstrFront/BTB/POWERGATING_clock_n2180_4
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1069
Core_N1/PRV564_top/Kernel/InstrFront/BTB/POWERGATING_clock_n2180_5
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1070
Core_N1/PRV564_top/Kernel/InstrFront/BTB/POWERGATING_clock_n2180_6
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1071
Core_N1/PRV564_top/Kernel/InstrFront/BTB/POWERGATING_clock_n2180_7
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1072
Core_N1/PRV564_top/Kernel/InstrFront/BTB/POWERGATING_clock_n2181_4
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1065
Core_N1/PRV564_top/Kernel/InstrFront/BTB/POWERGATING_clock_n2181_5
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1066
Core_N1/PRV564_top/Kernel/InstrFront/BTB/POWERGATING_clock_n2181_6
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1067
Core_N1/PRV564_top/Kernel/InstrFront/BTB/POWERGATING_clock_n2181_7
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1068
Core_N1/PRV564_top/Kernel/InstrFront/BTB/POWERGATING_clock_n2182_4
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1061
Core_N1/PRV564_top/Kernel/InstrFront/BTB/POWERGATING_clock_n2182_5
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1062
Core_N1/PRV564_top/Kernel/InstrFront/BTB/POWERGATING_clock_n2182_6
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1063
Core_N1/PRV564_top/Kernel/InstrFront/BTB/POWERGATING_clock_n2182_7
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1064
Core_N1/PRV564_top/Kernel/InstrFront/BTB/POWERGATING_clock_n2183_4
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1057
Core_N1/PRV564_top/Kernel/InstrFront/BTB/POWERGATING_clock_n2183_5
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1058
Core_N1/PRV564_top/Kernel/InstrFront/BTB/POWERGATING_clock_n2183_6
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1059
Core_N1/PRV564_top/Kernel/InstrFront/BTB/POWERGATING_clock_n2183_7
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1060
Core_N1/PRV564_top/Kernel/InstrFront/BTB/POWERGATING_clock_n2184_4
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1053
Core_N1/PRV564_top/Kernel/InstrFront/BTB/POWERGATING_clock_n2184_5
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1054
Core_N1/PRV564_top/Kernel/InstrFront/BTB/POWERGATING_clock_n2184_6
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1055
Core_N1/PRV564_top/Kernel/InstrFront/BTB/POWERGATING_clock_n2184_7
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1056
Core_N1/PRV564_top/Kernel/InstrFront/BTB/POWERGATING_clock_n2185_4
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1049
Core_N1/PRV564_top/Kernel/InstrFront/BTB/POWERGATING_clock_n2185_5
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1050
Core_N1/PRV564_top/Kernel/InstrFront/BTB/POWERGATING_clock_n2185_6
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1051
Core_N1/PRV564_top/Kernel/InstrFront/BTB/POWERGATING_clock_n2185_7
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1052
Core_N1/PRV564_top/Kernel/InstrFront/BTB/POWERGATING_clock_n2186_4
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1045
Core_N1/PRV564_top/Kernel/InstrFront/BTB/POWERGATING_clock_n2186_5
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1046
Core_N1/PRV564_top/Kernel/InstrFront/BTB/POWERGATING_clock_n2186_6
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1047
Core_N1/PRV564_top/Kernel/InstrFront/BTB/POWERGATING_clock_n2186_7
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1048
Core_N1/PRV564_top/Kernel/InstrFront/BTB/POWERGATING_clock_n2187_4
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1041
Core_N1/PRV564_top/Kernel/InstrFront/BTB/POWERGATING_clock_n2187_5
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1042
Core_N1/PRV564_top/Kernel/InstrFront/BTB/POWERGATING_clock_n2187_6
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1043
Core_N1/PRV564_top/Kernel/InstrFront/BTB/POWERGATING_clock_n2187_7
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1044
Core_N1/PRV564_top/Kernel/InstrFront/BTB/POWERGATING_clock_n2188_4
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1037
Core_N1/PRV564_top/Kernel/InstrFront/BTB/POWERGATING_clock_n2188_5
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1038
Core_N1/PRV564_top/Kernel/InstrFront/BTB/POWERGATING_clock_n2188_6
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1039
Core_N1/PRV564_top/Kernel/InstrFront/BTB/POWERGATING_clock_n2188_7
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1040
Core_N1/PRV564_top/Kernel/InstrFront/PC
                                     5438.3712      0.4    3551.6168    1843.7209       0.0000  ysyx_210152_PC_0
Core_N1/PRV564_top/Kernel/InstrFront/PC/POWERGATING_clock_n135_2
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1035
Core_N1/PRV564_top/Kernel/InstrFront/PC/POWERGATING_clock_n135_3
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1036
Core_N1/PRV564_top/Kernel/InstrFront/ResultUnit
                                     5586.2993      0.4      86.0672    4263.0161       0.0000  ysyx_210152_ResultUnit_1_0
Core_N1/PRV564_top/Kernel/InstrFront/ResultUnit/DataShiftR
                                     1108.1152      0.1    1108.1152       0.0000       0.0000  ysyx_210152_DataShiftR_2
Core_N1/PRV564_top/Kernel/InstrFront/ResultUnit/POWERGATING_clock_n13_10
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1033
Core_N1/PRV564_top/Kernel/InstrFront/ResultUnit/POWERGATING_clock_n13_11
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1034
Core_N1/PRV564_top/Kernel/InstrFront/ResultUnit/POWERGATING_clock_n13_6
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1029
Core_N1/PRV564_top/Kernel/InstrFront/ResultUnit/POWERGATING_clock_n13_7
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1030
Core_N1/PRV564_top/Kernel/InstrFront/ResultUnit/POWERGATING_clock_n13_8
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1031
Core_N1/PRV564_top/Kernel/InstrFront/ResultUnit/POWERGATING_clock_n13_9
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1032
Core_N1/PRV564_top/Kernel/InstrFront/inst_ATU
                                    65308.8684      4.5    1473.9008      28.2408       0.0000  ysyx_210152_ATU_01_16_1_0
Core_N1/PRV564_top/Kernel/InstrFront/inst_ATU/DataShiftL
                                      154.6520      0.0     154.6520       0.0000       0.0000  ysyx_210152_DataShiftL_3
Core_N1/PRV564_top/Kernel/InstrFront/inst_ATU/PTW
                                     7291.5058      0.5    1596.2776    5451.8194       0.0000  ysyx_210152_PTW_01_0
Core_N1/PRV564_top/Kernel/InstrFront/inst_ATU/PTW/POWERGATING_clock_N201_1
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_879
Core_N1/PRV564_top/Kernel/InstrFront/inst_ATU/PTW/POWERGATING_clock_N209_1
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_880
Core_N1/PRV564_top/Kernel/InstrFront/inst_ATU/PTW/POWERGATING_clock_N222_2
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_877
Core_N1/PRV564_top/Kernel/InstrFront/inst_ATU/PTW/POWERGATING_clock_N222_3
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_878
Core_N1/PRV564_top/Kernel/InstrFront/inst_ATU/PTW/POWERGATING_clock_N251_1
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_874
Core_N1/PRV564_top/Kernel/InstrFront/inst_ATU/PTW/POWERGATING_clock_N252_2
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_875
Core_N1/PRV564_top/Kernel/InstrFront/inst_ATU/PTW/POWERGATING_clock_N252_3
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_876
Core_N1/PRV564_top/Kernel/InstrFront/inst_ATU/PTW/POWERGATING_clock_N46_2
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_881
Core_N1/PRV564_top/Kernel/InstrFront/inst_ATU/PTW/POWERGATING_clock_N46_3
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_882
Core_N1/PRV564_top/Kernel/InstrFront/inst_ATU/PTW/PTW_PageCheck
                                       49.7576      0.0      49.7576       0.0000       0.0000  ysyx_210152_PageCheck_4
Core_N1/PRV564_top/Kernel/InstrFront/inst_ATU/TAGgen
                                      345.6136      0.0     119.6872     225.9264       0.0000  ysyx_210152_TAGgen_4
Core_N1/PRV564_top/Kernel/InstrFront/inst_ATU/TLB
                                    56014.9555      3.9    1525.0032    1640.6561       0.0000  ysyx_210152_TLB_TLB_entry_NUM16_2
Core_N1/PRV564_top/Kernel/InstrFront/inst_ATU/TLB/ATU_PageCheck
                                       30.9304      0.0      30.9304       0.0000       0.0000  ysyx_210152_PageCheck_5
Core_N1/PRV564_top/Kernel/InstrFront/inst_ATU/TLB/POWERGATING_clock_N274_1
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_883
Core_N1/PRV564_top/Kernel/InstrFront/inst_ATU/TLB/POWERGATING_clock_N87_1
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_885
Core_N1/PRV564_top/Kernel/InstrFront/inst_ATU/TLB/POWERGATING_clock_N88_1
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_884
Core_N1/PRV564_top/Kernel/InstrFront/inst_ATU/TLB/TLBcore
                                    52753.8154      3.7    4690.6624       0.0000       0.0000  ysyx_210152_TLBcore_TLB_entry_NUM16_2
Core_N1/PRV564_top/Kernel/InstrFront/inst_ATU/TLB/TLBcore/TLBEntrys_0__TLB_entry
                                     3006.9729      0.2     736.9504    2205.4721       0.0000  ysyx_210152_TLB_entry_48
Core_N1/PRV564_top/Kernel/InstrFront/inst_ATU/TLB/TLBcore/TLBEntrys_0__TLB_entry/POWERGATING_clock_n99_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_819
Core_N1/PRV564_top/Kernel/InstrFront/inst_ATU/TLB/TLBcore/TLBEntrys_0__TLB_entry/POWERGATING_clock_n99_1
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_820
Core_N1/PRV564_top/Kernel/InstrFront/inst_ATU/TLB/TLBcore/TLBEntrys_0__TLB_entry/POWERGATING_clock_n99_2
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_821
Core_N1/PRV564_top/Kernel/InstrFront/inst_ATU/TLB/TLBcore/TLBEntrys_10__TLB_entry
                                     3002.9385      0.2     732.9160    2205.4721       0.0000  ysyx_210152_TLB_entry_42
Core_N1/PRV564_top/Kernel/InstrFront/inst_ATU/TLB/TLBcore/TLBEntrys_10__TLB_entry/POWERGATING_clock_replace_3
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_789
Core_N1/PRV564_top/Kernel/InstrFront/inst_ATU/TLB/TLBcore/TLBEntrys_10__TLB_entry/POWERGATING_clock_replace_4
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_790
Core_N1/PRV564_top/Kernel/InstrFront/inst_ATU/TLB/TLBcore/TLBEntrys_10__TLB_entry/POWERGATING_clock_replace_5
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_791
Core_N1/PRV564_top/Kernel/InstrFront/inst_ATU/TLB/TLBcore/TLBEntrys_11__TLB_entry
                                     3000.2489      0.2     730.2264    2205.4721       0.0000  ysyx_210152_TLB_entry_58
Core_N1/PRV564_top/Kernel/InstrFront/inst_ATU/TLB/TLBcore/TLBEntrys_11__TLB_entry/POWERGATING_clock_replace_3
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_786
Core_N1/PRV564_top/Kernel/InstrFront/inst_ATU/TLB/TLBcore/TLBEntrys_11__TLB_entry/POWERGATING_clock_replace_4
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_787
Core_N1/PRV564_top/Kernel/InstrFront/inst_ATU/TLB/TLBcore/TLBEntrys_11__TLB_entry/POWERGATING_clock_replace_5
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_788
Core_N1/PRV564_top/Kernel/InstrFront/inst_ATU/TLB/TLBcore/TLBEntrys_12__TLB_entry
                                     3002.9385      0.2     732.9160    2205.4721       0.0000  ysyx_210152_TLB_entry_51
Core_N1/PRV564_top/Kernel/InstrFront/inst_ATU/TLB/TLBcore/TLBEntrys_12__TLB_entry/POWERGATING_clock_replace_3
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_783
Core_N1/PRV564_top/Kernel/InstrFront/inst_ATU/TLB/TLBcore/TLBEntrys_12__TLB_entry/POWERGATING_clock_replace_4
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_784
Core_N1/PRV564_top/Kernel/InstrFront/inst_ATU/TLB/TLBcore/TLBEntrys_12__TLB_entry/POWERGATING_clock_replace_5
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_785
Core_N1/PRV564_top/Kernel/InstrFront/inst_ATU/TLB/TLBcore/TLBEntrys_13__TLB_entry
                                     3011.0073      0.2     740.9848    2205.4721       0.0000  ysyx_210152_TLB_entry_35
Core_N1/PRV564_top/Kernel/InstrFront/inst_ATU/TLB/TLBcore/TLBEntrys_13__TLB_entry/POWERGATING_clock_replace_3
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_780
Core_N1/PRV564_top/Kernel/InstrFront/inst_ATU/TLB/TLBcore/TLBEntrys_13__TLB_entry/POWERGATING_clock_replace_4
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_781
Core_N1/PRV564_top/Kernel/InstrFront/inst_ATU/TLB/TLBcore/TLBEntrys_13__TLB_entry/POWERGATING_clock_replace_5
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_782
Core_N1/PRV564_top/Kernel/InstrFront/inst_ATU/TLB/TLBcore/TLBEntrys_14__TLB_entry
                                     3009.6625      0.2     739.6400    2205.4721       0.0000  ysyx_210152_TLB_entry_43
Core_N1/PRV564_top/Kernel/InstrFront/inst_ATU/TLB/TLBcore/TLBEntrys_14__TLB_entry/POWERGATING_clock_replace_3
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_777
Core_N1/PRV564_top/Kernel/InstrFront/inst_ATU/TLB/TLBcore/TLBEntrys_14__TLB_entry/POWERGATING_clock_replace_4
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_778
Core_N1/PRV564_top/Kernel/InstrFront/inst_ATU/TLB/TLBcore/TLBEntrys_14__TLB_entry/POWERGATING_clock_replace_5
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_779
Core_N1/PRV564_top/Kernel/InstrFront/inst_ATU/TLB/TLBcore/TLBEntrys_15__TLB_entry
                                     3002.9385      0.2     732.9160    2205.4721       0.0000  ysyx_210152_TLB_entry_59
Core_N1/PRV564_top/Kernel/InstrFront/inst_ATU/TLB/TLBcore/TLBEntrys_15__TLB_entry/POWERGATING_clock_replace_3
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_774
Core_N1/PRV564_top/Kernel/InstrFront/inst_ATU/TLB/TLBcore/TLBEntrys_15__TLB_entry/POWERGATING_clock_replace_4
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_775
Core_N1/PRV564_top/Kernel/InstrFront/inst_ATU/TLB/TLBcore/TLBEntrys_15__TLB_entry/POWERGATING_clock_replace_5
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_776
Core_N1/PRV564_top/Kernel/InstrFront/inst_ATU/TLB/TLBcore/TLBEntrys_1__TLB_entry
                                     3002.9385      0.2     732.9160    2205.4721       0.0000  ysyx_210152_TLB_entry_32
Core_N1/PRV564_top/Kernel/InstrFront/inst_ATU/TLB/TLBcore/TLBEntrys_1__TLB_entry/POWERGATING_clock_replace_3
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_816
Core_N1/PRV564_top/Kernel/InstrFront/inst_ATU/TLB/TLBcore/TLBEntrys_1__TLB_entry/POWERGATING_clock_replace_4
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_817
Core_N1/PRV564_top/Kernel/InstrFront/inst_ATU/TLB/TLBcore/TLBEntrys_1__TLB_entry/POWERGATING_clock_replace_5
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_818
Core_N1/PRV564_top/Kernel/InstrFront/inst_ATU/TLB/TLBcore/TLBEntrys_2__TLB_entry
                                     3002.9385      0.2     732.9160    2205.4721       0.0000  ysyx_210152_TLB_entry_40
Core_N1/PRV564_top/Kernel/InstrFront/inst_ATU/TLB/TLBcore/TLBEntrys_2__TLB_entry/POWERGATING_clock_replace_3
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_813
Core_N1/PRV564_top/Kernel/InstrFront/inst_ATU/TLB/TLBcore/TLBEntrys_2__TLB_entry/POWERGATING_clock_replace_4
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_814
Core_N1/PRV564_top/Kernel/InstrFront/inst_ATU/TLB/TLBcore/TLBEntrys_2__TLB_entry/POWERGATING_clock_replace_5
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_815
Core_N1/PRV564_top/Kernel/InstrFront/inst_ATU/TLB/TLBcore/TLBEntrys_3__TLB_entry
                                     3002.9385      0.2     732.9160    2205.4721       0.0000  ysyx_210152_TLB_entry_56
Core_N1/PRV564_top/Kernel/InstrFront/inst_ATU/TLB/TLBcore/TLBEntrys_3__TLB_entry/POWERGATING_clock_replace_3
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_810
Core_N1/PRV564_top/Kernel/InstrFront/inst_ATU/TLB/TLBcore/TLBEntrys_3__TLB_entry/POWERGATING_clock_replace_4
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_811
Core_N1/PRV564_top/Kernel/InstrFront/inst_ATU/TLB/TLBcore/TLBEntrys_3__TLB_entry/POWERGATING_clock_replace_5
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_812
Core_N1/PRV564_top/Kernel/InstrFront/inst_ATU/TLB/TLBcore/TLBEntrys_4__TLB_entry
                                     3000.2489      0.2     730.2264    2205.4721       0.0000  ysyx_210152_TLB_entry_49
Core_N1/PRV564_top/Kernel/InstrFront/inst_ATU/TLB/TLBcore/TLBEntrys_4__TLB_entry/POWERGATING_clock_replace_3
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_807
Core_N1/PRV564_top/Kernel/InstrFront/inst_ATU/TLB/TLBcore/TLBEntrys_4__TLB_entry/POWERGATING_clock_replace_4
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_808
Core_N1/PRV564_top/Kernel/InstrFront/inst_ATU/TLB/TLBcore/TLBEntrys_4__TLB_entry/POWERGATING_clock_replace_5
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_809
Core_N1/PRV564_top/Kernel/InstrFront/inst_ATU/TLB/TLBcore/TLBEntrys_5__TLB_entry
                                     3002.9385      0.2     732.9160    2205.4721       0.0000  ysyx_210152_TLB_entry_33
Core_N1/PRV564_top/Kernel/InstrFront/inst_ATU/TLB/TLBcore/TLBEntrys_5__TLB_entry/POWERGATING_clock_replace_3
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_804
Core_N1/PRV564_top/Kernel/InstrFront/inst_ATU/TLB/TLBcore/TLBEntrys_5__TLB_entry/POWERGATING_clock_replace_4
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_805
Core_N1/PRV564_top/Kernel/InstrFront/inst_ATU/TLB/TLBcore/TLBEntrys_5__TLB_entry/POWERGATING_clock_replace_5
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_806
Core_N1/PRV564_top/Kernel/InstrFront/inst_ATU/TLB/TLBcore/TLBEntrys_6__TLB_entry
                                     3000.2489      0.2     730.2264    2205.4721       0.0000  ysyx_210152_TLB_entry_41
Core_N1/PRV564_top/Kernel/InstrFront/inst_ATU/TLB/TLBcore/TLBEntrys_6__TLB_entry/POWERGATING_clock_replace_3
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_801
Core_N1/PRV564_top/Kernel/InstrFront/inst_ATU/TLB/TLBcore/TLBEntrys_6__TLB_entry/POWERGATING_clock_replace_4
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_802
Core_N1/PRV564_top/Kernel/InstrFront/inst_ATU/TLB/TLBcore/TLBEntrys_6__TLB_entry/POWERGATING_clock_replace_5
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_803
Core_N1/PRV564_top/Kernel/InstrFront/inst_ATU/TLB/TLBcore/TLBEntrys_7__TLB_entry
                                     3008.3177      0.2     738.2952    2205.4721       0.0000  ysyx_210152_TLB_entry_57
Core_N1/PRV564_top/Kernel/InstrFront/inst_ATU/TLB/TLBcore/TLBEntrys_7__TLB_entry/POWERGATING_clock_replace_3
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_798
Core_N1/PRV564_top/Kernel/InstrFront/inst_ATU/TLB/TLBcore/TLBEntrys_7__TLB_entry/POWERGATING_clock_replace_4
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_799
Core_N1/PRV564_top/Kernel/InstrFront/inst_ATU/TLB/TLBcore/TLBEntrys_7__TLB_entry/POWERGATING_clock_replace_5
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_800
Core_N1/PRV564_top/Kernel/InstrFront/inst_ATU/TLB/TLBcore/TLBEntrys_8__TLB_entry
                                     3002.9385      0.2     732.9160    2205.4721       0.0000  ysyx_210152_TLB_entry_50
Core_N1/PRV564_top/Kernel/InstrFront/inst_ATU/TLB/TLBcore/TLBEntrys_8__TLB_entry/POWERGATING_clock_replace_3
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_795
Core_N1/PRV564_top/Kernel/InstrFront/inst_ATU/TLB/TLBcore/TLBEntrys_8__TLB_entry/POWERGATING_clock_replace_4
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_796
Core_N1/PRV564_top/Kernel/InstrFront/inst_ATU/TLB/TLBcore/TLBEntrys_8__TLB_entry/POWERGATING_clock_replace_5
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_797
Core_N1/PRV564_top/Kernel/InstrFront/inst_ATU/TLB/TLBcore/TLBEntrys_9__TLB_entry
                                     3002.9385      0.2     732.9160    2205.4721       0.0000  ysyx_210152_TLB_entry_34
Core_N1/PRV564_top/Kernel/InstrFront/inst_ATU/TLB/TLBcore/TLBEntrys_9__TLB_entry/POWERGATING_clock_replace_3
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_792
Core_N1/PRV564_top/Kernel/InstrFront/inst_ATU/TLB/TLBcore/TLBEntrys_9__TLB_entry/POWERGATING_clock_replace_4
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_793
Core_N1/PRV564_top/Kernel/InstrFront/inst_ATU/TLB/TLBcore/TLBEntrys_9__TLB_entry/POWERGATING_clock_replace_5
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_794
Core_N1/PRV564_top/Kernel/LSU      100275.0139      7.0       6.7240       0.0000       0.0000  ysyx_210152_LSU_02_0
Core_N1/PRV564_top/Kernel/LSU/AccessTable
                                    20232.5165      1.4    3761.4056       0.0000       0.0000  ysyx_210152_AccessTable_2
Core_N1/PRV564_top/Kernel/LSU/AccessTable/TableEntry_0__TableEntry
                                     4117.7777      0.3      24.2064    3985.9873       0.0000  ysyx_210152_TableEntry_15
Core_N1/PRV564_top/Kernel/LSU/AccessTable/TableEntry_0__TableEntry/POWERGATING_clock_N7_5
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_837
Core_N1/PRV564_top/Kernel/LSU/AccessTable/TableEntry_0__TableEntry/POWERGATING_clock_N7_6
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_838
Core_N1/PRV564_top/Kernel/LSU/AccessTable/TableEntry_0__TableEntry/POWERGATING_clock_N7_7
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_839
Core_N1/PRV564_top/Kernel/LSU/AccessTable/TableEntry_0__TableEntry/POWERGATING_clock_N7_8
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_840
Core_N1/PRV564_top/Kernel/LSU/AccessTable/TableEntry_0__TableEntry/POWERGATING_clock_N7_9
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_841
Core_N1/PRV564_top/Kernel/LSU/AccessTable/TableEntry_1__TableEntry
                                     4117.7777      0.3      24.2064    3985.9873       0.0000  ysyx_210152_TableEntry_9
Core_N1/PRV564_top/Kernel/LSU/AccessTable/TableEntry_1__TableEntry/POWERGATING_clock_N7_5
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_832
Core_N1/PRV564_top/Kernel/LSU/AccessTable/TableEntry_1__TableEntry/POWERGATING_clock_N7_6
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_833
Core_N1/PRV564_top/Kernel/LSU/AccessTable/TableEntry_1__TableEntry/POWERGATING_clock_N7_7
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_834
Core_N1/PRV564_top/Kernel/LSU/AccessTable/TableEntry_1__TableEntry/POWERGATING_clock_N7_8
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_835
Core_N1/PRV564_top/Kernel/LSU/AccessTable/TableEntry_1__TableEntry/POWERGATING_clock_N7_9
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_836
Core_N1/PRV564_top/Kernel/LSU/AccessTable/TableEntry_2__TableEntry
                                     4117.7777      0.3      24.2064    3985.9873       0.0000  ysyx_210152_TableEntry_11
Core_N1/PRV564_top/Kernel/LSU/AccessTable/TableEntry_2__TableEntry/POWERGATING_clock_N7_5
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_827
Core_N1/PRV564_top/Kernel/LSU/AccessTable/TableEntry_2__TableEntry/POWERGATING_clock_N7_6
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_828
Core_N1/PRV564_top/Kernel/LSU/AccessTable/TableEntry_2__TableEntry/POWERGATING_clock_N7_7
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_829
Core_N1/PRV564_top/Kernel/LSU/AccessTable/TableEntry_2__TableEntry/POWERGATING_clock_N7_8
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_830
Core_N1/PRV564_top/Kernel/LSU/AccessTable/TableEntry_2__TableEntry/POWERGATING_clock_N7_9
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_831
Core_N1/PRV564_top/Kernel/LSU/AccessTable/TableEntry_3__TableEntry
                                     4117.7777      0.3      24.2064    3985.9873       0.0000  ysyx_210152_TableEntry_13
Core_N1/PRV564_top/Kernel/LSU/AccessTable/TableEntry_3__TableEntry/POWERGATING_clock_N7_5
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_822
Core_N1/PRV564_top/Kernel/LSU/AccessTable/TableEntry_3__TableEntry/POWERGATING_clock_N7_6
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_823
Core_N1/PRV564_top/Kernel/LSU/AccessTable/TableEntry_3__TableEntry/POWERGATING_clock_N7_7
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_824
Core_N1/PRV564_top/Kernel/LSU/AccessTable/TableEntry_3__TableEntry/POWERGATING_clock_N7_8
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_825
Core_N1/PRV564_top/Kernel/LSU/AccessTable/TableEntry_3__TableEntry/POWERGATING_clock_N7_9
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_826
Core_N1/PRV564_top/Kernel/LSU/LSU_ATU
                                    72624.5804      5.0    1889.4440       0.0000       0.0000  ysyx_210152_ATU_02_16_0
Core_N1/PRV564_top/Kernel/LSU/LSU_ATU/DataShiftL
                                     3868.9896      0.3    3868.9896       0.0000       0.0000  ysyx_210152_DataShiftL_2
Core_N1/PRV564_top/Kernel/LSU/LSU_ATU/PTW
                                     7350.6770      0.5    1604.3464    5502.9218       0.0000  ysyx_210152_PTW_02_0
Core_N1/PRV564_top/Kernel/LSU/LSU_ATU/PTW/POWERGATING_clock_N201_1
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_847
Core_N1/PRV564_top/Kernel/LSU/LSU_ATU/PTW/POWERGATING_clock_N209_1
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_848
Core_N1/PRV564_top/Kernel/LSU/LSU_ATU/PTW/POWERGATING_clock_N222_2
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_845
Core_N1/PRV564_top/Kernel/LSU/LSU_ATU/PTW/POWERGATING_clock_N222_3
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_846
Core_N1/PRV564_top/Kernel/LSU/LSU_ATU/PTW/POWERGATING_clock_N251_1
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_842
Core_N1/PRV564_top/Kernel/LSU/LSU_ATU/PTW/POWERGATING_clock_N252_2
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_843
Core_N1/PRV564_top/Kernel/LSU/LSU_ATU/PTW/POWERGATING_clock_N252_3
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_844
Core_N1/PRV564_top/Kernel/LSU/LSU_ATU/PTW/POWERGATING_clock_N46_2
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_849
Core_N1/PRV564_top/Kernel/LSU/LSU_ATU/PTW/POWERGATING_clock_N46_3
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_850
Core_N1/PRV564_top/Kernel/LSU/LSU_ATU/PTW/PTW_PageCheck
                                       49.7576      0.0      49.7576       0.0000       0.0000  ysyx_210152_PageCheck_6
Core_N1/PRV564_top/Kernel/LSU/LSU_ATU/TAGgen
                                      345.6136      0.0     119.6872     225.9264       0.0000  ysyx_210152_TAGgen_5
Core_N1/PRV564_top/Kernel/LSU/LSU_ATU/TLB
                                    59169.8563      4.1    1796.6528    1640.6561       0.0000  ysyx_210152_TLB_TLB_entry_NUM16_3
Core_N1/PRV564_top/Kernel/LSU/LSU_ATU/TLB/ATU_PageCheck
                                       55.1368      0.0      55.1368       0.0000       0.0000  ysyx_210152_PageCheck_7
Core_N1/PRV564_top/Kernel/LSU/LSU_ATU/TLB/POWERGATING_clock_N274_1
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_851
Core_N1/PRV564_top/Kernel/LSU/LSU_ATU/TLB/POWERGATING_clock_N87_1
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_853
Core_N1/PRV564_top/Kernel/LSU/LSU_ATU/TLB/POWERGATING_clock_N88_1
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_852
Core_N1/PRV564_top/Kernel/LSU/LSU_ATU/TLB/TLBcore
                                    55612.8602      3.9    4884.3136       0.0000       0.0000  ysyx_210152_TLBcore_TLB_entry_NUM16_3
Core_N1/PRV564_top/Kernel/LSU/LSU_ATU/TLB/TLBcore/TLBEntrys_0__TLB_entry
                                     3167.0041      0.2     840.5000    2261.9537       0.0000  ysyx_210152_TLB_entry_52
Core_N1/PRV564_top/Kernel/LSU/LSU_ATU/TLB/TLBcore/TLBEntrys_0__TLB_entry/POWERGATING_clock_n103_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_771
Core_N1/PRV564_top/Kernel/LSU/LSU_ATU/TLB/TLBcore/TLBEntrys_0__TLB_entry/POWERGATING_clock_n103_1
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_772
Core_N1/PRV564_top/Kernel/LSU/LSU_ATU/TLB/TLBcore/TLBEntrys_0__TLB_entry/POWERGATING_clock_n103_2
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_773
Core_N1/PRV564_top/Kernel/LSU/LSU_ATU/TLB/TLBcore/TLBEntrys_10__TLB_entry
                                     3173.7281      0.2     847.2240    2261.9537       0.0000  ysyx_210152_TLB_entry_46
Core_N1/PRV564_top/Kernel/LSU/LSU_ATU/TLB/TLBcore/TLBEntrys_10__TLB_entry/POWERGATING_clock_replace_3
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_741
Core_N1/PRV564_top/Kernel/LSU/LSU_ATU/TLB/TLBcore/TLBEntrys_10__TLB_entry/POWERGATING_clock_replace_4
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_742
Core_N1/PRV564_top/Kernel/LSU/LSU_ATU/TLB/TLBcore/TLBEntrys_10__TLB_entry/POWERGATING_clock_replace_5
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_743
Core_N1/PRV564_top/Kernel/LSU/LSU_ATU/TLB/TLBcore/TLBEntrys_11__TLB_entry
                                     3181.7969      0.2     855.2928    2261.9537       0.0000  ysyx_210152_TLB_entry_62
Core_N1/PRV564_top/Kernel/LSU/LSU_ATU/TLB/TLBcore/TLBEntrys_11__TLB_entry/POWERGATING_clock_replace_3
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_571
Core_N1/PRV564_top/Kernel/LSU/LSU_ATU/TLB/TLBcore/TLBEntrys_11__TLB_entry/POWERGATING_clock_replace_4
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_739
Core_N1/PRV564_top/Kernel/LSU/LSU_ATU/TLB/TLBcore/TLBEntrys_11__TLB_entry/POWERGATING_clock_replace_5
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_740
Core_N1/PRV564_top/Kernel/LSU/LSU_ATU/TLB/TLBcore/TLBEntrys_12__TLB_entry
                                     3171.0385      0.2     844.5344    2261.9537       0.0000  ysyx_210152_TLB_entry_55
Core_N1/PRV564_top/Kernel/LSU/LSU_ATU/TLB/TLBcore/TLBEntrys_12__TLB_entry/POWERGATING_clock_replace_3
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_203
Core_N1/PRV564_top/Kernel/LSU/LSU_ATU/TLB/TLBcore/TLBEntrys_12__TLB_entry/POWERGATING_clock_replace_4
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_206
Core_N1/PRV564_top/Kernel/LSU/LSU_ATU/TLB/TLBcore/TLBEntrys_12__TLB_entry/POWERGATING_clock_replace_5
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_230
Core_N1/PRV564_top/Kernel/LSU/LSU_ATU/TLB/TLBcore/TLBEntrys_13__TLB_entry
                                     3172.3833      0.2     845.8792    2261.9537       0.0000  ysyx_210152_TLB_entry_39
Core_N1/PRV564_top/Kernel/LSU/LSU_ATU/TLB/TLBcore/TLBEntrys_13__TLB_entry/POWERGATING_clock_replace_3
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_190
Core_N1/PRV564_top/Kernel/LSU/LSU_ATU/TLB/TLBcore/TLBEntrys_13__TLB_entry/POWERGATING_clock_replace_4
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_197
Core_N1/PRV564_top/Kernel/LSU/LSU_ATU/TLB/TLBcore/TLBEntrys_13__TLB_entry/POWERGATING_clock_replace_5
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_200
Core_N1/PRV564_top/Kernel/LSU/LSU_ATU/TLB/TLBcore/TLBEntrys_14__TLB_entry
                                     3167.0041      0.2     840.5000    2261.9537       0.0000  ysyx_210152_TLB_entry_47
Core_N1/PRV564_top/Kernel/LSU/LSU_ATU/TLB/TLBcore/TLBEntrys_14__TLB_entry/POWERGATING_clock_replace_3
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_169
Core_N1/PRV564_top/Kernel/LSU/LSU_ATU/TLB/TLBcore/TLBEntrys_14__TLB_entry/POWERGATING_clock_replace_4
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_176
Core_N1/PRV564_top/Kernel/LSU/LSU_ATU/TLB/TLBcore/TLBEntrys_14__TLB_entry/POWERGATING_clock_replace_5
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_183
Core_N1/PRV564_top/Kernel/LSU/LSU_ATU/TLB/TLBcore/TLBEntrys_15__TLB_entry
                                     3168.3489      0.2     841.8448    2261.9537       0.0000  ysyx_210152_TLB_entry_63
Core_N1/PRV564_top/Kernel/LSU/LSU_ATU/TLB/TLBcore/TLBEntrys_15__TLB_entry/POWERGATING_clock_replace_3
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_153
Core_N1/PRV564_top/Kernel/LSU/LSU_ATU/TLB/TLBcore/TLBEntrys_15__TLB_entry/POWERGATING_clock_replace_4
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_164
Core_N1/PRV564_top/Kernel/LSU/LSU_ATU/TLB/TLBcore/TLBEntrys_15__TLB_entry/POWERGATING_clock_replace_5
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_166
Core_N1/PRV564_top/Kernel/LSU/LSU_ATU/TLB/TLBcore/TLBEntrys_1__TLB_entry
                                     3167.0041      0.2     840.5000    2261.9537       0.0000  ysyx_210152_TLB_entry_36
Core_N1/PRV564_top/Kernel/LSU/LSU_ATU/TLB/TLBcore/TLBEntrys_1__TLB_entry/POWERGATING_clock_replace_3
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_768
Core_N1/PRV564_top/Kernel/LSU/LSU_ATU/TLB/TLBcore/TLBEntrys_1__TLB_entry/POWERGATING_clock_replace_4
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_769
Core_N1/PRV564_top/Kernel/LSU/LSU_ATU/TLB/TLBcore/TLBEntrys_1__TLB_entry/POWERGATING_clock_replace_5
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_770
Core_N1/PRV564_top/Kernel/LSU/LSU_ATU/TLB/TLBcore/TLBEntrys_2__TLB_entry
                                     3164.3145      0.2     837.8104    2261.9537       0.0000  ysyx_210152_TLB_entry_44
Core_N1/PRV564_top/Kernel/LSU/LSU_ATU/TLB/TLBcore/TLBEntrys_2__TLB_entry/POWERGATING_clock_replace_3
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_765
Core_N1/PRV564_top/Kernel/LSU/LSU_ATU/TLB/TLBcore/TLBEntrys_2__TLB_entry/POWERGATING_clock_replace_4
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_766
Core_N1/PRV564_top/Kernel/LSU/LSU_ATU/TLB/TLBcore/TLBEntrys_2__TLB_entry/POWERGATING_clock_replace_5
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_767
Core_N1/PRV564_top/Kernel/LSU/LSU_ATU/TLB/TLBcore/TLBEntrys_3__TLB_entry
                                     3177.7625      0.2     851.2584    2261.9537       0.0000  ysyx_210152_TLB_entry_60
Core_N1/PRV564_top/Kernel/LSU/LSU_ATU/TLB/TLBcore/TLBEntrys_3__TLB_entry/POWERGATING_clock_replace_3
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_762
Core_N1/PRV564_top/Kernel/LSU/LSU_ATU/TLB/TLBcore/TLBEntrys_3__TLB_entry/POWERGATING_clock_replace_4
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_763
Core_N1/PRV564_top/Kernel/LSU/LSU_ATU/TLB/TLBcore/TLBEntrys_3__TLB_entry/POWERGATING_clock_replace_5
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_764
Core_N1/PRV564_top/Kernel/LSU/LSU_ATU/TLB/TLBcore/TLBEntrys_4__TLB_entry
                                     3162.9697      0.2     836.4656    2261.9537       0.0000  ysyx_210152_TLB_entry_53
Core_N1/PRV564_top/Kernel/LSU/LSU_ATU/TLB/TLBcore/TLBEntrys_4__TLB_entry/POWERGATING_clock_replace_3
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_759
Core_N1/PRV564_top/Kernel/LSU/LSU_ATU/TLB/TLBcore/TLBEntrys_4__TLB_entry/POWERGATING_clock_replace_4
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_760
Core_N1/PRV564_top/Kernel/LSU/LSU_ATU/TLB/TLBcore/TLBEntrys_4__TLB_entry/POWERGATING_clock_replace_5
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_761
Core_N1/PRV564_top/Kernel/LSU/LSU_ATU/TLB/TLBcore/TLBEntrys_5__TLB_entry
                                     3164.3145      0.2     837.8104    2261.9537       0.0000  ysyx_210152_TLB_entry_37
Core_N1/PRV564_top/Kernel/LSU/LSU_ATU/TLB/TLBcore/TLBEntrys_5__TLB_entry/POWERGATING_clock_replace_3
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_756
Core_N1/PRV564_top/Kernel/LSU/LSU_ATU/TLB/TLBcore/TLBEntrys_5__TLB_entry/POWERGATING_clock_replace_4
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_757
Core_N1/PRV564_top/Kernel/LSU/LSU_ATU/TLB/TLBcore/TLBEntrys_5__TLB_entry/POWERGATING_clock_replace_5
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_758
Core_N1/PRV564_top/Kernel/LSU/LSU_ATU/TLB/TLBcore/TLBEntrys_6__TLB_entry
                                     3181.7969      0.2     855.2928    2261.9537       0.0000  ysyx_210152_TLB_entry_45
Core_N1/PRV564_top/Kernel/LSU/LSU_ATU/TLB/TLBcore/TLBEntrys_6__TLB_entry/POWERGATING_clock_replace_3
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_753
Core_N1/PRV564_top/Kernel/LSU/LSU_ATU/TLB/TLBcore/TLBEntrys_6__TLB_entry/POWERGATING_clock_replace_4
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_754
Core_N1/PRV564_top/Kernel/LSU/LSU_ATU/TLB/TLBcore/TLBEntrys_6__TLB_entry/POWERGATING_clock_replace_5
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_755
Core_N1/PRV564_top/Kernel/LSU/LSU_ATU/TLB/TLBcore/TLBEntrys_7__TLB_entry
                                     3171.0385      0.2     844.5344    2261.9537       0.0000  ysyx_210152_TLB_entry_61
Core_N1/PRV564_top/Kernel/LSU/LSU_ATU/TLB/TLBcore/TLBEntrys_7__TLB_entry/POWERGATING_clock_replace_3
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_750
Core_N1/PRV564_top/Kernel/LSU/LSU_ATU/TLB/TLBcore/TLBEntrys_7__TLB_entry/POWERGATING_clock_replace_4
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_751
Core_N1/PRV564_top/Kernel/LSU/LSU_ATU/TLB/TLBcore/TLBEntrys_7__TLB_entry/POWERGATING_clock_replace_5
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_752
Core_N1/PRV564_top/Kernel/LSU/LSU_ATU/TLB/TLBcore/TLBEntrys_8__TLB_entry
                                     3168.3489      0.2     841.8448    2261.9537       0.0000  ysyx_210152_TLB_entry_54
Core_N1/PRV564_top/Kernel/LSU/LSU_ATU/TLB/TLBcore/TLBEntrys_8__TLB_entry/POWERGATING_clock_replace_3
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_747
Core_N1/PRV564_top/Kernel/LSU/LSU_ATU/TLB/TLBcore/TLBEntrys_8__TLB_entry/POWERGATING_clock_replace_4
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_748
Core_N1/PRV564_top/Kernel/LSU/LSU_ATU/TLB/TLBcore/TLBEntrys_8__TLB_entry/POWERGATING_clock_replace_5
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_749
Core_N1/PRV564_top/Kernel/LSU/LSU_ATU/TLB/TLBcore/TLBEntrys_9__TLB_entry
                                     3169.6937      0.2     843.1896    2261.9537       0.0000  ysyx_210152_TLB_entry_38
Core_N1/PRV564_top/Kernel/LSU/LSU_ATU/TLB/TLBcore/TLBEntrys_9__TLB_entry/POWERGATING_clock_replace_3
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_744
Core_N1/PRV564_top/Kernel/LSU/LSU_ATU/TLB/TLBcore/TLBEntrys_9__TLB_entry/POWERGATING_clock_replace_4
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_745
Core_N1/PRV564_top/Kernel/LSU/LSU_ATU/TLB/TLBcore/TLBEntrys_9__TLB_entry/POWERGATING_clock_replace_5
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_746
Core_N1/PRV564_top/Kernel/LSU/ResultUnit
                                     7411.1930      0.5      96.8256    5391.3034       0.0000  ysyx_210152_ResultUnit_0
Core_N1/PRV564_top/Kernel/LSU/ResultUnit/DataShiftR
                                     1772.4464      0.1    1772.4464       0.0000       0.0000  ysyx_210152_DataShiftR_3
Core_N1/PRV564_top/Kernel/LSU/ResultUnit/POWERGATING_clock_n21_10
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_952
Core_N1/PRV564_top/Kernel/LSU/ResultUnit/POWERGATING_clock_n21_11
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_953
Core_N1/PRV564_top/Kernel/LSU/ResultUnit/POWERGATING_clock_n21_12
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_954
Core_N1/PRV564_top/Kernel/LSU/ResultUnit/POWERGATING_clock_n21_13
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_955
Core_N1/PRV564_top/Kernel/LSU/ResultUnit/POWERGATING_clock_n21_7
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_949
Core_N1/PRV564_top/Kernel/LSU/ResultUnit/POWERGATING_clock_n21_8
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_950
Core_N1/PRV564_top/Kernel/LSU/ResultUnit/POWERGATING_clock_n21_9
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_951
Core_N1/PRV564_top/Kernel/Mcop     205517.7200     14.2      38.9992       0.0000       0.0000  ysyx_210152_md_wrapper_0
Core_N1/PRV564_top/Kernel/Mcop/DIVIDER
                                    14946.1075      1.0    6274.8368    8456.1027       0.0000  ysyx_210152_MulCyc_Div_DIV_WIDTH64_UNROLL_COEFF0_0
Core_N1/PRV564_top/Kernel/Mcop/DIVIDER/POWERGATING_clock_div_idle_2
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_960
Core_N1/PRV564_top/Kernel/Mcop/DIVIDER/POWERGATING_clock_div_idle_3
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_961
Core_N1/PRV564_top/Kernel/Mcop/DIVIDER/POWERGATING_clock_n75_4
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_962
Core_N1/PRV564_top/Kernel/Mcop/DIVIDER/POWERGATING_clock_n75_5
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_963
Core_N1/PRV564_top/Kernel/Mcop/DIVIDER/POWERGATING_clock_n75_6
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_964
Core_N1/PRV564_top/Kernel/Mcop/DIVIDER/POWERGATING_clock_n75_7
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_965
Core_N1/PRV564_top/Kernel/Mcop/DIVIDER/POWERGATING_clock_n827_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_956
Core_N1/PRV564_top/Kernel/Mcop/DIVIDER/POWERGATING_clock_n827_1
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_957
Core_N1/PRV564_top/Kernel/Mcop/DIVIDER/POWERGATING_clock_n827_2
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_958
Core_N1/PRV564_top/Kernel/Mcop/DIVIDER/POWERGATING_clock_n827_3
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_959
Core_N1/PRV564_top/Kernel/Mcop/u_decode
                                   163935.1588     11.4    3889.1616    9545.3907       0.0000  ysyx_210152_md_decode_0
Core_N1/PRV564_top/Kernel/Mcop/u_decode/POWERGATING_clock_n416_11
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_975
Core_N1/PRV564_top/Kernel/Mcop/u_decode/POWERGATING_clock_n416_12
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_976
Core_N1/PRV564_top/Kernel/Mcop/u_decode/POWERGATING_clock_n416_13
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_977
Core_N1/PRV564_top/Kernel/Mcop/u_decode/POWERGATING_clock_n416_14
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_978
Core_N1/PRV564_top/Kernel/Mcop/u_decode/POWERGATING_clock_n416_15
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_979
Core_N1/PRV564_top/Kernel/Mcop/u_decode/POWERGATING_clock_n416_16
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_980
Core_N1/PRV564_top/Kernel/Mcop/u_decode/POWERGATING_clock_n416_17
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_981
Core_N1/PRV564_top/Kernel/Mcop/u_decode/POWERGATING_clock_n416_18
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_982
Core_N1/PRV564_top/Kernel/Mcop/u_decode/POWERGATING_clock_n416_19
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_983
Core_N1/PRV564_top/Kernel/Mcop/u_decode/POWERGATING_clock_n416_20
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_984
Core_N1/PRV564_top/Kernel/Mcop/u_decode/POWERGATING_clock_n416_21
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_985
Core_N1/PRV564_top/Kernel/Mcop/u_decode/u_mul
                                   150263.9217     10.4     862.0168       0.0000       0.0000  ysyx_210152_mul_0
Core_N1/PRV564_top/Kernel/Mcop/u_decode/u_mul/haha_0__u_booth
                                     1183.4240      0.1    1183.4240       0.0000       0.0000  ysyx_210152_booth2_46
Core_N1/PRV564_top/Kernel/Mcop/u_decode/u_mul/haha_10__u_booth
                                     1631.2424      0.1    1631.2424       0.0000       0.0000  ysyx_210152_booth2_35
Core_N1/PRV564_top/Kernel/Mcop/u_decode/u_mul/haha_11__u_booth
                                     1568.0368      0.1    1568.0368       0.0000       0.0000  ysyx_210152_booth2_38
Core_N1/PRV564_top/Kernel/Mcop/u_decode/u_mul/haha_12__u_booth
                                     1603.0016      0.1    1603.0016       0.0000       0.0000  ysyx_210152_booth2_33
Core_N1/PRV564_top/Kernel/Mcop/u_decode/u_mul/haha_13__u_booth
                                     1609.7256      0.1    1609.7256       0.0000       0.0000  ysyx_210152_booth2_63
Core_N1/PRV564_top/Kernel/Mcop/u_decode/u_mul/haha_14__u_booth
                                     1561.3128      0.1    1561.3128       0.0000       0.0000  ysyx_210152_booth2_52
Core_N1/PRV564_top/Kernel/Mcop/u_decode/u_mul/haha_15__u_booth
                                     1601.6568      0.1    1601.6568       0.0000       0.0000  ysyx_210152_booth2_53
Core_N1/PRV564_top/Kernel/Mcop/u_decode/u_mul/haha_16__u_booth
                                     1658.1384      0.1    1658.1384       0.0000       0.0000  ysyx_210152_booth2_55
Core_N1/PRV564_top/Kernel/Mcop/u_decode/u_mul/haha_17__u_booth
                                     1569.3816      0.1    1569.3816       0.0000       0.0000  ysyx_210152_booth2_62
Core_N1/PRV564_top/Kernel/Mcop/u_decode/u_mul/haha_18__u_booth
                                     1625.8632      0.1    1625.8632       0.0000       0.0000  ysyx_210152_booth2_60
Core_N1/PRV564_top/Kernel/Mcop/u_decode/u_mul/haha_19__u_booth
                                     1635.2768      0.1    1635.2768       0.0000       0.0000  ysyx_210152_booth2_65
Core_N1/PRV564_top/Kernel/Mcop/u_decode/u_mul/haha_1__u_booth
                                     1588.2088      0.1    1588.2088       0.0000       0.0000  ysyx_210152_booth2_54
Core_N1/PRV564_top/Kernel/Mcop/u_decode/u_mul/haha_20__u_booth
                                     1577.4504      0.1    1577.4504       0.0000       0.0000  ysyx_210152_booth2_56
Core_N1/PRV564_top/Kernel/Mcop/u_decode/u_mul/haha_21__u_booth
                                     1565.3472      0.1    1565.3472       0.0000       0.0000  ysyx_210152_booth2_58
Core_N1/PRV564_top/Kernel/Mcop/u_decode/u_mul/haha_22__u_booth
                                     1605.6912      0.1    1605.6912       0.0000       0.0000  ysyx_210152_booth2_51
Core_N1/PRV564_top/Kernel/Mcop/u_decode/u_mul/haha_23__u_booth
                                     1570.7264      0.1    1570.7264       0.0000       0.0000  ysyx_210152_booth2_48
Core_N1/PRV564_top/Kernel/Mcop/u_decode/u_mul/haha_24__u_booth
                                     1561.3128      0.1    1561.3128       0.0000       0.0000  ysyx_210152_booth2_49
Core_N1/PRV564_top/Kernel/Mcop/u_decode/u_mul/haha_25__u_booth
                                     1561.3128      0.1    1561.3128       0.0000       0.0000  ysyx_210152_booth2_45
Core_N1/PRV564_top/Kernel/Mcop/u_decode/u_mul/haha_26__u_booth
                                     1562.6576      0.1    1562.6576       0.0000       0.0000  ysyx_210152_booth2_42
Core_N1/PRV564_top/Kernel/Mcop/u_decode/u_mul/haha_27__u_booth
                                     1576.1056      0.1    1576.1056       0.0000       0.0000  ysyx_210152_booth2_44
Core_N1/PRV564_top/Kernel/Mcop/u_decode/u_mul/haha_28__u_booth
                                     1570.7264      0.1    1570.7264       0.0000       0.0000  ysyx_210152_booth2_41
Core_N1/PRV564_top/Kernel/Mcop/u_decode/u_mul/haha_29__u_booth
                                     1584.1744      0.1    1584.1744       0.0000       0.0000  ysyx_210152_booth2_37
Core_N1/PRV564_top/Kernel/Mcop/u_decode/u_mul/haha_2__u_booth
                                     1566.6920      0.1    1566.6920       0.0000       0.0000  ysyx_210152_booth2_61
Core_N1/PRV564_top/Kernel/Mcop/u_decode/u_mul/haha_30__u_booth
                                     1573.4160      0.1    1573.4160       0.0000       0.0000  ysyx_210152_booth2_40
Core_N1/PRV564_top/Kernel/Mcop/u_decode/u_mul/haha_31__u_booth
                                     1569.3816      0.1    1569.3816       0.0000       0.0000  ysyx_210152_booth2_36
Core_N1/PRV564_top/Kernel/Mcop/u_decode/u_mul/haha_32__u_booth
                                      720.8128      0.0     720.8128       0.0000       0.0000  ysyx_210152_booth2_34
Core_N1/PRV564_top/Kernel/Mcop/u_decode/u_mul/haha_3__u_booth
                                     1569.3816      0.1    1569.3816       0.0000       0.0000  ysyx_210152_booth2_59
Core_N1/PRV564_top/Kernel/Mcop/u_decode/u_mul/haha_4__u_booth
                                     1601.6568      0.1    1601.6568       0.0000       0.0000  ysyx_210152_booth2_64
Core_N1/PRV564_top/Kernel/Mcop/u_decode/u_mul/haha_5__u_booth
                                     1561.3128      0.1    1561.3128       0.0000       0.0000  ysyx_210152_booth2_50
Core_N1/PRV564_top/Kernel/Mcop/u_decode/u_mul/haha_6__u_booth
                                     1615.1048      0.1    1615.1048       0.0000       0.0000  ysyx_210152_booth2_57
Core_N1/PRV564_top/Kernel/Mcop/u_decode/u_mul/haha_7__u_booth
                                     1625.8632      0.1    1625.8632       0.0000       0.0000  ysyx_210152_booth2_47
Core_N1/PRV564_top/Kernel/Mcop/u_decode/u_mul/haha_8__u_booth
                                     1561.3128      0.1    1561.3128       0.0000       0.0000  ysyx_210152_booth2_39
Core_N1/PRV564_top/Kernel/Mcop/u_decode/u_mul/haha_9__u_booth
                                     1617.7944      0.1    1617.7944       0.0000       0.0000  ysyx_210152_booth2_43
Core_N1/PRV564_top/Kernel/Mcop/u_decode/u_mul/u_csa_l1_1
                                     2629.0841      0.2    2629.0841       0.0000       0.0000  ysyx_210152_csa_46
Core_N1/PRV564_top/Kernel/Mcop/u_decode/u_mul/u_csa_l1_10
                                     2357.4345      0.2    2357.4345       0.0000       0.0000  ysyx_210152_csa_62
Core_N1/PRV564_top/Kernel/Mcop/u_decode/u_mul/u_csa_l1_11
                                     2272.7121      0.2    2272.7121       0.0000       0.0000  ysyx_210152_csa_44
Core_N1/PRV564_top/Kernel/Mcop/u_decode/u_mul/u_csa_l1_2
                                     2594.1193      0.2    2594.1193       0.0000       0.0000  ysyx_210152_csa_32
Core_N1/PRV564_top/Kernel/Mcop/u_decode/u_mul/u_csa_l1_3
                                     2560.4993      0.2    2560.4993       0.0000       0.0000  ysyx_210152_csa_36
Core_N1/PRV564_top/Kernel/Mcop/u_decode/u_mul/u_csa_l1_4
                                     2540.3273      0.2    2540.3273       0.0000       0.0000  ysyx_210152_csa_52
Core_N1/PRV564_top/Kernel/Mcop/u_decode/u_mul/u_csa_l1_5
                                     2490.5697      0.2    2490.5697       0.0000       0.0000  ysyx_210152_csa_49
Core_N1/PRV564_top/Kernel/Mcop/u_decode/u_mul/u_csa_l1_6
                                     2505.3625      0.2    2505.3625       0.0000       0.0000  ysyx_210152_csa_43
Core_N1/PRV564_top/Kernel/Mcop/u_decode/u_mul/u_csa_l1_7
                                     2483.8457      0.2    2483.8457       0.0000       0.0000  ysyx_210152_csa_58
Core_N1/PRV564_top/Kernel/Mcop/u_decode/u_mul/u_csa_l1_8
                                     2421.9849      0.2    2421.9849       0.0000       0.0000  ysyx_210152_csa_35
Core_N1/PRV564_top/Kernel/Mcop/u_decode/u_mul/u_csa_l1_9
                                     2392.3993      0.2    2392.3993       0.0000       0.0000  ysyx_210152_csa_50
Core_N1/PRV564_top/Kernel/Mcop/u_decode/u_mul/u_csa_l2_1
                                     3011.0073      0.2    3011.0073       0.0000       0.0000  ysyx_210152_csa_54
Core_N1/PRV564_top/Kernel/Mcop/u_decode/u_mul/u_csa_l2_2
                                     3145.4873      0.2    3145.4873       0.0000       0.0000  ysyx_210152_csa_63
Core_N1/PRV564_top/Kernel/Mcop/u_decode/u_mul/u_csa_l2_3
                                     2880.5617      0.2    2880.5617       0.0000       0.0000  ysyx_210152_csa_51
Core_N1/PRV564_top/Kernel/Mcop/u_decode/u_mul/u_csa_l2_4
                                     2498.6385      0.2    2498.6385       0.0000       0.0000  ysyx_210152_csa_38
Core_N1/PRV564_top/Kernel/Mcop/u_decode/u_mul/u_csa_l2_5
                                     3257.1057      0.2    3257.1057       0.0000       0.0000  ysyx_210152_csa_48
Core_N1/PRV564_top/Kernel/Mcop/u_decode/u_mul/u_csa_l2_6
                                     2947.8017      0.2    2947.8017       0.0000       0.0000  ysyx_210152_csa_61
Core_N1/PRV564_top/Kernel/Mcop/u_decode/u_mul/u_csa_l2_7
                                     2646.5665      0.2    2646.5665       0.0000       0.0000  ysyx_210152_csa_33
Core_N1/PRV564_top/Kernel/Mcop/u_decode/u_mul/u_csa_l3_1
                                     2668.0833      0.2    2668.0833       0.0000       0.0000  ysyx_210152_csa_53
Core_N1/PRV564_top/Kernel/Mcop/u_decode/u_mul/u_csa_l3_2
                                     3176.4177      0.2    3176.4177       0.0000       0.0000  ysyx_210152_csa_37
Core_N1/PRV564_top/Kernel/Mcop/u_decode/u_mul/u_csa_l3_3
                                     3394.2753      0.2    3394.2753       0.0000       0.0000  ysyx_210152_csa_45
Core_N1/PRV564_top/Kernel/Mcop/u_decode/u_mul/u_csa_l3_4
                                     3520.6866      0.2    3520.6866       0.0000       0.0000  ysyx_210152_csa_57
Core_N1/PRV564_top/Kernel/Mcop/u_decode/u_mul/u_csa_l3_5
                                     3076.9025      0.2    3076.9025       0.0000       0.0000  ysyx_210152_csa_56
Core_N1/PRV564_top/Kernel/Mcop/u_decode/u_mul/u_csa_l4_1
                                     3472.2737      0.2    3472.2737       0.0000       0.0000  ysyx_210152_csa_59
Core_N1/PRV564_top/Kernel/Mcop/u_decode/u_mul/u_csa_l4_2
                                     4249.5682      0.3    4249.5682       0.0000       0.0000  ysyx_210152_csa_40
Core_N1/PRV564_top/Kernel/Mcop/u_decode/u_mul/u_csa_l4_3
                                     2923.5953      0.2    2923.5953       0.0000       0.0000  ysyx_210152_csa_41
Core_N1/PRV564_top/Kernel/Mcop/u_decode/u_mul/u_csa_l5_1
                                     3706.2690      0.3    3706.2690       0.0000       0.0000  ysyx_210152_csa_39
Core_N1/PRV564_top/Kernel/Mcop/u_decode/u_mul/u_csa_l5_2
                                     3938.9194      0.3    3938.9194       0.0000       0.0000  ysyx_210152_csa_55
Core_N1/PRV564_top/Kernel/Mcop/u_decode/u_mul/u_csa_l6_1
                                     3821.9218      0.3    3821.9218       0.0000       0.0000  ysyx_210152_csa_47
Core_N1/PRV564_top/Kernel/Mcop/u_decode/u_mul/u_csa_l6_2
                                     3916.0578      0.3    3916.0578       0.0000       0.0000  ysyx_210152_csa_60
Core_N1/PRV564_top/Kernel/Mcop/u_decode/u_mul/u_csa_l7
                                     4405.5650      0.3    4405.5650       0.0000       0.0000  ysyx_210152_csa_42
Core_N1/PRV564_top/Kernel/Mcop/u_decode/u_mul/u_csa_l8
                                     4342.3593      0.3    4342.3593       0.0000       0.0000  ysyx_210152_csa_34
Core_N1/PRV564_top/Kernel/Mcop/u_execute
                                    26597.4545      1.8   20077.8639    6325.9394       0.0000  ysyx_210152_md_execute_0
Core_N1/PRV564_top/Kernel/Mcop/u_execute/POWERGATING_clock_n2428_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_966
Core_N1/PRV564_top/Kernel/Mcop/u_execute/POWERGATING_clock_n655_3
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_972
Core_N1/PRV564_top/Kernel/Mcop/u_execute/POWERGATING_clock_n655_4
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_973
Core_N1/PRV564_top/Kernel/Mcop/u_execute/POWERGATING_clock_n655_5
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_974
Core_N1/PRV564_top/Kernel/Mcop/u_execute/POWERGATING_clock_n656_5
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_967
Core_N1/PRV564_top/Kernel/Mcop/u_execute/POWERGATING_clock_n656_6
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_968
Core_N1/PRV564_top/Kernel/Mcop/u_execute/POWERGATING_clock_n656_7
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_969
Core_N1/PRV564_top/Kernel/Mcop/u_execute/POWERGATING_clock_n656_8
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_970
Core_N1/PRV564_top/Kernel/Mcop/u_execute/POWERGATING_clock_n656_9
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_971
Core_N1/PRV564_top/Kernel/POWERGATING_clock_n61_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1447
Core_N1/PRV564_top/Kernel/Regfile   75413.6960      5.2   23386.0719   50693.5825       0.0000  ysyx_210152_RegFile_0
Core_N1/PRV564_top/Kernel/Regfile/POWERGATING_clock_N59_2
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1290
Core_N1/PRV564_top/Kernel/Regfile/POWERGATING_clock_N59_3
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1291
Core_N1/PRV564_top/Kernel/Regfile/POWERGATING_clock_N60_2
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1292
Core_N1/PRV564_top/Kernel/Regfile/POWERGATING_clock_N60_3
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1293
Core_N1/PRV564_top/Kernel/Regfile/POWERGATING_clock_N61_2
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1294
Core_N1/PRV564_top/Kernel/Regfile/POWERGATING_clock_N61_3
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1295
Core_N1/PRV564_top/Kernel/Regfile/POWERGATING_clock_N62_2
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1296
Core_N1/PRV564_top/Kernel/Regfile/POWERGATING_clock_N62_3
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1297
Core_N1/PRV564_top/Kernel/Regfile/POWERGATING_clock_N63_2
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1298
Core_N1/PRV564_top/Kernel/Regfile/POWERGATING_clock_N63_3
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1299
Core_N1/PRV564_top/Kernel/Regfile/POWERGATING_clock_N64_2
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1300
Core_N1/PRV564_top/Kernel/Regfile/POWERGATING_clock_N64_3
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1301
Core_N1/PRV564_top/Kernel/Regfile/POWERGATING_clock_N65_2
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1302
Core_N1/PRV564_top/Kernel/Regfile/POWERGATING_clock_N65_3
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1303
Core_N1/PRV564_top/Kernel/Regfile/POWERGATING_clock_N66_2
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1304
Core_N1/PRV564_top/Kernel/Regfile/POWERGATING_clock_N66_3
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1305
Core_N1/PRV564_top/Kernel/Regfile/POWERGATING_clock_N67_2
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1306
Core_N1/PRV564_top/Kernel/Regfile/POWERGATING_clock_N67_3
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1307
Core_N1/PRV564_top/Kernel/Regfile/POWERGATING_clock_N68_2
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1308
Core_N1/PRV564_top/Kernel/Regfile/POWERGATING_clock_N68_3
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1309
Core_N1/PRV564_top/Kernel/Regfile/POWERGATING_clock_N69_2
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1310
Core_N1/PRV564_top/Kernel/Regfile/POWERGATING_clock_N69_3
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1311
Core_N1/PRV564_top/Kernel/Regfile/POWERGATING_clock_N70_2
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1312
Core_N1/PRV564_top/Kernel/Regfile/POWERGATING_clock_N70_3
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1313
Core_N1/PRV564_top/Kernel/Regfile/POWERGATING_clock_N71_2
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1314
Core_N1/PRV564_top/Kernel/Regfile/POWERGATING_clock_N71_3
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1315
Core_N1/PRV564_top/Kernel/Regfile/POWERGATING_clock_N72_2
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1316
Core_N1/PRV564_top/Kernel/Regfile/POWERGATING_clock_N72_3
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1317
Core_N1/PRV564_top/Kernel/Regfile/POWERGATING_clock_N73_2
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1318
Core_N1/PRV564_top/Kernel/Regfile/POWERGATING_clock_N73_3
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1319
Core_N1/PRV564_top/Kernel/Regfile/POWERGATING_clock_N74_2
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1320
Core_N1/PRV564_top/Kernel/Regfile/POWERGATING_clock_N74_3
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1321
Core_N1/PRV564_top/Kernel/Regfile/POWERGATING_clock_N75_2
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1322
Core_N1/PRV564_top/Kernel/Regfile/POWERGATING_clock_N75_3
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1323
Core_N1/PRV564_top/Kernel/Regfile/POWERGATING_clock_N76_2
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1324
Core_N1/PRV564_top/Kernel/Regfile/POWERGATING_clock_N76_3
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1325
Core_N1/PRV564_top/Kernel/Regfile/POWERGATING_clock_N77_2
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1326
Core_N1/PRV564_top/Kernel/Regfile/POWERGATING_clock_N77_3
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1327
Core_N1/PRV564_top/Kernel/Regfile/POWERGATING_clock_N78_2
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1328
Core_N1/PRV564_top/Kernel/Regfile/POWERGATING_clock_N78_3
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1329
Core_N1/PRV564_top/Kernel/Regfile/POWERGATING_clock_N79_2
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1330
Core_N1/PRV564_top/Kernel/Regfile/POWERGATING_clock_N79_3
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1331
Core_N1/PRV564_top/Kernel/Regfile/POWERGATING_clock_N80_2
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1332
Core_N1/PRV564_top/Kernel/Regfile/POWERGATING_clock_N80_3
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1333
Core_N1/PRV564_top/Kernel/Regfile/POWERGATING_clock_N81_2
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1334
Core_N1/PRV564_top/Kernel/Regfile/POWERGATING_clock_N81_3
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1335
Core_N1/PRV564_top/Kernel/Regfile/POWERGATING_clock_N82_2
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1336
Core_N1/PRV564_top/Kernel/Regfile/POWERGATING_clock_N82_3
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1337
Core_N1/PRV564_top/Kernel/Regfile/POWERGATING_clock_N83_2
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1338
Core_N1/PRV564_top/Kernel/Regfile/POWERGATING_clock_N83_3
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1339
Core_N1/PRV564_top/Kernel/Regfile/POWERGATING_clock_N84_2
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1340
Core_N1/PRV564_top/Kernel/Regfile/POWERGATING_clock_N84_3
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1341
Core_N1/PRV564_top/Kernel/Regfile/POWERGATING_clock_N85_2
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1342
Core_N1/PRV564_top/Kernel/Regfile/POWERGATING_clock_N85_3
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1343
Core_N1/PRV564_top/Kernel/Regfile/POWERGATING_clock_N86_2
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1344
Core_N1/PRV564_top/Kernel/Regfile/POWERGATING_clock_N86_3
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1345
Core_N1/PRV564_top/Kernel/Regfile/POWERGATING_clock_N87_2
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1346
Core_N1/PRV564_top/Kernel/Regfile/POWERGATING_clock_N87_3
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1347
Core_N1/PRV564_top/Kernel/Regfile/POWERGATING_clock_N88_2
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1348
Core_N1/PRV564_top/Kernel/Regfile/POWERGATING_clock_N88_3
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1349
Core_N1/PRV564_top/Kernel/Regfile/POWERGATING_clock_N89_2
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1350
Core_N1/PRV564_top/Kernel/Regfile/POWERGATING_clock_N89_3
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1351
Core_N1/PRV564_top/Kernel/commit    17513.3307      1.2      88.7568    9024.9531       0.0000  ysyx_210152_commit_0
Core_N1/PRV564_top/Kernel/commit/TrapManage
                                     4459.3568      0.3    4459.3568       0.0000       0.0000  ysyx_210152_TrapManage_0
Core_N1/PRV564_top/Kernel/commit/WB_select
                                     3940.2640      0.3    3940.2640       0.0000       0.0000  ysyx_210152_WB_select_0
Core_N1/PRV564_top/L1D             330345.1740     22.9    4683.9384    8540.8251       0.0000  ysyx_210152_L1D_2_04_0
Core_N1/PRV564_top/L1D/BIU           3933.5400      0.3    2209.5064    1637.9665       0.0000  ysyx_210152_FIB_BIU_04_0
Core_N1/PRV564_top/L1D/BIU/POWERGATING_clock_N216_1
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1104
Core_N1/PRV564_top/L1D/BIU/POWERGATING_clock_N229_2
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1102
Core_N1/PRV564_top/L1D/BIU/POWERGATING_clock_N229_3
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1103
Core_N1/PRV564_top/L1D/BIU/POWERGATING_clock_N230_1
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1101
Core_N1/PRV564_top/L1D/CACHE_MEMORY
                                   215110.6046     14.9   10738.2280     102.2048  204270.1719  ysyx_210152_pTDPRAM_ysyx_BANK_COEFF2_0
Core_N1/PRV564_top/L1D/L1D_AQBuf    30395.1702      2.1       0.0000       0.0000       0.0000  ysyx_210152_L1_AQBuf_0_0
Core_N1/PRV564_top/L1D/L1D_AQBuf/AQBuf
                                    30395.1702      2.1   10129.0336   19749.7335       0.0000  ysyx_210152_SyncFIFO_DWID194_DDEPTH4_0
Core_N1/PRV564_top/L1D/L1D_AQBuf/AQBuf/POWERGATING_clock_N407_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_886
Core_N1/PRV564_top/L1D/L1D_AQBuf/AQBuf/POWERGATING_clock_N407_10
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_890
Core_N1/PRV564_top/L1D/L1D_AQBuf/AQBuf/POWERGATING_clock_N407_11
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_891
Core_N1/PRV564_top/L1D/L1D_AQBuf/AQBuf/POWERGATING_clock_N407_7
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_887
Core_N1/PRV564_top/L1D/L1D_AQBuf/AQBuf/POWERGATING_clock_N407_8
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_888
Core_N1/PRV564_top/L1D/L1D_AQBuf/AQBuf/POWERGATING_clock_N407_9
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_889
Core_N1/PRV564_top/L1D/L1D_AQBuf/AQBuf/POWERGATING_clock_N408_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_892
Core_N1/PRV564_top/L1D/L1D_AQBuf/AQBuf/POWERGATING_clock_N408_10
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_896
Core_N1/PRV564_top/L1D/L1D_AQBuf/AQBuf/POWERGATING_clock_N408_11
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_897
Core_N1/PRV564_top/L1D/L1D_AQBuf/AQBuf/POWERGATING_clock_N408_7
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_893
Core_N1/PRV564_top/L1D/L1D_AQBuf/AQBuf/POWERGATING_clock_N408_8
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_894
Core_N1/PRV564_top/L1D/L1D_AQBuf/AQBuf/POWERGATING_clock_N408_9
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_895
Core_N1/PRV564_top/L1D/L1D_AQBuf/AQBuf/POWERGATING_clock_N409_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_898
Core_N1/PRV564_top/L1D/L1D_AQBuf/AQBuf/POWERGATING_clock_N409_10
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_902
Core_N1/PRV564_top/L1D/L1D_AQBuf/AQBuf/POWERGATING_clock_N409_11
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_903
Core_N1/PRV564_top/L1D/L1D_AQBuf/AQBuf/POWERGATING_clock_N409_7
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_899
Core_N1/PRV564_top/L1D/L1D_AQBuf/AQBuf/POWERGATING_clock_N409_8
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_900
Core_N1/PRV564_top/L1D/L1D_AQBuf/AQBuf/POWERGATING_clock_N409_9
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_901
Core_N1/PRV564_top/L1D/L1D_AQBuf/AQBuf/POWERGATING_clock_N410_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_904
Core_N1/PRV564_top/L1D/L1D_AQBuf/AQBuf/POWERGATING_clock_N410_10
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_908
Core_N1/PRV564_top/L1D/L1D_AQBuf/AQBuf/POWERGATING_clock_N410_11
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_909
Core_N1/PRV564_top/L1D/L1D_AQBuf/AQBuf/POWERGATING_clock_N410_7
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_905
Core_N1/PRV564_top/L1D/L1D_AQBuf/AQBuf/POWERGATING_clock_N410_8
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_906
Core_N1/PRV564_top/L1D/L1D_AQBuf/AQBuf/POWERGATING_clock_N410_9
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_907
Core_N1/PRV564_top/L1D/POWERGATING_clock_BSEL_Hold_Trig_1
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1359
Core_N1/PRV564_top/L1D/POWERGATING_clock_n229_5
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1353
Core_N1/PRV564_top/L1D/POWERGATING_clock_n229_6
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1354
Core_N1/PRV564_top/L1D/POWERGATING_clock_n229_7
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1355
Core_N1/PRV564_top/L1D/POWERGATING_clock_n229_8
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1356
Core_N1/PRV564_top/L1D/POWERGATING_clock_n229_9
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1357
Core_N1/PRV564_top/L1D/POWERGATING_clock_n233_1
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1352
Core_N1/PRV564_top/L1D/POWERGATING_clock_n234_1
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1358
Core_N1/PRV564_top/L1D/POWERGATING_clock_net58700_1
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1375
Core_N1/PRV564_top/L1D/POWERGATING_clock_net58706_1
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1374
Core_N1/PRV564_top/L1D/POWERGATING_clock_net58711_1
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1373
Core_N1/PRV564_top/L1D/POWERGATING_clock_net58716_1
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1372
Core_N1/PRV564_top/L1D/POWERGATING_clock_net58721_1
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1371
Core_N1/PRV564_top/L1D/POWERGATING_clock_net58726_1
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1370
Core_N1/PRV564_top/L1D/POWERGATING_clock_net58731_1
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1369
Core_N1/PRV564_top/L1D/POWERGATING_clock_net58736_1
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1368
Core_N1/PRV564_top/L1D/POWERGATING_clock_net58741_1
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1367
Core_N1/PRV564_top/L1D/POWERGATING_clock_net58746_1
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1366
Core_N1/PRV564_top/L1D/POWERGATING_clock_net58751_1
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1365
Core_N1/PRV564_top/L1D/POWERGATING_clock_net58756_1
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1364
Core_N1/PRV564_top/L1D/POWERGATING_clock_net58761_1
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1363
Core_N1/PRV564_top/L1D/POWERGATING_clock_net58766_1
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1362
Core_N1/PRV564_top/L1D/POWERGATING_clock_net58771_1
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1361
Core_N1/PRV564_top/L1D/POWERGATING_clock_net58776_1
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1360
Core_N1/PRV564_top/L1D/TAG_MANAGER_L1D
                                    67164.6924      4.7   27115.2023   37983.8773       0.0000  ysyx_210152_tagman_wa_32_2_21_0_1_0
Core_N1/PRV564_top/L1D/TAG_MANAGER_L1D/POWERGATING_clock_C4202_n865_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1137
Core_N1/PRV564_top/L1D/TAG_MANAGER_L1D/POWERGATING_clock_C4202_n866_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1105
Core_N1/PRV564_top/L1D/TAG_MANAGER_L1D/POWERGATING_clock_C4202_n867_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1153
Core_N1/PRV564_top/L1D/TAG_MANAGER_L1D/POWERGATING_clock_C4202_n868_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1121
Core_N1/PRV564_top/L1D/TAG_MANAGER_L1D/POWERGATING_clock_C4202_n869_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1145
Core_N1/PRV564_top/L1D/TAG_MANAGER_L1D/POWERGATING_clock_C4202_n870_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1113
Core_N1/PRV564_top/L1D/TAG_MANAGER_L1D/POWERGATING_clock_C4202_n871_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1161
Core_N1/PRV564_top/L1D/TAG_MANAGER_L1D/POWERGATING_clock_C4202_n872_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1129
Core_N1/PRV564_top/L1D/TAG_MANAGER_L1D/POWERGATING_clock_C4202_n877_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1141
Core_N1/PRV564_top/L1D/TAG_MANAGER_L1D/POWERGATING_clock_C4202_n878_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1109
Core_N1/PRV564_top/L1D/TAG_MANAGER_L1D/POWERGATING_clock_C4202_n879_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1157
Core_N1/PRV564_top/L1D/TAG_MANAGER_L1D/POWERGATING_clock_C4202_n880_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1125
Core_N1/PRV564_top/L1D/TAG_MANAGER_L1D/POWERGATING_clock_C4202_n881_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1149
Core_N1/PRV564_top/L1D/TAG_MANAGER_L1D/POWERGATING_clock_C4202_n882_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1117
Core_N1/PRV564_top/L1D/TAG_MANAGER_L1D/POWERGATING_clock_C4202_n883_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1165
Core_N1/PRV564_top/L1D/TAG_MANAGER_L1D/POWERGATING_clock_C4202_n884_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1133
Core_N1/PRV564_top/L1D/TAG_MANAGER_L1D/POWERGATING_clock_C4202_n889_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1139
Core_N1/PRV564_top/L1D/TAG_MANAGER_L1D/POWERGATING_clock_C4202_n890_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1107
Core_N1/PRV564_top/L1D/TAG_MANAGER_L1D/POWERGATING_clock_C4202_n891_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1155
Core_N1/PRV564_top/L1D/TAG_MANAGER_L1D/POWERGATING_clock_C4202_n892_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1123
Core_N1/PRV564_top/L1D/TAG_MANAGER_L1D/POWERGATING_clock_C4202_n893_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1147
Core_N1/PRV564_top/L1D/TAG_MANAGER_L1D/POWERGATING_clock_C4202_n894_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1115
Core_N1/PRV564_top/L1D/TAG_MANAGER_L1D/POWERGATING_clock_C4202_n895_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1163
Core_N1/PRV564_top/L1D/TAG_MANAGER_L1D/POWERGATING_clock_C4202_n896_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1131
Core_N1/PRV564_top/L1D/TAG_MANAGER_L1D/POWERGATING_clock_C4202_n901_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1143
Core_N1/PRV564_top/L1D/TAG_MANAGER_L1D/POWERGATING_clock_C4202_n902_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1111
Core_N1/PRV564_top/L1D/TAG_MANAGER_L1D/POWERGATING_clock_C4202_n903_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1159
Core_N1/PRV564_top/L1D/TAG_MANAGER_L1D/POWERGATING_clock_C4202_n904_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1127
Core_N1/PRV564_top/L1D/TAG_MANAGER_L1D/POWERGATING_clock_C4202_n905_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1151
Core_N1/PRV564_top/L1D/TAG_MANAGER_L1D/POWERGATING_clock_C4202_n906_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1119
Core_N1/PRV564_top/L1D/TAG_MANAGER_L1D/POWERGATING_clock_C4202_n907_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1167
Core_N1/PRV564_top/L1D/TAG_MANAGER_L1D/POWERGATING_clock_C4202_n908_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1135
Core_N1/PRV564_top/L1D/TAG_MANAGER_L1D/POWERGATING_clock_C4202_n913_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1138
Core_N1/PRV564_top/L1D/TAG_MANAGER_L1D/POWERGATING_clock_C4202_n914_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1106
Core_N1/PRV564_top/L1D/TAG_MANAGER_L1D/POWERGATING_clock_C4202_n915_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1154
Core_N1/PRV564_top/L1D/TAG_MANAGER_L1D/POWERGATING_clock_C4202_n916_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1122
Core_N1/PRV564_top/L1D/TAG_MANAGER_L1D/POWERGATING_clock_C4202_n917_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1146
Core_N1/PRV564_top/L1D/TAG_MANAGER_L1D/POWERGATING_clock_C4202_n918_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1114
Core_N1/PRV564_top/L1D/TAG_MANAGER_L1D/POWERGATING_clock_C4202_n919_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1162
Core_N1/PRV564_top/L1D/TAG_MANAGER_L1D/POWERGATING_clock_C4202_n920_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1130
Core_N1/PRV564_top/L1D/TAG_MANAGER_L1D/POWERGATING_clock_C4202_n925_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1142
Core_N1/PRV564_top/L1D/TAG_MANAGER_L1D/POWERGATING_clock_C4202_n926_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1110
Core_N1/PRV564_top/L1D/TAG_MANAGER_L1D/POWERGATING_clock_C4202_n927_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1158
Core_N1/PRV564_top/L1D/TAG_MANAGER_L1D/POWERGATING_clock_C4202_n928_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1126
Core_N1/PRV564_top/L1D/TAG_MANAGER_L1D/POWERGATING_clock_C4202_n929_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1150
Core_N1/PRV564_top/L1D/TAG_MANAGER_L1D/POWERGATING_clock_C4202_n930_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1118
Core_N1/PRV564_top/L1D/TAG_MANAGER_L1D/POWERGATING_clock_C4202_n931_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1166
Core_N1/PRV564_top/L1D/TAG_MANAGER_L1D/POWERGATING_clock_C4202_n932_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1134
Core_N1/PRV564_top/L1D/TAG_MANAGER_L1D/POWERGATING_clock_C4202_n937_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1140
Core_N1/PRV564_top/L1D/TAG_MANAGER_L1D/POWERGATING_clock_C4202_n938_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1108
Core_N1/PRV564_top/L1D/TAG_MANAGER_L1D/POWERGATING_clock_C4202_n939_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1156
Core_N1/PRV564_top/L1D/TAG_MANAGER_L1D/POWERGATING_clock_C4202_n940_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1124
Core_N1/PRV564_top/L1D/TAG_MANAGER_L1D/POWERGATING_clock_C4202_n941_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1148
Core_N1/PRV564_top/L1D/TAG_MANAGER_L1D/POWERGATING_clock_C4202_n942_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1116
Core_N1/PRV564_top/L1D/TAG_MANAGER_L1D/POWERGATING_clock_C4202_n943_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1164
Core_N1/PRV564_top/L1D/TAG_MANAGER_L1D/POWERGATING_clock_C4202_n944_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1132
Core_N1/PRV564_top/L1D/TAG_MANAGER_L1D/POWERGATING_clock_C4202_n949_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1144
Core_N1/PRV564_top/L1D/TAG_MANAGER_L1D/POWERGATING_clock_C4202_n950_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1112
Core_N1/PRV564_top/L1D/TAG_MANAGER_L1D/POWERGATING_clock_C4202_n951_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1160
Core_N1/PRV564_top/L1D/TAG_MANAGER_L1D/POWERGATING_clock_C4202_n952_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1128
Core_N1/PRV564_top/L1D/TAG_MANAGER_L1D/POWERGATING_clock_C4202_n953_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1152
Core_N1/PRV564_top/L1D/TAG_MANAGER_L1D/POWERGATING_clock_C4202_n954_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1120
Core_N1/PRV564_top/L1D/TAG_MANAGER_L1D/POWERGATING_clock_C4202_n955_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1168
Core_N1/PRV564_top/L1D/TAG_MANAGER_L1D/POWERGATING_clock_C4202_n956_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1136
Core_N1/PRV564_top/L1D/TAG_MANAGER_L1D/POWERGATING_clock_n3156_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1177
Core_N1/PRV564_top/L1D/TAG_MANAGER_L1D/POWERGATING_clock_n3209_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1182
Core_N1/PRV564_top/L1D/TAG_MANAGER_L1D/POWERGATING_clock_n3318_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1186
Core_N1/PRV564_top/L1D/TAG_MANAGER_L1D/POWERGATING_clock_n3323_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1180
Core_N1/PRV564_top/L1D/TAG_MANAGER_L1D/POWERGATING_clock_n4490_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1200
Core_N1/PRV564_top/L1D/TAG_MANAGER_L1D/POWERGATING_clock_n4491_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1199
Core_N1/PRV564_top/L1D/TAG_MANAGER_L1D/POWERGATING_clock_n4492_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1198
Core_N1/PRV564_top/L1D/TAG_MANAGER_L1D/POWERGATING_clock_n4493_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1197
Core_N1/PRV564_top/L1D/TAG_MANAGER_L1D/POWERGATING_clock_n4494_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1196
Core_N1/PRV564_top/L1D/TAG_MANAGER_L1D/POWERGATING_clock_n4495_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1195
Core_N1/PRV564_top/L1D/TAG_MANAGER_L1D/POWERGATING_clock_n4496_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1194
Core_N1/PRV564_top/L1D/TAG_MANAGER_L1D/POWERGATING_clock_n4497_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1193
Core_N1/PRV564_top/L1D/TAG_MANAGER_L1D/POWERGATING_clock_n4498_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1192
Core_N1/PRV564_top/L1D/TAG_MANAGER_L1D/POWERGATING_clock_n4499_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1191
Core_N1/PRV564_top/L1D/TAG_MANAGER_L1D/POWERGATING_clock_n4500_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1190
Core_N1/PRV564_top/L1D/TAG_MANAGER_L1D/POWERGATING_clock_n4501_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1189
Core_N1/PRV564_top/L1D/TAG_MANAGER_L1D/POWERGATING_clock_n4502_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1188
Core_N1/PRV564_top/L1D/TAG_MANAGER_L1D/POWERGATING_clock_n4503_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1187
Core_N1/PRV564_top/L1D/TAG_MANAGER_L1D/POWERGATING_clock_n4504_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1185
Core_N1/PRV564_top/L1D/TAG_MANAGER_L1D/POWERGATING_clock_n4505_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1184
Core_N1/PRV564_top/L1D/TAG_MANAGER_L1D/POWERGATING_clock_n4506_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1183
Core_N1/PRV564_top/L1D/TAG_MANAGER_L1D/POWERGATING_clock_n4507_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1181
Core_N1/PRV564_top/L1D/TAG_MANAGER_L1D/POWERGATING_clock_n4508_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1179
Core_N1/PRV564_top/L1D/TAG_MANAGER_L1D/POWERGATING_clock_n4509_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1178
Core_N1/PRV564_top/L1D/TAG_MANAGER_L1D/POWERGATING_clock_n4510_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1176
Core_N1/PRV564_top/L1D/TAG_MANAGER_L1D/POWERGATING_clock_n4511_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1175
Core_N1/PRV564_top/L1D/TAG_MANAGER_L1D/POWERGATING_clock_n4512_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1174
Core_N1/PRV564_top/L1D/TAG_MANAGER_L1D/POWERGATING_clock_n4513_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1173
Core_N1/PRV564_top/L1D/TAG_MANAGER_L1D/POWERGATING_clock_n4514_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1172
Core_N1/PRV564_top/L1D/TAG_MANAGER_L1D/POWERGATING_clock_n4515_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1171
Core_N1/PRV564_top/L1D/TAG_MANAGER_L1D/POWERGATING_clock_n4516_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1170
Core_N1/PRV564_top/L1D/TAG_MANAGER_L1D/POWERGATING_clock_n4517_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1169
Core_N1/PRV564_top/L1I             283991.2622     19.7    2196.0584    4718.9034       0.0000  ysyx_210152_L1I_2_03_0
Core_N1/PRV564_top/L1I/BIU           3279.9672      0.2    1632.5872    1561.3129       0.0000  ysyx_210152_FIB_BIU_03_0
Core_N1/PRV564_top/L1I/BIU/POWERGATING_clock_N216_1
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1204
Core_N1/PRV564_top/L1I/BIU/POWERGATING_clock_N229_2
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1202
Core_N1/PRV564_top/L1I/BIU/POWERGATING_clock_N229_3
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1203
Core_N1/PRV564_top/L1I/BIU/POWERGATING_clock_N230_1
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1201
Core_N1/PRV564_top/L1I/CACHE_MEMORY
                                   207687.3087     14.4    3366.0344      51.1024  204270.1719  ysyx_210152_pDPRAM_ysyx_BANK_COEFF2_0
Core_N1/PRV564_top/L1I/L1I_AQBuf     9927.3138      0.7       0.0000       0.0000       0.0000  ysyx_210152_L1_AQBuf_1_0
Core_N1/PRV564_top/L1I/L1I_AQBuf/AQBuf
                                     9927.3138      0.7    3394.2752    6360.9042       0.0000  ysyx_210152_SyncFIFO_DWID66_DDEPTH4_0
Core_N1/PRV564_top/L1I/L1I_AQBuf/AQBuf/POWERGATING_clock_N151_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_910
Core_N1/PRV564_top/L1I/L1I_AQBuf/AQBuf/POWERGATING_clock_N151_3
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_911
Core_N1/PRV564_top/L1I/L1I_AQBuf/AQBuf/POWERGATING_clock_N152_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_912
Core_N1/PRV564_top/L1I/L1I_AQBuf/AQBuf/POWERGATING_clock_N152_3
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_913
Core_N1/PRV564_top/L1I/L1I_AQBuf/AQBuf/POWERGATING_clock_N153_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_914
Core_N1/PRV564_top/L1I/L1I_AQBuf/AQBuf/POWERGATING_clock_N153_3
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_915
Core_N1/PRV564_top/L1I/L1I_AQBuf/AQBuf/POWERGATING_clock_N154_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_916
Core_N1/PRV564_top/L1I/L1I_AQBuf/AQBuf/POWERGATING_clock_N154_3
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_917
Core_N1/PRV564_top/L1I/POWERGATING_clock_N252_1
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1379
Core_N1/PRV564_top/L1I/POWERGATING_clock_n40_1
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1376
Core_N1/PRV564_top/L1I/POWERGATING_clock_n42_1
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1377
Core_N1/PRV564_top/L1I/POWERGATING_clock_n43_1
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1378
Core_N1/PRV564_top/L1I/POWERGATING_clock_net59332_1
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1395
Core_N1/PRV564_top/L1I/POWERGATING_clock_net59338_1
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1394
Core_N1/PRV564_top/L1I/POWERGATING_clock_net59343_1
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1393
Core_N1/PRV564_top/L1I/POWERGATING_clock_net59348_1
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1392
Core_N1/PRV564_top/L1I/POWERGATING_clock_net59353_1
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1391
Core_N1/PRV564_top/L1I/POWERGATING_clock_net59358_1
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1390
Core_N1/PRV564_top/L1I/POWERGATING_clock_net59363_1
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1389
Core_N1/PRV564_top/L1I/POWERGATING_clock_net59368_1
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1388
Core_N1/PRV564_top/L1I/POWERGATING_clock_net59373_1
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1387
Core_N1/PRV564_top/L1I/POWERGATING_clock_net59378_1
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1386
Core_N1/PRV564_top/L1I/POWERGATING_clock_net59383_1
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1385
Core_N1/PRV564_top/L1I/POWERGATING_clock_net59388_1
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1384
Core_N1/PRV564_top/L1I/POWERGATING_clock_net59393_1
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1383
Core_N1/PRV564_top/L1I/POWERGATING_clock_net59398_1
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1382
Core_N1/PRV564_top/L1I/POWERGATING_clock_net59403_1
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1381
Core_N1/PRV564_top/L1I/POWERGATING_clock_net59408_1
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1380
Core_N1/PRV564_top/L1I/TAG_MANAGER_L1I
                                    55751.3748      3.9   18154.7999   36176.4660       0.0000  ysyx_210152_tagman_wa_32_2_21_1_0_0
Core_N1/PRV564_top/L1I/TAG_MANAGER_L1I/POWERGATING_clock_C3541_n865_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1239
Core_N1/PRV564_top/L1I/TAG_MANAGER_L1I/POWERGATING_clock_C3541_n866_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1207
Core_N1/PRV564_top/L1I/TAG_MANAGER_L1I/POWERGATING_clock_C3541_n867_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1255
Core_N1/PRV564_top/L1I/TAG_MANAGER_L1I/POWERGATING_clock_C3541_n868_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1223
Core_N1/PRV564_top/L1I/TAG_MANAGER_L1I/POWERGATING_clock_C3541_n869_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1247
Core_N1/PRV564_top/L1I/TAG_MANAGER_L1I/POWERGATING_clock_C3541_n870_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1215
Core_N1/PRV564_top/L1I/TAG_MANAGER_L1I/POWERGATING_clock_C3541_n871_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1263
Core_N1/PRV564_top/L1I/TAG_MANAGER_L1I/POWERGATING_clock_C3541_n872_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1231
Core_N1/PRV564_top/L1I/TAG_MANAGER_L1I/POWERGATING_clock_C3541_n877_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1243
Core_N1/PRV564_top/L1I/TAG_MANAGER_L1I/POWERGATING_clock_C3541_n878_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1211
Core_N1/PRV564_top/L1I/TAG_MANAGER_L1I/POWERGATING_clock_C3541_n879_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1259
Core_N1/PRV564_top/L1I/TAG_MANAGER_L1I/POWERGATING_clock_C3541_n880_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1227
Core_N1/PRV564_top/L1I/TAG_MANAGER_L1I/POWERGATING_clock_C3541_n881_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1251
Core_N1/PRV564_top/L1I/TAG_MANAGER_L1I/POWERGATING_clock_C3541_n882_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1219
Core_N1/PRV564_top/L1I/TAG_MANAGER_L1I/POWERGATING_clock_C3541_n883_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1267
Core_N1/PRV564_top/L1I/TAG_MANAGER_L1I/POWERGATING_clock_C3541_n884_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1235
Core_N1/PRV564_top/L1I/TAG_MANAGER_L1I/POWERGATING_clock_C3541_n889_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1241
Core_N1/PRV564_top/L1I/TAG_MANAGER_L1I/POWERGATING_clock_C3541_n890_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1209
Core_N1/PRV564_top/L1I/TAG_MANAGER_L1I/POWERGATING_clock_C3541_n891_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1257
Core_N1/PRV564_top/L1I/TAG_MANAGER_L1I/POWERGATING_clock_C3541_n892_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1225
Core_N1/PRV564_top/L1I/TAG_MANAGER_L1I/POWERGATING_clock_C3541_n893_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1249
Core_N1/PRV564_top/L1I/TAG_MANAGER_L1I/POWERGATING_clock_C3541_n894_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1217
Core_N1/PRV564_top/L1I/TAG_MANAGER_L1I/POWERGATING_clock_C3541_n895_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1265
Core_N1/PRV564_top/L1I/TAG_MANAGER_L1I/POWERGATING_clock_C3541_n896_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1233
Core_N1/PRV564_top/L1I/TAG_MANAGER_L1I/POWERGATING_clock_C3541_n901_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1245
Core_N1/PRV564_top/L1I/TAG_MANAGER_L1I/POWERGATING_clock_C3541_n902_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1213
Core_N1/PRV564_top/L1I/TAG_MANAGER_L1I/POWERGATING_clock_C3541_n903_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1261
Core_N1/PRV564_top/L1I/TAG_MANAGER_L1I/POWERGATING_clock_C3541_n904_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1229
Core_N1/PRV564_top/L1I/TAG_MANAGER_L1I/POWERGATING_clock_C3541_n905_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1253
Core_N1/PRV564_top/L1I/TAG_MANAGER_L1I/POWERGATING_clock_C3541_n906_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1221
Core_N1/PRV564_top/L1I/TAG_MANAGER_L1I/POWERGATING_clock_C3541_n907_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1269
Core_N1/PRV564_top/L1I/TAG_MANAGER_L1I/POWERGATING_clock_C3541_n908_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1237
Core_N1/PRV564_top/L1I/TAG_MANAGER_L1I/POWERGATING_clock_C3541_n913_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1240
Core_N1/PRV564_top/L1I/TAG_MANAGER_L1I/POWERGATING_clock_C3541_n914_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1208
Core_N1/PRV564_top/L1I/TAG_MANAGER_L1I/POWERGATING_clock_C3541_n915_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1256
Core_N1/PRV564_top/L1I/TAG_MANAGER_L1I/POWERGATING_clock_C3541_n916_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1224
Core_N1/PRV564_top/L1I/TAG_MANAGER_L1I/POWERGATING_clock_C3541_n917_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1248
Core_N1/PRV564_top/L1I/TAG_MANAGER_L1I/POWERGATING_clock_C3541_n918_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1216
Core_N1/PRV564_top/L1I/TAG_MANAGER_L1I/POWERGATING_clock_C3541_n919_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1264
Core_N1/PRV564_top/L1I/TAG_MANAGER_L1I/POWERGATING_clock_C3541_n920_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1232
Core_N1/PRV564_top/L1I/TAG_MANAGER_L1I/POWERGATING_clock_C3541_n925_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1244
Core_N1/PRV564_top/L1I/TAG_MANAGER_L1I/POWERGATING_clock_C3541_n926_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1212
Core_N1/PRV564_top/L1I/TAG_MANAGER_L1I/POWERGATING_clock_C3541_n927_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1260
Core_N1/PRV564_top/L1I/TAG_MANAGER_L1I/POWERGATING_clock_C3541_n928_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1228
Core_N1/PRV564_top/L1I/TAG_MANAGER_L1I/POWERGATING_clock_C3541_n929_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1252
Core_N1/PRV564_top/L1I/TAG_MANAGER_L1I/POWERGATING_clock_C3541_n930_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1220
Core_N1/PRV564_top/L1I/TAG_MANAGER_L1I/POWERGATING_clock_C3541_n931_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1268
Core_N1/PRV564_top/L1I/TAG_MANAGER_L1I/POWERGATING_clock_C3541_n932_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1236
Core_N1/PRV564_top/L1I/TAG_MANAGER_L1I/POWERGATING_clock_C3541_n937_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1242
Core_N1/PRV564_top/L1I/TAG_MANAGER_L1I/POWERGATING_clock_C3541_n938_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1210
Core_N1/PRV564_top/L1I/TAG_MANAGER_L1I/POWERGATING_clock_C3541_n939_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1258
Core_N1/PRV564_top/L1I/TAG_MANAGER_L1I/POWERGATING_clock_C3541_n940_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1226
Core_N1/PRV564_top/L1I/TAG_MANAGER_L1I/POWERGATING_clock_C3541_n941_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1250
Core_N1/PRV564_top/L1I/TAG_MANAGER_L1I/POWERGATING_clock_C3541_n942_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1218
Core_N1/PRV564_top/L1I/TAG_MANAGER_L1I/POWERGATING_clock_C3541_n943_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1266
Core_N1/PRV564_top/L1I/TAG_MANAGER_L1I/POWERGATING_clock_C3541_n944_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1234
Core_N1/PRV564_top/L1I/TAG_MANAGER_L1I/POWERGATING_clock_C3541_n949_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1246
Core_N1/PRV564_top/L1I/TAG_MANAGER_L1I/POWERGATING_clock_C3541_n950_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1214
Core_N1/PRV564_top/L1I/TAG_MANAGER_L1I/POWERGATING_clock_C3541_n951_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1262
Core_N1/PRV564_top/L1I/TAG_MANAGER_L1I/POWERGATING_clock_C3541_n952_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1230
Core_N1/PRV564_top/L1I/TAG_MANAGER_L1I/POWERGATING_clock_C3541_n953_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1254
Core_N1/PRV564_top/L1I/TAG_MANAGER_L1I/POWERGATING_clock_C3541_n954_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1222
Core_N1/PRV564_top/L1I/TAG_MANAGER_L1I/POWERGATING_clock_C3541_n955_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1270
Core_N1/PRV564_top/L1I/TAG_MANAGER_L1I/POWERGATING_clock_C3541_n956_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1238
Core_N1/PRV564_top/L1I/TAG_MANAGER_L1I/POWERGATING_clock_N159_1
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1205
Core_N1/PRV564_top/L1I/TAG_MANAGER_L1I/POWERGATING_clock_n1257_1
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1206
Core_N1/PRV564_top/POWERGATING_clock_n13_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1449
Core_N1/PRV564_top/POWERGATING_clock_n15_0
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1448
Core_N1/RST_SYNC                       65.8952      0.0       4.0344      61.8608       0.0000  ysyx_210152_reset_gen_0
Core_N1/SFR                         11960.6513      0.8    6407.9720    5423.5786       0.0000  ysyx_210152_SFR_0
Core_N1/SFR/POWERGATING_clock_N501_2
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1445
Core_N1/SFR/POWERGATING_clock_N501_3
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_117
Core_N1/SFR/POWERGATING_clock_N502_2
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1441
Core_N1/SFR/POWERGATING_clock_N502_3
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1442
Core_N1/SFR/POWERGATING_clock_N567_2
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1443
Core_N1/SFR/POWERGATING_clock_N567_3
                                       21.5168      0.0       0.0000      21.5168       0.0000  POWERMODULE_HIGH_ysyx_210152_0_1444
--------------------------------  ------------  -------  -----------  -----------  -----------  --------------------------------------------------
Total                                                    508057.3742  525709.2326  408540.3438
=====================TIMING REPORT====================
Information: Timing loop detected. (OPT-150)
	Core_N1/FIB2AXI/U1024/A1 Core_N1/FIB2AXI/U1024/ZN Core_N1/FIB2AXI/U1011/A1 Core_N1/FIB2AXI/U1011/ZN 
Information: Timing loop detected. (OPT-150)
	Core_N1/FIB2AXI/U1114/A1 Core_N1/FIB2AXI/U1114/ZN Core_N1/FIB2AXI/U1011/A2 Core_N1/FIB2AXI/U1011/ZN 
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1024'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1024'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1024'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1114'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1114'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1114'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U949'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U949'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U949'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1089'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1089'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1089'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U994'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U994'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U994'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1104'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1104'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1104'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U874'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U874'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U874'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1064'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1064'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1064'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1000'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1000'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1000'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1106'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1106'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1106'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1003'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1003'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1003'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1107'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1107'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1107'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1006'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1006'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1006'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1108'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1108'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1108'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1009'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1009'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1009'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1109'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1109'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1109'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1012'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1012'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1012'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1110'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1110'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1110'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1015'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1015'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1015'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1111'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1111'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1111'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1018'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1018'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1018'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1112'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1112'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1112'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1021'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1021'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1021'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1113'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1113'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1113'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1027'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1027'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1027'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1115'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1115'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1115'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1030'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1030'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1030'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1116'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1116'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1116'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1033'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1033'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1033'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1117'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1117'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1117'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1036'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1036'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1036'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1118'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1118'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1118'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1039'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1039'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1039'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1119'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1119'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1119'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1042'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1042'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1042'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1120'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1120'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1120'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1045'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1045'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1045'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1121'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1121'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1121'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1048'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1048'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1048'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1122'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1122'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1122'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1051'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1051'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1051'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1123'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1123'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1123'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1054'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1054'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1054'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1124'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1124'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1124'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1057'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1057'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1057'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1125'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1125'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1125'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1060'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1060'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1060'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1126'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1126'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1126'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U916'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U916'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U916'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1078'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1078'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1078'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U919'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U919'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U919'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1079'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1079'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1079'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U922'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U922'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U922'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1080'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1080'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1080'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U925'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U925'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U925'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1081'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1081'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1081'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U928'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U928'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U928'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1082'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1082'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1082'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U931'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U931'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U931'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1083'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1083'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1083'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U934'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U934'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U934'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1084'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1084'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1084'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U937'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U937'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U937'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1085'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1085'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1085'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U940'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U940'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U940'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1086'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1086'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1086'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1087'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1087'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1087'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U943'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U943'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U943'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U946'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U946'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U946'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1088'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1088'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1088'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U952'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U952'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U952'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1090'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1090'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1090'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U955'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U955'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U955'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1091'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1091'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1091'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U958'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U958'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U958'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1092'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1092'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1092'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U961'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U961'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U961'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1093'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1093'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1093'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U964'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U964'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U964'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1094'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1094'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1094'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U967'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U967'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U967'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1095'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1095'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1095'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U970'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U970'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U970'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1096'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1096'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1096'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U973'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U973'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U973'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1097'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1097'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1097'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U976'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U976'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U976'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1098'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1098'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1098'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U979'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U979'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U979'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1099'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1099'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1099'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U982'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U982'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U982'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1100'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1100'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1100'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U985'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U985'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U985'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1101'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1101'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1101'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U988'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U988'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U988'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1102'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1102'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1102'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U991'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U991'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U991'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1103'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1103'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1103'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U997'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U997'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U997'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1105'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1105'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1105'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U871'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U871'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U871'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1063'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1063'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1063'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U877'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U877'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U877'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1065'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1065'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1065'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U880'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U880'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U880'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1066'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1066'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1066'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U883'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U883'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U883'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1067'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1067'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1067'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U886'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U886'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U886'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1068'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1068'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1068'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U889'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U889'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U889'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1069'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1069'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1069'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U892'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U892'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U892'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1070'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1070'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1070'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U895'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U895'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U895'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1071'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1071'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1071'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U898'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U898'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U898'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1072'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1072'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1072'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U901'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U901'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U901'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1073'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1073'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1073'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U904'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U904'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U904'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1074'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1074'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1074'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U907'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U907'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U907'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1075'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1075'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1075'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1076'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1076'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1076'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U910'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U910'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U910'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U913'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U913'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U913'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1077'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1077'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'Core_N1/FIB2AXI/U1077'
         to break a timing loop. (OPT-314)
 
****************************************
Report : timing
        -path full
        -delay max
        -input_pins
        -nets
        -max_paths 3
        -transition_time
Design : ysyx_210152
Date   : Sun Oct 10 16:34:47 2021
****************************************
 # A fanout number of 1000 was used for high fanout net computations.
 scc011ums_hd_lvt_ss_v1p08_125c_ccs
  Startpoint: Core_N1/PRV564_top/Kernel/IDU/ALU_DispBuffer/rd_pointer_reg
              (rising edge-triggered flip-flop clocked by CLK_clock)
  Endpoint: Core_N1/PRV564_top/Kernel/ALU/PIP_ALUo_DATA_data1_reg_63_
            (rising edge-triggered flip-flop clocked by CLK_clock)
  Path Group: CLK_clock
  Path Type: max
  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK_clock (rise edge)                                     0.0000     0.0000
  clock network delay (ideal)                                     0.0000     0.0000
  Core_N1/PRV564_top/Kernel/IDU/ALU_DispBuffer/rd_pointer_reg/CK (LVT_DRNQHDV4)
                                                        0.0000    0.0000     0.0000 r
  Core_N1/PRV564_top/Kernel/IDU/ALU_DispBuffer/rd_pointer_reg/Q (LVT_DRNQHDV4)
                                                        0.0712    0.2867     0.2867 r
  Core_N1/PRV564_top/Kernel/IDU/ALU_DispBuffer/rd_pointer (net)
                                                3                 0.0000     0.2867 r
  Core_N1/PRV564_top/Kernel/IDU/ALU_DispBuffer/U25/I (LVT_BUFHDV4)
                                                        0.0712    0.0000     0.2867 r
  Core_N1/PRV564_top/Kernel/IDU/ALU_DispBuffer/U25/Z (LVT_BUFHDV4)
                                                        0.2448    0.1939     0.4806 r
  Core_N1/PRV564_top/Kernel/IDU/ALU_DispBuffer/n15 (net)
                                               18                 0.0000     0.4806 r
  Core_N1/PRV564_top/Kernel/IDU/ALU_DispBuffer/U33/S (LVT_MUX2HDV1)
                                                        0.2448    0.0000     0.4806 r
  Core_N1/PRV564_top/Kernel/IDU/ALU_DispBuffer/U33/Z (LVT_MUX2HDV1)
                                                        0.1074    0.2289     0.7095 f
  Core_N1/PRV564_top/Kernel/IDU/ALU_DispBuffer/DBo_Opcode[1] (net)
                                                4                 0.0000     0.7095 f
  Core_N1/PRV564_top/Kernel/IDU/ALU_DispBuffer/DBo_Opcode[1] (ysyx_210152_DispBuffer_4)
                                                                  0.0000     0.7095 f
  Core_N1/PRV564_top/Kernel/IDU/PIP_ALUi_Opcode[1] (net)          0.0000     0.7095 f
  Core_N1/PRV564_top/Kernel/IDU/PIP_ALUi_Opcode[1] (ysyx_210152_IDU_0)
                                                                  0.0000     0.7095 f
  Core_N1/PRV564_top/Kernel/PIP_ALUi_Opcode[1] (net)              0.0000     0.7095 f
  Core_N1/PRV564_top/Kernel/ALU/PIP_ALUi_Opcode[1] (ysyx_210152_ALU_0)
                                                                  0.0000     0.7095 f
  Core_N1/PRV564_top/Kernel/ALU/PIP_ALUi_Opcode[1] (net)          0.0000     0.7095 f
  Core_N1/PRV564_top/Kernel/ALU/ALUcore/Opcode[1] (ysyx_210152_ALUcore_0)
                                                                  0.0000     0.7095 f
  Core_N1/PRV564_top/Kernel/ALU/ALUcore/Opcode[1] (net)           0.0000     0.7095 f
  Core_N1/PRV564_top/Kernel/ALU/ALUcore/U58/A2 (LVT_AND2HDV1)
                                                        0.1074    0.0000     0.7095 f
  Core_N1/PRV564_top/Kernel/ALU/ALUcore/U58/Z (LVT_AND2HDV1)
                                                        0.0640    0.1540     0.8636 f
  Core_N1/PRV564_top/Kernel/ALU/ALUcore/n604 (net)
                                                2                 0.0000     0.8636 f
  Core_N1/PRV564_top/Kernel/ALU/ALUcore/U121/I (LVT_INHDV1)
                                                        0.0640    0.0000     0.8636 f
  Core_N1/PRV564_top/Kernel/ALU/ALUcore/U121/ZN (LVT_INHDV1)
                                                        0.0562    0.0497     0.9132 r
  Core_N1/PRV564_top/Kernel/ALU/ALUcore/n39 (net)
                                                1                 0.0000     0.9132 r
  Core_N1/PRV564_top/Kernel/ALU/ALUcore/U122/A1 (LVT_NOR2HDV2)
                                                        0.0562    0.0000     0.9132 r
  Core_N1/PRV564_top/Kernel/ALU/ALUcore/U122/ZN (LVT_NOR2HDV2)
                                                        0.0564    0.0431     0.9563 f
  Core_N1/PRV564_top/Kernel/ALU/ALUcore/n40 (net)
                                                1                 0.0000     0.9563 f
  Core_N1/PRV564_top/Kernel/ALU/ALUcore/U18/A2 (LVT_AND2HDV8)
                                                        0.0564    0.0000     0.9563 f
  Core_N1/PRV564_top/Kernel/ALU/ALUcore/U18/Z (LVT_AND2HDV8)
                                                        0.0839    0.1359     1.0922 f
  Core_N1/PRV564_top/Kernel/ALU/ALUcore/n3764 (net)
                                               22                 0.0000     1.0922 f
  Core_N1/PRV564_top/Kernel/ALU/ALUcore/U171/I (LVT_INHDV2)
                                                        0.0839    0.0000     1.0922 f
  Core_N1/PRV564_top/Kernel/ALU/ALUcore/U171/ZN (LVT_INHDV2)
                                                        0.4211    0.2492     1.3414 r
  Core_N1/PRV564_top/Kernel/ALU/ALUcore/n126 (net)
                                               16                 0.0000     1.3414 r
  Core_N1/PRV564_top/Kernel/ALU/ALUcore/U172/A1 (LVT_XNOR2HDV1)
                                                        0.4211    0.0000     1.3414 r
  Core_N1/PRV564_top/Kernel/ALU/ALUcore/U172/ZN (LVT_XNOR2HDV1)
                                                        0.0909    0.2319     1.5733 f
  Core_N1/PRV564_top/Kernel/ALU/ALUcore/n62 (net)
                                                2                 0.0000     1.5733 f
  Core_N1/PRV564_top/Kernel/ALU/ALUcore/U173/A1 (LVT_NOR2HDV1)
                                                        0.0909    0.0000     1.5733 f
  Core_N1/PRV564_top/Kernel/ALU/ALUcore/U173/ZN (LVT_NOR2HDV1)
                                                        0.2640    0.1622     1.7355 r
  Core_N1/PRV564_top/Kernel/ALU/ALUcore/n495 (net)
                                                4                 0.0000     1.7355 r
  Core_N1/PRV564_top/Kernel/ALU/ALUcore/U176/A1 (LVT_NOR2HDV1)
                                                        0.2640    0.0000     1.7355 r
  Core_N1/PRV564_top/Kernel/ALU/ALUcore/U176/ZN (LVT_NOR2HDV1)
                                                        0.0937    0.0715     1.8070 f
  Core_N1/PRV564_top/Kernel/ALU/ALUcore/n65 (net)
                                                2                 0.0000     1.8070 f
  Core_N1/PRV564_top/Kernel/ALU/ALUcore/U192/A1 (LVT_AOI21HDV1)
                                                        0.0937    0.0000     1.8070 f
  Core_N1/PRV564_top/Kernel/ALU/ALUcore/U192/ZN (LVT_AOI21HDV1)
                                                        0.1353    0.1014     1.9084 r
  Core_N1/PRV564_top/Kernel/ALU/ALUcore/n66 (net)
                                                1                 0.0000     1.9084 r
  Core_N1/PRV564_top/Kernel/ALU/ALUcore/U193/B (LVT_OAI21HDV1)
                                                        0.1353    0.0000     1.9084 r
  Core_N1/PRV564_top/Kernel/ALU/ALUcore/U193/ZN (LVT_OAI21HDV1)
                                                        0.0808    0.0735     1.9819 f
  Core_N1/PRV564_top/Kernel/ALU/ALUcore/n68 (net)
                                                1                 0.0000     1.9819 f
  Core_N1/PRV564_top/Kernel/ALU/ALUcore/U28/B (LVT_AOI21HDV1)
                                                        0.0808    0.0000     1.9819 f
  Core_N1/PRV564_top/Kernel/ALU/ALUcore/U28/ZN (LVT_AOI21HDV1)
                                                        0.3036    0.1839     2.1658 r
  Core_N1/PRV564_top/Kernel/ALU/ALUcore/n313 (net)
                                                2                 0.0000     2.1658 r
  Core_N1/PRV564_top/Kernel/ALU/ALUcore/U26/I (LVT_INHDV3)
                                                        0.3036    0.0000     2.1658 r
  Core_N1/PRV564_top/Kernel/ALU/ALUcore/U26/ZN (LVT_INHDV3)
                                                        0.1810    0.1532     2.3190 f
  Core_N1/PRV564_top/Kernel/ALU/ALUcore/n466 (net)
                                               16                 0.0000     2.3190 f
  Core_N1/PRV564_top/Kernel/ALU/ALUcore/U553/A1 (LVT_AOI21HDV1)
                                                        0.1810    0.0000     2.3190 f
  Core_N1/PRV564_top/Kernel/ALU/ALUcore/U553/ZN (LVT_AOI21HDV1)
                                                        0.1533    0.1275     2.4465 r
  Core_N1/PRV564_top/Kernel/ALU/ALUcore/n348 (net)
                                                1                 0.0000     2.4465 r
  Core_N1/PRV564_top/Kernel/ALU/ALUcore/U74/A1 (LVT_XNOR2HDV1)
                                                        0.1533    0.0000     2.4465 r
  Core_N1/PRV564_top/Kernel/ALU/ALUcore/U74/ZN (LVT_XNOR2HDV1)
                                                        0.1036    0.2020     2.6485 f
  Core_N1/PRV564_top/Kernel/ALU/ALUcore/n16 (net)
                                                3                 0.0000     2.6485 f
  Core_N1/PRV564_top/Kernel/ALU/ALUcore/U556/A2 (LVT_NOR2HDV1)
                                                        0.1036    0.0000     2.6485 f
  Core_N1/PRV564_top/Kernel/ALU/ALUcore/U556/ZN (LVT_NOR2HDV1)
                                                        0.1576    0.1161     2.7646 r
  Core_N1/PRV564_top/Kernel/ALU/ALUcore/n1264 (net)
                                                2                 0.0000     2.7646 r
  Core_N1/PRV564_top/Kernel/ALU/ALUcore/U575/A1 (LVT_NAND2HDV1)
                                                        0.1576    0.0000     2.7646 r
  Core_N1/PRV564_top/Kernel/ALU/ALUcore/U575/ZN (LVT_NAND2HDV1)
                                                        0.0984    0.0835     2.8481 f
  Core_N1/PRV564_top/Kernel/ALU/ALUcore/n598 (net)
                                                2                 0.0000     2.8481 f
  Core_N1/PRV564_top/Kernel/ALU/ALUcore/U576/A2 (LVT_NOR2HDV1)
                                                        0.0984    0.0000     2.8481 f
  Core_N1/PRV564_top/Kernel/ALU/ALUcore/U576/ZN (LVT_NOR2HDV1)
                                                        0.1582    0.1159     2.9640 r
  Core_N1/PRV564_top/Kernel/ALU/ALUcore/n2227 (net)
                                                2                 0.0000     2.9640 r
  Core_N1/PRV564_top/Kernel/ALU/ALUcore/U577/A2 (LVT_NAND2HDV1)
                                                        0.1582    0.0000     2.9640 r
  Core_N1/PRV564_top/Kernel/ALU/ALUcore/U577/ZN (LVT_NAND2HDV1)
                                                        0.0683    0.0626     3.0266 f
  Core_N1/PRV564_top/Kernel/ALU/ALUcore/n587 (net)
                                                1                 0.0000     3.0266 f
  Core_N1/PRV564_top/Kernel/ALU/ALUcore/U765/A1 (LVT_NOR2HDV1)
                                                        0.0683    0.0000     3.0266 f
  Core_N1/PRV564_top/Kernel/ALU/ALUcore/U765/ZN (LVT_NOR2HDV1)
                                                        0.1720    0.1113     3.1379 r
  Core_N1/PRV564_top/Kernel/ALU/ALUcore/n3930 (net)
                                                1                 0.0000     3.1379 r
  Core_N1/PRV564_top/Kernel/ALU/ALUcore/U4114/B (LVT_ADH1HDV1)
                                                        0.1720    0.0000     3.1379 r
  Core_N1/PRV564_top/Kernel/ALU/ALUcore/U4114/CO (LVT_ADH1HDV1)
                                                        0.0916    0.1553     3.2932 r
  Core_N1/PRV564_top/Kernel/ALU/ALUcore/n3283 (net)
                                                1                 0.0000     3.2932 r
  Core_N1/PRV564_top/Kernel/ALU/ALUcore/U31/B (LVT_ADH1HDV1)
                                                        0.0916    0.0000     3.2932 r
  Core_N1/PRV564_top/Kernel/ALU/ALUcore/U31/CO (LVT_ADH1HDV1)
                                                        0.0907    0.1392     3.4324 r
  Core_N1/PRV564_top/Kernel/ALU/ALUcore/n3171 (net)
                                                1                 0.0000     3.4324 r
  Core_N1/PRV564_top/Kernel/ALU/ALUcore/U30/B (LVT_ADH1HDV1)
                                                        0.0907    0.0000     3.4324 r
  Core_N1/PRV564_top/Kernel/ALU/ALUcore/U30/CO (LVT_ADH1HDV1)
                                                        0.0907    0.1390     3.5714 r
  Core_N1/PRV564_top/Kernel/ALU/ALUcore/n3950 (net)
                                                1                 0.0000     3.5714 r
  Core_N1/PRV564_top/Kernel/ALU/ALUcore/U29/B (LVT_ADH1HDV1)
                                                        0.0907    0.0000     3.5714 r
  Core_N1/PRV564_top/Kernel/ALU/ALUcore/U29/CO (LVT_ADH1HDV1)
                                                        0.1049    0.1478     3.7192 r
  Core_N1/PRV564_top/Kernel/ALU/ALUcore/n3972 (net)
                                                1                 0.0000     3.7192 r
  Core_N1/PRV564_top/Kernel/ALU/ALUcore/U4140/B (LVT_ADH1HDV2)
                                                        0.1049    0.0000     3.7192 r
  Core_N1/PRV564_top/Kernel/ALU/ALUcore/U4140/CO (LVT_ADH1HDV2)
                                                        0.0803    0.1246     3.8438 r
  Core_N1/PRV564_top/Kernel/ALU/ALUcore/n3991 (net)
                                                1                 0.0000     3.8438 r
  Core_N1/PRV564_top/Kernel/ALU/ALUcore/U4153/B (LVT_ADH1HDV2)
                                                        0.0803    0.0000     3.8438 r
  Core_N1/PRV564_top/Kernel/ALU/ALUcore/U4153/CO (LVT_ADH1HDV2)
                                                        0.0803    0.1200     3.9638 r
  Core_N1/PRV564_top/Kernel/ALU/ALUcore/n4014 (net)
                                                1                 0.0000     3.9638 r
  Core_N1/PRV564_top/Kernel/ALU/ALUcore/U4168/B (LVT_ADH1HDV2)
                                                        0.0803    0.0000     3.9638 r
  Core_N1/PRV564_top/Kernel/ALU/ALUcore/U4168/CO (LVT_ADH1HDV2)
                                                        0.0803    0.1199     4.0837 r
  Core_N1/PRV564_top/Kernel/ALU/ALUcore/n4042 (net)
                                                1                 0.0000     4.0837 r
  Core_N1/PRV564_top/Kernel/ALU/ALUcore/U4183/B (LVT_ADH1HDV2)
                                                        0.0803    0.0000     4.0837 r
  Core_N1/PRV564_top/Kernel/ALU/ALUcore/U4183/CO (LVT_ADH1HDV2)
                                                        0.0703    0.1140     4.1977 r
  Core_N1/PRV564_top/Kernel/ALU/ALUcore/n4062 (net)
                                                1                 0.0000     4.1977 r
  Core_N1/PRV564_top/Kernel/ALU/ALUcore/U16/B (LVT_ADH1HDV1)
                                                        0.0703    0.0000     4.1977 r
  Core_N1/PRV564_top/Kernel/ALU/ALUcore/U16/CO (LVT_ADH1HDV1)
                                                        0.1049    0.1437     4.3414 r
  Core_N1/PRV564_top/Kernel/ALU/ALUcore/n2347 (net)
                                                1                 0.0000     4.3414 r
  Core_N1/PRV564_top/Kernel/ALU/ALUcore/U2947/B (LVT_ADH1HDV2)
                                                        0.1049    0.0000     4.3414 r
  Core_N1/PRV564_top/Kernel/ALU/ALUcore/U2947/CO (LVT_ADH1HDV2)
                                                        0.0802    0.1246     4.4661 r
  Core_N1/PRV564_top/Kernel/ALU/ALUcore/n3136 (net)
                                                1                 0.0000     4.4661 r
  Core_N1/PRV564_top/Kernel/ALU/ALUcore/U3576/B (LVT_ADH1HDV2)
                                                        0.0802    0.0000     4.4661 r
  Core_N1/PRV564_top/Kernel/ALU/ALUcore/U3576/CO (LVT_ADH1HDV2)
                                                        0.0803    0.1199     4.5860 r
  Core_N1/PRV564_top/Kernel/ALU/ALUcore/n3230 (net)
                                                1                 0.0000     4.5860 r
  Core_N1/PRV564_top/Kernel/ALU/ALUcore/U3645/B (LVT_ADH1HDV2)
                                                        0.0803    0.0000     4.5860 r
  Core_N1/PRV564_top/Kernel/ALU/ALUcore/U3645/CO (LVT_ADH1HDV2)
                                                        0.0802    0.1200     4.7060 r
  Core_N1/PRV564_top/Kernel/ALU/ALUcore/n3329 (net)
                                                1                 0.0000     4.7060 r
  Core_N1/PRV564_top/Kernel/ALU/ALUcore/U3711/B (LVT_ADH1HDV2)
                                                        0.0802    0.0000     4.7060 r
  Core_N1/PRV564_top/Kernel/ALU/ALUcore/U3711/CO (LVT_ADH1HDV2)
                                                        0.0803    0.1199     4.8259 r
  Core_N1/PRV564_top/Kernel/ALU/ALUcore/n3349 (net)
                                                1                 0.0000     4.8259 r
  Core_N1/PRV564_top/Kernel/ALU/ALUcore/U3726/B (LVT_ADH1HDV2)
                                                        0.0803    0.0000     4.8259 r
  Core_N1/PRV564_top/Kernel/ALU/ALUcore/U3726/CO (LVT_ADH1HDV2)
                                                        0.0802    0.1200     4.9459 r
  Core_N1/PRV564_top/Kernel/ALU/ALUcore/n3368 (net)
                                                1                 0.0000     4.9459 r
  Core_N1/PRV564_top/Kernel/ALU/ALUcore/U3742/B (LVT_ADH1HDV2)
                                                        0.0802    0.0000     4.9459 r
  Core_N1/PRV564_top/Kernel/ALU/ALUcore/U3742/CO (LVT_ADH1HDV2)
                                                        0.0803    0.1199     5.0658 r
  Core_N1/PRV564_top/Kernel/ALU/ALUcore/n4088 (net)
                                                1                 0.0000     5.0658 r
  Core_N1/PRV564_top/Kernel/ALU/ALUcore/U4209/B (LVT_ADH1HDV2)
                                                        0.0803    0.0000     5.0658 r
  Core_N1/PRV564_top/Kernel/ALU/ALUcore/U4209/CO (LVT_ADH1HDV2)
                                                        0.0803    0.1200     5.1858 r
  Core_N1/PRV564_top/Kernel/ALU/ALUcore/n3387 (net)
                                                1                 0.0000     5.1858 r
  Core_N1/PRV564_top/Kernel/ALU/ALUcore/U82/B (LVT_ADH1HDV2)
                                                        0.0803    0.0000     5.1858 r
  Core_N1/PRV564_top/Kernel/ALU/ALUcore/U82/CO (LVT_ADH1HDV2)
                                                        0.0803    0.1199     5.3057 r
  Core_N1/PRV564_top/Kernel/ALU/ALUcore/n4110 (net)
                                                1                 0.0000     5.3057 r
  Core_N1/PRV564_top/Kernel/ALU/ALUcore/U4223/B (LVT_ADH1HDV2)
                                                        0.0803    0.0000     5.3057 r
  Core_N1/PRV564_top/Kernel/ALU/ALUcore/U4223/CO (LVT_ADH1HDV2)
                                                        0.0801    0.1200     5.4257 r
  Core_N1/PRV564_top/Kernel/ALU/ALUcore/n4130 (net)
                                                1                 0.0000     5.4257 r
  Core_N1/PRV564_top/Kernel/ALU/ALUcore/U4236/B (LVT_ADH1HDV2)
                                                        0.0801    0.0000     5.4257 r
  Core_N1/PRV564_top/Kernel/ALU/ALUcore/U4236/CO (LVT_ADH1HDV2)
                                                        0.0803    0.1199     5.5456 r
  Core_N1/PRV564_top/Kernel/ALU/ALUcore/n3407 (net)
                                                1                 0.0000     5.5456 r
  Core_N1/PRV564_top/Kernel/ALU/ALUcore/U3770/B (LVT_ADH1HDV2)
                                                        0.0803    0.0000     5.5456 r
  Core_N1/PRV564_top/Kernel/ALU/ALUcore/U3770/CO (LVT_ADH1HDV2)
                                                        0.0802    0.1200     5.6655 r
  Core_N1/PRV564_top/Kernel/ALU/ALUcore/n3427 (net)
                                                1                 0.0000     5.6655 r
  Core_N1/PRV564_top/Kernel/ALU/ALUcore/U3785/B (LVT_ADH1HDV2)
                                                        0.0802    0.0000     5.6655 r
  Core_N1/PRV564_top/Kernel/ALU/ALUcore/U3785/CO (LVT_ADH1HDV2)
                                                        0.0711    0.1140     5.7795 r
  Core_N1/PRV564_top/Kernel/ALU/ALUcore/n4157 (net)
                                                1                 0.0000     5.7795 r
  Core_N1/PRV564_top/Kernel/ALU/ALUcore/U4249/B (LVT_ADH1HDV1)
                                                        0.0711    0.0000     5.7795 r
  Core_N1/PRV564_top/Kernel/ALU/ALUcore/U4249/CO (LVT_ADH1HDV1)
                                                        0.0719    0.1231     5.9026 r
  Core_N1/PRV564_top/Kernel/ALU/ALUcore/n593 (net)
                                                1                 0.0000     5.9026 r
  Core_N1/PRV564_top/Kernel/ALU/ALUcore/U770/A1 (LVT_XOR2HDV1)
                                                        0.0719    0.0000     5.9026 r
  Core_N1/PRV564_top/Kernel/ALU/ALUcore/U770/Z (LVT_XOR2HDV1)
                                                        0.0779    0.1465     6.0491 f
  Core_N1/PRV564_top/Kernel/ALU/ALUcore/n595 (net)
                                                1                 0.0000     6.0491 f
  Core_N1/PRV564_top/Kernel/ALU/ALUcore/U772/A1 (LVT_NAND2HDV1)
                                                        0.0779    0.0000     6.0491 f
  Core_N1/PRV564_top/Kernel/ALU/ALUcore/U772/ZN (LVT_NAND2HDV1)
                                                        0.1085    0.0514     6.1005 r
  Core_N1/PRV564_top/Kernel/ALU/ALUcore/n874 (net)
                                                1                 0.0000     6.1005 r
  Core_N1/PRV564_top/Kernel/ALU/ALUcore/U70/B (LVT_OAI211HDV1)
                                                        0.1085    0.0000     6.1005 r
  Core_N1/PRV564_top/Kernel/ALU/ALUcore/U70/ZN (LVT_OAI211HDV1)
                                                        0.1224    0.0857     6.1862 f
  Core_N1/PRV564_top/Kernel/ALU/ALUcore/DataOut1[63] (net)
                                                1                 0.0000     6.1862 f
  Core_N1/PRV564_top/Kernel/ALU/ALUcore/DataOut1[63] (ysyx_210152_ALUcore_0)
                                                                  0.0000     6.1862 f
  Core_N1/PRV564_top/Kernel/ALU/DataOut1[63] (net)                0.0000     6.1862 f
  Core_N1/PRV564_top/Kernel/ALU/PIP_ALUo_DATA_data1_reg_63_/D (LVT_DRNQHDV1)
                                                        0.1224    0.0000     6.1862 f
  data arrival time                                                          6.1862
  clock CLK_clock (rise edge)                                     6.5000     6.5000
  clock network delay (ideal)                                     0.0000     6.5000
  clock uncertainty                                              -0.1500     6.3500
  Core_N1/PRV564_top/Kernel/ALU/PIP_ALUo_DATA_data1_reg_63_/CK (LVT_DRNQHDV1)
                                                                  0.0000     6.3500 r
  library setup time                                             -0.1637     6.1863
  data required time                                                         6.1863
  ------------------------------------------------------------------------------------
  data required time                                                         6.1863
  data arrival time                                                         -6.1862
  ------------------------------------------------------------------------------------
  slack (MET)                                                                0.0001
  Startpoint: Core_N1/PRV564_top/Kernel/InstrFront/ResultUnit/RUo_DATA_reg_17_
              (rising edge-triggered flip-flop clocked by CLK_clock)
  Endpoint: Core_N1/PRV564_top/Kernel/IDU/ALU_DispBuffer/Buffer0_DATA_ds1_reg_63_
            (rising edge-triggered flip-flop clocked by CLK_clock)
  Path Group: CLK_clock
  Path Type: max
  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK_clock (rise edge)                                     0.0000     0.0000
  clock network delay (ideal)                                     0.0000     0.0000
  Core_N1/PRV564_top/Kernel/InstrFront/ResultUnit/RUo_DATA_reg_17_/CK (LVT_DQHDV2)
                                                        0.0000    0.0000     0.0000 r
  Core_N1/PRV564_top/Kernel/InstrFront/ResultUnit/RUo_DATA_reg_17_/Q (LVT_DQHDV2)
                                                        0.1191    0.2688     0.2688 f
  Core_N1/PRV564_top/Kernel/InstrFront/ResultUnit/RUo_DATA[17] (net)
                                                5                 0.0000     0.2688 f
  Core_N1/PRV564_top/Kernel/InstrFront/ResultUnit/RUo_DATA[17] (ysyx_210152_ResultUnit_1_0)
                                                                  0.0000     0.2688 f
  Core_N1/PRV564_top/Kernel/InstrFront/PIP_IFo_DATA_instr[17] (net)
                                                                  0.0000     0.2688 f
  Core_N1/PRV564_top/Kernel/InstrFront/PIP_IFo_DATA_instr[17] (ysyx_210152_InstrFront_01_0)
                                                                  0.0000     0.2688 f
  Core_N1/PRV564_top/Kernel/PIP_IDUi_DATA_instr[17] (net)         0.0000     0.2688 f
  Core_N1/PRV564_top/Kernel/IDU/PIP_IDUi_DATA_instr[17] (ysyx_210152_IDU_0)
                                                                  0.0000     0.2688 f
  Core_N1/PRV564_top/Kernel/IDU/PIP_IDUi_DATA_instr[17] (net)     0.0000     0.2688 f
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/Instruction[17] (ysyx_210152_IDcore_0)
                                                                  0.0000     0.2688 f
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/Instruction[17] (net)
                                                                  0.0000     0.2688 f
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U47/I (LVT_BUFHDV4)
                                                        0.1191    0.0000     0.2688 f
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U47/Z (LVT_BUFHDV4)
                                                        0.0675    0.1286     0.3974 f
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/rs1_index[2] (net)
                                                8                 0.0000     0.3974 f
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/rs1_index[2] (ysyx_210152_IDcore_0)
                                                                  0.0000     0.3974 f
  Core_N1/PRV564_top/Kernel/IDU/IDUo_GPR_rs1index[2] (net)        0.0000     0.3974 f
  Core_N1/PRV564_top/Kernel/IDU/IDUo_GPR_rs1index[2] (ysyx_210152_IDU_0)
                                                                  0.0000     0.3974 f
  Core_N1/PRV564_top/Kernel/RS1_index[2] (net)                    0.0000     0.3974 f
  Core_N1/PRV564_top/Kernel/Regfile/rs1_addr[2] (ysyx_210152_RegFile_0)
                                                                  0.0000     0.3974 f
  Core_N1/PRV564_top/Kernel/Regfile/rs1_addr[2] (net)             0.0000     0.3974 f
  Core_N1/PRV564_top/Kernel/Regfile/U128/B1 (LVT_INOR2HDV2)
                                                        0.0675    0.0000     0.3974 f
  Core_N1/PRV564_top/Kernel/Regfile/U128/ZN (LVT_INOR2HDV2)
                                                        0.1318    0.0976     0.4950 r
  Core_N1/PRV564_top/Kernel/Regfile/n62 (net)
                                                2                 0.0000     0.4950 r
  Core_N1/PRV564_top/Kernel/Regfile/U129/A1 (LVT_NAND2HDV2)
                                                        0.1318    0.0000     0.4950 r
  Core_N1/PRV564_top/Kernel/Regfile/U129/ZN (LVT_NAND2HDV2)
                                                        0.1662    0.1313     0.6263 f
  Core_N1/PRV564_top/Kernel/Regfile/n69 (net)
                                                4                 0.0000     0.6263 f
  Core_N1/PRV564_top/Kernel/Regfile/U112/A1 (LVT_NOR2HDV4)
                                                        0.1662    0.0000     0.6263 f
  Core_N1/PRV564_top/Kernel/Regfile/U112/ZN (LVT_NOR2HDV4)
                                                        0.2680    0.1866     0.8129 r
  Core_N1/PRV564_top/Kernel/Regfile/n235 (net)
                                               13                 0.0000     0.8129 r
  Core_N1/PRV564_top/Kernel/Regfile/U37/I (LVT_BUFHDV3)
                                                        0.2680    0.0000     0.8129 r
  Core_N1/PRV564_top/Kernel/Regfile/U37/Z (LVT_BUFHDV3)
                                                        0.4959    0.3627     1.1756 r
  Core_N1/PRV564_top/Kernel/Regfile/n22 (net)
                                               38                 0.0000     1.1756 r
  Core_N1/PRV564_top/Kernel/Regfile/U2569/B2 (LVT_AOI22HDV1)
                                                        0.4959    0.0000     1.1756 r
  Core_N1/PRV564_top/Kernel/Regfile/U2569/ZN (LVT_AOI22HDV1)
                                                        0.1699    0.0893     1.2649 f
  Core_N1/PRV564_top/Kernel/Regfile/n2392 (net)
                                                1                 0.0000     1.2649 f
  Core_N1/PRV564_top/Kernel/Regfile/U2573/A1 (LVT_NAND4HDV1)
                                                        0.1699    0.0000     1.2649 f
  Core_N1/PRV564_top/Kernel/Regfile/U2573/ZN (LVT_NAND4HDV1)
                                                        0.1050    0.0735     1.3383 r
  Core_N1/PRV564_top/Kernel/Regfile/n2393 (net)
                                                1                 0.0000     1.3383 r
  Core_N1/PRV564_top/Kernel/Regfile/U2574/A4 (LVT_OR4HDV1)
                                                        0.1050    0.0000     1.3383 r
  Core_N1/PRV564_top/Kernel/Regfile/U2574/Z (LVT_OR4HDV1)
                                                        0.0522    0.1204     1.4587 r
  Core_N1/PRV564_top/Kernel/Regfile/rs1_data[2] (net)
                                                1                 0.0000     1.4587 r
  Core_N1/PRV564_top/Kernel/Regfile/rs1_data[2] (ysyx_210152_RegFile_0)
                                                                  0.0000     1.4587 r
  Core_N1/PRV564_top/Kernel/RS1_data[2] (net)                     0.0000     1.4587 r
  Core_N1/PRV564_top/Kernel/U14/B1 (LVT_AO22HDV1)       0.0522    0.0000     1.4587 r
  Core_N1/PRV564_top/Kernel/U14/Z (LVT_AO22HDV1)        0.1999    0.2180     1.6767 r
  Core_N1/PRV564_top/Kernel/Read_DS1[2] (net)
                                                7                 0.0000     1.6767 r
  Core_N1/PRV564_top/Kernel/IDU/IDUi_GPR_rs1data[2] (ysyx_210152_IDU_0)
                                                                  0.0000     1.6767 r
  Core_N1/PRV564_top/Kernel/IDU/IDUi_GPR_rs1data[2] (net)         0.0000     1.6767 r
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/rs1_data[2] (ysyx_210152_IDcore_0)
                                                                  0.0000     1.6767 r
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/rs1_data[2] (net)     0.0000     1.6767 r
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U746/A1 (LVT_OR2HDV1)
                                                        0.1999    0.0000     1.6767 r
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U746/Z (LVT_OR2HDV1)
                                                        0.1000    0.1437     1.8204 r
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/n2561 (net)
                                                3                 0.0000     1.8204 r
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U748/A1 (LVT_NAND2HDV1)
                                                        0.1000    0.0000     1.8204 r
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U748/ZN (LVT_NAND2HDV1)
                                                        0.0638    0.0568     1.8772 f
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/n160 (net)
                                                1                 0.0000     1.8772 f
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U754/A2 (LVT_OAI21HDV1)
                                                        0.0638    0.0000     1.8772 f
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U754/ZN (LVT_OAI21HDV1)
                                                        0.1915    0.1339     2.0111 r
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/n789 (net)
                                                2                 0.0000     2.0111 r
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U763/A1 (LVT_AOI21HDV1)
                                                        0.1915    0.0000     2.0111 r
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U763/ZN (LVT_AOI21HDV1)
                                                        0.1200    0.1058     2.1169 f
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/n809 (net)
                                                2                 0.0000     2.1169 f
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U764/A1 (LVT_OAI21HDV1)
                                                        0.1200    0.0000     2.1169 f
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U764/ZN (LVT_OAI21HDV1)
                                                        0.1928    0.1399     2.2568 r
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/n896 (net)
                                                2                 0.0000     2.2568 r
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U765/A1 (LVT_AOI21HDV1)
                                                        0.1928    0.0000     2.2568 r
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U765/ZN (LVT_AOI21HDV1)
                                                        0.1203    0.1060     2.3628 f
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/n886 (net)
                                                2                 0.0000     2.3628 f
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U768/A1 (LVT_OAI21HDV1)
                                                        0.1203    0.0000     2.3628 f
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U768/ZN (LVT_OAI21HDV1)
                                                        0.2154    0.1527     2.5155 r
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/n979 (net)
                                                2                 0.0000     2.5155 r
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U187/A1 (LVT_AOI21HDV1)
                                                        0.2154    0.0000     2.5155 r
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U187/ZN (LVT_AOI21HDV1)
                                                        0.1269    0.1106     2.6261 f
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/n1090 (net)
                                                2                 0.0000     2.6261 f
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U769/A1 (LVT_OAI21HDV2)
                                                        0.1269    0.0000     2.6261 f
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U769/ZN (LVT_OAI21HDV2)
                                                        0.1562    0.1182     2.7442 r
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/n934 (net)
                                                2                 0.0000     2.7442 r
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U169/A1 (LVT_AOI21HDV1)
                                                        0.1562    0.0000     2.7442 r
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U169/ZN (LVT_AOI21HDV1)
                                                        0.1156    0.1003     2.8446 f
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/n1074 (net)
                                                2                 0.0000     2.8446 f
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U170/A1 (LVT_OAI21HDV2)
                                                        0.1156    0.0000     2.8446 f
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U170/ZN (LVT_OAI21HDV2)
                                                        0.1630    0.1207     2.9653 r
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/n1100 (net)
                                                2                 0.0000     2.9653 r
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U171/A1 (LVT_AOI21HDV2)
                                                        0.1630    0.0000     2.9653 r
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U171/ZN (LVT_AOI21HDV2)
                                                        0.0989    0.0881     3.0534 f
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/n1147 (net)
                                                2                 0.0000     3.0534 f
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U172/A1 (LVT_OAI21HDV2)
                                                        0.0989    0.0000     3.0534 f
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U172/ZN (LVT_OAI21HDV2)
                                                        0.1647    0.1164     3.1699 r
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/n1176 (net)
                                                2                 0.0000     3.1699 r
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U173/A1 (LVT_AOI21HDV2)
                                                        0.1647    0.0000     3.1699 r
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U173/ZN (LVT_AOI21HDV2)
                                                        0.1046    0.0928     3.2627 f
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/n1243 (net)
                                                2                 0.0000     3.2627 f
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U167/A1 (LVT_OAI21HDV1)
                                                        0.1046    0.0000     3.2627 f
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U167/ZN (LVT_OAI21HDV1)
                                                        0.2174    0.1486     3.4113 r
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/n1270 (net)
                                                2                 0.0000     3.4113 r
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U174/A1 (LVT_AOI21HDV1)
                                                        0.2174    0.0000     3.4113 r
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U174/ZN (LVT_AOI21HDV1)
                                                        0.1350    0.1176     3.5289 f
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/n1298 (net)
                                                2                 0.0000     3.5289 f
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U772/A1 (LVT_OAI21HDV1)
                                                        0.1350    0.0000     3.5289 f
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U772/ZN (LVT_OAI21HDV1)
                                                        0.2178    0.1565     3.6854 r
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/n1354 (net)
                                                2                 0.0000     3.6854 r
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U175/A1 (LVT_AOI21HDV1)
                                                        0.2178    0.0000     3.6854 r
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U175/ZN (LVT_AOI21HDV1)
                                                        0.1351    0.1177     3.8031 f
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/n1819 (net)
                                                2                 0.0000     3.8031 f
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U773/A1 (LVT_OAI21HDV1)
                                                        0.1351    0.0000     3.8031 f
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U773/ZN (LVT_OAI21HDV1)
                                                        0.2178    0.1566     3.9597 r
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/n1896 (net)
                                                2                 0.0000     3.9597 r
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U176/A1 (LVT_AOI21HDV1)
                                                        0.2178    0.0000     3.9597 r
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U176/ZN (LVT_AOI21HDV1)
                                                        0.1351    0.1177     4.0774 f
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/n1987 (net)
                                                2                 0.0000     4.0774 f
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U774/A1 (LVT_OAI21HDV1)
                                                        0.1351    0.0000     4.0774 f
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U774/ZN (LVT_OAI21HDV1)
                                                        0.2315    0.1644     4.2418 r
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/n2009 (net)
                                                2                 0.0000     4.2418 r
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U775/A1 (LVT_AOI21HDV2)
                                                        0.2315    0.0000     4.2418 r
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U775/ZN (LVT_AOI21HDV2)
                                                        0.1177    0.1027     4.3445 f
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/n2033 (net)
                                                2                 0.0000     4.3445 f
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U776/A1 (LVT_OAI21HDV1)
                                                        0.1177    0.0000     4.3445 f
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U776/ZN (LVT_OAI21HDV1)
                                                        0.2314    0.1599     4.5044 r
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/n2040 (net)
                                                2                 0.0000     4.5044 r
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U777/A1 (LVT_AOI21HDV2)
                                                        0.2314    0.0000     4.5044 r
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U777/ZN (LVT_AOI21HDV2)
                                                        0.1176    0.1026     4.6070 f
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/n2079 (net)
                                                2                 0.0000     4.6070 f
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U778/A1 (LVT_OAI21HDV1)
                                                        0.1176    0.0000     4.6070 f
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U778/ZN (LVT_OAI21HDV1)
                                                        0.2314    0.1599     4.7669 r
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/n2086 (net)
                                                2                 0.0000     4.7669 r
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U779/A1 (LVT_AOI21HDV2)
                                                        0.2314    0.0000     4.7669 r
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U779/ZN (LVT_AOI21HDV2)
                                                        0.1382    0.1211     4.8880 f
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/n2125 (net)
                                                2                 0.0000     4.8880 f
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U50/A1 (LVT_OAI21HDV4)
                                                        0.1382    0.0000     4.8880 f
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U50/ZN (LVT_OAI21HDV4)
                                                        0.1597    0.1215     5.0096 r
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/n2132 (net)
                                                2                 0.0000     5.0096 r
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U49/A1 (LVT_AOI21HDV4)
                                                        0.1597    0.0000     5.0096 r
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U49/ZN (LVT_AOI21HDV4)
                                                        0.0937    0.0835     5.0931 f
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/n2151 (net)
                                                2                 0.0000     5.0931 f
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U51/A1 (LVT_OAI21HDV4)
                                                        0.0937    0.0000     5.0931 f
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U51/ZN (LVT_OAI21HDV4)
                                                        0.1428    0.1000     5.1930 r
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/n2188 (net)
                                                2                 0.0000     5.1930 r
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U780/A1 (LVT_AO21HDV4)
                                                        0.1428    0.0000     5.1930 r
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U780/Z (LVT_AO21HDV4)
                                                        0.0664    0.1438     5.3368 r
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/n2205 (net)
                                                1                 0.0000     5.3368 r
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U2704/CI (LVT_AD1HDV4)
                                                        0.0664    0.0000     5.3368 r
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U2704/CO (LVT_AD1HDV4)
                                                        0.0898    0.1175     5.4544 r
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/n2223 (net)
                                                1                 0.0000     5.4544 r
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U2714/CI (LVT_AD1HDV1)
                                                        0.0898    0.0000     5.4544 r
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U2714/CO (LVT_AD1HDV1)
                                                        0.1289    0.1898     5.6442 r
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/n2242 (net)
                                                1                 0.0000     5.6442 r
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U2722/CI (LVT_AD1HDV1)
                                                        0.1289    0.0000     5.6442 r
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U2722/CO (LVT_AD1HDV1)
                                                        0.1326    0.2002     5.8444 r
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/n189 (net)
                                                1                 0.0000     5.8444 r
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U781/A1 (LVT_XOR2HDV2)
                                                        0.1326    0.0000     5.8444 r
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U781/Z (LVT_XOR2HDV2)
                                                        0.0646    0.1467     5.9911 f
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/n191 (net)
                                                1                 0.0000     5.9911 f
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U784/A1 (LVT_NAND2HDV1)
                                                        0.0646    0.0000     5.9911 f
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U784/ZN (LVT_NAND2HDV1)
                                                        0.1172    0.0531     6.0442 r
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/n200 (net)
                                                1                 0.0000     6.0442 r
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U6/B (LVT_OAI211HDV2)
                                                        0.1172    0.0000     6.0442 r
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U6/ZN (LVT_OAI211HDV2)
                                                        0.2009    0.1338     6.1780 f
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/disp_ds1[63] (net)
                                                6                 0.0000     6.1780 f
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/disp_ds1[63] (ysyx_210152_IDcore_0)
                                                                  0.0000     6.1780 f
  Core_N1/PRV564_top/Kernel/IDU/disp_ds1[63] (net)                0.0000     6.1780 f
  Core_N1/PRV564_top/Kernel/IDU/ALU_DispBuffer/DBi_DATA_ds1[63] (ysyx_210152_DispBuffer_4)
                                                                  0.0000     6.1780 f
  Core_N1/PRV564_top/Kernel/IDU/ALU_DispBuffer/DBi_DATA_ds1[63] (net)
                                                                  0.0000     6.1780 f
  Core_N1/PRV564_top/Kernel/IDU/ALU_DispBuffer/Buffer0_DATA_ds1_reg_63_/D (LVT_DQHDV1)
                                                        0.2009    0.0000     6.1780 f
  data arrival time                                                          6.1780
  clock CLK_clock (rise edge)                                     6.5000     6.5000
  clock network delay (ideal)                                     0.0000     6.5000
  clock uncertainty                                              -0.1500     6.3500
  Core_N1/PRV564_top/Kernel/IDU/ALU_DispBuffer/Buffer0_DATA_ds1_reg_63_/CK (LVT_DQHDV1)
                                                                  0.0000     6.3500 r
  library setup time                                             -0.1715     6.1785
  data required time                                                         6.1785
  ------------------------------------------------------------------------------------
  data required time                                                         6.1785
  data arrival time                                                         -6.1780
  ------------------------------------------------------------------------------------
  slack (MET)                                                                0.0004
  Startpoint: Core_N1/PRV564_top/Kernel/InstrFront/ResultUnit/RUo_DATA_reg_17_
              (rising edge-triggered flip-flop clocked by CLK_clock)
  Endpoint: Core_N1/PRV564_top/Kernel/IDU/ALU_DispBuffer/Buffer1_DATA_ds1_reg_63_
            (rising edge-triggered flip-flop clocked by CLK_clock)
  Path Group: CLK_clock
  Path Type: max
  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK_clock (rise edge)                                     0.0000     0.0000
  clock network delay (ideal)                                     0.0000     0.0000
  Core_N1/PRV564_top/Kernel/InstrFront/ResultUnit/RUo_DATA_reg_17_/CK (LVT_DQHDV2)
                                                        0.0000    0.0000     0.0000 r
  Core_N1/PRV564_top/Kernel/InstrFront/ResultUnit/RUo_DATA_reg_17_/Q (LVT_DQHDV2)
                                                        0.1191    0.2688     0.2688 f
  Core_N1/PRV564_top/Kernel/InstrFront/ResultUnit/RUo_DATA[17] (net)
                                                5                 0.0000     0.2688 f
  Core_N1/PRV564_top/Kernel/InstrFront/ResultUnit/RUo_DATA[17] (ysyx_210152_ResultUnit_1_0)
                                                                  0.0000     0.2688 f
  Core_N1/PRV564_top/Kernel/InstrFront/PIP_IFo_DATA_instr[17] (net)
                                                                  0.0000     0.2688 f
  Core_N1/PRV564_top/Kernel/InstrFront/PIP_IFo_DATA_instr[17] (ysyx_210152_InstrFront_01_0)
                                                                  0.0000     0.2688 f
  Core_N1/PRV564_top/Kernel/PIP_IDUi_DATA_instr[17] (net)         0.0000     0.2688 f
  Core_N1/PRV564_top/Kernel/IDU/PIP_IDUi_DATA_instr[17] (ysyx_210152_IDU_0)
                                                                  0.0000     0.2688 f
  Core_N1/PRV564_top/Kernel/IDU/PIP_IDUi_DATA_instr[17] (net)     0.0000     0.2688 f
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/Instruction[17] (ysyx_210152_IDcore_0)
                                                                  0.0000     0.2688 f
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/Instruction[17] (net)
                                                                  0.0000     0.2688 f
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U47/I (LVT_BUFHDV4)
                                                        0.1191    0.0000     0.2688 f
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U47/Z (LVT_BUFHDV4)
                                                        0.0675    0.1286     0.3974 f
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/rs1_index[2] (net)
                                                8                 0.0000     0.3974 f
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/rs1_index[2] (ysyx_210152_IDcore_0)
                                                                  0.0000     0.3974 f
  Core_N1/PRV564_top/Kernel/IDU/IDUo_GPR_rs1index[2] (net)        0.0000     0.3974 f
  Core_N1/PRV564_top/Kernel/IDU/IDUo_GPR_rs1index[2] (ysyx_210152_IDU_0)
                                                                  0.0000     0.3974 f
  Core_N1/PRV564_top/Kernel/RS1_index[2] (net)                    0.0000     0.3974 f
  Core_N1/PRV564_top/Kernel/Regfile/rs1_addr[2] (ysyx_210152_RegFile_0)
                                                                  0.0000     0.3974 f
  Core_N1/PRV564_top/Kernel/Regfile/rs1_addr[2] (net)             0.0000     0.3974 f
  Core_N1/PRV564_top/Kernel/Regfile/U128/B1 (LVT_INOR2HDV2)
                                                        0.0675    0.0000     0.3974 f
  Core_N1/PRV564_top/Kernel/Regfile/U128/ZN (LVT_INOR2HDV2)
                                                        0.1318    0.0976     0.4950 r
  Core_N1/PRV564_top/Kernel/Regfile/n62 (net)
                                                2                 0.0000     0.4950 r
  Core_N1/PRV564_top/Kernel/Regfile/U129/A1 (LVT_NAND2HDV2)
                                                        0.1318    0.0000     0.4950 r
  Core_N1/PRV564_top/Kernel/Regfile/U129/ZN (LVT_NAND2HDV2)
                                                        0.1662    0.1313     0.6263 f
  Core_N1/PRV564_top/Kernel/Regfile/n69 (net)
                                                4                 0.0000     0.6263 f
  Core_N1/PRV564_top/Kernel/Regfile/U112/A1 (LVT_NOR2HDV4)
                                                        0.1662    0.0000     0.6263 f
  Core_N1/PRV564_top/Kernel/Regfile/U112/ZN (LVT_NOR2HDV4)
                                                        0.2680    0.1866     0.8129 r
  Core_N1/PRV564_top/Kernel/Regfile/n235 (net)
                                               13                 0.0000     0.8129 r
  Core_N1/PRV564_top/Kernel/Regfile/U37/I (LVT_BUFHDV3)
                                                        0.2680    0.0000     0.8129 r
  Core_N1/PRV564_top/Kernel/Regfile/U37/Z (LVT_BUFHDV3)
                                                        0.4959    0.3627     1.1756 r
  Core_N1/PRV564_top/Kernel/Regfile/n22 (net)
                                               38                 0.0000     1.1756 r
  Core_N1/PRV564_top/Kernel/Regfile/U2569/B2 (LVT_AOI22HDV1)
                                                        0.4959    0.0000     1.1756 r
  Core_N1/PRV564_top/Kernel/Regfile/U2569/ZN (LVT_AOI22HDV1)
                                                        0.1699    0.0893     1.2649 f
  Core_N1/PRV564_top/Kernel/Regfile/n2392 (net)
                                                1                 0.0000     1.2649 f
  Core_N1/PRV564_top/Kernel/Regfile/U2573/A1 (LVT_NAND4HDV1)
                                                        0.1699    0.0000     1.2649 f
  Core_N1/PRV564_top/Kernel/Regfile/U2573/ZN (LVT_NAND4HDV1)
                                                        0.1050    0.0735     1.3383 r
  Core_N1/PRV564_top/Kernel/Regfile/n2393 (net)
                                                1                 0.0000     1.3383 r
  Core_N1/PRV564_top/Kernel/Regfile/U2574/A4 (LVT_OR4HDV1)
                                                        0.1050    0.0000     1.3383 r
  Core_N1/PRV564_top/Kernel/Regfile/U2574/Z (LVT_OR4HDV1)
                                                        0.0522    0.1204     1.4587 r
  Core_N1/PRV564_top/Kernel/Regfile/rs1_data[2] (net)
                                                1                 0.0000     1.4587 r
  Core_N1/PRV564_top/Kernel/Regfile/rs1_data[2] (ysyx_210152_RegFile_0)
                                                                  0.0000     1.4587 r
  Core_N1/PRV564_top/Kernel/RS1_data[2] (net)                     0.0000     1.4587 r
  Core_N1/PRV564_top/Kernel/U14/B1 (LVT_AO22HDV1)       0.0522    0.0000     1.4587 r
  Core_N1/PRV564_top/Kernel/U14/Z (LVT_AO22HDV1)        0.1999    0.2180     1.6767 r
  Core_N1/PRV564_top/Kernel/Read_DS1[2] (net)
                                                7                 0.0000     1.6767 r
  Core_N1/PRV564_top/Kernel/IDU/IDUi_GPR_rs1data[2] (ysyx_210152_IDU_0)
                                                                  0.0000     1.6767 r
  Core_N1/PRV564_top/Kernel/IDU/IDUi_GPR_rs1data[2] (net)         0.0000     1.6767 r
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/rs1_data[2] (ysyx_210152_IDcore_0)
                                                                  0.0000     1.6767 r
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/rs1_data[2] (net)     0.0000     1.6767 r
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U746/A1 (LVT_OR2HDV1)
                                                        0.1999    0.0000     1.6767 r
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U746/Z (LVT_OR2HDV1)
                                                        0.1000    0.1437     1.8204 r
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/n2561 (net)
                                                3                 0.0000     1.8204 r
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U748/A1 (LVT_NAND2HDV1)
                                                        0.1000    0.0000     1.8204 r
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U748/ZN (LVT_NAND2HDV1)
                                                        0.0638    0.0568     1.8772 f
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/n160 (net)
                                                1                 0.0000     1.8772 f
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U754/A2 (LVT_OAI21HDV1)
                                                        0.0638    0.0000     1.8772 f
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U754/ZN (LVT_OAI21HDV1)
                                                        0.1915    0.1339     2.0111 r
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/n789 (net)
                                                2                 0.0000     2.0111 r
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U763/A1 (LVT_AOI21HDV1)
                                                        0.1915    0.0000     2.0111 r
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U763/ZN (LVT_AOI21HDV1)
                                                        0.1200    0.1058     2.1169 f
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/n809 (net)
                                                2                 0.0000     2.1169 f
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U764/A1 (LVT_OAI21HDV1)
                                                        0.1200    0.0000     2.1169 f
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U764/ZN (LVT_OAI21HDV1)
                                                        0.1928    0.1399     2.2568 r
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/n896 (net)
                                                2                 0.0000     2.2568 r
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U765/A1 (LVT_AOI21HDV1)
                                                        0.1928    0.0000     2.2568 r
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U765/ZN (LVT_AOI21HDV1)
                                                        0.1203    0.1060     2.3628 f
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/n886 (net)
                                                2                 0.0000     2.3628 f
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U768/A1 (LVT_OAI21HDV1)
                                                        0.1203    0.0000     2.3628 f
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U768/ZN (LVT_OAI21HDV1)
                                                        0.2154    0.1527     2.5155 r
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/n979 (net)
                                                2                 0.0000     2.5155 r
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U187/A1 (LVT_AOI21HDV1)
                                                        0.2154    0.0000     2.5155 r
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U187/ZN (LVT_AOI21HDV1)
                                                        0.1269    0.1106     2.6261 f
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/n1090 (net)
                                                2                 0.0000     2.6261 f
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U769/A1 (LVT_OAI21HDV2)
                                                        0.1269    0.0000     2.6261 f
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U769/ZN (LVT_OAI21HDV2)
                                                        0.1562    0.1182     2.7442 r
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/n934 (net)
                                                2                 0.0000     2.7442 r
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U169/A1 (LVT_AOI21HDV1)
                                                        0.1562    0.0000     2.7442 r
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U169/ZN (LVT_AOI21HDV1)
                                                        0.1156    0.1003     2.8446 f
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/n1074 (net)
                                                2                 0.0000     2.8446 f
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U170/A1 (LVT_OAI21HDV2)
                                                        0.1156    0.0000     2.8446 f
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U170/ZN (LVT_OAI21HDV2)
                                                        0.1630    0.1207     2.9653 r
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/n1100 (net)
                                                2                 0.0000     2.9653 r
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U171/A1 (LVT_AOI21HDV2)
                                                        0.1630    0.0000     2.9653 r
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U171/ZN (LVT_AOI21HDV2)
                                                        0.0989    0.0881     3.0534 f
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/n1147 (net)
                                                2                 0.0000     3.0534 f
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U172/A1 (LVT_OAI21HDV2)
                                                        0.0989    0.0000     3.0534 f
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U172/ZN (LVT_OAI21HDV2)
                                                        0.1647    0.1164     3.1699 r
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/n1176 (net)
                                                2                 0.0000     3.1699 r
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U173/A1 (LVT_AOI21HDV2)
                                                        0.1647    0.0000     3.1699 r
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U173/ZN (LVT_AOI21HDV2)
                                                        0.1046    0.0928     3.2627 f
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/n1243 (net)
                                                2                 0.0000     3.2627 f
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U167/A1 (LVT_OAI21HDV1)
                                                        0.1046    0.0000     3.2627 f
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U167/ZN (LVT_OAI21HDV1)
                                                        0.2174    0.1486     3.4113 r
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/n1270 (net)
                                                2                 0.0000     3.4113 r
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U174/A1 (LVT_AOI21HDV1)
                                                        0.2174    0.0000     3.4113 r
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U174/ZN (LVT_AOI21HDV1)
                                                        0.1350    0.1176     3.5289 f
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/n1298 (net)
                                                2                 0.0000     3.5289 f
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U772/A1 (LVT_OAI21HDV1)
                                                        0.1350    0.0000     3.5289 f
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U772/ZN (LVT_OAI21HDV1)
                                                        0.2178    0.1565     3.6854 r
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/n1354 (net)
                                                2                 0.0000     3.6854 r
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U175/A1 (LVT_AOI21HDV1)
                                                        0.2178    0.0000     3.6854 r
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U175/ZN (LVT_AOI21HDV1)
                                                        0.1351    0.1177     3.8031 f
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/n1819 (net)
                                                2                 0.0000     3.8031 f
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U773/A1 (LVT_OAI21HDV1)
                                                        0.1351    0.0000     3.8031 f
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U773/ZN (LVT_OAI21HDV1)
                                                        0.2178    0.1566     3.9597 r
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/n1896 (net)
                                                2                 0.0000     3.9597 r
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U176/A1 (LVT_AOI21HDV1)
                                                        0.2178    0.0000     3.9597 r
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U176/ZN (LVT_AOI21HDV1)
                                                        0.1351    0.1177     4.0774 f
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/n1987 (net)
                                                2                 0.0000     4.0774 f
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U774/A1 (LVT_OAI21HDV1)
                                                        0.1351    0.0000     4.0774 f
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U774/ZN (LVT_OAI21HDV1)
                                                        0.2315    0.1644     4.2418 r
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/n2009 (net)
                                                2                 0.0000     4.2418 r
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U775/A1 (LVT_AOI21HDV2)
                                                        0.2315    0.0000     4.2418 r
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U775/ZN (LVT_AOI21HDV2)
                                                        0.1177    0.1027     4.3445 f
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/n2033 (net)
                                                2                 0.0000     4.3445 f
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U776/A1 (LVT_OAI21HDV1)
                                                        0.1177    0.0000     4.3445 f
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U776/ZN (LVT_OAI21HDV1)
                                                        0.2314    0.1599     4.5044 r
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/n2040 (net)
                                                2                 0.0000     4.5044 r
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U777/A1 (LVT_AOI21HDV2)
                                                        0.2314    0.0000     4.5044 r
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U777/ZN (LVT_AOI21HDV2)
                                                        0.1176    0.1026     4.6070 f
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/n2079 (net)
                                                2                 0.0000     4.6070 f
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U778/A1 (LVT_OAI21HDV1)
                                                        0.1176    0.0000     4.6070 f
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U778/ZN (LVT_OAI21HDV1)
                                                        0.2314    0.1599     4.7669 r
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/n2086 (net)
                                                2                 0.0000     4.7669 r
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U779/A1 (LVT_AOI21HDV2)
                                                        0.2314    0.0000     4.7669 r
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U779/ZN (LVT_AOI21HDV2)
                                                        0.1382    0.1211     4.8880 f
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/n2125 (net)
                                                2                 0.0000     4.8880 f
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U50/A1 (LVT_OAI21HDV4)
                                                        0.1382    0.0000     4.8880 f
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U50/ZN (LVT_OAI21HDV4)
                                                        0.1597    0.1215     5.0096 r
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/n2132 (net)
                                                2                 0.0000     5.0096 r
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U49/A1 (LVT_AOI21HDV4)
                                                        0.1597    0.0000     5.0096 r
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U49/ZN (LVT_AOI21HDV4)
                                                        0.0937    0.0835     5.0931 f
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/n2151 (net)
                                                2                 0.0000     5.0931 f
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U51/A1 (LVT_OAI21HDV4)
                                                        0.0937    0.0000     5.0931 f
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U51/ZN (LVT_OAI21HDV4)
                                                        0.1428    0.1000     5.1930 r
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/n2188 (net)
                                                2                 0.0000     5.1930 r
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U780/A1 (LVT_AO21HDV4)
                                                        0.1428    0.0000     5.1930 r
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U780/Z (LVT_AO21HDV4)
                                                        0.0664    0.1438     5.3368 r
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/n2205 (net)
                                                1                 0.0000     5.3368 r
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U2704/CI (LVT_AD1HDV4)
                                                        0.0664    0.0000     5.3368 r
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U2704/CO (LVT_AD1HDV4)
                                                        0.0898    0.1175     5.4544 r
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/n2223 (net)
                                                1                 0.0000     5.4544 r
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U2714/CI (LVT_AD1HDV1)
                                                        0.0898    0.0000     5.4544 r
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U2714/CO (LVT_AD1HDV1)
                                                        0.1289    0.1898     5.6442 r
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/n2242 (net)
                                                1                 0.0000     5.6442 r
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U2722/CI (LVT_AD1HDV1)
                                                        0.1289    0.0000     5.6442 r
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U2722/CO (LVT_AD1HDV1)
                                                        0.1326    0.2002     5.8444 r
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/n189 (net)
                                                1                 0.0000     5.8444 r
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U781/A1 (LVT_XOR2HDV2)
                                                        0.1326    0.0000     5.8444 r
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U781/Z (LVT_XOR2HDV2)
                                                        0.0646    0.1467     5.9911 f
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/n191 (net)
                                                1                 0.0000     5.9911 f
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U784/A1 (LVT_NAND2HDV1)
                                                        0.0646    0.0000     5.9911 f
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U784/ZN (LVT_NAND2HDV1)
                                                        0.1172    0.0531     6.0442 r
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/n200 (net)
                                                1                 0.0000     6.0442 r
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U6/B (LVT_OAI211HDV2)
                                                        0.1172    0.0000     6.0442 r
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/U6/ZN (LVT_OAI211HDV2)
                                                        0.2009    0.1338     6.1780 f
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/disp_ds1[63] (net)
                                                6                 0.0000     6.1780 f
  Core_N1/PRV564_top/Kernel/IDU/inst_IDcore/disp_ds1[63] (ysyx_210152_IDcore_0)
                                                                  0.0000     6.1780 f
  Core_N1/PRV564_top/Kernel/IDU/disp_ds1[63] (net)                0.0000     6.1780 f
  Core_N1/PRV564_top/Kernel/IDU/ALU_DispBuffer/DBi_DATA_ds1[63] (ysyx_210152_DispBuffer_4)
                                                                  0.0000     6.1780 f
  Core_N1/PRV564_top/Kernel/IDU/ALU_DispBuffer/DBi_DATA_ds1[63] (net)
                                                                  0.0000     6.1780 f
  Core_N1/PRV564_top/Kernel/IDU/ALU_DispBuffer/Buffer1_DATA_ds1_reg_63_/D (LVT_DQHDV1)
                                                        0.2009    0.0000     6.1780 f
  data arrival time                                                          6.1780
  clock CLK_clock (rise edge)                                     6.5000     6.5000
  clock network delay (ideal)                                     0.0000     6.5000
  clock uncertainty                                              -0.1500     6.3500
  Core_N1/PRV564_top/Kernel/IDU/ALU_DispBuffer/Buffer1_DATA_ds1_reg_63_/CK (LVT_DQHDV1)
                                                                  0.0000     6.3500 r
  library setup time                                             -0.1715     6.1785
  data required time                                                         6.1785
  ------------------------------------------------------------------------------------
  data required time                                                         6.1785
  data arrival time                                                         -6.1780
  ------------------------------------------------------------------------------------
  slack (MET)                                                                0.0004
