-- Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2014.3.1 (lin64) Build 1056140 Thu Oct 30 16:32:04 MDT 2014
-- Date        : Thu Aug 31 11:44:25 2017
-- Host        : ubuntu running 64-bit Ubuntu 14.04 LTS
-- Command     : write_vhdl -force -mode funcsim
--               /media/frankqz/c35fb864-558a-4c20-ae81-7faa0c86f8e4/Xilinx/projects/small_data_compression/small_data_compression.srcs/sources_1/ip/DMA/DMA_funcsim.vhdl
-- Design      : DMA
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7vx690tffg1761-2
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity DMA_axi_datamover_addr_cntl is
  port (
    O1 : out STD_LOGIC;
    sig_addr2data_addr_posted : out STD_LOGIC;
    O2 : out STD_LOGIC;
    m_axi_mm2s_arvalid : out STD_LOGIC;
    O3 : out STD_LOGIC;
    sig_addr_reg_full : out STD_LOGIC;
    m_axi_mm2s_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_mm2s_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_mm2s_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_mm2s_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I17 : in STD_LOGIC;
    m_axi_mm2s_arready : in STD_LOGIC;
    I4 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    I5 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    I6 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of DMA_axi_datamover_addr_cntl : entity is "axi_datamover_addr_cntl";
end DMA_axi_datamover_addr_cntl;

architecture STRUCTURE of DMA_axi_datamover_addr_cntl is
  signal \^o2\ : STD_LOGIC;
  signal n_0_sig_addr_reg_full_i_1 : STD_LOGIC;
  signal \n_0_sig_next_addr_reg[31]_i_1\ : STD_LOGIC;
  signal \^sig_addr_reg_full\ : STD_LOGIC;
  signal sig_posted_to_axi : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_posted_to_axi : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_posted_to_axi : signal is "no";
  signal sig_posted_to_axi_2 : STD_LOGIC;
  attribute RTL_KEEP of sig_posted_to_axi_2 : signal is "true";
  attribute equivalent_register_removal of sig_posted_to_axi_2 : signal is "no";
  attribute KEEP : string;
  attribute KEEP of sig_posted_to_axi_2_reg : label is "yes";
  attribute equivalent_register_removal of sig_posted_to_axi_2_reg : label is "no";
  attribute KEEP of sig_posted_to_axi_reg : label is "yes";
  attribute equivalent_register_removal of sig_posted_to_axi_reg : label is "no";
begin
  O1 <= sig_posted_to_axi_2;
  O2 <= \^o2\;
  sig_addr2data_addr_posted <= sig_posted_to_axi;
  sig_addr_reg_full <= \^sig_addr_reg_full\;
sig_addr_reg_empty_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => I17,
      Q => O3,
      R => '0'
    );
sig_addr_reg_full_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C8C808C8"
    )
    port map (
      I0 => E(0),
      I1 => I4,
      I2 => \^sig_addr_reg_full\,
      I3 => m_axi_mm2s_arready,
      I4 => \^o2\,
      O => n_0_sig_addr_reg_full_i_1
    );
sig_addr_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => n_0_sig_addr_reg_full_i_1,
      Q => \^sig_addr_reg_full\,
      R => '0'
    );
sig_addr_valid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => I2,
      Q => m_axi_mm2s_arvalid,
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
sig_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => I1,
      Q => \^o2\,
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_addr_reg[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
    port map (
      I0 => \^o2\,
      I1 => m_axi_mm2s_arready,
      I2 => \^sig_addr_reg_full\,
      I3 => I4,
      O => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_addr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(0),
      Q => m_axi_mm2s_araddr(0),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_addr_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(10),
      Q => m_axi_mm2s_araddr(10),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_addr_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(11),
      Q => m_axi_mm2s_araddr(11),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_addr_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(12),
      Q => m_axi_mm2s_araddr(12),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_addr_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(13),
      Q => m_axi_mm2s_araddr(13),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_addr_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(14),
      Q => m_axi_mm2s_araddr(14),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_addr_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(15),
      Q => m_axi_mm2s_araddr(15),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_addr_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(16),
      Q => m_axi_mm2s_araddr(16),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_addr_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(17),
      Q => m_axi_mm2s_araddr(17),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_addr_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(18),
      Q => m_axi_mm2s_araddr(18),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_addr_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(19),
      Q => m_axi_mm2s_araddr(19),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_addr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(1),
      Q => m_axi_mm2s_araddr(1),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_addr_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(20),
      Q => m_axi_mm2s_araddr(20),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_addr_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(21),
      Q => m_axi_mm2s_araddr(21),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_addr_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(22),
      Q => m_axi_mm2s_araddr(22),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_addr_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(23),
      Q => m_axi_mm2s_araddr(23),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_addr_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(24),
      Q => m_axi_mm2s_araddr(24),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_addr_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(25),
      Q => m_axi_mm2s_araddr(25),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_addr_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(26),
      Q => m_axi_mm2s_araddr(26),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_addr_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(27),
      Q => m_axi_mm2s_araddr(27),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_addr_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(28),
      Q => m_axi_mm2s_araddr(28),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_addr_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(29),
      Q => m_axi_mm2s_araddr(29),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_addr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(2),
      Q => m_axi_mm2s_araddr(2),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_addr_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(30),
      Q => m_axi_mm2s_araddr(30),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_addr_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(31),
      Q => m_axi_mm2s_araddr(31),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_addr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(3),
      Q => m_axi_mm2s_araddr(3),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_addr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(4),
      Q => m_axi_mm2s_araddr(4),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_addr_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(5),
      Q => m_axi_mm2s_araddr(5),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_addr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(6),
      Q => m_axi_mm2s_araddr(6),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_addr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(7),
      Q => m_axi_mm2s_araddr(7),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_addr_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(8),
      Q => m_axi_mm2s_araddr(8),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_addr_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(9),
      Q => m_axi_mm2s_araddr(9),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_burst_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => I6(0),
      Q => m_axi_mm2s_arburst(0),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_burst_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => '0',
      Q => m_axi_mm2s_arburst(1),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_len_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => I5(0),
      Q => m_axi_mm2s_arlen(0),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_len_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => I5(1),
      Q => m_axi_mm2s_arlen(1),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_len_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => I5(2),
      Q => m_axi_mm2s_arlen(2),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_len_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => I5(3),
      Q => m_axi_mm2s_arlen(3),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_len_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => I5(4),
      Q => m_axi_mm2s_arlen(4),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_len_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => I5(5),
      Q => m_axi_mm2s_arlen(5),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_len_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => '0',
      Q => m_axi_mm2s_arlen(6),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_len_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => '0',
      Q => m_axi_mm2s_arlen(7),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_size_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => '1',
      Q => m_axi_mm2s_arsize(0),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_size_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => '0',
      Q => m_axi_mm2s_arsize(1),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_size_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => '1',
      Q => m_axi_mm2s_arsize(2),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
sig_posted_to_axi_2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => I3,
      Q => sig_posted_to_axi_2,
      R => '0'
    );
sig_posted_to_axi_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => I3,
      Q => sig_posted_to_axi,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity DMA_axi_datamover_fifo is
  port (
    sig_init_reg : out STD_LOGIC;
    sig_init_reg2 : out STD_LOGIC;
    s_axis_mm2s_cmd_tready : out STD_LOGIC;
    sig_calc_error_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 48 downto 0 );
    sig_init_done : out STD_LOGIC;
    O2 : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    I15 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    s_axis_mm2s_cmd_tvalid_split : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I19 : in STD_LOGIC_VECTOR ( 48 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of DMA_axi_datamover_fifo : entity is "axi_datamover_fifo";
end DMA_axi_datamover_fifo;

architecture STRUCTURE of DMA_axi_datamover_fifo is
  signal \^o2\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 48 downto 0 );
  signal \n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1\ : STD_LOGIC;
  signal n_0_sig_calc_error_reg_i_3 : STD_LOGIC;
  signal n_0_sig_calc_error_reg_i_4 : STD_LOGIC;
  signal n_0_sig_init_done_i_1 : STD_LOGIC;
  signal \^s_axis_mm2s_cmd_tready\ : STD_LOGIC;
  signal \^sig_init_done\ : STD_LOGIC;
  signal \^sig_init_reg\ : STD_LOGIC;
  signal \^sig_init_reg2\ : STD_LOGIC;
  signal sig_push_regfifo : STD_LOGIC;
begin
  O2 <= \^o2\;
  Q(48 downto 0) <= \^q\(48 downto 0);
  s_axis_mm2s_cmd_tready <= \^s_axis_mm2s_cmd_tready\;
  sig_init_done <= \^sig_init_done\;
  sig_init_reg <= \^sig_init_reg\;
  sig_init_reg2 <= \^sig_init_reg2\;
\USE_SINGLE_REG.sig_regfifo_dout_reg[64]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^s_axis_mm2s_cmd_tready\,
      I1 => s_axis_mm2s_cmd_tvalid_split,
      O => sig_push_regfifo
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => I19(0),
      Q => \^q\(0),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => I19(10),
      Q => \^q\(10),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => I19(11),
      Q => \^q\(11),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => I19(12),
      Q => \^q\(12),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => I19(13),
      Q => \^q\(13),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => I19(1),
      Q => \^q\(1),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => I19(14),
      Q => \^q\(14),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => I19(2),
      Q => \^q\(2),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => I19(15),
      Q => \^q\(15),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => I19(16),
      Q => \^q\(16),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => I19(17),
      Q => \^q\(17),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => I19(18),
      Q => \^q\(18),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => I19(19),
      Q => \^q\(19),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => I19(20),
      Q => \^q\(20),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => I19(21),
      Q => \^q\(21),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => I19(22),
      Q => \^q\(22),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => I19(23),
      Q => \^q\(23),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => I19(3),
      Q => \^q\(3),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => I19(24),
      Q => \^q\(24),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => I19(25),
      Q => \^q\(25),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => I19(26),
      Q => \^q\(26),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => I19(27),
      Q => \^q\(27),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => I19(28),
      Q => \^q\(28),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => I19(29),
      Q => \^q\(29),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => I19(30),
      Q => \^q\(30),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => I19(31),
      Q => \^q\(31),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => I19(32),
      Q => \^q\(32),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => I19(33),
      Q => \^q\(33),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => I19(4),
      Q => \^q\(4),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => I19(34),
      Q => \^q\(34),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => I19(35),
      Q => \^q\(35),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => I19(36),
      Q => \^q\(36),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => I19(37),
      Q => \^q\(37),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => I19(38),
      Q => \^q\(38),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => I19(39),
      Q => \^q\(39),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => I19(40),
      Q => \^q\(40),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => I19(41),
      Q => \^q\(41),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => I19(42),
      Q => \^q\(42),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => I19(43),
      Q => \^q\(43),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => I19(5),
      Q => \^q\(5),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => I19(44),
      Q => \^q\(44),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => I19(45),
      Q => \^q\(45),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => I19(46),
      Q => \^q\(46),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => I19(47),
      Q => \^q\(47),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => I19(48),
      Q => \^q\(48),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => I19(6),
      Q => \^q\(6),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => I19(7),
      Q => \^q\(7),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => I19(8),
      Q => \^q\(8),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => I19(9),
      Q => \^q\(9),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => I15,
      Q => \^s_axis_mm2s_cmd_tready\,
      R => '0'
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC88CC88C088CC88"
    )
    port map (
      I0 => sig_push_regfifo,
      I1 => I3,
      I2 => I4,
      I3 => \^o2\,
      I4 => I5,
      I5 => I6,
      O => \n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1\
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1\,
      Q => \^o2\,
      R => '0'
    );
sig_calc_error_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
    port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => n_0_sig_calc_error_reg_i_3,
      I4 => n_0_sig_calc_error_reg_i_4,
      O => sig_calc_error_reg
    );
sig_calc_error_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \^q\(10),
      I1 => \^q\(9),
      I2 => \^q\(13),
      I3 => I1,
      I4 => \^q\(11),
      I5 => \^q\(12),
      O => n_0_sig_calc_error_reg_i_3
    );
sig_calc_error_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \^q\(4),
      I1 => \^q\(3),
      I2 => \^q\(7),
      I3 => \^q\(8),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => n_0_sig_calc_error_reg_i_4
    );
sig_init_done_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => \^sig_init_reg2\,
      I1 => \^sig_init_reg\,
      I2 => I3,
      I3 => \^sig_init_done\,
      O => n_0_sig_init_done_i_1
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => n_0_sig_init_done_i_1,
      Q => \^sig_init_done\,
      R => '0'
    );
sig_init_reg2_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \^sig_init_reg\,
      Q => \^sig_init_reg2\,
      S => SR(0)
    );
sig_init_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => SR(0),
      Q => \^sig_init_reg\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \DMA_axi_datamover_fifo__parameterized0\ is
  port (
    O1 : out STD_LOGIC;
    sig_init_done_0 : out STD_LOGIC;
    m_axis_mm2s_sts_tvalid_int : out STD_LOGIC;
    O16 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    I16 : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    I2 : in STD_LOGIC;
    sig_init_reg2 : in STD_LOGIC;
    sig_init_reg : in STD_LOGIC;
    I3 : in STD_LOGIC;
    m_axis_mm2s_sts_tready : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \DMA_axi_datamover_fifo__parameterized0\ : entity is "axi_datamover_fifo";
end \DMA_axi_datamover_fifo__parameterized0\;

architecture STRUCTURE of \DMA_axi_datamover_fifo__parameterized0\ is
  signal \^o1\ : STD_LOGIC;
  signal \^m_axis_mm2s_sts_tvalid_int\ : STD_LOGIC;
  signal \n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1\ : STD_LOGIC;
  signal n_0_sig_init_done_i_1 : STD_LOGIC;
  signal \^sig_init_done_0\ : STD_LOGIC;
  signal sig_push_regfifo : STD_LOGIC;
begin
  O1 <= \^o1\;
  m_axis_mm2s_sts_tvalid_int <= \^m_axis_mm2s_sts_tvalid_int\;
  sig_init_done_0 <= \^sig_init_done_0\;
\USE_SINGLE_REG.sig_regfifo_dout_reg[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^o1\,
      I1 => I2,
      O => sig_push_regfifo
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => D(0),
      Q => O16(0),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => D(1),
      Q => O16(1),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => D(2),
      Q => O16(2),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => D(3),
      Q => O16(3),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => I16,
      Q => \^o1\,
      R => '0'
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F08080"
    )
    port map (
      I0 => I2,
      I1 => \^o1\,
      I2 => I3,
      I3 => m_axis_mm2s_sts_tready,
      I4 => \^m_axis_mm2s_sts_tvalid_int\,
      O => \n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1\
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1\,
      Q => \^m_axis_mm2s_sts_tvalid_int\,
      R => '0'
    );
sig_init_done_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => sig_init_reg2,
      I1 => sig_init_reg,
      I2 => I3,
      I3 => \^sig_init_done_0\,
      O => n_0_sig_init_done_i_1
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => n_0_sig_init_done_i_1,
      Q => \^sig_init_done_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity DMA_axi_datamover_pcc is
  port (
    O1 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_ld_xfer_reg_tmp : out STD_LOGIC;
    O3 : out STD_LOGIC;
    sig_sm_pop_input_reg : out STD_LOGIC;
    O4 : out STD_LOGIC;
    sig_xfer_reg_empty : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    sig_mstr2sf_tag : out STD_LOGIC_VECTOR ( 0 to 0 );
    O10 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O11 : out STD_LOGIC;
    sig_mstr2sf_eof : out STD_LOGIC;
    O12 : out STD_LOGIC;
    O13 : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_mstr2data_cmd_valid : out STD_LOGIC;
    sig_mstr2addr_cmd_valid : out STD_LOGIC;
    sig_ld_xfer_reg : out STD_LOGIC;
    O14 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    O15 : out STD_LOGIC;
    O16 : out STD_LOGIC;
    O17 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    O18 : out STD_LOGIC;
    O19 : out STD_LOGIC;
    O20 : out STD_LOGIC;
    O21 : out STD_LOGIC;
    O22 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O23 : out STD_LOGIC;
    sig_mstr2data_cmd_cmplt : out STD_LOGIC;
    O24 : out STD_LOGIC;
    sig_mstr2data_eof : out STD_LOGIC;
    sig_mstr2data_sequential : out STD_LOGIC;
    O25 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    p_1_in : out STD_LOGIC;
    O26 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    O27 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    sig_mstr2sf_cmd_valid : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    I11 : in STD_LOGIC;
    I18 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    I14 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I15 : in STD_LOGIC;
    I16 : in STD_LOGIC;
    I17 : in STD_LOGIC_VECTOR ( 45 downto 0 );
    I19 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I20 : in STD_LOGIC;
    sig_next_calc_error_reg : in STD_LOGIC;
    sig_stat2rsc_status_ready : in STD_LOGIC;
    I21 : in STD_LOGIC;
    I22 : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of DMA_axi_datamover_pcc : entity is "axi_datamover_pcc";
end DMA_axi_datamover_pcc;

architecture STRUCTURE of DMA_axi_datamover_pcc is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \I_STRT_STRB_GEN/sig_end_offset_un\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \I_STRT_STRB_GEN/sig_start_offset_un\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^o1\ : STD_LOGIC;
  signal \^o10\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^o11\ : STD_LOGIC;
  signal \^o12\ : STD_LOGIC;
  signal \^o13\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^o15\ : STD_LOGIC;
  signal \^o16\ : STD_LOGIC;
  signal \^o17\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^o2\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^o24\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal \^o4\ : STD_LOGIC;
  signal \^o5\ : STD_LOGIC;
  signal \^o6\ : STD_LOGIC;
  signal \^o7\ : STD_LOGIC;
  signal \^o8\ : STD_LOGIC;
  signal \^o9\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal n_0_g0_b1 : STD_LOGIC;
  signal n_0_g0_b10 : STD_LOGIC;
  signal \n_0_g0_b10__0\ : STD_LOGIC;
  signal n_0_g0_b11 : STD_LOGIC;
  signal \n_0_g0_b11__0\ : STD_LOGIC;
  signal n_0_g0_b12 : STD_LOGIC;
  signal \n_0_g0_b12__0\ : STD_LOGIC;
  signal n_0_g0_b13 : STD_LOGIC;
  signal \n_0_g0_b13__0\ : STD_LOGIC;
  signal n_0_g0_b14 : STD_LOGIC;
  signal \n_0_g0_b14__0\ : STD_LOGIC;
  signal n_0_g0_b15 : STD_LOGIC;
  signal \n_0_g0_b16__0\ : STD_LOGIC;
  signal n_0_g0_b17 : STD_LOGIC;
  signal \n_0_g0_b17__0\ : STD_LOGIC;
  signal n_0_g0_b18 : STD_LOGIC;
  signal \n_0_g0_b18__0\ : STD_LOGIC;
  signal n_0_g0_b19 : STD_LOGIC;
  signal \n_0_g0_b19__0\ : STD_LOGIC;
  signal \n_0_g0_b1__0\ : STD_LOGIC;
  signal n_0_g0_b2 : STD_LOGIC;
  signal n_0_g0_b20 : STD_LOGIC;
  signal \n_0_g0_b20__0\ : STD_LOGIC;
  signal n_0_g0_b21 : STD_LOGIC;
  signal \n_0_g0_b21__0\ : STD_LOGIC;
  signal n_0_g0_b22 : STD_LOGIC;
  signal \n_0_g0_b22__0\ : STD_LOGIC;
  signal n_0_g0_b23 : STD_LOGIC;
  signal \n_0_g0_b23__0\ : STD_LOGIC;
  signal n_0_g0_b24 : STD_LOGIC;
  signal \n_0_g0_b24__0\ : STD_LOGIC;
  signal n_0_g0_b25 : STD_LOGIC;
  signal \n_0_g0_b25__0\ : STD_LOGIC;
  signal n_0_g0_b26 : STD_LOGIC;
  signal \n_0_g0_b26__0\ : STD_LOGIC;
  signal n_0_g0_b27 : STD_LOGIC;
  signal \n_0_g0_b27__0\ : STD_LOGIC;
  signal n_0_g0_b28 : STD_LOGIC;
  signal \n_0_g0_b28__0\ : STD_LOGIC;
  signal n_0_g0_b29 : STD_LOGIC;
  signal \n_0_g0_b29__0\ : STD_LOGIC;
  signal \n_0_g0_b2__0\ : STD_LOGIC;
  signal n_0_g0_b3 : STD_LOGIC;
  signal n_0_g0_b30 : STD_LOGIC;
  signal \n_0_g0_b30__0\ : STD_LOGIC;
  signal n_0_g0_b31_i_10 : STD_LOGIC;
  signal n_0_g0_b31_i_11 : STD_LOGIC;
  signal n_0_g0_b31_i_12 : STD_LOGIC;
  signal n_0_g0_b31_i_13 : STD_LOGIC;
  signal n_0_g0_b31_i_14 : STD_LOGIC;
  signal n_0_g0_b31_i_15 : STD_LOGIC;
  signal n_0_g0_b31_i_16 : STD_LOGIC;
  signal n_0_g0_b31_i_17 : STD_LOGIC;
  signal n_0_g0_b31_i_18 : STD_LOGIC;
  signal n_0_g0_b31_i_19 : STD_LOGIC;
  signal n_0_g0_b31_i_20 : STD_LOGIC;
  signal n_0_g0_b31_i_21 : STD_LOGIC;
  signal n_0_g0_b31_i_22 : STD_LOGIC;
  signal n_0_g0_b31_i_23 : STD_LOGIC;
  signal n_0_g0_b31_i_24 : STD_LOGIC;
  signal n_0_g0_b31_i_25 : STD_LOGIC;
  signal n_0_g0_b31_i_26 : STD_LOGIC;
  signal n_0_g0_b31_i_27 : STD_LOGIC;
  signal n_0_g0_b31_i_6 : STD_LOGIC;
  signal n_0_g0_b31_i_7 : STD_LOGIC;
  signal n_0_g0_b31_i_8 : STD_LOGIC;
  signal n_0_g0_b31_i_9 : STD_LOGIC;
  signal \n_0_g0_b3__0\ : STD_LOGIC;
  signal n_0_g0_b4 : STD_LOGIC;
  signal \n_0_g0_b4__0\ : STD_LOGIC;
  signal n_0_g0_b5 : STD_LOGIC;
  signal \n_0_g0_b5__0\ : STD_LOGIC;
  signal n_0_g0_b6 : STD_LOGIC;
  signal \n_0_g0_b6__0\ : STD_LOGIC;
  signal n_0_g0_b7 : STD_LOGIC;
  signal \n_0_g0_b7__0\ : STD_LOGIC;
  signal n_0_g0_b8 : STD_LOGIC;
  signal \n_0_g0_b8__0\ : STD_LOGIC;
  signal n_0_g0_b9 : STD_LOGIC;
  signal \n_0_g0_b9__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[0]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[0]_i_4\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[0]_i_5\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[10]_i_2\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[11]_i_2\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[12]_i_2\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[13]_i_2\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[14]_i_2\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[15]_i_2\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[1]_i_2\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[1]_i_4\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[2]_i_2\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[3]_i_2\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[4]_i_2\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[5]_i_2\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[6]_i_2\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[7]_i_2\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[8]_i_2\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[9]_i_2\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh_reg[0]_i_2\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh_reg[10]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh_reg[10]_i_3\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh_reg[11]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh_reg[11]_i_3\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh_reg[12]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh_reg[12]_i_3\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh_reg[13]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh_reg[13]_i_3\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh_reg[14]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh_reg[14]_i_3\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh_reg[15]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh_reg[1]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh_reg[1]_i_3\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh_reg[2]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh_reg[2]_i_3\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh_reg[3]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh_reg[3]_i_3\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh_reg[4]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh_reg[4]_i_3\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh_reg[5]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh_reg[5]_i_3\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh_reg[6]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh_reg[6]_i_3\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh_reg[7]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh_reg[7]_i_3\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh_reg[8]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh_reg[8]_i_3\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh_reg[9]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh_reg[9]_i_3\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_incr_ireg2[0]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_incr_ireg2[10]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_incr_ireg2[11]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_incr_ireg2[1]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_incr_ireg2[2]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_incr_ireg2[3]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_incr_ireg2[4]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_incr_ireg2[5]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_incr_ireg2[6]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_incr_ireg2[7]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_incr_ireg2[8]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_incr_ireg2[9]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[0]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[10]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[11]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[12]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[13]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[14]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[15]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[15]_i_2\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[1]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[2]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[3]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[4]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[5]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[6]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[7]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[8]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[9]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0_reg[0]\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0_reg[10]\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0_reg[11]\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0_reg[12]\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0_reg[13]\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0_reg[14]\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0_reg[1]\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0_reg[2]\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0_reg[3]\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0_reg[4]\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0_reg[5]\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0_reg[6]\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0_reg[7]\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0_reg[8]\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0_reg[9]\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2[10]_i_2\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2[10]_i_3\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2[10]_i_4\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2[10]_i_5\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2[3]_i_2\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2[3]_i_3\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2[3]_i_4\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2[3]_i_5\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2[3]_i_6\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2[3]_i_7\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2[3]_i_8\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2[3]_i_9\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2[7]_i_2\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2[7]_i_3\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2[7]_i_4\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2[7]_i_5\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2[7]_i_6\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2_reg[0]\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2_reg[10]\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2_reg[10]_i_1\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2_reg[1]\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2_reg[2]\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2_reg[3]\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2_reg[3]_i_1\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2_reg[4]\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2_reg[5]\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2_reg[7]\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2_reg[7]_i_1\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2_reg[8]\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2_reg[9]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[11]_i_3\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[11]_i_4\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[11]_i_5\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[11]_i_6\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[13]_i_1\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[13]_i_4\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[13]_i_5\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[3]_i_3\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[3]_i_4\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[3]_i_5\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[3]_i_6\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[7]_i_3\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[7]_i_4\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[7]_i_5\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[7]_i_6\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[0]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[10]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[11]_i_2\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[1]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[2]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[3]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[3]_i_2\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[4]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[5]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[6]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[7]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[7]_i_2\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[8]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[9]\ : STD_LOGIC;
  signal n_0_sig_btt_eq_b2mbaa_ireg1_i_10 : STD_LOGIC;
  signal n_0_sig_btt_eq_b2mbaa_ireg1_i_3 : STD_LOGIC;
  signal n_0_sig_btt_eq_b2mbaa_ireg1_i_4 : STD_LOGIC;
  signal n_0_sig_btt_eq_b2mbaa_ireg1_i_5 : STD_LOGIC;
  signal n_0_sig_btt_eq_b2mbaa_ireg1_i_6 : STD_LOGIC;
  signal n_0_sig_btt_eq_b2mbaa_ireg1_i_7 : STD_LOGIC;
  signal n_0_sig_btt_eq_b2mbaa_ireg1_i_8 : STD_LOGIC;
  signal n_0_sig_btt_eq_b2mbaa_ireg1_i_9 : STD_LOGIC;
  signal n_0_sig_btt_lt_b2mbaa_ireg1_i_10 : STD_LOGIC;
  signal n_0_sig_btt_lt_b2mbaa_ireg1_i_11 : STD_LOGIC;
  signal n_0_sig_btt_lt_b2mbaa_ireg1_i_12 : STD_LOGIC;
  signal n_0_sig_btt_lt_b2mbaa_ireg1_i_13 : STD_LOGIC;
  signal n_0_sig_btt_lt_b2mbaa_ireg1_i_14 : STD_LOGIC;
  signal n_0_sig_btt_lt_b2mbaa_ireg1_i_15 : STD_LOGIC;
  signal n_0_sig_btt_lt_b2mbaa_ireg1_i_16 : STD_LOGIC;
  signal n_0_sig_btt_lt_b2mbaa_ireg1_i_17 : STD_LOGIC;
  signal n_0_sig_btt_lt_b2mbaa_ireg1_i_18 : STD_LOGIC;
  signal n_0_sig_btt_lt_b2mbaa_ireg1_i_19 : STD_LOGIC;
  signal n_0_sig_btt_lt_b2mbaa_ireg1_i_20 : STD_LOGIC;
  signal n_0_sig_btt_lt_b2mbaa_ireg1_i_21 : STD_LOGIC;
  signal n_0_sig_btt_lt_b2mbaa_ireg1_i_22 : STD_LOGIC;
  signal n_0_sig_btt_lt_b2mbaa_ireg1_i_4 : STD_LOGIC;
  signal n_0_sig_btt_lt_b2mbaa_ireg1_i_5 : STD_LOGIC;
  signal n_0_sig_btt_lt_b2mbaa_ireg1_i_6 : STD_LOGIC;
  signal n_0_sig_btt_lt_b2mbaa_ireg1_i_7 : STD_LOGIC;
  signal n_0_sig_btt_lt_b2mbaa_ireg1_i_8 : STD_LOGIC;
  signal n_0_sig_btt_lt_b2mbaa_ireg1_i_9 : STD_LOGIC;
  signal n_0_sig_btt_lt_b2mbaa_ireg1_reg_i_3 : STD_LOGIC;
  signal \n_0_sig_bytes_to_mbaa_ireg1[10]_i_1\ : STD_LOGIC;
  signal \n_0_sig_bytes_to_mbaa_ireg1[10]_i_2\ : STD_LOGIC;
  signal \n_0_sig_bytes_to_mbaa_ireg1[11]_i_2\ : STD_LOGIC;
  signal \n_0_sig_bytes_to_mbaa_ireg1[11]_i_3\ : STD_LOGIC;
  signal \n_0_sig_bytes_to_mbaa_ireg1[1]_i_1\ : STD_LOGIC;
  signal \n_0_sig_bytes_to_mbaa_ireg1[2]_i_1\ : STD_LOGIC;
  signal \n_0_sig_bytes_to_mbaa_ireg1[3]_i_1\ : STD_LOGIC;
  signal \n_0_sig_bytes_to_mbaa_ireg1[4]_i_1\ : STD_LOGIC;
  signal \n_0_sig_bytes_to_mbaa_ireg1[5]_i_1\ : STD_LOGIC;
  signal \n_0_sig_bytes_to_mbaa_ireg1[6]_i_1\ : STD_LOGIC;
  signal \n_0_sig_bytes_to_mbaa_ireg1[7]_i_1\ : STD_LOGIC;
  signal \n_0_sig_bytes_to_mbaa_ireg1[8]_i_1\ : STD_LOGIC;
  signal \n_0_sig_bytes_to_mbaa_ireg1[9]_i_1\ : STD_LOGIC;
  signal \n_0_sig_bytes_to_mbaa_ireg1[9]_i_2\ : STD_LOGIC;
  signal \n_0_sig_bytes_to_mbaa_ireg1_reg[0]\ : STD_LOGIC;
  signal \n_0_sig_bytes_to_mbaa_ireg1_reg[10]\ : STD_LOGIC;
  signal \n_0_sig_bytes_to_mbaa_ireg1_reg[11]\ : STD_LOGIC;
  signal \n_0_sig_bytes_to_mbaa_ireg1_reg[1]\ : STD_LOGIC;
  signal \n_0_sig_bytes_to_mbaa_ireg1_reg[2]\ : STD_LOGIC;
  signal \n_0_sig_bytes_to_mbaa_ireg1_reg[3]\ : STD_LOGIC;
  signal \n_0_sig_bytes_to_mbaa_ireg1_reg[4]\ : STD_LOGIC;
  signal \n_0_sig_bytes_to_mbaa_ireg1_reg[5]\ : STD_LOGIC;
  signal \n_0_sig_bytes_to_mbaa_ireg1_reg[6]\ : STD_LOGIC;
  signal \n_0_sig_bytes_to_mbaa_ireg1_reg[7]\ : STD_LOGIC;
  signal \n_0_sig_bytes_to_mbaa_ireg1_reg[8]\ : STD_LOGIC;
  signal \n_0_sig_bytes_to_mbaa_ireg1_reg[9]\ : STD_LOGIC;
  signal n_0_sig_cmd2addr_valid_i_1 : STD_LOGIC;
  signal n_0_sig_cmd2data_valid_i_1 : STD_LOGIC;
  signal n_0_sig_cmd2dre_valid_i_1 : STD_LOGIC;
  signal \n_0_sig_finish_addr_offset_ireg2[0]_i_1\ : STD_LOGIC;
  signal \n_0_sig_finish_addr_offset_ireg2[2]_i_2\ : STD_LOGIC;
  signal \n_0_sig_finish_addr_offset_ireg2[3]_i_2\ : STD_LOGIC;
  signal \n_0_sig_finish_addr_offset_ireg2[4]_i_2\ : STD_LOGIC;
  signal \n_0_sig_finish_addr_offset_ireg2[4]_i_3\ : STD_LOGIC;
  signal \n_0_sig_finish_addr_offset_ireg2[4]_i_4\ : STD_LOGIC;
  signal n_0_sig_first_xfer_im0_i_1 : STD_LOGIC;
  signal n_0_sig_ld_xfer_reg_i_1 : STD_LOGIC;
  signal n_0_sig_ld_xfer_reg_tmp_i_1 : STD_LOGIC;
  signal \n_0_sig_next_len_reg[5]_i_2\ : STD_LOGIC;
  signal \n_0_sig_next_len_reg[5]_i_3\ : STD_LOGIC;
  signal \n_0_sig_next_len_reg[5]_i_4\ : STD_LOGIC;
  signal \n_0_sig_pcc_sm_state[0]_i_2\ : STD_LOGIC;
  signal \n_0_sig_pcc_sm_state[0]_i_3\ : STD_LOGIC;
  signal \n_0_sig_pcc_sm_state[1]_i_2\ : STD_LOGIC;
  signal \n_0_sig_pcc_sm_state[1]_i_3\ : STD_LOGIC;
  signal \n_0_sig_pcc_sm_state[1]_i_4\ : STD_LOGIC;
  signal \n_0_sig_pcc_sm_state[1]_i_5\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[11]_i_2\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[11]_i_3\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[11]_i_4\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[11]_i_5\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[15]_i_2\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[15]_i_3\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[15]_i_4\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[15]_i_5\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[3]_i_2\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[3]_i_3\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[3]_i_4\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[3]_i_5\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[7]_i_2\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[7]_i_3\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[7]_i_4\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[7]_i_5\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3_reg[11]_i_1\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3_reg[3]_i_1\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3_reg[7]_i_1\ : STD_LOGIC;
  signal \n_0_sig_strbgen_bytes_ireg2[0]_i_1\ : STD_LOGIC;
  signal \n_0_sig_strbgen_bytes_ireg2[1]_i_1\ : STD_LOGIC;
  signal \n_0_sig_strbgen_bytes_ireg2[2]_i_1\ : STD_LOGIC;
  signal \n_0_sig_strbgen_bytes_ireg2[3]_i_1\ : STD_LOGIC;
  signal \n_0_sig_strbgen_bytes_ireg2[4]_i_1\ : STD_LOGIC;
  signal \n_0_sig_strbgen_bytes_ireg2[5]_i_1\ : STD_LOGIC;
  signal \n_0_sig_strbgen_bytes_ireg2[5]_i_2\ : STD_LOGIC;
  signal \n_0_sig_strbgen_bytes_ireg2[5]_i_3\ : STD_LOGIC;
  signal \n_0_sig_xfer_end_strb_ireg3[16]_i_1\ : STD_LOGIC;
  signal n_0_sig_xfer_len_eq_0_ireg3_i_3 : STD_LOGIC;
  signal n_0_sig_xfer_reg_empty_i_1 : STD_LOGIC;
  signal \n_0_sig_xfer_strt_strb_ireg3[16]_i_1\ : STD_LOGIC;
  signal \n_0_sig_xfer_strt_strb_ireg3[16]_i_2\ : STD_LOGIC;
  signal \n_0_sig_xfer_strt_strb_ireg3[16]_i_3\ : STD_LOGIC;
  signal \n_0_sig_xfer_strt_strb_ireg3[16]_i_4\ : STD_LOGIC;
  signal \n_1_sig_adjusted_addr_incr_ireg2_reg[10]_i_1\ : STD_LOGIC;
  signal \n_1_sig_adjusted_addr_incr_ireg2_reg[3]_i_1\ : STD_LOGIC;
  signal \n_1_sig_adjusted_addr_incr_ireg2_reg[7]_i_1\ : STD_LOGIC;
  signal \n_1_sig_btt_cntr_im0_reg[11]_i_2\ : STD_LOGIC;
  signal \n_1_sig_btt_cntr_im0_reg[3]_i_2\ : STD_LOGIC;
  signal \n_1_sig_btt_cntr_im0_reg[7]_i_2\ : STD_LOGIC;
  signal n_1_sig_btt_eq_b2mbaa_ireg1_reg_i_2 : STD_LOGIC;
  signal n_1_sig_btt_lt_b2mbaa_ireg1_reg_i_3 : STD_LOGIC;
  signal \n_1_sig_predict_addr_lsh_ireg3_reg[11]_i_1\ : STD_LOGIC;
  signal \n_1_sig_predict_addr_lsh_ireg3_reg[15]_i_1\ : STD_LOGIC;
  signal \n_1_sig_predict_addr_lsh_ireg3_reg[3]_i_1\ : STD_LOGIC;
  signal \n_1_sig_predict_addr_lsh_ireg3_reg[7]_i_1\ : STD_LOGIC;
  signal \n_2_sig_adjusted_addr_incr_ireg2_reg[10]_i_1\ : STD_LOGIC;
  signal \n_2_sig_adjusted_addr_incr_ireg2_reg[3]_i_1\ : STD_LOGIC;
  signal \n_2_sig_adjusted_addr_incr_ireg2_reg[7]_i_1\ : STD_LOGIC;
  signal \n_2_sig_btt_cntr_im0_reg[11]_i_2\ : STD_LOGIC;
  signal \n_2_sig_btt_cntr_im0_reg[3]_i_2\ : STD_LOGIC;
  signal \n_2_sig_btt_cntr_im0_reg[7]_i_2\ : STD_LOGIC;
  signal n_2_sig_btt_eq_b2mbaa_ireg1_reg_i_2 : STD_LOGIC;
  signal n_2_sig_btt_lt_b2mbaa_ireg1_reg_i_3 : STD_LOGIC;
  signal \n_2_sig_predict_addr_lsh_ireg3_reg[11]_i_1\ : STD_LOGIC;
  signal \n_2_sig_predict_addr_lsh_ireg3_reg[15]_i_1\ : STD_LOGIC;
  signal \n_2_sig_predict_addr_lsh_ireg3_reg[3]_i_1\ : STD_LOGIC;
  signal \n_2_sig_predict_addr_lsh_ireg3_reg[7]_i_1\ : STD_LOGIC;
  signal \n_3_sig_adjusted_addr_incr_ireg2_reg[10]_i_1\ : STD_LOGIC;
  signal \n_3_sig_adjusted_addr_incr_ireg2_reg[3]_i_1\ : STD_LOGIC;
  signal \n_3_sig_adjusted_addr_incr_ireg2_reg[7]_i_1\ : STD_LOGIC;
  signal \n_3_sig_btt_cntr_im0_reg[11]_i_2\ : STD_LOGIC;
  signal \n_3_sig_btt_cntr_im0_reg[13]_i_3\ : STD_LOGIC;
  signal \n_3_sig_btt_cntr_im0_reg[3]_i_2\ : STD_LOGIC;
  signal \n_3_sig_btt_cntr_im0_reg[7]_i_2\ : STD_LOGIC;
  signal n_3_sig_btt_eq_b2mbaa_ireg1_reg_i_2 : STD_LOGIC;
  signal n_3_sig_btt_lt_b2mbaa_ireg1_reg_i_2 : STD_LOGIC;
  signal n_3_sig_btt_lt_b2mbaa_ireg1_reg_i_3 : STD_LOGIC;
  signal \n_3_sig_predict_addr_lsh_ireg3_reg[11]_i_1\ : STD_LOGIC;
  signal \n_3_sig_predict_addr_lsh_ireg3_reg[15]_i_1\ : STD_LOGIC;
  signal \n_3_sig_predict_addr_lsh_ireg3_reg[3]_i_1\ : STD_LOGIC;
  signal \n_3_sig_predict_addr_lsh_ireg3_reg[7]_i_1\ : STD_LOGIC;
  signal \n_4_sig_adjusted_addr_incr_ireg2_reg[10]_i_1\ : STD_LOGIC;
  signal p_1_in_0 : STD_LOGIC;
  signal \p_1_in__0\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal sig_addr_cntr_im0_msh_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sig_addr_cntr_incr_ireg2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sig_addr_cntr_lsh_kh : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_adjusted_addr_incr_im1 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal sig_brst_cnt_eq_zero_im0 : STD_LOGIC;
  signal sig_brst_cnt_eq_zero_ireg1 : STD_LOGIC;
  signal sig_btt_cntr_im00 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal sig_btt_eq_b2mbaa_im0 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_im01 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_ireg1 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_ireg1 : STD_LOGIC;
  signal sig_finish_addr_offset_im1 : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal sig_finish_addr_offset_ireg2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal sig_first_xfer_im0 : STD_LOGIC;
  signal \^sig_ld_xfer_reg\ : STD_LOGIC;
  signal \^sig_ld_xfer_reg_tmp\ : STD_LOGIC;
  signal \^sig_mstr2addr_cmd_valid\ : STD_LOGIC;
  signal \^sig_mstr2data_cmd_valid\ : STD_LOGIC;
  signal \^sig_mstr2sf_cmd_valid\ : STD_LOGIC;
  signal \^sig_mstr2sf_eof\ : STD_LOGIC;
  signal sig_pcc_sm_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sig_pcc_sm_state_ns : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sig_predict_addr_lsh_im2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sig_predict_addr_lsh_ireg3 : STD_LOGIC_VECTOR ( 15 to 15 );
  signal \sig_predict_addr_lsh_ireg3__0\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal sig_sm_halt_ns : STD_LOGIC;
  signal sig_sm_ld_calc1_reg_ns : STD_LOGIC;
  signal sig_sm_ld_calc2_reg : STD_LOGIC;
  signal sig_sm_ld_calc2_reg_ns : STD_LOGIC;
  signal sig_sm_ld_calc3_reg_ns : STD_LOGIC;
  signal sig_sm_ld_xfer_reg_ns : STD_LOGIC;
  signal sig_sm_pop_input_reg_ns : STD_LOGIC;
  signal sig_strbgen_bytes_ireg2 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal sig_xfer_end_strb_im2 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal sig_xfer_end_strb_ireg3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^sig_xfer_reg_empty\ : STD_LOGIC;
  signal sig_xfer_strt_strb_im2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_xfer_strt_strb_ireg3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_sig_addr_cntr_im0_msh_reg[13]_i_3_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sig_addr_cntr_im0_msh_reg[13]_i_3_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sig_btt_cntr_im0_reg[13]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sig_btt_cntr_im0_reg[13]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_sig_btt_eq_b2mbaa_ireg1_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sig_btt_lt_b2mbaa_ireg1_reg_i_2_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_sig_btt_lt_b2mbaa_ireg1_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sig_btt_lt_b2mbaa_ireg1_reg_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sig_predict_addr_lsh_ireg3_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of g0_b0 : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \g0_b10__0\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \g0_b10__1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \g0_b11__0\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \g0_b11__1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of g0_b12 : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \g0_b12__0\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \g0_b12__1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \g0_b13__0\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \g0_b13__1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \g0_b14__0\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \g0_b14__1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \g0_b15__1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \g0_b16__0\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \g0_b17__0\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \g0_b17__1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \g0_b18__0\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \g0_b18__1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \g0_b19__0\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \g0_b19__1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \g0_b1__0\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \g0_b1__1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of g0_b20 : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \g0_b20__0\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \g0_b20__1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \g0_b21__0\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \g0_b21__1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \g0_b22__0\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \g0_b22__1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \g0_b23__1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of g0_b24 : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \g0_b24__0\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \g0_b24__1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \g0_b25__0\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \g0_b26__0\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \g0_b26__1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \g0_b27__0\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \g0_b27__1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of g0_b28 : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \g0_b28__0\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \g0_b28__1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \g0_b29__0\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \g0_b29__1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \g0_b2__0\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \g0_b2__1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \g0_b30__0\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \g0_b30__1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \g0_b31__0\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of g0_b31_i_10 : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of g0_b31_i_12 : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of g0_b31_i_14 : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of g0_b31_i_20 : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of g0_b31_i_21 : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of g0_b31_i_26 : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of g0_b31_i_27 : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \g0_b3__0\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \g0_b3__1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of g0_b4 : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \g0_b4__0\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \g0_b4__1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \g0_b5__0\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \g0_b5__1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \g0_b6__0\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \g0_b6__1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \g0_b7__0\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \g0_b7__1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of g0_b8 : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \g0_b8__0\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \g0_b8__1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \g0_b9__0\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \g0_b9__1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \sig_addr_cntr_im0_msh[0]_i_4\ : label is "soft_lutpair154";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \sig_addr_cntr_im0_msh_reg[13]_i_3_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \sig_addr_cntr_im0_msh_reg[13]_i_3_CARRY4\ : label is "LO:O";
  attribute XILINX_LEGACY_PRIM of \sig_addr_cntr_im0_msh_reg[1]_i_3_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP of \sig_addr_cntr_im0_msh_reg[1]_i_3_CARRY4\ : label is "LO:O";
  attribute XILINX_LEGACY_PRIM of \sig_addr_cntr_im0_msh_reg[5]_i_3_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP of \sig_addr_cntr_im0_msh_reg[5]_i_3_CARRY4\ : label is "LO:O";
  attribute XILINX_LEGACY_PRIM of \sig_addr_cntr_im0_msh_reg[9]_i_3_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP of \sig_addr_cntr_im0_msh_reg[9]_i_3_CARRY4\ : label is "LO:O";
  attribute SOFT_HLUTNM of \sig_addr_cntr_incr_ireg2[11]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \sig_addr_cntr_incr_ireg2[4]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of sig_addr_valid_reg_i_1 : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of sig_btt_eq_b2mbaa_ireg1_i_1 : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of sig_btt_eq_b2mbaa_ireg1_i_10 : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of sig_btt_eq_b2mbaa_ireg1_i_8 : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of sig_btt_lt_b2mbaa_ireg1_i_1 : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of sig_btt_lt_b2mbaa_ireg1_i_18 : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of sig_btt_lt_b2mbaa_ireg1_i_19 : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of sig_btt_lt_b2mbaa_ireg1_i_21 : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of sig_btt_lt_b2mbaa_ireg1_i_22 : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[10]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[11]_i_2\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[11]_i_3\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[1]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[2]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[3]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[4]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[7]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[9]_i_2\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of sig_cmd2dre_valid_i_2 : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \sig_finish_addr_offset_ireg2[0]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \sig_finish_addr_offset_ireg2[2]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \sig_finish_addr_offset_ireg2[2]_i_2\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \sig_finish_addr_offset_ireg2[3]_i_2\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \sig_finish_addr_offset_ireg2[4]_i_4\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of sig_last_dbeat_i_3 : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \sig_next_addr_reg[0]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \sig_next_addr_reg[10]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \sig_next_addr_reg[11]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \sig_next_addr_reg[12]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \sig_next_addr_reg[13]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \sig_next_addr_reg[14]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \sig_next_addr_reg[15]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \sig_next_addr_reg[16]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \sig_next_addr_reg[17]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \sig_next_addr_reg[18]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \sig_next_addr_reg[19]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \sig_next_addr_reg[1]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \sig_next_addr_reg[20]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \sig_next_addr_reg[21]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \sig_next_addr_reg[22]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \sig_next_addr_reg[23]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \sig_next_addr_reg[24]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \sig_next_addr_reg[25]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \sig_next_addr_reg[26]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \sig_next_addr_reg[27]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \sig_next_addr_reg[28]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \sig_next_addr_reg[29]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \sig_next_addr_reg[2]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \sig_next_addr_reg[30]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \sig_next_addr_reg[31]_i_3\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \sig_next_addr_reg[3]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \sig_next_addr_reg[4]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \sig_next_addr_reg[5]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \sig_next_addr_reg[6]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \sig_next_addr_reg[7]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \sig_next_addr_reg[8]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \sig_next_addr_reg[9]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of sig_next_cmd_cmplt_reg_i_3 : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \sig_next_last_strb_reg[0]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \sig_next_last_strb_reg[10]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \sig_next_last_strb_reg[11]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \sig_next_last_strb_reg[12]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \sig_next_last_strb_reg[13]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \sig_next_last_strb_reg[14]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \sig_next_last_strb_reg[15]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \sig_next_last_strb_reg[16]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \sig_next_last_strb_reg[17]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \sig_next_last_strb_reg[18]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \sig_next_last_strb_reg[19]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \sig_next_last_strb_reg[1]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \sig_next_last_strb_reg[20]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \sig_next_last_strb_reg[21]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \sig_next_last_strb_reg[22]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \sig_next_last_strb_reg[23]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \sig_next_last_strb_reg[24]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \sig_next_last_strb_reg[25]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \sig_next_last_strb_reg[26]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \sig_next_last_strb_reg[27]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \sig_next_last_strb_reg[28]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \sig_next_last_strb_reg[29]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \sig_next_last_strb_reg[2]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \sig_next_last_strb_reg[30]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \sig_next_last_strb_reg[31]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \sig_next_last_strb_reg[3]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \sig_next_last_strb_reg[4]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \sig_next_last_strb_reg[5]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \sig_next_last_strb_reg[6]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \sig_next_last_strb_reg[7]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \sig_next_last_strb_reg[8]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \sig_next_last_strb_reg[9]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \sig_next_len_reg[1]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \sig_next_len_reg[2]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \sig_next_len_reg[3]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \sig_next_len_reg[4]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \sig_next_len_reg[5]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \sig_next_len_reg[5]_i_4\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \sig_next_strt_strb_reg[0]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \sig_next_strt_strb_reg[10]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \sig_next_strt_strb_reg[11]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \sig_next_strt_strb_reg[12]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \sig_next_strt_strb_reg[13]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \sig_next_strt_strb_reg[14]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \sig_next_strt_strb_reg[15]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \sig_next_strt_strb_reg[16]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \sig_next_strt_strb_reg[17]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \sig_next_strt_strb_reg[18]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \sig_next_strt_strb_reg[19]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \sig_next_strt_strb_reg[1]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \sig_next_strt_strb_reg[20]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \sig_next_strt_strb_reg[21]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \sig_next_strt_strb_reg[22]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \sig_next_strt_strb_reg[23]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \sig_next_strt_strb_reg[24]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \sig_next_strt_strb_reg[25]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \sig_next_strt_strb_reg[26]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \sig_next_strt_strb_reg[27]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \sig_next_strt_strb_reg[28]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \sig_next_strt_strb_reg[29]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \sig_next_strt_strb_reg[2]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \sig_next_strt_strb_reg[30]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \sig_next_strt_strb_reg[31]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \sig_next_strt_strb_reg[3]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \sig_next_strt_strb_reg[4]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \sig_next_strt_strb_reg[5]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \sig_next_strt_strb_reg[6]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \sig_next_strt_strb_reg[7]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \sig_next_strt_strb_reg[8]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \sig_next_strt_strb_reg[9]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \sig_pcc_sm_state[1]_i_2\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \sig_pcc_sm_state[1]_i_3\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \sig_pcc_sm_state[1]_i_5\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \sig_pcc_sm_state[2]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of sig_sm_halt_reg_i_1 : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of sig_sm_ld_calc2_reg_i_1 : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of sig_sm_ld_calc3_reg_i_1 : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of sig_sm_pop_input_reg_i_1 : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[16]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of sig_xfer_len_eq_0_ireg3_i_3 : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[16]_i_3\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[16]_i_4\ : label is "soft_lutpair191";
begin
  D(0) <= \^d\(0);
  E(0) <= \^e\(0);
  O1 <= \^o1\;
  O10(0) <= \^o10\(0);
  O11 <= \^o11\;
  O12 <= \^o12\;
  O13(0) <= \^o13\(0);
  O15 <= \^o15\;
  O16 <= \^o16\;
  O17(2 downto 0) <= \^o17\(2 downto 0);
  O2(0) <= \^o2\(0);
  O24 <= \^o24\;
  O3 <= \^o3\;
  O4 <= \^o4\;
  O5 <= \^o5\;
  O6 <= \^o6\;
  O7 <= \^o7\;
  O8 <= \^o8\;
  O9 <= \^o9\;
  Q(0) <= \^q\(0);
  sig_ld_xfer_reg <= \^sig_ld_xfer_reg\;
  sig_ld_xfer_reg_tmp <= \^sig_ld_xfer_reg_tmp\;
  sig_mstr2addr_cmd_valid <= \^sig_mstr2addr_cmd_valid\;
  sig_mstr2data_cmd_valid <= \^sig_mstr2data_cmd_valid\;
  sig_mstr2sf_cmd_valid <= \^sig_mstr2sf_cmd_valid\;
  sig_mstr2sf_eof <= \^sig_mstr2sf_eof\;
  sig_xfer_reg_empty <= \^sig_xfer_reg_empty\;
\USE_SINGLE_REG.sig_regfifo_empty_reg_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => \^o5\,
      I1 => I16,
      I2 => \^o9\,
      I3 => \^o3\,
      O => O20
    );
g0_b0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/sig_start_offset_un\(0),
      I1 => \I_STRT_STRB_GEN/sig_start_offset_un\(1),
      I2 => \I_STRT_STRB_GEN/sig_start_offset_un\(2),
      I3 => \I_STRT_STRB_GEN/sig_start_offset_un\(3),
      I4 => \I_STRT_STRB_GEN/sig_start_offset_un\(4),
      O => sig_xfer_strt_strb_im2(0)
    );
g0_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000000"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/sig_end_offset_un\(0),
      I1 => \I_STRT_STRB_GEN/sig_end_offset_un\(1),
      I2 => \I_STRT_STRB_GEN/sig_end_offset_un\(2),
      I3 => \I_STRT_STRB_GEN/sig_end_offset_un\(3),
      I4 => \I_STRT_STRB_GEN/sig_end_offset_un\(4),
      I5 => \n_0_g0_b1__0\,
      O => n_0_g0_b1
    );
g0_b10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE00000"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/sig_end_offset_un\(1),
      I1 => \I_STRT_STRB_GEN/sig_end_offset_un\(2),
      I2 => \I_STRT_STRB_GEN/sig_end_offset_un\(3),
      I3 => \I_STRT_STRB_GEN/sig_end_offset_un\(4),
      I4 => \n_0_g0_b10__0\,
      O => n_0_g0_b10
    );
\g0_b10__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000007FF"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/sig_start_offset_un\(0),
      I1 => \I_STRT_STRB_GEN/sig_start_offset_un\(1),
      I2 => \I_STRT_STRB_GEN/sig_start_offset_un\(2),
      I3 => \I_STRT_STRB_GEN/sig_start_offset_un\(3),
      I4 => \I_STRT_STRB_GEN/sig_start_offset_un\(4),
      O => \n_0_g0_b10__0\
    );
\g0_b10__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF081"
    )
    port map (
      I0 => sig_finish_addr_offset_ireg2(0),
      I1 => sig_finish_addr_offset_ireg2(1),
      I2 => sig_finish_addr_offset_ireg2(3),
      I3 => sig_finish_addr_offset_ireg2(2),
      I4 => sig_finish_addr_offset_ireg2(4),
      O => sig_xfer_end_strb_im2(10)
    );
g0_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF80000000000"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/sig_end_offset_un\(0),
      I1 => \I_STRT_STRB_GEN/sig_end_offset_un\(1),
      I2 => \I_STRT_STRB_GEN/sig_end_offset_un\(2),
      I3 => \I_STRT_STRB_GEN/sig_end_offset_un\(3),
      I4 => \I_STRT_STRB_GEN/sig_end_offset_un\(4),
      I5 => \n_0_g0_b11__0\,
      O => n_0_g0_b11
    );
\g0_b11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/sig_start_offset_un\(2),
      I1 => \I_STRT_STRB_GEN/sig_start_offset_un\(3),
      I2 => \I_STRT_STRB_GEN/sig_start_offset_un\(4),
      O => \n_0_g0_b11__0\
    );
\g0_b11__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF001"
    )
    port map (
      I0 => sig_finish_addr_offset_ireg2(0),
      I1 => sig_finish_addr_offset_ireg2(1),
      I2 => sig_finish_addr_offset_ireg2(3),
      I3 => sig_finish_addr_offset_ireg2(2),
      I4 => sig_finish_addr_offset_ireg2(4),
      O => sig_xfer_end_strb_im2(11)
    );
g0_b12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F800"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/sig_end_offset_un\(2),
      I1 => \I_STRT_STRB_GEN/sig_end_offset_un\(3),
      I2 => \I_STRT_STRB_GEN/sig_end_offset_un\(4),
      I3 => \n_0_g0_b12__0\,
      O => n_0_g0_b12
    );
\g0_b12__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001FFF"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/sig_start_offset_un\(0),
      I1 => \I_STRT_STRB_GEN/sig_start_offset_un\(1),
      I2 => \I_STRT_STRB_GEN/sig_start_offset_un\(2),
      I3 => \I_STRT_STRB_GEN/sig_start_offset_un\(3),
      I4 => \I_STRT_STRB_GEN/sig_start_offset_un\(4),
      O => \n_0_g0_b12__0\
    );
\g0_b12__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFA801"
    )
    port map (
      I0 => sig_finish_addr_offset_ireg2(3),
      I1 => sig_finish_addr_offset_ireg2(1),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(2),
      I4 => sig_finish_addr_offset_ireg2(4),
      O => sig_xfer_end_strb_im2(12)
    );
g0_b13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFE00000000000"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/sig_end_offset_un\(0),
      I1 => \I_STRT_STRB_GEN/sig_end_offset_un\(1),
      I2 => \I_STRT_STRB_GEN/sig_end_offset_un\(2),
      I3 => \I_STRT_STRB_GEN/sig_end_offset_un\(3),
      I4 => \I_STRT_STRB_GEN/sig_end_offset_un\(4),
      I5 => \n_0_g0_b13__0\,
      O => n_0_g0_b13
    );
\g0_b13__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"007F"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/sig_start_offset_un\(1),
      I1 => \I_STRT_STRB_GEN/sig_start_offset_un\(2),
      I2 => \I_STRT_STRB_GEN/sig_start_offset_un\(3),
      I3 => \I_STRT_STRB_GEN/sig_start_offset_un\(4),
      O => \n_0_g0_b13__0\
    );
\g0_b13__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFC001"
    )
    port map (
      I0 => sig_finish_addr_offset_ireg2(0),
      I1 => sig_finish_addr_offset_ireg2(1),
      I2 => sig_finish_addr_offset_ireg2(3),
      I3 => sig_finish_addr_offset_ireg2(2),
      I4 => sig_finish_addr_offset_ireg2(4),
      O => sig_xfer_end_strb_im2(13)
    );
g0_b14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF800000"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/sig_end_offset_un\(1),
      I1 => \I_STRT_STRB_GEN/sig_end_offset_un\(2),
      I2 => \I_STRT_STRB_GEN/sig_end_offset_un\(3),
      I3 => \I_STRT_STRB_GEN/sig_end_offset_un\(4),
      I4 => \n_0_g0_b14__0\,
      O => n_0_g0_b14
    );
\g0_b14__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007FFF"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/sig_start_offset_un\(0),
      I1 => \I_STRT_STRB_GEN/sig_start_offset_un\(1),
      I2 => \I_STRT_STRB_GEN/sig_start_offset_un\(2),
      I3 => \I_STRT_STRB_GEN/sig_start_offset_un\(3),
      I4 => \I_STRT_STRB_GEN/sig_start_offset_un\(4),
      O => \n_0_g0_b14__0\
    );
\g0_b14__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8001"
    )
    port map (
      I0 => sig_finish_addr_offset_ireg2(0),
      I1 => sig_finish_addr_offset_ireg2(1),
      I2 => sig_finish_addr_offset_ireg2(3),
      I3 => sig_finish_addr_offset_ireg2(2),
      I4 => sig_finish_addr_offset_ireg2(4),
      O => sig_xfer_end_strb_im2(14)
    );
g0_b15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF8000"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/sig_end_offset_un\(0),
      I1 => \I_STRT_STRB_GEN/sig_end_offset_un\(1),
      I2 => \I_STRT_STRB_GEN/sig_end_offset_un\(2),
      I3 => \I_STRT_STRB_GEN/sig_end_offset_un\(3),
      I4 => \I_STRT_STRB_GEN/sig_end_offset_un\(4),
      I5 => \I_STRT_STRB_GEN/sig_start_offset_un\(4),
      O => n_0_g0_b15
    );
\g0_b15__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0001"
    )
    port map (
      I0 => sig_finish_addr_offset_ireg2(0),
      I1 => sig_finish_addr_offset_ireg2(1),
      I2 => sig_finish_addr_offset_ireg2(3),
      I3 => sig_finish_addr_offset_ireg2(2),
      I4 => sig_finish_addr_offset_ireg2(4),
      O => sig_xfer_end_strb_im2(15)
    );
\g0_b16__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFF"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/sig_start_offset_un\(0),
      I1 => \I_STRT_STRB_GEN/sig_start_offset_un\(1),
      I2 => \I_STRT_STRB_GEN/sig_start_offset_un\(2),
      I3 => \I_STRT_STRB_GEN/sig_start_offset_un\(3),
      I4 => \I_STRT_STRB_GEN/sig_start_offset_un\(4),
      O => \n_0_g0_b16__0\
    );
g0_b17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE000000000000"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/sig_end_offset_un\(0),
      I1 => \I_STRT_STRB_GEN/sig_end_offset_un\(1),
      I2 => \I_STRT_STRB_GEN/sig_end_offset_un\(2),
      I3 => \I_STRT_STRB_GEN/sig_end_offset_un\(3),
      I4 => \I_STRT_STRB_GEN/sig_end_offset_un\(4),
      I5 => \n_0_g0_b17__0\,
      O => n_0_g0_b17
    );
\g0_b17__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FF"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/sig_start_offset_un\(1),
      I1 => \I_STRT_STRB_GEN/sig_start_offset_un\(2),
      I2 => \I_STRT_STRB_GEN/sig_start_offset_un\(3),
      I3 => \I_STRT_STRB_GEN/sig_start_offset_un\(4),
      O => \n_0_g0_b17__0\
    );
\g0_b17__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFC0001"
    )
    port map (
      I0 => sig_finish_addr_offset_ireg2(0),
      I1 => sig_finish_addr_offset_ireg2(1),
      I2 => sig_finish_addr_offset_ireg2(3),
      I3 => sig_finish_addr_offset_ireg2(2),
      I4 => sig_finish_addr_offset_ireg2(4),
      O => sig_xfer_end_strb_im2(17)
    );
g0_b18: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE000000"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/sig_end_offset_un\(1),
      I1 => \I_STRT_STRB_GEN/sig_end_offset_un\(2),
      I2 => \I_STRT_STRB_GEN/sig_end_offset_un\(3),
      I3 => \I_STRT_STRB_GEN/sig_end_offset_un\(4),
      I4 => \n_0_g0_b18__0\,
      O => n_0_g0_b18
    );
\g0_b18__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0007FFFF"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/sig_start_offset_un\(0),
      I1 => \I_STRT_STRB_GEN/sig_start_offset_un\(1),
      I2 => \I_STRT_STRB_GEN/sig_start_offset_un\(2),
      I3 => \I_STRT_STRB_GEN/sig_start_offset_un\(3),
      I4 => \I_STRT_STRB_GEN/sig_start_offset_un\(4),
      O => \n_0_g0_b18__0\
    );
\g0_b18__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF80001"
    )
    port map (
      I0 => sig_finish_addr_offset_ireg2(0),
      I1 => sig_finish_addr_offset_ireg2(1),
      I2 => sig_finish_addr_offset_ireg2(3),
      I3 => sig_finish_addr_offset_ireg2(2),
      I4 => sig_finish_addr_offset_ireg2(4),
      O => sig_xfer_end_strb_im2(18)
    );
g0_b19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8000000000000"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/sig_end_offset_un\(0),
      I1 => \I_STRT_STRB_GEN/sig_end_offset_un\(1),
      I2 => \I_STRT_STRB_GEN/sig_end_offset_un\(2),
      I3 => \I_STRT_STRB_GEN/sig_end_offset_un\(3),
      I4 => \I_STRT_STRB_GEN/sig_end_offset_un\(4),
      I5 => \n_0_g0_b19__0\,
      O => n_0_g0_b19
    );
\g0_b19__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/sig_start_offset_un\(2),
      I1 => \I_STRT_STRB_GEN/sig_start_offset_un\(3),
      I2 => \I_STRT_STRB_GEN/sig_start_offset_un\(4),
      O => \n_0_g0_b19__0\
    );
\g0_b19__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF00001"
    )
    port map (
      I0 => sig_finish_addr_offset_ireg2(0),
      I1 => sig_finish_addr_offset_ireg2(1),
      I2 => sig_finish_addr_offset_ireg2(3),
      I3 => sig_finish_addr_offset_ireg2(2),
      I4 => sig_finish_addr_offset_ireg2(4),
      O => sig_xfer_end_strb_im2(19)
    );
\g0_b1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/sig_start_offset_un\(1),
      I1 => \I_STRT_STRB_GEN/sig_start_offset_un\(2),
      I2 => \I_STRT_STRB_GEN/sig_start_offset_un\(3),
      I3 => \I_STRT_STRB_GEN/sig_start_offset_un\(4),
      O => \n_0_g0_b1__0\
    );
\g0_b1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
    port map (
      I0 => sig_finish_addr_offset_ireg2(0),
      I1 => sig_finish_addr_offset_ireg2(1),
      I2 => sig_finish_addr_offset_ireg2(3),
      I3 => sig_finish_addr_offset_ireg2(2),
      I4 => sig_finish_addr_offset_ireg2(4),
      O => sig_xfer_end_strb_im2(1)
    );
g0_b2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/sig_end_offset_un\(1),
      I1 => \I_STRT_STRB_GEN/sig_end_offset_un\(2),
      I2 => \I_STRT_STRB_GEN/sig_end_offset_un\(3),
      I3 => \I_STRT_STRB_GEN/sig_end_offset_un\(4),
      I4 => \n_0_g0_b2__0\,
      O => n_0_g0_b2
    );
g0_b20: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/sig_end_offset_un\(2),
      I1 => \I_STRT_STRB_GEN/sig_end_offset_un\(3),
      I2 => \I_STRT_STRB_GEN/sig_end_offset_un\(4),
      I3 => \n_0_g0_b20__0\,
      O => n_0_g0_b20
    );
\g0_b20__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"001FFFFF"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/sig_start_offset_un\(0),
      I1 => \I_STRT_STRB_GEN/sig_start_offset_un\(1),
      I2 => \I_STRT_STRB_GEN/sig_start_offset_un\(2),
      I3 => \I_STRT_STRB_GEN/sig_start_offset_un\(3),
      I4 => \I_STRT_STRB_GEN/sig_start_offset_un\(4),
      O => \n_0_g0_b20__0\
    );
\g0_b20__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEAA0001"
    )
    port map (
      I0 => sig_finish_addr_offset_ireg2(3),
      I1 => sig_finish_addr_offset_ireg2(1),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(2),
      I4 => sig_finish_addr_offset_ireg2(4),
      O => sig_xfer_end_strb_im2(20)
    );
g0_b21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE0000000000000"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/sig_end_offset_un\(0),
      I1 => \I_STRT_STRB_GEN/sig_end_offset_un\(1),
      I2 => \I_STRT_STRB_GEN/sig_end_offset_un\(2),
      I3 => \I_STRT_STRB_GEN/sig_end_offset_un\(3),
      I4 => \I_STRT_STRB_GEN/sig_end_offset_un\(4),
      I5 => \n_0_g0_b21__0\,
      O => n_0_g0_b21
    );
\g0_b21__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"07FF"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/sig_start_offset_un\(1),
      I1 => \I_STRT_STRB_GEN/sig_start_offset_un\(2),
      I2 => \I_STRT_STRB_GEN/sig_start_offset_un\(3),
      I3 => \I_STRT_STRB_GEN/sig_start_offset_un\(4),
      O => \n_0_g0_b21__0\
    );
\g0_b21__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCF00001"
    )
    port map (
      I0 => sig_finish_addr_offset_ireg2(0),
      I1 => sig_finish_addr_offset_ireg2(1),
      I2 => sig_finish_addr_offset_ireg2(3),
      I3 => sig_finish_addr_offset_ireg2(2),
      I4 => sig_finish_addr_offset_ireg2(4),
      O => sig_xfer_end_strb_im2(21)
    );
g0_b22: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8000000"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/sig_end_offset_un\(1),
      I1 => \I_STRT_STRB_GEN/sig_end_offset_un\(2),
      I2 => \I_STRT_STRB_GEN/sig_end_offset_un\(3),
      I3 => \I_STRT_STRB_GEN/sig_end_offset_un\(4),
      I4 => \n_0_g0_b22__0\,
      O => n_0_g0_b22
    );
\g0_b22__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007FFFFF"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/sig_start_offset_un\(0),
      I1 => \I_STRT_STRB_GEN/sig_start_offset_un\(1),
      I2 => \I_STRT_STRB_GEN/sig_start_offset_un\(2),
      I3 => \I_STRT_STRB_GEN/sig_start_offset_un\(3),
      I4 => \I_STRT_STRB_GEN/sig_start_offset_un\(4),
      O => \n_0_g0_b22__0\
    );
\g0_b22__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8F00001"
    )
    port map (
      I0 => sig_finish_addr_offset_ireg2(0),
      I1 => sig_finish_addr_offset_ireg2(1),
      I2 => sig_finish_addr_offset_ireg2(3),
      I3 => sig_finish_addr_offset_ireg2(2),
      I4 => sig_finish_addr_offset_ireg2(4),
      O => sig_xfer_end_strb_im2(22)
    );
g0_b23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80000000000000"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/sig_end_offset_un\(0),
      I1 => \I_STRT_STRB_GEN/sig_end_offset_un\(1),
      I2 => \I_STRT_STRB_GEN/sig_end_offset_un\(2),
      I3 => \I_STRT_STRB_GEN/sig_end_offset_un\(3),
      I4 => \I_STRT_STRB_GEN/sig_end_offset_un\(4),
      I5 => \n_0_g0_b23__0\,
      O => n_0_g0_b23
    );
\g0_b23__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/sig_start_offset_un\(3),
      I1 => \I_STRT_STRB_GEN/sig_start_offset_un\(4),
      O => \n_0_g0_b23__0\
    );
\g0_b23__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F00001"
    )
    port map (
      I0 => sig_finish_addr_offset_ireg2(0),
      I1 => sig_finish_addr_offset_ireg2(1),
      I2 => sig_finish_addr_offset_ireg2(3),
      I3 => sig_finish_addr_offset_ireg2(2),
      I4 => sig_finish_addr_offset_ireg2(4),
      O => sig_xfer_end_strb_im2(23)
    );
g0_b24: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/sig_end_offset_un\(3),
      I1 => \I_STRT_STRB_GEN/sig_end_offset_un\(4),
      I2 => \n_0_g0_b24__0\,
      O => n_0_g0_b24
    );
\g0_b24__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FFFFFF"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/sig_start_offset_un\(0),
      I1 => \I_STRT_STRB_GEN/sig_start_offset_un\(1),
      I2 => \I_STRT_STRB_GEN/sig_start_offset_un\(2),
      I3 => \I_STRT_STRB_GEN/sig_start_offset_un\(3),
      I4 => \I_STRT_STRB_GEN/sig_start_offset_un\(4),
      O => \n_0_g0_b24__0\
    );
\g0_b24__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA80001"
    )
    port map (
      I0 => sig_finish_addr_offset_ireg2(3),
      I1 => sig_finish_addr_offset_ireg2(1),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(2),
      I4 => sig_finish_addr_offset_ireg2(4),
      O => sig_xfer_end_strb_im2(24)
    );
g0_b25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE00000000000000"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/sig_end_offset_un\(0),
      I1 => \I_STRT_STRB_GEN/sig_end_offset_un\(1),
      I2 => \I_STRT_STRB_GEN/sig_end_offset_un\(2),
      I3 => \I_STRT_STRB_GEN/sig_end_offset_un\(3),
      I4 => \I_STRT_STRB_GEN/sig_end_offset_un\(4),
      I5 => \n_0_g0_b25__0\,
      O => n_0_g0_b25
    );
\g0_b25__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1FFF"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/sig_start_offset_un\(1),
      I1 => \I_STRT_STRB_GEN/sig_start_offset_un\(2),
      I2 => \I_STRT_STRB_GEN/sig_start_offset_un\(3),
      I3 => \I_STRT_STRB_GEN/sig_start_offset_un\(4),
      O => \n_0_g0_b25__0\
    );
\g0_b25__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0C00001"
    )
    port map (
      I0 => sig_finish_addr_offset_ireg2(0),
      I1 => sig_finish_addr_offset_ireg2(1),
      I2 => sig_finish_addr_offset_ireg2(3),
      I3 => sig_finish_addr_offset_ireg2(2),
      I4 => sig_finish_addr_offset_ireg2(4),
      O => sig_xfer_end_strb_im2(25)
    );
g0_b26: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0000000"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/sig_end_offset_un\(1),
      I1 => \I_STRT_STRB_GEN/sig_end_offset_un\(2),
      I2 => \I_STRT_STRB_GEN/sig_end_offset_un\(3),
      I3 => \I_STRT_STRB_GEN/sig_end_offset_un\(4),
      I4 => \n_0_g0_b26__0\,
      O => n_0_g0_b26
    );
\g0_b26__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07FFFFFF"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/sig_start_offset_un\(0),
      I1 => \I_STRT_STRB_GEN/sig_start_offset_un\(1),
      I2 => \I_STRT_STRB_GEN/sig_start_offset_un\(2),
      I3 => \I_STRT_STRB_GEN/sig_start_offset_un\(3),
      I4 => \I_STRT_STRB_GEN/sig_start_offset_un\(4),
      O => \n_0_g0_b26__0\
    );
\g0_b26__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0800001"
    )
    port map (
      I0 => sig_finish_addr_offset_ireg2(0),
      I1 => sig_finish_addr_offset_ireg2(1),
      I2 => sig_finish_addr_offset_ireg2(3),
      I3 => sig_finish_addr_offset_ireg2(2),
      I4 => sig_finish_addr_offset_ireg2(4),
      O => sig_xfer_end_strb_im2(26)
    );
g0_b27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F800000000000000"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/sig_end_offset_un\(0),
      I1 => \I_STRT_STRB_GEN/sig_end_offset_un\(1),
      I2 => \I_STRT_STRB_GEN/sig_end_offset_un\(2),
      I3 => \I_STRT_STRB_GEN/sig_end_offset_un\(3),
      I4 => \I_STRT_STRB_GEN/sig_end_offset_un\(4),
      I5 => \n_0_g0_b27__0\,
      O => n_0_g0_b27
    );
\g0_b27__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/sig_start_offset_un\(2),
      I1 => \I_STRT_STRB_GEN/sig_start_offset_un\(3),
      I2 => \I_STRT_STRB_GEN/sig_start_offset_un\(4),
      O => \n_0_g0_b27__0\
    );
\g0_b27__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0000001"
    )
    port map (
      I0 => sig_finish_addr_offset_ireg2(0),
      I1 => sig_finish_addr_offset_ireg2(1),
      I2 => sig_finish_addr_offset_ireg2(3),
      I3 => sig_finish_addr_offset_ireg2(2),
      I4 => sig_finish_addr_offset_ireg2(4),
      O => sig_xfer_end_strb_im2(27)
    );
g0_b28: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/sig_end_offset_un\(2),
      I1 => \I_STRT_STRB_GEN/sig_end_offset_un\(3),
      I2 => \I_STRT_STRB_GEN/sig_end_offset_un\(4),
      I3 => \n_0_g0_b28__0\,
      O => n_0_g0_b28
    );
\g0_b28__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FFFFFFF"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/sig_start_offset_un\(0),
      I1 => \I_STRT_STRB_GEN/sig_start_offset_un\(1),
      I2 => \I_STRT_STRB_GEN/sig_start_offset_un\(2),
      I3 => \I_STRT_STRB_GEN/sig_start_offset_un\(3),
      I4 => \I_STRT_STRB_GEN/sig_start_offset_un\(4),
      O => \n_0_g0_b28__0\
    );
\g0_b28__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8000001"
    )
    port map (
      I0 => sig_finish_addr_offset_ireg2(3),
      I1 => sig_finish_addr_offset_ireg2(1),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(2),
      I4 => sig_finish_addr_offset_ireg2(4),
      O => sig_xfer_end_strb_im2(28)
    );
g0_b29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E000000000000000"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/sig_end_offset_un\(0),
      I1 => \I_STRT_STRB_GEN/sig_end_offset_un\(1),
      I2 => \I_STRT_STRB_GEN/sig_end_offset_un\(2),
      I3 => \I_STRT_STRB_GEN/sig_end_offset_un\(3),
      I4 => \I_STRT_STRB_GEN/sig_end_offset_un\(4),
      I5 => \n_0_g0_b29__0\,
      O => n_0_g0_b29
    );
\g0_b29__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/sig_start_offset_un\(1),
      I1 => \I_STRT_STRB_GEN/sig_start_offset_un\(2),
      I2 => \I_STRT_STRB_GEN/sig_start_offset_un\(3),
      I3 => \I_STRT_STRB_GEN/sig_start_offset_un\(4),
      O => \n_0_g0_b29__0\
    );
\g0_b29__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0000001"
    )
    port map (
      I0 => sig_finish_addr_offset_ireg2(0),
      I1 => sig_finish_addr_offset_ireg2(1),
      I2 => sig_finish_addr_offset_ireg2(3),
      I3 => sig_finish_addr_offset_ireg2(2),
      I4 => sig_finish_addr_offset_ireg2(4),
      O => sig_xfer_end_strb_im2(29)
    );
\g0_b2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000007"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/sig_start_offset_un\(0),
      I1 => \I_STRT_STRB_GEN/sig_start_offset_un\(1),
      I2 => \I_STRT_STRB_GEN/sig_start_offset_un\(2),
      I3 => \I_STRT_STRB_GEN/sig_start_offset_un\(3),
      I4 => \I_STRT_STRB_GEN/sig_start_offset_un\(4),
      O => \n_0_g0_b2__0\
    );
\g0_b2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF9"
    )
    port map (
      I0 => sig_finish_addr_offset_ireg2(0),
      I1 => sig_finish_addr_offset_ireg2(1),
      I2 => sig_finish_addr_offset_ireg2(3),
      I3 => sig_finish_addr_offset_ireg2(2),
      I4 => sig_finish_addr_offset_ireg2(4),
      O => sig_xfer_end_strb_im2(2)
    );
g0_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/sig_end_offset_un\(0),
      I1 => \I_STRT_STRB_GEN/sig_end_offset_un\(1),
      I2 => \I_STRT_STRB_GEN/sig_end_offset_un\(2),
      I3 => \I_STRT_STRB_GEN/sig_end_offset_un\(3),
      I4 => \I_STRT_STRB_GEN/sig_end_offset_un\(4),
      I5 => \n_0_g0_b3__0\,
      O => n_0_g0_b3
    );
g0_b30: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/sig_end_offset_un\(1),
      I1 => \I_STRT_STRB_GEN/sig_end_offset_un\(2),
      I2 => \I_STRT_STRB_GEN/sig_end_offset_un\(3),
      I3 => \I_STRT_STRB_GEN/sig_end_offset_un\(4),
      I4 => \n_0_g0_b30__0\,
      O => n_0_g0_b30
    );
\g0_b30__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/sig_start_offset_un\(0),
      I1 => \I_STRT_STRB_GEN/sig_start_offset_un\(1),
      I2 => \I_STRT_STRB_GEN/sig_start_offset_un\(2),
      I3 => \I_STRT_STRB_GEN/sig_start_offset_un\(3),
      I4 => \I_STRT_STRB_GEN/sig_start_offset_un\(4),
      O => \n_0_g0_b30__0\
    );
\g0_b30__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000001"
    )
    port map (
      I0 => sig_finish_addr_offset_ireg2(0),
      I1 => sig_finish_addr_offset_ireg2(1),
      I2 => sig_finish_addr_offset_ireg2(3),
      I3 => sig_finish_addr_offset_ireg2(2),
      I4 => sig_finish_addr_offset_ireg2(4),
      O => sig_xfer_end_strb_im2(30)
    );
g0_b31: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/sig_end_offset_un\(0),
      I1 => \I_STRT_STRB_GEN/sig_end_offset_un\(1),
      I2 => \I_STRT_STRB_GEN/sig_end_offset_un\(2),
      I3 => \I_STRT_STRB_GEN/sig_end_offset_un\(3),
      I4 => \I_STRT_STRB_GEN/sig_end_offset_un\(4),
      O => sig_xfer_strt_strb_im2(31)
    );
\g0_b31__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => sig_finish_addr_offset_ireg2(0),
      I1 => sig_finish_addr_offset_ireg2(1),
      I2 => sig_finish_addr_offset_ireg2(3),
      I3 => sig_finish_addr_offset_ireg2(2),
      I4 => sig_finish_addr_offset_ireg2(4),
      O => sig_xfer_end_strb_im2(31)
    );
g0_b31_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A559A9AFFFFFFFF"
    )
    port map (
      I0 => n_0_g0_b31_i_6,
      I1 => n_0_g0_b31_i_7,
      I2 => \I_STRT_STRB_GEN/sig_start_offset_un\(4),
      I3 => n_0_g0_b31_i_8,
      I4 => n_0_g0_b31_i_9,
      I5 => n_0_g0_b31_i_10,
      O => \I_STRT_STRB_GEN/sig_end_offset_un\(0)
    );
g0_b31_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5555AAA9"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/sig_start_offset_un\(0),
      I1 => sig_strbgen_bytes_ireg2(4),
      I2 => sig_strbgen_bytes_ireg2(3),
      I3 => n_0_g0_b31_i_20,
      I4 => sig_strbgen_bytes_ireg2(0),
      O => n_0_g0_b31_i_10
    );
g0_b31_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669666666696669"
    )
    port map (
      I0 => sig_strbgen_bytes_ireg2(1),
      I1 => \I_STRT_STRB_GEN/sig_start_offset_un\(1),
      I2 => sig_strbgen_bytes_ireg2(0),
      I3 => \I_STRT_STRB_GEN/sig_start_offset_un\(0),
      I4 => n_0_g0_b31_i_20,
      I5 => n_0_g0_b31_i_21,
      O => n_0_g0_b31_i_11
    );
g0_b31_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => n_0_g0_b31_i_16,
      I1 => n_0_g0_b31_i_18,
      I2 => \I_STRT_STRB_GEN/sig_start_offset_un\(2),
      O => n_0_g0_b31_i_12
    );
g0_b31_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD5D440422A2BBFB"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/sig_start_offset_un\(2),
      I1 => n_0_g0_b31_i_22,
      I2 => n_0_g0_b31_i_23,
      I3 => n_0_g0_b31_i_24,
      I4 => n_0_g0_b31_i_18,
      I5 => n_0_g0_b31_i_25,
      O => n_0_g0_b31_i_13
    );
g0_b31_i_14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FA0504FB"
    )
    port map (
      I0 => sig_strbgen_bytes_ireg2(3),
      I1 => n_0_g0_b31_i_20,
      I2 => n_0_g0_b31_i_26,
      I3 => \I_STRT_STRB_GEN/sig_start_offset_un\(4),
      I4 => sig_strbgen_bytes_ireg2(4),
      O => n_0_g0_b31_i_14
    );
g0_b31_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101FEFE0101FEFF"
    )
    port map (
      I0 => sig_strbgen_bytes_ireg2(0),
      I1 => sig_strbgen_bytes_ireg2(2),
      I2 => sig_strbgen_bytes_ireg2(1),
      I3 => sig_strbgen_bytes_ireg2(4),
      I4 => sig_strbgen_bytes_ireg2(3),
      I5 => sig_strbgen_bytes_ireg2(5),
      O => n_0_g0_b31_i_15
    );
g0_b31_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AD04AD04AA00AD04"
    )
    port map (
      I0 => sig_strbgen_bytes_ireg2(1),
      I1 => \I_STRT_STRB_GEN/sig_start_offset_un\(0),
      I2 => sig_strbgen_bytes_ireg2(0),
      I3 => \I_STRT_STRB_GEN/sig_start_offset_un\(1),
      I4 => n_0_g0_b31_i_21,
      I5 => n_0_g0_b31_i_20,
      O => n_0_g0_b31_i_16
    );
g0_b31_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF5500DF45"
    )
    port map (
      I0 => n_0_g0_b31_i_24,
      I1 => n_0_g0_b31_i_20,
      I2 => n_0_g0_b31_i_21,
      I3 => \I_STRT_STRB_GEN/sig_start_offset_un\(1),
      I4 => n_0_g0_b31_i_27,
      I5 => \I_STRT_STRB_GEN/sig_start_offset_un\(2),
      O => n_0_g0_b31_i_17
    );
g0_b31_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF00FF00FFFF01"
    )
    port map (
      I0 => sig_strbgen_bytes_ireg2(3),
      I1 => sig_strbgen_bytes_ireg2(4),
      I2 => sig_strbgen_bytes_ireg2(5),
      I3 => sig_strbgen_bytes_ireg2(2),
      I4 => sig_strbgen_bytes_ireg2(1),
      I5 => sig_strbgen_bytes_ireg2(0),
      O => n_0_g0_b31_i_18
    );
g0_b31_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF75FF55FF5575"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/sig_start_offset_un\(2),
      I1 => n_0_g0_b31_i_20,
      I2 => n_0_g0_b31_i_21,
      I3 => \I_STRT_STRB_GEN/sig_start_offset_un\(1),
      I4 => n_0_g0_b31_i_27,
      I5 => n_0_g0_b31_i_24,
      O => n_0_g0_b31_i_19
    );
g0_b31_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF9A559A9A"
    )
    port map (
      I0 => n_0_g0_b31_i_6,
      I1 => n_0_g0_b31_i_7,
      I2 => \I_STRT_STRB_GEN/sig_start_offset_un\(4),
      I3 => n_0_g0_b31_i_8,
      I4 => n_0_g0_b31_i_9,
      I5 => n_0_g0_b31_i_11,
      O => \I_STRT_STRB_GEN/sig_end_offset_un\(1)
    );
g0_b31_i_20: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => sig_strbgen_bytes_ireg2(5),
      I1 => sig_strbgen_bytes_ireg2(2),
      I2 => sig_strbgen_bytes_ireg2(1),
      O => n_0_g0_b31_i_20
    );
g0_b31_i_21: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => sig_strbgen_bytes_ireg2(3),
      I1 => sig_strbgen_bytes_ireg2(4),
      O => n_0_g0_b31_i_21
    );
g0_b31_i_22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF01FFFFFFFFFF"
    )
    port map (
      I0 => n_0_g0_b31_i_20,
      I1 => sig_strbgen_bytes_ireg2(3),
      I2 => sig_strbgen_bytes_ireg2(4),
      I3 => \I_STRT_STRB_GEN/sig_start_offset_un\(1),
      I4 => sig_strbgen_bytes_ireg2(0),
      I5 => \I_STRT_STRB_GEN/sig_start_offset_un\(0),
      O => n_0_g0_b31_i_22
    );
g0_b31_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABABABABABAAA"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/sig_start_offset_un\(1),
      I1 => sig_strbgen_bytes_ireg2(0),
      I2 => \I_STRT_STRB_GEN/sig_start_offset_un\(0),
      I3 => n_0_g0_b31_i_20,
      I4 => sig_strbgen_bytes_ireg2(4),
      I5 => sig_strbgen_bytes_ireg2(3),
      O => n_0_g0_b31_i_23
    );
g0_b31_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F0F0FF0F0F0F1"
    )
    port map (
      I0 => sig_strbgen_bytes_ireg2(4),
      I1 => sig_strbgen_bytes_ireg2(3),
      I2 => sig_strbgen_bytes_ireg2(1),
      I3 => sig_strbgen_bytes_ireg2(2),
      I4 => sig_strbgen_bytes_ireg2(5),
      I5 => sig_strbgen_bytes_ireg2(0),
      O => n_0_g0_b31_i_24
    );
g0_b31_i_25: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F00F0EF1"
    )
    port map (
      I0 => sig_strbgen_bytes_ireg2(4),
      I1 => n_0_g0_b31_i_20,
      I2 => n_0_g0_b31_i_26,
      I3 => \I_STRT_STRB_GEN/sig_start_offset_un\(3),
      I4 => sig_strbgen_bytes_ireg2(3),
      O => n_0_g0_b31_i_25
    );
g0_b31_i_26: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => sig_strbgen_bytes_ireg2(0),
      I1 => sig_strbgen_bytes_ireg2(2),
      I2 => sig_strbgen_bytes_ireg2(1),
      O => n_0_g0_b31_i_26
    );
g0_b31_i_27: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_strbgen_bytes_ireg2(0),
      I1 => \I_STRT_STRB_GEN/sig_start_offset_un\(0),
      O => n_0_g0_b31_i_27
    );
g0_b31_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A559A9AFFFFFFFF"
    )
    port map (
      I0 => n_0_g0_b31_i_6,
      I1 => n_0_g0_b31_i_7,
      I2 => \I_STRT_STRB_GEN/sig_start_offset_un\(4),
      I3 => n_0_g0_b31_i_8,
      I4 => n_0_g0_b31_i_9,
      I5 => n_0_g0_b31_i_12,
      O => \I_STRT_STRB_GEN/sig_end_offset_un\(2)
    );
g0_b31_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A559A9AFFFFFFFF"
    )
    port map (
      I0 => n_0_g0_b31_i_6,
      I1 => n_0_g0_b31_i_7,
      I2 => \I_STRT_STRB_GEN/sig_start_offset_un\(4),
      I3 => n_0_g0_b31_i_8,
      I4 => n_0_g0_b31_i_9,
      I5 => n_0_g0_b31_i_13,
      O => \I_STRT_STRB_GEN/sig_end_offset_un\(3)
    );
g0_b31_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A5AAFFFFFFFF6566"
    )
    port map (
      I0 => n_0_g0_b31_i_6,
      I1 => \I_STRT_STRB_GEN/sig_start_offset_un\(4),
      I2 => n_0_g0_b31_i_8,
      I3 => n_0_g0_b31_i_9,
      I4 => n_0_g0_b31_i_14,
      I5 => n_0_g0_b31_i_7,
      O => \I_STRT_STRB_GEN/sig_end_offset_un\(4)
    );
g0_b31_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000000"
    )
    port map (
      I0 => sig_strbgen_bytes_ireg2(1),
      I1 => sig_strbgen_bytes_ireg2(2),
      I2 => sig_strbgen_bytes_ireg2(0),
      I3 => sig_strbgen_bytes_ireg2(4),
      I4 => sig_strbgen_bytes_ireg2(3),
      I5 => sig_strbgen_bytes_ireg2(5),
      O => n_0_g0_b31_i_6
    );
g0_b31_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2BBB2BBB22222BBB"
    )
    port map (
      I0 => n_0_g0_b31_i_15,
      I1 => \I_STRT_STRB_GEN/sig_start_offset_un\(3),
      I2 => \I_STRT_STRB_GEN/sig_start_offset_un\(2),
      I3 => n_0_g0_b31_i_16,
      I4 => n_0_g0_b31_i_17,
      I5 => n_0_g0_b31_i_18,
      O => n_0_g0_b31_i_7
    );
g0_b31_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFE0001FFFF"
    )
    port map (
      I0 => sig_strbgen_bytes_ireg2(1),
      I1 => sig_strbgen_bytes_ireg2(2),
      I2 => sig_strbgen_bytes_ireg2(0),
      I3 => sig_strbgen_bytes_ireg2(3),
      I4 => sig_strbgen_bytes_ireg2(4),
      I5 => sig_strbgen_bytes_ireg2(5),
      O => n_0_g0_b31_i_8
    );
g0_b31_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF4F00FF4F"
    )
    port map (
      I0 => n_0_g0_b31_i_18,
      I1 => n_0_g0_b31_i_17,
      I2 => n_0_g0_b31_i_19,
      I3 => \I_STRT_STRB_GEN/sig_start_offset_un\(3),
      I4 => n_0_g0_b31_i_15,
      I5 => \I_STRT_STRB_GEN/sig_start_offset_un\(4),
      O => n_0_g0_b31_i_9
    );
\g0_b3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/sig_start_offset_un\(2),
      I1 => \I_STRT_STRB_GEN/sig_start_offset_un\(3),
      I2 => \I_STRT_STRB_GEN/sig_start_offset_un\(4),
      O => \n_0_g0_b3__0\
    );
\g0_b3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF1"
    )
    port map (
      I0 => sig_finish_addr_offset_ireg2(0),
      I1 => sig_finish_addr_offset_ireg2(1),
      I2 => sig_finish_addr_offset_ireg2(3),
      I3 => sig_finish_addr_offset_ireg2(2),
      I4 => sig_finish_addr_offset_ireg2(4),
      O => sig_xfer_end_strb_im2(3)
    );
g0_b4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/sig_end_offset_un\(2),
      I1 => \I_STRT_STRB_GEN/sig_end_offset_un\(3),
      I2 => \I_STRT_STRB_GEN/sig_end_offset_un\(4),
      I3 => \n_0_g0_b4__0\,
      O => n_0_g0_b4
    );
\g0_b4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000001F"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/sig_start_offset_un\(0),
      I1 => \I_STRT_STRB_GEN/sig_start_offset_un\(1),
      I2 => \I_STRT_STRB_GEN/sig_start_offset_un\(2),
      I3 => \I_STRT_STRB_GEN/sig_start_offset_un\(3),
      I4 => \I_STRT_STRB_GEN/sig_start_offset_un\(4),
      O => \n_0_g0_b4__0\
    );
\g0_b4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEAB"
    )
    port map (
      I0 => sig_finish_addr_offset_ireg2(3),
      I1 => sig_finish_addr_offset_ireg2(1),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(2),
      I4 => sig_finish_addr_offset_ireg2(4),
      O => sig_xfer_end_strb_im2(4)
    );
g0_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE000000000"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/sig_end_offset_un\(0),
      I1 => \I_STRT_STRB_GEN/sig_end_offset_un\(1),
      I2 => \I_STRT_STRB_GEN/sig_end_offset_un\(2),
      I3 => \I_STRT_STRB_GEN/sig_end_offset_un\(3),
      I4 => \I_STRT_STRB_GEN/sig_end_offset_un\(4),
      I5 => \n_0_g0_b5__0\,
      O => n_0_g0_b5
    );
\g0_b5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0007"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/sig_start_offset_un\(1),
      I1 => \I_STRT_STRB_GEN/sig_start_offset_un\(2),
      I2 => \I_STRT_STRB_GEN/sig_start_offset_un\(3),
      I3 => \I_STRT_STRB_GEN/sig_start_offset_un\(4),
      O => \n_0_g0_b5__0\
    );
\g0_b5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFCF1"
    )
    port map (
      I0 => sig_finish_addr_offset_ireg2(0),
      I1 => sig_finish_addr_offset_ireg2(1),
      I2 => sig_finish_addr_offset_ireg2(3),
      I3 => sig_finish_addr_offset_ireg2(2),
      I4 => sig_finish_addr_offset_ireg2(4),
      O => sig_xfer_end_strb_im2(5)
    );
g0_b6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF80000"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/sig_end_offset_un\(1),
      I1 => \I_STRT_STRB_GEN/sig_end_offset_un\(2),
      I2 => \I_STRT_STRB_GEN/sig_end_offset_un\(3),
      I3 => \I_STRT_STRB_GEN/sig_end_offset_un\(4),
      I4 => \n_0_g0_b6__0\,
      O => n_0_g0_b6
    );
\g0_b6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000007F"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/sig_start_offset_un\(0),
      I1 => \I_STRT_STRB_GEN/sig_start_offset_un\(1),
      I2 => \I_STRT_STRB_GEN/sig_start_offset_un\(2),
      I3 => \I_STRT_STRB_GEN/sig_start_offset_un\(3),
      I4 => \I_STRT_STRB_GEN/sig_start_offset_un\(4),
      O => \n_0_g0_b6__0\
    );
\g0_b6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF8F1"
    )
    port map (
      I0 => sig_finish_addr_offset_ireg2(0),
      I1 => sig_finish_addr_offset_ireg2(1),
      I2 => sig_finish_addr_offset_ireg2(3),
      I3 => sig_finish_addr_offset_ireg2(2),
      I4 => sig_finish_addr_offset_ireg2(4),
      O => sig_xfer_end_strb_im2(6)
    );
g0_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF8000000000"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/sig_end_offset_un\(0),
      I1 => \I_STRT_STRB_GEN/sig_end_offset_un\(1),
      I2 => \I_STRT_STRB_GEN/sig_end_offset_un\(2),
      I3 => \I_STRT_STRB_GEN/sig_end_offset_un\(3),
      I4 => \I_STRT_STRB_GEN/sig_end_offset_un\(4),
      I5 => \n_0_g0_b7__0\,
      O => n_0_g0_b7
    );
\g0_b7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/sig_start_offset_un\(3),
      I1 => \I_STRT_STRB_GEN/sig_start_offset_un\(4),
      O => \n_0_g0_b7__0\
    );
\g0_b7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF0F1"
    )
    port map (
      I0 => sig_finish_addr_offset_ireg2(0),
      I1 => sig_finish_addr_offset_ireg2(1),
      I2 => sig_finish_addr_offset_ireg2(3),
      I3 => sig_finish_addr_offset_ireg2(2),
      I4 => sig_finish_addr_offset_ireg2(4),
      O => sig_xfer_end_strb_im2(7)
    );
g0_b8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/sig_end_offset_un\(3),
      I1 => \I_STRT_STRB_GEN/sig_end_offset_un\(4),
      I2 => \n_0_g0_b8__0\,
      O => n_0_g0_b8
    );
\g0_b8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000001FF"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/sig_start_offset_un\(0),
      I1 => \I_STRT_STRB_GEN/sig_start_offset_un\(1),
      I2 => \I_STRT_STRB_GEN/sig_start_offset_un\(2),
      I3 => \I_STRT_STRB_GEN/sig_start_offset_un\(3),
      I4 => \I_STRT_STRB_GEN/sig_start_offset_un\(4),
      O => \n_0_g0_b8__0\
    );
\g0_b8__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAAA9"
    )
    port map (
      I0 => sig_finish_addr_offset_ireg2(3),
      I1 => sig_finish_addr_offset_ireg2(1),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(2),
      I4 => sig_finish_addr_offset_ireg2(4),
      O => sig_xfer_end_strb_im2(8)
    );
g0_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFE0000000000"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/sig_end_offset_un\(0),
      I1 => \I_STRT_STRB_GEN/sig_end_offset_un\(1),
      I2 => \I_STRT_STRB_GEN/sig_end_offset_un\(2),
      I3 => \I_STRT_STRB_GEN/sig_end_offset_un\(3),
      I4 => \I_STRT_STRB_GEN/sig_end_offset_un\(4),
      I5 => \n_0_g0_b9__0\,
      O => n_0_g0_b9
    );
\g0_b9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"001F"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/sig_start_offset_un\(1),
      I1 => \I_STRT_STRB_GEN/sig_start_offset_un\(2),
      I2 => \I_STRT_STRB_GEN/sig_start_offset_un\(3),
      I3 => \I_STRT_STRB_GEN/sig_start_offset_un\(4),
      O => \n_0_g0_b9__0\
    );
\g0_b9__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF0C1"
    )
    port map (
      I0 => sig_finish_addr_offset_ireg2(0),
      I1 => sig_finish_addr_offset_ireg2(1),
      I2 => sig_finish_addr_offset_ireg2(3),
      I3 => sig_finish_addr_offset_ireg2(2),
      I4 => sig_finish_addr_offset_ireg2(4),
      O => sig_xfer_end_strb_im2(9)
    );
sig_addr_aligned_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => I18,
      Q => \^o12\,
      R => '0'
    );
\sig_addr_cntr_im0_msh[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAABAA"
    )
    port map (
      I0 => \^o13\(0),
      I1 => I1,
      I2 => sig_predict_addr_lsh_ireg3(15),
      I3 => p_1_in_0,
      I4 => I15,
      I5 => \n_0_sig_addr_cntr_im0_msh[0]_i_4\,
      O => \n_0_sig_addr_cntr_im0_msh[0]_i_1\
    );
\sig_addr_cntr_im0_msh[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^sig_mstr2data_cmd_valid\,
      I1 => I13,
      O => \n_0_sig_addr_cntr_im0_msh[0]_i_4\
    );
\sig_addr_cntr_im0_msh[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555D555555515"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(0),
      I1 => I16,
      I2 => \^o9\,
      I3 => \^o4\,
      I4 => \^o3\,
      I5 => I17(30),
      O => \n_0_sig_addr_cntr_im0_msh[0]_i_5\
    );
\sig_addr_cntr_im0_msh[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
    port map (
      I0 => I17(40),
      I1 => \^o4\,
      I2 => \^o3\,
      I3 => I16,
      I4 => \^o9\,
      I5 => sig_addr_cntr_im0_msh_reg(10),
      O => \n_0_sig_addr_cntr_im0_msh[10]_i_2\
    );
\sig_addr_cntr_im0_msh[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
    port map (
      I0 => I17(41),
      I1 => \^o4\,
      I2 => \^o3\,
      I3 => I16,
      I4 => \^o9\,
      I5 => sig_addr_cntr_im0_msh_reg(11),
      O => \n_0_sig_addr_cntr_im0_msh[11]_i_2\
    );
\sig_addr_cntr_im0_msh[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
    port map (
      I0 => I17(42),
      I1 => \^o4\,
      I2 => \^o3\,
      I3 => I16,
      I4 => \^o9\,
      I5 => sig_addr_cntr_im0_msh_reg(12),
      O => \n_0_sig_addr_cntr_im0_msh[12]_i_2\
    );
\sig_addr_cntr_im0_msh[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
    port map (
      I0 => I17(43),
      I1 => \^o4\,
      I2 => \^o3\,
      I3 => I16,
      I4 => \^o9\,
      I5 => sig_addr_cntr_im0_msh_reg(13),
      O => \n_0_sig_addr_cntr_im0_msh[13]_i_2\
    );
\sig_addr_cntr_im0_msh[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
    port map (
      I0 => I17(44),
      I1 => \^o4\,
      I2 => \^o3\,
      I3 => I16,
      I4 => \^o9\,
      I5 => sig_addr_cntr_im0_msh_reg(14),
      O => \n_0_sig_addr_cntr_im0_msh[14]_i_2\
    );
\sig_addr_cntr_im0_msh[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
    port map (
      I0 => I17(45),
      I1 => \^o4\,
      I2 => \^o3\,
      I3 => I16,
      I4 => \^o9\,
      I5 => sig_addr_cntr_im0_msh_reg(15),
      O => \n_0_sig_addr_cntr_im0_msh[15]_i_2\
    );
\sig_addr_cntr_im0_msh[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
    port map (
      I0 => I17(31),
      I1 => \^o4\,
      I2 => \^o3\,
      I3 => I16,
      I4 => \^o9\,
      I5 => sig_addr_cntr_im0_msh_reg(1),
      O => \n_0_sig_addr_cntr_im0_msh[1]_i_2\
    );
\sig_addr_cntr_im0_msh[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
    port map (
      I0 => I17(30),
      I1 => \^o4\,
      I2 => \^o3\,
      I3 => I16,
      I4 => \^o9\,
      I5 => sig_addr_cntr_im0_msh_reg(0),
      O => \n_0_sig_addr_cntr_im0_msh[1]_i_4\
    );
\sig_addr_cntr_im0_msh[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
    port map (
      I0 => I17(32),
      I1 => \^o4\,
      I2 => \^o3\,
      I3 => I16,
      I4 => \^o9\,
      I5 => sig_addr_cntr_im0_msh_reg(2),
      O => \n_0_sig_addr_cntr_im0_msh[2]_i_2\
    );
\sig_addr_cntr_im0_msh[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
    port map (
      I0 => I17(33),
      I1 => \^o4\,
      I2 => \^o3\,
      I3 => I16,
      I4 => \^o9\,
      I5 => sig_addr_cntr_im0_msh_reg(3),
      O => \n_0_sig_addr_cntr_im0_msh[3]_i_2\
    );
\sig_addr_cntr_im0_msh[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
    port map (
      I0 => I17(34),
      I1 => \^o4\,
      I2 => \^o3\,
      I3 => I16,
      I4 => \^o9\,
      I5 => sig_addr_cntr_im0_msh_reg(4),
      O => \n_0_sig_addr_cntr_im0_msh[4]_i_2\
    );
\sig_addr_cntr_im0_msh[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
    port map (
      I0 => I17(35),
      I1 => \^o4\,
      I2 => \^o3\,
      I3 => I16,
      I4 => \^o9\,
      I5 => sig_addr_cntr_im0_msh_reg(5),
      O => \n_0_sig_addr_cntr_im0_msh[5]_i_2\
    );
\sig_addr_cntr_im0_msh[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
    port map (
      I0 => I17(36),
      I1 => \^o4\,
      I2 => \^o3\,
      I3 => I16,
      I4 => \^o9\,
      I5 => sig_addr_cntr_im0_msh_reg(6),
      O => \n_0_sig_addr_cntr_im0_msh[6]_i_2\
    );
\sig_addr_cntr_im0_msh[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
    port map (
      I0 => I17(37),
      I1 => \^o4\,
      I2 => \^o3\,
      I3 => I16,
      I4 => \^o9\,
      I5 => sig_addr_cntr_im0_msh_reg(7),
      O => \n_0_sig_addr_cntr_im0_msh[7]_i_2\
    );
\sig_addr_cntr_im0_msh[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
    port map (
      I0 => I17(38),
      I1 => \^o4\,
      I2 => \^o3\,
      I3 => I16,
      I4 => \^o9\,
      I5 => sig_addr_cntr_im0_msh_reg(8),
      O => \n_0_sig_addr_cntr_im0_msh[8]_i_2\
    );
\sig_addr_cntr_im0_msh[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
    port map (
      I0 => I17(39),
      I1 => \^o4\,
      I2 => \^o3\,
      I3 => I16,
      I4 => \^o9\,
      I5 => sig_addr_cntr_im0_msh_reg(9),
      O => \n_0_sig_addr_cntr_im0_msh[9]_i_2\
    );
\sig_addr_cntr_im0_msh_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1\,
      D => \n_0_sig_addr_cntr_im0_msh_reg[0]_i_2\,
      Q => sig_addr_cntr_im0_msh_reg(0),
      R => \^o1\
    );
\sig_addr_cntr_im0_msh_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1\,
      D => \n_0_sig_addr_cntr_im0_msh_reg[10]_i_1\,
      Q => sig_addr_cntr_im0_msh_reg(10),
      R => \^o1\
    );
\sig_addr_cntr_im0_msh_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1\,
      D => \n_0_sig_addr_cntr_im0_msh_reg[11]_i_1\,
      Q => sig_addr_cntr_im0_msh_reg(11),
      R => \^o1\
    );
\sig_addr_cntr_im0_msh_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1\,
      D => \n_0_sig_addr_cntr_im0_msh_reg[12]_i_1\,
      Q => sig_addr_cntr_im0_msh_reg(12),
      R => \^o1\
    );
\sig_addr_cntr_im0_msh_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1\,
      D => \n_0_sig_addr_cntr_im0_msh_reg[13]_i_1\,
      Q => sig_addr_cntr_im0_msh_reg(13),
      R => \^o1\
    );
\sig_addr_cntr_im0_msh_reg[13]_i_3_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_sig_addr_cntr_im0_msh_reg[12]_i_3\,
      CO(3 downto 2) => \NLW_sig_addr_cntr_im0_msh_reg[13]_i_3_CARRY4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \n_0_sig_addr_cntr_im0_msh_reg[14]_i_3\,
      CO(0) => \n_0_sig_addr_cntr_im0_msh_reg[13]_i_3\,
      CYINIT => '0',
      DI(3) => \NLW_sig_addr_cntr_im0_msh_reg[13]_i_3_CARRY4_DI_UNCONNECTED\(3),
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_0_sig_addr_cntr_im0_msh_reg[15]_i_1\,
      O(2) => \n_0_sig_addr_cntr_im0_msh_reg[14]_i_1\,
      O(1) => \n_0_sig_addr_cntr_im0_msh_reg[13]_i_1\,
      O(0) => \n_0_sig_addr_cntr_im0_msh_reg[12]_i_1\,
      S(3) => \n_0_sig_addr_cntr_im0_msh[15]_i_2\,
      S(2) => \n_0_sig_addr_cntr_im0_msh[14]_i_2\,
      S(1) => \n_0_sig_addr_cntr_im0_msh[13]_i_2\,
      S(0) => \n_0_sig_addr_cntr_im0_msh[12]_i_2\
    );
\sig_addr_cntr_im0_msh_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1\,
      D => \n_0_sig_addr_cntr_im0_msh_reg[14]_i_1\,
      Q => sig_addr_cntr_im0_msh_reg(14),
      R => \^o1\
    );
\sig_addr_cntr_im0_msh_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1\,
      D => \n_0_sig_addr_cntr_im0_msh_reg[15]_i_1\,
      Q => sig_addr_cntr_im0_msh_reg(15),
      R => \^o1\
    );
\sig_addr_cntr_im0_msh_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1\,
      D => \n_0_sig_addr_cntr_im0_msh_reg[1]_i_1\,
      Q => sig_addr_cntr_im0_msh_reg(1),
      R => \^o1\
    );
\sig_addr_cntr_im0_msh_reg[1]_i_3_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_sig_addr_cntr_im0_msh_reg[4]_i_3\,
      CO(2) => \n_0_sig_addr_cntr_im0_msh_reg[3]_i_3\,
      CO(1) => \n_0_sig_addr_cntr_im0_msh_reg[2]_i_3\,
      CO(0) => \n_0_sig_addr_cntr_im0_msh_reg[1]_i_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => \n_0_sig_addr_cntr_im0_msh[1]_i_4\,
      O(3) => \n_0_sig_addr_cntr_im0_msh_reg[3]_i_1\,
      O(2) => \n_0_sig_addr_cntr_im0_msh_reg[2]_i_1\,
      O(1) => \n_0_sig_addr_cntr_im0_msh_reg[1]_i_1\,
      O(0) => \n_0_sig_addr_cntr_im0_msh_reg[0]_i_2\,
      S(3) => \n_0_sig_addr_cntr_im0_msh[3]_i_2\,
      S(2) => \n_0_sig_addr_cntr_im0_msh[2]_i_2\,
      S(1) => \n_0_sig_addr_cntr_im0_msh[1]_i_2\,
      S(0) => \n_0_sig_addr_cntr_im0_msh[0]_i_5\
    );
\sig_addr_cntr_im0_msh_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1\,
      D => \n_0_sig_addr_cntr_im0_msh_reg[2]_i_1\,
      Q => sig_addr_cntr_im0_msh_reg(2),
      R => \^o1\
    );
\sig_addr_cntr_im0_msh_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1\,
      D => \n_0_sig_addr_cntr_im0_msh_reg[3]_i_1\,
      Q => sig_addr_cntr_im0_msh_reg(3),
      R => \^o1\
    );
\sig_addr_cntr_im0_msh_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1\,
      D => \n_0_sig_addr_cntr_im0_msh_reg[4]_i_1\,
      Q => sig_addr_cntr_im0_msh_reg(4),
      R => \^o1\
    );
\sig_addr_cntr_im0_msh_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1\,
      D => \n_0_sig_addr_cntr_im0_msh_reg[5]_i_1\,
      Q => sig_addr_cntr_im0_msh_reg(5),
      R => \^o1\
    );
\sig_addr_cntr_im0_msh_reg[5]_i_3_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_sig_addr_cntr_im0_msh_reg[4]_i_3\,
      CO(3) => \n_0_sig_addr_cntr_im0_msh_reg[8]_i_3\,
      CO(2) => \n_0_sig_addr_cntr_im0_msh_reg[7]_i_3\,
      CO(1) => \n_0_sig_addr_cntr_im0_msh_reg[6]_i_3\,
      CO(0) => \n_0_sig_addr_cntr_im0_msh_reg[5]_i_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_0_sig_addr_cntr_im0_msh_reg[7]_i_1\,
      O(2) => \n_0_sig_addr_cntr_im0_msh_reg[6]_i_1\,
      O(1) => \n_0_sig_addr_cntr_im0_msh_reg[5]_i_1\,
      O(0) => \n_0_sig_addr_cntr_im0_msh_reg[4]_i_1\,
      S(3) => \n_0_sig_addr_cntr_im0_msh[7]_i_2\,
      S(2) => \n_0_sig_addr_cntr_im0_msh[6]_i_2\,
      S(1) => \n_0_sig_addr_cntr_im0_msh[5]_i_2\,
      S(0) => \n_0_sig_addr_cntr_im0_msh[4]_i_2\
    );
\sig_addr_cntr_im0_msh_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1\,
      D => \n_0_sig_addr_cntr_im0_msh_reg[6]_i_1\,
      Q => sig_addr_cntr_im0_msh_reg(6),
      R => \^o1\
    );
\sig_addr_cntr_im0_msh_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1\,
      D => \n_0_sig_addr_cntr_im0_msh_reg[7]_i_1\,
      Q => sig_addr_cntr_im0_msh_reg(7),
      R => \^o1\
    );
\sig_addr_cntr_im0_msh_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1\,
      D => \n_0_sig_addr_cntr_im0_msh_reg[8]_i_1\,
      Q => sig_addr_cntr_im0_msh_reg(8),
      R => \^o1\
    );
\sig_addr_cntr_im0_msh_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1\,
      D => \n_0_sig_addr_cntr_im0_msh_reg[9]_i_1\,
      Q => sig_addr_cntr_im0_msh_reg(9),
      R => \^o1\
    );
\sig_addr_cntr_im0_msh_reg[9]_i_3_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_sig_addr_cntr_im0_msh_reg[8]_i_3\,
      CO(3) => \n_0_sig_addr_cntr_im0_msh_reg[12]_i_3\,
      CO(2) => \n_0_sig_addr_cntr_im0_msh_reg[11]_i_3\,
      CO(1) => \n_0_sig_addr_cntr_im0_msh_reg[10]_i_3\,
      CO(0) => \n_0_sig_addr_cntr_im0_msh_reg[9]_i_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_0_sig_addr_cntr_im0_msh_reg[11]_i_1\,
      O(2) => \n_0_sig_addr_cntr_im0_msh_reg[10]_i_1\,
      O(1) => \n_0_sig_addr_cntr_im0_msh_reg[9]_i_1\,
      O(0) => \n_0_sig_addr_cntr_im0_msh_reg[8]_i_1\,
      S(3) => \n_0_sig_addr_cntr_im0_msh[11]_i_2\,
      S(2) => \n_0_sig_addr_cntr_im0_msh[10]_i_2\,
      S(1) => \n_0_sig_addr_cntr_im0_msh[9]_i_2\,
      S(0) => \n_0_sig_addr_cntr_im0_msh[8]_i_2\
    );
\sig_addr_cntr_incr_ireg2[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F088"
    )
    port map (
      I0 => sig_first_xfer_im0,
      I1 => \n_0_sig_bytes_to_mbaa_ireg1_reg[0]\,
      I2 => \n_0_sig_btt_cntr_im0_reg[0]\,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \n_0_sig_addr_cntr_incr_ireg2[0]_i_1\
    );
\sig_addr_cntr_incr_ireg2[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[10]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => \n_0_sig_bytes_to_mbaa_ireg1_reg[10]\,
      O => \n_0_sig_addr_cntr_incr_ireg2[10]_i_1\
    );
\sig_addr_cntr_incr_ireg2[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
    port map (
      I0 => sig_first_xfer_im0,
      I1 => \n_0_sig_bytes_to_mbaa_ireg1_reg[11]\,
      I2 => sig_btt_lt_b2mbaa_ireg1,
      O => \n_0_sig_addr_cntr_incr_ireg2[11]_i_1\
    );
\sig_addr_cntr_incr_ireg2[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[1]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => \n_0_sig_bytes_to_mbaa_ireg1_reg[1]\,
      O => \n_0_sig_addr_cntr_incr_ireg2[1]_i_1\
    );
\sig_addr_cntr_incr_ireg2[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[2]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => \n_0_sig_bytes_to_mbaa_ireg1_reg[2]\,
      O => \n_0_sig_addr_cntr_incr_ireg2[2]_i_1\
    );
\sig_addr_cntr_incr_ireg2[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[3]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => \n_0_sig_bytes_to_mbaa_ireg1_reg[3]\,
      O => \n_0_sig_addr_cntr_incr_ireg2[3]_i_1\
    );
\sig_addr_cntr_incr_ireg2[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[4]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => \n_0_sig_bytes_to_mbaa_ireg1_reg[4]\,
      O => \n_0_sig_addr_cntr_incr_ireg2[4]_i_1\
    );
\sig_addr_cntr_incr_ireg2[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[5]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => \n_0_sig_bytes_to_mbaa_ireg1_reg[5]\,
      O => \n_0_sig_addr_cntr_incr_ireg2[5]_i_1\
    );
\sig_addr_cntr_incr_ireg2[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[6]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => \n_0_sig_bytes_to_mbaa_ireg1_reg[6]\,
      O => \n_0_sig_addr_cntr_incr_ireg2[6]_i_1\
    );
\sig_addr_cntr_incr_ireg2[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[7]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => \n_0_sig_bytes_to_mbaa_ireg1_reg[7]\,
      O => \n_0_sig_addr_cntr_incr_ireg2[7]_i_1\
    );
\sig_addr_cntr_incr_ireg2[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[8]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => \n_0_sig_bytes_to_mbaa_ireg1_reg[8]\,
      O => \n_0_sig_addr_cntr_incr_ireg2[8]_i_1\
    );
\sig_addr_cntr_incr_ireg2[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[9]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => \n_0_sig_bytes_to_mbaa_ireg1_reg[9]\,
      O => \n_0_sig_addr_cntr_incr_ireg2[9]_i_1\
    );
\sig_addr_cntr_incr_ireg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \n_0_sig_addr_cntr_incr_ireg2[0]_i_1\,
      Q => sig_addr_cntr_incr_ireg2(0),
      R => \^o1\
    );
\sig_addr_cntr_incr_ireg2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \n_0_sig_addr_cntr_incr_ireg2[10]_i_1\,
      Q => sig_addr_cntr_incr_ireg2(10),
      R => \^o1\
    );
\sig_addr_cntr_incr_ireg2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \n_0_sig_addr_cntr_incr_ireg2[11]_i_1\,
      Q => sig_addr_cntr_incr_ireg2(11),
      R => \^o1\
    );
\sig_addr_cntr_incr_ireg2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => '0',
      Q => sig_addr_cntr_incr_ireg2(12),
      R => \^o1\
    );
\sig_addr_cntr_incr_ireg2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => '0',
      Q => sig_addr_cntr_incr_ireg2(13),
      R => \^o1\
    );
\sig_addr_cntr_incr_ireg2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => '0',
      Q => sig_addr_cntr_incr_ireg2(14),
      R => \^o1\
    );
\sig_addr_cntr_incr_ireg2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => '0',
      Q => sig_addr_cntr_incr_ireg2(15),
      R => \^o1\
    );
\sig_addr_cntr_incr_ireg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \n_0_sig_addr_cntr_incr_ireg2[1]_i_1\,
      Q => sig_addr_cntr_incr_ireg2(1),
      R => \^o1\
    );
\sig_addr_cntr_incr_ireg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \n_0_sig_addr_cntr_incr_ireg2[2]_i_1\,
      Q => sig_addr_cntr_incr_ireg2(2),
      R => \^o1\
    );
\sig_addr_cntr_incr_ireg2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \n_0_sig_addr_cntr_incr_ireg2[3]_i_1\,
      Q => sig_addr_cntr_incr_ireg2(3),
      R => \^o1\
    );
\sig_addr_cntr_incr_ireg2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \n_0_sig_addr_cntr_incr_ireg2[4]_i_1\,
      Q => sig_addr_cntr_incr_ireg2(4),
      R => \^o1\
    );
\sig_addr_cntr_incr_ireg2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \n_0_sig_addr_cntr_incr_ireg2[5]_i_1\,
      Q => sig_addr_cntr_incr_ireg2(5),
      R => \^o1\
    );
\sig_addr_cntr_incr_ireg2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \n_0_sig_addr_cntr_incr_ireg2[6]_i_1\,
      Q => sig_addr_cntr_incr_ireg2(6),
      R => \^o1\
    );
\sig_addr_cntr_incr_ireg2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \n_0_sig_addr_cntr_incr_ireg2[7]_i_1\,
      Q => sig_addr_cntr_incr_ireg2(7),
      R => \^o1\
    );
\sig_addr_cntr_incr_ireg2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \n_0_sig_addr_cntr_incr_ireg2[8]_i_1\,
      Q => sig_addr_cntr_incr_ireg2(8),
      R => \^o1\
    );
\sig_addr_cntr_incr_ireg2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \n_0_sig_addr_cntr_incr_ireg2[9]_i_1\,
      Q => sig_addr_cntr_incr_ireg2(9),
      R => \^o1\
    );
\sig_addr_cntr_lsh_im0[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
    port map (
      I0 => I17(14),
      I1 => \^o4\,
      I2 => \^o3\,
      I3 => I16,
      I4 => \^o9\,
      I5 => \sig_predict_addr_lsh_ireg3__0\(0),
      O => \n_0_sig_addr_cntr_lsh_im0[0]_i_1\
    );
\sig_addr_cntr_lsh_im0[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
    port map (
      I0 => I17(24),
      I1 => \^o4\,
      I2 => \^o3\,
      I3 => I16,
      I4 => \^o9\,
      I5 => \sig_predict_addr_lsh_ireg3__0\(10),
      O => \n_0_sig_addr_cntr_lsh_im0[10]_i_1\
    );
\sig_addr_cntr_lsh_im0[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
    port map (
      I0 => I17(25),
      I1 => \^o4\,
      I2 => \^o3\,
      I3 => I16,
      I4 => \^o9\,
      I5 => \sig_predict_addr_lsh_ireg3__0\(11),
      O => \n_0_sig_addr_cntr_lsh_im0[11]_i_1\
    );
\sig_addr_cntr_lsh_im0[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
    port map (
      I0 => I17(26),
      I1 => \^o4\,
      I2 => \^o3\,
      I3 => I16,
      I4 => \^o9\,
      I5 => \sig_predict_addr_lsh_ireg3__0\(12),
      O => \n_0_sig_addr_cntr_lsh_im0[12]_i_1\
    );
\sig_addr_cntr_lsh_im0[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
    port map (
      I0 => I17(27),
      I1 => \^o4\,
      I2 => \^o3\,
      I3 => I16,
      I4 => \^o9\,
      I5 => \sig_predict_addr_lsh_ireg3__0\(13),
      O => \n_0_sig_addr_cntr_lsh_im0[13]_i_1\
    );
\sig_addr_cntr_lsh_im0[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
    port map (
      I0 => I17(28),
      I1 => \^o4\,
      I2 => \^o3\,
      I3 => I16,
      I4 => \^o9\,
      I5 => \sig_predict_addr_lsh_ireg3__0\(14),
      O => \n_0_sig_addr_cntr_lsh_im0[14]_i_1\
    );
\sig_addr_cntr_lsh_im0[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAEFAAEFEF"
    )
    port map (
      I0 => \^o13\(0),
      I1 => I13,
      I2 => \^sig_mstr2data_cmd_valid\,
      I3 => I14(0),
      I4 => \^sig_mstr2addr_cmd_valid\,
      I5 => I1,
      O => \n_0_sig_addr_cntr_lsh_im0[15]_i_1\
    );
\sig_addr_cntr_lsh_im0[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
    port map (
      I0 => I17(29),
      I1 => \^o4\,
      I2 => \^o3\,
      I3 => I16,
      I4 => \^o9\,
      I5 => sig_predict_addr_lsh_ireg3(15),
      O => \n_0_sig_addr_cntr_lsh_im0[15]_i_2\
    );
\sig_addr_cntr_lsh_im0[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
    port map (
      I0 => I17(15),
      I1 => \^o4\,
      I2 => \^o3\,
      I3 => I16,
      I4 => \^o9\,
      I5 => \sig_predict_addr_lsh_ireg3__0\(1),
      O => \n_0_sig_addr_cntr_lsh_im0[1]_i_1\
    );
\sig_addr_cntr_lsh_im0[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
    port map (
      I0 => I17(16),
      I1 => \^o4\,
      I2 => \^o3\,
      I3 => I16,
      I4 => \^o9\,
      I5 => \sig_predict_addr_lsh_ireg3__0\(2),
      O => \n_0_sig_addr_cntr_lsh_im0[2]_i_1\
    );
\sig_addr_cntr_lsh_im0[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
    port map (
      I0 => I17(17),
      I1 => \^o4\,
      I2 => \^o3\,
      I3 => I16,
      I4 => \^o9\,
      I5 => \sig_predict_addr_lsh_ireg3__0\(3),
      O => \n_0_sig_addr_cntr_lsh_im0[3]_i_1\
    );
\sig_addr_cntr_lsh_im0[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
    port map (
      I0 => I17(18),
      I1 => \^o4\,
      I2 => \^o3\,
      I3 => I16,
      I4 => \^o9\,
      I5 => \sig_predict_addr_lsh_ireg3__0\(4),
      O => \n_0_sig_addr_cntr_lsh_im0[4]_i_1\
    );
\sig_addr_cntr_lsh_im0[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
    port map (
      I0 => I17(19),
      I1 => \^o4\,
      I2 => \^o3\,
      I3 => I16,
      I4 => \^o9\,
      I5 => \sig_predict_addr_lsh_ireg3__0\(5),
      O => \n_0_sig_addr_cntr_lsh_im0[5]_i_1\
    );
\sig_addr_cntr_lsh_im0[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
    port map (
      I0 => I17(20),
      I1 => \^o4\,
      I2 => \^o3\,
      I3 => I16,
      I4 => \^o9\,
      I5 => \sig_predict_addr_lsh_ireg3__0\(6),
      O => \n_0_sig_addr_cntr_lsh_im0[6]_i_1\
    );
\sig_addr_cntr_lsh_im0[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
    port map (
      I0 => I17(21),
      I1 => \^o4\,
      I2 => \^o3\,
      I3 => I16,
      I4 => \^o9\,
      I5 => \sig_predict_addr_lsh_ireg3__0\(7),
      O => \n_0_sig_addr_cntr_lsh_im0[7]_i_1\
    );
\sig_addr_cntr_lsh_im0[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
    port map (
      I0 => I17(22),
      I1 => \^o4\,
      I2 => \^o3\,
      I3 => I16,
      I4 => \^o9\,
      I5 => \sig_predict_addr_lsh_ireg3__0\(8),
      O => \n_0_sig_addr_cntr_lsh_im0[8]_i_1\
    );
\sig_addr_cntr_lsh_im0[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
    port map (
      I0 => I17(23),
      I1 => \^o4\,
      I2 => \^o3\,
      I3 => I16,
      I4 => \^o9\,
      I5 => \sig_predict_addr_lsh_ireg3__0\(9),
      O => \n_0_sig_addr_cntr_lsh_im0[9]_i_1\
    );
\sig_addr_cntr_lsh_im0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1\,
      D => \n_0_sig_addr_cntr_lsh_im0[0]_i_1\,
      Q => \n_0_sig_addr_cntr_lsh_im0_reg[0]\,
      R => \^o1\
    );
\sig_addr_cntr_lsh_im0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1\,
      D => \n_0_sig_addr_cntr_lsh_im0[10]_i_1\,
      Q => \n_0_sig_addr_cntr_lsh_im0_reg[10]\,
      R => \^o1\
    );
\sig_addr_cntr_lsh_im0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1\,
      D => \n_0_sig_addr_cntr_lsh_im0[11]_i_1\,
      Q => \n_0_sig_addr_cntr_lsh_im0_reg[11]\,
      R => \^o1\
    );
\sig_addr_cntr_lsh_im0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1\,
      D => \n_0_sig_addr_cntr_lsh_im0[12]_i_1\,
      Q => \n_0_sig_addr_cntr_lsh_im0_reg[12]\,
      R => \^o1\
    );
\sig_addr_cntr_lsh_im0_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1\,
      D => \n_0_sig_addr_cntr_lsh_im0[13]_i_1\,
      Q => \n_0_sig_addr_cntr_lsh_im0_reg[13]\,
      R => \^o1\
    );
\sig_addr_cntr_lsh_im0_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1\,
      D => \n_0_sig_addr_cntr_lsh_im0[14]_i_1\,
      Q => \n_0_sig_addr_cntr_lsh_im0_reg[14]\,
      R => \^o1\
    );
\sig_addr_cntr_lsh_im0_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1\,
      D => \n_0_sig_addr_cntr_lsh_im0[15]_i_2\,
      Q => p_1_in_0,
      R => \^o1\
    );
\sig_addr_cntr_lsh_im0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1\,
      D => \n_0_sig_addr_cntr_lsh_im0[1]_i_1\,
      Q => \n_0_sig_addr_cntr_lsh_im0_reg[1]\,
      R => \^o1\
    );
\sig_addr_cntr_lsh_im0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1\,
      D => \n_0_sig_addr_cntr_lsh_im0[2]_i_1\,
      Q => \n_0_sig_addr_cntr_lsh_im0_reg[2]\,
      R => \^o1\
    );
\sig_addr_cntr_lsh_im0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1\,
      D => \n_0_sig_addr_cntr_lsh_im0[3]_i_1\,
      Q => \n_0_sig_addr_cntr_lsh_im0_reg[3]\,
      R => \^o1\
    );
\sig_addr_cntr_lsh_im0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1\,
      D => \n_0_sig_addr_cntr_lsh_im0[4]_i_1\,
      Q => \n_0_sig_addr_cntr_lsh_im0_reg[4]\,
      R => \^o1\
    );
\sig_addr_cntr_lsh_im0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1\,
      D => \n_0_sig_addr_cntr_lsh_im0[5]_i_1\,
      Q => \n_0_sig_addr_cntr_lsh_im0_reg[5]\,
      R => \^o1\
    );
\sig_addr_cntr_lsh_im0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1\,
      D => \n_0_sig_addr_cntr_lsh_im0[6]_i_1\,
      Q => \n_0_sig_addr_cntr_lsh_im0_reg[6]\,
      R => \^o1\
    );
\sig_addr_cntr_lsh_im0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1\,
      D => \n_0_sig_addr_cntr_lsh_im0[7]_i_1\,
      Q => \n_0_sig_addr_cntr_lsh_im0_reg[7]\,
      R => \^o1\
    );
\sig_addr_cntr_lsh_im0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1\,
      D => \n_0_sig_addr_cntr_lsh_im0[8]_i_1\,
      Q => \n_0_sig_addr_cntr_lsh_im0_reg[8]\,
      R => \^o1\
    );
\sig_addr_cntr_lsh_im0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1\,
      D => \n_0_sig_addr_cntr_lsh_im0[9]_i_1\,
      Q => \n_0_sig_addr_cntr_lsh_im0_reg[9]\,
      R => \^o1\
    );
\sig_addr_cntr_lsh_kh[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
    port map (
      I0 => \^o4\,
      I1 => \^o3\,
      I2 => I16,
      I3 => \^o9\,
      O => \^o13\(0)
    );
\sig_addr_cntr_lsh_kh_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o13\(0),
      D => I17(14),
      Q => sig_addr_cntr_lsh_kh(0),
      R => \^o1\
    );
\sig_addr_cntr_lsh_kh_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o13\(0),
      D => I17(24),
      Q => sig_addr_cntr_lsh_kh(10),
      R => \^o1\
    );
\sig_addr_cntr_lsh_kh_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o13\(0),
      D => I17(25),
      Q => sig_addr_cntr_lsh_kh(11),
      R => \^o1\
    );
\sig_addr_cntr_lsh_kh_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o13\(0),
      D => I17(26),
      Q => sig_addr_cntr_lsh_kh(12),
      R => \^o1\
    );
\sig_addr_cntr_lsh_kh_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o13\(0),
      D => I17(27),
      Q => sig_addr_cntr_lsh_kh(13),
      R => \^o1\
    );
\sig_addr_cntr_lsh_kh_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o13\(0),
      D => I17(28),
      Q => sig_addr_cntr_lsh_kh(14),
      R => \^o1\
    );
\sig_addr_cntr_lsh_kh_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o13\(0),
      D => I17(29),
      Q => sig_addr_cntr_lsh_kh(15),
      R => \^o1\
    );
\sig_addr_cntr_lsh_kh_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o13\(0),
      D => I17(30),
      Q => sig_addr_cntr_lsh_kh(16),
      R => \^o1\
    );
\sig_addr_cntr_lsh_kh_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o13\(0),
      D => I17(31),
      Q => sig_addr_cntr_lsh_kh(17),
      R => \^o1\
    );
\sig_addr_cntr_lsh_kh_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o13\(0),
      D => I17(32),
      Q => sig_addr_cntr_lsh_kh(18),
      R => \^o1\
    );
\sig_addr_cntr_lsh_kh_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o13\(0),
      D => I17(33),
      Q => sig_addr_cntr_lsh_kh(19),
      R => \^o1\
    );
\sig_addr_cntr_lsh_kh_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o13\(0),
      D => I17(15),
      Q => sig_addr_cntr_lsh_kh(1),
      R => \^o1\
    );
\sig_addr_cntr_lsh_kh_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o13\(0),
      D => I17(34),
      Q => sig_addr_cntr_lsh_kh(20),
      R => \^o1\
    );
\sig_addr_cntr_lsh_kh_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o13\(0),
      D => I17(35),
      Q => sig_addr_cntr_lsh_kh(21),
      R => \^o1\
    );
\sig_addr_cntr_lsh_kh_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o13\(0),
      D => I17(36),
      Q => sig_addr_cntr_lsh_kh(22),
      R => \^o1\
    );
\sig_addr_cntr_lsh_kh_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o13\(0),
      D => I17(37),
      Q => sig_addr_cntr_lsh_kh(23),
      R => \^o1\
    );
\sig_addr_cntr_lsh_kh_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o13\(0),
      D => I17(38),
      Q => sig_addr_cntr_lsh_kh(24),
      R => \^o1\
    );
\sig_addr_cntr_lsh_kh_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o13\(0),
      D => I17(39),
      Q => sig_addr_cntr_lsh_kh(25),
      R => \^o1\
    );
\sig_addr_cntr_lsh_kh_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o13\(0),
      D => I17(40),
      Q => sig_addr_cntr_lsh_kh(26),
      R => \^o1\
    );
\sig_addr_cntr_lsh_kh_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o13\(0),
      D => I17(41),
      Q => sig_addr_cntr_lsh_kh(27),
      R => \^o1\
    );
\sig_addr_cntr_lsh_kh_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o13\(0),
      D => I17(42),
      Q => sig_addr_cntr_lsh_kh(28),
      R => \^o1\
    );
\sig_addr_cntr_lsh_kh_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o13\(0),
      D => I17(43),
      Q => sig_addr_cntr_lsh_kh(29),
      R => \^o1\
    );
\sig_addr_cntr_lsh_kh_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o13\(0),
      D => I17(16),
      Q => sig_addr_cntr_lsh_kh(2),
      R => \^o1\
    );
\sig_addr_cntr_lsh_kh_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o13\(0),
      D => I17(44),
      Q => sig_addr_cntr_lsh_kh(30),
      R => \^o1\
    );
\sig_addr_cntr_lsh_kh_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o13\(0),
      D => I17(45),
      Q => sig_addr_cntr_lsh_kh(31),
      R => \^o1\
    );
\sig_addr_cntr_lsh_kh_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o13\(0),
      D => I17(17),
      Q => sig_addr_cntr_lsh_kh(3),
      R => \^o1\
    );
\sig_addr_cntr_lsh_kh_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o13\(0),
      D => I17(18),
      Q => sig_addr_cntr_lsh_kh(4),
      R => \^o1\
    );
\sig_addr_cntr_lsh_kh_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o13\(0),
      D => I17(19),
      Q => sig_addr_cntr_lsh_kh(5),
      R => \^o1\
    );
\sig_addr_cntr_lsh_kh_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o13\(0),
      D => I17(20),
      Q => sig_addr_cntr_lsh_kh(6),
      R => \^o1\
    );
\sig_addr_cntr_lsh_kh_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o13\(0),
      D => I17(21),
      Q => sig_addr_cntr_lsh_kh(7),
      R => \^o1\
    );
\sig_addr_cntr_lsh_kh_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o13\(0),
      D => I17(22),
      Q => sig_addr_cntr_lsh_kh(8),
      R => \^o1\
    );
\sig_addr_cntr_lsh_kh_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o13\(0),
      D => I17(23),
      Q => sig_addr_cntr_lsh_kh(9),
      R => \^o1\
    );
sig_addr_valid_reg_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^o4\,
      O => O21
    );
\sig_adjusted_addr_incr_ireg2[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
    port map (
      I0 => sig_first_xfer_im0,
      I1 => \n_0_sig_bytes_to_mbaa_ireg1_reg[11]\,
      I2 => sig_btt_lt_b2mbaa_ireg1,
      O => \n_0_sig_adjusted_addr_incr_ireg2[10]_i_2\
    );
\sig_adjusted_addr_incr_ireg2[10]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[10]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => \n_0_sig_bytes_to_mbaa_ireg1_reg[10]\,
      O => \n_0_sig_adjusted_addr_incr_ireg2[10]_i_3\
    );
\sig_adjusted_addr_incr_ireg2[10]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[9]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => \n_0_sig_bytes_to_mbaa_ireg1_reg[9]\,
      O => \n_0_sig_adjusted_addr_incr_ireg2[10]_i_4\
    );
\sig_adjusted_addr_incr_ireg2[10]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[8]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => \n_0_sig_bytes_to_mbaa_ireg1_reg[8]\,
      O => \n_0_sig_adjusted_addr_incr_ireg2[10]_i_5\
    );
\sig_adjusted_addr_incr_ireg2[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[3]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => \n_0_sig_bytes_to_mbaa_ireg1_reg[3]\,
      O => \n_0_sig_adjusted_addr_incr_ireg2[3]_i_2\
    );
\sig_adjusted_addr_incr_ireg2[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[2]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => \n_0_sig_bytes_to_mbaa_ireg1_reg[2]\,
      O => \n_0_sig_adjusted_addr_incr_ireg2[3]_i_3\
    );
\sig_adjusted_addr_incr_ireg2[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[1]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => \n_0_sig_bytes_to_mbaa_ireg1_reg[1]\,
      O => \n_0_sig_adjusted_addr_incr_ireg2[3]_i_4\
    );
\sig_adjusted_addr_incr_ireg2[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F088"
    )
    port map (
      I0 => sig_first_xfer_im0,
      I1 => \n_0_sig_bytes_to_mbaa_ireg1_reg[0]\,
      I2 => \n_0_sig_btt_cntr_im0_reg[0]\,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \n_0_sig_adjusted_addr_incr_ireg2[3]_i_5\
    );
\sig_adjusted_addr_incr_ireg2[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07F7F808"
    )
    port map (
      I0 => \n_0_sig_bytes_to_mbaa_ireg1_reg[3]\,
      I1 => sig_first_xfer_im0,
      I2 => sig_btt_lt_b2mbaa_ireg1,
      I3 => \n_0_sig_btt_cntr_im0_reg[3]\,
      I4 => \n_0_sig_addr_cntr_lsh_im0_reg[3]\,
      O => \n_0_sig_adjusted_addr_incr_ireg2[3]_i_6\
    );
\sig_adjusted_addr_incr_ireg2[3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07F7F808"
    )
    port map (
      I0 => \n_0_sig_bytes_to_mbaa_ireg1_reg[2]\,
      I1 => sig_first_xfer_im0,
      I2 => sig_btt_lt_b2mbaa_ireg1,
      I3 => \n_0_sig_btt_cntr_im0_reg[2]\,
      I4 => \n_0_sig_addr_cntr_lsh_im0_reg[2]\,
      O => \n_0_sig_adjusted_addr_incr_ireg2[3]_i_7\
    );
\sig_adjusted_addr_incr_ireg2[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07F7F808"
    )
    port map (
      I0 => \n_0_sig_bytes_to_mbaa_ireg1_reg[1]\,
      I1 => sig_first_xfer_im0,
      I2 => sig_btt_lt_b2mbaa_ireg1,
      I3 => \n_0_sig_btt_cntr_im0_reg[1]\,
      I4 => \n_0_sig_addr_cntr_lsh_im0_reg[1]\,
      O => \n_0_sig_adjusted_addr_incr_ireg2[3]_i_8\
    );
\sig_adjusted_addr_incr_ireg2[3]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"596A6A6A"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[0]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => \n_0_sig_btt_cntr_im0_reg[0]\,
      I3 => \n_0_sig_bytes_to_mbaa_ireg1_reg[0]\,
      I4 => sig_first_xfer_im0,
      O => \n_0_sig_adjusted_addr_incr_ireg2[3]_i_9\
    );
\sig_adjusted_addr_incr_ireg2[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[4]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => \n_0_sig_bytes_to_mbaa_ireg1_reg[4]\,
      O => \n_0_sig_adjusted_addr_incr_ireg2[7]_i_2\
    );
\sig_adjusted_addr_incr_ireg2[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[7]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => \n_0_sig_bytes_to_mbaa_ireg1_reg[7]\,
      O => \n_0_sig_adjusted_addr_incr_ireg2[7]_i_3\
    );
\sig_adjusted_addr_incr_ireg2[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[6]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => \n_0_sig_bytes_to_mbaa_ireg1_reg[6]\,
      O => \n_0_sig_adjusted_addr_incr_ireg2[7]_i_4\
    );
\sig_adjusted_addr_incr_ireg2[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[5]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => \n_0_sig_bytes_to_mbaa_ireg1_reg[5]\,
      O => \n_0_sig_adjusted_addr_incr_ireg2[7]_i_5\
    );
\sig_adjusted_addr_incr_ireg2[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07F7F808"
    )
    port map (
      I0 => \n_0_sig_bytes_to_mbaa_ireg1_reg[4]\,
      I1 => sig_first_xfer_im0,
      I2 => sig_btt_lt_b2mbaa_ireg1,
      I3 => \n_0_sig_btt_cntr_im0_reg[4]\,
      I4 => \n_0_sig_addr_cntr_lsh_im0_reg[4]\,
      O => \n_0_sig_adjusted_addr_incr_ireg2[7]_i_6\
    );
\sig_adjusted_addr_incr_ireg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(0),
      Q => \n_0_sig_adjusted_addr_incr_ireg2_reg[0]\,
      R => \^o1\
    );
\sig_adjusted_addr_incr_ireg2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(10),
      Q => \n_0_sig_adjusted_addr_incr_ireg2_reg[10]\,
      R => \^o1\
    );
\sig_adjusted_addr_incr_ireg2_reg[10]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_sig_adjusted_addr_incr_ireg2_reg[7]_i_1\,
      CO(3) => \n_0_sig_adjusted_addr_incr_ireg2_reg[10]_i_1\,
      CO(2) => \n_1_sig_adjusted_addr_incr_ireg2_reg[10]_i_1\,
      CO(1) => \n_2_sig_adjusted_addr_incr_ireg2_reg[10]_i_1\,
      CO(0) => \n_3_sig_adjusted_addr_incr_ireg2_reg[10]_i_1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_4_sig_adjusted_addr_incr_ireg2_reg[10]_i_1\,
      O(2 downto 0) => sig_adjusted_addr_incr_im1(10 downto 8),
      S(3) => \n_0_sig_adjusted_addr_incr_ireg2[10]_i_2\,
      S(2) => \n_0_sig_adjusted_addr_incr_ireg2[10]_i_3\,
      S(1) => \n_0_sig_adjusted_addr_incr_ireg2[10]_i_4\,
      S(0) => \n_0_sig_adjusted_addr_incr_ireg2[10]_i_5\
    );
\sig_adjusted_addr_incr_ireg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(1),
      Q => \n_0_sig_adjusted_addr_incr_ireg2_reg[1]\,
      R => \^o1\
    );
\sig_adjusted_addr_incr_ireg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(2),
      Q => \n_0_sig_adjusted_addr_incr_ireg2_reg[2]\,
      R => \^o1\
    );
\sig_adjusted_addr_incr_ireg2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(3),
      Q => \n_0_sig_adjusted_addr_incr_ireg2_reg[3]\,
      R => \^o1\
    );
\sig_adjusted_addr_incr_ireg2_reg[3]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_sig_adjusted_addr_incr_ireg2_reg[3]_i_1\,
      CO(2) => \n_1_sig_adjusted_addr_incr_ireg2_reg[3]_i_1\,
      CO(1) => \n_2_sig_adjusted_addr_incr_ireg2_reg[3]_i_1\,
      CO(0) => \n_3_sig_adjusted_addr_incr_ireg2_reg[3]_i_1\,
      CYINIT => '0',
      DI(3) => \n_0_sig_adjusted_addr_incr_ireg2[3]_i_2\,
      DI(2) => \n_0_sig_adjusted_addr_incr_ireg2[3]_i_3\,
      DI(1) => \n_0_sig_adjusted_addr_incr_ireg2[3]_i_4\,
      DI(0) => \n_0_sig_adjusted_addr_incr_ireg2[3]_i_5\,
      O(3 downto 0) => sig_adjusted_addr_incr_im1(3 downto 0),
      S(3) => \n_0_sig_adjusted_addr_incr_ireg2[3]_i_6\,
      S(2) => \n_0_sig_adjusted_addr_incr_ireg2[3]_i_7\,
      S(1) => \n_0_sig_adjusted_addr_incr_ireg2[3]_i_8\,
      S(0) => \n_0_sig_adjusted_addr_incr_ireg2[3]_i_9\
    );
\sig_adjusted_addr_incr_ireg2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(4),
      Q => \n_0_sig_adjusted_addr_incr_ireg2_reg[4]\,
      R => \^o1\
    );
\sig_adjusted_addr_incr_ireg2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(5),
      Q => \n_0_sig_adjusted_addr_incr_ireg2_reg[5]\,
      R => \^o1\
    );
\sig_adjusted_addr_incr_ireg2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(6),
      Q => \^q\(0),
      R => \^o1\
    );
\sig_adjusted_addr_incr_ireg2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(7),
      Q => \n_0_sig_adjusted_addr_incr_ireg2_reg[7]\,
      R => \^o1\
    );
\sig_adjusted_addr_incr_ireg2_reg[7]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_sig_adjusted_addr_incr_ireg2_reg[3]_i_1\,
      CO(3) => \n_0_sig_adjusted_addr_incr_ireg2_reg[7]_i_1\,
      CO(2) => \n_1_sig_adjusted_addr_incr_ireg2_reg[7]_i_1\,
      CO(1) => \n_2_sig_adjusted_addr_incr_ireg2_reg[7]_i_1\,
      CO(0) => \n_3_sig_adjusted_addr_incr_ireg2_reg[7]_i_1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => \n_0_sig_adjusted_addr_incr_ireg2[7]_i_2\,
      O(3 downto 0) => sig_adjusted_addr_incr_im1(7 downto 4),
      S(3) => \n_0_sig_adjusted_addr_incr_ireg2[7]_i_3\,
      S(2) => \n_0_sig_adjusted_addr_incr_ireg2[7]_i_4\,
      S(1) => \n_0_sig_adjusted_addr_incr_ireg2[7]_i_5\,
      S(0) => \n_0_sig_adjusted_addr_incr_ireg2[7]_i_6\
    );
\sig_adjusted_addr_incr_ireg2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(8),
      Q => \n_0_sig_adjusted_addr_incr_ireg2_reg[8]\,
      R => \^o1\
    );
\sig_adjusted_addr_incr_ireg2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(9),
      Q => \n_0_sig_adjusted_addr_incr_ireg2_reg[9]\,
      R => \^o1\
    );
sig_brst_cnt_eq_one_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => I5,
      Q => \^o7\,
      R => '0'
    );
sig_brst_cnt_eq_zero_ireg1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => \^o17\(1),
      I1 => \^o17\(2),
      I2 => \^o17\(0),
      O => sig_brst_cnt_eq_zero_im0
    );
sig_brst_cnt_eq_zero_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^e\(0),
      D => sig_brst_cnt_eq_zero_im0,
      Q => sig_brst_cnt_eq_zero_ireg1,
      R => \^o1\
    );
\sig_btt_cntr_im0[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
    port map (
      I0 => I17(0),
      I1 => \^o4\,
      I2 => \^o3\,
      I3 => I16,
      I4 => \^o9\,
      I5 => sig_btt_cntr_im00(0),
      O => \p_1_in__0\(0)
    );
\sig_btt_cntr_im0[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
    port map (
      I0 => I17(10),
      I1 => \^o4\,
      I2 => \^o3\,
      I3 => I16,
      I4 => \^o9\,
      I5 => sig_btt_cntr_im00(10),
      O => \p_1_in__0\(10)
    );
\sig_btt_cntr_im0[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
    port map (
      I0 => I17(11),
      I1 => \^o4\,
      I2 => \^o3\,
      I3 => I16,
      I4 => \^o9\,
      I5 => sig_btt_cntr_im00(11),
      O => \p_1_in__0\(11)
    );
\sig_btt_cntr_im0[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^o17\(0),
      I1 => sig_addr_cntr_incr_ireg2(11),
      O => \n_0_sig_btt_cntr_im0[11]_i_3\
    );
\sig_btt_cntr_im0[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[10]\,
      I1 => sig_addr_cntr_incr_ireg2(10),
      O => \n_0_sig_btt_cntr_im0[11]_i_4\
    );
\sig_btt_cntr_im0[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[9]\,
      I1 => sig_addr_cntr_incr_ireg2(9),
      O => \n_0_sig_btt_cntr_im0[11]_i_5\
    );
\sig_btt_cntr_im0[11]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[8]\,
      I1 => sig_addr_cntr_incr_ireg2(8),
      O => \n_0_sig_btt_cntr_im0[11]_i_6\
    );
\sig_btt_cntr_im0[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
    port map (
      I0 => I17(12),
      I1 => \^o4\,
      I2 => \^o3\,
      I3 => I16,
      I4 => \^o9\,
      I5 => sig_btt_cntr_im00(12),
      O => \p_1_in__0\(12)
    );
\sig_btt_cntr_im0[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAEFAAEFEF"
    )
    port map (
      I0 => \^o13\(0),
      I1 => I13,
      I2 => \^sig_mstr2data_cmd_valid\,
      I3 => I14(0),
      I4 => \^sig_mstr2addr_cmd_valid\,
      I5 => I1,
      O => \n_0_sig_btt_cntr_im0[13]_i_1\
    );
\sig_btt_cntr_im0[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
    port map (
      I0 => I17(13),
      I1 => \^o4\,
      I2 => \^o3\,
      I3 => I16,
      I4 => \^o9\,
      I5 => sig_btt_cntr_im00(13),
      O => \p_1_in__0\(13)
    );
\sig_btt_cntr_im0[13]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^o17\(2),
      I1 => sig_addr_cntr_incr_ireg2(13),
      O => \n_0_sig_btt_cntr_im0[13]_i_4\
    );
\sig_btt_cntr_im0[13]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^o17\(1),
      I1 => sig_addr_cntr_incr_ireg2(12),
      O => \n_0_sig_btt_cntr_im0[13]_i_5\
    );
\sig_btt_cntr_im0[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
    port map (
      I0 => I17(1),
      I1 => \^o4\,
      I2 => \^o3\,
      I3 => I16,
      I4 => \^o9\,
      I5 => sig_btt_cntr_im00(1),
      O => \p_1_in__0\(1)
    );
\sig_btt_cntr_im0[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
    port map (
      I0 => I17(2),
      I1 => \^o4\,
      I2 => \^o3\,
      I3 => I16,
      I4 => \^o9\,
      I5 => sig_btt_cntr_im00(2),
      O => \p_1_in__0\(2)
    );
\sig_btt_cntr_im0[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
    port map (
      I0 => I17(3),
      I1 => \^o4\,
      I2 => \^o3\,
      I3 => I16,
      I4 => \^o9\,
      I5 => sig_btt_cntr_im00(3),
      O => \p_1_in__0\(3)
    );
\sig_btt_cntr_im0[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[3]\,
      I1 => sig_addr_cntr_incr_ireg2(3),
      O => \n_0_sig_btt_cntr_im0[3]_i_3\
    );
\sig_btt_cntr_im0[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[2]\,
      I1 => sig_addr_cntr_incr_ireg2(2),
      O => \n_0_sig_btt_cntr_im0[3]_i_4\
    );
\sig_btt_cntr_im0[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[1]\,
      I1 => sig_addr_cntr_incr_ireg2(1),
      O => \n_0_sig_btt_cntr_im0[3]_i_5\
    );
\sig_btt_cntr_im0[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[0]\,
      I1 => sig_addr_cntr_incr_ireg2(0),
      O => \n_0_sig_btt_cntr_im0[3]_i_6\
    );
\sig_btt_cntr_im0[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
    port map (
      I0 => I17(4),
      I1 => \^o4\,
      I2 => \^o3\,
      I3 => I16,
      I4 => \^o9\,
      I5 => sig_btt_cntr_im00(4),
      O => \p_1_in__0\(4)
    );
\sig_btt_cntr_im0[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
    port map (
      I0 => I17(5),
      I1 => \^o4\,
      I2 => \^o3\,
      I3 => I16,
      I4 => \^o9\,
      I5 => sig_btt_cntr_im00(5),
      O => \p_1_in__0\(5)
    );
\sig_btt_cntr_im0[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
    port map (
      I0 => I17(6),
      I1 => \^o4\,
      I2 => \^o3\,
      I3 => I16,
      I4 => \^o9\,
      I5 => sig_btt_cntr_im00(6),
      O => \p_1_in__0\(6)
    );
\sig_btt_cntr_im0[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
    port map (
      I0 => I17(7),
      I1 => \^o4\,
      I2 => \^o3\,
      I3 => I16,
      I4 => \^o9\,
      I5 => sig_btt_cntr_im00(7),
      O => \p_1_in__0\(7)
    );
\sig_btt_cntr_im0[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[7]\,
      I1 => sig_addr_cntr_incr_ireg2(7),
      O => \n_0_sig_btt_cntr_im0[7]_i_3\
    );
\sig_btt_cntr_im0[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[6]\,
      I1 => sig_addr_cntr_incr_ireg2(6),
      O => \n_0_sig_btt_cntr_im0[7]_i_4\
    );
\sig_btt_cntr_im0[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[5]\,
      I1 => sig_addr_cntr_incr_ireg2(5),
      O => \n_0_sig_btt_cntr_im0[7]_i_5\
    );
\sig_btt_cntr_im0[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[4]\,
      I1 => sig_addr_cntr_incr_ireg2(4),
      O => \n_0_sig_btt_cntr_im0[7]_i_6\
    );
\sig_btt_cntr_im0[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
    port map (
      I0 => I17(8),
      I1 => \^o4\,
      I2 => \^o3\,
      I3 => I16,
      I4 => \^o9\,
      I5 => sig_btt_cntr_im00(8),
      O => \p_1_in__0\(8)
    );
\sig_btt_cntr_im0[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
    port map (
      I0 => I17(9),
      I1 => \^o4\,
      I2 => \^o3\,
      I3 => I16,
      I4 => \^o9\,
      I5 => sig_btt_cntr_im00(9),
      O => \p_1_in__0\(9)
    );
\sig_btt_cntr_im0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_btt_cntr_im0[13]_i_1\,
      D => \p_1_in__0\(0),
      Q => \n_0_sig_btt_cntr_im0_reg[0]\,
      R => \^o1\
    );
\sig_btt_cntr_im0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_btt_cntr_im0[13]_i_1\,
      D => \p_1_in__0\(10),
      Q => \n_0_sig_btt_cntr_im0_reg[10]\,
      R => \^o1\
    );
\sig_btt_cntr_im0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_btt_cntr_im0[13]_i_1\,
      D => \p_1_in__0\(11),
      Q => \^o17\(0),
      R => \^o1\
    );
\sig_btt_cntr_im0_reg[11]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_sig_btt_cntr_im0_reg[7]_i_2\,
      CO(3) => \n_0_sig_btt_cntr_im0_reg[11]_i_2\,
      CO(2) => \n_1_sig_btt_cntr_im0_reg[11]_i_2\,
      CO(1) => \n_2_sig_btt_cntr_im0_reg[11]_i_2\,
      CO(0) => \n_3_sig_btt_cntr_im0_reg[11]_i_2\,
      CYINIT => '0',
      DI(3) => \^o17\(0),
      DI(2) => \n_0_sig_btt_cntr_im0_reg[10]\,
      DI(1) => \n_0_sig_btt_cntr_im0_reg[9]\,
      DI(0) => \n_0_sig_btt_cntr_im0_reg[8]\,
      O(3 downto 0) => sig_btt_cntr_im00(11 downto 8),
      S(3) => \n_0_sig_btt_cntr_im0[11]_i_3\,
      S(2) => \n_0_sig_btt_cntr_im0[11]_i_4\,
      S(1) => \n_0_sig_btt_cntr_im0[11]_i_5\,
      S(0) => \n_0_sig_btt_cntr_im0[11]_i_6\
    );
\sig_btt_cntr_im0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_btt_cntr_im0[13]_i_1\,
      D => \p_1_in__0\(12),
      Q => \^o17\(1),
      R => \^o1\
    );
\sig_btt_cntr_im0_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_btt_cntr_im0[13]_i_1\,
      D => \p_1_in__0\(13),
      Q => \^o17\(2),
      R => \^o1\
    );
\sig_btt_cntr_im0_reg[13]_i_3\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_sig_btt_cntr_im0_reg[11]_i_2\,
      CO(3 downto 1) => \NLW_sig_btt_cntr_im0_reg[13]_i_3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \n_3_sig_btt_cntr_im0_reg[13]_i_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => \^o17\(1),
      O(3 downto 2) => \NLW_sig_btt_cntr_im0_reg[13]_i_3_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => sig_btt_cntr_im00(13 downto 12),
      S(3) => '0',
      S(2) => '0',
      S(1) => \n_0_sig_btt_cntr_im0[13]_i_4\,
      S(0) => \n_0_sig_btt_cntr_im0[13]_i_5\
    );
\sig_btt_cntr_im0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_btt_cntr_im0[13]_i_1\,
      D => \p_1_in__0\(1),
      Q => \n_0_sig_btt_cntr_im0_reg[1]\,
      R => \^o1\
    );
\sig_btt_cntr_im0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_btt_cntr_im0[13]_i_1\,
      D => \p_1_in__0\(2),
      Q => \n_0_sig_btt_cntr_im0_reg[2]\,
      R => \^o1\
    );
\sig_btt_cntr_im0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_btt_cntr_im0[13]_i_1\,
      D => \p_1_in__0\(3),
      Q => \n_0_sig_btt_cntr_im0_reg[3]\,
      R => \^o1\
    );
\sig_btt_cntr_im0_reg[3]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_sig_btt_cntr_im0_reg[3]_i_2\,
      CO(2) => \n_1_sig_btt_cntr_im0_reg[3]_i_2\,
      CO(1) => \n_2_sig_btt_cntr_im0_reg[3]_i_2\,
      CO(0) => \n_3_sig_btt_cntr_im0_reg[3]_i_2\,
      CYINIT => '1',
      DI(3) => \n_0_sig_btt_cntr_im0_reg[3]\,
      DI(2) => \n_0_sig_btt_cntr_im0_reg[2]\,
      DI(1) => \n_0_sig_btt_cntr_im0_reg[1]\,
      DI(0) => \n_0_sig_btt_cntr_im0_reg[0]\,
      O(3 downto 0) => sig_btt_cntr_im00(3 downto 0),
      S(3) => \n_0_sig_btt_cntr_im0[3]_i_3\,
      S(2) => \n_0_sig_btt_cntr_im0[3]_i_4\,
      S(1) => \n_0_sig_btt_cntr_im0[3]_i_5\,
      S(0) => \n_0_sig_btt_cntr_im0[3]_i_6\
    );
\sig_btt_cntr_im0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_btt_cntr_im0[13]_i_1\,
      D => \p_1_in__0\(4),
      Q => \n_0_sig_btt_cntr_im0_reg[4]\,
      R => \^o1\
    );
\sig_btt_cntr_im0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_btt_cntr_im0[13]_i_1\,
      D => \p_1_in__0\(5),
      Q => \n_0_sig_btt_cntr_im0_reg[5]\,
      R => \^o1\
    );
\sig_btt_cntr_im0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_btt_cntr_im0[13]_i_1\,
      D => \p_1_in__0\(6),
      Q => \n_0_sig_btt_cntr_im0_reg[6]\,
      R => \^o1\
    );
\sig_btt_cntr_im0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_btt_cntr_im0[13]_i_1\,
      D => \p_1_in__0\(7),
      Q => \n_0_sig_btt_cntr_im0_reg[7]\,
      R => \^o1\
    );
\sig_btt_cntr_im0_reg[7]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_sig_btt_cntr_im0_reg[3]_i_2\,
      CO(3) => \n_0_sig_btt_cntr_im0_reg[7]_i_2\,
      CO(2) => \n_1_sig_btt_cntr_im0_reg[7]_i_2\,
      CO(1) => \n_2_sig_btt_cntr_im0_reg[7]_i_2\,
      CO(0) => \n_3_sig_btt_cntr_im0_reg[7]_i_2\,
      CYINIT => '0',
      DI(3) => \n_0_sig_btt_cntr_im0_reg[7]\,
      DI(2) => \n_0_sig_btt_cntr_im0_reg[6]\,
      DI(1) => \n_0_sig_btt_cntr_im0_reg[5]\,
      DI(0) => \n_0_sig_btt_cntr_im0_reg[4]\,
      O(3 downto 0) => sig_btt_cntr_im00(7 downto 4),
      S(3) => \n_0_sig_btt_cntr_im0[7]_i_3\,
      S(2) => \n_0_sig_btt_cntr_im0[7]_i_4\,
      S(1) => \n_0_sig_btt_cntr_im0[7]_i_5\,
      S(0) => \n_0_sig_btt_cntr_im0[7]_i_6\
    );
\sig_btt_cntr_im0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_btt_cntr_im0[13]_i_1\,
      D => \p_1_in__0\(8),
      Q => \n_0_sig_btt_cntr_im0_reg[8]\,
      R => \^o1\
    );
\sig_btt_cntr_im0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_btt_cntr_im0[13]_i_1\,
      D => \p_1_in__0\(9),
      Q => \n_0_sig_btt_cntr_im0_reg[9]\,
      R => \^o1\
    );
sig_btt_eq_b2mbaa_ireg1_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => sig_btt_eq_b2mbaa_im01,
      I1 => \^o17\(0),
      I2 => \^o17\(2),
      I3 => \^o17\(1),
      O => sig_btt_eq_b2mbaa_im0
    );
sig_btt_eq_b2mbaa_ireg1_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[3]\,
      I1 => \n_0_sig_addr_cntr_lsh_im0_reg[2]\,
      I2 => \n_0_sig_addr_cntr_lsh_im0_reg[0]\,
      I3 => \n_0_sig_addr_cntr_lsh_im0_reg[1]\,
      O => n_0_sig_btt_eq_b2mbaa_ireg1_i_10
    );
sig_btt_eq_b2mbaa_ireg1_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000B4"
    )
    port map (
      I0 => \n_0_sig_bytes_to_mbaa_ireg1[10]_i_2\,
      I1 => \n_0_sig_addr_cntr_lsh_im0_reg[10]\,
      I2 => \n_0_sig_btt_cntr_im0_reg[10]\,
      I3 => \^d\(0),
      I4 => n_0_sig_btt_lt_b2mbaa_ireg1_i_17,
      O => n_0_sig_btt_eq_b2mbaa_ireg1_i_3
    );
sig_btt_eq_b2mbaa_ireg1_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28282882"
    )
    port map (
      I0 => n_0_sig_btt_eq_b2mbaa_ireg1_i_7,
      I1 => \n_0_sig_addr_cntr_lsh_im0_reg[8]\,
      I2 => \n_0_sig_btt_cntr_im0_reg[8]\,
      I3 => n_0_sig_btt_lt_b2mbaa_ireg1_i_18,
      I4 => \n_0_sig_addr_cntr_lsh_im0_reg[7]\,
      O => n_0_sig_btt_eq_b2mbaa_ireg1_i_4
    );
sig_btt_eq_b2mbaa_ireg1_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001111011100001"
    )
    port map (
      I0 => n_0_sig_btt_eq_b2mbaa_ireg1_i_8,
      I1 => n_0_sig_btt_eq_b2mbaa_ireg1_i_9,
      I2 => n_0_sig_btt_eq_b2mbaa_ireg1_i_10,
      I3 => \n_0_sig_addr_cntr_lsh_im0_reg[4]\,
      I4 => \n_0_sig_addr_cntr_lsh_im0_reg[5]\,
      I5 => \n_0_sig_btt_cntr_im0_reg[5]\,
      O => n_0_sig_btt_eq_b2mbaa_ireg1_i_5
    );
sig_btt_eq_b2mbaa_ireg1_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0220088004401001"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[0]\,
      I1 => \n_0_sig_btt_cntr_im0_reg[1]\,
      I2 => \n_0_sig_addr_cntr_lsh_im0_reg[2]\,
      I3 => \n_0_sig_btt_cntr_im0_reg[2]\,
      I4 => \n_0_sig_addr_cntr_lsh_im0_reg[1]\,
      I5 => \n_0_sig_addr_cntr_lsh_im0_reg[0]\,
      O => n_0_sig_btt_eq_b2mbaa_ireg1_i_6
    );
sig_btt_eq_b2mbaa_ireg1_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2828282828282882"
    )
    port map (
      I0 => n_0_sig_btt_lt_b2mbaa_ireg1_i_20,
      I1 => \n_0_sig_addr_cntr_lsh_im0_reg[6]\,
      I2 => \n_0_sig_btt_cntr_im0_reg[6]\,
      I3 => n_0_sig_btt_lt_b2mbaa_ireg1_i_21,
      I4 => \n_0_sig_addr_cntr_lsh_im0_reg[0]\,
      I5 => \n_0_sig_addr_cntr_lsh_im0_reg[1]\,
      O => n_0_sig_btt_eq_b2mbaa_ireg1_i_7
    );
sig_btt_eq_b2mbaa_ireg1_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE0101FE"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[2]\,
      I1 => \n_0_sig_addr_cntr_lsh_im0_reg[0]\,
      I2 => \n_0_sig_addr_cntr_lsh_im0_reg[1]\,
      I3 => \n_0_sig_btt_cntr_im0_reg[3]\,
      I4 => \n_0_sig_addr_cntr_lsh_im0_reg[3]\,
      O => n_0_sig_btt_eq_b2mbaa_ireg1_i_8
    );
sig_btt_eq_b2mbaa_ireg1_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE00010001FFFE"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[2]\,
      I1 => \n_0_sig_addr_cntr_lsh_im0_reg[3]\,
      I2 => \n_0_sig_addr_cntr_lsh_im0_reg[1]\,
      I3 => \n_0_sig_addr_cntr_lsh_im0_reg[0]\,
      I4 => \n_0_sig_btt_cntr_im0_reg[4]\,
      I5 => \n_0_sig_addr_cntr_lsh_im0_reg[4]\,
      O => n_0_sig_btt_eq_b2mbaa_ireg1_i_9
    );
sig_btt_eq_b2mbaa_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^e\(0),
      D => sig_btt_eq_b2mbaa_im0,
      Q => sig_btt_eq_b2mbaa_ireg1,
      R => \^o1\
    );
sig_btt_eq_b2mbaa_ireg1_reg_i_2: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => sig_btt_eq_b2mbaa_im01,
      CO(2) => n_1_sig_btt_eq_b2mbaa_ireg1_reg_i_2,
      CO(1) => n_2_sig_btt_eq_b2mbaa_ireg1_reg_i_2,
      CO(0) => n_3_sig_btt_eq_b2mbaa_ireg1_reg_i_2,
      CYINIT => '1',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => NLW_sig_btt_eq_b2mbaa_ireg1_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => n_0_sig_btt_eq_b2mbaa_ireg1_i_3,
      S(2) => n_0_sig_btt_eq_b2mbaa_ireg1_i_4,
      S(1) => n_0_sig_btt_eq_b2mbaa_ireg1_i_5,
      S(0) => n_0_sig_btt_eq_b2mbaa_ireg1_i_6
    );
sig_btt_lt_b2mbaa_ireg1_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => sig_btt_lt_b2mbaa_im01,
      I1 => \^o17\(0),
      I2 => \^o17\(2),
      I3 => \^o17\(1),
      O => sig_btt_lt_b2mbaa_im0
    );
sig_btt_lt_b2mbaa_ireg1_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0317031703171730"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[2]\,
      I1 => \n_0_sig_btt_cntr_im0_reg[3]\,
      I2 => \n_0_sig_addr_cntr_lsh_im0_reg[3]\,
      I3 => \n_0_sig_addr_cntr_lsh_im0_reg[2]\,
      I4 => \n_0_sig_addr_cntr_lsh_im0_reg[1]\,
      I5 => \n_0_sig_addr_cntr_lsh_im0_reg[0]\,
      O => n_0_sig_btt_lt_b2mbaa_ireg1_i_10
    );
sig_btt_lt_b2mbaa_ireg1_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1474"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[1]\,
      I1 => \n_0_sig_addr_cntr_lsh_im0_reg[1]\,
      I2 => \n_0_sig_addr_cntr_lsh_im0_reg[0]\,
      I3 => \n_0_sig_btt_cntr_im0_reg[0]\,
      O => n_0_sig_btt_lt_b2mbaa_ireg1_i_11
    );
sig_btt_lt_b2mbaa_ireg1_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2828282828282882"
    )
    port map (
      I0 => n_0_sig_btt_lt_b2mbaa_ireg1_i_20,
      I1 => \n_0_sig_addr_cntr_lsh_im0_reg[6]\,
      I2 => \n_0_sig_btt_cntr_im0_reg[6]\,
      I3 => n_0_sig_btt_lt_b2mbaa_ireg1_i_21,
      I4 => \n_0_sig_addr_cntr_lsh_im0_reg[0]\,
      I5 => \n_0_sig_addr_cntr_lsh_im0_reg[1]\,
      O => n_0_sig_btt_lt_b2mbaa_ireg1_i_12
    );
sig_btt_lt_b2mbaa_ireg1_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0660066006606009"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[5]\,
      I1 => \n_0_sig_btt_cntr_im0_reg[5]\,
      I2 => \n_0_sig_addr_cntr_lsh_im0_reg[4]\,
      I3 => \n_0_sig_btt_cntr_im0_reg[4]\,
      I4 => \n_0_sig_bytes_to_mbaa_ireg1[9]_i_2\,
      I5 => n_0_sig_btt_lt_b2mbaa_ireg1_i_22,
      O => n_0_sig_btt_lt_b2mbaa_ireg1_i_13
    );
sig_btt_lt_b2mbaa_ireg1_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0660066006606009"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[3]\,
      I1 => \n_0_sig_btt_cntr_im0_reg[3]\,
      I2 => \n_0_sig_addr_cntr_lsh_im0_reg[2]\,
      I3 => \n_0_sig_btt_cntr_im0_reg[2]\,
      I4 => \n_0_sig_addr_cntr_lsh_im0_reg[1]\,
      I5 => \n_0_sig_addr_cntr_lsh_im0_reg[0]\,
      O => n_0_sig_btt_lt_b2mbaa_ireg1_i_14
    );
sig_btt_lt_b2mbaa_ireg1_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6009"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[1]\,
      I1 => \n_0_sig_btt_cntr_im0_reg[1]\,
      I2 => \n_0_sig_addr_cntr_lsh_im0_reg[0]\,
      I3 => \n_0_sig_btt_cntr_im0_reg[0]\,
      O => n_0_sig_btt_lt_b2mbaa_ireg1_i_15
    );
sig_btt_lt_b2mbaa_ireg1_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[7]\,
      I1 => \n_0_sig_addr_cntr_lsh_im0_reg[8]\,
      I2 => \n_0_sig_addr_cntr_lsh_im0_reg[0]\,
      I3 => \n_0_sig_addr_cntr_lsh_im0_reg[1]\,
      I4 => \n_0_sig_addr_cntr_lsh_im0_reg[6]\,
      I5 => \n_0_sig_bytes_to_mbaa_ireg1[11]_i_2\,
      O => n_0_sig_btt_lt_b2mbaa_ireg1_i_16
    );
sig_btt_lt_b2mbaa_ireg1_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999999999999996"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[9]\,
      I1 => \n_0_sig_addr_cntr_lsh_im0_reg[9]\,
      I2 => \n_0_sig_bytes_to_mbaa_ireg1[11]_i_2\,
      I3 => n_0_sig_btt_lt_b2mbaa_ireg1_i_19,
      I4 => \n_0_sig_addr_cntr_lsh_im0_reg[8]\,
      I5 => \n_0_sig_addr_cntr_lsh_im0_reg[7]\,
      O => n_0_sig_btt_lt_b2mbaa_ireg1_i_17
    );
sig_btt_lt_b2mbaa_ireg1_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[6]\,
      I1 => \n_0_sig_addr_cntr_lsh_im0_reg[1]\,
      I2 => \n_0_sig_addr_cntr_lsh_im0_reg[0]\,
      I3 => \n_0_sig_bytes_to_mbaa_ireg1[11]_i_2\,
      O => n_0_sig_btt_lt_b2mbaa_ireg1_i_18
    );
sig_btt_lt_b2mbaa_ireg1_i_19: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[0]\,
      I1 => \n_0_sig_addr_cntr_lsh_im0_reg[1]\,
      I2 => \n_0_sig_addr_cntr_lsh_im0_reg[6]\,
      O => n_0_sig_btt_lt_b2mbaa_ireg1_i_19
    );
sig_btt_lt_b2mbaa_ireg1_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555556AAAAAAA9"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[7]\,
      I1 => \n_0_sig_bytes_to_mbaa_ireg1[11]_i_2\,
      I2 => \n_0_sig_addr_cntr_lsh_im0_reg[6]\,
      I3 => \n_0_sig_addr_cntr_lsh_im0_reg[1]\,
      I4 => \n_0_sig_addr_cntr_lsh_im0_reg[0]\,
      I5 => \n_0_sig_addr_cntr_lsh_im0_reg[7]\,
      O => n_0_sig_btt_lt_b2mbaa_ireg1_i_20
    );
sig_btt_lt_b2mbaa_ireg1_i_21: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[3]\,
      I1 => \n_0_sig_addr_cntr_lsh_im0_reg[2]\,
      I2 => \n_0_sig_addr_cntr_lsh_im0_reg[5]\,
      I3 => \n_0_sig_addr_cntr_lsh_im0_reg[4]\,
      O => n_0_sig_btt_lt_b2mbaa_ireg1_i_21
    );
sig_btt_lt_b2mbaa_ireg1_i_22: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[2]\,
      I1 => \n_0_sig_addr_cntr_lsh_im0_reg[3]\,
      O => n_0_sig_btt_lt_b2mbaa_ireg1_i_22
    );
sig_btt_lt_b2mbaa_ireg1_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DCDD"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[10]\,
      I1 => \^d\(0),
      I2 => \n_0_sig_bytes_to_mbaa_ireg1[10]_i_2\,
      I3 => \n_0_sig_addr_cntr_lsh_im0_reg[10]\,
      O => n_0_sig_btt_lt_b2mbaa_ireg1_i_4
    );
sig_btt_lt_b2mbaa_ireg1_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0051005155F70051"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[9]\,
      I1 => \n_0_sig_addr_cntr_lsh_im0_reg[9]\,
      I2 => n_0_sig_btt_lt_b2mbaa_ireg1_i_16,
      I3 => \n_0_sig_bytes_to_mbaa_ireg1[10]_i_2\,
      I4 => \n_0_sig_bytes_to_mbaa_ireg1[8]_i_1\,
      I5 => \n_0_sig_btt_cntr_im0_reg[8]\,
      O => n_0_sig_btt_lt_b2mbaa_ireg1_i_5
    );
sig_btt_lt_b2mbaa_ireg1_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A6"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[10]\,
      I1 => \n_0_sig_addr_cntr_lsh_im0_reg[10]\,
      I2 => \n_0_sig_bytes_to_mbaa_ireg1[10]_i_2\,
      I3 => \^d\(0),
      O => n_0_sig_btt_lt_b2mbaa_ireg1_i_6
    );
sig_btt_lt_b2mbaa_ireg1_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"14141441"
    )
    port map (
      I0 => n_0_sig_btt_lt_b2mbaa_ireg1_i_17,
      I1 => \n_0_sig_addr_cntr_lsh_im0_reg[8]\,
      I2 => \n_0_sig_btt_cntr_im0_reg[8]\,
      I3 => n_0_sig_btt_lt_b2mbaa_ireg1_i_18,
      I4 => \n_0_sig_addr_cntr_lsh_im0_reg[7]\,
      O => n_0_sig_btt_lt_b2mbaa_ireg1_i_7
    );
sig_btt_lt_b2mbaa_ireg1_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0154015457FD0154"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[7]\,
      I1 => \n_0_sig_bytes_to_mbaa_ireg1[11]_i_2\,
      I2 => n_0_sig_btt_lt_b2mbaa_ireg1_i_19,
      I3 => \n_0_sig_addr_cntr_lsh_im0_reg[7]\,
      I4 => \n_0_sig_bytes_to_mbaa_ireg1[6]_i_1\,
      I5 => \n_0_sig_btt_cntr_im0_reg[6]\,
      O => n_0_sig_btt_lt_b2mbaa_ireg1_i_8
    );
sig_btt_lt_b2mbaa_ireg1_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"03171730"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[4]\,
      I1 => \n_0_sig_btt_cntr_im0_reg[5]\,
      I2 => \n_0_sig_addr_cntr_lsh_im0_reg[5]\,
      I3 => \n_0_sig_addr_cntr_lsh_im0_reg[4]\,
      I4 => n_0_sig_btt_eq_b2mbaa_ireg1_i_10,
      O => n_0_sig_btt_lt_b2mbaa_ireg1_i_9
    );
sig_btt_lt_b2mbaa_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^e\(0),
      D => sig_btt_lt_b2mbaa_im0,
      Q => sig_btt_lt_b2mbaa_ireg1,
      R => \^o1\
    );
sig_btt_lt_b2mbaa_ireg1_reg_i_2: unisim.vcomponents.CARRY4
    port map (
      CI => n_0_sig_btt_lt_b2mbaa_ireg1_reg_i_3,
      CO(3 downto 2) => NLW_sig_btt_lt_b2mbaa_ireg1_reg_i_2_CO_UNCONNECTED(3 downto 2),
      CO(1) => sig_btt_lt_b2mbaa_im01,
      CO(0) => n_3_sig_btt_lt_b2mbaa_ireg1_reg_i_2,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => n_0_sig_btt_lt_b2mbaa_ireg1_i_4,
      DI(0) => n_0_sig_btt_lt_b2mbaa_ireg1_i_5,
      O(3 downto 0) => NLW_sig_btt_lt_b2mbaa_ireg1_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => '0',
      S(1) => n_0_sig_btt_lt_b2mbaa_ireg1_i_6,
      S(0) => n_0_sig_btt_lt_b2mbaa_ireg1_i_7
    );
sig_btt_lt_b2mbaa_ireg1_reg_i_3: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => n_0_sig_btt_lt_b2mbaa_ireg1_reg_i_3,
      CO(2) => n_1_sig_btt_lt_b2mbaa_ireg1_reg_i_3,
      CO(1) => n_2_sig_btt_lt_b2mbaa_ireg1_reg_i_3,
      CO(0) => n_3_sig_btt_lt_b2mbaa_ireg1_reg_i_3,
      CYINIT => '0',
      DI(3) => n_0_sig_btt_lt_b2mbaa_ireg1_i_8,
      DI(2) => n_0_sig_btt_lt_b2mbaa_ireg1_i_9,
      DI(1) => n_0_sig_btt_lt_b2mbaa_ireg1_i_10,
      DI(0) => n_0_sig_btt_lt_b2mbaa_ireg1_i_11,
      O(3 downto 0) => NLW_sig_btt_lt_b2mbaa_ireg1_reg_i_3_O_UNCONNECTED(3 downto 0),
      S(3) => n_0_sig_btt_lt_b2mbaa_ireg1_i_12,
      S(2) => n_0_sig_btt_lt_b2mbaa_ireg1_i_13,
      S(1) => n_0_sig_btt_lt_b2mbaa_ireg1_i_14,
      S(0) => n_0_sig_btt_lt_b2mbaa_ireg1_i_15
    );
\sig_bytes_to_mbaa_ireg1[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
    port map (
      I0 => \^d\(0),
      I1 => \n_0_sig_bytes_to_mbaa_ireg1[10]_i_2\,
      I2 => \n_0_sig_addr_cntr_lsh_im0_reg[10]\,
      O => \n_0_sig_bytes_to_mbaa_ireg1[10]_i_1\
    );
\sig_bytes_to_mbaa_ireg1[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[8]\,
      I1 => \n_0_sig_addr_cntr_lsh_im0_reg[7]\,
      I2 => \n_0_sig_addr_cntr_lsh_im0_reg[9]\,
      I3 => \n_0_sig_bytes_to_mbaa_ireg1[11]_i_2\,
      I4 => \n_0_sig_addr_cntr_lsh_im0_reg[6]\,
      I5 => \n_0_sig_bytes_to_mbaa_ireg1[9]_i_2\,
      O => \n_0_sig_bytes_to_mbaa_ireg1[10]_i_2\
    );
\sig_bytes_to_mbaa_ireg1[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[0]\,
      I1 => \n_0_sig_addr_cntr_lsh_im0_reg[1]\,
      I2 => \n_0_sig_addr_cntr_lsh_im0_reg[6]\,
      I3 => \n_0_sig_addr_cntr_lsh_im0_reg[10]\,
      I4 => \n_0_sig_bytes_to_mbaa_ireg1[11]_i_2\,
      I5 => \n_0_sig_bytes_to_mbaa_ireg1[11]_i_3\,
      O => \^d\(0)
    );
\sig_bytes_to_mbaa_ireg1[11]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[5]\,
      I1 => \n_0_sig_addr_cntr_lsh_im0_reg[4]\,
      I2 => \n_0_sig_addr_cntr_lsh_im0_reg[3]\,
      I3 => \n_0_sig_addr_cntr_lsh_im0_reg[2]\,
      O => \n_0_sig_bytes_to_mbaa_ireg1[11]_i_2\
    );
\sig_bytes_to_mbaa_ireg1[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[8]\,
      I1 => \n_0_sig_addr_cntr_lsh_im0_reg[7]\,
      I2 => \n_0_sig_addr_cntr_lsh_im0_reg[9]\,
      O => \n_0_sig_bytes_to_mbaa_ireg1[11]_i_3\
    );
\sig_bytes_to_mbaa_ireg1[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[0]\,
      I1 => \n_0_sig_addr_cntr_lsh_im0_reg[1]\,
      O => \n_0_sig_bytes_to_mbaa_ireg1[1]_i_1\
    );
\sig_bytes_to_mbaa_ireg1[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[2]\,
      I1 => \n_0_sig_addr_cntr_lsh_im0_reg[1]\,
      I2 => \n_0_sig_addr_cntr_lsh_im0_reg[0]\,
      O => \n_0_sig_bytes_to_mbaa_ireg1[2]_i_1\
    );
\sig_bytes_to_mbaa_ireg1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5556"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[3]\,
      I1 => \n_0_sig_addr_cntr_lsh_im0_reg[0]\,
      I2 => \n_0_sig_addr_cntr_lsh_im0_reg[1]\,
      I3 => \n_0_sig_addr_cntr_lsh_im0_reg[2]\,
      O => \n_0_sig_bytes_to_mbaa_ireg1[3]_i_1\
    );
\sig_bytes_to_mbaa_ireg1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555556"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[4]\,
      I1 => \n_0_sig_addr_cntr_lsh_im0_reg[1]\,
      I2 => \n_0_sig_addr_cntr_lsh_im0_reg[0]\,
      I3 => \n_0_sig_addr_cntr_lsh_im0_reg[2]\,
      I4 => \n_0_sig_addr_cntr_lsh_im0_reg[3]\,
      O => \n_0_sig_bytes_to_mbaa_ireg1[4]_i_1\
    );
\sig_bytes_to_mbaa_ireg1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555556"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[5]\,
      I1 => \n_0_sig_addr_cntr_lsh_im0_reg[3]\,
      I2 => \n_0_sig_addr_cntr_lsh_im0_reg[2]\,
      I3 => \n_0_sig_addr_cntr_lsh_im0_reg[0]\,
      I4 => \n_0_sig_addr_cntr_lsh_im0_reg[1]\,
      I5 => \n_0_sig_addr_cntr_lsh_im0_reg[4]\,
      O => \n_0_sig_bytes_to_mbaa_ireg1[5]_i_1\
    );
\sig_bytes_to_mbaa_ireg1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555556"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[6]\,
      I1 => \n_0_sig_addr_cntr_lsh_im0_reg[3]\,
      I2 => \n_0_sig_addr_cntr_lsh_im0_reg[2]\,
      I3 => \n_0_sig_addr_cntr_lsh_im0_reg[5]\,
      I4 => \n_0_sig_addr_cntr_lsh_im0_reg[4]\,
      I5 => \n_0_sig_bytes_to_mbaa_ireg1[9]_i_2\,
      O => \n_0_sig_bytes_to_mbaa_ireg1[6]_i_1\
    );
\sig_bytes_to_mbaa_ireg1[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555556"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[7]\,
      I1 => \n_0_sig_bytes_to_mbaa_ireg1[11]_i_2\,
      I2 => \n_0_sig_addr_cntr_lsh_im0_reg[0]\,
      I3 => \n_0_sig_addr_cntr_lsh_im0_reg[1]\,
      I4 => \n_0_sig_addr_cntr_lsh_im0_reg[6]\,
      O => \n_0_sig_bytes_to_mbaa_ireg1[7]_i_1\
    );
\sig_bytes_to_mbaa_ireg1[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555556"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[8]\,
      I1 => \n_0_sig_addr_cntr_lsh_im0_reg[6]\,
      I2 => \n_0_sig_addr_cntr_lsh_im0_reg[1]\,
      I3 => \n_0_sig_addr_cntr_lsh_im0_reg[0]\,
      I4 => \n_0_sig_bytes_to_mbaa_ireg1[11]_i_2\,
      I5 => \n_0_sig_addr_cntr_lsh_im0_reg[7]\,
      O => \n_0_sig_bytes_to_mbaa_ireg1[8]_i_1\
    );
\sig_bytes_to_mbaa_ireg1[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[7]\,
      I1 => \n_0_sig_addr_cntr_lsh_im0_reg[8]\,
      I2 => \n_0_sig_bytes_to_mbaa_ireg1[9]_i_2\,
      I3 => \n_0_sig_addr_cntr_lsh_im0_reg[6]\,
      I4 => \n_0_sig_bytes_to_mbaa_ireg1[11]_i_2\,
      I5 => \n_0_sig_addr_cntr_lsh_im0_reg[9]\,
      O => \n_0_sig_bytes_to_mbaa_ireg1[9]_i_1\
    );
\sig_bytes_to_mbaa_ireg1[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[1]\,
      I1 => \n_0_sig_addr_cntr_lsh_im0_reg[0]\,
      O => \n_0_sig_bytes_to_mbaa_ireg1[9]_i_2\
    );
\sig_bytes_to_mbaa_ireg1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^e\(0),
      D => \n_0_sig_addr_cntr_lsh_im0_reg[0]\,
      Q => \n_0_sig_bytes_to_mbaa_ireg1_reg[0]\,
      R => \^o1\
    );
\sig_bytes_to_mbaa_ireg1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^e\(0),
      D => \n_0_sig_bytes_to_mbaa_ireg1[10]_i_1\,
      Q => \n_0_sig_bytes_to_mbaa_ireg1_reg[10]\,
      R => \^o1\
    );
\sig_bytes_to_mbaa_ireg1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^e\(0),
      D => \^d\(0),
      Q => \n_0_sig_bytes_to_mbaa_ireg1_reg[11]\,
      R => \^o1\
    );
\sig_bytes_to_mbaa_ireg1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^e\(0),
      D => \n_0_sig_bytes_to_mbaa_ireg1[1]_i_1\,
      Q => \n_0_sig_bytes_to_mbaa_ireg1_reg[1]\,
      R => \^o1\
    );
\sig_bytes_to_mbaa_ireg1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^e\(0),
      D => \n_0_sig_bytes_to_mbaa_ireg1[2]_i_1\,
      Q => \n_0_sig_bytes_to_mbaa_ireg1_reg[2]\,
      R => \^o1\
    );
\sig_bytes_to_mbaa_ireg1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^e\(0),
      D => \n_0_sig_bytes_to_mbaa_ireg1[3]_i_1\,
      Q => \n_0_sig_bytes_to_mbaa_ireg1_reg[3]\,
      R => \^o1\
    );
\sig_bytes_to_mbaa_ireg1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^e\(0),
      D => \n_0_sig_bytes_to_mbaa_ireg1[4]_i_1\,
      Q => \n_0_sig_bytes_to_mbaa_ireg1_reg[4]\,
      R => \^o1\
    );
\sig_bytes_to_mbaa_ireg1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^e\(0),
      D => \n_0_sig_bytes_to_mbaa_ireg1[5]_i_1\,
      Q => \n_0_sig_bytes_to_mbaa_ireg1_reg[5]\,
      R => \^o1\
    );
\sig_bytes_to_mbaa_ireg1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^e\(0),
      D => \n_0_sig_bytes_to_mbaa_ireg1[6]_i_1\,
      Q => \n_0_sig_bytes_to_mbaa_ireg1_reg[6]\,
      R => \^o1\
    );
\sig_bytes_to_mbaa_ireg1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^e\(0),
      D => \n_0_sig_bytes_to_mbaa_ireg1[7]_i_1\,
      Q => \n_0_sig_bytes_to_mbaa_ireg1_reg[7]\,
      R => \^o1\
    );
\sig_bytes_to_mbaa_ireg1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^e\(0),
      D => \n_0_sig_bytes_to_mbaa_ireg1[8]_i_1\,
      Q => \n_0_sig_bytes_to_mbaa_ireg1_reg[8]\,
      R => \^o1\
    );
\sig_bytes_to_mbaa_ireg1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^e\(0),
      D => \n_0_sig_bytes_to_mbaa_ireg1[9]_i_1\,
      Q => \n_0_sig_bytes_to_mbaa_ireg1_reg[9]\,
      R => \^o1\
    );
sig_calc_error_pushed_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => I3,
      Q => \^o5\,
      R => \^o1\
    );
sig_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => I2,
      Q => \^o4\,
      R => '0'
    );
sig_cmd2addr_valid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000AABA"
    )
    port map (
      I0 => \^sig_mstr2addr_cmd_valid\,
      I1 => sig_pcc_sm_state(0),
      I2 => sig_pcc_sm_state(2),
      I3 => sig_pcc_sm_state(1),
      I4 => I14(0),
      I5 => \^o1\,
      O => n_0_sig_cmd2addr_valid_i_1
    );
sig_cmd2addr_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => n_0_sig_cmd2addr_valid_i_1,
      Q => \^sig_mstr2addr_cmd_valid\,
      R => '0'
    );
sig_cmd2data_valid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000AABA"
    )
    port map (
      I0 => \^sig_mstr2data_cmd_valid\,
      I1 => sig_pcc_sm_state(0),
      I2 => sig_pcc_sm_state(2),
      I3 => sig_pcc_sm_state(1),
      I4 => I13,
      I5 => \^o1\,
      O => n_0_sig_cmd2data_valid_i_1
    );
sig_cmd2data_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => n_0_sig_cmd2data_valid_i_1,
      Q => \^sig_mstr2data_cmd_valid\,
      R => '0'
    );
sig_cmd2dre_valid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F808F8F8"
    )
    port map (
      I0 => sig_sm_ld_xfer_reg_ns,
      I1 => sig_first_xfer_im0,
      I2 => \^sig_mstr2sf_cmd_valid\,
      I3 => I22,
      I4 => sig_inhibit_rdy_n,
      I5 => \^o1\,
      O => n_0_sig_cmd2dre_valid_i_1
    );
sig_cmd2dre_valid_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => sig_pcc_sm_state(1),
      I1 => sig_pcc_sm_state(2),
      I2 => sig_pcc_sm_state(0),
      O => sig_sm_ld_xfer_reg_ns
    );
sig_cmd2dre_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => n_0_sig_cmd2dre_valid_i_1,
      Q => \^sig_mstr2sf_cmd_valid\,
      R => '0'
    );
\sig_dbeat_cntr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A900A9FFA9FFA900"
    )
    port map (
      I0 => \n_0_sig_adjusted_addr_incr_ireg2_reg[7]\,
      I1 => \^o16\,
      I2 => \^q\(0),
      I3 => I13,
      I4 => I19(0),
      I5 => I20,
      O => O22(0)
    );
\sig_finish_addr_offset_ireg2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"596A6A6A"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[0]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => \n_0_sig_btt_cntr_im0_reg[0]\,
      I3 => \n_0_sig_bytes_to_mbaa_ireg1_reg[0]\,
      I4 => sig_first_xfer_im0,
      O => \n_0_sig_finish_addr_offset_ireg2[0]_i_1\
    );
\sig_finish_addr_offset_ireg2[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A959595656A6A6A"
    )
    port map (
      I0 => \n_0_sig_finish_addr_offset_ireg2[2]_i_2\,
      I1 => \n_0_sig_btt_cntr_im0_reg[1]\,
      I2 => sig_btt_lt_b2mbaa_ireg1,
      I3 => sig_first_xfer_im0,
      I4 => \n_0_sig_bytes_to_mbaa_ireg1_reg[1]\,
      I5 => \n_0_sig_addr_cntr_lsh_im0_reg[1]\,
      O => sig_finish_addr_offset_im1(1)
    );
\sig_finish_addr_offset_ireg2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[1]\,
      I1 => \n_0_sig_finish_addr_offset_ireg2[2]_i_2\,
      I2 => \n_0_sig_addr_cntr_incr_ireg2[1]_i_1\,
      I3 => \n_0_sig_addr_cntr_incr_ireg2[2]_i_1\,
      I4 => \n_0_sig_addr_cntr_lsh_im0_reg[2]\,
      O => sig_finish_addr_offset_im1(2)
    );
\sig_finish_addr_offset_ireg2[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0800080"
    )
    port map (
      I0 => sig_first_xfer_im0,
      I1 => \n_0_sig_bytes_to_mbaa_ireg1_reg[0]\,
      I2 => \n_0_sig_addr_cntr_lsh_im0_reg[0]\,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      I4 => \n_0_sig_btt_cntr_im0_reg[0]\,
      O => \n_0_sig_finish_addr_offset_ireg2[2]_i_2\
    );
\sig_finish_addr_offset_ireg2[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656A6A6A9A959595"
    )
    port map (
      I0 => \n_0_sig_finish_addr_offset_ireg2[3]_i_2\,
      I1 => \n_0_sig_btt_cntr_im0_reg[3]\,
      I2 => sig_btt_lt_b2mbaa_ireg1,
      I3 => sig_first_xfer_im0,
      I4 => \n_0_sig_bytes_to_mbaa_ireg1_reg[3]\,
      I5 => \n_0_sig_addr_cntr_lsh_im0_reg[3]\,
      O => sig_finish_addr_offset_im1(3)
    );
\sig_finish_addr_offset_ireg2[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"001717FF"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[1]\,
      I1 => \n_0_sig_finish_addr_offset_ireg2[2]_i_2\,
      I2 => \n_0_sig_addr_cntr_incr_ireg2[1]_i_1\,
      I3 => \n_0_sig_addr_cntr_lsh_im0_reg[2]\,
      I4 => \n_0_sig_addr_cntr_incr_ireg2[2]_i_1\,
      O => \n_0_sig_finish_addr_offset_ireg2[3]_i_2\
    );
\sig_finish_addr_offset_ireg2[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A959595656A6A6A"
    )
    port map (
      I0 => \n_0_sig_finish_addr_offset_ireg2[4]_i_2\,
      I1 => \n_0_sig_btt_cntr_im0_reg[4]\,
      I2 => sig_btt_lt_b2mbaa_ireg1,
      I3 => sig_first_xfer_im0,
      I4 => \n_0_sig_bytes_to_mbaa_ireg1_reg[4]\,
      I5 => \n_0_sig_addr_cntr_lsh_im0_reg[4]\,
      O => sig_finish_addr_offset_im1(4)
    );
\sig_finish_addr_offset_ireg2[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA2FFA2FF0000"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_incr_ireg2[2]_i_1\,
      I1 => \n_0_sig_finish_addr_offset_ireg2[4]_i_3\,
      I2 => \n_0_sig_addr_cntr_lsh_im0_reg[2]\,
      I3 => \n_0_sig_finish_addr_offset_ireg2[4]_i_4\,
      I4 => \n_0_sig_addr_cntr_lsh_im0_reg[3]\,
      I5 => \n_0_sig_addr_cntr_incr_ireg2[3]_i_1\,
      O => \n_0_sig_finish_addr_offset_ireg2[4]_i_2\
    );
\sig_finish_addr_offset_ireg2[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000047774777FFFF"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[1]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => \n_0_sig_bytes_to_mbaa_ireg1_reg[1]\,
      I4 => \n_0_sig_finish_addr_offset_ireg2[2]_i_2\,
      I5 => \n_0_sig_addr_cntr_lsh_im0_reg[1]\,
      O => \n_0_sig_finish_addr_offset_ireg2[4]_i_3\
    );
\sig_finish_addr_offset_ireg2[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"377F"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_incr_ireg2[1]_i_1\,
      I1 => \n_0_sig_addr_cntr_lsh_im0_reg[2]\,
      I2 => \n_0_sig_addr_cntr_lsh_im0_reg[1]\,
      I3 => \n_0_sig_finish_addr_offset_ireg2[2]_i_2\,
      O => \n_0_sig_finish_addr_offset_ireg2[4]_i_4\
    );
\sig_finish_addr_offset_ireg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \n_0_sig_finish_addr_offset_ireg2[0]_i_1\,
      Q => sig_finish_addr_offset_ireg2(0),
      R => \^o1\
    );
\sig_finish_addr_offset_ireg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_finish_addr_offset_im1(1),
      Q => sig_finish_addr_offset_ireg2(1),
      R => \^o1\
    );
\sig_finish_addr_offset_ireg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_finish_addr_offset_im1(2),
      Q => sig_finish_addr_offset_ireg2(2),
      R => \^o1\
    );
\sig_finish_addr_offset_ireg2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_finish_addr_offset_im1(3),
      Q => sig_finish_addr_offset_ireg2(3),
      R => \^o1\
    );
\sig_finish_addr_offset_ireg2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_finish_addr_offset_im1(4),
      Q => sig_finish_addr_offset_ireg2(4),
      R => \^o1\
    );
sig_first_xfer_im0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EEE0"
    )
    port map (
      I0 => I1,
      I1 => I12,
      I2 => \^o13\(0),
      I3 => sig_first_xfer_im0,
      I4 => \^o1\,
      O => n_0_sig_first_xfer_im0_i_1
    );
sig_first_xfer_im0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => n_0_sig_first_xfer_im0_i_1,
      Q => sig_first_xfer_im0,
      R => '0'
    );
sig_input_burst_type_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => I9,
      Q => \^o10\(0),
      R => '0'
    );
sig_input_eof_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => I11,
      Q => \^sig_mstr2sf_eof\,
      R => '0'
    );
sig_input_reg_empty_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => I7,
      Q => \^o9\,
      R => '0'
    );
\sig_input_tag_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => I8,
      Q => sig_mstr2sf_tag(0),
      R => '0'
    );
sig_last_dbeat_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEF"
    )
    port map (
      I0 => \n_0_sig_adjusted_addr_incr_ireg2_reg[9]\,
      I1 => \^o15\,
      I2 => \n_0_sig_adjusted_addr_incr_ireg2_reg[8]\,
      I3 => \n_0_sig_next_len_reg[5]_i_2\,
      O => p_1_in
    );
sig_ld_xfer_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000004FF04"
    )
    port map (
      I0 => sig_pcc_sm_state(0),
      I1 => sig_pcc_sm_state(2),
      I2 => sig_pcc_sm_state(1),
      I3 => \^sig_ld_xfer_reg\,
      I4 => \^sig_xfer_reg_empty\,
      I5 => \^o1\,
      O => n_0_sig_ld_xfer_reg_i_1
    );
sig_ld_xfer_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => n_0_sig_ld_xfer_reg_i_1,
      Q => \^sig_ld_xfer_reg\,
      R => '0'
    );
sig_ld_xfer_reg_tmp_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EEE0"
    )
    port map (
      I0 => I1,
      I1 => I12,
      I2 => sig_sm_ld_xfer_reg_ns,
      I3 => \^sig_ld_xfer_reg_tmp\,
      I4 => \^o1\,
      O => n_0_sig_ld_xfer_reg_tmp_i_1
    );
sig_ld_xfer_reg_tmp_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => n_0_sig_ld_xfer_reg_tmp_i_1,
      Q => \^sig_ld_xfer_reg_tmp\,
      R => '0'
    );
sig_mmap_reset_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => SR(0),
      Q => \^o1\,
      R => '0'
    );
\sig_next_addr_reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[0]\,
      I1 => \^o10\(0),
      I2 => sig_addr_cntr_lsh_kh(0),
      O => O26(0)
    );
\sig_next_addr_reg[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[10]\,
      I1 => \^o10\(0),
      I2 => sig_addr_cntr_lsh_kh(10),
      O => O26(10)
    );
\sig_next_addr_reg[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[11]\,
      I1 => \^o10\(0),
      I2 => sig_addr_cntr_lsh_kh(11),
      O => O26(11)
    );
\sig_next_addr_reg[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[12]\,
      I1 => \^o10\(0),
      I2 => sig_addr_cntr_lsh_kh(12),
      O => O26(12)
    );
\sig_next_addr_reg[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[13]\,
      I1 => \^o10\(0),
      I2 => sig_addr_cntr_lsh_kh(13),
      O => O26(13)
    );
\sig_next_addr_reg[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[14]\,
      I1 => \^o10\(0),
      I2 => sig_addr_cntr_lsh_kh(14),
      O => O26(14)
    );
\sig_next_addr_reg[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => p_1_in_0,
      I1 => \^o10\(0),
      I2 => sig_addr_cntr_lsh_kh(15),
      O => O26(15)
    );
\sig_next_addr_reg[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(0),
      I1 => \^o10\(0),
      I2 => sig_addr_cntr_lsh_kh(16),
      O => O26(16)
    );
\sig_next_addr_reg[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(1),
      I1 => \^o10\(0),
      I2 => sig_addr_cntr_lsh_kh(17),
      O => O26(17)
    );
\sig_next_addr_reg[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(2),
      I1 => \^o10\(0),
      I2 => sig_addr_cntr_lsh_kh(18),
      O => O26(18)
    );
\sig_next_addr_reg[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(3),
      I1 => \^o10\(0),
      I2 => sig_addr_cntr_lsh_kh(19),
      O => O26(19)
    );
\sig_next_addr_reg[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[1]\,
      I1 => \^o10\(0),
      I2 => sig_addr_cntr_lsh_kh(1),
      O => O26(1)
    );
\sig_next_addr_reg[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(4),
      I1 => \^o10\(0),
      I2 => sig_addr_cntr_lsh_kh(20),
      O => O26(20)
    );
\sig_next_addr_reg[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(5),
      I1 => \^o10\(0),
      I2 => sig_addr_cntr_lsh_kh(21),
      O => O26(21)
    );
\sig_next_addr_reg[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(6),
      I1 => \^o10\(0),
      I2 => sig_addr_cntr_lsh_kh(22),
      O => O26(22)
    );
\sig_next_addr_reg[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(7),
      I1 => \^o10\(0),
      I2 => sig_addr_cntr_lsh_kh(23),
      O => O26(23)
    );
\sig_next_addr_reg[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(8),
      I1 => \^o10\(0),
      I2 => sig_addr_cntr_lsh_kh(24),
      O => O26(24)
    );
\sig_next_addr_reg[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(9),
      I1 => \^o10\(0),
      I2 => sig_addr_cntr_lsh_kh(25),
      O => O26(25)
    );
\sig_next_addr_reg[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(10),
      I1 => \^o10\(0),
      I2 => sig_addr_cntr_lsh_kh(26),
      O => O26(26)
    );
\sig_next_addr_reg[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(11),
      I1 => \^o10\(0),
      I2 => sig_addr_cntr_lsh_kh(27),
      O => O26(27)
    );
\sig_next_addr_reg[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(12),
      I1 => \^o10\(0),
      I2 => sig_addr_cntr_lsh_kh(28),
      O => O26(28)
    );
\sig_next_addr_reg[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(13),
      I1 => \^o10\(0),
      I2 => sig_addr_cntr_lsh_kh(29),
      O => O26(29)
    );
\sig_next_addr_reg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[2]\,
      I1 => \^o10\(0),
      I2 => sig_addr_cntr_lsh_kh(2),
      O => O26(2)
    );
\sig_next_addr_reg[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(14),
      I1 => \^o10\(0),
      I2 => sig_addr_cntr_lsh_kh(30),
      O => O26(30)
    );
\sig_next_addr_reg[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(15),
      I1 => \^o10\(0),
      I2 => sig_addr_cntr_lsh_kh(31),
      O => O26(31)
    );
\sig_next_addr_reg[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[3]\,
      I1 => \^o10\(0),
      I2 => sig_addr_cntr_lsh_kh(3),
      O => O26(3)
    );
\sig_next_addr_reg[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[4]\,
      I1 => \^o10\(0),
      I2 => sig_addr_cntr_lsh_kh(4),
      O => O26(4)
    );
\sig_next_addr_reg[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[5]\,
      I1 => \^o10\(0),
      I2 => sig_addr_cntr_lsh_kh(5),
      O => O26(5)
    );
\sig_next_addr_reg[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[6]\,
      I1 => \^o10\(0),
      I2 => sig_addr_cntr_lsh_kh(6),
      O => O26(6)
    );
\sig_next_addr_reg[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[7]\,
      I1 => \^o10\(0),
      I2 => sig_addr_cntr_lsh_kh(7),
      O => O26(7)
    );
\sig_next_addr_reg[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[8]\,
      I1 => \^o10\(0),
      I2 => sig_addr_cntr_lsh_kh(8),
      O => O26(8)
    );
\sig_next_addr_reg[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[9]\,
      I1 => \^o10\(0),
      I2 => sig_addr_cntr_lsh_kh(9),
      O => O26(9)
    );
sig_next_cmd_cmplt_reg_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888F0F0F000"
    )
    port map (
      I0 => \^o7\,
      I1 => \^o12\,
      I2 => sig_brst_cnt_eq_zero_ireg1,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      I4 => sig_btt_eq_b2mbaa_ireg1,
      I5 => \^o6\,
      O => \^o24\
    );
sig_next_cmd_cmplt_reg_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^o4\,
      I1 => \^o24\,
      O => sig_mstr2data_cmd_cmplt
    );
sig_next_cmd_cmplt_reg_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFDD"
    )
    port map (
      I0 => \^sig_mstr2data_cmd_valid\,
      I1 => sig_next_calc_error_reg,
      I2 => sig_stat2rsc_status_ready,
      I3 => I21,
      O => O23
    );
sig_next_eof_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^sig_mstr2sf_eof\,
      I1 => \^o24\,
      O => sig_mstr2data_eof
    );
\sig_next_last_strb_reg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF80BFBF"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(0),
      I1 => sig_first_xfer_im0,
      I2 => \^o11\,
      I3 => sig_xfer_end_strb_ireg3(0),
      I4 => \^o24\,
      O => O25(0)
    );
\sig_next_last_strb_reg[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF80BFBF"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(10),
      I1 => sig_first_xfer_im0,
      I2 => \^o11\,
      I3 => sig_xfer_end_strb_ireg3(10),
      I4 => \^o24\,
      O => O25(10)
    );
\sig_next_last_strb_reg[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF80BFBF"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(11),
      I1 => sig_first_xfer_im0,
      I2 => \^o11\,
      I3 => sig_xfer_end_strb_ireg3(11),
      I4 => \^o24\,
      O => O25(11)
    );
\sig_next_last_strb_reg[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF80BFBF"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(12),
      I1 => sig_first_xfer_im0,
      I2 => \^o11\,
      I3 => sig_xfer_end_strb_ireg3(12),
      I4 => \^o24\,
      O => O25(12)
    );
\sig_next_last_strb_reg[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF80BFBF"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(13),
      I1 => sig_first_xfer_im0,
      I2 => \^o11\,
      I3 => sig_xfer_end_strb_ireg3(13),
      I4 => \^o24\,
      O => O25(13)
    );
\sig_next_last_strb_reg[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF80BFBF"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(14),
      I1 => sig_first_xfer_im0,
      I2 => \^o11\,
      I3 => sig_xfer_end_strb_ireg3(14),
      I4 => \^o24\,
      O => O25(14)
    );
\sig_next_last_strb_reg[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF80BFBF"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(15),
      I1 => sig_first_xfer_im0,
      I2 => \^o11\,
      I3 => sig_xfer_end_strb_ireg3(15),
      I4 => \^o24\,
      O => O25(15)
    );
\sig_next_last_strb_reg[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF80BFBF"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(16),
      I1 => sig_first_xfer_im0,
      I2 => \^o11\,
      I3 => sig_xfer_end_strb_ireg3(16),
      I4 => \^o24\,
      O => O25(16)
    );
\sig_next_last_strb_reg[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF80BFBF"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(17),
      I1 => sig_first_xfer_im0,
      I2 => \^o11\,
      I3 => sig_xfer_end_strb_ireg3(17),
      I4 => \^o24\,
      O => O25(17)
    );
\sig_next_last_strb_reg[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF80BFBF"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(18),
      I1 => sig_first_xfer_im0,
      I2 => \^o11\,
      I3 => sig_xfer_end_strb_ireg3(18),
      I4 => \^o24\,
      O => O25(18)
    );
\sig_next_last_strb_reg[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF80BFBF"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(19),
      I1 => sig_first_xfer_im0,
      I2 => \^o11\,
      I3 => sig_xfer_end_strb_ireg3(19),
      I4 => \^o24\,
      O => O25(19)
    );
\sig_next_last_strb_reg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF80BFBF"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(1),
      I1 => sig_first_xfer_im0,
      I2 => \^o11\,
      I3 => sig_xfer_end_strb_ireg3(1),
      I4 => \^o24\,
      O => O25(1)
    );
\sig_next_last_strb_reg[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF80BFBF"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(20),
      I1 => sig_first_xfer_im0,
      I2 => \^o11\,
      I3 => sig_xfer_end_strb_ireg3(20),
      I4 => \^o24\,
      O => O25(20)
    );
\sig_next_last_strb_reg[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF80BFBF"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(21),
      I1 => sig_first_xfer_im0,
      I2 => \^o11\,
      I3 => sig_xfer_end_strb_ireg3(21),
      I4 => \^o24\,
      O => O25(21)
    );
\sig_next_last_strb_reg[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF80BFBF"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(22),
      I1 => sig_first_xfer_im0,
      I2 => \^o11\,
      I3 => sig_xfer_end_strb_ireg3(22),
      I4 => \^o24\,
      O => O25(22)
    );
\sig_next_last_strb_reg[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF80BFBF"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(23),
      I1 => sig_first_xfer_im0,
      I2 => \^o11\,
      I3 => sig_xfer_end_strb_ireg3(23),
      I4 => \^o24\,
      O => O25(23)
    );
\sig_next_last_strb_reg[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF80BFBF"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(24),
      I1 => sig_first_xfer_im0,
      I2 => \^o11\,
      I3 => sig_xfer_end_strb_ireg3(24),
      I4 => \^o24\,
      O => O25(24)
    );
\sig_next_last_strb_reg[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF80BFBF"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(25),
      I1 => sig_first_xfer_im0,
      I2 => \^o11\,
      I3 => sig_xfer_end_strb_ireg3(25),
      I4 => \^o24\,
      O => O25(25)
    );
\sig_next_last_strb_reg[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF80BFBF"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(26),
      I1 => sig_first_xfer_im0,
      I2 => \^o11\,
      I3 => sig_xfer_end_strb_ireg3(26),
      I4 => \^o24\,
      O => O25(26)
    );
\sig_next_last_strb_reg[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF80BFBF"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(27),
      I1 => sig_first_xfer_im0,
      I2 => \^o11\,
      I3 => sig_xfer_end_strb_ireg3(27),
      I4 => \^o24\,
      O => O25(27)
    );
\sig_next_last_strb_reg[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF80BFBF"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(28),
      I1 => sig_first_xfer_im0,
      I2 => \^o11\,
      I3 => sig_xfer_end_strb_ireg3(28),
      I4 => \^o24\,
      O => O25(28)
    );
\sig_next_last_strb_reg[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF80BFBF"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(29),
      I1 => sig_first_xfer_im0,
      I2 => \^o11\,
      I3 => sig_xfer_end_strb_ireg3(29),
      I4 => \^o24\,
      O => O25(29)
    );
\sig_next_last_strb_reg[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF80BFBF"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(2),
      I1 => sig_first_xfer_im0,
      I2 => \^o11\,
      I3 => sig_xfer_end_strb_ireg3(2),
      I4 => \^o24\,
      O => O25(2)
    );
\sig_next_last_strb_reg[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF80BFBF"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(30),
      I1 => sig_first_xfer_im0,
      I2 => \^o11\,
      I3 => sig_xfer_end_strb_ireg3(30),
      I4 => \^o24\,
      O => O25(30)
    );
\sig_next_last_strb_reg[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF80BFBF"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(31),
      I1 => sig_first_xfer_im0,
      I2 => \^o11\,
      I3 => sig_xfer_end_strb_ireg3(31),
      I4 => \^o24\,
      O => O25(31)
    );
\sig_next_last_strb_reg[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF80BFBF"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(3),
      I1 => sig_first_xfer_im0,
      I2 => \^o11\,
      I3 => sig_xfer_end_strb_ireg3(3),
      I4 => \^o24\,
      O => O25(3)
    );
\sig_next_last_strb_reg[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF80BFBF"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(4),
      I1 => sig_first_xfer_im0,
      I2 => \^o11\,
      I3 => sig_xfer_end_strb_ireg3(4),
      I4 => \^o24\,
      O => O25(4)
    );
\sig_next_last_strb_reg[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF80BFBF"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(5),
      I1 => sig_first_xfer_im0,
      I2 => \^o11\,
      I3 => sig_xfer_end_strb_ireg3(5),
      I4 => \^o24\,
      O => O25(5)
    );
\sig_next_last_strb_reg[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF80BFBF"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(6),
      I1 => sig_first_xfer_im0,
      I2 => \^o11\,
      I3 => sig_xfer_end_strb_ireg3(6),
      I4 => \^o24\,
      O => O25(6)
    );
\sig_next_last_strb_reg[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF80BFBF"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(7),
      I1 => sig_first_xfer_im0,
      I2 => \^o11\,
      I3 => sig_xfer_end_strb_ireg3(7),
      I4 => \^o24\,
      O => O25(7)
    );
\sig_next_last_strb_reg[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF80BFBF"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(8),
      I1 => sig_first_xfer_im0,
      I2 => \^o11\,
      I3 => sig_xfer_end_strb_ireg3(8),
      I4 => \^o24\,
      O => O25(8)
    );
\sig_next_last_strb_reg[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF80BFBF"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(9),
      I1 => sig_first_xfer_im0,
      I2 => \^o11\,
      I3 => sig_xfer_end_strb_ireg3(9),
      I4 => \^o24\,
      O => O25(9)
    );
\sig_next_len_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
    port map (
      I0 => \n_0_sig_adjusted_addr_incr_ireg2_reg[4]\,
      I1 => \n_0_sig_adjusted_addr_incr_ireg2_reg[2]\,
      I2 => \n_0_sig_adjusted_addr_incr_ireg2_reg[1]\,
      I3 => \n_0_sig_adjusted_addr_incr_ireg2_reg[0]\,
      I4 => \n_0_sig_adjusted_addr_incr_ireg2_reg[3]\,
      I5 => \n_0_sig_adjusted_addr_incr_ireg2_reg[5]\,
      O => O14(0)
    );
\sig_next_len_reg[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^o16\,
      I1 => \^q\(0),
      O => O14(1)
    );
\sig_next_len_reg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
    port map (
      I0 => \n_0_sig_adjusted_addr_incr_ireg2_reg[7]\,
      I1 => \^o16\,
      I2 => \^q\(0),
      O => O14(2)
    );
\sig_next_len_reg[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_sig_adjusted_addr_incr_ireg2_reg[0]\,
      I1 => \n_0_sig_adjusted_addr_incr_ireg2_reg[1]\,
      I2 => \n_0_sig_adjusted_addr_incr_ireg2_reg[3]\,
      I3 => \n_0_sig_adjusted_addr_incr_ireg2_reg[5]\,
      I4 => \n_0_sig_adjusted_addr_incr_ireg2_reg[2]\,
      I5 => \n_0_sig_adjusted_addr_incr_ireg2_reg[4]\,
      O => \^o16\
    );
\sig_next_len_reg[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_sig_adjusted_addr_incr_ireg2_reg[8]\,
      I1 => \n_0_sig_next_len_reg[5]_i_2\,
      O => O14(3)
    );
\sig_next_len_reg[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
    port map (
      I0 => \n_0_sig_adjusted_addr_incr_ireg2_reg[9]\,
      I1 => \n_0_sig_next_len_reg[5]_i_2\,
      I2 => \n_0_sig_adjusted_addr_incr_ireg2_reg[8]\,
      O => O14(4)
    );
\sig_next_len_reg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
    port map (
      I0 => \n_0_sig_adjusted_addr_incr_ireg2_reg[10]\,
      I1 => \n_0_sig_adjusted_addr_incr_ireg2_reg[9]\,
      I2 => \n_0_sig_adjusted_addr_incr_ireg2_reg[8]\,
      I3 => \n_0_sig_next_len_reg[5]_i_2\,
      O => O14(5)
    );
\sig_next_len_reg[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \^q\(0),
      I1 => \n_0_sig_adjusted_addr_incr_ireg2_reg[7]\,
      I2 => \n_0_sig_next_len_reg[5]_i_3\,
      I3 => \n_0_sig_next_len_reg[5]_i_4\,
      I4 => \n_0_sig_adjusted_addr_incr_ireg2_reg[3]\,
      I5 => \n_0_sig_adjusted_addr_incr_ireg2_reg[5]\,
      O => \n_0_sig_next_len_reg[5]_i_2\
    );
\sig_next_len_reg[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_sig_adjusted_addr_incr_ireg2_reg[1]\,
      I1 => \n_0_sig_adjusted_addr_incr_ireg2_reg[0]\,
      O => \n_0_sig_next_len_reg[5]_i_3\
    );
\sig_next_len_reg[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_sig_adjusted_addr_incr_ireg2_reg[2]\,
      I1 => \n_0_sig_adjusted_addr_incr_ireg2_reg[4]\,
      O => \n_0_sig_next_len_reg[5]_i_4\
    );
sig_next_sequential_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0155ABFFABFFABFF"
    )
    port map (
      I0 => \^o6\,
      I1 => sig_btt_eq_b2mbaa_ireg1,
      I2 => sig_btt_lt_b2mbaa_ireg1,
      I3 => sig_brst_cnt_eq_zero_ireg1,
      I4 => \^o12\,
      I5 => \^o7\,
      O => sig_mstr2data_sequential
    );
\sig_next_strt_strb_reg[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(0),
      I1 => sig_first_xfer_im0,
      O => O27(0)
    );
\sig_next_strt_strb_reg[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(10),
      I1 => sig_first_xfer_im0,
      O => O27(10)
    );
\sig_next_strt_strb_reg[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(11),
      I1 => sig_first_xfer_im0,
      O => O27(11)
    );
\sig_next_strt_strb_reg[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(12),
      I1 => sig_first_xfer_im0,
      O => O27(12)
    );
\sig_next_strt_strb_reg[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(13),
      I1 => sig_first_xfer_im0,
      O => O27(13)
    );
\sig_next_strt_strb_reg[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(14),
      I1 => sig_first_xfer_im0,
      O => O27(14)
    );
\sig_next_strt_strb_reg[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(15),
      I1 => sig_first_xfer_im0,
      O => O27(15)
    );
\sig_next_strt_strb_reg[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(16),
      I1 => sig_first_xfer_im0,
      O => O27(16)
    );
\sig_next_strt_strb_reg[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(17),
      I1 => sig_first_xfer_im0,
      O => O27(17)
    );
\sig_next_strt_strb_reg[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(18),
      I1 => sig_first_xfer_im0,
      O => O27(18)
    );
\sig_next_strt_strb_reg[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(19),
      I1 => sig_first_xfer_im0,
      O => O27(19)
    );
\sig_next_strt_strb_reg[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(1),
      I1 => sig_first_xfer_im0,
      O => O27(1)
    );
\sig_next_strt_strb_reg[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(20),
      I1 => sig_first_xfer_im0,
      O => O27(20)
    );
\sig_next_strt_strb_reg[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(21),
      I1 => sig_first_xfer_im0,
      O => O27(21)
    );
\sig_next_strt_strb_reg[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(22),
      I1 => sig_first_xfer_im0,
      O => O27(22)
    );
\sig_next_strt_strb_reg[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(23),
      I1 => sig_first_xfer_im0,
      O => O27(23)
    );
\sig_next_strt_strb_reg[24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(24),
      I1 => sig_first_xfer_im0,
      O => O27(24)
    );
\sig_next_strt_strb_reg[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(25),
      I1 => sig_first_xfer_im0,
      O => O27(25)
    );
\sig_next_strt_strb_reg[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(26),
      I1 => sig_first_xfer_im0,
      O => O27(26)
    );
\sig_next_strt_strb_reg[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(27),
      I1 => sig_first_xfer_im0,
      O => O27(27)
    );
\sig_next_strt_strb_reg[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(28),
      I1 => sig_first_xfer_im0,
      O => O27(28)
    );
\sig_next_strt_strb_reg[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(29),
      I1 => sig_first_xfer_im0,
      O => O27(29)
    );
\sig_next_strt_strb_reg[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(2),
      I1 => sig_first_xfer_im0,
      O => O27(2)
    );
\sig_next_strt_strb_reg[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(30),
      I1 => sig_first_xfer_im0,
      O => O27(30)
    );
\sig_next_strt_strb_reg[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(31),
      I1 => sig_first_xfer_im0,
      O => O27(31)
    );
\sig_next_strt_strb_reg[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(3),
      I1 => sig_first_xfer_im0,
      O => O27(3)
    );
\sig_next_strt_strb_reg[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(4),
      I1 => sig_first_xfer_im0,
      O => O27(4)
    );
\sig_next_strt_strb_reg[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(5),
      I1 => sig_first_xfer_im0,
      O => O27(5)
    );
\sig_next_strt_strb_reg[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(6),
      I1 => sig_first_xfer_im0,
      O => O27(6)
    );
\sig_next_strt_strb_reg[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(7),
      I1 => sig_first_xfer_im0,
      O => O27(7)
    );
\sig_next_strt_strb_reg[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(8),
      I1 => sig_first_xfer_im0,
      O => O27(8)
    );
\sig_next_strt_strb_reg[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(9),
      I1 => sig_first_xfer_im0,
      O => O27(9)
    );
sig_no_btt_residue_ireg1_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[1]\,
      I1 => \n_0_sig_btt_cntr_im0_reg[0]\,
      I2 => \n_0_sig_btt_cntr_im0_reg[4]\,
      I3 => \n_0_sig_btt_cntr_im0_reg[5]\,
      I4 => \n_0_sig_btt_cntr_im0_reg[2]\,
      I5 => \n_0_sig_btt_cntr_im0_reg[3]\,
      O => O19
    );
sig_no_btt_residue_ireg1_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[7]\,
      I1 => \n_0_sig_btt_cntr_im0_reg[6]\,
      I2 => \n_0_sig_btt_cntr_im0_reg[10]\,
      I3 => \^o1\,
      I4 => \n_0_sig_btt_cntr_im0_reg[8]\,
      I5 => \n_0_sig_btt_cntr_im0_reg[9]\,
      O => O18
    );
sig_no_btt_residue_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => I4,
      Q => \^o6\,
      R => '0'
    );
sig_parent_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => I6,
      Q => \^o8\,
      R => '0'
    );
\sig_pcc_sm_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8880"
    )
    port map (
      I0 => sig_pcc_sm_state(0),
      I1 => sig_pcc_sm_state(2),
      I2 => I1,
      I3 => \n_0_sig_pcc_sm_state[0]_i_2\,
      I4 => \n_0_sig_pcc_sm_state[0]_i_3\,
      O => sig_pcc_sm_state_ns(0)
    );
\sig_pcc_sm_state[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F4FFF4"
    )
    port map (
      I0 => I13,
      I1 => \^sig_mstr2data_cmd_valid\,
      I2 => sig_pcc_sm_state(1),
      I3 => \^sig_mstr2addr_cmd_valid\,
      I4 => I14(0),
      O => \n_0_sig_pcc_sm_state[0]_i_2\
    );
\sig_pcc_sm_state[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E0F0F0F0E0F0FFF"
    )
    port map (
      I0 => \^o5\,
      I1 => \^o8\,
      I2 => sig_pcc_sm_state(0),
      I3 => sig_pcc_sm_state(1),
      I4 => sig_pcc_sm_state(2),
      I5 => \^o13\(0),
      O => \n_0_sig_pcc_sm_state[0]_i_3\
    );
\sig_pcc_sm_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF10000"
    )
    port map (
      I0 => \n_0_sig_pcc_sm_state[1]_i_2\,
      I1 => I1,
      I2 => \n_0_sig_pcc_sm_state[1]_i_3\,
      I3 => \n_0_sig_pcc_sm_state[1]_i_4\,
      I4 => sig_pcc_sm_state(0),
      I5 => \n_0_sig_pcc_sm_state[1]_i_5\,
      O => sig_pcc_sm_state_ns(1)
    );
\sig_pcc_sm_state[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F4FFF4F"
    )
    port map (
      I0 => I13,
      I1 => \^sig_mstr2data_cmd_valid\,
      I2 => sig_pcc_sm_state(2),
      I3 => \^sig_mstr2addr_cmd_valid\,
      I4 => I14(0),
      O => \n_0_sig_pcc_sm_state[1]_i_2\
    );
\sig_pcc_sm_state[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => sig_pcc_sm_state(1),
      I1 => sig_pcc_sm_state(2),
      O => \n_0_sig_pcc_sm_state[1]_i_3\
    );
\sig_pcc_sm_state[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
    port map (
      I0 => \^o9\,
      I1 => I16,
      I2 => \^o3\,
      I3 => \^o4\,
      I4 => sig_pcc_sm_state(2),
      I5 => sig_pcc_sm_state(1),
      O => \n_0_sig_pcc_sm_state[1]_i_4\
    );
\sig_pcc_sm_state[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F3005500"
    )
    port map (
      I0 => sig_pcc_sm_state(0),
      I1 => \^o8\,
      I2 => \^o5\,
      I3 => sig_pcc_sm_state(1),
      I4 => sig_pcc_sm_state(2),
      O => \n_0_sig_pcc_sm_state[1]_i_5\
    );
\sig_pcc_sm_state[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FC8C"
    )
    port map (
      I0 => \^o5\,
      I1 => sig_pcc_sm_state(2),
      I2 => sig_pcc_sm_state(1),
      I3 => sig_pcc_sm_state(0),
      O => sig_pcc_sm_state_ns(2)
    );
\sig_pcc_sm_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_pcc_sm_state_ns(0),
      Q => sig_pcc_sm_state(0),
      R => \^o1\
    );
\sig_pcc_sm_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_pcc_sm_state_ns(1),
      Q => sig_pcc_sm_state(1),
      R => \^o1\
    );
\sig_pcc_sm_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_pcc_sm_state_ns(2),
      Q => sig_pcc_sm_state(2),
      R => \^o1\
    );
\sig_predict_addr_lsh_ireg3[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[11]\,
      I1 => sig_addr_cntr_incr_ireg2(11),
      O => \n_0_sig_predict_addr_lsh_ireg3[11]_i_2\
    );
\sig_predict_addr_lsh_ireg3[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[10]\,
      I1 => sig_addr_cntr_incr_ireg2(10),
      O => \n_0_sig_predict_addr_lsh_ireg3[11]_i_3\
    );
\sig_predict_addr_lsh_ireg3[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[9]\,
      I1 => sig_addr_cntr_incr_ireg2(9),
      O => \n_0_sig_predict_addr_lsh_ireg3[11]_i_4\
    );
\sig_predict_addr_lsh_ireg3[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[8]\,
      I1 => sig_addr_cntr_incr_ireg2(8),
      O => \n_0_sig_predict_addr_lsh_ireg3[11]_i_5\
    );
\sig_predict_addr_lsh_ireg3[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => p_1_in_0,
      I1 => sig_addr_cntr_incr_ireg2(15),
      O => \n_0_sig_predict_addr_lsh_ireg3[15]_i_2\
    );
\sig_predict_addr_lsh_ireg3[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[14]\,
      I1 => sig_addr_cntr_incr_ireg2(14),
      O => \n_0_sig_predict_addr_lsh_ireg3[15]_i_3\
    );
\sig_predict_addr_lsh_ireg3[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[13]\,
      I1 => sig_addr_cntr_incr_ireg2(13),
      O => \n_0_sig_predict_addr_lsh_ireg3[15]_i_4\
    );
\sig_predict_addr_lsh_ireg3[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[12]\,
      I1 => sig_addr_cntr_incr_ireg2(12),
      O => \n_0_sig_predict_addr_lsh_ireg3[15]_i_5\
    );
\sig_predict_addr_lsh_ireg3[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[3]\,
      I1 => sig_addr_cntr_incr_ireg2(3),
      O => \n_0_sig_predict_addr_lsh_ireg3[3]_i_2\
    );
\sig_predict_addr_lsh_ireg3[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[2]\,
      I1 => sig_addr_cntr_incr_ireg2(2),
      O => \n_0_sig_predict_addr_lsh_ireg3[3]_i_3\
    );
\sig_predict_addr_lsh_ireg3[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[1]\,
      I1 => sig_addr_cntr_incr_ireg2(1),
      O => \n_0_sig_predict_addr_lsh_ireg3[3]_i_4\
    );
\sig_predict_addr_lsh_ireg3[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[0]\,
      I1 => sig_addr_cntr_incr_ireg2(0),
      O => \n_0_sig_predict_addr_lsh_ireg3[3]_i_5\
    );
\sig_predict_addr_lsh_ireg3[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[7]\,
      I1 => sig_addr_cntr_incr_ireg2(7),
      O => \n_0_sig_predict_addr_lsh_ireg3[7]_i_2\
    );
\sig_predict_addr_lsh_ireg3[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[6]\,
      I1 => sig_addr_cntr_incr_ireg2(6),
      O => \n_0_sig_predict_addr_lsh_ireg3[7]_i_3\
    );
\sig_predict_addr_lsh_ireg3[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[5]\,
      I1 => sig_addr_cntr_incr_ireg2(5),
      O => \n_0_sig_predict_addr_lsh_ireg3[7]_i_4\
    );
\sig_predict_addr_lsh_ireg3[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[4]\,
      I1 => sig_addr_cntr_incr_ireg2(4),
      O => \n_0_sig_predict_addr_lsh_ireg3[7]_i_5\
    );
\sig_predict_addr_lsh_ireg3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\(0),
      D => sig_predict_addr_lsh_im2(0),
      Q => \sig_predict_addr_lsh_ireg3__0\(0),
      R => \^o1\
    );
\sig_predict_addr_lsh_ireg3_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\(0),
      D => sig_predict_addr_lsh_im2(10),
      Q => \sig_predict_addr_lsh_ireg3__0\(10),
      R => \^o1\
    );
\sig_predict_addr_lsh_ireg3_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\(0),
      D => sig_predict_addr_lsh_im2(11),
      Q => \sig_predict_addr_lsh_ireg3__0\(11),
      R => \^o1\
    );
\sig_predict_addr_lsh_ireg3_reg[11]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_sig_predict_addr_lsh_ireg3_reg[7]_i_1\,
      CO(3) => \n_0_sig_predict_addr_lsh_ireg3_reg[11]_i_1\,
      CO(2) => \n_1_sig_predict_addr_lsh_ireg3_reg[11]_i_1\,
      CO(1) => \n_2_sig_predict_addr_lsh_ireg3_reg[11]_i_1\,
      CO(0) => \n_3_sig_predict_addr_lsh_ireg3_reg[11]_i_1\,
      CYINIT => '0',
      DI(3) => \n_0_sig_addr_cntr_lsh_im0_reg[11]\,
      DI(2) => \n_0_sig_addr_cntr_lsh_im0_reg[10]\,
      DI(1) => \n_0_sig_addr_cntr_lsh_im0_reg[9]\,
      DI(0) => \n_0_sig_addr_cntr_lsh_im0_reg[8]\,
      O(3 downto 0) => sig_predict_addr_lsh_im2(11 downto 8),
      S(3) => \n_0_sig_predict_addr_lsh_ireg3[11]_i_2\,
      S(2) => \n_0_sig_predict_addr_lsh_ireg3[11]_i_3\,
      S(1) => \n_0_sig_predict_addr_lsh_ireg3[11]_i_4\,
      S(0) => \n_0_sig_predict_addr_lsh_ireg3[11]_i_5\
    );
\sig_predict_addr_lsh_ireg3_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\(0),
      D => sig_predict_addr_lsh_im2(12),
      Q => \sig_predict_addr_lsh_ireg3__0\(12),
      R => \^o1\
    );
\sig_predict_addr_lsh_ireg3_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\(0),
      D => sig_predict_addr_lsh_im2(13),
      Q => \sig_predict_addr_lsh_ireg3__0\(13),
      R => \^o1\
    );
\sig_predict_addr_lsh_ireg3_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\(0),
      D => sig_predict_addr_lsh_im2(14),
      Q => \sig_predict_addr_lsh_ireg3__0\(14),
      R => \^o1\
    );
\sig_predict_addr_lsh_ireg3_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\(0),
      D => sig_predict_addr_lsh_im2(15),
      Q => sig_predict_addr_lsh_ireg3(15),
      R => \^o1\
    );
\sig_predict_addr_lsh_ireg3_reg[15]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_sig_predict_addr_lsh_ireg3_reg[11]_i_1\,
      CO(3) => \NLW_sig_predict_addr_lsh_ireg3_reg[15]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \n_1_sig_predict_addr_lsh_ireg3_reg[15]_i_1\,
      CO(1) => \n_2_sig_predict_addr_lsh_ireg3_reg[15]_i_1\,
      CO(0) => \n_3_sig_predict_addr_lsh_ireg3_reg[15]_i_1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \n_0_sig_addr_cntr_lsh_im0_reg[14]\,
      DI(1) => \n_0_sig_addr_cntr_lsh_im0_reg[13]\,
      DI(0) => \n_0_sig_addr_cntr_lsh_im0_reg[12]\,
      O(3 downto 0) => sig_predict_addr_lsh_im2(15 downto 12),
      S(3) => \n_0_sig_predict_addr_lsh_ireg3[15]_i_2\,
      S(2) => \n_0_sig_predict_addr_lsh_ireg3[15]_i_3\,
      S(1) => \n_0_sig_predict_addr_lsh_ireg3[15]_i_4\,
      S(0) => \n_0_sig_predict_addr_lsh_ireg3[15]_i_5\
    );
\sig_predict_addr_lsh_ireg3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\(0),
      D => sig_predict_addr_lsh_im2(1),
      Q => \sig_predict_addr_lsh_ireg3__0\(1),
      R => \^o1\
    );
\sig_predict_addr_lsh_ireg3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\(0),
      D => sig_predict_addr_lsh_im2(2),
      Q => \sig_predict_addr_lsh_ireg3__0\(2),
      R => \^o1\
    );
\sig_predict_addr_lsh_ireg3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\(0),
      D => sig_predict_addr_lsh_im2(3),
      Q => \sig_predict_addr_lsh_ireg3__0\(3),
      R => \^o1\
    );
\sig_predict_addr_lsh_ireg3_reg[3]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_sig_predict_addr_lsh_ireg3_reg[3]_i_1\,
      CO(2) => \n_1_sig_predict_addr_lsh_ireg3_reg[3]_i_1\,
      CO(1) => \n_2_sig_predict_addr_lsh_ireg3_reg[3]_i_1\,
      CO(0) => \n_3_sig_predict_addr_lsh_ireg3_reg[3]_i_1\,
      CYINIT => '0',
      DI(3) => \n_0_sig_addr_cntr_lsh_im0_reg[3]\,
      DI(2) => \n_0_sig_addr_cntr_lsh_im0_reg[2]\,
      DI(1) => \n_0_sig_addr_cntr_lsh_im0_reg[1]\,
      DI(0) => \n_0_sig_addr_cntr_lsh_im0_reg[0]\,
      O(3 downto 0) => sig_predict_addr_lsh_im2(3 downto 0),
      S(3) => \n_0_sig_predict_addr_lsh_ireg3[3]_i_2\,
      S(2) => \n_0_sig_predict_addr_lsh_ireg3[3]_i_3\,
      S(1) => \n_0_sig_predict_addr_lsh_ireg3[3]_i_4\,
      S(0) => \n_0_sig_predict_addr_lsh_ireg3[3]_i_5\
    );
\sig_predict_addr_lsh_ireg3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\(0),
      D => sig_predict_addr_lsh_im2(4),
      Q => \sig_predict_addr_lsh_ireg3__0\(4),
      R => \^o1\
    );
\sig_predict_addr_lsh_ireg3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\(0),
      D => sig_predict_addr_lsh_im2(5),
      Q => \sig_predict_addr_lsh_ireg3__0\(5),
      R => \^o1\
    );
\sig_predict_addr_lsh_ireg3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\(0),
      D => sig_predict_addr_lsh_im2(6),
      Q => \sig_predict_addr_lsh_ireg3__0\(6),
      R => \^o1\
    );
\sig_predict_addr_lsh_ireg3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\(0),
      D => sig_predict_addr_lsh_im2(7),
      Q => \sig_predict_addr_lsh_ireg3__0\(7),
      R => \^o1\
    );
\sig_predict_addr_lsh_ireg3_reg[7]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_sig_predict_addr_lsh_ireg3_reg[3]_i_1\,
      CO(3) => \n_0_sig_predict_addr_lsh_ireg3_reg[7]_i_1\,
      CO(2) => \n_1_sig_predict_addr_lsh_ireg3_reg[7]_i_1\,
      CO(1) => \n_2_sig_predict_addr_lsh_ireg3_reg[7]_i_1\,
      CO(0) => \n_3_sig_predict_addr_lsh_ireg3_reg[7]_i_1\,
      CYINIT => '0',
      DI(3) => \n_0_sig_addr_cntr_lsh_im0_reg[7]\,
      DI(2) => \n_0_sig_addr_cntr_lsh_im0_reg[6]\,
      DI(1) => \n_0_sig_addr_cntr_lsh_im0_reg[5]\,
      DI(0) => \n_0_sig_addr_cntr_lsh_im0_reg[4]\,
      O(3 downto 0) => sig_predict_addr_lsh_im2(7 downto 4),
      S(3) => \n_0_sig_predict_addr_lsh_ireg3[7]_i_2\,
      S(2) => \n_0_sig_predict_addr_lsh_ireg3[7]_i_3\,
      S(1) => \n_0_sig_predict_addr_lsh_ireg3[7]_i_4\,
      S(0) => \n_0_sig_predict_addr_lsh_ireg3[7]_i_5\
    );
\sig_predict_addr_lsh_ireg3_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\(0),
      D => sig_predict_addr_lsh_im2(8),
      Q => \sig_predict_addr_lsh_ireg3__0\(8),
      R => \^o1\
    );
\sig_predict_addr_lsh_ireg3_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\(0),
      D => sig_predict_addr_lsh_im2(9),
      Q => \sig_predict_addr_lsh_ireg3__0\(9),
      R => \^o1\
    );
sig_sm_halt_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E003"
    )
    port map (
      I0 => \^o5\,
      I1 => sig_pcc_sm_state(0),
      I2 => sig_pcc_sm_state(1),
      I3 => sig_pcc_sm_state(2),
      O => sig_sm_halt_ns
    );
sig_sm_halt_reg_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_sm_halt_ns,
      Q => \^o3\,
      S => \^o1\
    );
sig_sm_ld_calc1_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008803000088"
    )
    port map (
      I0 => \^o13\(0),
      I1 => sig_pcc_sm_state(0),
      I2 => \^o5\,
      I3 => sig_pcc_sm_state(1),
      I4 => sig_pcc_sm_state(2),
      I5 => \^o8\,
      O => sig_sm_ld_calc1_reg_ns
    );
sig_sm_ld_calc1_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_sm_ld_calc1_reg_ns,
      Q => \^e\(0),
      R => \^o1\
    );
sig_sm_ld_calc2_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => sig_pcc_sm_state(0),
      I1 => sig_pcc_sm_state(1),
      I2 => sig_pcc_sm_state(2),
      O => sig_sm_ld_calc2_reg_ns
    );
sig_sm_ld_calc2_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_sm_ld_calc2_reg_ns,
      Q => sig_sm_ld_calc2_reg,
      R => \^o1\
    );
sig_sm_ld_calc3_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => sig_pcc_sm_state(0),
      I1 => sig_pcc_sm_state(1),
      I2 => sig_pcc_sm_state(2),
      O => sig_sm_ld_calc3_reg_ns
    );
sig_sm_ld_calc3_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_sm_ld_calc3_reg_ns,
      Q => \^o2\(0),
      R => \^o1\
    );
sig_sm_pop_input_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
    port map (
      I0 => \^o5\,
      I1 => sig_pcc_sm_state(1),
      I2 => \^o8\,
      I3 => sig_pcc_sm_state(0),
      I4 => sig_pcc_sm_state(2),
      O => sig_sm_pop_input_reg_ns
    );
sig_sm_pop_input_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_sm_pop_input_reg_ns,
      Q => sig_sm_pop_input_reg,
      R => \^o1\
    );
\sig_strbgen_addr_ireg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \n_0_sig_addr_cntr_lsh_im0_reg[0]\,
      Q => \I_STRT_STRB_GEN/sig_start_offset_un\(0),
      R => \^o1\
    );
\sig_strbgen_addr_ireg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \n_0_sig_addr_cntr_lsh_im0_reg[1]\,
      Q => \I_STRT_STRB_GEN/sig_start_offset_un\(1),
      R => \^o1\
    );
\sig_strbgen_addr_ireg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \n_0_sig_addr_cntr_lsh_im0_reg[2]\,
      Q => \I_STRT_STRB_GEN/sig_start_offset_un\(2),
      R => \^o1\
    );
\sig_strbgen_addr_ireg2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \n_0_sig_addr_cntr_lsh_im0_reg[3]\,
      Q => \I_STRT_STRB_GEN/sig_start_offset_un\(3),
      R => \^o1\
    );
\sig_strbgen_addr_ireg2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \n_0_sig_addr_cntr_lsh_im0_reg[4]\,
      Q => \I_STRT_STRB_GEN/sig_start_offset_un\(4),
      R => \^o1\
    );
\sig_strbgen_bytes_ireg2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
    port map (
      I0 => sig_strbgen_bytes_ireg2(0),
      I1 => sig_sm_ld_calc2_reg,
      I2 => \n_0_sig_addr_cntr_incr_ireg2[0]_i_1\,
      I3 => \n_0_sig_strbgen_bytes_ireg2[5]_i_2\,
      I4 => \^o1\,
      O => \n_0_sig_strbgen_bytes_ireg2[0]_i_1\
    );
\sig_strbgen_bytes_ireg2[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
    port map (
      I0 => sig_strbgen_bytes_ireg2(1),
      I1 => sig_sm_ld_calc2_reg,
      I2 => \n_0_sig_addr_cntr_incr_ireg2[1]_i_1\,
      I3 => \n_0_sig_strbgen_bytes_ireg2[5]_i_2\,
      I4 => \^o1\,
      O => \n_0_sig_strbgen_bytes_ireg2[1]_i_1\
    );
\sig_strbgen_bytes_ireg2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
    port map (
      I0 => sig_strbgen_bytes_ireg2(2),
      I1 => sig_sm_ld_calc2_reg,
      I2 => \n_0_sig_addr_cntr_incr_ireg2[2]_i_1\,
      I3 => \n_0_sig_strbgen_bytes_ireg2[5]_i_2\,
      I4 => \^o1\,
      O => \n_0_sig_strbgen_bytes_ireg2[2]_i_1\
    );
\sig_strbgen_bytes_ireg2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
    port map (
      I0 => sig_strbgen_bytes_ireg2(3),
      I1 => sig_sm_ld_calc2_reg,
      I2 => \n_0_sig_addr_cntr_incr_ireg2[3]_i_1\,
      I3 => \n_0_sig_strbgen_bytes_ireg2[5]_i_2\,
      I4 => \^o1\,
      O => \n_0_sig_strbgen_bytes_ireg2[3]_i_1\
    );
\sig_strbgen_bytes_ireg2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
    port map (
      I0 => sig_strbgen_bytes_ireg2(4),
      I1 => sig_sm_ld_calc2_reg,
      I2 => \n_0_sig_addr_cntr_incr_ireg2[4]_i_1\,
      I3 => \n_0_sig_strbgen_bytes_ireg2[5]_i_2\,
      I4 => \^o1\,
      O => \n_0_sig_strbgen_bytes_ireg2[4]_i_1\
    );
\sig_strbgen_bytes_ireg2[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_incr_ireg2[5]_i_1\,
      I1 => sig_sm_ld_calc2_reg,
      I2 => \n_0_sig_strbgen_bytes_ireg2[5]_i_2\,
      I3 => sig_strbgen_bytes_ireg2(5),
      O => \n_0_sig_strbgen_bytes_ireg2[5]_i_1\
    );
\sig_strbgen_bytes_ireg2[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA8AAAA"
    )
    port map (
      I0 => sig_sm_ld_calc2_reg,
      I1 => \n_0_sig_addr_cntr_incr_ireg2[5]_i_1\,
      I2 => \n_0_sig_addr_cntr_incr_ireg2[7]_i_1\,
      I3 => \n_0_sig_addr_cntr_incr_ireg2[6]_i_1\,
      I4 => \n_0_sig_strbgen_bytes_ireg2[5]_i_3\,
      O => \n_0_sig_strbgen_bytes_ireg2[5]_i_2\
    );
\sig_strbgen_bytes_ireg2[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000011110010"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_incr_ireg2[9]_i_1\,
      I1 => \n_0_sig_addr_cntr_incr_ireg2[8]_i_1\,
      I2 => sig_first_xfer_im0,
      I3 => \n_0_sig_bytes_to_mbaa_ireg1_reg[11]\,
      I4 => sig_btt_lt_b2mbaa_ireg1,
      I5 => \n_0_sig_addr_cntr_incr_ireg2[10]_i_1\,
      O => \n_0_sig_strbgen_bytes_ireg2[5]_i_3\
    );
\sig_strbgen_bytes_ireg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \n_0_sig_strbgen_bytes_ireg2[0]_i_1\,
      Q => sig_strbgen_bytes_ireg2(0),
      R => '0'
    );
\sig_strbgen_bytes_ireg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \n_0_sig_strbgen_bytes_ireg2[1]_i_1\,
      Q => sig_strbgen_bytes_ireg2(1),
      R => '0'
    );
\sig_strbgen_bytes_ireg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \n_0_sig_strbgen_bytes_ireg2[2]_i_1\,
      Q => sig_strbgen_bytes_ireg2(2),
      R => '0'
    );
\sig_strbgen_bytes_ireg2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \n_0_sig_strbgen_bytes_ireg2[3]_i_1\,
      Q => sig_strbgen_bytes_ireg2(3),
      R => '0'
    );
\sig_strbgen_bytes_ireg2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \n_0_sig_strbgen_bytes_ireg2[4]_i_1\,
      Q => sig_strbgen_bytes_ireg2(4),
      R => '0'
    );
\sig_strbgen_bytes_ireg2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \n_0_sig_strbgen_bytes_ireg2[5]_i_1\,
      Q => sig_strbgen_bytes_ireg2(5),
      R => \^o1\
    );
\sig_xfer_end_strb_ireg3[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
    port map (
      I0 => sig_finish_addr_offset_ireg2(3),
      I1 => sig_finish_addr_offset_ireg2(1),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(2),
      I4 => sig_finish_addr_offset_ireg2(4),
      O => \n_0_sig_xfer_end_strb_ireg3[16]_i_1\
    );
\sig_xfer_end_strb_ireg3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\(0),
      D => '1',
      Q => sig_xfer_end_strb_ireg3(0),
      R => \^o1\
    );
\sig_xfer_end_strb_ireg3_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\(0),
      D => sig_xfer_end_strb_im2(10),
      Q => sig_xfer_end_strb_ireg3(10),
      R => \^o1\
    );
\sig_xfer_end_strb_ireg3_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\(0),
      D => sig_xfer_end_strb_im2(11),
      Q => sig_xfer_end_strb_ireg3(11),
      R => \^o1\
    );
\sig_xfer_end_strb_ireg3_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\(0),
      D => sig_xfer_end_strb_im2(12),
      Q => sig_xfer_end_strb_ireg3(12),
      R => \^o1\
    );
\sig_xfer_end_strb_ireg3_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\(0),
      D => sig_xfer_end_strb_im2(13),
      Q => sig_xfer_end_strb_ireg3(13),
      R => \^o1\
    );
\sig_xfer_end_strb_ireg3_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\(0),
      D => sig_xfer_end_strb_im2(14),
      Q => sig_xfer_end_strb_ireg3(14),
      R => \^o1\
    );
\sig_xfer_end_strb_ireg3_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\(0),
      D => sig_xfer_end_strb_im2(15),
      Q => sig_xfer_end_strb_ireg3(15),
      R => \^o1\
    );
\sig_xfer_end_strb_ireg3_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\(0),
      D => \n_0_sig_xfer_end_strb_ireg3[16]_i_1\,
      Q => sig_xfer_end_strb_ireg3(16),
      R => \^o1\
    );
\sig_xfer_end_strb_ireg3_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\(0),
      D => sig_xfer_end_strb_im2(17),
      Q => sig_xfer_end_strb_ireg3(17),
      R => \^o1\
    );
\sig_xfer_end_strb_ireg3_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\(0),
      D => sig_xfer_end_strb_im2(18),
      Q => sig_xfer_end_strb_ireg3(18),
      R => \^o1\
    );
\sig_xfer_end_strb_ireg3_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\(0),
      D => sig_xfer_end_strb_im2(19),
      Q => sig_xfer_end_strb_ireg3(19),
      R => \^o1\
    );
\sig_xfer_end_strb_ireg3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\(0),
      D => sig_xfer_end_strb_im2(1),
      Q => sig_xfer_end_strb_ireg3(1),
      R => \^o1\
    );
\sig_xfer_end_strb_ireg3_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\(0),
      D => sig_xfer_end_strb_im2(20),
      Q => sig_xfer_end_strb_ireg3(20),
      R => \^o1\
    );
\sig_xfer_end_strb_ireg3_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\(0),
      D => sig_xfer_end_strb_im2(21),
      Q => sig_xfer_end_strb_ireg3(21),
      R => \^o1\
    );
\sig_xfer_end_strb_ireg3_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\(0),
      D => sig_xfer_end_strb_im2(22),
      Q => sig_xfer_end_strb_ireg3(22),
      R => \^o1\
    );
\sig_xfer_end_strb_ireg3_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\(0),
      D => sig_xfer_end_strb_im2(23),
      Q => sig_xfer_end_strb_ireg3(23),
      R => \^o1\
    );
\sig_xfer_end_strb_ireg3_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\(0),
      D => sig_xfer_end_strb_im2(24),
      Q => sig_xfer_end_strb_ireg3(24),
      R => \^o1\
    );
\sig_xfer_end_strb_ireg3_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\(0),
      D => sig_xfer_end_strb_im2(25),
      Q => sig_xfer_end_strb_ireg3(25),
      R => \^o1\
    );
\sig_xfer_end_strb_ireg3_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\(0),
      D => sig_xfer_end_strb_im2(26),
      Q => sig_xfer_end_strb_ireg3(26),
      R => \^o1\
    );
\sig_xfer_end_strb_ireg3_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\(0),
      D => sig_xfer_end_strb_im2(27),
      Q => sig_xfer_end_strb_ireg3(27),
      R => \^o1\
    );
\sig_xfer_end_strb_ireg3_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\(0),
      D => sig_xfer_end_strb_im2(28),
      Q => sig_xfer_end_strb_ireg3(28),
      R => \^o1\
    );
\sig_xfer_end_strb_ireg3_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\(0),
      D => sig_xfer_end_strb_im2(29),
      Q => sig_xfer_end_strb_ireg3(29),
      R => \^o1\
    );
\sig_xfer_end_strb_ireg3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\(0),
      D => sig_xfer_end_strb_im2(2),
      Q => sig_xfer_end_strb_ireg3(2),
      R => \^o1\
    );
\sig_xfer_end_strb_ireg3_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\(0),
      D => sig_xfer_end_strb_im2(30),
      Q => sig_xfer_end_strb_ireg3(30),
      R => \^o1\
    );
\sig_xfer_end_strb_ireg3_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\(0),
      D => sig_xfer_end_strb_im2(31),
      Q => sig_xfer_end_strb_ireg3(31),
      R => \^o1\
    );
\sig_xfer_end_strb_ireg3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\(0),
      D => sig_xfer_end_strb_im2(3),
      Q => sig_xfer_end_strb_ireg3(3),
      R => \^o1\
    );
\sig_xfer_end_strb_ireg3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\(0),
      D => sig_xfer_end_strb_im2(4),
      Q => sig_xfer_end_strb_ireg3(4),
      R => \^o1\
    );
\sig_xfer_end_strb_ireg3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\(0),
      D => sig_xfer_end_strb_im2(5),
      Q => sig_xfer_end_strb_ireg3(5),
      R => \^o1\
    );
\sig_xfer_end_strb_ireg3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\(0),
      D => sig_xfer_end_strb_im2(6),
      Q => sig_xfer_end_strb_ireg3(6),
      R => \^o1\
    );
\sig_xfer_end_strb_ireg3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\(0),
      D => sig_xfer_end_strb_im2(7),
      Q => sig_xfer_end_strb_ireg3(7),
      R => \^o1\
    );
\sig_xfer_end_strb_ireg3_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\(0),
      D => sig_xfer_end_strb_im2(8),
      Q => sig_xfer_end_strb_ireg3(8),
      R => \^o1\
    );
\sig_xfer_end_strb_ireg3_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\(0),
      D => sig_xfer_end_strb_im2(9),
      Q => sig_xfer_end_strb_ireg3(9),
      R => \^o1\
    );
sig_xfer_len_eq_0_ireg3_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF8F"
    )
    port map (
      I0 => \n_0_sig_adjusted_addr_incr_ireg2_reg[5]\,
      I1 => n_0_sig_xfer_len_eq_0_ireg3_i_3,
      I2 => \^o16\,
      I3 => \n_0_sig_adjusted_addr_incr_ireg2_reg[10]\,
      I4 => \n_0_sig_adjusted_addr_incr_ireg2_reg[7]\,
      I5 => \^q\(0),
      O => \^o15\
    );
sig_xfer_len_eq_0_ireg3_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => \n_0_sig_adjusted_addr_incr_ireg2_reg[4]\,
      I1 => \n_0_sig_adjusted_addr_incr_ireg2_reg[2]\,
      I2 => \n_0_sig_adjusted_addr_incr_ireg2_reg[1]\,
      I3 => \n_0_sig_adjusted_addr_incr_ireg2_reg[0]\,
      I4 => \n_0_sig_adjusted_addr_incr_ireg2_reg[3]\,
      O => n_0_sig_xfer_len_eq_0_ireg3_i_3
    );
sig_xfer_len_eq_0_ireg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => I10,
      Q => \^o11\,
      R => '0'
    );
sig_xfer_reg_empty_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0001FF01"
    )
    port map (
      I0 => I1,
      I1 => I15,
      I2 => \n_0_sig_addr_cntr_im0_msh[0]_i_4\,
      I3 => \^sig_xfer_reg_empty\,
      I4 => \^sig_ld_xfer_reg\,
      I5 => \^o1\,
      O => n_0_sig_xfer_reg_empty_i_1
    );
sig_xfer_reg_empty_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => n_0_sig_xfer_reg_empty_i_1,
      Q => \^sig_xfer_reg_empty\,
      R => '0'
    );
\sig_xfer_strt_strb_ireg3[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"28A828AAAA2AAA28"
    )
    port map (
      I0 => \n_0_g0_b16__0\,
      I1 => n_0_g0_b31_i_7,
      I2 => n_0_g0_b31_i_14,
      I3 => \n_0_sig_xfer_strt_strb_ireg3[16]_i_2\,
      I4 => \I_STRT_STRB_GEN/sig_start_offset_un\(4),
      I5 => n_0_g0_b31_i_6,
      O => \n_0_sig_xfer_strt_strb_ireg3[16]_i_1\
    );
\sig_xfer_strt_strb_ireg3[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAABBFB"
    )
    port map (
      I0 => \n_0_sig_xfer_strt_strb_ireg3[16]_i_3\,
      I1 => n_0_g0_b31_i_19,
      I2 => n_0_g0_b31_i_17,
      I3 => n_0_g0_b31_i_18,
      I4 => \n_0_sig_xfer_strt_strb_ireg3[16]_i_4\,
      I5 => n_0_g0_b31_i_8,
      O => \n_0_sig_xfer_strt_strb_ireg3[16]_i_2\
    );
\sig_xfer_strt_strb_ireg3[16]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/sig_start_offset_un\(4),
      I1 => n_0_g0_b31_i_15,
      I2 => \I_STRT_STRB_GEN/sig_start_offset_un\(3),
      O => \n_0_sig_xfer_strt_strb_ireg3[16]_i_3\
    );
\sig_xfer_strt_strb_ireg3[16]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => n_0_g0_b31_i_15,
      I1 => \I_STRT_STRB_GEN/sig_start_offset_un\(3),
      O => \n_0_sig_xfer_strt_strb_ireg3[16]_i_4\
    );
\sig_xfer_strt_strb_ireg3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\(0),
      D => sig_xfer_strt_strb_im2(0),
      Q => sig_xfer_strt_strb_ireg3(0),
      R => \^o1\
    );
\sig_xfer_strt_strb_ireg3_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\(0),
      D => n_0_g0_b10,
      Q => sig_xfer_strt_strb_ireg3(10),
      R => \^o1\
    );
\sig_xfer_strt_strb_ireg3_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\(0),
      D => n_0_g0_b11,
      Q => sig_xfer_strt_strb_ireg3(11),
      R => \^o1\
    );
\sig_xfer_strt_strb_ireg3_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\(0),
      D => n_0_g0_b12,
      Q => sig_xfer_strt_strb_ireg3(12),
      R => \^o1\
    );
\sig_xfer_strt_strb_ireg3_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\(0),
      D => n_0_g0_b13,
      Q => sig_xfer_strt_strb_ireg3(13),
      R => \^o1\
    );
\sig_xfer_strt_strb_ireg3_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\(0),
      D => n_0_g0_b14,
      Q => sig_xfer_strt_strb_ireg3(14),
      R => \^o1\
    );
\sig_xfer_strt_strb_ireg3_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\(0),
      D => n_0_g0_b15,
      Q => sig_xfer_strt_strb_ireg3(15),
      R => \^o1\
    );
\sig_xfer_strt_strb_ireg3_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\(0),
      D => \n_0_sig_xfer_strt_strb_ireg3[16]_i_1\,
      Q => sig_xfer_strt_strb_ireg3(16),
      R => \^o1\
    );
\sig_xfer_strt_strb_ireg3_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\(0),
      D => n_0_g0_b17,
      Q => sig_xfer_strt_strb_ireg3(17),
      R => \^o1\
    );
\sig_xfer_strt_strb_ireg3_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\(0),
      D => n_0_g0_b18,
      Q => sig_xfer_strt_strb_ireg3(18),
      R => \^o1\
    );
\sig_xfer_strt_strb_ireg3_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\(0),
      D => n_0_g0_b19,
      Q => sig_xfer_strt_strb_ireg3(19),
      R => \^o1\
    );
\sig_xfer_strt_strb_ireg3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\(0),
      D => n_0_g0_b1,
      Q => sig_xfer_strt_strb_ireg3(1),
      R => \^o1\
    );
\sig_xfer_strt_strb_ireg3_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\(0),
      D => n_0_g0_b20,
      Q => sig_xfer_strt_strb_ireg3(20),
      R => \^o1\
    );
\sig_xfer_strt_strb_ireg3_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\(0),
      D => n_0_g0_b21,
      Q => sig_xfer_strt_strb_ireg3(21),
      R => \^o1\
    );
\sig_xfer_strt_strb_ireg3_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\(0),
      D => n_0_g0_b22,
      Q => sig_xfer_strt_strb_ireg3(22),
      R => \^o1\
    );
\sig_xfer_strt_strb_ireg3_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\(0),
      D => n_0_g0_b23,
      Q => sig_xfer_strt_strb_ireg3(23),
      R => \^o1\
    );
\sig_xfer_strt_strb_ireg3_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\(0),
      D => n_0_g0_b24,
      Q => sig_xfer_strt_strb_ireg3(24),
      R => \^o1\
    );
\sig_xfer_strt_strb_ireg3_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\(0),
      D => n_0_g0_b25,
      Q => sig_xfer_strt_strb_ireg3(25),
      R => \^o1\
    );
\sig_xfer_strt_strb_ireg3_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\(0),
      D => n_0_g0_b26,
      Q => sig_xfer_strt_strb_ireg3(26),
      R => \^o1\
    );
\sig_xfer_strt_strb_ireg3_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\(0),
      D => n_0_g0_b27,
      Q => sig_xfer_strt_strb_ireg3(27),
      R => \^o1\
    );
\sig_xfer_strt_strb_ireg3_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\(0),
      D => n_0_g0_b28,
      Q => sig_xfer_strt_strb_ireg3(28),
      R => \^o1\
    );
\sig_xfer_strt_strb_ireg3_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\(0),
      D => n_0_g0_b29,
      Q => sig_xfer_strt_strb_ireg3(29),
      R => \^o1\
    );
\sig_xfer_strt_strb_ireg3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\(0),
      D => n_0_g0_b2,
      Q => sig_xfer_strt_strb_ireg3(2),
      R => \^o1\
    );
\sig_xfer_strt_strb_ireg3_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\(0),
      D => n_0_g0_b30,
      Q => sig_xfer_strt_strb_ireg3(30),
      R => \^o1\
    );
\sig_xfer_strt_strb_ireg3_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\(0),
      D => sig_xfer_strt_strb_im2(31),
      Q => sig_xfer_strt_strb_ireg3(31),
      R => \^o1\
    );
\sig_xfer_strt_strb_ireg3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\(0),
      D => n_0_g0_b3,
      Q => sig_xfer_strt_strb_ireg3(3),
      R => \^o1\
    );
\sig_xfer_strt_strb_ireg3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\(0),
      D => n_0_g0_b4,
      Q => sig_xfer_strt_strb_ireg3(4),
      R => \^o1\
    );
\sig_xfer_strt_strb_ireg3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\(0),
      D => n_0_g0_b5,
      Q => sig_xfer_strt_strb_ireg3(5),
      R => \^o1\
    );
\sig_xfer_strt_strb_ireg3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\(0),
      D => n_0_g0_b6,
      Q => sig_xfer_strt_strb_ireg3(6),
      R => \^o1\
    );
\sig_xfer_strt_strb_ireg3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\(0),
      D => n_0_g0_b7,
      Q => sig_xfer_strt_strb_ireg3(7),
      R => \^o1\
    );
\sig_xfer_strt_strb_ireg3_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\(0),
      D => n_0_g0_b8,
      Q => sig_xfer_strt_strb_ireg3(8),
      R => \^o1\
    );
\sig_xfer_strt_strb_ireg3_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o2\(0),
      D => n_0_g0_b9,
      Q => sig_xfer_strt_strb_ireg3(9),
      R => \^o1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity DMA_axi_datamover_rd_status_cntl is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O1 : out STD_LOGIC;
    sig_rsc2data_ready : out STD_LOGIC;
    sig_data2rsc_tag : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_rd_sts_interr_reg0 : in STD_LOGIC;
    sig_rd_sts_decerr_reg0 : in STD_LOGIC;
    sig_rd_sts_reg_full0 : in STD_LOGIC;
    p_0_in_0 : in STD_LOGIC;
    sig_stat2rsc_status_ready : in STD_LOGIC;
    I1 : in STD_LOGIC;
    sig_data2rsc_slverr : in STD_LOGIC;
    sig_data2rsc_valid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of DMA_axi_datamover_rd_status_cntl : entity is "axi_datamover_rd_status_cntl";
end DMA_axi_datamover_rd_status_cntl;

architecture STRUCTURE of DMA_axi_datamover_rd_status_cntl is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^o1\ : STD_LOGIC;
  signal \n_0_sig_rd_sts_tag_reg[0]_i_1\ : STD_LOGIC;
  signal sig_push_rd_sts_reg : STD_LOGIC;
  signal sig_rd_sts_slverr_reg0 : STD_LOGIC;
  signal \^sig_rsc2data_ready\ : STD_LOGIC;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
  O1 <= \^o1\;
  sig_rsc2data_ready <= \^sig_rsc2data_ready\;
sig_rd_sts_decerr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_rd_sts_reg,
      D => sig_rd_sts_decerr_reg0,
      Q => \^d\(2),
      R => \n_0_sig_rd_sts_tag_reg[0]_i_1\
    );
sig_rd_sts_interr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_rd_sts_reg,
      D => sig_rd_sts_interr_reg0,
      Q => \^d\(1),
      R => \n_0_sig_rd_sts_tag_reg[0]_i_1\
    );
sig_rd_sts_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_rd_sts_reg,
      D => p_0_in_0,
      Q => \^sig_rsc2data_ready\,
      S => \n_0_sig_rd_sts_tag_reg[0]_i_1\
    );
sig_rd_sts_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_rd_sts_reg,
      D => sig_rd_sts_reg_full0,
      Q => \^o1\,
      R => \n_0_sig_rd_sts_tag_reg[0]_i_1\
    );
sig_rd_sts_slverr_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^d\(3),
      I1 => sig_data2rsc_slverr,
      O => sig_rd_sts_slverr_reg0
    );
sig_rd_sts_slverr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_rd_sts_reg,
      D => sig_rd_sts_slverr_reg0,
      Q => \^d\(3),
      R => \n_0_sig_rd_sts_tag_reg[0]_i_1\
    );
\sig_rd_sts_tag_reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
    port map (
      I0 => \^o1\,
      I1 => sig_stat2rsc_status_ready,
      I2 => I1,
      O => \n_0_sig_rd_sts_tag_reg[0]_i_1\
    );
\sig_rd_sts_tag_reg[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^sig_rsc2data_ready\,
      I1 => sig_data2rsc_valid,
      O => sig_push_rd_sts_reg
    );
\sig_rd_sts_tag_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_rd_sts_reg,
      D => sig_data2rsc_tag(0),
      Q => \^d\(0),
      R => \n_0_sig_rd_sts_tag_reg[0]_i_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity DMA_axi_datamover_rddata_cntl is
  port (
    O1 : out STD_LOGIC;
    sig_data2rsc_valid : out STD_LOGIC;
    sig_next_calc_error_reg : out STD_LOGIC;
    O2 : out STD_LOGIC;
    sig_data2addr_stop_req : out STD_LOGIC;
    sig_halt_reg_dly2 : out STD_LOGIC;
    sig_halt_reg_dly3 : out STD_LOGIC;
    sig_data2rsc_tag : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_data2rsc_slverr : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    O12 : out STD_LOGIC;
    O13 : out STD_LOGIC;
    O14 : out STD_LOGIC;
    O15 : out STD_LOGIC;
    O16 : out STD_LOGIC;
    O17 : out STD_LOGIC;
    O18 : out STD_LOGIC;
    O19 : out STD_LOGIC;
    O20 : out STD_LOGIC;
    O21 : out STD_LOGIC;
    O22 : out STD_LOGIC;
    O23 : out STD_LOGIC;
    O24 : out STD_LOGIC;
    O25 : out STD_LOGIC;
    O26 : out STD_LOGIC;
    O27 : out STD_LOGIC;
    O28 : out STD_LOGIC;
    O29 : out STD_LOGIC;
    O30 : out STD_LOGIC;
    O31 : out STD_LOGIC;
    O32 : out STD_LOGIC;
    O33 : out STD_LOGIC;
    O34 : out STD_LOGIC;
    O35 : out STD_LOGIC;
    O36 : out STD_LOGIC;
    O37 : out STD_LOGIC;
    O38 : out STD_LOGIC;
    O39 : out STD_LOGIC;
    sig_rd_sts_decerr_reg0 : out STD_LOGIC;
    sig_rd_sts_reg_full0 : out STD_LOGIC;
    p_0_in_0 : out STD_LOGIC;
    sig_rd_sts_interr_reg0 : out STD_LOGIC;
    O40 : out STD_LOGIC;
    O41 : out STD_LOGIC;
    O42 : out STD_LOGIC;
    O43 : out STD_LOGIC;
    O44 : out STD_LOGIC;
    DINA : out STD_LOGIC_VECTOR ( 33 downto 0 );
    m_axi_mm2s_rready : out STD_LOGIC;
    O45 : out STD_LOGIC;
    sig_data2skid_halt : out STD_LOGIC;
    sig_mstr2data_cmd_cmplt : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_mstr2data_sequential : in STD_LOGIC;
    sig_mstr2data_eof : in STD_LOGIC;
    sig_mstr2sf_tag : in STD_LOGIC_VECTOR ( 0 to 0 );
    I12 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    sig_rsc2data_ready : in STD_LOGIC;
    I3 : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    I4 : in STD_LOGIC;
    sig_mm2s_allow_addr_req : in STD_LOGIC;
    m_axi_mm2s_rlast : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_wrcnt_mblen_slice : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_rvalid : in STD_LOGIC;
    sig_addr2rsc_calc_error : in STD_LOGIC;
    sig_stop_request : in STD_LOGIC;
    sig_sstrb_stop_mask : in STD_LOGIC_VECTOR ( 31 downto 0 );
    I5 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_mm2s_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    I6 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I9 : in STD_LOGIC;
    sig_addr2data_addr_posted : in STD_LOGIC;
    I10 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    I11 : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of DMA_axi_datamover_rddata_cntl : entity is "axi_datamover_rddata_cntl";
end DMA_axi_datamover_rddata_cntl;

architecture STRUCTURE of DMA_axi_datamover_rddata_cntl is
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal \^o4\ : STD_LOGIC;
  signal \^o42\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \n_0_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_6\ : STD_LOGIC;
  signal n_0_m_axi_mm2s_rready_INST_0_i_1 : STD_LOGIC;
  signal \n_0_sig_addr_posted_cntr[0]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_posted_cntr[1]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_posted_cntr[2]_i_1\ : STD_LOGIC;
  signal n_0_sig_coelsc_reg_full_i_1 : STD_LOGIC;
  signal \n_0_sig_dbeat_cntr[5]_i_2\ : STD_LOGIC;
  signal \n_0_sig_dbeat_cntr[7]_i_1\ : STD_LOGIC;
  signal \n_0_sig_dbeat_cntr[7]_i_4\ : STD_LOGIC;
  signal \n_0_sig_dqual_reg_empty_i_1__0\ : STD_LOGIC;
  signal n_0_sig_dqual_reg_full_i_1 : STD_LOGIC;
  signal n_0_sig_last_dbeat_i_4 : STD_LOGIC;
  signal n_0_sig_ld_new_cmd_reg_i_1 : STD_LOGIC;
  signal n_0_sig_next_cmd_cmplt_reg_i_1 : STD_LOGIC;
  signal n_0_sig_next_cmd_cmplt_reg_i_4 : STD_LOGIC;
  signal n_0_sig_next_cmd_cmplt_reg_i_5 : STD_LOGIC;
  signal n_0_sig_next_cmd_cmplt_reg_i_6 : STD_LOGIC;
  signal n_0_sig_next_cmd_cmplt_reg_i_7 : STD_LOGIC;
  signal n_0_sig_next_cmd_cmplt_reg_i_9 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sig_addr_posted_cntr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sig_cmd_cmplt_last_dbeat : STD_LOGIC;
  signal sig_coelsc_decerr_reg0 : STD_LOGIC;
  signal sig_coelsc_interr_reg0 : STD_LOGIC;
  signal sig_coelsc_slverr_reg0 : STD_LOGIC;
  signal \^sig_data2addr_stop_req\ : STD_LOGIC;
  signal sig_data2rsc_calc_err : STD_LOGIC;
  signal sig_data2rsc_decerr : STD_LOGIC;
  signal \^sig_data2rsc_slverr\ : STD_LOGIC;
  signal \^sig_data2rsc_valid\ : STD_LOGIC;
  signal \sig_dbeat_cntr_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sig_dqual_reg_empty : STD_LOGIC;
  signal sig_dqual_reg_full : STD_LOGIC;
  signal sig_halt_reg_dly1 : STD_LOGIC;
  signal \^sig_halt_reg_dly2\ : STD_LOGIC;
  signal \^sig_halt_reg_dly3\ : STD_LOGIC;
  signal sig_last_mmap_dbeat : STD_LOGIC;
  signal sig_ld_new_cmd_reg : STD_LOGIC;
  signal \^sig_next_calc_error_reg\ : STD_LOGIC;
  signal sig_next_cmd_cmplt_reg : STD_LOGIC;
  signal sig_next_eof_reg : STD_LOGIC;
  signal sig_next_last_strb_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_next_sequential_reg : STD_LOGIC;
  signal sig_next_strt_strb_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_next_tag_reg : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sig_push_coelsc_reg : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_4\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of m_axi_mm2s_rready_INST_0_i_1 : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \sig_addr_cntr_im0_msh[0]_i_3\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \sig_addr_posted_cntr[0]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \sig_addr_posted_cntr[1]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \sig_addr_posted_cntr[2]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of sig_coelsc_decerr_reg_i_1 : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of sig_coelsc_interr_reg_i_1 : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of sig_coelsc_slverr_reg_i_1 : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[0]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[1]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[2]_i_2\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[6]_i_1__0\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[7]_i_2__0\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[7]_i_3\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of sig_next_cmd_cmplt_reg_i_6 : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of sig_next_cmd_cmplt_reg_i_7 : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of sig_posted_to_axi_2_i_1 : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of sig_rd_sts_interr_reg_i_1 : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of sig_rd_sts_reg_full_i_1 : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of sig_s_ready_dup_i_3 : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of sig_sready_stop_reg_i_1 : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \sig_sstrb_stop_mask[0]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \sig_sstrb_stop_mask[10]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \sig_sstrb_stop_mask[11]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \sig_sstrb_stop_mask[12]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \sig_sstrb_stop_mask[13]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \sig_sstrb_stop_mask[14]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \sig_sstrb_stop_mask[15]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \sig_sstrb_stop_mask[16]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \sig_sstrb_stop_mask[17]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \sig_sstrb_stop_mask[18]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \sig_sstrb_stop_mask[19]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \sig_sstrb_stop_mask[1]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \sig_sstrb_stop_mask[20]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \sig_sstrb_stop_mask[21]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \sig_sstrb_stop_mask[22]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \sig_sstrb_stop_mask[23]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \sig_sstrb_stop_mask[24]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \sig_sstrb_stop_mask[25]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \sig_sstrb_stop_mask[26]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \sig_sstrb_stop_mask[27]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \sig_sstrb_stop_mask[28]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \sig_sstrb_stop_mask[29]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \sig_sstrb_stop_mask[2]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \sig_sstrb_stop_mask[30]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \sig_sstrb_stop_mask[31]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \sig_sstrb_stop_mask[3]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \sig_sstrb_stop_mask[4]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \sig_sstrb_stop_mask[5]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \sig_sstrb_stop_mask[6]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \sig_sstrb_stop_mask[7]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \sig_sstrb_stop_mask[8]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \sig_sstrb_stop_mask[9]_i_1\ : label is "soft_lutpair226";
begin
  O1 <= \^o1\;
  O2 <= \^o2\;
  O3 <= \^o3\;
  O4 <= \^o4\;
  O42 <= \^o42\;
  Q(0) <= \^q\(0);
  sig_data2addr_stop_req <= \^sig_data2addr_stop_req\;
  sig_data2rsc_slverr <= \^sig_data2rsc_slverr\;
  sig_data2rsc_valid <= \^sig_data2rsc_valid\;
  sig_halt_reg_dly2 <= \^sig_halt_reg_dly2\;
  sig_halt_reg_dly3 <= \^sig_halt_reg_dly3\;
  sig_next_calc_error_reg <= \^sig_next_calc_error_reg\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBBBBA"
    )
    port map (
      I0 => \n_0_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_6\,
      I1 => n_0_sig_next_cmd_cmplt_reg_i_7,
      I2 => sig_addr_posted_cntr(1),
      I3 => sig_addr_posted_cntr(0),
      I4 => sig_addr_posted_cntr(2),
      O => O43
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040404040404000"
    )
    port map (
      I0 => \^sig_next_calc_error_reg\,
      I1 => sig_dqual_reg_full,
      I2 => \^sig_data2addr_stop_req\,
      I3 => sig_addr_posted_cntr(0),
      I4 => sig_addr_posted_cntr(1),
      I5 => sig_addr_posted_cntr(2),
      O => \n_0_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_6\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
    port map (
      I0 => \^o3\,
      I1 => sig_next_last_strb_reg(15),
      I2 => \^o4\,
      I3 => sig_next_strt_strb_reg(15),
      I4 => \^sig_data2addr_stop_req\,
      O => DINA(15)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
    port map (
      I0 => \^o3\,
      I1 => sig_next_last_strb_reg(6),
      I2 => \^o4\,
      I3 => sig_next_strt_strb_reg(6),
      I4 => \^sig_data2addr_stop_req\,
      O => DINA(6)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
    port map (
      I0 => \^o3\,
      I1 => sig_next_last_strb_reg(5),
      I2 => \^o4\,
      I3 => sig_next_strt_strb_reg(5),
      I4 => \^sig_data2addr_stop_req\,
      O => DINA(5)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
    port map (
      I0 => \^o3\,
      I1 => sig_next_last_strb_reg(4),
      I2 => \^o4\,
      I3 => sig_next_strt_strb_reg(4),
      I4 => \^sig_data2addr_stop_req\,
      O => DINA(4)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
    port map (
      I0 => \^o3\,
      I1 => sig_next_last_strb_reg(3),
      I2 => \^o4\,
      I3 => sig_next_strt_strb_reg(3),
      I4 => \^sig_data2addr_stop_req\,
      O => DINA(3)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
    port map (
      I0 => \^o3\,
      I1 => sig_next_last_strb_reg(2),
      I2 => \^o4\,
      I3 => sig_next_strt_strb_reg(2),
      I4 => \^sig_data2addr_stop_req\,
      O => DINA(2)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
    port map (
      I0 => \^o3\,
      I1 => sig_next_last_strb_reg(1),
      I2 => \^o4\,
      I3 => sig_next_strt_strb_reg(1),
      I4 => \^sig_data2addr_stop_req\,
      O => DINA(1)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
    port map (
      I0 => \^o3\,
      I1 => sig_next_last_strb_reg(0),
      I2 => \^o4\,
      I3 => sig_next_strt_strb_reg(0),
      I4 => \^sig_data2addr_stop_req\,
      O => DINA(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF004000400040"
    )
    port map (
      I0 => n_0_m_axi_mm2s_rready_INST_0_i_1,
      I1 => \^sig_data2addr_stop_req\,
      I2 => sig_dqual_reg_full,
      I3 => \^sig_next_calc_error_reg\,
      I4 => sig_next_cmd_cmplt_reg,
      I5 => m_axi_mm2s_rlast,
      O => DINA(33)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF004000400040"
    )
    port map (
      I0 => n_0_m_axi_mm2s_rready_INST_0_i_1,
      I1 => \^sig_data2addr_stop_req\,
      I2 => sig_dqual_reg_full,
      I3 => \^sig_next_calc_error_reg\,
      I4 => sig_next_eof_reg,
      I5 => m_axi_mm2s_rlast,
      O => DINA(32)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
    port map (
      I0 => \^o3\,
      I1 => sig_next_last_strb_reg(31),
      I2 => \^o4\,
      I3 => sig_next_strt_strb_reg(31),
      I4 => \^sig_data2addr_stop_req\,
      O => DINA(31)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
    port map (
      I0 => \^o3\,
      I1 => sig_next_last_strb_reg(14),
      I2 => \^o4\,
      I3 => sig_next_strt_strb_reg(14),
      I4 => \^sig_data2addr_stop_req\,
      O => DINA(14)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
    port map (
      I0 => \^o3\,
      I1 => sig_next_last_strb_reg(30),
      I2 => \^o4\,
      I3 => sig_next_strt_strb_reg(30),
      I4 => \^sig_data2addr_stop_req\,
      O => DINA(30)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
    port map (
      I0 => \^o3\,
      I1 => sig_next_last_strb_reg(29),
      I2 => \^o4\,
      I3 => sig_next_strt_strb_reg(29),
      I4 => \^sig_data2addr_stop_req\,
      O => DINA(29)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
    port map (
      I0 => \^o3\,
      I1 => sig_next_last_strb_reg(28),
      I2 => \^o4\,
      I3 => sig_next_strt_strb_reg(28),
      I4 => \^sig_data2addr_stop_req\,
      O => DINA(28)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
    port map (
      I0 => \^o3\,
      I1 => sig_next_last_strb_reg(27),
      I2 => \^o4\,
      I3 => sig_next_strt_strb_reg(27),
      I4 => \^sig_data2addr_stop_req\,
      O => DINA(27)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
    port map (
      I0 => \^o3\,
      I1 => sig_next_last_strb_reg(26),
      I2 => \^o4\,
      I3 => sig_next_strt_strb_reg(26),
      I4 => \^sig_data2addr_stop_req\,
      O => DINA(26)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
    port map (
      I0 => \^o3\,
      I1 => sig_next_last_strb_reg(25),
      I2 => \^o4\,
      I3 => sig_next_strt_strb_reg(25),
      I4 => \^sig_data2addr_stop_req\,
      O => DINA(25)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
    port map (
      I0 => \^o3\,
      I1 => sig_next_last_strb_reg(24),
      I2 => \^o4\,
      I3 => sig_next_strt_strb_reg(24),
      I4 => \^sig_data2addr_stop_req\,
      O => DINA(24)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
    port map (
      I0 => \^o3\,
      I1 => sig_next_last_strb_reg(23),
      I2 => \^o4\,
      I3 => sig_next_strt_strb_reg(23),
      I4 => \^sig_data2addr_stop_req\,
      O => DINA(23)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
    port map (
      I0 => \^o3\,
      I1 => sig_next_last_strb_reg(22),
      I2 => \^o4\,
      I3 => sig_next_strt_strb_reg(22),
      I4 => \^sig_data2addr_stop_req\,
      O => DINA(22)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
    port map (
      I0 => \^o3\,
      I1 => sig_next_last_strb_reg(21),
      I2 => \^o4\,
      I3 => sig_next_strt_strb_reg(21),
      I4 => \^sig_data2addr_stop_req\,
      O => DINA(21)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
    port map (
      I0 => \^o3\,
      I1 => sig_next_last_strb_reg(13),
      I2 => \^o4\,
      I3 => sig_next_strt_strb_reg(13),
      I4 => \^sig_data2addr_stop_req\,
      O => DINA(13)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
    port map (
      I0 => \^o3\,
      I1 => sig_next_last_strb_reg(20),
      I2 => \^o4\,
      I3 => sig_next_strt_strb_reg(20),
      I4 => \^sig_data2addr_stop_req\,
      O => DINA(20)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
    port map (
      I0 => \^o3\,
      I1 => sig_next_last_strb_reg(19),
      I2 => \^o4\,
      I3 => sig_next_strt_strb_reg(19),
      I4 => \^sig_data2addr_stop_req\,
      O => DINA(19)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
    port map (
      I0 => \^o3\,
      I1 => sig_next_last_strb_reg(18),
      I2 => \^o4\,
      I3 => sig_next_strt_strb_reg(18),
      I4 => \^sig_data2addr_stop_req\,
      O => DINA(18)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
    port map (
      I0 => \^o3\,
      I1 => sig_next_last_strb_reg(17),
      I2 => \^o4\,
      I3 => sig_next_strt_strb_reg(17),
      I4 => \^sig_data2addr_stop_req\,
      O => DINA(17)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
    port map (
      I0 => \^o3\,
      I1 => sig_next_last_strb_reg(16),
      I2 => \^o4\,
      I3 => sig_next_strt_strb_reg(16),
      I4 => \^sig_data2addr_stop_req\,
      O => DINA(16)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
    port map (
      I0 => \^o3\,
      I1 => sig_next_last_strb_reg(12),
      I2 => \^o4\,
      I3 => sig_next_strt_strb_reg(12),
      I4 => \^sig_data2addr_stop_req\,
      O => DINA(12)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
    port map (
      I0 => \^o3\,
      I1 => sig_next_last_strb_reg(11),
      I2 => \^o4\,
      I3 => sig_next_strt_strb_reg(11),
      I4 => \^sig_data2addr_stop_req\,
      O => DINA(11)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
    port map (
      I0 => \^o3\,
      I1 => sig_next_last_strb_reg(10),
      I2 => \^o4\,
      I3 => sig_next_strt_strb_reg(10),
      I4 => \^sig_data2addr_stop_req\,
      O => DINA(10)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
    port map (
      I0 => \^o3\,
      I1 => sig_next_last_strb_reg(9),
      I2 => \^o4\,
      I3 => sig_next_strt_strb_reg(9),
      I4 => \^sig_data2addr_stop_req\,
      O => DINA(9)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
    port map (
      I0 => \^o3\,
      I1 => sig_next_last_strb_reg(8),
      I2 => \^o4\,
      I3 => sig_next_strt_strb_reg(8),
      I4 => \^sig_data2addr_stop_req\,
      O => DINA(8)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
    port map (
      I0 => \^o3\,
      I1 => sig_next_last_strb_reg(7),
      I2 => \^o4\,
      I3 => sig_next_strt_strb_reg(7),
      I4 => \^sig_data2addr_stop_req\,
      O => DINA(7)
    );
m_axi_mm2s_rready_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000D00"
    )
    port map (
      I0 => sig_wrcnt_mblen_slice(0),
      I1 => \^sig_data2addr_stop_req\,
      I2 => \^sig_data2rsc_valid\,
      I3 => sig_dqual_reg_full,
      I4 => \^sig_next_calc_error_reg\,
      I5 => n_0_m_axi_mm2s_rready_INST_0_i_1,
      O => m_axi_mm2s_rready
    );
m_axi_mm2s_rready_INST_0_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => sig_addr_posted_cntr(2),
      I1 => sig_addr_posted_cntr(1),
      I2 => sig_addr_posted_cntr(0),
      O => n_0_m_axi_mm2s_rready_INST_0_i_1
    );
\sig_addr_cntr_im0_msh[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8CCC"
    )
    port map (
      I0 => \^sig_data2addr_stop_req\,
      I1 => sig_mstr2addr_cmd_valid,
      I2 => I4,
      I3 => sig_mm2s_allow_addr_req,
      O => O41
    );
\sig_addr_posted_cntr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F08F0EF0"
    )
    port map (
      I0 => sig_addr_posted_cntr(2),
      I1 => sig_addr_posted_cntr(1),
      I2 => sig_addr_posted_cntr(0),
      I3 => \^o2\,
      I4 => sig_addr2data_addr_posted,
      O => \n_0_sig_addr_posted_cntr[0]_i_1\
    );
\sig_addr_posted_cntr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCBCC2CC"
    )
    port map (
      I0 => sig_addr_posted_cntr(2),
      I1 => sig_addr_posted_cntr(1),
      I2 => sig_addr_posted_cntr(0),
      I3 => \^o2\,
      I4 => sig_addr2data_addr_posted,
      O => \n_0_sig_addr_posted_cntr[1]_i_1\
    );
\sig_addr_posted_cntr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAA8AA"
    )
    port map (
      I0 => sig_addr_posted_cntr(2),
      I1 => sig_addr_posted_cntr(1),
      I2 => sig_addr_posted_cntr(0),
      I3 => \^o2\,
      I4 => sig_addr2data_addr_posted,
      O => \n_0_sig_addr_posted_cntr[2]_i_1\
    );
\sig_addr_posted_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \n_0_sig_addr_posted_cntr[0]_i_1\,
      Q => sig_addr_posted_cntr(0),
      R => SR(0)
    );
\sig_addr_posted_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \n_0_sig_addr_posted_cntr[1]_i_1\,
      Q => sig_addr_posted_cntr(1),
      R => SR(0)
    );
\sig_addr_posted_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \n_0_sig_addr_posted_cntr[2]_i_1\,
      Q => sig_addr_posted_cntr(2),
      R => SR(0)
    );
sig_coelsc_decerr_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => m_axi_mm2s_rresp(1),
      I1 => m_axi_mm2s_rresp(0),
      I2 => sig_data2rsc_decerr,
      O => sig_coelsc_decerr_reg0
    );
sig_coelsc_decerr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_coelsc_decerr_reg0,
      Q => sig_data2rsc_decerr,
      R => n_0_sig_coelsc_reg_full_i_1
    );
sig_coelsc_interr_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => sig_data2rsc_calc_err,
      I1 => \^sig_next_calc_error_reg\,
      O => sig_coelsc_interr_reg0
    );
sig_coelsc_interr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_coelsc_interr_reg0,
      Q => sig_data2rsc_calc_err,
      R => n_0_sig_coelsc_reg_full_i_1
    );
sig_coelsc_reg_full_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7000FFFF"
    )
    port map (
      I0 => sig_ld_new_cmd_reg,
      I1 => \^sig_next_calc_error_reg\,
      I2 => sig_rsc2data_ready,
      I3 => \^sig_data2rsc_valid\,
      I4 => I3,
      O => n_0_sig_coelsc_reg_full_i_1
    );
sig_coelsc_reg_full_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
    port map (
      I0 => n_0_sig_next_cmd_cmplt_reg_i_4,
      I1 => \^sig_next_calc_error_reg\,
      I2 => sig_ld_new_cmd_reg,
      O => sig_push_coelsc_reg
    );
sig_coelsc_reg_full_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
    port map (
      I0 => \^sig_next_calc_error_reg\,
      I1 => sig_next_cmd_cmplt_reg,
      I2 => m_axi_mm2s_rlast,
      O => sig_cmd_cmplt_last_dbeat
    );
sig_coelsc_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_cmd_cmplt_last_dbeat,
      Q => \^sig_data2rsc_valid\,
      R => n_0_sig_coelsc_reg_full_i_1
    );
sig_coelsc_slverr_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => m_axi_mm2s_rresp(0),
      I1 => m_axi_mm2s_rresp(1),
      I2 => \^sig_data2rsc_slverr\,
      O => sig_coelsc_slverr_reg0
    );
sig_coelsc_slverr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_coelsc_slverr_reg0,
      Q => \^sig_data2rsc_slverr\,
      R => n_0_sig_coelsc_reg_full_i_1
    );
\sig_coelsc_tag_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_next_tag_reg(0),
      Q => sig_data2rsc_tag(0),
      R => n_0_sig_coelsc_reg_full_i_1
    );
\sig_dbeat_cntr[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
    port map (
      I0 => I6(0),
      I1 => \^o1\,
      I2 => \sig_dbeat_cntr_reg__0\(0),
      O => p_0_in(0)
    );
\sig_dbeat_cntr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9F90909F"
    )
    port map (
      I0 => I7,
      I1 => I8(0),
      I2 => \^o1\,
      I3 => \sig_dbeat_cntr_reg__0\(0),
      I4 => \sig_dbeat_cntr_reg__0\(1),
      O => p_0_in(1)
    );
\sig_dbeat_cntr[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \sig_dbeat_cntr_reg__0\(0),
      I1 => \sig_dbeat_cntr_reg__0\(1),
      O => O45
    );
\sig_dbeat_cntr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B8B8B88B"
    )
    port map (
      I0 => I6(1),
      I1 => \^o1\,
      I2 => \sig_dbeat_cntr_reg__0\(3),
      I3 => \^q\(0),
      I4 => \sig_dbeat_cntr_reg__0\(0),
      I5 => \sig_dbeat_cntr_reg__0\(1),
      O => p_0_in(3)
    );
\sig_dbeat_cntr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88BB8B8"
    )
    port map (
      I0 => I6(2),
      I1 => \^o1\,
      I2 => \sig_dbeat_cntr_reg__0\(4),
      I3 => \sig_dbeat_cntr_reg__0\(3),
      I4 => \n_0_sig_dbeat_cntr[5]_i_2\,
      O => p_0_in(4)
    );
\sig_dbeat_cntr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B88BB8B8B8B8"
    )
    port map (
      I0 => I6(3),
      I1 => \^o1\,
      I2 => \sig_dbeat_cntr_reg__0\(5),
      I3 => \sig_dbeat_cntr_reg__0\(3),
      I4 => \sig_dbeat_cntr_reg__0\(4),
      I5 => \n_0_sig_dbeat_cntr[5]_i_2\,
      O => p_0_in(5)
    );
\sig_dbeat_cntr[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => \sig_dbeat_cntr_reg__0\(1),
      I1 => \sig_dbeat_cntr_reg__0\(0),
      I2 => \^q\(0),
      O => \n_0_sig_dbeat_cntr[5]_i_2\
    );
\sig_dbeat_cntr[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
    port map (
      I0 => \n_0_sig_dbeat_cntr[7]_i_4\,
      I1 => \sig_dbeat_cntr_reg__0\(6),
      I2 => \^o1\,
      O => p_0_in(6)
    );
\sig_dbeat_cntr[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^o1\,
      I1 => \^o42\,
      O => \n_0_sig_dbeat_cntr[7]_i_1\
    );
\sig_dbeat_cntr[7]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D2"
    )
    port map (
      I0 => \n_0_sig_dbeat_cntr[7]_i_4\,
      I1 => \sig_dbeat_cntr_reg__0\(6),
      I2 => \sig_dbeat_cntr_reg__0\(7),
      I3 => \^o1\,
      O => p_0_in(7)
    );
\sig_dbeat_cntr[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8AA"
    )
    port map (
      I0 => n_0_sig_next_cmd_cmplt_reg_i_4,
      I1 => \sig_dbeat_cntr_reg__0\(6),
      I2 => \sig_dbeat_cntr_reg__0\(7),
      I3 => \n_0_sig_dbeat_cntr[7]_i_4\,
      O => \^o42\
    );
\sig_dbeat_cntr[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \sig_dbeat_cntr_reg__0\(1),
      I1 => \sig_dbeat_cntr_reg__0\(0),
      I2 => \^q\(0),
      I3 => \sig_dbeat_cntr_reg__0\(5),
      I4 => \sig_dbeat_cntr_reg__0\(3),
      I5 => \sig_dbeat_cntr_reg__0\(4),
      O => \n_0_sig_dbeat_cntr[7]_i_4\
    );
\sig_dbeat_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_dbeat_cntr[7]_i_1\,
      D => p_0_in(0),
      Q => \sig_dbeat_cntr_reg__0\(0),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_dbeat_cntr[7]_i_1\,
      D => p_0_in(1),
      Q => \sig_dbeat_cntr_reg__0\(1),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_dbeat_cntr[7]_i_1\,
      D => D(0),
      Q => \^q\(0),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_dbeat_cntr[7]_i_1\,
      D => p_0_in(3),
      Q => \sig_dbeat_cntr_reg__0\(3),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_dbeat_cntr[7]_i_1\,
      D => p_0_in(4),
      Q => \sig_dbeat_cntr_reg__0\(4),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_dbeat_cntr[7]_i_1\,
      D => p_0_in(5),
      Q => \sig_dbeat_cntr_reg__0\(5),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_dbeat_cntr[7]_i_1\,
      D => p_0_in(6),
      Q => \sig_dbeat_cntr_reg__0\(6),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_dbeat_cntr[7]_i_1\,
      D => p_0_in(7),
      Q => \sig_dbeat_cntr_reg__0\(7),
      R => SR(0)
    );
\sig_dqual_reg_empty_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55FF40FF"
    )
    port map (
      I0 => \^o1\,
      I1 => m_axi_mm2s_rlast,
      I2 => n_0_sig_next_cmd_cmplt_reg_i_4,
      I3 => I3,
      I4 => sig_dqual_reg_empty,
      O => \n_0_sig_dqual_reg_empty_i_1__0\
    );
sig_dqual_reg_empty_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \n_0_sig_dqual_reg_empty_i_1__0\,
      Q => sig_dqual_reg_empty,
      R => '0'
    );
sig_dqual_reg_full_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF00AA00"
    )
    port map (
      I0 => \^o1\,
      I1 => m_axi_mm2s_rlast,
      I2 => n_0_sig_next_cmd_cmplt_reg_i_4,
      I3 => I3,
      I4 => sig_dqual_reg_full,
      O => n_0_sig_dqual_reg_full_i_1
    );
sig_dqual_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => n_0_sig_dqual_reg_full_i_1,
      Q => sig_dqual_reg_full,
      R => '0'
    );
sig_first_dbeat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => I13,
      Q => \^o4\,
      R => '0'
    );
sig_first_xfer_im0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF44444FFF4444"
    )
    port map (
      I0 => \^o1\,
      I1 => sig_mstr2data_cmd_valid,
      I2 => sig_mm2s_allow_addr_req,
      I3 => I4,
      I4 => sig_mstr2addr_cmd_valid,
      I5 => \^sig_data2addr_stop_req\,
      O => O40
    );
sig_halt_cmplt_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E00000000000"
    )
    port map (
      I0 => \^sig_next_calc_error_reg\,
      I1 => n_0_m_axi_mm2s_rready_INST_0_i_1,
      I2 => \^sig_halt_reg_dly3\,
      I3 => I4,
      I4 => sig_addr2rsc_calc_error,
      I5 => \^sig_data2addr_stop_req\,
      O => O6
    );
sig_halt_reg_dly1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \^sig_data2addr_stop_req\,
      Q => sig_halt_reg_dly1,
      R => SR(0)
    );
sig_halt_reg_dly2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_halt_reg_dly1,
      Q => \^sig_halt_reg_dly2\,
      R => SR(0)
    );
sig_halt_reg_dly3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \^sig_halt_reg_dly2\,
      Q => \^sig_halt_reg_dly3\,
      R => SR(0)
    );
sig_halt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => I2,
      Q => \^sig_data2addr_stop_req\,
      R => SR(0)
    );
sig_last_dbeat_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFDFF"
    )
    port map (
      I0 => n_0_sig_next_cmd_cmplt_reg_i_4,
      I1 => \sig_dbeat_cntr_reg__0\(7),
      I2 => \sig_dbeat_cntr_reg__0\(6),
      I3 => \sig_dbeat_cntr_reg__0\(0),
      I4 => \sig_dbeat_cntr_reg__0\(1),
      I5 => n_0_sig_last_dbeat_i_4,
      O => O44
    );
sig_last_dbeat_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \sig_dbeat_cntr_reg__0\(4),
      I1 => \sig_dbeat_cntr_reg__0\(3),
      I2 => \sig_dbeat_cntr_reg__0\(5),
      I3 => \^q\(0),
      O => n_0_sig_last_dbeat_i_4
    );
sig_last_dbeat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => I12,
      Q => \^o3\,
      R => '0'
    );
sig_last_mmap_dbeat_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => m_axi_mm2s_rlast,
      I1 => n_0_sig_next_cmd_cmplt_reg_i_4,
      O => sig_last_mmap_dbeat
    );
sig_last_mmap_dbeat_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_last_mmap_dbeat,
      Q => \^o2\,
      R => SR(0)
    );
sig_ld_new_cmd_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \^o1\,
      I1 => I3,
      I2 => sig_ld_new_cmd_reg,
      O => n_0_sig_ld_new_cmd_reg_i_1
    );
sig_ld_new_cmd_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => n_0_sig_ld_new_cmd_reg_i_1,
      Q => sig_ld_new_cmd_reg,
      R => '0'
    );
sig_next_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o1\,
      D => I1,
      Q => \^sig_next_calc_error_reg\,
      R => n_0_sig_next_cmd_cmplt_reg_i_1
    );
sig_next_cmd_cmplt_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
    port map (
      I0 => \^o1\,
      I1 => m_axi_mm2s_rlast,
      I2 => n_0_sig_next_cmd_cmplt_reg_i_4,
      I3 => I3,
      O => n_0_sig_next_cmd_cmplt_reg_i_1
    );
sig_next_cmd_cmplt_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FF01"
    )
    port map (
      I0 => n_0_sig_next_cmd_cmplt_reg_i_5,
      I1 => n_0_sig_next_cmd_cmplt_reg_i_6,
      I2 => n_0_sig_next_cmd_cmplt_reg_i_7,
      I3 => sig_dqual_reg_empty,
      I4 => I9,
      I5 => n_0_sig_next_cmd_cmplt_reg_i_9,
      O => \^o1\
    );
sig_next_cmd_cmplt_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D0D0D0D0D0D0D00"
    )
    port map (
      I0 => sig_wrcnt_mblen_slice(0),
      I1 => \^sig_data2addr_stop_req\,
      I2 => n_0_sig_next_cmd_cmplt_reg_i_7,
      I3 => sig_addr_posted_cntr(1),
      I4 => sig_addr_posted_cntr(0),
      I5 => sig_addr_posted_cntr(2),
      O => n_0_sig_next_cmd_cmplt_reg_i_4
    );
sig_next_cmd_cmplt_reg_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"77F7"
    )
    port map (
      I0 => \^o3\,
      I1 => sig_next_sequential_reg,
      I2 => sig_wrcnt_mblen_slice(0),
      I3 => \^sig_data2addr_stop_req\,
      O => n_0_sig_next_cmd_cmplt_reg_i_5
    );
sig_next_cmd_cmplt_reg_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => sig_addr_posted_cntr(1),
      I1 => sig_addr_posted_cntr(0),
      I2 => sig_addr_posted_cntr(2),
      O => n_0_sig_next_cmd_cmplt_reg_i_6
    );
sig_next_cmd_cmplt_reg_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
    port map (
      I0 => sig_dqual_reg_full,
      I1 => \^sig_next_calc_error_reg\,
      I2 => m_axi_mm2s_rvalid,
      I3 => \^sig_data2rsc_valid\,
      O => n_0_sig_next_cmd_cmplt_reg_i_7
    );
sig_next_cmd_cmplt_reg_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => sig_addr_posted_cntr(1),
      I1 => sig_addr_posted_cntr(2),
      I2 => sig_addr_posted_cntr(0),
      O => n_0_sig_next_cmd_cmplt_reg_i_9
    );
sig_next_cmd_cmplt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o1\,
      D => sig_mstr2data_cmd_cmplt,
      Q => sig_next_cmd_cmplt_reg,
      R => n_0_sig_next_cmd_cmplt_reg_i_1
    );
sig_next_eof_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o1\,
      D => sig_mstr2data_eof,
      Q => sig_next_eof_reg,
      R => n_0_sig_next_cmd_cmplt_reg_i_1
    );
\sig_next_last_strb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o1\,
      D => I10(0),
      Q => sig_next_last_strb_reg(0),
      R => n_0_sig_next_cmd_cmplt_reg_i_1
    );
\sig_next_last_strb_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o1\,
      D => I10(10),
      Q => sig_next_last_strb_reg(10),
      R => n_0_sig_next_cmd_cmplt_reg_i_1
    );
\sig_next_last_strb_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o1\,
      D => I10(11),
      Q => sig_next_last_strb_reg(11),
      R => n_0_sig_next_cmd_cmplt_reg_i_1
    );
\sig_next_last_strb_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o1\,
      D => I10(12),
      Q => sig_next_last_strb_reg(12),
      R => n_0_sig_next_cmd_cmplt_reg_i_1
    );
\sig_next_last_strb_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o1\,
      D => I10(13),
      Q => sig_next_last_strb_reg(13),
      R => n_0_sig_next_cmd_cmplt_reg_i_1
    );
\sig_next_last_strb_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o1\,
      D => I10(14),
      Q => sig_next_last_strb_reg(14),
      R => n_0_sig_next_cmd_cmplt_reg_i_1
    );
\sig_next_last_strb_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o1\,
      D => I10(15),
      Q => sig_next_last_strb_reg(15),
      R => n_0_sig_next_cmd_cmplt_reg_i_1
    );
\sig_next_last_strb_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o1\,
      D => I10(16),
      Q => sig_next_last_strb_reg(16),
      R => n_0_sig_next_cmd_cmplt_reg_i_1
    );
\sig_next_last_strb_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o1\,
      D => I10(17),
      Q => sig_next_last_strb_reg(17),
      R => n_0_sig_next_cmd_cmplt_reg_i_1
    );
\sig_next_last_strb_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o1\,
      D => I10(18),
      Q => sig_next_last_strb_reg(18),
      R => n_0_sig_next_cmd_cmplt_reg_i_1
    );
\sig_next_last_strb_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o1\,
      D => I10(19),
      Q => sig_next_last_strb_reg(19),
      R => n_0_sig_next_cmd_cmplt_reg_i_1
    );
\sig_next_last_strb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o1\,
      D => I10(1),
      Q => sig_next_last_strb_reg(1),
      R => n_0_sig_next_cmd_cmplt_reg_i_1
    );
\sig_next_last_strb_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o1\,
      D => I10(20),
      Q => sig_next_last_strb_reg(20),
      R => n_0_sig_next_cmd_cmplt_reg_i_1
    );
\sig_next_last_strb_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o1\,
      D => I10(21),
      Q => sig_next_last_strb_reg(21),
      R => n_0_sig_next_cmd_cmplt_reg_i_1
    );
\sig_next_last_strb_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o1\,
      D => I10(22),
      Q => sig_next_last_strb_reg(22),
      R => n_0_sig_next_cmd_cmplt_reg_i_1
    );
\sig_next_last_strb_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o1\,
      D => I10(23),
      Q => sig_next_last_strb_reg(23),
      R => n_0_sig_next_cmd_cmplt_reg_i_1
    );
\sig_next_last_strb_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o1\,
      D => I10(24),
      Q => sig_next_last_strb_reg(24),
      R => n_0_sig_next_cmd_cmplt_reg_i_1
    );
\sig_next_last_strb_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o1\,
      D => I10(25),
      Q => sig_next_last_strb_reg(25),
      R => n_0_sig_next_cmd_cmplt_reg_i_1
    );
\sig_next_last_strb_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o1\,
      D => I10(26),
      Q => sig_next_last_strb_reg(26),
      R => n_0_sig_next_cmd_cmplt_reg_i_1
    );
\sig_next_last_strb_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o1\,
      D => I10(27),
      Q => sig_next_last_strb_reg(27),
      R => n_0_sig_next_cmd_cmplt_reg_i_1
    );
\sig_next_last_strb_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o1\,
      D => I10(28),
      Q => sig_next_last_strb_reg(28),
      R => n_0_sig_next_cmd_cmplt_reg_i_1
    );
\sig_next_last_strb_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o1\,
      D => I10(29),
      Q => sig_next_last_strb_reg(29),
      R => n_0_sig_next_cmd_cmplt_reg_i_1
    );
\sig_next_last_strb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o1\,
      D => I10(2),
      Q => sig_next_last_strb_reg(2),
      R => n_0_sig_next_cmd_cmplt_reg_i_1
    );
\sig_next_last_strb_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o1\,
      D => I10(30),
      Q => sig_next_last_strb_reg(30),
      R => n_0_sig_next_cmd_cmplt_reg_i_1
    );
\sig_next_last_strb_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o1\,
      D => I10(31),
      Q => sig_next_last_strb_reg(31),
      R => n_0_sig_next_cmd_cmplt_reg_i_1
    );
\sig_next_last_strb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o1\,
      D => I10(3),
      Q => sig_next_last_strb_reg(3),
      R => n_0_sig_next_cmd_cmplt_reg_i_1
    );
\sig_next_last_strb_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o1\,
      D => I10(4),
      Q => sig_next_last_strb_reg(4),
      R => n_0_sig_next_cmd_cmplt_reg_i_1
    );
\sig_next_last_strb_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o1\,
      D => I10(5),
      Q => sig_next_last_strb_reg(5),
      R => n_0_sig_next_cmd_cmplt_reg_i_1
    );
\sig_next_last_strb_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o1\,
      D => I10(6),
      Q => sig_next_last_strb_reg(6),
      R => n_0_sig_next_cmd_cmplt_reg_i_1
    );
\sig_next_last_strb_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o1\,
      D => I10(7),
      Q => sig_next_last_strb_reg(7),
      R => n_0_sig_next_cmd_cmplt_reg_i_1
    );
\sig_next_last_strb_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o1\,
      D => I10(8),
      Q => sig_next_last_strb_reg(8),
      R => n_0_sig_next_cmd_cmplt_reg_i_1
    );
\sig_next_last_strb_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o1\,
      D => I10(9),
      Q => sig_next_last_strb_reg(9),
      R => n_0_sig_next_cmd_cmplt_reg_i_1
    );
sig_next_sequential_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o1\,
      D => sig_mstr2data_sequential,
      Q => sig_next_sequential_reg,
      R => n_0_sig_next_cmd_cmplt_reg_i_1
    );
\sig_next_strt_strb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o1\,
      D => I11(0),
      Q => sig_next_strt_strb_reg(0),
      R => n_0_sig_next_cmd_cmplt_reg_i_1
    );
\sig_next_strt_strb_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o1\,
      D => I11(10),
      Q => sig_next_strt_strb_reg(10),
      R => n_0_sig_next_cmd_cmplt_reg_i_1
    );
\sig_next_strt_strb_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o1\,
      D => I11(11),
      Q => sig_next_strt_strb_reg(11),
      R => n_0_sig_next_cmd_cmplt_reg_i_1
    );
\sig_next_strt_strb_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o1\,
      D => I11(12),
      Q => sig_next_strt_strb_reg(12),
      R => n_0_sig_next_cmd_cmplt_reg_i_1
    );
\sig_next_strt_strb_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o1\,
      D => I11(13),
      Q => sig_next_strt_strb_reg(13),
      R => n_0_sig_next_cmd_cmplt_reg_i_1
    );
\sig_next_strt_strb_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o1\,
      D => I11(14),
      Q => sig_next_strt_strb_reg(14),
      R => n_0_sig_next_cmd_cmplt_reg_i_1
    );
\sig_next_strt_strb_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o1\,
      D => I11(15),
      Q => sig_next_strt_strb_reg(15),
      R => n_0_sig_next_cmd_cmplt_reg_i_1
    );
\sig_next_strt_strb_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o1\,
      D => I11(16),
      Q => sig_next_strt_strb_reg(16),
      R => n_0_sig_next_cmd_cmplt_reg_i_1
    );
\sig_next_strt_strb_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o1\,
      D => I11(17),
      Q => sig_next_strt_strb_reg(17),
      R => n_0_sig_next_cmd_cmplt_reg_i_1
    );
\sig_next_strt_strb_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o1\,
      D => I11(18),
      Q => sig_next_strt_strb_reg(18),
      R => n_0_sig_next_cmd_cmplt_reg_i_1
    );
\sig_next_strt_strb_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o1\,
      D => I11(19),
      Q => sig_next_strt_strb_reg(19),
      R => n_0_sig_next_cmd_cmplt_reg_i_1
    );
\sig_next_strt_strb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o1\,
      D => I11(1),
      Q => sig_next_strt_strb_reg(1),
      R => n_0_sig_next_cmd_cmplt_reg_i_1
    );
\sig_next_strt_strb_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o1\,
      D => I11(20),
      Q => sig_next_strt_strb_reg(20),
      R => n_0_sig_next_cmd_cmplt_reg_i_1
    );
\sig_next_strt_strb_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o1\,
      D => I11(21),
      Q => sig_next_strt_strb_reg(21),
      R => n_0_sig_next_cmd_cmplt_reg_i_1
    );
\sig_next_strt_strb_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o1\,
      D => I11(22),
      Q => sig_next_strt_strb_reg(22),
      R => n_0_sig_next_cmd_cmplt_reg_i_1
    );
\sig_next_strt_strb_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o1\,
      D => I11(23),
      Q => sig_next_strt_strb_reg(23),
      R => n_0_sig_next_cmd_cmplt_reg_i_1
    );
\sig_next_strt_strb_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o1\,
      D => I11(24),
      Q => sig_next_strt_strb_reg(24),
      R => n_0_sig_next_cmd_cmplt_reg_i_1
    );
\sig_next_strt_strb_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o1\,
      D => I11(25),
      Q => sig_next_strt_strb_reg(25),
      R => n_0_sig_next_cmd_cmplt_reg_i_1
    );
\sig_next_strt_strb_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o1\,
      D => I11(26),
      Q => sig_next_strt_strb_reg(26),
      R => n_0_sig_next_cmd_cmplt_reg_i_1
    );
\sig_next_strt_strb_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o1\,
      D => I11(27),
      Q => sig_next_strt_strb_reg(27),
      R => n_0_sig_next_cmd_cmplt_reg_i_1
    );
\sig_next_strt_strb_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o1\,
      D => I11(28),
      Q => sig_next_strt_strb_reg(28),
      R => n_0_sig_next_cmd_cmplt_reg_i_1
    );
\sig_next_strt_strb_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o1\,
      D => I11(29),
      Q => sig_next_strt_strb_reg(29),
      R => n_0_sig_next_cmd_cmplt_reg_i_1
    );
\sig_next_strt_strb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o1\,
      D => I11(2),
      Q => sig_next_strt_strb_reg(2),
      R => n_0_sig_next_cmd_cmplt_reg_i_1
    );
\sig_next_strt_strb_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o1\,
      D => I11(30),
      Q => sig_next_strt_strb_reg(30),
      R => n_0_sig_next_cmd_cmplt_reg_i_1
    );
\sig_next_strt_strb_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o1\,
      D => I11(31),
      Q => sig_next_strt_strb_reg(31),
      R => n_0_sig_next_cmd_cmplt_reg_i_1
    );
\sig_next_strt_strb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o1\,
      D => I11(3),
      Q => sig_next_strt_strb_reg(3),
      R => n_0_sig_next_cmd_cmplt_reg_i_1
    );
\sig_next_strt_strb_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o1\,
      D => I11(4),
      Q => sig_next_strt_strb_reg(4),
      R => n_0_sig_next_cmd_cmplt_reg_i_1
    );
\sig_next_strt_strb_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o1\,
      D => I11(5),
      Q => sig_next_strt_strb_reg(5),
      R => n_0_sig_next_cmd_cmplt_reg_i_1
    );
\sig_next_strt_strb_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o1\,
      D => I11(6),
      Q => sig_next_strt_strb_reg(6),
      R => n_0_sig_next_cmd_cmplt_reg_i_1
    );
\sig_next_strt_strb_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o1\,
      D => I11(7),
      Q => sig_next_strt_strb_reg(7),
      R => n_0_sig_next_cmd_cmplt_reg_i_1
    );
\sig_next_strt_strb_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o1\,
      D => I11(8),
      Q => sig_next_strt_strb_reg(8),
      R => n_0_sig_next_cmd_cmplt_reg_i_1
    );
\sig_next_strt_strb_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o1\,
      D => I11(9),
      Q => sig_next_strt_strb_reg(9),
      R => n_0_sig_next_cmd_cmplt_reg_i_1
    );
\sig_next_tag_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \^o1\,
      D => sig_mstr2sf_tag(0),
      Q => sig_next_tag_reg(0),
      R => n_0_sig_next_cmd_cmplt_reg_i_1
    );
sig_posted_to_axi_2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
    port map (
      I0 => \^sig_data2addr_stop_req\,
      I1 => sig_mstr2addr_cmd_valid,
      I2 => I4,
      I3 => sig_mm2s_allow_addr_req,
      I4 => I3,
      O => O5
    );
sig_rd_sts_decerr_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => sig_data2rsc_decerr,
      I1 => I5(1),
      O => sig_rd_sts_decerr_reg0
    );
sig_rd_sts_interr_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => sig_data2rsc_calc_err,
      I1 => I5(0),
      O => sig_rd_sts_interr_reg0
    );
sig_rd_sts_reg_empty_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^sig_data2rsc_valid\,
      I1 => sig_data2rsc_calc_err,
      O => p_0_in_0
    );
sig_rd_sts_reg_full_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => sig_data2rsc_calc_err,
      I1 => \^sig_data2rsc_valid\,
      O => sig_rd_sts_reg_full0
    );
sig_s_ready_dup_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^sig_halt_reg_dly2\,
      I1 => \^sig_halt_reg_dly3\,
      O => sig_data2skid_halt
    );
sig_sready_stop_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
    port map (
      I0 => \^sig_halt_reg_dly2\,
      I1 => \^sig_halt_reg_dly3\,
      I2 => sig_stop_request,
      O => O7
    );
\sig_sstrb_stop_mask[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
    port map (
      I0 => \^sig_halt_reg_dly2\,
      I1 => \^sig_halt_reg_dly3\,
      I2 => sig_sstrb_stop_mask(0),
      O => O39
    );
\sig_sstrb_stop_mask[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
    port map (
      I0 => \^sig_halt_reg_dly2\,
      I1 => \^sig_halt_reg_dly3\,
      I2 => sig_sstrb_stop_mask(10),
      O => O29
    );
\sig_sstrb_stop_mask[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
    port map (
      I0 => \^sig_halt_reg_dly2\,
      I1 => \^sig_halt_reg_dly3\,
      I2 => sig_sstrb_stop_mask(11),
      O => O28
    );
\sig_sstrb_stop_mask[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
    port map (
      I0 => \^sig_halt_reg_dly2\,
      I1 => \^sig_halt_reg_dly3\,
      I2 => sig_sstrb_stop_mask(12),
      O => O27
    );
\sig_sstrb_stop_mask[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
    port map (
      I0 => \^sig_halt_reg_dly2\,
      I1 => \^sig_halt_reg_dly3\,
      I2 => sig_sstrb_stop_mask(13),
      O => O26
    );
\sig_sstrb_stop_mask[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
    port map (
      I0 => \^sig_halt_reg_dly2\,
      I1 => \^sig_halt_reg_dly3\,
      I2 => sig_sstrb_stop_mask(14),
      O => O25
    );
\sig_sstrb_stop_mask[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
    port map (
      I0 => \^sig_halt_reg_dly2\,
      I1 => \^sig_halt_reg_dly3\,
      I2 => sig_sstrb_stop_mask(15),
      O => O24
    );
\sig_sstrb_stop_mask[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
    port map (
      I0 => \^sig_halt_reg_dly2\,
      I1 => \^sig_halt_reg_dly3\,
      I2 => sig_sstrb_stop_mask(16),
      O => O23
    );
\sig_sstrb_stop_mask[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
    port map (
      I0 => \^sig_halt_reg_dly2\,
      I1 => \^sig_halt_reg_dly3\,
      I2 => sig_sstrb_stop_mask(17),
      O => O22
    );
\sig_sstrb_stop_mask[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
    port map (
      I0 => \^sig_halt_reg_dly2\,
      I1 => \^sig_halt_reg_dly3\,
      I2 => sig_sstrb_stop_mask(18),
      O => O21
    );
\sig_sstrb_stop_mask[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
    port map (
      I0 => \^sig_halt_reg_dly2\,
      I1 => \^sig_halt_reg_dly3\,
      I2 => sig_sstrb_stop_mask(19),
      O => O20
    );
\sig_sstrb_stop_mask[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
    port map (
      I0 => \^sig_halt_reg_dly2\,
      I1 => \^sig_halt_reg_dly3\,
      I2 => sig_sstrb_stop_mask(1),
      O => O38
    );
\sig_sstrb_stop_mask[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
    port map (
      I0 => \^sig_halt_reg_dly2\,
      I1 => \^sig_halt_reg_dly3\,
      I2 => sig_sstrb_stop_mask(20),
      O => O19
    );
\sig_sstrb_stop_mask[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
    port map (
      I0 => \^sig_halt_reg_dly2\,
      I1 => \^sig_halt_reg_dly3\,
      I2 => sig_sstrb_stop_mask(21),
      O => O18
    );
\sig_sstrb_stop_mask[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
    port map (
      I0 => \^sig_halt_reg_dly2\,
      I1 => \^sig_halt_reg_dly3\,
      I2 => sig_sstrb_stop_mask(22),
      O => O17
    );
\sig_sstrb_stop_mask[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
    port map (
      I0 => \^sig_halt_reg_dly2\,
      I1 => \^sig_halt_reg_dly3\,
      I2 => sig_sstrb_stop_mask(23),
      O => O16
    );
\sig_sstrb_stop_mask[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
    port map (
      I0 => \^sig_halt_reg_dly2\,
      I1 => \^sig_halt_reg_dly3\,
      I2 => sig_sstrb_stop_mask(24),
      O => O15
    );
\sig_sstrb_stop_mask[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
    port map (
      I0 => \^sig_halt_reg_dly2\,
      I1 => \^sig_halt_reg_dly3\,
      I2 => sig_sstrb_stop_mask(25),
      O => O14
    );
\sig_sstrb_stop_mask[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
    port map (
      I0 => \^sig_halt_reg_dly2\,
      I1 => \^sig_halt_reg_dly3\,
      I2 => sig_sstrb_stop_mask(26),
      O => O13
    );
\sig_sstrb_stop_mask[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
    port map (
      I0 => \^sig_halt_reg_dly2\,
      I1 => \^sig_halt_reg_dly3\,
      I2 => sig_sstrb_stop_mask(27),
      O => O12
    );
\sig_sstrb_stop_mask[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
    port map (
      I0 => \^sig_halt_reg_dly2\,
      I1 => \^sig_halt_reg_dly3\,
      I2 => sig_sstrb_stop_mask(28),
      O => O11
    );
\sig_sstrb_stop_mask[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
    port map (
      I0 => \^sig_halt_reg_dly2\,
      I1 => \^sig_halt_reg_dly3\,
      I2 => sig_sstrb_stop_mask(29),
      O => O10
    );
\sig_sstrb_stop_mask[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
    port map (
      I0 => \^sig_halt_reg_dly2\,
      I1 => \^sig_halt_reg_dly3\,
      I2 => sig_sstrb_stop_mask(2),
      O => O37
    );
\sig_sstrb_stop_mask[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
    port map (
      I0 => \^sig_halt_reg_dly2\,
      I1 => \^sig_halt_reg_dly3\,
      I2 => sig_sstrb_stop_mask(30),
      O => O9
    );
\sig_sstrb_stop_mask[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
    port map (
      I0 => \^sig_halt_reg_dly2\,
      I1 => \^sig_halt_reg_dly3\,
      I2 => sig_sstrb_stop_mask(31),
      O => O8
    );
\sig_sstrb_stop_mask[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
    port map (
      I0 => \^sig_halt_reg_dly2\,
      I1 => \^sig_halt_reg_dly3\,
      I2 => sig_sstrb_stop_mask(3),
      O => O36
    );
\sig_sstrb_stop_mask[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
    port map (
      I0 => \^sig_halt_reg_dly2\,
      I1 => \^sig_halt_reg_dly3\,
      I2 => sig_sstrb_stop_mask(4),
      O => O35
    );
\sig_sstrb_stop_mask[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
    port map (
      I0 => \^sig_halt_reg_dly2\,
      I1 => \^sig_halt_reg_dly3\,
      I2 => sig_sstrb_stop_mask(5),
      O => O34
    );
\sig_sstrb_stop_mask[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
    port map (
      I0 => \^sig_halt_reg_dly2\,
      I1 => \^sig_halt_reg_dly3\,
      I2 => sig_sstrb_stop_mask(6),
      O => O33
    );
\sig_sstrb_stop_mask[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
    port map (
      I0 => \^sig_halt_reg_dly2\,
      I1 => \^sig_halt_reg_dly3\,
      I2 => sig_sstrb_stop_mask(7),
      O => O32
    );
\sig_sstrb_stop_mask[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
    port map (
      I0 => \^sig_halt_reg_dly2\,
      I1 => \^sig_halt_reg_dly3\,
      I2 => sig_sstrb_stop_mask(8),
      O => O31
    );
\sig_sstrb_stop_mask[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
    port map (
      I0 => \^sig_halt_reg_dly2\,
      I1 => \^sig_halt_reg_dly3\,
      I2 => sig_sstrb_stop_mask(9),
      O => O30
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity DMA_axi_datamover_reset is
  port (
    O1 : out STD_LOGIC;
    sig_rst2all_stop_request : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    O2 : out STD_LOGIC;
    mm2s_halt_cmplt : out STD_LOGIC;
    dm_m_axi_sg_aresetn : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    sig_data2addr_stop_req : in STD_LOGIC;
    I2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of DMA_axi_datamover_reset : entity is "axi_datamover_reset";
end DMA_axi_datamover_reset;

architecture STRUCTURE of DMA_axi_datamover_reset is
  signal \^o1\ : STD_LOGIC;
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^mm2s_halt_cmplt\ : STD_LOGIC;
  signal n_0_sig_halt_cmplt_i_1 : STD_LOGIC;
  signal \^sig_rst2all_stop_request\ : STD_LOGIC;
begin
  O1 <= \^o1\;
  SR(0) <= \^sr\(0);
  mm2s_halt_cmplt <= \^mm2s_halt_cmplt\;
  sig_rst2all_stop_request <= \^sig_rst2all_stop_request\;
sig_cmd_stat_rst_user_reg_n_cdc_from_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => dm_m_axi_sg_aresetn,
      Q => \^o1\,
      R => '0'
    );
sig_halt_cmplt_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => I2,
      I1 => \^mm2s_halt_cmplt\,
      O => n_0_sig_halt_cmplt_i_1
    );
sig_halt_cmplt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => n_0_sig_halt_cmplt_i_1,
      Q => \^mm2s_halt_cmplt\,
      R => \^sr\(0)
    );
sig_halt_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^sig_rst2all_stop_request\,
      I1 => sig_data2addr_stop_req,
      O => O2
    );
sig_mmap_reset_reg_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^o1\,
      O => \^sr\(0)
    );
sig_s_h_halt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => I1,
      Q => \^sig_rst2all_stop_request\,
      R => \^sr\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity DMA_axi_datamover_skid_buf is
  port (
    p_0_in5_in : out STD_LOGIC;
    p_0_in2_in : out STD_LOGIC;
    sig_skid2dre_wready : out STD_LOGIC;
    m_axis_mm2s_tvalid : out STD_LOGIC;
    m_axis_mm2s_tlast : out STD_LOGIC;
    sig_stop_request : out STD_LOGIC;
    sig_sstrb_stop_mask : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_mm2s_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m_axis_mm2s_tkeep : out STD_LOGIC_VECTOR ( 31 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_slast_with_stop : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    I11 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    I14 : in STD_LOGIC;
    I15 : in STD_LOGIC;
    I16 : in STD_LOGIC;
    I17 : in STD_LOGIC;
    I18 : in STD_LOGIC;
    I19 : in STD_LOGIC;
    I20 : in STD_LOGIC;
    I21 : in STD_LOGIC;
    I22 : in STD_LOGIC;
    I23 : in STD_LOGIC;
    I24 : in STD_LOGIC;
    I25 : in STD_LOGIC;
    I26 : in STD_LOGIC;
    I27 : in STD_LOGIC;
    I28 : in STD_LOGIC;
    I29 : in STD_LOGIC;
    I30 : in STD_LOGIC;
    I31 : in STD_LOGIC;
    I32 : in STD_LOGIC;
    I33 : in STD_LOGIC;
    I34 : in STD_LOGIC;
    I35 : in STD_LOGIC;
    m_axis_mm2s_tready : in STD_LOGIC;
    sig_halt_reg_dly3 : in STD_LOGIC;
    sig_halt_reg_dly2 : in STD_LOGIC;
    I36 : in STD_LOGIC;
    sig_data2skid_halt : in STD_LOGIC;
    I37 : in STD_LOGIC;
    DOUTB : in STD_LOGIC_VECTOR ( 288 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of DMA_axi_datamover_skid_buf : entity is "axi_datamover_skid_buf";
end DMA_axi_datamover_skid_buf;

architecture STRUCTURE of DMA_axi_datamover_skid_buf is
  signal n_0_sig_m_valid_dup_i_1 : STD_LOGIC;
  signal n_0_sig_mvalid_stop_reg_i_1 : STD_LOGIC;
  signal n_0_sig_s_ready_dup_i_1 : STD_LOGIC;
  signal sig_data_reg_out0 : STD_LOGIC;
  signal sig_data_reg_out_en : STD_LOGIC;
  signal sig_data_skid_mux_out : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal sig_data_skid_reg : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal sig_last_skid_mux_out : STD_LOGIC;
  signal sig_last_skid_reg : STD_LOGIC;
  signal sig_m_valid_dup : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_m_valid_dup : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_m_valid_dup : signal is "no";
  signal sig_m_valid_out : STD_LOGIC;
  attribute RTL_KEEP of sig_m_valid_out : signal is "true";
  attribute equivalent_register_removal of sig_m_valid_out : signal is "no";
  signal sig_mvalid_stop : STD_LOGIC;
  signal sig_mvalid_stop_set : STD_LOGIC;
  signal sig_reset_reg : STD_LOGIC;
  signal sig_s_ready_dup : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_dup : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_dup : signal is "no";
  signal sig_s_ready_out : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_out : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_out : signal is "no";
  signal \^sig_sstrb_stop_mask\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_sstrb_with_stop : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^sig_stop_request\ : STD_LOGIC;
  signal sig_strb_skid_mux_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_strb_skid_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute KEEP : string;
  attribute KEEP of sig_m_valid_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_m_valid_dup_reg : label is "no";
  attribute KEEP of sig_m_valid_out_reg : label is "yes";
  attribute equivalent_register_removal of sig_m_valid_out_reg : label is "no";
  attribute KEEP of sig_s_ready_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_dup_reg : label is "no";
  attribute KEEP of sig_s_ready_out_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_out_reg : label is "no";
begin
  m_axis_mm2s_tvalid <= sig_m_valid_out;
  p_0_in2_in <= sig_m_valid_dup;
  p_0_in5_in <= sig_s_ready_dup;
  sig_skid2dre_wready <= sig_s_ready_out;
  sig_sstrb_stop_mask(31 downto 0) <= \^sig_sstrb_stop_mask\(31 downto 0);
  sig_stop_request <= \^sig_stop_request\;
\sig_data_reg_out[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(0),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(0),
      O => sig_data_skid_mux_out(0)
    );
\sig_data_reg_out[100]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(100),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(100),
      O => sig_data_skid_mux_out(100)
    );
\sig_data_reg_out[101]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(101),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(101),
      O => sig_data_skid_mux_out(101)
    );
\sig_data_reg_out[102]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(102),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(102),
      O => sig_data_skid_mux_out(102)
    );
\sig_data_reg_out[103]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(103),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(103),
      O => sig_data_skid_mux_out(103)
    );
\sig_data_reg_out[104]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(104),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(104),
      O => sig_data_skid_mux_out(104)
    );
\sig_data_reg_out[105]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(105),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(105),
      O => sig_data_skid_mux_out(105)
    );
\sig_data_reg_out[106]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(106),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(106),
      O => sig_data_skid_mux_out(106)
    );
\sig_data_reg_out[107]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(107),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(107),
      O => sig_data_skid_mux_out(107)
    );
\sig_data_reg_out[108]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(108),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(108),
      O => sig_data_skid_mux_out(108)
    );
\sig_data_reg_out[109]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(109),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(109),
      O => sig_data_skid_mux_out(109)
    );
\sig_data_reg_out[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(10),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(10),
      O => sig_data_skid_mux_out(10)
    );
\sig_data_reg_out[110]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(110),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(110),
      O => sig_data_skid_mux_out(110)
    );
\sig_data_reg_out[111]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(111),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(111),
      O => sig_data_skid_mux_out(111)
    );
\sig_data_reg_out[112]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(112),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(112),
      O => sig_data_skid_mux_out(112)
    );
\sig_data_reg_out[113]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(113),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(113),
      O => sig_data_skid_mux_out(113)
    );
\sig_data_reg_out[114]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(114),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(114),
      O => sig_data_skid_mux_out(114)
    );
\sig_data_reg_out[115]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(115),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(115),
      O => sig_data_skid_mux_out(115)
    );
\sig_data_reg_out[116]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(116),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(116),
      O => sig_data_skid_mux_out(116)
    );
\sig_data_reg_out[117]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(117),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(117),
      O => sig_data_skid_mux_out(117)
    );
\sig_data_reg_out[118]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(118),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(118),
      O => sig_data_skid_mux_out(118)
    );
\sig_data_reg_out[119]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(119),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(119),
      O => sig_data_skid_mux_out(119)
    );
\sig_data_reg_out[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(11),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(11),
      O => sig_data_skid_mux_out(11)
    );
\sig_data_reg_out[120]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(120),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(120),
      O => sig_data_skid_mux_out(120)
    );
\sig_data_reg_out[121]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(121),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(121),
      O => sig_data_skid_mux_out(121)
    );
\sig_data_reg_out[122]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(122),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(122),
      O => sig_data_skid_mux_out(122)
    );
\sig_data_reg_out[123]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(123),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(123),
      O => sig_data_skid_mux_out(123)
    );
\sig_data_reg_out[124]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(124),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(124),
      O => sig_data_skid_mux_out(124)
    );
\sig_data_reg_out[125]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(125),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(125),
      O => sig_data_skid_mux_out(125)
    );
\sig_data_reg_out[126]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(126),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(126),
      O => sig_data_skid_mux_out(126)
    );
\sig_data_reg_out[127]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(127),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(127),
      O => sig_data_skid_mux_out(127)
    );
\sig_data_reg_out[128]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(128),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(128),
      O => sig_data_skid_mux_out(128)
    );
\sig_data_reg_out[129]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(129),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(129),
      O => sig_data_skid_mux_out(129)
    );
\sig_data_reg_out[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(12),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(12),
      O => sig_data_skid_mux_out(12)
    );
\sig_data_reg_out[130]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(130),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(130),
      O => sig_data_skid_mux_out(130)
    );
\sig_data_reg_out[131]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(131),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(131),
      O => sig_data_skid_mux_out(131)
    );
\sig_data_reg_out[132]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(132),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(132),
      O => sig_data_skid_mux_out(132)
    );
\sig_data_reg_out[133]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(133),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(133),
      O => sig_data_skid_mux_out(133)
    );
\sig_data_reg_out[134]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(134),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(134),
      O => sig_data_skid_mux_out(134)
    );
\sig_data_reg_out[135]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(135),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(135),
      O => sig_data_skid_mux_out(135)
    );
\sig_data_reg_out[136]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(136),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(136),
      O => sig_data_skid_mux_out(136)
    );
\sig_data_reg_out[137]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(137),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(137),
      O => sig_data_skid_mux_out(137)
    );
\sig_data_reg_out[138]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(138),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(138),
      O => sig_data_skid_mux_out(138)
    );
\sig_data_reg_out[139]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(139),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(139),
      O => sig_data_skid_mux_out(139)
    );
\sig_data_reg_out[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(13),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(13),
      O => sig_data_skid_mux_out(13)
    );
\sig_data_reg_out[140]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(140),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(140),
      O => sig_data_skid_mux_out(140)
    );
\sig_data_reg_out[141]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(141),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(141),
      O => sig_data_skid_mux_out(141)
    );
\sig_data_reg_out[142]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(142),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(142),
      O => sig_data_skid_mux_out(142)
    );
\sig_data_reg_out[143]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(143),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(143),
      O => sig_data_skid_mux_out(143)
    );
\sig_data_reg_out[144]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(144),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(144),
      O => sig_data_skid_mux_out(144)
    );
\sig_data_reg_out[145]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(145),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(145),
      O => sig_data_skid_mux_out(145)
    );
\sig_data_reg_out[146]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(146),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(146),
      O => sig_data_skid_mux_out(146)
    );
\sig_data_reg_out[147]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(147),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(147),
      O => sig_data_skid_mux_out(147)
    );
\sig_data_reg_out[148]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(148),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(148),
      O => sig_data_skid_mux_out(148)
    );
\sig_data_reg_out[149]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(149),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(149),
      O => sig_data_skid_mux_out(149)
    );
\sig_data_reg_out[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(14),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(14),
      O => sig_data_skid_mux_out(14)
    );
\sig_data_reg_out[150]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(150),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(150),
      O => sig_data_skid_mux_out(150)
    );
\sig_data_reg_out[151]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(151),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(151),
      O => sig_data_skid_mux_out(151)
    );
\sig_data_reg_out[152]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(152),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(152),
      O => sig_data_skid_mux_out(152)
    );
\sig_data_reg_out[153]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(153),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(153),
      O => sig_data_skid_mux_out(153)
    );
\sig_data_reg_out[154]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(154),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(154),
      O => sig_data_skid_mux_out(154)
    );
\sig_data_reg_out[155]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(155),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(155),
      O => sig_data_skid_mux_out(155)
    );
\sig_data_reg_out[156]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(156),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(156),
      O => sig_data_skid_mux_out(156)
    );
\sig_data_reg_out[157]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(157),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(157),
      O => sig_data_skid_mux_out(157)
    );
\sig_data_reg_out[158]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(158),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(158),
      O => sig_data_skid_mux_out(158)
    );
\sig_data_reg_out[159]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(159),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(159),
      O => sig_data_skid_mux_out(159)
    );
\sig_data_reg_out[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(15),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(15),
      O => sig_data_skid_mux_out(15)
    );
\sig_data_reg_out[160]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(160),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(160),
      O => sig_data_skid_mux_out(160)
    );
\sig_data_reg_out[161]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(161),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(161),
      O => sig_data_skid_mux_out(161)
    );
\sig_data_reg_out[162]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(162),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(162),
      O => sig_data_skid_mux_out(162)
    );
\sig_data_reg_out[163]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(163),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(163),
      O => sig_data_skid_mux_out(163)
    );
\sig_data_reg_out[164]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(164),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(164),
      O => sig_data_skid_mux_out(164)
    );
\sig_data_reg_out[165]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(165),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(165),
      O => sig_data_skid_mux_out(165)
    );
\sig_data_reg_out[166]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(166),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(166),
      O => sig_data_skid_mux_out(166)
    );
\sig_data_reg_out[167]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(167),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(167),
      O => sig_data_skid_mux_out(167)
    );
\sig_data_reg_out[168]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(168),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(168),
      O => sig_data_skid_mux_out(168)
    );
\sig_data_reg_out[169]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(169),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(169),
      O => sig_data_skid_mux_out(169)
    );
\sig_data_reg_out[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(16),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(16),
      O => sig_data_skid_mux_out(16)
    );
\sig_data_reg_out[170]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(170),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(170),
      O => sig_data_skid_mux_out(170)
    );
\sig_data_reg_out[171]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(171),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(171),
      O => sig_data_skid_mux_out(171)
    );
\sig_data_reg_out[172]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(172),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(172),
      O => sig_data_skid_mux_out(172)
    );
\sig_data_reg_out[173]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(173),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(173),
      O => sig_data_skid_mux_out(173)
    );
\sig_data_reg_out[174]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(174),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(174),
      O => sig_data_skid_mux_out(174)
    );
\sig_data_reg_out[175]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(175),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(175),
      O => sig_data_skid_mux_out(175)
    );
\sig_data_reg_out[176]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(176),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(176),
      O => sig_data_skid_mux_out(176)
    );
\sig_data_reg_out[177]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(177),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(177),
      O => sig_data_skid_mux_out(177)
    );
\sig_data_reg_out[178]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(178),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(178),
      O => sig_data_skid_mux_out(178)
    );
\sig_data_reg_out[179]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(179),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(179),
      O => sig_data_skid_mux_out(179)
    );
\sig_data_reg_out[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(17),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(17),
      O => sig_data_skid_mux_out(17)
    );
\sig_data_reg_out[180]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(180),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(180),
      O => sig_data_skid_mux_out(180)
    );
\sig_data_reg_out[181]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(181),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(181),
      O => sig_data_skid_mux_out(181)
    );
\sig_data_reg_out[182]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(182),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(182),
      O => sig_data_skid_mux_out(182)
    );
\sig_data_reg_out[183]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(183),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(183),
      O => sig_data_skid_mux_out(183)
    );
\sig_data_reg_out[184]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(184),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(184),
      O => sig_data_skid_mux_out(184)
    );
\sig_data_reg_out[185]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(185),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(185),
      O => sig_data_skid_mux_out(185)
    );
\sig_data_reg_out[186]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(186),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(186),
      O => sig_data_skid_mux_out(186)
    );
\sig_data_reg_out[187]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(187),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(187),
      O => sig_data_skid_mux_out(187)
    );
\sig_data_reg_out[188]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(188),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(188),
      O => sig_data_skid_mux_out(188)
    );
\sig_data_reg_out[189]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(189),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(189),
      O => sig_data_skid_mux_out(189)
    );
\sig_data_reg_out[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(18),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(18),
      O => sig_data_skid_mux_out(18)
    );
\sig_data_reg_out[190]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(190),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(190),
      O => sig_data_skid_mux_out(190)
    );
\sig_data_reg_out[191]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(191),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(191),
      O => sig_data_skid_mux_out(191)
    );
\sig_data_reg_out[192]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(192),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(192),
      O => sig_data_skid_mux_out(192)
    );
\sig_data_reg_out[193]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(193),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(193),
      O => sig_data_skid_mux_out(193)
    );
\sig_data_reg_out[194]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(194),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(194),
      O => sig_data_skid_mux_out(194)
    );
\sig_data_reg_out[195]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(195),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(195),
      O => sig_data_skid_mux_out(195)
    );
\sig_data_reg_out[196]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(196),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(196),
      O => sig_data_skid_mux_out(196)
    );
\sig_data_reg_out[197]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(197),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(197),
      O => sig_data_skid_mux_out(197)
    );
\sig_data_reg_out[198]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(198),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(198),
      O => sig_data_skid_mux_out(198)
    );
\sig_data_reg_out[199]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(199),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(199),
      O => sig_data_skid_mux_out(199)
    );
\sig_data_reg_out[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(19),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(19),
      O => sig_data_skid_mux_out(19)
    );
\sig_data_reg_out[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(1),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(1),
      O => sig_data_skid_mux_out(1)
    );
\sig_data_reg_out[200]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(200),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(200),
      O => sig_data_skid_mux_out(200)
    );
\sig_data_reg_out[201]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(201),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(201),
      O => sig_data_skid_mux_out(201)
    );
\sig_data_reg_out[202]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(202),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(202),
      O => sig_data_skid_mux_out(202)
    );
\sig_data_reg_out[203]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(203),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(203),
      O => sig_data_skid_mux_out(203)
    );
\sig_data_reg_out[204]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(204),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(204),
      O => sig_data_skid_mux_out(204)
    );
\sig_data_reg_out[205]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(205),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(205),
      O => sig_data_skid_mux_out(205)
    );
\sig_data_reg_out[206]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(206),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(206),
      O => sig_data_skid_mux_out(206)
    );
\sig_data_reg_out[207]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(207),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(207),
      O => sig_data_skid_mux_out(207)
    );
\sig_data_reg_out[208]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(208),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(208),
      O => sig_data_skid_mux_out(208)
    );
\sig_data_reg_out[209]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(209),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(209),
      O => sig_data_skid_mux_out(209)
    );
\sig_data_reg_out[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(20),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(20),
      O => sig_data_skid_mux_out(20)
    );
\sig_data_reg_out[210]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(210),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(210),
      O => sig_data_skid_mux_out(210)
    );
\sig_data_reg_out[211]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(211),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(211),
      O => sig_data_skid_mux_out(211)
    );
\sig_data_reg_out[212]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(212),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(212),
      O => sig_data_skid_mux_out(212)
    );
\sig_data_reg_out[213]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(213),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(213),
      O => sig_data_skid_mux_out(213)
    );
\sig_data_reg_out[214]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(214),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(214),
      O => sig_data_skid_mux_out(214)
    );
\sig_data_reg_out[215]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(215),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(215),
      O => sig_data_skid_mux_out(215)
    );
\sig_data_reg_out[216]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(216),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(216),
      O => sig_data_skid_mux_out(216)
    );
\sig_data_reg_out[217]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(217),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(217),
      O => sig_data_skid_mux_out(217)
    );
\sig_data_reg_out[218]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(218),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(218),
      O => sig_data_skid_mux_out(218)
    );
\sig_data_reg_out[219]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(219),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(219),
      O => sig_data_skid_mux_out(219)
    );
\sig_data_reg_out[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(21),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(21),
      O => sig_data_skid_mux_out(21)
    );
\sig_data_reg_out[220]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(220),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(220),
      O => sig_data_skid_mux_out(220)
    );
\sig_data_reg_out[221]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(221),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(221),
      O => sig_data_skid_mux_out(221)
    );
\sig_data_reg_out[222]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(222),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(222),
      O => sig_data_skid_mux_out(222)
    );
\sig_data_reg_out[223]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(223),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(223),
      O => sig_data_skid_mux_out(223)
    );
\sig_data_reg_out[224]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(224),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(224),
      O => sig_data_skid_mux_out(224)
    );
\sig_data_reg_out[225]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(225),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(225),
      O => sig_data_skid_mux_out(225)
    );
\sig_data_reg_out[226]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(226),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(226),
      O => sig_data_skid_mux_out(226)
    );
\sig_data_reg_out[227]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(227),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(227),
      O => sig_data_skid_mux_out(227)
    );
\sig_data_reg_out[228]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(228),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(228),
      O => sig_data_skid_mux_out(228)
    );
\sig_data_reg_out[229]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(229),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(229),
      O => sig_data_skid_mux_out(229)
    );
\sig_data_reg_out[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(22),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(22),
      O => sig_data_skid_mux_out(22)
    );
\sig_data_reg_out[230]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(230),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(230),
      O => sig_data_skid_mux_out(230)
    );
\sig_data_reg_out[231]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(231),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(231),
      O => sig_data_skid_mux_out(231)
    );
\sig_data_reg_out[232]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(232),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(232),
      O => sig_data_skid_mux_out(232)
    );
\sig_data_reg_out[233]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(233),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(233),
      O => sig_data_skid_mux_out(233)
    );
\sig_data_reg_out[234]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(234),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(234),
      O => sig_data_skid_mux_out(234)
    );
\sig_data_reg_out[235]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(235),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(235),
      O => sig_data_skid_mux_out(235)
    );
\sig_data_reg_out[236]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(236),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(236),
      O => sig_data_skid_mux_out(236)
    );
\sig_data_reg_out[237]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(237),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(237),
      O => sig_data_skid_mux_out(237)
    );
\sig_data_reg_out[238]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(238),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(238),
      O => sig_data_skid_mux_out(238)
    );
\sig_data_reg_out[239]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(239),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(239),
      O => sig_data_skid_mux_out(239)
    );
\sig_data_reg_out[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(23),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(23),
      O => sig_data_skid_mux_out(23)
    );
\sig_data_reg_out[240]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(240),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(240),
      O => sig_data_skid_mux_out(240)
    );
\sig_data_reg_out[241]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(241),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(241),
      O => sig_data_skid_mux_out(241)
    );
\sig_data_reg_out[242]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(242),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(242),
      O => sig_data_skid_mux_out(242)
    );
\sig_data_reg_out[243]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(243),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(243),
      O => sig_data_skid_mux_out(243)
    );
\sig_data_reg_out[244]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(244),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(244),
      O => sig_data_skid_mux_out(244)
    );
\sig_data_reg_out[245]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(245),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(245),
      O => sig_data_skid_mux_out(245)
    );
\sig_data_reg_out[246]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(246),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(246),
      O => sig_data_skid_mux_out(246)
    );
\sig_data_reg_out[247]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(247),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(247),
      O => sig_data_skid_mux_out(247)
    );
\sig_data_reg_out[248]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(248),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(248),
      O => sig_data_skid_mux_out(248)
    );
\sig_data_reg_out[249]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(249),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(249),
      O => sig_data_skid_mux_out(249)
    );
\sig_data_reg_out[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(24),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(24),
      O => sig_data_skid_mux_out(24)
    );
\sig_data_reg_out[250]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(250),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(250),
      O => sig_data_skid_mux_out(250)
    );
\sig_data_reg_out[251]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(251),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(251),
      O => sig_data_skid_mux_out(251)
    );
\sig_data_reg_out[252]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(252),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(252),
      O => sig_data_skid_mux_out(252)
    );
\sig_data_reg_out[253]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(253),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(253),
      O => sig_data_skid_mux_out(253)
    );
\sig_data_reg_out[254]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(254),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(254),
      O => sig_data_skid_mux_out(254)
    );
\sig_data_reg_out[255]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_mvalid_stop,
      I1 => I34,
      O => sig_data_reg_out0
    );
\sig_data_reg_out[255]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => m_axis_mm2s_tready,
      I1 => sig_m_valid_dup,
      O => sig_data_reg_out_en
    );
\sig_data_reg_out[255]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(255),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(255),
      O => sig_data_skid_mux_out(255)
    );
\sig_data_reg_out[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(25),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(25),
      O => sig_data_skid_mux_out(25)
    );
\sig_data_reg_out[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(26),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(26),
      O => sig_data_skid_mux_out(26)
    );
\sig_data_reg_out[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(27),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(27),
      O => sig_data_skid_mux_out(27)
    );
\sig_data_reg_out[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(28),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(28),
      O => sig_data_skid_mux_out(28)
    );
\sig_data_reg_out[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(29),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(29),
      O => sig_data_skid_mux_out(29)
    );
\sig_data_reg_out[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(2),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(2),
      O => sig_data_skid_mux_out(2)
    );
\sig_data_reg_out[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(30),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(30),
      O => sig_data_skid_mux_out(30)
    );
\sig_data_reg_out[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(31),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(31),
      O => sig_data_skid_mux_out(31)
    );
\sig_data_reg_out[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(32),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(32),
      O => sig_data_skid_mux_out(32)
    );
\sig_data_reg_out[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(33),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(33),
      O => sig_data_skid_mux_out(33)
    );
\sig_data_reg_out[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(34),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(34),
      O => sig_data_skid_mux_out(34)
    );
\sig_data_reg_out[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(35),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(35),
      O => sig_data_skid_mux_out(35)
    );
\sig_data_reg_out[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(36),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(36),
      O => sig_data_skid_mux_out(36)
    );
\sig_data_reg_out[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(37),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(37),
      O => sig_data_skid_mux_out(37)
    );
\sig_data_reg_out[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(38),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(38),
      O => sig_data_skid_mux_out(38)
    );
\sig_data_reg_out[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(39),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(39),
      O => sig_data_skid_mux_out(39)
    );
\sig_data_reg_out[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(3),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(3),
      O => sig_data_skid_mux_out(3)
    );
\sig_data_reg_out[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(40),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(40),
      O => sig_data_skid_mux_out(40)
    );
\sig_data_reg_out[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(41),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(41),
      O => sig_data_skid_mux_out(41)
    );
\sig_data_reg_out[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(42),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(42),
      O => sig_data_skid_mux_out(42)
    );
\sig_data_reg_out[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(43),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(43),
      O => sig_data_skid_mux_out(43)
    );
\sig_data_reg_out[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(44),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(44),
      O => sig_data_skid_mux_out(44)
    );
\sig_data_reg_out[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(45),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(45),
      O => sig_data_skid_mux_out(45)
    );
\sig_data_reg_out[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(46),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(46),
      O => sig_data_skid_mux_out(46)
    );
\sig_data_reg_out[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(47),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(47),
      O => sig_data_skid_mux_out(47)
    );
\sig_data_reg_out[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(48),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(48),
      O => sig_data_skid_mux_out(48)
    );
\sig_data_reg_out[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(49),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(49),
      O => sig_data_skid_mux_out(49)
    );
\sig_data_reg_out[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(4),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(4),
      O => sig_data_skid_mux_out(4)
    );
\sig_data_reg_out[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(50),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(50),
      O => sig_data_skid_mux_out(50)
    );
\sig_data_reg_out[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(51),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(51),
      O => sig_data_skid_mux_out(51)
    );
\sig_data_reg_out[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(52),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(52),
      O => sig_data_skid_mux_out(52)
    );
\sig_data_reg_out[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(53),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(53),
      O => sig_data_skid_mux_out(53)
    );
\sig_data_reg_out[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(54),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(54),
      O => sig_data_skid_mux_out(54)
    );
\sig_data_reg_out[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(55),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(55),
      O => sig_data_skid_mux_out(55)
    );
\sig_data_reg_out[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(56),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(56),
      O => sig_data_skid_mux_out(56)
    );
\sig_data_reg_out[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(57),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(57),
      O => sig_data_skid_mux_out(57)
    );
\sig_data_reg_out[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(58),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(58),
      O => sig_data_skid_mux_out(58)
    );
\sig_data_reg_out[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(59),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(59),
      O => sig_data_skid_mux_out(59)
    );
\sig_data_reg_out[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(5),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(5),
      O => sig_data_skid_mux_out(5)
    );
\sig_data_reg_out[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(60),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(60),
      O => sig_data_skid_mux_out(60)
    );
\sig_data_reg_out[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(61),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(61),
      O => sig_data_skid_mux_out(61)
    );
\sig_data_reg_out[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(62),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(62),
      O => sig_data_skid_mux_out(62)
    );
\sig_data_reg_out[63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(63),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(63),
      O => sig_data_skid_mux_out(63)
    );
\sig_data_reg_out[64]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(64),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(64),
      O => sig_data_skid_mux_out(64)
    );
\sig_data_reg_out[65]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(65),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(65),
      O => sig_data_skid_mux_out(65)
    );
\sig_data_reg_out[66]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(66),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(66),
      O => sig_data_skid_mux_out(66)
    );
\sig_data_reg_out[67]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(67),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(67),
      O => sig_data_skid_mux_out(67)
    );
\sig_data_reg_out[68]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(68),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(68),
      O => sig_data_skid_mux_out(68)
    );
\sig_data_reg_out[69]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(69),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(69),
      O => sig_data_skid_mux_out(69)
    );
\sig_data_reg_out[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(6),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(6),
      O => sig_data_skid_mux_out(6)
    );
\sig_data_reg_out[70]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(70),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(70),
      O => sig_data_skid_mux_out(70)
    );
\sig_data_reg_out[71]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(71),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(71),
      O => sig_data_skid_mux_out(71)
    );
\sig_data_reg_out[72]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(72),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(72),
      O => sig_data_skid_mux_out(72)
    );
\sig_data_reg_out[73]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(73),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(73),
      O => sig_data_skid_mux_out(73)
    );
\sig_data_reg_out[74]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(74),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(74),
      O => sig_data_skid_mux_out(74)
    );
\sig_data_reg_out[75]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(75),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(75),
      O => sig_data_skid_mux_out(75)
    );
\sig_data_reg_out[76]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(76),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(76),
      O => sig_data_skid_mux_out(76)
    );
\sig_data_reg_out[77]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(77),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(77),
      O => sig_data_skid_mux_out(77)
    );
\sig_data_reg_out[78]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(78),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(78),
      O => sig_data_skid_mux_out(78)
    );
\sig_data_reg_out[79]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(79),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(79),
      O => sig_data_skid_mux_out(79)
    );
\sig_data_reg_out[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(7),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(7),
      O => sig_data_skid_mux_out(7)
    );
\sig_data_reg_out[80]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(80),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(80),
      O => sig_data_skid_mux_out(80)
    );
\sig_data_reg_out[81]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(81),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(81),
      O => sig_data_skid_mux_out(81)
    );
\sig_data_reg_out[82]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(82),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(82),
      O => sig_data_skid_mux_out(82)
    );
\sig_data_reg_out[83]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(83),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(83),
      O => sig_data_skid_mux_out(83)
    );
\sig_data_reg_out[84]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(84),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(84),
      O => sig_data_skid_mux_out(84)
    );
\sig_data_reg_out[85]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(85),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(85),
      O => sig_data_skid_mux_out(85)
    );
\sig_data_reg_out[86]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(86),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(86),
      O => sig_data_skid_mux_out(86)
    );
\sig_data_reg_out[87]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(87),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(87),
      O => sig_data_skid_mux_out(87)
    );
\sig_data_reg_out[88]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(88),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(88),
      O => sig_data_skid_mux_out(88)
    );
\sig_data_reg_out[89]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(89),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(89),
      O => sig_data_skid_mux_out(89)
    );
\sig_data_reg_out[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(8),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(8),
      O => sig_data_skid_mux_out(8)
    );
\sig_data_reg_out[90]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(90),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(90),
      O => sig_data_skid_mux_out(90)
    );
\sig_data_reg_out[91]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(91),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(91),
      O => sig_data_skid_mux_out(91)
    );
\sig_data_reg_out[92]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(92),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(92),
      O => sig_data_skid_mux_out(92)
    );
\sig_data_reg_out[93]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(93),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(93),
      O => sig_data_skid_mux_out(93)
    );
\sig_data_reg_out[94]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(94),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(94),
      O => sig_data_skid_mux_out(94)
    );
\sig_data_reg_out[95]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(95),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(95),
      O => sig_data_skid_mux_out(95)
    );
\sig_data_reg_out[96]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(96),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(96),
      O => sig_data_skid_mux_out(96)
    );
\sig_data_reg_out[97]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(97),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(97),
      O => sig_data_skid_mux_out(97)
    );
\sig_data_reg_out[98]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(98),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(98),
      O => sig_data_skid_mux_out(98)
    );
\sig_data_reg_out[99]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(99),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(99),
      O => sig_data_skid_mux_out(99)
    );
\sig_data_reg_out[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DOUTB(9),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(9),
      O => sig_data_skid_mux_out(9)
    );
\sig_data_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(0),
      Q => m_axis_mm2s_tdata(0),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[100]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(100),
      Q => m_axis_mm2s_tdata(100),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[101]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(101),
      Q => m_axis_mm2s_tdata(101),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[102]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(102),
      Q => m_axis_mm2s_tdata(102),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[103]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(103),
      Q => m_axis_mm2s_tdata(103),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[104]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(104),
      Q => m_axis_mm2s_tdata(104),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[105]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(105),
      Q => m_axis_mm2s_tdata(105),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[106]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(106),
      Q => m_axis_mm2s_tdata(106),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[107]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(107),
      Q => m_axis_mm2s_tdata(107),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[108]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(108),
      Q => m_axis_mm2s_tdata(108),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[109]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(109),
      Q => m_axis_mm2s_tdata(109),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(10),
      Q => m_axis_mm2s_tdata(10),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[110]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(110),
      Q => m_axis_mm2s_tdata(110),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[111]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(111),
      Q => m_axis_mm2s_tdata(111),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[112]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(112),
      Q => m_axis_mm2s_tdata(112),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[113]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(113),
      Q => m_axis_mm2s_tdata(113),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[114]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(114),
      Q => m_axis_mm2s_tdata(114),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[115]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(115),
      Q => m_axis_mm2s_tdata(115),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[116]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(116),
      Q => m_axis_mm2s_tdata(116),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[117]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(117),
      Q => m_axis_mm2s_tdata(117),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[118]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(118),
      Q => m_axis_mm2s_tdata(118),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[119]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(119),
      Q => m_axis_mm2s_tdata(119),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(11),
      Q => m_axis_mm2s_tdata(11),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[120]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(120),
      Q => m_axis_mm2s_tdata(120),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[121]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(121),
      Q => m_axis_mm2s_tdata(121),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[122]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(122),
      Q => m_axis_mm2s_tdata(122),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[123]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(123),
      Q => m_axis_mm2s_tdata(123),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[124]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(124),
      Q => m_axis_mm2s_tdata(124),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[125]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(125),
      Q => m_axis_mm2s_tdata(125),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[126]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(126),
      Q => m_axis_mm2s_tdata(126),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[127]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(127),
      Q => m_axis_mm2s_tdata(127),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[128]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(128),
      Q => m_axis_mm2s_tdata(128),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[129]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(129),
      Q => m_axis_mm2s_tdata(129),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(12),
      Q => m_axis_mm2s_tdata(12),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[130]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(130),
      Q => m_axis_mm2s_tdata(130),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[131]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(131),
      Q => m_axis_mm2s_tdata(131),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[132]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(132),
      Q => m_axis_mm2s_tdata(132),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[133]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(133),
      Q => m_axis_mm2s_tdata(133),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[134]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(134),
      Q => m_axis_mm2s_tdata(134),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[135]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(135),
      Q => m_axis_mm2s_tdata(135),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[136]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(136),
      Q => m_axis_mm2s_tdata(136),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[137]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(137),
      Q => m_axis_mm2s_tdata(137),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[138]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(138),
      Q => m_axis_mm2s_tdata(138),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[139]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(139),
      Q => m_axis_mm2s_tdata(139),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(13),
      Q => m_axis_mm2s_tdata(13),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[140]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(140),
      Q => m_axis_mm2s_tdata(140),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[141]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(141),
      Q => m_axis_mm2s_tdata(141),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[142]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(142),
      Q => m_axis_mm2s_tdata(142),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[143]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(143),
      Q => m_axis_mm2s_tdata(143),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[144]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(144),
      Q => m_axis_mm2s_tdata(144),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[145]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(145),
      Q => m_axis_mm2s_tdata(145),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[146]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(146),
      Q => m_axis_mm2s_tdata(146),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[147]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(147),
      Q => m_axis_mm2s_tdata(147),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[148]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(148),
      Q => m_axis_mm2s_tdata(148),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[149]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(149),
      Q => m_axis_mm2s_tdata(149),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(14),
      Q => m_axis_mm2s_tdata(14),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[150]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(150),
      Q => m_axis_mm2s_tdata(150),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[151]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(151),
      Q => m_axis_mm2s_tdata(151),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[152]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(152),
      Q => m_axis_mm2s_tdata(152),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[153]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(153),
      Q => m_axis_mm2s_tdata(153),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[154]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(154),
      Q => m_axis_mm2s_tdata(154),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[155]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(155),
      Q => m_axis_mm2s_tdata(155),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[156]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(156),
      Q => m_axis_mm2s_tdata(156),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[157]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(157),
      Q => m_axis_mm2s_tdata(157),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[158]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(158),
      Q => m_axis_mm2s_tdata(158),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[159]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(159),
      Q => m_axis_mm2s_tdata(159),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(15),
      Q => m_axis_mm2s_tdata(15),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[160]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(160),
      Q => m_axis_mm2s_tdata(160),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[161]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(161),
      Q => m_axis_mm2s_tdata(161),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[162]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(162),
      Q => m_axis_mm2s_tdata(162),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[163]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(163),
      Q => m_axis_mm2s_tdata(163),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[164]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(164),
      Q => m_axis_mm2s_tdata(164),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[165]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(165),
      Q => m_axis_mm2s_tdata(165),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[166]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(166),
      Q => m_axis_mm2s_tdata(166),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[167]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(167),
      Q => m_axis_mm2s_tdata(167),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[168]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(168),
      Q => m_axis_mm2s_tdata(168),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[169]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(169),
      Q => m_axis_mm2s_tdata(169),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(16),
      Q => m_axis_mm2s_tdata(16),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[170]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(170),
      Q => m_axis_mm2s_tdata(170),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[171]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(171),
      Q => m_axis_mm2s_tdata(171),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[172]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(172),
      Q => m_axis_mm2s_tdata(172),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[173]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(173),
      Q => m_axis_mm2s_tdata(173),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[174]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(174),
      Q => m_axis_mm2s_tdata(174),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[175]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(175),
      Q => m_axis_mm2s_tdata(175),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[176]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(176),
      Q => m_axis_mm2s_tdata(176),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[177]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(177),
      Q => m_axis_mm2s_tdata(177),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[178]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(178),
      Q => m_axis_mm2s_tdata(178),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[179]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(179),
      Q => m_axis_mm2s_tdata(179),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(17),
      Q => m_axis_mm2s_tdata(17),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[180]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(180),
      Q => m_axis_mm2s_tdata(180),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[181]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(181),
      Q => m_axis_mm2s_tdata(181),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[182]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(182),
      Q => m_axis_mm2s_tdata(182),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[183]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(183),
      Q => m_axis_mm2s_tdata(183),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[184]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(184),
      Q => m_axis_mm2s_tdata(184),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[185]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(185),
      Q => m_axis_mm2s_tdata(185),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[186]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(186),
      Q => m_axis_mm2s_tdata(186),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[187]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(187),
      Q => m_axis_mm2s_tdata(187),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[188]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(188),
      Q => m_axis_mm2s_tdata(188),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[189]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(189),
      Q => m_axis_mm2s_tdata(189),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(18),
      Q => m_axis_mm2s_tdata(18),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[190]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(190),
      Q => m_axis_mm2s_tdata(190),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[191]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(191),
      Q => m_axis_mm2s_tdata(191),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[192]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(192),
      Q => m_axis_mm2s_tdata(192),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[193]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(193),
      Q => m_axis_mm2s_tdata(193),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[194]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(194),
      Q => m_axis_mm2s_tdata(194),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[195]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(195),
      Q => m_axis_mm2s_tdata(195),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[196]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(196),
      Q => m_axis_mm2s_tdata(196),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[197]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(197),
      Q => m_axis_mm2s_tdata(197),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[198]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(198),
      Q => m_axis_mm2s_tdata(198),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[199]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(199),
      Q => m_axis_mm2s_tdata(199),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(19),
      Q => m_axis_mm2s_tdata(19),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(1),
      Q => m_axis_mm2s_tdata(1),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[200]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(200),
      Q => m_axis_mm2s_tdata(200),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[201]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(201),
      Q => m_axis_mm2s_tdata(201),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[202]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(202),
      Q => m_axis_mm2s_tdata(202),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[203]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(203),
      Q => m_axis_mm2s_tdata(203),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[204]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(204),
      Q => m_axis_mm2s_tdata(204),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[205]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(205),
      Q => m_axis_mm2s_tdata(205),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[206]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(206),
      Q => m_axis_mm2s_tdata(206),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[207]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(207),
      Q => m_axis_mm2s_tdata(207),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[208]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(208),
      Q => m_axis_mm2s_tdata(208),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[209]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(209),
      Q => m_axis_mm2s_tdata(209),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(20),
      Q => m_axis_mm2s_tdata(20),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[210]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(210),
      Q => m_axis_mm2s_tdata(210),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[211]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(211),
      Q => m_axis_mm2s_tdata(211),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[212]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(212),
      Q => m_axis_mm2s_tdata(212),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[213]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(213),
      Q => m_axis_mm2s_tdata(213),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[214]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(214),
      Q => m_axis_mm2s_tdata(214),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[215]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(215),
      Q => m_axis_mm2s_tdata(215),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[216]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(216),
      Q => m_axis_mm2s_tdata(216),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[217]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(217),
      Q => m_axis_mm2s_tdata(217),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[218]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(218),
      Q => m_axis_mm2s_tdata(218),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[219]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(219),
      Q => m_axis_mm2s_tdata(219),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(21),
      Q => m_axis_mm2s_tdata(21),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[220]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(220),
      Q => m_axis_mm2s_tdata(220),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[221]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(221),
      Q => m_axis_mm2s_tdata(221),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[222]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(222),
      Q => m_axis_mm2s_tdata(222),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[223]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(223),
      Q => m_axis_mm2s_tdata(223),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[224]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(224),
      Q => m_axis_mm2s_tdata(224),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[225]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(225),
      Q => m_axis_mm2s_tdata(225),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[226]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(226),
      Q => m_axis_mm2s_tdata(226),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[227]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(227),
      Q => m_axis_mm2s_tdata(227),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[228]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(228),
      Q => m_axis_mm2s_tdata(228),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[229]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(229),
      Q => m_axis_mm2s_tdata(229),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(22),
      Q => m_axis_mm2s_tdata(22),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[230]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(230),
      Q => m_axis_mm2s_tdata(230),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[231]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(231),
      Q => m_axis_mm2s_tdata(231),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[232]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(232),
      Q => m_axis_mm2s_tdata(232),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[233]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(233),
      Q => m_axis_mm2s_tdata(233),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[234]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(234),
      Q => m_axis_mm2s_tdata(234),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[235]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(235),
      Q => m_axis_mm2s_tdata(235),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[236]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(236),
      Q => m_axis_mm2s_tdata(236),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[237]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(237),
      Q => m_axis_mm2s_tdata(237),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[238]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(238),
      Q => m_axis_mm2s_tdata(238),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[239]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(239),
      Q => m_axis_mm2s_tdata(239),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(23),
      Q => m_axis_mm2s_tdata(23),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[240]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(240),
      Q => m_axis_mm2s_tdata(240),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[241]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(241),
      Q => m_axis_mm2s_tdata(241),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[242]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(242),
      Q => m_axis_mm2s_tdata(242),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[243]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(243),
      Q => m_axis_mm2s_tdata(243),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[244]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(244),
      Q => m_axis_mm2s_tdata(244),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[245]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(245),
      Q => m_axis_mm2s_tdata(245),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[246]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(246),
      Q => m_axis_mm2s_tdata(246),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[247]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(247),
      Q => m_axis_mm2s_tdata(247),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[248]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(248),
      Q => m_axis_mm2s_tdata(248),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[249]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(249),
      Q => m_axis_mm2s_tdata(249),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(24),
      Q => m_axis_mm2s_tdata(24),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[250]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(250),
      Q => m_axis_mm2s_tdata(250),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[251]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(251),
      Q => m_axis_mm2s_tdata(251),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[252]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(252),
      Q => m_axis_mm2s_tdata(252),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[253]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(253),
      Q => m_axis_mm2s_tdata(253),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[254]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(254),
      Q => m_axis_mm2s_tdata(254),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[255]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(255),
      Q => m_axis_mm2s_tdata(255),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(25),
      Q => m_axis_mm2s_tdata(25),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(26),
      Q => m_axis_mm2s_tdata(26),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(27),
      Q => m_axis_mm2s_tdata(27),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(28),
      Q => m_axis_mm2s_tdata(28),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(29),
      Q => m_axis_mm2s_tdata(29),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(2),
      Q => m_axis_mm2s_tdata(2),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(30),
      Q => m_axis_mm2s_tdata(30),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(31),
      Q => m_axis_mm2s_tdata(31),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(32),
      Q => m_axis_mm2s_tdata(32),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(33),
      Q => m_axis_mm2s_tdata(33),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(34),
      Q => m_axis_mm2s_tdata(34),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(35),
      Q => m_axis_mm2s_tdata(35),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(36),
      Q => m_axis_mm2s_tdata(36),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(37),
      Q => m_axis_mm2s_tdata(37),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(38),
      Q => m_axis_mm2s_tdata(38),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(39),
      Q => m_axis_mm2s_tdata(39),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(3),
      Q => m_axis_mm2s_tdata(3),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(40),
      Q => m_axis_mm2s_tdata(40),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(41),
      Q => m_axis_mm2s_tdata(41),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(42),
      Q => m_axis_mm2s_tdata(42),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(43),
      Q => m_axis_mm2s_tdata(43),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(44),
      Q => m_axis_mm2s_tdata(44),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(45),
      Q => m_axis_mm2s_tdata(45),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(46),
      Q => m_axis_mm2s_tdata(46),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(47),
      Q => m_axis_mm2s_tdata(47),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(48),
      Q => m_axis_mm2s_tdata(48),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(49),
      Q => m_axis_mm2s_tdata(49),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(4),
      Q => m_axis_mm2s_tdata(4),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(50),
      Q => m_axis_mm2s_tdata(50),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(51),
      Q => m_axis_mm2s_tdata(51),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(52),
      Q => m_axis_mm2s_tdata(52),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(53),
      Q => m_axis_mm2s_tdata(53),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(54),
      Q => m_axis_mm2s_tdata(54),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(55),
      Q => m_axis_mm2s_tdata(55),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(56),
      Q => m_axis_mm2s_tdata(56),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(57),
      Q => m_axis_mm2s_tdata(57),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(58),
      Q => m_axis_mm2s_tdata(58),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(59),
      Q => m_axis_mm2s_tdata(59),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(5),
      Q => m_axis_mm2s_tdata(5),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(60),
      Q => m_axis_mm2s_tdata(60),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(61),
      Q => m_axis_mm2s_tdata(61),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(62),
      Q => m_axis_mm2s_tdata(62),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(63),
      Q => m_axis_mm2s_tdata(63),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(64),
      Q => m_axis_mm2s_tdata(64),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(65),
      Q => m_axis_mm2s_tdata(65),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(66),
      Q => m_axis_mm2s_tdata(66),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(67),
      Q => m_axis_mm2s_tdata(67),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(68),
      Q => m_axis_mm2s_tdata(68),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(69),
      Q => m_axis_mm2s_tdata(69),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(6),
      Q => m_axis_mm2s_tdata(6),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(70),
      Q => m_axis_mm2s_tdata(70),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(71),
      Q => m_axis_mm2s_tdata(71),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(72),
      Q => m_axis_mm2s_tdata(72),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(73),
      Q => m_axis_mm2s_tdata(73),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(74),
      Q => m_axis_mm2s_tdata(74),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(75),
      Q => m_axis_mm2s_tdata(75),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(76),
      Q => m_axis_mm2s_tdata(76),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(77),
      Q => m_axis_mm2s_tdata(77),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(78),
      Q => m_axis_mm2s_tdata(78),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(79),
      Q => m_axis_mm2s_tdata(79),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(7),
      Q => m_axis_mm2s_tdata(7),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(80),
      Q => m_axis_mm2s_tdata(80),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(81),
      Q => m_axis_mm2s_tdata(81),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(82),
      Q => m_axis_mm2s_tdata(82),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(83),
      Q => m_axis_mm2s_tdata(83),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(84),
      Q => m_axis_mm2s_tdata(84),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(85),
      Q => m_axis_mm2s_tdata(85),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(86),
      Q => m_axis_mm2s_tdata(86),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(87),
      Q => m_axis_mm2s_tdata(87),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(88),
      Q => m_axis_mm2s_tdata(88),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(89),
      Q => m_axis_mm2s_tdata(89),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(8),
      Q => m_axis_mm2s_tdata(8),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(90),
      Q => m_axis_mm2s_tdata(90),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[91]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(91),
      Q => m_axis_mm2s_tdata(91),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[92]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(92),
      Q => m_axis_mm2s_tdata(92),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[93]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(93),
      Q => m_axis_mm2s_tdata(93),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[94]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(94),
      Q => m_axis_mm2s_tdata(94),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(95),
      Q => m_axis_mm2s_tdata(95),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[96]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(96),
      Q => m_axis_mm2s_tdata(96),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[97]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(97),
      Q => m_axis_mm2s_tdata(97),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[98]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(98),
      Q => m_axis_mm2s_tdata(98),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[99]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(99),
      Q => m_axis_mm2s_tdata(99),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(9),
      Q => m_axis_mm2s_tdata(9),
      R => sig_data_reg_out0
    );
\sig_data_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(0),
      Q => sig_data_skid_reg(0),
      R => SR(0)
    );
\sig_data_skid_reg_reg[100]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(100),
      Q => sig_data_skid_reg(100),
      R => SR(0)
    );
\sig_data_skid_reg_reg[101]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(101),
      Q => sig_data_skid_reg(101),
      R => SR(0)
    );
\sig_data_skid_reg_reg[102]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(102),
      Q => sig_data_skid_reg(102),
      R => SR(0)
    );
\sig_data_skid_reg_reg[103]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(103),
      Q => sig_data_skid_reg(103),
      R => SR(0)
    );
\sig_data_skid_reg_reg[104]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(104),
      Q => sig_data_skid_reg(104),
      R => SR(0)
    );
\sig_data_skid_reg_reg[105]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(105),
      Q => sig_data_skid_reg(105),
      R => SR(0)
    );
\sig_data_skid_reg_reg[106]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(106),
      Q => sig_data_skid_reg(106),
      R => SR(0)
    );
\sig_data_skid_reg_reg[107]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(107),
      Q => sig_data_skid_reg(107),
      R => SR(0)
    );
\sig_data_skid_reg_reg[108]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(108),
      Q => sig_data_skid_reg(108),
      R => SR(0)
    );
\sig_data_skid_reg_reg[109]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(109),
      Q => sig_data_skid_reg(109),
      R => SR(0)
    );
\sig_data_skid_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(10),
      Q => sig_data_skid_reg(10),
      R => SR(0)
    );
\sig_data_skid_reg_reg[110]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(110),
      Q => sig_data_skid_reg(110),
      R => SR(0)
    );
\sig_data_skid_reg_reg[111]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(111),
      Q => sig_data_skid_reg(111),
      R => SR(0)
    );
\sig_data_skid_reg_reg[112]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(112),
      Q => sig_data_skid_reg(112),
      R => SR(0)
    );
\sig_data_skid_reg_reg[113]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(113),
      Q => sig_data_skid_reg(113),
      R => SR(0)
    );
\sig_data_skid_reg_reg[114]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(114),
      Q => sig_data_skid_reg(114),
      R => SR(0)
    );
\sig_data_skid_reg_reg[115]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(115),
      Q => sig_data_skid_reg(115),
      R => SR(0)
    );
\sig_data_skid_reg_reg[116]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(116),
      Q => sig_data_skid_reg(116),
      R => SR(0)
    );
\sig_data_skid_reg_reg[117]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(117),
      Q => sig_data_skid_reg(117),
      R => SR(0)
    );
\sig_data_skid_reg_reg[118]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(118),
      Q => sig_data_skid_reg(118),
      R => SR(0)
    );
\sig_data_skid_reg_reg[119]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(119),
      Q => sig_data_skid_reg(119),
      R => SR(0)
    );
\sig_data_skid_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(11),
      Q => sig_data_skid_reg(11),
      R => SR(0)
    );
\sig_data_skid_reg_reg[120]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(120),
      Q => sig_data_skid_reg(120),
      R => SR(0)
    );
\sig_data_skid_reg_reg[121]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(121),
      Q => sig_data_skid_reg(121),
      R => SR(0)
    );
\sig_data_skid_reg_reg[122]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(122),
      Q => sig_data_skid_reg(122),
      R => SR(0)
    );
\sig_data_skid_reg_reg[123]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(123),
      Q => sig_data_skid_reg(123),
      R => SR(0)
    );
\sig_data_skid_reg_reg[124]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(124),
      Q => sig_data_skid_reg(124),
      R => SR(0)
    );
\sig_data_skid_reg_reg[125]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(125),
      Q => sig_data_skid_reg(125),
      R => SR(0)
    );
\sig_data_skid_reg_reg[126]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(126),
      Q => sig_data_skid_reg(126),
      R => SR(0)
    );
\sig_data_skid_reg_reg[127]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(127),
      Q => sig_data_skid_reg(127),
      R => SR(0)
    );
\sig_data_skid_reg_reg[128]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(128),
      Q => sig_data_skid_reg(128),
      R => SR(0)
    );
\sig_data_skid_reg_reg[129]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(129),
      Q => sig_data_skid_reg(129),
      R => SR(0)
    );
\sig_data_skid_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(12),
      Q => sig_data_skid_reg(12),
      R => SR(0)
    );
\sig_data_skid_reg_reg[130]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(130),
      Q => sig_data_skid_reg(130),
      R => SR(0)
    );
\sig_data_skid_reg_reg[131]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(131),
      Q => sig_data_skid_reg(131),
      R => SR(0)
    );
\sig_data_skid_reg_reg[132]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(132),
      Q => sig_data_skid_reg(132),
      R => SR(0)
    );
\sig_data_skid_reg_reg[133]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(133),
      Q => sig_data_skid_reg(133),
      R => SR(0)
    );
\sig_data_skid_reg_reg[134]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(134),
      Q => sig_data_skid_reg(134),
      R => SR(0)
    );
\sig_data_skid_reg_reg[135]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(135),
      Q => sig_data_skid_reg(135),
      R => SR(0)
    );
\sig_data_skid_reg_reg[136]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(136),
      Q => sig_data_skid_reg(136),
      R => SR(0)
    );
\sig_data_skid_reg_reg[137]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(137),
      Q => sig_data_skid_reg(137),
      R => SR(0)
    );
\sig_data_skid_reg_reg[138]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(138),
      Q => sig_data_skid_reg(138),
      R => SR(0)
    );
\sig_data_skid_reg_reg[139]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(139),
      Q => sig_data_skid_reg(139),
      R => SR(0)
    );
\sig_data_skid_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(13),
      Q => sig_data_skid_reg(13),
      R => SR(0)
    );
\sig_data_skid_reg_reg[140]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(140),
      Q => sig_data_skid_reg(140),
      R => SR(0)
    );
\sig_data_skid_reg_reg[141]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(141),
      Q => sig_data_skid_reg(141),
      R => SR(0)
    );
\sig_data_skid_reg_reg[142]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(142),
      Q => sig_data_skid_reg(142),
      R => SR(0)
    );
\sig_data_skid_reg_reg[143]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(143),
      Q => sig_data_skid_reg(143),
      R => SR(0)
    );
\sig_data_skid_reg_reg[144]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(144),
      Q => sig_data_skid_reg(144),
      R => SR(0)
    );
\sig_data_skid_reg_reg[145]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(145),
      Q => sig_data_skid_reg(145),
      R => SR(0)
    );
\sig_data_skid_reg_reg[146]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(146),
      Q => sig_data_skid_reg(146),
      R => SR(0)
    );
\sig_data_skid_reg_reg[147]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(147),
      Q => sig_data_skid_reg(147),
      R => SR(0)
    );
\sig_data_skid_reg_reg[148]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(148),
      Q => sig_data_skid_reg(148),
      R => SR(0)
    );
\sig_data_skid_reg_reg[149]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(149),
      Q => sig_data_skid_reg(149),
      R => SR(0)
    );
\sig_data_skid_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(14),
      Q => sig_data_skid_reg(14),
      R => SR(0)
    );
\sig_data_skid_reg_reg[150]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(150),
      Q => sig_data_skid_reg(150),
      R => SR(0)
    );
\sig_data_skid_reg_reg[151]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(151),
      Q => sig_data_skid_reg(151),
      R => SR(0)
    );
\sig_data_skid_reg_reg[152]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(152),
      Q => sig_data_skid_reg(152),
      R => SR(0)
    );
\sig_data_skid_reg_reg[153]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(153),
      Q => sig_data_skid_reg(153),
      R => SR(0)
    );
\sig_data_skid_reg_reg[154]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(154),
      Q => sig_data_skid_reg(154),
      R => SR(0)
    );
\sig_data_skid_reg_reg[155]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(155),
      Q => sig_data_skid_reg(155),
      R => SR(0)
    );
\sig_data_skid_reg_reg[156]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(156),
      Q => sig_data_skid_reg(156),
      R => SR(0)
    );
\sig_data_skid_reg_reg[157]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(157),
      Q => sig_data_skid_reg(157),
      R => SR(0)
    );
\sig_data_skid_reg_reg[158]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(158),
      Q => sig_data_skid_reg(158),
      R => SR(0)
    );
\sig_data_skid_reg_reg[159]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(159),
      Q => sig_data_skid_reg(159),
      R => SR(0)
    );
\sig_data_skid_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(15),
      Q => sig_data_skid_reg(15),
      R => SR(0)
    );
\sig_data_skid_reg_reg[160]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(160),
      Q => sig_data_skid_reg(160),
      R => SR(0)
    );
\sig_data_skid_reg_reg[161]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(161),
      Q => sig_data_skid_reg(161),
      R => SR(0)
    );
\sig_data_skid_reg_reg[162]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(162),
      Q => sig_data_skid_reg(162),
      R => SR(0)
    );
\sig_data_skid_reg_reg[163]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(163),
      Q => sig_data_skid_reg(163),
      R => SR(0)
    );
\sig_data_skid_reg_reg[164]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(164),
      Q => sig_data_skid_reg(164),
      R => SR(0)
    );
\sig_data_skid_reg_reg[165]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(165),
      Q => sig_data_skid_reg(165),
      R => SR(0)
    );
\sig_data_skid_reg_reg[166]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(166),
      Q => sig_data_skid_reg(166),
      R => SR(0)
    );
\sig_data_skid_reg_reg[167]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(167),
      Q => sig_data_skid_reg(167),
      R => SR(0)
    );
\sig_data_skid_reg_reg[168]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(168),
      Q => sig_data_skid_reg(168),
      R => SR(0)
    );
\sig_data_skid_reg_reg[169]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(169),
      Q => sig_data_skid_reg(169),
      R => SR(0)
    );
\sig_data_skid_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(16),
      Q => sig_data_skid_reg(16),
      R => SR(0)
    );
\sig_data_skid_reg_reg[170]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(170),
      Q => sig_data_skid_reg(170),
      R => SR(0)
    );
\sig_data_skid_reg_reg[171]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(171),
      Q => sig_data_skid_reg(171),
      R => SR(0)
    );
\sig_data_skid_reg_reg[172]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(172),
      Q => sig_data_skid_reg(172),
      R => SR(0)
    );
\sig_data_skid_reg_reg[173]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(173),
      Q => sig_data_skid_reg(173),
      R => SR(0)
    );
\sig_data_skid_reg_reg[174]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(174),
      Q => sig_data_skid_reg(174),
      R => SR(0)
    );
\sig_data_skid_reg_reg[175]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(175),
      Q => sig_data_skid_reg(175),
      R => SR(0)
    );
\sig_data_skid_reg_reg[176]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(176),
      Q => sig_data_skid_reg(176),
      R => SR(0)
    );
\sig_data_skid_reg_reg[177]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(177),
      Q => sig_data_skid_reg(177),
      R => SR(0)
    );
\sig_data_skid_reg_reg[178]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(178),
      Q => sig_data_skid_reg(178),
      R => SR(0)
    );
\sig_data_skid_reg_reg[179]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(179),
      Q => sig_data_skid_reg(179),
      R => SR(0)
    );
\sig_data_skid_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(17),
      Q => sig_data_skid_reg(17),
      R => SR(0)
    );
\sig_data_skid_reg_reg[180]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(180),
      Q => sig_data_skid_reg(180),
      R => SR(0)
    );
\sig_data_skid_reg_reg[181]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(181),
      Q => sig_data_skid_reg(181),
      R => SR(0)
    );
\sig_data_skid_reg_reg[182]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(182),
      Q => sig_data_skid_reg(182),
      R => SR(0)
    );
\sig_data_skid_reg_reg[183]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(183),
      Q => sig_data_skid_reg(183),
      R => SR(0)
    );
\sig_data_skid_reg_reg[184]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(184),
      Q => sig_data_skid_reg(184),
      R => SR(0)
    );
\sig_data_skid_reg_reg[185]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(185),
      Q => sig_data_skid_reg(185),
      R => SR(0)
    );
\sig_data_skid_reg_reg[186]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(186),
      Q => sig_data_skid_reg(186),
      R => SR(0)
    );
\sig_data_skid_reg_reg[187]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(187),
      Q => sig_data_skid_reg(187),
      R => SR(0)
    );
\sig_data_skid_reg_reg[188]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(188),
      Q => sig_data_skid_reg(188),
      R => SR(0)
    );
\sig_data_skid_reg_reg[189]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(189),
      Q => sig_data_skid_reg(189),
      R => SR(0)
    );
\sig_data_skid_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(18),
      Q => sig_data_skid_reg(18),
      R => SR(0)
    );
\sig_data_skid_reg_reg[190]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(190),
      Q => sig_data_skid_reg(190),
      R => SR(0)
    );
\sig_data_skid_reg_reg[191]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(191),
      Q => sig_data_skid_reg(191),
      R => SR(0)
    );
\sig_data_skid_reg_reg[192]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(192),
      Q => sig_data_skid_reg(192),
      R => SR(0)
    );
\sig_data_skid_reg_reg[193]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(193),
      Q => sig_data_skid_reg(193),
      R => SR(0)
    );
\sig_data_skid_reg_reg[194]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(194),
      Q => sig_data_skid_reg(194),
      R => SR(0)
    );
\sig_data_skid_reg_reg[195]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(195),
      Q => sig_data_skid_reg(195),
      R => SR(0)
    );
\sig_data_skid_reg_reg[196]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(196),
      Q => sig_data_skid_reg(196),
      R => SR(0)
    );
\sig_data_skid_reg_reg[197]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(197),
      Q => sig_data_skid_reg(197),
      R => SR(0)
    );
\sig_data_skid_reg_reg[198]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(198),
      Q => sig_data_skid_reg(198),
      R => SR(0)
    );
\sig_data_skid_reg_reg[199]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(199),
      Q => sig_data_skid_reg(199),
      R => SR(0)
    );
\sig_data_skid_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(19),
      Q => sig_data_skid_reg(19),
      R => SR(0)
    );
\sig_data_skid_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(1),
      Q => sig_data_skid_reg(1),
      R => SR(0)
    );
\sig_data_skid_reg_reg[200]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(200),
      Q => sig_data_skid_reg(200),
      R => SR(0)
    );
\sig_data_skid_reg_reg[201]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(201),
      Q => sig_data_skid_reg(201),
      R => SR(0)
    );
\sig_data_skid_reg_reg[202]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(202),
      Q => sig_data_skid_reg(202),
      R => SR(0)
    );
\sig_data_skid_reg_reg[203]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(203),
      Q => sig_data_skid_reg(203),
      R => SR(0)
    );
\sig_data_skid_reg_reg[204]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(204),
      Q => sig_data_skid_reg(204),
      R => SR(0)
    );
\sig_data_skid_reg_reg[205]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(205),
      Q => sig_data_skid_reg(205),
      R => SR(0)
    );
\sig_data_skid_reg_reg[206]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(206),
      Q => sig_data_skid_reg(206),
      R => SR(0)
    );
\sig_data_skid_reg_reg[207]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(207),
      Q => sig_data_skid_reg(207),
      R => SR(0)
    );
\sig_data_skid_reg_reg[208]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(208),
      Q => sig_data_skid_reg(208),
      R => SR(0)
    );
\sig_data_skid_reg_reg[209]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(209),
      Q => sig_data_skid_reg(209),
      R => SR(0)
    );
\sig_data_skid_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(20),
      Q => sig_data_skid_reg(20),
      R => SR(0)
    );
\sig_data_skid_reg_reg[210]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(210),
      Q => sig_data_skid_reg(210),
      R => SR(0)
    );
\sig_data_skid_reg_reg[211]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(211),
      Q => sig_data_skid_reg(211),
      R => SR(0)
    );
\sig_data_skid_reg_reg[212]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(212),
      Q => sig_data_skid_reg(212),
      R => SR(0)
    );
\sig_data_skid_reg_reg[213]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(213),
      Q => sig_data_skid_reg(213),
      R => SR(0)
    );
\sig_data_skid_reg_reg[214]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(214),
      Q => sig_data_skid_reg(214),
      R => SR(0)
    );
\sig_data_skid_reg_reg[215]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(215),
      Q => sig_data_skid_reg(215),
      R => SR(0)
    );
\sig_data_skid_reg_reg[216]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(216),
      Q => sig_data_skid_reg(216),
      R => SR(0)
    );
\sig_data_skid_reg_reg[217]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(217),
      Q => sig_data_skid_reg(217),
      R => SR(0)
    );
\sig_data_skid_reg_reg[218]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(218),
      Q => sig_data_skid_reg(218),
      R => SR(0)
    );
\sig_data_skid_reg_reg[219]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(219),
      Q => sig_data_skid_reg(219),
      R => SR(0)
    );
\sig_data_skid_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(21),
      Q => sig_data_skid_reg(21),
      R => SR(0)
    );
\sig_data_skid_reg_reg[220]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(220),
      Q => sig_data_skid_reg(220),
      R => SR(0)
    );
\sig_data_skid_reg_reg[221]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(221),
      Q => sig_data_skid_reg(221),
      R => SR(0)
    );
\sig_data_skid_reg_reg[222]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(222),
      Q => sig_data_skid_reg(222),
      R => SR(0)
    );
\sig_data_skid_reg_reg[223]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(223),
      Q => sig_data_skid_reg(223),
      R => SR(0)
    );
\sig_data_skid_reg_reg[224]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(224),
      Q => sig_data_skid_reg(224),
      R => SR(0)
    );
\sig_data_skid_reg_reg[225]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(225),
      Q => sig_data_skid_reg(225),
      R => SR(0)
    );
\sig_data_skid_reg_reg[226]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(226),
      Q => sig_data_skid_reg(226),
      R => SR(0)
    );
\sig_data_skid_reg_reg[227]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(227),
      Q => sig_data_skid_reg(227),
      R => SR(0)
    );
\sig_data_skid_reg_reg[228]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(228),
      Q => sig_data_skid_reg(228),
      R => SR(0)
    );
\sig_data_skid_reg_reg[229]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(229),
      Q => sig_data_skid_reg(229),
      R => SR(0)
    );
\sig_data_skid_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(22),
      Q => sig_data_skid_reg(22),
      R => SR(0)
    );
\sig_data_skid_reg_reg[230]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(230),
      Q => sig_data_skid_reg(230),
      R => SR(0)
    );
\sig_data_skid_reg_reg[231]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(231),
      Q => sig_data_skid_reg(231),
      R => SR(0)
    );
\sig_data_skid_reg_reg[232]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(232),
      Q => sig_data_skid_reg(232),
      R => SR(0)
    );
\sig_data_skid_reg_reg[233]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(233),
      Q => sig_data_skid_reg(233),
      R => SR(0)
    );
\sig_data_skid_reg_reg[234]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(234),
      Q => sig_data_skid_reg(234),
      R => SR(0)
    );
\sig_data_skid_reg_reg[235]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(235),
      Q => sig_data_skid_reg(235),
      R => SR(0)
    );
\sig_data_skid_reg_reg[236]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(236),
      Q => sig_data_skid_reg(236),
      R => SR(0)
    );
\sig_data_skid_reg_reg[237]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(237),
      Q => sig_data_skid_reg(237),
      R => SR(0)
    );
\sig_data_skid_reg_reg[238]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(238),
      Q => sig_data_skid_reg(238),
      R => SR(0)
    );
\sig_data_skid_reg_reg[239]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(239),
      Q => sig_data_skid_reg(239),
      R => SR(0)
    );
\sig_data_skid_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(23),
      Q => sig_data_skid_reg(23),
      R => SR(0)
    );
\sig_data_skid_reg_reg[240]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(240),
      Q => sig_data_skid_reg(240),
      R => SR(0)
    );
\sig_data_skid_reg_reg[241]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(241),
      Q => sig_data_skid_reg(241),
      R => SR(0)
    );
\sig_data_skid_reg_reg[242]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(242),
      Q => sig_data_skid_reg(242),
      R => SR(0)
    );
\sig_data_skid_reg_reg[243]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(243),
      Q => sig_data_skid_reg(243),
      R => SR(0)
    );
\sig_data_skid_reg_reg[244]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(244),
      Q => sig_data_skid_reg(244),
      R => SR(0)
    );
\sig_data_skid_reg_reg[245]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(245),
      Q => sig_data_skid_reg(245),
      R => SR(0)
    );
\sig_data_skid_reg_reg[246]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(246),
      Q => sig_data_skid_reg(246),
      R => SR(0)
    );
\sig_data_skid_reg_reg[247]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(247),
      Q => sig_data_skid_reg(247),
      R => SR(0)
    );
\sig_data_skid_reg_reg[248]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(248),
      Q => sig_data_skid_reg(248),
      R => SR(0)
    );
\sig_data_skid_reg_reg[249]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(249),
      Q => sig_data_skid_reg(249),
      R => SR(0)
    );
\sig_data_skid_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(24),
      Q => sig_data_skid_reg(24),
      R => SR(0)
    );
\sig_data_skid_reg_reg[250]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(250),
      Q => sig_data_skid_reg(250),
      R => SR(0)
    );
\sig_data_skid_reg_reg[251]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(251),
      Q => sig_data_skid_reg(251),
      R => SR(0)
    );
\sig_data_skid_reg_reg[252]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(252),
      Q => sig_data_skid_reg(252),
      R => SR(0)
    );
\sig_data_skid_reg_reg[253]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(253),
      Q => sig_data_skid_reg(253),
      R => SR(0)
    );
\sig_data_skid_reg_reg[254]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(254),
      Q => sig_data_skid_reg(254),
      R => SR(0)
    );
\sig_data_skid_reg_reg[255]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(255),
      Q => sig_data_skid_reg(255),
      R => SR(0)
    );
\sig_data_skid_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(25),
      Q => sig_data_skid_reg(25),
      R => SR(0)
    );
\sig_data_skid_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(26),
      Q => sig_data_skid_reg(26),
      R => SR(0)
    );
\sig_data_skid_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(27),
      Q => sig_data_skid_reg(27),
      R => SR(0)
    );
\sig_data_skid_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(28),
      Q => sig_data_skid_reg(28),
      R => SR(0)
    );
\sig_data_skid_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(29),
      Q => sig_data_skid_reg(29),
      R => SR(0)
    );
\sig_data_skid_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(2),
      Q => sig_data_skid_reg(2),
      R => SR(0)
    );
\sig_data_skid_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(30),
      Q => sig_data_skid_reg(30),
      R => SR(0)
    );
\sig_data_skid_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(31),
      Q => sig_data_skid_reg(31),
      R => SR(0)
    );
\sig_data_skid_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(32),
      Q => sig_data_skid_reg(32),
      R => SR(0)
    );
\sig_data_skid_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(33),
      Q => sig_data_skid_reg(33),
      R => SR(0)
    );
\sig_data_skid_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(34),
      Q => sig_data_skid_reg(34),
      R => SR(0)
    );
\sig_data_skid_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(35),
      Q => sig_data_skid_reg(35),
      R => SR(0)
    );
\sig_data_skid_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(36),
      Q => sig_data_skid_reg(36),
      R => SR(0)
    );
\sig_data_skid_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(37),
      Q => sig_data_skid_reg(37),
      R => SR(0)
    );
\sig_data_skid_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(38),
      Q => sig_data_skid_reg(38),
      R => SR(0)
    );
\sig_data_skid_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(39),
      Q => sig_data_skid_reg(39),
      R => SR(0)
    );
\sig_data_skid_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(3),
      Q => sig_data_skid_reg(3),
      R => SR(0)
    );
\sig_data_skid_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(40),
      Q => sig_data_skid_reg(40),
      R => SR(0)
    );
\sig_data_skid_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(41),
      Q => sig_data_skid_reg(41),
      R => SR(0)
    );
\sig_data_skid_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(42),
      Q => sig_data_skid_reg(42),
      R => SR(0)
    );
\sig_data_skid_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(43),
      Q => sig_data_skid_reg(43),
      R => SR(0)
    );
\sig_data_skid_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(44),
      Q => sig_data_skid_reg(44),
      R => SR(0)
    );
\sig_data_skid_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(45),
      Q => sig_data_skid_reg(45),
      R => SR(0)
    );
\sig_data_skid_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(46),
      Q => sig_data_skid_reg(46),
      R => SR(0)
    );
\sig_data_skid_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(47),
      Q => sig_data_skid_reg(47),
      R => SR(0)
    );
\sig_data_skid_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(48),
      Q => sig_data_skid_reg(48),
      R => SR(0)
    );
\sig_data_skid_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(49),
      Q => sig_data_skid_reg(49),
      R => SR(0)
    );
\sig_data_skid_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(4),
      Q => sig_data_skid_reg(4),
      R => SR(0)
    );
\sig_data_skid_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(50),
      Q => sig_data_skid_reg(50),
      R => SR(0)
    );
\sig_data_skid_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(51),
      Q => sig_data_skid_reg(51),
      R => SR(0)
    );
\sig_data_skid_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(52),
      Q => sig_data_skid_reg(52),
      R => SR(0)
    );
\sig_data_skid_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(53),
      Q => sig_data_skid_reg(53),
      R => SR(0)
    );
\sig_data_skid_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(54),
      Q => sig_data_skid_reg(54),
      R => SR(0)
    );
\sig_data_skid_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(55),
      Q => sig_data_skid_reg(55),
      R => SR(0)
    );
\sig_data_skid_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(56),
      Q => sig_data_skid_reg(56),
      R => SR(0)
    );
\sig_data_skid_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(57),
      Q => sig_data_skid_reg(57),
      R => SR(0)
    );
\sig_data_skid_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(58),
      Q => sig_data_skid_reg(58),
      R => SR(0)
    );
\sig_data_skid_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(59),
      Q => sig_data_skid_reg(59),
      R => SR(0)
    );
\sig_data_skid_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(5),
      Q => sig_data_skid_reg(5),
      R => SR(0)
    );
\sig_data_skid_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(60),
      Q => sig_data_skid_reg(60),
      R => SR(0)
    );
\sig_data_skid_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(61),
      Q => sig_data_skid_reg(61),
      R => SR(0)
    );
\sig_data_skid_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(62),
      Q => sig_data_skid_reg(62),
      R => SR(0)
    );
\sig_data_skid_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(63),
      Q => sig_data_skid_reg(63),
      R => SR(0)
    );
\sig_data_skid_reg_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(64),
      Q => sig_data_skid_reg(64),
      R => SR(0)
    );
\sig_data_skid_reg_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(65),
      Q => sig_data_skid_reg(65),
      R => SR(0)
    );
\sig_data_skid_reg_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(66),
      Q => sig_data_skid_reg(66),
      R => SR(0)
    );
\sig_data_skid_reg_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(67),
      Q => sig_data_skid_reg(67),
      R => SR(0)
    );
\sig_data_skid_reg_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(68),
      Q => sig_data_skid_reg(68),
      R => SR(0)
    );
\sig_data_skid_reg_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(69),
      Q => sig_data_skid_reg(69),
      R => SR(0)
    );
\sig_data_skid_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(6),
      Q => sig_data_skid_reg(6),
      R => SR(0)
    );
\sig_data_skid_reg_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(70),
      Q => sig_data_skid_reg(70),
      R => SR(0)
    );
\sig_data_skid_reg_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(71),
      Q => sig_data_skid_reg(71),
      R => SR(0)
    );
\sig_data_skid_reg_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(72),
      Q => sig_data_skid_reg(72),
      R => SR(0)
    );
\sig_data_skid_reg_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(73),
      Q => sig_data_skid_reg(73),
      R => SR(0)
    );
\sig_data_skid_reg_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(74),
      Q => sig_data_skid_reg(74),
      R => SR(0)
    );
\sig_data_skid_reg_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(75),
      Q => sig_data_skid_reg(75),
      R => SR(0)
    );
\sig_data_skid_reg_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(76),
      Q => sig_data_skid_reg(76),
      R => SR(0)
    );
\sig_data_skid_reg_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(77),
      Q => sig_data_skid_reg(77),
      R => SR(0)
    );
\sig_data_skid_reg_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(78),
      Q => sig_data_skid_reg(78),
      R => SR(0)
    );
\sig_data_skid_reg_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(79),
      Q => sig_data_skid_reg(79),
      R => SR(0)
    );
\sig_data_skid_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(7),
      Q => sig_data_skid_reg(7),
      R => SR(0)
    );
\sig_data_skid_reg_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(80),
      Q => sig_data_skid_reg(80),
      R => SR(0)
    );
\sig_data_skid_reg_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(81),
      Q => sig_data_skid_reg(81),
      R => SR(0)
    );
\sig_data_skid_reg_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(82),
      Q => sig_data_skid_reg(82),
      R => SR(0)
    );
\sig_data_skid_reg_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(83),
      Q => sig_data_skid_reg(83),
      R => SR(0)
    );
\sig_data_skid_reg_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(84),
      Q => sig_data_skid_reg(84),
      R => SR(0)
    );
\sig_data_skid_reg_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(85),
      Q => sig_data_skid_reg(85),
      R => SR(0)
    );
\sig_data_skid_reg_reg[86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(86),
      Q => sig_data_skid_reg(86),
      R => SR(0)
    );
\sig_data_skid_reg_reg[87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(87),
      Q => sig_data_skid_reg(87),
      R => SR(0)
    );
\sig_data_skid_reg_reg[88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(88),
      Q => sig_data_skid_reg(88),
      R => SR(0)
    );
\sig_data_skid_reg_reg[89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(89),
      Q => sig_data_skid_reg(89),
      R => SR(0)
    );
\sig_data_skid_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(8),
      Q => sig_data_skid_reg(8),
      R => SR(0)
    );
\sig_data_skid_reg_reg[90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(90),
      Q => sig_data_skid_reg(90),
      R => SR(0)
    );
\sig_data_skid_reg_reg[91]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(91),
      Q => sig_data_skid_reg(91),
      R => SR(0)
    );
\sig_data_skid_reg_reg[92]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(92),
      Q => sig_data_skid_reg(92),
      R => SR(0)
    );
\sig_data_skid_reg_reg[93]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(93),
      Q => sig_data_skid_reg(93),
      R => SR(0)
    );
\sig_data_skid_reg_reg[94]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(94),
      Q => sig_data_skid_reg(94),
      R => SR(0)
    );
\sig_data_skid_reg_reg[95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(95),
      Q => sig_data_skid_reg(95),
      R => SR(0)
    );
\sig_data_skid_reg_reg[96]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(96),
      Q => sig_data_skid_reg(96),
      R => SR(0)
    );
\sig_data_skid_reg_reg[97]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(97),
      Q => sig_data_skid_reg(97),
      R => SR(0)
    );
\sig_data_skid_reg_reg[98]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(98),
      Q => sig_data_skid_reg(98),
      R => SR(0)
    );
\sig_data_skid_reg_reg[99]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(99),
      Q => sig_data_skid_reg(99),
      R => SR(0)
    );
\sig_data_skid_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => DOUTB(9),
      Q => sig_data_skid_reg(9),
      R => SR(0)
    );
sig_last_reg_out_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAFFBA00"
    )
    port map (
      I0 => \^sig_stop_request\,
      I1 => I37,
      I2 => DOUTB(288),
      I3 => sig_s_ready_dup,
      I4 => sig_last_skid_reg,
      O => sig_last_skid_mux_out
    );
sig_last_reg_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_last_skid_mux_out,
      Q => m_axis_mm2s_tlast,
      R => sig_data_reg_out0
    );
sig_last_skid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => sig_slast_with_stop,
      Q => sig_last_skid_reg,
      R => SR(0)
    );
sig_m_valid_dup_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
    port map (
      I0 => sig_mvalid_stop,
      I1 => I34,
      I2 => sig_reset_reg,
      I3 => I35,
      I4 => sig_mvalid_stop_set,
      O => n_0_sig_m_valid_dup_i_1
    );
sig_m_valid_dup_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0B8B0B0"
    )
    port map (
      I0 => m_axis_mm2s_tready,
      I1 => sig_m_valid_dup,
      I2 => \^sig_stop_request\,
      I3 => sig_halt_reg_dly3,
      I4 => sig_halt_reg_dly2,
      O => sig_mvalid_stop_set
    );
sig_m_valid_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => n_0_sig_m_valid_dup_i_1,
      Q => sig_m_valid_dup,
      R => '0'
    );
sig_m_valid_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => n_0_sig_m_valid_dup_i_1,
      Q => sig_m_valid_out,
      R => '0'
    );
sig_mvalid_stop_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFB0B8B0B0"
    )
    port map (
      I0 => m_axis_mm2s_tready,
      I1 => sig_m_valid_dup,
      I2 => \^sig_stop_request\,
      I3 => sig_halt_reg_dly3,
      I4 => sig_halt_reg_dly2,
      I5 => sig_mvalid_stop,
      O => n_0_sig_mvalid_stop_reg_i_1
    );
sig_mvalid_stop_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => n_0_sig_mvalid_stop_reg_i_1,
      Q => sig_mvalid_stop,
      R => SR(0)
    );
sig_reset_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => SR(0),
      Q => sig_reset_reg,
      R => '0'
    );
sig_s_ready_dup_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000FE0000"
    )
    port map (
      I0 => sig_reset_reg,
      I1 => m_axis_mm2s_tready,
      I2 => I36,
      I3 => \^sig_stop_request\,
      I4 => I34,
      I5 => sig_data2skid_halt,
      O => n_0_sig_s_ready_dup_i_1
    );
sig_s_ready_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => n_0_sig_s_ready_dup_i_1,
      Q => sig_s_ready_dup,
      R => '0'
    );
sig_s_ready_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => n_0_sig_s_ready_dup_i_1,
      Q => sig_s_ready_out,
      R => '0'
    );
sig_sready_stop_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => I1,
      Q => \^sig_stop_request\,
      R => SR(0)
    );
\sig_sstrb_stop_mask_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => I33,
      Q => \^sig_sstrb_stop_mask\(0),
      R => SR(0)
    );
\sig_sstrb_stop_mask_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => I23,
      Q => \^sig_sstrb_stop_mask\(10),
      R => SR(0)
    );
\sig_sstrb_stop_mask_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => I22,
      Q => \^sig_sstrb_stop_mask\(11),
      R => SR(0)
    );
\sig_sstrb_stop_mask_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => I21,
      Q => \^sig_sstrb_stop_mask\(12),
      R => SR(0)
    );
\sig_sstrb_stop_mask_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => I20,
      Q => \^sig_sstrb_stop_mask\(13),
      R => SR(0)
    );
\sig_sstrb_stop_mask_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => I19,
      Q => \^sig_sstrb_stop_mask\(14),
      R => SR(0)
    );
\sig_sstrb_stop_mask_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => I18,
      Q => \^sig_sstrb_stop_mask\(15),
      R => SR(0)
    );
\sig_sstrb_stop_mask_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => I17,
      Q => \^sig_sstrb_stop_mask\(16),
      R => SR(0)
    );
\sig_sstrb_stop_mask_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => I16,
      Q => \^sig_sstrb_stop_mask\(17),
      R => SR(0)
    );
\sig_sstrb_stop_mask_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => I15,
      Q => \^sig_sstrb_stop_mask\(18),
      R => SR(0)
    );
\sig_sstrb_stop_mask_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => I14,
      Q => \^sig_sstrb_stop_mask\(19),
      R => SR(0)
    );
\sig_sstrb_stop_mask_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => I32,
      Q => \^sig_sstrb_stop_mask\(1),
      R => SR(0)
    );
\sig_sstrb_stop_mask_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => I13,
      Q => \^sig_sstrb_stop_mask\(20),
      R => SR(0)
    );
\sig_sstrb_stop_mask_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => I12,
      Q => \^sig_sstrb_stop_mask\(21),
      R => SR(0)
    );
\sig_sstrb_stop_mask_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => I11,
      Q => \^sig_sstrb_stop_mask\(22),
      R => SR(0)
    );
\sig_sstrb_stop_mask_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => I10,
      Q => \^sig_sstrb_stop_mask\(23),
      R => SR(0)
    );
\sig_sstrb_stop_mask_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => I9,
      Q => \^sig_sstrb_stop_mask\(24),
      R => SR(0)
    );
\sig_sstrb_stop_mask_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => I8,
      Q => \^sig_sstrb_stop_mask\(25),
      R => SR(0)
    );
\sig_sstrb_stop_mask_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => I7,
      Q => \^sig_sstrb_stop_mask\(26),
      R => SR(0)
    );
\sig_sstrb_stop_mask_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => I6,
      Q => \^sig_sstrb_stop_mask\(27),
      R => SR(0)
    );
\sig_sstrb_stop_mask_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => I5,
      Q => \^sig_sstrb_stop_mask\(28),
      R => SR(0)
    );
\sig_sstrb_stop_mask_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => I4,
      Q => \^sig_sstrb_stop_mask\(29),
      R => SR(0)
    );
\sig_sstrb_stop_mask_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => I31,
      Q => \^sig_sstrb_stop_mask\(2),
      R => SR(0)
    );
\sig_sstrb_stop_mask_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => I3,
      Q => \^sig_sstrb_stop_mask\(30),
      R => SR(0)
    );
\sig_sstrb_stop_mask_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => I2,
      Q => \^sig_sstrb_stop_mask\(31),
      R => SR(0)
    );
\sig_sstrb_stop_mask_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => I30,
      Q => \^sig_sstrb_stop_mask\(3),
      R => SR(0)
    );
\sig_sstrb_stop_mask_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => I29,
      Q => \^sig_sstrb_stop_mask\(4),
      R => SR(0)
    );
\sig_sstrb_stop_mask_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => I28,
      Q => \^sig_sstrb_stop_mask\(5),
      R => SR(0)
    );
\sig_sstrb_stop_mask_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => I27,
      Q => \^sig_sstrb_stop_mask\(6),
      R => SR(0)
    );
\sig_sstrb_stop_mask_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => I26,
      Q => \^sig_sstrb_stop_mask\(7),
      R => SR(0)
    );
\sig_sstrb_stop_mask_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => I25,
      Q => \^sig_sstrb_stop_mask\(8),
      R => SR(0)
    );
\sig_sstrb_stop_mask_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => I24,
      Q => \^sig_sstrb_stop_mask\(9),
      R => SR(0)
    );
\sig_strb_reg_out[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => \^sig_sstrb_stop_mask\(0),
      I1 => DOUTB(256),
      I2 => sig_s_ready_dup,
      I3 => sig_strb_skid_reg(0),
      O => sig_strb_skid_mux_out(0)
    );
\sig_strb_reg_out[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => \^sig_sstrb_stop_mask\(10),
      I1 => DOUTB(266),
      I2 => sig_s_ready_dup,
      I3 => sig_strb_skid_reg(10),
      O => sig_strb_skid_mux_out(10)
    );
\sig_strb_reg_out[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => \^sig_sstrb_stop_mask\(11),
      I1 => DOUTB(267),
      I2 => sig_s_ready_dup,
      I3 => sig_strb_skid_reg(11),
      O => sig_strb_skid_mux_out(11)
    );
\sig_strb_reg_out[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => \^sig_sstrb_stop_mask\(12),
      I1 => DOUTB(268),
      I2 => sig_s_ready_dup,
      I3 => sig_strb_skid_reg(12),
      O => sig_strb_skid_mux_out(12)
    );
\sig_strb_reg_out[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => \^sig_sstrb_stop_mask\(13),
      I1 => DOUTB(269),
      I2 => sig_s_ready_dup,
      I3 => sig_strb_skid_reg(13),
      O => sig_strb_skid_mux_out(13)
    );
\sig_strb_reg_out[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => \^sig_sstrb_stop_mask\(14),
      I1 => DOUTB(270),
      I2 => sig_s_ready_dup,
      I3 => sig_strb_skid_reg(14),
      O => sig_strb_skid_mux_out(14)
    );
\sig_strb_reg_out[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => \^sig_sstrb_stop_mask\(15),
      I1 => DOUTB(271),
      I2 => sig_s_ready_dup,
      I3 => sig_strb_skid_reg(15),
      O => sig_strb_skid_mux_out(15)
    );
\sig_strb_reg_out[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => \^sig_sstrb_stop_mask\(16),
      I1 => DOUTB(272),
      I2 => sig_s_ready_dup,
      I3 => sig_strb_skid_reg(16),
      O => sig_strb_skid_mux_out(16)
    );
\sig_strb_reg_out[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => \^sig_sstrb_stop_mask\(17),
      I1 => DOUTB(273),
      I2 => sig_s_ready_dup,
      I3 => sig_strb_skid_reg(17),
      O => sig_strb_skid_mux_out(17)
    );
\sig_strb_reg_out[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => \^sig_sstrb_stop_mask\(18),
      I1 => DOUTB(274),
      I2 => sig_s_ready_dup,
      I3 => sig_strb_skid_reg(18),
      O => sig_strb_skid_mux_out(18)
    );
\sig_strb_reg_out[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => \^sig_sstrb_stop_mask\(19),
      I1 => DOUTB(275),
      I2 => sig_s_ready_dup,
      I3 => sig_strb_skid_reg(19),
      O => sig_strb_skid_mux_out(19)
    );
\sig_strb_reg_out[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => \^sig_sstrb_stop_mask\(1),
      I1 => DOUTB(257),
      I2 => sig_s_ready_dup,
      I3 => sig_strb_skid_reg(1),
      O => sig_strb_skid_mux_out(1)
    );
\sig_strb_reg_out[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => \^sig_sstrb_stop_mask\(20),
      I1 => DOUTB(276),
      I2 => sig_s_ready_dup,
      I3 => sig_strb_skid_reg(20),
      O => sig_strb_skid_mux_out(20)
    );
\sig_strb_reg_out[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => \^sig_sstrb_stop_mask\(21),
      I1 => DOUTB(277),
      I2 => sig_s_ready_dup,
      I3 => sig_strb_skid_reg(21),
      O => sig_strb_skid_mux_out(21)
    );
\sig_strb_reg_out[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => \^sig_sstrb_stop_mask\(22),
      I1 => DOUTB(278),
      I2 => sig_s_ready_dup,
      I3 => sig_strb_skid_reg(22),
      O => sig_strb_skid_mux_out(22)
    );
\sig_strb_reg_out[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => \^sig_sstrb_stop_mask\(23),
      I1 => DOUTB(279),
      I2 => sig_s_ready_dup,
      I3 => sig_strb_skid_reg(23),
      O => sig_strb_skid_mux_out(23)
    );
\sig_strb_reg_out[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => \^sig_sstrb_stop_mask\(24),
      I1 => DOUTB(280),
      I2 => sig_s_ready_dup,
      I3 => sig_strb_skid_reg(24),
      O => sig_strb_skid_mux_out(24)
    );
\sig_strb_reg_out[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => \^sig_sstrb_stop_mask\(25),
      I1 => DOUTB(281),
      I2 => sig_s_ready_dup,
      I3 => sig_strb_skid_reg(25),
      O => sig_strb_skid_mux_out(25)
    );
\sig_strb_reg_out[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => \^sig_sstrb_stop_mask\(26),
      I1 => DOUTB(282),
      I2 => sig_s_ready_dup,
      I3 => sig_strb_skid_reg(26),
      O => sig_strb_skid_mux_out(26)
    );
\sig_strb_reg_out[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => \^sig_sstrb_stop_mask\(27),
      I1 => DOUTB(283),
      I2 => sig_s_ready_dup,
      I3 => sig_strb_skid_reg(27),
      O => sig_strb_skid_mux_out(27)
    );
\sig_strb_reg_out[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => \^sig_sstrb_stop_mask\(28),
      I1 => DOUTB(284),
      I2 => sig_s_ready_dup,
      I3 => sig_strb_skid_reg(28),
      O => sig_strb_skid_mux_out(28)
    );
\sig_strb_reg_out[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => \^sig_sstrb_stop_mask\(29),
      I1 => DOUTB(285),
      I2 => sig_s_ready_dup,
      I3 => sig_strb_skid_reg(29),
      O => sig_strb_skid_mux_out(29)
    );
\sig_strb_reg_out[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => \^sig_sstrb_stop_mask\(2),
      I1 => DOUTB(258),
      I2 => sig_s_ready_dup,
      I3 => sig_strb_skid_reg(2),
      O => sig_strb_skid_mux_out(2)
    );
\sig_strb_reg_out[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => \^sig_sstrb_stop_mask\(30),
      I1 => DOUTB(286),
      I2 => sig_s_ready_dup,
      I3 => sig_strb_skid_reg(30),
      O => sig_strb_skid_mux_out(30)
    );
\sig_strb_reg_out[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => \^sig_sstrb_stop_mask\(31),
      I1 => DOUTB(287),
      I2 => sig_s_ready_dup,
      I3 => sig_strb_skid_reg(31),
      O => sig_strb_skid_mux_out(31)
    );
\sig_strb_reg_out[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => \^sig_sstrb_stop_mask\(3),
      I1 => DOUTB(259),
      I2 => sig_s_ready_dup,
      I3 => sig_strb_skid_reg(3),
      O => sig_strb_skid_mux_out(3)
    );
\sig_strb_reg_out[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => \^sig_sstrb_stop_mask\(4),
      I1 => DOUTB(260),
      I2 => sig_s_ready_dup,
      I3 => sig_strb_skid_reg(4),
      O => sig_strb_skid_mux_out(4)
    );
\sig_strb_reg_out[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => \^sig_sstrb_stop_mask\(5),
      I1 => DOUTB(261),
      I2 => sig_s_ready_dup,
      I3 => sig_strb_skid_reg(5),
      O => sig_strb_skid_mux_out(5)
    );
\sig_strb_reg_out[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => \^sig_sstrb_stop_mask\(6),
      I1 => DOUTB(262),
      I2 => sig_s_ready_dup,
      I3 => sig_strb_skid_reg(6),
      O => sig_strb_skid_mux_out(6)
    );
\sig_strb_reg_out[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => \^sig_sstrb_stop_mask\(7),
      I1 => DOUTB(263),
      I2 => sig_s_ready_dup,
      I3 => sig_strb_skid_reg(7),
      O => sig_strb_skid_mux_out(7)
    );
\sig_strb_reg_out[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => \^sig_sstrb_stop_mask\(8),
      I1 => DOUTB(264),
      I2 => sig_s_ready_dup,
      I3 => sig_strb_skid_reg(8),
      O => sig_strb_skid_mux_out(8)
    );
\sig_strb_reg_out[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => \^sig_sstrb_stop_mask\(9),
      I1 => DOUTB(265),
      I2 => sig_s_ready_dup,
      I3 => sig_strb_skid_reg(9),
      O => sig_strb_skid_mux_out(9)
    );
\sig_strb_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(0),
      Q => m_axis_mm2s_tkeep(0),
      R => sig_data_reg_out0
    );
\sig_strb_reg_out_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(10),
      Q => m_axis_mm2s_tkeep(10),
      R => sig_data_reg_out0
    );
\sig_strb_reg_out_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(11),
      Q => m_axis_mm2s_tkeep(11),
      R => sig_data_reg_out0
    );
\sig_strb_reg_out_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(12),
      Q => m_axis_mm2s_tkeep(12),
      R => sig_data_reg_out0
    );
\sig_strb_reg_out_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(13),
      Q => m_axis_mm2s_tkeep(13),
      R => sig_data_reg_out0
    );
\sig_strb_reg_out_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(14),
      Q => m_axis_mm2s_tkeep(14),
      R => sig_data_reg_out0
    );
\sig_strb_reg_out_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(15),
      Q => m_axis_mm2s_tkeep(15),
      R => sig_data_reg_out0
    );
\sig_strb_reg_out_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(16),
      Q => m_axis_mm2s_tkeep(16),
      R => sig_data_reg_out0
    );
\sig_strb_reg_out_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(17),
      Q => m_axis_mm2s_tkeep(17),
      R => sig_data_reg_out0
    );
\sig_strb_reg_out_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(18),
      Q => m_axis_mm2s_tkeep(18),
      R => sig_data_reg_out0
    );
\sig_strb_reg_out_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(19),
      Q => m_axis_mm2s_tkeep(19),
      R => sig_data_reg_out0
    );
\sig_strb_reg_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(1),
      Q => m_axis_mm2s_tkeep(1),
      R => sig_data_reg_out0
    );
\sig_strb_reg_out_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(20),
      Q => m_axis_mm2s_tkeep(20),
      R => sig_data_reg_out0
    );
\sig_strb_reg_out_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(21),
      Q => m_axis_mm2s_tkeep(21),
      R => sig_data_reg_out0
    );
\sig_strb_reg_out_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(22),
      Q => m_axis_mm2s_tkeep(22),
      R => sig_data_reg_out0
    );
\sig_strb_reg_out_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(23),
      Q => m_axis_mm2s_tkeep(23),
      R => sig_data_reg_out0
    );
\sig_strb_reg_out_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(24),
      Q => m_axis_mm2s_tkeep(24),
      R => sig_data_reg_out0
    );
\sig_strb_reg_out_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(25),
      Q => m_axis_mm2s_tkeep(25),
      R => sig_data_reg_out0
    );
\sig_strb_reg_out_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(26),
      Q => m_axis_mm2s_tkeep(26),
      R => sig_data_reg_out0
    );
\sig_strb_reg_out_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(27),
      Q => m_axis_mm2s_tkeep(27),
      R => sig_data_reg_out0
    );
\sig_strb_reg_out_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(28),
      Q => m_axis_mm2s_tkeep(28),
      R => sig_data_reg_out0
    );
\sig_strb_reg_out_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(29),
      Q => m_axis_mm2s_tkeep(29),
      R => sig_data_reg_out0
    );
\sig_strb_reg_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(2),
      Q => m_axis_mm2s_tkeep(2),
      R => sig_data_reg_out0
    );
\sig_strb_reg_out_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(30),
      Q => m_axis_mm2s_tkeep(30),
      R => sig_data_reg_out0
    );
\sig_strb_reg_out_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(31),
      Q => m_axis_mm2s_tkeep(31),
      R => sig_data_reg_out0
    );
\sig_strb_reg_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(3),
      Q => m_axis_mm2s_tkeep(3),
      R => sig_data_reg_out0
    );
\sig_strb_reg_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(4),
      Q => m_axis_mm2s_tkeep(4),
      R => sig_data_reg_out0
    );
\sig_strb_reg_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(5),
      Q => m_axis_mm2s_tkeep(5),
      R => sig_data_reg_out0
    );
\sig_strb_reg_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(6),
      Q => m_axis_mm2s_tkeep(6),
      R => sig_data_reg_out0
    );
\sig_strb_reg_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(7),
      Q => m_axis_mm2s_tkeep(7),
      R => sig_data_reg_out0
    );
\sig_strb_reg_out_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(8),
      Q => m_axis_mm2s_tkeep(8),
      R => sig_data_reg_out0
    );
\sig_strb_reg_out_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(9),
      Q => m_axis_mm2s_tkeep(9),
      R => sig_data_reg_out0
    );
\sig_strb_skid_reg[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^sig_sstrb_stop_mask\(0),
      I1 => DOUTB(256),
      O => sig_sstrb_with_stop(0)
    );
\sig_strb_skid_reg[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^sig_sstrb_stop_mask\(10),
      I1 => DOUTB(266),
      O => sig_sstrb_with_stop(10)
    );
\sig_strb_skid_reg[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^sig_sstrb_stop_mask\(11),
      I1 => DOUTB(267),
      O => sig_sstrb_with_stop(11)
    );
\sig_strb_skid_reg[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^sig_sstrb_stop_mask\(12),
      I1 => DOUTB(268),
      O => sig_sstrb_with_stop(12)
    );
\sig_strb_skid_reg[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^sig_sstrb_stop_mask\(13),
      I1 => DOUTB(269),
      O => sig_sstrb_with_stop(13)
    );
\sig_strb_skid_reg[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^sig_sstrb_stop_mask\(14),
      I1 => DOUTB(270),
      O => sig_sstrb_with_stop(14)
    );
\sig_strb_skid_reg[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^sig_sstrb_stop_mask\(15),
      I1 => DOUTB(271),
      O => sig_sstrb_with_stop(15)
    );
\sig_strb_skid_reg[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^sig_sstrb_stop_mask\(16),
      I1 => DOUTB(272),
      O => sig_sstrb_with_stop(16)
    );
\sig_strb_skid_reg[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^sig_sstrb_stop_mask\(17),
      I1 => DOUTB(273),
      O => sig_sstrb_with_stop(17)
    );
\sig_strb_skid_reg[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^sig_sstrb_stop_mask\(18),
      I1 => DOUTB(274),
      O => sig_sstrb_with_stop(18)
    );
\sig_strb_skid_reg[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^sig_sstrb_stop_mask\(19),
      I1 => DOUTB(275),
      O => sig_sstrb_with_stop(19)
    );
\sig_strb_skid_reg[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^sig_sstrb_stop_mask\(1),
      I1 => DOUTB(257),
      O => sig_sstrb_with_stop(1)
    );
\sig_strb_skid_reg[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^sig_sstrb_stop_mask\(20),
      I1 => DOUTB(276),
      O => sig_sstrb_with_stop(20)
    );
\sig_strb_skid_reg[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^sig_sstrb_stop_mask\(21),
      I1 => DOUTB(277),
      O => sig_sstrb_with_stop(21)
    );
\sig_strb_skid_reg[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^sig_sstrb_stop_mask\(22),
      I1 => DOUTB(278),
      O => sig_sstrb_with_stop(22)
    );
\sig_strb_skid_reg[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^sig_sstrb_stop_mask\(23),
      I1 => DOUTB(279),
      O => sig_sstrb_with_stop(23)
    );
\sig_strb_skid_reg[24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^sig_sstrb_stop_mask\(24),
      I1 => DOUTB(280),
      O => sig_sstrb_with_stop(24)
    );
\sig_strb_skid_reg[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^sig_sstrb_stop_mask\(25),
      I1 => DOUTB(281),
      O => sig_sstrb_with_stop(25)
    );
\sig_strb_skid_reg[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^sig_sstrb_stop_mask\(26),
      I1 => DOUTB(282),
      O => sig_sstrb_with_stop(26)
    );
\sig_strb_skid_reg[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^sig_sstrb_stop_mask\(27),
      I1 => DOUTB(283),
      O => sig_sstrb_with_stop(27)
    );
\sig_strb_skid_reg[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^sig_sstrb_stop_mask\(28),
      I1 => DOUTB(284),
      O => sig_sstrb_with_stop(28)
    );
\sig_strb_skid_reg[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^sig_sstrb_stop_mask\(29),
      I1 => DOUTB(285),
      O => sig_sstrb_with_stop(29)
    );
\sig_strb_skid_reg[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^sig_sstrb_stop_mask\(2),
      I1 => DOUTB(258),
      O => sig_sstrb_with_stop(2)
    );
\sig_strb_skid_reg[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^sig_sstrb_stop_mask\(30),
      I1 => DOUTB(286),
      O => sig_sstrb_with_stop(30)
    );
\sig_strb_skid_reg[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^sig_sstrb_stop_mask\(31),
      I1 => DOUTB(287),
      O => sig_sstrb_with_stop(31)
    );
\sig_strb_skid_reg[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^sig_sstrb_stop_mask\(3),
      I1 => DOUTB(259),
      O => sig_sstrb_with_stop(3)
    );
\sig_strb_skid_reg[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^sig_sstrb_stop_mask\(4),
      I1 => DOUTB(260),
      O => sig_sstrb_with_stop(4)
    );
\sig_strb_skid_reg[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^sig_sstrb_stop_mask\(5),
      I1 => DOUTB(261),
      O => sig_sstrb_with_stop(5)
    );
\sig_strb_skid_reg[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^sig_sstrb_stop_mask\(6),
      I1 => DOUTB(262),
      O => sig_sstrb_with_stop(6)
    );
\sig_strb_skid_reg[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^sig_sstrb_stop_mask\(7),
      I1 => DOUTB(263),
      O => sig_sstrb_with_stop(7)
    );
\sig_strb_skid_reg[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^sig_sstrb_stop_mask\(8),
      I1 => DOUTB(264),
      O => sig_sstrb_with_stop(8)
    );
\sig_strb_skid_reg[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^sig_sstrb_stop_mask\(9),
      I1 => DOUTB(265),
      O => sig_sstrb_with_stop(9)
    );
\sig_strb_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => sig_sstrb_with_stop(0),
      Q => sig_strb_skid_reg(0),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => sig_sstrb_with_stop(10),
      Q => sig_strb_skid_reg(10),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => sig_sstrb_with_stop(11),
      Q => sig_strb_skid_reg(11),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => sig_sstrb_with_stop(12),
      Q => sig_strb_skid_reg(12),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => sig_sstrb_with_stop(13),
      Q => sig_strb_skid_reg(13),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => sig_sstrb_with_stop(14),
      Q => sig_strb_skid_reg(14),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => sig_sstrb_with_stop(15),
      Q => sig_strb_skid_reg(15),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => sig_sstrb_with_stop(16),
      Q => sig_strb_skid_reg(16),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => sig_sstrb_with_stop(17),
      Q => sig_strb_skid_reg(17),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => sig_sstrb_with_stop(18),
      Q => sig_strb_skid_reg(18),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => sig_sstrb_with_stop(19),
      Q => sig_strb_skid_reg(19),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => sig_sstrb_with_stop(1),
      Q => sig_strb_skid_reg(1),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => sig_sstrb_with_stop(20),
      Q => sig_strb_skid_reg(20),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => sig_sstrb_with_stop(21),
      Q => sig_strb_skid_reg(21),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => sig_sstrb_with_stop(22),
      Q => sig_strb_skid_reg(22),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => sig_sstrb_with_stop(23),
      Q => sig_strb_skid_reg(23),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => sig_sstrb_with_stop(24),
      Q => sig_strb_skid_reg(24),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => sig_sstrb_with_stop(25),
      Q => sig_strb_skid_reg(25),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => sig_sstrb_with_stop(26),
      Q => sig_strb_skid_reg(26),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => sig_sstrb_with_stop(27),
      Q => sig_strb_skid_reg(27),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => sig_sstrb_with_stop(28),
      Q => sig_strb_skid_reg(28),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => sig_sstrb_with_stop(29),
      Q => sig_strb_skid_reg(29),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => sig_sstrb_with_stop(2),
      Q => sig_strb_skid_reg(2),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => sig_sstrb_with_stop(30),
      Q => sig_strb_skid_reg(30),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => sig_sstrb_with_stop(31),
      Q => sig_strb_skid_reg(31),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => sig_sstrb_with_stop(3),
      Q => sig_strb_skid_reg(3),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => sig_sstrb_with_stop(4),
      Q => sig_strb_skid_reg(4),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => sig_sstrb_with_stop(5),
      Q => sig_strb_skid_reg(5),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => sig_sstrb_with_stop(6),
      Q => sig_strb_skid_reg(6),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => sig_sstrb_with_stop(7),
      Q => sig_strb_skid_reg(7),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => sig_sstrb_with_stop(8),
      Q => sig_strb_skid_reg(8),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => sig_sstrb_with_stop(9),
      Q => sig_strb_skid_reg(9),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity DMA_axi_dma_lite_if is
  port (
    s_axi_lite_awready : out STD_LOGIC;
    s_axi_lite_arready : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    O12 : out STD_LOGIC;
    O13 : out STD_LOGIC;
    O14 : out STD_LOGIC;
    O15 : out STD_LOGIC;
    O16 : out STD_LOGIC;
    O17 : out STD_LOGIC;
    p_0_in1_in : out STD_LOGIC;
    s_axi_lite_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_lite_awvalid : in STD_LOGIC;
    s_axi_lite_wvalid : in STD_LOGIC;
    s_axi_lite_arvalid : in STD_LOGIC;
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 8 downto 0 );
    I1 : in STD_LOGIC;
    soft_reset_clr : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 9 downto 0 );
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    idle : in STD_LOGIC;
    I4 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    I11 : in STD_LOGIC;
    I12 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I30 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I13 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    I31 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    scndry_out : in STD_LOGIC;
    m_axi_sg_aresetn : in STD_LOGIC;
    I14 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I15 : in STD_LOGIC;
    I16 : in STD_LOGIC;
    I17 : in STD_LOGIC;
    s_axi_lite_rready : in STD_LOGIC;
    I18 : in STD_LOGIC;
    s_axi_lite_bready : in STD_LOGIC;
    I34 : in STD_LOGIC;
    I35 : in STD_LOGIC;
    I36 : in STD_LOGIC;
    I37 : in STD_LOGIC;
    s_axi_lite_araddr : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of DMA_axi_dma_lite_if : entity is "axi_dma_lite_if";
end DMA_axi_dma_lite_if;

architecture STRUCTURE of DMA_axi_dma_lite_if is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^o2\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal \^o4\ : STD_LOGIC;
  signal \^o5\ : STD_LOGIC;
  signal \^o6\ : STD_LOGIC;
  signal \^o8\ : STD_LOGIC;
  signal araddr : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal arvalid : STD_LOGIC;
  signal arvalid_d1 : STD_LOGIC;
  signal arvalid_re : STD_LOGIC;
  signal awvalid : STD_LOGIC;
  signal awvalid_d1 : STD_LOGIC;
  signal axi2ip_rdaddr : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal axi2ip_rdaddr_i : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal ip2axi_rddata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[16]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[17]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[18]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[19]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[20]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[21]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[22]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[23]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[24]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[25]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[26]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[27]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[28]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[29]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_7\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_8\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_9\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rvalid_i_i_1\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_WRITE.awvalid_d1_i_1\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_WRITE.axi2ip_wrce[4]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_WRITE.bvalid_i_i_1\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_WRITE.rdy_i_1\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_WRITE.wr_addr_cap_i_1\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_WRITE.wr_data_cap_i_1\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_WRITE.wr_in_progress_i_1\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_WRITE.wvalid_d1_i_1\ : STD_LOGIC;
  signal n_0_arvalid_d1_i_1 : STD_LOGIC;
  signal \n_0_dmacr_i[23]_i_2\ : STD_LOGIC;
  signal rdy : STD_LOGIC;
  signal rvalid : STD_LOGIC;
  signal \^s_axi_lite_arready\ : STD_LOGIC;
  signal \^s_axi_lite_awready\ : STD_LOGIC;
  signal wr_addr_cap : STD_LOGIC;
  signal wr_data_cap : STD_LOGIC;
  signal wr_in_progress : STD_LOGIC;
  signal wvalid : STD_LOGIC;
  signal wvalid_d1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_SYNC_READ.s_axi_lite_rdata[16]_i_2\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \GEN_SYNC_READ.s_axi_lite_rdata[17]_i_2\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \GEN_SYNC_READ.s_axi_lite_rdata[18]_i_2\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \GEN_SYNC_READ.s_axi_lite_rdata[19]_i_2\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \GEN_SYNC_READ.s_axi_lite_rdata[1]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \GEN_SYNC_READ.s_axi_lite_rdata[20]_i_2\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \GEN_SYNC_READ.s_axi_lite_rdata[21]_i_2\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \GEN_SYNC_READ.s_axi_lite_rdata[22]_i_2\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \GEN_SYNC_READ.s_axi_lite_rdata[23]_i_2\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \GEN_SYNC_READ.s_axi_lite_rdata[24]_i_2\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \GEN_SYNC_READ.s_axi_lite_rdata[25]_i_2\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \GEN_SYNC_READ.s_axi_lite_rdata[26]_i_2\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \GEN_SYNC_READ.s_axi_lite_rdata[27]_i_2\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \GEN_SYNC_READ.s_axi_lite_rdata[28]_i_2\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \GEN_SYNC_READ.s_axi_lite_rdata[29]_i_2\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \GEN_SYNC_READ.s_axi_lite_rdata[30]_i_2\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_8\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_9\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \GEN_SYNC_READ.s_axi_lite_rdata[3]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \GEN_SYNC_READ.s_axi_lite_rvalid_i_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \GEN_SYNC_WRITE.awvalid_d1_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \GEN_SYNC_WRITE.bvalid_i_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \GEN_SYNC_WRITE.wr_in_progress_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \GEN_SYNC_WRITE.wvalid_d1_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of arvalid_d1_i_1 : label is "soft_lutpair54";
begin
  E(0) <= \^e\(0);
  O2 <= \^o2\;
  O3 <= \^o3\;
  O4 <= \^o4\;
  O5 <= \^o5\;
  O6 <= \^o6\;
  O8 <= \^o8\;
  s_axi_lite_arready <= \^s_axi_lite_arready\;
  s_axi_lite_awready <= \^s_axi_lite_awready\;
\GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => \^e\(0),
      I1 => I3,
      I2 => m_axi_sg_aresetn,
      O => O7
    );
\GEN_SYNC_READ.axi2ip_rdaddr_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => arvalid_re,
      D => araddr(0),
      Q => axi2ip_rdaddr_i(0),
      R => SR(0)
    );
\GEN_SYNC_READ.axi2ip_rdaddr_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => arvalid_re,
      D => araddr(1),
      Q => axi2ip_rdaddr_i(1),
      R => SR(0)
    );
\GEN_SYNC_READ.axi2ip_rdaddr_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => arvalid_re,
      D => araddr(2),
      Q => axi2ip_rdaddr_i(2),
      R => SR(0)
    );
\GEN_SYNC_READ.axi2ip_rdaddr_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => arvalid_re,
      D => araddr(3),
      Q => axi2ip_rdaddr_i(3),
      R => SR(0)
    );
\GEN_SYNC_READ.axi2ip_rdaddr_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => arvalid_re,
      D => araddr(4),
      Q => axi2ip_rdaddr_i(4),
      R => SR(0)
    );
\GEN_SYNC_READ.axi2ip_rdaddr_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => arvalid_re,
      D => araddr(5),
      Q => axi2ip_rdaddr_i(5),
      R => SR(0)
    );
\GEN_SYNC_READ.axi2ip_rdaddr_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => arvalid_re,
      D => araddr(6),
      Q => axi2ip_rdaddr_i(6),
      R => SR(0)
    );
\GEN_SYNC_READ.axi2ip_rdaddr_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => arvalid_re,
      D => araddr(7),
      Q => axi2ip_rdaddr_i(7),
      R => SR(0)
    );
\GEN_SYNC_READ.axi2ip_rdaddr_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => arvalid_re,
      D => araddr(8),
      Q => axi2ip_rdaddr_i(8),
      R => SR(0)
    );
\GEN_SYNC_READ.axi2ip_rdaddr_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => arvalid_re,
      D => araddr(9),
      Q => axi2ip_rdaddr_i(9),
      R => SR(0)
    );
\GEN_SYNC_READ.axi2ip_rdaddr_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => axi2ip_rdaddr_i(0),
      Q => axi2ip_rdaddr(0),
      R => SR(0)
    );
\GEN_SYNC_READ.axi2ip_rdaddr_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => axi2ip_rdaddr_i(1),
      Q => axi2ip_rdaddr(1),
      R => SR(0)
    );
\GEN_SYNC_READ.axi2ip_rdaddr_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => axi2ip_rdaddr_i(2),
      Q => axi2ip_rdaddr(2),
      R => SR(0)
    );
\GEN_SYNC_READ.axi2ip_rdaddr_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => axi2ip_rdaddr_i(3),
      Q => axi2ip_rdaddr(3),
      R => SR(0)
    );
\GEN_SYNC_READ.axi2ip_rdaddr_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => axi2ip_rdaddr_i(4),
      Q => axi2ip_rdaddr(4),
      R => SR(0)
    );
\GEN_SYNC_READ.axi2ip_rdaddr_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => axi2ip_rdaddr_i(5),
      Q => axi2ip_rdaddr(5),
      R => SR(0)
    );
\GEN_SYNC_READ.axi2ip_rdaddr_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => axi2ip_rdaddr_i(6),
      Q => axi2ip_rdaddr(6),
      R => SR(0)
    );
\GEN_SYNC_READ.axi2ip_rdaddr_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => axi2ip_rdaddr_i(7),
      Q => axi2ip_rdaddr(7),
      R => SR(0)
    );
\GEN_SYNC_READ.axi2ip_rdaddr_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => axi2ip_rdaddr_i(8),
      Q => axi2ip_rdaddr(8),
      R => SR(0)
    );
\GEN_SYNC_READ.axi2ip_rdaddr_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => axi2ip_rdaddr_i(9),
      Q => axi2ip_rdaddr(9),
      R => SR(0)
    );
\GEN_SYNC_READ.rvalid_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \^s_axi_lite_arready\,
      Q => rvalid,
      R => SR(0)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88FFF000"
    )
    port map (
      I0 => \^o3\,
      I1 => I2,
      I2 => I3,
      I3 => \^o4\,
      I4 => \^o5\,
      O => ip2axi_rddata(0)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A0C0CFC0C0"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[16]_i_2\,
      I1 => I4,
      I2 => \^o4\,
      I3 => \^o3\,
      I4 => Q(0),
      I5 => \^o5\,
      O => ip2axi_rddata(16)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I30(0),
      I1 => \^o3\,
      I2 => I13(0),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[16]_i_2\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A0C0CFC0C0"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[17]_i_2\,
      I1 => I5,
      I2 => \^o4\,
      I3 => \^o3\,
      I4 => Q(1),
      I5 => \^o5\,
      O => ip2axi_rddata(17)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[17]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I30(1),
      I1 => \^o3\,
      I2 => I13(1),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[17]_i_2\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A0C0CFC0C0"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[18]_i_2\,
      I1 => I6,
      I2 => \^o4\,
      I3 => \^o3\,
      I4 => Q(2),
      I5 => \^o5\,
      O => ip2axi_rddata(18)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[18]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I30(2),
      I1 => \^o3\,
      I2 => I13(2),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[18]_i_2\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A0C0CFC0C0"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[19]_i_2\,
      I1 => I7,
      I2 => \^o4\,
      I3 => \^o3\,
      I4 => Q(3),
      I5 => \^o5\,
      O => ip2axi_rddata(19)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[19]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I30(3),
      I1 => \^o3\,
      I2 => I13(3),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[19]_i_2\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8FF0"
    )
    port map (
      I0 => idle,
      I1 => \^o3\,
      I2 => \^o4\,
      I3 => \^o5\,
      O => ip2axi_rddata(1)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A0C0CFC0C0"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[20]_i_2\,
      I1 => I8,
      I2 => \^o4\,
      I3 => \^o3\,
      I4 => Q(4),
      I5 => \^o5\,
      O => ip2axi_rddata(20)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[20]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I30(4),
      I1 => \^o3\,
      I2 => I13(4),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[20]_i_2\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A0C0CFC0C0"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[21]_i_2\,
      I1 => I9,
      I2 => \^o4\,
      I3 => \^o3\,
      I4 => Q(5),
      I5 => \^o5\,
      O => ip2axi_rddata(21)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[21]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I30(5),
      I1 => \^o3\,
      I2 => I13(5),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[21]_i_2\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A0C0CFC0C0"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[22]_i_2\,
      I1 => I10,
      I2 => \^o4\,
      I3 => \^o3\,
      I4 => Q(6),
      I5 => \^o5\,
      O => ip2axi_rddata(22)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[22]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I30(6),
      I1 => \^o3\,
      I2 => I13(6),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[22]_i_2\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A0C0CFC0C0"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[23]_i_2\,
      I1 => I11,
      I2 => \^o4\,
      I3 => \^o3\,
      I4 => Q(7),
      I5 => \^o5\,
      O => ip2axi_rddata(23)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I30(7),
      I1 => \^o3\,
      I2 => I13(7),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[23]_i_2\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A0C0CFC0C0"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[24]_i_2\,
      I1 => I12(0),
      I2 => \^o4\,
      I3 => \^o3\,
      I4 => Q(8),
      I5 => \^o5\,
      O => ip2axi_rddata(24)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[24]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I31(0),
      I1 => \^o3\,
      I2 => I13(8),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[24]_i_2\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A0C0CFC0C0"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[25]_i_2\,
      I1 => I12(1),
      I2 => \^o4\,
      I3 => \^o3\,
      I4 => Q(9),
      I5 => \^o5\,
      O => ip2axi_rddata(25)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[25]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I31(1),
      I1 => \^o3\,
      I2 => I13(9),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[25]_i_2\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A0C0CFC0C0"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[26]_i_2\,
      I1 => I12(2),
      I2 => \^o4\,
      I3 => \^o3\,
      I4 => Q(10),
      I5 => \^o5\,
      O => ip2axi_rddata(26)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[26]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I31(2),
      I1 => \^o3\,
      I2 => I13(10),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[26]_i_2\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A0C0CFC0C0"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[27]_i_2\,
      I1 => I12(3),
      I2 => \^o4\,
      I3 => \^o3\,
      I4 => Q(11),
      I5 => \^o5\,
      O => ip2axi_rddata(27)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[27]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I31(3),
      I1 => \^o3\,
      I2 => I13(11),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[27]_i_2\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A0C0CFC0C0"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[28]_i_2\,
      I1 => I12(4),
      I2 => \^o4\,
      I3 => \^o3\,
      I4 => Q(12),
      I5 => \^o5\,
      O => ip2axi_rddata(28)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[28]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I31(4),
      I1 => \^o3\,
      I2 => I13(12),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[28]_i_2\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A0C0CFC0C0"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[29]_i_2\,
      I1 => I12(5),
      I2 => \^o4\,
      I3 => \^o3\,
      I4 => Q(13),
      I5 => \^o5\,
      O => ip2axi_rddata(29)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[29]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I31(5),
      I1 => \^o3\,
      I2 => I13(13),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[29]_i_2\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => \^o4\,
      I1 => \^o5\,
      I2 => I1,
      O => ip2axi_rddata(2)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A0C0CFC0C0"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_2\,
      I1 => I12(6),
      I2 => \^o4\,
      I3 => \^o3\,
      I4 => Q(14),
      I5 => \^o5\,
      O => ip2axi_rddata(30)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[30]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I31(6),
      I1 => \^o3\,
      I2 => I13(14),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[30]_i_2\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
    port map (
      I0 => s_axi_lite_rready,
      I1 => \^o6\,
      I2 => scndry_out,
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A0C0CFC0C0"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3\,
      I1 => I12(7),
      I2 => \^o4\,
      I3 => \^o3\,
      I4 => Q(15),
      I5 => \^o5\,
      O => ip2axi_rddata(31)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I31(7),
      I1 => \^o3\,
      I2 => I13(15),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000111"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_7\,
      I1 => axi2ip_rdaddr(4),
      I2 => axi2ip_rdaddr(3),
      I3 => axi2ip_rdaddr(2),
      I4 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_8\,
      O => \^o4\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEEE"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_7\,
      I1 => axi2ip_rdaddr(2),
      I2 => axi2ip_rdaddr(3),
      I3 => axi2ip_rdaddr(4),
      I4 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_8\,
      O => \^o3\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000001000001000"
    )
    port map (
      I0 => axi2ip_rdaddr(1),
      I1 => axi2ip_rdaddr(0),
      I2 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_9\,
      I3 => axi2ip_rdaddr(3),
      I4 => axi2ip_rdaddr(5),
      I5 => axi2ip_rdaddr(2),
      O => \^o5\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => axi2ip_rdaddr(5),
      I1 => axi2ip_rdaddr(0),
      I2 => axi2ip_rdaddr(1),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_7\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => axi2ip_rdaddr(8),
      I1 => axi2ip_rdaddr(7),
      I2 => axi2ip_rdaddr(9),
      I3 => axi2ip_rdaddr(6),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_8\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => axi2ip_rdaddr(9),
      I1 => axi2ip_rdaddr(4),
      I2 => axi2ip_rdaddr(8),
      I3 => axi2ip_rdaddr(6),
      I4 => axi2ip_rdaddr(7),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_9\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => \^o4\,
      I1 => I14(0),
      I2 => \^o5\,
      I3 => \^o3\,
      O => ip2axi_rddata(3)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8080808"
    )
    port map (
      I0 => \^o4\,
      I1 => I14(1),
      I2 => \^o5\,
      I3 => I15,
      I4 => \^o3\,
      O => ip2axi_rddata(4)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8080808"
    )
    port map (
      I0 => \^o4\,
      I1 => I16,
      I2 => \^o5\,
      I3 => I17,
      I4 => \^o3\,
      O => ip2axi_rddata(5)
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => ip2axi_rddata(0),
      Q => s_axi_lite_rdata(0),
      R => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => D(4),
      Q => s_axi_lite_rdata(10),
      R => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => D(5),
      Q => s_axi_lite_rdata(11),
      R => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => D(6),
      Q => s_axi_lite_rdata(12),
      R => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => D(7),
      Q => s_axi_lite_rdata(13),
      R => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => D(8),
      Q => s_axi_lite_rdata(14),
      R => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => D(9),
      Q => s_axi_lite_rdata(15),
      R => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => ip2axi_rddata(16),
      Q => s_axi_lite_rdata(16),
      R => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => ip2axi_rddata(17),
      Q => s_axi_lite_rdata(17),
      R => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => ip2axi_rddata(18),
      Q => s_axi_lite_rdata(18),
      R => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => ip2axi_rddata(19),
      Q => s_axi_lite_rdata(19),
      R => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => ip2axi_rddata(1),
      Q => s_axi_lite_rdata(1),
      R => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => ip2axi_rddata(20),
      Q => s_axi_lite_rdata(20),
      R => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => ip2axi_rddata(21),
      Q => s_axi_lite_rdata(21),
      R => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => ip2axi_rddata(22),
      Q => s_axi_lite_rdata(22),
      R => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => ip2axi_rddata(23),
      Q => s_axi_lite_rdata(23),
      R => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[24]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => ip2axi_rddata(24),
      Q => s_axi_lite_rdata(24),
      R => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => ip2axi_rddata(25),
      Q => s_axi_lite_rdata(25),
      R => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => ip2axi_rddata(26),
      Q => s_axi_lite_rdata(26),
      R => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => ip2axi_rddata(27),
      Q => s_axi_lite_rdata(27),
      R => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => ip2axi_rddata(28),
      Q => s_axi_lite_rdata(28),
      R => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[29]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => ip2axi_rddata(29),
      Q => s_axi_lite_rdata(29),
      R => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => ip2axi_rddata(2),
      Q => s_axi_lite_rdata(2),
      R => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[30]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => ip2axi_rddata(30),
      Q => s_axi_lite_rdata(30),
      R => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => ip2axi_rddata(31),
      Q => s_axi_lite_rdata(31),
      R => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => ip2axi_rddata(3),
      Q => s_axi_lite_rdata(3),
      R => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => ip2axi_rddata(4),
      Q => s_axi_lite_rdata(4),
      R => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => ip2axi_rddata(5),
      Q => s_axi_lite_rdata(5),
      R => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => D(0),
      Q => s_axi_lite_rdata(6),
      R => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => D(1),
      Q => s_axi_lite_rdata(7),
      R => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => D(2),
      Q => s_axi_lite_rdata(8),
      R => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => D(3),
      Q => s_axi_lite_rdata(9),
      R => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1\
    );
\GEN_SYNC_READ.s_axi_lite_rvalid_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08C8"
    )
    port map (
      I0 => rvalid,
      I1 => scndry_out,
      I2 => \^o6\,
      I3 => s_axi_lite_rready,
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rvalid_i_i_1\
    );
\GEN_SYNC_READ.s_axi_lite_rvalid_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \n_0_GEN_SYNC_READ.s_axi_lite_rvalid_i_i_1\,
      Q => \^o6\,
      R => '0'
    );
\GEN_SYNC_WRITE.awvalid_d1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => awvalid,
      I1 => scndry_out,
      I2 => \^o8\,
      O => \n_0_GEN_SYNC_WRITE.awvalid_d1_i_1\
    );
\GEN_SYNC_WRITE.awvalid_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \n_0_GEN_SYNC_WRITE.awvalid_d1_i_1\,
      Q => awvalid_d1,
      R => '0'
    );
\GEN_SYNC_WRITE.axi2ip_wrce[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => rdy,
      O => \n_0_GEN_SYNC_WRITE.axi2ip_wrce[4]_i_1\
    );
\GEN_SYNC_WRITE.axi2ip_wrce_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => I37,
      Q => \^o2\,
      R => \n_0_GEN_SYNC_WRITE.axi2ip_wrce[4]_i_1\
    );
\GEN_SYNC_WRITE.axi2ip_wrce_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => I36,
      Q => p_0_in1_in,
      R => \n_0_GEN_SYNC_WRITE.axi2ip_wrce[4]_i_1\
    );
\GEN_SYNC_WRITE.axi2ip_wrce_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => I35,
      Q => O17,
      R => \n_0_GEN_SYNC_WRITE.axi2ip_wrce[4]_i_1\
    );
\GEN_SYNC_WRITE.axi2ip_wrce_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => I34,
      Q => \^e\(0),
      R => \n_0_GEN_SYNC_WRITE.axi2ip_wrce[4]_i_1\
    );
\GEN_SYNC_WRITE.bvalid_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08C8"
    )
    port map (
      I0 => \^s_axi_lite_awready\,
      I1 => scndry_out,
      I2 => \^o8\,
      I3 => s_axi_lite_bready,
      O => \n_0_GEN_SYNC_WRITE.bvalid_i_i_1\
    );
\GEN_SYNC_WRITE.bvalid_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \n_0_GEN_SYNC_WRITE.bvalid_i_i_1\,
      Q => \^o8\,
      R => '0'
    );
\GEN_SYNC_WRITE.rdy_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => wr_addr_cap,
      I1 => wr_data_cap,
      I2 => scndry_out,
      I3 => rdy,
      O => \n_0_GEN_SYNC_WRITE.rdy_i_1\
    );
\GEN_SYNC_WRITE.rdy_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \n_0_GEN_SYNC_WRITE.rdy_i_1\,
      Q => rdy,
      R => '0'
    );
\GEN_SYNC_WRITE.wr_addr_cap_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000ABAA0000"
    )
    port map (
      I0 => wr_addr_cap,
      I1 => wr_in_progress,
      I2 => awvalid_d1,
      I3 => awvalid,
      I4 => scndry_out,
      I5 => rdy,
      O => \n_0_GEN_SYNC_WRITE.wr_addr_cap_i_1\
    );
\GEN_SYNC_WRITE.wr_addr_cap_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \n_0_GEN_SYNC_WRITE.wr_addr_cap_i_1\,
      Q => wr_addr_cap,
      R => '0'
    );
\GEN_SYNC_WRITE.wr_data_cap_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BA00"
    )
    port map (
      I0 => wr_data_cap,
      I1 => wvalid_d1,
      I2 => wvalid,
      I3 => scndry_out,
      I4 => rdy,
      O => \n_0_GEN_SYNC_WRITE.wr_data_cap_i_1\
    );
\GEN_SYNC_WRITE.wr_data_cap_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \n_0_GEN_SYNC_WRITE.wr_data_cap_i_1\,
      Q => wr_data_cap,
      R => '0'
    );
\GEN_SYNC_WRITE.wr_in_progress_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BA00"
    )
    port map (
      I0 => wr_in_progress,
      I1 => awvalid_d1,
      I2 => awvalid,
      I3 => scndry_out,
      I4 => \^o8\,
      O => \n_0_GEN_SYNC_WRITE.wr_in_progress_i_1\
    );
\GEN_SYNC_WRITE.wr_in_progress_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \n_0_GEN_SYNC_WRITE.wr_in_progress_i_1\,
      Q => wr_in_progress,
      R => '0'
    );
\GEN_SYNC_WRITE.wready_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => rdy,
      Q => \^s_axi_lite_awready\,
      R => '0'
    );
\GEN_SYNC_WRITE.wvalid_d1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => wvalid,
      I1 => scndry_out,
      I2 => \^o8\,
      O => \n_0_GEN_SYNC_WRITE.wvalid_d1_i_1\
    );
\GEN_SYNC_WRITE.wvalid_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \n_0_GEN_SYNC_WRITE.wvalid_d1_i_1\,
      Q => wvalid_d1,
      R => '0'
    );
\araddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_araddr(0),
      Q => araddr(0),
      R => SR(0)
    );
\araddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_araddr(1),
      Q => araddr(1),
      R => SR(0)
    );
\araddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_araddr(2),
      Q => araddr(2),
      R => SR(0)
    );
\araddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_araddr(3),
      Q => araddr(3),
      R => SR(0)
    );
\araddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_araddr(4),
      Q => araddr(4),
      R => SR(0)
    );
\araddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_araddr(5),
      Q => araddr(5),
      R => SR(0)
    );
\araddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_araddr(6),
      Q => araddr(6),
      R => SR(0)
    );
\araddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_araddr(7),
      Q => araddr(7),
      R => SR(0)
    );
\araddr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_araddr(8),
      Q => araddr(8),
      R => SR(0)
    );
\araddr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_araddr(9),
      Q => araddr(9),
      R => SR(0)
    );
arready_i_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => arvalid,
      I1 => arvalid_d1,
      I2 => \^o6\,
      O => arvalid_re
    );
arready_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => arvalid_re,
      Q => \^s_axi_lite_arready\,
      R => SR(0)
    );
arvalid_d1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => arvalid,
      I1 => scndry_out,
      I2 => \^o6\,
      O => n_0_arvalid_d1_i_1
    );
arvalid_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => n_0_arvalid_d1_i_1,
      Q => arvalid_d1,
      R => '0'
    );
arvalid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_arvalid,
      Q => arvalid,
      R => SR(0)
    );
awvalid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_awvalid,
      Q => awvalid,
      R => SR(0)
    );
\dmacr_i[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFE2FF"
    )
    port map (
      I0 => I4,
      I1 => \^o2\,
      I2 => s_axi_lite_wdata(1),
      I3 => m_axi_sg_aresetn,
      I4 => \n_0_dmacr_i[23]_i_2\,
      O => O16
    );
\dmacr_i[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
    port map (
      I0 => I5,
      I1 => \^o2\,
      I2 => s_axi_lite_wdata(2),
      I3 => m_axi_sg_aresetn,
      I4 => \n_0_dmacr_i[23]_i_2\,
      O => O15
    );
\dmacr_i[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
    port map (
      I0 => I6,
      I1 => \^o2\,
      I2 => s_axi_lite_wdata(3),
      I3 => m_axi_sg_aresetn,
      I4 => \n_0_dmacr_i[23]_i_2\,
      O => O14
    );
\dmacr_i[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
    port map (
      I0 => I7,
      I1 => \^o2\,
      I2 => s_axi_lite_wdata(4),
      I3 => m_axi_sg_aresetn,
      I4 => \n_0_dmacr_i[23]_i_2\,
      O => O13
    );
\dmacr_i[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
    port map (
      I0 => I8,
      I1 => \^o2\,
      I2 => s_axi_lite_wdata(5),
      I3 => m_axi_sg_aresetn,
      I4 => \n_0_dmacr_i[23]_i_2\,
      O => O12
    );
\dmacr_i[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
    port map (
      I0 => I9,
      I1 => \^o2\,
      I2 => s_axi_lite_wdata(6),
      I3 => m_axi_sg_aresetn,
      I4 => \n_0_dmacr_i[23]_i_2\,
      O => O11
    );
\dmacr_i[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
    port map (
      I0 => I10,
      I1 => \^o2\,
      I2 => s_axi_lite_wdata(7),
      I3 => m_axi_sg_aresetn,
      I4 => \n_0_dmacr_i[23]_i_2\,
      O => O10
    );
\dmacr_i[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
    port map (
      I0 => I11,
      I1 => \^o2\,
      I2 => s_axi_lite_wdata(8),
      I3 => m_axi_sg_aresetn,
      I4 => \n_0_dmacr_i[23]_i_2\,
      O => O9
    );
\dmacr_i[23]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
    port map (
      I0 => s_axi_lite_wdata(4),
      I1 => s_axi_lite_wdata(5),
      I2 => \^o2\,
      I3 => I18,
      O => \n_0_dmacr_i[23]_i_2\
    );
\dmacr_i[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F8"
    )
    port map (
      I0 => \^o2\,
      I1 => s_axi_lite_wdata(0),
      I2 => I1,
      I3 => soft_reset_clr,
      O => O1
    );
wvalid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wvalid,
      Q => wvalid,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity DMA_axi_dma_mm2s_cmdsts_if is
  port (
    m_axi_sg_aclk : in STD_LOGIC;
    m_axi_sg_aresetn : in STD_LOGIC;
    mm2s_cmnd_wr : in STD_LOGIC;
    mm2s_cmnd_data : in STD_LOGIC_VECTOR ( 149 downto 0 );
    mm2s_cmnd_pending : out STD_LOGIC;
    mm2s_sts_received_clr : in STD_LOGIC;
    mm2s_sts_received : out STD_LOGIC;
    mm2s_tailpntr_enble : in STD_LOGIC;
    mm2s_desc_cmplt : in STD_LOGIC;
    s_axis_mm2s_cmd_tvalid : out STD_LOGIC;
    s_axis_mm2s_cmd_tready : in STD_LOGIC;
    s_axis_mm2s_cmd_tdata : out STD_LOGIC_VECTOR ( 149 downto 0 );
    m_axis_mm2s_sts_tvalid : in STD_LOGIC;
    m_axis_mm2s_sts_tready : out STD_LOGIC;
    m_axis_mm2s_sts_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_mm2s_sts_tkeep : in STD_LOGIC_VECTOR ( 0 to 0 );
    mm2s_err : in STD_LOGIC;
    mm2s_done : out STD_LOGIC;
    mm2s_error : out STD_LOGIC;
    mm2s_interr : out STD_LOGIC;
    mm2s_slverr : out STD_LOGIC;
    mm2s_decerr : out STD_LOGIC;
    mm2s_tag : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute C_M_AXI_MM2S_ADDR_WIDTH : integer;
  attribute C_M_AXI_MM2S_ADDR_WIDTH of DMA_axi_dma_mm2s_cmdsts_if : entity is 32;
  attribute C_ENABLE_QUEUE : integer;
  attribute C_ENABLE_QUEUE of DMA_axi_dma_mm2s_cmdsts_if : entity is 1;
  attribute C_ENABLE_MULTI_CHANNEL : integer;
  attribute C_ENABLE_MULTI_CHANNEL of DMA_axi_dma_mm2s_cmdsts_if : entity is 0;
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of DMA_axi_dma_mm2s_cmdsts_if : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of DMA_axi_dma_mm2s_cmdsts_if : entity is "axi_dma_mm2s_cmdsts_if";
end DMA_axi_dma_mm2s_cmdsts_if;

architecture STRUCTURE of DMA_axi_dma_mm2s_cmdsts_if is
  signal \<const0>\ : STD_LOGIC;
  signal \^m_axis_mm2s_sts_tready\ : STD_LOGIC;
  signal \^mm2s_cmnd_data\ : STD_LOGIC_VECTOR ( 149 downto 0 );
  signal \^mm2s_decerr\ : STD_LOGIC;
  signal mm2s_decerr_i : STD_LOGIC;
  signal \^mm2s_error\ : STD_LOGIC;
  signal \^mm2s_interr\ : STD_LOGIC;
  signal mm2s_interr_i : STD_LOGIC;
  signal \^mm2s_slverr\ : STD_LOGIC;
  signal mm2s_slverr_i : STD_LOGIC;
  signal \^mm2s_sts_received\ : STD_LOGIC;
  signal \^mm2s_tag\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \n_0_GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_i_1\ : STD_LOGIC;
  signal n_0_mm2s_error_i_1 : STD_LOGIC;
  signal n_0_mm2s_error_i_2 : STD_LOGIC;
  signal \n_0_mm2s_tag[0]_i_1\ : STD_LOGIC;
  signal n_0_sts_received_i_i_1 : STD_LOGIC;
  signal n_0_sts_tready_i_1 : STD_LOGIC;
  signal \^s_axis_mm2s_cmd_tvalid\ : STD_LOGIC;
  signal stale_desc7_out : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of mm2s_decerr_i_i_1 : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of mm2s_interr_i_i_1 : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of mm2s_slverr_i_i_1 : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \mm2s_tag[0]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of sts_received_i_i_1 : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of sts_tready_i_1 : label is "soft_lutpair76";
begin
  \^mm2s_cmnd_data\(149 downto 0) <= mm2s_cmnd_data(149 downto 0);
  m_axis_mm2s_sts_tready <= \^m_axis_mm2s_sts_tready\;
  mm2s_cmnd_pending <= \^s_axis_mm2s_cmd_tvalid\;
  mm2s_decerr <= \^mm2s_decerr\;
  mm2s_done <= \<const0>\;
  mm2s_error <= \^mm2s_error\;
  mm2s_interr <= \^mm2s_interr\;
  mm2s_slverr <= \^mm2s_slverr\;
  mm2s_sts_received <= \^mm2s_sts_received\;
  mm2s_tag(3) <= \<const0>\;
  mm2s_tag(2) <= \<const0>\;
  mm2s_tag(1) <= \<const0>\;
  mm2s_tag(0) <= \^mm2s_tag\(0);
  s_axis_mm2s_cmd_tdata(149) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(148) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(147) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(146) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(145) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(144) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(143) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(142) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(141) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(140) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(139) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(138) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(137) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(136) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(135) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(134) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(133) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(132) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(131) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(130) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(129) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(128) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(127) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(126) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(125) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(124) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(123) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(122) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(121) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(120) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(119) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(118) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(117) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(116) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(115) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(114) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(113) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(112) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(111) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(110) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(109) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(108) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(107) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(106) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(105) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(104) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(103) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(102) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(101) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(100) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(99) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(98) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(97) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(96) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(95) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(94) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(93) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(92) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(91) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(90) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(89) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(88) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(87) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(86) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(85) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(84) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(83) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(82) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(81) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(80) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(79) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(78) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(77) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(76) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(75) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(74) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(73) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(72) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(71) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(70) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(69) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(68) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(67) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(66) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(65) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(64 downto 32) <= \^mm2s_cmnd_data\(64 downto 32);
  s_axis_mm2s_cmd_tdata(31) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(30) <= \^mm2s_cmnd_data\(30);
  s_axis_mm2s_cmd_tdata(29) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(28) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(27) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(26) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(25) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(24) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(23) <= \^mm2s_cmnd_data\(23);
  s_axis_mm2s_cmd_tdata(22) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(21) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(20) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(19) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(18) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(17) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(16) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(15) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(14) <= \<const0>\;
  s_axis_mm2s_cmd_tdata(13 downto 0) <= \^mm2s_cmnd_data\(13 downto 0);
  s_axis_mm2s_cmd_tvalid <= \^s_axis_mm2s_cmd_tvalid\;
\GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7000FF0070007000"
    )
    port map (
      I0 => mm2s_desc_cmplt,
      I1 => mm2s_tailpntr_enble,
      I2 => mm2s_cmnd_wr,
      I3 => m_axi_sg_aresetn,
      I4 => s_axis_mm2s_cmd_tready,
      I5 => \^s_axis_mm2s_cmd_tvalid\,
      O => \n_0_GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_i_1\
    );
\GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_i_1\,
      Q => \^s_axis_mm2s_cmd_tvalid\,
      R => \<const0>\
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
mm2s_decerr_i_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => \^mm2s_sts_received\,
      I1 => m_axis_mm2s_sts_tvalid,
      I2 => m_axis_mm2s_sts_tdata(5),
      O => mm2s_decerr_i
    );
mm2s_decerr_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => mm2s_decerr_i,
      Q => \^mm2s_decerr\,
      R => n_0_mm2s_error_i_1
    );
mm2s_error_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => m_axi_sg_aresetn,
      O => n_0_mm2s_error_i_1
    );
mm2s_error_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF8"
    )
    port map (
      I0 => mm2s_cmnd_wr,
      I1 => stale_desc7_out,
      I2 => \^mm2s_interr\,
      I3 => \^mm2s_error\,
      I4 => \^mm2s_slverr\,
      I5 => \^mm2s_decerr\,
      O => n_0_mm2s_error_i_2
    );
mm2s_error_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => mm2s_desc_cmplt,
      I1 => mm2s_tailpntr_enble,
      O => stale_desc7_out
    );
mm2s_error_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => n_0_mm2s_error_i_2,
      Q => \^mm2s_error\,
      R => n_0_mm2s_error_i_1
    );
mm2s_interr_i_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => \^mm2s_sts_received\,
      I1 => m_axis_mm2s_sts_tvalid,
      I2 => m_axis_mm2s_sts_tdata(4),
      O => mm2s_interr_i
    );
mm2s_interr_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => mm2s_interr_i,
      Q => \^mm2s_interr\,
      R => n_0_mm2s_error_i_1
    );
mm2s_slverr_i_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => \^mm2s_sts_received\,
      I1 => m_axis_mm2s_sts_tvalid,
      I2 => m_axis_mm2s_sts_tdata(6),
      O => mm2s_slverr_i
    );
mm2s_slverr_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => mm2s_slverr_i,
      Q => \^mm2s_slverr\,
      R => n_0_mm2s_error_i_1
    );
\mm2s_tag[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => \^mm2s_sts_received\,
      I1 => m_axis_mm2s_sts_tvalid,
      I2 => m_axis_mm2s_sts_tdata(0),
      O => \n_0_mm2s_tag[0]_i_1\
    );
\mm2s_tag_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_mm2s_tag[0]_i_1\,
      Q => \^mm2s_tag\(0),
      R => n_0_mm2s_error_i_1
    );
sts_received_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
    port map (
      I0 => \^mm2s_sts_received\,
      I1 => m_axis_mm2s_sts_tvalid,
      I2 => m_axi_sg_aresetn,
      I3 => mm2s_sts_received_clr,
      O => n_0_sts_received_i_i_1
    );
sts_received_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => n_0_sts_received_i_i_1,
      Q => \^mm2s_sts_received\,
      R => \<const0>\
    );
sts_tready_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04C4"
    )
    port map (
      I0 => \^mm2s_sts_received\,
      I1 => m_axi_sg_aresetn,
      I2 => \^m_axis_mm2s_sts_tready\,
      I3 => m_axis_mm2s_sts_tvalid,
      O => n_0_sts_tready_i_1
    );
sts_tready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => n_0_sts_tready_i_1,
      Q => \^m_axis_mm2s_sts_tready\,
      R => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity DMA_axi_dma_mm2s_sm is
  port (
    m_axi_sg_aclk : in STD_LOGIC;
    m_axi_sg_aresetn : in STD_LOGIC;
    mm2s_run_stop : in STD_LOGIC;
    mm2s_keyhole : in STD_LOGIC;
    mm2s_ftch_idle : in STD_LOGIC;
    mm2s_stop : in STD_LOGIC;
    mm2s_cmnd_idle : out STD_LOGIC;
    mm2s_sts_idle : out STD_LOGIC;
    mm2s_desc_flush : out STD_LOGIC;
    desc_available : in STD_LOGIC;
    desc_fetch_req : out STD_LOGIC;
    desc_fetch_done : in STD_LOGIC;
    desc_update_done : in STD_LOGIC;
    updt_pending : in STD_LOGIC;
    packet_in_progress : in STD_LOGIC;
    mm2s_cmnd_wr : out STD_LOGIC;
    mm2s_cmnd_data : out STD_LOGIC_VECTOR ( 149 downto 0 );
    mm2s_cmnd_pending : in STD_LOGIC;
    mm2s_cache_info : in STD_LOGIC_VECTOR ( 31 downto 0 );
    mm2s_desc_baddress : in STD_LOGIC_VECTOR ( 31 downto 0 );
    mm2s_desc_blength : in STD_LOGIC_VECTOR ( 22 downto 0 );
    mm2s_desc_blength_v : in STD_LOGIC_VECTOR ( 22 downto 0 );
    mm2s_desc_blength_s : in STD_LOGIC_VECTOR ( 22 downto 0 );
    mm2s_desc_eof : in STD_LOGIC;
    mm2s_desc_sof : in STD_LOGIC
  );
  attribute C_M_AXI_MM2S_ADDR_WIDTH : integer;
  attribute C_M_AXI_MM2S_ADDR_WIDTH of DMA_axi_dma_mm2s_sm : entity is 32;
  attribute C_SG_LENGTH_WIDTH : integer;
  attribute C_SG_LENGTH_WIDTH of DMA_axi_dma_mm2s_sm : entity is 14;
  attribute C_SG_INCLUDE_DESC_QUEUE : integer;
  attribute C_SG_INCLUDE_DESC_QUEUE of DMA_axi_dma_mm2s_sm : entity is 1;
  attribute C_PRMY_CMDFIFO_DEPTH : integer;
  attribute C_PRMY_CMDFIFO_DEPTH of DMA_axi_dma_mm2s_sm : entity is 4;
  attribute C_ENABLE_MULTI_CHANNEL : integer;
  attribute C_ENABLE_MULTI_CHANNEL of DMA_axi_dma_mm2s_sm : entity is 0;
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of DMA_axi_dma_mm2s_sm : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of DMA_axi_dma_mm2s_sm : entity is "axi_dma_mm2s_sm";
end DMA_axi_dma_mm2s_sm;

architecture STRUCTURE of DMA_axi_dma_mm2s_sm is
  signal \<const0>\ : STD_LOGIC;
  signal cmnds_queued_shift : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^mm2s_cache_info\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^mm2s_cmnd_data\ : STD_LOGIC_VECTOR ( 23 to 23 );
  signal mm2s_cmnd_wr_i : STD_LOGIC;
  attribute MARK_DEBUG : boolean;
  attribute MARK_DEBUG of mm2s_cmnd_wr_i : signal is std.standard.true;
  signal \^mm2s_desc_baddress\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^mm2s_desc_blength\ : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal \^mm2s_desc_blength_s\ : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal \^mm2s_desc_blength_v\ : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal \^mm2s_desc_eof\ : STD_LOGIC;
  signal \^mm2s_desc_sof\ : STD_LOGIC;
  signal mm2s_ns0 : STD_LOGIC;
  signal \n_0_FSM_sequential_mm2s_cs[0]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_sequential_mm2s_cs[0]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_sequential_mm2s_cs[1]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_sequential_mm2s_cs[1]_i_3\ : STD_LOGIC;
  signal \n_0_FSM_sequential_mm2s_cs[1]_i_4\ : STD_LOGIC;
  signal \n_0_FSM_sequential_mm2s_cs[1]_i_5\ : STD_LOGIC;
  signal \n_0_FSM_sequential_mm2s_cs[2]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_sequential_mm2s_cs[2]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_sequential_mm2s_cs[2]_i_4\ : STD_LOGIC;
  signal \n_0_FSM_sequential_mm2s_cs_reg[0]\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \n_0_FSM_sequential_mm2s_cs_reg[0]\ : signal is "yes";
  signal \n_0_FSM_sequential_mm2s_cs_reg[1]\ : STD_LOGIC;
  attribute RTL_KEEP of \n_0_FSM_sequential_mm2s_cs_reg[1]\ : signal is "yes";
  signal \n_0_FSM_sequential_mm2s_cs_reg[1]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_sequential_mm2s_cs_reg[2]\ : STD_LOGIC;
  attribute RTL_KEEP of \n_0_FSM_sequential_mm2s_cs_reg[2]\ : signal is "yes";
  signal \n_0_GEN_CMD_BTT_LESS_23.mm2s_cmnd_wr_i_i_1\ : STD_LOGIC;
  signal \n_0_GEN_CMD_BTT_LESS_23.mm2s_cmnd_wr_i_i_2\ : STD_LOGIC;
  signal \n_0_QUEUE_COUNT.cmnds_queued_shift[0]_i_1\ : STD_LOGIC;
  signal \n_0_QUEUE_COUNT.cmnds_queued_shift[1]_i_1\ : STD_LOGIC;
  signal \n_0_QUEUE_COUNT.cmnds_queued_shift[2]_i_1\ : STD_LOGIC;
  signal \n_0_QUEUE_COUNT.cmnds_queued_shift[3]_i_1\ : STD_LOGIC;
  signal \n_0_QUEUE_COUNT.cmnds_queued_shift[3]_i_2\ : STD_LOGIC;
  signal n_0_mm2s_cmnd_idle_INST_0_i_1 : STD_LOGIC;
  signal n_0_mm2s_cmnd_idle_INST_0_i_2 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_mm2s_cs[1]_i_4\ : label is "soft_lutpair80";
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_mm2s_cs_reg[0]\ : label is "yes";
  attribute KEEP of \FSM_sequential_mm2s_cs_reg[1]\ : label is "yes";
  attribute KEEP of \FSM_sequential_mm2s_cs_reg[2]\ : label is "yes";
  attribute SOFT_HLUTNM of \GEN_CMD_BTT_LESS_23.mm2s_cmnd_wr_i_i_1\ : label is "soft_lutpair79";
  attribute KEEP of \GEN_CMD_BTT_LESS_23.mm2s_cmnd_wr_i_reg\ : label is "yes";
  attribute SOFT_HLUTNM of mm2s_cmnd_idle_INST_0_i_2 : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of mm2s_desc_flush_INST_0 : label is "soft_lutpair80";
begin
  \^mm2s_cache_info\(31 downto 0) <= mm2s_cache_info(31 downto 0);
  \^mm2s_desc_baddress\(31 downto 0) <= mm2s_desc_baddress(31 downto 0);
  \^mm2s_desc_blength\(13 downto 0) <= mm2s_desc_blength(13 downto 0);
  \^mm2s_desc_blength_s\(22 downto 0) <= mm2s_desc_blength_s(22 downto 0);
  \^mm2s_desc_blength_v\(22 downto 0) <= mm2s_desc_blength_v(22 downto 0);
  \^mm2s_desc_eof\ <= mm2s_desc_eof;
  \^mm2s_desc_sof\ <= mm2s_desc_sof;
  mm2s_cmnd_data(149 downto 118) <= \^mm2s_cache_info\(31 downto 0);
  mm2s_cmnd_data(117 downto 95) <= \^mm2s_desc_blength_v\(22 downto 0);
  mm2s_cmnd_data(94 downto 72) <= \^mm2s_desc_blength_s\(22 downto 0);
  mm2s_cmnd_data(71) <= \<const0>\;
  mm2s_cmnd_data(70) <= \<const0>\;
  mm2s_cmnd_data(69) <= \<const0>\;
  mm2s_cmnd_data(68) <= \<const0>\;
  mm2s_cmnd_data(67) <= \<const0>\;
  mm2s_cmnd_data(66) <= \<const0>\;
  mm2s_cmnd_data(65) <= \^mm2s_desc_eof\;
  mm2s_cmnd_data(64) <= \^mm2s_desc_eof\;
  mm2s_cmnd_data(63 downto 32) <= \^mm2s_desc_baddress\(31 downto 0);
  mm2s_cmnd_data(31) <= \^mm2s_desc_sof\;
  mm2s_cmnd_data(30) <= \^mm2s_desc_eof\;
  mm2s_cmnd_data(29) <= \<const0>\;
  mm2s_cmnd_data(28) <= \<const0>\;
  mm2s_cmnd_data(27) <= \<const0>\;
  mm2s_cmnd_data(26) <= \<const0>\;
  mm2s_cmnd_data(25) <= \<const0>\;
  mm2s_cmnd_data(24) <= \<const0>\;
  mm2s_cmnd_data(23) <= \^mm2s_cmnd_data\(23);
  mm2s_cmnd_data(22) <= \<const0>\;
  mm2s_cmnd_data(21) <= \<const0>\;
  mm2s_cmnd_data(20) <= \<const0>\;
  mm2s_cmnd_data(19) <= \<const0>\;
  mm2s_cmnd_data(18) <= \<const0>\;
  mm2s_cmnd_data(17) <= \<const0>\;
  mm2s_cmnd_data(16) <= \<const0>\;
  mm2s_cmnd_data(15) <= \<const0>\;
  mm2s_cmnd_data(14) <= \<const0>\;
  mm2s_cmnd_data(13 downto 0) <= \^mm2s_desc_blength\(13 downto 0);
  mm2s_cmnd_wr <= \<const0>\;
\FSM_sequential_mm2s_cs[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000E000200000000"
    )
    port map (
      I0 => \n_0_FSM_sequential_mm2s_cs_reg[0]\,
      I1 => \n_0_FSM_sequential_mm2s_cs_reg[1]_i_2\,
      I2 => \n_0_FSM_sequential_mm2s_cs_reg[1]\,
      I3 => \n_0_FSM_sequential_mm2s_cs_reg[2]\,
      I4 => \n_0_FSM_sequential_mm2s_cs[0]_i_2\,
      I5 => m_axi_sg_aresetn,
      O => \n_0_FSM_sequential_mm2s_cs[0]_i_1\
    );
\FSM_sequential_mm2s_cs[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"75757555"
    )
    port map (
      I0 => \n_0_FSM_sequential_mm2s_cs_reg[0]\,
      I1 => mm2s_stop,
      I2 => mm2s_cmnd_pending,
      I3 => packet_in_progress,
      I4 => mm2s_run_stop,
      O => \n_0_FSM_sequential_mm2s_cs[0]_i_2\
    );
\FSM_sequential_mm2s_cs[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02FE020200000000"
    )
    port map (
      I0 => \n_0_FSM_sequential_mm2s_cs_reg[1]\,
      I1 => \n_0_FSM_sequential_mm2s_cs_reg[1]_i_2\,
      I2 => \n_0_FSM_sequential_mm2s_cs[1]_i_3\,
      I3 => \n_0_FSM_sequential_mm2s_cs[1]_i_4\,
      I4 => \n_0_FSM_sequential_mm2s_cs[1]_i_5\,
      I5 => m_axi_sg_aresetn,
      O => \n_0_FSM_sequential_mm2s_cs[1]_i_1\
    );
\FSM_sequential_mm2s_cs[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_sequential_mm2s_cs_reg[1]\,
      I1 => \n_0_FSM_sequential_mm2s_cs_reg[2]\,
      O => \n_0_FSM_sequential_mm2s_cs[1]_i_3\
    );
\FSM_sequential_mm2s_cs[1]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => packet_in_progress,
      I1 => mm2s_run_stop,
      O => \n_0_FSM_sequential_mm2s_cs[1]_i_4\
    );
\FSM_sequential_mm2s_cs[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
    port map (
      I0 => mm2s_cmnd_pending,
      I1 => updt_pending,
      I2 => \n_0_FSM_sequential_mm2s_cs_reg[0]\,
      I3 => \n_0_FSM_sequential_mm2s_cs_reg[2]\,
      I4 => mm2s_stop,
      I5 => \n_0_FSM_sequential_mm2s_cs_reg[1]\,
      O => \n_0_FSM_sequential_mm2s_cs[1]_i_5\
    );
\FSM_sequential_mm2s_cs[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => \n_0_FSM_sequential_mm2s_cs[2]_i_2\,
      I1 => \n_0_FSM_sequential_mm2s_cs_reg[2]\,
      I2 => m_axi_sg_aresetn,
      O => \n_0_FSM_sequential_mm2s_cs[2]_i_1\
    );
\FSM_sequential_mm2s_cs[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEEEFE"
    )
    port map (
      I0 => \n_0_FSM_sequential_mm2s_cs_reg[2]\,
      I1 => \n_0_FSM_sequential_mm2s_cs_reg[1]\,
      I2 => mm2s_ns0,
      I3 => \n_0_FSM_sequential_mm2s_cs_reg[0]\,
      I4 => \n_0_FSM_sequential_mm2s_cs[2]_i_4\,
      O => \n_0_FSM_sequential_mm2s_cs[2]_i_2\
    );
\FSM_sequential_mm2s_cs[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10101000"
    )
    port map (
      I0 => mm2s_stop,
      I1 => updt_pending,
      I2 => desc_available,
      I3 => mm2s_run_stop,
      I4 => packet_in_progress,
      O => mm2s_ns0
    );
\FSM_sequential_mm2s_cs[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEFEFFF"
    )
    port map (
      I0 => mm2s_cmnd_pending,
      I1 => mm2s_stop,
      I2 => updt_pending,
      I3 => packet_in_progress,
      I4 => mm2s_run_stop,
      O => \n_0_FSM_sequential_mm2s_cs[2]_i_4\
    );
\FSM_sequential_mm2s_cs_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_FSM_sequential_mm2s_cs[0]_i_1\,
      Q => \n_0_FSM_sequential_mm2s_cs_reg[0]\,
      R => \<const0>\
    );
\FSM_sequential_mm2s_cs_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_FSM_sequential_mm2s_cs[1]_i_1\,
      Q => \n_0_FSM_sequential_mm2s_cs_reg[1]\,
      R => \<const0>\
    );
\FSM_sequential_mm2s_cs_reg[1]_i_2\: unisim.vcomponents.MUXF7
    port map (
      I0 => mm2s_ns0,
      I1 => \n_0_FSM_sequential_mm2s_cs[2]_i_4\,
      O => \n_0_FSM_sequential_mm2s_cs_reg[1]_i_2\,
      S => \n_0_FSM_sequential_mm2s_cs_reg[0]\
    );
\FSM_sequential_mm2s_cs_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_FSM_sequential_mm2s_cs[2]_i_1\,
      Q => \n_0_FSM_sequential_mm2s_cs_reg[2]\,
      R => \<const0>\
    );
\GEN_CMD_BTT_LESS_23.mm2s_cmnd_wr_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
    port map (
      I0 => packet_in_progress,
      I1 => mm2s_run_stop,
      I2 => \n_0_GEN_CMD_BTT_LESS_23.mm2s_cmnd_wr_i_i_2\,
      I3 => m_axi_sg_aresetn,
      O => \n_0_GEN_CMD_BTT_LESS_23.mm2s_cmnd_wr_i_i_1\
    );
\GEN_CMD_BTT_LESS_23.mm2s_cmnd_wr_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
    port map (
      I0 => updt_pending,
      I1 => mm2s_cmnd_pending,
      I2 => \n_0_FSM_sequential_mm2s_cs_reg[0]\,
      I3 => \n_0_FSM_sequential_mm2s_cs_reg[2]\,
      I4 => mm2s_stop,
      I5 => \n_0_FSM_sequential_mm2s_cs_reg[1]\,
      O => \n_0_GEN_CMD_BTT_LESS_23.mm2s_cmnd_wr_i_i_2\
    );
\GEN_CMD_BTT_LESS_23.mm2s_cmnd_wr_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_CMD_BTT_LESS_23.mm2s_cmnd_wr_i_i_1\,
      Q => mm2s_cmnd_wr_i,
      R => \<const0>\
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\QUEUE_COUNT.cmnds_queued_shift[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB38"
    )
    port map (
      I0 => cmnds_queued_shift(1),
      I1 => desc_update_done,
      I2 => mm2s_cmnd_wr_i,
      I3 => cmnds_queued_shift(0),
      O => \n_0_QUEUE_COUNT.cmnds_queued_shift[0]_i_1\
    );
\QUEUE_COUNT.cmnds_queued_shift[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCAF0CA0"
    )
    port map (
      I0 => cmnds_queued_shift(0),
      I1 => cmnds_queued_shift(2),
      I2 => mm2s_cmnd_wr_i,
      I3 => desc_update_done,
      I4 => cmnds_queued_shift(1),
      O => \n_0_QUEUE_COUNT.cmnds_queued_shift[1]_i_1\
    );
\QUEUE_COUNT.cmnds_queued_shift[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCAF0CA0"
    )
    port map (
      I0 => cmnds_queued_shift(1),
      I1 => cmnds_queued_shift(3),
      I2 => mm2s_cmnd_wr_i,
      I3 => desc_update_done,
      I4 => cmnds_queued_shift(2),
      O => \n_0_QUEUE_COUNT.cmnds_queued_shift[2]_i_1\
    );
\QUEUE_COUNT.cmnds_queued_shift[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => mm2s_stop,
      I1 => m_axi_sg_aresetn,
      O => \n_0_QUEUE_COUNT.cmnds_queued_shift[3]_i_1\
    );
\QUEUE_COUNT.cmnds_queued_shift[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CB08"
    )
    port map (
      I0 => cmnds_queued_shift(2),
      I1 => mm2s_cmnd_wr_i,
      I2 => desc_update_done,
      I3 => cmnds_queued_shift(3),
      O => \n_0_QUEUE_COUNT.cmnds_queued_shift[3]_i_2\
    );
\QUEUE_COUNT.cmnds_queued_shift_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_QUEUE_COUNT.cmnds_queued_shift[0]_i_1\,
      Q => cmnds_queued_shift(0),
      R => \n_0_QUEUE_COUNT.cmnds_queued_shift[3]_i_1\
    );
\QUEUE_COUNT.cmnds_queued_shift_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_QUEUE_COUNT.cmnds_queued_shift[1]_i_1\,
      Q => cmnds_queued_shift(1),
      R => \n_0_QUEUE_COUNT.cmnds_queued_shift[3]_i_1\
    );
\QUEUE_COUNT.cmnds_queued_shift_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_QUEUE_COUNT.cmnds_queued_shift[2]_i_1\,
      Q => cmnds_queued_shift(2),
      R => \n_0_QUEUE_COUNT.cmnds_queued_shift[3]_i_1\
    );
\QUEUE_COUNT.cmnds_queued_shift_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_QUEUE_COUNT.cmnds_queued_shift[3]_i_2\,
      Q => cmnds_queued_shift(3),
      R => \n_0_QUEUE_COUNT.cmnds_queued_shift[3]_i_1\
    );
desc_fetch_req_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
    port map (
      I0 => \n_0_FSM_sequential_mm2s_cs_reg[2]\,
      I1 => \n_0_FSM_sequential_mm2s_cs_reg[0]\,
      I2 => n_0_mm2s_cmnd_idle_INST_0_i_2,
      I3 => n_0_mm2s_cmnd_idle_INST_0_i_1,
      I4 => \n_0_FSM_sequential_mm2s_cs_reg[1]\,
      I5 => desc_available,
      O => desc_fetch_req
    );
\mm2s_cmnd_data[23]_INST_0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => mm2s_keyhole,
      O => \^mm2s_cmnd_data\(23)
    );
mm2s_cmnd_idle_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000EF"
    )
    port map (
      I0 => n_0_mm2s_cmnd_idle_INST_0_i_1,
      I1 => n_0_mm2s_cmnd_idle_INST_0_i_2,
      I2 => desc_available,
      I3 => \n_0_FSM_sequential_mm2s_cs_reg[2]\,
      I4 => \n_0_FSM_sequential_mm2s_cs_reg[0]\,
      I5 => \n_0_FSM_sequential_mm2s_cs_reg[1]\,
      O => mm2s_cmnd_idle
    );
mm2s_cmnd_idle_INST_0_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => updt_pending,
      I1 => mm2s_stop,
      O => n_0_mm2s_cmnd_idle_INST_0_i_1
    );
mm2s_cmnd_idle_INST_0_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => mm2s_run_stop,
      I1 => packet_in_progress,
      O => n_0_mm2s_cmnd_idle_INST_0_i_2
    );
mm2s_desc_flush_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
    port map (
      I0 => mm2s_stop,
      I1 => mm2s_run_stop,
      I2 => packet_in_progress,
      O => mm2s_desc_flush
    );
mm2s_sts_idle_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => cmnds_queued_shift(0),
      O => mm2s_sts_idle
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity DMA_axi_dma_mm2s_sts_mngr is
  port (
    ch1_run_stop_d1 : out STD_LOGIC;
    mm2s_halted_set : out STD_LOGIC;
    all_is_idle_d1 : out STD_LOGIC;
    I2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    mm2s_halted_set0 : in STD_LOGIC;
    mm2s_all_idle : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of DMA_axi_dma_mm2s_sts_mngr : entity is "axi_dma_mm2s_sts_mngr";
end DMA_axi_dma_mm2s_sts_mngr;

architecture STRUCTURE of DMA_axi_dma_mm2s_sts_mngr is
begin
all_is_idle_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => mm2s_all_idle,
      Q => all_is_idle_d1,
      R => I2(0)
    );
mm2s_halted_clr_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => I1,
      Q => ch1_run_stop_d1,
      R => I2(0)
    );
mm2s_halted_set_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => mm2s_halted_set0,
      Q => mm2s_halted_set,
      R => I2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity DMA_axi_dma_register is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    mm2s_irqthresh_wren : out STD_LOGIC;
    tailpntr_updated_d2 : out STD_LOGIC;
    tailpntr_updated_d1 : out STD_LOGIC;
    mm2s_introut : out STD_LOGIC;
    O13 : out STD_LOGIC;
    O12 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O14 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O15 : out STD_LOGIC;
    data_concat : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    O16 : out STD_LOGIC_VECTOR ( 25 downto 0 );
    O17 : out STD_LOGIC_VECTOR ( 25 downto 0 );
    O18 : out STD_LOGIC_VECTOR ( 0 to 0 );
    soft_reset_re0 : out STD_LOGIC;
    O19 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    p_11_out : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    cyclic_enable : out STD_LOGIC;
    O20 : out STD_LOGIC;
    ch1_dly_fast_incr3_out : out STD_LOGIC;
    O21 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O22 : out STD_LOGIC;
    idle : out STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    sg_ftch_error0 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    I11 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 28 downto 0 );
    mm2s_stop : in STD_LOGIC;
    p_51_out : in STD_LOGIC;
    p_50_out : in STD_LOGIC;
    p_49_out : in STD_LOGIC;
    m_axi_sg_aresetn : in STD_LOGIC;
    mm2s_new_curdesc_wren : in STD_LOGIC;
    I13 : in STD_LOGIC;
    I14 : in STD_LOGIC;
    mm2s_new_curdesc : in STD_LOGIC_VECTOR ( 25 downto 0 );
    I15 : in STD_LOGIC;
    I16 : in STD_LOGIC;
    I17 : in STD_LOGIC;
    I18 : in STD_LOGIC;
    I19 : in STD_LOGIC;
    I20 : in STD_LOGIC;
    I21 : in STD_LOGIC;
    I22 : in STD_LOGIC;
    I23 : in STD_LOGIC;
    I24 : in STD_LOGIC;
    I25 : in STD_LOGIC;
    I26 : in STD_LOGIC;
    I27 : in STD_LOGIC;
    I28 : in STD_LOGIC;
    I29 : in STD_LOGIC;
    I30 : in STD_LOGIC;
    I31 : in STD_LOGIC;
    I32 : in STD_LOGIC;
    I33 : in STD_LOGIC;
    I34 : in STD_LOGIC;
    I35 : in STD_LOGIC;
    I36 : in STD_LOGIC;
    I37 : in STD_LOGIC;
    I38 : in STD_LOGIC;
    I39 : in STD_LOGIC;
    I40 : in STD_LOGIC;
    ch1_delay_cnt_en : in STD_LOGIC;
    p_44_out : in STD_LOGIC;
    m_axi_sg_rdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    I41 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I42 : in STD_LOGIC;
    I43 : in STD_LOGIC;
    I44 : in STD_LOGIC;
    soft_reset_d1 : in STD_LOGIC;
    I45 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    I46 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I47 : in STD_LOGIC;
    ch1_run_stop_d1 : in STD_LOGIC;
    mm2s_halted_set : in STD_LOGIC;
    all_is_idle_d1 : in STD_LOGIC;
    mm2s_all_idle : in STD_LOGIC;
    p_48_out : in STD_LOGIC;
    p_47_out : in STD_LOGIC;
    p_46_out : in STD_LOGIC;
    p_58_out : in STD_LOGIC;
    p_57_out : in STD_LOGIC;
    p_56_out : in STD_LOGIC;
    p_0_in1_in : in STD_LOGIC;
    p_45_out : in STD_LOGIC;
    I48 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of DMA_axi_dma_register : entity is "axi_dma_register";
end DMA_axi_dma_register;

architecture STRUCTURE of DMA_axi_dma_register is
  signal \^o1\ : STD_LOGIC;
  signal \^o10\ : STD_LOGIC;
  signal \^o11\ : STD_LOGIC;
  signal \^o12\ : STD_LOGIC;
  signal \^o13\ : STD_LOGIC;
  signal \^o16\ : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal \^o17\ : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal \^o18\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^o19\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^o2\ : STD_LOGIC;
  signal \^o22\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal \^o4\ : STD_LOGIC;
  signal \^o5\ : STD_LOGIC;
  signal \^o6\ : STD_LOGIC;
  signal \^o7\ : STD_LOGIC;
  signal \^o8\ : STD_LOGIC;
  signal \^o9\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal error_d1 : STD_LOGIC;
  signal error_pointer_set : STD_LOGIC;
  signal \^idle\ : STD_LOGIC;
  signal introut0 : STD_LOGIC;
  signal introut04_out : STD_LOGIC;
  signal irqdelay_wren0 : STD_LOGIC;
  signal irqthresh_wren0 : STD_LOGIC;
  signal mm2s_irqdelay_wren : STD_LOGIC;
  signal \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[10]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[11]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[12]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[13]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[14]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[15]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[16]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[17]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[18]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[19]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[20]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[21]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[22]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[23]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[24]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[25]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[26]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[27]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[28]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[29]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[30]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3\ : STD_LOGIC;
  signal \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[6]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[7]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[8]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[9]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_DESC_REG_FOR_SG.error_pointer_set_i_1\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_i_2\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_i_3\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_i_5\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_2\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_4\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[10]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[12]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[13]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[14]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[6]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[8]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[9]_i_2\ : STD_LOGIC;
  signal n_0_dly_irq_i_1 : STD_LOGIC;
  signal n_0_dly_irq_reg : STD_LOGIC;
  signal n_0_dma_decerr_i_1 : STD_LOGIC;
  signal n_0_dma_decerr_reg : STD_LOGIC;
  signal n_0_dma_interr_i_1 : STD_LOGIC;
  signal n_0_dma_slverr_i_1 : STD_LOGIC;
  signal \n_0_dmacr_i[0]_i_1\ : STD_LOGIC;
  signal \n_0_dmacr_i[0]_i_2\ : STD_LOGIC;
  signal \n_0_dmacr_i[10]_i_1\ : STD_LOGIC;
  signal \n_0_dmacr_i[11]_i_1\ : STD_LOGIC;
  signal \n_0_dmacr_i[5]_i_1\ : STD_LOGIC;
  signal \n_0_dmacr_i[6]_i_1\ : STD_LOGIC;
  signal \n_0_dmacr_i[7]_i_1\ : STD_LOGIC;
  signal \n_0_dmacr_i[8]_i_1\ : STD_LOGIC;
  signal \n_0_dmacr_i[9]_i_1\ : STD_LOGIC;
  signal \n_0_dmacr_i_reg[10]\ : STD_LOGIC;
  signal \n_0_dmacr_i_reg[11]\ : STD_LOGIC;
  signal \n_0_dmacr_i_reg[12]\ : STD_LOGIC;
  signal \n_0_dmacr_i_reg[14]\ : STD_LOGIC;
  signal \n_0_dmacr_i_reg[15]\ : STD_LOGIC;
  signal \n_0_dmacr_i_reg[6]\ : STD_LOGIC;
  signal \n_0_dmacr_i_reg[7]\ : STD_LOGIC;
  signal \n_0_dmacr_i_reg[8]\ : STD_LOGIC;
  signal \n_0_dmacr_i_reg[9]\ : STD_LOGIC;
  signal n_0_err_irq_i_1 : STD_LOGIC;
  signal n_0_err_irq_reg : STD_LOGIC;
  signal n_0_error_d1_i_1 : STD_LOGIC;
  signal n_0_halted_i_1 : STD_LOGIC;
  signal n_0_idle_i_1 : STD_LOGIC;
  signal n_0_introut_i_1 : STD_LOGIC;
  signal n_0_ioc_irq_i_1 : STD_LOGIC;
  signal n_0_ioc_irq_reg : STD_LOGIC;
  signal n_0_irqdelay_wren_i_2 : STD_LOGIC;
  signal n_0_irqdelay_wren_i_3 : STD_LOGIC;
  signal n_0_irqdelay_wren_i_4 : STD_LOGIC;
  signal n_0_irqthresh_wren_i_2 : STD_LOGIC;
  signal n_0_irqthresh_wren_i_3 : STD_LOGIC;
  signal n_0_irqthresh_wren_i_4 : STD_LOGIC;
  signal n_0_sg_decerr_i_1 : STD_LOGIC;
  signal n_0_sg_decerr_reg : STD_LOGIC;
  signal n_0_sg_interr_i_1 : STD_LOGIC;
  signal n_0_sg_interr_reg : STD_LOGIC;
  signal n_0_sg_slverr_i_1 : STD_LOGIC;
  signal n_0_sg_slverr_reg : STD_LOGIC;
  signal \^p_11_out\ : STD_LOGIC;
  signal sg_ftch_error : STD_LOGIC;
  signal sg_updt_error : STD_LOGIC;
  signal sg_updt_error0 : STD_LOGIC;
  signal \^tailpntr_updated_d1\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_i_3\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_i_2\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \GEN_QUEUE.FTCH_QUEUE_I_i_29\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \GEN_STALE_DESC_CHECK.ftch_stale_desc_i_3\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \GEN_SYNC_READ.s_axi_lite_rdata[10]_i_2\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \GEN_SYNC_READ.s_axi_lite_rdata[12]_i_2\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \GEN_SYNC_READ.s_axi_lite_rdata[13]_i_2\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \GEN_SYNC_READ.s_axi_lite_rdata[6]_i_2\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \GEN_SYNC_READ.s_axi_lite_rdata[8]_i_2\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \GEN_SYNC_READ.s_axi_lite_rdata[9]_i_2\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of dma_decerr_i_1 : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \dmacr_i[0]_i_3\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \dmacr_i[10]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \dmacr_i[11]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \dmacr_i[5]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \dmacr_i[6]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \dmacr_i[7]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \dmacr_i[8]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \dmacr_i[9]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of halted_i_1 : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of introut_i_1 : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of sg_decerr_i_1 : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of sg_interr_i_1 : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of sg_slverr_i_1 : label is "soft_lutpair66";
begin
  O1 <= \^o1\;
  O10 <= \^o10\;
  O11 <= \^o11\;
  O12 <= \^o12\;
  O13 <= \^o13\;
  O16(25 downto 0) <= \^o16\(25 downto 0);
  O17(25 downto 0) <= \^o17\(25 downto 0);
  O18(0) <= \^o18\(0);
  O19(7 downto 0) <= \^o19\(7 downto 0);
  O2 <= \^o2\;
  O22 <= \^o22\;
  O3 <= \^o3\;
  O4 <= \^o4\;
  O5 <= \^o5\;
  O6 <= \^o6\;
  O7 <= \^o7\;
  O8 <= \^o8\;
  O9 <= \^o9\;
  Q(1 downto 0) <= \^q\(1 downto 0);
  idle <= \^idle\;
  p_11_out <= \^p_11_out\;
  tailpntr_updated_d1 <= \^tailpntr_updated_d1\;
\GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => I3,
      Q => \^tailpntr_updated_d1\,
      R => '0'
    );
\GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d2_reg\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \^tailpntr_updated_d1\,
      Q => tailpntr_updated_d2,
      R => I2(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8B888B8B8B8"
    )
    port map (
      I0 => I35,
      I1 => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3\,
      I2 => s_axi_lite_wdata(7),
      I3 => \^o1\,
      I4 => mm2s_new_curdesc_wren,
      I5 => mm2s_new_curdesc(4),
      O => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[10]_i_1\
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8B888B8B8B8"
    )
    port map (
      I0 => I34,
      I1 => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3\,
      I2 => s_axi_lite_wdata(8),
      I3 => \^o1\,
      I4 => mm2s_new_curdesc_wren,
      I5 => mm2s_new_curdesc(5),
      O => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[11]_i_1\
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8B888B8B8B8"
    )
    port map (
      I0 => I33,
      I1 => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3\,
      I2 => s_axi_lite_wdata(9),
      I3 => \^o1\,
      I4 => mm2s_new_curdesc_wren,
      I5 => mm2s_new_curdesc(6),
      O => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[12]_i_1\
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8B888B8B8B8"
    )
    port map (
      I0 => I32,
      I1 => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3\,
      I2 => s_axi_lite_wdata(10),
      I3 => \^o1\,
      I4 => mm2s_new_curdesc_wren,
      I5 => mm2s_new_curdesc(7),
      O => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[13]_i_1\
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8B888B8B8B8"
    )
    port map (
      I0 => I31,
      I1 => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3\,
      I2 => s_axi_lite_wdata(11),
      I3 => \^o1\,
      I4 => mm2s_new_curdesc_wren,
      I5 => mm2s_new_curdesc(8),
      O => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[14]_i_1\
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8B888B8B8B8"
    )
    port map (
      I0 => I30,
      I1 => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3\,
      I2 => s_axi_lite_wdata(12),
      I3 => \^o1\,
      I4 => mm2s_new_curdesc_wren,
      I5 => mm2s_new_curdesc(9),
      O => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[15]_i_1\
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8B888B8B8B8"
    )
    port map (
      I0 => I29,
      I1 => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3\,
      I2 => s_axi_lite_wdata(13),
      I3 => \^o1\,
      I4 => mm2s_new_curdesc_wren,
      I5 => mm2s_new_curdesc(10),
      O => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[16]_i_1\
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8B888B8B8B8"
    )
    port map (
      I0 => I28,
      I1 => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3\,
      I2 => s_axi_lite_wdata(14),
      I3 => \^o1\,
      I4 => mm2s_new_curdesc_wren,
      I5 => mm2s_new_curdesc(11),
      O => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[17]_i_1\
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8B888B8B8B8"
    )
    port map (
      I0 => I27,
      I1 => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3\,
      I2 => s_axi_lite_wdata(15),
      I3 => \^o1\,
      I4 => mm2s_new_curdesc_wren,
      I5 => mm2s_new_curdesc(12),
      O => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[18]_i_1\
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8B888B8B8B8"
    )
    port map (
      I0 => I26,
      I1 => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3\,
      I2 => s_axi_lite_wdata(16),
      I3 => \^o1\,
      I4 => mm2s_new_curdesc_wren,
      I5 => mm2s_new_curdesc(13),
      O => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[19]_i_1\
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8B888B8B8B8"
    )
    port map (
      I0 => I25,
      I1 => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3\,
      I2 => s_axi_lite_wdata(17),
      I3 => \^o1\,
      I4 => mm2s_new_curdesc_wren,
      I5 => mm2s_new_curdesc(14),
      O => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[20]_i_1\
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8B888B8B8B8"
    )
    port map (
      I0 => I24,
      I1 => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3\,
      I2 => s_axi_lite_wdata(18),
      I3 => \^o1\,
      I4 => mm2s_new_curdesc_wren,
      I5 => mm2s_new_curdesc(15),
      O => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[21]_i_1\
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8B888B8B8B8"
    )
    port map (
      I0 => I23,
      I1 => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3\,
      I2 => s_axi_lite_wdata(19),
      I3 => \^o1\,
      I4 => mm2s_new_curdesc_wren,
      I5 => mm2s_new_curdesc(16),
      O => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[22]_i_1\
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8B888B8B8B8"
    )
    port map (
      I0 => I22,
      I1 => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3\,
      I2 => s_axi_lite_wdata(20),
      I3 => \^o1\,
      I4 => mm2s_new_curdesc_wren,
      I5 => mm2s_new_curdesc(17),
      O => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[23]_i_1\
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8B888B8B8B8"
    )
    port map (
      I0 => I21,
      I1 => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3\,
      I2 => s_axi_lite_wdata(21),
      I3 => \^o1\,
      I4 => mm2s_new_curdesc_wren,
      I5 => mm2s_new_curdesc(18),
      O => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[24]_i_1\
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8B888B8B8B8"
    )
    port map (
      I0 => I20,
      I1 => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3\,
      I2 => s_axi_lite_wdata(22),
      I3 => \^o1\,
      I4 => mm2s_new_curdesc_wren,
      I5 => mm2s_new_curdesc(19),
      O => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[25]_i_1\
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8B888B8B8B8"
    )
    port map (
      I0 => I19,
      I1 => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3\,
      I2 => s_axi_lite_wdata(23),
      I3 => \^o1\,
      I4 => mm2s_new_curdesc_wren,
      I5 => mm2s_new_curdesc(20),
      O => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[26]_i_1\
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8B888B8B8B8"
    )
    port map (
      I0 => I18,
      I1 => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3\,
      I2 => s_axi_lite_wdata(24),
      I3 => \^o1\,
      I4 => mm2s_new_curdesc_wren,
      I5 => mm2s_new_curdesc(21),
      O => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[27]_i_1\
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8B888B8B8B8"
    )
    port map (
      I0 => I17,
      I1 => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3\,
      I2 => s_axi_lite_wdata(25),
      I3 => \^o1\,
      I4 => mm2s_new_curdesc_wren,
      I5 => mm2s_new_curdesc(22),
      O => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[28]_i_1\
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8B888B8B8B8"
    )
    port map (
      I0 => I16,
      I1 => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3\,
      I2 => s_axi_lite_wdata(26),
      I3 => \^o1\,
      I4 => mm2s_new_curdesc_wren,
      I5 => mm2s_new_curdesc(23),
      O => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[29]_i_1\
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8B888B8B8B8"
    )
    port map (
      I0 => I15,
      I1 => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3\,
      I2 => s_axi_lite_wdata(27),
      I3 => \^o1\,
      I4 => mm2s_new_curdesc_wren,
      I5 => mm2s_new_curdesc(24),
      O => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[30]_i_1\
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFF8F8F8"
    )
    port map (
      I0 => \^o1\,
      I1 => mm2s_new_curdesc_wren,
      I2 => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3\,
      I3 => I13,
      I4 => \^o5\,
      I5 => error_pointer_set,
      O => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1\
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8B888B8B8B8"
    )
    port map (
      I0 => I14,
      I1 => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3\,
      I2 => s_axi_lite_wdata(28),
      I3 => \^o1\,
      I4 => mm2s_new_curdesc_wren,
      I5 => mm2s_new_curdesc(25),
      O => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_2\
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => sg_updt_error,
      I1 => sg_ftch_error,
      O => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3\
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8B888B8B8B8"
    )
    port map (
      I0 => I39,
      I1 => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3\,
      I2 => s_axi_lite_wdata(3),
      I3 => \^o1\,
      I4 => mm2s_new_curdesc_wren,
      I5 => mm2s_new_curdesc(0),
      O => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[6]_i_1\
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8B888B8B8B8"
    )
    port map (
      I0 => I38,
      I1 => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3\,
      I2 => s_axi_lite_wdata(4),
      I3 => \^o1\,
      I4 => mm2s_new_curdesc_wren,
      I5 => mm2s_new_curdesc(1),
      O => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[7]_i_1\
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8B888B8B8B8"
    )
    port map (
      I0 => I37,
      I1 => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3\,
      I2 => s_axi_lite_wdata(5),
      I3 => \^o1\,
      I4 => mm2s_new_curdesc_wren,
      I5 => mm2s_new_curdesc(2),
      O => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[8]_i_1\
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8B888B8B8B8"
    )
    port map (
      I0 => I36,
      I1 => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3\,
      I2 => s_axi_lite_wdata(6),
      I3 => \^o1\,
      I4 => mm2s_new_curdesc_wren,
      I5 => mm2s_new_curdesc(3),
      O => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[9]_i_1\
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1\,
      D => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[10]_i_1\,
      Q => \^o17\(4),
      R => I2(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1\,
      D => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[11]_i_1\,
      Q => \^o17\(5),
      R => I2(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1\,
      D => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[12]_i_1\,
      Q => \^o17\(6),
      R => I2(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1\,
      D => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[13]_i_1\,
      Q => \^o17\(7),
      R => I2(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1\,
      D => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[14]_i_1\,
      Q => \^o17\(8),
      R => I2(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1\,
      D => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[15]_i_1\,
      Q => \^o17\(9),
      R => I2(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1\,
      D => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[16]_i_1\,
      Q => \^o17\(10),
      R => I2(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1\,
      D => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[17]_i_1\,
      Q => \^o17\(11),
      R => I2(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1\,
      D => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[18]_i_1\,
      Q => \^o17\(12),
      R => I2(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1\,
      D => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[19]_i_1\,
      Q => \^o17\(13),
      R => I2(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1\,
      D => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[20]_i_1\,
      Q => \^o17\(14),
      R => I2(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1\,
      D => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[21]_i_1\,
      Q => \^o17\(15),
      R => I2(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1\,
      D => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[22]_i_1\,
      Q => \^o17\(16),
      R => I2(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1\,
      D => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[23]_i_1\,
      Q => \^o17\(17),
      R => I2(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1\,
      D => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[24]_i_1\,
      Q => \^o17\(18),
      R => I2(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1\,
      D => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[25]_i_1\,
      Q => \^o17\(19),
      R => I2(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1\,
      D => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[26]_i_1\,
      Q => \^o17\(20),
      R => I2(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1\,
      D => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[27]_i_1\,
      Q => \^o17\(21),
      R => I2(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1\,
      D => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[28]_i_1\,
      Q => \^o17\(22),
      R => I2(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1\,
      D => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[29]_i_1\,
      Q => \^o17\(23),
      R => I2(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1\,
      D => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[30]_i_1\,
      Q => \^o17\(24),
      R => I2(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1\,
      D => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_2\,
      Q => \^o17\(25),
      R => I2(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1\,
      D => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[6]_i_1\,
      Q => \^o17\(0),
      R => I2(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1\,
      D => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[7]_i_1\,
      Q => \^o17\(1),
      R => I2(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1\,
      D => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[8]_i_1\,
      Q => \^o17\(2),
      R => I2(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1\,
      D => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[9]_i_1\,
      Q => \^o17\(3),
      R => I2(0)
    );
\GEN_DESC_REG_FOR_SG.error_pointer_set_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3\,
      I1 => error_pointer_set,
      O => \n_0_GEN_DESC_REG_FOR_SG.error_pointer_set_i_1\
    );
\GEN_DESC_REG_FOR_SG.error_pointer_set_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_DESC_REG_FOR_SG.error_pointer_set_i_1\,
      Q => error_pointer_set,
      R => I2(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I48(0),
      D => s_axi_lite_wdata(7),
      Q => \^o16\(4),
      R => I2(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I48(0),
      D => s_axi_lite_wdata(8),
      Q => \^o16\(5),
      R => I2(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I48(0),
      D => s_axi_lite_wdata(9),
      Q => \^o16\(6),
      R => I2(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I48(0),
      D => s_axi_lite_wdata(10),
      Q => \^o16\(7),
      R => I2(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I48(0),
      D => s_axi_lite_wdata(11),
      Q => \^o16\(8),
      R => I2(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I48(0),
      D => s_axi_lite_wdata(12),
      Q => \^o16\(9),
      R => I2(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I48(0),
      D => s_axi_lite_wdata(13),
      Q => \^o16\(10),
      R => I2(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I48(0),
      D => s_axi_lite_wdata(14),
      Q => \^o16\(11),
      R => I2(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I48(0),
      D => s_axi_lite_wdata(15),
      Q => \^o16\(12),
      R => I2(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I48(0),
      D => s_axi_lite_wdata(16),
      Q => \^o16\(13),
      R => I2(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I48(0),
      D => s_axi_lite_wdata(17),
      Q => \^o16\(14),
      R => I2(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I48(0),
      D => s_axi_lite_wdata(18),
      Q => \^o16\(15),
      R => I2(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I48(0),
      D => s_axi_lite_wdata(19),
      Q => \^o16\(16),
      R => I2(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I48(0),
      D => s_axi_lite_wdata(20),
      Q => \^o16\(17),
      R => I2(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I48(0),
      D => s_axi_lite_wdata(21),
      Q => \^o16\(18),
      R => I2(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I48(0),
      D => s_axi_lite_wdata(22),
      Q => \^o16\(19),
      R => I2(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I48(0),
      D => s_axi_lite_wdata(23),
      Q => \^o16\(20),
      R => I2(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I48(0),
      D => s_axi_lite_wdata(24),
      Q => \^o16\(21),
      R => I2(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I48(0),
      D => s_axi_lite_wdata(25),
      Q => \^o16\(22),
      R => I2(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I48(0),
      D => s_axi_lite_wdata(26),
      Q => \^o16\(23),
      R => I2(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I48(0),
      D => s_axi_lite_wdata(27),
      Q => \^o16\(24),
      R => I2(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I48(0),
      D => s_axi_lite_wdata(28),
      Q => \^o16\(25),
      R => I2(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I48(0),
      D => s_axi_lite_wdata(3),
      Q => \^o16\(0),
      R => I2(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I48(0),
      D => s_axi_lite_wdata(4),
      Q => \^o16\(1),
      R => I2(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I48(0),
      D => s_axi_lite_wdata(5),
      Q => \^o16\(2),
      R => I2(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I48(0),
      D => s_axi_lite_wdata(6),
      Q => \^o16\(3),
      R => I2(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
    port map (
      I0 => I40,
      I1 => mm2s_irqdelay_wren,
      I2 => ch1_delay_cnt_en,
      I3 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_i_2\,
      I4 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_i_3\,
      O => O14(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
    port map (
      I0 => I40,
      I1 => mm2s_irqdelay_wren,
      I2 => ch1_delay_cnt_en,
      I3 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_i_2\,
      I4 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_i_3\,
      I5 => I47,
      O => ch1_dly_fast_incr3_out
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => \^o19\(1),
      I1 => \^o19\(4),
      I2 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_i_5\,
      O => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_i_2\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
    port map (
      I0 => \^o1\,
      I1 => m_axi_sg_aresetn,
      I2 => n_0_dly_irq_reg,
      I3 => p_44_out,
      O => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_i_3\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \^o19\(6),
      I1 => \^o19\(0),
      I2 => \^o19\(5),
      I3 => \^o19\(3),
      I4 => \^o19\(2),
      I5 => \^o19\(7),
      O => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_i_5\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFFFF"
    )
    port map (
      I0 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_i_2\,
      I1 => p_44_out,
      I2 => n_0_dly_irq_reg,
      I3 => m_axi_sg_aresetn,
      I4 => \^o1\,
      O => O15
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEF"
    )
    port map (
      I0 => I40,
      I1 => mm2s_irqdelay_wren,
      I2 => ch1_delay_cnt_en,
      I3 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_i_2\,
      I4 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_i_3\,
      I5 => \^p_11_out\,
      O => O21(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020020000"
    )
    port map (
      I0 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_2\,
      I1 => I40,
      I2 => \^o19\(3),
      I3 => I45(2),
      I4 => I46,
      I5 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_i_2\,
      O => \^p_11_out\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8200000000008200"
    )
    port map (
      I0 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_4\,
      I1 => \^o19\(5),
      I2 => I45(3),
      I3 => E(0),
      I4 => I45(1),
      I5 => \^o19\(2),
      O => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_2\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^o19\(0),
      I1 => I45(0),
      I2 => \^o19\(7),
      I3 => I45(5),
      I4 => I45(4),
      I5 => \^o19\(6),
      O => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_4\
    );
\GEN_PNTR_FOR_CH1.ch1_sg_idle_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^o16\(24),
      I1 => \out\(0),
      I2 => \^o16\(25),
      I3 => \out\(1),
      O => S(0)
    );
\GEN_QUEUE.FTCH_QUEUE_I_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
    port map (
      I0 => m_axi_sg_rdata(0),
      I1 => \^q\(1),
      I2 => I41(0),
      O => data_concat(0)
    );
\GEN_STALE_DESC_CHECK.ftch_stale_desc_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => I41(0),
      I1 => \^q\(1),
      O => cyclic_enable
    );
\GEN_SYNC_READ.s_axi_lite_rdata[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A0C0CFC0C0"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[10]_i_2\,
      I1 => \n_0_dmacr_i_reg[10]\,
      I2 => I42,
      I3 => I43,
      I4 => \^o16\(4),
      I5 => I44,
      O => D(4)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => n_0_sg_decerr_reg,
      I1 => I43,
      I2 => \^o17\(4),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[10]_i_2\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0C0CFC0C0"
    )
    port map (
      I0 => \^o17\(5),
      I1 => \n_0_dmacr_i_reg[11]\,
      I2 => I42,
      I3 => I43,
      I4 => \^o16\(5),
      I5 => I44,
      O => D(5)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A0C0CFC0C0"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[12]_i_2\,
      I1 => \n_0_dmacr_i_reg[12]\,
      I2 => I42,
      I3 => I43,
      I4 => \^o16\(6),
      I5 => I44,
      O => D(6)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => n_0_ioc_irq_reg,
      I1 => I43,
      I2 => \^o17\(6),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[12]_i_2\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A0C0CFC0C0"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[13]_i_2\,
      I1 => \^o18\(0),
      I2 => I42,
      I3 => I43,
      I4 => \^o16\(7),
      I5 => I44,
      O => D(7)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[13]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => n_0_dly_irq_reg,
      I1 => I43,
      I2 => \^o17\(7),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[13]_i_2\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A0C0CFC0C0"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[14]_i_2\,
      I1 => \n_0_dmacr_i_reg[14]\,
      I2 => I42,
      I3 => I43,
      I4 => \^o16\(8),
      I5 => I44,
      O => D(8)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[14]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => n_0_err_irq_reg,
      I1 => I43,
      I2 => \^o17\(8),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[14]_i_2\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0C0CFC0C0"
    )
    port map (
      I0 => \^o17\(9),
      I1 => \n_0_dmacr_i_reg[15]\,
      I2 => I42,
      I3 => I43,
      I4 => \^o16\(9),
      I5 => I44,
      O => D(9)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A0C0CFC0C0"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[6]_i_2\,
      I1 => \n_0_dmacr_i_reg[6]\,
      I2 => I42,
      I3 => I43,
      I4 => \^o16\(0),
      I5 => I44,
      O => D(0)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => n_0_dma_decerr_reg,
      I1 => I43,
      I2 => \^o17\(0),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[6]_i_2\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0C0CFC0C0"
    )
    port map (
      I0 => \^o17\(1),
      I1 => \n_0_dmacr_i_reg[7]\,
      I2 => I42,
      I3 => I43,
      I4 => \^o16\(1),
      I5 => I44,
      O => D(1)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A0C0CFC0C0"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[8]_i_2\,
      I1 => \n_0_dmacr_i_reg[8]\,
      I2 => I42,
      I3 => I43,
      I4 => \^o16\(2),
      I5 => I44,
      O => D(2)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => n_0_sg_interr_reg,
      I1 => I43,
      I2 => \^o17\(2),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[8]_i_2\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A0C0CFC0C0"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[9]_i_2\,
      I1 => \n_0_dmacr_i_reg[9]\,
      I2 => I42,
      I3 => I43,
      I4 => \^o16\(3),
      I5 => I44,
      O => D(3)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => n_0_sg_slverr_reg,
      I1 => I43,
      I2 => \^o17\(3),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[9]_i_2\
    );
dly_irq_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
    port map (
      I0 => s_axi_lite_wdata(10),
      I1 => p_0_in1_in,
      I2 => p_44_out,
      I3 => n_0_dly_irq_reg,
      O => n_0_dly_irq_i_1
    );
dly_irq_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => n_0_dly_irq_i_1,
      Q => n_0_dly_irq_reg,
      R => I2(0)
    );
dma_decerr_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => p_46_out,
      I1 => n_0_dma_decerr_reg,
      O => n_0_dma_decerr_i_1
    );
dma_decerr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => n_0_dma_decerr_i_1,
      Q => n_0_dma_decerr_reg,
      R => I2(0)
    );
dma_interr_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => p_48_out,
      I1 => \^o3\,
      O => n_0_dma_interr_i_1
    );
dma_interr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => n_0_dma_interr_i_1,
      Q => \^o3\,
      R => I2(0)
    );
dma_slverr_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => p_47_out,
      I1 => \^o4\,
      O => n_0_dma_slverr_i_1
    );
dma_slverr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => n_0_dma_slverr_i_1,
      Q => \^o4\,
      R => I2(0)
    );
\dmacr_i[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000E20000"
    )
    port map (
      I0 => \^o1\,
      I1 => I12,
      I2 => s_axi_lite_wdata(0),
      I3 => mm2s_stop,
      I4 => \n_0_dmacr_i[0]_i_2\,
      I5 => introut0,
      O => \n_0_dmacr_i[0]_i_1\
    );
\dmacr_i[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \^o4\,
      I1 => \^o3\,
      I2 => n_0_sg_slverr_reg,
      I3 => n_0_sg_interr_reg,
      I4 => n_0_sg_decerr_reg,
      I5 => n_0_dma_decerr_reg,
      O => \n_0_dmacr_i[0]_i_2\
    );
\dmacr_i[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \^o2\,
      I1 => m_axi_sg_aresetn,
      O => introut0
    );
\dmacr_i[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \n_0_dmacr_i_reg[10]\,
      I1 => m_axi_sg_aresetn,
      I2 => I12,
      O => \n_0_dmacr_i[10]_i_1\
    );
\dmacr_i[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \n_0_dmacr_i_reg[11]\,
      I1 => m_axi_sg_aresetn,
      I2 => I12,
      O => \n_0_dmacr_i[11]_i_1\
    );
\dmacr_i[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => s_axi_lite_wdata(14),
      I1 => s_axi_lite_wdata(15),
      I2 => s_axi_lite_wdata(18),
      I3 => s_axi_lite_wdata(13),
      I4 => s_axi_lite_wdata(20),
      I5 => s_axi_lite_wdata(19),
      O => O20
    );
\dmacr_i[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \^o22\,
      I1 => m_axi_sg_aresetn,
      I2 => I12,
      O => \n_0_dmacr_i[5]_i_1\
    );
\dmacr_i[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \n_0_dmacr_i_reg[6]\,
      I1 => m_axi_sg_aresetn,
      I2 => I12,
      O => \n_0_dmacr_i[6]_i_1\
    );
\dmacr_i[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \n_0_dmacr_i_reg[7]\,
      I1 => m_axi_sg_aresetn,
      I2 => I12,
      O => \n_0_dmacr_i[7]_i_1\
    );
\dmacr_i[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \n_0_dmacr_i_reg[8]\,
      I1 => m_axi_sg_aresetn,
      I2 => I12,
      O => \n_0_dmacr_i[8]_i_1\
    );
\dmacr_i[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \n_0_dmacr_i_reg[9]\,
      I1 => m_axi_sg_aresetn,
      I2 => I12,
      O => \n_0_dmacr_i[9]_i_1\
    );
\dmacr_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_dmacr_i[0]_i_1\,
      Q => \^o1\,
      R => '0'
    );
\dmacr_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_dmacr_i[10]_i_1\,
      Q => \n_0_dmacr_i_reg[10]\,
      R => '0'
    );
\dmacr_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_dmacr_i[11]_i_1\,
      Q => \n_0_dmacr_i_reg[11]\,
      R => '0'
    );
\dmacr_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I12,
      D => s_axi_lite_wdata(9),
      Q => \n_0_dmacr_i_reg[12]\,
      R => I2(0)
    );
\dmacr_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I12,
      D => s_axi_lite_wdata(10),
      Q => \^o18\(0),
      R => I2(0)
    );
\dmacr_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I12,
      D => s_axi_lite_wdata(11),
      Q => \n_0_dmacr_i_reg[14]\,
      R => I2(0)
    );
\dmacr_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I12,
      D => '0',
      Q => \n_0_dmacr_i_reg[15]\,
      R => I2(0)
    );
\dmacr_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => I11,
      Q => \^o6\,
      R => '0'
    );
\dmacr_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => I10,
      Q => \^o7\,
      R => '0'
    );
\dmacr_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => I9,
      Q => \^o8\,
      R => '0'
    );
\dmacr_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => I8,
      Q => \^o9\,
      R => '0'
    );
\dmacr_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => I7,
      Q => \^o10\,
      R => '0'
    );
\dmacr_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => I6,
      Q => \^o11\,
      R => '0'
    );
\dmacr_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => I5,
      Q => \^o12\,
      R => '0'
    );
\dmacr_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => I4,
      Q => \^o13\,
      R => '0'
    );
\dmacr_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I12,
      D => s_axi_lite_wdata(21),
      Q => \^o19\(0),
      R => I2(0)
    );
\dmacr_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I12,
      D => s_axi_lite_wdata(22),
      Q => \^o19\(1),
      R => I2(0)
    );
\dmacr_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I12,
      D => s_axi_lite_wdata(23),
      Q => \^o19\(2),
      R => I2(0)
    );
\dmacr_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I12,
      D => s_axi_lite_wdata(24),
      Q => \^o19\(3),
      R => I2(0)
    );
\dmacr_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I12,
      D => s_axi_lite_wdata(25),
      Q => \^o19\(4),
      R => I2(0)
    );
\dmacr_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I12,
      D => s_axi_lite_wdata(26),
      Q => \^o19\(5),
      R => I2(0)
    );
\dmacr_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => I1,
      Q => \^o2\,
      R => '0'
    );
\dmacr_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I12,
      D => s_axi_lite_wdata(27),
      Q => \^o19\(6),
      R => I2(0)
    );
\dmacr_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I12,
      D => s_axi_lite_wdata(28),
      Q => \^o19\(7),
      R => I2(0)
    );
\dmacr_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I12,
      D => s_axi_lite_wdata(1),
      Q => \^q\(0),
      R => I2(0)
    );
\dmacr_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I12,
      D => s_axi_lite_wdata(2),
      Q => \^q\(1),
      R => I2(0)
    );
\dmacr_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_dmacr_i[5]_i_1\,
      Q => \^o22\,
      R => '0'
    );
\dmacr_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_dmacr_i[6]_i_1\,
      Q => \n_0_dmacr_i_reg[6]\,
      R => '0'
    );
\dmacr_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_dmacr_i[7]_i_1\,
      Q => \n_0_dmacr_i_reg[7]\,
      R => '0'
    );
\dmacr_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_dmacr_i[8]_i_1\,
      Q => \n_0_dmacr_i_reg[8]\,
      R => '0'
    );
\dmacr_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_dmacr_i[9]_i_1\,
      Q => \n_0_dmacr_i_reg[9]\,
      R => '0'
    );
err_irq_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"777F000F"
    )
    port map (
      I0 => s_axi_lite_wdata(11),
      I1 => p_0_in1_in,
      I2 => error_d1,
      I3 => \n_0_dmacr_i[0]_i_2\,
      I4 => n_0_err_irq_reg,
      O => n_0_err_irq_i_1
    );
err_irq_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => n_0_err_irq_i_1,
      Q => n_0_err_irq_reg,
      R => I2(0)
    );
error_d1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => n_0_dma_decerr_reg,
      I1 => n_0_sg_decerr_reg,
      I2 => n_0_sg_interr_reg,
      I3 => n_0_sg_slverr_reg,
      I4 => \^o3\,
      I5 => \^o4\,
      O => n_0_error_d1_i_1
    );
error_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => n_0_error_d1_i_1,
      Q => error_d1,
      R => I2(0)
    );
halted_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
    port map (
      I0 => ch1_run_stop_d1,
      I1 => \^o5\,
      I2 => m_axi_sg_aresetn,
      I3 => mm2s_halted_set,
      O => n_0_halted_i_1
    );
halted_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => n_0_halted_i_1,
      Q => \^o5\,
      R => '0'
    );
idle_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AE0A00000000"
    )
    port map (
      I0 => \^idle\,
      I1 => \^o1\,
      I2 => all_is_idle_d1,
      I3 => mm2s_all_idle,
      I4 => mm2s_halted_set,
      I5 => m_axi_sg_aresetn,
      O => n_0_idle_i_1
    );
idle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => n_0_idle_i_1,
      Q => \^idle\,
      R => '0'
    );
introut_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => introut04_out,
      I1 => m_axi_sg_aresetn,
      I2 => \^o2\,
      O => n_0_introut_i_1
    );
introut_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
    port map (
      I0 => \n_0_dmacr_i_reg[12]\,
      I1 => n_0_ioc_irq_reg,
      I2 => n_0_dly_irq_reg,
      I3 => \^o18\(0),
      I4 => n_0_err_irq_reg,
      I5 => \n_0_dmacr_i_reg[14]\,
      O => introut04_out
    );
introut_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => n_0_introut_i_1,
      Q => mm2s_introut,
      R => '0'
    );
ioc_irq_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
    port map (
      I0 => s_axi_lite_wdata(9),
      I1 => p_0_in1_in,
      I2 => p_45_out,
      I3 => n_0_ioc_irq_reg,
      O => n_0_ioc_irq_i_1
    );
ioc_irq_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => n_0_ioc_irq_i_1,
      Q => n_0_ioc_irq_reg,
      R => I2(0)
    );
irqdelay_wren_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
    port map (
      I0 => I12,
      I1 => n_0_irqdelay_wren_i_2,
      I2 => n_0_irqdelay_wren_i_3,
      I3 => n_0_irqdelay_wren_i_4,
      O => irqdelay_wren0
    );
irqdelay_wren_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^o19\(3),
      I1 => s_axi_lite_wdata(24),
      I2 => \^o19\(4),
      I3 => s_axi_lite_wdata(25),
      I4 => s_axi_lite_wdata(26),
      I5 => \^o19\(5),
      O => n_0_irqdelay_wren_i_2
    );
irqdelay_wren_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^o19\(2),
      I1 => s_axi_lite_wdata(23),
      I2 => \^o19\(1),
      I3 => s_axi_lite_wdata(22),
      I4 => s_axi_lite_wdata(21),
      I5 => \^o19\(0),
      O => n_0_irqdelay_wren_i_3
    );
irqdelay_wren_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => s_axi_lite_wdata(27),
      I1 => \^o19\(6),
      I2 => s_axi_lite_wdata(28),
      I3 => \^o19\(7),
      O => n_0_irqdelay_wren_i_4
    );
irqdelay_wren_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => irqdelay_wren0,
      Q => mm2s_irqdelay_wren,
      R => I2(0)
    );
irqthresh_wren_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
    port map (
      I0 => I12,
      I1 => n_0_irqthresh_wren_i_2,
      I2 => n_0_irqthresh_wren_i_3,
      I3 => n_0_irqthresh_wren_i_4,
      O => irqthresh_wren0
    );
irqthresh_wren_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^o9\,
      I1 => s_axi_lite_wdata(16),
      I2 => \^o10\,
      I3 => s_axi_lite_wdata(17),
      I4 => s_axi_lite_wdata(18),
      I5 => \^o11\,
      O => n_0_irqthresh_wren_i_2
    );
irqthresh_wren_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^o8\,
      I1 => s_axi_lite_wdata(15),
      I2 => \^o7\,
      I3 => s_axi_lite_wdata(14),
      I4 => s_axi_lite_wdata(13),
      I5 => \^o6\,
      O => n_0_irqthresh_wren_i_3
    );
irqthresh_wren_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => s_axi_lite_wdata(19),
      I1 => \^o12\,
      I2 => s_axi_lite_wdata(20),
      I3 => \^o13\,
      O => n_0_irqthresh_wren_i_4
    );
irqthresh_wren_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => irqthresh_wren0,
      Q => mm2s_irqthresh_wren,
      R => I2(0)
    );
sg_decerr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => p_49_out,
      I1 => p_56_out,
      I2 => n_0_sg_decerr_reg,
      O => n_0_sg_decerr_i_1
    );
sg_decerr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => n_0_sg_decerr_i_1,
      Q => n_0_sg_decerr_reg,
      R => I2(0)
    );
sg_ftch_error_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => sg_ftch_error0,
      Q => sg_ftch_error,
      R => I2(0)
    );
sg_interr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => p_51_out,
      I1 => p_58_out,
      I2 => n_0_sg_interr_reg,
      O => n_0_sg_interr_i_1
    );
sg_interr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => n_0_sg_interr_i_1,
      Q => n_0_sg_interr_reg,
      R => I2(0)
    );
sg_slverr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => p_50_out,
      I1 => p_57_out,
      I2 => n_0_sg_slverr_reg,
      O => n_0_sg_slverr_i_1
    );
sg_slverr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => n_0_sg_slverr_i_1,
      Q => n_0_sg_slverr_reg,
      R => I2(0)
    );
sg_updt_error_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \^o4\,
      I1 => \^o3\,
      I2 => p_51_out,
      I3 => n_0_dma_decerr_reg,
      I4 => p_50_out,
      I5 => p_49_out,
      O => sg_updt_error0
    );
sg_updt_error_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => sg_updt_error0,
      Q => sg_updt_error,
      R => I2(0)
    );
soft_reset_re_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^o2\,
      I1 => soft_reset_d1,
      O => soft_reset_re0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity DMA_axi_dma_reset is
  port (
    assert_sftrst_d1 : out STD_LOGIC;
    min_assert_sftrst : out STD_LOGIC;
    soft_reset_d1 : out STD_LOGIC;
    mm2s_halt : out STD_LOGIC;
    m_axi_sg_aresetn : out STD_LOGIC;
    dm_m_axi_sg_aresetn : out STD_LOGIC;
    O1 : out STD_LOGIC;
    mm2s_prmry_reset_out_n : out STD_LOGIC;
    I2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O2 : out STD_LOGIC;
    sig_stream_rst : out STD_LOGIC;
    O7 : out STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    mm2s_all_idle : in STD_LOGIC;
    soft_reset : in STD_LOGIC;
    soft_reset_re0 : in STD_LOGIC;
    m_axi_sg_rvalid : in STD_LOGIC;
    scndry_out : in STD_LOGIC;
    mm2s_stop : in STD_LOGIC;
    sig_rst2all_stop_request : in STD_LOGIC;
    soft_reset_clr : in STD_LOGIC;
    mm2s_halt_cmplt : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of DMA_axi_dma_reset : entity is "axi_dma_reset";
end DMA_axi_dma_reset;

architecture STRUCTURE of DMA_axi_dma_reset is
  signal \^o1\ : STD_LOGIC;
  signal \^dm_m_axi_sg_aresetn\ : STD_LOGIC;
  signal \^m_axi_sg_aresetn\ : STD_LOGIC;
  signal \^min_assert_sftrst\ : STD_LOGIC;
  signal \^mm2s_halt\ : STD_LOGIC;
  signal \n_0_GNE_SYNC_RESET.halt_i_i_1\ : STD_LOGIC;
  signal \n_0_GNE_SYNC_RESET.min_assert_sftrst_i_1\ : STD_LOGIC;
  signal \n_0_GNE_SYNC_RESET.s_soft_reset_i_i_1\ : STD_LOGIC;
  signal \n_0_GNE_SYNC_RESET.sft_rst_dly1_i_1\ : STD_LOGIC;
  signal p_1_out : STD_LOGIC;
  signal s_soft_reset_i : STD_LOGIC;
  signal s_soft_reset_i_d1 : STD_LOGIC;
  signal s_soft_reset_i_re : STD_LOGIC;
  signal sft_rst_dly1 : STD_LOGIC;
  signal sft_rst_dly2 : STD_LOGIC;
  signal sft_rst_dly3 : STD_LOGIC;
  signal sft_rst_dly4 : STD_LOGIC;
  signal sft_rst_dly5 : STD_LOGIC;
  signal sft_rst_dly6 : STD_LOGIC;
  signal sft_rst_dly7 : STD_LOGIC;
  signal soft_reset_re : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \GNE_SYNC_RESET.min_assert_sftrst_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \GNE_SYNC_RESET.prmry_reset_out_n_i_1\ : label is "soft_lutpair234";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \GNE_SYNC_RESET.prmry_reset_out_n_reg\ : label is "no";
  attribute equivalent_register_removal of \GNE_SYNC_RESET.prmry_resetn_reg\ : label is "no";
  attribute equivalent_register_removal of \GNE_SYNC_RESET.scndry_resetn_reg\ : label is "no";
  attribute SOFT_HLUTNM of \counter[7]_i_2\ : label is "soft_lutpair235";
begin
  O1 <= \^o1\;
  dm_m_axi_sg_aresetn <= \^dm_m_axi_sg_aresetn\;
  m_axi_sg_aresetn <= \^m_axi_sg_aresetn\;
  min_assert_sftrst <= \^min_assert_sftrst\;
  mm2s_halt <= \^mm2s_halt\;
\GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^m_axi_sg_aresetn\,
      O => I2(0)
    );
\GNE_SYNC_RESET.halt_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010101010101000"
    )
    port map (
      I0 => \^min_assert_sftrst\,
      I1 => s_soft_reset_i,
      I2 => scndry_out,
      I3 => \^mm2s_halt\,
      I4 => soft_reset_re,
      I5 => mm2s_stop,
      O => \n_0_GNE_SYNC_RESET.halt_i_i_1\
    );
\GNE_SYNC_RESET.halt_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GNE_SYNC_RESET.halt_i_i_1\,
      Q => \^mm2s_halt\,
      R => '0'
    );
\GNE_SYNC_RESET.min_assert_sftrst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
    port map (
      I0 => sft_rst_dly7,
      I1 => \^min_assert_sftrst\,
      I2 => s_soft_reset_i_d1,
      I3 => s_soft_reset_i,
      O => \n_0_GNE_SYNC_RESET.min_assert_sftrst_i_1\
    );
\GNE_SYNC_RESET.min_assert_sftrst_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GNE_SYNC_RESET.min_assert_sftrst_i_1\,
      Q => \^min_assert_sftrst\,
      R => '0'
    );
\GNE_SYNC_RESET.prmry_reset_out_n_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => scndry_out,
      I1 => s_soft_reset_i,
      I2 => \^min_assert_sftrst\,
      O => p_1_out
    );
\GNE_SYNC_RESET.prmry_reset_out_n_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => p_1_out,
      Q => mm2s_prmry_reset_out_n,
      R => '0'
    );
\GNE_SYNC_RESET.prmry_resetn_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => scndry_out,
      I1 => s_soft_reset_i,
      I2 => \^min_assert_sftrst\,
      O => \^dm_m_axi_sg_aresetn\
    );
\GNE_SYNC_RESET.prmry_resetn_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \^dm_m_axi_sg_aresetn\,
      Q => \^o1\,
      R => '0'
    );
\GNE_SYNC_RESET.s_soft_reset_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4444444"
    )
    port map (
      I0 => soft_reset_clr,
      I1 => s_soft_reset_i,
      I2 => soft_reset,
      I3 => mm2s_halt_cmplt,
      I4 => mm2s_all_idle,
      O => \n_0_GNE_SYNC_RESET.s_soft_reset_i_i_1\
    );
\GNE_SYNC_RESET.s_soft_reset_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GNE_SYNC_RESET.s_soft_reset_i_i_1\,
      Q => s_soft_reset_i,
      R => '0'
    );
\GNE_SYNC_RESET.scndry_resetn_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \^dm_m_axi_sg_aresetn\,
      Q => \^m_axi_sg_aresetn\,
      R => '0'
    );
\GNE_SYNC_RESET.sft_rst_dly1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
    port map (
      I0 => mm2s_all_idle,
      I1 => sft_rst_dly1,
      I2 => s_soft_reset_i_d1,
      I3 => s_soft_reset_i,
      O => \n_0_GNE_SYNC_RESET.sft_rst_dly1_i_1\
    );
\GNE_SYNC_RESET.sft_rst_dly1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GNE_SYNC_RESET.sft_rst_dly1_i_1\,
      Q => sft_rst_dly1,
      R => '0'
    );
\GNE_SYNC_RESET.sft_rst_dly2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_soft_reset_i,
      I1 => s_soft_reset_i_d1,
      O => s_soft_reset_i_re
    );
\GNE_SYNC_RESET.sft_rst_dly2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => mm2s_all_idle,
      D => sft_rst_dly1,
      Q => sft_rst_dly2,
      R => s_soft_reset_i_re
    );
\GNE_SYNC_RESET.sft_rst_dly3_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => mm2s_all_idle,
      D => sft_rst_dly2,
      Q => sft_rst_dly3,
      R => s_soft_reset_i_re
    );
\GNE_SYNC_RESET.sft_rst_dly4_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => mm2s_all_idle,
      D => sft_rst_dly3,
      Q => sft_rst_dly4,
      R => s_soft_reset_i_re
    );
\GNE_SYNC_RESET.sft_rst_dly5_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => mm2s_all_idle,
      D => sft_rst_dly4,
      Q => sft_rst_dly5,
      R => s_soft_reset_i_re
    );
\GNE_SYNC_RESET.sft_rst_dly6_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => mm2s_all_idle,
      D => sft_rst_dly5,
      Q => sft_rst_dly6,
      R => s_soft_reset_i_re
    );
\GNE_SYNC_RESET.sft_rst_dly7_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => mm2s_all_idle,
      D => sft_rst_dly6,
      Q => sft_rst_dly7,
      R => s_soft_reset_i_re
    );
\I_RESET/sig_s_h_halt_reg_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^mm2s_halt\,
      I1 => sig_rst2all_stop_request,
      O => O7
    );
assert_sftrst_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \^min_assert_sftrst\,
      Q => assert_sftrst_d1,
      R => '0'
    );
\counter[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => m_axi_sg_rvalid,
      I1 => \^m_axi_sg_aresetn\,
      O => O2
    );
mm2s_rready_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^o1\,
      O => sig_stream_rst
    );
s_soft_reset_i_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_soft_reset_i,
      Q => s_soft_reset_i_d1,
      R => '0'
    );
soft_reset_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => soft_reset,
      Q => soft_reset_d1,
      R => '0'
    );
soft_reset_re_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => soft_reset_re0,
      Q => soft_reset_re,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity DMA_axi_dma_s2mm_mngr is
  port (
    s2mm_cmnd_wr : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 149 downto 0 );
    s2mm_interr : out STD_LOGIC;
    s2mm_slverr : out STD_LOGIC;
    s2mm_decerr : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of DMA_axi_dma_s2mm_mngr : entity is "axi_dma_s2mm_mngr";
end DMA_axi_dma_s2mm_mngr;

architecture STRUCTURE of DMA_axi_dma_s2mm_mngr is
begin
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s2mm_cmnd_wr
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(149)
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(140)
    );
i_100: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(50)
    );
i_101: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(49)
    );
i_102: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(48)
    );
i_103: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(47)
    );
i_104: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(46)
    );
i_105: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(45)
    );
i_106: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(44)
    );
i_107: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(43)
    );
i_108: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(42)
    );
i_109: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(41)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(139)
    );
i_110: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(40)
    );
i_111: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(39)
    );
i_112: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(38)
    );
i_113: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(37)
    );
i_114: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(36)
    );
i_115: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(35)
    );
i_116: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(34)
    );
i_117: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(33)
    );
i_118: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(32)
    );
i_119: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(31)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(138)
    );
i_120: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(30)
    );
i_121: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(29)
    );
i_122: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(28)
    );
i_123: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(27)
    );
i_124: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(26)
    );
i_125: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(25)
    );
i_126: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(24)
    );
i_127: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(23)
    );
i_128: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(22)
    );
i_129: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(21)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(137)
    );
i_130: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(20)
    );
i_131: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(19)
    );
i_132: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(18)
    );
i_133: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(17)
    );
i_134: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(16)
    );
i_135: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(15)
    );
i_136: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(14)
    );
i_137: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(13)
    );
i_138: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(12)
    );
i_139: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(11)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(136)
    );
i_140: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(10)
    );
i_141: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(9)
    );
i_142: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(8)
    );
i_143: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(7)
    );
i_144: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(6)
    );
i_145: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(5)
    );
i_146: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(4)
    );
i_147: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(3)
    );
i_148: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(2)
    );
i_149: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(1)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(135)
    );
i_150: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(0)
    );
i_151: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s2mm_interr
    );
i_152: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s2mm_slverr
    );
i_153: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s2mm_decerr
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(134)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(133)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(132)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(131)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(148)
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(130)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(129)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(128)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(127)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(126)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(125)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(124)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(123)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(122)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(121)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(147)
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(120)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(119)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(118)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(117)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(116)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(115)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(114)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(113)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(112)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(111)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(146)
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(110)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(109)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(108)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(107)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(106)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(105)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(104)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(103)
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(102)
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(101)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(145)
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(100)
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(99)
    );
i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(98)
    );
i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(97)
    );
i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(96)
    );
i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(95)
    );
i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(94)
    );
i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(93)
    );
i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(92)
    );
i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(91)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(144)
    );
i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(90)
    );
i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(89)
    );
i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(88)
    );
i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(87)
    );
i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(86)
    );
i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(85)
    );
i_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(84)
    );
i_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(83)
    );
i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(82)
    );
i_69: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(81)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(143)
    );
i_70: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(80)
    );
i_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(79)
    );
i_72: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(78)
    );
i_73: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(77)
    );
i_74: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(76)
    );
i_75: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(75)
    );
i_76: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(74)
    );
i_77: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(73)
    );
i_78: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(72)
    );
i_79: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(71)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(142)
    );
i_80: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(70)
    );
i_81: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(69)
    );
i_82: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(68)
    );
i_83: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(67)
    );
i_84: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(66)
    );
i_85: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(65)
    );
i_86: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(64)
    );
i_87: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(63)
    );
i_88: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(62)
    );
i_89: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(61)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(141)
    );
i_90: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(60)
    );
i_91: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(59)
    );
i_92: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(58)
    );
i_93: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(57)
    );
i_94: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(56)
    );
i_95: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(55)
    );
i_96: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(54)
    );
i_97: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(53)
    );
i_98: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(52)
    );
i_99: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(51)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity DMA_axi_dma_sofeof_gen is
  port (
    O1 : out STD_LOGIC;
    axi_dma_tstvec : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_aclk : in STD_LOGIC;
    m_axis_mm2s_tvalid : in STD_LOGIC;
    m_axis_mm2s_tready : in STD_LOGIC;
    m_axis_mm2s_tlast : in STD_LOGIC;
    I1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of DMA_axi_dma_sofeof_gen : entity is "axi_dma_sofeof_gen";
end DMA_axi_dma_sofeof_gen;

architecture STRUCTURE of DMA_axi_dma_sofeof_gen is
  signal \^axi_dma_tstvec\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \n_0_GEN_FOR_SYNC.s_sof_generated_i_1\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC;
  signal p_5_in : STD_LOGIC;
  signal s_last : STD_LOGIC;
  signal s_last_d1 : STD_LOGIC;
  signal s_ready : STD_LOGIC;
  signal s_sof_d1_cdc_tig : STD_LOGIC;
  signal s_sof_generated : STD_LOGIC;
  signal s_valid : STD_LOGIC;
  signal s_valid_d1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_FOR_SYNC.s_valid_d1_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \axi_dma_tstvec[0]_INST_0\ : label is "soft_lutpair50";
begin
  axi_dma_tstvec(0) <= \^axi_dma_tstvec\(0);
\GEN_FOR_SYNC.s_last_d1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => s_last,
      I1 => s_ready,
      I2 => s_valid,
      O => p_0_out
    );
\GEN_FOR_SYNC.s_last_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => p_0_out,
      Q => s_last_d1,
      R => SR(0)
    );
\GEN_FOR_SYNC.s_last_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => m_axis_mm2s_tlast,
      Q => s_last,
      R => SR(0)
    );
\GEN_FOR_SYNC.s_ready_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => m_axis_mm2s_tready,
      Q => s_ready,
      R => SR(0)
    );
\GEN_FOR_SYNC.s_sof_d1_cdc_tig_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_sof_generated,
      Q => s_sof_d1_cdc_tig,
      R => SR(0)
    );
\GEN_FOR_SYNC.s_sof_generated_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FAF20000"
    )
    port map (
      I0 => p_5_in,
      I1 => s_valid_d1,
      I2 => s_sof_generated,
      I3 => s_sof_d1_cdc_tig,
      I4 => I1,
      I5 => \^axi_dma_tstvec\(0),
      O => \n_0_GEN_FOR_SYNC.s_sof_generated_i_1\
    );
\GEN_FOR_SYNC.s_sof_generated_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_FOR_SYNC.s_sof_generated_i_1\,
      Q => s_sof_generated,
      R => '0'
    );
\GEN_FOR_SYNC.s_valid_d1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => s_valid,
      I1 => s_ready,
      O => p_5_in
    );
\GEN_FOR_SYNC.s_valid_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => p_5_in,
      Q => s_valid_d1,
      R => SR(0)
    );
\GEN_FOR_SYNC.s_valid_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => m_axis_mm2s_tvalid,
      Q => s_valid,
      R => SR(0)
    );
\axi_dma_tstvec[0]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20003000"
    )
    port map (
      I0 => s_sof_d1_cdc_tig,
      I1 => s_sof_generated,
      I2 => s_ready,
      I3 => s_valid,
      I4 => s_valid_d1,
      O => O1
    );
\axi_dma_tstvec[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080808080"
    )
    port map (
      I0 => s_valid,
      I1 => s_ready,
      I2 => s_last,
      I3 => s_sof_d1_cdc_tig,
      I4 => s_sof_generated,
      I5 => s_last_d1,
      O => \^axi_dma_tstvec\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity DMA_axi_sg_addr_cntl is
  port (
    m_axi_sg_arvalid : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_sg_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_push_addr_reg1_out : in STD_LOGIC;
    sm_set_error : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    I2 : in STD_LOGIC;
    sig_cmd2mstr_cmd_valid : in STD_LOGIC;
    sig_cmd_reg_empty : in STD_LOGIC;
    I3 : in STD_LOGIC;
    m_axi_sg_arready : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    I4 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of DMA_axi_sg_addr_cntl : entity is "axi_sg_addr_cntl";
end DMA_axi_sg_addr_cntl;

architecture STRUCTURE of DMA_axi_sg_addr_cntl is
  signal \^o1\ : STD_LOGIC;
  signal n_0_sig_addr_reg_empty_i_1 : STD_LOGIC;
  signal n_0_sig_addr_reg_full_i_1 : STD_LOGIC;
  signal \n_0_sig_next_addr_reg[31]_i_1__0\ : STD_LOGIC;
  signal sig_addr2rsc_calc_error : STD_LOGIC;
  signal sig_addr_reg_full : STD_LOGIC;
  signal sig_posted_to_axi : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_posted_to_axi : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_posted_to_axi : signal is "no";
  signal sig_posted_to_axi_2 : STD_LOGIC;
  attribute RTL_KEEP of sig_posted_to_axi_2 : signal is "true";
  attribute equivalent_register_removal of sig_posted_to_axi_2 : signal is "no";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_empty_reg_i_2__0\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \sig_cmd_addr_reg[31]_i_1\ : label is "soft_lutpair15";
  attribute KEEP : string;
  attribute KEEP of sig_posted_to_axi_2_reg : label is "yes";
  attribute equivalent_register_removal of sig_posted_to_axi_2_reg : label is "no";
  attribute KEEP of sig_posted_to_axi_reg : label is "yes";
  attribute equivalent_register_removal of sig_posted_to_axi_reg : label is "no";
begin
  O1 <= \^o1\;
\USE_SINGLE_REG.sig_regfifo_empty_reg_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => I2,
      I1 => \^o1\,
      I2 => sig_cmd2mstr_cmd_valid,
      I3 => sig_cmd_reg_empty,
      O => O2
    );
sig_addr_reg_empty_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4F4F4FFF4F4F4F"
    )
    port map (
      I0 => sig_push_addr_reg1_out,
      I1 => \^o1\,
      I2 => I3,
      I3 => sig_addr_reg_full,
      I4 => m_axi_sg_arready,
      I5 => sig_addr2rsc_calc_error,
      O => n_0_sig_addr_reg_empty_i_1
    );
sig_addr_reg_empty_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => n_0_sig_addr_reg_empty_i_1,
      Q => \^o1\,
      R => '0'
    );
sig_addr_reg_full_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C8C808C8"
    )
    port map (
      I0 => sig_push_addr_reg1_out,
      I1 => I3,
      I2 => sig_addr_reg_full,
      I3 => m_axi_sg_arready,
      I4 => sig_addr2rsc_calc_error,
      O => n_0_sig_addr_reg_full_i_1
    );
sig_addr_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => n_0_sig_addr_reg_full_i_1,
      Q => sig_addr_reg_full,
      R => '0'
    );
sig_addr_valid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => I1,
      Q => m_axi_sg_arvalid,
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
sig_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => sm_set_error,
      Q => sig_addr2rsc_calc_error,
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_cmd_addr_reg[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
    port map (
      I0 => I3,
      I1 => \^o1\,
      I2 => I2,
      O => SR(0)
    );
\sig_next_addr_reg[31]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
    port map (
      I0 => sig_addr2rsc_calc_error,
      I1 => m_axi_sg_arready,
      I2 => sig_addr_reg_full,
      I3 => I3,
      O => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_addr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(0),
      Q => m_axi_sg_araddr(0),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_addr_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(10),
      Q => m_axi_sg_araddr(10),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_addr_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(11),
      Q => m_axi_sg_araddr(11),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_addr_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(12),
      Q => m_axi_sg_araddr(12),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_addr_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(13),
      Q => m_axi_sg_araddr(13),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_addr_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(14),
      Q => m_axi_sg_araddr(14),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_addr_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(15),
      Q => m_axi_sg_araddr(15),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_addr_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(16),
      Q => m_axi_sg_araddr(16),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_addr_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(17),
      Q => m_axi_sg_araddr(17),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_addr_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(18),
      Q => m_axi_sg_araddr(18),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_addr_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(19),
      Q => m_axi_sg_araddr(19),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_addr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(1),
      Q => m_axi_sg_araddr(1),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_addr_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(20),
      Q => m_axi_sg_araddr(20),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_addr_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(21),
      Q => m_axi_sg_araddr(21),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_addr_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(22),
      Q => m_axi_sg_araddr(22),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_addr_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(23),
      Q => m_axi_sg_araddr(23),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_addr_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(24),
      Q => m_axi_sg_araddr(24),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_addr_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(25),
      Q => m_axi_sg_araddr(25),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_addr_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(26),
      Q => m_axi_sg_araddr(26),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_addr_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(27),
      Q => m_axi_sg_araddr(27),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_addr_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(28),
      Q => m_axi_sg_araddr(28),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_addr_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(29),
      Q => m_axi_sg_araddr(29),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_addr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(2),
      Q => m_axi_sg_araddr(2),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_addr_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(30),
      Q => m_axi_sg_araddr(30),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_addr_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(31),
      Q => m_axi_sg_araddr(31),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_addr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(3),
      Q => m_axi_sg_araddr(3),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_addr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(4),
      Q => m_axi_sg_araddr(4),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_addr_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(5),
      Q => m_axi_sg_araddr(5),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_addr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(6),
      Q => m_axi_sg_araddr(6),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_addr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(7),
      Q => m_axi_sg_araddr(7),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_addr_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(8),
      Q => m_axi_sg_araddr(8),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_addr_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(9),
      Q => m_axi_sg_araddr(9),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_burst_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => I4(0),
      Q => m_axi_sg_arburst(0),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_burst_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => I4(1),
      Q => m_axi_sg_arburst(1),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_len_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => '1',
      Q => m_axi_sg_arlen(0),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_len_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => '1',
      Q => m_axi_sg_arlen(1),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_len_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => '1',
      Q => m_axi_sg_arlen(2),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_len_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => '0',
      Q => m_axi_sg_arlen(3),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_len_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => '0',
      Q => m_axi_sg_arlen(4),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_len_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => '0',
      Q => m_axi_sg_arlen(5),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_len_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => '0',
      Q => m_axi_sg_arlen(6),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_len_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => '0',
      Q => m_axi_sg_arlen(7),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_size_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => '0',
      Q => m_axi_sg_arsize(0),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_size_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => '1',
      Q => m_axi_sg_arsize(1),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_size_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => '0',
      Q => m_axi_sg_arsize(2),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
sig_posted_to_axi_2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => sig_push_addr_reg1_out,
      Q => sig_posted_to_axi_2,
      R => sig_stream_rst
    );
sig_posted_to_axi_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => sig_push_addr_reg1_out,
      Q => sig_posted_to_axi,
      R => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \DMA_axi_sg_addr_cntl__parameterized0\ is
  port (
    sig_addr2data_addr_posted : out STD_LOGIC;
    m_axi_sg_awvalid : out STD_LOGIC;
    sig_addr2wsc_cmd_fifo_empty : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    m_axi_sg_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_sg_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_push_addr_reg1_out : in STD_LOGIC;
    sig_calc2dm_calc_err : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    I2 : in STD_LOGIC;
    sig_data2all_tlast_error : in STD_LOGIC;
    sig_cmd2mstr_cmd_valid : in STD_LOGIC;
    sig_cmd_reg_empty : in STD_LOGIC;
    I3 : in STD_LOGIC;
    m_axi_sg_awready : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    I4 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \DMA_axi_sg_addr_cntl__parameterized0\ : entity is "axi_sg_addr_cntl";
end \DMA_axi_sg_addr_cntl__parameterized0\;

architecture STRUCTURE of \DMA_axi_sg_addr_cntl__parameterized0\ is
  signal \n_0_sig_addr_reg_empty_i_1__0\ : STD_LOGIC;
  signal n_0_sig_addr_reg_full_i_1 : STD_LOGIC;
  signal \n_0_sig_next_addr_reg[31]_i_1__1\ : STD_LOGIC;
  signal sig_addr2wsc_calc_error : STD_LOGIC;
  signal \^sig_addr2wsc_cmd_fifo_empty\ : STD_LOGIC;
  signal sig_addr_reg_full : STD_LOGIC;
  signal sig_posted_to_axi : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_posted_to_axi : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_posted_to_axi : signal is "no";
  signal sig_posted_to_axi_2 : STD_LOGIC;
  attribute RTL_KEEP of sig_posted_to_axi_2 : signal is "true";
  attribute equivalent_register_removal of sig_posted_to_axi_2 : signal is "no";
  attribute KEEP : string;
  attribute KEEP of sig_posted_to_axi_2_reg : label is "yes";
  attribute equivalent_register_removal of sig_posted_to_axi_2_reg : label is "no";
  attribute KEEP of sig_posted_to_axi_reg : label is "yes";
  attribute equivalent_register_removal of sig_posted_to_axi_reg : label is "no";
begin
  sig_addr2data_addr_posted <= sig_posted_to_axi;
  sig_addr2wsc_cmd_fifo_empty <= \^sig_addr2wsc_cmd_fifo_empty\;
\USE_SINGLE_REG.sig_regfifo_full_reg_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
    port map (
      I0 => \^sig_addr2wsc_cmd_fifo_empty\,
      I1 => I2,
      I2 => sig_data2all_tlast_error,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => sig_cmd_reg_empty,
      O => O1
    );
\sig_addr_reg_empty_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4F4F4FFF4F4F4F"
    )
    port map (
      I0 => sig_push_addr_reg1_out,
      I1 => \^sig_addr2wsc_cmd_fifo_empty\,
      I2 => I3,
      I3 => sig_addr_reg_full,
      I4 => m_axi_sg_awready,
      I5 => sig_addr2wsc_calc_error,
      O => \n_0_sig_addr_reg_empty_i_1__0\
    );
sig_addr_reg_empty_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_sig_addr_reg_empty_i_1__0\,
      Q => \^sig_addr2wsc_cmd_fifo_empty\,
      R => '0'
    );
sig_addr_reg_full_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C8C808C8"
    )
    port map (
      I0 => sig_push_addr_reg1_out,
      I1 => I3,
      I2 => sig_addr_reg_full,
      I3 => m_axi_sg_awready,
      I4 => sig_addr2wsc_calc_error,
      O => n_0_sig_addr_reg_full_i_1
    );
sig_addr_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => n_0_sig_addr_reg_full_i_1,
      Q => sig_addr_reg_full,
      R => '0'
    );
sig_addr_valid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => I1,
      Q => m_axi_sg_awvalid,
      R => \n_0_sig_next_addr_reg[31]_i_1__1\
    );
sig_btt_is_zero_reg_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => \^sig_addr2wsc_cmd_fifo_empty\,
      I1 => I2,
      I2 => sig_data2all_tlast_error,
      I3 => I3,
      O => O2
    );
sig_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_calc2dm_calc_err,
      Q => sig_addr2wsc_calc_error,
      R => \n_0_sig_next_addr_reg[31]_i_1__1\
    );
\sig_next_addr_reg[31]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
    port map (
      I0 => sig_addr2wsc_calc_error,
      I1 => m_axi_sg_awready,
      I2 => sig_addr_reg_full,
      I3 => I3,
      O => \n_0_sig_next_addr_reg[31]_i_1__1\
    );
\sig_next_addr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(0),
      Q => m_axi_sg_awaddr(0),
      R => \n_0_sig_next_addr_reg[31]_i_1__1\
    );
\sig_next_addr_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(10),
      Q => m_axi_sg_awaddr(10),
      R => \n_0_sig_next_addr_reg[31]_i_1__1\
    );
\sig_next_addr_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(11),
      Q => m_axi_sg_awaddr(11),
      R => \n_0_sig_next_addr_reg[31]_i_1__1\
    );
\sig_next_addr_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(12),
      Q => m_axi_sg_awaddr(12),
      R => \n_0_sig_next_addr_reg[31]_i_1__1\
    );
\sig_next_addr_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(13),
      Q => m_axi_sg_awaddr(13),
      R => \n_0_sig_next_addr_reg[31]_i_1__1\
    );
\sig_next_addr_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(14),
      Q => m_axi_sg_awaddr(14),
      R => \n_0_sig_next_addr_reg[31]_i_1__1\
    );
\sig_next_addr_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(15),
      Q => m_axi_sg_awaddr(15),
      R => \n_0_sig_next_addr_reg[31]_i_1__1\
    );
\sig_next_addr_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(16),
      Q => m_axi_sg_awaddr(16),
      R => \n_0_sig_next_addr_reg[31]_i_1__1\
    );
\sig_next_addr_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(17),
      Q => m_axi_sg_awaddr(17),
      R => \n_0_sig_next_addr_reg[31]_i_1__1\
    );
\sig_next_addr_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(18),
      Q => m_axi_sg_awaddr(18),
      R => \n_0_sig_next_addr_reg[31]_i_1__1\
    );
\sig_next_addr_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(19),
      Q => m_axi_sg_awaddr(19),
      R => \n_0_sig_next_addr_reg[31]_i_1__1\
    );
\sig_next_addr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(1),
      Q => m_axi_sg_awaddr(1),
      R => \n_0_sig_next_addr_reg[31]_i_1__1\
    );
\sig_next_addr_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(20),
      Q => m_axi_sg_awaddr(20),
      R => \n_0_sig_next_addr_reg[31]_i_1__1\
    );
\sig_next_addr_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(21),
      Q => m_axi_sg_awaddr(21),
      R => \n_0_sig_next_addr_reg[31]_i_1__1\
    );
\sig_next_addr_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(22),
      Q => m_axi_sg_awaddr(22),
      R => \n_0_sig_next_addr_reg[31]_i_1__1\
    );
\sig_next_addr_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(23),
      Q => m_axi_sg_awaddr(23),
      R => \n_0_sig_next_addr_reg[31]_i_1__1\
    );
\sig_next_addr_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(24),
      Q => m_axi_sg_awaddr(24),
      R => \n_0_sig_next_addr_reg[31]_i_1__1\
    );
\sig_next_addr_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(25),
      Q => m_axi_sg_awaddr(25),
      R => \n_0_sig_next_addr_reg[31]_i_1__1\
    );
\sig_next_addr_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(26),
      Q => m_axi_sg_awaddr(26),
      R => \n_0_sig_next_addr_reg[31]_i_1__1\
    );
\sig_next_addr_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(27),
      Q => m_axi_sg_awaddr(27),
      R => \n_0_sig_next_addr_reg[31]_i_1__1\
    );
\sig_next_addr_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(28),
      Q => m_axi_sg_awaddr(28),
      R => \n_0_sig_next_addr_reg[31]_i_1__1\
    );
\sig_next_addr_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(29),
      Q => m_axi_sg_awaddr(29),
      R => \n_0_sig_next_addr_reg[31]_i_1__1\
    );
\sig_next_addr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(2),
      Q => m_axi_sg_awaddr(2),
      R => \n_0_sig_next_addr_reg[31]_i_1__1\
    );
\sig_next_addr_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(30),
      Q => m_axi_sg_awaddr(30),
      R => \n_0_sig_next_addr_reg[31]_i_1__1\
    );
\sig_next_addr_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(31),
      Q => m_axi_sg_awaddr(31),
      R => \n_0_sig_next_addr_reg[31]_i_1__1\
    );
\sig_next_addr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(3),
      Q => m_axi_sg_awaddr(3),
      R => \n_0_sig_next_addr_reg[31]_i_1__1\
    );
\sig_next_addr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(4),
      Q => m_axi_sg_awaddr(4),
      R => \n_0_sig_next_addr_reg[31]_i_1__1\
    );
\sig_next_addr_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(5),
      Q => m_axi_sg_awaddr(5),
      R => \n_0_sig_next_addr_reg[31]_i_1__1\
    );
\sig_next_addr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(6),
      Q => m_axi_sg_awaddr(6),
      R => \n_0_sig_next_addr_reg[31]_i_1__1\
    );
\sig_next_addr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(7),
      Q => m_axi_sg_awaddr(7),
      R => \n_0_sig_next_addr_reg[31]_i_1__1\
    );
\sig_next_addr_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(8),
      Q => m_axi_sg_awaddr(8),
      R => \n_0_sig_next_addr_reg[31]_i_1__1\
    );
\sig_next_addr_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(9),
      Q => m_axi_sg_awaddr(9),
      R => \n_0_sig_next_addr_reg[31]_i_1__1\
    );
\sig_next_burst_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => I4(0),
      Q => m_axi_sg_awburst(0),
      R => \n_0_sig_next_addr_reg[31]_i_1__1\
    );
\sig_next_burst_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => I4(1),
      Q => m_axi_sg_awburst(1),
      R => \n_0_sig_next_addr_reg[31]_i_1__1\
    );
\sig_next_len_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => '0',
      Q => m_axi_sg_awlen(0),
      R => \n_0_sig_next_addr_reg[31]_i_1__1\
    );
\sig_next_len_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => '0',
      Q => m_axi_sg_awlen(1),
      R => \n_0_sig_next_addr_reg[31]_i_1__1\
    );
\sig_next_len_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => '0',
      Q => m_axi_sg_awlen(2),
      R => \n_0_sig_next_addr_reg[31]_i_1__1\
    );
\sig_next_len_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => '0',
      Q => m_axi_sg_awlen(3),
      R => \n_0_sig_next_addr_reg[31]_i_1__1\
    );
\sig_next_len_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => '0',
      Q => m_axi_sg_awlen(4),
      R => \n_0_sig_next_addr_reg[31]_i_1__1\
    );
\sig_next_len_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => '0',
      Q => m_axi_sg_awlen(5),
      R => \n_0_sig_next_addr_reg[31]_i_1__1\
    );
\sig_next_len_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => '0',
      Q => m_axi_sg_awlen(6),
      R => \n_0_sig_next_addr_reg[31]_i_1__1\
    );
\sig_next_len_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => '0',
      Q => m_axi_sg_awlen(7),
      R => \n_0_sig_next_addr_reg[31]_i_1__1\
    );
\sig_next_size_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => '0',
      Q => m_axi_sg_awsize(0),
      R => \n_0_sig_next_addr_reg[31]_i_1__1\
    );
\sig_next_size_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => '1',
      Q => m_axi_sg_awsize(1),
      R => \n_0_sig_next_addr_reg[31]_i_1__1\
    );
\sig_next_size_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => '0',
      Q => m_axi_sg_awsize(2),
      R => \n_0_sig_next_addr_reg[31]_i_1__1\
    );
sig_posted_to_axi_2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => sig_push_addr_reg1_out,
      Q => sig_posted_to_axi_2,
      R => sig_stream_rst
    );
sig_posted_to_axi_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => sig_push_addr_reg1_out,
      Q => sig_posted_to_axi,
      R => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity DMA_axi_sg_fifo is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    sig_cmd2mstr_cmd_valid : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 32 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    p_18_out : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    sig_cmd_reg_empty : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC_VECTOR ( 27 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of DMA_axi_sg_fifo : entity is "axi_sg_fifo";
end DMA_axi_sg_fifo;

architecture STRUCTURE of DMA_axi_sg_fifo is
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]\ : STD_LOGIC;
  signal \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1]\ : STD_LOGIC;
  signal \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2]\ : STD_LOGIC;
  signal \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]\ : STD_LOGIC;
  signal \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]\ : STD_LOGIC;
  signal \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]\ : STD_LOGIC;
  signal \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\ : STD_LOGIC;
  signal \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__1\ : STD_LOGIC;
  signal \n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1\ : STD_LOGIC;
  signal \n_0_sig_btt_is_zero_reg_i_2__0\ : STD_LOGIC;
  signal n_0_sig_init_done_i_1 : STD_LOGIC;
  signal \^sig_cmd2mstr_cmd_valid\ : STD_LOGIC;
  signal sig_init_done : STD_LOGIC;
  signal sig_push_regfifo : STD_LOGIC;
begin
  O1 <= \^o1\;
  O2 <= \^o2\;
  O3 <= \^o3\;
  sig_cmd2mstr_cmd_valid <= \^sig_cmd2mstr_cmd_valid\;
\USE_SINGLE_REG.sig_regfifo_dout_reg[63]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^o3\,
      I1 => p_18_out,
      O => sig_push_regfifo
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => '0',
      Q => \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]\,
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => '0',
      Q => \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1]\,
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => '1',
      Q => Q(0),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => '1',
      Q => \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2]\,
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => '0',
      Q => Q(1),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => '0',
      Q => Q(2),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => '1',
      Q => Q(3),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => '1',
      Q => Q(4),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => I5(0),
      Q => Q(5),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => I5(1),
      Q => Q(6),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => I5(2),
      Q => Q(7),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => I5(3),
      Q => Q(8),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => '0',
      Q => \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]\,
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => I5(4),
      Q => Q(9),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => I5(5),
      Q => Q(10),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => I5(6),
      Q => Q(11),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => I5(7),
      Q => Q(12),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => I5(8),
      Q => Q(13),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => I5(9),
      Q => Q(14),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => I5(10),
      Q => Q(15),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => I5(11),
      Q => Q(16),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => I5(12),
      Q => Q(17),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => I5(13),
      Q => Q(18),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => '0',
      Q => \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]\,
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => I5(14),
      Q => Q(19),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => I5(15),
      Q => Q(20),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => I5(16),
      Q => Q(21),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => I5(17),
      Q => Q(22),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => I5(18),
      Q => Q(23),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => I5(19),
      Q => Q(24),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => I5(20),
      Q => Q(25),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => I5(21),
      Q => Q(26),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => I5(22),
      Q => Q(27),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => I5(23),
      Q => Q(28),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => '0',
      Q => \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]\,
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => I5(24),
      Q => Q(29),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => I5(25),
      Q => Q(30),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => I5(26),
      Q => Q(31),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => I5(27),
      Q => Q(32),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => '0',
      Q => \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\,
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE0000"
    )
    port map (
      I0 => I1,
      I1 => \^o3\,
      I2 => p_18_out,
      I3 => sig_init_done,
      I4 => I2,
      O => \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__1\
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__1\,
      Q => \^o3\,
      R => '0'
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EA00"
    )
    port map (
      I0 => \^sig_cmd2mstr_cmd_valid\,
      I1 => p_18_out,
      I2 => \^o3\,
      I3 => I2,
      I4 => I1,
      O => \n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1\
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1\,
      Q => \^sig_cmd2mstr_cmd_valid\,
      R => '0'
    );
\sig_btt_is_zero_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4FFF000040000000"
    )
    port map (
      I0 => \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]\,
      I1 => \n_0_sig_btt_is_zero_reg_i_2__0\,
      I2 => \^sig_cmd2mstr_cmd_valid\,
      I3 => sig_cmd_reg_empty,
      I4 => I3,
      I5 => I4,
      O => O4
    );
\sig_btt_is_zero_reg_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]\,
      I1 => \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2]\,
      I2 => \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]\,
      I3 => \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]\,
      I4 => \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1]\,
      I5 => \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\,
      O => \n_0_sig_btt_is_zero_reg_i_2__0\
    );
sig_init_done_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => \^o2\,
      I1 => \^o1\,
      I2 => I2,
      I3 => sig_init_done,
      O => n_0_sig_init_done_i_1
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => n_0_sig_init_done_i_1,
      Q => sig_init_done,
      R => '0'
    );
sig_init_reg2_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \^o1\,
      Q => \^o2\,
      S => sig_stream_rst
    );
sig_init_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => sig_stream_rst,
      Q => \^o1\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity DMA_axi_sg_fifo_5 is
  port (
    s_axis_ftch_cmd_tready : out STD_LOGIC;
    O2 : out STD_LOGIC;
    sig_cmd2mstr_cmd_valid : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 32 downto 0 );
    m_axi_sg_aclk : in STD_LOGIC;
    s_axis_ftch_cmd_tvalid : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    sig_cmd_reg_empty : in STD_LOGIC;
    I3 : in STD_LOGIC;
    sig_btt_is_zero_reg : in STD_LOGIC;
    sig_init_reg2 : in STD_LOGIC;
    sig_init_reg : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    I6 : in STD_LOGIC_VECTOR ( 25 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of DMA_axi_sg_fifo_5 : entity is "axi_sg_fifo";
end DMA_axi_sg_fifo_5;

architecture STRUCTURE of DMA_axi_sg_fifo_5 is
  signal \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]\ : STD_LOGIC;
  signal \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1]\ : STD_LOGIC;
  signal \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2]\ : STD_LOGIC;
  signal \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]\ : STD_LOGIC;
  signal \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]\ : STD_LOGIC;
  signal \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]\ : STD_LOGIC;
  signal \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\ : STD_LOGIC;
  signal \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1\ : STD_LOGIC;
  signal \n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1\ : STD_LOGIC;
  signal n_0_sig_btt_is_zero_reg_i_2 : STD_LOGIC;
  signal n_0_sig_init_done_i_1 : STD_LOGIC;
  signal \^s_axis_ftch_cmd_tready\ : STD_LOGIC;
  signal \^sig_cmd2mstr_cmd_valid\ : STD_LOGIC;
  signal sig_init_done : STD_LOGIC;
  signal sig_push_regfifo : STD_LOGIC;
begin
  s_axis_ftch_cmd_tready <= \^s_axis_ftch_cmd_tready\;
  sig_cmd2mstr_cmd_valid <= \^sig_cmd2mstr_cmd_valid\;
\USE_SINGLE_REG.sig_regfifo_dout_reg[63]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^s_axis_ftch_cmd_tready\,
      I1 => s_axis_ftch_cmd_tvalid,
      O => sig_push_regfifo
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => '0',
      Q => \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]\,
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => '0',
      Q => \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1]\,
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => '1',
      Q => Q(0),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => '0',
      Q => \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2]\,
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => '0',
      Q => Q(1),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => '0',
      Q => Q(2),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => '0',
      Q => Q(3),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => '0',
      Q => Q(4),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => '0',
      Q => Q(5),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => '0',
      Q => Q(6),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => I6(0),
      Q => Q(7),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => I6(1),
      Q => Q(8),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => '0',
      Q => \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]\,
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => I6(2),
      Q => Q(9),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => I6(3),
      Q => Q(10),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => I6(4),
      Q => Q(11),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => I6(5),
      Q => Q(12),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => I6(6),
      Q => Q(13),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => I6(7),
      Q => Q(14),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => I6(8),
      Q => Q(15),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => I6(9),
      Q => Q(16),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => I6(10),
      Q => Q(17),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => I6(11),
      Q => Q(18),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => '0',
      Q => \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]\,
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => I6(12),
      Q => Q(19),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => I6(13),
      Q => Q(20),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => I6(14),
      Q => Q(21),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => I6(15),
      Q => Q(22),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => I6(16),
      Q => Q(23),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => I6(17),
      Q => Q(24),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => I6(18),
      Q => Q(25),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => I6(19),
      Q => Q(26),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => I6(20),
      Q => Q(27),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => I6(21),
      Q => Q(28),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => '1',
      Q => \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]\,
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => I6(22),
      Q => Q(29),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => I6(23),
      Q => Q(30),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => I6(24),
      Q => Q(31),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => I6(25),
      Q => Q(32),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => '0',
      Q => \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\,
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE0000"
    )
    port map (
      I0 => I1,
      I1 => \^s_axis_ftch_cmd_tready\,
      I2 => s_axis_ftch_cmd_tvalid,
      I3 => sig_init_done,
      I4 => I2,
      O => \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1\
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1\,
      Q => \^s_axis_ftch_cmd_tready\,
      R => '0'
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0CC8888CCCC8888"
    )
    port map (
      I0 => sig_push_regfifo,
      I1 => I2,
      I2 => I4,
      I3 => I5,
      I4 => \^sig_cmd2mstr_cmd_valid\,
      I5 => sig_cmd_reg_empty,
      O => \n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1\
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1\,
      Q => \^sig_cmd2mstr_cmd_valid\,
      R => '0'
    );
sig_btt_is_zero_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4FFF000040000000"
    )
    port map (
      I0 => \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]\,
      I1 => n_0_sig_btt_is_zero_reg_i_2,
      I2 => \^sig_cmd2mstr_cmd_valid\,
      I3 => sig_cmd_reg_empty,
      I4 => I3,
      I5 => sig_btt_is_zero_reg,
      O => O2
    );
sig_btt_is_zero_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1]\,
      I1 => \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]\,
      I2 => \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]\,
      I3 => \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2]\,
      I4 => \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\,
      I5 => \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]\,
      O => n_0_sig_btt_is_zero_reg_i_2
    );
sig_init_done_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => sig_init_reg2,
      I1 => sig_init_reg,
      I2 => I2,
      I3 => sig_init_done,
      O => n_0_sig_init_done_i_1
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => n_0_sig_init_done_i_1,
      Q => sig_init_done,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \DMA_axi_sg_fifo__parameterized0\ is
  port (
    O1 : out STD_LOGIC;
    updt_decerr_i : out STD_LOGIC;
    updt_interr_i : out STD_LOGIC;
    updt_slverr_i : out STD_LOGIC;
    O5 : out STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    sig_wsc2stat_status_valid : in STD_LOGIC;
    I2 : in STD_LOGIC;
    p_16_out : in STD_LOGIC;
    m_axi_sg_aresetn : in STD_LOGIC;
    O2 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \DMA_axi_sg_fifo__parameterized0\ : entity is "axi_sg_fifo";
end \DMA_axi_sg_fifo__parameterized0\;

architecture STRUCTURE of \DMA_axi_sg_fifo__parameterized0\ is
  signal \^o1\ : STD_LOGIC;
  signal m_axis_updt_sts_tdata : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal m_axis_updt_sts_tvalid : STD_LOGIC;
  signal \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__2\ : STD_LOGIC;
  signal \n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1\ : STD_LOGIC;
  signal n_0_sig_init_done_i_1 : STD_LOGIC;
  signal sig_init_done : STD_LOGIC;
  signal sig_push_regfifo : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of updt_decerr_i_i_1 : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of updt_interr_i_i_1 : label is "soft_lutpair21";
begin
  O1 <= \^o1\;
\USE_SINGLE_REG.sig_regfifo_dout_reg[7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^o1\,
      I1 => sig_wsc2stat_status_valid,
      O => sig_push_regfifo
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => D(0),
      Q => m_axis_updt_sts_tdata(4),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => D(1),
      Q => m_axis_updt_sts_tdata(5),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => D(2),
      Q => m_axis_updt_sts_tdata(6),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => D(3),
      Q => m_axis_updt_sts_tdata(7),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA080808"
    )
    port map (
      I0 => I2,
      I1 => \^o1\,
      I2 => sig_wsc2stat_status_valid,
      I3 => p_16_out,
      I4 => m_axis_updt_sts_tvalid,
      I5 => sig_init_done,
      O => \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__2\
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__2\,
      Q => \^o1\,
      R => '0'
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F08080"
    )
    port map (
      I0 => sig_wsc2stat_status_valid,
      I1 => \^o1\,
      I2 => I2,
      I3 => p_16_out,
      I4 => m_axis_updt_sts_tvalid,
      O => \n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1\
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1\,
      Q => m_axis_updt_sts_tvalid,
      R => '0'
    );
sig_init_done_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => O2,
      I1 => I1,
      I2 => I2,
      I3 => sig_init_done,
      O => n_0_sig_init_done_i_1
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => n_0_sig_init_done_i_1,
      Q => sig_init_done,
      R => '0'
    );
updt_decerr_i_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => m_axis_updt_sts_tvalid,
      I1 => m_axis_updt_sts_tdata(5),
      O => updt_decerr_i
    );
updt_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE000000000000"
    )
    port map (
      I0 => m_axis_updt_sts_tdata(4),
      I1 => m_axis_updt_sts_tdata(6),
      I2 => m_axis_updt_sts_tdata(5),
      I3 => m_axis_updt_sts_tdata(7),
      I4 => m_axis_updt_sts_tvalid,
      I5 => m_axi_sg_aresetn,
      O => O5
    );
updt_interr_i_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => m_axis_updt_sts_tvalid,
      I1 => m_axis_updt_sts_tdata(4),
      O => updt_interr_i
    );
updt_slverr_i_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => m_axis_updt_sts_tvalid,
      I1 => m_axis_updt_sts_tdata(6),
      O => updt_slverr_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \DMA_axi_sg_fifo__parameterized0_4\ is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    ftch_decerr_i : out STD_LOGIC;
    ftch_interr_i : out STD_LOGIC;
    ftch_slverr_i : out STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    I2 : in STD_LOGIC;
    p_16_out : in STD_LOGIC;
    sig_init_reg2 : in STD_LOGIC;
    sig_init_reg : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \DMA_axi_sg_fifo__parameterized0_4\ : entity is "axi_sg_fifo";
end \DMA_axi_sg_fifo__parameterized0_4\;

architecture STRUCTURE of \DMA_axi_sg_fifo__parameterized0_4\ is
  signal \^o1\ : STD_LOGIC;
  signal m_axis_ftch_sts_tdata : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal m_axis_ftch_sts_tvalid : STD_LOGIC;
  signal \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0\ : STD_LOGIC;
  signal \n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1\ : STD_LOGIC;
  signal n_0_sig_init_done_i_1 : STD_LOGIC;
  signal sig_init_done : STD_LOGIC;
  signal sig_push_regfifo : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ftch_decerr_i_i_1 : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of ftch_done_i_1 : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of ftch_interr_i_i_1 : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of ftch_slverr_i_i_1 : label is "soft_lutpair17";
begin
  O1 <= \^o1\;
\USE_SINGLE_REG.sig_regfifo_dout_reg[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^o1\,
      I1 => sig_rsc2stat_status_valid,
      O => sig_push_regfifo
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => D(0),
      Q => m_axis_ftch_sts_tdata(4),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => D(1),
      Q => m_axis_ftch_sts_tdata(5),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => D(2),
      Q => m_axis_ftch_sts_tdata(6),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => D(3),
      Q => m_axis_ftch_sts_tdata(7),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA080808"
    )
    port map (
      I0 => I2,
      I1 => \^o1\,
      I2 => sig_rsc2stat_status_valid,
      I3 => m_axis_ftch_sts_tvalid,
      I4 => p_16_out,
      I5 => sig_init_done,
      O => \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0\
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0\,
      Q => \^o1\,
      R => '0'
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0080F080"
    )
    port map (
      I0 => sig_rsc2stat_status_valid,
      I1 => \^o1\,
      I2 => I2,
      I3 => m_axis_ftch_sts_tvalid,
      I4 => p_16_out,
      O => \n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1\
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1\,
      Q => m_axis_ftch_sts_tvalid,
      R => '0'
    );
ftch_decerr_i_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => m_axis_ftch_sts_tvalid,
      I1 => m_axis_ftch_sts_tdata(5),
      O => ftch_decerr_i
    );
ftch_done_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => m_axis_ftch_sts_tdata(7),
      I1 => m_axis_ftch_sts_tvalid,
      O => O2
    );
ftch_interr_i_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => m_axis_ftch_sts_tvalid,
      I1 => m_axis_ftch_sts_tdata(4),
      O => ftch_interr_i
    );
ftch_slverr_i_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => m_axis_ftch_sts_tvalid,
      I1 => m_axis_ftch_sts_tdata(6),
      O => ftch_slverr_i
    );
sig_init_done_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => sig_init_reg2,
      I1 => sig_init_reg,
      I2 => I2,
      I3 => sig_init_done,
      O => n_0_sig_init_done_i_1
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => n_0_sig_init_done_i_1,
      Q => sig_init_done,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity DMA_axi_sg_ftch_cmdsts_if is
  port (
    p_16_out : out STD_LOGIC;
    ftch_done : out STD_LOGIC;
    ftch_decerr : out STD_LOGIC;
    ftch_interr : out STD_LOGIC;
    ftch_slverr : out STD_LOGIC;
    s_axis_ftch_cmd_tvalid : out STD_LOGIC;
    mm2s_halted_set0 : out STD_LOGIC;
    mm2s_stop_i : out STD_LOGIC;
    O1 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_aresetn : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    ftch_decerr_i : in STD_LOGIC;
    ftch_interr_i : in STD_LOGIC;
    ftch_slverr_i : in STD_LOGIC;
    m_axi_sg_rresp : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_rvalid : in STD_LOGIC;
    mm2s_halt_cmplt : in STD_LOGIC;
    mm2s_all_idle : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    dma_mm2s_error : in STD_LOGIC;
    I5 : in STD_LOGIC;
    soft_reset : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axis_ftch_cmd_tready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of DMA_axi_sg_ftch_cmdsts_if : entity is "axi_sg_ftch_cmdsts_if";
end DMA_axi_sg_ftch_cmdsts_if;

architecture STRUCTURE of DMA_axi_sg_ftch_cmdsts_if is
  signal \^o1\ : STD_LOGIC;
  signal \^ftch_decerr\ : STD_LOGIC;
  signal \^ftch_done\ : STD_LOGIC;
  signal ftch_error_early : STD_LOGIC;
  signal \^ftch_interr\ : STD_LOGIC;
  signal \^ftch_slverr\ : STD_LOGIC;
  signal n_0_ftch_error_early_i_1 : STD_LOGIC;
  signal n_0_ftch_error_i_1 : STD_LOGIC;
  signal n_0_mm2s_halted_set_i_2 : STD_LOGIC;
  signal n_0_s_axis_ftch_cmd_tvalid_i_1 : STD_LOGIC;
  signal \^s_axis_ftch_cmd_tvalid\ : STD_LOGIC;
  signal sg_rresp : STD_LOGIC_VECTOR ( 1 to 1 );
  signal sg_rvalid : STD_LOGIC;
begin
  O1 <= \^o1\;
  ftch_decerr <= \^ftch_decerr\;
  ftch_done <= \^ftch_done\;
  ftch_interr <= \^ftch_interr\;
  ftch_slverr <= \^ftch_slverr\;
  s_axis_ftch_cmd_tvalid <= \^s_axis_ftch_cmd_tvalid\;
\GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF8"
    )
    port map (
      I0 => ftch_error_early,
      I1 => I3(0),
      I2 => \^o1\,
      I3 => dma_mm2s_error,
      I4 => I5,
      I5 => soft_reset,
      O => mm2s_stop_i
    );
\ftch_cs[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF4"
    )
    port map (
      I0 => \^ftch_done\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \^o1\,
      O => D(0)
    );
ftch_decerr_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => ftch_decerr_i,
      Q => \^ftch_decerr\,
      R => SR(0)
    );
ftch_done_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => I1,
      Q => \^ftch_done\,
      R => SR(0)
    );
ftch_error_early_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => sg_rvalid,
      I1 => sg_rresp(1),
      I2 => ftch_error_early,
      O => n_0_ftch_error_early_i_1
    );
ftch_error_early_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => n_0_ftch_error_early_i_1,
      Q => ftch_error_early,
      R => SR(0)
    );
ftch_error_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \^ftch_decerr\,
      I1 => \^ftch_interr\,
      I2 => \^ftch_slverr\,
      I3 => \^o1\,
      O => n_0_ftch_error_i_1
    );
ftch_error_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => n_0_ftch_error_i_1,
      Q => \^o1\,
      R => SR(0)
    );
ftch_interr_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => ftch_interr_i,
      Q => \^ftch_interr\,
      R => SR(0)
    );
ftch_slverr_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => ftch_slverr_i,
      Q => \^ftch_slverr\,
      R => SR(0)
    );
m_axis_ftch_sts_tready_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => m_axi_sg_aresetn,
      Q => p_16_out,
      R => '0'
    );
mm2s_halted_set_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
    port map (
      I0 => n_0_mm2s_halted_set_i_2,
      I1 => mm2s_halt_cmplt,
      I2 => mm2s_all_idle,
      I3 => I4,
      O => mm2s_halted_set0
    );
mm2s_halted_set_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010001"
    )
    port map (
      I0 => soft_reset,
      I1 => I5,
      I2 => dma_mm2s_error,
      I3 => \^o1\,
      I4 => I3(0),
      I5 => ftch_error_early,
      O => n_0_mm2s_halted_set_i_2
    );
s_axis_ftch_cmd_tvalid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000FF0010001000"
    )
    port map (
      I0 => \^o1\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => m_axi_sg_aresetn,
      I4 => s_axis_ftch_cmd_tready,
      I5 => \^s_axis_ftch_cmd_tvalid\,
      O => n_0_s_axis_ftch_cmd_tvalid_i_1
    );
s_axis_ftch_cmd_tvalid_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => n_0_s_axis_ftch_cmd_tvalid_i_1,
      Q => \^s_axis_ftch_cmd_tvalid\,
      R => '0'
    );
\sg_rresp_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => m_axi_sg_rresp(0),
      Q => sg_rresp(1),
      R => SR(0)
    );
sg_rvalid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => m_axi_sg_rvalid,
      Q => sg_rvalid,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity DMA_axi_sg_ftch_pntr is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O1 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ch1_sg_idle : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 25 downto 0 );
    I2 : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    I14 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    I3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I7 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ch1_nxtdesc_wren : in STD_LOGIC;
    I15 : in STD_LOGIC_VECTOR ( 25 downto 0 );
    ch1_run_stop_d1 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    m_axi_sg_aresetn : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of DMA_axi_sg_ftch_pntr : entity is "axi_sg_ftch_pntr";
end DMA_axi_sg_ftch_pntr;

architecture STRUCTURE of DMA_axi_sg_ftch_pntr is
  signal ch1_fetch_address_i : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ch1_use_crntdesc : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[0]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[10]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[11]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[12]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[13]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[14]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[15]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[16]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[17]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[18]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[19]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[1]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[20]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[21]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[22]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[23]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[24]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[25]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[26]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[27]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[28]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[29]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[2]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[30]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[3]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[4]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[5]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[6]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[7]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[8]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[9]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_10\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_11\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_12\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_13\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_14\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_15\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_16\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_6\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_7\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_9\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_4\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_8\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_use_crntdesc_i_1\ : STD_LOGIC;
  signal \n_1_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_4\ : STD_LOGIC;
  signal \n_1_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_8\ : STD_LOGIC;
  signal \n_2_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_2\ : STD_LOGIC;
  signal \n_2_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_4\ : STD_LOGIC;
  signal \n_2_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_8\ : STD_LOGIC;
  signal \n_3_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_2\ : STD_LOGIC;
  signal \n_3_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_4\ : STD_LOGIC;
  signal \n_3_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_8\ : STD_LOGIC;
  signal \NLW_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute KEEP : string;
  attribute KEEP of \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[0]\ : label is "yes";
  attribute KEEP of \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[10]\ : label is "yes";
  attribute KEEP of \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[11]\ : label is "yes";
  attribute KEEP of \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[12]\ : label is "yes";
  attribute KEEP of \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[13]\ : label is "yes";
  attribute KEEP of \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[14]\ : label is "yes";
  attribute KEEP of \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[15]\ : label is "yes";
  attribute KEEP of \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[16]\ : label is "yes";
  attribute KEEP of \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[17]\ : label is "yes";
  attribute KEEP of \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[18]\ : label is "yes";
  attribute KEEP of \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[19]\ : label is "yes";
  attribute KEEP of \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[1]\ : label is "yes";
  attribute KEEP of \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[20]\ : label is "yes";
  attribute KEEP of \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[21]\ : label is "yes";
  attribute KEEP of \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[22]\ : label is "yes";
  attribute KEEP of \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[23]\ : label is "yes";
  attribute KEEP of \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[24]\ : label is "yes";
  attribute KEEP of \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[25]\ : label is "yes";
  attribute KEEP of \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[26]\ : label is "yes";
  attribute KEEP of \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[27]\ : label is "yes";
  attribute KEEP of \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[28]\ : label is "yes";
  attribute KEEP of \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[29]\ : label is "yes";
  attribute KEEP of \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[2]\ : label is "yes";
  attribute KEEP of \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[30]\ : label is "yes";
  attribute KEEP of \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]\ : label is "yes";
  attribute KEEP of \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[3]\ : label is "yes";
  attribute KEEP of \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[4]\ : label is "yes";
  attribute KEEP of \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[5]\ : label is "yes";
  attribute KEEP of \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[6]\ : label is "yes";
  attribute KEEP of \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[7]\ : label is "yes";
  attribute KEEP of \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[8]\ : label is "yes";
  attribute KEEP of \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[9]\ : label is "yes";
begin
  \out\(1 downto 0) <= ch1_fetch_address_i(31 downto 30);
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C0CA"
    )
    port map (
      I0 => ch1_fetch_address_i(0),
      I1 => I7(0),
      I2 => ch1_nxtdesc_wren,
      I3 => ch1_use_crntdesc,
      O => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[0]_i_1\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => I15(4),
      I1 => ch1_use_crntdesc,
      I2 => ch1_nxtdesc_wren,
      I3 => I7(10),
      I4 => ch1_fetch_address_i(10),
      O => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[10]_i_1\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => I15(5),
      I1 => ch1_use_crntdesc,
      I2 => ch1_nxtdesc_wren,
      I3 => I7(11),
      I4 => ch1_fetch_address_i(11),
      O => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[11]_i_1\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => I15(6),
      I1 => ch1_use_crntdesc,
      I2 => ch1_nxtdesc_wren,
      I3 => I7(12),
      I4 => ch1_fetch_address_i(12),
      O => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[12]_i_1\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => I15(7),
      I1 => ch1_use_crntdesc,
      I2 => ch1_nxtdesc_wren,
      I3 => I7(13),
      I4 => ch1_fetch_address_i(13),
      O => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[13]_i_1\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => I15(8),
      I1 => ch1_use_crntdesc,
      I2 => ch1_nxtdesc_wren,
      I3 => I7(14),
      I4 => ch1_fetch_address_i(14),
      O => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[14]_i_1\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => I15(9),
      I1 => ch1_use_crntdesc,
      I2 => ch1_nxtdesc_wren,
      I3 => I7(15),
      I4 => ch1_fetch_address_i(15),
      O => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[15]_i_1\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => I15(10),
      I1 => ch1_use_crntdesc,
      I2 => ch1_nxtdesc_wren,
      I3 => I7(16),
      I4 => ch1_fetch_address_i(16),
      O => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[16]_i_1\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => I15(11),
      I1 => ch1_use_crntdesc,
      I2 => ch1_nxtdesc_wren,
      I3 => I7(17),
      I4 => ch1_fetch_address_i(17),
      O => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[17]_i_1\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => I15(12),
      I1 => ch1_use_crntdesc,
      I2 => ch1_nxtdesc_wren,
      I3 => I7(18),
      I4 => ch1_fetch_address_i(18),
      O => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[18]_i_1\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => I15(13),
      I1 => ch1_use_crntdesc,
      I2 => ch1_nxtdesc_wren,
      I3 => I7(19),
      I4 => ch1_fetch_address_i(19),
      O => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[19]_i_1\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C0CA"
    )
    port map (
      I0 => ch1_fetch_address_i(1),
      I1 => I7(1),
      I2 => ch1_nxtdesc_wren,
      I3 => ch1_use_crntdesc,
      O => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[1]_i_1\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => I15(14),
      I1 => ch1_use_crntdesc,
      I2 => ch1_nxtdesc_wren,
      I3 => I7(20),
      I4 => ch1_fetch_address_i(20),
      O => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[20]_i_1\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => I15(15),
      I1 => ch1_use_crntdesc,
      I2 => ch1_nxtdesc_wren,
      I3 => I7(21),
      I4 => ch1_fetch_address_i(21),
      O => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[21]_i_1\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => I15(16),
      I1 => ch1_use_crntdesc,
      I2 => ch1_nxtdesc_wren,
      I3 => I7(22),
      I4 => ch1_fetch_address_i(22),
      O => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[22]_i_1\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => I15(17),
      I1 => ch1_use_crntdesc,
      I2 => ch1_nxtdesc_wren,
      I3 => I7(23),
      I4 => ch1_fetch_address_i(23),
      O => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[23]_i_1\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => I15(18),
      I1 => ch1_use_crntdesc,
      I2 => ch1_nxtdesc_wren,
      I3 => I7(24),
      I4 => ch1_fetch_address_i(24),
      O => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[24]_i_1\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => I15(19),
      I1 => ch1_use_crntdesc,
      I2 => ch1_nxtdesc_wren,
      I3 => I7(25),
      I4 => ch1_fetch_address_i(25),
      O => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[25]_i_1\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => I15(20),
      I1 => ch1_use_crntdesc,
      I2 => ch1_nxtdesc_wren,
      I3 => I7(26),
      I4 => ch1_fetch_address_i(26),
      O => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[26]_i_1\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => I15(21),
      I1 => ch1_use_crntdesc,
      I2 => ch1_nxtdesc_wren,
      I3 => I7(27),
      I4 => ch1_fetch_address_i(27),
      O => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[27]_i_1\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => I15(22),
      I1 => ch1_use_crntdesc,
      I2 => ch1_nxtdesc_wren,
      I3 => I7(28),
      I4 => ch1_fetch_address_i(28),
      O => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[28]_i_1\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => I15(23),
      I1 => ch1_use_crntdesc,
      I2 => ch1_nxtdesc_wren,
      I3 => I7(29),
      I4 => ch1_fetch_address_i(29),
      O => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[29]_i_1\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C0CA"
    )
    port map (
      I0 => ch1_fetch_address_i(2),
      I1 => I7(2),
      I2 => ch1_nxtdesc_wren,
      I3 => ch1_use_crntdesc,
      O => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[2]_i_1\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => I15(24),
      I1 => ch1_use_crntdesc,
      I2 => ch1_nxtdesc_wren,
      I3 => I7(30),
      I4 => ch1_fetch_address_i(30),
      O => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[30]_i_1\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => I15(25),
      I1 => ch1_use_crntdesc,
      I2 => ch1_nxtdesc_wren,
      I3 => I7(31),
      I4 => ch1_fetch_address_i(31),
      O => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C0CA"
    )
    port map (
      I0 => ch1_fetch_address_i(3),
      I1 => I7(3),
      I2 => ch1_nxtdesc_wren,
      I3 => ch1_use_crntdesc,
      O => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[3]_i_1\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C0CA"
    )
    port map (
      I0 => ch1_fetch_address_i(4),
      I1 => I7(4),
      I2 => ch1_nxtdesc_wren,
      I3 => ch1_use_crntdesc,
      O => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[4]_i_1\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C0CA"
    )
    port map (
      I0 => ch1_fetch_address_i(5),
      I1 => I7(5),
      I2 => ch1_nxtdesc_wren,
      I3 => ch1_use_crntdesc,
      O => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[5]_i_1\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => I15(0),
      I1 => ch1_use_crntdesc,
      I2 => ch1_nxtdesc_wren,
      I3 => I7(6),
      I4 => ch1_fetch_address_i(6),
      O => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[6]_i_1\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => I15(1),
      I1 => ch1_use_crntdesc,
      I2 => ch1_nxtdesc_wren,
      I3 => I7(7),
      I4 => ch1_fetch_address_i(7),
      O => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[7]_i_1\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => I15(2),
      I1 => ch1_use_crntdesc,
      I2 => ch1_nxtdesc_wren,
      I3 => I7(8),
      I4 => ch1_fetch_address_i(8),
      O => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[8]_i_1\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => I15(3),
      I1 => ch1_use_crntdesc,
      I2 => ch1_nxtdesc_wren,
      I3 => I7(9),
      I4 => ch1_fetch_address_i(9),
      O => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[9]_i_1\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[0]_i_1\,
      Q => ch1_fetch_address_i(0),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[10]_i_1\,
      Q => ch1_fetch_address_i(10),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[11]_i_1\,
      Q => ch1_fetch_address_i(11),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[12]_i_1\,
      Q => ch1_fetch_address_i(12),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[13]_i_1\,
      Q => ch1_fetch_address_i(13),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[14]_i_1\,
      Q => ch1_fetch_address_i(14),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[15]_i_1\,
      Q => ch1_fetch_address_i(15),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[16]_i_1\,
      Q => ch1_fetch_address_i(16),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[17]_i_1\,
      Q => ch1_fetch_address_i(17),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[18]_i_1\,
      Q => ch1_fetch_address_i(18),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[19]_i_1\,
      Q => ch1_fetch_address_i(19),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[1]_i_1\,
      Q => ch1_fetch_address_i(1),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[20]_i_1\,
      Q => ch1_fetch_address_i(20),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[21]_i_1\,
      Q => ch1_fetch_address_i(21),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[22]_i_1\,
      Q => ch1_fetch_address_i(22),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[23]_i_1\,
      Q => ch1_fetch_address_i(23),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[24]_i_1\,
      Q => ch1_fetch_address_i(24),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[25]_i_1\,
      Q => ch1_fetch_address_i(25),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[26]_i_1\,
      Q => ch1_fetch_address_i(26),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[27]_i_1\,
      Q => ch1_fetch_address_i(27),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[28]_i_1\,
      Q => ch1_fetch_address_i(28),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[29]_i_1\,
      Q => ch1_fetch_address_i(29),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[2]_i_1\,
      Q => ch1_fetch_address_i(2),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[30]_i_1\,
      Q => ch1_fetch_address_i(30),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1\,
      Q => ch1_fetch_address_i(31),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[3]_i_1\,
      Q => ch1_fetch_address_i(3),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[4]_i_1\,
      Q => ch1_fetch_address_i(4),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[5]_i_1\,
      Q => ch1_fetch_address_i(5),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[6]_i_1\,
      Q => ch1_fetch_address_i(6),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[7]_i_1\,
      Q => ch1_fetch_address_i(7),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[8]_i_1\,
      Q => ch1_fetch_address_i(8),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[9]_i_1\,
      Q => ch1_fetch_address_i(9),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_sg_idle_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => ch1_fetch_address_i(19),
      I1 => I14(13),
      I2 => ch1_fetch_address_i(18),
      I3 => I14(12),
      I4 => I14(14),
      I5 => ch1_fetch_address_i(20),
      O => \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_10\
    );
\GEN_PNTR_FOR_CH1.ch1_sg_idle_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => ch1_fetch_address_i(16),
      I1 => I14(10),
      I2 => ch1_fetch_address_i(15),
      I3 => I14(9),
      I4 => I14(11),
      I5 => ch1_fetch_address_i(17),
      O => \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_11\
    );
\GEN_PNTR_FOR_CH1.ch1_sg_idle_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => ch1_fetch_address_i(14),
      I1 => I14(8),
      I2 => ch1_fetch_address_i(12),
      I3 => I14(6),
      I4 => I14(7),
      I5 => ch1_fetch_address_i(13),
      O => \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_12\
    );
\GEN_PNTR_FOR_CH1.ch1_sg_idle_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => ch1_fetch_address_i(11),
      I1 => I14(5),
      I2 => ch1_fetch_address_i(9),
      I3 => I14(3),
      I4 => I14(4),
      I5 => ch1_fetch_address_i(10),
      O => \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_13\
    );
\GEN_PNTR_FOR_CH1.ch1_sg_idle_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => ch1_fetch_address_i(7),
      I1 => I14(1),
      I2 => ch1_fetch_address_i(6),
      I3 => I14(0),
      I4 => I14(2),
      I5 => ch1_fetch_address_i(8),
      O => \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_14\
    );
\GEN_PNTR_FOR_CH1.ch1_sg_idle_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => ch1_fetch_address_i(4),
      I1 => ch1_fetch_address_i(3),
      I2 => ch1_fetch_address_i(5),
      O => \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_15\
    );
\GEN_PNTR_FOR_CH1.ch1_sg_idle_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => ch1_fetch_address_i(1),
      I1 => ch1_fetch_address_i(0),
      I2 => ch1_fetch_address_i(2),
      O => \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_16\
    );
\GEN_PNTR_FOR_CH1.ch1_sg_idle_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => ch1_fetch_address_i(28),
      I1 => I14(22),
      I2 => ch1_fetch_address_i(27),
      I3 => I14(21),
      I4 => I14(23),
      I5 => ch1_fetch_address_i(29),
      O => \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_6\
    );
\GEN_PNTR_FOR_CH1.ch1_sg_idle_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => ch1_fetch_address_i(25),
      I1 => I14(19),
      I2 => ch1_fetch_address_i(24),
      I3 => I14(18),
      I4 => I14(20),
      I5 => ch1_fetch_address_i(26),
      O => \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_7\
    );
\GEN_PNTR_FOR_CH1.ch1_sg_idle_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => ch1_fetch_address_i(23),
      I1 => I14(17),
      I2 => ch1_fetch_address_i(21),
      I3 => I14(15),
      I4 => I14(16),
      I5 => ch1_fetch_address_i(22),
      O => \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_9\
    );
\GEN_PNTR_FOR_CH1.ch1_sg_idle_reg\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => I2,
      Q => ch1_sg_idle,
      R => '0'
    );
\GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_4\,
      CO(3) => \NLW_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_2_CO_UNCONNECTED\(3),
      CO(2) => CO(0),
      CO(1) => \n_2_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_2\,
      CO(0) => \n_3_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_2\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => \NLW_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => S(0),
      S(1) => \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_6\,
      S(0) => \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_7\
    );
\GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_8\,
      CO(3) => \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_4\,
      CO(2) => \n_1_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_4\,
      CO(1) => \n_2_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_4\,
      CO(0) => \n_3_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_4\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => \NLW_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_9\,
      S(2) => \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_10\,
      S(1) => \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_11\,
      S(0) => \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_12\
    );
\GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_8\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_8\,
      CO(2) => \n_1_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_8\,
      CO(1) => \n_2_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_8\,
      CO(0) => \n_3_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_8\,
      CYINIT => '1',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => \NLW_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_8_O_UNCONNECTED\(3 downto 0),
      S(3) => \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_13\,
      S(2) => \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_14\,
      S(1) => \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_15\,
      S(0) => \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_16\
    );
\GEN_PNTR_FOR_CH1.ch1_use_crntdesc_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BA00"
    )
    port map (
      I0 => ch1_use_crntdesc,
      I1 => ch1_run_stop_d1,
      I2 => I4,
      I3 => m_axi_sg_aresetn,
      I4 => ch1_nxtdesc_wren,
      O => \n_0_GEN_PNTR_FOR_CH1.ch1_use_crntdesc_i_1\
    );
\GEN_PNTR_FOR_CH1.ch1_use_crntdesc_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_PNTR_FOR_CH1.ch1_use_crntdesc_i_1\,
      Q => ch1_use_crntdesc,
      R => '0'
    );
\GEN_QUEUE.FTCH_QUEUE_I_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => I3(0),
      I1 => ch1_fetch_address_i(24),
      O => D(18)
    );
\GEN_QUEUE.FTCH_QUEUE_I_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => I3(0),
      I1 => ch1_fetch_address_i(23),
      O => D(17)
    );
\GEN_QUEUE.FTCH_QUEUE_I_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => I3(0),
      I1 => ch1_fetch_address_i(22),
      O => D(16)
    );
\GEN_QUEUE.FTCH_QUEUE_I_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => I3(0),
      I1 => ch1_fetch_address_i(21),
      O => D(15)
    );
\GEN_QUEUE.FTCH_QUEUE_I_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => I3(0),
      I1 => ch1_fetch_address_i(20),
      O => D(14)
    );
\GEN_QUEUE.FTCH_QUEUE_I_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => I3(0),
      I1 => ch1_fetch_address_i(19),
      O => D(13)
    );
\GEN_QUEUE.FTCH_QUEUE_I_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => I3(0),
      I1 => ch1_fetch_address_i(18),
      O => D(12)
    );
\GEN_QUEUE.FTCH_QUEUE_I_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => I3(0),
      I1 => ch1_fetch_address_i(17),
      O => D(11)
    );
\GEN_QUEUE.FTCH_QUEUE_I_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => I3(0),
      I1 => ch1_fetch_address_i(16),
      O => D(10)
    );
\GEN_QUEUE.FTCH_QUEUE_I_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => I3(0),
      I1 => ch1_fetch_address_i(15),
      O => D(9)
    );
\GEN_QUEUE.FTCH_QUEUE_I_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => I3(0),
      I1 => ch1_fetch_address_i(14),
      O => D(8)
    );
\GEN_QUEUE.FTCH_QUEUE_I_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => I3(0),
      I1 => ch1_fetch_address_i(13),
      O => D(7)
    );
\GEN_QUEUE.FTCH_QUEUE_I_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => I3(0),
      I1 => ch1_fetch_address_i(12),
      O => D(6)
    );
\GEN_QUEUE.FTCH_QUEUE_I_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => I3(0),
      I1 => ch1_fetch_address_i(11),
      O => D(5)
    );
\GEN_QUEUE.FTCH_QUEUE_I_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => I3(0),
      I1 => ch1_fetch_address_i(10),
      O => D(4)
    );
\GEN_QUEUE.FTCH_QUEUE_I_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => I3(0),
      I1 => ch1_fetch_address_i(9),
      O => D(3)
    );
\GEN_QUEUE.FTCH_QUEUE_I_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => I3(0),
      I1 => ch1_fetch_address_i(8),
      O => D(2)
    );
\GEN_QUEUE.FTCH_QUEUE_I_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => I3(0),
      I1 => ch1_fetch_address_i(7),
      O => D(1)
    );
\GEN_QUEUE.FTCH_QUEUE_I_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => I3(0),
      I1 => ch1_fetch_address_i(6),
      O => D(0)
    );
\GEN_QUEUE.FTCH_QUEUE_I_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => I3(0),
      I1 => ch1_fetch_address_i(31),
      O => D(25)
    );
\GEN_QUEUE.FTCH_QUEUE_I_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => I3(0),
      I1 => ch1_fetch_address_i(30),
      O => D(24)
    );
\GEN_QUEUE.FTCH_QUEUE_I_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => I3(0),
      I1 => ch1_fetch_address_i(29),
      O => D(23)
    );
\GEN_QUEUE.FTCH_QUEUE_I_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => I3(0),
      I1 => ch1_fetch_address_i(28),
      O => D(22)
    );
\GEN_QUEUE.FTCH_QUEUE_I_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => I3(0),
      I1 => ch1_fetch_address_i(27),
      O => D(21)
    );
\GEN_QUEUE.FTCH_QUEUE_I_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => I3(0),
      I1 => ch1_fetch_address_i(26),
      O => D(20)
    );
\GEN_QUEUE.FTCH_QUEUE_I_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => I3(0),
      I1 => ch1_fetch_address_i(25),
      O => D(19)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O1(31)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O1(30)
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O1(21)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O1(20)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O1(19)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O1(18)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O1(17)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O1(16)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O1(15)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O1(14)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O1(13)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O1(12)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O1(29)
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O1(11)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O1(10)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O1(9)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O1(8)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O1(7)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O1(6)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O1(5)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O1(4)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O1(3)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O1(2)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O1(28)
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O1(1)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O1(0)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O1(27)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O1(26)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O1(25)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O1(24)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O1(23)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O1(22)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity DMA_axi_sg_ftch_queue is
  port (
    m_axi_sg_aclk : in STD_LOGIC;
    m_axi_primary_aclk : in STD_LOGIC;
    m_axi_sg_aresetn : in STD_LOGIC;
    p_reset_n : in STD_LOGIC;
    ch2_sg_idle : in STD_LOGIC;
    desc1_flush : in STD_LOGIC;
    ch1_cntrl_strm_stop : in STD_LOGIC;
    desc2_flush : in STD_LOGIC;
    ftch1_active : in STD_LOGIC;
    ftch2_active : in STD_LOGIC;
    ftch1_queue_empty : out STD_LOGIC;
    ftch2_queue_empty : out STD_LOGIC;
    ftch1_queue_full : out STD_LOGIC;
    ftch2_queue_full : out STD_LOGIC;
    ftch1_pause : out STD_LOGIC;
    ftch2_pause : out STD_LOGIC;
    writing_nxtdesc_in : in STD_LOGIC;
    writing1_curdesc_out : out STD_LOGIC;
    writing2_curdesc_out : out STD_LOGIC;
    ftch_cmnd_wr : in STD_LOGIC;
    ftch_cmnd_data : in STD_LOGIC_VECTOR ( 71 downto 0 );
    m_axis_mm2s_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_mm2s_tlast : in STD_LOGIC;
    m_axis_mm2s_tvalid : in STD_LOGIC;
    sof_ftch_desc : in STD_LOGIC;
    m_axis1_mm2s_tready : out STD_LOGIC;
    m_axis2_mm2s_tready : out STD_LOGIC;
    data_concat : in STD_LOGIC_VECTOR ( 95 downto 0 );
    data_concat_mcdma : in STD_LOGIC_VECTOR ( 63 downto 0 );
    data_concat_tlast : in STD_LOGIC;
    next_bd : in STD_LOGIC_VECTOR ( 31 downto 0 );
    data_concat_valid : in STD_LOGIC;
    m_axis_ftch_aclk : in STD_LOGIC;
    m_axis_ftch1_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_ftch1_tvalid : out STD_LOGIC;
    m_axis_ftch1_tready : in STD_LOGIC;
    m_axis_ftch1_tlast : out STD_LOGIC;
    m_axis_ftch1_tdata_new : out STD_LOGIC_VECTOR ( 96 downto 0 );
    m_axis_ftch1_tdata_mcdma_new : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_ftch1_tvalid_new : out STD_LOGIC;
    m_axis_ftch1_desc_available : out STD_LOGIC;
    m_axis_ftch2_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_ftch2_tvalid : out STD_LOGIC;
    m_axis_ftch2_tdata_new : out STD_LOGIC_VECTOR ( 96 downto 0 );
    m_axis_ftch2_tdata_mcdma_new : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_ftch2_tvalid_new : out STD_LOGIC;
    m_axis_ftch2_desc_available : out STD_LOGIC;
    m_axis_ftch2_tready : in STD_LOGIC;
    m_axis_ftch2_tlast : out STD_LOGIC;
    m_axis_mm2s_cntrl_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_mm2s_cntrl_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_mm2s_cntrl_tvalid : out STD_LOGIC;
    m_axis_mm2s_cntrl_tready : in STD_LOGIC;
    m_axis_mm2s_cntrl_tlast : out STD_LOGIC
  );
  attribute C_M_AXI_SG_ADDR_WIDTH : integer;
  attribute C_M_AXI_SG_ADDR_WIDTH of DMA_axi_sg_ftch_queue : entity is 32;
  attribute C_M_AXIS_SG_TDATA_WIDTH : integer;
  attribute C_M_AXIS_SG_TDATA_WIDTH of DMA_axi_sg_ftch_queue : entity is 32;
  attribute C_SG_FTCH_DESC2QUEUE : integer;
  attribute C_SG_FTCH_DESC2QUEUE of DMA_axi_sg_ftch_queue : entity is 4;
  attribute C_SG_WORDS_TO_FETCH : integer;
  attribute C_SG_WORDS_TO_FETCH of DMA_axi_sg_ftch_queue : entity is 8;
  attribute C_SG2_WORDS_TO_FETCH : integer;
  attribute C_SG2_WORDS_TO_FETCH of DMA_axi_sg_ftch_queue : entity is 8;
  attribute C_ENABLE_MULTI_CHANNEL : integer;
  attribute C_ENABLE_MULTI_CHANNEL of DMA_axi_sg_ftch_queue : entity is 0;
  attribute C_INCLUDE_MM2S : integer;
  attribute C_INCLUDE_MM2S of DMA_axi_sg_ftch_queue : entity is 1;
  attribute C_INCLUDE_S2MM : integer;
  attribute C_INCLUDE_S2MM of DMA_axi_sg_ftch_queue : entity is 0;
  attribute C_ENABLE_CDMA : integer;
  attribute C_ENABLE_CDMA of DMA_axi_sg_ftch_queue : entity is 0;
  attribute C_AXIS_IS_ASYNC : integer;
  attribute C_AXIS_IS_ASYNC of DMA_axi_sg_ftch_queue : entity is 0;
  attribute C_ASYNC : integer;
  attribute C_ASYNC of DMA_axi_sg_ftch_queue : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of DMA_axi_sg_ftch_queue : entity is "virtex7";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of DMA_axi_sg_ftch_queue : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of DMA_axi_sg_ftch_queue : entity is "axi_sg_ftch_queue";
end DMA_axi_sg_ftch_queue;

architecture STRUCTURE of DMA_axi_sg_ftch_queue is
  signal \<const0>\ : STD_LOGIC;
  signal current_bd0 : STD_LOGIC;
  signal \^ftch1_active\ : STD_LOGIC;
  signal \^ftch1_queue_empty\ : STD_LOGIC;
  signal \^ftch1_queue_full\ : STD_LOGIC;
  signal ftch_active : STD_LOGIC;
  attribute MARK_DEBUG : boolean;
  attribute MARK_DEBUG of ftch_active : signal is std.standard.true;
  signal ftch_tdata_new_orig : STD_LOGIC_VECTOR ( 90 downto 65 );
  signal \n_0_GEN_MM2S.queue_dout_new[90]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_MM2S.queue_dout_valid_i_1\ : STD_LOGIC;
  signal \n_0_GEN_MM2S.queue_empty_new_i_1\ : STD_LOGIC;
  signal \n_0_GEN_MM2S.queue_full_new_i_1\ : STD_LOGIC;
  signal \n_0_GEN_MM2S.reg1[90]_i_1\ : STD_LOGIC;
  signal \n_0_current_bd[31]_i_1\ : STD_LOGIC;
  signal queue_dout2_new : STD_LOGIC_VECTOR ( 90 downto 0 );
  signal queue_dout2_valid : STD_LOGIC;
  attribute MARK_DEBUG of queue_dout2_valid : signal is std.standard.true;
  signal queue_dout_new : STD_LOGIC_VECTOR ( 90 downto 0 );
  signal queue_dout_valid : STD_LOGIC;
  attribute MARK_DEBUG of queue_dout_valid : signal is std.standard.true;
  signal queue_wren_new : STD_LOGIC;
  signal reg1 : STD_LOGIC_VECTOR ( 90 downto 0 );
  attribute KEEP : string;
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[0]\ : label is "yes";
  attribute mark_debug_string : string;
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[0]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[10]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[10]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[11]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[11]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[12]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[12]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[13]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[13]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[14]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[14]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[15]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[15]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[16]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[16]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[17]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[17]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[18]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[18]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[19]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[19]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[1]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[1]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[20]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[20]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[21]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[21]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[22]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[22]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[23]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[23]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[24]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[24]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[25]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[25]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[26]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[26]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[27]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[27]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[28]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[28]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[29]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[29]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[2]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[2]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[30]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[30]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[31]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[31]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[32]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[32]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[33]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[33]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[34]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[34]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[35]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[35]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[36]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[36]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[37]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[37]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[38]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[38]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[39]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[39]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[3]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[3]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[40]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[40]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[41]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[41]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[42]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[42]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[43]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[43]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[44]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[44]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[45]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[45]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[46]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[46]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[47]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[47]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[48]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[48]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[49]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[49]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[4]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[4]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[50]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[50]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[51]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[51]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[52]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[52]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[53]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[53]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[54]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[54]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[55]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[55]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[56]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[56]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[57]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[57]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[58]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[58]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[59]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[59]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[5]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[5]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[60]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[60]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[61]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[61]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[62]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[62]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[63]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[63]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[64]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[64]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[65]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[65]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[66]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[66]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[67]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[67]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[68]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[68]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[69]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[69]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[6]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[6]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[70]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[70]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[71]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[71]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[72]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[72]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[73]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[73]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[74]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[74]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[75]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[75]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[76]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[76]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[77]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[77]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[78]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[78]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[79]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[79]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[7]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[7]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[80]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[80]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[81]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[81]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[82]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[82]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[83]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[83]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[84]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[84]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[85]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[85]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[86]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[86]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[87]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[87]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[88]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[88]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[89]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[89]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[8]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[8]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[90]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[90]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[9]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[9]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_valid_reg\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_valid_reg\ : label is "true";
begin
  \^ftch1_active\ <= ftch1_active;
  ftch1_pause <= \^ftch1_queue_full\;
  ftch1_queue_empty <= \^ftch1_queue_empty\;
  ftch1_queue_full <= \^ftch1_queue_full\;
  ftch2_pause <= \<const0>\;
  ftch2_queue_empty <= \<const0>\;
  ftch2_queue_full <= \<const0>\;
  m_axis1_mm2s_tready <= \^ftch1_active\;
  m_axis2_mm2s_tready <= \<const0>\;
  m_axis_ftch1_tdata(31) <= \<const0>\;
  m_axis_ftch1_tdata(30) <= \<const0>\;
  m_axis_ftch1_tdata(29) <= \<const0>\;
  m_axis_ftch1_tdata(28) <= \<const0>\;
  m_axis_ftch1_tdata(27) <= \<const0>\;
  m_axis_ftch1_tdata(26) <= \<const0>\;
  m_axis_ftch1_tdata(25) <= \<const0>\;
  m_axis_ftch1_tdata(24) <= \<const0>\;
  m_axis_ftch1_tdata(23) <= \<const0>\;
  m_axis_ftch1_tdata(22) <= \<const0>\;
  m_axis_ftch1_tdata(21) <= \<const0>\;
  m_axis_ftch1_tdata(20) <= \<const0>\;
  m_axis_ftch1_tdata(19) <= \<const0>\;
  m_axis_ftch1_tdata(18) <= \<const0>\;
  m_axis_ftch1_tdata(17) <= \<const0>\;
  m_axis_ftch1_tdata(16) <= \<const0>\;
  m_axis_ftch1_tdata(15) <= \<const0>\;
  m_axis_ftch1_tdata(14) <= \<const0>\;
  m_axis_ftch1_tdata(13) <= \<const0>\;
  m_axis_ftch1_tdata(12) <= \<const0>\;
  m_axis_ftch1_tdata(11) <= \<const0>\;
  m_axis_ftch1_tdata(10) <= \<const0>\;
  m_axis_ftch1_tdata(9) <= \<const0>\;
  m_axis_ftch1_tdata(8) <= \<const0>\;
  m_axis_ftch1_tdata(7) <= \<const0>\;
  m_axis_ftch1_tdata(6) <= \<const0>\;
  m_axis_ftch1_tdata(5) <= \<const0>\;
  m_axis_ftch1_tdata(4) <= \<const0>\;
  m_axis_ftch1_tdata(3) <= \<const0>\;
  m_axis_ftch1_tdata(2) <= \<const0>\;
  m_axis_ftch1_tdata(1) <= \<const0>\;
  m_axis_ftch1_tdata(0) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(63) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(62) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(61) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(60) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(59) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(58) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(57) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(56) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(55) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(54) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(53) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(52) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(51) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(50) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(49) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(48) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(47) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(46) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(45) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(44) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(43) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(42) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(41) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(40) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(39) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(38) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(37) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(36) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(35) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(34) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(33) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(32) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(31) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(30) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(29) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(28) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(27) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(26) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(25) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(24) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(23) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(22) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(21) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(20) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(19) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(18) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(17) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(16) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(15) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(14) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(13) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(12) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(11) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(10) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(9) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(8) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(7) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(6) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(5) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(4) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(3) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(2) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(1) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(0) <= \<const0>\;
  m_axis_ftch1_tdata_new(96 downto 71) <= queue_dout_new(90 downto 65);
  m_axis_ftch1_tdata_new(70) <= \<const0>\;
  m_axis_ftch1_tdata_new(69) <= \<const0>\;
  m_axis_ftch1_tdata_new(68) <= \<const0>\;
  m_axis_ftch1_tdata_new(67) <= \<const0>\;
  m_axis_ftch1_tdata_new(66) <= \<const0>\;
  m_axis_ftch1_tdata_new(65) <= \<const0>\;
  m_axis_ftch1_tdata_new(64) <= queue_dout_new(64);
  m_axis_ftch1_tdata_new(63) <= \<const0>\;
  m_axis_ftch1_tdata_new(62) <= \<const0>\;
  m_axis_ftch1_tdata_new(61) <= \<const0>\;
  m_axis_ftch1_tdata_new(60) <= \<const0>\;
  m_axis_ftch1_tdata_new(59 downto 58) <= queue_dout_new(59 downto 58);
  m_axis_ftch1_tdata_new(57) <= \<const0>\;
  m_axis_ftch1_tdata_new(56) <= \<const0>\;
  m_axis_ftch1_tdata_new(55) <= \<const0>\;
  m_axis_ftch1_tdata_new(54 downto 0) <= queue_dout_new(54 downto 0);
  m_axis_ftch1_tlast <= \<const0>\;
  m_axis_ftch1_tvalid <= \<const0>\;
  m_axis_ftch1_tvalid_new <= queue_dout_valid;
  m_axis_ftch2_desc_available <= \<const0>\;
  m_axis_ftch2_tdata(31) <= \<const0>\;
  m_axis_ftch2_tdata(30) <= \<const0>\;
  m_axis_ftch2_tdata(29) <= \<const0>\;
  m_axis_ftch2_tdata(28) <= \<const0>\;
  m_axis_ftch2_tdata(27) <= \<const0>\;
  m_axis_ftch2_tdata(26) <= \<const0>\;
  m_axis_ftch2_tdata(25) <= \<const0>\;
  m_axis_ftch2_tdata(24) <= \<const0>\;
  m_axis_ftch2_tdata(23) <= \<const0>\;
  m_axis_ftch2_tdata(22) <= \<const0>\;
  m_axis_ftch2_tdata(21) <= \<const0>\;
  m_axis_ftch2_tdata(20) <= \<const0>\;
  m_axis_ftch2_tdata(19) <= \<const0>\;
  m_axis_ftch2_tdata(18) <= \<const0>\;
  m_axis_ftch2_tdata(17) <= \<const0>\;
  m_axis_ftch2_tdata(16) <= \<const0>\;
  m_axis_ftch2_tdata(15) <= \<const0>\;
  m_axis_ftch2_tdata(14) <= \<const0>\;
  m_axis_ftch2_tdata(13) <= \<const0>\;
  m_axis_ftch2_tdata(12) <= \<const0>\;
  m_axis_ftch2_tdata(11) <= \<const0>\;
  m_axis_ftch2_tdata(10) <= \<const0>\;
  m_axis_ftch2_tdata(9) <= \<const0>\;
  m_axis_ftch2_tdata(8) <= \<const0>\;
  m_axis_ftch2_tdata(7) <= \<const0>\;
  m_axis_ftch2_tdata(6) <= \<const0>\;
  m_axis_ftch2_tdata(5) <= \<const0>\;
  m_axis_ftch2_tdata(4) <= \<const0>\;
  m_axis_ftch2_tdata(3) <= \<const0>\;
  m_axis_ftch2_tdata(2) <= \<const0>\;
  m_axis_ftch2_tdata(1) <= \<const0>\;
  m_axis_ftch2_tdata(0) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(63) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(62) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(61) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(60) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(59) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(58) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(57) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(56) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(55) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(54) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(53) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(52) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(51) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(50) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(49) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(48) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(47) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(46) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(45) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(44) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(43) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(42) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(41) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(40) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(39) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(38) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(37) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(36) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(35) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(34) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(33) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(32) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(31) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(30) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(29) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(28) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(27) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(26) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(25) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(24) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(23) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(22) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(21) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(20) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(19) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(18) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(17) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(16) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(15) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(14) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(13) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(12) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(11) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(10) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(9) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(8) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(7) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(6) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(5) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(4) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(3) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(2) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(1) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(0) <= \<const0>\;
  m_axis_ftch2_tdata_new(96) <= \<const0>\;
  m_axis_ftch2_tdata_new(95) <= \<const0>\;
  m_axis_ftch2_tdata_new(94) <= \<const0>\;
  m_axis_ftch2_tdata_new(93) <= \<const0>\;
  m_axis_ftch2_tdata_new(92) <= \<const0>\;
  m_axis_ftch2_tdata_new(91) <= \<const0>\;
  m_axis_ftch2_tdata_new(90) <= \<const0>\;
  m_axis_ftch2_tdata_new(89) <= \<const0>\;
  m_axis_ftch2_tdata_new(88) <= \<const0>\;
  m_axis_ftch2_tdata_new(87) <= \<const0>\;
  m_axis_ftch2_tdata_new(86) <= \<const0>\;
  m_axis_ftch2_tdata_new(85) <= \<const0>\;
  m_axis_ftch2_tdata_new(84) <= \<const0>\;
  m_axis_ftch2_tdata_new(83) <= \<const0>\;
  m_axis_ftch2_tdata_new(82) <= \<const0>\;
  m_axis_ftch2_tdata_new(81) <= \<const0>\;
  m_axis_ftch2_tdata_new(80) <= \<const0>\;
  m_axis_ftch2_tdata_new(79) <= \<const0>\;
  m_axis_ftch2_tdata_new(78) <= \<const0>\;
  m_axis_ftch2_tdata_new(77) <= \<const0>\;
  m_axis_ftch2_tdata_new(76) <= \<const0>\;
  m_axis_ftch2_tdata_new(75) <= \<const0>\;
  m_axis_ftch2_tdata_new(74) <= \<const0>\;
  m_axis_ftch2_tdata_new(73) <= \<const0>\;
  m_axis_ftch2_tdata_new(72) <= \<const0>\;
  m_axis_ftch2_tdata_new(71) <= \<const0>\;
  m_axis_ftch2_tdata_new(70) <= \<const0>\;
  m_axis_ftch2_tdata_new(69) <= \<const0>\;
  m_axis_ftch2_tdata_new(68) <= \<const0>\;
  m_axis_ftch2_tdata_new(67) <= \<const0>\;
  m_axis_ftch2_tdata_new(66) <= \<const0>\;
  m_axis_ftch2_tdata_new(65) <= \<const0>\;
  m_axis_ftch2_tdata_new(64) <= \<const0>\;
  m_axis_ftch2_tdata_new(63) <= \<const0>\;
  m_axis_ftch2_tdata_new(62) <= \<const0>\;
  m_axis_ftch2_tdata_new(61) <= \<const0>\;
  m_axis_ftch2_tdata_new(60) <= \<const0>\;
  m_axis_ftch2_tdata_new(59) <= \<const0>\;
  m_axis_ftch2_tdata_new(58) <= \<const0>\;
  m_axis_ftch2_tdata_new(57) <= \<const0>\;
  m_axis_ftch2_tdata_new(56) <= \<const0>\;
  m_axis_ftch2_tdata_new(55) <= \<const0>\;
  m_axis_ftch2_tdata_new(54) <= \<const0>\;
  m_axis_ftch2_tdata_new(53) <= \<const0>\;
  m_axis_ftch2_tdata_new(52) <= \<const0>\;
  m_axis_ftch2_tdata_new(51) <= \<const0>\;
  m_axis_ftch2_tdata_new(50) <= \<const0>\;
  m_axis_ftch2_tdata_new(49) <= \<const0>\;
  m_axis_ftch2_tdata_new(48) <= \<const0>\;
  m_axis_ftch2_tdata_new(47) <= \<const0>\;
  m_axis_ftch2_tdata_new(46) <= \<const0>\;
  m_axis_ftch2_tdata_new(45) <= \<const0>\;
  m_axis_ftch2_tdata_new(44) <= \<const0>\;
  m_axis_ftch2_tdata_new(43) <= \<const0>\;
  m_axis_ftch2_tdata_new(42) <= \<const0>\;
  m_axis_ftch2_tdata_new(41) <= \<const0>\;
  m_axis_ftch2_tdata_new(40) <= \<const0>\;
  m_axis_ftch2_tdata_new(39) <= \<const0>\;
  m_axis_ftch2_tdata_new(38) <= \<const0>\;
  m_axis_ftch2_tdata_new(37) <= \<const0>\;
  m_axis_ftch2_tdata_new(36) <= \<const0>\;
  m_axis_ftch2_tdata_new(35) <= \<const0>\;
  m_axis_ftch2_tdata_new(34) <= \<const0>\;
  m_axis_ftch2_tdata_new(33) <= \<const0>\;
  m_axis_ftch2_tdata_new(32) <= \<const0>\;
  m_axis_ftch2_tdata_new(31) <= \<const0>\;
  m_axis_ftch2_tdata_new(30) <= \<const0>\;
  m_axis_ftch2_tdata_new(29) <= \<const0>\;
  m_axis_ftch2_tdata_new(28) <= \<const0>\;
  m_axis_ftch2_tdata_new(27) <= \<const0>\;
  m_axis_ftch2_tdata_new(26) <= \<const0>\;
  m_axis_ftch2_tdata_new(25) <= \<const0>\;
  m_axis_ftch2_tdata_new(24) <= \<const0>\;
  m_axis_ftch2_tdata_new(23) <= \<const0>\;
  m_axis_ftch2_tdata_new(22) <= \<const0>\;
  m_axis_ftch2_tdata_new(21) <= \<const0>\;
  m_axis_ftch2_tdata_new(20) <= \<const0>\;
  m_axis_ftch2_tdata_new(19) <= \<const0>\;
  m_axis_ftch2_tdata_new(18) <= \<const0>\;
  m_axis_ftch2_tdata_new(17) <= \<const0>\;
  m_axis_ftch2_tdata_new(16) <= \<const0>\;
  m_axis_ftch2_tdata_new(15) <= \<const0>\;
  m_axis_ftch2_tdata_new(14) <= \<const0>\;
  m_axis_ftch2_tdata_new(13) <= \<const0>\;
  m_axis_ftch2_tdata_new(12) <= \<const0>\;
  m_axis_ftch2_tdata_new(11) <= \<const0>\;
  m_axis_ftch2_tdata_new(10) <= \<const0>\;
  m_axis_ftch2_tdata_new(9) <= \<const0>\;
  m_axis_ftch2_tdata_new(8) <= \<const0>\;
  m_axis_ftch2_tdata_new(7) <= \<const0>\;
  m_axis_ftch2_tdata_new(6) <= \<const0>\;
  m_axis_ftch2_tdata_new(5) <= \<const0>\;
  m_axis_ftch2_tdata_new(4) <= \<const0>\;
  m_axis_ftch2_tdata_new(3) <= \<const0>\;
  m_axis_ftch2_tdata_new(2) <= \<const0>\;
  m_axis_ftch2_tdata_new(1) <= \<const0>\;
  m_axis_ftch2_tdata_new(0) <= \<const0>\;
  m_axis_ftch2_tlast <= \<const0>\;
  m_axis_ftch2_tvalid <= \<const0>\;
  m_axis_ftch2_tvalid_new <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(31) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(30) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(29) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(28) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(27) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(26) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(25) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(24) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(23) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(22) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(21) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(20) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(19) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(18) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(17) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(16) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(15) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(14) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(13) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(12) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(11) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(10) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(9) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(8) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(7) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(6) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(5) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(4) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(3) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(2) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(1) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(0) <= \<const0>\;
  m_axis_mm2s_cntrl_tkeep(3) <= \<const0>\;
  m_axis_mm2s_cntrl_tkeep(2) <= \<const0>\;
  m_axis_mm2s_cntrl_tkeep(1) <= \<const0>\;
  m_axis_mm2s_cntrl_tkeep(0) <= \<const0>\;
  m_axis_mm2s_cntrl_tlast <= \<const0>\;
  m_axis_mm2s_cntrl_tvalid <= \<const0>\;
  writing1_curdesc_out <= \<const0>\;
  writing2_curdesc_out <= \<const0>\;
\GEN_MM2S.queue_dout_new[90]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => m_axis_ftch1_tready,
      I1 => \^ftch1_queue_empty\,
      O => \n_0_GEN_MM2S.queue_dout_new[90]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[90]_i_1\,
      D => reg1(0),
      Q => queue_dout_new(0),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[90]_i_1\,
      D => reg1(10),
      Q => queue_dout_new(10),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[90]_i_1\,
      D => reg1(11),
      Q => queue_dout_new(11),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[90]_i_1\,
      D => reg1(12),
      Q => queue_dout_new(12),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[90]_i_1\,
      D => reg1(13),
      Q => queue_dout_new(13),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[90]_i_1\,
      D => reg1(14),
      Q => queue_dout_new(14),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[90]_i_1\,
      D => reg1(15),
      Q => queue_dout_new(15),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[90]_i_1\,
      D => reg1(16),
      Q => queue_dout_new(16),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[90]_i_1\,
      D => reg1(17),
      Q => queue_dout_new(17),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[90]_i_1\,
      D => reg1(18),
      Q => queue_dout_new(18),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[90]_i_1\,
      D => reg1(19),
      Q => queue_dout_new(19),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[90]_i_1\,
      D => reg1(1),
      Q => queue_dout_new(1),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[90]_i_1\,
      D => reg1(20),
      Q => queue_dout_new(20),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[90]_i_1\,
      D => reg1(21),
      Q => queue_dout_new(21),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[90]_i_1\,
      D => reg1(22),
      Q => queue_dout_new(22),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[90]_i_1\,
      D => reg1(23),
      Q => queue_dout_new(23),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[90]_i_1\,
      D => reg1(24),
      Q => queue_dout_new(24),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[90]_i_1\,
      D => reg1(25),
      Q => queue_dout_new(25),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[90]_i_1\,
      D => reg1(26),
      Q => queue_dout_new(26),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[90]_i_1\,
      D => reg1(27),
      Q => queue_dout_new(27),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[90]_i_1\,
      D => reg1(28),
      Q => queue_dout_new(28),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[90]_i_1\,
      D => reg1(29),
      Q => queue_dout_new(29),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[90]_i_1\,
      D => reg1(2),
      Q => queue_dout_new(2),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[90]_i_1\,
      D => reg1(30),
      Q => queue_dout_new(30),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[90]_i_1\,
      D => reg1(31),
      Q => queue_dout_new(31),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[90]_i_1\,
      D => reg1(32),
      Q => queue_dout_new(32),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[90]_i_1\,
      D => reg1(33),
      Q => queue_dout_new(33),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[90]_i_1\,
      D => reg1(34),
      Q => queue_dout_new(34),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[90]_i_1\,
      D => reg1(35),
      Q => queue_dout_new(35),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[90]_i_1\,
      D => reg1(36),
      Q => queue_dout_new(36),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[90]_i_1\,
      D => reg1(37),
      Q => queue_dout_new(37),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[90]_i_1\,
      D => reg1(38),
      Q => queue_dout_new(38),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[90]_i_1\,
      D => reg1(39),
      Q => queue_dout_new(39),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[90]_i_1\,
      D => reg1(3),
      Q => queue_dout_new(3),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[90]_i_1\,
      D => reg1(40),
      Q => queue_dout_new(40),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[90]_i_1\,
      D => reg1(41),
      Q => queue_dout_new(41),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[90]_i_1\,
      D => reg1(42),
      Q => queue_dout_new(42),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[90]_i_1\,
      D => reg1(43),
      Q => queue_dout_new(43),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[90]_i_1\,
      D => reg1(44),
      Q => queue_dout_new(44),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[90]_i_1\,
      D => reg1(45),
      Q => queue_dout_new(45),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[90]_i_1\,
      D => reg1(46),
      Q => queue_dout_new(46),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[90]_i_1\,
      D => reg1(47),
      Q => queue_dout_new(47),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[90]_i_1\,
      D => reg1(48),
      Q => queue_dout_new(48),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[90]_i_1\,
      D => reg1(49),
      Q => queue_dout_new(49),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[90]_i_1\,
      D => reg1(4),
      Q => queue_dout_new(4),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[90]_i_1\,
      D => reg1(50),
      Q => queue_dout_new(50),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[90]_i_1\,
      D => reg1(51),
      Q => queue_dout_new(51),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[90]_i_1\,
      D => reg1(52),
      Q => queue_dout_new(52),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[90]_i_1\,
      D => reg1(53),
      Q => queue_dout_new(53),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[90]_i_1\,
      D => reg1(54),
      Q => queue_dout_new(54),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[90]_i_1\,
      D => reg1(55),
      Q => queue_dout_new(55),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[90]_i_1\,
      D => reg1(56),
      Q => queue_dout_new(56),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[90]_i_1\,
      D => reg1(57),
      Q => queue_dout_new(57),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[90]_i_1\,
      D => reg1(58),
      Q => queue_dout_new(58),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[90]_i_1\,
      D => reg1(59),
      Q => queue_dout_new(59),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[90]_i_1\,
      D => reg1(5),
      Q => queue_dout_new(5),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[90]_i_1\,
      D => reg1(60),
      Q => queue_dout_new(60),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[90]_i_1\,
      D => reg1(61),
      Q => queue_dout_new(61),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[90]_i_1\,
      D => reg1(62),
      Q => queue_dout_new(62),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[90]_i_1\,
      D => reg1(63),
      Q => queue_dout_new(63),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[90]_i_1\,
      D => reg1(64),
      Q => queue_dout_new(64),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[90]_i_1\,
      D => reg1(65),
      Q => queue_dout_new(65),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[90]_i_1\,
      D => reg1(66),
      Q => queue_dout_new(66),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[90]_i_1\,
      D => reg1(67),
      Q => queue_dout_new(67),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[90]_i_1\,
      D => reg1(68),
      Q => queue_dout_new(68),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[90]_i_1\,
      D => reg1(69),
      Q => queue_dout_new(69),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[90]_i_1\,
      D => reg1(6),
      Q => queue_dout_new(6),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[90]_i_1\,
      D => reg1(70),
      Q => queue_dout_new(70),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[90]_i_1\,
      D => reg1(71),
      Q => queue_dout_new(71),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[90]_i_1\,
      D => reg1(72),
      Q => queue_dout_new(72),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[90]_i_1\,
      D => reg1(73),
      Q => queue_dout_new(73),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[90]_i_1\,
      D => reg1(74),
      Q => queue_dout_new(74),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[90]_i_1\,
      D => reg1(75),
      Q => queue_dout_new(75),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[90]_i_1\,
      D => reg1(76),
      Q => queue_dout_new(76),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[90]_i_1\,
      D => reg1(77),
      Q => queue_dout_new(77),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[90]_i_1\,
      D => reg1(78),
      Q => queue_dout_new(78),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[90]_i_1\,
      D => reg1(79),
      Q => queue_dout_new(79),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[90]_i_1\,
      D => reg1(7),
      Q => queue_dout_new(7),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[90]_i_1\,
      D => reg1(80),
      Q => queue_dout_new(80),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[90]_i_1\,
      D => reg1(81),
      Q => queue_dout_new(81),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[90]_i_1\,
      D => reg1(82),
      Q => queue_dout_new(82),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[90]_i_1\,
      D => reg1(83),
      Q => queue_dout_new(83),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[90]_i_1\,
      D => reg1(84),
      Q => queue_dout_new(84),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[90]_i_1\,
      D => reg1(85),
      Q => queue_dout_new(85),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[90]_i_1\,
      D => reg1(86),
      Q => queue_dout_new(86),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[90]_i_1\,
      D => reg1(87),
      Q => queue_dout_new(87),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[90]_i_1\,
      D => reg1(88),
      Q => queue_dout_new(88),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[90]_i_1\,
      D => reg1(89),
      Q => queue_dout_new(89),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[90]_i_1\,
      D => reg1(8),
      Q => queue_dout_new(8),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[90]_i_1\,
      D => reg1(90),
      Q => queue_dout_new(90),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[90]_i_1\,
      D => reg1(9),
      Q => queue_dout_new(9),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.queue_dout_valid_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040444040"
    )
    port map (
      I0 => desc1_flush,
      I1 => m_axi_sg_aresetn,
      I2 => queue_dout_valid,
      I3 => \^ftch1_queue_empty\,
      I4 => m_axis_ftch1_tready,
      I5 => queue_dout_valid,
      O => \n_0_GEN_MM2S.queue_dout_valid_i_1\
    );
\GEN_MM2S.queue_dout_valid_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_MM2S.queue_dout_valid_i_1\,
      Q => queue_dout_valid,
      R => \<const0>\
    );
\GEN_MM2S.queue_empty_new_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFFFBB"
    )
    port map (
      I0 => desc1_flush,
      I1 => m_axi_sg_aresetn,
      I2 => queue_wren_new,
      I3 => m_axis_ftch1_tready,
      I4 => \^ftch1_queue_empty\,
      O => \n_0_GEN_MM2S.queue_empty_new_i_1\
    );
\GEN_MM2S.queue_empty_new_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_MM2S.queue_empty_new_i_1\,
      Q => \^ftch1_queue_empty\,
      R => \<const0>\
    );
\GEN_MM2S.queue_full_new_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440444000004440"
    )
    port map (
      I0 => desc1_flush,
      I1 => m_axi_sg_aresetn,
      I2 => \^ftch1_queue_full\,
      I3 => queue_wren_new,
      I4 => m_axis_ftch1_tready,
      I5 => \^ftch1_queue_empty\,
      O => \n_0_GEN_MM2S.queue_full_new_i_1\
    );
\GEN_MM2S.queue_full_new_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_MM2S.queue_full_new_i_1\,
      Q => \^ftch1_queue_full\,
      R => \<const0>\
    );
\GEN_MM2S.reg1[90]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => desc1_flush,
      I1 => m_axi_sg_aresetn,
      O => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.reg1[90]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
    port map (
      I0 => data_concat_valid,
      I1 => \^ftch1_queue_full\,
      I2 => ftch_active,
      I3 => \^ftch1_active\,
      O => queue_wren_new
    );
\GEN_MM2S.reg1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(0),
      Q => reg1(0),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.reg1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(10),
      Q => reg1(10),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.reg1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(11),
      Q => reg1(11),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.reg1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(12),
      Q => reg1(12),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.reg1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(13),
      Q => reg1(13),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.reg1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(14),
      Q => reg1(14),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.reg1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(15),
      Q => reg1(15),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.reg1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(16),
      Q => reg1(16),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.reg1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(17),
      Q => reg1(17),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.reg1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(18),
      Q => reg1(18),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.reg1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(19),
      Q => reg1(19),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.reg1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(1),
      Q => reg1(1),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.reg1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(20),
      Q => reg1(20),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.reg1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(21),
      Q => reg1(21),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.reg1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(22),
      Q => reg1(22),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.reg1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(23),
      Q => reg1(23),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.reg1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(24),
      Q => reg1(24),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.reg1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(25),
      Q => reg1(25),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.reg1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(26),
      Q => reg1(26),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.reg1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(27),
      Q => reg1(27),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.reg1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(28),
      Q => reg1(28),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.reg1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(29),
      Q => reg1(29),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.reg1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(2),
      Q => reg1(2),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.reg1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(30),
      Q => reg1(30),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.reg1_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(31),
      Q => reg1(31),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.reg1_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(32),
      Q => reg1(32),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.reg1_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(33),
      Q => reg1(33),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.reg1_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(34),
      Q => reg1(34),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.reg1_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(35),
      Q => reg1(35),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.reg1_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(36),
      Q => reg1(36),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.reg1_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(37),
      Q => reg1(37),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.reg1_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(38),
      Q => reg1(38),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.reg1_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(39),
      Q => reg1(39),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.reg1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(3),
      Q => reg1(3),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.reg1_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(40),
      Q => reg1(40),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.reg1_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(41),
      Q => reg1(41),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.reg1_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(42),
      Q => reg1(42),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.reg1_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(43),
      Q => reg1(43),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.reg1_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(44),
      Q => reg1(44),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.reg1_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(45),
      Q => reg1(45),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.reg1_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(46),
      Q => reg1(46),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.reg1_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(47),
      Q => reg1(47),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.reg1_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(48),
      Q => reg1(48),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.reg1_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(49),
      Q => reg1(49),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.reg1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(4),
      Q => reg1(4),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.reg1_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(50),
      Q => reg1(50),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.reg1_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(51),
      Q => reg1(51),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.reg1_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(52),
      Q => reg1(52),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.reg1_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(53),
      Q => reg1(53),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.reg1_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(54),
      Q => reg1(54),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.reg1_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(55),
      Q => reg1(55),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.reg1_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(56),
      Q => reg1(56),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.reg1_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(57),
      Q => reg1(57),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.reg1_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(58),
      Q => reg1(58),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.reg1_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(59),
      Q => reg1(59),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.reg1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(5),
      Q => reg1(5),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.reg1_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(60),
      Q => reg1(60),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.reg1_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(61),
      Q => reg1(61),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.reg1_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(62),
      Q => reg1(62),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.reg1_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(63),
      Q => reg1(63),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.reg1_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(95),
      Q => reg1(64),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.reg1_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new_orig(65),
      Q => reg1(65),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.reg1_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new_orig(66),
      Q => reg1(66),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.reg1_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new_orig(67),
      Q => reg1(67),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.reg1_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new_orig(68),
      Q => reg1(68),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.reg1_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new_orig(69),
      Q => reg1(69),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.reg1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(6),
      Q => reg1(6),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.reg1_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new_orig(70),
      Q => reg1(70),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.reg1_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new_orig(71),
      Q => reg1(71),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.reg1_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new_orig(72),
      Q => reg1(72),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.reg1_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new_orig(73),
      Q => reg1(73),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.reg1_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new_orig(74),
      Q => reg1(74),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.reg1_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new_orig(75),
      Q => reg1(75),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.reg1_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new_orig(76),
      Q => reg1(76),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.reg1_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new_orig(77),
      Q => reg1(77),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.reg1_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new_orig(78),
      Q => reg1(78),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.reg1_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new_orig(79),
      Q => reg1(79),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.reg1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(7),
      Q => reg1(7),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.reg1_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new_orig(80),
      Q => reg1(80),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.reg1_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new_orig(81),
      Q => reg1(81),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.reg1_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new_orig(82),
      Q => reg1(82),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.reg1_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new_orig(83),
      Q => reg1(83),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.reg1_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new_orig(84),
      Q => reg1(84),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.reg1_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new_orig(85),
      Q => reg1(85),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.reg1_reg[86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new_orig(86),
      Q => reg1(86),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.reg1_reg[87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new_orig(87),
      Q => reg1(87),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.reg1_reg[88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new_orig(88),
      Q => reg1(88),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.reg1_reg[89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new_orig(89),
      Q => reg1(89),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.reg1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(8),
      Q => reg1(8),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.reg1_reg[90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new_orig(90),
      Q => reg1(90),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
\GEN_MM2S.reg1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(9),
      Q => reg1(9),
      R => \n_0_GEN_MM2S.reg1[90]_i_1\
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\current_bd[31]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => m_axi_sg_aresetn,
      O => \n_0_current_bd[31]_i_1\
    );
\current_bd[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => ftch_cmnd_wr,
      I1 => ftch_active,
      O => current_bd0
    );
\current_bd_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => current_bd0,
      D => ftch_cmnd_data(42),
      Q => ftch_tdata_new_orig(69),
      R => \n_0_current_bd[31]_i_1\
    );
\current_bd_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => current_bd0,
      D => ftch_cmnd_data(43),
      Q => ftch_tdata_new_orig(70),
      R => \n_0_current_bd[31]_i_1\
    );
\current_bd_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => current_bd0,
      D => ftch_cmnd_data(44),
      Q => ftch_tdata_new_orig(71),
      R => \n_0_current_bd[31]_i_1\
    );
\current_bd_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => current_bd0,
      D => ftch_cmnd_data(45),
      Q => ftch_tdata_new_orig(72),
      R => \n_0_current_bd[31]_i_1\
    );
\current_bd_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => current_bd0,
      D => ftch_cmnd_data(46),
      Q => ftch_tdata_new_orig(73),
      R => \n_0_current_bd[31]_i_1\
    );
\current_bd_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => current_bd0,
      D => ftch_cmnd_data(47),
      Q => ftch_tdata_new_orig(74),
      R => \n_0_current_bd[31]_i_1\
    );
\current_bd_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => current_bd0,
      D => ftch_cmnd_data(48),
      Q => ftch_tdata_new_orig(75),
      R => \n_0_current_bd[31]_i_1\
    );
\current_bd_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => current_bd0,
      D => ftch_cmnd_data(49),
      Q => ftch_tdata_new_orig(76),
      R => \n_0_current_bd[31]_i_1\
    );
\current_bd_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => current_bd0,
      D => ftch_cmnd_data(50),
      Q => ftch_tdata_new_orig(77),
      R => \n_0_current_bd[31]_i_1\
    );
\current_bd_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => current_bd0,
      D => ftch_cmnd_data(51),
      Q => ftch_tdata_new_orig(78),
      R => \n_0_current_bd[31]_i_1\
    );
\current_bd_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => current_bd0,
      D => ftch_cmnd_data(52),
      Q => ftch_tdata_new_orig(79),
      R => \n_0_current_bd[31]_i_1\
    );
\current_bd_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => current_bd0,
      D => ftch_cmnd_data(53),
      Q => ftch_tdata_new_orig(80),
      R => \n_0_current_bd[31]_i_1\
    );
\current_bd_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => current_bd0,
      D => ftch_cmnd_data(54),
      Q => ftch_tdata_new_orig(81),
      R => \n_0_current_bd[31]_i_1\
    );
\current_bd_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => current_bd0,
      D => ftch_cmnd_data(55),
      Q => ftch_tdata_new_orig(82),
      R => \n_0_current_bd[31]_i_1\
    );
\current_bd_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => current_bd0,
      D => ftch_cmnd_data(56),
      Q => ftch_tdata_new_orig(83),
      R => \n_0_current_bd[31]_i_1\
    );
\current_bd_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => current_bd0,
      D => ftch_cmnd_data(57),
      Q => ftch_tdata_new_orig(84),
      R => \n_0_current_bd[31]_i_1\
    );
\current_bd_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => current_bd0,
      D => ftch_cmnd_data(58),
      Q => ftch_tdata_new_orig(85),
      R => \n_0_current_bd[31]_i_1\
    );
\current_bd_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => current_bd0,
      D => ftch_cmnd_data(59),
      Q => ftch_tdata_new_orig(86),
      R => \n_0_current_bd[31]_i_1\
    );
\current_bd_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => current_bd0,
      D => ftch_cmnd_data(60),
      Q => ftch_tdata_new_orig(87),
      R => \n_0_current_bd[31]_i_1\
    );
\current_bd_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => current_bd0,
      D => ftch_cmnd_data(61),
      Q => ftch_tdata_new_orig(88),
      R => \n_0_current_bd[31]_i_1\
    );
\current_bd_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => current_bd0,
      D => ftch_cmnd_data(62),
      Q => ftch_tdata_new_orig(89),
      R => \n_0_current_bd[31]_i_1\
    );
\current_bd_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => current_bd0,
      D => ftch_cmnd_data(63),
      Q => ftch_tdata_new_orig(90),
      R => \n_0_current_bd[31]_i_1\
    );
\current_bd_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => current_bd0,
      D => ftch_cmnd_data(38),
      Q => ftch_tdata_new_orig(65),
      R => \n_0_current_bd[31]_i_1\
    );
\current_bd_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => current_bd0,
      D => ftch_cmnd_data(39),
      Q => ftch_tdata_new_orig(66),
      R => \n_0_current_bd[31]_i_1\
    );
\current_bd_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => current_bd0,
      D => ftch_cmnd_data(40),
      Q => ftch_tdata_new_orig(67),
      R => \n_0_current_bd[31]_i_1\
    );
\current_bd_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => current_bd0,
      D => ftch_cmnd_data(41),
      Q => ftch_tdata_new_orig(68),
      R => \n_0_current_bd[31]_i_1\
    );
ftch_active_inferred_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^ftch1_active\,
      I1 => ftch2_active,
      O => ftch_active
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_valid
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(90)
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(81)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(80)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(79)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(78)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(77)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(76)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(75)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(74)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(73)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(72)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(89)
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(71)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(70)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(69)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(68)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(67)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(66)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(65)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(64)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(63)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(62)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(88)
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(61)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(60)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(59)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(58)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(57)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(56)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(55)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(54)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(53)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(52)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(87)
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(51)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(50)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(49)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(48)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(47)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(46)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(45)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(44)
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(43)
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(42)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(86)
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(41)
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(40)
    );
i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(39)
    );
i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(38)
    );
i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(37)
    );
i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(36)
    );
i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(35)
    );
i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(34)
    );
i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(33)
    );
i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(32)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(85)
    );
i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(31)
    );
i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(30)
    );
i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(29)
    );
i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(28)
    );
i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(27)
    );
i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(26)
    );
i_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(25)
    );
i_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(24)
    );
i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(23)
    );
i_69: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(22)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(84)
    );
i_70: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(21)
    );
i_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(20)
    );
i_72: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(19)
    );
i_73: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(18)
    );
i_74: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(17)
    );
i_75: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(16)
    );
i_76: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(15)
    );
i_77: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(14)
    );
i_78: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(13)
    );
i_79: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(12)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(83)
    );
i_80: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(11)
    );
i_81: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(10)
    );
i_82: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(9)
    );
i_83: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(8)
    );
i_84: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(7)
    );
i_85: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(6)
    );
i_86: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(5)
    );
i_87: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(4)
    );
i_88: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(3)
    );
i_89: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(2)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(82)
    );
i_90: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(1)
    );
i_91: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(0)
    );
m_axis_ftch1_desc_available_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => ch2_sg_idle,
      I1 => \^ftch1_queue_empty\,
      O => m_axis_ftch1_desc_available
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity DMA_axi_sg_ftch_sm is
  port (
    O1 : out STD_LOGIC;
    p_54_out : out STD_LOGIC;
    ch1_active_i : out STD_LOGIC;
    ch2_stale_descriptor : out STD_LOGIC;
    p_59_out : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    sg_ftch_error0 : out STD_LOGIC;
    O7 : out STD_LOGIC_VECTOR ( 25 downto 0 );
    m_axi_sg_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    m_axi_sg_aresetn : in STD_LOGIC;
    p_48_out : in STD_LOGIC;
    p_46_out : in STD_LOGIC;
    I3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I6 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    ftch_done : in STD_LOGIC;
    ch1_ftch_queue_empty : in STD_LOGIC;
    ch1_sg_idle : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC_VECTOR ( 25 downto 0 );
    ftch_stale_desc : in STD_LOGIC;
    ftch_interr : in STD_LOGIC;
    ftch_slverr : in STD_LOGIC;
    ftch_decerr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of DMA_axi_sg_ftch_sm : entity is "axi_sg_ftch_sm";
end DMA_axi_sg_ftch_sm;

architecture STRUCTURE of DMA_axi_sg_ftch_sm is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o4\ : STD_LOGIC;
  signal \^o5\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^ch1_active_i\ : STD_LOGIC;
  attribute MARK_DEBUG : boolean;
  attribute MARK_DEBUG of \^ch1_active_i\ : signal is std.standard.true;
  signal ch1_active_set : STD_LOGIC;
  signal ch1_stale_descriptor : STD_LOGIC;
  attribute MARK_DEBUG of ch1_stale_descriptor : signal is std.standard.true;
  signal ftch_ns : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \n_0_GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_i_1\ : STD_LOGIC;
  signal \n_0_GEN_CH1_FETCH.ch1_active_i_i_1\ : STD_LOGIC;
  signal \n_0_GEN_CH1_FETCH.ch1_ftch_decerr_set_i_1\ : STD_LOGIC;
  signal \n_0_GEN_CH1_FETCH.ch1_ftch_idle_i_1\ : STD_LOGIC;
  signal \n_0_GEN_CH1_FETCH.ch1_ftch_idle_i_2\ : STD_LOGIC;
  signal \n_0_GEN_CH1_FETCH.ch1_ftch_idle_i_3\ : STD_LOGIC;
  signal \n_0_GEN_CH1_FETCH.ch1_ftch_idle_i_4\ : STD_LOGIC;
  signal \n_0_GEN_CH1_FETCH.ch1_ftch_interr_set_i_i_1\ : STD_LOGIC;
  signal \n_0_GEN_CH1_FETCH.ch1_ftch_slverr_set_i_1\ : STD_LOGIC;
  signal \n_0_ftch_cs[0]_i_3\ : STD_LOGIC;
  signal \^p_59_out\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_i_1\ : label is "soft_lutpair49";
  attribute KEEP : string;
  attribute KEEP of \GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_reg\ : label is "yes";
  attribute mark_debug_string : string;
  attribute mark_debug_string of \GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_reg\ : label is "true";
  attribute KEEP of \GEN_CH1_FETCH.ch1_active_i_reg\ : label is "yes";
  attribute mark_debug_string of \GEN_CH1_FETCH.ch1_active_i_reg\ : label is "true";
  attribute SOFT_HLUTNM of \GEN_CH1_FETCH.ch1_ftch_idle_i_2\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \GEN_CH1_FETCH.ch1_ftch_idle_i_3\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \GEN_CH1_FETCH.ch1_ftch_idle_i_4\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \GEN_CH1_FETCH.ch1_ftch_slverr_set_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \ftch_error_addr[31]_i_2\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \ftch_error_addr[31]_i_4\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of sg_ftch_error_i_1 : label is "soft_lutpair48";
begin
  E(0) <= \^e\(0);
  O1 <= \^o1\;
  O2 <= \^o2\;
  O4 <= \^o4\;
  O5 <= \^o5\;
  Q(1 downto 0) <= \^q\(1 downto 0);
  ch1_active_i <= \^ch1_active_i\;
  p_54_out <= ch1_stale_descriptor;
  p_59_out <= \^p_59_out\;
\GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => ftch_stale_desc,
      I1 => I3(0),
      I2 => ch1_stale_descriptor,
      O => \n_0_GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_i_1\
    );
\GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_i_1\,
      Q => ch1_stale_descriptor,
      R => SR(0)
    );
\GEN_CH1_FETCH.ch1_active_i_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => m_axi_sg_aresetn,
      I1 => \^ch1_active_i\,
      I2 => ch1_active_set,
      O => \n_0_GEN_CH1_FETCH.ch1_active_i_i_1\
    );
\GEN_CH1_FETCH.ch1_active_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000B3"
    )
    port map (
      I0 => ftch_done,
      I1 => \^q\(1),
      I2 => \^o1\,
      I3 => \^q\(0),
      I4 => I6,
      I5 => I1,
      O => ch1_active_set
    );
\GEN_CH1_FETCH.ch1_active_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_CH1_FETCH.ch1_active_i_i_1\,
      Q => \^ch1_active_i\,
      R => '0'
    );
\GEN_CH1_FETCH.ch1_ftch_decerr_set_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => I3(0),
      I1 => ftch_decerr,
      I2 => \^o5\,
      O => \n_0_GEN_CH1_FETCH.ch1_ftch_decerr_set_i_1\
    );
\GEN_CH1_FETCH.ch1_ftch_decerr_set_reg\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_CH1_FETCH.ch1_ftch_decerr_set_i_1\,
      Q => \^o5\,
      R => SR(0)
    );
\GEN_CH1_FETCH.ch1_ftch_idle_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF00FFA2FF00"
    )
    port map (
      I0 => ch1_ftch_queue_empty,
      I1 => \n_0_GEN_CH1_FETCH.ch1_ftch_idle_i_2\,
      I2 => \n_0_GEN_CH1_FETCH.ch1_ftch_idle_i_3\,
      I3 => \n_0_GEN_CH1_FETCH.ch1_ftch_idle_i_4\,
      I4 => ch1_sg_idle,
      I5 => \^p_59_out\,
      O => \n_0_GEN_CH1_FETCH.ch1_ftch_idle_i_1\
    );
\GEN_CH1_FETCH.ch1_ftch_idle_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAE0FFFF"
    )
    port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => I3(0),
      I3 => I1,
      I4 => I6,
      O => \n_0_GEN_CH1_FETCH.ch1_ftch_idle_i_2\
    );
\GEN_CH1_FETCH.ch1_ftch_idle_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \n_0_GEN_CH1_FETCH.ch1_ftch_idle_i_3\
    );
\GEN_CH1_FETCH.ch1_ftch_idle_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
    port map (
      I0 => \^o2\,
      I1 => m_axi_sg_aresetn,
      I2 => I1,
      O => \n_0_GEN_CH1_FETCH.ch1_ftch_idle_i_4\
    );
\GEN_CH1_FETCH.ch1_ftch_idle_reg\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_CH1_FETCH.ch1_ftch_idle_i_1\,
      Q => \^p_59_out\,
      R => '0'
    );
\GEN_CH1_FETCH.ch1_ftch_interr_set_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE0E0E0"
    )
    port map (
      I0 => I1,
      I1 => ftch_done,
      I2 => ch1_stale_descriptor,
      I3 => ftch_interr,
      I4 => I3(0),
      I5 => \^o2\,
      O => \n_0_GEN_CH1_FETCH.ch1_ftch_interr_set_i_i_1\
    );
\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_CH1_FETCH.ch1_ftch_interr_set_i_i_1\,
      Q => \^o2\,
      R => SR(0)
    );
\GEN_CH1_FETCH.ch1_ftch_slverr_set_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => I3(0),
      I1 => ftch_slverr,
      I2 => \^o4\,
      O => \n_0_GEN_CH1_FETCH.ch1_ftch_slverr_set_i_1\
    );
\GEN_CH1_FETCH.ch1_ftch_slverr_set_reg\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_CH1_FETCH.ch1_ftch_slverr_set_i_1\,
      Q => \^o4\,
      R => SR(0)
    );
\GEN_QUEUE.FTCH_QUEUE_I_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => I1,
      O => \^e\(0)
    );
\ftch_cs[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00400000"
    )
    port map (
      I0 => I6,
      I1 => \^q\(1),
      I2 => I3(0),
      I3 => \^o1\,
      I4 => ftch_done,
      I5 => \n_0_ftch_cs[0]_i_3\,
      O => ftch_ns(0)
    );
\ftch_cs[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF08000F"
    )
    port map (
      I0 => ftch_done,
      I1 => \^o1\,
      I2 => I6,
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => I1,
      O => \n_0_ftch_cs[0]_i_3\
    );
\ftch_cs_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => ftch_ns(0),
      Q => \^q\(0),
      R => SR(0)
    );
\ftch_cs_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => D(0),
      Q => \^q\(1),
      R => SR(0)
    );
\ftch_error_addr[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => \^o5\,
      I1 => \^o4\,
      I2 => \^o2\,
      O => O6
    );
\ftch_error_addr[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => \^o2\,
      I1 => \^o4\,
      I2 => \^o5\,
      I3 => p_48_out,
      I4 => p_46_out,
      O => O3
    );
\ftch_error_addr_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \^e\(0),
      D => I2(4),
      Q => O7(4),
      R => SR(0)
    );
\ftch_error_addr_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \^e\(0),
      D => I2(5),
      Q => O7(5),
      R => SR(0)
    );
\ftch_error_addr_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \^e\(0),
      D => I2(6),
      Q => O7(6),
      R => SR(0)
    );
\ftch_error_addr_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \^e\(0),
      D => I2(7),
      Q => O7(7),
      R => SR(0)
    );
\ftch_error_addr_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \^e\(0),
      D => I2(8),
      Q => O7(8),
      R => SR(0)
    );
\ftch_error_addr_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \^e\(0),
      D => I2(9),
      Q => O7(9),
      R => SR(0)
    );
\ftch_error_addr_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \^e\(0),
      D => I2(10),
      Q => O7(10),
      R => SR(0)
    );
\ftch_error_addr_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \^e\(0),
      D => I2(11),
      Q => O7(11),
      R => SR(0)
    );
\ftch_error_addr_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \^e\(0),
      D => I2(12),
      Q => O7(12),
      R => SR(0)
    );
\ftch_error_addr_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \^e\(0),
      D => I2(13),
      Q => O7(13),
      R => SR(0)
    );
\ftch_error_addr_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \^e\(0),
      D => I2(14),
      Q => O7(14),
      R => SR(0)
    );
\ftch_error_addr_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \^e\(0),
      D => I2(15),
      Q => O7(15),
      R => SR(0)
    );
\ftch_error_addr_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \^e\(0),
      D => I2(16),
      Q => O7(16),
      R => SR(0)
    );
\ftch_error_addr_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \^e\(0),
      D => I2(17),
      Q => O7(17),
      R => SR(0)
    );
\ftch_error_addr_reg[24]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \^e\(0),
      D => I2(18),
      Q => O7(18),
      R => SR(0)
    );
\ftch_error_addr_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \^e\(0),
      D => I2(19),
      Q => O7(19),
      R => SR(0)
    );
\ftch_error_addr_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \^e\(0),
      D => I2(20),
      Q => O7(20),
      R => SR(0)
    );
\ftch_error_addr_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \^e\(0),
      D => I2(21),
      Q => O7(21),
      R => SR(0)
    );
\ftch_error_addr_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \^e\(0),
      D => I2(22),
      Q => O7(22),
      R => SR(0)
    );
\ftch_error_addr_reg[29]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \^e\(0),
      D => I2(23),
      Q => O7(23),
      R => SR(0)
    );
\ftch_error_addr_reg[30]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \^e\(0),
      D => I2(24),
      Q => O7(24),
      R => SR(0)
    );
\ftch_error_addr_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \^e\(0),
      D => I2(25),
      Q => O7(25),
      R => SR(0)
    );
\ftch_error_addr_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \^e\(0),
      D => I2(0),
      Q => O7(0),
      R => SR(0)
    );
\ftch_error_addr_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \^e\(0),
      D => I2(1),
      Q => O7(1),
      R => SR(0)
    );
\ftch_error_addr_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \^e\(0),
      D => I2(2),
      Q => O7(2),
      R => SR(0)
    );
\ftch_error_addr_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => \^e\(0),
      D => I2(3),
      Q => O7(3),
      R => SR(0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \^o1\
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => ch2_stale_descriptor
    );
sg_ftch_error_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \^o2\,
      I1 => \^o5\,
      I2 => \^o4\,
      O => sg_ftch_error0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity DMA_axi_sg_intrpt is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC;
    p_45_out : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    ch1_delay_cnt_en : out STD_LOGIC;
    ch1_dly_fast_incr3_out : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    I3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_11_out : in STD_LOGIC;
    I5 : in STD_LOGIC;
    mm2s_irqthresh_wren : in STD_LOGIC;
    I6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    I11 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    m_axi_sg_aresetn : in STD_LOGIC;
    O2 : in STD_LOGIC;
    I17 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I22 : in STD_LOGIC;
    axi_dma_tstvec : in STD_LOGIC_VECTOR ( 0 to 0 );
    I23 : in STD_LOGIC;
    I24 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of DMA_axi_sg_intrpt : entity is "axi_sg_intrpt";
end DMA_axi_sg_intrpt;

architecture STRUCTURE of DMA_axi_sg_intrpt is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^o1\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^ch1_delay_cnt_en\ : STD_LOGIC;
  signal ch1_dly_fast_cnt : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal ch1_ioc_irq_set_i1_out : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[4]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_3\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[0]\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[1]\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[2]\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[3]\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[4]\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[5]\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6]\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_i_1\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_3\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_2\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_3\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[0]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[1]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[2]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[3]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[4]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[5]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[5]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[6]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_3\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4\ : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[0]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[3]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[4]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_2\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_i_4\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[0]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[1]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[2]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[3]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[4]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[6]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_2\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_3\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_3\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.ch1_thresh_count[2]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.ch1_thresh_count[5]_i_2\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_3\ : label is "soft_lutpair9";
begin
  E(0) <= \^e\(0);
  O1 <= \^o1\;
  O3(7 downto 0) <= \^o3\(7 downto 0);
  Q(7 downto 0) <= \^q\(7 downto 0);
  ch1_delay_cnt_en <= \^ch1_delay_cnt_en\;
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
    port map (
      I0 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_3\,
      I1 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6]\,
      I2 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[0]\,
      O => ch1_dly_fast_cnt(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D00D"
    )
    port map (
      I0 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_3\,
      I1 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6]\,
      I2 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[1]\,
      I3 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[0]\,
      O => ch1_dly_fast_cnt(1)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
    port map (
      I0 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[2]\,
      I1 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[1]\,
      I2 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[0]\,
      O => ch1_dly_fast_cnt(2)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
    port map (
      I0 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[3]\,
      I1 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[2]\,
      I2 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[0]\,
      I3 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[1]\,
      O => ch1_dly_fast_cnt(3)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
    port map (
      I0 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[4]\,
      I1 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[1]\,
      I2 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[0]\,
      I3 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[2]\,
      I4 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[3]\,
      O => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[4]_i_1\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
    port map (
      I0 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[5]\,
      I1 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[3]\,
      I2 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[2]\,
      I3 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[0]\,
      I4 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[1]\,
      I5 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[4]\,
      O => ch1_dly_fast_cnt(5)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6]\,
      I1 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_3\,
      O => ch1_dly_fast_cnt(6)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[3]\,
      I1 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[2]\,
      I2 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[0]\,
      I3 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[1]\,
      I4 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[4]\,
      I5 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[5]\,
      O => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_3\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => ch1_dly_fast_cnt(0),
      Q => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[0]\,
      R => I3(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => ch1_dly_fast_cnt(1),
      Q => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[1]\,
      R => I3(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => ch1_dly_fast_cnt(2),
      Q => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[2]\,
      S => I3(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => ch1_dly_fast_cnt(3),
      Q => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[3]\,
      S => I3(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[4]_i_1\,
      Q => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[4]\,
      S => I3(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => ch1_dly_fast_cnt(5),
      Q => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[5]\,
      S => I3(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => ch1_dly_fast_cnt(6),
      Q => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6]\,
      S => I3(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6]\,
      I1 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_3\,
      O => O4
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => ch1_dly_fast_incr3_out,
      Q => \^e\(0),
      R => '0'
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F4"
    )
    port map (
      I0 => I22,
      I1 => \^ch1_delay_cnt_en\,
      I2 => axi_dma_tstvec(0),
      I3 => I23,
      O => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_i_1\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_i_1\,
      Q => \^ch1_delay_cnt_en\,
      R => '0'
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^o3\(0),
      O => plusOp(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^o3\(1),
      I1 => \^o3\(0),
      O => plusOp(1)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \^o3\(2),
      I1 => \^o3\(0),
      I2 => \^o3\(1),
      O => plusOp(2)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => \^o3\(3),
      I1 => \^o3\(1),
      I2 => \^o3\(0),
      I3 => \^o3\(2),
      O => plusOp(3)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => \^o3\(4),
      I1 => \^o3\(2),
      I2 => \^o3\(0),
      I3 => \^o3\(1),
      I4 => \^o3\(3),
      O => plusOp(4)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => \^o3\(5),
      I1 => \^o3\(3),
      I2 => \^o3\(1),
      I3 => \^o3\(0),
      I4 => \^o3\(2),
      I5 => \^o3\(4),
      O => plusOp(5)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^o3\(6),
      I1 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_3\,
      O => plusOp(6)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \^o3\(7),
      I1 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_3\,
      I2 => \^o3\(6),
      O => plusOp(7)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \^o3\(5),
      I1 => \^o3\(3),
      I2 => \^o3\(1),
      I3 => \^o3\(0),
      I4 => \^o3\(2),
      I5 => \^o3\(4),
      O => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_3\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \^e\(0),
      D => plusOp(0),
      Q => \^o3\(0),
      R => I24(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \^e\(0),
      D => plusOp(1),
      Q => \^o3\(1),
      R => I24(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \^e\(0),
      D => plusOp(2),
      Q => \^o3\(2),
      R => I24(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \^e\(0),
      D => plusOp(3),
      Q => \^o3\(3),
      R => I24(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \^e\(0),
      D => plusOp(4),
      Q => \^o3\(4),
      R => I24(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \^e\(0),
      D => plusOp(5),
      Q => \^o3\(5),
      R => I24(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \^e\(0),
      D => plusOp(6),
      Q => \^o3\(6),
      R => I24(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \^e\(0),
      D => plusOp(7),
      Q => \^o3\(7),
      R => I24(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^o3\(1),
      I1 => I17(0),
      I2 => \^o3\(4),
      I3 => I17(1),
      O => O5
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => p_11_out,
      Q => \^o1\,
      R => I3(0)
    );
\GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000800080"
    )
    port map (
      I0 => \n_0_GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_2\,
      I1 => m_axi_sg_aresetn,
      I2 => O2,
      I3 => mm2s_irqthresh_wren,
      I4 => I6(0),
      I5 => \^o1\,
      O => ch1_ioc_irq_set_i1_out
    );
\GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
    port map (
      I0 => \^q\(7),
      I1 => \^q\(0),
      I2 => \^q\(6),
      I3 => \^q\(5),
      I4 => \n_0_GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_3\,
      O => \n_0_GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_2\
    );
\GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \^q\(3),
      I3 => \^q\(4),
      O => \n_0_GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_3\
    );
\GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => ch1_ioc_irq_set_i1_out,
      Q => p_45_out,
      R => '0'
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444F444F444F"
    )
    port map (
      I0 => \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4\,
      I1 => I5,
      I2 => \^q\(0),
      I3 => mm2s_irqthresh_wren,
      I4 => I6(0),
      I5 => \^o1\,
      O => \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[0]_i_1\
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F90"
    )
    port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4\,
      I3 => I7,
      O => \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[1]_i_1\
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E1FFE100"
    )
    port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4\,
      I4 => I8,
      O => \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[2]_i_1\
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE01FFFFFE010000"
    )
    port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4\,
      I5 => I9,
      O => \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[3]_i_1\
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A9FFA900"
    )
    port map (
      I0 => \^q\(4),
      I1 => \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[5]_i_2\,
      I2 => \^q\(3),
      I3 => \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4\,
      I4 => I10,
      O => \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[4]_i_1\
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA9FFFFAAA90000"
    )
    port map (
      I0 => \^q\(5),
      I1 => \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[5]_i_2\,
      I2 => \^q\(4),
      I3 => \^q\(3),
      I4 => \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4\,
      I5 => I11,
      O => \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[5]_i_1\
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[5]_i_2\
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C6FFC600"
    )
    port map (
      I0 => \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_3\,
      I1 => \^q\(6),
      I2 => \^q\(5),
      I3 => \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4\,
      I4 => I12,
      O => \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[6]_i_1\
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA6FFFFAAA60000"
    )
    port map (
      I0 => \^q\(7),
      I1 => \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_3\,
      I2 => \^q\(6),
      I3 => \^q\(5),
      I4 => \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4\,
      I5 => I13,
      O => \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_2\
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      O => \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_3\
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0007"
    )
    port map (
      I0 => \^o1\,
      I1 => I6(0),
      I2 => mm2s_irqthresh_wren,
      I3 => \n_0_GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_2\,
      O => \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4\
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I1(0),
      D => \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[0]_i_1\,
      Q => \^q\(0),
      S => SR(0)
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I1(0),
      D => \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[1]_i_1\,
      Q => \^q\(1),
      R => SR(0)
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I1(0),
      D => \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[2]_i_1\,
      Q => \^q\(2),
      R => SR(0)
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I1(0),
      D => \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[3]_i_1\,
      Q => \^q\(3),
      R => SR(0)
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I1(0),
      D => \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[4]_i_1\,
      Q => \^q\(4),
      R => SR(0)
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I1(0),
      D => \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[5]_i_1\,
      Q => \^q\(5),
      R => SR(0)
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I1(0),
      D => \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[6]_i_1\,
      Q => \^q\(6),
      R => SR(0)
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I1(0),
      D => \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_2\,
      Q => \^q\(7),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity DMA_axi_sg_rd_status_cntl is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_rd_sts_decerr_reg0 : out STD_LOGIC;
    sig_rsc2stat_status_valid : out STD_LOGIC;
    sig_rsc2data_ready : out STD_LOGIC;
    sig_rd_sts_interr_reg0 : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    sig_rd_sts_slverr_reg0 : in STD_LOGIC;
    sig_rd_sts_okay_reg0 : in STD_LOGIC;
    sig_rd_sts_reg_full0 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    sig_data2rsc_valid : in STD_LOGIC;
    sig_data2rsc_decerr : in STD_LOGIC;
    sig_stat2rsc_status_ready : in STD_LOGIC;
    I2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of DMA_axi_sg_rd_status_cntl : entity is "axi_sg_rd_status_cntl";
end DMA_axi_sg_rd_status_cntl;

architecture STRUCTURE of DMA_axi_sg_rd_status_cntl is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \n_0_sig_rd_sts_interr_reg_i_1__0\ : STD_LOGIC;
  signal sig_push_rd_sts_reg : STD_LOGIC;
  signal \^sig_rd_sts_decerr_reg0\ : STD_LOGIC;
  signal \^sig_rsc2data_ready\ : STD_LOGIC;
  signal \^sig_rsc2stat_status_valid\ : STD_LOGIC;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
  sig_rd_sts_decerr_reg0 <= \^sig_rd_sts_decerr_reg0\;
  sig_rsc2data_ready <= \^sig_rsc2data_ready\;
  sig_rsc2stat_status_valid <= \^sig_rsc2stat_status_valid\;
\sig_rd_sts_decerr_reg_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^d\(1),
      I1 => sig_data2rsc_decerr,
      O => \^sig_rd_sts_decerr_reg0\
    );
sig_rd_sts_decerr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_rd_sts_reg,
      D => \^sig_rd_sts_decerr_reg0\,
      Q => \^d\(1),
      R => \n_0_sig_rd_sts_interr_reg_i_1__0\
    );
\sig_rd_sts_interr_reg_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
    port map (
      I0 => \^sig_rsc2stat_status_valid\,
      I1 => sig_stat2rsc_status_ready,
      I2 => I2,
      O => \n_0_sig_rd_sts_interr_reg_i_1__0\
    );
sig_rd_sts_interr_reg_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^sig_rsc2data_ready\,
      I1 => sig_data2rsc_valid,
      O => sig_push_rd_sts_reg
    );
sig_rd_sts_interr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_rd_sts_reg,
      D => sig_rd_sts_interr_reg0,
      Q => \^d\(0),
      R => \n_0_sig_rd_sts_interr_reg_i_1__0\
    );
sig_rd_sts_okay_reg_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_rd_sts_reg,
      D => sig_rd_sts_okay_reg0,
      Q => \^d\(3),
      S => \n_0_sig_rd_sts_interr_reg_i_1__0\
    );
sig_rd_sts_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_rd_sts_reg,
      D => I1,
      Q => \^sig_rsc2data_ready\,
      S => \n_0_sig_rd_sts_interr_reg_i_1__0\
    );
sig_rd_sts_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_rd_sts_reg,
      D => sig_rd_sts_reg_full0,
      Q => \^sig_rsc2stat_status_valid\,
      R => \n_0_sig_rd_sts_interr_reg_i_1__0\
    );
sig_rd_sts_slverr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_rd_sts_reg,
      D => sig_rd_sts_slverr_reg0,
      Q => \^d\(2),
      R => \n_0_sig_rd_sts_interr_reg_i_1__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity DMA_axi_sg_rddata_cntl is
  port (
    m_axi_sg_rready : out STD_LOGIC;
    sig_data2rsc_valid : out STD_LOGIC;
    sig_data2rsc_decerr : out STD_LOGIC;
    sig_rd_sts_reg_full0 : out STD_LOGIC;
    O1 : out STD_LOGIC;
    sig_rd_sts_okay_reg0 : out STD_LOGIC;
    sig_rd_sts_interr_reg0 : out STD_LOGIC;
    sig_rd_sts_slverr_reg0 : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    m_axi_sg_rvalid : in STD_LOGIC;
    m_axi_sg_rlast : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_rd_sts_decerr_reg0 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    sig_rsc2data_ready : in STD_LOGIC;
    m_axi_sg_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of DMA_axi_sg_rddata_cntl : entity is "axi_sg_rddata_cntl";
end DMA_axi_sg_rddata_cntl;

architecture STRUCTURE of DMA_axi_sg_rddata_cntl is
  signal n_0_mm2s_rlast_del_i_1 : STD_LOGIC;
  signal \n_0_sig_coelsc_decerr_reg_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_coelsc_interr_reg_i_1__0\ : STD_LOGIC;
  signal n_0_sig_coelsc_okay_reg_i_1 : STD_LOGIC;
  signal \n_0_sig_coelsc_slverr_reg_i_1__0\ : STD_LOGIC;
  signal sig_data2rsc_calc_err : STD_LOGIC;
  signal \^sig_data2rsc_decerr\ : STD_LOGIC;
  signal sig_data2rsc_okay : STD_LOGIC;
  signal sig_data2rsc_slverr : STD_LOGIC;
  signal \^sig_data2rsc_valid\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_coelsc_interr_reg_i_1__0\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of sig_rd_sts_interr_reg_i_3 : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \sig_rd_sts_reg_empty_i_1__0\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \sig_rd_sts_reg_full_i_1__0\ : label is "soft_lutpair19";
begin
  sig_data2rsc_decerr <= \^sig_data2rsc_decerr\;
  sig_data2rsc_valid <= \^sig_data2rsc_valid\;
mm2s_rlast_del_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => m_axi_sg_rvalid,
      I1 => m_axi_sg_rlast,
      O => n_0_mm2s_rlast_del_i_1
    );
mm2s_rlast_del_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => n_0_mm2s_rlast_del_i_1,
      Q => \^sig_data2rsc_valid\,
      R => sig_stream_rst
    );
mm2s_rready_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => '1',
      Q => m_axi_sg_rready,
      R => sig_stream_rst
    );
\sig_coelsc_decerr_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAA000000000000"
    )
    port map (
      I0 => \^sig_data2rsc_decerr\,
      I1 => m_axi_sg_rvalid,
      I2 => m_axi_sg_rresp(0),
      I3 => m_axi_sg_rresp(1),
      I4 => sig_rsc2data_ready,
      I5 => I2,
      O => \n_0_sig_coelsc_decerr_reg_i_1__0\
    );
sig_coelsc_decerr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_sig_coelsc_decerr_reg_i_1__0\,
      Q => \^sig_data2rsc_decerr\,
      R => '0'
    );
\sig_coelsc_interr_reg_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => sig_data2rsc_calc_err,
      I1 => I2,
      I2 => sig_rsc2data_ready,
      I3 => m_axi_sg_rvalid,
      O => \n_0_sig_coelsc_interr_reg_i_1__0\
    );
sig_coelsc_interr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_sig_coelsc_interr_reg_i_1__0\,
      Q => sig_data2rsc_calc_err,
      R => '0'
    );
sig_coelsc_okay_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2EFFFFFF"
    )
    port map (
      I0 => sig_data2rsc_okay,
      I1 => m_axi_sg_rvalid,
      I2 => m_axi_sg_rresp(1),
      I3 => sig_rsc2data_ready,
      I4 => I2,
      O => n_0_sig_coelsc_okay_reg_i_1
    );
sig_coelsc_okay_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => n_0_sig_coelsc_okay_reg_i_1,
      Q => sig_data2rsc_okay,
      R => '0'
    );
\sig_coelsc_slverr_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEA000000000000"
    )
    port map (
      I0 => sig_data2rsc_slverr,
      I1 => m_axi_sg_rvalid,
      I2 => m_axi_sg_rresp(1),
      I3 => m_axi_sg_rresp(0),
      I4 => sig_rsc2data_ready,
      I5 => I2,
      O => \n_0_sig_coelsc_slverr_reg_i_1__0\
    );
sig_coelsc_slverr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_sig_coelsc_slverr_reg_i_1__0\,
      Q => sig_data2rsc_slverr,
      R => '0'
    );
sig_rd_sts_interr_reg_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => sig_data2rsc_calc_err,
      I1 => D(0),
      O => sig_rd_sts_interr_reg0
    );
sig_rd_sts_okay_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
    port map (
      I0 => sig_data2rsc_slverr,
      I1 => D(1),
      I2 => sig_data2rsc_okay,
      I3 => sig_rd_sts_decerr_reg0,
      I4 => sig_data2rsc_calc_err,
      I5 => D(0),
      O => sig_rd_sts_okay_reg0
    );
\sig_rd_sts_reg_empty_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^sig_data2rsc_valid\,
      I1 => sig_data2rsc_calc_err,
      O => O1
    );
\sig_rd_sts_reg_full_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => sig_data2rsc_calc_err,
      I1 => \^sig_data2rsc_valid\,
      O => sig_rd_sts_reg_full0
    );
\sig_rd_sts_slverr_reg_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => sig_data2rsc_slverr,
      I1 => D(1),
      O => sig_rd_sts_slverr_reg0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity DMA_axi_sg_reset is
  port (
    sig_s_h_halt_reg : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of DMA_axi_sg_reset : entity is "axi_sg_reset";
end DMA_axi_sg_reset;

architecture STRUCTURE of DMA_axi_sg_reset is
  signal \^sig_s_h_halt_reg\ : STD_LOGIC;
begin
  sig_s_h_halt_reg <= \^sig_s_h_halt_reg\;
sig_s_h_halt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \^sig_s_h_halt_reg\,
      Q => \^sig_s_h_halt_reg\,
      R => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity DMA_axi_sg_scc is
  port (
    sig_cmd_reg_empty : out STD_LOGIC;
    sig_btt_is_zero_reg : out STD_LOGIC;
    sig_push_addr_reg1_out : out STD_LOGIC;
    O1 : out STD_LOGIC;
    sm_set_error : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    O2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    sig_cmd2mstr_cmd_valid : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    I5 : in STD_LOGIC_VECTOR ( 32 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of DMA_axi_sg_scc : entity is "axi_sg_scc";
end DMA_axi_sg_scc;

architecture STRUCTURE of DMA_axi_sg_scc is
  signal n_0_sig_cmd2addr_valid1_i_1 : STD_LOGIC;
  signal n_0_sig_cmd_reg_empty_i_1 : STD_LOGIC;
  signal n_0_sm_set_error_i_1 : STD_LOGIC;
  signal \^sig_btt_is_zero_reg\ : STD_LOGIC;
  signal \^sig_cmd_reg_empty\ : STD_LOGIC;
  signal sig_load_input_cmd : STD_LOGIC;
  signal sig_mstr2addr_cmd_valid : STD_LOGIC;
  signal \^sm_set_error\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_addr_valid_reg_i_1__0\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of sm_set_error_i_1 : label is "soft_lutpair18";
begin
  sig_btt_is_zero_reg <= \^sig_btt_is_zero_reg\;
  sig_cmd_reg_empty <= \^sig_cmd_reg_empty\;
  sm_set_error <= \^sm_set_error\;
\sig_addr_valid_reg_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^sm_set_error\,
      O => O1
    );
sig_btt_is_zero_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => I1,
      Q => \^sig_btt_is_zero_reg\,
      R => '0'
    );
sig_cmd2addr_valid1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00EA000000000000"
    )
    port map (
      I0 => sig_mstr2addr_cmd_valid,
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^sig_cmd_reg_empty\,
      I3 => I2,
      I4 => I3,
      I5 => I4,
      O => n_0_sig_cmd2addr_valid1_i_1
    );
sig_cmd2addr_valid1_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => n_0_sig_cmd2addr_valid1_i_1,
      Q => sig_mstr2addr_cmd_valid,
      R => '0'
    );
\sig_cmd_addr_reg[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^sig_cmd_reg_empty\,
      I1 => sig_cmd2mstr_cmd_valid,
      O => sig_load_input_cmd
    );
\sig_cmd_addr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => I5(1),
      Q => Q(0),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => I5(11),
      Q => Q(10),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => I5(12),
      Q => Q(11),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => I5(13),
      Q => Q(12),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => I5(14),
      Q => Q(13),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => I5(15),
      Q => Q(14),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => I5(16),
      Q => Q(15),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => I5(17),
      Q => Q(16),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => I5(18),
      Q => Q(17),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => I5(19),
      Q => Q(18),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => I5(20),
      Q => Q(19),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => I5(2),
      Q => Q(1),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => I5(21),
      Q => Q(20),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => I5(22),
      Q => Q(21),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => I5(23),
      Q => Q(22),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => I5(24),
      Q => Q(23),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => I5(25),
      Q => Q(24),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => I5(26),
      Q => Q(25),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => I5(27),
      Q => Q(26),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => I5(28),
      Q => Q(27),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => I5(29),
      Q => Q(28),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => I5(30),
      Q => Q(29),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => I5(3),
      Q => Q(2),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => I5(31),
      Q => Q(30),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => I5(32),
      Q => Q(31),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => I5(4),
      Q => Q(3),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => I5(5),
      Q => Q(4),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => I5(6),
      Q => Q(5),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => I5(7),
      Q => Q(6),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => I5(8),
      Q => Q(7),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => I5(9),
      Q => Q(8),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => I5(10),
      Q => Q(9),
      R => SR(0)
    );
\sig_cmd_burst_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => I5(0),
      Q => O2(0),
      R => SR(0)
    );
\sig_cmd_burst_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => '0',
      Q => O2(1),
      R => SR(0)
    );
sig_cmd_reg_empty_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2FFFFFF"
    )
    port map (
      I0 => \^sig_cmd_reg_empty\,
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => I2,
      I3 => I3,
      I4 => I4,
      O => n_0_sig_cmd_reg_empty_i_1
    );
sig_cmd_reg_empty_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => n_0_sig_cmd_reg_empty_i_1,
      Q => \^sig_cmd_reg_empty\,
      R => '0'
    );
\sig_next_addr_reg[31]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => sig_mstr2addr_cmd_valid,
      I1 => I2,
      I2 => I3,
      O => sig_push_addr_reg1_out
    );
sm_set_error_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^sig_btt_is_zero_reg\,
      I1 => \^sm_set_error\,
      O => n_0_sm_set_error_i_1
    );
sm_set_error_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => n_0_sm_set_error_i_1,
      Q => \^sm_set_error\,
      R => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity DMA_axi_sg_scc_wr is
  port (
    sig_cmd_reg_empty : out STD_LOGIC;
    O1 : out STD_LOGIC;
    sig_push_addr_reg1_out : out STD_LOGIC;
    sig_mstr2data_cmd_valid : out STD_LOGIC;
    O2 : out STD_LOGIC;
    sig_calc2dm_calc_err : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    O3 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    sig_cmd2mstr_cmd_valid : in STD_LOGIC;
    sig_addr2wsc_cmd_fifo_empty : in STD_LOGIC;
    I2 : in STD_LOGIC;
    sig_data2all_tlast_error : in STD_LOGIC;
    I3 : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    I4 : in STD_LOGIC_VECTOR ( 32 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of DMA_axi_sg_scc_wr : entity is "axi_sg_scc_wr";
end DMA_axi_sg_scc_wr;

architecture STRUCTURE of DMA_axi_sg_scc_wr is
  signal \^o1\ : STD_LOGIC;
  signal n_0_sig_cmd2addr_valid1_i_1 : STD_LOGIC;
  signal \n_0_sig_cmd_reg_empty_i_1__0\ : STD_LOGIC;
  signal n_0_sm_set_error_i_1 : STD_LOGIC;
  signal \^sig_calc2dm_calc_err\ : STD_LOGIC;
  signal \^sig_cmd_reg_empty\ : STD_LOGIC;
  signal sig_load_input_cmd : STD_LOGIC;
  signal \^sig_mstr2data_cmd_valid\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_addr_valid_reg_i_1__1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of sm_set_error_i_1 : label is "soft_lutpair22";
begin
  O1 <= \^o1\;
  sig_calc2dm_calc_err <= \^sig_calc2dm_calc_err\;
  sig_cmd_reg_empty <= \^sig_cmd_reg_empty\;
  sig_mstr2data_cmd_valid <= \^sig_mstr2data_cmd_valid\;
\sig_addr_valid_reg_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^sig_calc2dm_calc_err\,
      O => O2
    );
sig_btt_is_zero_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => I1,
      Q => \^o1\,
      R => '0'
    );
sig_cmd2addr_valid1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E000000000"
    )
    port map (
      I0 => \^sig_mstr2data_cmd_valid\,
      I1 => sig_load_input_cmd,
      I2 => sig_addr2wsc_cmd_fifo_empty,
      I3 => I2,
      I4 => sig_data2all_tlast_error,
      I5 => I3,
      O => n_0_sig_cmd2addr_valid1_i_1
    );
sig_cmd2addr_valid1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => n_0_sig_cmd2addr_valid1_i_1,
      Q => \^sig_mstr2data_cmd_valid\,
      R => '0'
    );
\sig_cmd_addr_reg[31]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^sig_cmd_reg_empty\,
      I1 => sig_cmd2mstr_cmd_valid,
      O => sig_load_input_cmd
    );
\sig_cmd_addr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => I4(1),
      Q => Q(0),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => I4(11),
      Q => Q(10),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => I4(12),
      Q => Q(11),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => I4(13),
      Q => Q(12),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => I4(14),
      Q => Q(13),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => I4(15),
      Q => Q(14),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => I4(16),
      Q => Q(15),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => I4(17),
      Q => Q(16),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => I4(18),
      Q => Q(17),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => I4(19),
      Q => Q(18),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => I4(20),
      Q => Q(19),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => I4(2),
      Q => Q(1),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => I4(21),
      Q => Q(20),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => I4(22),
      Q => Q(21),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => I4(23),
      Q => Q(22),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => I4(24),
      Q => Q(23),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => I4(25),
      Q => Q(24),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => I4(26),
      Q => Q(25),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => I4(27),
      Q => Q(26),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => I4(28),
      Q => Q(27),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => I4(29),
      Q => Q(28),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => I4(30),
      Q => Q(29),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => I4(3),
      Q => Q(2),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => I4(31),
      Q => Q(30),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => I4(32),
      Q => Q(31),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => I4(4),
      Q => Q(3),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => I4(5),
      Q => Q(4),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => I4(6),
      Q => Q(5),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => I4(7),
      Q => Q(6),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => I4(8),
      Q => Q(7),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => I4(9),
      Q => Q(8),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => I4(10),
      Q => Q(9),
      R => SR(0)
    );
\sig_cmd_burst_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => I4(0),
      Q => O3(0),
      R => SR(0)
    );
\sig_cmd_burst_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => '0',
      Q => O3(1),
      R => SR(0)
    );
\sig_cmd_reg_empty_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF2FFFFFFFFF"
    )
    port map (
      I0 => \^sig_cmd_reg_empty\,
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => sig_addr2wsc_cmd_fifo_empty,
      I3 => I2,
      I4 => sig_data2all_tlast_error,
      I5 => I3,
      O => \n_0_sig_cmd_reg_empty_i_1__0\
    );
sig_cmd_reg_empty_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_sig_cmd_reg_empty_i_1__0\,
      Q => \^sig_cmd_reg_empty\,
      R => '0'
    );
\sig_next_addr_reg[31]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => \^sig_mstr2data_cmd_valid\,
      I1 => sig_addr2wsc_cmd_fifo_empty,
      I2 => I2,
      I3 => sig_data2all_tlast_error,
      O => sig_push_addr_reg1_out
    );
sm_set_error_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^o1\,
      I1 => \^sig_calc2dm_calc_err\,
      O => n_0_sm_set_error_i_1
    );
sm_set_error_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => n_0_sm_set_error_i_1,
      Q => \^sig_calc2dm_calc_err\,
      R => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity DMA_axi_sg_updt_cmdsts_if is
  port (
    updt_decerr : out STD_LOGIC;
    updt_interr : out STD_LOGIC;
    updt_slverr : out STD_LOGIC;
    p_18_out : out STD_LOGIC;
    updt_done : out STD_LOGIC;
    O1 : out STD_LOGIC;
    p_3_out : out STD_LOGIC;
    p_13_out : out STD_LOGIC;
    O6 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    updt_decerr_i : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    updt_interr_i : in STD_LOGIC;
    updt_slverr_i : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    m_axi_sg_aresetn : in STD_LOGIC;
    p_5_out : in STD_LOGIC;
    I3 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_11_out_2 : in STD_LOGIC;
    p_54_out : in STD_LOGIC;
    I4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of DMA_axi_sg_updt_cmdsts_if : entity is "axi_sg_updt_cmdsts_if";
end DMA_axi_sg_updt_cmdsts_if;

architecture STRUCTURE of DMA_axi_sg_updt_cmdsts_if is
  signal \n_0_updt_cs[0]_i_3\ : STD_LOGIC;
  signal n_0_updt_error_i_1 : STD_LOGIC;
  signal \^p_3_out\ : STD_LOGIC;
  signal \^updt_decerr\ : STD_LOGIC;
  signal \^updt_done\ : STD_LOGIC;
  signal \^updt_interr\ : STD_LOGIC;
  signal \^updt_slverr\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM_i_2\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of updt_error_i_1 : label is "soft_lutpair0";
begin
  p_3_out <= \^p_3_out\;
  updt_decerr <= \^updt_decerr\;
  updt_done <= \^updt_done\;
  updt_interr <= \^updt_interr\;
  updt_slverr <= \^updt_slverr\;
\GEN_CH1_UPDATE.ch1_updt_idle_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
    port map (
      I0 => \^p_3_out\,
      I1 => m_axi_sg_aresetn,
      I2 => p_5_out,
      O => O1
    );
\GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^updt_done\,
      I1 => p_11_out_2,
      O => p_13_out
    );
\GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^p_3_out\,
      I1 => p_54_out,
      O => O6
    );
s_axis_updt_cmd_tvalid_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => I1,
      Q => p_18_out,
      R => '0'
    );
\updt_cs[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F2F0"
    )
    port map (
      I0 => I4,
      I1 => \^p_3_out\,
      I2 => \n_0_updt_cs[0]_i_3\,
      I3 => Q(1),
      I4 => Q(2),
      O => D(0)
    );
\updt_cs[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"003032320F3F3232"
    )
    port map (
      I0 => I3,
      I1 => \^p_3_out\,
      I2 => Q(1),
      I3 => \^updt_done\,
      I4 => Q(0),
      I5 => E(0),
      O => \n_0_updt_cs[0]_i_3\
    );
updt_decerr_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => updt_decerr_i,
      Q => \^updt_decerr\,
      R => SR(0)
    );
updt_done_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => I2,
      Q => \^updt_done\,
      R => '0'
    );
updt_error_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \^updt_slverr\,
      I1 => \^updt_decerr\,
      I2 => \^updt_interr\,
      I3 => \^p_3_out\,
      O => n_0_updt_error_i_1
    );
updt_error_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => n_0_updt_error_i_1,
      Q => \^p_3_out\,
      R => SR(0)
    );
updt_interr_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => updt_interr_i,
      Q => \^updt_interr\,
      R => SR(0)
    );
updt_slverr_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => updt_slverr_i,
      Q => \^updt_slverr\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity DMA_axi_sg_updt_queue is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_2_in : out STD_LOGIC;
    p_3_in : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    p_11_out_2 : out STD_LOGIC;
    p_10_out_3 : out STD_LOGIC;
    p_9_out : out STD_LOGIC;
    p_8_out_4 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    m_axi_sg_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    p_34_out : out STD_LOGIC;
    p_35_out : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O8 : out STD_LOGIC_VECTOR ( 0 to 0 );
    I5 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    I7 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    I8 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    I9 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    I10 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    I11 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    follower_full_mm2s : out STD_LOGIC;
    in005_out : in STD_LOGIC;
    in00 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_aclk : in STD_LOGIC;
    p_36_out_0 : in STD_LOGIC;
    sig_halt_reg : in STD_LOGIC;
    I1 : in STD_LOGIC;
    p_5_out : in STD_LOGIC;
    I2 : in STD_LOGIC;
    m_axi_sg_aresetn : in STD_LOGIC;
    I3 : in STD_LOGIC;
    p_48_out : in STD_LOGIC;
    p_47_out : in STD_LOGIC;
    p_46_out : in STD_LOGIC;
    I4 : in STD_LOGIC;
    s_axis_mm2s_updtsts_tvalid : in STD_LOGIC;
    s_axis_mm2s_updtptr_tvalid : in STD_LOGIC;
    I18 : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 27 downto 0 );
    I20 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I21 : in STD_LOGIC_VECTOR ( 33 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of DMA_axi_sg_updt_queue : entity is "axi_sg_updt_queue";
end DMA_axi_sg_updt_queue;

architecture STRUCTURE of DMA_axi_sg_updt_queue is
  signal L : STD_LOGIC_VECTOR ( 31 downto 5 );
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o6\ : STD_LOGIC;
  signal \^o7\ : STD_LOGIC;
  signal \^o8\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^follower_full_mm2s\ : STD_LOGIC;
  signal follower_reg_mm2s : STD_LOGIC_VECTOR ( 33 downto 0 );
  signal follower_reg_s2mm : STD_LOGIC_VECTOR ( 33 downto 0 );
  signal \n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_i_1\ : STD_LOGIC;
  signal \n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_i_1\ : STD_LOGIC;
  signal \n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_empty_i_1\ : STD_LOGIC;
  signal \n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_i_1\ : STD_LOGIC;
  signal \n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_empty_i_1\ : STD_LOGIC;
  signal \n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_full_i_1\ : STD_LOGIC;
  signal n_0_dma_decerr_i_1 : STD_LOGIC;
  signal n_0_dma_interr_i_1 : STD_LOGIC;
  signal n_0_dma_slverr_i_1 : STD_LOGIC;
  signal \n_0_pntr_cs[0]_i_2\ : STD_LOGIC;
  signal \n_0_pntr_cs[1]_i_2\ : STD_LOGIC;
  signal \n_0_updt_curdesc[10]_i_1\ : STD_LOGIC;
  signal \n_0_updt_curdesc[11]_i_1\ : STD_LOGIC;
  signal \n_0_updt_curdesc[12]_i_1\ : STD_LOGIC;
  signal \n_0_updt_curdesc[13]_i_1\ : STD_LOGIC;
  signal \n_0_updt_curdesc[14]_i_1\ : STD_LOGIC;
  signal \n_0_updt_curdesc[15]_i_1\ : STD_LOGIC;
  signal \n_0_updt_curdesc[16]_i_1\ : STD_LOGIC;
  signal \n_0_updt_curdesc[17]_i_1\ : STD_LOGIC;
  signal \n_0_updt_curdesc[18]_i_1\ : STD_LOGIC;
  signal \n_0_updt_curdesc[19]_i_1\ : STD_LOGIC;
  signal \n_0_updt_curdesc[20]_i_1\ : STD_LOGIC;
  signal \n_0_updt_curdesc[21]_i_1\ : STD_LOGIC;
  signal \n_0_updt_curdesc[22]_i_1\ : STD_LOGIC;
  signal \n_0_updt_curdesc[23]_i_1\ : STD_LOGIC;
  signal \n_0_updt_curdesc[24]_i_1\ : STD_LOGIC;
  signal \n_0_updt_curdesc[25]_i_1\ : STD_LOGIC;
  signal \n_0_updt_curdesc[26]_i_1\ : STD_LOGIC;
  signal \n_0_updt_curdesc[27]_i_1\ : STD_LOGIC;
  signal \n_0_updt_curdesc[28]_i_1\ : STD_LOGIC;
  signal \n_0_updt_curdesc[29]_i_1\ : STD_LOGIC;
  signal \n_0_updt_curdesc[30]_i_1\ : STD_LOGIC;
  signal \n_0_updt_curdesc[31]_i_1\ : STD_LOGIC;
  signal \n_0_updt_curdesc[4]_i_1\ : STD_LOGIC;
  signal \n_0_updt_curdesc[5]_i_1\ : STD_LOGIC;
  signal \n_0_updt_curdesc[6]_i_1\ : STD_LOGIC;
  signal \n_0_updt_curdesc[7]_i_1\ : STD_LOGIC;
  signal \n_0_updt_curdesc[8]_i_1\ : STD_LOGIC;
  signal \n_0_updt_curdesc[9]_i_1\ : STD_LOGIC;
  signal n_0_updt_ioc_i_1 : STD_LOGIC;
  signal \^p_10_out_3\ : STD_LOGIC;
  signal \^p_11_out_2\ : STD_LOGIC;
  signal \^p_8_out_4\ : STD_LOGIC;
  signal \^p_9_out\ : STD_LOGIC;
  signal pntr_cs : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pntr_ns : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ptr_queue_dout : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal sts_queue_dout : STD_LOGIC_VECTOR ( 33 downto 0 );
  signal sts_queue_empty : STD_LOGIC;
  signal sts_rden : STD_LOGIC;
  signal updt2_tlast : STD_LOGIC;
  attribute MARK_DEBUG : boolean;
  attribute MARK_DEBUG of updt2_tlast : signal is std.standard.true;
  signal updt2_tvalid : STD_LOGIC;
  attribute MARK_DEBUG of updt2_tvalid : signal is std.standard.true;
  signal updt_active_d1 : STD_LOGIC;
  signal updt_curdesc0 : STD_LOGIC;
  signal updt_tlast : STD_LOGIC;
  attribute MARK_DEBUG of updt_tlast : signal is std.standard.true;
  signal updt_tvalid : STD_LOGIC;
  attribute MARK_DEBUG of updt_tvalid : signal is std.standard.true;
  signal writing_status : STD_LOGIC;
  signal writing_status_d1 : STD_LOGIC;
  signal writing_status_re_ch1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_CH1_UPDATE.ch1_updt_idle_i_5\ : label is "soft_lutpair5";
  attribute KEEP : string;
  attribute KEEP of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[0]\ : label is "yes";
  attribute mark_debug_string : string;
  attribute mark_debug_string of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[0]\ : label is "true";
  attribute KEEP of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[10]\ : label is "yes";
  attribute mark_debug_string of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[10]\ : label is "true";
  attribute KEEP of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[11]\ : label is "yes";
  attribute mark_debug_string of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[11]\ : label is "true";
  attribute KEEP of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[12]\ : label is "yes";
  attribute mark_debug_string of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[12]\ : label is "true";
  attribute KEEP of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[13]\ : label is "yes";
  attribute mark_debug_string of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[13]\ : label is "true";
  attribute KEEP of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[14]\ : label is "yes";
  attribute mark_debug_string of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[14]\ : label is "true";
  attribute KEEP of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[15]\ : label is "yes";
  attribute mark_debug_string of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[15]\ : label is "true";
  attribute KEEP of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[16]\ : label is "yes";
  attribute mark_debug_string of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[16]\ : label is "true";
  attribute KEEP of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[17]\ : label is "yes";
  attribute mark_debug_string of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[17]\ : label is "true";
  attribute KEEP of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[18]\ : label is "yes";
  attribute mark_debug_string of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[18]\ : label is "true";
  attribute KEEP of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[19]\ : label is "yes";
  attribute mark_debug_string of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[19]\ : label is "true";
  attribute KEEP of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[1]\ : label is "yes";
  attribute mark_debug_string of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[1]\ : label is "true";
  attribute KEEP of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[20]\ : label is "yes";
  attribute mark_debug_string of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[20]\ : label is "true";
  attribute KEEP of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[21]\ : label is "yes";
  attribute mark_debug_string of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[21]\ : label is "true";
  attribute KEEP of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[22]\ : label is "yes";
  attribute mark_debug_string of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[22]\ : label is "true";
  attribute KEEP of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[23]\ : label is "yes";
  attribute mark_debug_string of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[23]\ : label is "true";
  attribute KEEP of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[24]\ : label is "yes";
  attribute mark_debug_string of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[24]\ : label is "true";
  attribute KEEP of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[25]\ : label is "yes";
  attribute mark_debug_string of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[25]\ : label is "true";
  attribute KEEP of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[26]\ : label is "yes";
  attribute mark_debug_string of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[26]\ : label is "true";
  attribute KEEP of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[27]\ : label is "yes";
  attribute mark_debug_string of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[27]\ : label is "true";
  attribute KEEP of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[28]\ : label is "yes";
  attribute mark_debug_string of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[28]\ : label is "true";
  attribute KEEP of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[29]\ : label is "yes";
  attribute mark_debug_string of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[29]\ : label is "true";
  attribute KEEP of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[2]\ : label is "yes";
  attribute mark_debug_string of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[2]\ : label is "true";
  attribute KEEP of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[30]\ : label is "yes";
  attribute mark_debug_string of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[30]\ : label is "true";
  attribute KEEP of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[31]\ : label is "yes";
  attribute mark_debug_string of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[31]\ : label is "true";
  attribute KEEP of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[32]\ : label is "yes";
  attribute mark_debug_string of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[32]\ : label is "true";
  attribute KEEP of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[33]\ : label is "yes";
  attribute mark_debug_string of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[33]\ : label is "true";
  attribute KEEP of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[3]\ : label is "yes";
  attribute mark_debug_string of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[3]\ : label is "true";
  attribute KEEP of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[4]\ : label is "yes";
  attribute mark_debug_string of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[4]\ : label is "true";
  attribute KEEP of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[5]\ : label is "yes";
  attribute mark_debug_string of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[5]\ : label is "true";
  attribute KEEP of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[6]\ : label is "yes";
  attribute mark_debug_string of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[6]\ : label is "true";
  attribute KEEP of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[7]\ : label is "yes";
  attribute mark_debug_string of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[7]\ : label is "true";
  attribute KEEP of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[8]\ : label is "yes";
  attribute mark_debug_string of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[8]\ : label is "true";
  attribute KEEP of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[9]\ : label is "yes";
  attribute mark_debug_string of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[9]\ : label is "true";
  attribute SOFT_HLUTNM of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_empty_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_full_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \updt_cs[0]_i_2\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of updt_ioc_i_2 : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of writing_status_d1_i_1 : label is "soft_lutpair4";
begin
  O1 <= \^o1\;
  O2 <= \^o2\;
  O6 <= \^o6\;
  O7 <= \^o7\;
  O8(0) <= \^o8\(0);
  follower_full_mm2s <= \^follower_full_mm2s\;
  \out\(0) <= follower_reg_mm2s(33);
  p_10_out_3 <= \^p_10_out_3\;
  p_11_out_2 <= \^p_11_out_2\;
  p_2_in <= updt2_tvalid;
  p_3_in <= updt_tvalid;
  p_8_out_4 <= \^p_8_out_4\;
  p_9_out <= \^p_9_out\;
  updt_tlast <= in005_out;
  updt_tvalid <= in00;
\GEN_CH1_UPDATE.ch1_updt_idle_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => \^o1\,
      I1 => \^o2\,
      I2 => p_5_out,
      O => O4
    );
\GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^o7\,
      O => p_35_out
    );
\GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^o6\,
      O => p_34_out
    );
\GEN_NO_UPR_MSB_CURDESC.updt_curdesc_wren_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002E00"
    )
    port map (
      I0 => I2,
      I1 => p_36_out_0,
      I2 => \^o2\,
      I3 => pntr_cs(0),
      I4 => pntr_cs(1),
      O => updt_curdesc0
    );
\GEN_NO_UPR_MSB_CURDESC.updt_curdesc_wren_reg\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => updt_curdesc0,
      Q => E(0),
      R => SR(0)
    );
\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => updt_tlast,
      I1 => p_36_out_0,
      I2 => updt2_tlast,
      O => O3
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => \^o1\,
      I1 => sts_queue_empty,
      I2 => I4,
      O => \n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_i_1\
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_i_1\,
      Q => \^o1\,
      R => '0'
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08C808C808C8C8C8"
    )
    port map (
      I0 => sts_rden,
      I1 => m_axi_sg_aresetn,
      I2 => \^follower_full_mm2s\,
      I3 => p_36_out_0,
      I4 => I1,
      I5 => sig_halt_reg,
      O => \n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_i_1\
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_i_1\,
      Q => \^follower_full_mm2s\,
      R => '0'
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s[33]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^o1\,
      I1 => sts_queue_empty,
      O => sts_rden
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sts_rden,
      D => sts_queue_dout(0),
      Q => follower_reg_mm2s(0),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sts_rden,
      D => sts_queue_dout(10),
      Q => follower_reg_mm2s(10),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sts_rden,
      D => sts_queue_dout(11),
      Q => follower_reg_mm2s(11),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sts_rden,
      D => sts_queue_dout(12),
      Q => follower_reg_mm2s(12),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sts_rden,
      D => sts_queue_dout(13),
      Q => follower_reg_mm2s(13),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sts_rden,
      D => sts_queue_dout(14),
      Q => follower_reg_mm2s(14),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sts_rden,
      D => sts_queue_dout(15),
      Q => follower_reg_mm2s(15),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sts_rden,
      D => sts_queue_dout(16),
      Q => follower_reg_mm2s(16),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sts_rden,
      D => sts_queue_dout(17),
      Q => follower_reg_mm2s(17),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sts_rden,
      D => sts_queue_dout(18),
      Q => follower_reg_mm2s(18),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sts_rden,
      D => sts_queue_dout(19),
      Q => follower_reg_mm2s(19),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sts_rden,
      D => sts_queue_dout(1),
      Q => follower_reg_mm2s(1),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sts_rden,
      D => sts_queue_dout(20),
      Q => follower_reg_mm2s(20),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sts_rden,
      D => sts_queue_dout(21),
      Q => follower_reg_mm2s(21),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sts_rden,
      D => sts_queue_dout(22),
      Q => follower_reg_mm2s(22),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sts_rden,
      D => sts_queue_dout(23),
      Q => follower_reg_mm2s(23),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sts_rden,
      D => sts_queue_dout(24),
      Q => follower_reg_mm2s(24),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sts_rden,
      D => sts_queue_dout(25),
      Q => follower_reg_mm2s(25),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sts_rden,
      D => sts_queue_dout(26),
      Q => follower_reg_mm2s(26),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sts_rden,
      D => sts_queue_dout(27),
      Q => follower_reg_mm2s(27),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sts_rden,
      D => sts_queue_dout(28),
      Q => follower_reg_mm2s(28),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sts_rden,
      D => sts_queue_dout(29),
      Q => follower_reg_mm2s(29),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sts_rden,
      D => sts_queue_dout(2),
      Q => follower_reg_mm2s(2),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sts_rden,
      D => sts_queue_dout(30),
      Q => follower_reg_mm2s(30),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sts_rden,
      D => sts_queue_dout(31),
      Q => follower_reg_mm2s(31),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sts_rden,
      D => sts_queue_dout(32),
      Q => follower_reg_mm2s(32),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sts_rden,
      D => sts_queue_dout(33),
      Q => follower_reg_mm2s(33),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sts_rden,
      D => sts_queue_dout(3),
      Q => follower_reg_mm2s(3),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sts_rden,
      D => sts_queue_dout(4),
      Q => follower_reg_mm2s(4),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sts_rden,
      D => sts_queue_dout(5),
      Q => follower_reg_mm2s(5),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sts_rden,
      D => sts_queue_dout(6),
      Q => follower_reg_mm2s(6),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sts_rden,
      D => sts_queue_dout(7),
      Q => follower_reg_mm2s(7),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sts_rden,
      D => sts_queue_dout(8),
      Q => follower_reg_mm2s(8),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sts_rden,
      D => sts_queue_dout(9),
      Q => follower_reg_mm2s(9),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I18(0),
      D => D(6),
      Q => ptr_queue_dout(10),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I18(0),
      D => D(7),
      Q => ptr_queue_dout(11),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I18(0),
      D => D(8),
      Q => ptr_queue_dout(12),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I18(0),
      D => D(9),
      Q => ptr_queue_dout(13),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I18(0),
      D => D(10),
      Q => ptr_queue_dout(14),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I18(0),
      D => D(11),
      Q => ptr_queue_dout(15),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I18(0),
      D => D(12),
      Q => ptr_queue_dout(16),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I18(0),
      D => D(13),
      Q => ptr_queue_dout(17),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I18(0),
      D => D(14),
      Q => ptr_queue_dout(18),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I18(0),
      D => D(15),
      Q => ptr_queue_dout(19),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I18(0),
      D => D(16),
      Q => ptr_queue_dout(20),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I18(0),
      D => D(17),
      Q => ptr_queue_dout(21),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I18(0),
      D => D(18),
      Q => ptr_queue_dout(22),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I18(0),
      D => D(19),
      Q => ptr_queue_dout(23),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I18(0),
      D => D(20),
      Q => ptr_queue_dout(24),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I18(0),
      D => D(21),
      Q => ptr_queue_dout(25),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I18(0),
      D => D(22),
      Q => ptr_queue_dout(26),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I18(0),
      D => D(23),
      Q => ptr_queue_dout(27),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I18(0),
      D => D(24),
      Q => ptr_queue_dout(28),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I18(0),
      D => D(25),
      Q => ptr_queue_dout(29),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I18(0),
      D => D(26),
      Q => ptr_queue_dout(30),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I18(0),
      D => D(27),
      Q => ptr_queue_dout(31),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I18(0),
      D => D(0),
      Q => ptr_queue_dout(4),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I18(0),
      D => D(1),
      Q => ptr_queue_dout(5),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I18(0),
      D => D(2),
      Q => ptr_queue_dout(6),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I18(0),
      D => D(3),
      Q => ptr_queue_dout(7),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I18(0),
      D => D(4),
      Q => ptr_queue_dout(8),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I18(0),
      D => D(5),
      Q => ptr_queue_dout(9),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_empty_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFDF0FDF0FDF0F"
    )
    port map (
      I0 => s_axis_mm2s_updtptr_tvalid,
      I1 => \^o7\,
      I2 => m_axi_sg_aresetn,
      I3 => \^o2\,
      I4 => p_36_out_0,
      I5 => updt_curdesc0,
      O => \n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_empty_i_1\
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_empty_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_empty_i_1\,
      Q => \^o2\,
      R => '0'
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E000E0E0E0E0E0E0"
    )
    port map (
      I0 => \^o7\,
      I1 => s_axis_mm2s_updtptr_tvalid,
      I2 => m_axi_sg_aresetn,
      I3 => \^o2\,
      I4 => p_36_out_0,
      I5 => updt_curdesc0,
      O => \n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_i_1\
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_i_1\,
      Q => \^o7\,
      R => '0'
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I20(0),
      D => I21(0),
      Q => sts_queue_dout(0),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I20(0),
      D => I21(10),
      Q => sts_queue_dout(10),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I20(0),
      D => I21(11),
      Q => sts_queue_dout(11),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I20(0),
      D => I21(12),
      Q => sts_queue_dout(12),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I20(0),
      D => I21(13),
      Q => sts_queue_dout(13),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I20(0),
      D => I21(14),
      Q => sts_queue_dout(14),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I20(0),
      D => I21(15),
      Q => sts_queue_dout(15),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I20(0),
      D => I21(16),
      Q => sts_queue_dout(16),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I20(0),
      D => I21(17),
      Q => sts_queue_dout(17),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I20(0),
      D => I21(18),
      Q => sts_queue_dout(18),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I20(0),
      D => I21(19),
      Q => sts_queue_dout(19),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I20(0),
      D => I21(1),
      Q => sts_queue_dout(1),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I20(0),
      D => I21(20),
      Q => sts_queue_dout(20),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I20(0),
      D => I21(21),
      Q => sts_queue_dout(21),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I20(0),
      D => I21(22),
      Q => sts_queue_dout(22),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I20(0),
      D => I21(23),
      Q => sts_queue_dout(23),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I20(0),
      D => I21(24),
      Q => sts_queue_dout(24),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I20(0),
      D => I21(25),
      Q => sts_queue_dout(25),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I20(0),
      D => I21(26),
      Q => sts_queue_dout(26),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I20(0),
      D => I21(27),
      Q => sts_queue_dout(27),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I20(0),
      D => I21(28),
      Q => sts_queue_dout(28),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I20(0),
      D => I21(29),
      Q => sts_queue_dout(29),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I20(0),
      D => I21(2),
      Q => sts_queue_dout(2),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I20(0),
      D => I21(30),
      Q => sts_queue_dout(30),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I20(0),
      D => I21(31),
      Q => sts_queue_dout(31),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I20(0),
      D => I21(32),
      Q => sts_queue_dout(32),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I20(0),
      D => I21(33),
      Q => sts_queue_dout(33),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I20(0),
      D => I21(3),
      Q => sts_queue_dout(3),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I20(0),
      D => I21(4),
      Q => sts_queue_dout(4),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I20(0),
      D => I21(5),
      Q => sts_queue_dout(5),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I20(0),
      D => I21(6),
      Q => sts_queue_dout(6),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I20(0),
      D => I21(7),
      Q => sts_queue_dout(7),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I20(0),
      D => I21(8),
      Q => sts_queue_dout(8),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => I20(0),
      D => I21(9),
      Q => sts_queue_dout(9),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_empty_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFDFFF0F"
    )
    port map (
      I0 => s_axis_mm2s_updtsts_tvalid,
      I1 => \^o6\,
      I2 => m_axi_sg_aresetn,
      I3 => \^o1\,
      I4 => sts_queue_empty,
      O => \n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_empty_i_1\
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_empty_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_empty_i_1\,
      Q => sts_queue_empty,
      R => '0'
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_full_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0E000E0"
    )
    port map (
      I0 => \^o6\,
      I1 => s_axis_mm2s_updtsts_tvalid,
      I2 => m_axi_sg_aresetn,
      I3 => \^o1\,
      I4 => sts_queue_empty,
      O => \n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_full_i_1\
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_full_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_full_i_1\,
      Q => \^o6\,
      R => '0'
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.updt_active_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => p_36_out_0,
      Q => updt_active_d1,
      R => SR(0)
    );
dma_decerr_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
    port map (
      I0 => \^p_8_out_4\,
      I1 => writing_status_re_ch1,
      I2 => follower_reg_mm2s(30),
      I3 => m_axi_sg_aresetn,
      I4 => p_46_out,
      O => n_0_dma_decerr_i_1
    );
dma_decerr_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => n_0_dma_decerr_i_1,
      Q => \^p_8_out_4\,
      R => '0'
    );
dma_interr_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
    port map (
      I0 => \^p_10_out_3\,
      I1 => writing_status_re_ch1,
      I2 => follower_reg_mm2s(28),
      I3 => m_axi_sg_aresetn,
      I4 => p_48_out,
      O => n_0_dma_interr_i_1
    );
dma_interr_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => n_0_dma_interr_i_1,
      Q => \^p_10_out_3\,
      R => '0'
    );
dma_slverr_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
    port map (
      I0 => \^p_9_out\,
      I1 => writing_status_re_ch1,
      I2 => follower_reg_mm2s(29),
      I3 => m_axi_sg_aresetn,
      I4 => p_47_out,
      O => n_0_dma_slverr_i_1
    );
dma_slverr_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => n_0_dma_slverr_i_1,
      Q => \^p_9_out\,
      R => '0'
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => updt2_tlast
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => updt2_tvalid
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => follower_reg_s2mm(25)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => follower_reg_s2mm(24)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => follower_reg_s2mm(23)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => follower_reg_s2mm(22)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => follower_reg_s2mm(21)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => follower_reg_s2mm(20)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => follower_reg_s2mm(19)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => follower_reg_s2mm(18)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => follower_reg_s2mm(17)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => follower_reg_s2mm(16)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => follower_reg_s2mm(33)
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => follower_reg_s2mm(15)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => follower_reg_s2mm(14)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => follower_reg_s2mm(13)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => follower_reg_s2mm(12)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => follower_reg_s2mm(11)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => follower_reg_s2mm(10)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => follower_reg_s2mm(9)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => follower_reg_s2mm(8)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => follower_reg_s2mm(7)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => follower_reg_s2mm(6)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => follower_reg_s2mm(32)
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => follower_reg_s2mm(5)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => follower_reg_s2mm(4)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => follower_reg_s2mm(3)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => follower_reg_s2mm(2)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => follower_reg_s2mm(1)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => follower_reg_s2mm(0)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => follower_reg_s2mm(31)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => follower_reg_s2mm(30)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => follower_reg_s2mm(29)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => follower_reg_s2mm(28)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => follower_reg_s2mm(27)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => follower_reg_s2mm(26)
    );
\m_axi_sg_wdata[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => follower_reg_mm2s(0),
      I1 => p_36_out_0,
      I2 => follower_reg_s2mm(0),
      O => m_axi_sg_wdata(0)
    );
\m_axi_sg_wdata[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => follower_reg_mm2s(10),
      I1 => p_36_out_0,
      I2 => follower_reg_s2mm(10),
      O => m_axi_sg_wdata(10)
    );
\m_axi_sg_wdata[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => follower_reg_mm2s(11),
      I1 => p_36_out_0,
      I2 => follower_reg_s2mm(11),
      O => m_axi_sg_wdata(11)
    );
\m_axi_sg_wdata[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => follower_reg_mm2s(12),
      I1 => p_36_out_0,
      I2 => follower_reg_s2mm(12),
      O => m_axi_sg_wdata(12)
    );
\m_axi_sg_wdata[13]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => follower_reg_mm2s(13),
      I1 => p_36_out_0,
      I2 => follower_reg_s2mm(13),
      O => m_axi_sg_wdata(13)
    );
\m_axi_sg_wdata[14]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => follower_reg_mm2s(14),
      I1 => p_36_out_0,
      I2 => follower_reg_s2mm(14),
      O => m_axi_sg_wdata(14)
    );
\m_axi_sg_wdata[15]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => follower_reg_mm2s(15),
      I1 => p_36_out_0,
      I2 => follower_reg_s2mm(15),
      O => m_axi_sg_wdata(15)
    );
\m_axi_sg_wdata[16]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => follower_reg_mm2s(16),
      I1 => p_36_out_0,
      I2 => follower_reg_s2mm(16),
      O => m_axi_sg_wdata(16)
    );
\m_axi_sg_wdata[17]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => follower_reg_mm2s(17),
      I1 => p_36_out_0,
      I2 => follower_reg_s2mm(17),
      O => m_axi_sg_wdata(17)
    );
\m_axi_sg_wdata[18]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => follower_reg_mm2s(18),
      I1 => p_36_out_0,
      I2 => follower_reg_s2mm(18),
      O => m_axi_sg_wdata(18)
    );
\m_axi_sg_wdata[19]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => follower_reg_mm2s(19),
      I1 => p_36_out_0,
      I2 => follower_reg_s2mm(19),
      O => m_axi_sg_wdata(19)
    );
\m_axi_sg_wdata[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => follower_reg_mm2s(1),
      I1 => p_36_out_0,
      I2 => follower_reg_s2mm(1),
      O => m_axi_sg_wdata(1)
    );
\m_axi_sg_wdata[20]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => follower_reg_mm2s(20),
      I1 => p_36_out_0,
      I2 => follower_reg_s2mm(20),
      O => m_axi_sg_wdata(20)
    );
\m_axi_sg_wdata[21]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => follower_reg_mm2s(21),
      I1 => p_36_out_0,
      I2 => follower_reg_s2mm(21),
      O => m_axi_sg_wdata(21)
    );
\m_axi_sg_wdata[22]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => follower_reg_mm2s(22),
      I1 => p_36_out_0,
      I2 => follower_reg_s2mm(22),
      O => m_axi_sg_wdata(22)
    );
\m_axi_sg_wdata[23]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => follower_reg_mm2s(23),
      I1 => p_36_out_0,
      I2 => follower_reg_s2mm(23),
      O => m_axi_sg_wdata(23)
    );
\m_axi_sg_wdata[24]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => follower_reg_mm2s(24),
      I1 => p_36_out_0,
      I2 => follower_reg_s2mm(24),
      O => m_axi_sg_wdata(24)
    );
\m_axi_sg_wdata[25]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => follower_reg_mm2s(25),
      I1 => p_36_out_0,
      I2 => follower_reg_s2mm(25),
      O => m_axi_sg_wdata(25)
    );
\m_axi_sg_wdata[26]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => follower_reg_mm2s(26),
      I1 => p_36_out_0,
      I2 => follower_reg_s2mm(26),
      O => m_axi_sg_wdata(26)
    );
\m_axi_sg_wdata[27]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => follower_reg_mm2s(27),
      I1 => p_36_out_0,
      I2 => follower_reg_s2mm(27),
      O => m_axi_sg_wdata(27)
    );
\m_axi_sg_wdata[28]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => follower_reg_mm2s(28),
      I1 => p_36_out_0,
      I2 => follower_reg_s2mm(28),
      O => m_axi_sg_wdata(28)
    );
\m_axi_sg_wdata[29]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => follower_reg_mm2s(29),
      I1 => p_36_out_0,
      I2 => follower_reg_s2mm(29),
      O => m_axi_sg_wdata(29)
    );
\m_axi_sg_wdata[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => follower_reg_mm2s(2),
      I1 => p_36_out_0,
      I2 => follower_reg_s2mm(2),
      O => m_axi_sg_wdata(2)
    );
\m_axi_sg_wdata[30]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => follower_reg_mm2s(30),
      I1 => p_36_out_0,
      I2 => follower_reg_s2mm(30),
      O => m_axi_sg_wdata(30)
    );
\m_axi_sg_wdata[31]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => follower_reg_mm2s(31),
      I1 => p_36_out_0,
      I2 => follower_reg_s2mm(31),
      O => m_axi_sg_wdata(31)
    );
\m_axi_sg_wdata[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => follower_reg_mm2s(3),
      I1 => p_36_out_0,
      I2 => follower_reg_s2mm(3),
      O => m_axi_sg_wdata(3)
    );
\m_axi_sg_wdata[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => follower_reg_mm2s(4),
      I1 => p_36_out_0,
      I2 => follower_reg_s2mm(4),
      O => m_axi_sg_wdata(4)
    );
\m_axi_sg_wdata[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => follower_reg_mm2s(5),
      I1 => p_36_out_0,
      I2 => follower_reg_s2mm(5),
      O => m_axi_sg_wdata(5)
    );
\m_axi_sg_wdata[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => follower_reg_mm2s(6),
      I1 => p_36_out_0,
      I2 => follower_reg_s2mm(6),
      O => m_axi_sg_wdata(6)
    );
\m_axi_sg_wdata[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => follower_reg_mm2s(7),
      I1 => p_36_out_0,
      I2 => follower_reg_s2mm(7),
      O => m_axi_sg_wdata(7)
    );
\m_axi_sg_wdata[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => follower_reg_mm2s(8),
      I1 => p_36_out_0,
      I2 => follower_reg_s2mm(8),
      O => m_axi_sg_wdata(8)
    );
\m_axi_sg_wdata[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => follower_reg_mm2s(9),
      I1 => p_36_out_0,
      I2 => follower_reg_s2mm(9),
      O => m_axi_sg_wdata(9)
    );
\pntr_cs[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF1F0000"
    )
    port map (
      I0 => sig_halt_reg,
      I1 => I1,
      I2 => pntr_cs(1),
      I3 => \n_0_pntr_cs[1]_i_2\,
      I4 => pntr_cs(0),
      I5 => \n_0_pntr_cs[0]_i_2\,
      O => pntr_ns(0)
    );
\pntr_cs[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => updt_active_d1,
      I1 => p_36_out_0,
      I2 => pntr_cs(1),
      O => \n_0_pntr_cs[0]_i_2\
    );
\pntr_cs[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFABAAAAAAAAAAAA"
    )
    port map (
      I0 => updt_curdesc0,
      I1 => I1,
      I2 => sig_halt_reg,
      I3 => \n_0_pntr_cs[1]_i_2\,
      I4 => pntr_cs(1),
      I5 => pntr_cs(0),
      O => pntr_ns(1)
    );
\pntr_cs[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"111F"
    )
    port map (
      I0 => updt_tvalid,
      I1 => updt2_tvalid,
      I2 => updt_tlast,
      I3 => updt2_tlast,
      O => \n_0_pntr_cs[1]_i_2\
    );
\pntr_cs_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => pntr_ns(0),
      Q => pntr_cs(0),
      R => SR(0)
    );
\pntr_cs_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => pntr_ns(1),
      Q => pntr_cs(1),
      R => SR(0)
    );
\update_address[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => L(11),
      O => I5(3)
    );
\update_address[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => L(10),
      O => I5(2)
    );
\update_address[11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => L(9),
      O => I5(1)
    );
\update_address[11]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => L(8),
      O => I5(0)
    );
\update_address[15]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => L(15),
      O => I7(3)
    );
\update_address[15]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => L(14),
      O => I7(2)
    );
\update_address[15]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => L(13),
      O => I7(1)
    );
\update_address[15]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => L(12),
      O => I7(0)
    );
\update_address[19]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => L(19),
      O => I8(3)
    );
\update_address[19]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => L(18),
      O => I8(2)
    );
\update_address[19]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => L(17),
      O => I8(1)
    );
\update_address[19]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => L(16),
      O => I8(0)
    );
\update_address[23]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => L(23),
      O => I9(3)
    );
\update_address[23]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => L(22),
      O => I9(2)
    );
\update_address[23]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => L(21),
      O => I9(1)
    );
\update_address[23]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => L(20),
      O => I9(0)
    );
\update_address[27]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => L(27),
      O => I10(3)
    );
\update_address[27]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => L(26),
      O => I10(2)
    );
\update_address[27]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => L(25),
      O => I10(1)
    );
\update_address[27]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => L(24),
      O => I10(0)
    );
\update_address[31]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => L(31),
      O => I11(3)
    );
\update_address[31]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => L(30),
      O => I11(2)
    );
\update_address[31]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => L(29),
      O => I11(1)
    );
\update_address[31]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => L(28),
      O => I11(0)
    );
\update_address[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => L(7),
      O => S(3)
    );
\update_address[7]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => L(6),
      O => S(2)
    );
\update_address[7]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => L(5),
      O => S(1)
    );
\update_address[7]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^o8\(0),
      O => S(0)
    );
\updt_cs[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => p_5_out,
      I1 => \^o2\,
      I2 => \^o1\,
      I3 => I2,
      O => O5
    );
\updt_curdesc[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A0C0A0"
    )
    port map (
      I0 => L(10),
      I1 => ptr_queue_dout(10),
      I2 => m_axi_sg_aresetn,
      I3 => updt_curdesc0,
      I4 => I2,
      O => \n_0_updt_curdesc[10]_i_1\
    );
\updt_curdesc[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A0C0A0"
    )
    port map (
      I0 => L(11),
      I1 => ptr_queue_dout(11),
      I2 => m_axi_sg_aresetn,
      I3 => updt_curdesc0,
      I4 => I2,
      O => \n_0_updt_curdesc[11]_i_1\
    );
\updt_curdesc[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A0C0A0"
    )
    port map (
      I0 => L(12),
      I1 => ptr_queue_dout(12),
      I2 => m_axi_sg_aresetn,
      I3 => updt_curdesc0,
      I4 => I2,
      O => \n_0_updt_curdesc[12]_i_1\
    );
\updt_curdesc[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A0C0A0"
    )
    port map (
      I0 => L(13),
      I1 => ptr_queue_dout(13),
      I2 => m_axi_sg_aresetn,
      I3 => updt_curdesc0,
      I4 => I2,
      O => \n_0_updt_curdesc[13]_i_1\
    );
\updt_curdesc[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A0C0A0"
    )
    port map (
      I0 => L(14),
      I1 => ptr_queue_dout(14),
      I2 => m_axi_sg_aresetn,
      I3 => updt_curdesc0,
      I4 => I2,
      O => \n_0_updt_curdesc[14]_i_1\
    );
\updt_curdesc[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A0C0A0"
    )
    port map (
      I0 => L(15),
      I1 => ptr_queue_dout(15),
      I2 => m_axi_sg_aresetn,
      I3 => updt_curdesc0,
      I4 => I2,
      O => \n_0_updt_curdesc[15]_i_1\
    );
\updt_curdesc[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A0C0A0"
    )
    port map (
      I0 => L(16),
      I1 => ptr_queue_dout(16),
      I2 => m_axi_sg_aresetn,
      I3 => updt_curdesc0,
      I4 => I2,
      O => \n_0_updt_curdesc[16]_i_1\
    );
\updt_curdesc[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A0C0A0"
    )
    port map (
      I0 => L(17),
      I1 => ptr_queue_dout(17),
      I2 => m_axi_sg_aresetn,
      I3 => updt_curdesc0,
      I4 => I2,
      O => \n_0_updt_curdesc[17]_i_1\
    );
\updt_curdesc[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A0C0A0"
    )
    port map (
      I0 => L(18),
      I1 => ptr_queue_dout(18),
      I2 => m_axi_sg_aresetn,
      I3 => updt_curdesc0,
      I4 => I2,
      O => \n_0_updt_curdesc[18]_i_1\
    );
\updt_curdesc[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A0C0A0"
    )
    port map (
      I0 => L(19),
      I1 => ptr_queue_dout(19),
      I2 => m_axi_sg_aresetn,
      I3 => updt_curdesc0,
      I4 => I2,
      O => \n_0_updt_curdesc[19]_i_1\
    );
\updt_curdesc[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A0C0A0"
    )
    port map (
      I0 => L(20),
      I1 => ptr_queue_dout(20),
      I2 => m_axi_sg_aresetn,
      I3 => updt_curdesc0,
      I4 => I2,
      O => \n_0_updt_curdesc[20]_i_1\
    );
\updt_curdesc[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A0C0A0"
    )
    port map (
      I0 => L(21),
      I1 => ptr_queue_dout(21),
      I2 => m_axi_sg_aresetn,
      I3 => updt_curdesc0,
      I4 => I2,
      O => \n_0_updt_curdesc[21]_i_1\
    );
\updt_curdesc[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A0C0A0"
    )
    port map (
      I0 => L(22),
      I1 => ptr_queue_dout(22),
      I2 => m_axi_sg_aresetn,
      I3 => updt_curdesc0,
      I4 => I2,
      O => \n_0_updt_curdesc[22]_i_1\
    );
\updt_curdesc[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A0C0A0"
    )
    port map (
      I0 => L(23),
      I1 => ptr_queue_dout(23),
      I2 => m_axi_sg_aresetn,
      I3 => updt_curdesc0,
      I4 => I2,
      O => \n_0_updt_curdesc[23]_i_1\
    );
\updt_curdesc[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A0C0A0"
    )
    port map (
      I0 => L(24),
      I1 => ptr_queue_dout(24),
      I2 => m_axi_sg_aresetn,
      I3 => updt_curdesc0,
      I4 => I2,
      O => \n_0_updt_curdesc[24]_i_1\
    );
\updt_curdesc[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A0C0A0"
    )
    port map (
      I0 => L(25),
      I1 => ptr_queue_dout(25),
      I2 => m_axi_sg_aresetn,
      I3 => updt_curdesc0,
      I4 => I2,
      O => \n_0_updt_curdesc[25]_i_1\
    );
\updt_curdesc[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A0C0A0"
    )
    port map (
      I0 => L(26),
      I1 => ptr_queue_dout(26),
      I2 => m_axi_sg_aresetn,
      I3 => updt_curdesc0,
      I4 => I2,
      O => \n_0_updt_curdesc[26]_i_1\
    );
\updt_curdesc[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A0C0A0"
    )
    port map (
      I0 => L(27),
      I1 => ptr_queue_dout(27),
      I2 => m_axi_sg_aresetn,
      I3 => updt_curdesc0,
      I4 => I2,
      O => \n_0_updt_curdesc[27]_i_1\
    );
\updt_curdesc[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A0C0A0"
    )
    port map (
      I0 => L(28),
      I1 => ptr_queue_dout(28),
      I2 => m_axi_sg_aresetn,
      I3 => updt_curdesc0,
      I4 => I2,
      O => \n_0_updt_curdesc[28]_i_1\
    );
\updt_curdesc[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A0C0A0"
    )
    port map (
      I0 => L(29),
      I1 => ptr_queue_dout(29),
      I2 => m_axi_sg_aresetn,
      I3 => updt_curdesc0,
      I4 => I2,
      O => \n_0_updt_curdesc[29]_i_1\
    );
\updt_curdesc[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A0C0A0"
    )
    port map (
      I0 => L(30),
      I1 => ptr_queue_dout(30),
      I2 => m_axi_sg_aresetn,
      I3 => updt_curdesc0,
      I4 => I2,
      O => \n_0_updt_curdesc[30]_i_1\
    );
\updt_curdesc[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A0C0A0"
    )
    port map (
      I0 => L(31),
      I1 => ptr_queue_dout(31),
      I2 => m_axi_sg_aresetn,
      I3 => updt_curdesc0,
      I4 => I2,
      O => \n_0_updt_curdesc[31]_i_1\
    );
\updt_curdesc[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A0C0A0"
    )
    port map (
      I0 => \^o8\(0),
      I1 => ptr_queue_dout(4),
      I2 => m_axi_sg_aresetn,
      I3 => updt_curdesc0,
      I4 => I2,
      O => \n_0_updt_curdesc[4]_i_1\
    );
\updt_curdesc[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A0C0A0"
    )
    port map (
      I0 => L(5),
      I1 => ptr_queue_dout(5),
      I2 => m_axi_sg_aresetn,
      I3 => updt_curdesc0,
      I4 => I2,
      O => \n_0_updt_curdesc[5]_i_1\
    );
\updt_curdesc[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A0C0A0"
    )
    port map (
      I0 => L(6),
      I1 => ptr_queue_dout(6),
      I2 => m_axi_sg_aresetn,
      I3 => updt_curdesc0,
      I4 => I2,
      O => \n_0_updt_curdesc[6]_i_1\
    );
\updt_curdesc[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A0C0A0"
    )
    port map (
      I0 => L(7),
      I1 => ptr_queue_dout(7),
      I2 => m_axi_sg_aresetn,
      I3 => updt_curdesc0,
      I4 => I2,
      O => \n_0_updt_curdesc[7]_i_1\
    );
\updt_curdesc[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A0C0A0"
    )
    port map (
      I0 => L(8),
      I1 => ptr_queue_dout(8),
      I2 => m_axi_sg_aresetn,
      I3 => updt_curdesc0,
      I4 => I2,
      O => \n_0_updt_curdesc[8]_i_1\
    );
\updt_curdesc[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A0C0A0"
    )
    port map (
      I0 => L(9),
      I1 => ptr_queue_dout(9),
      I2 => m_axi_sg_aresetn,
      I3 => updt_curdesc0,
      I4 => I2,
      O => \n_0_updt_curdesc[9]_i_1\
    );
\updt_curdesc_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_updt_curdesc[10]_i_1\,
      Q => L(10),
      R => '0'
    );
\updt_curdesc_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_updt_curdesc[11]_i_1\,
      Q => L(11),
      R => '0'
    );
\updt_curdesc_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_updt_curdesc[12]_i_1\,
      Q => L(12),
      R => '0'
    );
\updt_curdesc_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_updt_curdesc[13]_i_1\,
      Q => L(13),
      R => '0'
    );
\updt_curdesc_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_updt_curdesc[14]_i_1\,
      Q => L(14),
      R => '0'
    );
\updt_curdesc_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_updt_curdesc[15]_i_1\,
      Q => L(15),
      R => '0'
    );
\updt_curdesc_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_updt_curdesc[16]_i_1\,
      Q => L(16),
      R => '0'
    );
\updt_curdesc_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_updt_curdesc[17]_i_1\,
      Q => L(17),
      R => '0'
    );
\updt_curdesc_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_updt_curdesc[18]_i_1\,
      Q => L(18),
      R => '0'
    );
\updt_curdesc_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_updt_curdesc[19]_i_1\,
      Q => L(19),
      R => '0'
    );
\updt_curdesc_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_updt_curdesc[20]_i_1\,
      Q => L(20),
      R => '0'
    );
\updt_curdesc_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_updt_curdesc[21]_i_1\,
      Q => L(21),
      R => '0'
    );
\updt_curdesc_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_updt_curdesc[22]_i_1\,
      Q => L(22),
      R => '0'
    );
\updt_curdesc_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_updt_curdesc[23]_i_1\,
      Q => L(23),
      R => '0'
    );
\updt_curdesc_reg[24]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_updt_curdesc[24]_i_1\,
      Q => L(24),
      R => '0'
    );
\updt_curdesc_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_updt_curdesc[25]_i_1\,
      Q => L(25),
      R => '0'
    );
\updt_curdesc_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_updt_curdesc[26]_i_1\,
      Q => L(26),
      R => '0'
    );
\updt_curdesc_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_updt_curdesc[27]_i_1\,
      Q => L(27),
      R => '0'
    );
\updt_curdesc_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_updt_curdesc[28]_i_1\,
      Q => L(28),
      R => '0'
    );
\updt_curdesc_reg[29]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_updt_curdesc[29]_i_1\,
      Q => L(29),
      R => '0'
    );
\updt_curdesc_reg[30]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_updt_curdesc[30]_i_1\,
      Q => L(30),
      R => '0'
    );
\updt_curdesc_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_updt_curdesc[31]_i_1\,
      Q => L(31),
      R => '0'
    );
\updt_curdesc_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_updt_curdesc[4]_i_1\,
      Q => \^o8\(0),
      R => '0'
    );
\updt_curdesc_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_updt_curdesc[5]_i_1\,
      Q => L(5),
      R => '0'
    );
\updt_curdesc_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_updt_curdesc[6]_i_1\,
      Q => L(6),
      R => '0'
    );
\updt_curdesc_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_updt_curdesc[7]_i_1\,
      Q => L(7),
      R => '0'
    );
\updt_curdesc_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_updt_curdesc[8]_i_1\,
      Q => L(8),
      R => '0'
    );
\updt_curdesc_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_updt_curdesc[9]_i_1\,
      Q => L(9),
      R => '0'
    );
updt_ioc_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
    port map (
      I0 => \^p_11_out_2\,
      I1 => writing_status_re_ch1,
      I2 => follower_reg_mm2s(32),
      I3 => m_axi_sg_aresetn,
      I4 => I3,
      O => n_0_updt_ioc_i_1
    );
updt_ioc_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => pntr_cs(0),
      I1 => pntr_cs(1),
      I2 => p_36_out_0,
      I3 => writing_status_d1,
      O => writing_status_re_ch1
    );
updt_ioc_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => n_0_updt_ioc_i_1,
      Q => \^p_11_out_2\,
      R => '0'
    );
writing_status_d1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => pntr_cs(1),
      I1 => pntr_cs(0),
      O => writing_status
    );
writing_status_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => writing_status,
      Q => writing_status_d1,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity DMA_axi_sg_updt_sm is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    p_53_out : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    in005_out : out STD_LOGIC;
    in00 : out STD_LOGIC;
    O4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O5 : out STD_LOGIC;
    p_49_out : out STD_LOGIC;
    p_50_out : out STD_LOGIC;
    O6 : out STD_LOGIC;
    p_51_out : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC_VECTOR ( 27 downto 0 );
    O11 : out STD_LOGIC_VECTOR ( 25 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_13_out : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    I2 : in STD_LOGIC;
    p_3_out : in STD_LOGIC;
    updt_done : in STD_LOGIC;
    p_5_out : in STD_LOGIC;
    ptr_queue_empty : in STD_LOGIC;
    follower_empty_mm2s : in STD_LOGIC;
    I3 : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    follower_full_mm2s : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    mm2s_irqthresh_wren : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    m_axi_sg_aresetn : in STD_LOGIC;
    s_axis_updt_cmd_tready : in STD_LOGIC;
    p_18_out : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_10_out_3 : in STD_LOGIC;
    p_9_out : in STD_LOGIC;
    p_8_out_4 : in STD_LOGIC;
    L : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I5 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I7 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I8 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I9 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I10 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I11 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    updt_interr : in STD_LOGIC;
    updt_slverr : in STD_LOGIC;
    updt_decerr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of DMA_axi_sg_updt_sm : entity is "axi_sg_updt_sm";
end DMA_axi_sg_updt_sm;

architecture STRUCTURE of DMA_axi_sg_updt_sm is
  signal \^o10\ : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal \^o3\ : STD_LOGIC;
  signal \^o6\ : STD_LOGIC;
  signal \^o8\ : STD_LOGIC;
  signal \^o9\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ch1_active_i : STD_LOGIC;
  attribute MARK_DEBUG : boolean;
  attribute MARK_DEBUG of ch1_active_i : signal is std.standard.true;
  signal \n_0_GEN_CH1_UPDATE.ch1_active_i_i_1\ : STD_LOGIC;
  signal \n_0_GEN_CH1_UPDATE.ch1_active_i_i_2\ : STD_LOGIC;
  signal \n_0_GEN_CH1_UPDATE.ch1_active_i_i_3\ : STD_LOGIC;
  signal \n_0_GEN_CH1_UPDATE.ch1_dma_decerr_set_i_1\ : STD_LOGIC;
  signal \n_0_GEN_CH1_UPDATE.ch1_dma_interr_set_i_1\ : STD_LOGIC;
  signal \n_0_GEN_CH1_UPDATE.ch1_dma_slverr_set_i_1\ : STD_LOGIC;
  signal \n_0_GEN_CH1_UPDATE.ch1_updt_decerr_set_i_1\ : STD_LOGIC;
  signal \n_0_GEN_CH1_UPDATE.ch1_updt_idle_i_1\ : STD_LOGIC;
  signal \n_0_GEN_CH1_UPDATE.ch1_updt_idle_i_2\ : STD_LOGIC;
  signal \n_0_GEN_CH1_UPDATE.ch1_updt_idle_i_3\ : STD_LOGIC;
  signal \n_0_GEN_CH1_UPDATE.ch1_updt_interr_set_i_1\ : STD_LOGIC;
  signal \n_0_GEN_CH1_UPDATE.ch1_updt_slverr_set_i_1\ : STD_LOGIC;
  signal \n_0_update_address_reg[11]_i_1\ : STD_LOGIC;
  signal \n_0_update_address_reg[15]_i_1\ : STD_LOGIC;
  signal \n_0_update_address_reg[19]_i_1\ : STD_LOGIC;
  signal \n_0_update_address_reg[23]_i_1\ : STD_LOGIC;
  signal \n_0_update_address_reg[27]_i_1\ : STD_LOGIC;
  signal \n_0_update_address_reg[7]_i_1\ : STD_LOGIC;
  signal \n_1_update_address_reg[11]_i_1\ : STD_LOGIC;
  signal \n_1_update_address_reg[15]_i_1\ : STD_LOGIC;
  signal \n_1_update_address_reg[19]_i_1\ : STD_LOGIC;
  signal \n_1_update_address_reg[23]_i_1\ : STD_LOGIC;
  signal \n_1_update_address_reg[27]_i_1\ : STD_LOGIC;
  signal \n_1_update_address_reg[31]_i_1\ : STD_LOGIC;
  signal \n_1_update_address_reg[7]_i_1\ : STD_LOGIC;
  signal \n_2_update_address_reg[11]_i_1\ : STD_LOGIC;
  signal \n_2_update_address_reg[15]_i_1\ : STD_LOGIC;
  signal \n_2_update_address_reg[19]_i_1\ : STD_LOGIC;
  signal \n_2_update_address_reg[23]_i_1\ : STD_LOGIC;
  signal \n_2_update_address_reg[27]_i_1\ : STD_LOGIC;
  signal \n_2_update_address_reg[31]_i_1\ : STD_LOGIC;
  signal \n_2_update_address_reg[7]_i_1\ : STD_LOGIC;
  signal \n_3_update_address_reg[11]_i_1\ : STD_LOGIC;
  signal \n_3_update_address_reg[15]_i_1\ : STD_LOGIC;
  signal \n_3_update_address_reg[19]_i_1\ : STD_LOGIC;
  signal \n_3_update_address_reg[23]_i_1\ : STD_LOGIC;
  signal \n_3_update_address_reg[27]_i_1\ : STD_LOGIC;
  signal \n_3_update_address_reg[31]_i_1\ : STD_LOGIC;
  signal \n_3_update_address_reg[7]_i_1\ : STD_LOGIC;
  signal \^p_49_out\ : STD_LOGIC;
  signal \^p_50_out\ : STD_LOGIC;
  signal \^p_51_out\ : STD_LOGIC;
  signal \^p_53_out\ : STD_LOGIC;
  signal update_address0_in : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal updt_cmnd_wr : STD_LOGIC;
  signal updt_ns : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \NLW_update_address_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute KEEP : string;
  attribute KEEP of \GEN_CH1_UPDATE.ch1_active_i_reg\ : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_CH1_UPDATE.ch1_dma_interr_set_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \GEN_CH1_UPDATE.ch1_dma_slverr_set_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \GEN_CH1_UPDATE.ch1_updt_idle_i_2\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \updt_cs[2]_i_1\ : label is "soft_lutpair1";
begin
  O10(27 downto 0) <= \^o10\(27 downto 0);
  O2 <= ch1_active_i;
  O3 <= \^o3\;
  O6 <= \^o6\;
  O8 <= \^o8\;
  O9 <= \^o9\;
  Q(2 downto 0) <= \^q\(2 downto 0);
  p_49_out <= \^p_49_out\;
  p_50_out <= \^p_50_out\;
  p_51_out <= \^p_51_out\;
  p_53_out <= \^p_53_out\;
\GEN_CH1_UPDATE.ch1_active_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000BA00FF00BA00"
    )
    port map (
      I0 => \n_0_GEN_CH1_UPDATE.ch1_active_i_i_2\,
      I1 => \^q\(2),
      I2 => \n_0_GEN_CH1_UPDATE.ch1_active_i_i_3\,
      I3 => m_axi_sg_aresetn,
      I4 => ch1_active_i,
      I5 => updt_done,
      O => \n_0_GEN_CH1_UPDATE.ch1_active_i_i_1\
    );
\GEN_CH1_UPDATE.ch1_active_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
    port map (
      I0 => I2,
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => p_3_out,
      I4 => updt_done,
      I5 => \^q\(0),
      O => \n_0_GEN_CH1_UPDATE.ch1_active_i_i_2\
    );
\GEN_CH1_UPDATE.ch1_active_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => p_5_out,
      I1 => ptr_queue_empty,
      I2 => follower_empty_mm2s,
      I3 => p_3_out,
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => \n_0_GEN_CH1_UPDATE.ch1_active_i_i_3\
    );
\GEN_CH1_UPDATE.ch1_active_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_CH1_UPDATE.ch1_active_i_i_1\,
      Q => ch1_active_i,
      R => '0'
    );
\GEN_CH1_UPDATE.ch1_dma_decerr_set_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => updt_done,
      I1 => p_8_out_4,
      I2 => \^o9\,
      O => \n_0_GEN_CH1_UPDATE.ch1_dma_decerr_set_i_1\
    );
\GEN_CH1_UPDATE.ch1_dma_decerr_set_reg\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_CH1_UPDATE.ch1_dma_decerr_set_i_1\,
      Q => \^o9\,
      R => SR(0)
    );
\GEN_CH1_UPDATE.ch1_dma_interr_set_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => p_10_out_3,
      I1 => updt_done,
      I2 => \^o8\,
      O => \n_0_GEN_CH1_UPDATE.ch1_dma_interr_set_i_1\
    );
\GEN_CH1_UPDATE.ch1_dma_interr_set_reg\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_CH1_UPDATE.ch1_dma_interr_set_i_1\,
      Q => \^o8\,
      R => SR(0)
    );
\GEN_CH1_UPDATE.ch1_dma_slverr_set_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => updt_done,
      I1 => p_9_out,
      I2 => \^o6\,
      O => \n_0_GEN_CH1_UPDATE.ch1_dma_slverr_set_i_1\
    );
\GEN_CH1_UPDATE.ch1_dma_slverr_set_reg\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_CH1_UPDATE.ch1_dma_slverr_set_i_1\,
      Q => \^o6\,
      R => SR(0)
    );
\GEN_CH1_UPDATE.ch1_updt_decerr_set_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => ch1_active_i,
      I1 => updt_decerr,
      I2 => \^p_49_out\,
      O => \n_0_GEN_CH1_UPDATE.ch1_updt_decerr_set_i_1\
    );
\GEN_CH1_UPDATE.ch1_updt_decerr_set_reg\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_CH1_UPDATE.ch1_updt_decerr_set_i_1\,
      Q => \^p_49_out\,
      R => SR(0)
    );
\GEN_CH1_UPDATE.ch1_updt_idle_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0FFFDFFF0FFF0"
    )
    port map (
      I0 => \n_0_GEN_CH1_UPDATE.ch1_updt_idle_i_2\,
      I1 => \^q\(0),
      I2 => \n_0_GEN_CH1_UPDATE.ch1_updt_idle_i_3\,
      I3 => I1,
      I4 => I3,
      I5 => \^p_53_out\,
      O => \n_0_GEN_CH1_UPDATE.ch1_updt_idle_i_1\
    );
\GEN_CH1_UPDATE.ch1_updt_idle_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      O => \n_0_GEN_CH1_UPDATE.ch1_updt_idle_i_2\
    );
\GEN_CH1_UPDATE.ch1_updt_idle_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000D3333"
    )
    port map (
      I0 => p_3_out,
      I1 => \^q\(0),
      I2 => ch1_active_i,
      I3 => \^q\(2),
      I4 => \^q\(1),
      I5 => I3,
      O => \n_0_GEN_CH1_UPDATE.ch1_updt_idle_i_3\
    );
\GEN_CH1_UPDATE.ch1_updt_idle_reg\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_CH1_UPDATE.ch1_updt_idle_i_1\,
      Q => \^p_53_out\,
      R => '0'
    );
\GEN_CH1_UPDATE.ch1_updt_interr_set_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => ch1_active_i,
      I1 => updt_interr,
      I2 => \^p_51_out\,
      O => \n_0_GEN_CH1_UPDATE.ch1_updt_interr_set_i_1\
    );
\GEN_CH1_UPDATE.ch1_updt_interr_set_reg\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_CH1_UPDATE.ch1_updt_interr_set_i_1\,
      Q => \^p_51_out\,
      R => SR(0)
    );
\GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => p_13_out,
      Q => \^o3\,
      R => SR(0)
    );
\GEN_CH1_UPDATE.ch1_updt_slverr_set_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => ch1_active_i,
      I1 => updt_slverr,
      I2 => \^p_50_out\,
      O => \n_0_GEN_CH1_UPDATE.ch1_updt_slverr_set_i_1\
    );
\GEN_CH1_UPDATE.ch1_updt_slverr_set_reg\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_CH1_UPDATE.ch1_updt_slverr_set_i_1\,
      Q => \^p_50_out\,
      R => SR(0)
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => \^o3\,
      I1 => I4,
      I2 => I6(0),
      I3 => mm2s_irqthresh_wren,
      O => O4(0)
    );
\ftch_error_addr[31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \^p_49_out\,
      I1 => \^p_50_out\,
      I2 => \^o6\,
      I3 => \^p_51_out\,
      O => O5
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O1
    );
s_axis_updt_cmd_tvalid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8C88"
    )
    port map (
      I0 => updt_cmnd_wr,
      I1 => m_axi_sg_aresetn,
      I2 => s_axis_updt_cmd_tready,
      I3 => p_18_out,
      O => O7
    );
\update_address_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => update_address0_in(10),
      Q => \^o10\(6),
      R => SR(0)
    );
\update_address_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => update_address0_in(11),
      Q => \^o10\(7),
      R => SR(0)
    );
\update_address_reg[11]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_update_address_reg[7]_i_1\,
      CO(3) => \n_0_update_address_reg[11]_i_1\,
      CO(2) => \n_1_update_address_reg[11]_i_1\,
      CO(1) => \n_2_update_address_reg[11]_i_1\,
      CO(0) => \n_3_update_address_reg[11]_i_1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => update_address0_in(11 downto 8),
      S(3 downto 0) => I5(3 downto 0)
    );
\update_address_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => update_address0_in(12),
      Q => \^o10\(8),
      R => SR(0)
    );
\update_address_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => update_address0_in(13),
      Q => \^o10\(9),
      R => SR(0)
    );
\update_address_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => update_address0_in(14),
      Q => \^o10\(10),
      R => SR(0)
    );
\update_address_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => update_address0_in(15),
      Q => \^o10\(11),
      R => SR(0)
    );
\update_address_reg[15]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_update_address_reg[11]_i_1\,
      CO(3) => \n_0_update_address_reg[15]_i_1\,
      CO(2) => \n_1_update_address_reg[15]_i_1\,
      CO(1) => \n_2_update_address_reg[15]_i_1\,
      CO(0) => \n_3_update_address_reg[15]_i_1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => update_address0_in(15 downto 12),
      S(3 downto 0) => I7(3 downto 0)
    );
\update_address_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => update_address0_in(16),
      Q => \^o10\(12),
      R => SR(0)
    );
\update_address_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => update_address0_in(17),
      Q => \^o10\(13),
      R => SR(0)
    );
\update_address_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => update_address0_in(18),
      Q => \^o10\(14),
      R => SR(0)
    );
\update_address_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => update_address0_in(19),
      Q => \^o10\(15),
      R => SR(0)
    );
\update_address_reg[19]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_update_address_reg[15]_i_1\,
      CO(3) => \n_0_update_address_reg[19]_i_1\,
      CO(2) => \n_1_update_address_reg[19]_i_1\,
      CO(1) => \n_2_update_address_reg[19]_i_1\,
      CO(0) => \n_3_update_address_reg[19]_i_1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => update_address0_in(19 downto 16),
      S(3 downto 0) => I8(3 downto 0)
    );
\update_address_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => update_address0_in(20),
      Q => \^o10\(16),
      R => SR(0)
    );
\update_address_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => update_address0_in(21),
      Q => \^o10\(17),
      R => SR(0)
    );
\update_address_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => update_address0_in(22),
      Q => \^o10\(18),
      R => SR(0)
    );
\update_address_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => update_address0_in(23),
      Q => \^o10\(19),
      R => SR(0)
    );
\update_address_reg[23]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_update_address_reg[19]_i_1\,
      CO(3) => \n_0_update_address_reg[23]_i_1\,
      CO(2) => \n_1_update_address_reg[23]_i_1\,
      CO(1) => \n_2_update_address_reg[23]_i_1\,
      CO(0) => \n_3_update_address_reg[23]_i_1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => update_address0_in(23 downto 20),
      S(3 downto 0) => I9(3 downto 0)
    );
\update_address_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => update_address0_in(24),
      Q => \^o10\(20),
      R => SR(0)
    );
\update_address_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => update_address0_in(25),
      Q => \^o10\(21),
      R => SR(0)
    );
\update_address_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => update_address0_in(26),
      Q => \^o10\(22),
      R => SR(0)
    );
\update_address_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => update_address0_in(27),
      Q => \^o10\(23),
      R => SR(0)
    );
\update_address_reg[27]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_update_address_reg[23]_i_1\,
      CO(3) => \n_0_update_address_reg[27]_i_1\,
      CO(2) => \n_1_update_address_reg[27]_i_1\,
      CO(1) => \n_2_update_address_reg[27]_i_1\,
      CO(0) => \n_3_update_address_reg[27]_i_1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => update_address0_in(27 downto 24),
      S(3 downto 0) => I10(3 downto 0)
    );
\update_address_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => update_address0_in(28),
      Q => \^o10\(24),
      R => SR(0)
    );
\update_address_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => update_address0_in(29),
      Q => \^o10\(25),
      R => SR(0)
    );
\update_address_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => update_address0_in(30),
      Q => \^o10\(26),
      R => SR(0)
    );
\update_address_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => update_address0_in(31),
      Q => \^o10\(27),
      R => SR(0)
    );
\update_address_reg[31]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_update_address_reg[27]_i_1\,
      CO(3) => \NLW_update_address_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \n_1_update_address_reg[31]_i_1\,
      CO(1) => \n_2_update_address_reg[31]_i_1\,
      CO(0) => \n_3_update_address_reg[31]_i_1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => update_address0_in(31 downto 28),
      S(3 downto 0) => I11(3 downto 0)
    );
\update_address_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => update_address0_in(4),
      Q => \^o10\(0),
      R => SR(0)
    );
\update_address_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => update_address0_in(5),
      Q => \^o10\(1),
      R => SR(0)
    );
\update_address_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => update_address0_in(6),
      Q => \^o10\(2),
      R => SR(0)
    );
\update_address_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => update_address0_in(7),
      Q => \^o10\(3),
      R => SR(0)
    );
\update_address_reg[7]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_update_address_reg[7]_i_1\,
      CO(2) => \n_1_update_address_reg[7]_i_1\,
      CO(1) => \n_2_update_address_reg[7]_i_1\,
      CO(0) => \n_3_update_address_reg[7]_i_1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => L(0),
      O(3 downto 0) => update_address0_in(7 downto 4),
      S(3 downto 0) => S(3 downto 0)
    );
\update_address_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => update_address0_in(8),
      Q => \^o10\(4),
      R => SR(0)
    );
\update_address_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => update_address0_in(9),
      Q => \^o10\(5),
      R => SR(0)
    );
\updt_cs[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000001313F000"
    )
    port map (
      I0 => updt_done,
      I1 => p_3_out,
      I2 => \^q\(0),
      I3 => E(0),
      I4 => \^q\(1),
      I5 => \^q\(2),
      O => updt_ns(1)
    );
\updt_cs[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4702"
    )
    port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => p_3_out,
      O => updt_ns(2)
    );
\updt_cs_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => D(0),
      Q => \^q\(0),
      R => SR(0)
    );
\updt_cs_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => updt_ns(1),
      Q => \^q\(1),
      R => SR(0)
    );
\updt_cs_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => updt_ns(2),
      Q => \^q\(2),
      R => SR(0)
    );
\updt_error_addr[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => p_3_out,
      O => updt_cmnd_wr
    );
\updt_error_addr_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^o10\(6),
      Q => O11(4),
      R => SR(0)
    );
\updt_error_addr_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^o10\(7),
      Q => O11(5),
      R => SR(0)
    );
\updt_error_addr_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^o10\(8),
      Q => O11(6),
      R => SR(0)
    );
\updt_error_addr_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^o10\(9),
      Q => O11(7),
      R => SR(0)
    );
\updt_error_addr_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^o10\(10),
      Q => O11(8),
      R => SR(0)
    );
\updt_error_addr_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^o10\(11),
      Q => O11(9),
      R => SR(0)
    );
\updt_error_addr_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^o10\(12),
      Q => O11(10),
      R => SR(0)
    );
\updt_error_addr_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^o10\(13),
      Q => O11(11),
      R => SR(0)
    );
\updt_error_addr_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^o10\(14),
      Q => O11(12),
      R => SR(0)
    );
\updt_error_addr_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^o10\(15),
      Q => O11(13),
      R => SR(0)
    );
\updt_error_addr_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^o10\(16),
      Q => O11(14),
      R => SR(0)
    );
\updt_error_addr_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^o10\(17),
      Q => O11(15),
      R => SR(0)
    );
\updt_error_addr_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^o10\(18),
      Q => O11(16),
      R => SR(0)
    );
\updt_error_addr_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^o10\(19),
      Q => O11(17),
      R => SR(0)
    );
\updt_error_addr_reg[24]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^o10\(20),
      Q => O11(18),
      R => SR(0)
    );
\updt_error_addr_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^o10\(21),
      Q => O11(19),
      R => SR(0)
    );
\updt_error_addr_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^o10\(22),
      Q => O11(20),
      R => SR(0)
    );
\updt_error_addr_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^o10\(23),
      Q => O11(21),
      R => SR(0)
    );
\updt_error_addr_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^o10\(24),
      Q => O11(22),
      R => SR(0)
    );
\updt_error_addr_reg[29]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^o10\(25),
      Q => O11(23),
      R => SR(0)
    );
\updt_error_addr_reg[30]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^o10\(26),
      Q => O11(24),
      R => SR(0)
    );
\updt_error_addr_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^o10\(27),
      Q => O11(25),
      R => SR(0)
    );
\updt_error_addr_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^o10\(2),
      Q => O11(0),
      R => SR(0)
    );
\updt_error_addr_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^o10\(3),
      Q => O11(1),
      R => SR(0)
    );
\updt_error_addr_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^o10\(4),
      Q => O11(2),
      R => SR(0)
    );
\updt_error_addr_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^o10\(5),
      Q => O11(3),
      R => SR(0)
    );
updt_tlast_inferred_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => ch1_active_i,
      I1 => \out\(0),
      O => in005_out
    );
updt_tvalid_inferred_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => ch1_active_i,
      I1 => follower_full_mm2s,
      O => in00
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity DMA_axi_sg_wrdata_cntl is
  port (
    \in\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_data2all_tlast_error : out STD_LOGIC;
    m_axi_sg_wvalid : out STD_LOGIC;
    m_axi_sg_wlast : out STD_LOGIC;
    O5 : out STD_LOGIC;
    sig_wr_fifo : out STD_LOGIC;
    sig_push_to_wsc : out STD_LOGIC;
    sig_calc2dm_calc_err : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    sig_addr2wsc_cmd_fifo_empty : in STD_LOGIC;
    I3 : in STD_LOGIC;
    m_axi_sg_wready : in STD_LOGIC;
    p_3_in : in STD_LOGIC;
    p_36_out_0 : in STD_LOGIC;
    p_2_in : in STD_LOGIC;
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    sig_wdc_status_going_full : in STD_LOGIC;
    sig_wsc2stat_status_valid : in STD_LOGIC;
    sig_stat2wsc_status_ready : in STD_LOGIC;
    sig_addr2data_addr_posted : in STD_LOGIC;
    I4 : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    I5 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of DMA_axi_sg_wrdata_cntl : entity is "axi_sg_wrdata_cntl";
end DMA_axi_sg_wrdata_cntl;

architecture STRUCTURE of DMA_axi_sg_wrdata_cntl is
  signal \^in\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \n_0_GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1\ : STD_LOGIC;
  signal \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_1\ : STD_LOGIC;
  signal \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_3\ : STD_LOGIC;
  signal \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_5\ : STD_LOGIC;
  signal \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_6\ : STD_LOGIC;
  signal \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_7\ : STD_LOGIC;
  signal \n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_i_3\ : STD_LOGIC;
  signal n_0_m_axi_sg_wlast_INST_0_i_1 : STD_LOGIC;
  signal n_0_m_axi_sg_wlast_INST_0_i_2 : STD_LOGIC;
  signal n_0_m_axi_sg_wvalid_INST_0_i_1 : STD_LOGIC;
  signal n_0_m_axi_sg_wvalid_INST_0_i_2 : STD_LOGIC;
  signal \n_0_sig_addr_posted_cntr[0]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_posted_cntr[1]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_posted_cntr[2]_i_1\ : STD_LOGIC;
  signal n_0_sig_data2wsc_calc_err_i_1 : STD_LOGIC;
  signal n_0_sig_data2wsc_cmd_cmplt_i_1 : STD_LOGIC;
  signal n_0_sig_data2wsc_cmd_cmplt_i_2 : STD_LOGIC;
  signal n_0_sig_data2wsc_cmd_cmplt_i_3 : STD_LOGIC;
  signal n_0_sig_data2wsc_cmd_cmplt_i_4 : STD_LOGIC;
  signal n_0_sig_data2wsc_cmd_cmplt_i_5 : STD_LOGIC;
  signal n_0_sig_data2wsc_last_err_i_1 : STD_LOGIC;
  signal \n_0_sig_dbeat_cntr[7]_i_1__0\ : STD_LOGIC;
  signal n_0_sig_dqual_reg_empty_i_1 : STD_LOGIC;
  signal n_0_sig_dqual_reg_full_i_1 : STD_LOGIC;
  signal n_0_sig_dqual_reg_full_i_2 : STD_LOGIC;
  signal n_0_sig_last_dbeat_i_1 : STD_LOGIC;
  signal \n_0_sig_last_dbeat_i_3__0\ : STD_LOGIC;
  signal \n_0_sig_last_dbeat_i_4__0\ : STD_LOGIC;
  signal n_0_sig_last_dbeat_i_5 : STD_LOGIC;
  signal n_0_sig_last_dbeat_reg : STD_LOGIC;
  signal \n_0_sig_ld_new_cmd_reg_i_1__0\ : STD_LOGIC;
  signal n_0_sig_next_calc_error_reg_i_1 : STD_LOGIC;
  signal n_0_sig_next_calc_error_reg_i_3 : STD_LOGIC;
  signal n_0_sig_next_calc_error_reg_i_4 : STD_LOGIC;
  signal n_0_sig_next_calc_error_reg_i_5 : STD_LOGIC;
  signal n_0_sig_next_calc_error_reg_i_6 : STD_LOGIC;
  signal n_0_sig_next_calc_error_reg_i_7 : STD_LOGIC;
  signal n_0_sig_next_calc_error_reg_i_8 : STD_LOGIC;
  signal n_0_sig_push_err2wsc_i_1 : STD_LOGIC;
  signal n_0_sig_push_to_wsc_i_1 : STD_LOGIC;
  signal n_0_sig_push_to_wsc_i_2 : STD_LOGIC;
  signal n_0_sig_push_to_wsc_i_3 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sig_addr_posted_cntr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^sig_data2all_tlast_error\ : STD_LOGIC;
  signal sig_data2mstr_cmd_ready : STD_LOGIC;
  signal \sig_dbeat_cntr_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sig_dqual_reg_empty : STD_LOGIC;
  signal sig_dqual_reg_full : STD_LOGIC;
  signal sig_last_dbeat05_out : STD_LOGIC;
  signal sig_last_mmap_dbeat : STD_LOGIC;
  signal sig_last_mmap_dbeat_reg : STD_LOGIC;
  signal sig_ld_new_cmd_reg : STD_LOGIC;
  signal sig_next_calc_error_reg : STD_LOGIC;
  signal sig_next_cmd_cmplt_reg : STD_LOGIC;
  signal sig_next_last_strb_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_next_sequential_reg : STD_LOGIC;
  signal sig_push_err2wsc : STD_LOGIC;
  signal \^sig_push_to_wsc\ : STD_LOGIC;
  signal sig_tlast_err_stop : STD_LOGIC;
  signal sig_tlast_error : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_6\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_7\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_i_3\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[2][0]_srl3_i_1__0\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of m_axi_sg_wlast_INST_0 : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of m_axi_sg_wlast_INST_0_i_2 : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \sig_addr_posted_cntr[0]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \sig_addr_posted_cntr[1]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \sig_addr_posted_cntr[2]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \sig_cmd_addr_reg[31]_i_1__0\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of sig_data2wsc_calc_err_i_1 : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of sig_data2wsc_cmd_cmplt_i_2 : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of sig_data2wsc_cmd_cmplt_i_4 : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[0]_i_1__0\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[1]_i_1__0\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[2]_i_1__0\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[3]_i_1__0\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[5]_i_1__0\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[6]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of sig_dqual_reg_full_i_1 : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of sig_dqual_reg_full_i_2 : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \sig_last_dbeat_i_3__0\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \sig_last_dbeat_i_4__0\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of sig_last_dbeat_i_5 : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \sig_last_mmap_dbeat_reg_i_1__0\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of sig_next_calc_error_reg_i_3 : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of sig_next_calc_error_reg_i_6 : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of sig_next_calc_error_reg_i_7 : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of sig_next_calc_error_reg_i_8 : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of sig_push_to_wsc_i_1 : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of sig_push_to_wsc_i_2 : label is "soft_lutpair33";
begin
  \in\(2 downto 0) <= \^in\(2 downto 0);
  sig_data2all_tlast_error <= \^sig_data2all_tlast_error\;
  sig_push_to_wsc <= \^sig_push_to_wsc\;
\GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0800"
    )
    port map (
      I0 => \^sig_data2all_tlast_error\,
      I1 => \^sig_push_to_wsc\,
      I2 => I5,
      I3 => sig_inhibit_rdy_n,
      I4 => sig_tlast_err_stop,
      O => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1\
    );
\GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1\,
      Q => sig_tlast_err_stop,
      R => sig_stream_rst
    );
\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => sig_tlast_error,
      I1 => \^sig_data2all_tlast_error\,
      O => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_1\
    );
\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002E00"
    )
    port map (
      I0 => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_3\,
      I1 => I3,
      I2 => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_5\,
      I3 => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_6\,
      I4 => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_7\,
      I5 => I2,
      O => sig_tlast_error
    );
\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
    port map (
      I0 => sig_next_cmd_cmplt_reg,
      I1 => n_0_m_axi_sg_wlast_INST_0_i_2,
      I2 => \sig_dbeat_cntr_reg__0\(4),
      I3 => \sig_dbeat_cntr_reg__0\(5),
      I4 => \sig_dbeat_cntr_reg__0\(6),
      I5 => \sig_dbeat_cntr_reg__0\(7),
      O => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_3\
    );
\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
    port map (
      I0 => n_0_m_axi_sg_wlast_INST_0_i_2,
      I1 => \sig_dbeat_cntr_reg__0\(4),
      I2 => \sig_dbeat_cntr_reg__0\(5),
      I3 => \sig_dbeat_cntr_reg__0\(6),
      I4 => \sig_dbeat_cntr_reg__0\(7),
      I5 => n_0_sig_data2wsc_cmd_cmplt_i_5,
      O => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_5\
    );
\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => m_axi_sg_wready,
      I1 => n_0_m_axi_sg_wvalid_INST_0_i_2,
      O => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_6\
    );
\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAAAB"
    )
    port map (
      I0 => n_0_m_axi_sg_wvalid_INST_0_i_1,
      I1 => sig_addr_posted_cntr(0),
      I2 => sig_addr_posted_cntr(1),
      I3 => sig_addr_posted_cntr(2),
      I4 => sig_next_calc_error_reg,
      O => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_7\
    );
\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_1\,
      Q => \^sig_data2all_tlast_error\,
      R => sig_stream_rst
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
    port map (
      I0 => \n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_i_3\,
      I1 => m_axi_sg_wready,
      I2 => \^sig_data2all_tlast_error\,
      I3 => sig_dqual_reg_full,
      I4 => sig_next_calc_error_reg,
      I5 => n_0_sig_next_calc_error_reg_i_6,
      O => O5
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
    port map (
      I0 => sig_addr_posted_cntr(1),
      I1 => sig_addr_posted_cntr(2),
      I2 => sig_last_mmap_dbeat_reg,
      I3 => sig_addr2data_addr_posted,
      O => \n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_i_3\
    );
\INFERRED_GEN.data_reg[2][0]_srl3_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => sig_tlast_err_stop,
      I1 => \^sig_push_to_wsc\,
      I2 => sig_inhibit_rdy_n,
      I3 => I5,
      O => sig_wr_fifo
    );
m_axi_sg_wlast_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => sig_dqual_reg_full,
      I1 => n_0_m_axi_sg_wlast_INST_0_i_1,
      O => m_axi_sg_wlast
    );
m_axi_sg_wlast_INST_0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
    port map (
      I0 => \sig_dbeat_cntr_reg__0\(7),
      I1 => \sig_dbeat_cntr_reg__0\(6),
      I2 => \sig_dbeat_cntr_reg__0\(5),
      I3 => \sig_dbeat_cntr_reg__0\(4),
      I4 => n_0_m_axi_sg_wlast_INST_0_i_2,
      O => n_0_m_axi_sg_wlast_INST_0_i_1
    );
m_axi_sg_wlast_INST_0_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \sig_dbeat_cntr_reg__0\(3),
      I1 => \sig_dbeat_cntr_reg__0\(2),
      I2 => \sig_dbeat_cntr_reg__0\(0),
      I3 => \sig_dbeat_cntr_reg__0\(1),
      O => n_0_m_axi_sg_wlast_INST_0_i_2
    );
m_axi_sg_wvalid_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000FE"
    )
    port map (
      I0 => sig_addr_posted_cntr(0),
      I1 => sig_addr_posted_cntr(1),
      I2 => sig_addr_posted_cntr(2),
      I3 => sig_next_calc_error_reg,
      I4 => n_0_m_axi_sg_wvalid_INST_0_i_1,
      I5 => n_0_m_axi_sg_wvalid_INST_0_i_2,
      O => m_axi_sg_wvalid
    );
m_axi_sg_wvalid_INST_0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555575"
    )
    port map (
      I0 => sig_dqual_reg_full,
      I1 => sig_addr2data_addr_posted,
      I2 => sig_last_mmap_dbeat_reg,
      I3 => sig_addr_posted_cntr(2),
      I4 => sig_addr_posted_cntr(1),
      O => n_0_m_axi_sg_wvalid_INST_0_i_1
    );
m_axi_sg_wvalid_INST_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000470047"
    )
    port map (
      I0 => p_3_in,
      I1 => p_36_out_0,
      I2 => p_2_in,
      I3 => \^sig_data2all_tlast_error\,
      I4 => sig_last_mmap_dbeat_reg,
      I5 => I2,
      O => n_0_m_axi_sg_wvalid_INST_0_i_2
    );
\sig_addr_posted_cntr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D9996664"
    )
    port map (
      I0 => sig_last_mmap_dbeat_reg,
      I1 => sig_addr2data_addr_posted,
      I2 => sig_addr_posted_cntr(1),
      I3 => sig_addr_posted_cntr(2),
      I4 => sig_addr_posted_cntr(0),
      O => \n_0_sig_addr_posted_cntr[0]_i_1\
    );
\sig_addr_posted_cntr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4B4D2D0"
    )
    port map (
      I0 => sig_last_mmap_dbeat_reg,
      I1 => sig_addr2data_addr_posted,
      I2 => sig_addr_posted_cntr(1),
      I3 => sig_addr_posted_cntr(2),
      I4 => sig_addr_posted_cntr(0),
      O => \n_0_sig_addr_posted_cntr[1]_i_1\
    );
\sig_addr_posted_cntr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF40FD00"
    )
    port map (
      I0 => sig_last_mmap_dbeat_reg,
      I1 => sig_addr2data_addr_posted,
      I2 => sig_addr_posted_cntr(1),
      I3 => sig_addr_posted_cntr(2),
      I4 => sig_addr_posted_cntr(0),
      O => \n_0_sig_addr_posted_cntr[2]_i_1\
    );
\sig_addr_posted_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_sig_addr_posted_cntr[0]_i_1\,
      Q => sig_addr_posted_cntr(0),
      R => sig_stream_rst
    );
\sig_addr_posted_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_sig_addr_posted_cntr[1]_i_1\,
      Q => sig_addr_posted_cntr(1),
      R => sig_stream_rst
    );
\sig_addr_posted_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_sig_addr_posted_cntr[2]_i_1\,
      Q => sig_addr_posted_cntr(2),
      R => sig_stream_rst
    );
\sig_cmd_addr_reg[31]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDFF"
    )
    port map (
      I0 => I1,
      I1 => \^sig_data2all_tlast_error\,
      I2 => I2,
      I3 => sig_addr2wsc_cmd_fifo_empty,
      O => SR(0)
    );
sig_data2wsc_calc_err_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
    port map (
      I0 => \^in\(2),
      I1 => n_0_sig_push_to_wsc_i_2,
      I2 => sig_next_calc_error_reg,
      I3 => n_0_sig_push_to_wsc_i_3,
      O => n_0_sig_data2wsc_calc_err_i_1
    );
sig_data2wsc_calc_err_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => n_0_sig_data2wsc_calc_err_i_1,
      Q => \^in\(2),
      R => '0'
    );
sig_data2wsc_cmd_cmplt_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E2E2EEE2"
    )
    port map (
      I0 => \^in\(0),
      I1 => n_0_sig_push_to_wsc_i_2,
      I2 => n_0_sig_data2wsc_cmd_cmplt_i_2,
      I3 => n_0_sig_data2wsc_cmd_cmplt_i_3,
      I4 => n_0_sig_data2wsc_cmd_cmplt_i_4,
      I5 => n_0_sig_push_to_wsc_i_3,
      O => n_0_sig_data2wsc_cmd_cmplt_i_1
    );
sig_data2wsc_cmd_cmplt_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^sig_data2all_tlast_error\,
      I1 => sig_next_cmd_cmplt_reg,
      O => n_0_sig_data2wsc_cmd_cmplt_i_2
    );
sig_data2wsc_cmd_cmplt_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00001000"
    )
    port map (
      I0 => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_7\,
      I1 => n_0_m_axi_sg_wvalid_INST_0_i_2,
      I2 => m_axi_sg_wready,
      I3 => sig_next_cmd_cmplt_reg,
      I4 => n_0_m_axi_sg_wlast_INST_0_i_1,
      I5 => I3,
      O => n_0_sig_data2wsc_cmd_cmplt_i_3
    );
sig_data2wsc_cmd_cmplt_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBFAAAA"
    )
    port map (
      I0 => I2,
      I1 => n_0_sig_next_calc_error_reg_i_3,
      I2 => n_0_sig_data2wsc_cmd_cmplt_i_5,
      I3 => n_0_m_axi_sg_wlast_INST_0_i_1,
      I4 => I3,
      O => n_0_sig_data2wsc_cmd_cmplt_i_4
    );
sig_data2wsc_cmd_cmplt_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
    port map (
      I0 => sig_next_last_strb_reg(0),
      I1 => sig_next_last_strb_reg(2),
      I2 => sig_next_cmd_cmplt_reg,
      I3 => sig_next_last_strb_reg(3),
      I4 => sig_next_last_strb_reg(1),
      O => n_0_sig_data2wsc_cmd_cmplt_i_5
    );
sig_data2wsc_cmd_cmplt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => n_0_sig_data2wsc_cmd_cmplt_i_1,
      Q => \^in\(0),
      R => '0'
    );
sig_data2wsc_last_err_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EEE2"
    )
    port map (
      I0 => \^in\(1),
      I1 => n_0_sig_push_to_wsc_i_2,
      I2 => sig_tlast_error,
      I3 => \^sig_data2all_tlast_error\,
      I4 => n_0_sig_push_to_wsc_i_3,
      O => n_0_sig_data2wsc_last_err_i_1
    );
sig_data2wsc_last_err_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => n_0_sig_data2wsc_last_err_i_1,
      Q => \^in\(1),
      R => '0'
    );
\sig_dbeat_cntr[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => n_0_sig_dqual_reg_full_i_2,
      I1 => \sig_dbeat_cntr_reg__0\(0),
      O => p_0_in(0)
    );
\sig_dbeat_cntr[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
    port map (
      I0 => n_0_sig_dqual_reg_full_i_2,
      I1 => \sig_dbeat_cntr_reg__0\(1),
      I2 => \sig_dbeat_cntr_reg__0\(0),
      O => p_0_in(1)
    );
\sig_dbeat_cntr[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A802"
    )
    port map (
      I0 => n_0_sig_dqual_reg_full_i_2,
      I1 => \sig_dbeat_cntr_reg__0\(0),
      I2 => \sig_dbeat_cntr_reg__0\(1),
      I3 => \sig_dbeat_cntr_reg__0\(2),
      O => p_0_in(2)
    );
\sig_dbeat_cntr[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA80002"
    )
    port map (
      I0 => n_0_sig_dqual_reg_full_i_2,
      I1 => \sig_dbeat_cntr_reg__0\(2),
      I2 => \sig_dbeat_cntr_reg__0\(1),
      I3 => \sig_dbeat_cntr_reg__0\(0),
      I4 => \sig_dbeat_cntr_reg__0\(3),
      O => p_0_in(3)
    );
\sig_dbeat_cntr[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA800000002"
    )
    port map (
      I0 => n_0_sig_dqual_reg_full_i_2,
      I1 => \sig_dbeat_cntr_reg__0\(3),
      I2 => \sig_dbeat_cntr_reg__0\(2),
      I3 => \sig_dbeat_cntr_reg__0\(0),
      I4 => \sig_dbeat_cntr_reg__0\(1),
      I5 => \sig_dbeat_cntr_reg__0\(4),
      O => p_0_in(4)
    );
\sig_dbeat_cntr[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A20"
    )
    port map (
      I0 => n_0_sig_dqual_reg_full_i_2,
      I1 => \sig_dbeat_cntr_reg__0\(4),
      I2 => n_0_m_axi_sg_wlast_INST_0_i_2,
      I3 => \sig_dbeat_cntr_reg__0\(5),
      O => p_0_in(5)
    );
\sig_dbeat_cntr[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8AA0200"
    )
    port map (
      I0 => n_0_sig_dqual_reg_full_i_2,
      I1 => \sig_dbeat_cntr_reg__0\(5),
      I2 => \sig_dbeat_cntr_reg__0\(4),
      I3 => n_0_m_axi_sg_wlast_INST_0_i_2,
      I4 => \sig_dbeat_cntr_reg__0\(6),
      O => p_0_in(6)
    );
\sig_dbeat_cntr[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
    port map (
      I0 => n_0_m_axi_sg_wlast_INST_0_i_1,
      I1 => n_0_sig_next_calc_error_reg_i_3,
      I2 => n_0_sig_dqual_reg_full_i_2,
      O => \n_0_sig_dbeat_cntr[7]_i_1__0\
    );
\sig_dbeat_cntr[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA200000008"
    )
    port map (
      I0 => n_0_sig_dqual_reg_full_i_2,
      I1 => n_0_m_axi_sg_wlast_INST_0_i_2,
      I2 => \sig_dbeat_cntr_reg__0\(4),
      I3 => \sig_dbeat_cntr_reg__0\(5),
      I4 => \sig_dbeat_cntr_reg__0\(6),
      I5 => \sig_dbeat_cntr_reg__0\(7),
      O => p_0_in(7)
    );
\sig_dbeat_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_sig_dbeat_cntr[7]_i_1__0\,
      D => p_0_in(0),
      Q => \sig_dbeat_cntr_reg__0\(0),
      R => sig_stream_rst
    );
\sig_dbeat_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_sig_dbeat_cntr[7]_i_1__0\,
      D => p_0_in(1),
      Q => \sig_dbeat_cntr_reg__0\(1),
      R => sig_stream_rst
    );
\sig_dbeat_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_sig_dbeat_cntr[7]_i_1__0\,
      D => p_0_in(2),
      Q => \sig_dbeat_cntr_reg__0\(2),
      R => sig_stream_rst
    );
\sig_dbeat_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_sig_dbeat_cntr[7]_i_1__0\,
      D => p_0_in(3),
      Q => \sig_dbeat_cntr_reg__0\(3),
      R => sig_stream_rst
    );
\sig_dbeat_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_sig_dbeat_cntr[7]_i_1__0\,
      D => p_0_in(4),
      Q => \sig_dbeat_cntr_reg__0\(4),
      R => sig_stream_rst
    );
\sig_dbeat_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_sig_dbeat_cntr[7]_i_1__0\,
      D => p_0_in(5),
      Q => \sig_dbeat_cntr_reg__0\(5),
      R => sig_stream_rst
    );
\sig_dbeat_cntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_sig_dbeat_cntr[7]_i_1__0\,
      D => p_0_in(6),
      Q => \sig_dbeat_cntr_reg__0\(6),
      R => sig_stream_rst
    );
\sig_dbeat_cntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_sig_dbeat_cntr[7]_i_1__0\,
      D => p_0_in(7),
      Q => \sig_dbeat_cntr_reg__0\(7),
      R => sig_stream_rst
    );
sig_dqual_reg_empty_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => n_0_sig_next_calc_error_reg_i_4,
      I1 => sig_dqual_reg_empty,
      I2 => n_0_sig_next_calc_error_reg_i_1,
      O => n_0_sig_dqual_reg_empty_i_1
    );
sig_dqual_reg_empty_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => n_0_sig_dqual_reg_empty_i_1,
      Q => sig_dqual_reg_empty,
      R => '0'
    );
sig_dqual_reg_full_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
    port map (
      I0 => sig_data2mstr_cmd_ready,
      I1 => n_0_sig_dqual_reg_full_i_2,
      I2 => sig_dqual_reg_full,
      I3 => n_0_sig_next_calc_error_reg_i_1,
      O => n_0_sig_dqual_reg_full_i_1
    );
sig_dqual_reg_full_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAABFFF"
    )
    port map (
      I0 => n_0_sig_next_calc_error_reg_i_4,
      I1 => n_0_sig_next_calc_error_reg_i_3,
      I2 => sig_next_sequential_reg,
      I3 => n_0_sig_last_dbeat_reg,
      I4 => sig_dqual_reg_empty,
      O => n_0_sig_dqual_reg_full_i_2
    );
sig_dqual_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => n_0_sig_dqual_reg_full_i_1,
      Q => sig_dqual_reg_full,
      R => '0'
    );
sig_last_dbeat_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA00FF00BA003000"
    )
    port map (
      I0 => sig_last_dbeat05_out,
      I1 => n_0_sig_next_calc_error_reg_i_4,
      I2 => \n_0_sig_last_dbeat_i_3__0\,
      I3 => I1,
      I4 => \n_0_sig_last_dbeat_i_4__0\,
      I5 => n_0_sig_last_dbeat_reg,
      O => n_0_sig_last_dbeat_i_1
    );
\sig_last_dbeat_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
    port map (
      I0 => n_0_sig_next_calc_error_reg_i_3,
      I1 => \sig_dbeat_cntr_reg__0\(6),
      I2 => \sig_dbeat_cntr_reg__0\(5),
      I3 => \sig_dbeat_cntr_reg__0\(4),
      I4 => n_0_sig_last_dbeat_i_5,
      O => sig_last_dbeat05_out
    );
\sig_last_dbeat_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
    port map (
      I0 => sig_dqual_reg_empty,
      I1 => n_0_sig_last_dbeat_reg,
      I2 => sig_next_sequential_reg,
      I3 => n_0_sig_next_calc_error_reg_i_3,
      O => \n_0_sig_last_dbeat_i_3__0\
    );
\sig_last_dbeat_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => n_0_sig_next_calc_error_reg_i_3,
      I1 => n_0_m_axi_sg_wlast_INST_0_i_1,
      O => \n_0_sig_last_dbeat_i_4__0\
    );
sig_last_dbeat_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
    port map (
      I0 => \sig_dbeat_cntr_reg__0\(0),
      I1 => \sig_dbeat_cntr_reg__0\(3),
      I2 => \sig_dbeat_cntr_reg__0\(7),
      I3 => \sig_dbeat_cntr_reg__0\(1),
      I4 => \sig_dbeat_cntr_reg__0\(2),
      O => n_0_sig_last_dbeat_i_5
    );
sig_last_dbeat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => n_0_sig_last_dbeat_i_1,
      Q => n_0_sig_last_dbeat_reg,
      R => '0'
    );
\sig_last_mmap_dbeat_reg_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => n_0_sig_next_calc_error_reg_i_3,
      I1 => n_0_m_axi_sg_wlast_INST_0_i_1,
      I2 => sig_dqual_reg_full,
      O => sig_last_mmap_dbeat
    );
sig_last_mmap_dbeat_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => sig_last_mmap_dbeat,
      Q => sig_last_mmap_dbeat_reg,
      R => sig_stream_rst
    );
\sig_ld_new_cmd_reg_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000E00"
    )
    port map (
      I0 => sig_dqual_reg_empty,
      I1 => n_0_sig_next_calc_error_reg_i_5,
      I2 => sig_ld_new_cmd_reg,
      I3 => I1,
      I4 => n_0_sig_next_calc_error_reg_i_4,
      O => \n_0_sig_ld_new_cmd_reg_i_1__0\
    );
sig_ld_new_cmd_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_sig_ld_new_cmd_reg_i_1__0\,
      Q => sig_ld_new_cmd_reg,
      R => '0'
    );
sig_next_calc_error_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40404044FFFFFFFF"
    )
    port map (
      I0 => n_0_m_axi_sg_wlast_INST_0_i_1,
      I1 => n_0_sig_next_calc_error_reg_i_3,
      I2 => n_0_sig_next_calc_error_reg_i_4,
      I3 => n_0_sig_next_calc_error_reg_i_5,
      I4 => sig_dqual_reg_empty,
      I5 => I1,
      O => n_0_sig_next_calc_error_reg_i_1
    );
sig_next_calc_error_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EAAA"
    )
    port map (
      I0 => sig_dqual_reg_empty,
      I1 => n_0_sig_next_calc_error_reg_i_3,
      I2 => sig_next_sequential_reg,
      I3 => n_0_sig_last_dbeat_reg,
      I4 => n_0_sig_next_calc_error_reg_i_4,
      O => sig_data2mstr_cmd_ready
    );
sig_next_calc_error_reg_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
    port map (
      I0 => n_0_m_axi_sg_wvalid_INST_0_i_2,
      I1 => m_axi_sg_wready,
      I2 => sig_next_calc_error_reg,
      I3 => n_0_sig_next_calc_error_reg_i_6,
      I4 => n_0_m_axi_sg_wvalid_INST_0_i_1,
      O => n_0_sig_next_calc_error_reg_i_3
    );
sig_next_calc_error_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFEFFFFFFFEF"
    )
    port map (
      I0 => n_0_sig_next_calc_error_reg_i_7,
      I1 => sig_next_calc_error_reg,
      I2 => sig_mstr2data_cmd_valid,
      I3 => sig_wdc_status_going_full,
      I4 => sig_wsc2stat_status_valid,
      I5 => sig_stat2wsc_status_ready,
      O => n_0_sig_next_calc_error_reg_i_4
    );
sig_next_calc_error_reg_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
    port map (
      I0 => n_0_m_axi_sg_wvalid_INST_0_i_1,
      I1 => n_0_sig_next_calc_error_reg_i_8,
      I2 => m_axi_sg_wready,
      I3 => n_0_m_axi_sg_wvalid_INST_0_i_2,
      I4 => sig_next_sequential_reg,
      I5 => n_0_sig_last_dbeat_reg,
      O => n_0_sig_next_calc_error_reg_i_5
    );
sig_next_calc_error_reg_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => sig_addr_posted_cntr(0),
      I1 => sig_addr_posted_cntr(1),
      I2 => sig_addr_posted_cntr(2),
      O => n_0_sig_next_calc_error_reg_i_6
    );
sig_next_calc_error_reg_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => sig_addr_posted_cntr(1),
      I1 => sig_addr_posted_cntr(2),
      I2 => sig_addr_posted_cntr(0),
      O => n_0_sig_next_calc_error_reg_i_7
    );
sig_next_calc_error_reg_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5554"
    )
    port map (
      I0 => sig_next_calc_error_reg,
      I1 => sig_addr_posted_cntr(2),
      I2 => sig_addr_posted_cntr(1),
      I3 => sig_addr_posted_cntr(0),
      O => n_0_sig_next_calc_error_reg_i_8
    );
sig_next_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_data2mstr_cmd_ready,
      D => sig_calc2dm_calc_err,
      Q => sig_next_calc_error_reg,
      R => n_0_sig_next_calc_error_reg_i_1
    );
sig_next_eof_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_data2mstr_cmd_ready,
      D => '1',
      Q => sig_next_cmd_cmplt_reg,
      R => n_0_sig_next_calc_error_reg_i_1
    );
\sig_next_last_strb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_data2mstr_cmd_ready,
      D => '1',
      Q => sig_next_last_strb_reg(0),
      R => n_0_sig_next_calc_error_reg_i_1
    );
\sig_next_last_strb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_data2mstr_cmd_ready,
      D => '1',
      Q => sig_next_last_strb_reg(1),
      R => n_0_sig_next_calc_error_reg_i_1
    );
\sig_next_last_strb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_data2mstr_cmd_ready,
      D => '1',
      Q => sig_next_last_strb_reg(2),
      R => n_0_sig_next_calc_error_reg_i_1
    );
\sig_next_last_strb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_data2mstr_cmd_ready,
      D => '1',
      Q => sig_next_last_strb_reg(3),
      R => n_0_sig_next_calc_error_reg_i_1
    );
sig_next_sequential_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_data2mstr_cmd_ready,
      D => '0',
      Q => sig_next_sequential_reg,
      R => n_0_sig_next_calc_error_reg_i_1
    );
sig_push_err2wsc_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => sig_ld_new_cmd_reg,
      I1 => sig_next_calc_error_reg,
      I2 => I1,
      I3 => sig_push_err2wsc,
      O => n_0_sig_push_err2wsc_i_1
    );
sig_push_err2wsc_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => n_0_sig_push_err2wsc_i_1,
      Q => sig_push_err2wsc,
      R => '0'
    );
sig_push_to_wsc_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
    port map (
      I0 => \^sig_push_to_wsc\,
      I1 => n_0_sig_push_to_wsc_i_2,
      I2 => n_0_sig_push_to_wsc_i_3,
      O => n_0_sig_push_to_wsc_i_1
    );
sig_push_to_wsc_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F4"
    )
    port map (
      I0 => n_0_m_axi_sg_wlast_INST_0_i_1,
      I1 => n_0_sig_next_calc_error_reg_i_3,
      I2 => sig_push_err2wsc,
      I3 => sig_tlast_err_stop,
      O => n_0_sig_push_to_wsc_i_2
    );
sig_push_to_wsc_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1011FFFF"
    )
    port map (
      I0 => sig_push_err2wsc,
      I1 => I4,
      I2 => n_0_m_axi_sg_wlast_INST_0_i_1,
      I3 => n_0_sig_next_calc_error_reg_i_3,
      I4 => I1,
      O => n_0_sig_push_to_wsc_i_3
    );
sig_push_to_wsc_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => n_0_sig_push_to_wsc_i_1,
      Q => \^sig_push_to_wsc\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity DMA_blk_mem_gen_prim_wrapper is
  port (
    DOUTB : out STD_LOGIC_VECTOR ( 35 downto 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    ENB : in STD_LOGIC;
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    REGCEB : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I5 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DINA : in STD_LOGIC_VECTOR ( 35 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of DMA_blk_mem_gen_prim_wrapper : entity is "blk_mem_gen_prim_wrapper";
end DMA_blk_mem_gen_prim_wrapper;

architecture STRUCTURE of DMA_blk_mem_gen_prim_wrapper is
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
    port map (
      ADDRARDADDR(13) => '0',
      ADDRARDADDR(12 downto 5) => I2(7 downto 0),
      ADDRARDADDR(4) => '0',
      ADDRARDADDR(3) => '0',
      ADDRARDADDR(2) => '0',
      ADDRARDADDR(1) => '0',
      ADDRARDADDR(0) => '0',
      ADDRBWRADDR(13) => '0',
      ADDRBWRADDR(12 downto 5) => I5(7 downto 0),
      ADDRBWRADDR(4) => '0',
      ADDRBWRADDR(3) => '0',
      ADDRBWRADDR(2) => '0',
      ADDRBWRADDR(1) => '0',
      ADDRBWRADDR(0) => '0',
      CLKARDCLK => m_axi_mm2s_aclk,
      CLKBWRCLK => m_axi_mm2s_aclk,
      DIADI(15 downto 8) => DINA(16 downto 9),
      DIADI(7 downto 0) => DINA(7 downto 0),
      DIBDI(15 downto 8) => DINA(34 downto 27),
      DIBDI(7 downto 0) => DINA(25 downto 18),
      DIPADIP(1) => DINA(17),
      DIPADIP(0) => DINA(8),
      DIPBDIP(1) => DINA(35),
      DIPBDIP(0) => DINA(26),
      DOADO(15 downto 8) => DOUTB(16 downto 9),
      DOADO(7 downto 0) => DOUTB(7 downto 0),
      DOBDO(15 downto 8) => DOUTB(34 downto 27),
      DOBDO(7 downto 0) => DOUTB(25 downto 18),
      DOPADOP(1) => DOUTB(17),
      DOPADOP(0) => DOUTB(8),
      DOPBDOP(1) => DOUTB(35),
      DOPBDOP(0) => DOUTB(26),
      ENARDEN => ENB,
      ENBWREN => WEBWE(0),
      REGCEAREGCE => REGCEB(0),
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => SR(0),
      RSTREGB => SR(0),
      WEA(1) => '0',
      WEA(0) => '0',
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \DMA_blk_mem_gen_prim_wrapper__parameterized0\ is
  port (
    DOUTB : out STD_LOGIC_VECTOR ( 71 downto 0 );
    ENB : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    REGCEB : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I5 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DINA : in STD_LOGIC_VECTOR ( 71 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \DMA_blk_mem_gen_prim_wrapper__parameterized0\ : entity is "blk_mem_gen_prim_wrapper";
end \DMA_blk_mem_gen_prim_wrapper__parameterized0\;

architecture STRUCTURE of \DMA_blk_mem_gen_prim_wrapper__parameterized0\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
    port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14) => '0',
      ADDRARDADDR(13 downto 6) => I2(7 downto 0),
      ADDRARDADDR(5) => '1',
      ADDRARDADDR(4) => '1',
      ADDRARDADDR(3) => '1',
      ADDRARDADDR(2) => '1',
      ADDRARDADDR(1) => '1',
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14) => '0',
      ADDRBWRADDR(13 downto 6) => I5(7 downto 0),
      ADDRBWRADDR(5) => '1',
      ADDRBWRADDR(4) => '1',
      ADDRBWRADDR(3) => '1',
      ADDRBWRADDR(2) => '1',
      ADDRBWRADDR(1) => '1',
      ADDRBWRADDR(0) => '1',
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => m_axi_mm2s_aclk,
      CLKBWRCLK => m_axi_mm2s_aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 24) => DINA(34 downto 27),
      DIADI(23 downto 16) => DINA(25 downto 18),
      DIADI(15 downto 8) => DINA(16 downto 9),
      DIADI(7 downto 0) => DINA(7 downto 0),
      DIBDI(31 downto 24) => DINA(70 downto 63),
      DIBDI(23 downto 16) => DINA(61 downto 54),
      DIBDI(15 downto 8) => DINA(52 downto 45),
      DIBDI(7 downto 0) => DINA(43 downto 36),
      DIPADIP(3) => DINA(35),
      DIPADIP(2) => DINA(26),
      DIPADIP(1) => DINA(17),
      DIPADIP(0) => DINA(8),
      DIPBDIP(3) => DINA(71),
      DIPBDIP(2) => DINA(62),
      DIPBDIP(1) => DINA(53),
      DIPBDIP(0) => DINA(44),
      DOADO(31 downto 24) => DOUTB(34 downto 27),
      DOADO(23 downto 16) => DOUTB(25 downto 18),
      DOADO(15 downto 8) => DOUTB(16 downto 9),
      DOADO(7 downto 0) => DOUTB(7 downto 0),
      DOBDO(31 downto 24) => DOUTB(70 downto 63),
      DOBDO(23 downto 16) => DOUTB(61 downto 54),
      DOBDO(15 downto 8) => DOUTB(52 downto 45),
      DOBDO(7 downto 0) => DOUTB(43 downto 36),
      DOPADOP(3) => DOUTB(35),
      DOPADOP(2) => DOUTB(26),
      DOPADOP(1) => DOUTB(17),
      DOPADOP(0) => DOUTB(8),
      DOPBDOP(3) => DOUTB(71),
      DOPBDOP(2) => DOUTB(62),
      DOPBDOP(1) => DOUTB(53),
      DOPBDOP(0) => DOUTB(44),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENB,
      ENBWREN => WEBWE(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => REGCEB(0),
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => SR(0),
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED\,
      WEA(3) => '0',
      WEA(2) => '0',
      WEA(1) => '0',
      WEA(0) => '0',
      WEBWE(7) => WEBWE(0),
      WEBWE(6) => WEBWE(0),
      WEBWE(5) => WEBWE(0),
      WEBWE(4) => WEBWE(0),
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \DMA_blk_mem_gen_prim_wrapper__parameterized1\ is
  port (
    DOUTB : out STD_LOGIC_VECTOR ( 71 downto 0 );
    ENB : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    REGCEB : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I5 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DINA : in STD_LOGIC_VECTOR ( 71 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \DMA_blk_mem_gen_prim_wrapper__parameterized1\ : entity is "blk_mem_gen_prim_wrapper";
end \DMA_blk_mem_gen_prim_wrapper__parameterized1\;

architecture STRUCTURE of \DMA_blk_mem_gen_prim_wrapper__parameterized1\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
    port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14) => '0',
      ADDRARDADDR(13 downto 6) => I2(7 downto 0),
      ADDRARDADDR(5) => '1',
      ADDRARDADDR(4) => '1',
      ADDRARDADDR(3) => '1',
      ADDRARDADDR(2) => '1',
      ADDRARDADDR(1) => '1',
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14) => '0',
      ADDRBWRADDR(13 downto 6) => I5(7 downto 0),
      ADDRBWRADDR(5) => '1',
      ADDRBWRADDR(4) => '1',
      ADDRBWRADDR(3) => '1',
      ADDRBWRADDR(2) => '1',
      ADDRBWRADDR(1) => '1',
      ADDRBWRADDR(0) => '1',
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => m_axi_mm2s_aclk,
      CLKBWRCLK => m_axi_mm2s_aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 24) => DINA(34 downto 27),
      DIADI(23 downto 16) => DINA(25 downto 18),
      DIADI(15 downto 8) => DINA(16 downto 9),
      DIADI(7 downto 0) => DINA(7 downto 0),
      DIBDI(31 downto 24) => DINA(70 downto 63),
      DIBDI(23 downto 16) => DINA(61 downto 54),
      DIBDI(15 downto 8) => DINA(52 downto 45),
      DIBDI(7 downto 0) => DINA(43 downto 36),
      DIPADIP(3) => DINA(35),
      DIPADIP(2) => DINA(26),
      DIPADIP(1) => DINA(17),
      DIPADIP(0) => DINA(8),
      DIPBDIP(3) => DINA(71),
      DIPBDIP(2) => DINA(62),
      DIPBDIP(1) => DINA(53),
      DIPBDIP(0) => DINA(44),
      DOADO(31 downto 24) => DOUTB(34 downto 27),
      DOADO(23 downto 16) => DOUTB(25 downto 18),
      DOADO(15 downto 8) => DOUTB(16 downto 9),
      DOADO(7 downto 0) => DOUTB(7 downto 0),
      DOBDO(31 downto 24) => DOUTB(70 downto 63),
      DOBDO(23 downto 16) => DOUTB(61 downto 54),
      DOBDO(15 downto 8) => DOUTB(52 downto 45),
      DOBDO(7 downto 0) => DOUTB(43 downto 36),
      DOPADOP(3) => DOUTB(35),
      DOPADOP(2) => DOUTB(26),
      DOPADOP(1) => DOUTB(17),
      DOPADOP(0) => DOUTB(8),
      DOPBDOP(3) => DOUTB(71),
      DOPBDOP(2) => DOUTB(62),
      DOPBDOP(1) => DOUTB(53),
      DOPBDOP(0) => DOUTB(44),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENB,
      ENBWREN => WEBWE(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => REGCEB(0),
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => SR(0),
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED\,
      WEA(3) => '0',
      WEA(2) => '0',
      WEA(1) => '0',
      WEA(0) => '0',
      WEBWE(7) => WEBWE(0),
      WEBWE(6) => WEBWE(0),
      WEBWE(5) => WEBWE(0),
      WEBWE(4) => WEBWE(0),
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \DMA_blk_mem_gen_prim_wrapper__parameterized2\ is
  port (
    DOUTB : out STD_LOGIC_VECTOR ( 71 downto 0 );
    ENB : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    REGCEB : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I5 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DINA : in STD_LOGIC_VECTOR ( 71 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \DMA_blk_mem_gen_prim_wrapper__parameterized2\ : entity is "blk_mem_gen_prim_wrapper";
end \DMA_blk_mem_gen_prim_wrapper__parameterized2\;

architecture STRUCTURE of \DMA_blk_mem_gen_prim_wrapper__parameterized2\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
    port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14) => '0',
      ADDRARDADDR(13 downto 6) => I2(7 downto 0),
      ADDRARDADDR(5) => '1',
      ADDRARDADDR(4) => '1',
      ADDRARDADDR(3) => '1',
      ADDRARDADDR(2) => '1',
      ADDRARDADDR(1) => '1',
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14) => '0',
      ADDRBWRADDR(13 downto 6) => I5(7 downto 0),
      ADDRBWRADDR(5) => '1',
      ADDRBWRADDR(4) => '1',
      ADDRBWRADDR(3) => '1',
      ADDRBWRADDR(2) => '1',
      ADDRBWRADDR(1) => '1',
      ADDRBWRADDR(0) => '1',
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => m_axi_mm2s_aclk,
      CLKBWRCLK => m_axi_mm2s_aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 24) => DINA(34 downto 27),
      DIADI(23 downto 16) => DINA(25 downto 18),
      DIADI(15 downto 8) => DINA(16 downto 9),
      DIADI(7 downto 0) => DINA(7 downto 0),
      DIBDI(31 downto 24) => DINA(70 downto 63),
      DIBDI(23 downto 16) => DINA(61 downto 54),
      DIBDI(15 downto 8) => DINA(52 downto 45),
      DIBDI(7 downto 0) => DINA(43 downto 36),
      DIPADIP(3) => DINA(35),
      DIPADIP(2) => DINA(26),
      DIPADIP(1) => DINA(17),
      DIPADIP(0) => DINA(8),
      DIPBDIP(3) => DINA(71),
      DIPBDIP(2) => DINA(62),
      DIPBDIP(1) => DINA(53),
      DIPBDIP(0) => DINA(44),
      DOADO(31 downto 24) => DOUTB(34 downto 27),
      DOADO(23 downto 16) => DOUTB(25 downto 18),
      DOADO(15 downto 8) => DOUTB(16 downto 9),
      DOADO(7 downto 0) => DOUTB(7 downto 0),
      DOBDO(31 downto 24) => DOUTB(70 downto 63),
      DOBDO(23 downto 16) => DOUTB(61 downto 54),
      DOBDO(15 downto 8) => DOUTB(52 downto 45),
      DOBDO(7 downto 0) => DOUTB(43 downto 36),
      DOPADOP(3) => DOUTB(35),
      DOPADOP(2) => DOUTB(26),
      DOPADOP(1) => DOUTB(17),
      DOPADOP(0) => DOUTB(8),
      DOPBDOP(3) => DOUTB(71),
      DOPBDOP(2) => DOUTB(62),
      DOPBDOP(1) => DOUTB(53),
      DOPBDOP(0) => DOUTB(44),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENB,
      ENBWREN => WEBWE(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => REGCEB(0),
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => SR(0),
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED\,
      WEA(3) => '0',
      WEA(2) => '0',
      WEA(1) => '0',
      WEA(0) => '0',
      WEBWE(7) => WEBWE(0),
      WEBWE(6) => WEBWE(0),
      WEBWE(5) => WEBWE(0),
      WEBWE(4) => WEBWE(0),
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \DMA_blk_mem_gen_prim_wrapper__parameterized3\ is
  port (
    DOUTB : out STD_LOGIC_VECTOR ( 37 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    O2 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    ENB : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    REGCEB : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I5 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DINA : in STD_LOGIC_VECTOR ( 37 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I3 : in STD_LOGIC;
    O3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    O6 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    hold_ff_q : in STD_LOGIC;
    sig_skid2dre_wready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \DMA_blk_mem_gen_prim_wrapper__parameterized3\ : entity is "blk_mem_gen_prim_wrapper";
end \DMA_blk_mem_gen_prim_wrapper__parameterized3\;

architecture STRUCTURE of \DMA_blk_mem_gen_prim_wrapper__parameterized3\ is
  signal \^doutb\ : STD_LOGIC_VECTOR ( 37 downto 0 );
  signal \^o2\ : STD_LOGIC;
  signal \^o4\ : STD_LOGIC;
  signal \n_12_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_13_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_14_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_20_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_21_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_22_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_28_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_29_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_30_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_36_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_37_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_38_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_39_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_40_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_44_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_45_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_46_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_4_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_52_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_53_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_54_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_5_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_60_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_61_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_62_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_68_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_69_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_6_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_70_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_71_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_72_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_73_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_74_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_75_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : label is "PRIMITIVE";
begin
  DOUTB(37 downto 0) <= \^doutb\(37 downto 0);
  O2 <= \^o2\;
  O4 <= \^o4\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
    port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14) => '0',
      ADDRARDADDR(13 downto 6) => I2(7 downto 0),
      ADDRARDADDR(5) => '1',
      ADDRARDADDR(4) => '1',
      ADDRARDADDR(3) => '1',
      ADDRARDADDR(2) => '1',
      ADDRARDADDR(1) => '1',
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14) => '0',
      ADDRBWRADDR(13 downto 6) => I5(7 downto 0),
      ADDRBWRADDR(5) => '1',
      ADDRBWRADDR(4) => '1',
      ADDRBWRADDR(3) => '1',
      ADDRBWRADDR(2) => '1',
      ADDRBWRADDR(1) => '1',
      ADDRBWRADDR(0) => '1',
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => m_axi_mm2s_aclk,
      CLKBWRCLK => m_axi_mm2s_aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED\,
      DIADI(31) => '0',
      DIADI(30) => '0',
      DIADI(29) => '0',
      DIADI(28 downto 24) => DINA(19 downto 15),
      DIADI(23) => '0',
      DIADI(22) => '0',
      DIADI(21) => '0',
      DIADI(20 downto 16) => DINA(14 downto 10),
      DIADI(15) => '0',
      DIADI(14) => '0',
      DIADI(13) => '0',
      DIADI(12 downto 8) => DINA(9 downto 5),
      DIADI(7) => '0',
      DIADI(6) => '0',
      DIADI(5) => '0',
      DIADI(4 downto 0) => DINA(4 downto 0),
      DIBDI(31) => '0',
      DIBDI(30) => '0',
      DIBDI(29) => '0',
      DIBDI(28) => '0',
      DIBDI(27) => '0',
      DIBDI(26 downto 24) => DINA(37 downto 35),
      DIBDI(23) => '0',
      DIBDI(22) => '0',
      DIBDI(21) => '0',
      DIBDI(20 downto 16) => DINA(34 downto 30),
      DIBDI(15) => '0',
      DIBDI(14) => '0',
      DIBDI(13) => '0',
      DIBDI(12 downto 8) => DINA(29 downto 25),
      DIBDI(7) => '0',
      DIBDI(6) => '0',
      DIBDI(5) => '0',
      DIBDI(4 downto 0) => DINA(24 downto 20),
      DIPADIP(3) => '0',
      DIPADIP(2) => '0',
      DIPADIP(1) => '0',
      DIPADIP(0) => '0',
      DIPBDIP(3) => '0',
      DIPBDIP(2) => '0',
      DIPBDIP(1) => '0',
      DIPBDIP(0) => '0',
      DOADO(31) => \n_4_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOADO(30) => \n_5_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOADO(29) => \n_6_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOADO(28 downto 24) => \^doutb\(19 downto 15),
      DOADO(23) => \n_12_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOADO(22) => \n_13_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOADO(21) => \n_14_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOADO(20 downto 16) => \^doutb\(14 downto 10),
      DOADO(15) => \n_20_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOADO(14) => \n_21_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOADO(13) => \n_22_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOADO(12 downto 8) => \^doutb\(9 downto 5),
      DOADO(7) => \n_28_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOADO(6) => \n_29_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOADO(5) => \n_30_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOADO(4 downto 0) => \^doutb\(4 downto 0),
      DOBDO(31) => \n_36_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOBDO(30) => \n_37_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOBDO(29) => \n_38_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOBDO(28) => \n_39_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOBDO(27) => \n_40_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOBDO(26 downto 24) => \^doutb\(37 downto 35),
      DOBDO(23) => \n_44_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOBDO(22) => \n_45_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOBDO(21) => \n_46_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOBDO(20 downto 16) => \^doutb\(34 downto 30),
      DOBDO(15) => \n_52_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOBDO(14) => \n_53_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOBDO(13) => \n_54_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOBDO(12 downto 8) => \^doutb\(29 downto 25),
      DOBDO(7) => \n_60_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOBDO(6) => \n_61_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOBDO(5) => \n_62_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOBDO(4 downto 0) => \^doutb\(24 downto 20),
      DOPADOP(3) => \n_68_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOPADOP(2) => \n_69_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOPADOP(1) => \n_70_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOPADOP(0) => \n_71_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOPBDOP(3) => \n_72_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOPBDOP(2) => \n_73_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOPBDOP(1) => \n_74_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOPBDOP(0) => \n_75_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENB,
      ENBWREN => WEBWE(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => REGCEB(0),
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => SR(0),
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED\,
      WEA(3) => '0',
      WEA(2) => '0',
      WEA(1) => '0',
      WEA(0) => '0',
      WEBWE(7) => WEBWE(0),
      WEBWE(6) => WEBWE(0),
      WEBWE(5) => WEBWE(0),
      WEBWE(4) => WEBWE(0),
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66669969"
    )
    port map (
      I0 => \^o2\,
      I1 => Q(1),
      I2 => I3,
      I3 => O3,
      I4 => \^o4\,
      O => D(0)
    );
\INFERRED_GEN.cnt_i[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000D500"
    )
    port map (
      I0 => I4,
      I1 => \^doutb\(37),
      I2 => O6,
      I3 => Q(0),
      I4 => Q(2),
      O => \^o4\
    );
\INFERRED_GEN.cnt_i[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAEAEEEEEEEEEEE"
    )
    port map (
      I0 => Q(2),
      I1 => I4,
      I2 => \^doutb\(37),
      I3 => I1,
      I4 => hold_ff_q,
      I5 => sig_skid2dre_wready,
      O => \^o2\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity DMA_cdc_sync is
  port (
    scndry_out : out STD_LOGIC;
    axi_resetn : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of DMA_cdc_sync : entity is "cdc_sync";
end DMA_cdc_sync;

architecture STRUCTURE of DMA_cdc_sync is
  signal Q : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
begin
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => axi_resetn,
      Q => Q,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => Q,
      Q => s_level_out_d2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => scndry_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity DMA_cdc_sync_0 is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    scndry_out : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    s_axi_lite_awaddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_resetn : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of DMA_cdc_sync_0 : entity is "cdc_sync";
end DMA_cdc_sync_0;

architecture STRUCTURE of DMA_cdc_sync_0 is
  signal Q : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  signal \^scndry_out\ : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
begin
  scndry_out <= \^scndry_out\;
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => axi_resetn,
      Q => Q,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q,
      Q => s_level_out_d2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => \^scndry_out\,
      R => '0'
    );
\GEN_SYNC_WRITE.axi2ip_wrce[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
    port map (
      I0 => s_axi_lite_awaddr(1),
      I1 => \^scndry_out\,
      I2 => s_axi_lite_awaddr(0),
      I3 => s_axi_lite_awaddr(3),
      I4 => s_axi_lite_awaddr(2),
      I5 => s_axi_lite_awaddr(4),
      O => O3
    );
\GEN_SYNC_WRITE.axi2ip_wrce[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
    port map (
      I0 => s_axi_lite_awaddr(1),
      I1 => \^scndry_out\,
      I2 => s_axi_lite_awaddr(0),
      I3 => s_axi_lite_awaddr(3),
      I4 => s_axi_lite_awaddr(2),
      I5 => s_axi_lite_awaddr(4),
      O => O4
    );
\GEN_SYNC_WRITE.axi2ip_wrce[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
    port map (
      I0 => s_axi_lite_awaddr(0),
      I1 => \^scndry_out\,
      I2 => s_axi_lite_awaddr(1),
      I3 => s_axi_lite_awaddr(3),
      I4 => s_axi_lite_awaddr(2),
      I5 => s_axi_lite_awaddr(4),
      O => O5
    );
\GEN_SYNC_WRITE.axi2ip_wrce[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
    port map (
      I0 => s_axi_lite_awaddr(0),
      I1 => \^scndry_out\,
      I2 => s_axi_lite_awaddr(2),
      I3 => s_axi_lite_awaddr(3),
      I4 => s_axi_lite_awaddr(1),
      I5 => s_axi_lite_awaddr(4),
      O => O6
    );
arready_i_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^scndry_out\,
      O => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity DMA_cntr_incr_decr_addn_f is
  port (
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    sig_mstr2sf_cmd_valid : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    DOUTB : in STD_LOGIC_VECTOR ( 0 to 0 );
    I9 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of DMA_cntr_incr_decr_addn_f : entity is "cntr_incr_decr_addn_f";
end DMA_cntr_incr_decr_addn_f;

architecture STRUCTURE of DMA_cntr_incr_decr_addn_f is
  signal \^o1\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal n_0_FIFO_Full_i_2 : STD_LOGIC;
  signal n_0_FIFO_Full_i_3 : STD_LOGIC;
  signal \n_0_FIFO_Full_i_4__0\ : STD_LOGIC;
begin
  O1 <= \^o1\;
  Q(2 downto 0) <= \^q\(2 downto 0);
FIFO_Full_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808040840400440"
    )
    port map (
      I0 => \^q\(2),
      I1 => n_0_FIFO_Full_i_2,
      I2 => I3,
      I3 => \^q\(1),
      I4 => n_0_FIFO_Full_i_3,
      I5 => \n_0_FIFO_Full_i_4__0\,
      O => O2
    );
FIFO_Full_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A90000"
    )
    port map (
      I0 => \^q\(0),
      I1 => \^q\(2),
      I2 => I6,
      I3 => \^o1\,
      I4 => I7,
      O => n_0_FIFO_Full_i_2
    );
FIFO_Full_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF70FF70FFFF"
    )
    port map (
      I0 => I8,
      I1 => DOUTB(0),
      I2 => I9,
      I3 => \^q\(2),
      I4 => \^q\(0),
      I5 => \^o1\,
      O => n_0_FIFO_Full_i_3
    );
\FIFO_Full_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FFDF"
    )
    port map (
      I0 => sig_mstr2sf_cmd_valid,
      I1 => I4,
      I2 => I5,
      I3 => I1,
      I4 => \^q\(1),
      I5 => I2,
      O => \n_0_FIFO_Full_i_4__0\
    );
\INFERRED_GEN.cnt_i[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDFDF20202020DF"
    )
    port map (
      I0 => I5,
      I1 => I4,
      I2 => sig_mstr2sf_cmd_valid,
      I3 => I6,
      I4 => \^q\(2),
      I5 => \^q\(0),
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666AA6AAAAA99A9"
    )
    port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^o1\,
      I3 => I1,
      I4 => I2,
      I5 => I3,
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => sig_mstr2sf_cmd_valid,
      I1 => I4,
      I2 => I5,
      O => \^o1\
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => SR(0)
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => D(0),
      Q => \^q\(1),
      S => SR(0)
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => \^q\(2),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity DMA_cntr_incr_decr_addn_f_1 is
  port (
    O1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_wr_fifo : out STD_LOGIC;
    I2 : in STD_LOGIC;
    sig_coelsc_reg_empty : in STD_LOGIC;
    O5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    m_axi_sg_bvalid : in STD_LOGIC;
    I3 : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of DMA_cntr_incr_decr_addn_f_1 : entity is "cntr_incr_decr_addn_f";
end DMA_cntr_incr_decr_addn_f_1;

architecture STRUCTURE of DMA_cntr_incr_decr_addn_f_1 is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \n_0_FIFO_Full_i_3__0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \^sig_wr_fifo\ : STD_LOGIC;
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
  sig_wr_fifo <= \^sig_wr_fifo\;
\FIFO_Full_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000006900"
    )
    port map (
      I0 => \^q\(0),
      I1 => p_0_in(2),
      I2 => \^sig_wr_fifo\,
      I3 => I2,
      I4 => \n_0_FIFO_Full_i_3__0\,
      I5 => addr_i_p1(2),
      O => O1
    );
\FIFO_Full_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => \^q\(2),
      I1 => sig_coelsc_reg_empty,
      I2 => O5(0),
      O => p_0_in(2)
    );
\FIFO_Full_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999959955555655"
    )
    port map (
      I0 => \^q\(1),
      I1 => \^sig_wr_fifo\,
      I2 => \^q\(2),
      I3 => sig_coelsc_reg_empty,
      I4 => O5(0),
      I5 => \^q\(0),
      O => \n_0_FIFO_Full_i_3__0\
    );
\INFERRED_GEN.cnt_i[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFBF40404040BF"
    )
    port map (
      I0 => I1,
      I1 => sig_inhibit_rdy_n,
      I2 => m_axi_sg_bvalid,
      I3 => \^q\(2),
      I4 => I3,
      I5 => \^q\(0),
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66CC66CC6CC966CC"
    )
    port map (
      I0 => \^sig_wr_fifo\,
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => sig_coelsc_reg_empty,
      I5 => O5(0),
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F807F807F017F80"
    )
    port map (
      I0 => \^q\(0),
      I1 => \^sig_wr_fifo\,
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => sig_coelsc_reg_empty,
      I5 => O5(0),
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => sig_stream_rst
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => sig_stream_rst
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => \^q\(2),
      S => sig_stream_rst
    );
\INFERRED_GEN.data_reg[2][0]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => m_axi_sg_bvalid,
      I1 => sig_inhibit_rdy_n,
      I2 => I1,
      O => \^sig_wr_fifo\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity DMA_cntr_incr_decr_addn_f_2 is
  port (
    O2 : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O5 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    I1 : in STD_LOGIC;
    sig_wr_fifo : in STD_LOGIC;
    sig_wdc_statcnt : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    I5 : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_coelsc_reg_empty : in STD_LOGIC;
    I6 : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of DMA_cntr_incr_decr_addn_f_2 : entity is "cntr_incr_decr_addn_f";
end DMA_cntr_incr_decr_addn_f_2;

architecture STRUCTURE of DMA_cntr_incr_decr_addn_f_2 is
  signal \^o1\ : STD_LOGIC;
  signal \^o5\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \n_0_FIFO_Full_i_2__0\ : STD_LOGIC;
  signal \n_0_FIFO_Full_i_3__1\ : STD_LOGIC;
  signal n_0_FIFO_Full_i_4 : STD_LOGIC;
begin
  O1 <= \^o1\;
  O5(2 downto 0) <= \^o5\(2 downto 0);
\FIFO_Full_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0140014010400140"
    )
    port map (
      I0 => \n_0_FIFO_Full_i_2__0\,
      I1 => \^o5\(2),
      I2 => p_0_in(0),
      I3 => \n_0_FIFO_Full_i_3__1\,
      I4 => \^o5\(1),
      I5 => n_0_FIFO_Full_i_4,
      O => O3
    );
\FIFO_Full_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66669666FFFFFFFF"
    )
    port map (
      I0 => \^o5\(0),
      I1 => sig_wr_fifo,
      I2 => I1,
      I3 => sig_coelsc_reg_empty,
      I4 => \^o5\(2),
      I5 => I6,
      O => \n_0_FIFO_Full_i_2__0\
    );
\FIFO_Full_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEECCCCFFEFEECE"
    )
    port map (
      I0 => sig_wr_fifo,
      I1 => \^o5\(1),
      I2 => Q(0),
      I3 => I4,
      I4 => \^o5\(0),
      I5 => \^o1\,
      O => \n_0_FIFO_Full_i_3__1\
    );
FIFO_Full_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44454444DDDFDDDD"
    )
    port map (
      I0 => \^o5\(0),
      I1 => \^o1\,
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => Q(0),
      I5 => sig_wr_fifo,
      O => n_0_FIFO_Full_i_4
    );
\INFERRED_GEN.cnt_i[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5455ABAAABAA5455"
    )
    port map (
      I0 => \^o1\,
      I1 => \out\(1),
      I2 => \out\(0),
      I3 => Q(0),
      I4 => sig_wr_fifo,
      I5 => \^o5\(0),
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \^o5\(2),
      I1 => sig_coelsc_reg_empty,
      O => \^o1\
    );
\INFERRED_GEN.cnt_i[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666AA6AAAAA99A9"
    )
    port map (
      I0 => \^o5\(1),
      I1 => sig_wr_fifo,
      I2 => Q(0),
      I3 => I4,
      I4 => \^o1\,
      I5 => \^o5\(0),
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFA15FF0005EA00"
    )
    port map (
      I0 => I5,
      I1 => \^o5\(0),
      I2 => sig_wr_fifo,
      I3 => \^o5\(1),
      I4 => p_0_in(0),
      I5 => \^o5\(2),
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^o5\(0),
      S => sig_stream_rst
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^o5\(1),
      S => sig_stream_rst
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => \^o5\(2),
      S => sig_stream_rst
    );
\sig_wdc_statcnt[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4FFFFFB00000004F"
    )
    port map (
      I0 => \^o1\,
      I1 => I1,
      I2 => sig_wr_fifo,
      I3 => sig_wdc_statcnt(0),
      I4 => sig_wdc_statcnt(1),
      I5 => sig_wdc_statcnt(2),
      O => O2
    );
\sig_wdc_statcnt[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4447555544474447"
    )
    port map (
      I0 => I2,
      I1 => \^o1\,
      I2 => I3,
      I3 => sig_wr_fifo,
      I4 => I4,
      I5 => Q(0),
      O => O4
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \DMA_cntr_incr_decr_addn_f__parameterized0\ is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    m_axi_sg_aresetn : in STD_LOGIC;
    sts_received_d1 : in STD_LOGIC;
    mm2s_halt : in STD_LOGIC;
    mm2s_sts_received : in STD_LOGIC;
    m_axis_mm2s_ftch_tvalid_new : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \DMA_cntr_incr_decr_addn_f__parameterized0\ : entity is "cntr_incr_decr_addn_f";
end \DMA_cntr_incr_decr_addn_f__parameterized0\;

architecture STRUCTURE of \DMA_cntr_incr_decr_addn_f__parameterized0\ is
  signal \^o2\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^ss\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal n_0_FIFO_Full_i_2 : STD_LOGIC;
  signal n_0_FIFO_Full_i_3 : STD_LOGIC;
  signal n_0_FIFO_Full_i_4 : STD_LOGIC;
  signal n_0_FIFO_Full_i_6 : STD_LOGIC;
  signal n_0_FIFO_Full_i_7 : STD_LOGIC;
  signal \n_0_INFERRED_GEN.cnt_i[3]_i_2\ : STD_LOGIC;
  signal \n_0_INFERRED_GEN.cnt_i[4]_i_2\ : STD_LOGIC;
  signal \n_0_INFERRED_GEN.cnt_i[4]_i_3\ : STD_LOGIC;
  signal \n_0_INFERRED_GEN.cnt_i[4]_i_4\ : STD_LOGIC;
  signal \n_0_INFERRED_GEN.cnt_i_reg[4]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of FIFO_Full_i_6 : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of FIFO_Full_i_7 : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[0]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[2]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[4]_i_4\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of updt_sts_i_2 : label is "soft_lutpair81";
begin
  O2 <= \^o2\;
  Q(3 downto 0) <= \^q\(3 downto 0);
  SS(0) <= \^ss\(0);
FIFO_Full_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000069"
    )
    port map (
      I0 => \n_0_INFERRED_GEN.cnt_i_reg[4]\,
      I1 => \^o2\,
      I2 => n_0_FIFO_Full_i_2,
      I3 => n_0_FIFO_Full_i_3,
      I4 => n_0_FIFO_Full_i_4,
      O => O1
    );
FIFO_Full_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEAAAAAA8AAA8A8"
    )
    port map (
      I0 => \^o2\,
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => I1,
      I4 => n_0_FIFO_Full_i_6,
      I5 => \^q\(3),
      O => n_0_FIFO_Full_i_2
    );
FIFO_Full_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FBFFF7FFFFF7F"
    )
    port map (
      I0 => \^q\(2),
      I1 => addr_i_p1(0),
      I2 => m_axi_sg_aresetn,
      I3 => n_0_FIFO_Full_i_7,
      I4 => \^q\(1),
      I5 => \^o2\,
      O => n_0_FIFO_Full_i_3
    );
FIFO_Full_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011EFEE0800F7FF"
    )
    port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => I1,
      I3 => n_0_FIFO_Full_i_6,
      I4 => \^q\(3),
      I5 => \^o2\,
      O => n_0_FIFO_Full_i_4
    );
FIFO_Full_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAABAAA"
    )
    port map (
      I0 => \^q\(0),
      I1 => mm2s_halt,
      I2 => mm2s_sts_received,
      I3 => m_axis_mm2s_ftch_tvalid_new,
      I4 => sts_received_d1,
      O => n_0_FIFO_Full_i_6
    );
FIFO_Full_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3323FFBF"
    )
    port map (
      I0 => sts_received_d1,
      I1 => m_axis_mm2s_ftch_tvalid_new,
      I2 => mm2s_sts_received,
      I3 => mm2s_halt,
      I4 => \^q\(0),
      O => n_0_FIFO_Full_i_7
    );
\INFERRED_GEN.cnt_i[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5559AAA6"
    )
    port map (
      I0 => \^q\(0),
      I1 => mm2s_sts_received,
      I2 => mm2s_halt,
      I3 => sts_received_d1,
      I4 => m_axis_mm2s_ftch_tvalid_new,
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"787878787878E178"
    )
    port map (
      I0 => \^q\(0),
      I1 => m_axis_mm2s_ftch_tvalid_new,
      I2 => \^q\(1),
      I3 => mm2s_sts_received,
      I4 => mm2s_halt,
      I5 => sts_received_d1,
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10EFEF10"
    )
    port map (
      I0 => sts_received_d1,
      I1 => mm2s_halt,
      I2 => mm2s_sts_received,
      I3 => \^q\(2),
      I4 => \n_0_INFERRED_GEN.cnt_i[4]_i_3\,
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99999666"
    )
    port map (
      I0 => \^q\(3),
      I1 => \^o2\,
      I2 => \^q\(2),
      I3 => \n_0_INFERRED_GEN.cnt_i[4]_i_3\,
      I4 => \n_0_INFERRED_GEN.cnt_i[3]_i_2\,
      O => addr_i_p1(3)
    );
\INFERRED_GEN.cnt_i[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010100010101010"
    )
    port map (
      I0 => sts_received_d1,
      I1 => mm2s_halt,
      I2 => mm2s_sts_received,
      I3 => \^q\(2),
      I4 => \^q\(1),
      I5 => \n_0_INFERRED_GEN.cnt_i[4]_i_4\,
      O => \n_0_INFERRED_GEN.cnt_i[3]_i_2\
    );
\INFERRED_GEN.cnt_i[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBB5FFF0444A000"
    )
    port map (
      I0 => \^q\(3),
      I1 => \n_0_INFERRED_GEN.cnt_i[4]_i_2\,
      I2 => \n_0_INFERRED_GEN.cnt_i[4]_i_3\,
      I3 => \^q\(2),
      I4 => \^o2\,
      I5 => \n_0_INFERRED_GEN.cnt_i_reg[4]\,
      O => addr_i_p1(4)
    );
\INFERRED_GEN.cnt_i[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => \n_0_INFERRED_GEN.cnt_i[4]_i_4\,
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \n_0_INFERRED_GEN.cnt_i[4]_i_2\
    );
\INFERRED_GEN.cnt_i[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0B3A000003200"
    )
    port map (
      I0 => \^q\(1),
      I1 => sts_received_d1,
      I2 => m_axis_mm2s_ftch_tvalid_new,
      I3 => mm2s_sts_received,
      I4 => mm2s_halt,
      I5 => \^q\(0),
      O => \n_0_INFERRED_GEN.cnt_i[4]_i_3\
    );
\INFERRED_GEN.cnt_i[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3323FFBF"
    )
    port map (
      I0 => sts_received_d1,
      I1 => m_axis_mm2s_ftch_tvalid_new,
      I2 => mm2s_sts_received,
      I3 => mm2s_halt,
      I4 => \^q\(0),
      O => \n_0_INFERRED_GEN.cnt_i[4]_i_4\
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => \^ss\(0)
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => \^ss\(0)
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => \^q\(2),
      S => \^ss\(0)
    );
\INFERRED_GEN.cnt_i_reg[3]\: unisim.vcomponents.FDSE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => addr_i_p1(3),
      Q => \^q\(3),
      S => \^ss\(0)
    );
\INFERRED_GEN.cnt_i_reg[4]\: unisim.vcomponents.FDSE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => addr_i_p1(4),
      Q => \n_0_INFERRED_GEN.cnt_i_reg[4]\,
      S => \^ss\(0)
    );
\updt_desc_reg0[31]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => m_axi_sg_aresetn,
      O => \^ss\(0)
    );
updt_sts_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => mm2s_sts_received,
      I1 => mm2s_halt,
      I2 => sts_received_d1,
      O => \^o2\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity DMA_dynshreg_f is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O3 : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sel : in STD_LOGIC;
    m_axi_sg_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    addr : in STD_LOGIC_VECTOR ( 0 to 1 );
    m_axi_sg_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of DMA_dynshreg_f : entity is "dynshreg_f";
end DMA_dynshreg_f;

architecture STRUCTURE of DMA_dynshreg_f is
  signal \^o2\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sig_wresp_sfifo_out : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_i_1\ : label is "soft_lutpair42";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[2][0]_srl3\ : label is "U0/\GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[2][0]_srl3\ : label is "U0/\GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][0]_srl3 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[2][1]_srl3\ : label is "U0/\GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] ";
  attribute srl_name of \INFERRED_GEN.data_reg[2][1]_srl3\ : label is "U0/\GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][1]_srl3 ";
begin
  O2(0) <= \^o2\(0);
\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5540"
    )
    port map (
      I0 => \out\(0),
      I1 => \^o2\(0),
      I2 => sig_wresp_sfifo_out(0),
      I3 => D(0),
      O => O1
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5504"
    )
    port map (
      I0 => \out\(0),
      I1 => \^o2\(0),
      I2 => sig_wresp_sfifo_out(0),
      I3 => D(1),
      O => O3
    );
\INFERRED_GEN.data_reg[2][0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => addr(1),
      A1 => addr(0),
      A2 => '0',
      A3 => '0',
      CE => sel,
      CLK => m_axi_sg_aclk,
      D => m_axi_sg_bresp(0),
      Q => sig_wresp_sfifo_out(0)
    );
\INFERRED_GEN.data_reg[2][1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => addr(1),
      A1 => addr(0),
      A2 => '0',
      A3 => '0',
      CE => sel,
      CLK => m_axi_sg_aclk,
      D => m_axi_sg_bresp(1),
      Q => \^o2\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \DMA_dynshreg_f__parameterized0\ is
  port (
    p_0_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_push_coelsc_reg : out STD_LOGIC;
    O6 : out STD_LOGIC;
    p_4_out : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_coelsc_reg_empty : in STD_LOGIC;
    O5 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_wr_fifo : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \DMA_dynshreg_f__parameterized0\ : entity is "dynshreg_f";
end \DMA_dynshreg_f__parameterized0\;

architecture STRUCTURE of \DMA_dynshreg_f__parameterized0\ is
  signal \^out\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of FIFO_Full_i_5 : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_2\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_3\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[1]_i_2\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[2]_i_3\ : label is "soft_lutpair39";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[2][0]_srl3\ : label is "U0/\GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[2][0]_srl3\ : label is "U0/\GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][0]_srl3 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[2][1]_srl3\ : label is "U0/\GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] ";
  attribute srl_name of \INFERRED_GEN.data_reg[2][1]_srl3\ : label is "U0/\GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][1]_srl3 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[2][2]_srl3\ : label is "U0/\GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] ";
  attribute srl_name of \INFERRED_GEN.data_reg[2][2]_srl3\ : label is "U0/\GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][2]_srl3 ";
  attribute SOFT_HLUTNM of \sig_wdc_statcnt[1]_i_2\ : label is "soft_lutpair40";
begin
  \out\(2 downto 0) <= \^out\(2 downto 0);
FIFO_Full_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
    port map (
      I0 => \^out\(2),
      I1 => \^out\(1),
      I2 => Q(0),
      O => O1
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FD00"
    )
    port map (
      I0 => Q(0),
      I1 => \^out\(1),
      I2 => \^out\(2),
      I3 => sig_coelsc_reg_empty,
      I4 => O5(2),
      O => sig_push_coelsc_reg
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \^out\(1),
      I1 => \^out\(2),
      I2 => D(0),
      O => p_4_out
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \^out\(1),
      I1 => \^out\(2),
      I2 => D(0),
      I3 => D(2),
      I4 => D(1),
      I5 => I3(0),
      O => O6
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^out\(0),
      O => O8
    );
\INFERRED_GEN.cnt_i[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^out\(1),
      I1 => \^out\(2),
      O => O2
    );
\INFERRED_GEN.cnt_i[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FD0000000000"
    )
    port map (
      I0 => Q(0),
      I1 => \^out\(1),
      I2 => \^out\(2),
      I3 => O5(0),
      I4 => O5(2),
      I5 => sig_coelsc_reg_empty,
      O => O3
    );
\INFERRED_GEN.cnt_i[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FD00"
    )
    port map (
      I0 => Q(0),
      I1 => \^out\(1),
      I2 => \^out\(2),
      I3 => sig_coelsc_reg_empty,
      I4 => O5(2),
      O => p_0_in(0)
    );
\INFERRED_GEN.data_reg[2][0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => O5(0),
      A1 => O5(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_sg_aclk,
      D => \in\(0),
      Q => \^out\(0)
    );
\INFERRED_GEN.data_reg[2][1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => O5(0),
      A1 => O5(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_sg_aclk,
      D => \in\(1),
      Q => \^out\(1)
    );
\INFERRED_GEN.data_reg[2][2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => O5(0),
      A1 => O5(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_sg_aclk,
      D => \in\(2),
      Q => \^out\(2)
    );
\sig_wdc_statcnt[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDDDDFD"
    )
    port map (
      I0 => sig_coelsc_reg_empty,
      I1 => O5(2),
      I2 => Q(0),
      I3 => \^out\(1),
      I4 => \^out\(2),
      O => O9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \DMA_dynshreg_f__parameterized1\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 22 downto 0 );
    m_axis_mm2s_ftch_tvalid_new : in STD_LOGIC;
    m_axis_mm2s_ftch_tdata_new : in STD_LOGIC_VECTOR ( 22 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_sg_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \DMA_dynshreg_f__parameterized1\ : entity is "dynshreg_f";
end \DMA_dynshreg_f__parameterized1\;

architecture STRUCTURE of \DMA_dynshreg_f__parameterized1\ is
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][0]_srl16\ : label is "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF /\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[15][0]_srl16\ : label is "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF /\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][10]_srl16\ : label is "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF /\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][10]_srl16\ : label is "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF /\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][10]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][11]_srl16\ : label is "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF /\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][11]_srl16\ : label is "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF /\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][11]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][12]_srl16\ : label is "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF /\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][12]_srl16\ : label is "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF /\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][12]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][13]_srl16\ : label is "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF /\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][13]_srl16\ : label is "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF /\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][13]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][14]_srl16\ : label is "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF /\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][14]_srl16\ : label is "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF /\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][14]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][15]_srl16\ : label is "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF /\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][15]_srl16\ : label is "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF /\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][15]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][16]_srl16\ : label is "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF /\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][16]_srl16\ : label is "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF /\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][16]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][17]_srl16\ : label is "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF /\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][17]_srl16\ : label is "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF /\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][17]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][18]_srl16\ : label is "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF /\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][18]_srl16\ : label is "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF /\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][18]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][19]_srl16\ : label is "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF /\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][19]_srl16\ : label is "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF /\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][19]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][1]_srl16\ : label is "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF /\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][1]_srl16\ : label is "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF /\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][20]_srl16\ : label is "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF /\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][20]_srl16\ : label is "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF /\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][20]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][21]_srl16\ : label is "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF /\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][21]_srl16\ : label is "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF /\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][21]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][22]_srl16\ : label is "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF /\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][22]_srl16\ : label is "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF /\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][22]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][2]_srl16\ : label is "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF /\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][2]_srl16\ : label is "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF /\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][3]_srl16\ : label is "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF /\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][3]_srl16\ : label is "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF /\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][4]_srl16\ : label is "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF /\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][4]_srl16\ : label is "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF /\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][5]_srl16\ : label is "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF /\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][5]_srl16\ : label is "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF /\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][6]_srl16\ : label is "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF /\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][6]_srl16\ : label is "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF /\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][7]_srl16\ : label is "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF /\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][7]_srl16\ : label is "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF /\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][8]_srl16\ : label is "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF /\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][8]_srl16\ : label is "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF /\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][8]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][9]_srl16\ : label is "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF /\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][9]_srl16\ : label is "U0/\I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF /\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][9]_srl16 ";
begin
\INFERRED_GEN.data_reg[15][0]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => m_axis_mm2s_ftch_tvalid_new,
      CLK => m_axi_sg_aclk,
      D => m_axis_mm2s_ftch_tdata_new(0),
      Q => \out\(0)
    );
\INFERRED_GEN.data_reg[15][10]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => m_axis_mm2s_ftch_tvalid_new,
      CLK => m_axi_sg_aclk,
      D => m_axis_mm2s_ftch_tdata_new(10),
      Q => \out\(10)
    );
\INFERRED_GEN.data_reg[15][11]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => m_axis_mm2s_ftch_tvalid_new,
      CLK => m_axi_sg_aclk,
      D => m_axis_mm2s_ftch_tdata_new(11),
      Q => \out\(11)
    );
\INFERRED_GEN.data_reg[15][12]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => m_axis_mm2s_ftch_tvalid_new,
      CLK => m_axi_sg_aclk,
      D => m_axis_mm2s_ftch_tdata_new(12),
      Q => \out\(12)
    );
\INFERRED_GEN.data_reg[15][13]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => m_axis_mm2s_ftch_tvalid_new,
      CLK => m_axi_sg_aclk,
      D => m_axis_mm2s_ftch_tdata_new(13),
      Q => \out\(13)
    );
\INFERRED_GEN.data_reg[15][14]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => m_axis_mm2s_ftch_tvalid_new,
      CLK => m_axi_sg_aclk,
      D => m_axis_mm2s_ftch_tdata_new(14),
      Q => \out\(14)
    );
\INFERRED_GEN.data_reg[15][15]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => m_axis_mm2s_ftch_tvalid_new,
      CLK => m_axi_sg_aclk,
      D => m_axis_mm2s_ftch_tdata_new(15),
      Q => \out\(15)
    );
\INFERRED_GEN.data_reg[15][16]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => m_axis_mm2s_ftch_tvalid_new,
      CLK => m_axi_sg_aclk,
      D => m_axis_mm2s_ftch_tdata_new(16),
      Q => \out\(16)
    );
\INFERRED_GEN.data_reg[15][17]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => m_axis_mm2s_ftch_tvalid_new,
      CLK => m_axi_sg_aclk,
      D => m_axis_mm2s_ftch_tdata_new(17),
      Q => \out\(17)
    );
\INFERRED_GEN.data_reg[15][18]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => m_axis_mm2s_ftch_tvalid_new,
      CLK => m_axi_sg_aclk,
      D => m_axis_mm2s_ftch_tdata_new(18),
      Q => \out\(18)
    );
\INFERRED_GEN.data_reg[15][19]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => m_axis_mm2s_ftch_tvalid_new,
      CLK => m_axi_sg_aclk,
      D => m_axis_mm2s_ftch_tdata_new(19),
      Q => \out\(19)
    );
\INFERRED_GEN.data_reg[15][1]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => m_axis_mm2s_ftch_tvalid_new,
      CLK => m_axi_sg_aclk,
      D => m_axis_mm2s_ftch_tdata_new(1),
      Q => \out\(1)
    );
\INFERRED_GEN.data_reg[15][20]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => m_axis_mm2s_ftch_tvalid_new,
      CLK => m_axi_sg_aclk,
      D => m_axis_mm2s_ftch_tdata_new(20),
      Q => \out\(20)
    );
\INFERRED_GEN.data_reg[15][21]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => m_axis_mm2s_ftch_tvalid_new,
      CLK => m_axi_sg_aclk,
      D => m_axis_mm2s_ftch_tdata_new(21),
      Q => \out\(21)
    );
\INFERRED_GEN.data_reg[15][22]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => m_axis_mm2s_ftch_tvalid_new,
      CLK => m_axi_sg_aclk,
      D => m_axis_mm2s_ftch_tdata_new(22),
      Q => \out\(22)
    );
\INFERRED_GEN.data_reg[15][2]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => m_axis_mm2s_ftch_tvalid_new,
      CLK => m_axi_sg_aclk,
      D => m_axis_mm2s_ftch_tdata_new(2),
      Q => \out\(2)
    );
\INFERRED_GEN.data_reg[15][3]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => m_axis_mm2s_ftch_tvalid_new,
      CLK => m_axi_sg_aclk,
      D => m_axis_mm2s_ftch_tdata_new(3),
      Q => \out\(3)
    );
\INFERRED_GEN.data_reg[15][4]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => m_axis_mm2s_ftch_tvalid_new,
      CLK => m_axi_sg_aclk,
      D => m_axis_mm2s_ftch_tdata_new(4),
      Q => \out\(4)
    );
\INFERRED_GEN.data_reg[15][5]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => m_axis_mm2s_ftch_tvalid_new,
      CLK => m_axi_sg_aclk,
      D => m_axis_mm2s_ftch_tdata_new(5),
      Q => \out\(5)
    );
\INFERRED_GEN.data_reg[15][6]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => m_axis_mm2s_ftch_tvalid_new,
      CLK => m_axi_sg_aclk,
      D => m_axis_mm2s_ftch_tdata_new(6),
      Q => \out\(6)
    );
\INFERRED_GEN.data_reg[15][7]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => m_axis_mm2s_ftch_tvalid_new,
      CLK => m_axi_sg_aclk,
      D => m_axis_mm2s_ftch_tdata_new(7),
      Q => \out\(7)
    );
\INFERRED_GEN.data_reg[15][8]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => m_axis_mm2s_ftch_tvalid_new,
      CLK => m_axi_sg_aclk,
      D => m_axis_mm2s_ftch_tdata_new(8),
      Q => \out\(8)
    );
\INFERRED_GEN.data_reg[15][9]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => m_axis_mm2s_ftch_tvalid_new,
      CLK => m_axi_sg_aclk,
      D => m_axis_mm2s_ftch_tdata_new(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity DMA_rd_bin_cntr is
  port (
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O13 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of DMA_rd_bin_cntr : entity is "rd_bin_cntr";
end DMA_rd_bin_cntr;

architecture STRUCTURE of DMA_rd_bin_cntr is
  signal \^o13\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^o4\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \n_0_gc1.count[7]_i_2\ : STD_LOGIC;
  signal n_0_ram_empty_fb_i_i_4 : STD_LOGIC;
  signal n_0_ram_empty_fb_i_i_5 : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rd_pntr_plus2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc1.count[0]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \gc1.count[2]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \gc1.count[3]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \gc1.count[4]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \gc1.count[6]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \gc1.count[7]_i_1\ : label is "soft_lutpair94";
begin
  O13(7 downto 0) <= \^o13\(7 downto 0);
  O4(7 downto 0) <= \^o4\(7 downto 0);
\gc1.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => rd_pntr_plus2(0),
      O => plusOp(0)
    );
\gc1.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => rd_pntr_plus2(0),
      I1 => rd_pntr_plus2(1),
      O => plusOp(1)
    );
\gc1.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => rd_pntr_plus2(2),
      I1 => rd_pntr_plus2(1),
      I2 => rd_pntr_plus2(0),
      O => plusOp(2)
    );
\gc1.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => rd_pntr_plus2(3),
      I1 => rd_pntr_plus2(0),
      I2 => rd_pntr_plus2(1),
      I3 => rd_pntr_plus2(2),
      O => plusOp(3)
    );
\gc1.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => rd_pntr_plus2(4),
      I1 => rd_pntr_plus2(2),
      I2 => rd_pntr_plus2(1),
      I3 => rd_pntr_plus2(0),
      I4 => rd_pntr_plus2(3),
      O => plusOp(4)
    );
\gc1.count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => rd_pntr_plus2(5),
      I1 => rd_pntr_plus2(3),
      I2 => rd_pntr_plus2(0),
      I3 => rd_pntr_plus2(1),
      I4 => rd_pntr_plus2(2),
      I5 => rd_pntr_plus2(4),
      O => plusOp(5)
    );
\gc1.count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => rd_pntr_plus2(6),
      I1 => \n_0_gc1.count[7]_i_2\,
      O => plusOp(6)
    );
\gc1.count[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => rd_pntr_plus2(7),
      I1 => \n_0_gc1.count[7]_i_2\,
      I2 => rd_pntr_plus2(6),
      O => plusOp(7)
    );
\gc1.count[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => rd_pntr_plus2(5),
      I1 => rd_pntr_plus2(3),
      I2 => rd_pntr_plus2(0),
      I3 => rd_pntr_plus2(1),
      I4 => rd_pntr_plus2(2),
      I5 => rd_pntr_plus2(4),
      O => \n_0_gc1.count[7]_i_2\
    );
\gc1.count_d1_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => rd_pntr_plus2(0),
      Q => \^o13\(0),
      S => SR(0)
    );
\gc1.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => rd_pntr_plus2(1),
      Q => \^o13\(1),
      R => SR(0)
    );
\gc1.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => rd_pntr_plus2(2),
      Q => \^o13\(2),
      R => SR(0)
    );
\gc1.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => rd_pntr_plus2(3),
      Q => \^o13\(3),
      R => SR(0)
    );
\gc1.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => rd_pntr_plus2(4),
      Q => \^o13\(4),
      R => SR(0)
    );
\gc1.count_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => rd_pntr_plus2(5),
      Q => \^o13\(5),
      R => SR(0)
    );
\gc1.count_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => rd_pntr_plus2(6),
      Q => \^o13\(6),
      R => SR(0)
    );
\gc1.count_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => rd_pntr_plus2(7),
      Q => \^o13\(7),
      R => SR(0)
    );
\gc1.count_d2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \^o13\(0),
      Q => \^o4\(0),
      R => SR(0)
    );
\gc1.count_d2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \^o13\(1),
      Q => \^o4\(1),
      R => SR(0)
    );
\gc1.count_d2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \^o13\(2),
      Q => \^o4\(2),
      R => SR(0)
    );
\gc1.count_d2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \^o13\(3),
      Q => \^o4\(3),
      R => SR(0)
    );
\gc1.count_d2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \^o13\(4),
      Q => \^o4\(4),
      R => SR(0)
    );
\gc1.count_d2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \^o13\(5),
      Q => \^o4\(5),
      R => SR(0)
    );
\gc1.count_d2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \^o13\(6),
      Q => \^o4\(6),
      R => SR(0)
    );
\gc1.count_d2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \^o13\(7),
      Q => \^o4\(7),
      R => SR(0)
    );
\gc1.count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => plusOp(0),
      Q => rd_pntr_plus2(0),
      R => SR(0)
    );
\gc1.count_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => plusOp(1),
      Q => rd_pntr_plus2(1),
      S => SR(0)
    );
\gc1.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => plusOp(2),
      Q => rd_pntr_plus2(2),
      R => SR(0)
    );
\gc1.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => plusOp(3),
      Q => rd_pntr_plus2(3),
      R => SR(0)
    );
\gc1.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => plusOp(4),
      Q => rd_pntr_plus2(4),
      R => SR(0)
    );
\gc1.count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => plusOp(5),
      Q => rd_pntr_plus2(5),
      R => SR(0)
    );
\gc1.count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => plusOp(6),
      Q => rd_pntr_plus2(6),
      R => SR(0)
    );
\gc1.count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => plusOp(7),
      Q => rd_pntr_plus2(7),
      R => SR(0)
    );
ram_empty_fb_i_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
    port map (
      I0 => Q(2),
      I1 => \^o4\(2),
      I2 => Q(3),
      I3 => \^o4\(3),
      I4 => n_0_ram_empty_fb_i_i_4,
      I5 => n_0_ram_empty_fb_i_i_5,
      O => O3
    );
ram_empty_fb_i_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
    port map (
      I0 => \^o4\(7),
      I1 => Q(7),
      I2 => Q(4),
      I3 => \^o4\(4),
      I4 => Q(5),
      I5 => \^o4\(5),
      O => n_0_ram_empty_fb_i_i_4
    );
ram_empty_fb_i_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
    port map (
      I0 => \^o4\(0),
      I1 => Q(0),
      I2 => Q(6),
      I3 => \^o4\(6),
      I4 => Q(1),
      I5 => \^o4\(1),
      O => n_0_ram_empty_fb_i_i_5
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity DMA_rd_fwft is
  port (
    O1 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    REGCEB : out STD_LOGIC_VECTOR ( 0 to 0 );
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    sig_slast_with_stop : out STD_LOGIC;
    O12 : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    I2 : in STD_LOGIC;
    sig_skid2dre_wready : in STD_LOGIC;
    I4 : in STD_LOGIC;
    hold_ff_q : in STD_LOGIC;
    I1 : in STD_LOGIC;
    DOUTB : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_0_in5_in : in STD_LOGIC;
    p_0_in2_in : in STD_LOGIC;
    m_axis_mm2s_tready : in STD_LOGIC;
    sig_stop_request : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of DMA_rd_fwft : entity is "rd_fwft";
end DMA_rd_fwft;

architecture STRUCTURE of DMA_rd_fwft is
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \n_0_count[3]_i_8\ : STD_LOGIC;
  signal \n_0_gpregsm1.curr_fwft_state[1]_i_1\ : STD_LOGIC;
  signal \n_0_gpregsm1.curr_fwft_state_reg[1]\ : STD_LOGIC;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_5\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[0]_i_2__0\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \count[3]_i_8\ : label is "soft_lutpair90";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute equivalent_register_removal of \gpregsm1.user_valid_reg\ : label is "no";
  attribute SOFT_HLUTNM of hold_ff_q_i_1 : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of sig_last_reg_out_i_2 : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of sig_last_skid_reg_i_1 : label is "soft_lutpair91";
begin
  O1 <= \^o1\;
  O2 <= \^o2\;
  O3 <= \^o3\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0FF"
    )
    port map (
      I0 => curr_fwft_state(0),
      I1 => \^o2\,
      I2 => \n_0_gpregsm1.curr_fwft_state_reg[1]\,
      I3 => I2,
      O => REGCEB(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
    port map (
      I0 => \^o1\,
      I1 => hold_ff_q,
      I2 => sig_skid2dre_wready,
      I3 => I4,
      O => \^o2\
    );
\INFERRED_GEN.cnt_i[0]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"57FF0000"
    )
    port map (
      I0 => sig_skid2dre_wready,
      I1 => hold_ff_q,
      I2 => \^o1\,
      I3 => DOUTB(1),
      I4 => I4,
      O => O8
    );
\INFERRED_GEN.cnt_i[2]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF70"
    )
    port map (
      I0 => \^o2\,
      I1 => DOUTB(1),
      I2 => I4,
      I3 => I3(1),
      I4 => I3(0),
      O => O9
    );
\count[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
    port map (
      I0 => I1,
      I1 => curr_fwft_state(0),
      I2 => \n_0_gpregsm1.curr_fwft_state_reg[1]\,
      I3 => \n_0_count[3]_i_8\,
      O => DI(0)
    );
\count[3]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"777F"
    )
    port map (
      I0 => sig_skid2dre_wready,
      I1 => I4,
      I2 => \^o1\,
      I3 => hold_ff_q,
      O => \n_0_count[3]_i_8\
    );
\gpregsm1.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFFFFFFAAAAAAAA"
    )
    port map (
      I0 => \n_0_gpregsm1.curr_fwft_state_reg[1]\,
      I1 => \^o1\,
      I2 => hold_ff_q,
      I3 => sig_skid2dre_wready,
      I4 => I4,
      I5 => curr_fwft_state(0),
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \^o3\,
      I1 => I1,
      O => \n_0_gpregsm1.curr_fwft_state[1]_i_1\
    );
\gpregsm1.curr_fwft_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FFF000000000000"
    )
    port map (
      I0 => hold_ff_q,
      I1 => \^o1\,
      I2 => I4,
      I3 => sig_skid2dre_wready,
      I4 => \n_0_gpregsm1.curr_fwft_state_reg[1]\,
      I5 => curr_fwft_state(0),
      O => \^o3\
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => next_fwft_state(0),
      Q => curr_fwft_state(0),
      R => SR(0)
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \n_0_gpregsm1.curr_fwft_state[1]_i_1\,
      Q => \n_0_gpregsm1.curr_fwft_state_reg[1]\,
      R => SR(0)
    );
\gpregsm1.user_valid_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => next_fwft_state(0),
      Q => \^o1\,
      R => SR(0)
    );
hold_ff_q_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2A2A2A00"
    )
    port map (
      I0 => I2,
      I1 => sig_skid2dre_wready,
      I2 => I4,
      I3 => hold_ff_q,
      I4 => \^o1\,
      O => O5
    );
sig_last_reg_out_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
    port map (
      I0 => hold_ff_q,
      I1 => \^o1\,
      I2 => I4,
      O => O12
    );
sig_last_skid_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEAAAAAA"
    )
    port map (
      I0 => sig_stop_request,
      I1 => hold_ff_q,
      I2 => \^o1\,
      I3 => I4,
      I4 => DOUTB(0),
      O => sig_slast_with_stop
    );
sig_m_valid_dup_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5700000057575757"
    )
    port map (
      I0 => I4,
      I1 => \^o1\,
      I2 => hold_ff_q,
      I3 => m_axis_mm2s_tready,
      I4 => p_0_in5_in,
      I5 => p_0_in2_in,
      O => O11
    );
sig_s_ready_dup_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02AAAAAA"
    )
    port map (
      I0 => p_0_in5_in,
      I1 => hold_ff_q,
      I2 => \^o1\,
      I3 => I4,
      I4 => p_0_in2_in,
      O => O10
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity DMA_rd_status_flags_ss is
  port (
    O1 : out STD_LOGIC;
    ENB : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_fb_i : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    I2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of DMA_rd_status_flags_ss : entity is "rd_status_flags_ss";
end DMA_rd_status_flags_ss;

architecture STRUCTURE of DMA_rd_status_flags_ss is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^o1\ : STD_LOGIC;
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
begin
  E(0) <= \^e\(0);
  O1 <= \^o1\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \^e\(0),
      I1 => I2,
      O => ENB
    );
\count[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^o1\,
      I1 => I1,
      O => DI(0)
    );
\count[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^e\(0),
      I1 => Q(1),
      O => S(1)
    );
\count[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^e\(0),
      I1 => Q(0),
      O => S(0)
    );
\gc1.count_d1[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^o1\,
      I1 => I1,
      O => \^e\(0)
    );
ram_empty_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => ram_empty_fb_i,
      Q => \^o1\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity DMA_updn_cntr is
  port (
    O7 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_token_cntr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I1 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of DMA_updn_cntr : entity is "updn_cntr";
end DMA_updn_cntr;

architecture STRUCTURE of DMA_updn_cntr is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \n_0_count[3]_i_4\ : STD_LOGIC;
  signal \n_0_count[3]_i_7\ : STD_LOGIC;
  signal \n_0_count[7]_i_3\ : STD_LOGIC;
  signal \n_0_count[7]_i_4\ : STD_LOGIC;
  signal \n_0_count[7]_i_5\ : STD_LOGIC;
  signal \n_0_count[7]_i_6\ : STD_LOGIC;
  signal \n_0_count_reg[0]\ : STD_LOGIC;
  signal \n_0_count_reg[3]\ : STD_LOGIC;
  signal \n_0_count_reg[3]_i_1\ : STD_LOGIC;
  signal \n_0_count_reg[4]\ : STD_LOGIC;
  signal \n_0_count_reg[5]\ : STD_LOGIC;
  signal n_0_sig_ok_to_post_rd_addr_i_3 : STD_LOGIC;
  signal \n_1_count_reg[3]_i_1\ : STD_LOGIC;
  signal \n_1_count_reg[7]_i_2\ : STD_LOGIC;
  signal \n_2_count_reg[3]_i_1\ : STD_LOGIC;
  signal \n_2_count_reg[7]_i_2\ : STD_LOGIC;
  signal \n_3_count_reg[3]_i_1\ : STD_LOGIC;
  signal \n_3_count_reg[7]_i_2\ : STD_LOGIC;
  signal \n_4_count_reg[3]_i_1\ : STD_LOGIC;
  signal \n_4_count_reg[7]_i_2\ : STD_LOGIC;
  signal \n_5_count_reg[3]_i_1\ : STD_LOGIC;
  signal \n_5_count_reg[7]_i_2\ : STD_LOGIC;
  signal \n_6_count_reg[3]_i_1\ : STD_LOGIC;
  signal \n_6_count_reg[7]_i_2\ : STD_LOGIC;
  signal \n_7_count_reg[3]_i_1\ : STD_LOGIC;
  signal \n_7_count_reg[7]_i_2\ : STD_LOGIC;
  signal \sig_wrcnt_mblen_slice__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_count_reg[7]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
\count[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^q\(1),
      I1 => \n_0_count_reg[3]\,
      O => \n_0_count[3]_i_4\
    );
\count[3]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_count_reg[0]\,
      O => \n_0_count[3]_i_7\
    );
\count[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \sig_wrcnt_mblen_slice__0\(0),
      I1 => \sig_wrcnt_mblen_slice__0\(1),
      O => \n_0_count[7]_i_3\
    );
\count[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_count_reg[5]\,
      I1 => \sig_wrcnt_mblen_slice__0\(0),
      O => \n_0_count[7]_i_4\
    );
\count[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_count_reg[4]\,
      I1 => \n_0_count_reg[5]\,
      O => \n_0_count[7]_i_5\
    );
\count[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_count_reg[3]\,
      I1 => \n_0_count_reg[4]\,
      O => \n_0_count[7]_i_6\
    );
\count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \n_7_count_reg[3]_i_1\,
      Q => \n_0_count_reg[0]\,
      R => SR(0)
    );
\count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \n_6_count_reg[3]_i_1\,
      Q => \^q\(0),
      R => SR(0)
    );
\count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \n_5_count_reg[3]_i_1\,
      Q => \^q\(1),
      R => SR(0)
    );
\count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \n_4_count_reg[3]_i_1\,
      Q => \n_0_count_reg[3]\,
      R => SR(0)
    );
\count_reg[3]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_count_reg[3]_i_1\,
      CO(2) => \n_1_count_reg[3]_i_1\,
      CO(1) => \n_2_count_reg[3]_i_1\,
      CO(0) => \n_3_count_reg[3]_i_1\,
      CYINIT => '0',
      DI(3) => \^q\(1),
      DI(2 downto 1) => DI(1 downto 0),
      DI(0) => \n_0_count_reg[0]\,
      O(3) => \n_4_count_reg[3]_i_1\,
      O(2) => \n_5_count_reg[3]_i_1\,
      O(1) => \n_6_count_reg[3]_i_1\,
      O(0) => \n_7_count_reg[3]_i_1\,
      S(3) => \n_0_count[3]_i_4\,
      S(2 downto 1) => S(1 downto 0),
      S(0) => \n_0_count[3]_i_7\
    );
\count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \n_7_count_reg[7]_i_2\,
      Q => \n_0_count_reg[4]\,
      R => SR(0)
    );
\count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \n_6_count_reg[7]_i_2\,
      Q => \n_0_count_reg[5]\,
      R => SR(0)
    );
\count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \n_5_count_reg[7]_i_2\,
      Q => \sig_wrcnt_mblen_slice__0\(0),
      R => SR(0)
    );
\count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \n_4_count_reg[7]_i_2\,
      Q => \sig_wrcnt_mblen_slice__0\(1),
      R => SR(0)
    );
\count_reg[7]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_count_reg[3]_i_1\,
      CO(3) => \NLW_count_reg[7]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \n_1_count_reg[7]_i_2\,
      CO(1) => \n_2_count_reg[7]_i_2\,
      CO(0) => \n_3_count_reg[7]_i_2\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \n_0_count_reg[5]\,
      DI(1) => \n_0_count_reg[4]\,
      DI(0) => \n_0_count_reg[3]\,
      O(3) => \n_4_count_reg[7]_i_2\,
      O(2) => \n_5_count_reg[7]_i_2\,
      O(1) => \n_6_count_reg[7]_i_2\,
      O(0) => \n_7_count_reg[7]_i_2\,
      S(3) => \n_0_count[7]_i_3\,
      S(2) => \n_0_count[7]_i_4\,
      S(1) => \n_0_count[7]_i_5\,
      S(0) => \n_0_count[7]_i_6\
    );
sig_ok_to_post_rd_addr_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11D3000000000000"
    )
    port map (
      I0 => \sig_wrcnt_mblen_slice__0\(0),
      I1 => sig_token_cntr(0),
      I2 => sig_token_cntr(1),
      I3 => \sig_wrcnt_mblen_slice__0\(1),
      I4 => I1,
      I5 => n_0_sig_ok_to_post_rd_addr_i_3,
      O => O7
    );
sig_ok_to_post_rd_addr_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDD7704"
    )
    port map (
      I0 => \sig_wrcnt_mblen_slice__0\(1),
      I1 => sig_token_cntr(0),
      I2 => I5,
      I3 => sig_token_cntr(2),
      I4 => sig_token_cntr(1),
      O => n_0_sig_ok_to_post_rd_addr_i_3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity DMA_wr_bin_cntr is
  port (
    O1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O2 : out STD_LOGIC;
    O13 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of DMA_wr_bin_cntr : entity is "wr_bin_cntr";
end DMA_wr_bin_cntr;

architecture STRUCTURE of DMA_wr_bin_cntr is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \n_0_gcc0.gc0.count[7]_i_2\ : STD_LOGIC;
  signal n_0_ram_empty_fb_i_i_7 : STD_LOGIC;
  signal n_0_ram_empty_fb_i_i_8 : STD_LOGIC;
  signal n_0_ram_full_fb_i_i_3 : STD_LOGIC;
  signal n_0_ram_full_fb_i_i_4 : STD_LOGIC;
  signal p_9_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gcc0.gc0.count[1]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[2]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[3]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[4]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[6]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[7]_i_1\ : label is "soft_lutpair98";
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
\gcc0.gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => p_9_out(0),
      O => \plusOp__0\(0)
    );
\gcc0.gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => p_9_out(0),
      I1 => p_9_out(1),
      O => \plusOp__0\(1)
    );
\gcc0.gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => p_9_out(2),
      I1 => p_9_out(1),
      I2 => p_9_out(0),
      O => \plusOp__0\(2)
    );
\gcc0.gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => p_9_out(3),
      I1 => p_9_out(0),
      I2 => p_9_out(1),
      I3 => p_9_out(2),
      O => \plusOp__0\(3)
    );
\gcc0.gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => p_9_out(4),
      I1 => p_9_out(2),
      I2 => p_9_out(1),
      I3 => p_9_out(0),
      I4 => p_9_out(3),
      O => \plusOp__0\(4)
    );
\gcc0.gc0.count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => p_9_out(5),
      I1 => p_9_out(3),
      I2 => p_9_out(0),
      I3 => p_9_out(1),
      I4 => p_9_out(2),
      I5 => p_9_out(4),
      O => \plusOp__0\(5)
    );
\gcc0.gc0.count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => p_9_out(6),
      I1 => \n_0_gcc0.gc0.count[7]_i_2\,
      O => \plusOp__0\(6)
    );
\gcc0.gc0.count[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => p_9_out(7),
      I1 => \n_0_gcc0.gc0.count[7]_i_2\,
      I2 => p_9_out(6),
      O => \plusOp__0\(7)
    );
\gcc0.gc0.count[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => p_9_out(5),
      I1 => p_9_out(3),
      I2 => p_9_out(0),
      I3 => p_9_out(1),
      I4 => p_9_out(2),
      I5 => p_9_out(4),
      O => \n_0_gcc0.gc0.count[7]_i_2\
    );
\gcc0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => p_9_out(0),
      Q => \^q\(0),
      R => SR(0)
    );
\gcc0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => p_9_out(1),
      Q => \^q\(1),
      R => SR(0)
    );
\gcc0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => p_9_out(2),
      Q => \^q\(2),
      R => SR(0)
    );
\gcc0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => p_9_out(3),
      Q => \^q\(3),
      R => SR(0)
    );
\gcc0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => p_9_out(4),
      Q => \^q\(4),
      R => SR(0)
    );
\gcc0.gc0.count_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => p_9_out(5),
      Q => \^q\(5),
      R => SR(0)
    );
\gcc0.gc0.count_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => p_9_out(6),
      Q => \^q\(6),
      R => SR(0)
    );
\gcc0.gc0.count_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => p_9_out(7),
      Q => \^q\(7),
      R => SR(0)
    );
\gcc0.gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \plusOp__0\(0),
      Q => p_9_out(0),
      S => SR(0)
    );
\gcc0.gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \plusOp__0\(1),
      Q => p_9_out(1),
      R => SR(0)
    );
\gcc0.gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \plusOp__0\(2),
      Q => p_9_out(2),
      R => SR(0)
    );
\gcc0.gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \plusOp__0\(3),
      Q => p_9_out(3),
      R => SR(0)
    );
\gcc0.gc0.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \plusOp__0\(4),
      Q => p_9_out(4),
      R => SR(0)
    );
\gcc0.gc0.count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \plusOp__0\(5),
      Q => p_9_out(5),
      R => SR(0)
    );
\gcc0.gc0.count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \plusOp__0\(6),
      Q => p_9_out(6),
      R => SR(0)
    );
\gcc0.gc0.count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \plusOp__0\(7),
      Q => p_9_out(7),
      R => SR(0)
    );
ram_empty_fb_i_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
    port map (
      I0 => \^q\(3),
      I1 => O13(3),
      I2 => \^q\(0),
      I3 => O13(0),
      I4 => n_0_ram_empty_fb_i_i_7,
      I5 => n_0_ram_empty_fb_i_i_8,
      O => O1
    );
ram_empty_fb_i_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^q\(2),
      I1 => O13(2),
      I2 => \^q\(7),
      I3 => O13(7),
      I4 => O13(6),
      I5 => \^q\(6),
      O => n_0_ram_empty_fb_i_i_7
    );
ram_empty_fb_i_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^q\(4),
      I1 => O13(4),
      I2 => \^q\(5),
      I3 => O13(5),
      I4 => O13(1),
      I5 => \^q\(1),
      O => n_0_ram_empty_fb_i_i_8
    );
ram_full_fb_i_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
    port map (
      I0 => p_9_out(0),
      I1 => O4(0),
      I2 => p_9_out(3),
      I3 => O4(3),
      I4 => n_0_ram_full_fb_i_i_3,
      I5 => n_0_ram_full_fb_i_i_4,
      O => O2
    );
ram_full_fb_i_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => p_9_out(4),
      I1 => O4(4),
      I2 => p_9_out(7),
      I3 => O4(7),
      I4 => O4(6),
      I5 => p_9_out(6),
      O => n_0_ram_full_fb_i_i_3
    );
ram_full_fb_i_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => p_9_out(5),
      I1 => O4(5),
      I2 => p_9_out(1),
      I3 => O4(1),
      I4 => O4(2),
      I5 => p_9_out(2),
      O => n_0_ram_full_fb_i_i_4
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity DMA_wr_status_flags_ss is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    ram_empty_fb_i : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    sig_token_cntr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I6 : in STD_LOGIC;
    p_18_out : in STD_LOGIC;
    I7 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of DMA_wr_status_flags_ss : entity is "wr_status_flags_ss";
end DMA_wr_status_flags_ss;

architecture STRUCTURE of DMA_wr_status_flags_ss is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^o1\ : STD_LOGIC;
  signal n_0_ram_empty_fb_i_i_3 : STD_LOGIC;
  signal p_1_out : STD_LOGIC;
  signal ram_full_i : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count[7]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of ram_empty_fb_i_i_1 : label is "soft_lutpair95";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  E(0) <= \^e\(0);
  O1 <= \^o1\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => I3,
      I1 => \^o1\,
      I2 => p_1_out,
      O => \^e\(0)
    );
\count[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^e\(0),
      I1 => I1,
      O => O3(0)
    );
ram_empty_fb_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFD0"
    )
    port map (
      I0 => \^e\(0),
      I1 => I6,
      I2 => p_18_out,
      I3 => n_0_ram_empty_fb_i_i_3,
      O => ram_empty_fb_i
    );
ram_empty_fb_i_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88808888FFFFFFFF"
    )
    port map (
      I0 => I1,
      I1 => I2,
      I2 => \^o1\,
      I3 => p_1_out,
      I4 => I3,
      I5 => I4,
      O => n_0_ram_empty_fb_i_i_3
    );
ram_full_fb_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0008000F00080"
    )
    port map (
      I0 => \^e\(0),
      I1 => I7,
      I2 => I4,
      I3 => I1,
      I4 => p_1_out,
      I5 => I6,
      O => ram_full_i
    );
ram_full_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => ram_full_i,
      Q => p_1_out,
      R => '0'
    );
ram_full_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => ram_full_i,
      Q => \^o1\,
      R => '0'
    );
sig_ok_to_post_rd_addr_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000404040404"
    )
    port map (
      I0 => \^o1\,
      I1 => I4,
      I2 => I5,
      I3 => sig_token_cntr(0),
      I4 => sig_token_cntr(1),
      I5 => sig_token_cntr(2),
      O => O2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity DMA_axi_datamover_cmd_status is
  port (
    s_axis_mm2s_cmd_tready : out STD_LOGIC;
    O1 : out STD_LOGIC;
    sig_calc_error_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 48 downto 0 );
    sig_init_done : out STD_LOGIC;
    O2 : out STD_LOGIC;
    sig_init_done_0 : out STD_LOGIC;
    m_axis_mm2s_sts_tvalid_int : out STD_LOGIC;
    O16 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    I15 : in STD_LOGIC;
    I16 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    s_axis_mm2s_cmd_tvalid_split : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I19 : in STD_LOGIC_VECTOR ( 48 downto 0 );
    m_axis_mm2s_sts_tready : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of DMA_axi_datamover_cmd_status : entity is "axi_datamover_cmd_status";
end DMA_axi_datamover_cmd_status;

architecture STRUCTURE of DMA_axi_datamover_cmd_status is
  signal sig_init_reg : STD_LOGIC;
  signal sig_init_reg2 : STD_LOGIC;
begin
\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO\: entity work.\DMA_axi_datamover_fifo__parameterized0\
    port map (
      D(3 downto 0) => D(3 downto 0),
      I16 => I16,
      I2 => I2,
      I3 => I3,
      O1 => O1,
      O16(3 downto 0) => O16(3 downto 0),
      SR(0) => SR(0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_sts_tready => m_axis_mm2s_sts_tready,
      m_axis_mm2s_sts_tvalid_int => m_axis_mm2s_sts_tvalid_int,
      sig_init_done_0 => sig_init_done_0,
      sig_init_reg => sig_init_reg,
      sig_init_reg2 => sig_init_reg2
    );
I_CMD_FIFO: entity work.DMA_axi_datamover_fifo
    port map (
      I1 => I1,
      I15 => I15,
      I19(48 downto 0) => I19(48 downto 0),
      I3 => I3,
      I4 => I4,
      I5 => I5,
      I6 => I6,
      O2 => O2,
      Q(48 downto 0) => Q(48 downto 0),
      SR(0) => SR(0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      s_axis_mm2s_cmd_tready => s_axis_mm2s_cmd_tready,
      s_axis_mm2s_cmd_tvalid_split => s_axis_mm2s_cmd_tvalid_split,
      sig_calc_error_reg => sig_calc_error_reg,
      sig_init_done => sig_init_done,
      sig_init_reg => sig_init_reg,
      sig_init_reg2 => sig_init_reg2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity DMA_axi_dma_reg_module is
  port (
    O1 : out STD_LOGIC;
    soft_reset : out STD_LOGIC;
    s_axi_lite_awready : out STD_LOGIC;
    s_axi_lite_arready : out STD_LOGIC;
    mm2s_irqthresh_wren : out STD_LOGIC;
    tailpntr_updated_d2 : out STD_LOGIC;
    tailpntr_updated_d1 : out STD_LOGIC;
    mm2s_introut : out STD_LOGIC;
    O2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O3 : out STD_LOGIC;
    data_concat : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 23 downto 0 );
    O4 : out STD_LOGIC_VECTOR ( 25 downto 0 );
    O5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    O12 : out STD_LOGIC;
    O13 : out STD_LOGIC;
    O14 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    soft_reset_re0 : out STD_LOGIC;
    O15 : out STD_LOGIC;
    p_11_out : out STD_LOGIC;
    O16 : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    cyclic_enable : out STD_LOGIC;
    O17 : out STD_LOGIC;
    ch1_dly_fast_incr3_out : out STD_LOGIC;
    O18 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_lite_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_aclk : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_lite_awvalid : in STD_LOGIC;
    s_axi_lite_wvalid : in STD_LOGIC;
    s_axi_lite_arvalid : in STD_LOGIC;
    I1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    sg_ftch_error0 : in STD_LOGIC;
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 29 downto 0 );
    mm2s_stop : in STD_LOGIC;
    p_51_out : in STD_LOGIC;
    p_50_out : in STD_LOGIC;
    p_49_out : in STD_LOGIC;
    m_axi_sg_aresetn : in STD_LOGIC;
    mm2s_new_curdesc_wren : in STD_LOGIC;
    I2 : in STD_LOGIC;
    mm2s_new_curdesc : in STD_LOGIC_VECTOR ( 25 downto 0 );
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    I11 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    I14 : in STD_LOGIC;
    I15 : in STD_LOGIC;
    I16 : in STD_LOGIC;
    I17 : in STD_LOGIC;
    I18 : in STD_LOGIC;
    I19 : in STD_LOGIC;
    I20 : in STD_LOGIC;
    I21 : in STD_LOGIC;
    I22 : in STD_LOGIC;
    I23 : in STD_LOGIC;
    I24 : in STD_LOGIC;
    I25 : in STD_LOGIC;
    I26 : in STD_LOGIC;
    I27 : in STD_LOGIC;
    soft_reset_clr : in STD_LOGIC;
    I28 : in STD_LOGIC;
    ch1_delay_cnt_en : in STD_LOGIC;
    p_44_out : in STD_LOGIC;
    m_axi_sg_rdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    I29 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I30 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I31 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    soft_reset_d1 : in STD_LOGIC;
    scndry_out : in STD_LOGIC;
    I32 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_lite_rready : in STD_LOGIC;
    I33 : in STD_LOGIC;
    s_axi_lite_bready : in STD_LOGIC;
    ch1_run_stop_d1 : in STD_LOGIC;
    mm2s_halted_set : in STD_LOGIC;
    all_is_idle_d1 : in STD_LOGIC;
    mm2s_all_idle : in STD_LOGIC;
    p_48_out : in STD_LOGIC;
    p_47_out : in STD_LOGIC;
    p_46_out : in STD_LOGIC;
    p_58_out : in STD_LOGIC;
    p_57_out : in STD_LOGIC;
    p_56_out : in STD_LOGIC;
    I34 : in STD_LOGIC;
    I35 : in STD_LOGIC;
    I36 : in STD_LOGIC;
    I37 : in STD_LOGIC;
    p_45_out : in STD_LOGIC;
    s_axi_lite_araddr : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of DMA_axi_dma_reg_module : entity is "axi_dma_reg_module";
end DMA_axi_dma_reg_module;

architecture STRUCTURE of DMA_axi_dma_reg_module is
  signal \^o1\ : STD_LOGIC;
  signal \^o10\ : STD_LOGIC;
  signal \^o11\ : STD_LOGIC;
  signal \^o12\ : STD_LOGIC;
  signal \^o13\ : STD_LOGIC;
  signal \^o14\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^o16\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^o4\ : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal \^o6\ : STD_LOGIC;
  signal \^o7\ : STD_LOGIC;
  signal \^o8\ : STD_LOGIC;
  signal \^o9\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal idle : STD_LOGIC;
  signal ip2axi_rddata : STD_LOGIC_VECTOR ( 15 downto 6 );
  signal \n_100_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\ : STD_LOGIC;
  signal \n_11_GEN_AXI_LITE_IF.AXI_LITE_IF_I\ : STD_LOGIC;
  signal \n_12_GEN_AXI_LITE_IF.AXI_LITE_IF_I\ : STD_LOGIC;
  signal \n_13_GEN_AXI_LITE_IF.AXI_LITE_IF_I\ : STD_LOGIC;
  signal \n_14_GEN_AXI_LITE_IF.AXI_LITE_IF_I\ : STD_LOGIC;
  signal \n_14_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\ : STD_LOGIC;
  signal \n_15_GEN_AXI_LITE_IF.AXI_LITE_IF_I\ : STD_LOGIC;
  signal \n_15_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\ : STD_LOGIC;
  signal \n_16_GEN_AXI_LITE_IF.AXI_LITE_IF_I\ : STD_LOGIC;
  signal \n_16_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\ : STD_LOGIC;
  signal \n_17_GEN_AXI_LITE_IF.AXI_LITE_IF_I\ : STD_LOGIC;
  signal \n_18_GEN_AXI_LITE_IF.AXI_LITE_IF_I\ : STD_LOGIC;
  signal \n_19_GEN_AXI_LITE_IF.AXI_LITE_IF_I\ : STD_LOGIC;
  signal \n_20_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\ : STD_LOGIC;
  signal \n_2_GEN_AXI_LITE_IF.AXI_LITE_IF_I\ : STD_LOGIC;
  signal \n_3_GEN_AXI_LITE_IF.AXI_LITE_IF_I\ : STD_LOGIC;
  signal \n_4_GEN_AXI_LITE_IF.AXI_LITE_IF_I\ : STD_LOGIC;
  signal \n_5_GEN_AXI_LITE_IF.AXI_LITE_IF_I\ : STD_LOGIC;
  signal \n_6_GEN_AXI_LITE_IF.AXI_LITE_IF_I\ : STD_LOGIC;
  signal \n_86_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\ : STD_LOGIC;
  signal \n_87_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\ : STD_LOGIC;
  signal \n_88_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\ : STD_LOGIC;
  signal \n_8_GEN_AXI_LITE_IF.AXI_LITE_IF_I\ : STD_LOGIC;
  signal \n_90_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\ : STD_LOGIC;
  signal \n_91_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\ : STD_LOGIC;
  signal \n_93_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\ : STD_LOGIC;
  signal \n_97_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\ : STD_LOGIC;
  signal p_0_in1_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal \^soft_reset\ : STD_LOGIC;
  signal taildesc_lsb_i : STD_LOGIC_VECTOR ( 31 downto 30 );
begin
  O1 <= \^o1\;
  O10 <= \^o10\;
  O11 <= \^o11\;
  O12 <= \^o12\;
  O13 <= \^o13\;
  O14(1 downto 0) <= \^o14\(1 downto 0);
  O16(0) <= \^o16\(0);
  O4(25 downto 0) <= \^o4\(25 downto 0);
  O6 <= \^o6\;
  O7 <= \^o7\;
  O8 <= \^o8\;
  O9 <= \^o9\;
  Q(23 downto 0) <= \^q\(23 downto 0);
  soft_reset <= \^soft_reset\;
\GEN_AXI_LITE_IF.AXI_LITE_IF_I\: entity work.DMA_axi_dma_lite_if
    port map (
      D(9 downto 0) => ip2axi_rddata(15 downto 6),
      E(0) => p_2_in,
      I1 => \^soft_reset\,
      I10 => \^o12\,
      I11 => \^o13\,
      I12(7) => \n_86_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\,
      I12(6) => \n_87_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\,
      I12(5) => \n_88_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\,
      I12(4) => \^o14\(1),
      I12(3) => \n_90_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\,
      I12(2) => \n_91_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\,
      I12(1) => \^o14\(0),
      I12(0) => \n_93_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\,
      I13(15 downto 0) => \^o4\(25 downto 10),
      I14(1) => \n_20_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\,
      I14(0) => \^o16\(0),
      I15 => \n_14_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\,
      I16 => \n_100_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\,
      I17 => \n_15_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\,
      I18 => \n_97_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\,
      I2 => \n_16_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\,
      I3 => \^o1\,
      I30(7 downto 0) => I30(7 downto 0),
      I31(7 downto 0) => I31(7 downto 0),
      I34 => I34,
      I35 => I35,
      I36 => I36,
      I37 => I37,
      I4 => \^o6\,
      I5 => \^o7\,
      I6 => \^o8\,
      I7 => \^o9\,
      I8 => \^o10\,
      I9 => \^o11\,
      O1 => \n_2_GEN_AXI_LITE_IF.AXI_LITE_IF_I\,
      O10 => \n_12_GEN_AXI_LITE_IF.AXI_LITE_IF_I\,
      O11 => \n_13_GEN_AXI_LITE_IF.AXI_LITE_IF_I\,
      O12 => \n_14_GEN_AXI_LITE_IF.AXI_LITE_IF_I\,
      O13 => \n_15_GEN_AXI_LITE_IF.AXI_LITE_IF_I\,
      O14 => \n_16_GEN_AXI_LITE_IF.AXI_LITE_IF_I\,
      O15 => \n_17_GEN_AXI_LITE_IF.AXI_LITE_IF_I\,
      O16 => \n_18_GEN_AXI_LITE_IF.AXI_LITE_IF_I\,
      O17 => \n_19_GEN_AXI_LITE_IF.AXI_LITE_IF_I\,
      O2 => \n_3_GEN_AXI_LITE_IF.AXI_LITE_IF_I\,
      O3 => \n_4_GEN_AXI_LITE_IF.AXI_LITE_IF_I\,
      O4 => \n_5_GEN_AXI_LITE_IF.AXI_LITE_IF_I\,
      O5 => \n_6_GEN_AXI_LITE_IF.AXI_LITE_IF_I\,
      O6 => O15,
      O7 => \n_8_GEN_AXI_LITE_IF.AXI_LITE_IF_I\,
      O8 => O17,
      O9 => \n_11_GEN_AXI_LITE_IF.AXI_LITE_IF_I\,
      Q(15 downto 14) => taildesc_lsb_i(31 downto 30),
      Q(13 downto 0) => \^q\(23 downto 10),
      SR(0) => SR(0),
      idle => idle,
      m_axi_sg_aresetn => m_axi_sg_aresetn,
      p_0_in1_in => p_0_in1_in,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_axi_lite_araddr(9 downto 0) => s_axi_lite_araddr(9 downto 0),
      s_axi_lite_arready => s_axi_lite_arready,
      s_axi_lite_arvalid => s_axi_lite_arvalid,
      s_axi_lite_awready => s_axi_lite_awready,
      s_axi_lite_awvalid => s_axi_lite_awvalid,
      s_axi_lite_bready => s_axi_lite_bready,
      s_axi_lite_rdata(31 downto 0) => s_axi_lite_rdata(31 downto 0),
      s_axi_lite_rready => s_axi_lite_rready,
      s_axi_lite_wdata(8 downto 1) => s_axi_lite_wdata(21 downto 14),
      s_axi_lite_wdata(0) => s_axi_lite_wdata(1),
      s_axi_lite_wvalid => s_axi_lite_wvalid,
      scndry_out => scndry_out,
      soft_reset_clr => soft_reset_clr
    );
\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\: entity work.DMA_axi_dma_register
    port map (
      D(9 downto 0) => ip2axi_rddata(15 downto 6),
      E(0) => E(0),
      I1 => \n_2_GEN_AXI_LITE_IF.AXI_LITE_IF_I\,
      I10 => \n_17_GEN_AXI_LITE_IF.AXI_LITE_IF_I\,
      I11 => \n_18_GEN_AXI_LITE_IF.AXI_LITE_IF_I\,
      I12 => \n_3_GEN_AXI_LITE_IF.AXI_LITE_IF_I\,
      I13 => \n_19_GEN_AXI_LITE_IF.AXI_LITE_IF_I\,
      I14 => I2,
      I15 => I3,
      I16 => I4,
      I17 => I5,
      I18 => I6,
      I19 => I7,
      I2(0) => I1(0),
      I20 => I8,
      I21 => I9,
      I22 => I10,
      I23 => I11,
      I24 => I12,
      I25 => I13,
      I26 => I14,
      I27 => I15,
      I28 => I16,
      I29 => I17,
      I3 => \n_8_GEN_AXI_LITE_IF.AXI_LITE_IF_I\,
      I30 => I18,
      I31 => I19,
      I32 => I20,
      I33 => I21,
      I34 => I22,
      I35 => I23,
      I36 => I24,
      I37 => I25,
      I38 => I26,
      I39 => I27,
      I4 => \n_11_GEN_AXI_LITE_IF.AXI_LITE_IF_I\,
      I40 => I28,
      I41(0) => I29(0),
      I42 => \n_5_GEN_AXI_LITE_IF.AXI_LITE_IF_I\,
      I43 => \n_4_GEN_AXI_LITE_IF.AXI_LITE_IF_I\,
      I44 => \n_6_GEN_AXI_LITE_IF.AXI_LITE_IF_I\,
      I45(5 downto 3) => I31(7 downto 5),
      I45(2 downto 1) => I31(3 downto 2),
      I45(0) => I31(0),
      I46 => I32,
      I47 => I33,
      I48(0) => p_2_in,
      I5 => \n_12_GEN_AXI_LITE_IF.AXI_LITE_IF_I\,
      I6 => \n_13_GEN_AXI_LITE_IF.AXI_LITE_IF_I\,
      I7 => \n_14_GEN_AXI_LITE_IF.AXI_LITE_IF_I\,
      I8 => \n_15_GEN_AXI_LITE_IF.AXI_LITE_IF_I\,
      I9 => \n_16_GEN_AXI_LITE_IF.AXI_LITE_IF_I\,
      O1 => \^o1\,
      O10 => \^o10\,
      O11 => \^o11\,
      O12 => \^o12\,
      O13 => \^o13\,
      O14(0) => O2(0),
      O15 => O3,
      O16(25 downto 24) => taildesc_lsb_i(31 downto 30),
      O16(23 downto 0) => \^q\(23 downto 0),
      O17(25 downto 0) => \^o4\(25 downto 0),
      O18(0) => O5(0),
      O19(7) => \n_86_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\,
      O19(6) => \n_87_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\,
      O19(5) => \n_88_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\,
      O19(4) => \^o14\(1),
      O19(3) => \n_90_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\,
      O19(2) => \n_91_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\,
      O19(1) => \^o14\(0),
      O19(0) => \n_93_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\,
      O2 => \^soft_reset\,
      O20 => \n_97_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\,
      O21(0) => O18(0),
      O22 => \n_100_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\,
      O3 => \n_14_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\,
      O4 => \n_15_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\,
      O5 => \n_16_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\,
      O6 => \^o6\,
      O7 => \^o7\,
      O8 => \^o8\,
      O9 => \^o9\,
      Q(1) => \n_20_GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\,
      Q(0) => \^o16\(0),
      S(0) => S(0),
      all_is_idle_d1 => all_is_idle_d1,
      ch1_delay_cnt_en => ch1_delay_cnt_en,
      ch1_dly_fast_incr3_out => ch1_dly_fast_incr3_out,
      ch1_run_stop_d1 => ch1_run_stop_d1,
      cyclic_enable => cyclic_enable,
      data_concat(0) => data_concat(0),
      idle => idle,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_aresetn => m_axi_sg_aresetn,
      m_axi_sg_rdata(0) => m_axi_sg_rdata(0),
      mm2s_all_idle => mm2s_all_idle,
      mm2s_halted_set => mm2s_halted_set,
      mm2s_introut => mm2s_introut,
      mm2s_irqthresh_wren => mm2s_irqthresh_wren,
      mm2s_new_curdesc(25 downto 0) => mm2s_new_curdesc(25 downto 0),
      mm2s_new_curdesc_wren => mm2s_new_curdesc_wren,
      mm2s_stop => mm2s_stop,
      \out\(1 downto 0) => \out\(1 downto 0),
      p_0_in1_in => p_0_in1_in,
      p_11_out => p_11_out,
      p_44_out => p_44_out,
      p_45_out => p_45_out,
      p_46_out => p_46_out,
      p_47_out => p_47_out,
      p_48_out => p_48_out,
      p_49_out => p_49_out,
      p_50_out => p_50_out,
      p_51_out => p_51_out,
      p_56_out => p_56_out,
      p_57_out => p_57_out,
      p_58_out => p_58_out,
      s_axi_lite_wdata(28 downto 1) => s_axi_lite_wdata(29 downto 2),
      s_axi_lite_wdata(0) => s_axi_lite_wdata(0),
      sg_ftch_error0 => sg_ftch_error0,
      soft_reset_d1 => soft_reset_d1,
      soft_reset_re0 => soft_reset_re0,
      tailpntr_updated_d1 => tailpntr_updated_d1,
      tailpntr_updated_d2 => tailpntr_updated_d2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity DMA_axi_dma_rst_module is
  port (
    soft_reset_d1 : out STD_LOGIC;
    mm2s_halt : out STD_LOGIC;
    m_axi_sg_aresetn : out STD_LOGIC;
    dm_m_axi_sg_aresetn : out STD_LOGIC;
    O1 : out STD_LOGIC;
    mm2s_prmry_reset_out_n : out STD_LOGIC;
    I2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O2 : out STD_LOGIC;
    sig_stream_rst : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    scndry_out : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    soft_reset_clr : out STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    mm2s_all_idle : in STD_LOGIC;
    soft_reset : in STD_LOGIC;
    soft_reset_re0 : in STD_LOGIC;
    m_axi_sg_rvalid : in STD_LOGIC;
    mm2s_stop : in STD_LOGIC;
    s_axi_lite_awaddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    sig_rst2all_stop_request : in STD_LOGIC;
    axi_resetn : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC;
    mm2s_halt_cmplt : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of DMA_axi_dma_rst_module : entity is "axi_dma_rst_module";
end DMA_axi_dma_rst_module;

architecture STRUCTURE of DMA_axi_dma_rst_module is
  signal assert_sftrst_d1 : STD_LOGIC;
  signal m_axi_sg_hrdresetn : STD_LOGIC;
  signal min_assert_sftrst : STD_LOGIC;
  signal \n_0_GEN_RESET_FOR_MM2S.mm2s_soft_reset_done_i_1\ : STD_LOGIC;
  signal \^soft_reset_clr\ : STD_LOGIC;
begin
  soft_reset_clr <= \^soft_reset_clr\;
\GEN_RESET_FOR_MM2S.RESET_I\: entity work.DMA_axi_dma_reset
    port map (
      I2(0) => I2(0),
      O1 => O1,
      O2 => O2,
      O7 => O7,
      assert_sftrst_d1 => assert_sftrst_d1,
      dm_m_axi_sg_aresetn => dm_m_axi_sg_aresetn,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_aresetn => m_axi_sg_aresetn,
      m_axi_sg_rvalid => m_axi_sg_rvalid,
      min_assert_sftrst => min_assert_sftrst,
      mm2s_all_idle => mm2s_all_idle,
      mm2s_halt => mm2s_halt,
      mm2s_halt_cmplt => mm2s_halt_cmplt,
      mm2s_prmry_reset_out_n => mm2s_prmry_reset_out_n,
      mm2s_stop => mm2s_stop,
      scndry_out => m_axi_sg_hrdresetn,
      sig_rst2all_stop_request => sig_rst2all_stop_request,
      sig_stream_rst => sig_stream_rst,
      soft_reset => soft_reset,
      soft_reset_clr => \^soft_reset_clr\,
      soft_reset_d1 => soft_reset_d1,
      soft_reset_re0 => soft_reset_re0
    );
\GEN_RESET_FOR_MM2S.mm2s_soft_reset_done_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => min_assert_sftrst,
      I1 => assert_sftrst_d1,
      I2 => m_axi_sg_hrdresetn,
      I3 => \^soft_reset_clr\,
      O => \n_0_GEN_RESET_FOR_MM2S.mm2s_soft_reset_done_i_1\
    );
\GEN_RESET_FOR_MM2S.mm2s_soft_reset_done_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_RESET_FOR_MM2S.mm2s_soft_reset_done_i_1\,
      Q => \^soft_reset_clr\,
      R => '0'
    );
REG_HRD_RST: entity work.DMA_cdc_sync
    port map (
      axi_resetn => axi_resetn,
      m_axi_sg_aclk => m_axi_sg_aclk,
      scndry_out => m_axi_sg_hrdresetn
    );
REG_HRD_RST_OUT: entity work.DMA_cdc_sync_0
    port map (
      O3 => O3,
      O4 => O4,
      O5 => O5,
      O6 => O6,
      SR(0) => SR(0),
      axi_resetn => axi_resetn,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_axi_lite_awaddr(4 downto 0) => s_axi_lite_awaddr(4 downto 0),
      scndry_out => scndry_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity DMA_axi_sg_cmd_status is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    sig_stat2wsc_status_ready : out STD_LOGIC;
    updt_decerr_i : out STD_LOGIC;
    updt_interr_i : out STD_LOGIC;
    updt_slverr_i : out STD_LOGIC;
    O4 : out STD_LOGIC;
    sig_cmd2mstr_cmd_valid : out STD_LOGIC;
    O5 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 32 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    p_18_out : in STD_LOGIC;
    sig_wsc2stat_status_valid : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    p_16_out : in STD_LOGIC;
    sig_cmd_reg_empty : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    m_axi_sg_aresetn : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I5 : in STD_LOGIC_VECTOR ( 27 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of DMA_axi_sg_cmd_status : entity is "axi_sg_cmd_status";
end DMA_axi_sg_cmd_status;

architecture STRUCTURE of DMA_axi_sg_cmd_status is
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
begin
  O1 <= \^o1\;
  O2 <= \^o2\;
\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO\: entity work.\DMA_axi_sg_fifo__parameterized0\
    port map (
      D(3 downto 0) => D(3 downto 0),
      I1 => \^o1\,
      I2 => I2,
      O1 => sig_stat2wsc_status_ready,
      O2 => \^o2\,
      O5 => O5,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_aresetn => m_axi_sg_aresetn,
      p_16_out => p_16_out,
      sig_stream_rst => sig_stream_rst,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid,
      updt_decerr_i => updt_decerr_i,
      updt_interr_i => updt_interr_i,
      updt_slverr_i => updt_slverr_i
    );
I_CMD_FIFO: entity work.DMA_axi_sg_fifo
    port map (
      I1 => I1,
      I2 => I2,
      I3 => I3,
      I4 => I4,
      I5(27 downto 0) => I5(27 downto 0),
      O1 => \^o1\,
      O2 => \^o2\,
      O3 => O3,
      O4 => O4,
      Q(32 downto 0) => Q(32 downto 0),
      m_axi_sg_aclk => m_axi_sg_aclk,
      p_18_out => p_18_out,
      sig_cmd2mstr_cmd_valid => sig_cmd2mstr_cmd_valid,
      sig_cmd_reg_empty => sig_cmd_reg_empty,
      sig_stream_rst => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity DMA_axi_sg_cmd_status_3 is
  port (
    s_axis_ftch_cmd_tready : out STD_LOGIC;
    sig_stat2rsc_status_ready : out STD_LOGIC;
    O1 : out STD_LOGIC;
    ftch_decerr_i : out STD_LOGIC;
    ftch_interr_i : out STD_LOGIC;
    ftch_slverr_i : out STD_LOGIC;
    O2 : out STD_LOGIC;
    sig_cmd2mstr_cmd_valid : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 32 downto 0 );
    m_axi_sg_aclk : in STD_LOGIC;
    s_axis_ftch_cmd_tvalid : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    p_16_out : in STD_LOGIC;
    sig_cmd_reg_empty : in STD_LOGIC;
    I3 : in STD_LOGIC;
    sig_btt_is_zero_reg : in STD_LOGIC;
    sig_init_reg2 : in STD_LOGIC;
    sig_init_reg : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I6 : in STD_LOGIC_VECTOR ( 25 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of DMA_axi_sg_cmd_status_3 : entity is "axi_sg_cmd_status";
end DMA_axi_sg_cmd_status_3;

architecture STRUCTURE of DMA_axi_sg_cmd_status_3 is
begin
\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO\: entity work.\DMA_axi_sg_fifo__parameterized0_4\
    port map (
      D(3 downto 0) => D(3 downto 0),
      I2 => I2,
      O1 => sig_stat2rsc_status_ready,
      O2 => O1,
      ftch_decerr_i => ftch_decerr_i,
      ftch_interr_i => ftch_interr_i,
      ftch_slverr_i => ftch_slverr_i,
      m_axi_sg_aclk => m_axi_sg_aclk,
      p_16_out => p_16_out,
      sig_init_reg => sig_init_reg,
      sig_init_reg2 => sig_init_reg2,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_stream_rst => sig_stream_rst
    );
I_CMD_FIFO: entity work.DMA_axi_sg_fifo_5
    port map (
      I1 => I1,
      I2 => I2,
      I3 => I3,
      I4 => I4,
      I5 => I5,
      I6(25 downto 0) => I6(25 downto 0),
      O2 => O2,
      Q(32 downto 0) => Q(32 downto 0),
      m_axi_sg_aclk => m_axi_sg_aclk,
      s_axis_ftch_cmd_tready => s_axis_ftch_cmd_tready,
      s_axis_ftch_cmd_tvalid => s_axis_ftch_cmd_tvalid,
      sig_btt_is_zero_reg => sig_btt_is_zero_reg,
      sig_cmd2mstr_cmd_valid => sig_cmd2mstr_cmd_valid,
      sig_cmd_reg_empty => sig_cmd_reg_empty,
      sig_init_reg => sig_init_reg,
      sig_init_reg2 => sig_init_reg2,
      sig_stream_rst => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity DMA_axi_sg_ftch_mngr is
  port (
    ch2_ftch_active : out STD_LOGIC;
    p_54_out : out STD_LOGIC;
    ch1_active_i : out STD_LOGIC;
    ch2_stale_descriptor : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O1 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    p_16_out : out STD_LOGIC;
    p_59_out : out STD_LOGIC;
    ch1_sg_idle : out STD_LOGIC;
    s_axis_ftch_cmd_tvalid : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    mm2s_halted_set0 : out STD_LOGIC;
    mm2s_stop_i : out STD_LOGIC;
    p_5_out : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    sg_ftch_error0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 25 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 25 downto 0 );
    m_axi_sg_aclk : in STD_LOGIC;
    m_axi_sg_aresetn : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    ftch_decerr_i : in STD_LOGIC;
    ftch_interr_i : in STD_LOGIC;
    ftch_slverr_i : in STD_LOGIC;
    m_axi_sg_rresp : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_rvalid : in STD_LOGIC;
    I2 : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    mm2s_halt_cmplt : in STD_LOGIC;
    mm2s_all_idle : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    dma_mm2s_error : in STD_LOGIC;
    I5 : in STD_LOGIC;
    soft_reset : in STD_LOGIC;
    I14 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    p_48_out : in STD_LOGIC;
    p_46_out : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ch1_nxtdesc_wren : in STD_LOGIC;
    I15 : in STD_LOGIC_VECTOR ( 25 downto 0 );
    ch1_ftch_queue_empty : in STD_LOGIC;
    s_axis_ftch_cmd_tready : in STD_LOGIC;
    ftch_stale_desc : in STD_LOGIC;
    ch1_run_stop_d1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of DMA_axi_sg_ftch_mngr : entity is "axi_sg_ftch_mngr";
end DMA_axi_sg_ftch_mngr;

architecture STRUCTURE of DMA_axi_sg_ftch_mngr is
  signal \^d\ : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal \^ch1_sg_idle\ : STD_LOGIC;
  signal ftch_cs : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ftch_decerr : STD_LOGIC;
  signal ftch_done : STD_LOGIC;
  signal ftch_interr : STD_LOGIC;
  signal ftch_ns : STD_LOGIC_VECTOR ( 1 to 1 );
  signal ftch_slverr : STD_LOGIC;
  signal \^p_5_out\ : STD_LOGIC;
begin
  D(25 downto 0) <= \^d\(25 downto 0);
  ch1_sg_idle <= \^ch1_sg_idle\;
  p_5_out <= \^p_5_out\;
I_FTCH_CMDSTS_IF: entity work.DMA_axi_sg_ftch_cmdsts_if
    port map (
      D(0) => ftch_ns(1),
      I1 => I1,
      I3(0) => I3(0),
      I4 => I4,
      I5 => I5,
      O1 => \^p_5_out\,
      Q(1 downto 0) => ftch_cs(1 downto 0),
      SR(0) => SR(0),
      dma_mm2s_error => dma_mm2s_error,
      ftch_decerr => ftch_decerr,
      ftch_decerr_i => ftch_decerr_i,
      ftch_done => ftch_done,
      ftch_interr => ftch_interr,
      ftch_interr_i => ftch_interr_i,
      ftch_slverr => ftch_slverr,
      ftch_slverr_i => ftch_slverr_i,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_aresetn => m_axi_sg_aresetn,
      m_axi_sg_rresp(0) => m_axi_sg_rresp(0),
      m_axi_sg_rvalid => m_axi_sg_rvalid,
      mm2s_all_idle => mm2s_all_idle,
      mm2s_halt_cmplt => mm2s_halt_cmplt,
      mm2s_halted_set0 => mm2s_halted_set0,
      mm2s_stop_i => mm2s_stop_i,
      p_16_out => p_16_out,
      s_axis_ftch_cmd_tready => s_axis_ftch_cmd_tready,
      s_axis_ftch_cmd_tvalid => s_axis_ftch_cmd_tvalid,
      soft_reset => soft_reset
    );
I_FTCH_PNTR_MNGR: entity work.DMA_axi_sg_ftch_pntr
    port map (
      CO(0) => CO(0),
      D(25 downto 0) => \^d\(25 downto 0),
      I14(23 downto 0) => I14(23 downto 0),
      I15(25 downto 0) => I15(25 downto 0),
      I2 => I2,
      I3(0) => I3(0),
      I4 => I4,
      I7(31 downto 0) => I7(31 downto 0),
      O1(31 downto 0) => O1(31 downto 0),
      S(0) => S(0),
      SR(0) => SR(0),
      ch1_nxtdesc_wren => ch1_nxtdesc_wren,
      ch1_run_stop_d1 => ch1_run_stop_d1,
      ch1_sg_idle => \^ch1_sg_idle\,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_aresetn => m_axi_sg_aresetn,
      \out\(1 downto 0) => \out\(1 downto 0)
    );
I_FTCH_SG: entity work.DMA_axi_sg_ftch_sm
    port map (
      D(0) => ftch_ns(1),
      E(0) => E(0),
      I1 => \^p_5_out\,
      I2(25 downto 0) => \^d\(25 downto 0),
      I3(0) => I3(0),
      I6 => I6,
      O1 => ch2_ftch_active,
      O2 => O2,
      O3 => O3,
      O4 => O4,
      O5 => O5,
      O6 => O6,
      O7(25 downto 0) => Q(25 downto 0),
      Q(1 downto 0) => ftch_cs(1 downto 0),
      SR(0) => SR(0),
      ch1_active_i => ch1_active_i,
      ch1_ftch_queue_empty => ch1_ftch_queue_empty,
      ch1_sg_idle => \^ch1_sg_idle\,
      ch2_stale_descriptor => ch2_stale_descriptor,
      ftch_decerr => ftch_decerr,
      ftch_done => ftch_done,
      ftch_interr => ftch_interr,
      ftch_slverr => ftch_slverr,
      ftch_stale_desc => ftch_stale_desc,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_aresetn => m_axi_sg_aresetn,
      p_46_out => p_46_out,
      p_48_out => p_48_out,
      p_54_out => p_54_out,
      p_59_out => p_59_out,
      sg_ftch_error0 => sg_ftch_error0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity DMA_axi_sg_ftch_q_mngr is
  port (
    ch1_ftch_queue_empty : out STD_LOGIC;
    m_axis_ftch1_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    p_40_out : out STD_LOGIC;
    p_39_out : out STD_LOGIC;
    m_axis_ftch1_tdata_new : out STD_LOGIC_VECTOR ( 96 downto 0 );
    m_axis_ftch1_tdata_mcdma_new : out STD_LOGIC_VECTOR ( 63 downto 0 );
    p_36_out : out STD_LOGIC;
    m_axis_ftch1_desc_available : out STD_LOGIC;
    m_axis_mm2s_cntrl_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_mm2s_cntrl_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_mm2s_cntrl_tvalid : out STD_LOGIC;
    m_axis_mm2s_cntrl_tlast : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ch1_nxtdesc_wren : out STD_LOGIC;
    ftch_stale_desc : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    m_axi_sg_aresetn : in STD_LOGIC;
    I1 : in STD_LOGIC;
    mm2s_desc_flush : in STD_LOGIC;
    ftch_cmnd_data : in STD_LOGIC_VECTOR ( 26 downto 0 );
    ch2_ftch_active : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_rlast : in STD_LOGIC;
    m_axi_sg_rvalid : in STD_LOGIC;
    data_concat : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_mm2s_ftch_tready : in STD_LOGIC;
    m_axis_mm2s_cntrl_tready : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ch1_sg_idle : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    tailpntr_updated_d1 : in STD_LOGIC;
    tailpntr_updated_d2 : in STD_LOGIC;
    I16 : in STD_LOGIC;
    cyclic_enable : in STD_LOGIC;
    I19 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of DMA_axi_sg_ftch_q_mngr : entity is "axi_sg_ftch_q_mngr";
end DMA_axi_sg_ftch_q_mngr;

architecture STRUCTURE of DMA_axi_sg_ftch_q_mngr is
  signal ch1_ftch_pause : STD_LOGIC;
  signal ch1_ftch_queue_full : STD_LOGIC;
  signal ch1_ftch_tready : STD_LOGIC;
  signal \^ch1_nxtdesc_wren\ : STD_LOGIC;
  signal ch2_ftch_pause : STD_LOGIC;
  signal ch2_ftch_queue_empty : STD_LOGIC;
  signal ch2_ftch_queue_full : STD_LOGIC;
  signal counter : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal data_concat_tlast : STD_LOGIC;
  attribute MARK_DEBUG : boolean;
  attribute MARK_DEBUG of data_concat_tlast : signal is std.standard.true;
  signal data_concat_valid : STD_LOGIC;
  attribute MARK_DEBUG of data_concat_valid : signal is std.standard.true;
  signal lsbnxtdesc_tready : STD_LOGIC;
  signal m_axis_ftch2_desc_available : STD_LOGIC;
  signal \n_0_GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_i_1\ : STD_LOGIC;
  signal \n_0_GEN_STALE_DESC_CHECK.ftch_stale_desc_i_1\ : STD_LOGIC;
  signal \n_0_GEN_STALE_DESC_CHECK.ftch_stale_desc_i_2\ : STD_LOGIC;
  signal \n_0_GEN_STALE_DESC_CHECK.ftch_stale_desc_i_4\ : STD_LOGIC;
  signal \n_0_counter[0]_i_1\ : STD_LOGIC;
  signal \n_0_counter[7]_i_1\ : STD_LOGIC;
  signal \n_0_nxtdesc_int[0]_i_1\ : STD_LOGIC;
  signal \n_0_nxtdesc_int[1]_i_1\ : STD_LOGIC;
  signal \n_0_nxtdesc_int[2]_i_1\ : STD_LOGIC;
  signal \n_0_nxtdesc_int[3]_i_1\ : STD_LOGIC;
  signal \n_0_nxtdesc_int[4]_i_1\ : STD_LOGIC;
  signal \n_0_nxtdesc_int[5]_i_1\ : STD_LOGIC;
  signal nxtdesc_int : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_10_out : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \p_11_out__0\ : STD_LOGIC_VECTOR ( 96 downto 0 );
  signal p_12_out : STD_LOGIC;
  signal p_13_out : STD_LOGIC;
  signal p_14_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_2_out : STD_LOGIC;
  signal p_3_out : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal p_4_out : STD_LOGIC;
  signal p_5_out : STD_LOGIC;
  signal p_8_out : STD_LOGIC;
  signal tlast_new : STD_LOGIC;
  attribute MARK_DEBUG of tlast_new : signal is std.standard.true;
  signal tvalid_new : STD_LOGIC;
  attribute MARK_DEBUG of tvalid_new : signal is std.standard.true;
  attribute C_ASYNC : integer;
  attribute C_ASYNC of \GEN_QUEUE.FTCH_QUEUE_I\ : label is 0;
  attribute C_AXIS_IS_ASYNC : integer;
  attribute C_AXIS_IS_ASYNC of \GEN_QUEUE.FTCH_QUEUE_I\ : label is 0;
  attribute C_ENABLE_CDMA : integer;
  attribute C_ENABLE_CDMA of \GEN_QUEUE.FTCH_QUEUE_I\ : label is 0;
  attribute C_ENABLE_MULTI_CHANNEL : integer;
  attribute C_ENABLE_MULTI_CHANNEL of \GEN_QUEUE.FTCH_QUEUE_I\ : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of \GEN_QUEUE.FTCH_QUEUE_I\ : label is "virtex7";
  attribute C_INCLUDE_MM2S : integer;
  attribute C_INCLUDE_MM2S of \GEN_QUEUE.FTCH_QUEUE_I\ : label is 1;
  attribute C_INCLUDE_S2MM : integer;
  attribute C_INCLUDE_S2MM of \GEN_QUEUE.FTCH_QUEUE_I\ : label is 0;
  attribute C_M_AXIS_SG_TDATA_WIDTH : integer;
  attribute C_M_AXIS_SG_TDATA_WIDTH of \GEN_QUEUE.FTCH_QUEUE_I\ : label is 32;
  attribute C_M_AXI_SG_ADDR_WIDTH : integer;
  attribute C_M_AXI_SG_ADDR_WIDTH of \GEN_QUEUE.FTCH_QUEUE_I\ : label is 32;
  attribute C_SG2_WORDS_TO_FETCH : integer;
  attribute C_SG2_WORDS_TO_FETCH of \GEN_QUEUE.FTCH_QUEUE_I\ : label is 8;
  attribute C_SG_FTCH_DESC2QUEUE : integer;
  attribute C_SG_FTCH_DESC2QUEUE of \GEN_QUEUE.FTCH_QUEUE_I\ : label is 4;
  attribute C_SG_WORDS_TO_FETCH : integer;
  attribute C_SG_WORDS_TO_FETCH of \GEN_QUEUE.FTCH_QUEUE_I\ : label is 8;
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of \GEN_QUEUE.FTCH_QUEUE_I\ : label is "yes";
  attribute KEEP : string;
  attribute KEEP of \counter_reg[0]\ : label is "yes";
  attribute mark_debug_string : string;
  attribute mark_debug_string of \counter_reg[0]\ : label is "true";
  attribute KEEP of \counter_reg[1]\ : label is "yes";
  attribute mark_debug_string of \counter_reg[1]\ : label is "true";
  attribute KEEP of \counter_reg[2]\ : label is "yes";
  attribute mark_debug_string of \counter_reg[2]\ : label is "true";
  attribute KEEP of \counter_reg[3]\ : label is "yes";
  attribute mark_debug_string of \counter_reg[3]\ : label is "true";
  attribute KEEP of \counter_reg[4]\ : label is "yes";
  attribute mark_debug_string of \counter_reg[4]\ : label is "true";
  attribute KEEP of \counter_reg[5]\ : label is "yes";
  attribute mark_debug_string of \counter_reg[5]\ : label is "true";
  attribute KEEP of \counter_reg[6]\ : label is "yes";
  attribute mark_debug_string of \counter_reg[6]\ : label is "true";
  attribute KEEP of \counter_reg[7]\ : label is "yes";
  attribute mark_debug_string of \counter_reg[7]\ : label is "true";
  attribute KEEP of \nxtdesc_int_reg[0]\ : label is "yes";
  attribute mark_debug_string of \nxtdesc_int_reg[0]\ : label is "true";
  attribute KEEP of \nxtdesc_int_reg[10]\ : label is "yes";
  attribute mark_debug_string of \nxtdesc_int_reg[10]\ : label is "true";
  attribute KEEP of \nxtdesc_int_reg[11]\ : label is "yes";
  attribute mark_debug_string of \nxtdesc_int_reg[11]\ : label is "true";
  attribute KEEP of \nxtdesc_int_reg[12]\ : label is "yes";
  attribute mark_debug_string of \nxtdesc_int_reg[12]\ : label is "true";
  attribute KEEP of \nxtdesc_int_reg[13]\ : label is "yes";
  attribute mark_debug_string of \nxtdesc_int_reg[13]\ : label is "true";
  attribute KEEP of \nxtdesc_int_reg[14]\ : label is "yes";
  attribute mark_debug_string of \nxtdesc_int_reg[14]\ : label is "true";
  attribute KEEP of \nxtdesc_int_reg[15]\ : label is "yes";
  attribute mark_debug_string of \nxtdesc_int_reg[15]\ : label is "true";
  attribute KEEP of \nxtdesc_int_reg[16]\ : label is "yes";
  attribute mark_debug_string of \nxtdesc_int_reg[16]\ : label is "true";
  attribute KEEP of \nxtdesc_int_reg[17]\ : label is "yes";
  attribute mark_debug_string of \nxtdesc_int_reg[17]\ : label is "true";
  attribute KEEP of \nxtdesc_int_reg[18]\ : label is "yes";
  attribute mark_debug_string of \nxtdesc_int_reg[18]\ : label is "true";
  attribute KEEP of \nxtdesc_int_reg[19]\ : label is "yes";
  attribute mark_debug_string of \nxtdesc_int_reg[19]\ : label is "true";
  attribute KEEP of \nxtdesc_int_reg[1]\ : label is "yes";
  attribute mark_debug_string of \nxtdesc_int_reg[1]\ : label is "true";
  attribute KEEP of \nxtdesc_int_reg[20]\ : label is "yes";
  attribute mark_debug_string of \nxtdesc_int_reg[20]\ : label is "true";
  attribute KEEP of \nxtdesc_int_reg[21]\ : label is "yes";
  attribute mark_debug_string of \nxtdesc_int_reg[21]\ : label is "true";
  attribute KEEP of \nxtdesc_int_reg[22]\ : label is "yes";
  attribute mark_debug_string of \nxtdesc_int_reg[22]\ : label is "true";
  attribute KEEP of \nxtdesc_int_reg[23]\ : label is "yes";
  attribute mark_debug_string of \nxtdesc_int_reg[23]\ : label is "true";
  attribute KEEP of \nxtdesc_int_reg[24]\ : label is "yes";
  attribute mark_debug_string of \nxtdesc_int_reg[24]\ : label is "true";
  attribute KEEP of \nxtdesc_int_reg[25]\ : label is "yes";
  attribute mark_debug_string of \nxtdesc_int_reg[25]\ : label is "true";
  attribute KEEP of \nxtdesc_int_reg[26]\ : label is "yes";
  attribute mark_debug_string of \nxtdesc_int_reg[26]\ : label is "true";
  attribute KEEP of \nxtdesc_int_reg[27]\ : label is "yes";
  attribute mark_debug_string of \nxtdesc_int_reg[27]\ : label is "true";
  attribute KEEP of \nxtdesc_int_reg[28]\ : label is "yes";
  attribute mark_debug_string of \nxtdesc_int_reg[28]\ : label is "true";
  attribute KEEP of \nxtdesc_int_reg[29]\ : label is "yes";
  attribute mark_debug_string of \nxtdesc_int_reg[29]\ : label is "true";
  attribute KEEP of \nxtdesc_int_reg[2]\ : label is "yes";
  attribute mark_debug_string of \nxtdesc_int_reg[2]\ : label is "true";
  attribute KEEP of \nxtdesc_int_reg[30]\ : label is "yes";
  attribute mark_debug_string of \nxtdesc_int_reg[30]\ : label is "true";
  attribute KEEP of \nxtdesc_int_reg[31]\ : label is "yes";
  attribute mark_debug_string of \nxtdesc_int_reg[31]\ : label is "true";
  attribute KEEP of \nxtdesc_int_reg[3]\ : label is "yes";
  attribute mark_debug_string of \nxtdesc_int_reg[3]\ : label is "true";
  attribute KEEP of \nxtdesc_int_reg[4]\ : label is "yes";
  attribute mark_debug_string of \nxtdesc_int_reg[4]\ : label is "true";
  attribute KEEP of \nxtdesc_int_reg[5]\ : label is "yes";
  attribute mark_debug_string of \nxtdesc_int_reg[5]\ : label is "true";
  attribute KEEP of \nxtdesc_int_reg[6]\ : label is "yes";
  attribute mark_debug_string of \nxtdesc_int_reg[6]\ : label is "true";
  attribute KEEP of \nxtdesc_int_reg[7]\ : label is "yes";
  attribute mark_debug_string of \nxtdesc_int_reg[7]\ : label is "true";
  attribute KEEP of \nxtdesc_int_reg[8]\ : label is "yes";
  attribute mark_debug_string of \nxtdesc_int_reg[8]\ : label is "true";
  attribute KEEP of \nxtdesc_int_reg[9]\ : label is "yes";
  attribute mark_debug_string of \nxtdesc_int_reg[9]\ : label is "true";
begin
  ch1_nxtdesc_wren <= \^ch1_nxtdesc_wren\;
  \out\(31 downto 0) <= nxtdesc_int(31 downto 0);
\DMA_REG2.data_concat_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(6),
      D => m_axi_sg_rdata(0),
      Q => p_3_out(32),
      R => SR(0)
    );
\DMA_REG2.data_concat_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(6),
      D => m_axi_sg_rdata(1),
      Q => p_3_out(33),
      R => SR(0)
    );
\DMA_REG2.data_concat_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(6),
      D => m_axi_sg_rdata(2),
      Q => p_3_out(34),
      R => SR(0)
    );
\DMA_REG2.data_concat_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(6),
      D => m_axi_sg_rdata(3),
      Q => p_3_out(35),
      R => SR(0)
    );
\DMA_REG2.data_concat_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(6),
      D => m_axi_sg_rdata(4),
      Q => p_3_out(36),
      R => SR(0)
    );
\DMA_REG2.data_concat_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(6),
      D => m_axi_sg_rdata(5),
      Q => p_3_out(37),
      R => SR(0)
    );
\DMA_REG2.data_concat_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(6),
      D => m_axi_sg_rdata(6),
      Q => p_3_out(38),
      R => SR(0)
    );
\DMA_REG2.data_concat_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(6),
      D => m_axi_sg_rdata(7),
      Q => p_3_out(39),
      R => SR(0)
    );
\DMA_REG2.data_concat_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(6),
      D => m_axi_sg_rdata(8),
      Q => p_3_out(40),
      R => SR(0)
    );
\DMA_REG2.data_concat_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(6),
      D => m_axi_sg_rdata(9),
      Q => p_3_out(41),
      R => SR(0)
    );
\DMA_REG2.data_concat_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(6),
      D => m_axi_sg_rdata(10),
      Q => p_3_out(42),
      R => SR(0)
    );
\DMA_REG2.data_concat_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(6),
      D => m_axi_sg_rdata(11),
      Q => p_3_out(43),
      R => SR(0)
    );
\DMA_REG2.data_concat_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(6),
      D => m_axi_sg_rdata(12),
      Q => p_3_out(44),
      R => SR(0)
    );
\DMA_REG2.data_concat_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(6),
      D => m_axi_sg_rdata(13),
      Q => p_3_out(45),
      R => SR(0)
    );
\DMA_REG2.data_concat_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(6),
      D => m_axi_sg_rdata(14),
      Q => p_3_out(46),
      R => SR(0)
    );
\DMA_REG2.data_concat_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(6),
      D => m_axi_sg_rdata(15),
      Q => p_3_out(47),
      R => SR(0)
    );
\DMA_REG2.data_concat_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(6),
      D => m_axi_sg_rdata(16),
      Q => p_3_out(48),
      R => SR(0)
    );
\DMA_REG2.data_concat_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(6),
      D => m_axi_sg_rdata(17),
      Q => p_3_out(49),
      R => SR(0)
    );
\DMA_REG2.data_concat_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(6),
      D => m_axi_sg_rdata(18),
      Q => p_3_out(50),
      R => SR(0)
    );
\DMA_REG2.data_concat_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(6),
      D => m_axi_sg_rdata(19),
      Q => p_3_out(51),
      R => SR(0)
    );
\DMA_REG2.data_concat_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(6),
      D => m_axi_sg_rdata(20),
      Q => p_3_out(52),
      R => SR(0)
    );
\DMA_REG2.data_concat_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(6),
      D => m_axi_sg_rdata(21),
      Q => p_3_out(53),
      R => SR(0)
    );
\DMA_REG2.data_concat_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(6),
      D => m_axi_sg_rdata(22),
      Q => p_3_out(54),
      R => SR(0)
    );
\DMA_REG2.data_concat_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(6),
      D => m_axi_sg_rdata(23),
      Q => p_3_out(55),
      R => SR(0)
    );
\DMA_REG2.data_concat_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(6),
      D => m_axi_sg_rdata(24),
      Q => p_3_out(56),
      R => SR(0)
    );
\DMA_REG2.data_concat_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(6),
      D => m_axi_sg_rdata(25),
      Q => p_3_out(57),
      R => SR(0)
    );
\DMA_REG2.data_concat_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(6),
      D => m_axi_sg_rdata(26),
      Q => p_3_out(58),
      R => SR(0)
    );
\DMA_REG2.data_concat_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(6),
      D => m_axi_sg_rdata(27),
      Q => p_3_out(59),
      R => SR(0)
    );
\DMA_REG2.data_concat_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(6),
      D => m_axi_sg_rdata(28),
      Q => p_3_out(60),
      R => SR(0)
    );
\DMA_REG2.data_concat_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(6),
      D => m_axi_sg_rdata(29),
      Q => p_3_out(61),
      R => SR(0)
    );
\DMA_REG2.data_concat_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(6),
      D => m_axi_sg_rdata(30),
      Q => p_3_out(62),
      R => SR(0)
    );
\DMA_REG2.data_concat_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(6),
      D => m_axi_sg_rdata(31),
      Q => p_3_out(63),
      R => SR(0)
    );
\GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => ftch_cmnd_data(26),
      I1 => counter(1),
      I2 => m_axi_sg_rvalid,
      O => \n_0_GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_i_1\
    );
\GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_reg\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_i_1\,
      Q => \^ch1_nxtdesc_wren\,
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_sg_idle_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF0FFFFF8808"
    )
    port map (
      I0 => \^ch1_nxtdesc_wren\,
      I1 => CO(0),
      I2 => tailpntr_updated_d1,
      I3 => tailpntr_updated_d2,
      I4 => I16,
      I5 => ch1_sg_idle,
      O => O2
    );
\GEN_QUEUE.FTCH_QUEUE_I\: entity work.DMA_axi_sg_ftch_queue
    port map (
      ch1_cntrl_strm_stop => '0',
      ch2_sg_idle => '0',
      data_concat(95) => data_concat(0),
      data_concat(94) => '0',
      data_concat(93) => '0',
      data_concat(92) => '0',
      data_concat(91) => '0',
      data_concat(90) => '0',
      data_concat(89) => '0',
      data_concat(88) => '0',
      data_concat(87) => '0',
      data_concat(86) => '0',
      data_concat(85) => '0',
      data_concat(84) => '0',
      data_concat(83) => '0',
      data_concat(82) => '0',
      data_concat(81) => '0',
      data_concat(80) => '0',
      data_concat(79) => '0',
      data_concat(78) => '0',
      data_concat(77) => '0',
      data_concat(76) => '0',
      data_concat(75) => '0',
      data_concat(74) => '0',
      data_concat(73) => '0',
      data_concat(72) => '0',
      data_concat(71) => '0',
      data_concat(70) => '0',
      data_concat(69) => '0',
      data_concat(68) => '0',
      data_concat(67) => '0',
      data_concat(66) => '0',
      data_concat(65) => '0',
      data_concat(64) => '0',
      data_concat(63 downto 0) => p_3_out(63 downto 0),
      data_concat_mcdma(63) => '0',
      data_concat_mcdma(62) => '0',
      data_concat_mcdma(61) => '0',
      data_concat_mcdma(60) => '0',
      data_concat_mcdma(59) => '0',
      data_concat_mcdma(58) => '0',
      data_concat_mcdma(57) => '0',
      data_concat_mcdma(56) => '0',
      data_concat_mcdma(55) => '0',
      data_concat_mcdma(54) => '0',
      data_concat_mcdma(53) => '0',
      data_concat_mcdma(52) => '0',
      data_concat_mcdma(51) => '0',
      data_concat_mcdma(50) => '0',
      data_concat_mcdma(49) => '0',
      data_concat_mcdma(48) => '0',
      data_concat_mcdma(47) => '0',
      data_concat_mcdma(46) => '0',
      data_concat_mcdma(45) => '0',
      data_concat_mcdma(44) => '0',
      data_concat_mcdma(43) => '0',
      data_concat_mcdma(42) => '0',
      data_concat_mcdma(41) => '0',
      data_concat_mcdma(40) => '0',
      data_concat_mcdma(39) => '0',
      data_concat_mcdma(38) => '0',
      data_concat_mcdma(37) => '0',
      data_concat_mcdma(36) => '0',
      data_concat_mcdma(35) => '0',
      data_concat_mcdma(34) => '0',
      data_concat_mcdma(33) => '0',
      data_concat_mcdma(32) => '0',
      data_concat_mcdma(31) => '0',
      data_concat_mcdma(30) => '0',
      data_concat_mcdma(29) => '0',
      data_concat_mcdma(28) => '0',
      data_concat_mcdma(27) => '0',
      data_concat_mcdma(26) => '0',
      data_concat_mcdma(25) => '0',
      data_concat_mcdma(24) => '0',
      data_concat_mcdma(23) => '0',
      data_concat_mcdma(22) => '0',
      data_concat_mcdma(21) => '0',
      data_concat_mcdma(20) => '0',
      data_concat_mcdma(19) => '0',
      data_concat_mcdma(18) => '0',
      data_concat_mcdma(17) => '0',
      data_concat_mcdma(16) => '0',
      data_concat_mcdma(15) => '0',
      data_concat_mcdma(14) => '0',
      data_concat_mcdma(13) => '0',
      data_concat_mcdma(12) => '0',
      data_concat_mcdma(11) => '0',
      data_concat_mcdma(10) => '0',
      data_concat_mcdma(9) => '0',
      data_concat_mcdma(8) => '0',
      data_concat_mcdma(7) => '0',
      data_concat_mcdma(6) => '0',
      data_concat_mcdma(5) => '0',
      data_concat_mcdma(4) => '0',
      data_concat_mcdma(3) => '0',
      data_concat_mcdma(2) => '0',
      data_concat_mcdma(1) => '0',
      data_concat_mcdma(0) => '0',
      data_concat_tlast => data_concat_tlast,
      data_concat_valid => data_concat_valid,
      desc1_flush => mm2s_desc_flush,
      desc2_flush => '0',
      ftch1_active => ftch_cmnd_data(26),
      ftch1_pause => ch1_ftch_pause,
      ftch1_queue_empty => ch1_ftch_queue_empty,
      ftch1_queue_full => ch1_ftch_queue_full,
      ftch2_active => ch2_ftch_active,
      ftch2_pause => ch2_ftch_pause,
      ftch2_queue_empty => ch2_ftch_queue_empty,
      ftch2_queue_full => ch2_ftch_queue_full,
      ftch_cmnd_data(71) => '0',
      ftch_cmnd_data(70) => '0',
      ftch_cmnd_data(69) => '0',
      ftch_cmnd_data(68) => '0',
      ftch_cmnd_data(67) => '0',
      ftch_cmnd_data(66) => '0',
      ftch_cmnd_data(65) => '0',
      ftch_cmnd_data(64 downto 38) => ftch_cmnd_data(26 downto 0),
      ftch_cmnd_data(37) => '0',
      ftch_cmnd_data(36) => '0',
      ftch_cmnd_data(35) => '0',
      ftch_cmnd_data(34) => '0',
      ftch_cmnd_data(33) => '0',
      ftch_cmnd_data(32) => '0',
      ftch_cmnd_data(31) => '0',
      ftch_cmnd_data(30) => '0',
      ftch_cmnd_data(29) => '0',
      ftch_cmnd_data(28) => '0',
      ftch_cmnd_data(27) => '0',
      ftch_cmnd_data(26) => '0',
      ftch_cmnd_data(25) => '0',
      ftch_cmnd_data(24) => '0',
      ftch_cmnd_data(23) => '1',
      ftch_cmnd_data(22) => '0',
      ftch_cmnd_data(21) => '0',
      ftch_cmnd_data(20) => '0',
      ftch_cmnd_data(19) => '0',
      ftch_cmnd_data(18) => '0',
      ftch_cmnd_data(17) => '0',
      ftch_cmnd_data(16) => '0',
      ftch_cmnd_data(15) => '0',
      ftch_cmnd_data(14) => '0',
      ftch_cmnd_data(13) => '0',
      ftch_cmnd_data(12) => '0',
      ftch_cmnd_data(11) => '0',
      ftch_cmnd_data(10) => '0',
      ftch_cmnd_data(9) => '0',
      ftch_cmnd_data(8) => '0',
      ftch_cmnd_data(7) => '0',
      ftch_cmnd_data(6) => '0',
      ftch_cmnd_data(5) => '1',
      ftch_cmnd_data(4) => '0',
      ftch_cmnd_data(3) => '0',
      ftch_cmnd_data(2) => '0',
      ftch_cmnd_data(1) => '0',
      ftch_cmnd_data(0) => '0',
      ftch_cmnd_wr => E(0),
      m_axi_primary_aclk => m_axi_mm2s_aclk,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_aresetn => m_axi_sg_aresetn,
      m_axis1_mm2s_tready => ch1_ftch_tready,
      m_axis2_mm2s_tready => p_2_out,
      m_axis_ftch1_desc_available => m_axis_ftch1_desc_available,
      m_axis_ftch1_tdata(31 downto 0) => m_axis_ftch1_tdata(31 downto 0),
      m_axis_ftch1_tdata_mcdma_new(63 downto 0) => m_axis_ftch1_tdata_mcdma_new(63 downto 0),
      m_axis_ftch1_tdata_new(96 downto 0) => m_axis_ftch1_tdata_new(96 downto 0),
      m_axis_ftch1_tlast => p_39_out,
      m_axis_ftch1_tready => m_axis_mm2s_ftch_tready,
      m_axis_ftch1_tvalid => p_40_out,
      m_axis_ftch1_tvalid_new => p_36_out,
      m_axis_ftch2_desc_available => m_axis_ftch2_desc_available,
      m_axis_ftch2_tdata(31 downto 0) => p_14_out(31 downto 0),
      m_axis_ftch2_tdata_mcdma_new(63 downto 0) => p_10_out(63 downto 0),
      m_axis_ftch2_tdata_new(96 downto 0) => \p_11_out__0\(96 downto 0),
      m_axis_ftch2_tlast => p_12_out,
      m_axis_ftch2_tready => '0',
      m_axis_ftch2_tvalid => p_13_out,
      m_axis_ftch2_tvalid_new => p_8_out,
      m_axis_ftch_aclk => m_axi_sg_aclk,
      m_axis_mm2s_cntrl_tdata(31 downto 0) => m_axis_mm2s_cntrl_tdata(31 downto 0),
      m_axis_mm2s_cntrl_tkeep(3 downto 0) => m_axis_mm2s_cntrl_tkeep(3 downto 0),
      m_axis_mm2s_cntrl_tlast => m_axis_mm2s_cntrl_tlast,
      m_axis_mm2s_cntrl_tready => m_axis_mm2s_cntrl_tready,
      m_axis_mm2s_cntrl_tvalid => m_axis_mm2s_cntrl_tvalid,
      m_axis_mm2s_tdata(31 downto 0) => m_axi_sg_rdata(31 downto 0),
      m_axis_mm2s_tlast => m_axi_sg_rlast,
      m_axis_mm2s_tvalid => m_axi_sg_rvalid,
      next_bd(31 downto 0) => nxtdesc_int(31 downto 0),
      p_reset_n => I1,
      sof_ftch_desc => '0',
      writing1_curdesc_out => p_5_out,
      writing2_curdesc_out => p_4_out,
      writing_nxtdesc_in => '0'
    );
\GEN_STALE_DESC_CHECK.ftch_stale_desc_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
    port map (
      I0 => counter(7),
      I1 => m_axi_sg_rvalid,
      I2 => m_axi_sg_rdata(31),
      I3 => m_axi_sg_aresetn,
      I4 => \n_0_GEN_STALE_DESC_CHECK.ftch_stale_desc_i_2\,
      I5 => cyclic_enable,
      O => \n_0_GEN_STALE_DESC_CHECK.ftch_stale_desc_i_1\
    );
\GEN_STALE_DESC_CHECK.ftch_stale_desc_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777777077777777"
    )
    port map (
      I0 => mm2s_desc_flush,
      I1 => ftch_cmnd_data(26),
      I2 => E(0),
      I3 => p_4_out,
      I4 => p_5_out,
      I5 => \n_0_GEN_STALE_DESC_CHECK.ftch_stale_desc_i_4\,
      O => \n_0_GEN_STALE_DESC_CHECK.ftch_stale_desc_i_2\
    );
\GEN_STALE_DESC_CHECK.ftch_stale_desc_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
    port map (
      I0 => ch1_ftch_tready,
      I1 => ftch_cmnd_data(26),
      I2 => ch2_ftch_active,
      I3 => p_2_out,
      I4 => counter(1),
      I5 => counter(0),
      O => \n_0_GEN_STALE_DESC_CHECK.ftch_stale_desc_i_4\
    );
\GEN_STALE_DESC_CHECK.ftch_stale_desc_reg\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_STALE_DESC_CHECK.ftch_stale_desc_i_1\,
      Q => ftch_stale_desc,
      R => '0'
    );
\counter[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF8F"
    )
    port map (
      I0 => m_axi_sg_rlast,
      I1 => m_axi_sg_rvalid,
      I2 => m_axi_sg_aresetn,
      I3 => counter(0),
      O => \n_0_counter[0]_i_1\
    );
\counter[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B3"
    )
    port map (
      I0 => m_axi_sg_rlast,
      I1 => m_axi_sg_aresetn,
      I2 => m_axi_sg_rvalid,
      O => \n_0_counter[7]_i_1\
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_counter[0]_i_1\,
      Q => counter(0),
      R => '0'
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => I19,
      D => counter(0),
      Q => counter(1),
      R => \n_0_counter[7]_i_1\
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => I19,
      D => counter(1),
      Q => counter(2),
      R => \n_0_counter[7]_i_1\
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => I19,
      D => counter(2),
      Q => counter(3),
      R => \n_0_counter[7]_i_1\
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => I19,
      D => counter(3),
      Q => counter(4),
      R => \n_0_counter[7]_i_1\
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => I19,
      D => counter(4),
      Q => counter(5),
      R => \n_0_counter[7]_i_1\
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => I19,
      D => counter(5),
      Q => counter(6),
      R => \n_0_counter[7]_i_1\
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => I19,
      D => counter(6),
      Q => counter(7),
      R => \n_0_counter[7]_i_1\
    );
\data_concat_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(2),
      D => m_axi_sg_rdata(0),
      Q => p_3_out(0),
      R => SR(0)
    );
\data_concat_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(2),
      D => m_axi_sg_rdata(10),
      Q => p_3_out(10),
      R => SR(0)
    );
\data_concat_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(2),
      D => m_axi_sg_rdata(11),
      Q => p_3_out(11),
      R => SR(0)
    );
\data_concat_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(2),
      D => m_axi_sg_rdata(12),
      Q => p_3_out(12),
      R => SR(0)
    );
\data_concat_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(2),
      D => m_axi_sg_rdata(13),
      Q => p_3_out(13),
      R => SR(0)
    );
\data_concat_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(2),
      D => m_axi_sg_rdata(14),
      Q => p_3_out(14),
      R => SR(0)
    );
\data_concat_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(2),
      D => m_axi_sg_rdata(15),
      Q => p_3_out(15),
      R => SR(0)
    );
\data_concat_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(2),
      D => m_axi_sg_rdata(16),
      Q => p_3_out(16),
      R => SR(0)
    );
\data_concat_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(2),
      D => m_axi_sg_rdata(17),
      Q => p_3_out(17),
      R => SR(0)
    );
\data_concat_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(2),
      D => m_axi_sg_rdata(18),
      Q => p_3_out(18),
      R => SR(0)
    );
\data_concat_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(2),
      D => m_axi_sg_rdata(19),
      Q => p_3_out(19),
      R => SR(0)
    );
\data_concat_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(2),
      D => m_axi_sg_rdata(1),
      Q => p_3_out(1),
      R => SR(0)
    );
\data_concat_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(2),
      D => m_axi_sg_rdata(20),
      Q => p_3_out(20),
      R => SR(0)
    );
\data_concat_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(2),
      D => m_axi_sg_rdata(21),
      Q => p_3_out(21),
      R => SR(0)
    );
\data_concat_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(2),
      D => m_axi_sg_rdata(22),
      Q => p_3_out(22),
      R => SR(0)
    );
\data_concat_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(2),
      D => m_axi_sg_rdata(23),
      Q => p_3_out(23),
      R => SR(0)
    );
\data_concat_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(2),
      D => m_axi_sg_rdata(24),
      Q => p_3_out(24),
      R => SR(0)
    );
\data_concat_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(2),
      D => m_axi_sg_rdata(25),
      Q => p_3_out(25),
      R => SR(0)
    );
\data_concat_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(2),
      D => m_axi_sg_rdata(26),
      Q => p_3_out(26),
      R => SR(0)
    );
\data_concat_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(2),
      D => m_axi_sg_rdata(27),
      Q => p_3_out(27),
      R => SR(0)
    );
\data_concat_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(2),
      D => m_axi_sg_rdata(28),
      Q => p_3_out(28),
      R => SR(0)
    );
\data_concat_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(2),
      D => m_axi_sg_rdata(29),
      Q => p_3_out(29),
      R => SR(0)
    );
\data_concat_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(2),
      D => m_axi_sg_rdata(2),
      Q => p_3_out(2),
      R => SR(0)
    );
\data_concat_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(2),
      D => m_axi_sg_rdata(30),
      Q => p_3_out(30),
      R => SR(0)
    );
\data_concat_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(2),
      D => m_axi_sg_rdata(31),
      Q => p_3_out(31),
      R => SR(0)
    );
\data_concat_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(2),
      D => m_axi_sg_rdata(3),
      Q => p_3_out(3),
      R => SR(0)
    );
\data_concat_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(2),
      D => m_axi_sg_rdata(4),
      Q => p_3_out(4),
      R => SR(0)
    );
\data_concat_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(2),
      D => m_axi_sg_rdata(5),
      Q => p_3_out(5),
      R => SR(0)
    );
\data_concat_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(2),
      D => m_axi_sg_rdata(6),
      Q => p_3_out(6),
      R => SR(0)
    );
\data_concat_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(2),
      D => m_axi_sg_rdata(7),
      Q => p_3_out(7),
      R => SR(0)
    );
\data_concat_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(2),
      D => m_axi_sg_rdata(8),
      Q => p_3_out(8),
      R => SR(0)
    );
\data_concat_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => counter(2),
      D => m_axi_sg_rdata(9),
      Q => p_3_out(9),
      R => SR(0)
    );
\ftch_cs[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
    port map (
      I0 => mm2s_desc_flush,
      I1 => ch1_ftch_queue_full,
      I2 => ch1_sg_idle,
      I3 => ch1_ftch_pause,
      I4 => I4,
      I5 => I2,
      O => O1
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => tlast_new,
      O => data_concat_tlast
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => tvalid_new,
      O => data_concat_valid
    );
\nxtdesc_int[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
    port map (
      I0 => nxtdesc_int(0),
      I1 => m_axi_sg_aresetn,
      I2 => m_axi_sg_rvalid,
      I3 => counter(0),
      O => \n_0_nxtdesc_int[0]_i_1\
    );
\nxtdesc_int[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
    port map (
      I0 => nxtdesc_int(1),
      I1 => m_axi_sg_aresetn,
      I2 => m_axi_sg_rvalid,
      I3 => counter(0),
      O => \n_0_nxtdesc_int[1]_i_1\
    );
\nxtdesc_int[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
    port map (
      I0 => nxtdesc_int(2),
      I1 => m_axi_sg_aresetn,
      I2 => m_axi_sg_rvalid,
      I3 => counter(0),
      O => \n_0_nxtdesc_int[2]_i_1\
    );
\nxtdesc_int[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => m_axi_sg_rvalid,
      I1 => counter(0),
      O => lsbnxtdesc_tready
    );
\nxtdesc_int[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
    port map (
      I0 => nxtdesc_int(3),
      I1 => m_axi_sg_aresetn,
      I2 => m_axi_sg_rvalid,
      I3 => counter(0),
      O => \n_0_nxtdesc_int[3]_i_1\
    );
\nxtdesc_int[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
    port map (
      I0 => nxtdesc_int(4),
      I1 => m_axi_sg_aresetn,
      I2 => m_axi_sg_rvalid,
      I3 => counter(0),
      O => \n_0_nxtdesc_int[4]_i_1\
    );
\nxtdesc_int[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
    port map (
      I0 => nxtdesc_int(5),
      I1 => m_axi_sg_aresetn,
      I2 => m_axi_sg_rvalid,
      I3 => counter(0),
      O => \n_0_nxtdesc_int[5]_i_1\
    );
\nxtdesc_int_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_nxtdesc_int[0]_i_1\,
      Q => nxtdesc_int(0),
      R => '0'
    );
\nxtdesc_int_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(10),
      Q => nxtdesc_int(10),
      R => SR(0)
    );
\nxtdesc_int_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(11),
      Q => nxtdesc_int(11),
      R => SR(0)
    );
\nxtdesc_int_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(12),
      Q => nxtdesc_int(12),
      R => SR(0)
    );
\nxtdesc_int_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(13),
      Q => nxtdesc_int(13),
      R => SR(0)
    );
\nxtdesc_int_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(14),
      Q => nxtdesc_int(14),
      R => SR(0)
    );
\nxtdesc_int_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(15),
      Q => nxtdesc_int(15),
      R => SR(0)
    );
\nxtdesc_int_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(16),
      Q => nxtdesc_int(16),
      R => SR(0)
    );
\nxtdesc_int_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(17),
      Q => nxtdesc_int(17),
      R => SR(0)
    );
\nxtdesc_int_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(18),
      Q => nxtdesc_int(18),
      R => SR(0)
    );
\nxtdesc_int_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(19),
      Q => nxtdesc_int(19),
      R => SR(0)
    );
\nxtdesc_int_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_nxtdesc_int[1]_i_1\,
      Q => nxtdesc_int(1),
      R => '0'
    );
\nxtdesc_int_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(20),
      Q => nxtdesc_int(20),
      R => SR(0)
    );
\nxtdesc_int_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(21),
      Q => nxtdesc_int(21),
      R => SR(0)
    );
\nxtdesc_int_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(22),
      Q => nxtdesc_int(22),
      R => SR(0)
    );
\nxtdesc_int_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(23),
      Q => nxtdesc_int(23),
      R => SR(0)
    );
\nxtdesc_int_reg[24]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(24),
      Q => nxtdesc_int(24),
      R => SR(0)
    );
\nxtdesc_int_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(25),
      Q => nxtdesc_int(25),
      R => SR(0)
    );
\nxtdesc_int_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(26),
      Q => nxtdesc_int(26),
      R => SR(0)
    );
\nxtdesc_int_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(27),
      Q => nxtdesc_int(27),
      R => SR(0)
    );
\nxtdesc_int_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(28),
      Q => nxtdesc_int(28),
      R => SR(0)
    );
\nxtdesc_int_reg[29]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(29),
      Q => nxtdesc_int(29),
      R => SR(0)
    );
\nxtdesc_int_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_nxtdesc_int[2]_i_1\,
      Q => nxtdesc_int(2),
      R => '0'
    );
\nxtdesc_int_reg[30]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(30),
      Q => nxtdesc_int(30),
      R => SR(0)
    );
\nxtdesc_int_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(31),
      Q => nxtdesc_int(31),
      R => SR(0)
    );
\nxtdesc_int_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_nxtdesc_int[3]_i_1\,
      Q => nxtdesc_int(3),
      R => '0'
    );
\nxtdesc_int_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_nxtdesc_int[4]_i_1\,
      Q => nxtdesc_int(4),
      R => '0'
    );
\nxtdesc_int_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_nxtdesc_int[5]_i_1\,
      Q => nxtdesc_int(5),
      R => '0'
    );
\nxtdesc_int_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(6),
      Q => nxtdesc_int(6),
      R => SR(0)
    );
\nxtdesc_int_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(7),
      Q => nxtdesc_int(7),
      R => SR(0)
    );
\nxtdesc_int_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(8),
      Q => nxtdesc_int(8),
      R => SR(0)
    );
\nxtdesc_int_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(9),
      Q => nxtdesc_int(9),
      R => SR(0)
    );
tlast_new_inferred_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => m_axi_sg_rvalid,
      I1 => counter(7),
      O => tlast_new
    );
tvalid_new_inferred_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => m_axi_sg_rvalid,
      I1 => counter(7),
      O => tvalid_new
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity DMA_axi_sg_updt_mngr is
  port (
    O1 : out STD_LOGIC;
    p_36_out_0 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    p_53_out : out STD_LOGIC;
    p_18_out : out STD_LOGIC;
    in005_out : out STD_LOGIC;
    in00 : out STD_LOGIC;
    O3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O4 : out STD_LOGIC;
    p_49_out : out STD_LOGIC;
    p_50_out : out STD_LOGIC;
    O5 : out STD_LOGIC;
    p_51_out : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 27 downto 0 );
    O9 : out STD_LOGIC_VECTOR ( 25 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_aclk : in STD_LOGIC;
    updt_decerr_i : in STD_LOGIC;
    updt_interr_i : in STD_LOGIC;
    updt_slverr_i : in STD_LOGIC;
    I1 : in STD_LOGIC;
    m_axi_sg_aresetn : in STD_LOGIC;
    p_5_out : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ptr_queue_empty : in STD_LOGIC;
    follower_empty_mm2s : in STD_LOGIC;
    p_11_out_2 : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    follower_full_mm2s : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    mm2s_irqthresh_wren : in STD_LOGIC;
    p_54_out : in STD_LOGIC;
    s_axis_updt_cmd_tready : in STD_LOGIC;
    p_10_out_3 : in STD_LOGIC;
    p_9_out : in STD_LOGIC;
    p_8_out_4 : in STD_LOGIC;
    L : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I5 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I7 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I8 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I9 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I10 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I11 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of DMA_axi_sg_updt_mngr : entity is "axi_sg_updt_mngr";
end DMA_axi_sg_updt_mngr;

architecture STRUCTURE of DMA_axi_sg_updt_mngr is
  signal n_15_I_UPDT_SG : STD_LOGIC;
  signal n_5_I_UPDT_CMDSTS_IF : STD_LOGIC;
  signal p_13_out : STD_LOGIC;
  signal \^p_18_out\ : STD_LOGIC;
  signal p_3_out : STD_LOGIC;
  signal updt_cs : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal updt_decerr : STD_LOGIC;
  signal updt_done : STD_LOGIC;
  signal updt_interr : STD_LOGIC;
  signal updt_ns : STD_LOGIC_VECTOR ( 0 to 0 );
  signal updt_slverr : STD_LOGIC;
begin
  p_18_out <= \^p_18_out\;
I_UPDT_CMDSTS_IF: entity work.DMA_axi_sg_updt_cmdsts_if
    port map (
      D(0) => updt_ns(0),
      E(0) => E(0),
      I1 => n_15_I_UPDT_SG,
      I2 => I1,
      I3 => I3,
      I4 => I2,
      O1 => n_5_I_UPDT_CMDSTS_IF,
      O6 => O6,
      Q(2 downto 0) => updt_cs(2 downto 0),
      SR(0) => SR(0),
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_aresetn => m_axi_sg_aresetn,
      p_11_out_2 => p_11_out_2,
      p_13_out => p_13_out,
      p_18_out => \^p_18_out\,
      p_3_out => p_3_out,
      p_54_out => p_54_out,
      p_5_out => p_5_out,
      updt_decerr => updt_decerr,
      updt_decerr_i => updt_decerr_i,
      updt_done => updt_done,
      updt_interr => updt_interr,
      updt_interr_i => updt_interr_i,
      updt_slverr => updt_slverr,
      updt_slverr_i => updt_slverr_i
    );
I_UPDT_SG: entity work.DMA_axi_sg_updt_sm
    port map (
      D(0) => updt_ns(0),
      E(0) => E(0),
      I1 => n_5_I_UPDT_CMDSTS_IF,
      I10(3 downto 0) => I10(3 downto 0),
      I11(3 downto 0) => I11(3 downto 0),
      I2 => I2,
      I3 => I3,
      I4 => I4,
      I5(3 downto 0) => I5(3 downto 0),
      I6(0) => I6(0),
      I7(3 downto 0) => I7(3 downto 0),
      I8(3 downto 0) => I8(3 downto 0),
      I9(3 downto 0) => I9(3 downto 0),
      L(0) => L(0),
      O1 => O1,
      O10(27 downto 0) => Q(27 downto 0),
      O11(25 downto 0) => O9(25 downto 0),
      O2 => p_36_out_0,
      O3 => O2,
      O4(0) => O3(0),
      O5 => O4,
      O6 => O5,
      O7 => n_15_I_UPDT_SG,
      O8 => O7,
      O9 => O8,
      Q(2 downto 0) => updt_cs(2 downto 0),
      S(3 downto 0) => S(3 downto 0),
      SR(0) => SR(0),
      follower_empty_mm2s => follower_empty_mm2s,
      follower_full_mm2s => follower_full_mm2s,
      in00 => in00,
      in005_out => in005_out,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_aresetn => m_axi_sg_aresetn,
      mm2s_irqthresh_wren => mm2s_irqthresh_wren,
      \out\(0) => \out\(0),
      p_10_out_3 => p_10_out_3,
      p_13_out => p_13_out,
      p_18_out => \^p_18_out\,
      p_3_out => p_3_out,
      p_49_out => p_49_out,
      p_50_out => p_50_out,
      p_51_out => p_51_out,
      p_53_out => p_53_out,
      p_5_out => p_5_out,
      p_8_out_4 => p_8_out_4,
      p_9_out => p_9_out,
      ptr_queue_empty => ptr_queue_empty,
      s_axis_updt_cmd_tready => s_axis_updt_cmd_tready,
      updt_decerr => updt_decerr,
      updt_done => updt_done,
      updt_interr => updt_interr,
      updt_slverr => updt_slverr
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity DMA_axi_sg_updt_q_mngr is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_2_in : out STD_LOGIC;
    p_3_in : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    follower_empty_mm2s : out STD_LOGIC;
    ptr_queue_empty : out STD_LOGIC;
    p_11_out_2 : out STD_LOGIC;
    p_10_out_3 : out STD_LOGIC;
    p_9_out : out STD_LOGIC;
    p_8_out_4 : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    m_axi_sg_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    p_34_out : out STD_LOGIC;
    p_35_out : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O6 : out STD_LOGIC_VECTOR ( 0 to 0 );
    I5 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    I7 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    I8 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    I9 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    I10 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    I11 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    follower_full_mm2s : out STD_LOGIC;
    in005_out : in STD_LOGIC;
    in00 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_aclk : in STD_LOGIC;
    p_36_out_0 : in STD_LOGIC;
    sig_halt_reg : in STD_LOGIC;
    I1 : in STD_LOGIC;
    p_5_out : in STD_LOGIC;
    I2 : in STD_LOGIC;
    m_axi_sg_aresetn : in STD_LOGIC;
    I3 : in STD_LOGIC;
    p_48_out : in STD_LOGIC;
    p_47_out : in STD_LOGIC;
    p_46_out : in STD_LOGIC;
    I4 : in STD_LOGIC;
    s_axis_mm2s_updtsts_tvalid : in STD_LOGIC;
    s_axis_mm2s_updtptr_tvalid : in STD_LOGIC;
    I18 : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 27 downto 0 );
    I20 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I21 : in STD_LOGIC_VECTOR ( 33 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of DMA_axi_sg_updt_q_mngr : entity is "axi_sg_updt_q_mngr";
end DMA_axi_sg_updt_q_mngr;

architecture STRUCTURE of DMA_axi_sg_updt_q_mngr is
begin
\GEN_QUEUE.I_UPDT_DESC_QUEUE\: entity work.DMA_axi_sg_updt_queue
    port map (
      D(27 downto 0) => D(27 downto 0),
      E(0) => E(0),
      I1 => I1,
      I10(3 downto 0) => I10(3 downto 0),
      I11(3 downto 0) => I11(3 downto 0),
      I18(0) => I18(0),
      I2 => I2,
      I20(0) => I20(0),
      I21(33 downto 0) => I21(33 downto 0),
      I3 => I3,
      I4 => I4,
      I5(3 downto 0) => I5(3 downto 0),
      I7(3 downto 0) => I7(3 downto 0),
      I8(3 downto 0) => I8(3 downto 0),
      I9(3 downto 0) => I9(3 downto 0),
      O1 => follower_empty_mm2s,
      O2 => ptr_queue_empty,
      O3 => O1,
      O4 => O2,
      O5 => O3,
      O6 => O4,
      O7 => O5,
      O8(0) => O6(0),
      S(3 downto 0) => S(3 downto 0),
      SR(0) => SR(0),
      follower_full_mm2s => follower_full_mm2s,
      in00 => in00,
      in005_out => in005_out,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_aresetn => m_axi_sg_aresetn,
      m_axi_sg_wdata(31 downto 0) => m_axi_sg_wdata(31 downto 0),
      \out\(0) => \out\(0),
      p_10_out_3 => p_10_out_3,
      p_11_out_2 => p_11_out_2,
      p_2_in => p_2_in,
      p_34_out => p_34_out,
      p_35_out => p_35_out,
      p_36_out_0 => p_36_out_0,
      p_3_in => p_3_in,
      p_46_out => p_46_out,
      p_47_out => p_47_out,
      p_48_out => p_48_out,
      p_5_out => p_5_out,
      p_8_out_4 => p_8_out_4,
      p_9_out => p_9_out,
      s_axis_mm2s_updtptr_tvalid => s_axis_mm2s_updtptr_tvalid,
      s_axis_mm2s_updtsts_tvalid => s_axis_mm2s_updtsts_tvalid,
      sig_halt_reg => sig_halt_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity DMA_blk_mem_gen_prim_width is
  port (
    DOUTB : out STD_LOGIC_VECTOR ( 35 downto 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    ENB : in STD_LOGIC;
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    REGCEB : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I5 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DINA : in STD_LOGIC_VECTOR ( 35 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of DMA_blk_mem_gen_prim_width : entity is "blk_mem_gen_prim_width";
end DMA_blk_mem_gen_prim_width;

architecture STRUCTURE of DMA_blk_mem_gen_prim_width is
begin
\prim_noinit.ram\: entity work.DMA_blk_mem_gen_prim_wrapper
    port map (
      DINA(35 downto 0) => DINA(35 downto 0),
      DOUTB(35 downto 0) => DOUTB(35 downto 0),
      ENB => ENB,
      I2(7 downto 0) => I2(7 downto 0),
      I5(7 downto 0) => I5(7 downto 0),
      REGCEB(0) => REGCEB(0),
      SR(0) => SR(0),
      WEBWE(0) => WEBWE(0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \DMA_blk_mem_gen_prim_width__parameterized0\ is
  port (
    DOUTB : out STD_LOGIC_VECTOR ( 71 downto 0 );
    ENB : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    REGCEB : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I5 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DINA : in STD_LOGIC_VECTOR ( 71 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \DMA_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \DMA_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \DMA_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_noinit.ram\: entity work.\DMA_blk_mem_gen_prim_wrapper__parameterized0\
    port map (
      DINA(71 downto 0) => DINA(71 downto 0),
      DOUTB(71 downto 0) => DOUTB(71 downto 0),
      ENB => ENB,
      I2(7 downto 0) => I2(7 downto 0),
      I5(7 downto 0) => I5(7 downto 0),
      REGCEB(0) => REGCEB(0),
      SR(0) => SR(0),
      WEBWE(0) => WEBWE(0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \DMA_blk_mem_gen_prim_width__parameterized1\ is
  port (
    DOUTB : out STD_LOGIC_VECTOR ( 71 downto 0 );
    ENB : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    REGCEB : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I5 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DINA : in STD_LOGIC_VECTOR ( 71 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \DMA_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \DMA_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \DMA_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_noinit.ram\: entity work.\DMA_blk_mem_gen_prim_wrapper__parameterized1\
    port map (
      DINA(71 downto 0) => DINA(71 downto 0),
      DOUTB(71 downto 0) => DOUTB(71 downto 0),
      ENB => ENB,
      I2(7 downto 0) => I2(7 downto 0),
      I5(7 downto 0) => I5(7 downto 0),
      REGCEB(0) => REGCEB(0),
      SR(0) => SR(0),
      WEBWE(0) => WEBWE(0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \DMA_blk_mem_gen_prim_width__parameterized2\ is
  port (
    DOUTB : out STD_LOGIC_VECTOR ( 71 downto 0 );
    ENB : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    REGCEB : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I5 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DINA : in STD_LOGIC_VECTOR ( 71 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \DMA_blk_mem_gen_prim_width__parameterized2\ : entity is "blk_mem_gen_prim_width";
end \DMA_blk_mem_gen_prim_width__parameterized2\;

architecture STRUCTURE of \DMA_blk_mem_gen_prim_width__parameterized2\ is
begin
\prim_noinit.ram\: entity work.\DMA_blk_mem_gen_prim_wrapper__parameterized2\
    port map (
      DINA(71 downto 0) => DINA(71 downto 0),
      DOUTB(71 downto 0) => DOUTB(71 downto 0),
      ENB => ENB,
      I2(7 downto 0) => I2(7 downto 0),
      I5(7 downto 0) => I5(7 downto 0),
      REGCEB(0) => REGCEB(0),
      SR(0) => SR(0),
      WEBWE(0) => WEBWE(0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \DMA_blk_mem_gen_prim_width__parameterized3\ is
  port (
    DOUTB : out STD_LOGIC_VECTOR ( 37 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    O2 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    ENB : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    REGCEB : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I5 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DINA : in STD_LOGIC_VECTOR ( 37 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I3 : in STD_LOGIC;
    O3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    O6 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    hold_ff_q : in STD_LOGIC;
    sig_skid2dre_wready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \DMA_blk_mem_gen_prim_width__parameterized3\ : entity is "blk_mem_gen_prim_width";
end \DMA_blk_mem_gen_prim_width__parameterized3\;

architecture STRUCTURE of \DMA_blk_mem_gen_prim_width__parameterized3\ is
begin
\prim_noinit.ram\: entity work.\DMA_blk_mem_gen_prim_wrapper__parameterized3\
    port map (
      D(0) => D(0),
      DINA(37 downto 0) => DINA(37 downto 0),
      DOUTB(37 downto 0) => DOUTB(37 downto 0),
      ENB => ENB,
      I1 => I1,
      I2(7 downto 0) => I2(7 downto 0),
      I3 => I3,
      I4 => I4,
      I5(7 downto 0) => I5(7 downto 0),
      O2 => O2,
      O3 => O3,
      O4 => O4,
      O6 => O6,
      Q(2 downto 0) => Q(2 downto 0),
      REGCEB(0) => REGCEB(0),
      SR(0) => SR(0),
      WEBWE(0) => WEBWE(0),
      hold_ff_q => hold_ff_q,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      sig_skid2dre_wready => sig_skid2dre_wready
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity DMA_dc_ss is
  port (
    O7 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_token_cntr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I1 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of DMA_dc_ss : entity is "dc_ss";
end DMA_dc_ss;

architecture STRUCTURE of DMA_dc_ss is
begin
\gsym_dc.dc\: entity work.DMA_updn_cntr
    port map (
      DI(1 downto 0) => DI(1 downto 0),
      E(0) => E(0),
      I1 => I1,
      I5 => I5,
      O7 => O7,
      Q(1 downto 0) => Q(1 downto 0),
      S(1 downto 0) => S(1 downto 0),
      SR(0) => SR(0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      sig_token_cntr(2 downto 0) => sig_token_cntr(2 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity DMA_srl_fifo_rbu_f is
  port (
    m_axi_sg_bready : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O3 : out STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    I2 : in STD_LOGIC;
    sig_coelsc_reg_empty : in STD_LOGIC;
    O5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_bvalid : in STD_LOGIC;
    I3 : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_stream_rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of DMA_srl_fifo_rbu_f : entity is "srl_fifo_rbu_f";
end DMA_srl_fifo_rbu_f;

architecture STRUCTURE of DMA_srl_fifo_rbu_f is
  signal n_0_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal n_0_FIFO_Full_reg : STD_LOGIC;
  signal n_2_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal n_3_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal sig_wr_fifo : STD_LOGIC;
begin
CNTR_INCR_DECR_ADDN_F_I: entity work.DMA_cntr_incr_decr_addn_f_1
    port map (
      I1 => n_0_FIFO_Full_reg,
      I2 => I2,
      I3 => I3,
      O1 => n_0_CNTR_INCR_DECR_ADDN_F_I,
      O5(0) => O5(0),
      Q(2) => Q(0),
      Q(1) => n_2_CNTR_INCR_DECR_ADDN_F_I,
      Q(0) => n_3_CNTR_INCR_DECR_ADDN_F_I,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_bvalid => m_axi_sg_bvalid,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_stream_rst => sig_stream_rst,
      sig_wr_fifo => sig_wr_fifo
    );
DYNSHREG_F_I: entity work.DMA_dynshreg_f
    port map (
      D(1 downto 0) => D(1 downto 0),
      O1 => O1,
      O2(0) => O2(0),
      O3 => O3,
      addr(0) => n_2_CNTR_INCR_DECR_ADDN_F_I,
      addr(1) => n_3_CNTR_INCR_DECR_ADDN_F_I,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_bresp(1 downto 0) => m_axi_sg_bresp(1 downto 0),
      \out\(0) => \out\(0),
      sel => sig_wr_fifo
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => n_0_CNTR_INCR_DECR_ADDN_F_I,
      Q => n_0_FIFO_Full_reg,
      R => '0'
    );
m_axi_sg_bready_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
    port map (
      I0 => I1,
      I1 => sig_inhibit_rdy_n,
      I2 => n_0_FIFO_Full_reg,
      O => m_axi_sg_bready
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \DMA_srl_fifo_rbu_f__parameterized0\ is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_push_coelsc_reg : out STD_LOGIC;
    O6 : out STD_LOGIC;
    p_4_out : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    sig_wr_fifo : in STD_LOGIC;
    sig_wdc_statcnt : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_coelsc_reg_empty : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_inhibit_rdy_n : in STD_LOGIC;
    sig_push_to_wsc : in STD_LOGIC;
    I4 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_stream_rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \DMA_srl_fifo_rbu_f__parameterized0\ : entity is "srl_fifo_rbu_f";
end \DMA_srl_fifo_rbu_f__parameterized0\;

architecture STRUCTURE of \DMA_srl_fifo_rbu_f__parameterized0\ is
  signal \^o1\ : STD_LOGIC;
  signal \^o5\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal n_11_DYNSHREG_F_I : STD_LOGIC;
  signal n_3_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal n_5_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal n_6_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal n_7_DYNSHREG_F_I : STD_LOGIC;
  signal n_8_DYNSHREG_F_I : STD_LOGIC;
  signal \^out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 2 to 2 );
  signal sig_dcntl_sfifo_out : STD_LOGIC_VECTOR ( 1 to 1 );
begin
  O1 <= \^o1\;
  O5(0) <= \^o5\(0);
  \out\(1 downto 0) <= \^out\(1 downto 0);
CNTR_INCR_DECR_ADDN_F_I: entity work.DMA_cntr_incr_decr_addn_f_2
    port map (
      I1 => n_7_DYNSHREG_F_I,
      I2 => I1,
      I3 => I2,
      I4 => n_8_DYNSHREG_F_I,
      I5 => n_11_DYNSHREG_F_I,
      I6 => I4,
      O1 => O3,
      O2 => O2,
      O3 => n_3_CNTR_INCR_DECR_ADDN_F_I,
      O4 => O4,
      O5(2) => \^o5\(0),
      O5(1) => n_5_CNTR_INCR_DECR_ADDN_F_I,
      O5(0) => n_6_CNTR_INCR_DECR_ADDN_F_I,
      Q(0) => Q(0),
      m_axi_sg_aclk => m_axi_sg_aclk,
      \out\(1) => \^out\(1),
      \out\(0) => sig_dcntl_sfifo_out(1),
      p_0_in(0) => p_0_in(2),
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_stream_rst => sig_stream_rst,
      sig_wdc_statcnt(2 downto 0) => sig_wdc_statcnt(2 downto 0),
      sig_wr_fifo => sig_wr_fifo
    );
DYNSHREG_F_I: entity work.\DMA_dynshreg_f__parameterized0\
    port map (
      D(2 downto 0) => D(2 downto 0),
      I3(0) => I3(0),
      O1 => n_7_DYNSHREG_F_I,
      O2 => n_8_DYNSHREG_F_I,
      O3 => n_11_DYNSHREG_F_I,
      O5(2) => \^o5\(0),
      O5(1) => n_5_CNTR_INCR_DECR_ADDN_F_I,
      O5(0) => n_6_CNTR_INCR_DECR_ADDN_F_I,
      O6 => O6,
      O8 => O8,
      O9 => O9,
      Q(0) => Q(0),
      \in\(2 downto 0) => \in\(2 downto 0),
      m_axi_sg_aclk => m_axi_sg_aclk,
      \out\(2) => \^out\(1),
      \out\(1) => sig_dcntl_sfifo_out(1),
      \out\(0) => \^out\(0),
      p_0_in(0) => p_0_in(2),
      p_4_out => p_4_out,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_push_coelsc_reg => sig_push_coelsc_reg,
      sig_wr_fifo => sig_wr_fifo
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => n_3_CNTR_INCR_DECR_ADDN_F_I,
      Q => \^o1\,
      R => '0'
    );
sig_push_to_wsc_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
    port map (
      I0 => sig_inhibit_rdy_n,
      I1 => \^o1\,
      I2 => sig_push_to_wsc,
      O => O7
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \DMA_srl_fifo_rbu_f__parameterized1\ is
  port (
    O1 : out STD_LOGIC;
    m_axis_mm2s_ftch_tready : out STD_LOGIC;
    updt_pending : out STD_LOGIC;
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 22 downto 0 );
    m_axi_sg_aclk : in STD_LOGIC;
    m_axi_sg_aresetn : in STD_LOGIC;
    sts_received_d1 : in STD_LOGIC;
    mm2s_halt : in STD_LOGIC;
    mm2s_sts_received : in STD_LOGIC;
    m_axis_mm2s_ftch_tvalid_new : in STD_LOGIC;
    desc_fetch_req : in STD_LOGIC;
    I1 : in STD_LOGIC;
    m_axis_mm2s_ftch_tdata_new : in STD_LOGIC_VECTOR ( 22 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \DMA_srl_fifo_rbu_f__parameterized1\ : entity is "srl_fifo_rbu_f";
end \DMA_srl_fifo_rbu_f__parameterized1\;

architecture STRUCTURE of \DMA_srl_fifo_rbu_f__parameterized1\ is
  signal n_0_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal n_0_FIFO_Full_i_5 : STD_LOGIC;
  signal n_2_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal n_3_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal n_4_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal n_5_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal xb_fifo_full : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of m_axis_mm2s_ftch_tready_INST_0 : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of updt_pending_INST_0 : label is "soft_lutpair84";
begin
CNTR_INCR_DECR_ADDN_F_I: entity work.\DMA_cntr_incr_decr_addn_f__parameterized0\
    port map (
      I1 => n_0_FIFO_Full_i_5,
      O1 => n_0_CNTR_INCR_DECR_ADDN_F_I,
      O2 => O1,
      Q(3) => n_2_CNTR_INCR_DECR_ADDN_F_I,
      Q(2) => n_3_CNTR_INCR_DECR_ADDN_F_I,
      Q(1) => n_4_CNTR_INCR_DECR_ADDN_F_I,
      Q(0) => n_5_CNTR_INCR_DECR_ADDN_F_I,
      SS(0) => SS(0),
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_aresetn => m_axi_sg_aresetn,
      m_axis_mm2s_ftch_tvalid_new => m_axis_mm2s_ftch_tvalid_new,
      mm2s_halt => mm2s_halt,
      mm2s_sts_received => mm2s_sts_received,
      sts_received_d1 => sts_received_d1
    );
DYNSHREG_F_I: entity work.\DMA_dynshreg_f__parameterized1\
    port map (
      Q(3) => n_2_CNTR_INCR_DECR_ADDN_F_I,
      Q(2) => n_3_CNTR_INCR_DECR_ADDN_F_I,
      Q(1) => n_4_CNTR_INCR_DECR_ADDN_F_I,
      Q(0) => n_5_CNTR_INCR_DECR_ADDN_F_I,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axis_mm2s_ftch_tdata_new(22 downto 0) => m_axis_mm2s_ftch_tdata_new(22 downto 0),
      m_axis_mm2s_ftch_tvalid_new => m_axis_mm2s_ftch_tvalid_new,
      \out\(22 downto 0) => \out\(22 downto 0)
    );
FIFO_Full_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FD"
    )
    port map (
      I0 => mm2s_sts_received,
      I1 => mm2s_halt,
      I2 => sts_received_d1,
      I3 => m_axis_mm2s_ftch_tvalid_new,
      O => n_0_FIFO_Full_i_5
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => n_0_CNTR_INCR_DECR_ADDN_F_I,
      Q => xb_fifo_full,
      R => '0'
    );
m_axis_mm2s_ftch_tready_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => desc_fetch_req,
      I1 => xb_fifo_full,
      I2 => I1,
      O => m_axis_mm2s_ftch_tready
    );
updt_pending_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => I1,
      I1 => xb_fifo_full,
      O => updt_pending
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \DMA_srl_fifo_rbu_f__parameterized2\ is
  port (
    O1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O2 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    sig_mstr2sf_cmd_valid : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    DOUTB : in STD_LOGIC_VECTOR ( 0 to 0 );
    I9 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \DMA_srl_fifo_rbu_f__parameterized2\ : entity is "srl_fifo_rbu_f";
end \DMA_srl_fifo_rbu_f__parameterized2\;

architecture STRUCTURE of \DMA_srl_fifo_rbu_f__parameterized2\ is
  signal \^o1\ : STD_LOGIC;
  signal n_4_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
begin
  O1 <= \^o1\;
CNTR_INCR_DECR_ADDN_F_I: entity work.DMA_cntr_incr_decr_addn_f
    port map (
      D(0) => D(0),
      DOUTB(0) => DOUTB(0),
      I1 => I1,
      I2 => I2,
      I3 => I3,
      I4 => \^o1\,
      I5 => I4,
      I6 => I5,
      I7 => I6,
      I8 => I8,
      I9 => I9,
      O1 => O2,
      O2 => n_4_CNTR_INCR_DECR_ADDN_F_I,
      Q(2 downto 0) => Q(2 downto 0),
      SR(0) => SR(0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      sig_mstr2sf_cmd_valid => sig_mstr2sf_cmd_valid
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => n_4_CNTR_INCR_DECR_ADDN_F_I,
      Q => \^o1\,
      R => '0'
    );
sig_first_xfer_im0_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0B0B0BF"
    )
    port map (
      I0 => \^o1\,
      I1 => I4,
      I2 => sig_mstr2sf_cmd_valid,
      I3 => E(0),
      I4 => I7,
      O => O4
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity DMA_wr_logic is
  port (
    O1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O2 : out STD_LOGIC;
    ram_empty_fb_i : out STD_LOGIC;
    p_4_out : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    O13 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I5 : in STD_LOGIC;
    sig_token_cntr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I4 : in STD_LOGIC;
    p_18_out : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of DMA_wr_logic : entity is "wr_logic";
end DMA_wr_logic;

architecture STRUCTURE of DMA_wr_logic is
  signal n_0_wpntr : STD_LOGIC;
  signal n_9_wpntr : STD_LOGIC;
  signal \^p_4_out\ : STD_LOGIC;
begin
  p_4_out <= \^p_4_out\;
\gwss.wsts\: entity work.DMA_wr_status_flags_ss
    port map (
      E(0) => \^p_4_out\,
      I1 => I1,
      I2 => n_0_wpntr,
      I3 => I2,
      I4 => I3,
      I5 => I5,
      I6 => I4,
      I7 => n_9_wpntr,
      O1 => O1,
      O2 => O2,
      O3(0) => E(0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      p_18_out => p_18_out,
      ram_empty_fb_i => ram_empty_fb_i,
      sig_token_cntr(2 downto 0) => sig_token_cntr(2 downto 0)
    );
wpntr: entity work.DMA_wr_bin_cntr
    port map (
      E(0) => \^p_4_out\,
      O1 => n_0_wpntr,
      O13(7 downto 0) => O13(7 downto 0),
      O2 => n_9_wpntr,
      O4(7 downto 0) => O4(7 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      SR(0) => SR(0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity DMA_axi_sg_mm2s_basic_wrap is
  port (
    m_axi_sg_arvalid : out STD_LOGIC;
    m_axi_sg_rready : out STD_LOGIC;
    s_axis_ftch_cmd_tready : out STD_LOGIC;
    sig_addr2rsc_cmd_fifo_empty : out STD_LOGIC;
    O1 : out STD_LOGIC;
    ftch_decerr_i : out STD_LOGIC;
    ftch_interr_i : out STD_LOGIC;
    ftch_slverr_i : out STD_LOGIC;
    m_axi_sg_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_sg_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_aclk : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_sg_rvalid : in STD_LOGIC;
    m_axi_sg_rlast : in STD_LOGIC;
    s_axis_ftch_cmd_tvalid : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    p_16_out : in STD_LOGIC;
    I3 : in STD_LOGIC;
    m_axi_sg_arready : in STD_LOGIC;
    m_axi_sg_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_init_reg2 : in STD_LOGIC;
    sig_init_reg : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 25 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of DMA_axi_sg_mm2s_basic_wrap : entity is "axi_sg_mm2s_basic_wrap";
end DMA_axi_sg_mm2s_basic_wrap;

architecture STRUCTURE of DMA_axi_sg_mm2s_basic_wrap is
  signal n_10_I_CMD_STATUS : STD_LOGIC;
  signal n_11_I_CMD_STATUS : STD_LOGIC;
  signal n_12_I_CMD_STATUS : STD_LOGIC;
  signal n_13_I_CMD_STATUS : STD_LOGIC;
  signal n_14_I_CMD_STATUS : STD_LOGIC;
  signal n_15_I_CMD_STATUS : STD_LOGIC;
  signal n_16_I_CMD_STATUS : STD_LOGIC;
  signal n_17_I_CMD_STATUS : STD_LOGIC;
  signal n_18_I_CMD_STATUS : STD_LOGIC;
  signal n_19_I_CMD_STATUS : STD_LOGIC;
  signal n_20_I_CMD_STATUS : STD_LOGIC;
  signal n_21_I_CMD_STATUS : STD_LOGIC;
  signal n_22_I_CMD_STATUS : STD_LOGIC;
  signal n_23_I_CMD_STATUS : STD_LOGIC;
  signal n_24_I_CMD_STATUS : STD_LOGIC;
  signal n_25_I_CMD_STATUS : STD_LOGIC;
  signal n_26_I_CMD_STATUS : STD_LOGIC;
  signal n_27_I_CMD_STATUS : STD_LOGIC;
  signal n_28_I_CMD_STATUS : STD_LOGIC;
  signal n_29_I_CMD_STATUS : STD_LOGIC;
  signal n_2_I_ADDR_CNTL : STD_LOGIC;
  signal n_30_I_CMD_STATUS : STD_LOGIC;
  signal n_31_I_CMD_STATUS : STD_LOGIC;
  signal n_32_I_CMD_STATUS : STD_LOGIC;
  signal n_33_I_CMD_STATUS : STD_LOGIC;
  signal n_34_I_CMD_STATUS : STD_LOGIC;
  signal n_35_I_CMD_STATUS : STD_LOGIC;
  signal n_36_I_CMD_STATUS : STD_LOGIC;
  signal n_37_I_CMD_STATUS : STD_LOGIC;
  signal n_38_I_CMD_STATUS : STD_LOGIC;
  signal n_39_I_CMD_STATUS : STD_LOGIC;
  signal n_3_I_ADDR_CNTL : STD_LOGIC;
  signal n_3_I_MSTR_SCC : STD_LOGIC;
  signal n_4_I_RD_DATA_CNTL : STD_LOGIC;
  signal n_6_I_CMD_STATUS : STD_LOGIC;
  signal n_8_I_CMD_STATUS : STD_LOGIC;
  signal n_9_I_CMD_STATUS : STD_LOGIC;
  signal \^sig_addr2rsc_cmd_fifo_empty\ : STD_LOGIC;
  signal sig_btt_is_zero_reg : STD_LOGIC;
  signal sig_cmd2mstr_cmd_valid : STD_LOGIC;
  signal sig_cmd_addr_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_cmd_burst_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sig_cmd_reg_empty : STD_LOGIC;
  signal sig_data2rsc_decerr : STD_LOGIC;
  signal sig_data2rsc_valid : STD_LOGIC;
  signal sig_next_burst : STD_LOGIC;
  signal sig_push_addr_reg1_out : STD_LOGIC;
  signal sig_rd_sts_decerr_reg0 : STD_LOGIC;
  signal sig_rd_sts_interr_reg0 : STD_LOGIC;
  signal sig_rd_sts_okay_reg : STD_LOGIC;
  signal sig_rd_sts_okay_reg0 : STD_LOGIC;
  signal sig_rd_sts_reg_full0 : STD_LOGIC;
  signal sig_rd_sts_slverr_reg0 : STD_LOGIC;
  signal sig_rsc2data_ready : STD_LOGIC;
  signal sig_rsc2stat_status : STD_LOGIC_VECTOR ( 6 downto 4 );
  signal sig_rsc2stat_status_valid : STD_LOGIC;
  signal sig_stat2rsc_status_ready : STD_LOGIC;
  signal sm_set_error : STD_LOGIC;
begin
  sig_addr2rsc_cmd_fifo_empty <= \^sig_addr2rsc_cmd_fifo_empty\;
I_ADDR_CNTL: entity work.DMA_axi_sg_addr_cntl
    port map (
      I1 => n_3_I_MSTR_SCC,
      I2 => I1,
      I3 => I2,
      I4(1 downto 0) => sig_cmd_burst_reg(1 downto 0),
      O1 => \^sig_addr2rsc_cmd_fifo_empty\,
      O2 => n_2_I_ADDR_CNTL,
      Q(31 downto 0) => sig_cmd_addr_reg(31 downto 0),
      SR(0) => n_3_I_ADDR_CNTL,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_araddr(31 downto 0) => m_axi_sg_araddr(31 downto 0),
      m_axi_sg_arburst(1 downto 0) => m_axi_sg_arburst(1 downto 0),
      m_axi_sg_arlen(7 downto 0) => m_axi_sg_arlen(7 downto 0),
      m_axi_sg_arready => m_axi_sg_arready,
      m_axi_sg_arsize(2 downto 0) => m_axi_sg_arsize(2 downto 0),
      m_axi_sg_arvalid => m_axi_sg_arvalid,
      sig_cmd2mstr_cmd_valid => sig_cmd2mstr_cmd_valid,
      sig_cmd_reg_empty => sig_cmd_reg_empty,
      sig_push_addr_reg1_out => sig_push_addr_reg1_out,
      sig_stream_rst => sig_stream_rst,
      sm_set_error => sm_set_error
    );
I_CMD_STATUS: entity work.DMA_axi_sg_cmd_status_3
    port map (
      D(3) => sig_rd_sts_okay_reg,
      D(2 downto 0) => sig_rsc2stat_status(6 downto 4),
      I1 => n_2_I_ADDR_CNTL,
      I2 => I2,
      I3 => I3,
      I4 => I1,
      I5 => \^sig_addr2rsc_cmd_fifo_empty\,
      I6(25 downto 0) => D(25 downto 0),
      O1 => O1,
      O2 => n_6_I_CMD_STATUS,
      Q(32) => n_8_I_CMD_STATUS,
      Q(31) => n_9_I_CMD_STATUS,
      Q(30) => n_10_I_CMD_STATUS,
      Q(29) => n_11_I_CMD_STATUS,
      Q(28) => n_12_I_CMD_STATUS,
      Q(27) => n_13_I_CMD_STATUS,
      Q(26) => n_14_I_CMD_STATUS,
      Q(25) => n_15_I_CMD_STATUS,
      Q(24) => n_16_I_CMD_STATUS,
      Q(23) => n_17_I_CMD_STATUS,
      Q(22) => n_18_I_CMD_STATUS,
      Q(21) => n_19_I_CMD_STATUS,
      Q(20) => n_20_I_CMD_STATUS,
      Q(19) => n_21_I_CMD_STATUS,
      Q(18) => n_22_I_CMD_STATUS,
      Q(17) => n_23_I_CMD_STATUS,
      Q(16) => n_24_I_CMD_STATUS,
      Q(15) => n_25_I_CMD_STATUS,
      Q(14) => n_26_I_CMD_STATUS,
      Q(13) => n_27_I_CMD_STATUS,
      Q(12) => n_28_I_CMD_STATUS,
      Q(11) => n_29_I_CMD_STATUS,
      Q(10) => n_30_I_CMD_STATUS,
      Q(9) => n_31_I_CMD_STATUS,
      Q(8) => n_32_I_CMD_STATUS,
      Q(7) => n_33_I_CMD_STATUS,
      Q(6) => n_34_I_CMD_STATUS,
      Q(5) => n_35_I_CMD_STATUS,
      Q(4) => n_36_I_CMD_STATUS,
      Q(3) => n_37_I_CMD_STATUS,
      Q(2) => n_38_I_CMD_STATUS,
      Q(1) => n_39_I_CMD_STATUS,
      Q(0) => sig_next_burst,
      ftch_decerr_i => ftch_decerr_i,
      ftch_interr_i => ftch_interr_i,
      ftch_slverr_i => ftch_slverr_i,
      m_axi_sg_aclk => m_axi_sg_aclk,
      p_16_out => p_16_out,
      s_axis_ftch_cmd_tready => s_axis_ftch_cmd_tready,
      s_axis_ftch_cmd_tvalid => s_axis_ftch_cmd_tvalid,
      sig_btt_is_zero_reg => sig_btt_is_zero_reg,
      sig_cmd2mstr_cmd_valid => sig_cmd2mstr_cmd_valid,
      sig_cmd_reg_empty => sig_cmd_reg_empty,
      sig_init_reg => sig_init_reg,
      sig_init_reg2 => sig_init_reg2,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_stat2rsc_status_ready => sig_stat2rsc_status_ready,
      sig_stream_rst => sig_stream_rst
    );
I_MSTR_SCC: entity work.DMA_axi_sg_scc
    port map (
      I1 => n_6_I_CMD_STATUS,
      I2 => I1,
      I3 => \^sig_addr2rsc_cmd_fifo_empty\,
      I4 => I2,
      I5(32) => n_8_I_CMD_STATUS,
      I5(31) => n_9_I_CMD_STATUS,
      I5(30) => n_10_I_CMD_STATUS,
      I5(29) => n_11_I_CMD_STATUS,
      I5(28) => n_12_I_CMD_STATUS,
      I5(27) => n_13_I_CMD_STATUS,
      I5(26) => n_14_I_CMD_STATUS,
      I5(25) => n_15_I_CMD_STATUS,
      I5(24) => n_16_I_CMD_STATUS,
      I5(23) => n_17_I_CMD_STATUS,
      I5(22) => n_18_I_CMD_STATUS,
      I5(21) => n_19_I_CMD_STATUS,
      I5(20) => n_20_I_CMD_STATUS,
      I5(19) => n_21_I_CMD_STATUS,
      I5(18) => n_22_I_CMD_STATUS,
      I5(17) => n_23_I_CMD_STATUS,
      I5(16) => n_24_I_CMD_STATUS,
      I5(15) => n_25_I_CMD_STATUS,
      I5(14) => n_26_I_CMD_STATUS,
      I5(13) => n_27_I_CMD_STATUS,
      I5(12) => n_28_I_CMD_STATUS,
      I5(11) => n_29_I_CMD_STATUS,
      I5(10) => n_30_I_CMD_STATUS,
      I5(9) => n_31_I_CMD_STATUS,
      I5(8) => n_32_I_CMD_STATUS,
      I5(7) => n_33_I_CMD_STATUS,
      I5(6) => n_34_I_CMD_STATUS,
      I5(5) => n_35_I_CMD_STATUS,
      I5(4) => n_36_I_CMD_STATUS,
      I5(3) => n_37_I_CMD_STATUS,
      I5(2) => n_38_I_CMD_STATUS,
      I5(1) => n_39_I_CMD_STATUS,
      I5(0) => sig_next_burst,
      O1 => n_3_I_MSTR_SCC,
      O2(1 downto 0) => sig_cmd_burst_reg(1 downto 0),
      Q(31 downto 0) => sig_cmd_addr_reg(31 downto 0),
      SR(0) => n_3_I_ADDR_CNTL,
      m_axi_sg_aclk => m_axi_sg_aclk,
      sig_btt_is_zero_reg => sig_btt_is_zero_reg,
      sig_cmd2mstr_cmd_valid => sig_cmd2mstr_cmd_valid,
      sig_cmd_reg_empty => sig_cmd_reg_empty,
      sig_push_addr_reg1_out => sig_push_addr_reg1_out,
      sig_stream_rst => sig_stream_rst,
      sm_set_error => sm_set_error
    );
I_RD_DATA_CNTL: entity work.DMA_axi_sg_rddata_cntl
    port map (
      D(1) => sig_rsc2stat_status(6),
      D(0) => sig_rsc2stat_status(4),
      I2 => I2,
      O1 => n_4_I_RD_DATA_CNTL,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_rlast => m_axi_sg_rlast,
      m_axi_sg_rready => m_axi_sg_rready,
      m_axi_sg_rresp(1 downto 0) => m_axi_sg_rresp(1 downto 0),
      m_axi_sg_rvalid => m_axi_sg_rvalid,
      sig_data2rsc_decerr => sig_data2rsc_decerr,
      sig_data2rsc_valid => sig_data2rsc_valid,
      sig_rd_sts_decerr_reg0 => sig_rd_sts_decerr_reg0,
      sig_rd_sts_interr_reg0 => sig_rd_sts_interr_reg0,
      sig_rd_sts_okay_reg0 => sig_rd_sts_okay_reg0,
      sig_rd_sts_reg_full0 => sig_rd_sts_reg_full0,
      sig_rd_sts_slverr_reg0 => sig_rd_sts_slverr_reg0,
      sig_rsc2data_ready => sig_rsc2data_ready,
      sig_stream_rst => sig_stream_rst
    );
I_RD_STATUS_CNTLR: entity work.DMA_axi_sg_rd_status_cntl
    port map (
      D(3) => sig_rd_sts_okay_reg,
      D(2 downto 0) => sig_rsc2stat_status(6 downto 4),
      I1 => n_4_I_RD_DATA_CNTL,
      I2 => I2,
      m_axi_sg_aclk => m_axi_sg_aclk,
      sig_data2rsc_decerr => sig_data2rsc_decerr,
      sig_data2rsc_valid => sig_data2rsc_valid,
      sig_rd_sts_decerr_reg0 => sig_rd_sts_decerr_reg0,
      sig_rd_sts_interr_reg0 => sig_rd_sts_interr_reg0,
      sig_rd_sts_okay_reg0 => sig_rd_sts_okay_reg0,
      sig_rd_sts_reg_full0 => sig_rd_sts_reg_full0,
      sig_rd_sts_slverr_reg0 => sig_rd_sts_slverr_reg0,
      sig_rsc2data_ready => sig_rsc2data_ready,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_stat2rsc_status_ready => sig_stat2rsc_status_ready
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity DMA_blk_mem_gen_generic_cstr is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    O2 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    DOUTB : out STD_LOGIC_VECTOR ( 289 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I3 : in STD_LOGIC;
    O3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    O6 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    hold_ff_q : in STD_LOGIC;
    sig_skid2dre_wready : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    ENB : in STD_LOGIC;
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    REGCEB : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I5 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DINA : in STD_LOGIC_VECTOR ( 289 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of DMA_blk_mem_gen_generic_cstr : entity is "blk_mem_gen_generic_cstr";
end DMA_blk_mem_gen_generic_cstr;

architecture STRUCTURE of DMA_blk_mem_gen_generic_cstr is
begin
\ramloop[0].ram.r\: entity work.DMA_blk_mem_gen_prim_width
    port map (
      DINA(35 downto 0) => DINA(35 downto 0),
      DOUTB(35 downto 0) => DOUTB(35 downto 0),
      ENB => ENB,
      I2(7 downto 0) => I2(7 downto 0),
      I5(7 downto 0) => I5(7 downto 0),
      REGCEB(0) => REGCEB(0),
      SR(0) => SR(0),
      WEBWE(0) => WEBWE(0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk
    );
\ramloop[1].ram.r\: entity work.\DMA_blk_mem_gen_prim_width__parameterized0\
    port map (
      DINA(71 downto 0) => DINA(107 downto 36),
      DOUTB(71 downto 0) => DOUTB(107 downto 36),
      ENB => ENB,
      I2(7 downto 0) => I2(7 downto 0),
      I5(7 downto 0) => I5(7 downto 0),
      REGCEB(0) => REGCEB(0),
      SR(0) => SR(0),
      WEBWE(0) => WEBWE(0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk
    );
\ramloop[2].ram.r\: entity work.\DMA_blk_mem_gen_prim_width__parameterized1\
    port map (
      DINA(71 downto 0) => DINA(179 downto 108),
      DOUTB(71 downto 0) => DOUTB(179 downto 108),
      ENB => ENB,
      I2(7 downto 0) => I2(7 downto 0),
      I5(7 downto 0) => I5(7 downto 0),
      REGCEB(0) => REGCEB(0),
      SR(0) => SR(0),
      WEBWE(0) => WEBWE(0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk
    );
\ramloop[3].ram.r\: entity work.\DMA_blk_mem_gen_prim_width__parameterized2\
    port map (
      DINA(71 downto 0) => DINA(251 downto 180),
      DOUTB(71 downto 0) => DOUTB(251 downto 180),
      ENB => ENB,
      I2(7 downto 0) => I2(7 downto 0),
      I5(7 downto 0) => I5(7 downto 0),
      REGCEB(0) => REGCEB(0),
      SR(0) => SR(0),
      WEBWE(0) => WEBWE(0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk
    );
\ramloop[4].ram.r\: entity work.\DMA_blk_mem_gen_prim_width__parameterized3\
    port map (
      D(0) => D(0),
      DINA(37 downto 0) => DINA(289 downto 252),
      DOUTB(37 downto 0) => DOUTB(289 downto 252),
      ENB => ENB,
      I1 => I1,
      I2(7 downto 0) => I2(7 downto 0),
      I3 => I3,
      I4 => I4,
      I5(7 downto 0) => I5(7 downto 0),
      O2 => O2,
      O3 => O3,
      O4 => O4,
      O6 => O6,
      Q(2 downto 0) => Q(2 downto 0),
      REGCEB(0) => REGCEB(0),
      SR(0) => SR(0),
      WEBWE(0) => WEBWE(0),
      hold_ff_q => hold_ff_q,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      sig_skid2dre_wready => sig_skid2dre_wready
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity DMA_rd_logic is
  port (
    p_18_out : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    REGCEB : out STD_LOGIC_VECTOR ( 0 to 0 );
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O7 : out STD_LOGIC;
    ENB : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    sig_slast_with_stop : out STD_LOGIC;
    O12 : out STD_LOGIC;
    O13 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_empty_fb_i : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC;
    sig_skid2dre_wready : in STD_LOGIC;
    I4 : in STD_LOGIC;
    hold_ff_q : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    sig_token_cntr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I1 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    DOUTB : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_0_in5_in : in STD_LOGIC;
    p_0_in2_in : in STD_LOGIC;
    m_axis_mm2s_tready : in STD_LOGIC;
    sig_stop_request : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of DMA_rd_logic : entity is "rd_logic";
end DMA_rd_logic;

architecture STRUCTURE of DMA_rd_logic is
  signal \^o6\ : STD_LOGIC;
  signal \n_1_grss.gdc.dc\ : STD_LOGIC;
  signal \n_2_grss.gdc.dc\ : STD_LOGIC;
  signal \n_3_grss.rsts\ : STD_LOGIC;
  signal \n_4_gr1.rfwft\ : STD_LOGIC;
  signal \n_4_grss.rsts\ : STD_LOGIC;
  signal \n_5_grss.rsts\ : STD_LOGIC;
  signal \n_7_gr1.rfwft\ : STD_LOGIC;
  signal \^p_18_out\ : STD_LOGIC;
begin
  O6 <= \^o6\;
  p_18_out <= \^p_18_out\;
\gr1.rfwft\: entity work.DMA_rd_fwft
    port map (
      DI(0) => \n_7_gr1.rfwft\,
      DOUTB(1 downto 0) => DOUTB(1 downto 0),
      I1 => \^p_18_out\,
      I2 => I2,
      I3(1 downto 0) => I3(1 downto 0),
      I4 => I4,
      O1 => O1,
      O10 => O10,
      O11 => O11,
      O12 => O12,
      O2 => O2,
      O3 => \n_4_gr1.rfwft\,
      O5 => O5,
      O8 => O8,
      O9 => O9,
      REGCEB(0) => REGCEB(0),
      SR(0) => SR(0),
      hold_ff_q => hold_ff_q,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_tready => m_axis_mm2s_tready,
      p_0_in2_in => p_0_in2_in,
      p_0_in5_in => p_0_in5_in,
      sig_skid2dre_wready => sig_skid2dre_wready,
      sig_slast_with_stop => sig_slast_with_stop,
      sig_stop_request => sig_stop_request
    );
\grss.gdc.dc\: entity work.DMA_dc_ss
    port map (
      DI(1) => \n_7_gr1.rfwft\,
      DI(0) => \n_5_grss.rsts\,
      E(0) => E(0),
      I1 => I1,
      I5 => I5,
      O7 => O7,
      Q(1) => \n_1_grss.gdc.dc\,
      Q(0) => \n_2_grss.gdc.dc\,
      S(1) => \n_3_grss.rsts\,
      S(0) => \n_4_grss.rsts\,
      SR(0) => SR(0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      sig_token_cntr(2 downto 0) => sig_token_cntr(2 downto 0)
    );
\grss.rsts\: entity work.DMA_rd_status_flags_ss
    port map (
      DI(0) => \n_5_grss.rsts\,
      E(0) => \^o6\,
      ENB => ENB,
      I1 => \n_4_gr1.rfwft\,
      I2 => I2,
      O1 => \^p_18_out\,
      Q(1) => \n_1_grss.gdc.dc\,
      Q(0) => \n_2_grss.gdc.dc\,
      S(1) => \n_3_grss.rsts\,
      S(0) => \n_4_grss.rsts\,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      ram_empty_fb_i => ram_empty_fb_i
    );
rpntr: entity work.DMA_rd_bin_cntr
    port map (
      E(0) => \^o6\,
      O13(7 downto 0) => O13(7 downto 0),
      O3 => O3,
      O4(7 downto 0) => O4(7 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      SR(0) => SR(0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity DMA_srl_fifo_f is
  port (
    m_axi_sg_bready : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O3 : out STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    I2 : in STD_LOGIC;
    sig_coelsc_reg_empty : in STD_LOGIC;
    O5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_bvalid : in STD_LOGIC;
    I3 : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_stream_rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of DMA_srl_fifo_f : entity is "srl_fifo_f";
end DMA_srl_fifo_f;

architecture STRUCTURE of DMA_srl_fifo_f is
begin
I_SRL_FIFO_RBU_F: entity work.DMA_srl_fifo_rbu_f
    port map (
      D(1 downto 0) => D(1 downto 0),
      I1 => I1,
      I2 => I2,
      I3 => I3,
      O1 => O1,
      O2(0) => O2(0),
      O3 => O3,
      O5(0) => O5(0),
      Q(0) => Q(0),
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_bready => m_axi_sg_bready,
      m_axi_sg_bresp(1 downto 0) => m_axi_sg_bresp(1 downto 0),
      m_axi_sg_bvalid => m_axi_sg_bvalid,
      \out\(0) => \out\(0),
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_stream_rst => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \DMA_srl_fifo_f__parameterized0\ is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_push_coelsc_reg : out STD_LOGIC;
    O6 : out STD_LOGIC;
    p_4_out : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    sig_wr_fifo : in STD_LOGIC;
    sig_wdc_statcnt : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_coelsc_reg_empty : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_inhibit_rdy_n : in STD_LOGIC;
    sig_push_to_wsc : in STD_LOGIC;
    I4 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_stream_rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \DMA_srl_fifo_f__parameterized0\ : entity is "srl_fifo_f";
end \DMA_srl_fifo_f__parameterized0\;

architecture STRUCTURE of \DMA_srl_fifo_f__parameterized0\ is
begin
I_SRL_FIFO_RBU_F: entity work.\DMA_srl_fifo_rbu_f__parameterized0\
    port map (
      D(2 downto 0) => D(2 downto 0),
      I1 => I1,
      I2 => I2,
      I3(0) => I3(0),
      I4 => I4,
      O1 => O1,
      O2 => O2,
      O3 => O3,
      O4 => O4,
      O5(0) => O5(0),
      O6 => O6,
      O7 => O7,
      O8 => O8,
      O9 => O9,
      Q(0) => Q(0),
      \in\(2 downto 0) => \in\(2 downto 0),
      m_axi_sg_aclk => m_axi_sg_aclk,
      \out\(1 downto 0) => \out\(1 downto 0),
      p_4_out => p_4_out,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_push_coelsc_reg => sig_push_coelsc_reg,
      sig_push_to_wsc => sig_push_to_wsc,
      sig_stream_rst => sig_stream_rst,
      sig_wdc_statcnt(2 downto 0) => sig_wdc_statcnt(2 downto 0),
      sig_wr_fifo => sig_wr_fifo
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \DMA_srl_fifo_f__parameterized1\ is
  port (
    p_0_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_mm2s_ftch_tready : out STD_LOGIC;
    updt_pending : out STD_LOGIC;
    xb_fifo_reset : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 22 downto 0 );
    m_axi_sg_aclk : in STD_LOGIC;
    m_axi_sg_aresetn : in STD_LOGIC;
    sts_received_d1 : in STD_LOGIC;
    mm2s_halt : in STD_LOGIC;
    mm2s_sts_received : in STD_LOGIC;
    m_axis_mm2s_ftch_tvalid_new : in STD_LOGIC;
    desc_fetch_req : in STD_LOGIC;
    I1 : in STD_LOGIC;
    m_axis_mm2s_ftch_tdata_new : in STD_LOGIC_VECTOR ( 22 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \DMA_srl_fifo_f__parameterized1\ : entity is "srl_fifo_f";
end \DMA_srl_fifo_f__parameterized1\;

architecture STRUCTURE of \DMA_srl_fifo_f__parameterized1\ is
begin
I_SRL_FIFO_RBU_F: entity work.\DMA_srl_fifo_rbu_f__parameterized1\
    port map (
      I1 => I1,
      O1 => p_0_in(0),
      SS(0) => xb_fifo_reset,
      desc_fetch_req => desc_fetch_req,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_aresetn => m_axi_sg_aresetn,
      m_axis_mm2s_ftch_tdata_new(22 downto 0) => m_axis_mm2s_ftch_tdata_new(22 downto 0),
      m_axis_mm2s_ftch_tready => m_axis_mm2s_ftch_tready,
      m_axis_mm2s_ftch_tvalid_new => m_axis_mm2s_ftch_tvalid_new,
      mm2s_halt => mm2s_halt,
      mm2s_sts_received => mm2s_sts_received,
      \out\(22 downto 0) => \out\(22 downto 0),
      sts_received_d1 => sts_received_d1,
      updt_pending => updt_pending
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \DMA_srl_fifo_f__parameterized2\ is
  port (
    O1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O2 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    sig_mstr2sf_cmd_valid : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    DOUTB : in STD_LOGIC_VECTOR ( 0 to 0 );
    I9 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \DMA_srl_fifo_f__parameterized2\ : entity is "srl_fifo_f";
end \DMA_srl_fifo_f__parameterized2\;

architecture STRUCTURE of \DMA_srl_fifo_f__parameterized2\ is
begin
I_SRL_FIFO_RBU_F: entity work.\DMA_srl_fifo_rbu_f__parameterized2\
    port map (
      D(0) => D(0),
      DOUTB(0) => DOUTB(0),
      E(0) => E(0),
      I1 => I1,
      I2 => I2,
      I3 => I3,
      I4 => I4,
      I5 => I5,
      I6 => I6,
      I7 => I7,
      I8 => I8,
      I9 => I9,
      O1 => O1,
      O2 => O2,
      O4 => O4,
      Q(2 downto 0) => Q(2 downto 0),
      SR(0) => SR(0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      sig_mstr2sf_cmd_valid => sig_mstr2sf_cmd_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \DMA_axi_datamover_fifo__parameterized1\ is
  port (
    O1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    sig_mstr2sf_cmd_valid : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    DOUTB : in STD_LOGIC_VECTOR ( 0 to 0 );
    I8 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \DMA_axi_datamover_fifo__parameterized1\ : entity is "axi_datamover_fifo";
end \DMA_axi_datamover_fifo__parameterized1\;

architecture STRUCTURE of \DMA_axi_datamover_fifo__parameterized1\ is
  signal \^o3\ : STD_LOGIC;
  signal n_0_sig_inhibit_rdy_n_i_1 : STD_LOGIC;
  signal n_0_sig_init_done_i_1 : STD_LOGIC;
  signal sig_init_done : STD_LOGIC;
  signal sig_init_reg : STD_LOGIC;
  signal sig_init_reg2 : STD_LOGIC;
begin
  O3 <= \^o3\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\DMA_srl_fifo_f__parameterized2\
    port map (
      D(0) => D(0),
      DOUTB(0) => DOUTB(0),
      E(0) => E(0),
      I1 => I1,
      I2 => I2,
      I3 => I3,
      I4 => \^o3\,
      I5 => I4,
      I6 => I5,
      I7 => I6,
      I8 => I7,
      I9 => I8,
      O1 => O1,
      O2 => O2,
      O4 => O4,
      Q(2 downto 0) => Q(2 downto 0),
      SR(0) => SR(0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      sig_mstr2sf_cmd_valid => sig_mstr2sf_cmd_valid
    );
sig_inhibit_rdy_n_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => sig_init_done,
      I1 => \^o3\,
      O => n_0_sig_inhibit_rdy_n_i_1
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => n_0_sig_inhibit_rdy_n_i_1,
      Q => \^o3\,
      R => SR(0)
    );
sig_init_done_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => sig_init_reg2,
      I1 => sig_init_reg,
      I2 => I5,
      I3 => sig_init_done,
      O => n_0_sig_init_done_i_1
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => n_0_sig_init_done_i_1,
      Q => sig_init_done,
      R => '0'
    );
sig_init_reg2_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_init_reg,
      Q => sig_init_reg2,
      S => SR(0)
    );
sig_init_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => SR(0),
      Q => sig_init_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity DMA_axi_dma_mm2s_sg_if is
  port (
    m_axi_sg_aclk : in STD_LOGIC;
    m_axi_sg_aresetn : in STD_LOGIC;
    m_axis_mm2s_ftch_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_mm2s_ftch_tvalid : in STD_LOGIC;
    m_axis_mm2s_ftch_tready : out STD_LOGIC;
    m_axis_mm2s_ftch_tlast : in STD_LOGIC;
    m_axis_mm2s_ftch_tdata_new : in STD_LOGIC_VECTOR ( 96 downto 0 );
    m_axis_mm2s_ftch_tdata_mcdma_new : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_mm2s_ftch_tvalid_new : in STD_LOGIC;
    m_axis_ftch1_desc_available : in STD_LOGIC;
    s_axis_mm2s_updtptr_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_mm2s_updtptr_tvalid : out STD_LOGIC;
    s_axis_mm2s_updtptr_tready : in STD_LOGIC;
    s_axis_mm2s_updtptr_tlast : out STD_LOGIC;
    s_axis_mm2s_updtsts_tdata : out STD_LOGIC_VECTOR ( 32 downto 0 );
    s_axis_mm2s_updtsts_tvalid : out STD_LOGIC;
    s_axis_mm2s_updtsts_tready : in STD_LOGIC;
    s_axis_mm2s_updtsts_tlast : out STD_LOGIC;
    desc_available : out STD_LOGIC;
    desc_fetch_req : in STD_LOGIC;
    desc_fetch_done : out STD_LOGIC;
    updt_pending : out STD_LOGIC;
    packet_in_progress : out STD_LOGIC;
    desc_update_done : out STD_LOGIC;
    mm2s_sts_received_clr : out STD_LOGIC;
    mm2s_sts_received : in STD_LOGIC;
    mm2s_ftch_stale_desc : in STD_LOGIC;
    mm2s_done : in STD_LOGIC;
    mm2s_interr : in STD_LOGIC;
    mm2s_slverr : in STD_LOGIC;
    mm2s_decerr : in STD_LOGIC;
    mm2s_tag : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mm2s_halt : in STD_LOGIC;
    cntrlstrm_fifo_wren : out STD_LOGIC;
    cntrlstrm_fifo_din : out STD_LOGIC_VECTOR ( 32 downto 0 );
    cntrlstrm_fifo_full : in STD_LOGIC;
    mm2s_new_curdesc : out STD_LOGIC_VECTOR ( 31 downto 0 );
    mm2s_new_curdesc_wren : out STD_LOGIC;
    mm2s_desc_baddress : out STD_LOGIC_VECTOR ( 31 downto 0 );
    mm2s_desc_blength : out STD_LOGIC_VECTOR ( 22 downto 0 );
    mm2s_desc_blength_v : out STD_LOGIC_VECTOR ( 22 downto 0 );
    mm2s_desc_blength_s : out STD_LOGIC_VECTOR ( 22 downto 0 );
    mm2s_desc_eof : out STD_LOGIC;
    mm2s_desc_sof : out STD_LOGIC;
    mm2s_desc_cmplt : out STD_LOGIC;
    mm2s_desc_info : out STD_LOGIC_VECTOR ( 31 downto 0 );
    mm2s_desc_app0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    mm2s_desc_app1 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    mm2s_desc_app2 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    mm2s_desc_app3 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    mm2s_desc_app4 : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute C_PRMRY_IS_ACLK_ASYNC : integer;
  attribute C_PRMRY_IS_ACLK_ASYNC of DMA_axi_dma_mm2s_sg_if : entity is 0;
  attribute C_SG_INCLUDE_STSCNTRL_STRM : integer;
  attribute C_SG_INCLUDE_STSCNTRL_STRM of DMA_axi_dma_mm2s_sg_if : entity is 0;
  attribute C_SG_INCLUDE_DESC_QUEUE : integer;
  attribute C_SG_INCLUDE_DESC_QUEUE of DMA_axi_dma_mm2s_sg_if : entity is 1;
  attribute C_M_AXIS_SG_TDATA_WIDTH : integer;
  attribute C_M_AXIS_SG_TDATA_WIDTH of DMA_axi_dma_mm2s_sg_if : entity is 32;
  attribute C_S_AXIS_UPDPTR_TDATA_WIDTH : integer;
  attribute C_S_AXIS_UPDPTR_TDATA_WIDTH of DMA_axi_dma_mm2s_sg_if : entity is 32;
  attribute C_S_AXIS_UPDSTS_TDATA_WIDTH : integer;
  attribute C_S_AXIS_UPDSTS_TDATA_WIDTH of DMA_axi_dma_mm2s_sg_if : entity is 33;
  attribute C_M_AXI_SG_ADDR_WIDTH : integer;
  attribute C_M_AXI_SG_ADDR_WIDTH of DMA_axi_dma_mm2s_sg_if : entity is 32;
  attribute C_M_AXI_MM2S_ADDR_WIDTH : integer;
  attribute C_M_AXI_MM2S_ADDR_WIDTH of DMA_axi_dma_mm2s_sg_if : entity is 32;
  attribute C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH : integer;
  attribute C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH of DMA_axi_dma_mm2s_sg_if : entity is 32;
  attribute C_ENABLE_MULTI_CHANNEL : integer;
  attribute C_ENABLE_MULTI_CHANNEL of DMA_axi_dma_mm2s_sg_if : entity is 0;
  attribute C_MICRO_DMA : integer;
  attribute C_MICRO_DMA of DMA_axi_dma_mm2s_sg_if : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of DMA_axi_dma_mm2s_sg_if : entity is "virtex7";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of DMA_axi_dma_mm2s_sg_if : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of DMA_axi_dma_mm2s_sg_if : entity is "axi_dma_mm2s_sg_if";
end DMA_axi_dma_mm2s_sg_if;

architecture STRUCTURE of DMA_axi_dma_mm2s_sg_if is
  signal \<const0>\ : STD_LOGIC;
  signal \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/p_0_in\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \^m_axis_ftch1_desc_available\ : STD_LOGIC;
  signal \^m_axis_mm2s_ftch_tdata_new\ : STD_LOGIC_VECTOR ( 96 downto 0 );
  signal \^m_axis_mm2s_ftch_tvalid_new\ : STD_LOGIC;
  signal \^mm2s_sts_received_clr\ : STD_LOGIC;
  signal n_0_30 : STD_LOGIC;
  signal n_0_31 : STD_LOGIC;
  signal n_0_packet_in_progress_i_1 : STD_LOGIC;
  signal n_0_updt_data_i_1 : STD_LOGIC;
  signal \n_0_updt_desc_reg0[31]_i_2\ : STD_LOGIC;
  signal \n_0_updt_desc_reg0[32]_i_1\ : STD_LOGIC;
  signal \n_0_updt_desc_reg2[31]_i_1\ : STD_LOGIC;
  signal \n_0_updt_desc_reg2[32]_i_1\ : STD_LOGIC;
  signal \n_0_updt_desc_reg2[33]_i_1\ : STD_LOGIC;
  signal n_0_updt_sts_i_1 : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 0 to 22 );
  signal \^packet_in_progress\ : STD_LOGIC;
  signal \^s_axis_mm2s_updtptr_tdata\ : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal \^s_axis_mm2s_updtptr_tvalid\ : STD_LOGIC;
  signal \^s_axis_mm2s_updtsts_tdata\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \^s_axis_mm2s_updtsts_tvalid\ : STD_LOGIC;
  signal sts_received_d1 : STD_LOGIC;
  signal updt_desc_reg2 : STD_LOGIC_VECTOR ( 33 to 33 );
  signal updtptr_tlast : STD_LOGIC;
  signal xb_fifo_reset : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of i_30 : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of i_31 : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of mm2s_sts_received_clr_INST_0 : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of packet_in_progress_i_1 : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of updt_data_i_1 : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \updt_desc_reg0[32]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \updt_desc_reg2[33]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of updt_sts_i_1 : label is "soft_lutpair88";
begin
  \^m_axis_ftch1_desc_available\ <= m_axis_ftch1_desc_available;
  \^m_axis_mm2s_ftch_tdata_new\(96 downto 64) <= m_axis_mm2s_ftch_tdata_new(96 downto 64);
  \^m_axis_mm2s_ftch_tdata_new\(59 downto 0) <= m_axis_mm2s_ftch_tdata_new(59 downto 0);
  \^m_axis_mm2s_ftch_tvalid_new\ <= m_axis_mm2s_ftch_tvalid_new;
  cntrlstrm_fifo_din(32) <= \<const0>\;
  cntrlstrm_fifo_din(31) <= \<const0>\;
  cntrlstrm_fifo_din(30) <= \<const0>\;
  cntrlstrm_fifo_din(29) <= \<const0>\;
  cntrlstrm_fifo_din(28) <= \<const0>\;
  cntrlstrm_fifo_din(27) <= \<const0>\;
  cntrlstrm_fifo_din(26) <= \<const0>\;
  cntrlstrm_fifo_din(25) <= \<const0>\;
  cntrlstrm_fifo_din(24) <= \<const0>\;
  cntrlstrm_fifo_din(23) <= \<const0>\;
  cntrlstrm_fifo_din(22) <= \<const0>\;
  cntrlstrm_fifo_din(21) <= \<const0>\;
  cntrlstrm_fifo_din(20) <= \<const0>\;
  cntrlstrm_fifo_din(19) <= \<const0>\;
  cntrlstrm_fifo_din(18) <= \<const0>\;
  cntrlstrm_fifo_din(17) <= \<const0>\;
  cntrlstrm_fifo_din(16) <= \<const0>\;
  cntrlstrm_fifo_din(15) <= \<const0>\;
  cntrlstrm_fifo_din(14) <= \<const0>\;
  cntrlstrm_fifo_din(13) <= \<const0>\;
  cntrlstrm_fifo_din(12) <= \<const0>\;
  cntrlstrm_fifo_din(11) <= \<const0>\;
  cntrlstrm_fifo_din(10) <= \<const0>\;
  cntrlstrm_fifo_din(9) <= \<const0>\;
  cntrlstrm_fifo_din(8) <= \<const0>\;
  cntrlstrm_fifo_din(7) <= \<const0>\;
  cntrlstrm_fifo_din(6) <= \<const0>\;
  cntrlstrm_fifo_din(5) <= \<const0>\;
  cntrlstrm_fifo_din(4) <= \<const0>\;
  cntrlstrm_fifo_din(3) <= \<const0>\;
  cntrlstrm_fifo_din(2) <= \<const0>\;
  cntrlstrm_fifo_din(1) <= \<const0>\;
  cntrlstrm_fifo_din(0) <= \<const0>\;
  cntrlstrm_fifo_wren <= \<const0>\;
  desc_available <= \^m_axis_ftch1_desc_available\;
  desc_fetch_done <= \<const0>\;
  mm2s_desc_app0(31) <= \<const0>\;
  mm2s_desc_app0(30) <= \<const0>\;
  mm2s_desc_app0(29) <= \<const0>\;
  mm2s_desc_app0(28) <= \<const0>\;
  mm2s_desc_app0(27) <= \<const0>\;
  mm2s_desc_app0(26) <= \<const0>\;
  mm2s_desc_app0(25) <= \<const0>\;
  mm2s_desc_app0(24) <= \<const0>\;
  mm2s_desc_app0(23) <= \<const0>\;
  mm2s_desc_app0(22) <= \<const0>\;
  mm2s_desc_app0(21) <= \<const0>\;
  mm2s_desc_app0(20) <= \<const0>\;
  mm2s_desc_app0(19) <= \<const0>\;
  mm2s_desc_app0(18) <= \<const0>\;
  mm2s_desc_app0(17) <= \<const0>\;
  mm2s_desc_app0(16) <= \<const0>\;
  mm2s_desc_app0(15) <= \<const0>\;
  mm2s_desc_app0(14) <= \<const0>\;
  mm2s_desc_app0(13) <= \<const0>\;
  mm2s_desc_app0(12) <= \<const0>\;
  mm2s_desc_app0(11) <= \<const0>\;
  mm2s_desc_app0(10) <= \<const0>\;
  mm2s_desc_app0(9) <= \<const0>\;
  mm2s_desc_app0(8) <= \<const0>\;
  mm2s_desc_app0(7) <= \<const0>\;
  mm2s_desc_app0(6) <= \<const0>\;
  mm2s_desc_app0(5) <= \<const0>\;
  mm2s_desc_app0(4) <= \<const0>\;
  mm2s_desc_app0(3) <= \<const0>\;
  mm2s_desc_app0(2) <= \<const0>\;
  mm2s_desc_app0(1) <= \<const0>\;
  mm2s_desc_app0(0) <= \<const0>\;
  mm2s_desc_app1(31) <= \<const0>\;
  mm2s_desc_app1(30) <= \<const0>\;
  mm2s_desc_app1(29) <= \<const0>\;
  mm2s_desc_app1(28) <= \<const0>\;
  mm2s_desc_app1(27) <= \<const0>\;
  mm2s_desc_app1(26) <= \<const0>\;
  mm2s_desc_app1(25) <= \<const0>\;
  mm2s_desc_app1(24) <= \<const0>\;
  mm2s_desc_app1(23) <= \<const0>\;
  mm2s_desc_app1(22) <= \<const0>\;
  mm2s_desc_app1(21) <= \<const0>\;
  mm2s_desc_app1(20) <= \<const0>\;
  mm2s_desc_app1(19) <= \<const0>\;
  mm2s_desc_app1(18) <= \<const0>\;
  mm2s_desc_app1(17) <= \<const0>\;
  mm2s_desc_app1(16) <= \<const0>\;
  mm2s_desc_app1(15) <= \<const0>\;
  mm2s_desc_app1(14) <= \<const0>\;
  mm2s_desc_app1(13) <= \<const0>\;
  mm2s_desc_app1(12) <= \<const0>\;
  mm2s_desc_app1(11) <= \<const0>\;
  mm2s_desc_app1(10) <= \<const0>\;
  mm2s_desc_app1(9) <= \<const0>\;
  mm2s_desc_app1(8) <= \<const0>\;
  mm2s_desc_app1(7) <= \<const0>\;
  mm2s_desc_app1(6) <= \<const0>\;
  mm2s_desc_app1(5) <= \<const0>\;
  mm2s_desc_app1(4) <= \<const0>\;
  mm2s_desc_app1(3) <= \<const0>\;
  mm2s_desc_app1(2) <= \<const0>\;
  mm2s_desc_app1(1) <= \<const0>\;
  mm2s_desc_app1(0) <= \<const0>\;
  mm2s_desc_app2(31) <= \<const0>\;
  mm2s_desc_app2(30) <= \<const0>\;
  mm2s_desc_app2(29) <= \<const0>\;
  mm2s_desc_app2(28) <= \<const0>\;
  mm2s_desc_app2(27) <= \<const0>\;
  mm2s_desc_app2(26) <= \<const0>\;
  mm2s_desc_app2(25) <= \<const0>\;
  mm2s_desc_app2(24) <= \<const0>\;
  mm2s_desc_app2(23) <= \<const0>\;
  mm2s_desc_app2(22) <= \<const0>\;
  mm2s_desc_app2(21) <= \<const0>\;
  mm2s_desc_app2(20) <= \<const0>\;
  mm2s_desc_app2(19) <= \<const0>\;
  mm2s_desc_app2(18) <= \<const0>\;
  mm2s_desc_app2(17) <= \<const0>\;
  mm2s_desc_app2(16) <= \<const0>\;
  mm2s_desc_app2(15) <= \<const0>\;
  mm2s_desc_app2(14) <= \<const0>\;
  mm2s_desc_app2(13) <= \<const0>\;
  mm2s_desc_app2(12) <= \<const0>\;
  mm2s_desc_app2(11) <= \<const0>\;
  mm2s_desc_app2(10) <= \<const0>\;
  mm2s_desc_app2(9) <= \<const0>\;
  mm2s_desc_app2(8) <= \<const0>\;
  mm2s_desc_app2(7) <= \<const0>\;
  mm2s_desc_app2(6) <= \<const0>\;
  mm2s_desc_app2(5) <= \<const0>\;
  mm2s_desc_app2(4) <= \<const0>\;
  mm2s_desc_app2(3) <= \<const0>\;
  mm2s_desc_app2(2) <= \<const0>\;
  mm2s_desc_app2(1) <= \<const0>\;
  mm2s_desc_app2(0) <= \<const0>\;
  mm2s_desc_app3(31) <= \<const0>\;
  mm2s_desc_app3(30) <= \<const0>\;
  mm2s_desc_app3(29) <= \<const0>\;
  mm2s_desc_app3(28) <= \<const0>\;
  mm2s_desc_app3(27) <= \<const0>\;
  mm2s_desc_app3(26) <= \<const0>\;
  mm2s_desc_app3(25) <= \<const0>\;
  mm2s_desc_app3(24) <= \<const0>\;
  mm2s_desc_app3(23) <= \<const0>\;
  mm2s_desc_app3(22) <= \<const0>\;
  mm2s_desc_app3(21) <= \<const0>\;
  mm2s_desc_app3(20) <= \<const0>\;
  mm2s_desc_app3(19) <= \<const0>\;
  mm2s_desc_app3(18) <= \<const0>\;
  mm2s_desc_app3(17) <= \<const0>\;
  mm2s_desc_app3(16) <= \<const0>\;
  mm2s_desc_app3(15) <= \<const0>\;
  mm2s_desc_app3(14) <= \<const0>\;
  mm2s_desc_app3(13) <= \<const0>\;
  mm2s_desc_app3(12) <= \<const0>\;
  mm2s_desc_app3(11) <= \<const0>\;
  mm2s_desc_app3(10) <= \<const0>\;
  mm2s_desc_app3(9) <= \<const0>\;
  mm2s_desc_app3(8) <= \<const0>\;
  mm2s_desc_app3(7) <= \<const0>\;
  mm2s_desc_app3(6) <= \<const0>\;
  mm2s_desc_app3(5) <= \<const0>\;
  mm2s_desc_app3(4) <= \<const0>\;
  mm2s_desc_app3(3) <= \<const0>\;
  mm2s_desc_app3(2) <= \<const0>\;
  mm2s_desc_app3(1) <= \<const0>\;
  mm2s_desc_app3(0) <= \<const0>\;
  mm2s_desc_app4(31) <= \<const0>\;
  mm2s_desc_app4(30) <= \<const0>\;
  mm2s_desc_app4(29) <= \<const0>\;
  mm2s_desc_app4(28) <= \<const0>\;
  mm2s_desc_app4(27) <= \<const0>\;
  mm2s_desc_app4(26) <= \<const0>\;
  mm2s_desc_app4(25) <= \<const0>\;
  mm2s_desc_app4(24) <= \<const0>\;
  mm2s_desc_app4(23) <= \<const0>\;
  mm2s_desc_app4(22) <= \<const0>\;
  mm2s_desc_app4(21) <= \<const0>\;
  mm2s_desc_app4(20) <= \<const0>\;
  mm2s_desc_app4(19) <= \<const0>\;
  mm2s_desc_app4(18) <= \<const0>\;
  mm2s_desc_app4(17) <= \<const0>\;
  mm2s_desc_app4(16) <= \<const0>\;
  mm2s_desc_app4(15) <= \<const0>\;
  mm2s_desc_app4(14) <= \<const0>\;
  mm2s_desc_app4(13) <= \<const0>\;
  mm2s_desc_app4(12) <= \<const0>\;
  mm2s_desc_app4(11) <= \<const0>\;
  mm2s_desc_app4(10) <= \<const0>\;
  mm2s_desc_app4(9) <= \<const0>\;
  mm2s_desc_app4(8) <= \<const0>\;
  mm2s_desc_app4(7) <= \<const0>\;
  mm2s_desc_app4(6) <= \<const0>\;
  mm2s_desc_app4(5) <= \<const0>\;
  mm2s_desc_app4(4) <= \<const0>\;
  mm2s_desc_app4(3) <= \<const0>\;
  mm2s_desc_app4(2) <= \<const0>\;
  mm2s_desc_app4(1) <= \<const0>\;
  mm2s_desc_app4(0) <= \<const0>\;
  mm2s_desc_baddress(31 downto 0) <= \^m_axis_mm2s_ftch_tdata_new\(31 downto 0);
  mm2s_desc_blength(22) <= \<const0>\;
  mm2s_desc_blength(21) <= \<const0>\;
  mm2s_desc_blength(20) <= \<const0>\;
  mm2s_desc_blength(19) <= \<const0>\;
  mm2s_desc_blength(18) <= \<const0>\;
  mm2s_desc_blength(17) <= \<const0>\;
  mm2s_desc_blength(16) <= \<const0>\;
  mm2s_desc_blength(15) <= \<const0>\;
  mm2s_desc_blength(14) <= \<const0>\;
  mm2s_desc_blength(13 downto 0) <= \^m_axis_mm2s_ftch_tdata_new\(45 downto 32);
  mm2s_desc_blength_s(22) <= \<const0>\;
  mm2s_desc_blength_s(21) <= \<const0>\;
  mm2s_desc_blength_s(20) <= \<const0>\;
  mm2s_desc_blength_s(19) <= \<const0>\;
  mm2s_desc_blength_s(18) <= \<const0>\;
  mm2s_desc_blength_s(17) <= \<const0>\;
  mm2s_desc_blength_s(16) <= \<const0>\;
  mm2s_desc_blength_s(15) <= \<const0>\;
  mm2s_desc_blength_s(14) <= \<const0>\;
  mm2s_desc_blength_s(13) <= \<const0>\;
  mm2s_desc_blength_s(12) <= \<const0>\;
  mm2s_desc_blength_s(11) <= \<const0>\;
  mm2s_desc_blength_s(10) <= \<const0>\;
  mm2s_desc_blength_s(9) <= \<const0>\;
  mm2s_desc_blength_s(8) <= \<const0>\;
  mm2s_desc_blength_s(7) <= \<const0>\;
  mm2s_desc_blength_s(6) <= \<const0>\;
  mm2s_desc_blength_s(5) <= \<const0>\;
  mm2s_desc_blength_s(4) <= \<const0>\;
  mm2s_desc_blength_s(3) <= \<const0>\;
  mm2s_desc_blength_s(2) <= \<const0>\;
  mm2s_desc_blength_s(1) <= \<const0>\;
  mm2s_desc_blength_s(0) <= \<const0>\;
  mm2s_desc_blength_v(22) <= \<const0>\;
  mm2s_desc_blength_v(21) <= \<const0>\;
  mm2s_desc_blength_v(20) <= \<const0>\;
  mm2s_desc_blength_v(19) <= \<const0>\;
  mm2s_desc_blength_v(18) <= \<const0>\;
  mm2s_desc_blength_v(17) <= \<const0>\;
  mm2s_desc_blength_v(16) <= \<const0>\;
  mm2s_desc_blength_v(15) <= \<const0>\;
  mm2s_desc_blength_v(14) <= \<const0>\;
  mm2s_desc_blength_v(13) <= \<const0>\;
  mm2s_desc_blength_v(12) <= \<const0>\;
  mm2s_desc_blength_v(11) <= \<const0>\;
  mm2s_desc_blength_v(10) <= \<const0>\;
  mm2s_desc_blength_v(9) <= \<const0>\;
  mm2s_desc_blength_v(8) <= \<const0>\;
  mm2s_desc_blength_v(7) <= \<const0>\;
  mm2s_desc_blength_v(6) <= \<const0>\;
  mm2s_desc_blength_v(5) <= \<const0>\;
  mm2s_desc_blength_v(4) <= \<const0>\;
  mm2s_desc_blength_v(3) <= \<const0>\;
  mm2s_desc_blength_v(2) <= \<const0>\;
  mm2s_desc_blength_v(1) <= \<const0>\;
  mm2s_desc_blength_v(0) <= \<const0>\;
  mm2s_desc_cmplt <= \^m_axis_mm2s_ftch_tdata_new\(64);
  mm2s_desc_eof <= \^m_axis_mm2s_ftch_tdata_new\(58);
  mm2s_desc_info(31) <= \<const0>\;
  mm2s_desc_info(30) <= \<const0>\;
  mm2s_desc_info(29) <= \<const0>\;
  mm2s_desc_info(28) <= \<const0>\;
  mm2s_desc_info(27) <= \<const0>\;
  mm2s_desc_info(26) <= \<const0>\;
  mm2s_desc_info(25) <= \<const0>\;
  mm2s_desc_info(24) <= \<const0>\;
  mm2s_desc_info(23) <= \<const0>\;
  mm2s_desc_info(22) <= \<const0>\;
  mm2s_desc_info(21) <= \<const0>\;
  mm2s_desc_info(20) <= \<const0>\;
  mm2s_desc_info(19) <= \<const0>\;
  mm2s_desc_info(18) <= \<const0>\;
  mm2s_desc_info(17) <= \<const0>\;
  mm2s_desc_info(16) <= \<const0>\;
  mm2s_desc_info(15) <= \<const0>\;
  mm2s_desc_info(14) <= \<const0>\;
  mm2s_desc_info(13) <= \<const0>\;
  mm2s_desc_info(12) <= \<const0>\;
  mm2s_desc_info(11) <= \<const0>\;
  mm2s_desc_info(10) <= \<const0>\;
  mm2s_desc_info(9) <= \<const0>\;
  mm2s_desc_info(8) <= \<const0>\;
  mm2s_desc_info(7) <= \<const0>\;
  mm2s_desc_info(6) <= \<const0>\;
  mm2s_desc_info(5) <= \<const0>\;
  mm2s_desc_info(4) <= \<const0>\;
  mm2s_desc_info(3) <= \<const0>\;
  mm2s_desc_info(2) <= \<const0>\;
  mm2s_desc_info(1) <= \<const0>\;
  mm2s_desc_info(0) <= \<const0>\;
  mm2s_desc_sof <= \^m_axis_mm2s_ftch_tdata_new\(59);
  mm2s_new_curdesc(31 downto 6) <= \^m_axis_mm2s_ftch_tdata_new\(96 downto 71);
  mm2s_new_curdesc(5) <= \<const0>\;
  mm2s_new_curdesc(4) <= \<const0>\;
  mm2s_new_curdesc(3) <= \<const0>\;
  mm2s_new_curdesc(2) <= \<const0>\;
  mm2s_new_curdesc(1) <= \<const0>\;
  mm2s_new_curdesc(0) <= \<const0>\;
  mm2s_new_curdesc_wren <= \^m_axis_mm2s_ftch_tvalid_new\;
  mm2s_sts_received_clr <= \^mm2s_sts_received_clr\;
  packet_in_progress <= \^packet_in_progress\;
  s_axis_mm2s_updtptr_tdata(31 downto 4) <= \^s_axis_mm2s_updtptr_tdata\(31 downto 4);
  s_axis_mm2s_updtptr_tdata(3) <= \<const0>\;
  s_axis_mm2s_updtptr_tdata(2) <= \<const0>\;
  s_axis_mm2s_updtptr_tdata(1) <= \<const0>\;
  s_axis_mm2s_updtptr_tdata(0) <= \<const0>\;
  s_axis_mm2s_updtptr_tlast <= \<const0>\;
  s_axis_mm2s_updtptr_tvalid <= \^s_axis_mm2s_updtptr_tvalid\;
  s_axis_mm2s_updtsts_tdata(32 downto 28) <= \^s_axis_mm2s_updtsts_tdata\(32 downto 28);
  s_axis_mm2s_updtsts_tdata(27) <= \<const0>\;
  s_axis_mm2s_updtsts_tdata(26) <= \<const0>\;
  s_axis_mm2s_updtsts_tdata(25) <= \<const0>\;
  s_axis_mm2s_updtsts_tdata(24) <= \<const0>\;
  s_axis_mm2s_updtsts_tdata(23) <= \<const0>\;
  s_axis_mm2s_updtsts_tdata(22 downto 0) <= \^s_axis_mm2s_updtsts_tdata\(22 downto 0);
  s_axis_mm2s_updtsts_tvalid <= \^s_axis_mm2s_updtsts_tvalid\;
\GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO\: entity work.\DMA_srl_fifo_f__parameterized1\
    port map (
      I1 => \^s_axis_mm2s_updtptr_tvalid\,
      desc_fetch_req => desc_fetch_req,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_aresetn => m_axi_sg_aresetn,
      m_axis_mm2s_ftch_tdata_new(22 downto 0) => \^m_axis_mm2s_ftch_tdata_new\(54 downto 32),
      m_axis_mm2s_ftch_tready => m_axis_mm2s_ftch_tready,
      m_axis_mm2s_ftch_tvalid_new => \^m_axis_mm2s_ftch_tvalid_new\,
      mm2s_halt => mm2s_halt,
      mm2s_sts_received => mm2s_sts_received,
      \out\(22) => p_0_out(0),
      \out\(21) => p_0_out(1),
      \out\(20) => p_0_out(2),
      \out\(19) => p_0_out(3),
      \out\(18) => p_0_out(4),
      \out\(17) => p_0_out(5),
      \out\(16) => p_0_out(6),
      \out\(15) => p_0_out(7),
      \out\(14) => p_0_out(8),
      \out\(13) => p_0_out(9),
      \out\(12) => p_0_out(10),
      \out\(11) => p_0_out(11),
      \out\(10) => p_0_out(12),
      \out\(9) => p_0_out(13),
      \out\(8) => p_0_out(14),
      \out\(7) => p_0_out(15),
      \out\(6) => p_0_out(16),
      \out\(5) => p_0_out(17),
      \out\(4) => p_0_out(18),
      \out\(3) => p_0_out(19),
      \out\(2) => p_0_out(20),
      \out\(1) => p_0_out(21),
      \out\(0) => p_0_out(22),
      p_0_in(0) => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/p_0_in\(4),
      sts_received_d1 => sts_received_d1,
      updt_pending => updt_pending,
      xb_fifo_reset => xb_fifo_reset
    );
\GEN_UPDT_FOR_QUEUE.sts_received_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => mm2s_sts_received,
      Q => sts_received_d1,
      R => xb_fifo_reset
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
desc_update_done_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \^mm2s_sts_received_clr\,
      Q => desc_update_done,
      R => xb_fifo_reset
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => m_axi_sg_aresetn,
      O => n_0_30
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => m_axi_sg_aresetn,
      O => n_0_31
    );
mm2s_sts_received_clr_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => s_axis_mm2s_updtsts_tready,
      I1 => updt_desc_reg2(33),
      I2 => \^s_axis_mm2s_updtsts_tvalid\,
      O => \^mm2s_sts_received_clr\
    );
packet_in_progress_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A0E0A0"
    )
    port map (
      I0 => \^packet_in_progress\,
      I1 => \^m_axis_mm2s_ftch_tdata_new\(59),
      I2 => m_axi_sg_aresetn,
      I3 => \^m_axis_mm2s_ftch_tvalid_new\,
      I4 => \^m_axis_mm2s_ftch_tdata_new\(58),
      O => n_0_packet_in_progress_i_1
    );
packet_in_progress_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => n_0_packet_in_progress_i_1,
      Q => \^packet_in_progress\,
      R => \<const0>\
    );
s_axis_mm2s_updtsts_tlast_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^s_axis_mm2s_updtsts_tvalid\,
      I1 => updt_desc_reg2(33),
      O => s_axis_mm2s_updtsts_tlast
    );
updt_data_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08C8C8C8"
    )
    port map (
      I0 => \^m_axis_mm2s_ftch_tvalid_new\,
      I1 => m_axi_sg_aresetn,
      I2 => \^s_axis_mm2s_updtptr_tvalid\,
      I3 => s_axis_mm2s_updtptr_tready,
      I4 => updtptr_tlast,
      O => n_0_updt_data_i_1
    );
updt_data_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => n_0_updt_data_i_1,
      Q => \^s_axis_mm2s_updtptr_tvalid\,
      R => \<const0>\
    );
\updt_desc_reg0[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \^m_axis_mm2s_ftch_tvalid_new\,
      I1 => m_axi_sg_aresetn,
      O => \n_0_updt_desc_reg0[31]_i_2\
    );
\updt_desc_reg0[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
    port map (
      I0 => \^m_axis_mm2s_ftch_tvalid_new\,
      I1 => m_axi_sg_aresetn,
      I2 => updtptr_tlast,
      O => \n_0_updt_desc_reg0[32]_i_1\
    );
\updt_desc_reg0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_updt_desc_reg0[31]_i_2\,
      D => \^m_axis_mm2s_ftch_tdata_new\(75),
      Q => \^s_axis_mm2s_updtptr_tdata\(10),
      R => xb_fifo_reset
    );
\updt_desc_reg0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_updt_desc_reg0[31]_i_2\,
      D => \^m_axis_mm2s_ftch_tdata_new\(76),
      Q => \^s_axis_mm2s_updtptr_tdata\(11),
      R => xb_fifo_reset
    );
\updt_desc_reg0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_updt_desc_reg0[31]_i_2\,
      D => \^m_axis_mm2s_ftch_tdata_new\(77),
      Q => \^s_axis_mm2s_updtptr_tdata\(12),
      R => xb_fifo_reset
    );
\updt_desc_reg0_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_updt_desc_reg0[31]_i_2\,
      D => \^m_axis_mm2s_ftch_tdata_new\(78),
      Q => \^s_axis_mm2s_updtptr_tdata\(13),
      R => xb_fifo_reset
    );
\updt_desc_reg0_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_updt_desc_reg0[31]_i_2\,
      D => \^m_axis_mm2s_ftch_tdata_new\(79),
      Q => \^s_axis_mm2s_updtptr_tdata\(14),
      R => xb_fifo_reset
    );
\updt_desc_reg0_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_updt_desc_reg0[31]_i_2\,
      D => \^m_axis_mm2s_ftch_tdata_new\(80),
      Q => \^s_axis_mm2s_updtptr_tdata\(15),
      R => xb_fifo_reset
    );
\updt_desc_reg0_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_updt_desc_reg0[31]_i_2\,
      D => \^m_axis_mm2s_ftch_tdata_new\(81),
      Q => \^s_axis_mm2s_updtptr_tdata\(16),
      R => xb_fifo_reset
    );
\updt_desc_reg0_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_updt_desc_reg0[31]_i_2\,
      D => \^m_axis_mm2s_ftch_tdata_new\(82),
      Q => \^s_axis_mm2s_updtptr_tdata\(17),
      R => xb_fifo_reset
    );
\updt_desc_reg0_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_updt_desc_reg0[31]_i_2\,
      D => \^m_axis_mm2s_ftch_tdata_new\(83),
      Q => \^s_axis_mm2s_updtptr_tdata\(18),
      R => xb_fifo_reset
    );
\updt_desc_reg0_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_updt_desc_reg0[31]_i_2\,
      D => \^m_axis_mm2s_ftch_tdata_new\(84),
      Q => \^s_axis_mm2s_updtptr_tdata\(19),
      R => xb_fifo_reset
    );
\updt_desc_reg0_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_updt_desc_reg0[31]_i_2\,
      D => \^m_axis_mm2s_ftch_tdata_new\(85),
      Q => \^s_axis_mm2s_updtptr_tdata\(20),
      R => xb_fifo_reset
    );
\updt_desc_reg0_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_updt_desc_reg0[31]_i_2\,
      D => \^m_axis_mm2s_ftch_tdata_new\(86),
      Q => \^s_axis_mm2s_updtptr_tdata\(21),
      R => xb_fifo_reset
    );
\updt_desc_reg0_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_updt_desc_reg0[31]_i_2\,
      D => \^m_axis_mm2s_ftch_tdata_new\(87),
      Q => \^s_axis_mm2s_updtptr_tdata\(22),
      R => xb_fifo_reset
    );
\updt_desc_reg0_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_updt_desc_reg0[31]_i_2\,
      D => \^m_axis_mm2s_ftch_tdata_new\(88),
      Q => \^s_axis_mm2s_updtptr_tdata\(23),
      R => xb_fifo_reset
    );
\updt_desc_reg0_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_updt_desc_reg0[31]_i_2\,
      D => \^m_axis_mm2s_ftch_tdata_new\(89),
      Q => \^s_axis_mm2s_updtptr_tdata\(24),
      R => xb_fifo_reset
    );
\updt_desc_reg0_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_updt_desc_reg0[31]_i_2\,
      D => \^m_axis_mm2s_ftch_tdata_new\(90),
      Q => \^s_axis_mm2s_updtptr_tdata\(25),
      R => xb_fifo_reset
    );
\updt_desc_reg0_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_updt_desc_reg0[31]_i_2\,
      D => \^m_axis_mm2s_ftch_tdata_new\(91),
      Q => \^s_axis_mm2s_updtptr_tdata\(26),
      R => xb_fifo_reset
    );
\updt_desc_reg0_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_updt_desc_reg0[31]_i_2\,
      D => \^m_axis_mm2s_ftch_tdata_new\(92),
      Q => \^s_axis_mm2s_updtptr_tdata\(27),
      R => xb_fifo_reset
    );
\updt_desc_reg0_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_updt_desc_reg0[31]_i_2\,
      D => \^m_axis_mm2s_ftch_tdata_new\(93),
      Q => \^s_axis_mm2s_updtptr_tdata\(28),
      R => xb_fifo_reset
    );
\updt_desc_reg0_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_updt_desc_reg0[31]_i_2\,
      D => \^m_axis_mm2s_ftch_tdata_new\(94),
      Q => \^s_axis_mm2s_updtptr_tdata\(29),
      R => xb_fifo_reset
    );
\updt_desc_reg0_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_updt_desc_reg0[31]_i_2\,
      D => \^m_axis_mm2s_ftch_tdata_new\(95),
      Q => \^s_axis_mm2s_updtptr_tdata\(30),
      R => xb_fifo_reset
    );
\updt_desc_reg0_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_updt_desc_reg0[31]_i_2\,
      D => \^m_axis_mm2s_ftch_tdata_new\(96),
      Q => \^s_axis_mm2s_updtptr_tdata\(31),
      R => xb_fifo_reset
    );
\updt_desc_reg0_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_updt_desc_reg0[32]_i_1\,
      Q => updtptr_tlast,
      R => \<const0>\
    );
\updt_desc_reg0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_updt_desc_reg0[31]_i_2\,
      D => \^m_axis_mm2s_ftch_tdata_new\(69),
      Q => \^s_axis_mm2s_updtptr_tdata\(4),
      R => xb_fifo_reset
    );
\updt_desc_reg0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_updt_desc_reg0[31]_i_2\,
      D => \^m_axis_mm2s_ftch_tdata_new\(70),
      Q => \^s_axis_mm2s_updtptr_tdata\(5),
      R => xb_fifo_reset
    );
\updt_desc_reg0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_updt_desc_reg0[31]_i_2\,
      D => \^m_axis_mm2s_ftch_tdata_new\(71),
      Q => \^s_axis_mm2s_updtptr_tdata\(6),
      R => xb_fifo_reset
    );
\updt_desc_reg0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_updt_desc_reg0[31]_i_2\,
      D => \^m_axis_mm2s_ftch_tdata_new\(72),
      Q => \^s_axis_mm2s_updtptr_tdata\(7),
      R => xb_fifo_reset
    );
\updt_desc_reg0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_updt_desc_reg0[31]_i_2\,
      D => \^m_axis_mm2s_ftch_tdata_new\(73),
      Q => \^s_axis_mm2s_updtptr_tdata\(8),
      R => xb_fifo_reset
    );
\updt_desc_reg0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_updt_desc_reg0[31]_i_2\,
      D => \^m_axis_mm2s_ftch_tdata_new\(74),
      Q => \^s_axis_mm2s_updtptr_tdata\(9),
      R => xb_fifo_reset
    );
\updt_desc_reg2[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF001000"
    )
    port map (
      I0 => sts_received_d1,
      I1 => mm2s_halt,
      I2 => mm2s_sts_received,
      I3 => m_axi_sg_aresetn,
      I4 => \^s_axis_mm2s_updtsts_tdata\(31),
      O => \n_0_updt_desc_reg2[31]_i_1\
    );
\updt_desc_reg2[32]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10FF"
    )
    port map (
      I0 => sts_received_d1,
      I1 => mm2s_halt,
      I2 => mm2s_sts_received,
      I3 => m_axi_sg_aresetn,
      O => \n_0_updt_desc_reg2[32]_i_1\
    );
\updt_desc_reg2[33]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF001000"
    )
    port map (
      I0 => sts_received_d1,
      I1 => mm2s_halt,
      I2 => mm2s_sts_received,
      I3 => m_axi_sg_aresetn,
      I4 => updt_desc_reg2(33),
      O => \n_0_updt_desc_reg2[33]_i_1\
    );
\updt_desc_reg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_updt_desc_reg2[32]_i_1\,
      D => p_0_out(22),
      Q => \^s_axis_mm2s_updtsts_tdata\(0),
      R => xb_fifo_reset
    );
\updt_desc_reg2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_updt_desc_reg2[32]_i_1\,
      D => p_0_out(12),
      Q => \^s_axis_mm2s_updtsts_tdata\(10),
      R => xb_fifo_reset
    );
\updt_desc_reg2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_updt_desc_reg2[32]_i_1\,
      D => p_0_out(11),
      Q => \^s_axis_mm2s_updtsts_tdata\(11),
      R => xb_fifo_reset
    );
\updt_desc_reg2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_updt_desc_reg2[32]_i_1\,
      D => p_0_out(10),
      Q => \^s_axis_mm2s_updtsts_tdata\(12),
      R => xb_fifo_reset
    );
\updt_desc_reg2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_updt_desc_reg2[32]_i_1\,
      D => p_0_out(9),
      Q => \^s_axis_mm2s_updtsts_tdata\(13),
      R => xb_fifo_reset
    );
\updt_desc_reg2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_updt_desc_reg2[32]_i_1\,
      D => p_0_out(8),
      Q => \^s_axis_mm2s_updtsts_tdata\(14),
      R => xb_fifo_reset
    );
\updt_desc_reg2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_updt_desc_reg2[32]_i_1\,
      D => p_0_out(7),
      Q => \^s_axis_mm2s_updtsts_tdata\(15),
      R => xb_fifo_reset
    );
\updt_desc_reg2_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_updt_desc_reg2[32]_i_1\,
      D => p_0_out(6),
      Q => \^s_axis_mm2s_updtsts_tdata\(16),
      R => xb_fifo_reset
    );
\updt_desc_reg2_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_updt_desc_reg2[32]_i_1\,
      D => p_0_out(5),
      Q => \^s_axis_mm2s_updtsts_tdata\(17),
      R => xb_fifo_reset
    );
\updt_desc_reg2_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_updt_desc_reg2[32]_i_1\,
      D => p_0_out(4),
      Q => \^s_axis_mm2s_updtsts_tdata\(18),
      R => xb_fifo_reset
    );
\updt_desc_reg2_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_updt_desc_reg2[32]_i_1\,
      D => p_0_out(3),
      Q => \^s_axis_mm2s_updtsts_tdata\(19),
      R => xb_fifo_reset
    );
\updt_desc_reg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_updt_desc_reg2[32]_i_1\,
      D => p_0_out(21),
      Q => \^s_axis_mm2s_updtsts_tdata\(1),
      R => xb_fifo_reset
    );
\updt_desc_reg2_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_updt_desc_reg2[32]_i_1\,
      D => p_0_out(2),
      Q => \^s_axis_mm2s_updtsts_tdata\(20),
      R => xb_fifo_reset
    );
\updt_desc_reg2_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_updt_desc_reg2[32]_i_1\,
      D => p_0_out(1),
      Q => \^s_axis_mm2s_updtsts_tdata\(21),
      R => xb_fifo_reset
    );
\updt_desc_reg2_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_updt_desc_reg2[32]_i_1\,
      D => p_0_out(0),
      Q => \^s_axis_mm2s_updtsts_tdata\(22),
      R => xb_fifo_reset
    );
\updt_desc_reg2_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_updt_desc_reg2[32]_i_1\,
      D => mm2s_interr,
      Q => \^s_axis_mm2s_updtsts_tdata\(28),
      R => xb_fifo_reset
    );
\updt_desc_reg2_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_updt_desc_reg2[32]_i_1\,
      D => mm2s_slverr,
      Q => \^s_axis_mm2s_updtsts_tdata\(29),
      R => xb_fifo_reset
    );
\updt_desc_reg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_updt_desc_reg2[32]_i_1\,
      D => p_0_out(20),
      Q => \^s_axis_mm2s_updtsts_tdata\(2),
      R => xb_fifo_reset
    );
\updt_desc_reg2_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_updt_desc_reg2[32]_i_1\,
      D => mm2s_decerr,
      Q => \^s_axis_mm2s_updtsts_tdata\(30),
      R => xb_fifo_reset
    );
\updt_desc_reg2_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_updt_desc_reg2[31]_i_1\,
      Q => \^s_axis_mm2s_updtsts_tdata\(31),
      R => \<const0>\
    );
\updt_desc_reg2_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_updt_desc_reg2[32]_i_1\,
      D => mm2s_tag(0),
      Q => \^s_axis_mm2s_updtsts_tdata\(32),
      R => xb_fifo_reset
    );
\updt_desc_reg2_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_updt_desc_reg2[33]_i_1\,
      Q => updt_desc_reg2(33),
      R => \<const0>\
    );
\updt_desc_reg2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_updt_desc_reg2[32]_i_1\,
      D => p_0_out(19),
      Q => \^s_axis_mm2s_updtsts_tdata\(3),
      R => xb_fifo_reset
    );
\updt_desc_reg2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_updt_desc_reg2[32]_i_1\,
      D => p_0_out(18),
      Q => \^s_axis_mm2s_updtsts_tdata\(4),
      R => xb_fifo_reset
    );
\updt_desc_reg2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_updt_desc_reg2[32]_i_1\,
      D => p_0_out(17),
      Q => \^s_axis_mm2s_updtsts_tdata\(5),
      R => xb_fifo_reset
    );
\updt_desc_reg2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_updt_desc_reg2[32]_i_1\,
      D => p_0_out(16),
      Q => \^s_axis_mm2s_updtsts_tdata\(6),
      R => xb_fifo_reset
    );
\updt_desc_reg2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_updt_desc_reg2[32]_i_1\,
      D => p_0_out(15),
      Q => \^s_axis_mm2s_updtsts_tdata\(7),
      R => xb_fifo_reset
    );
\updt_desc_reg2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_updt_desc_reg2[32]_i_1\,
      D => p_0_out(14),
      Q => \^s_axis_mm2s_updtsts_tdata\(8),
      R => xb_fifo_reset
    );
\updt_desc_reg2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_updt_desc_reg2[32]_i_1\,
      D => p_0_out(13),
      Q => \^s_axis_mm2s_updtsts_tdata\(9),
      R => xb_fifo_reset
    );
updt_sts_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CCC8888"
    )
    port map (
      I0 => \I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/p_0_in\(4),
      I1 => m_axi_sg_aresetn,
      I2 => s_axis_mm2s_updtsts_tready,
      I3 => updt_desc_reg2(33),
      I4 => \^s_axis_mm2s_updtsts_tvalid\,
      O => n_0_updt_sts_i_1
    );
updt_sts_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => n_0_updt_sts_i_1,
      Q => \^s_axis_mm2s_updtsts_tvalid\,
      R => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \DMA_axi_sg_fifo__parameterized1\ is
  port (
    m_axi_sg_bready : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O3 : out STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    sig_coelsc_reg_empty : in STD_LOGIC;
    O5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_bvalid : in STD_LOGIC;
    I3 : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    sig_init_reg2 : in STD_LOGIC;
    sig_init_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \DMA_axi_sg_fifo__parameterized1\ : entity is "axi_sg_fifo";
end \DMA_axi_sg_fifo__parameterized1\;

architecture STRUCTURE of \DMA_axi_sg_fifo__parameterized1\ is
  signal n_0_sig_inhibit_rdy_n_i_1 : STD_LOGIC;
  signal n_0_sig_init_done_i_1 : STD_LOGIC;
  signal sig_inhibit_rdy_n : STD_LOGIC;
  signal sig_init_done : STD_LOGIC;
begin
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.DMA_srl_fifo_f
    port map (
      D(1 downto 0) => D(1 downto 0),
      I1 => I1,
      I2 => I2,
      I3 => I3,
      O1 => O1,
      O2(0) => O2(0),
      O3 => O3,
      O5(0) => O5(0),
      Q(0) => Q(0),
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_bready => m_axi_sg_bready,
      m_axi_sg_bresp(1 downto 0) => m_axi_sg_bresp(1 downto 0),
      m_axi_sg_bvalid => m_axi_sg_bvalid,
      \out\(0) => \out\(0),
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_stream_rst => sig_stream_rst
    );
sig_inhibit_rdy_n_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => sig_init_done,
      I1 => sig_inhibit_rdy_n,
      O => n_0_sig_inhibit_rdy_n_i_1
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => n_0_sig_inhibit_rdy_n_i_1,
      Q => sig_inhibit_rdy_n,
      R => sig_stream_rst
    );
sig_init_done_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => sig_init_reg2,
      I1 => sig_init_reg,
      I2 => I2,
      I3 => sig_init_done,
      O => n_0_sig_init_done_i_1
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => n_0_sig_init_done_i_1,
      Q => sig_init_done,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \DMA_axi_sg_fifo__parameterized2\ is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_push_coelsc_reg : out STD_LOGIC;
    O6 : out STD_LOGIC;
    p_4_out : out STD_LOGIC;
    O7 : out STD_LOGIC;
    sig_inhibit_rdy_n : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    sig_wr_fifo : in STD_LOGIC;
    sig_wdc_statcnt : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_coelsc_reg_empty : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_push_to_wsc : in STD_LOGIC;
    I4 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    sig_init_reg2 : in STD_LOGIC;
    sig_init_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \DMA_axi_sg_fifo__parameterized2\ : entity is "axi_sg_fifo";
end \DMA_axi_sg_fifo__parameterized2\;

architecture STRUCTURE of \DMA_axi_sg_fifo__parameterized2\ is
  signal n_0_sig_inhibit_rdy_n_i_1 : STD_LOGIC;
  signal n_0_sig_init_done_i_1 : STD_LOGIC;
  signal \^sig_inhibit_rdy_n\ : STD_LOGIC;
  signal sig_init_done : STD_LOGIC;
begin
  sig_inhibit_rdy_n <= \^sig_inhibit_rdy_n\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\DMA_srl_fifo_f__parameterized0\
    port map (
      D(2 downto 0) => D(2 downto 0),
      I1 => I1,
      I2 => I2,
      I3(0) => I3(0),
      I4 => I4,
      O1 => O1,
      O2 => O2,
      O3 => O3,
      O4 => O4,
      O5(0) => O5(0),
      O6 => O6,
      O7 => O7,
      O8 => O8,
      O9 => O9,
      Q(0) => Q(0),
      \in\(2 downto 0) => \in\(2 downto 0),
      m_axi_sg_aclk => m_axi_sg_aclk,
      \out\(1 downto 0) => \out\(1 downto 0),
      p_4_out => p_4_out,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_inhibit_rdy_n => \^sig_inhibit_rdy_n\,
      sig_push_coelsc_reg => sig_push_coelsc_reg,
      sig_push_to_wsc => sig_push_to_wsc,
      sig_stream_rst => sig_stream_rst,
      sig_wdc_statcnt(2 downto 0) => sig_wdc_statcnt(2 downto 0),
      sig_wr_fifo => sig_wr_fifo
    );
sig_inhibit_rdy_n_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => sig_init_done,
      I1 => \^sig_inhibit_rdy_n\,
      O => n_0_sig_inhibit_rdy_n_i_1
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => n_0_sig_inhibit_rdy_n_i_1,
      Q => \^sig_inhibit_rdy_n\,
      R => sig_stream_rst
    );
sig_init_done_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => sig_init_reg2,
      I1 => sig_init_reg,
      I2 => I4,
      I3 => sig_init_done,
      O => n_0_sig_init_done_i_1
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => n_0_sig_init_done_i_1,
      Q => sig_init_done,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity DMA_blk_mem_gen_top is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    O2 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    DOUTB : out STD_LOGIC_VECTOR ( 289 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I3 : in STD_LOGIC;
    O3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    O6 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    hold_ff_q : in STD_LOGIC;
    sig_skid2dre_wready : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    ENB : in STD_LOGIC;
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    REGCEB : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I5 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DINA : in STD_LOGIC_VECTOR ( 289 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of DMA_blk_mem_gen_top : entity is "blk_mem_gen_top";
end DMA_blk_mem_gen_top;

architecture STRUCTURE of DMA_blk_mem_gen_top is
begin
\valid.cstr\: entity work.DMA_blk_mem_gen_generic_cstr
    port map (
      D(0) => D(0),
      DINA(289 downto 0) => DINA(289 downto 0),
      DOUTB(289 downto 0) => DOUTB(289 downto 0),
      ENB => ENB,
      I1 => I1,
      I2(7 downto 0) => I2(7 downto 0),
      I3 => I3,
      I4 => I4,
      I5(7 downto 0) => I5(7 downto 0),
      O2 => O2,
      O3 => O3,
      O4 => O4,
      O6 => O6,
      Q(2 downto 0) => Q(2 downto 0),
      REGCEB(0) => REGCEB(0),
      SR(0) => SR(0),
      WEBWE(0) => WEBWE(0),
      hold_ff_q => hold_ff_q,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      sig_skid2dre_wready => sig_skid2dre_wready
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity DMA_axi_dma_mm2s_mngr is
  port (
    s_axis_mm2s_cmd_tvalid_split : out STD_LOGIC;
    mm2s_cmd_wdata : out STD_LOGIC_VECTOR ( 48 downto 0 );
    m_axis_mm2s_sts_tready : out STD_LOGIC;
    dma_mm2s_error : out STD_LOGIC;
    mm2s_desc_flush : out STD_LOGIC;
    m_axis_mm2s_ftch_tready : out STD_LOGIC;
    O1 : out STD_LOGIC_VECTOR ( 27 downto 0 );
    s_axis_mm2s_updtptr_tvalid : out STD_LOGIC;
    I21 : out STD_LOGIC_VECTOR ( 33 downto 0 );
    s_axis_mm2s_updtsts_tvalid : out STD_LOGIC;
    O2 : out STD_LOGIC_VECTOR ( 25 downto 0 );
    mm2s_new_curdesc_wren : out STD_LOGIC;
    ch1_run_stop_d1 : out STD_LOGIC;
    mm2s_halted_set : out STD_LOGIC;
    all_is_idle_d1 : out STD_LOGIC;
    mm2s_all_idle : out STD_LOGIC;
    mm2s_stop : out STD_LOGIC;
    O3 : out STD_LOGIC;
    I20 : out STD_LOGIC_VECTOR ( 0 to 0 );
    I18 : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_aclk : in STD_LOGIC;
    m_axi_sg_aresetn : in STD_LOGIC;
    p_36_out : in STD_LOGIC;
    s_axis_mm2s_cmd_tready : in STD_LOGIC;
    m_axis_mm2s_sts_tvalid_int : in STD_LOGIC;
    mm2s_sts_wdata : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mm2s_err : in STD_LOGIC;
    I1 : in STD_LOGIC;
    O16 : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_59_out : in STD_LOGIC;
    mm2s_stop_i : in STD_LOGIC;
    m_axis_ftch1_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_40_out : in STD_LOGIC;
    p_39_out : in STD_LOGIC;
    m_axis_ftch1_tdata_new : in STD_LOGIC_VECTOR ( 96 downto 0 );
    m_axis_ftch1_tdata_mcdma_new : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_ftch1_desc_available : in STD_LOGIC;
    p_35_out : in STD_LOGIC;
    p_34_out : in STD_LOGIC;
    p_54_out : in STD_LOGIC;
    mm2s_halt : in STD_LOGIC;
    I2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    mm2s_halted_set0 : in STD_LOGIC;
    p_53_out : in STD_LOGIC;
    sts_queue_full : in STD_LOGIC;
    ptr_queue_full : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of DMA_axi_dma_mm2s_mngr : entity is "axi_dma_mm2s_mngr";
end DMA_axi_dma_mm2s_mngr;

architecture STRUCTURE of DMA_axi_dma_mm2s_mngr is
  signal \^mm2s_all_idle\ : STD_LOGIC;
  signal mm2s_cmnd_data : STD_LOGIC_VECTOR ( 149 downto 0 );
  signal mm2s_decerr : STD_LOGIC;
  attribute MARK_DEBUG : boolean;
  attribute MARK_DEBUG of mm2s_decerr : signal is std.standard.true;
  signal mm2s_desc_baddress : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal mm2s_desc_blength : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal mm2s_desc_blength_s : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal mm2s_desc_blength_v : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal mm2s_desc_cmplt : STD_LOGIC;
  signal mm2s_desc_eof : STD_LOGIC;
  signal \^mm2s_desc_flush\ : STD_LOGIC;
  signal mm2s_desc_sof : STD_LOGIC;
  signal mm2s_interr : STD_LOGIC;
  attribute MARK_DEBUG of mm2s_interr : signal is std.standard.true;
  signal mm2s_new_curdesc : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal mm2s_slverr : STD_LOGIC;
  attribute MARK_DEBUG of mm2s_slverr : signal is std.standard.true;
  signal \n_10_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_11_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_12_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_13_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_14_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_15_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_16_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_17_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_18_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_19_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_20_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_21_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_22_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_23_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_24_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_25_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_26_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_27_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_28_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_29_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_30_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_31_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_32_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_33_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_34_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_35_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_36_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_37_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_38_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_39_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_3_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_40_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_41_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_42_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_43_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_44_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_45_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_46_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_47_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_48_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_49_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_4_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_50_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_51_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_52_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_53_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_54_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_55_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_56_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_57_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_58_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_59_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_5_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_60_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_61_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_62_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_63_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_64_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_65_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_66_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_67_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_68_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_69_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_6_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_70_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_71_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_72_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_73_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_74_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_75_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_76_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_77_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_78_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_79_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_7_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_80_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_8_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal \n_9_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_11_out : STD_LOGIC;
  signal p_12_out : STD_LOGIC;
  signal p_13_out : STD_LOGIC;
  signal p_14_out : STD_LOGIC;
  signal p_15_out : STD_LOGIC;
  signal p_16_out : STD_LOGIC;
  signal p_18_out : STD_LOGIC;
  signal p_19_out : STD_LOGIC;
  signal p_20_out : STD_LOGIC;
  signal p_2_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_6_out : STD_LOGIC;
  signal p_7_out : STD_LOGIC;
  signal p_8_out : STD_LOGIC;
  signal s_axis_mm2s_cmd_tdata : STD_LOGIC_VECTOR ( 71 downto 14 );
  signal s_axis_mm2s_updtptr_tdata : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s_axis_mm2s_updtptr_tlast : STD_LOGIC;
  signal \^s_axis_mm2s_updtptr_tvalid\ : STD_LOGIC;
  signal \^s_axis_mm2s_updtsts_tvalid\ : STD_LOGIC;
  signal \NLW_GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF_cntrlstrm_fifo_wren_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF_cntrlstrm_fifo_din_UNCONNECTED\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \NLW_GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF_mm2s_desc_app0_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF_mm2s_desc_app1_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF_mm2s_desc_app2_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF_mm2s_desc_app3_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF_mm2s_desc_app4_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM_mm2s_cmnd_wr_UNCONNECTED\ : STD_LOGIC;
  attribute C_ENABLE_MULTI_CHANNEL : integer;
  attribute C_ENABLE_MULTI_CHANNEL of \GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF\ : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of \GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF\ : label is "virtex7";
  attribute C_MICRO_DMA : integer;
  attribute C_MICRO_DMA of \GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF\ : label is 0;
  attribute C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH : integer;
  attribute C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH of \GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF\ : label is 32;
  attribute C_M_AXIS_SG_TDATA_WIDTH : integer;
  attribute C_M_AXIS_SG_TDATA_WIDTH of \GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF\ : label is 32;
  attribute C_M_AXI_MM2S_ADDR_WIDTH : integer;
  attribute C_M_AXI_MM2S_ADDR_WIDTH of \GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF\ : label is 32;
  attribute C_M_AXI_SG_ADDR_WIDTH : integer;
  attribute C_M_AXI_SG_ADDR_WIDTH of \GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF\ : label is 32;
  attribute C_PRMRY_IS_ACLK_ASYNC : integer;
  attribute C_PRMRY_IS_ACLK_ASYNC of \GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF\ : label is 0;
  attribute C_SG_INCLUDE_DESC_QUEUE : integer;
  attribute C_SG_INCLUDE_DESC_QUEUE of \GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF\ : label is 1;
  attribute C_SG_INCLUDE_STSCNTRL_STRM : integer;
  attribute C_SG_INCLUDE_STSCNTRL_STRM of \GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF\ : label is 0;
  attribute C_S_AXIS_UPDPTR_TDATA_WIDTH : integer;
  attribute C_S_AXIS_UPDPTR_TDATA_WIDTH of \GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF\ : label is 32;
  attribute C_S_AXIS_UPDSTS_TDATA_WIDTH : integer;
  attribute C_S_AXIS_UPDSTS_TDATA_WIDTH of \GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF\ : label is 33;
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of \GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF\ : label is "yes";
  attribute C_ENABLE_MULTI_CHANNEL of \GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM\ : label is 0;
  attribute C_M_AXI_MM2S_ADDR_WIDTH of \GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM\ : label is 32;
  attribute C_PRMY_CMDFIFO_DEPTH : integer;
  attribute C_PRMY_CMDFIFO_DEPTH of \GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM\ : label is 4;
  attribute C_SG_INCLUDE_DESC_QUEUE of \GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM\ : label is 1;
  attribute C_SG_LENGTH_WIDTH : integer;
  attribute C_SG_LENGTH_WIDTH of \GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM\ : label is 14;
  attribute downgradeipidentifiedwarnings of \GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM\ : label is "yes";
  attribute C_ENABLE_MULTI_CHANNEL of \GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : label is 0;
  attribute C_ENABLE_QUEUE : integer;
  attribute C_ENABLE_QUEUE of \GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : label is 1;
  attribute C_M_AXI_MM2S_ADDR_WIDTH of \GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : label is 32;
  attribute downgradeipidentifiedwarnings of \GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\ : label is "yes";
begin
  mm2s_all_idle <= \^mm2s_all_idle\;
  mm2s_desc_flush <= \^mm2s_desc_flush\;
  s_axis_mm2s_updtptr_tvalid <= \^s_axis_mm2s_updtptr_tvalid\;
  s_axis_mm2s_updtsts_tvalid <= \^s_axis_mm2s_updtsts_tvalid\;
\GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF\: entity work.DMA_axi_dma_mm2s_sg_if
    port map (
      cntrlstrm_fifo_din(32 downto 0) => \NLW_GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF_cntrlstrm_fifo_din_UNCONNECTED\(32 downto 0),
      cntrlstrm_fifo_full => '0',
      cntrlstrm_fifo_wren => \NLW_GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF_cntrlstrm_fifo_wren_UNCONNECTED\,
      desc_available => p_16_out,
      desc_fetch_done => p_15_out,
      desc_fetch_req => p_18_out,
      desc_update_done => p_12_out,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_aresetn => m_axi_sg_aresetn,
      m_axis_ftch1_desc_available => m_axis_ftch1_desc_available,
      m_axis_mm2s_ftch_tdata(31 downto 0) => m_axis_ftch1_tdata(31 downto 0),
      m_axis_mm2s_ftch_tdata_mcdma_new(63 downto 0) => m_axis_ftch1_tdata_mcdma_new(63 downto 0),
      m_axis_mm2s_ftch_tdata_new(96 downto 0) => m_axis_ftch1_tdata_new(96 downto 0),
      m_axis_mm2s_ftch_tlast => p_39_out,
      m_axis_mm2s_ftch_tready => m_axis_mm2s_ftch_tready,
      m_axis_mm2s_ftch_tvalid => p_40_out,
      m_axis_mm2s_ftch_tvalid_new => p_36_out,
      mm2s_decerr => mm2s_decerr,
      mm2s_desc_app0(31 downto 0) => \NLW_GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF_mm2s_desc_app0_UNCONNECTED\(31 downto 0),
      mm2s_desc_app1(31 downto 0) => \NLW_GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF_mm2s_desc_app1_UNCONNECTED\(31 downto 0),
      mm2s_desc_app2(31 downto 0) => \NLW_GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF_mm2s_desc_app2_UNCONNECTED\(31 downto 0),
      mm2s_desc_app3(31 downto 0) => \NLW_GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF_mm2s_desc_app3_UNCONNECTED\(31 downto 0),
      mm2s_desc_app4(31 downto 0) => \NLW_GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF_mm2s_desc_app4_UNCONNECTED\(31 downto 0),
      mm2s_desc_baddress(31 downto 0) => mm2s_desc_baddress(31 downto 0),
      mm2s_desc_blength(22 downto 0) => mm2s_desc_blength(22 downto 0),
      mm2s_desc_blength_s(22 downto 0) => mm2s_desc_blength_s(22 downto 0),
      mm2s_desc_blength_v(22 downto 0) => mm2s_desc_blength_v(22 downto 0),
      mm2s_desc_cmplt => mm2s_desc_cmplt,
      mm2s_desc_eof => mm2s_desc_eof,
      mm2s_desc_info(31 downto 0) => p_0_out(31 downto 0),
      mm2s_desc_sof => mm2s_desc_sof,
      mm2s_done => p_6_out,
      mm2s_ftch_stale_desc => p_54_out,
      mm2s_halt => mm2s_halt,
      mm2s_interr => mm2s_interr,
      mm2s_new_curdesc(31 downto 6) => O2(25 downto 0),
      mm2s_new_curdesc(5 downto 0) => mm2s_new_curdesc(5 downto 0),
      mm2s_new_curdesc_wren => mm2s_new_curdesc_wren,
      mm2s_slverr => mm2s_slverr,
      mm2s_sts_received => p_7_out,
      mm2s_sts_received_clr => p_11_out,
      mm2s_tag(3 downto 0) => p_2_out(3 downto 0),
      packet_in_progress => p_13_out,
      s_axis_mm2s_updtptr_tdata(31 downto 4) => O1(27 downto 0),
      s_axis_mm2s_updtptr_tdata(3 downto 0) => s_axis_mm2s_updtptr_tdata(3 downto 0),
      s_axis_mm2s_updtptr_tlast => s_axis_mm2s_updtptr_tlast,
      s_axis_mm2s_updtptr_tready => p_35_out,
      s_axis_mm2s_updtptr_tvalid => \^s_axis_mm2s_updtptr_tvalid\,
      s_axis_mm2s_updtsts_tdata(32 downto 0) => I21(32 downto 0),
      s_axis_mm2s_updtsts_tlast => I21(33),
      s_axis_mm2s_updtsts_tready => p_34_out,
      s_axis_mm2s_updtsts_tvalid => \^s_axis_mm2s_updtsts_tvalid\,
      updt_pending => p_14_out
    );
\GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM\: entity work.DMA_axi_dma_mm2s_sm
    port map (
      desc_available => p_16_out,
      desc_fetch_done => p_15_out,
      desc_fetch_req => p_18_out,
      desc_update_done => p_12_out,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_aresetn => m_axi_sg_aresetn,
      mm2s_cache_info(31 downto 0) => p_0_out(31 downto 0),
      mm2s_cmnd_data(149 downto 0) => mm2s_cmnd_data(149 downto 0),
      mm2s_cmnd_idle => p_20_out,
      mm2s_cmnd_pending => p_8_out,
      mm2s_cmnd_wr => \NLW_GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM_mm2s_cmnd_wr_UNCONNECTED\,
      mm2s_desc_baddress(31 downto 0) => mm2s_desc_baddress(31 downto 0),
      mm2s_desc_blength(22 downto 0) => mm2s_desc_blength(22 downto 0),
      mm2s_desc_blength_s(22 downto 0) => mm2s_desc_blength_s(22 downto 0),
      mm2s_desc_blength_v(22 downto 0) => mm2s_desc_blength_v(22 downto 0),
      mm2s_desc_eof => mm2s_desc_eof,
      mm2s_desc_flush => \^mm2s_desc_flush\,
      mm2s_desc_sof => mm2s_desc_sof,
      mm2s_ftch_idle => p_59_out,
      mm2s_keyhole => O16(0),
      mm2s_run_stop => I1,
      mm2s_stop => mm2s_stop_i,
      mm2s_sts_idle => p_19_out,
      packet_in_progress => p_13_out,
      updt_pending => p_14_out
    );
\GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\: entity work.DMA_axi_dma_mm2s_cmdsts_if
    port map (
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_aresetn => m_axi_sg_aresetn,
      m_axis_mm2s_sts_tdata(7) => '0',
      m_axis_mm2s_sts_tdata(6 downto 4) => mm2s_sts_wdata(3 downto 1),
      m_axis_mm2s_sts_tdata(3) => '0',
      m_axis_mm2s_sts_tdata(2) => '0',
      m_axis_mm2s_sts_tdata(1) => '0',
      m_axis_mm2s_sts_tdata(0) => mm2s_sts_wdata(0),
      m_axis_mm2s_sts_tkeep(0) => '1',
      m_axis_mm2s_sts_tready => m_axis_mm2s_sts_tready,
      m_axis_mm2s_sts_tvalid => m_axis_mm2s_sts_tvalid_int,
      mm2s_cmnd_data(149 downto 0) => mm2s_cmnd_data(149 downto 0),
      mm2s_cmnd_pending => p_8_out,
      mm2s_cmnd_wr => p_36_out,
      mm2s_decerr => mm2s_decerr,
      mm2s_desc_cmplt => mm2s_desc_cmplt,
      mm2s_done => p_6_out,
      mm2s_err => mm2s_err,
      mm2s_error => dma_mm2s_error,
      mm2s_interr => mm2s_interr,
      mm2s_slverr => mm2s_slverr,
      mm2s_sts_received => p_7_out,
      mm2s_sts_received_clr => p_11_out,
      mm2s_tag(3 downto 0) => p_2_out(3 downto 0),
      mm2s_tailpntr_enble => '1',
      s_axis_mm2s_cmd_tdata(149) => \n_3_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(148) => \n_4_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(147) => \n_5_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(146) => \n_6_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(145) => \n_7_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(144) => \n_8_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(143) => \n_9_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(142) => \n_10_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(141) => \n_11_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(140) => \n_12_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(139) => \n_13_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(138) => \n_14_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(137) => \n_15_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(136) => \n_16_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(135) => \n_17_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(134) => \n_18_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(133) => \n_19_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(132) => \n_20_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(131) => \n_21_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(130) => \n_22_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(129) => \n_23_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(128) => \n_24_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(127) => \n_25_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(126) => \n_26_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(125) => \n_27_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(124) => \n_28_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(123) => \n_29_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(122) => \n_30_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(121) => \n_31_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(120) => \n_32_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(119) => \n_33_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(118) => \n_34_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(117) => \n_35_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(116) => \n_36_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(115) => \n_37_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(114) => \n_38_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(113) => \n_39_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(112) => \n_40_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(111) => \n_41_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(110) => \n_42_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(109) => \n_43_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(108) => \n_44_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(107) => \n_45_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(106) => \n_46_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(105) => \n_47_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(104) => \n_48_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(103) => \n_49_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(102) => \n_50_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(101) => \n_51_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(100) => \n_52_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(99) => \n_53_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(98) => \n_54_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(97) => \n_55_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(96) => \n_56_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(95) => \n_57_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(94) => \n_58_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(93) => \n_59_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(92) => \n_60_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(91) => \n_61_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(90) => \n_62_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(89) => \n_63_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(88) => \n_64_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(87) => \n_65_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(86) => \n_66_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(85) => \n_67_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(84) => \n_68_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(83) => \n_69_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(82) => \n_70_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(81) => \n_71_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(80) => \n_72_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(79) => \n_73_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(78) => \n_74_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(77) => \n_75_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(76) => \n_76_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(75) => \n_77_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(74) => \n_78_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(73) => \n_79_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(72) => \n_80_GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\,
      s_axis_mm2s_cmd_tdata(71 downto 65) => s_axis_mm2s_cmd_tdata(71 downto 65),
      s_axis_mm2s_cmd_tdata(64 downto 32) => mm2s_cmd_wdata(48 downto 16),
      s_axis_mm2s_cmd_tdata(31) => s_axis_mm2s_cmd_tdata(31),
      s_axis_mm2s_cmd_tdata(30) => mm2s_cmd_wdata(15),
      s_axis_mm2s_cmd_tdata(29 downto 24) => s_axis_mm2s_cmd_tdata(29 downto 24),
      s_axis_mm2s_cmd_tdata(23) => mm2s_cmd_wdata(14),
      s_axis_mm2s_cmd_tdata(22 downto 14) => s_axis_mm2s_cmd_tdata(22 downto 14),
      s_axis_mm2s_cmd_tdata(13 downto 0) => mm2s_cmd_wdata(13 downto 0),
      s_axis_mm2s_cmd_tready => s_axis_mm2s_cmd_tready,
      s_axis_mm2s_cmd_tvalid => s_axis_mm2s_cmd_tvalid_split
    );
\GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR\: entity work.DMA_axi_dma_mm2s_sts_mngr
    port map (
      I1 => I1,
      I2(0) => I2(0),
      all_is_idle_d1 => all_is_idle_d1,
      ch1_run_stop_d1 => ch1_run_stop_d1,
      m_axi_sg_aclk => m_axi_sg_aclk,
      mm2s_all_idle => \^mm2s_all_idle\,
      mm2s_halted_set => mm2s_halted_set,
      mm2s_halted_set0 => mm2s_halted_set0
    );
\GEN_MM2S_DMA_CONTROL.mm2s_stop_reg\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => mm2s_stop_i,
      Q => mm2s_stop,
      R => I2(0)
    );
\GEN_PNTR_FOR_CH1.ch1_sg_idle_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
    port map (
      I0 => \^mm2s_desc_flush\,
      I1 => I1,
      I2 => m_axi_sg_aresetn,
      O => O3
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^s_axis_mm2s_updtptr_tvalid\,
      I1 => ptr_queue_full,
      O => I18(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout[33]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^s_axis_mm2s_updtsts_tvalid\,
      I1 => sts_queue_full,
      O => I20(0)
    );
\GNE_SYNC_RESET.sft_rst_dly2_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => p_19_out,
      I1 => p_59_out,
      I2 => p_20_out,
      I3 => p_53_out,
      O => \^mm2s_all_idle\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity DMA_axi_sg_wr_status_cntl is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O1 : out STD_LOGIC;
    sig_wsc2stat_status_valid : out STD_LOGIC;
    sig_wdc_status_going_full : out STD_LOGIC;
    m_axi_sg_bready : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    sig_inhibit_rdy_n : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    I1 : in STD_LOGIC;
    m_axi_sg_bvalid : in STD_LOGIC;
    sig_wr_fifo : in STD_LOGIC;
    sig_push_to_wsc : in STD_LOGIC;
    sig_stat2wsc_status_ready : in STD_LOGIC;
    O5 : in STD_LOGIC;
    p_36_out_0 : in STD_LOGIC;
    follower_full_mm2s : in STD_LOGIC;
    m_axi_sg_aresetn : in STD_LOGIC;
    sig_addr2rsc_cmd_fifo_empty : in STD_LOGIC;
    m_axi_sg_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_s_h_halt_reg : in STD_LOGIC;
    sig_init_reg2 : in STD_LOGIC;
    sig_init_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of DMA_axi_sg_wr_status_cntl : entity is "axi_sg_wr_status_cntl";
end DMA_axi_sg_wr_status_cntl;

architecture STRUCTURE of DMA_axi_sg_wr_status_cntl is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^o2\ : STD_LOGIC;
  signal \n_0_GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1\ : STD_LOGIC;
  signal n_0_sig_halt_reg_i_1 : STD_LOGIC;
  signal \n_0_sig_wdc_statcnt[0]_i_1\ : STD_LOGIC;
  signal \n_0_sig_wdc_statcnt[1]_i_1\ : STD_LOGIC;
  signal \n_0_sig_wdc_statcnt[2]_i_1\ : STD_LOGIC;
  signal \n_0_sig_wdc_statcnt[2]_i_4\ : STD_LOGIC;
  signal \n_0_sig_wdc_statcnt[2]_i_5\ : STD_LOGIC;
  signal \n_12_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO\ : STD_LOGIC;
  signal \n_13_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO\ : STD_LOGIC;
  signal \n_1_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO\ : STD_LOGIC;
  signal \n_2_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO\ : STD_LOGIC;
  signal n_2_I_WRESP_STATUS_FIFO : STD_LOGIC;
  signal \n_3_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO\ : STD_LOGIC;
  signal n_4_I_WRESP_STATUS_FIFO : STD_LOGIC;
  signal \n_8_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO\ : STD_LOGIC;
  signal p_4_out : STD_LOGIC;
  signal sig_coelsc_reg_empty : STD_LOGIC;
  signal sig_dcntl_sfifo_out : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sig_push_coelsc_reg : STD_LOGIC;
  signal sig_rd_empty : STD_LOGIC;
  signal sig_rd_empty_0 : STD_LOGIC;
  signal sig_statcnt_gt_eq_thres : STD_LOGIC;
  signal sig_wdc_statcnt : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sig_wresp_sfifo_out : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^sig_wsc2stat_status_valid\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_btt_is_zero_reg_i_3__0\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of sig_halt_reg_i_1 : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \sig_wdc_statcnt[2]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \sig_wdc_statcnt[2]_i_4\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \sig_wdc_statcnt[2]_i_5\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of sig_wdc_status_going_full_i_1 : label is "soft_lutpair43";
begin
  D(3 downto 0) <= \^d\(3 downto 0);
  O2 <= \^o2\;
  sig_wsc2stat_status_valid <= \^sig_wsc2stat_status_valid\;
\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO\: entity work.\DMA_axi_sg_fifo__parameterized2\
    port map (
      D(2 downto 0) => \^d\(2 downto 0),
      I1 => \n_0_sig_wdc_statcnt[2]_i_4\,
      I2 => \n_0_sig_wdc_statcnt[2]_i_5\,
      I3(0) => sig_wresp_sfifo_out(1),
      I4 => I1,
      O1 => O1,
      O2 => \n_1_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO\,
      O3 => \n_2_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO\,
      O4 => \n_3_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO\,
      O5(0) => sig_rd_empty,
      O6 => \n_8_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO\,
      O7 => O3,
      O8 => \n_12_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO\,
      O9 => \n_13_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO\,
      Q(0) => sig_rd_empty_0,
      \in\(2 downto 0) => \in\(2 downto 0),
      m_axi_sg_aclk => m_axi_sg_aclk,
      \out\(1) => sig_dcntl_sfifo_out(2),
      \out\(0) => sig_dcntl_sfifo_out(0),
      p_4_out => p_4_out,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_init_reg => sig_init_reg,
      sig_init_reg2 => sig_init_reg2,
      sig_push_coelsc_reg => sig_push_coelsc_reg,
      sig_push_to_wsc => sig_push_to_wsc,
      sig_stream_rst => sig_stream_rst,
      sig_wdc_statcnt(2 downto 0) => sig_wdc_statcnt(2 downto 0),
      sig_wr_fifo => sig_wr_fifo
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_coelsc_reg,
      D => n_2_I_WRESP_STATUS_FIFO,
      Q => \^d\(1),
      R => \n_0_GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1\
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
    port map (
      I0 => \^sig_wsc2stat_status_valid\,
      I1 => sig_stat2wsc_status_ready,
      I2 => I1,
      O => \n_0_GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1\
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_coelsc_reg,
      D => p_4_out,
      Q => \^d\(0),
      R => \n_0_GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1\
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_coelsc_reg,
      D => \n_8_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO\,
      Q => \^d\(3),
      S => \n_0_GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1\
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_coelsc_reg,
      D => \n_12_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO\,
      Q => sig_coelsc_reg_empty,
      S => \n_0_GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1\
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(0),
      Q => \^sig_wsc2stat_status_valid\,
      R => \n_0_GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1\
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => sig_push_coelsc_reg,
      D => n_4_I_WRESP_STATUS_FIFO,
      Q => \^d\(2),
      R => \n_0_GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1\
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E000FFFF"
    )
    port map (
      I0 => \^o2\,
      I1 => O5,
      I2 => p_36_out_0,
      I3 => follower_full_mm2s,
      I4 => m_axi_sg_aresetn,
      O => O4
    );
I_WRESP_STATUS_FIFO: entity work.\DMA_axi_sg_fifo__parameterized1\
    port map (
      D(1 downto 0) => \^d\(2 downto 1),
      I1 => \^o2\,
      I2 => I1,
      I3 => \n_2_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO\,
      O1 => n_2_I_WRESP_STATUS_FIFO,
      O2(0) => sig_wresp_sfifo_out(1),
      O3 => n_4_I_WRESP_STATUS_FIFO,
      O5(0) => sig_rd_empty,
      Q(0) => sig_rd_empty_0,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_bready => m_axi_sg_bready,
      m_axi_sg_bresp(1 downto 0) => m_axi_sg_bresp(1 downto 0),
      m_axi_sg_bvalid => m_axi_sg_bvalid,
      \out\(0) => sig_dcntl_sfifo_out(2),
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_init_reg => sig_init_reg,
      sig_init_reg2 => sig_init_reg2,
      sig_stream_rst => sig_stream_rst
    );
\sig_btt_is_zero_reg_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => \^o2\,
      I1 => sig_addr2rsc_cmd_fifo_empty,
      I2 => I1,
      O => O6
    );
sig_halt_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => sig_s_h_halt_reg,
      I1 => \^o2\,
      O => n_0_sig_halt_reg_i_1
    );
sig_halt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => n_0_sig_halt_reg_i_1,
      Q => \^o2\,
      R => sig_stream_rst
    );
\sig_wdc_statcnt[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_3_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO\,
      I1 => sig_wdc_statcnt(0),
      O => \n_0_sig_wdc_statcnt[0]_i_1\
    );
\sig_wdc_statcnt[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F88FFFF88770000"
    )
    port map (
      I0 => \n_13_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO\,
      I1 => sig_wr_fifo,
      I2 => sig_wdc_statcnt(2),
      I3 => sig_wdc_statcnt(0),
      I4 => \n_3_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO\,
      I5 => sig_wdc_statcnt(1),
      O => \n_0_sig_wdc_statcnt[1]_i_1\
    );
\sig_wdc_statcnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_1_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO\,
      I1 => \n_3_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO\,
      I2 => sig_wdc_statcnt(2),
      O => \n_0_sig_wdc_statcnt[2]_i_1\
    );
\sig_wdc_statcnt[2]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"55D5"
    )
    port map (
      I0 => sig_wr_fifo,
      I1 => sig_wdc_statcnt(0),
      I2 => sig_wdc_statcnt(1),
      I3 => sig_wdc_statcnt(2),
      O => \n_0_sig_wdc_statcnt[2]_i_4\
    );
\sig_wdc_statcnt[2]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => sig_wdc_statcnt(2),
      I1 => sig_wdc_statcnt(1),
      I2 => sig_wdc_statcnt(0),
      O => \n_0_sig_wdc_statcnt[2]_i_5\
    );
\sig_wdc_statcnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_sig_wdc_statcnt[0]_i_1\,
      Q => sig_wdc_statcnt(0),
      R => sig_stream_rst
    );
\sig_wdc_statcnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_sig_wdc_statcnt[1]_i_1\,
      Q => sig_wdc_statcnt(1),
      R => sig_stream_rst
    );
\sig_wdc_statcnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_sig_wdc_statcnt[2]_i_1\,
      Q => sig_wdc_statcnt(2),
      R => sig_stream_rst
    );
sig_wdc_status_going_full_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => sig_wdc_statcnt(0),
      I1 => sig_wdc_statcnt(1),
      I2 => sig_wdc_statcnt(2),
      O => sig_statcnt_gt_eq_thres
    );
sig_wdc_status_going_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => sig_statcnt_gt_eq_thres,
      Q => sig_wdc_status_going_full,
      R => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity DMA_blk_mem_gen_v8_2_synth is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    O2 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    DOUTB : out STD_LOGIC_VECTOR ( 289 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I3 : in STD_LOGIC;
    O3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    O6 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    hold_ff_q : in STD_LOGIC;
    sig_skid2dre_wready : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    ENB : in STD_LOGIC;
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    REGCEB : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I5 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DINA : in STD_LOGIC_VECTOR ( 289 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of DMA_blk_mem_gen_v8_2_synth : entity is "blk_mem_gen_v8_2_synth";
end DMA_blk_mem_gen_v8_2_synth;

architecture STRUCTURE of DMA_blk_mem_gen_v8_2_synth is
begin
\gnativebmg.native_blk_mem_gen\: entity work.DMA_blk_mem_gen_top
    port map (
      D(0) => D(0),
      DINA(289 downto 0) => DINA(289 downto 0),
      DOUTB(289 downto 0) => DOUTB(289 downto 0),
      ENB => ENB,
      I1 => I1,
      I2(7 downto 0) => I2(7 downto 0),
      I3 => I3,
      I4 => I4,
      I5(7 downto 0) => I5(7 downto 0),
      O2 => O2,
      O3 => O3,
      O4 => O4,
      O6 => O6,
      Q(2 downto 0) => Q(2 downto 0),
      REGCEB(0) => REGCEB(0),
      SR(0) => SR(0),
      WEBWE(0) => WEBWE(0),
      hold_ff_q => hold_ff_q,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      sig_skid2dre_wready => sig_skid2dre_wready
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity DMA_axi_sg_s2mm_basic_wrap is
  port (
    sig_init_reg : out STD_LOGIC;
    sig_init_reg2 : out STD_LOGIC;
    m_axi_sg_awvalid : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    m_axi_sg_wvalid : out STD_LOGIC;
    m_axi_sg_bready : out STD_LOGIC;
    m_axi_sg_wlast : out STD_LOGIC;
    updt_decerr_i : out STD_LOGIC;
    updt_interr_i : out STD_LOGIC;
    updt_slverr_i : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    m_axi_sg_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_sg_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    p_18_out : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    m_axi_sg_wready : in STD_LOGIC;
    p_3_in : in STD_LOGIC;
    p_36_out_0 : in STD_LOGIC;
    p_2_in : in STD_LOGIC;
    m_axi_sg_bvalid : in STD_LOGIC;
    p_16_out : in STD_LOGIC;
    m_axi_sg_aresetn : in STD_LOGIC;
    m_axi_sg_awready : in STD_LOGIC;
    follower_full_mm2s : in STD_LOGIC;
    sig_addr2rsc_cmd_fifo_empty : in STD_LOGIC;
    m_axi_sg_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I3 : in STD_LOGIC_VECTOR ( 27 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of DMA_axi_sg_s2mm_basic_wrap : entity is "axi_sg_s2mm_basic_wrap";
end DMA_axi_sg_s2mm_basic_wrap;

architecture STRUCTURE of DMA_axi_sg_s2mm_basic_wrap is
  signal \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n\ : STD_LOGIC;
  signal \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_wr_fifo\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o5\ : STD_LOGIC;
  signal n_0_I_WR_STATUS_CNTLR : STD_LOGIC;
  signal n_10_I_CMD_STATUS : STD_LOGIC;
  signal n_10_I_MSTR_SCC : STD_LOGIC;
  signal n_11_I_CMD_STATUS : STD_LOGIC;
  signal n_11_I_MSTR_SCC : STD_LOGIC;
  signal n_12_I_CMD_STATUS : STD_LOGIC;
  signal n_12_I_MSTR_SCC : STD_LOGIC;
  signal n_13_I_CMD_STATUS : STD_LOGIC;
  signal n_13_I_MSTR_SCC : STD_LOGIC;
  signal n_14_I_CMD_STATUS : STD_LOGIC;
  signal n_14_I_MSTR_SCC : STD_LOGIC;
  signal n_15_I_CMD_STATUS : STD_LOGIC;
  signal n_15_I_MSTR_SCC : STD_LOGIC;
  signal n_16_I_CMD_STATUS : STD_LOGIC;
  signal n_16_I_MSTR_SCC : STD_LOGIC;
  signal n_17_I_CMD_STATUS : STD_LOGIC;
  signal n_17_I_MSTR_SCC : STD_LOGIC;
  signal n_18_I_CMD_STATUS : STD_LOGIC;
  signal n_18_I_MSTR_SCC : STD_LOGIC;
  signal n_19_I_CMD_STATUS : STD_LOGIC;
  signal n_19_I_MSTR_SCC : STD_LOGIC;
  signal n_1_I_MSTR_SCC : STD_LOGIC;
  signal n_20_I_CMD_STATUS : STD_LOGIC;
  signal n_20_I_MSTR_SCC : STD_LOGIC;
  signal n_21_I_CMD_STATUS : STD_LOGIC;
  signal n_21_I_MSTR_SCC : STD_LOGIC;
  signal n_22_I_CMD_STATUS : STD_LOGIC;
  signal n_22_I_MSTR_SCC : STD_LOGIC;
  signal n_23_I_CMD_STATUS : STD_LOGIC;
  signal n_23_I_MSTR_SCC : STD_LOGIC;
  signal n_24_I_CMD_STATUS : STD_LOGIC;
  signal n_24_I_MSTR_SCC : STD_LOGIC;
  signal n_25_I_CMD_STATUS : STD_LOGIC;
  signal n_25_I_MSTR_SCC : STD_LOGIC;
  signal n_26_I_CMD_STATUS : STD_LOGIC;
  signal n_26_I_MSTR_SCC : STD_LOGIC;
  signal n_27_I_CMD_STATUS : STD_LOGIC;
  signal n_27_I_MSTR_SCC : STD_LOGIC;
  signal n_28_I_CMD_STATUS : STD_LOGIC;
  signal n_28_I_MSTR_SCC : STD_LOGIC;
  signal n_29_I_CMD_STATUS : STD_LOGIC;
  signal n_29_I_MSTR_SCC : STD_LOGIC;
  signal n_30_I_CMD_STATUS : STD_LOGIC;
  signal n_30_I_MSTR_SCC : STD_LOGIC;
  signal n_31_I_CMD_STATUS : STD_LOGIC;
  signal n_31_I_MSTR_SCC : STD_LOGIC;
  signal n_32_I_CMD_STATUS : STD_LOGIC;
  signal n_32_I_MSTR_SCC : STD_LOGIC;
  signal n_33_I_CMD_STATUS : STD_LOGIC;
  signal n_33_I_MSTR_SCC : STD_LOGIC;
  signal n_34_I_CMD_STATUS : STD_LOGIC;
  signal n_34_I_MSTR_SCC : STD_LOGIC;
  signal n_35_I_CMD_STATUS : STD_LOGIC;
  signal n_35_I_MSTR_SCC : STD_LOGIC;
  signal n_36_I_CMD_STATUS : STD_LOGIC;
  signal n_36_I_MSTR_SCC : STD_LOGIC;
  signal n_37_I_CMD_STATUS : STD_LOGIC;
  signal n_37_I_MSTR_SCC : STD_LOGIC;
  signal n_38_I_CMD_STATUS : STD_LOGIC;
  signal n_38_I_MSTR_SCC : STD_LOGIC;
  signal n_39_I_CMD_STATUS : STD_LOGIC;
  signal n_39_I_MSTR_SCC : STD_LOGIC;
  signal n_3_I_ADDR_CNTL : STD_LOGIC;
  signal n_3_I_WR_DATA_CNTL : STD_LOGIC;
  signal n_40_I_CMD_STATUS : STD_LOGIC;
  signal n_41_I_CMD_STATUS : STD_LOGIC;
  signal n_42_I_CMD_STATUS : STD_LOGIC;
  signal n_4_I_ADDR_CNTL : STD_LOGIC;
  signal n_4_I_MSTR_SCC : STD_LOGIC;
  signal n_4_I_WR_STATUS_CNTLR : STD_LOGIC;
  signal n_6_I_MSTR_SCC : STD_LOGIC;
  signal n_7_I_CMD_STATUS : STD_LOGIC;
  signal n_7_I_MSTR_SCC : STD_LOGIC;
  signal n_8_I_MSTR_SCC : STD_LOGIC;
  signal n_9_I_MSTR_SCC : STD_LOGIC;
  signal n_9_I_WR_STATUS_CNTLR : STD_LOGIC;
  signal sig_addr2data_addr_posted : STD_LOGIC;
  signal sig_addr2wsc_cmd_fifo_empty : STD_LOGIC;
  signal sig_calc2dm_calc_err : STD_LOGIC;
  signal sig_cmd2mstr_cmd_valid : STD_LOGIC;
  signal sig_cmd_reg_empty : STD_LOGIC;
  signal sig_data2all_tlast_error : STD_LOGIC;
  signal sig_data2wsc_calc_err : STD_LOGIC;
  signal sig_data2wsc_cmd_cmplt : STD_LOGIC;
  signal sig_data2wsc_last_err : STD_LOGIC;
  signal \^sig_init_reg\ : STD_LOGIC;
  signal \^sig_init_reg2\ : STD_LOGIC;
  signal sig_mstr2data_cmd_valid : STD_LOGIC;
  signal sig_push_addr_reg1_out : STD_LOGIC;
  signal sig_push_to_wsc : STD_LOGIC;
  signal sig_s_h_halt_reg : STD_LOGIC;
  signal sig_stat2wsc_status_ready : STD_LOGIC;
  signal sig_wdc_status_going_full : STD_LOGIC;
  signal sig_wsc2stat_status : STD_LOGIC_VECTOR ( 6 downto 4 );
  signal sig_wsc2stat_status_valid : STD_LOGIC;
begin
  O2 <= \^o2\;
  O5 <= \^o5\;
  sig_init_reg <= \^sig_init_reg\;
  sig_init_reg2 <= \^sig_init_reg2\;
I_ADDR_CNTL: entity work.\DMA_axi_sg_addr_cntl__parameterized0\
    port map (
      I1 => n_4_I_MSTR_SCC,
      I2 => \^o2\,
      I3 => I1,
      I4(1) => n_38_I_MSTR_SCC,
      I4(0) => n_39_I_MSTR_SCC,
      O1 => n_3_I_ADDR_CNTL,
      O2 => n_4_I_ADDR_CNTL,
      Q(31) => n_6_I_MSTR_SCC,
      Q(30) => n_7_I_MSTR_SCC,
      Q(29) => n_8_I_MSTR_SCC,
      Q(28) => n_9_I_MSTR_SCC,
      Q(27) => n_10_I_MSTR_SCC,
      Q(26) => n_11_I_MSTR_SCC,
      Q(25) => n_12_I_MSTR_SCC,
      Q(24) => n_13_I_MSTR_SCC,
      Q(23) => n_14_I_MSTR_SCC,
      Q(22) => n_15_I_MSTR_SCC,
      Q(21) => n_16_I_MSTR_SCC,
      Q(20) => n_17_I_MSTR_SCC,
      Q(19) => n_18_I_MSTR_SCC,
      Q(18) => n_19_I_MSTR_SCC,
      Q(17) => n_20_I_MSTR_SCC,
      Q(16) => n_21_I_MSTR_SCC,
      Q(15) => n_22_I_MSTR_SCC,
      Q(14) => n_23_I_MSTR_SCC,
      Q(13) => n_24_I_MSTR_SCC,
      Q(12) => n_25_I_MSTR_SCC,
      Q(11) => n_26_I_MSTR_SCC,
      Q(10) => n_27_I_MSTR_SCC,
      Q(9) => n_28_I_MSTR_SCC,
      Q(8) => n_29_I_MSTR_SCC,
      Q(7) => n_30_I_MSTR_SCC,
      Q(6) => n_31_I_MSTR_SCC,
      Q(5) => n_32_I_MSTR_SCC,
      Q(4) => n_33_I_MSTR_SCC,
      Q(3) => n_34_I_MSTR_SCC,
      Q(2) => n_35_I_MSTR_SCC,
      Q(1) => n_36_I_MSTR_SCC,
      Q(0) => n_37_I_MSTR_SCC,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_awaddr(31 downto 0) => m_axi_sg_awaddr(31 downto 0),
      m_axi_sg_awburst(1 downto 0) => m_axi_sg_awburst(1 downto 0),
      m_axi_sg_awlen(7 downto 0) => m_axi_sg_awlen(7 downto 0),
      m_axi_sg_awready => m_axi_sg_awready,
      m_axi_sg_awsize(2 downto 0) => m_axi_sg_awsize(2 downto 0),
      m_axi_sg_awvalid => m_axi_sg_awvalid,
      sig_addr2data_addr_posted => sig_addr2data_addr_posted,
      sig_addr2wsc_cmd_fifo_empty => sig_addr2wsc_cmd_fifo_empty,
      sig_calc2dm_calc_err => sig_calc2dm_calc_err,
      sig_cmd2mstr_cmd_valid => sig_cmd2mstr_cmd_valid,
      sig_cmd_reg_empty => sig_cmd_reg_empty,
      sig_data2all_tlast_error => sig_data2all_tlast_error,
      sig_push_addr_reg1_out => sig_push_addr_reg1_out,
      sig_stream_rst => sig_stream_rst
    );
I_CMD_STATUS: entity work.DMA_axi_sg_cmd_status
    port map (
      D(3) => n_0_I_WR_STATUS_CNTLR,
      D(2 downto 0) => sig_wsc2stat_status(6 downto 4),
      I1 => n_3_I_ADDR_CNTL,
      I2 => I1,
      I3 => n_4_I_ADDR_CNTL,
      I4 => n_1_I_MSTR_SCC,
      I5(27 downto 0) => I3(27 downto 0),
      O1 => \^sig_init_reg\,
      O2 => \^sig_init_reg2\,
      O3 => O1,
      O4 => n_7_I_CMD_STATUS,
      O5 => O3,
      Q(32) => n_10_I_CMD_STATUS,
      Q(31) => n_11_I_CMD_STATUS,
      Q(30) => n_12_I_CMD_STATUS,
      Q(29) => n_13_I_CMD_STATUS,
      Q(28) => n_14_I_CMD_STATUS,
      Q(27) => n_15_I_CMD_STATUS,
      Q(26) => n_16_I_CMD_STATUS,
      Q(25) => n_17_I_CMD_STATUS,
      Q(24) => n_18_I_CMD_STATUS,
      Q(23) => n_19_I_CMD_STATUS,
      Q(22) => n_20_I_CMD_STATUS,
      Q(21) => n_21_I_CMD_STATUS,
      Q(20) => n_22_I_CMD_STATUS,
      Q(19) => n_23_I_CMD_STATUS,
      Q(18) => n_24_I_CMD_STATUS,
      Q(17) => n_25_I_CMD_STATUS,
      Q(16) => n_26_I_CMD_STATUS,
      Q(15) => n_27_I_CMD_STATUS,
      Q(14) => n_28_I_CMD_STATUS,
      Q(13) => n_29_I_CMD_STATUS,
      Q(12) => n_30_I_CMD_STATUS,
      Q(11) => n_31_I_CMD_STATUS,
      Q(10) => n_32_I_CMD_STATUS,
      Q(9) => n_33_I_CMD_STATUS,
      Q(8) => n_34_I_CMD_STATUS,
      Q(7) => n_35_I_CMD_STATUS,
      Q(6) => n_36_I_CMD_STATUS,
      Q(5) => n_37_I_CMD_STATUS,
      Q(4) => n_38_I_CMD_STATUS,
      Q(3) => n_39_I_CMD_STATUS,
      Q(2) => n_40_I_CMD_STATUS,
      Q(1) => n_41_I_CMD_STATUS,
      Q(0) => n_42_I_CMD_STATUS,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_aresetn => m_axi_sg_aresetn,
      p_16_out => p_16_out,
      p_18_out => p_18_out,
      sig_cmd2mstr_cmd_valid => sig_cmd2mstr_cmd_valid,
      sig_cmd_reg_empty => sig_cmd_reg_empty,
      sig_stat2wsc_status_ready => sig_stat2wsc_status_ready,
      sig_stream_rst => sig_stream_rst,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid,
      updt_decerr_i => updt_decerr_i,
      updt_interr_i => updt_interr_i,
      updt_slverr_i => updt_slverr_i
    );
I_MSTR_SCC: entity work.DMA_axi_sg_scc_wr
    port map (
      I1 => n_7_I_CMD_STATUS,
      I2 => \^o2\,
      I3 => I1,
      I4(32) => n_10_I_CMD_STATUS,
      I4(31) => n_11_I_CMD_STATUS,
      I4(30) => n_12_I_CMD_STATUS,
      I4(29) => n_13_I_CMD_STATUS,
      I4(28) => n_14_I_CMD_STATUS,
      I4(27) => n_15_I_CMD_STATUS,
      I4(26) => n_16_I_CMD_STATUS,
      I4(25) => n_17_I_CMD_STATUS,
      I4(24) => n_18_I_CMD_STATUS,
      I4(23) => n_19_I_CMD_STATUS,
      I4(22) => n_20_I_CMD_STATUS,
      I4(21) => n_21_I_CMD_STATUS,
      I4(20) => n_22_I_CMD_STATUS,
      I4(19) => n_23_I_CMD_STATUS,
      I4(18) => n_24_I_CMD_STATUS,
      I4(17) => n_25_I_CMD_STATUS,
      I4(16) => n_26_I_CMD_STATUS,
      I4(15) => n_27_I_CMD_STATUS,
      I4(14) => n_28_I_CMD_STATUS,
      I4(13) => n_29_I_CMD_STATUS,
      I4(12) => n_30_I_CMD_STATUS,
      I4(11) => n_31_I_CMD_STATUS,
      I4(10) => n_32_I_CMD_STATUS,
      I4(9) => n_33_I_CMD_STATUS,
      I4(8) => n_34_I_CMD_STATUS,
      I4(7) => n_35_I_CMD_STATUS,
      I4(6) => n_36_I_CMD_STATUS,
      I4(5) => n_37_I_CMD_STATUS,
      I4(4) => n_38_I_CMD_STATUS,
      I4(3) => n_39_I_CMD_STATUS,
      I4(2) => n_40_I_CMD_STATUS,
      I4(1) => n_41_I_CMD_STATUS,
      I4(0) => n_42_I_CMD_STATUS,
      O1 => n_1_I_MSTR_SCC,
      O2 => n_4_I_MSTR_SCC,
      O3(1) => n_38_I_MSTR_SCC,
      O3(0) => n_39_I_MSTR_SCC,
      Q(31) => n_6_I_MSTR_SCC,
      Q(30) => n_7_I_MSTR_SCC,
      Q(29) => n_8_I_MSTR_SCC,
      Q(28) => n_9_I_MSTR_SCC,
      Q(27) => n_10_I_MSTR_SCC,
      Q(26) => n_11_I_MSTR_SCC,
      Q(25) => n_12_I_MSTR_SCC,
      Q(24) => n_13_I_MSTR_SCC,
      Q(23) => n_14_I_MSTR_SCC,
      Q(22) => n_15_I_MSTR_SCC,
      Q(21) => n_16_I_MSTR_SCC,
      Q(20) => n_17_I_MSTR_SCC,
      Q(19) => n_18_I_MSTR_SCC,
      Q(18) => n_19_I_MSTR_SCC,
      Q(17) => n_20_I_MSTR_SCC,
      Q(16) => n_21_I_MSTR_SCC,
      Q(15) => n_22_I_MSTR_SCC,
      Q(14) => n_23_I_MSTR_SCC,
      Q(13) => n_24_I_MSTR_SCC,
      Q(12) => n_25_I_MSTR_SCC,
      Q(11) => n_26_I_MSTR_SCC,
      Q(10) => n_27_I_MSTR_SCC,
      Q(9) => n_28_I_MSTR_SCC,
      Q(8) => n_29_I_MSTR_SCC,
      Q(7) => n_30_I_MSTR_SCC,
      Q(6) => n_31_I_MSTR_SCC,
      Q(5) => n_32_I_MSTR_SCC,
      Q(4) => n_33_I_MSTR_SCC,
      Q(3) => n_34_I_MSTR_SCC,
      Q(2) => n_35_I_MSTR_SCC,
      Q(1) => n_36_I_MSTR_SCC,
      Q(0) => n_37_I_MSTR_SCC,
      SR(0) => n_3_I_WR_DATA_CNTL,
      m_axi_sg_aclk => m_axi_sg_aclk,
      sig_addr2wsc_cmd_fifo_empty => sig_addr2wsc_cmd_fifo_empty,
      sig_calc2dm_calc_err => sig_calc2dm_calc_err,
      sig_cmd2mstr_cmd_valid => sig_cmd2mstr_cmd_valid,
      sig_cmd_reg_empty => sig_cmd_reg_empty,
      sig_data2all_tlast_error => sig_data2all_tlast_error,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_push_addr_reg1_out => sig_push_addr_reg1_out,
      sig_stream_rst => sig_stream_rst
    );
I_RESET: entity work.DMA_axi_sg_reset
    port map (
      m_axi_sg_aclk => m_axi_sg_aclk,
      sig_s_h_halt_reg => sig_s_h_halt_reg,
      sig_stream_rst => sig_stream_rst
    );
I_WR_DATA_CNTL: entity work.DMA_axi_sg_wrdata_cntl
    port map (
      I1 => I1,
      I2 => \^o2\,
      I3 => I2,
      I4 => n_9_I_WR_STATUS_CNTLR,
      I5 => n_4_I_WR_STATUS_CNTLR,
      O5 => \^o5\,
      SR(0) => n_3_I_WR_DATA_CNTL,
      \in\(2) => sig_data2wsc_calc_err,
      \in\(1) => sig_data2wsc_last_err,
      \in\(0) => sig_data2wsc_cmd_cmplt,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_wlast => m_axi_sg_wlast,
      m_axi_sg_wready => m_axi_sg_wready,
      m_axi_sg_wvalid => m_axi_sg_wvalid,
      p_2_in => p_2_in,
      p_36_out_0 => p_36_out_0,
      p_3_in => p_3_in,
      sig_addr2data_addr_posted => sig_addr2data_addr_posted,
      sig_addr2wsc_cmd_fifo_empty => sig_addr2wsc_cmd_fifo_empty,
      sig_calc2dm_calc_err => sig_calc2dm_calc_err,
      sig_data2all_tlast_error => sig_data2all_tlast_error,
      sig_inhibit_rdy_n => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n\,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_push_to_wsc => sig_push_to_wsc,
      sig_stat2wsc_status_ready => sig_stat2wsc_status_ready,
      sig_stream_rst => sig_stream_rst,
      sig_wdc_status_going_full => sig_wdc_status_going_full,
      sig_wr_fifo => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_wr_fifo\,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid
    );
I_WR_STATUS_CNTLR: entity work.DMA_axi_sg_wr_status_cntl
    port map (
      D(3) => n_0_I_WR_STATUS_CNTLR,
      D(2 downto 0) => sig_wsc2stat_status(6 downto 4),
      I1 => I1,
      O1 => n_4_I_WR_STATUS_CNTLR,
      O2 => \^o2\,
      O3 => n_9_I_WR_STATUS_CNTLR,
      O4 => O4,
      O5 => \^o5\,
      O6 => O6,
      follower_full_mm2s => follower_full_mm2s,
      \in\(2) => sig_data2wsc_calc_err,
      \in\(1) => sig_data2wsc_last_err,
      \in\(0) => sig_data2wsc_cmd_cmplt,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_aresetn => m_axi_sg_aresetn,
      m_axi_sg_bready => m_axi_sg_bready,
      m_axi_sg_bresp(1 downto 0) => m_axi_sg_bresp(1 downto 0),
      m_axi_sg_bvalid => m_axi_sg_bvalid,
      p_36_out_0 => p_36_out_0,
      sig_addr2rsc_cmd_fifo_empty => sig_addr2rsc_cmd_fifo_empty,
      sig_inhibit_rdy_n => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n\,
      sig_init_reg => \^sig_init_reg\,
      sig_init_reg2 => \^sig_init_reg2\,
      sig_push_to_wsc => sig_push_to_wsc,
      sig_s_h_halt_reg => sig_s_h_halt_reg,
      sig_stat2wsc_status_ready => sig_stat2wsc_status_ready,
      sig_stream_rst => sig_stream_rst,
      sig_wdc_status_going_full => sig_wdc_status_going_full,
      sig_wr_fifo => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_wr_fifo\,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \DMA_blk_mem_gen_v8_2__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    O2 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    DOUTB : out STD_LOGIC_VECTOR ( 289 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I3 : in STD_LOGIC;
    O3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    O6 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    hold_ff_q : in STD_LOGIC;
    sig_skid2dre_wready : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    ENB : in STD_LOGIC;
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    REGCEB : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I5 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DINA : in STD_LOGIC_VECTOR ( 289 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \DMA_blk_mem_gen_v8_2__parameterized0\ : entity is "blk_mem_gen_v8_2";
end \DMA_blk_mem_gen_v8_2__parameterized0\;

architecture STRUCTURE of \DMA_blk_mem_gen_v8_2__parameterized0\ is
begin
inst_blk_mem_gen: entity work.DMA_blk_mem_gen_v8_2_synth
    port map (
      D(0) => D(0),
      DINA(289 downto 0) => DINA(289 downto 0),
      DOUTB(289 downto 0) => DOUTB(289 downto 0),
      ENB => ENB,
      I1 => I1,
      I2(7 downto 0) => I2(7 downto 0),
      I3 => I3,
      I4 => I4,
      I5(7 downto 0) => I5(7 downto 0),
      O2 => O2,
      O3 => O3,
      O4 => O4,
      O6 => O6,
      Q(2 downto 0) => Q(2 downto 0),
      REGCEB(0) => REGCEB(0),
      SR(0) => SR(0),
      WEBWE(0) => WEBWE(0),
      hold_ff_q => hold_ff_q,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      sig_skid2dre_wready => sig_skid2dre_wready
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity DMA_axi_sg_datamover is
  port (
    m_axi_sg_arvalid : out STD_LOGIC;
    m_axi_sg_rready : out STD_LOGIC;
    m_axi_sg_awvalid : out STD_LOGIC;
    s_axis_ftch_cmd_tready : out STD_LOGIC;
    s_axis_updt_cmd_tready : out STD_LOGIC;
    O1 : out STD_LOGIC;
    ftch_decerr_i : out STD_LOGIC;
    ftch_interr_i : out STD_LOGIC;
    ftch_slverr_i : out STD_LOGIC;
    sig_halt_reg : out STD_LOGIC;
    m_axi_sg_wvalid : out STD_LOGIC;
    m_axi_sg_bready : out STD_LOGIC;
    m_axi_sg_wlast : out STD_LOGIC;
    updt_decerr_i : out STD_LOGIC;
    updt_interr_i : out STD_LOGIC;
    updt_slverr_i : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    m_axi_sg_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_sg_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_sg_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    m_axi_sg_rvalid : in STD_LOGIC;
    m_axi_sg_rlast : in STD_LOGIC;
    s_axis_ftch_cmd_tvalid : in STD_LOGIC;
    I1 : in STD_LOGIC;
    p_18_out : in STD_LOGIC;
    I2 : in STD_LOGIC;
    m_axi_sg_wready : in STD_LOGIC;
    p_3_in : in STD_LOGIC;
    p_36_out_0 : in STD_LOGIC;
    p_2_in : in STD_LOGIC;
    m_axi_sg_bvalid : in STD_LOGIC;
    p_16_out : in STD_LOGIC;
    m_axi_sg_aresetn : in STD_LOGIC;
    m_axi_sg_arready : in STD_LOGIC;
    m_axi_sg_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_awready : in STD_LOGIC;
    follower_full_mm2s : in STD_LOGIC;
    m_axi_sg_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    D : in STD_LOGIC_VECTOR ( 25 downto 0 );
    I3 : in STD_LOGIC_VECTOR ( 27 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of DMA_axi_sg_datamover : entity is "axi_sg_datamover";
end DMA_axi_sg_datamover;

architecture STRUCTURE of DMA_axi_sg_datamover is
  signal \I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg\ : STD_LOGIC;
  signal \I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg2\ : STD_LOGIC;
  signal \n_14_GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER\ : STD_LOGIC;
  signal sig_addr2rsc_cmd_fifo_empty : STD_LOGIC;
  signal \^sig_halt_reg\ : STD_LOGIC;
begin
  sig_halt_reg <= \^sig_halt_reg\;
\GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER\: entity work.DMA_axi_sg_mm2s_basic_wrap
    port map (
      D(25 downto 0) => D(25 downto 0),
      I1 => \^sig_halt_reg\,
      I2 => I1,
      I3 => \n_14_GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER\,
      O1 => O1,
      ftch_decerr_i => ftch_decerr_i,
      ftch_interr_i => ftch_interr_i,
      ftch_slverr_i => ftch_slverr_i,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_araddr(31 downto 0) => m_axi_sg_araddr(31 downto 0),
      m_axi_sg_arburst(1 downto 0) => m_axi_sg_arburst(1 downto 0),
      m_axi_sg_arlen(7 downto 0) => m_axi_sg_arlen(7 downto 0),
      m_axi_sg_arready => m_axi_sg_arready,
      m_axi_sg_arsize(2 downto 0) => m_axi_sg_arsize(2 downto 0),
      m_axi_sg_arvalid => m_axi_sg_arvalid,
      m_axi_sg_rlast => m_axi_sg_rlast,
      m_axi_sg_rready => m_axi_sg_rready,
      m_axi_sg_rresp(1 downto 0) => m_axi_sg_rresp(1 downto 0),
      m_axi_sg_rvalid => m_axi_sg_rvalid,
      p_16_out => p_16_out,
      s_axis_ftch_cmd_tready => s_axis_ftch_cmd_tready,
      s_axis_ftch_cmd_tvalid => s_axis_ftch_cmd_tvalid,
      sig_addr2rsc_cmd_fifo_empty => sig_addr2rsc_cmd_fifo_empty,
      sig_init_reg => \I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg\,
      sig_init_reg2 => \I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg2\,
      sig_stream_rst => sig_stream_rst
    );
\GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER\: entity work.DMA_axi_sg_s2mm_basic_wrap
    port map (
      I1 => I1,
      I2 => I2,
      I3(27 downto 0) => I3(27 downto 0),
      O1 => s_axis_updt_cmd_tready,
      O2 => \^sig_halt_reg\,
      O3 => O2,
      O4 => O3,
      O5 => O4,
      O6 => \n_14_GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER\,
      follower_full_mm2s => follower_full_mm2s,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_aresetn => m_axi_sg_aresetn,
      m_axi_sg_awaddr(31 downto 0) => m_axi_sg_awaddr(31 downto 0),
      m_axi_sg_awburst(1 downto 0) => m_axi_sg_awburst(1 downto 0),
      m_axi_sg_awlen(7 downto 0) => m_axi_sg_awlen(7 downto 0),
      m_axi_sg_awready => m_axi_sg_awready,
      m_axi_sg_awsize(2 downto 0) => m_axi_sg_awsize(2 downto 0),
      m_axi_sg_awvalid => m_axi_sg_awvalid,
      m_axi_sg_bready => m_axi_sg_bready,
      m_axi_sg_bresp(1 downto 0) => m_axi_sg_bresp(1 downto 0),
      m_axi_sg_bvalid => m_axi_sg_bvalid,
      m_axi_sg_wlast => m_axi_sg_wlast,
      m_axi_sg_wready => m_axi_sg_wready,
      m_axi_sg_wvalid => m_axi_sg_wvalid,
      p_16_out => p_16_out,
      p_18_out => p_18_out,
      p_2_in => p_2_in,
      p_36_out_0 => p_36_out_0,
      p_3_in => p_3_in,
      sig_addr2rsc_cmd_fifo_empty => sig_addr2rsc_cmd_fifo_empty,
      sig_init_reg => \I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg\,
      sig_init_reg2 => \I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg2\,
      sig_stream_rst => sig_stream_rst,
      updt_decerr_i => updt_decerr_i,
      updt_interr_i => updt_interr_i,
      updt_slverr_i => updt_slverr_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity DMA_memory is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    O2 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    DOUTB : out STD_LOGIC_VECTOR ( 289 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I3 : in STD_LOGIC;
    O3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    O6 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    hold_ff_q : in STD_LOGIC;
    sig_skid2dre_wready : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    ENB : in STD_LOGIC;
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    REGCEB : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I5 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DINA : in STD_LOGIC_VECTOR ( 289 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of DMA_memory : entity is "memory";
end DMA_memory;

architecture STRUCTURE of DMA_memory is
begin
\gbm.gbmg.gbmgb.ngecc.bmg\: entity work.\DMA_blk_mem_gen_v8_2__parameterized0\
    port map (
      D(0) => D(0),
      DINA(289 downto 0) => DINA(289 downto 0),
      DOUTB(289 downto 0) => DOUTB(289 downto 0),
      ENB => ENB,
      I1 => I1,
      I2(7 downto 0) => I2(7 downto 0),
      I3 => I3,
      I4 => I4,
      I5(7 downto 0) => I5(7 downto 0),
      O2 => O2,
      O3 => O3,
      O4 => O4,
      O6 => O6,
      Q(2 downto 0) => Q(2 downto 0),
      REGCEB(0) => REGCEB(0),
      SR(0) => SR(0),
      WEBWE(0) => WEBWE(0),
      hold_ff_q => hold_ff_q,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      sig_skid2dre_wready => sig_skid2dre_wready
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity DMA_axi_sg is
  port (
    p_54_out : out STD_LOGIC;
    ch1_active_i : out STD_LOGIC;
    ch2_stale_descriptor : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O1 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_ftch1_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    p_40_out : out STD_LOGIC;
    p_39_out : out STD_LOGIC;
    m_axis_ftch1_tdata_new : out STD_LOGIC_VECTOR ( 96 downto 0 );
    m_axis_ftch1_tdata_mcdma_new : out STD_LOGIC_VECTOR ( 63 downto 0 );
    p_36_out : out STD_LOGIC;
    m_axis_ftch1_desc_available : out STD_LOGIC;
    m_axis_mm2s_cntrl_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_mm2s_cntrl_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_mm2s_cntrl_tvalid : out STD_LOGIC;
    m_axis_mm2s_cntrl_tlast : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_arvalid : out STD_LOGIC;
    m_axi_sg_rready : out STD_LOGIC;
    m_axi_sg_awvalid : out STD_LOGIC;
    O2 : out STD_LOGIC;
    p_44_out : out STD_LOGIC;
    p_45_out : out STD_LOGIC;
    p_59_out : out STD_LOGIC;
    p_53_out : out STD_LOGIC;
    mm2s_halted_set0 : out STD_LOGIC;
    mm2s_stop_i : out STD_LOGIC;
    m_axi_sg_wvalid : out STD_LOGIC;
    m_axi_sg_bready : out STD_LOGIC;
    m_axi_sg_wlast : out STD_LOGIC;
    p_58_out : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    p_49_out : out STD_LOGIC;
    p_50_out : out STD_LOGIC;
    p_47_out : out STD_LOGIC;
    p_51_out : out STD_LOGIC;
    p_57_out : out STD_LOGIC;
    p_56_out : out STD_LOGIC;
    p_48_out : out STD_LOGIC;
    p_46_out : out STD_LOGIC;
    sg_ftch_error0 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    m_axi_sg_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    sts_queue_full : out STD_LOGIC;
    O5 : out STD_LOGIC;
    ptr_queue_full : out STD_LOGIC;
    p_34_out : out STD_LOGIC;
    p_35_out : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    O12 : out STD_LOGIC;
    O13 : out STD_LOGIC;
    O14 : out STD_LOGIC;
    O15 : out STD_LOGIC;
    O16 : out STD_LOGIC;
    O17 : out STD_LOGIC;
    O18 : out STD_LOGIC;
    O19 : out STD_LOGIC;
    O20 : out STD_LOGIC;
    O21 : out STD_LOGIC;
    O22 : out STD_LOGIC;
    O23 : out STD_LOGIC;
    O24 : out STD_LOGIC;
    O25 : out STD_LOGIC;
    O26 : out STD_LOGIC;
    O27 : out STD_LOGIC;
    O28 : out STD_LOGIC;
    O29 : out STD_LOGIC;
    O30 : out STD_LOGIC;
    O31 : out STD_LOGIC;
    m_axi_sg_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_sg_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_sg_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ch1_delay_cnt_en : out STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    m_axi_sg_aresetn : in STD_LOGIC;
    I1 : in STD_LOGIC;
    mm2s_desc_flush : in STD_LOGIC;
    I2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_rlast : in STD_LOGIC;
    m_axi_sg_rvalid : in STD_LOGIC;
    data_concat : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_mm2s_ftch_tready : in STD_LOGIC;
    m_axis_mm2s_cntrl_tready : in STD_LOGIC;
    ch1_dly_fast_incr3_out : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    I3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_11_out : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    mm2s_halt_cmplt : in STD_LOGIC;
    mm2s_all_idle : in STD_LOGIC;
    I4 : in STD_LOGIC;
    dma_mm2s_error : in STD_LOGIC;
    soft_reset : in STD_LOGIC;
    m_axi_sg_wready : in STD_LOGIC;
    m_axi_sg_bvalid : in STD_LOGIC;
    I5 : in STD_LOGIC;
    mm2s_irqthresh_wren : in STD_LOGIC;
    I6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    I11 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    I14 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    I15 : in STD_LOGIC_VECTOR ( 25 downto 0 );
    tailpntr_updated_d1 : in STD_LOGIC;
    tailpntr_updated_d2 : in STD_LOGIC;
    I16 : in STD_LOGIC;
    cyclic_enable : in STD_LOGIC;
    m_axi_sg_arready : in STD_LOGIC;
    m_axi_sg_awready : in STD_LOGIC;
    s_axis_mm2s_updtsts_tvalid : in STD_LOGIC;
    I17 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axis_mm2s_updtptr_tvalid : in STD_LOGIC;
    m_axi_sg_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I18 : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 27 downto 0 );
    ch1_run_stop_d1 : in STD_LOGIC;
    I19 : in STD_LOGIC;
    I20 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I21 : in STD_LOGIC_VECTOR ( 33 downto 0 );
    I22 : in STD_LOGIC;
    axi_dma_tstvec : in STD_LOGIC_VECTOR ( 0 to 0 );
    I23 : in STD_LOGIC;
    I24 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of DMA_axi_sg : entity is "axi_sg";
end DMA_axi_sg;

architecture STRUCTURE of DMA_axi_sg is
  signal \GEN_QUEUE.I_UPDT_DESC_QUEUE/follower_empty_mm2s\ : STD_LOGIC;
  signal \GEN_QUEUE.I_UPDT_DESC_QUEUE/follower_full_mm2s\ : STD_LOGIC;
  signal \GEN_QUEUE.I_UPDT_DESC_QUEUE/in00\ : STD_LOGIC;
  signal \GEN_QUEUE.I_UPDT_DESC_QUEUE/in005_out\ : STD_LOGIC;
  signal \GEN_QUEUE.I_UPDT_DESC_QUEUE/p_0_in4_in\ : STD_LOGIC;
  signal \GEN_QUEUE.I_UPDT_DESC_QUEUE/p_2_in\ : STD_LOGIC;
  signal \GEN_QUEUE.I_UPDT_DESC_QUEUE/p_3_in\ : STD_LOGIC;
  signal \GEN_QUEUE.I_UPDT_DESC_QUEUE/ptr_queue_empty\ : STD_LOGIC;
  signal \GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_halt_reg\ : STD_LOGIC;
  signal \I_FTCH_CMDSTS_IF/ftch_decerr_i\ : STD_LOGIC;
  signal \I_FTCH_CMDSTS_IF/ftch_interr_i\ : STD_LOGIC;
  signal \I_FTCH_CMDSTS_IF/ftch_slverr_i\ : STD_LOGIC;
  signal \I_FTCH_PNTR_MNGR/p_2_in\ : STD_LOGIC;
  signal \I_UPDT_CMDSTS_IF/updt_decerr_i\ : STD_LOGIC;
  signal \I_UPDT_CMDSTS_IF/updt_interr_i\ : STD_LOGIC;
  signal \I_UPDT_CMDSTS_IF/updt_slverr_i\ : STD_LOGIC;
  signal L : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \^o10\ : STD_LOGIC;
  signal \^o11\ : STD_LOGIC;
  signal \^o12\ : STD_LOGIC;
  signal \^o13\ : STD_LOGIC;
  signal \^o14\ : STD_LOGIC;
  signal \^o15\ : STD_LOGIC;
  signal \^o16\ : STD_LOGIC;
  signal \^o17\ : STD_LOGIC;
  signal \^o18\ : STD_LOGIC;
  signal \^o19\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o20\ : STD_LOGIC;
  signal \^o21\ : STD_LOGIC;
  signal \^o22\ : STD_LOGIC;
  signal \^o23\ : STD_LOGIC;
  signal \^o24\ : STD_LOGIC;
  signal \^o25\ : STD_LOGIC;
  signal \^o26\ : STD_LOGIC;
  signal \^o27\ : STD_LOGIC;
  signal \^o28\ : STD_LOGIC;
  signal \^o29\ : STD_LOGIC;
  signal \^o30\ : STD_LOGIC;
  signal \^o31\ : STD_LOGIC;
  signal \^o6\ : STD_LOGIC;
  signal \^o7\ : STD_LOGIC;
  signal \^o8\ : STD_LOGIC;
  signal \^o9\ : STD_LOGIC;
  signal ch1_ftch_queue_empty : STD_LOGIC;
  signal ch1_nxtdesc_wren : STD_LOGIC;
  signal ch1_sg_idle : STD_LOGIC;
  signal ch2_ftch_active : STD_LOGIC;
  signal ftch_cmnd_data : STD_LOGIC_VECTOR ( 63 downto 38 );
  signal ftch_cmnd_wr : STD_LOGIC;
  signal ftch_error_addr_reg : STD_LOGIC_VECTOR ( 31 downto 6 );
  signal ftch_stale_desc : STD_LOGIC;
  signal \n_0_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\ : STD_LOGIC;
  signal \n_0_ftch_error_addr[10]_i_1\ : STD_LOGIC;
  signal \n_0_ftch_error_addr[11]_i_1\ : STD_LOGIC;
  signal \n_0_ftch_error_addr[12]_i_1\ : STD_LOGIC;
  signal \n_0_ftch_error_addr[13]_i_1\ : STD_LOGIC;
  signal \n_0_ftch_error_addr[14]_i_1\ : STD_LOGIC;
  signal \n_0_ftch_error_addr[15]_i_1\ : STD_LOGIC;
  signal \n_0_ftch_error_addr[16]_i_1\ : STD_LOGIC;
  signal \n_0_ftch_error_addr[17]_i_1\ : STD_LOGIC;
  signal \n_0_ftch_error_addr[18]_i_1\ : STD_LOGIC;
  signal \n_0_ftch_error_addr[19]_i_1\ : STD_LOGIC;
  signal \n_0_ftch_error_addr[20]_i_1\ : STD_LOGIC;
  signal \n_0_ftch_error_addr[21]_i_1\ : STD_LOGIC;
  signal \n_0_ftch_error_addr[22]_i_1\ : STD_LOGIC;
  signal \n_0_ftch_error_addr[23]_i_1\ : STD_LOGIC;
  signal \n_0_ftch_error_addr[24]_i_1\ : STD_LOGIC;
  signal \n_0_ftch_error_addr[25]_i_1\ : STD_LOGIC;
  signal \n_0_ftch_error_addr[26]_i_1\ : STD_LOGIC;
  signal \n_0_ftch_error_addr[27]_i_1\ : STD_LOGIC;
  signal \n_0_ftch_error_addr[28]_i_1\ : STD_LOGIC;
  signal \n_0_ftch_error_addr[29]_i_1\ : STD_LOGIC;
  signal \n_0_ftch_error_addr[30]_i_1\ : STD_LOGIC;
  signal \n_0_ftch_error_addr[31]_i_1\ : STD_LOGIC;
  signal \n_0_ftch_error_addr[6]_i_1\ : STD_LOGIC;
  signal \n_0_ftch_error_addr[7]_i_1\ : STD_LOGIC;
  signal \n_0_ftch_error_addr[8]_i_1\ : STD_LOGIC;
  signal \n_0_ftch_error_addr[9]_i_1\ : STD_LOGIC;
  signal \n_10_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\ : STD_LOGIC;
  signal \n_11_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\ : STD_LOGIC;
  signal \n_13_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\ : STD_LOGIC;
  signal n_16_I_SG_AXI_DATAMOVER : STD_LOGIC;
  signal n_17_I_SG_AXI_DATAMOVER : STD_LOGIC;
  signal n_18_I_SG_AXI_DATAMOVER : STD_LOGIC;
  signal n_270_I_SG_FETCH_QUEUE : STD_LOGIC;
  signal n_271_I_SG_FETCH_QUEUE : STD_LOGIC;
  signal \n_44_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\ : STD_LOGIC;
  signal n_48_I_SG_FETCH_MNGR : STD_LOGIC;
  signal \n_49_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\ : STD_LOGIC;
  signal \n_50_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\ : STD_LOGIC;
  signal \n_51_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\ : STD_LOGIC;
  signal n_51_I_SG_FETCH_MNGR : STD_LOGIC;
  signal \n_52_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\ : STD_LOGIC;
  signal \n_54_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\ : STD_LOGIC;
  signal \n_55_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\ : STD_LOGIC;
  signal \n_56_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\ : STD_LOGIC;
  signal \n_57_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\ : STD_LOGIC;
  signal \n_58_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\ : STD_LOGIC;
  signal \n_59_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\ : STD_LOGIC;
  signal n_5_I_SG_AXI_DATAMOVER : STD_LOGIC;
  signal \n_60_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\ : STD_LOGIC;
  signal \n_61_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\ : STD_LOGIC;
  signal \n_62_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\ : STD_LOGIC;
  signal \n_63_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\ : STD_LOGIC;
  signal \n_64_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\ : STD_LOGIC;
  signal \n_65_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\ : STD_LOGIC;
  signal \n_66_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\ : STD_LOGIC;
  signal \n_67_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\ : STD_LOGIC;
  signal \n_68_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\ : STD_LOGIC;
  signal \n_69_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\ : STD_LOGIC;
  signal \n_70_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\ : STD_LOGIC;
  signal \n_71_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\ : STD_LOGIC;
  signal \n_72_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\ : STD_LOGIC;
  signal \n_73_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\ : STD_LOGIC;
  signal \n_74_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\ : STD_LOGIC;
  signal \n_75_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\ : STD_LOGIC;
  signal \n_76_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\ : STD_LOGIC;
  signal \n_77_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\ : STD_LOGIC;
  signal \n_7_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\ : STD_LOGIC;
  signal \n_8_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\ : STD_LOGIC;
  signal nxtdesc : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_10_out_3 : STD_LOGIC;
  signal p_11_out_2 : STD_LOGIC;
  signal p_14_out_1 : STD_LOGIC;
  signal p_16_out : STD_LOGIC;
  signal p_18_out : STD_LOGIC;
  signal p_36_out_0 : STD_LOGIC;
  signal \^p_44_out\ : STD_LOGIC;
  signal \^p_46_out\ : STD_LOGIC;
  signal \^p_47_out\ : STD_LOGIC;
  signal \^p_48_out\ : STD_LOGIC;
  signal \^p_54_out\ : STD_LOGIC;
  signal p_5_out : STD_LOGIC;
  signal p_8_out_4 : STD_LOGIC;
  signal p_9_out : STD_LOGIC;
  signal s_axis_ftch_cmd_tready : STD_LOGIC;
  signal s_axis_ftch_cmd_tvalid : STD_LOGIC;
  signal s_axis_updt_cmd_tdata : STD_LOGIC_VECTOR ( 63 downto 36 );
  signal s_axis_updt_cmd_tready : STD_LOGIC;
  signal updt_error_addr_reg : STD_LOGIC_VECTOR ( 31 downto 6 );
begin
  O10 <= \^o10\;
  O11 <= \^o11\;
  O12 <= \^o12\;
  O13 <= \^o13\;
  O14 <= \^o14\;
  O15 <= \^o15\;
  O16 <= \^o16\;
  O17 <= \^o17\;
  O18 <= \^o18\;
  O19 <= \^o19\;
  O2 <= \^o2\;
  O20 <= \^o20\;
  O21 <= \^o21\;
  O22 <= \^o22\;
  O23 <= \^o23\;
  O24 <= \^o24\;
  O25 <= \^o25\;
  O26 <= \^o26\;
  O27 <= \^o27\;
  O28 <= \^o28\;
  O29 <= \^o29\;
  O30 <= \^o30\;
  O31 <= \^o31\;
  O6 <= \^o6\;
  O7 <= \^o7\;
  O8 <= \^o8\;
  O9 <= \^o9\;
  p_44_out <= \^p_44_out\;
  p_46_out <= \^p_46_out\;
  p_47_out <= \^p_47_out\;
  p_48_out <= \^p_48_out\;
  p_54_out <= \^p_54_out\;
\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\: entity work.DMA_axi_sg_updt_mngr
    port map (
      E(0) => p_14_out_1,
      I1 => n_16_I_SG_AXI_DATAMOVER,
      I10(3) => \n_70_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I10(2) => \n_71_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I10(1) => \n_72_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I10(0) => \n_73_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I11(3) => \n_74_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I11(2) => \n_75_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I11(1) => \n_76_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I11(0) => \n_77_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I2 => \n_44_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I3 => \n_11_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I4 => \^p_44_out\,
      I5(3) => \n_54_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I5(2) => \n_55_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I5(1) => \n_56_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I5(0) => \n_57_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I6(0) => I6(0),
      I7(3) => \n_58_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I7(2) => \n_59_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I7(1) => \n_60_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I7(0) => \n_61_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I8(3) => \n_62_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I8(2) => \n_63_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I8(1) => \n_64_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I8(0) => \n_65_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I9(3) => \n_66_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I9(2) => \n_67_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I9(1) => \n_68_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I9(0) => \n_69_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      L(0) => L(4),
      O1 => \n_0_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      O2 => \^o2\,
      O3(0) => \n_7_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      O4 => \n_8_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      O5 => \^p_47_out\,
      O6 => \n_13_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      O7 => \^p_48_out\,
      O8 => \^p_46_out\,
      O9(25 downto 0) => updt_error_addr_reg(31 downto 6),
      Q(27 downto 0) => s_axis_updt_cmd_tdata(63 downto 36),
      S(3) => \n_49_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      S(2) => \n_50_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      S(1) => \n_51_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      S(0) => \n_52_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      SR(0) => SR(0),
      follower_empty_mm2s => \GEN_QUEUE.I_UPDT_DESC_QUEUE/follower_empty_mm2s\,
      follower_full_mm2s => \GEN_QUEUE.I_UPDT_DESC_QUEUE/follower_full_mm2s\,
      in00 => \GEN_QUEUE.I_UPDT_DESC_QUEUE/in00\,
      in005_out => \GEN_QUEUE.I_UPDT_DESC_QUEUE/in005_out\,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_aresetn => m_axi_sg_aresetn,
      mm2s_irqthresh_wren => mm2s_irqthresh_wren,
      \out\(0) => \GEN_QUEUE.I_UPDT_DESC_QUEUE/p_0_in4_in\,
      p_10_out_3 => p_10_out_3,
      p_11_out_2 => p_11_out_2,
      p_18_out => p_18_out,
      p_36_out_0 => p_36_out_0,
      p_49_out => p_49_out,
      p_50_out => p_50_out,
      p_51_out => p_51_out,
      p_53_out => p_53_out,
      p_54_out => \^p_54_out\,
      p_5_out => p_5_out,
      p_8_out_4 => p_8_out_4,
      p_9_out => p_9_out,
      ptr_queue_empty => \GEN_QUEUE.I_UPDT_DESC_QUEUE/ptr_queue_empty\,
      s_axis_updt_cmd_tready => s_axis_updt_cmd_tready,
      updt_decerr_i => \I_UPDT_CMDSTS_IF/updt_decerr_i\,
      updt_interr_i => \I_UPDT_CMDSTS_IF/updt_interr_i\,
      updt_slverr_i => \I_UPDT_CMDSTS_IF/updt_slverr_i\
    );
\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\: entity work.DMA_axi_sg_updt_q_mngr
    port map (
      D(27 downto 0) => D(27 downto 0),
      E(0) => p_14_out_1,
      I1 => n_18_I_SG_AXI_DATAMOVER,
      I10(3) => \n_70_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I10(2) => \n_71_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I10(1) => \n_72_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I10(0) => \n_73_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I11(3) => \n_74_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I11(2) => \n_75_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I11(1) => \n_76_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I11(0) => \n_77_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I18(0) => I18(0),
      I2 => \n_0_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      I20(0) => I20(0),
      I21(33 downto 0) => I21(33 downto 0),
      I3 => \^o2\,
      I4 => n_17_I_SG_AXI_DATAMOVER,
      I5(3) => \n_54_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I5(2) => \n_55_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I5(1) => \n_56_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I5(0) => \n_57_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I7(3) => \n_58_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I7(2) => \n_59_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I7(1) => \n_60_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I7(0) => \n_61_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I8(3) => \n_62_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I8(2) => \n_63_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I8(1) => \n_64_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I8(0) => \n_65_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I9(3) => \n_66_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I9(2) => \n_67_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I9(1) => \n_68_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I9(0) => \n_69_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      O1 => \n_10_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      O2 => \n_11_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      O3 => \n_44_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      O4 => sts_queue_full,
      O5 => ptr_queue_full,
      O6(0) => L(4),
      S(3) => \n_49_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      S(2) => \n_50_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      S(1) => \n_51_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      S(0) => \n_52_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      SR(0) => SR(0),
      follower_empty_mm2s => \GEN_QUEUE.I_UPDT_DESC_QUEUE/follower_empty_mm2s\,
      follower_full_mm2s => \GEN_QUEUE.I_UPDT_DESC_QUEUE/follower_full_mm2s\,
      in00 => \GEN_QUEUE.I_UPDT_DESC_QUEUE/in00\,
      in005_out => \GEN_QUEUE.I_UPDT_DESC_QUEUE/in005_out\,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_aresetn => m_axi_sg_aresetn,
      m_axi_sg_wdata(31 downto 0) => m_axi_sg_wdata(31 downto 0),
      \out\(0) => \GEN_QUEUE.I_UPDT_DESC_QUEUE/p_0_in4_in\,
      p_10_out_3 => p_10_out_3,
      p_11_out_2 => p_11_out_2,
      p_2_in => \GEN_QUEUE.I_UPDT_DESC_QUEUE/p_2_in\,
      p_34_out => p_34_out,
      p_35_out => p_35_out,
      p_36_out_0 => p_36_out_0,
      p_3_in => \GEN_QUEUE.I_UPDT_DESC_QUEUE/p_3_in\,
      p_46_out => \^p_46_out\,
      p_47_out => \^p_47_out\,
      p_48_out => \^p_48_out\,
      p_5_out => p_5_out,
      p_8_out_4 => p_8_out_4,
      p_9_out => p_9_out,
      ptr_queue_empty => \GEN_QUEUE.I_UPDT_DESC_QUEUE/ptr_queue_empty\,
      s_axis_mm2s_updtptr_tvalid => s_axis_mm2s_updtptr_tvalid,
      s_axis_mm2s_updtsts_tvalid => s_axis_mm2s_updtsts_tvalid,
      sig_halt_reg => \GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_halt_reg\
    );
\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT\: entity work.DMA_axi_sg_intrpt
    port map (
      E(0) => E(0),
      I1(0) => \n_7_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      I10 => I10,
      I11 => I11,
      I12 => I12,
      I13 => I13,
      I17(1 downto 0) => I17(1 downto 0),
      I22 => I22,
      I23 => I23,
      I24(0) => I24(0),
      I3(0) => I3(0),
      I5 => I5,
      I6(0) => I6(0),
      I7 => I7,
      I8 => I8,
      I9 => I9,
      O1 => \^p_44_out\,
      O2 => \^o2\,
      O3(7 downto 0) => O3(7 downto 0),
      O4 => O4,
      O5 => O5,
      Q(7 downto 0) => Q(7 downto 0),
      SR(0) => SR(0),
      axi_dma_tstvec(0) => axi_dma_tstvec(0),
      ch1_delay_cnt_en => ch1_delay_cnt_en,
      ch1_dly_fast_incr3_out => ch1_dly_fast_incr3_out,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_aresetn => m_axi_sg_aresetn,
      mm2s_irqthresh_wren => mm2s_irqthresh_wren,
      p_11_out => p_11_out,
      p_45_out => p_45_out
    );
I_SG_AXI_DATAMOVER: entity work.DMA_axi_sg_datamover
    port map (
      D(25 downto 0) => ftch_cmnd_data(63 downto 38),
      I1 => I1,
      I2 => \n_10_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I3(27 downto 0) => s_axis_updt_cmd_tdata(63 downto 36),
      O1 => n_5_I_SG_AXI_DATAMOVER,
      O2 => n_16_I_SG_AXI_DATAMOVER,
      O3 => n_17_I_SG_AXI_DATAMOVER,
      O4 => n_18_I_SG_AXI_DATAMOVER,
      follower_full_mm2s => \GEN_QUEUE.I_UPDT_DESC_QUEUE/follower_full_mm2s\,
      ftch_decerr_i => \I_FTCH_CMDSTS_IF/ftch_decerr_i\,
      ftch_interr_i => \I_FTCH_CMDSTS_IF/ftch_interr_i\,
      ftch_slverr_i => \I_FTCH_CMDSTS_IF/ftch_slverr_i\,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_araddr(31 downto 0) => m_axi_sg_araddr(31 downto 0),
      m_axi_sg_arburst(1 downto 0) => m_axi_sg_arburst(1 downto 0),
      m_axi_sg_aresetn => m_axi_sg_aresetn,
      m_axi_sg_arlen(7 downto 0) => m_axi_sg_arlen(7 downto 0),
      m_axi_sg_arready => m_axi_sg_arready,
      m_axi_sg_arsize(2 downto 0) => m_axi_sg_arsize(2 downto 0),
      m_axi_sg_arvalid => m_axi_sg_arvalid,
      m_axi_sg_awaddr(31 downto 0) => m_axi_sg_awaddr(31 downto 0),
      m_axi_sg_awburst(1 downto 0) => m_axi_sg_awburst(1 downto 0),
      m_axi_sg_awlen(7 downto 0) => m_axi_sg_awlen(7 downto 0),
      m_axi_sg_awready => m_axi_sg_awready,
      m_axi_sg_awsize(2 downto 0) => m_axi_sg_awsize(2 downto 0),
      m_axi_sg_awvalid => m_axi_sg_awvalid,
      m_axi_sg_bready => m_axi_sg_bready,
      m_axi_sg_bresp(1 downto 0) => m_axi_sg_bresp(1 downto 0),
      m_axi_sg_bvalid => m_axi_sg_bvalid,
      m_axi_sg_rlast => m_axi_sg_rlast,
      m_axi_sg_rready => m_axi_sg_rready,
      m_axi_sg_rresp(1 downto 0) => m_axi_sg_rresp(1 downto 0),
      m_axi_sg_rvalid => m_axi_sg_rvalid,
      m_axi_sg_wlast => m_axi_sg_wlast,
      m_axi_sg_wready => m_axi_sg_wready,
      m_axi_sg_wvalid => m_axi_sg_wvalid,
      p_16_out => p_16_out,
      p_18_out => p_18_out,
      p_2_in => \GEN_QUEUE.I_UPDT_DESC_QUEUE/p_2_in\,
      p_36_out_0 => p_36_out_0,
      p_3_in => \GEN_QUEUE.I_UPDT_DESC_QUEUE/p_3_in\,
      s_axis_ftch_cmd_tready => s_axis_ftch_cmd_tready,
      s_axis_ftch_cmd_tvalid => s_axis_ftch_cmd_tvalid,
      s_axis_updt_cmd_tready => s_axis_updt_cmd_tready,
      sig_halt_reg => \GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_halt_reg\,
      sig_stream_rst => sig_stream_rst,
      updt_decerr_i => \I_UPDT_CMDSTS_IF/updt_decerr_i\,
      updt_interr_i => \I_UPDT_CMDSTS_IF/updt_interr_i\,
      updt_slverr_i => \I_UPDT_CMDSTS_IF/updt_slverr_i\
    );
I_SG_FETCH_MNGR: entity work.DMA_axi_sg_ftch_mngr
    port map (
      CO(0) => \I_FTCH_PNTR_MNGR/p_2_in\,
      D(25 downto 0) => ftch_cmnd_data(63 downto 38),
      E(0) => ftch_cmnd_wr,
      I1 => n_5_I_SG_AXI_DATAMOVER,
      I14(23 downto 0) => I14(23 downto 0),
      I15(25 downto 0) => I15(25 downto 0),
      I2 => n_271_I_SG_FETCH_QUEUE,
      I3(0) => I2(0),
      I4 => I4,
      I5 => \n_13_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      I6 => n_270_I_SG_FETCH_QUEUE,
      I7(31 downto 0) => nxtdesc(31 downto 0),
      O1(31 downto 0) => O1(31 downto 0),
      O2 => p_58_out,
      O3 => n_48_I_SG_FETCH_MNGR,
      O4 => p_57_out,
      O5 => p_56_out,
      O6 => n_51_I_SG_FETCH_MNGR,
      Q(25 downto 0) => ftch_error_addr_reg(31 downto 6),
      S(0) => S(0),
      SR(0) => SR(0),
      ch1_active_i => ch1_active_i,
      ch1_ftch_queue_empty => ch1_ftch_queue_empty,
      ch1_nxtdesc_wren => ch1_nxtdesc_wren,
      ch1_run_stop_d1 => ch1_run_stop_d1,
      ch1_sg_idle => ch1_sg_idle,
      ch2_ftch_active => ch2_ftch_active,
      ch2_stale_descriptor => ch2_stale_descriptor,
      dma_mm2s_error => dma_mm2s_error,
      ftch_decerr_i => \I_FTCH_CMDSTS_IF/ftch_decerr_i\,
      ftch_interr_i => \I_FTCH_CMDSTS_IF/ftch_interr_i\,
      ftch_slverr_i => \I_FTCH_CMDSTS_IF/ftch_slverr_i\,
      ftch_stale_desc => ftch_stale_desc,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_aresetn => m_axi_sg_aresetn,
      m_axi_sg_rresp(0) => m_axi_sg_rresp(1),
      m_axi_sg_rvalid => m_axi_sg_rvalid,
      mm2s_all_idle => mm2s_all_idle,
      mm2s_halt_cmplt => mm2s_halt_cmplt,
      mm2s_halted_set0 => mm2s_halted_set0,
      mm2s_stop_i => mm2s_stop_i,
      \out\(1 downto 0) => \out\(1 downto 0),
      p_16_out => p_16_out,
      p_46_out => \^p_46_out\,
      p_48_out => \^p_48_out\,
      p_54_out => \^p_54_out\,
      p_59_out => p_59_out,
      p_5_out => p_5_out,
      s_axis_ftch_cmd_tready => s_axis_ftch_cmd_tready,
      s_axis_ftch_cmd_tvalid => s_axis_ftch_cmd_tvalid,
      sg_ftch_error0 => sg_ftch_error0,
      soft_reset => soft_reset
    );
I_SG_FETCH_QUEUE: entity work.DMA_axi_sg_ftch_q_mngr
    port map (
      CO(0) => \I_FTCH_PNTR_MNGR/p_2_in\,
      E(0) => ftch_cmnd_wr,
      I1 => I1,
      I16 => I16,
      I19 => I19,
      I2 => \n_13_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      I4 => I4,
      O1 => n_270_I_SG_FETCH_QUEUE,
      O2 => n_271_I_SG_FETCH_QUEUE,
      SR(0) => SR(0),
      ch1_ftch_queue_empty => ch1_ftch_queue_empty,
      ch1_nxtdesc_wren => ch1_nxtdesc_wren,
      ch1_sg_idle => ch1_sg_idle,
      ch2_ftch_active => ch2_ftch_active,
      cyclic_enable => cyclic_enable,
      data_concat(0) => data_concat(0),
      ftch_cmnd_data(26) => I2(0),
      ftch_cmnd_data(25 downto 0) => ftch_cmnd_data(63 downto 38),
      ftch_stale_desc => ftch_stale_desc,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_aresetn => m_axi_sg_aresetn,
      m_axi_sg_rdata(31 downto 0) => m_axi_sg_rdata(31 downto 0),
      m_axi_sg_rlast => m_axi_sg_rlast,
      m_axi_sg_rvalid => m_axi_sg_rvalid,
      m_axis_ftch1_desc_available => m_axis_ftch1_desc_available,
      m_axis_ftch1_tdata(31 downto 0) => m_axis_ftch1_tdata(31 downto 0),
      m_axis_ftch1_tdata_mcdma_new(63 downto 0) => m_axis_ftch1_tdata_mcdma_new(63 downto 0),
      m_axis_ftch1_tdata_new(96 downto 0) => m_axis_ftch1_tdata_new(96 downto 0),
      m_axis_mm2s_cntrl_tdata(31 downto 0) => m_axis_mm2s_cntrl_tdata(31 downto 0),
      m_axis_mm2s_cntrl_tkeep(3 downto 0) => m_axis_mm2s_cntrl_tkeep(3 downto 0),
      m_axis_mm2s_cntrl_tlast => m_axis_mm2s_cntrl_tlast,
      m_axis_mm2s_cntrl_tready => m_axis_mm2s_cntrl_tready,
      m_axis_mm2s_cntrl_tvalid => m_axis_mm2s_cntrl_tvalid,
      m_axis_mm2s_ftch_tready => m_axis_mm2s_ftch_tready,
      mm2s_desc_flush => mm2s_desc_flush,
      \out\(31 downto 0) => nxtdesc(31 downto 0),
      p_36_out => p_36_out,
      p_39_out => p_39_out,
      p_40_out => p_40_out,
      tailpntr_updated_d1 => tailpntr_updated_d1,
      tailpntr_updated_d2 => tailpntr_updated_d2
    );
\ftch_error_addr[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
    port map (
      I0 => updt_error_addr_reg(10),
      I1 => n_51_I_SG_FETCH_MNGR,
      I2 => ftch_error_addr_reg(10),
      I3 => \n_8_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      I4 => n_48_I_SG_FETCH_MNGR,
      I5 => \^o27\,
      O => \n_0_ftch_error_addr[10]_i_1\
    );
\ftch_error_addr[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
    port map (
      I0 => updt_error_addr_reg(11),
      I1 => n_51_I_SG_FETCH_MNGR,
      I2 => ftch_error_addr_reg(11),
      I3 => \n_8_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      I4 => n_48_I_SG_FETCH_MNGR,
      I5 => \^o26\,
      O => \n_0_ftch_error_addr[11]_i_1\
    );
\ftch_error_addr[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
    port map (
      I0 => updt_error_addr_reg(12),
      I1 => n_51_I_SG_FETCH_MNGR,
      I2 => ftch_error_addr_reg(12),
      I3 => \n_8_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      I4 => n_48_I_SG_FETCH_MNGR,
      I5 => \^o25\,
      O => \n_0_ftch_error_addr[12]_i_1\
    );
\ftch_error_addr[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
    port map (
      I0 => updt_error_addr_reg(13),
      I1 => n_51_I_SG_FETCH_MNGR,
      I2 => ftch_error_addr_reg(13),
      I3 => \n_8_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      I4 => n_48_I_SG_FETCH_MNGR,
      I5 => \^o24\,
      O => \n_0_ftch_error_addr[13]_i_1\
    );
\ftch_error_addr[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
    port map (
      I0 => updt_error_addr_reg(14),
      I1 => n_51_I_SG_FETCH_MNGR,
      I2 => ftch_error_addr_reg(14),
      I3 => \n_8_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      I4 => n_48_I_SG_FETCH_MNGR,
      I5 => \^o23\,
      O => \n_0_ftch_error_addr[14]_i_1\
    );
\ftch_error_addr[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
    port map (
      I0 => updt_error_addr_reg(15),
      I1 => n_51_I_SG_FETCH_MNGR,
      I2 => ftch_error_addr_reg(15),
      I3 => \n_8_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      I4 => n_48_I_SG_FETCH_MNGR,
      I5 => \^o22\,
      O => \n_0_ftch_error_addr[15]_i_1\
    );
\ftch_error_addr[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
    port map (
      I0 => updt_error_addr_reg(16),
      I1 => n_51_I_SG_FETCH_MNGR,
      I2 => ftch_error_addr_reg(16),
      I3 => \n_8_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      I4 => n_48_I_SG_FETCH_MNGR,
      I5 => \^o21\,
      O => \n_0_ftch_error_addr[16]_i_1\
    );
\ftch_error_addr[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
    port map (
      I0 => updt_error_addr_reg(17),
      I1 => n_51_I_SG_FETCH_MNGR,
      I2 => ftch_error_addr_reg(17),
      I3 => \n_8_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      I4 => n_48_I_SG_FETCH_MNGR,
      I5 => \^o20\,
      O => \n_0_ftch_error_addr[17]_i_1\
    );
\ftch_error_addr[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
    port map (
      I0 => updt_error_addr_reg(18),
      I1 => n_51_I_SG_FETCH_MNGR,
      I2 => ftch_error_addr_reg(18),
      I3 => \n_8_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      I4 => n_48_I_SG_FETCH_MNGR,
      I5 => \^o19\,
      O => \n_0_ftch_error_addr[18]_i_1\
    );
\ftch_error_addr[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
    port map (
      I0 => updt_error_addr_reg(19),
      I1 => n_51_I_SG_FETCH_MNGR,
      I2 => ftch_error_addr_reg(19),
      I3 => \n_8_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      I4 => n_48_I_SG_FETCH_MNGR,
      I5 => \^o18\,
      O => \n_0_ftch_error_addr[19]_i_1\
    );
\ftch_error_addr[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
    port map (
      I0 => updt_error_addr_reg(20),
      I1 => n_51_I_SG_FETCH_MNGR,
      I2 => ftch_error_addr_reg(20),
      I3 => \n_8_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      I4 => n_48_I_SG_FETCH_MNGR,
      I5 => \^o17\,
      O => \n_0_ftch_error_addr[20]_i_1\
    );
\ftch_error_addr[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
    port map (
      I0 => updt_error_addr_reg(21),
      I1 => n_51_I_SG_FETCH_MNGR,
      I2 => ftch_error_addr_reg(21),
      I3 => \n_8_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      I4 => n_48_I_SG_FETCH_MNGR,
      I5 => \^o16\,
      O => \n_0_ftch_error_addr[21]_i_1\
    );
\ftch_error_addr[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
    port map (
      I0 => updt_error_addr_reg(22),
      I1 => n_51_I_SG_FETCH_MNGR,
      I2 => ftch_error_addr_reg(22),
      I3 => \n_8_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      I4 => n_48_I_SG_FETCH_MNGR,
      I5 => \^o15\,
      O => \n_0_ftch_error_addr[22]_i_1\
    );
\ftch_error_addr[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
    port map (
      I0 => updt_error_addr_reg(23),
      I1 => n_51_I_SG_FETCH_MNGR,
      I2 => ftch_error_addr_reg(23),
      I3 => \n_8_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      I4 => n_48_I_SG_FETCH_MNGR,
      I5 => \^o14\,
      O => \n_0_ftch_error_addr[23]_i_1\
    );
\ftch_error_addr[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
    port map (
      I0 => updt_error_addr_reg(24),
      I1 => n_51_I_SG_FETCH_MNGR,
      I2 => ftch_error_addr_reg(24),
      I3 => \n_8_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      I4 => n_48_I_SG_FETCH_MNGR,
      I5 => \^o13\,
      O => \n_0_ftch_error_addr[24]_i_1\
    );
\ftch_error_addr[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
    port map (
      I0 => updt_error_addr_reg(25),
      I1 => n_51_I_SG_FETCH_MNGR,
      I2 => ftch_error_addr_reg(25),
      I3 => \n_8_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      I4 => n_48_I_SG_FETCH_MNGR,
      I5 => \^o12\,
      O => \n_0_ftch_error_addr[25]_i_1\
    );
\ftch_error_addr[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
    port map (
      I0 => updt_error_addr_reg(26),
      I1 => n_51_I_SG_FETCH_MNGR,
      I2 => ftch_error_addr_reg(26),
      I3 => \n_8_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      I4 => n_48_I_SG_FETCH_MNGR,
      I5 => \^o11\,
      O => \n_0_ftch_error_addr[26]_i_1\
    );
\ftch_error_addr[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
    port map (
      I0 => updt_error_addr_reg(27),
      I1 => n_51_I_SG_FETCH_MNGR,
      I2 => ftch_error_addr_reg(27),
      I3 => \n_8_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      I4 => n_48_I_SG_FETCH_MNGR,
      I5 => \^o10\,
      O => \n_0_ftch_error_addr[27]_i_1\
    );
\ftch_error_addr[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
    port map (
      I0 => updt_error_addr_reg(28),
      I1 => n_51_I_SG_FETCH_MNGR,
      I2 => ftch_error_addr_reg(28),
      I3 => \n_8_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      I4 => n_48_I_SG_FETCH_MNGR,
      I5 => \^o9\,
      O => \n_0_ftch_error_addr[28]_i_1\
    );
\ftch_error_addr[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
    port map (
      I0 => updt_error_addr_reg(29),
      I1 => n_51_I_SG_FETCH_MNGR,
      I2 => ftch_error_addr_reg(29),
      I3 => \n_8_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      I4 => n_48_I_SG_FETCH_MNGR,
      I5 => \^o8\,
      O => \n_0_ftch_error_addr[29]_i_1\
    );
\ftch_error_addr[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
    port map (
      I0 => updt_error_addr_reg(30),
      I1 => n_51_I_SG_FETCH_MNGR,
      I2 => ftch_error_addr_reg(30),
      I3 => \n_8_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      I4 => n_48_I_SG_FETCH_MNGR,
      I5 => \^o7\,
      O => \n_0_ftch_error_addr[30]_i_1\
    );
\ftch_error_addr[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
    port map (
      I0 => updt_error_addr_reg(31),
      I1 => n_51_I_SG_FETCH_MNGR,
      I2 => ftch_error_addr_reg(31),
      I3 => \n_8_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      I4 => n_48_I_SG_FETCH_MNGR,
      I5 => \^o6\,
      O => \n_0_ftch_error_addr[31]_i_1\
    );
\ftch_error_addr[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
    port map (
      I0 => updt_error_addr_reg(6),
      I1 => n_51_I_SG_FETCH_MNGR,
      I2 => ftch_error_addr_reg(6),
      I3 => \n_8_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      I4 => n_48_I_SG_FETCH_MNGR,
      I5 => \^o31\,
      O => \n_0_ftch_error_addr[6]_i_1\
    );
\ftch_error_addr[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
    port map (
      I0 => updt_error_addr_reg(7),
      I1 => n_51_I_SG_FETCH_MNGR,
      I2 => ftch_error_addr_reg(7),
      I3 => \n_8_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      I4 => n_48_I_SG_FETCH_MNGR,
      I5 => \^o30\,
      O => \n_0_ftch_error_addr[7]_i_1\
    );
\ftch_error_addr[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
    port map (
      I0 => updt_error_addr_reg(8),
      I1 => n_51_I_SG_FETCH_MNGR,
      I2 => ftch_error_addr_reg(8),
      I3 => \n_8_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      I4 => n_48_I_SG_FETCH_MNGR,
      I5 => \^o29\,
      O => \n_0_ftch_error_addr[8]_i_1\
    );
\ftch_error_addr[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
    port map (
      I0 => updt_error_addr_reg(9),
      I1 => n_51_I_SG_FETCH_MNGR,
      I2 => ftch_error_addr_reg(9),
      I3 => \n_8_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      I4 => n_48_I_SG_FETCH_MNGR,
      I5 => \^o28\,
      O => \n_0_ftch_error_addr[9]_i_1\
    );
\ftch_error_addr_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_ftch_error_addr[10]_i_1\,
      Q => \^o27\,
      R => SR(0)
    );
\ftch_error_addr_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_ftch_error_addr[11]_i_1\,
      Q => \^o26\,
      R => SR(0)
    );
\ftch_error_addr_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_ftch_error_addr[12]_i_1\,
      Q => \^o25\,
      R => SR(0)
    );
\ftch_error_addr_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_ftch_error_addr[13]_i_1\,
      Q => \^o24\,
      R => SR(0)
    );
\ftch_error_addr_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_ftch_error_addr[14]_i_1\,
      Q => \^o23\,
      R => SR(0)
    );
\ftch_error_addr_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_ftch_error_addr[15]_i_1\,
      Q => \^o22\,
      R => SR(0)
    );
\ftch_error_addr_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_ftch_error_addr[16]_i_1\,
      Q => \^o21\,
      R => SR(0)
    );
\ftch_error_addr_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_ftch_error_addr[17]_i_1\,
      Q => \^o20\,
      R => SR(0)
    );
\ftch_error_addr_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_ftch_error_addr[18]_i_1\,
      Q => \^o19\,
      R => SR(0)
    );
\ftch_error_addr_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_ftch_error_addr[19]_i_1\,
      Q => \^o18\,
      R => SR(0)
    );
\ftch_error_addr_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_ftch_error_addr[20]_i_1\,
      Q => \^o17\,
      R => SR(0)
    );
\ftch_error_addr_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_ftch_error_addr[21]_i_1\,
      Q => \^o16\,
      R => SR(0)
    );
\ftch_error_addr_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_ftch_error_addr[22]_i_1\,
      Q => \^o15\,
      R => SR(0)
    );
\ftch_error_addr_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_ftch_error_addr[23]_i_1\,
      Q => \^o14\,
      R => SR(0)
    );
\ftch_error_addr_reg[24]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_ftch_error_addr[24]_i_1\,
      Q => \^o13\,
      R => SR(0)
    );
\ftch_error_addr_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_ftch_error_addr[25]_i_1\,
      Q => \^o12\,
      R => SR(0)
    );
\ftch_error_addr_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_ftch_error_addr[26]_i_1\,
      Q => \^o11\,
      R => SR(0)
    );
\ftch_error_addr_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_ftch_error_addr[27]_i_1\,
      Q => \^o10\,
      R => SR(0)
    );
\ftch_error_addr_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_ftch_error_addr[28]_i_1\,
      Q => \^o9\,
      R => SR(0)
    );
\ftch_error_addr_reg[29]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_ftch_error_addr[29]_i_1\,
      Q => \^o8\,
      R => SR(0)
    );
\ftch_error_addr_reg[30]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_ftch_error_addr[30]_i_1\,
      Q => \^o7\,
      R => SR(0)
    );
\ftch_error_addr_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_ftch_error_addr[31]_i_1\,
      Q => \^o6\,
      R => SR(0)
    );
\ftch_error_addr_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_ftch_error_addr[6]_i_1\,
      Q => \^o31\,
      R => SR(0)
    );
\ftch_error_addr_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_ftch_error_addr[7]_i_1\,
      Q => \^o30\,
      R => SR(0)
    );
\ftch_error_addr_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_ftch_error_addr[8]_i_1\,
      Q => \^o29\,
      R => SR(0)
    );
\ftch_error_addr_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_ftch_error_addr[9]_i_1\,
      Q => \^o28\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity DMA_fifo_generator_ramfifo is
  port (
    O1 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    DOUTB : out STD_LOGIC_VECTOR ( 289 downto 0 );
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    sig_slast_with_stop : out STD_LOGIC;
    O11 : out STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I3 : in STD_LOGIC;
    sig_skid2dre_wready : in STD_LOGIC;
    I4 : in STD_LOGIC;
    hold_ff_q : in STD_LOGIC;
    sig_token_cntr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I5 : in STD_LOGIC;
    p_0_in5_in : in STD_LOGIC;
    p_0_in2_in : in STD_LOGIC;
    m_axis_mm2s_tready : in STD_LOGIC;
    sig_stop_request : in STD_LOGIC;
    DINA : in STD_LOGIC_VECTOR ( 289 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of DMA_fifo_generator_ramfifo : entity is "fifo_generator_ramfifo";
end DMA_fifo_generator_ramfifo;

architecture STRUCTURE of DMA_fifo_generator_ramfifo is
  signal \^doutb\ : STD_LOGIC_VECTOR ( 289 downto 0 );
  signal \^o3\ : STD_LOGIC;
  signal \^o6\ : STD_LOGIC;
  signal \grss.gdc.dc/cntr_en\ : STD_LOGIC;
  signal \grss.rsts/ram_empty_fb_i\ : STD_LOGIC;
  signal \n_15_gntv_or_sync_fifo.gl0.rd\ : STD_LOGIC;
  signal \n_16_gntv_or_sync_fifo.gl0.rd\ : STD_LOGIC;
  signal \n_1_gntv_or_sync_fifo.gl0.rd\ : STD_LOGIC;
  signal \n_3_gntv_or_sync_fifo.gl0.rd\ : STD_LOGIC;
  signal \n_5_gntv_or_sync_fifo.gl0.rd\ : STD_LOGIC;
  signal \n_9_gntv_or_sync_fifo.gl0.wr\ : STD_LOGIC;
  signal p_10_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_18_out : STD_LOGIC;
  signal p_20_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_4_out : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
  DOUTB(289 downto 0) <= \^doutb\(289 downto 0);
  O3 <= \^o3\;
  O6 <= \^o6\;
\gntv_or_sync_fifo.gl0.rd\: entity work.DMA_rd_logic
    port map (
      DOUTB(1 downto 0) => \^doutb\(289 downto 288),
      E(0) => \grss.gdc.dc/cntr_en\,
      ENB => \n_15_gntv_or_sync_fifo.gl0.rd\,
      I1 => \n_9_gntv_or_sync_fifo.gl0.wr\,
      I2 => I2,
      I3(1) => Q(2),
      I3(0) => Q(0),
      I4 => I4,
      I5 => I5,
      O1 => \n_1_gntv_or_sync_fifo.gl0.rd\,
      O10 => O9,
      O11 => O10,
      O12 => O11,
      O13(7 downto 0) => rd_pntr_plus1(7 downto 0),
      O2 => \^o6\,
      O3 => \n_5_gntv_or_sync_fifo.gl0.rd\,
      O4(7 downto 0) => p_20_out(7 downto 0),
      O5 => O5,
      O6 => \n_16_gntv_or_sync_fifo.gl0.rd\,
      O7 => O7,
      O8 => O8,
      O9 => \^o3\,
      Q(7 downto 0) => p_10_out(7 downto 0),
      REGCEB(0) => \n_3_gntv_or_sync_fifo.gl0.rd\,
      SR(0) => SR(0),
      hold_ff_q => hold_ff_q,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_tready => m_axis_mm2s_tready,
      p_0_in2_in => p_0_in2_in,
      p_0_in5_in => p_0_in5_in,
      p_18_out => p_18_out,
      ram_empty_fb_i => \grss.rsts/ram_empty_fb_i\,
      sig_skid2dre_wready => sig_skid2dre_wready,
      sig_slast_with_stop => sig_slast_with_stop,
      sig_stop_request => sig_stop_request,
      sig_token_cntr(2 downto 0) => sig_token_cntr(2 downto 0)
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.DMA_wr_logic
    port map (
      E(0) => \grss.gdc.dc/cntr_en\,
      I1 => \n_16_gntv_or_sync_fifo.gl0.rd\,
      I2 => I1,
      I3 => I2,
      I4 => \n_5_gntv_or_sync_fifo.gl0.rd\,
      I5 => I5,
      O1 => O1,
      O13(7 downto 0) => rd_pntr_plus1(7 downto 0),
      O2 => \n_9_gntv_or_sync_fifo.gl0.wr\,
      O4(7 downto 0) => p_20_out(7 downto 0),
      Q(7 downto 0) => p_10_out(7 downto 0),
      SR(0) => SR(0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      p_18_out => p_18_out,
      p_4_out => p_4_out,
      ram_empty_fb_i => \grss.rsts/ram_empty_fb_i\,
      sig_token_cntr(2 downto 0) => sig_token_cntr(2 downto 0)
    );
\gntv_or_sync_fifo.mem\: entity work.DMA_memory
    port map (
      D(0) => D(0),
      DINA(289 downto 0) => DINA(289 downto 0),
      DOUTB(289 downto 0) => \^doutb\(289 downto 0),
      ENB => \n_15_gntv_or_sync_fifo.gl0.rd\,
      I1 => \n_1_gntv_or_sync_fifo.gl0.rd\,
      I2(7 downto 0) => p_20_out(7 downto 0),
      I3 => I3,
      I4 => I4,
      I5(7 downto 0) => p_10_out(7 downto 0),
      O2 => O2,
      O3 => \^o3\,
      O4 => O4,
      O6 => \^o6\,
      Q(2 downto 0) => Q(2 downto 0),
      REGCEB(0) => \n_3_gntv_or_sync_fifo.gl0.rd\,
      SR(0) => SR(0),
      WEBWE(0) => p_4_out,
      hold_ff_q => hold_ff_q,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      sig_skid2dre_wready => sig_skid2dre_wready
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity DMA_fifo_generator_top is
  port (
    O1 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    DOUTB : out STD_LOGIC_VECTOR ( 289 downto 0 );
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    sig_slast_with_stop : out STD_LOGIC;
    O11 : out STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I3 : in STD_LOGIC;
    sig_skid2dre_wready : in STD_LOGIC;
    I4 : in STD_LOGIC;
    hold_ff_q : in STD_LOGIC;
    sig_token_cntr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I5 : in STD_LOGIC;
    p_0_in5_in : in STD_LOGIC;
    p_0_in2_in : in STD_LOGIC;
    m_axis_mm2s_tready : in STD_LOGIC;
    sig_stop_request : in STD_LOGIC;
    DINA : in STD_LOGIC_VECTOR ( 289 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of DMA_fifo_generator_top : entity is "fifo_generator_top";
end DMA_fifo_generator_top;

architecture STRUCTURE of DMA_fifo_generator_top is
begin
\grf.rf\: entity work.DMA_fifo_generator_ramfifo
    port map (
      D(0) => D(0),
      DINA(289 downto 0) => DINA(289 downto 0),
      DOUTB(289 downto 0) => DOUTB(289 downto 0),
      I1 => I1,
      I2 => I2,
      I3 => I3,
      I4 => I4,
      I5 => I5,
      O1 => O1,
      O10 => O10,
      O11 => O11,
      O2 => O2,
      O3 => O3,
      O4 => O4,
      O5 => O5,
      O6 => O6,
      O7 => O7,
      O8 => O8,
      O9 => O9,
      Q(2 downto 0) => Q(2 downto 0),
      SR(0) => SR(0),
      hold_ff_q => hold_ff_q,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_tready => m_axis_mm2s_tready,
      p_0_in2_in => p_0_in2_in,
      p_0_in5_in => p_0_in5_in,
      sig_skid2dre_wready => sig_skid2dre_wready,
      sig_slast_with_stop => sig_slast_with_stop,
      sig_stop_request => sig_stop_request,
      sig_token_cntr(2 downto 0) => sig_token_cntr(2 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity DMA_fifo_generator_v12_0_synth is
  port (
    O1 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    DOUTB : out STD_LOGIC_VECTOR ( 289 downto 0 );
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    sig_slast_with_stop : out STD_LOGIC;
    O11 : out STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I3 : in STD_LOGIC;
    sig_skid2dre_wready : in STD_LOGIC;
    I4 : in STD_LOGIC;
    hold_ff_q : in STD_LOGIC;
    sig_token_cntr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I5 : in STD_LOGIC;
    p_0_in5_in : in STD_LOGIC;
    p_0_in2_in : in STD_LOGIC;
    m_axis_mm2s_tready : in STD_LOGIC;
    sig_stop_request : in STD_LOGIC;
    DINA : in STD_LOGIC_VECTOR ( 289 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of DMA_fifo_generator_v12_0_synth : entity is "fifo_generator_v12_0_synth";
end DMA_fifo_generator_v12_0_synth;

architecture STRUCTURE of DMA_fifo_generator_v12_0_synth is
begin
\gconvfifo.rf\: entity work.DMA_fifo_generator_top
    port map (
      D(0) => D(0),
      DINA(289 downto 0) => DINA(289 downto 0),
      DOUTB(289 downto 0) => DOUTB(289 downto 0),
      I1 => I1,
      I2 => I2,
      I3 => I3,
      I4 => I4,
      I5 => I5,
      O1 => O1,
      O10 => O10,
      O11 => O11,
      O2 => O2,
      O3 => O3,
      O4 => O4,
      O5 => O5,
      O6 => O6,
      O7 => O7,
      O8 => O8,
      O9 => O9,
      Q(2 downto 0) => Q(2 downto 0),
      SR(0) => SR(0),
      hold_ff_q => hold_ff_q,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_tready => m_axis_mm2s_tready,
      p_0_in2_in => p_0_in2_in,
      p_0_in5_in => p_0_in5_in,
      sig_skid2dre_wready => sig_skid2dre_wready,
      sig_slast_with_stop => sig_slast_with_stop,
      sig_stop_request => sig_stop_request,
      sig_token_cntr(2 downto 0) => sig_token_cntr(2 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity DMA_fifo_generator_v12_0 is
  port (
    O1 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    DOUTB : out STD_LOGIC_VECTOR ( 289 downto 0 );
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    sig_slast_with_stop : out STD_LOGIC;
    O11 : out STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I3 : in STD_LOGIC;
    sig_skid2dre_wready : in STD_LOGIC;
    I4 : in STD_LOGIC;
    hold_ff_q : in STD_LOGIC;
    sig_token_cntr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I5 : in STD_LOGIC;
    p_0_in5_in : in STD_LOGIC;
    p_0_in2_in : in STD_LOGIC;
    m_axis_mm2s_tready : in STD_LOGIC;
    sig_stop_request : in STD_LOGIC;
    DINA : in STD_LOGIC_VECTOR ( 289 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of DMA_fifo_generator_v12_0 : entity is "fifo_generator_v12_0";
end DMA_fifo_generator_v12_0;

architecture STRUCTURE of DMA_fifo_generator_v12_0 is
begin
inst_fifo_gen: entity work.DMA_fifo_generator_v12_0_synth
    port map (
      D(0) => D(0),
      DINA(289 downto 0) => DINA(289 downto 0),
      DOUTB(289 downto 0) => DOUTB(289 downto 0),
      I1 => I1,
      I2 => I2,
      I3 => I3,
      I4 => I4,
      I5 => I5,
      O1 => O1,
      O10 => O10,
      O11 => O11,
      O2 => O2,
      O3 => O3,
      O4 => O4,
      O5 => O5,
      O6 => O6,
      O7 => O7,
      O8 => O8,
      O9 => O9,
      Q(2 downto 0) => Q(2 downto 0),
      SR(0) => SR(0),
      hold_ff_q => hold_ff_q,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_tready => m_axis_mm2s_tready,
      p_0_in2_in => p_0_in2_in,
      p_0_in5_in => p_0_in5_in,
      sig_skid2dre_wready => sig_skid2dre_wready,
      sig_slast_with_stop => sig_slast_with_stop,
      sig_stop_request => sig_stop_request,
      sig_token_cntr(2 downto 0) => sig_token_cntr(2 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity DMA_sync_fifo_fg is
  port (
    O1 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    DOUTB : out STD_LOGIC_VECTOR ( 289 downto 0 );
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    sig_slast_with_stop : out STD_LOGIC;
    O11 : out STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I3 : in STD_LOGIC;
    sig_skid2dre_wready : in STD_LOGIC;
    I4 : in STD_LOGIC;
    hold_ff_q : in STD_LOGIC;
    sig_token_cntr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I5 : in STD_LOGIC;
    p_0_in5_in : in STD_LOGIC;
    p_0_in2_in : in STD_LOGIC;
    m_axis_mm2s_tready : in STD_LOGIC;
    sig_stop_request : in STD_LOGIC;
    DINA : in STD_LOGIC_VECTOR ( 289 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of DMA_sync_fifo_fg : entity is "sync_fifo_fg";
end DMA_sync_fifo_fg;

architecture STRUCTURE of DMA_sync_fifo_fg is
begin
\FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM\: entity work.DMA_fifo_generator_v12_0
    port map (
      D(0) => D(0),
      DINA(289 downto 0) => DINA(289 downto 0),
      DOUTB(289 downto 0) => DOUTB(289 downto 0),
      I1 => I1,
      I2 => I2,
      I3 => I3,
      I4 => I4,
      I5 => I5,
      O1 => O1,
      O10 => O10,
      O11 => O11,
      O2 => O2,
      O3 => O3,
      O4 => O4,
      O5 => O5,
      O6 => O6,
      O7 => O7,
      O8 => O8,
      O9 => O9,
      Q(2 downto 0) => Q(2 downto 0),
      SR(0) => SR(0),
      hold_ff_q => hold_ff_q,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_tready => m_axis_mm2s_tready,
      p_0_in2_in => p_0_in2_in,
      p_0_in5_in => p_0_in5_in,
      sig_skid2dre_wready => sig_skid2dre_wready,
      sig_slast_with_stop => sig_slast_with_stop,
      sig_stop_request => sig_stop_request,
      sig_token_cntr(2 downto 0) => sig_token_cntr(2 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity DMA_axi_datamover_sfifo_autord is
  port (
    O1 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    DOUTB : out STD_LOGIC_VECTOR ( 289 downto 0 );
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    sig_slast_with_stop : out STD_LOGIC;
    O10 : out STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I3 : in STD_LOGIC;
    sig_skid2dre_wready : in STD_LOGIC;
    I4 : in STD_LOGIC;
    sig_token_cntr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I5 : in STD_LOGIC;
    p_0_in5_in : in STD_LOGIC;
    p_0_in2_in : in STD_LOGIC;
    m_axis_mm2s_tready : in STD_LOGIC;
    sig_stop_request : in STD_LOGIC;
    DINA : in STD_LOGIC_VECTOR ( 289 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of DMA_axi_datamover_sfifo_autord : entity is "axi_datamover_sfifo_autord";
end DMA_axi_datamover_sfifo_autord;

architecture STRUCTURE of DMA_axi_datamover_sfifo_autord is
  signal hold_ff_q : STD_LOGIC;
  signal \n_5_BLK_MEM.I_SYNC_FIFOGEN_FIFO\ : STD_LOGIC;
begin
\BLK_MEM.I_SYNC_FIFOGEN_FIFO\: entity work.DMA_sync_fifo_fg
    port map (
      D(0) => D(0),
      DINA(289 downto 0) => DINA(289 downto 0),
      DOUTB(289 downto 0) => DOUTB(289 downto 0),
      I1 => I1,
      I2 => I2,
      I3 => I3,
      I4 => I4,
      I5 => I5,
      O1 => O1,
      O10 => O9,
      O11 => O10,
      O2 => O2,
      O3 => O3,
      O4 => O4,
      O5 => \n_5_BLK_MEM.I_SYNC_FIFOGEN_FIFO\,
      O6 => O5,
      O7 => O6,
      O8 => O7,
      O9 => O8,
      Q(2 downto 0) => Q(2 downto 0),
      SR(0) => SR(0),
      hold_ff_q => hold_ff_q,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_tready => m_axis_mm2s_tready,
      p_0_in2_in => p_0_in2_in,
      p_0_in5_in => p_0_in5_in,
      sig_skid2dre_wready => sig_skid2dre_wready,
      sig_slast_with_stop => sig_slast_with_stop,
      sig_stop_request => sig_stop_request,
      sig_token_cntr(2 downto 0) => sig_token_cntr(2 downto 0)
    );
hold_ff_q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \n_5_BLK_MEM.I_SYNC_FIFOGEN_FIFO\,
      Q => hold_ff_q,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity DMA_axi_datamover_rd_sf is
  port (
    O1 : out STD_LOGIC;
    sig_wrcnt_mblen_slice : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_mm2s_allow_addr_req : out STD_LOGIC;
    O2 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_inhibit_rdy_n : out STD_LOGIC;
    O3 : out STD_LOGIC;
    DOUTB : out STD_LOGIC_VECTOR ( 289 downto 0 );
    O4 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    sig_slast_with_stop : out STD_LOGIC;
    O7 : out STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    I14 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    sig_mstr2sf_cmd_valid : in STD_LOGIC;
    sig_skid2dre_wready : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    sig_data2addr_stop_req : in STD_LOGIC;
    p_0_in5_in : in STD_LOGIC;
    p_0_in2_in : in STD_LOGIC;
    m_axis_mm2s_tready : in STD_LOGIC;
    sig_stop_request : in STD_LOGIC;
    DINA : in STD_LOGIC_VECTOR ( 289 downto 0 );
    I6 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of DMA_axi_datamover_rd_sf : entity is "axi_datamover_rd_sf";
end DMA_axi_datamover_rd_sf;

architecture STRUCTURE of DMA_axi_datamover_rd_sf is
  signal \^doutb\ : STD_LOGIC_VECTOR ( 289 downto 0 );
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^o2\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \n_0_sig_token_cntr[0]_i_1\ : STD_LOGIC;
  signal \n_0_sig_token_cntr[1]_i_1\ : STD_LOGIC;
  signal \n_0_sig_token_cntr[2]_i_1\ : STD_LOGIC;
  signal n_1_I_DATA_FIFO : STD_LOGIC;
  signal n_297_I_DATA_FIFO : STD_LOGIC;
  signal n_2_I_DATA_FIFO : STD_LOGIC;
  signal \n_2_OMIT_DRE_CNTL.I_DRE_CNTL_FIFO\ : STD_LOGIC;
  signal n_3_I_DATA_FIFO : STD_LOGIC;
  signal \n_3_OMIT_DRE_CNTL.I_DRE_CNTL_FIFO\ : STD_LOGIC;
  signal n_4_I_DATA_FIFO : STD_LOGIC;
  signal \n_4_OMIT_DRE_CNTL.I_DRE_CNTL_FIFO\ : STD_LOGIC;
  signal n_6_I_DATA_FIFO : STD_LOGIC;
  signal \^sig_mm2s_allow_addr_req\ : STD_LOGIC;
  signal sig_token_cntr : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_token_cntr[0]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \sig_token_cntr[1]_i_1\ : label is "soft_lutpair99";
begin
  DOUTB(289 downto 0) <= \^doutb\(289 downto 0);
  E(0) <= \^e\(0);
  O2 <= \^o2\;
  O3 <= \^o3\;
  Q(0) <= \^q\(0);
  sig_mm2s_allow_addr_req <= \^sig_mm2s_allow_addr_req\;
I_DATA_FIFO: entity work.DMA_axi_datamover_sfifo_autord
    port map (
      D(0) => n_1_I_DATA_FIFO,
      DINA(289 downto 0) => DINA(289 downto 0),
      DOUTB(289 downto 0) => \^doutb\(289 downto 0),
      I1 => I1,
      I2 => I2,
      I3 => \n_4_OMIT_DRE_CNTL.I_DRE_CNTL_FIFO\,
      I4 => \^o2\,
      I5 => I3,
      O1 => sig_wrcnt_mblen_slice(0),
      O10 => O7,
      O2 => n_2_I_DATA_FIFO,
      O3 => n_3_I_DATA_FIFO,
      O4 => n_4_I_DATA_FIFO,
      O5 => \^o3\,
      O6 => n_6_I_DATA_FIFO,
      O7 => n_297_I_DATA_FIFO,
      O8 => O5,
      O9 => O6,
      Q(2) => \^q\(0),
      Q(1) => \n_2_OMIT_DRE_CNTL.I_DRE_CNTL_FIFO\,
      Q(0) => \n_3_OMIT_DRE_CNTL.I_DRE_CNTL_FIFO\,
      SR(0) => SR(0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_tready => m_axis_mm2s_tready,
      p_0_in2_in => p_0_in2_in,
      p_0_in5_in => p_0_in5_in,
      sig_skid2dre_wready => sig_skid2dre_wready,
      sig_slast_with_stop => sig_slast_with_stop,
      sig_stop_request => sig_stop_request,
      sig_token_cntr(2 downto 0) => sig_token_cntr(2 downto 0)
    );
\OMIT_DRE_CNTL.I_DRE_CNTL_FIFO\: entity work.\DMA_axi_datamover_fifo__parameterized1\
    port map (
      D(0) => n_1_I_DATA_FIFO,
      DOUTB(0) => \^doutb\(289),
      E(0) => \^e\(0),
      I1 => n_3_I_DATA_FIFO,
      I2 => n_4_I_DATA_FIFO,
      I3 => n_2_I_DATA_FIFO,
      I4 => n_297_I_DATA_FIFO,
      I5 => I2,
      I6 => I4,
      I7 => \^o3\,
      I8 => \^o2\,
      O1 => O1,
      O2 => \n_4_OMIT_DRE_CNTL.I_DRE_CNTL_FIFO\,
      O3 => sig_inhibit_rdy_n,
      O4 => O4,
      Q(2) => \^q\(0),
      Q(1) => \n_2_OMIT_DRE_CNTL.I_DRE_CNTL_FIFO\,
      Q(0) => \n_3_OMIT_DRE_CNTL.I_DRE_CNTL_FIFO\,
      SR(0) => SR(0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      sig_mstr2sf_cmd_valid => sig_mstr2sf_cmd_valid
    );
\OMIT_UNPACKING.lsig_cmd_loaded_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => I14,
      Q => \^o2\,
      R => '0'
    );
\sig_next_addr_reg[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => \^sig_mm2s_allow_addr_req\,
      I1 => I5,
      I2 => sig_mstr2addr_cmd_valid,
      I3 => sig_data2addr_stop_req,
      O => \^e\(0)
    );
sig_ok_to_post_rd_addr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => n_6_I_DATA_FIFO,
      Q => \^sig_mm2s_allow_addr_req\,
      R => '0'
    );
\sig_token_cntr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA5B55A8"
    )
    port map (
      I0 => I3,
      I1 => sig_token_cntr(2),
      I2 => sig_token_cntr(1),
      I3 => sig_token_cntr(0),
      I4 => I6,
      O => \n_0_sig_token_cntr[0]_i_1\
    );
\sig_token_cntr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5F8F058"
    )
    port map (
      I0 => I3,
      I1 => sig_token_cntr(2),
      I2 => sig_token_cntr(1),
      I3 => sig_token_cntr(0),
      I4 => I6,
      O => \n_0_sig_token_cntr[1]_i_1\
    );
\sig_token_cntr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9CC4CCC4"
    )
    port map (
      I0 => I3,
      I1 => sig_token_cntr(2),
      I2 => sig_token_cntr(1),
      I3 => sig_token_cntr(0),
      I4 => I6,
      O => \n_0_sig_token_cntr[2]_i_1\
    );
\sig_token_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \n_0_sig_token_cntr[0]_i_1\,
      Q => sig_token_cntr(0),
      R => SR(0)
    );
\sig_token_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \n_0_sig_token_cntr[1]_i_1\,
      Q => sig_token_cntr(1),
      R => SR(0)
    );
\sig_token_cntr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \n_0_sig_token_cntr[2]_i_1\,
      Q => sig_token_cntr(2),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity DMA_axi_datamover_mm2s_full_wrap is
  port (
    sig_mmap_reset_reg : out STD_LOGIC;
    sig_sm_ld_calc1_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_ld_xfer_reg_tmp : out STD_LOGIC;
    sig_sm_halt_reg : out STD_LOGIC;
    sig_sm_pop_input_reg : out STD_LOGIC;
    sig_data2mstr_cmd_ready : out STD_LOGIC;
    O1 : out STD_LOGIC;
    sig_mstr2sf_tag : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_mm2s_tvalid : out STD_LOGIC;
    m_axis_mm2s_tlast : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : out STD_LOGIC;
    sig_rst2all_stop_request : out STD_LOGIC;
    sig_rsc2stat_status_valid : out STD_LOGIC;
    sig_addr2rsc_calc_error : out STD_LOGIC;
    sig_push_addr_reg1_out : out STD_LOGIC;
    m_axi_mm2s_arvalid : out STD_LOGIC;
    sig_xfer_reg_empty : out STD_LOGIC;
    sig_calc_error_pushed : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    sig_parent_done : out STD_LOGIC;
    sig_input_reg_empty : out STD_LOGIC;
    sig_mstr2addr_burst : out STD_LOGIC_VECTOR ( 0 to 0 );
    O4 : out STD_LOGIC;
    sig_mstr2sf_eof : out STD_LOGIC;
    O5 : out STD_LOGIC;
    sig_first_dbeat : out STD_LOGIC;
    O6 : out STD_LOGIC;
    s_axis_mm2s_cmd_tready : out STD_LOGIC;
    sig_stat2rsc_status_ready : out STD_LOGIC;
    sig_addr2rsc_cmd_fifo_empty : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    sig_ld_xfer_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    sig_addr_reg_full : out STD_LOGIC;
    O11 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O12 : out STD_LOGIC;
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_cmd2mstr_cmd_valid : out STD_LOGIC;
    O13 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_calc_error_reg : out STD_LOGIC;
    O14 : out STD_LOGIC;
    O15 : out STD_LOGIC;
    m_axis_mm2s_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m_axis_mm2s_tkeep : out STD_LOGIC_VECTOR ( 31 downto 0 );
    mm2s_halt_cmplt : out STD_LOGIC;
    sig_init_done : out STD_LOGIC;
    sig_init_done_0 : out STD_LOGIC;
    m_axis_mm2s_sts_tvalid_int : out STD_LOGIC;
    O16 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_mm2s_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_mm2s_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_mm2s_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_mm2s_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O17 : out STD_LOGIC;
    O18 : out STD_LOGIC;
    O19 : out STD_LOGIC;
    m_axi_mm2s_rready : out STD_LOGIC;
    sig_last_xfer_valid_im1 : out STD_LOGIC;
    p_1_in : out STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    dm_m_axi_sg_aresetn : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    I11 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    I14 : in STD_LOGIC;
    I15 : in STD_LOGIC;
    I16 : in STD_LOGIC;
    I17 : in STD_LOGIC;
    I18 : in STD_LOGIC;
    m_axi_mm2s_rlast : in STD_LOGIC;
    m_axi_mm2s_rvalid : in STD_LOGIC;
    m_axi_mm2s_arready : in STD_LOGIC;
    m_axis_mm2s_tready : in STD_LOGIC;
    m_axi_mm2s_rdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    I19 : in STD_LOGIC_VECTOR ( 48 downto 0 );
    m_axis_mm2s_sts_tready : in STD_LOGIC;
    m_axi_mm2s_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axis_mm2s_cmd_tvalid_split : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of DMA_axi_datamover_mm2s_full_wrap : entity is "axi_datamover_mm2s_full_wrap";
end DMA_axi_datamover_mm2s_full_wrap;

architecture STRUCTURE of DMA_axi_datamover_mm2s_full_wrap is
  signal \^d\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/srst_wrst_busy\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_inhibit_rdy_n\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_MM2S_SF.I_RD_SF\ : STD_LOGIC;
  signal n_0_I_ADDR_CNTL : STD_LOGIC;
  signal n_11_I_RD_DATA_CNTL : STD_LOGIC;
  signal n_13_I_RD_DATA_CNTL : STD_LOGIC;
  signal n_14_I_RD_DATA_CNTL : STD_LOGIC;
  signal n_15_I_RD_DATA_CNTL : STD_LOGIC;
  signal n_16_I_RD_DATA_CNTL : STD_LOGIC;
  signal n_17_I_RD_DATA_CNTL : STD_LOGIC;
  signal n_18_I_RD_DATA_CNTL : STD_LOGIC;
  signal n_19_I_RD_DATA_CNTL : STD_LOGIC;
  signal n_20_I_RD_DATA_CNTL : STD_LOGIC;
  signal n_21_I_RD_DATA_CNTL : STD_LOGIC;
  signal n_22_I_RD_DATA_CNTL : STD_LOGIC;
  signal n_23_I_RD_DATA_CNTL : STD_LOGIC;
  signal n_24_I_RD_DATA_CNTL : STD_LOGIC;
  signal n_25_I_RD_DATA_CNTL : STD_LOGIC;
  signal n_26_I_RD_DATA_CNTL : STD_LOGIC;
  signal n_27_I_RD_DATA_CNTL : STD_LOGIC;
  signal n_28_I_MSTR_PCC : STD_LOGIC;
  signal n_28_I_RD_DATA_CNTL : STD_LOGIC;
  signal \n_297_GEN_INCLUDE_MM2S_SF.I_RD_SF\ : STD_LOGIC;
  signal \n_299_GEN_INCLUDE_MM2S_SF.I_RD_SF\ : STD_LOGIC;
  signal n_29_I_RD_DATA_CNTL : STD_LOGIC;
  signal \n_300_GEN_INCLUDE_MM2S_SF.I_RD_SF\ : STD_LOGIC;
  signal \n_302_GEN_INCLUDE_MM2S_SF.I_RD_SF\ : STD_LOGIC;
  signal n_30_I_MSTR_PCC : STD_LOGIC;
  signal n_30_I_RD_DATA_CNTL : STD_LOGIC;
  signal n_31_I_RD_DATA_CNTL : STD_LOGIC;
  signal n_32_I_RD_DATA_CNTL : STD_LOGIC;
  signal n_33_I_RD_DATA_CNTL : STD_LOGIC;
  signal n_34_I_RD_DATA_CNTL : STD_LOGIC;
  signal n_35_I_RD_DATA_CNTL : STD_LOGIC;
  signal n_36_I_RD_DATA_CNTL : STD_LOGIC;
  signal n_37_I_RD_DATA_CNTL : STD_LOGIC;
  signal n_38_I_MSTR_PCC : STD_LOGIC;
  signal n_38_I_RD_DATA_CNTL : STD_LOGIC;
  signal n_39_I_RD_DATA_CNTL : STD_LOGIC;
  signal n_3_I_RD_DATA_CNTL : STD_LOGIC;
  signal n_3_I_RESET : STD_LOGIC;
  signal n_40_I_MSTR_PCC : STD_LOGIC;
  signal n_40_I_RD_DATA_CNTL : STD_LOGIC;
  signal n_41_I_RD_DATA_CNTL : STD_LOGIC;
  signal n_42_I_RD_DATA_CNTL : STD_LOGIC;
  signal n_43_I_RD_DATA_CNTL : STD_LOGIC;
  signal n_44_I_RD_DATA_CNTL : STD_LOGIC;
  signal n_45_I_RD_DATA_CNTL : STD_LOGIC;
  signal n_46_I_RD_DATA_CNTL : STD_LOGIC;
  signal n_51_I_RD_DATA_CNTL : STD_LOGIC;
  signal n_52_I_RD_DATA_CNTL : STD_LOGIC;
  signal n_54_I_RD_DATA_CNTL : STD_LOGIC;
  signal n_91_I_RD_DATA_CNTL : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 2 to 2 );
  signal p_0_in2_in : STD_LOGIC;
  signal p_0_in5_in : STD_LOGIC;
  signal p_0_in_0 : STD_LOGIC;
  signal p_1_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_2_out : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal sig_addr2data_addr_posted : STD_LOGIC;
  signal \^sig_addr2rsc_calc_error\ : STD_LOGIC;
  signal \^sig_addr2rsc_cmd_fifo_empty\ : STD_LOGIC;
  signal \^sig_calc_error_pushed\ : STD_LOGIC;
  signal \^sig_cmd2mstr_cmd_valid\ : STD_LOGIC;
  signal sig_cmd2mstr_command : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\ : STD_LOGIC;
  signal sig_data2addr_stop_req : STD_LOGIC;
  signal \^sig_data2mstr_cmd_ready\ : STD_LOGIC;
  signal sig_data2rsc_slverr : STD_LOGIC;
  signal sig_data2rsc_tag : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sig_data2rsc_valid : STD_LOGIC;
  signal sig_data2sf_cmd_cmplt : STD_LOGIC;
  signal sig_data2skid_halt : STD_LOGIC;
  signal sig_dbeat_cntr_reg : STD_LOGIC_VECTOR ( 2 to 2 );
  signal sig_dfifo_tlast_out : STD_LOGIC;
  signal sig_halt_reg_dly2 : STD_LOGIC;
  signal sig_halt_reg_dly3 : STD_LOGIC;
  signal \^sig_input_reg_empty\ : STD_LOGIC;
  signal sig_mm2s_allow_addr_req : STD_LOGIC;
  signal \^sig_mmap_reset_reg\ : STD_LOGIC;
  signal sig_mstr2addr_addr : STD_LOGIC_VECTOR ( 31 downto 6 );
  signal \^sig_mstr2addr_burst\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sig_mstr2addr_cmd_valid : STD_LOGIC;
  signal sig_mstr2data_cmd_cmplt : STD_LOGIC;
  signal sig_mstr2data_cmd_valid : STD_LOGIC;
  signal sig_mstr2data_eof : STD_LOGIC;
  signal sig_mstr2data_last_strb : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_mstr2data_len : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal sig_mstr2data_saddr_lsb : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal sig_mstr2data_sequential : STD_LOGIC;
  signal sig_mstr2data_strt_strb : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_mstr2sf_cmd_valid : STD_LOGIC;
  signal sig_mstr2sf_dre_src_align : STD_LOGIC;
  signal sig_mstr2sf_strt_offset : STD_LOGIC;
  signal \^sig_mstr2sf_tag\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sig_next_calc_error_reg : STD_LOGIC;
  signal \^sig_push_addr_reg1_out\ : STD_LOGIC;
  signal sig_rd_sts_decerr_reg0 : STD_LOGIC;
  signal sig_rd_sts_interr_reg0 : STD_LOGIC;
  signal sig_rd_sts_reg_full0 : STD_LOGIC;
  signal sig_rd_sts_tag_reg : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sig_rdc2sf_wlast : STD_LOGIC;
  signal sig_rdc2sf_wstrb : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_rsc2data_ready : STD_LOGIC;
  signal sig_rsc2stat_status : STD_LOGIC_VECTOR ( 6 downto 4 );
  signal \^sig_rsc2stat_status_valid\ : STD_LOGIC;
  signal sig_skid2dre_wready : STD_LOGIC;
  signal sig_slast_with_stop : STD_LOGIC;
  signal \^sig_sm_halt_reg\ : STD_LOGIC;
  signal sig_sstrb_stop_mask : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^sig_stat2rsc_status_ready\ : STD_LOGIC;
  signal sig_stop_request : STD_LOGIC;
  signal sig_wrcnt_mblen_slice : STD_LOGIC_VECTOR ( 2 to 2 );
begin
  D(1 downto 0) <= \^d\(1 downto 0);
  O1 <= \^o1\;
  sig_addr2rsc_calc_error <= \^sig_addr2rsc_calc_error\;
  sig_addr2rsc_cmd_fifo_empty <= \^sig_addr2rsc_cmd_fifo_empty\;
  sig_calc_error_pushed <= \^sig_calc_error_pushed\;
  sig_cmd2mstr_cmd_valid <= \^sig_cmd2mstr_cmd_valid\;
  sig_cmd_stat_rst_user_reg_n_cdc_from_reg <= \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\;
  sig_data2mstr_cmd_ready <= \^sig_data2mstr_cmd_ready\;
  sig_input_reg_empty <= \^sig_input_reg_empty\;
  sig_mmap_reset_reg <= \^sig_mmap_reset_reg\;
  sig_mstr2addr_burst(0) <= \^sig_mstr2addr_burst\(0);
  sig_mstr2sf_tag(0) <= \^sig_mstr2sf_tag\(0);
  sig_push_addr_reg1_out <= \^sig_push_addr_reg1_out\;
  sig_rsc2stat_status_valid <= \^sig_rsc2stat_status_valid\;
  sig_sm_halt_reg <= \^sig_sm_halt_reg\;
  sig_stat2rsc_status_ready <= \^sig_stat2rsc_status_ready\;
\ENABLE_AXIS_SKID.I_MM2S_SKID_BUF\: entity work.DMA_axi_datamover_skid_buf
    port map (
      DOUTB(288) => sig_dfifo_tlast_out,
      DOUTB(287 downto 256) => p_1_out(31 downto 0),
      DOUTB(255 downto 0) => p_2_out(255 downto 0),
      I1 => n_14_I_RD_DATA_CNTL,
      I10 => n_23_I_RD_DATA_CNTL,
      I11 => n_24_I_RD_DATA_CNTL,
      I12 => n_25_I_RD_DATA_CNTL,
      I13 => n_26_I_RD_DATA_CNTL,
      I14 => n_27_I_RD_DATA_CNTL,
      I15 => n_28_I_RD_DATA_CNTL,
      I16 => n_29_I_RD_DATA_CNTL,
      I17 => n_30_I_RD_DATA_CNTL,
      I18 => n_31_I_RD_DATA_CNTL,
      I19 => n_32_I_RD_DATA_CNTL,
      I2 => n_15_I_RD_DATA_CNTL,
      I20 => n_33_I_RD_DATA_CNTL,
      I21 => n_34_I_RD_DATA_CNTL,
      I22 => n_35_I_RD_DATA_CNTL,
      I23 => n_36_I_RD_DATA_CNTL,
      I24 => n_37_I_RD_DATA_CNTL,
      I25 => n_38_I_RD_DATA_CNTL,
      I26 => n_39_I_RD_DATA_CNTL,
      I27 => n_40_I_RD_DATA_CNTL,
      I28 => n_41_I_RD_DATA_CNTL,
      I29 => n_42_I_RD_DATA_CNTL,
      I3 => n_16_I_RD_DATA_CNTL,
      I30 => n_43_I_RD_DATA_CNTL,
      I31 => n_44_I_RD_DATA_CNTL,
      I32 => n_45_I_RD_DATA_CNTL,
      I33 => n_46_I_RD_DATA_CNTL,
      I34 => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\,
      I35 => \n_300_GEN_INCLUDE_MM2S_SF.I_RD_SF\,
      I36 => \n_299_GEN_INCLUDE_MM2S_SF.I_RD_SF\,
      I37 => \n_302_GEN_INCLUDE_MM2S_SF.I_RD_SF\,
      I4 => n_17_I_RD_DATA_CNTL,
      I5 => n_18_I_RD_DATA_CNTL,
      I6 => n_19_I_RD_DATA_CNTL,
      I7 => n_20_I_RD_DATA_CNTL,
      I8 => n_21_I_RD_DATA_CNTL,
      I9 => n_22_I_RD_DATA_CNTL,
      SR(0) => \I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/srst_wrst_busy\,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_tdata(255 downto 0) => m_axis_mm2s_tdata(255 downto 0),
      m_axis_mm2s_tkeep(31 downto 0) => m_axis_mm2s_tkeep(31 downto 0),
      m_axis_mm2s_tlast => m_axis_mm2s_tlast,
      m_axis_mm2s_tready => m_axis_mm2s_tready,
      m_axis_mm2s_tvalid => m_axis_mm2s_tvalid,
      p_0_in2_in => p_0_in2_in,
      p_0_in5_in => p_0_in5_in,
      sig_data2skid_halt => sig_data2skid_halt,
      sig_halt_reg_dly2 => sig_halt_reg_dly2,
      sig_halt_reg_dly3 => sig_halt_reg_dly3,
      sig_skid2dre_wready => sig_skid2dre_wready,
      sig_slast_with_stop => sig_slast_with_stop,
      sig_sstrb_stop_mask(31 downto 0) => sig_sstrb_stop_mask(31 downto 0),
      sig_stop_request => sig_stop_request
    );
\GEN_INCLUDE_MM2S_SF.I_RD_SF\: entity work.DMA_axi_datamover_rd_sf
    port map (
      DINA(289) => sig_data2sf_cmd_cmplt,
      DINA(288) => sig_rdc2sf_wlast,
      DINA(287 downto 256) => sig_rdc2sf_wstrb(31 downto 0),
      DINA(255 downto 0) => m_axi_mm2s_rdata(255 downto 0),
      DOUTB(289) => DOUTB(0),
      DOUTB(288) => sig_dfifo_tlast_out,
      DOUTB(287 downto 256) => p_1_out(31 downto 0),
      DOUTB(255 downto 0) => p_2_out(255 downto 0),
      E(0) => \^sig_push_addr_reg1_out\,
      I1 => n_54_I_RD_DATA_CNTL,
      I14 => I14,
      I2 => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\,
      I3 => n_0_I_ADDR_CNTL,
      I4 => \^sig_data2mstr_cmd_ready\,
      I5 => \^sig_addr2rsc_cmd_fifo_empty\,
      I6 => n_3_I_RD_DATA_CNTL,
      O1 => \n_0_GEN_INCLUDE_MM2S_SF.I_RD_SF\,
      O2 => O6,
      O3 => O10,
      O4 => \n_297_GEN_INCLUDE_MM2S_SF.I_RD_SF\,
      O5 => \n_299_GEN_INCLUDE_MM2S_SF.I_RD_SF\,
      O6 => \n_300_GEN_INCLUDE_MM2S_SF.I_RD_SF\,
      O7 => \n_302_GEN_INCLUDE_MM2S_SF.I_RD_SF\,
      Q(0) => Q(0),
      SR(0) => \I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/srst_wrst_busy\,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_tready => m_axis_mm2s_tready,
      p_0_in2_in => p_0_in2_in,
      p_0_in5_in => p_0_in5_in,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_inhibit_rdy_n => \OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_inhibit_rdy_n\,
      sig_mm2s_allow_addr_req => sig_mm2s_allow_addr_req,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_mstr2sf_cmd_valid => sig_mstr2sf_cmd_valid,
      sig_skid2dre_wready => sig_skid2dre_wready,
      sig_slast_with_stop => sig_slast_with_stop,
      sig_stop_request => sig_stop_request,
      sig_wrcnt_mblen_slice(0) => sig_wrcnt_mblen_slice(2)
    );
I_ADDR_CNTL: entity work.DMA_axi_datamover_addr_cntl
    port map (
      D(31 downto 6) => sig_mstr2addr_addr(31 downto 6),
      D(5) => sig_mstr2sf_strt_offset,
      D(4 downto 1) => sig_mstr2data_saddr_lsb(4 downto 1),
      D(0) => sig_mstr2sf_dre_src_align,
      E(0) => \^sig_push_addr_reg1_out\,
      I1 => \^o1\,
      I17 => I17,
      I2 => n_38_I_MSTR_PCC,
      I3 => n_11_I_RD_DATA_CNTL,
      I4 => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\,
      I5(5) => sig_mstr2data_len(5),
      I5(4 downto 3) => \^d\(1 downto 0),
      I5(2 downto 0) => sig_mstr2data_len(2 downto 0),
      I6(0) => \^sig_mstr2addr_burst\(0),
      O1 => n_0_I_ADDR_CNTL,
      O2 => \^sig_addr2rsc_calc_error\,
      O3 => \^sig_addr2rsc_cmd_fifo_empty\,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_araddr(31 downto 0) => m_axi_mm2s_araddr(31 downto 0),
      m_axi_mm2s_arburst(1 downto 0) => m_axi_mm2s_arburst(1 downto 0),
      m_axi_mm2s_arlen(7 downto 0) => m_axi_mm2s_arlen(7 downto 0),
      m_axi_mm2s_arready => m_axi_mm2s_arready,
      m_axi_mm2s_arsize(2 downto 0) => m_axi_mm2s_arsize(2 downto 0),
      m_axi_mm2s_arvalid => m_axi_mm2s_arvalid,
      sig_addr2data_addr_posted => sig_addr2data_addr_posted,
      sig_addr_reg_full => sig_addr_reg_full
    );
I_CMD_STATUS: entity work.DMA_axi_datamover_cmd_status
    port map (
      D(3 downto 1) => sig_rsc2stat_status(6 downto 4),
      D(0) => sig_rd_sts_tag_reg(0),
      I1 => \^sig_mmap_reset_reg\,
      I15 => I15,
      I16 => I16,
      I19(48 downto 0) => I19(48 downto 0),
      I2 => \^sig_rsc2stat_status_valid\,
      I3 => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\,
      I4 => \^sig_calc_error_pushed\,
      I5 => \^sig_input_reg_empty\,
      I6 => \^sig_sm_halt_reg\,
      O1 => \^sig_stat2rsc_status_ready\,
      O16(3 downto 0) => O16(3 downto 0),
      O2 => \^sig_cmd2mstr_cmd_valid\,
      Q(48) => O13(2),
      Q(47 downto 16) => sig_cmd2mstr_command(63 downto 32),
      Q(15 downto 14) => O13(1 downto 0),
      Q(13 downto 0) => sig_cmd2mstr_command(13 downto 0),
      SR(0) => \I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/srst_wrst_busy\,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_sts_tready => m_axis_mm2s_sts_tready,
      m_axis_mm2s_sts_tvalid_int => m_axis_mm2s_sts_tvalid_int,
      s_axis_mm2s_cmd_tready => s_axis_mm2s_cmd_tready,
      s_axis_mm2s_cmd_tvalid_split => s_axis_mm2s_cmd_tvalid_split,
      sig_calc_error_reg => sig_calc_error_reg,
      sig_init_done => sig_init_done,
      sig_init_done_0 => sig_init_done_0
    );
I_MSTR_PCC: entity work.DMA_axi_datamover_pcc
    port map (
      D(0) => O12,
      E(0) => sig_sm_ld_calc1_reg,
      I1 => \n_297_GEN_INCLUDE_MM2S_SF.I_RD_SF\,
      I10 => I10,
      I11 => I11,
      I12 => n_51_I_RD_DATA_CNTL,
      I13 => \^sig_data2mstr_cmd_ready\,
      I14(0) => \^sig_push_addr_reg1_out\,
      I15 => n_52_I_RD_DATA_CNTL,
      I16 => \^sig_cmd2mstr_cmd_valid\,
      I17(45 downto 14) => sig_cmd2mstr_command(63 downto 32),
      I17(13 downto 0) => sig_cmd2mstr_command(13 downto 0),
      I18 => I18,
      I19(0) => sig_dbeat_cntr_reg(2),
      I2 => I2,
      I20 => n_91_I_RD_DATA_CNTL,
      I21 => \^sig_rsc2stat_status_valid\,
      I22 => \n_0_GEN_INCLUDE_MM2S_SF.I_RD_SF\,
      I3 => I3,
      I4 => I4,
      I5 => I5,
      I6 => I6,
      I7 => I7,
      I8 => I8,
      I9 => I9,
      O1 => \^sig_mmap_reset_reg\,
      O10(0) => \^sig_mstr2addr_burst\(0),
      O11 => O4,
      O12 => O7,
      O13(0) => O8,
      O14(5) => sig_mstr2data_len(5),
      O14(4 downto 3) => \^d\(1 downto 0),
      O14(2 downto 0) => sig_mstr2data_len(2 downto 0),
      O15 => O9,
      O16 => n_30_I_MSTR_PCC,
      O17(2 downto 0) => O11(2 downto 0),
      O18 => O14,
      O19 => O15,
      O2(0) => E(0),
      O20 => O17,
      O21 => n_38_I_MSTR_PCC,
      O22(0) => p_0_in(2),
      O23 => n_40_I_MSTR_PCC,
      O24 => sig_last_xfer_valid_im1,
      O25(31 downto 0) => sig_mstr2data_last_strb(31 downto 0),
      O26(31 downto 6) => sig_mstr2addr_addr(31 downto 6),
      O26(5) => sig_mstr2sf_strt_offset,
      O26(4 downto 1) => sig_mstr2data_saddr_lsb(4 downto 1),
      O26(0) => sig_mstr2sf_dre_src_align,
      O27(31 downto 0) => sig_mstr2data_strt_strb(31 downto 0),
      O3 => \^sig_sm_halt_reg\,
      O4 => \^o1\,
      O5 => \^sig_calc_error_pushed\,
      O6 => O2,
      O7 => O3,
      O8 => sig_parent_done,
      O9 => \^sig_input_reg_empty\,
      Q(0) => n_28_I_MSTR_PCC,
      SR(0) => \I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/srst_wrst_busy\,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      p_1_in => p_1_in,
      sig_inhibit_rdy_n => \OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_inhibit_rdy_n\,
      sig_ld_xfer_reg => sig_ld_xfer_reg,
      sig_ld_xfer_reg_tmp => sig_ld_xfer_reg_tmp,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_mstr2data_cmd_cmplt => sig_mstr2data_cmd_cmplt,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_mstr2data_eof => sig_mstr2data_eof,
      sig_mstr2data_sequential => sig_mstr2data_sequential,
      sig_mstr2sf_cmd_valid => sig_mstr2sf_cmd_valid,
      sig_mstr2sf_eof => sig_mstr2sf_eof,
      sig_mstr2sf_tag(0) => \^sig_mstr2sf_tag\(0),
      sig_next_calc_error_reg => sig_next_calc_error_reg,
      sig_sm_pop_input_reg => sig_sm_pop_input_reg,
      sig_stat2rsc_status_ready => \^sig_stat2rsc_status_ready\,
      sig_xfer_reg_empty => sig_xfer_reg_empty
    );
I_RD_DATA_CNTL: entity work.DMA_axi_datamover_rddata_cntl
    port map (
      D(0) => p_0_in(2),
      DINA(33) => sig_data2sf_cmd_cmplt,
      DINA(32) => sig_rdc2sf_wlast,
      DINA(31 downto 0) => sig_rdc2sf_wstrb(31 downto 0),
      I1 => \^o1\,
      I10(31 downto 0) => sig_mstr2data_last_strb(31 downto 0),
      I11(31 downto 0) => sig_mstr2data_strt_strb(31 downto 0),
      I12 => I12,
      I13 => I13,
      I2 => n_3_I_RESET,
      I3 => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\,
      I4 => \^sig_addr2rsc_cmd_fifo_empty\,
      I5(1 downto 0) => sig_rsc2stat_status(5 downto 4),
      I6(3) => sig_mstr2data_len(5),
      I6(2 downto 1) => \^d\(1 downto 0),
      I6(0) => sig_mstr2data_len(0),
      I7 => n_30_I_MSTR_PCC,
      I8(0) => n_28_I_MSTR_PCC,
      I9 => n_40_I_MSTR_PCC,
      O1 => \^sig_data2mstr_cmd_ready\,
      O10 => n_17_I_RD_DATA_CNTL,
      O11 => n_18_I_RD_DATA_CNTL,
      O12 => n_19_I_RD_DATA_CNTL,
      O13 => n_20_I_RD_DATA_CNTL,
      O14 => n_21_I_RD_DATA_CNTL,
      O15 => n_22_I_RD_DATA_CNTL,
      O16 => n_23_I_RD_DATA_CNTL,
      O17 => n_24_I_RD_DATA_CNTL,
      O18 => n_25_I_RD_DATA_CNTL,
      O19 => n_26_I_RD_DATA_CNTL,
      O2 => n_3_I_RD_DATA_CNTL,
      O20 => n_27_I_RD_DATA_CNTL,
      O21 => n_28_I_RD_DATA_CNTL,
      O22 => n_29_I_RD_DATA_CNTL,
      O23 => n_30_I_RD_DATA_CNTL,
      O24 => n_31_I_RD_DATA_CNTL,
      O25 => n_32_I_RD_DATA_CNTL,
      O26 => n_33_I_RD_DATA_CNTL,
      O27 => n_34_I_RD_DATA_CNTL,
      O28 => n_35_I_RD_DATA_CNTL,
      O29 => n_36_I_RD_DATA_CNTL,
      O3 => O5,
      O30 => n_37_I_RD_DATA_CNTL,
      O31 => n_38_I_RD_DATA_CNTL,
      O32 => n_39_I_RD_DATA_CNTL,
      O33 => n_40_I_RD_DATA_CNTL,
      O34 => n_41_I_RD_DATA_CNTL,
      O35 => n_42_I_RD_DATA_CNTL,
      O36 => n_43_I_RD_DATA_CNTL,
      O37 => n_44_I_RD_DATA_CNTL,
      O38 => n_45_I_RD_DATA_CNTL,
      O39 => n_46_I_RD_DATA_CNTL,
      O4 => sig_first_dbeat,
      O40 => n_51_I_RD_DATA_CNTL,
      O41 => n_52_I_RD_DATA_CNTL,
      O42 => O18,
      O43 => n_54_I_RD_DATA_CNTL,
      O44 => O19,
      O45 => n_91_I_RD_DATA_CNTL,
      O5 => n_11_I_RD_DATA_CNTL,
      O6 => n_13_I_RD_DATA_CNTL,
      O7 => n_14_I_RD_DATA_CNTL,
      O8 => n_15_I_RD_DATA_CNTL,
      O9 => n_16_I_RD_DATA_CNTL,
      Q(0) => sig_dbeat_cntr_reg(2),
      SR(0) => \I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/srst_wrst_busy\,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_rlast => m_axi_mm2s_rlast,
      m_axi_mm2s_rready => m_axi_mm2s_rready,
      m_axi_mm2s_rresp(1 downto 0) => m_axi_mm2s_rresp(1 downto 0),
      m_axi_mm2s_rvalid => m_axi_mm2s_rvalid,
      p_0_in_0 => p_0_in_0,
      sig_addr2data_addr_posted => sig_addr2data_addr_posted,
      sig_addr2rsc_calc_error => \^sig_addr2rsc_calc_error\,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_data2rsc_slverr => sig_data2rsc_slverr,
      sig_data2rsc_tag(0) => sig_data2rsc_tag(0),
      sig_data2rsc_valid => sig_data2rsc_valid,
      sig_data2skid_halt => sig_data2skid_halt,
      sig_halt_reg_dly2 => sig_halt_reg_dly2,
      sig_halt_reg_dly3 => sig_halt_reg_dly3,
      sig_mm2s_allow_addr_req => sig_mm2s_allow_addr_req,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_mstr2data_cmd_cmplt => sig_mstr2data_cmd_cmplt,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_mstr2data_eof => sig_mstr2data_eof,
      sig_mstr2data_sequential => sig_mstr2data_sequential,
      sig_mstr2sf_tag(0) => \^sig_mstr2sf_tag\(0),
      sig_next_calc_error_reg => sig_next_calc_error_reg,
      sig_rd_sts_decerr_reg0 => sig_rd_sts_decerr_reg0,
      sig_rd_sts_interr_reg0 => sig_rd_sts_interr_reg0,
      sig_rd_sts_reg_full0 => sig_rd_sts_reg_full0,
      sig_rsc2data_ready => sig_rsc2data_ready,
      sig_sstrb_stop_mask(31 downto 0) => sig_sstrb_stop_mask(31 downto 0),
      sig_stop_request => sig_stop_request,
      sig_wrcnt_mblen_slice(0) => sig_wrcnt_mblen_slice(2)
    );
I_RD_STATUS_CNTLR: entity work.DMA_axi_datamover_rd_status_cntl
    port map (
      D(3 downto 1) => sig_rsc2stat_status(6 downto 4),
      D(0) => sig_rd_sts_tag_reg(0),
      I1 => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\,
      O1 => \^sig_rsc2stat_status_valid\,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      p_0_in_0 => p_0_in_0,
      sig_data2rsc_slverr => sig_data2rsc_slverr,
      sig_data2rsc_tag(0) => sig_data2rsc_tag(0),
      sig_data2rsc_valid => sig_data2rsc_valid,
      sig_rd_sts_decerr_reg0 => sig_rd_sts_decerr_reg0,
      sig_rd_sts_interr_reg0 => sig_rd_sts_interr_reg0,
      sig_rd_sts_reg_full0 => sig_rd_sts_reg_full0,
      sig_rsc2data_ready => sig_rsc2data_ready,
      sig_stat2rsc_status_ready => \^sig_stat2rsc_status_ready\
    );
I_RESET: entity work.DMA_axi_datamover_reset
    port map (
      I1 => I1,
      I2 => n_13_I_RD_DATA_CNTL,
      O1 => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\,
      O2 => n_3_I_RESET,
      SR(0) => \I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/srst_wrst_busy\,
      dm_m_axi_sg_aresetn => dm_m_axi_sg_aresetn,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mm2s_halt_cmplt => mm2s_halt_cmplt,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_rst2all_stop_request => sig_rst2all_stop_request
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity DMA_axi_datamover is
  port (
    mm2s_err : out STD_LOGIC;
    m_axis_mm2s_tvalid : out STD_LOGIC;
    m_axis_mm2s_tlast : out STD_LOGIC;
    sig_rst2all_stop_request : out STD_LOGIC;
    m_axi_mm2s_arvalid : out STD_LOGIC;
    s_axis_mm2s_cmd_tready : out STD_LOGIC;
    m_axis_mm2s_sts_tvalid_int : out STD_LOGIC;
    m_axis_mm2s_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m_axis_mm2s_tkeep : out STD_LOGIC_VECTOR ( 31 downto 0 );
    mm2s_halt_cmplt : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_mm2s_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_mm2s_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_mm2s_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_mm2s_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_mm2s_rready : out STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    dm_m_axi_sg_aresetn : in STD_LOGIC;
    I1 : in STD_LOGIC;
    s_axis_mm2s_cmd_tvalid_split : in STD_LOGIC;
    m_axis_mm2s_sts_tready : in STD_LOGIC;
    m_axi_mm2s_arready : in STD_LOGIC;
    m_axi_mm2s_rlast : in STD_LOGIC;
    m_axi_mm2s_rvalid : in STD_LOGIC;
    m_axis_mm2s_tready : in STD_LOGIC;
    m_axi_mm2s_rdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    D : in STD_LOGIC_VECTOR ( 48 downto 0 );
    m_axi_mm2s_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of DMA_axi_datamover : entity is "axi_datamover";
end DMA_axi_datamover;

architecture STRUCTURE of DMA_axi_datamover is
  signal \GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_rd_empty\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_dfifo_cmd_cmplt_out\ : STD_LOGIC;
  signal \I_ADDR_CNTL/sig_addr_reg_full\ : STD_LOGIC;
  signal \I_ADDR_CNTL/sig_push_addr_reg1_out\ : STD_LOGIC;
  signal \I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done\ : STD_LOGIC;
  signal \I_CMD_STATUS/I_CMD_FIFO/sig_init_done\ : STD_LOGIC;
  signal \I_MSTR_PCC/sig_calc_error_pushed\ : STD_LOGIC;
  signal \I_MSTR_PCC/sig_calc_error_reg\ : STD_LOGIC;
  signal \I_MSTR_PCC/sig_input_reg_empty\ : STD_LOGIC;
  signal \I_MSTR_PCC/sig_last_xfer_valid_im1\ : STD_LOGIC;
  signal \I_MSTR_PCC/sig_ld_xfer_reg\ : STD_LOGIC;
  signal \I_MSTR_PCC/sig_ld_xfer_reg_tmp\ : STD_LOGIC;
  signal \I_MSTR_PCC/sig_mmap_reset_reg\ : STD_LOGIC;
  signal \I_MSTR_PCC/sig_parent_done\ : STD_LOGIC;
  signal \I_MSTR_PCC/sig_sm_halt_reg\ : STD_LOGIC;
  signal \I_MSTR_PCC/sig_sm_ld_calc1_reg\ : STD_LOGIC;
  signal \I_MSTR_PCC/sig_sm_ld_calc3_reg\ : STD_LOGIC;
  signal \I_MSTR_PCC/sig_sm_pop_input_reg\ : STD_LOGIC;
  signal \I_MSTR_PCC/sig_xfer_reg_empty\ : STD_LOGIC;
  signal \I_RD_DATA_CNTL/p_1_in\ : STD_LOGIC;
  signal \I_RD_DATA_CNTL/sig_first_dbeat\ : STD_LOGIC;
  signal \^m_axis_mm2s_sts_tvalid_int\ : STD_LOGIC;
  signal \^mm2s_err\ : STD_LOGIC;
  signal \n_0_OMIT_UNPACKING.lsig_cmd_loaded_i_1\ : STD_LOGIC;
  signal \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1\ : STD_LOGIC;
  signal \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0\ : STD_LOGIC;
  signal n_0_sig_addr_aligned_ireg1_i_1 : STD_LOGIC;
  signal n_0_sig_addr_reg_empty_i_1 : STD_LOGIC;
  signal n_0_sig_brst_cnt_eq_one_ireg1_i_1 : STD_LOGIC;
  signal n_0_sig_calc_error_pushed_i_1 : STD_LOGIC;
  signal n_0_sig_calc_error_reg_i_1 : STD_LOGIC;
  signal n_0_sig_first_dbeat_i_1 : STD_LOGIC;
  signal n_0_sig_input_burst_type_reg_i_1 : STD_LOGIC;
  signal n_0_sig_input_eof_reg_i_1 : STD_LOGIC;
  signal n_0_sig_input_reg_empty_i_1 : STD_LOGIC;
  signal \n_0_sig_input_tag_reg[0]_i_1\ : STD_LOGIC;
  signal n_0_sig_last_dbeat_i_1 : STD_LOGIC;
  signal n_0_sig_no_btt_residue_ireg1_i_1 : STD_LOGIC;
  signal n_0_sig_parent_done_i_1 : STD_LOGIC;
  signal n_0_sig_xfer_len_eq_0_ireg3_i_1 : STD_LOGIC;
  signal \n_19_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER\ : STD_LOGIC;
  signal \n_20_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER\ : STD_LOGIC;
  signal \n_24_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER\ : STD_LOGIC;
  signal \n_26_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER\ : STD_LOGIC;
  signal \n_28_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER\ : STD_LOGIC;
  signal \n_32_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER\ : STD_LOGIC;
  signal \n_33_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER\ : STD_LOGIC;
  signal \n_37_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER\ : STD_LOGIC;
  signal \n_38_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER\ : STD_LOGIC;
  signal \n_394_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER\ : STD_LOGIC;
  signal \n_395_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER\ : STD_LOGIC;
  signal \n_396_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER\ : STD_LOGIC;
  signal \n_39_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER\ : STD_LOGIC;
  signal \n_41_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER\ : STD_LOGIC;
  signal \n_42_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER\ : STD_LOGIC;
  signal \n_43_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER\ : STD_LOGIC;
  signal \n_44_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER\ : STD_LOGIC;
  signal \n_51_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER\ : STD_LOGIC;
  signal \n_52_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER\ : STD_LOGIC;
  signal \^s_axis_mm2s_cmd_tready\ : STD_LOGIC;
  signal sig_addr2rsc_calc_error : STD_LOGIC;
  signal sig_addr2rsc_cmd_fifo_empty : STD_LOGIC;
  signal sig_cmd2mstr_cmd_valid : STD_LOGIC;
  signal sig_cmd2mstr_command : STD_LOGIC_VECTOR ( 64 downto 23 );
  signal sig_cmd_stat_rst_user_reg_n_cdc_from_reg : STD_LOGIC;
  signal sig_data2mstr_cmd_ready : STD_LOGIC;
  signal sig_mstr2addr_burst : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sig_mstr2data_len : STD_LOGIC_VECTOR ( 4 to 4 );
  signal sig_mstr2sf_eof : STD_LOGIC;
  signal sig_mstr2sf_tag : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sig_rsc2stat_status_valid : STD_LOGIC;
  signal sig_stat2rsc_status_ready : STD_LOGIC;
begin
  m_axis_mm2s_sts_tvalid_int <= \^m_axis_mm2s_sts_tvalid_int\;
  mm2s_err <= \^mm2s_err\;
  s_axis_mm2s_cmd_tready <= \^s_axis_mm2s_cmd_tready\;
\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER\: entity work.DMA_axi_datamover_mm2s_full_wrap
    port map (
      D(1) => sig_mstr2data_len(4),
      D(0) => \n_37_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER\,
      DOUTB(0) => \GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_dfifo_cmd_cmplt_out\,
      E(0) => \I_MSTR_PCC/sig_sm_ld_calc3_reg\,
      I1 => I1,
      I10 => n_0_sig_xfer_len_eq_0_ireg3_i_1,
      I11 => n_0_sig_input_eof_reg_i_1,
      I12 => n_0_sig_last_dbeat_i_1,
      I13 => n_0_sig_first_dbeat_i_1,
      I14 => \n_0_OMIT_UNPACKING.lsig_cmd_loaded_i_1\,
      I15 => \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1\,
      I16 => \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0\,
      I17 => n_0_sig_addr_reg_empty_i_1,
      I18 => n_0_sig_addr_aligned_ireg1_i_1,
      I19(48 downto 0) => D(48 downto 0),
      I2 => n_0_sig_calc_error_reg_i_1,
      I3 => n_0_sig_calc_error_pushed_i_1,
      I4 => n_0_sig_no_btt_residue_ireg1_i_1,
      I5 => n_0_sig_brst_cnt_eq_one_ireg1_i_1,
      I6 => n_0_sig_parent_done_i_1,
      I7 => n_0_sig_input_reg_empty_i_1,
      I8 => \n_0_sig_input_tag_reg[0]_i_1\,
      I9 => n_0_sig_input_burst_type_reg_i_1,
      O1 => \^mm2s_err\,
      O10 => \n_39_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER\,
      O11(2) => \n_41_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER\,
      O11(1) => \n_42_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER\,
      O11(0) => \n_43_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER\,
      O12 => \n_44_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER\,
      O13(2) => sig_cmd2mstr_command(64),
      O13(1) => sig_cmd2mstr_command(30),
      O13(0) => sig_cmd2mstr_command(23),
      O14 => \n_51_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER\,
      O15 => \n_52_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER\,
      O16(3 downto 0) => Q(3 downto 0),
      O17 => \n_394_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER\,
      O18 => \n_395_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER\,
      O19 => \n_396_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER\,
      O2 => \n_19_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER\,
      O3 => \n_20_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER\,
      O4 => \n_24_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER\,
      O5 => \n_26_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER\,
      O6 => \n_28_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER\,
      O7 => \n_32_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER\,
      O8 => \n_33_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER\,
      O9 => \n_38_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER\,
      Q(0) => \GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_rd_empty\,
      dm_m_axi_sg_aresetn => dm_m_axi_sg_aresetn,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_araddr(31 downto 0) => m_axi_mm2s_araddr(31 downto 0),
      m_axi_mm2s_arburst(1 downto 0) => m_axi_mm2s_arburst(1 downto 0),
      m_axi_mm2s_arlen(7 downto 0) => m_axi_mm2s_arlen(7 downto 0),
      m_axi_mm2s_arready => m_axi_mm2s_arready,
      m_axi_mm2s_arsize(2 downto 0) => m_axi_mm2s_arsize(2 downto 0),
      m_axi_mm2s_arvalid => m_axi_mm2s_arvalid,
      m_axi_mm2s_rdata(255 downto 0) => m_axi_mm2s_rdata(255 downto 0),
      m_axi_mm2s_rlast => m_axi_mm2s_rlast,
      m_axi_mm2s_rready => m_axi_mm2s_rready,
      m_axi_mm2s_rresp(1 downto 0) => m_axi_mm2s_rresp(1 downto 0),
      m_axi_mm2s_rvalid => m_axi_mm2s_rvalid,
      m_axis_mm2s_sts_tready => m_axis_mm2s_sts_tready,
      m_axis_mm2s_sts_tvalid_int => \^m_axis_mm2s_sts_tvalid_int\,
      m_axis_mm2s_tdata(255 downto 0) => m_axis_mm2s_tdata(255 downto 0),
      m_axis_mm2s_tkeep(31 downto 0) => m_axis_mm2s_tkeep(31 downto 0),
      m_axis_mm2s_tlast => m_axis_mm2s_tlast,
      m_axis_mm2s_tready => m_axis_mm2s_tready,
      m_axis_mm2s_tvalid => m_axis_mm2s_tvalid,
      mm2s_halt_cmplt => mm2s_halt_cmplt,
      p_1_in => \I_RD_DATA_CNTL/p_1_in\,
      s_axis_mm2s_cmd_tready => \^s_axis_mm2s_cmd_tready\,
      s_axis_mm2s_cmd_tvalid_split => s_axis_mm2s_cmd_tvalid_split,
      sig_addr2rsc_calc_error => sig_addr2rsc_calc_error,
      sig_addr2rsc_cmd_fifo_empty => sig_addr2rsc_cmd_fifo_empty,
      sig_addr_reg_full => \I_ADDR_CNTL/sig_addr_reg_full\,
      sig_calc_error_pushed => \I_MSTR_PCC/sig_calc_error_pushed\,
      sig_calc_error_reg => \I_MSTR_PCC/sig_calc_error_reg\,
      sig_cmd2mstr_cmd_valid => sig_cmd2mstr_cmd_valid,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data2mstr_cmd_ready => sig_data2mstr_cmd_ready,
      sig_first_dbeat => \I_RD_DATA_CNTL/sig_first_dbeat\,
      sig_init_done => \I_CMD_STATUS/I_CMD_FIFO/sig_init_done\,
      sig_init_done_0 => \I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done\,
      sig_input_reg_empty => \I_MSTR_PCC/sig_input_reg_empty\,
      sig_last_xfer_valid_im1 => \I_MSTR_PCC/sig_last_xfer_valid_im1\,
      sig_ld_xfer_reg => \I_MSTR_PCC/sig_ld_xfer_reg\,
      sig_ld_xfer_reg_tmp => \I_MSTR_PCC/sig_ld_xfer_reg_tmp\,
      sig_mmap_reset_reg => \I_MSTR_PCC/sig_mmap_reset_reg\,
      sig_mstr2addr_burst(0) => sig_mstr2addr_burst(0),
      sig_mstr2sf_eof => sig_mstr2sf_eof,
      sig_mstr2sf_tag(0) => sig_mstr2sf_tag(0),
      sig_parent_done => \I_MSTR_PCC/sig_parent_done\,
      sig_push_addr_reg1_out => \I_ADDR_CNTL/sig_push_addr_reg1_out\,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_rst2all_stop_request => sig_rst2all_stop_request,
      sig_sm_halt_reg => \I_MSTR_PCC/sig_sm_halt_reg\,
      sig_sm_ld_calc1_reg => \I_MSTR_PCC/sig_sm_ld_calc1_reg\,
      sig_sm_pop_input_reg => \I_MSTR_PCC/sig_sm_pop_input_reg\,
      sig_stat2rsc_status_ready => sig_stat2rsc_status_ready,
      sig_xfer_reg_empty => \I_MSTR_PCC/sig_xfer_reg_empty\
    );
\OMIT_UNPACKING.lsig_cmd_loaded_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7000F0F0"
    )
    port map (
      I0 => \n_39_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER\,
      I1 => \GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_dfifo_cmd_cmplt_out\,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => \n_28_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER\,
      I4 => \GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_rd_empty\,
      O => \n_0_OMIT_UNPACKING.lsig_cmd_loaded_i_1\
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE0000"
    )
    port map (
      I0 => \n_394_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER\,
      I1 => \^s_axis_mm2s_cmd_tready\,
      I2 => s_axis_mm2s_cmd_tvalid_split,
      I3 => \I_CMD_STATUS/I_CMD_FIFO/sig_init_done\,
      I4 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1\
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA080808"
    )
    port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I1 => sig_stat2rsc_status_ready,
      I2 => sig_rsc2stat_status_valid,
      I3 => m_axis_mm2s_sts_tready,
      I4 => \^m_axis_mm2s_sts_tvalid_int\,
      I5 => \I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done\,
      O => \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0\
    );
sig_addr_aligned_ireg1_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0C0A"
    )
    port map (
      I0 => \n_32_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER\,
      I1 => \n_44_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER\,
      I2 => \I_MSTR_PCC/sig_mmap_reset_reg\,
      I3 => \I_MSTR_PCC/sig_sm_ld_calc1_reg\,
      O => n_0_sig_addr_aligned_ireg1_i_1
    );
sig_addr_reg_empty_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4F4F4FFF4F4F4F"
    )
    port map (
      I0 => \I_ADDR_CNTL/sig_push_addr_reg1_out\,
      I1 => sig_addr2rsc_cmd_fifo_empty,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => \I_ADDR_CNTL/sig_addr_reg_full\,
      I4 => m_axi_mm2s_arready,
      I5 => sig_addr2rsc_calc_error,
      O => n_0_sig_addr_reg_empty_i_1
    );
sig_brst_cnt_eq_one_ireg1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001000FF00100000"
    )
    port map (
      I0 => \n_42_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER\,
      I1 => \n_41_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER\,
      I2 => \n_43_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER\,
      I3 => \I_MSTR_PCC/sig_mmap_reset_reg\,
      I4 => \I_MSTR_PCC/sig_sm_ld_calc1_reg\,
      I5 => \n_20_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER\,
      O => n_0_sig_brst_cnt_eq_one_ireg1_i_1
    );
sig_calc_error_pushed_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
    port map (
      I0 => \^mm2s_err\,
      I1 => \I_MSTR_PCC/sig_xfer_reg_empty\,
      I2 => \I_MSTR_PCC/sig_ld_xfer_reg\,
      I3 => \I_MSTR_PCC/sig_calc_error_pushed\,
      O => n_0_sig_calc_error_pushed_i_1
    );
sig_calc_error_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB8888A888"
    )
    port map (
      I0 => \I_MSTR_PCC/sig_calc_error_reg\,
      I1 => \I_MSTR_PCC/sig_mmap_reset_reg\,
      I2 => \I_MSTR_PCC/sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \I_MSTR_PCC/sig_sm_halt_reg\,
      I5 => \^mm2s_err\,
      O => n_0_sig_calc_error_reg_i_1
    );
sig_first_dbeat_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0C000A0"
    )
    port map (
      I0 => \I_RD_DATA_CNTL/sig_first_dbeat\,
      I1 => \I_RD_DATA_CNTL/p_1_in\,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => \n_395_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER\,
      I4 => sig_data2mstr_cmd_ready,
      O => n_0_sig_first_dbeat_i_1
    );
sig_input_burst_type_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E2"
    )
    port map (
      I0 => sig_mstr2addr_burst(0),
      I1 => \n_33_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER\,
      I2 => sig_cmd2mstr_command(23),
      I3 => \I_MSTR_PCC/sig_mmap_reset_reg\,
      I4 => \I_MSTR_PCC/sig_calc_error_pushed\,
      I5 => \I_MSTR_PCC/sig_sm_pop_input_reg\,
      O => n_0_sig_input_burst_type_reg_i_1
    );
sig_input_eof_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E2"
    )
    port map (
      I0 => sig_mstr2sf_eof,
      I1 => \n_33_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER\,
      I2 => sig_cmd2mstr_command(30),
      I3 => \I_MSTR_PCC/sig_mmap_reset_reg\,
      I4 => \I_MSTR_PCC/sig_calc_error_pushed\,
      I5 => \I_MSTR_PCC/sig_sm_pop_input_reg\,
      O => n_0_sig_input_eof_reg_i_1
    );
sig_input_reg_empty_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF4"
    )
    port map (
      I0 => \n_33_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER\,
      I1 => \I_MSTR_PCC/sig_input_reg_empty\,
      I2 => \I_MSTR_PCC/sig_mmap_reset_reg\,
      I3 => \I_MSTR_PCC/sig_calc_error_pushed\,
      I4 => \I_MSTR_PCC/sig_sm_pop_input_reg\,
      O => n_0_sig_input_reg_empty_i_1
    );
\sig_input_tag_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E2"
    )
    port map (
      I0 => sig_mstr2sf_tag(0),
      I1 => \n_33_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER\,
      I2 => sig_cmd2mstr_command(64),
      I3 => \I_MSTR_PCC/sig_mmap_reset_reg\,
      I4 => \I_MSTR_PCC/sig_calc_error_pushed\,
      I5 => \I_MSTR_PCC/sig_sm_pop_input_reg\,
      O => \n_0_sig_input_tag_reg[0]_i_1\
    );
sig_last_dbeat_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"35003F0035003000"
    )
    port map (
      I0 => \n_396_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER\,
      I1 => \I_RD_DATA_CNTL/p_1_in\,
      I2 => sig_data2mstr_cmd_ready,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I4 => \n_395_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER\,
      I5 => \n_26_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER\,
      O => n_0_sig_last_dbeat_i_1
    );
sig_no_btt_residue_ireg1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888F8880"
    )
    port map (
      I0 => \n_52_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER\,
      I1 => \n_51_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER\,
      I2 => \I_MSTR_PCC/sig_mmap_reset_reg\,
      I3 => \I_MSTR_PCC/sig_sm_ld_calc1_reg\,
      I4 => \n_19_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER\,
      O => n_0_sig_no_btt_residue_ireg1_i_1
    );
sig_parent_done_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
    port map (
      I0 => \I_MSTR_PCC/sig_parent_done\,
      I1 => \I_MSTR_PCC/sig_ld_xfer_reg_tmp\,
      I2 => \I_MSTR_PCC/sig_last_xfer_valid_im1\,
      I3 => \n_33_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER\,
      I4 => \I_MSTR_PCC/sig_mmap_reset_reg\,
      O => n_0_sig_parent_done_i_1
    );
sig_xfer_len_eq_0_ireg3_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000100FF00010000"
    )
    port map (
      I0 => \n_37_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER\,
      I1 => sig_mstr2data_len(4),
      I2 => \n_38_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER\,
      I3 => \I_MSTR_PCC/sig_mmap_reset_reg\,
      I4 => \I_MSTR_PCC/sig_sm_ld_calc3_reg\,
      I5 => \n_24_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER\,
      O => n_0_sig_xfer_len_eq_0_ireg3_i_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \DMA_axi_dma__parameterized0\ is
  port (
    s_axi_lite_aclk : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    axi_resetn : in STD_LOGIC;
    s_axi_lite_awvalid : in STD_LOGIC;
    s_axi_lite_awready : out STD_LOGIC;
    s_axi_lite_awaddr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    s_axi_lite_wvalid : in STD_LOGIC;
    s_axi_lite_wready : out STD_LOGIC;
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_lite_bvalid : out STD_LOGIC;
    s_axi_lite_bready : in STD_LOGIC;
    s_axi_lite_arvalid : in STD_LOGIC;
    s_axi_lite_arready : out STD_LOGIC;
    s_axi_lite_araddr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    s_axi_lite_rvalid : out STD_LOGIC;
    s_axi_lite_rready : in STD_LOGIC;
    s_axi_lite_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_sg_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_sg_awuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_sg_awvalid : out STD_LOGIC;
    m_axi_sg_awready : in STD_LOGIC;
    m_axi_sg_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_sg_wlast : out STD_LOGIC;
    m_axi_sg_wvalid : out STD_LOGIC;
    m_axi_sg_wready : in STD_LOGIC;
    m_axi_sg_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_bvalid : in STD_LOGIC;
    m_axi_sg_bready : out STD_LOGIC;
    m_axi_sg_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_sg_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_sg_aruser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_sg_arvalid : out STD_LOGIC;
    m_axi_sg_arready : in STD_LOGIC;
    m_axi_sg_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_rlast : in STD_LOGIC;
    m_axi_sg_rvalid : in STD_LOGIC;
    m_axi_sg_rready : out STD_LOGIC;
    m_axi_mm2s_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_mm2s_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_mm2s_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_mm2s_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_mm2s_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_mm2s_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_mm2s_aruser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_mm2s_arvalid : out STD_LOGIC;
    m_axi_mm2s_arready : in STD_LOGIC;
    m_axi_mm2s_rdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    m_axi_mm2s_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_mm2s_rlast : in STD_LOGIC;
    m_axi_mm2s_rvalid : in STD_LOGIC;
    m_axi_mm2s_rready : out STD_LOGIC;
    mm2s_prmry_reset_out_n : out STD_LOGIC;
    m_axis_mm2s_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m_axis_mm2s_tkeep : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_mm2s_tvalid : out STD_LOGIC;
    m_axis_mm2s_tready : in STD_LOGIC;
    m_axis_mm2s_tlast : out STD_LOGIC;
    m_axis_mm2s_tuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_mm2s_tid : out STD_LOGIC_VECTOR ( 4 downto 0 );
    m_axis_mm2s_tdest : out STD_LOGIC_VECTOR ( 4 downto 0 );
    mm2s_cntrl_reset_out_n : out STD_LOGIC;
    m_axis_mm2s_cntrl_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_mm2s_cntrl_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_mm2s_cntrl_tvalid : out STD_LOGIC;
    m_axis_mm2s_cntrl_tready : in STD_LOGIC;
    m_axis_mm2s_cntrl_tlast : out STD_LOGIC;
    m_axi_s2mm_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_s2mm_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_s2mm_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_s2mm_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_s2mm_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_s2mm_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_s2mm_awuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_s2mm_awvalid : out STD_LOGIC;
    m_axi_s2mm_awready : in STD_LOGIC;
    m_axi_s2mm_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_s2mm_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_s2mm_wlast : out STD_LOGIC;
    m_axi_s2mm_wvalid : out STD_LOGIC;
    m_axi_s2mm_wready : in STD_LOGIC;
    m_axi_s2mm_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_s2mm_bvalid : in STD_LOGIC;
    m_axi_s2mm_bready : out STD_LOGIC;
    s2mm_prmry_reset_out_n : out STD_LOGIC;
    s_axis_s2mm_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_s2mm_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_s2mm_tvalid : in STD_LOGIC;
    s_axis_s2mm_tready : out STD_LOGIC;
    s_axis_s2mm_tlast : in STD_LOGIC;
    s_axis_s2mm_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_s2mm_tid : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axis_s2mm_tdest : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s2mm_sts_reset_out_n : out STD_LOGIC;
    s_axis_s2mm_sts_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_s2mm_sts_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_s2mm_sts_tvalid : in STD_LOGIC;
    s_axis_s2mm_sts_tready : out STD_LOGIC;
    s_axis_s2mm_sts_tlast : in STD_LOGIC;
    mm2s_introut : out STD_LOGIC;
    s2mm_introut : out STD_LOGIC;
    axi_dma_tstvec : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \DMA_axi_dma__parameterized0\ : entity is "axi_dma";
  attribute C_S_AXI_LITE_ADDR_WIDTH : integer;
  attribute C_S_AXI_LITE_ADDR_WIDTH of \DMA_axi_dma__parameterized0\ : entity is 10;
  attribute C_S_AXI_LITE_DATA_WIDTH : integer;
  attribute C_S_AXI_LITE_DATA_WIDTH of \DMA_axi_dma__parameterized0\ : entity is 32;
  attribute C_DLYTMR_RESOLUTION : integer;
  attribute C_DLYTMR_RESOLUTION of \DMA_axi_dma__parameterized0\ : entity is 125;
  attribute C_PRMRY_IS_ACLK_ASYNC : integer;
  attribute C_PRMRY_IS_ACLK_ASYNC of \DMA_axi_dma__parameterized0\ : entity is 0;
  attribute C_INCLUDE_SG : integer;
  attribute C_INCLUDE_SG of \DMA_axi_dma__parameterized0\ : entity is 1;
  attribute C_SG_INCLUDE_STSCNTRL_STRM : integer;
  attribute C_SG_INCLUDE_STSCNTRL_STRM of \DMA_axi_dma__parameterized0\ : entity is 0;
  attribute C_SG_USE_STSAPP_LENGTH : integer;
  attribute C_SG_USE_STSAPP_LENGTH of \DMA_axi_dma__parameterized0\ : entity is 0;
  attribute C_SG_LENGTH_WIDTH : integer;
  attribute C_SG_LENGTH_WIDTH of \DMA_axi_dma__parameterized0\ : entity is 14;
  attribute C_M_AXI_SG_ADDR_WIDTH : integer;
  attribute C_M_AXI_SG_ADDR_WIDTH of \DMA_axi_dma__parameterized0\ : entity is 32;
  attribute C_M_AXI_SG_DATA_WIDTH : integer;
  attribute C_M_AXI_SG_DATA_WIDTH of \DMA_axi_dma__parameterized0\ : entity is 32;
  attribute C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH : integer;
  attribute C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH of \DMA_axi_dma__parameterized0\ : entity is 32;
  attribute C_S_AXIS_S2MM_STS_TDATA_WIDTH : integer;
  attribute C_S_AXIS_S2MM_STS_TDATA_WIDTH of \DMA_axi_dma__parameterized0\ : entity is 32;
  attribute C_INCLUDE_MM2S : integer;
  attribute C_INCLUDE_MM2S of \DMA_axi_dma__parameterized0\ : entity is 1;
  attribute C_INCLUDE_MM2S_SF : integer;
  attribute C_INCLUDE_MM2S_SF of \DMA_axi_dma__parameterized0\ : entity is 1;
  attribute C_INCLUDE_MM2S_DRE : integer;
  attribute C_INCLUDE_MM2S_DRE of \DMA_axi_dma__parameterized0\ : entity is 0;
  attribute C_MM2S_BURST_SIZE : integer;
  attribute C_MM2S_BURST_SIZE of \DMA_axi_dma__parameterized0\ : entity is 64;
  attribute C_M_AXI_MM2S_ADDR_WIDTH : integer;
  attribute C_M_AXI_MM2S_ADDR_WIDTH of \DMA_axi_dma__parameterized0\ : entity is 32;
  attribute C_M_AXI_MM2S_DATA_WIDTH : integer;
  attribute C_M_AXI_MM2S_DATA_WIDTH of \DMA_axi_dma__parameterized0\ : entity is 256;
  attribute C_M_AXIS_MM2S_TDATA_WIDTH : integer;
  attribute C_M_AXIS_MM2S_TDATA_WIDTH of \DMA_axi_dma__parameterized0\ : entity is 256;
  attribute C_INCLUDE_S2MM : integer;
  attribute C_INCLUDE_S2MM of \DMA_axi_dma__parameterized0\ : entity is 0;
  attribute C_INCLUDE_S2MM_SF : integer;
  attribute C_INCLUDE_S2MM_SF of \DMA_axi_dma__parameterized0\ : entity is 1;
  attribute C_INCLUDE_S2MM_DRE : integer;
  attribute C_INCLUDE_S2MM_DRE of \DMA_axi_dma__parameterized0\ : entity is 0;
  attribute C_S2MM_BURST_SIZE : integer;
  attribute C_S2MM_BURST_SIZE of \DMA_axi_dma__parameterized0\ : entity is 16;
  attribute C_M_AXI_S2MM_ADDR_WIDTH : integer;
  attribute C_M_AXI_S2MM_ADDR_WIDTH of \DMA_axi_dma__parameterized0\ : entity is 32;
  attribute C_M_AXI_S2MM_DATA_WIDTH : integer;
  attribute C_M_AXI_S2MM_DATA_WIDTH of \DMA_axi_dma__parameterized0\ : entity is 32;
  attribute C_S_AXIS_S2MM_TDATA_WIDTH : integer;
  attribute C_S_AXIS_S2MM_TDATA_WIDTH of \DMA_axi_dma__parameterized0\ : entity is 32;
  attribute C_ENABLE_MULTI_CHANNEL : integer;
  attribute C_ENABLE_MULTI_CHANNEL of \DMA_axi_dma__parameterized0\ : entity is 0;
  attribute C_NUM_S2MM_CHANNELS : integer;
  attribute C_NUM_S2MM_CHANNELS of \DMA_axi_dma__parameterized0\ : entity is 1;
  attribute C_NUM_MM2S_CHANNELS : integer;
  attribute C_NUM_MM2S_CHANNELS of \DMA_axi_dma__parameterized0\ : entity is 1;
  attribute C_FAMILY : string;
  attribute C_FAMILY of \DMA_axi_dma__parameterized0\ : entity is "virtex7";
  attribute C_MICRO_DMA : integer;
  attribute C_MICRO_DMA of \DMA_axi_dma__parameterized0\ : entity is 0;
  attribute C_INSTANCE : string;
  attribute C_INSTANCE of \DMA_axi_dma__parameterized0\ : entity is "axi_dma";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of \DMA_axi_dma__parameterized0\ : entity is "yes";
end \DMA_axi_dma__parameterized0\;

architecture STRUCTURE of \DMA_axi_dma__parameterized0\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit\ : STD_LOGIC;
  signal \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_delay_cnt_en\ : STD_LOGIC;
  signal \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_dly_fast_incr3_out\ : STD_LOGIC;
  signal \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_11_out\ : STD_LOGIC;
  signal \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_4_out\ : STD_LOGIC;
  signal \GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR/all_is_idle_d1\ : STD_LOGIC;
  signal \GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR/mm2s_halted_set0\ : STD_LOGIC;
  signal \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_rst2all_stop_request\ : STD_LOGIC;
  signal \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/sg_ftch_error0\ : STD_LOGIC;
  signal \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/tailpntr_updated_d1\ : STD_LOGIC;
  signal \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/tailpntr_updated_d2\ : STD_LOGIC;
  signal \GEN_RESET_FOR_MM2S.RESET_I/soft_reset_d1\ : STD_LOGIC;
  signal \GEN_RESET_FOR_MM2S.RESET_I/soft_reset_re0\ : STD_LOGIC;
  signal \I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/sig_stream_rst\ : STD_LOGIC;
  signal \I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/ch1_run_stop_d1\ : STD_LOGIC;
  signal \I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/ch2_fetch_address_i\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \I_SG_FETCH_MNGR/I_FTCH_SG/ch1_active_i\ : STD_LOGIC;
  attribute MARK_DEBUG : boolean;
  attribute MARK_DEBUG of \I_SG_FETCH_MNGR/I_FTCH_SG/ch1_active_i\ : signal is std.standard.true;
  signal \I_SG_FETCH_MNGR/I_FTCH_SG/ch2_stale_descriptor\ : STD_LOGIC;
  attribute MARK_DEBUG of \I_SG_FETCH_MNGR/I_FTCH_SG/ch2_stale_descriptor\ : signal is std.standard.true;
  signal \I_SG_FETCH_MNGR/ch1_fetch_address\ : STD_LOGIC_VECTOR ( 31 downto 30 );
  signal \I_SG_FETCH_QUEUE/cyclic_enable\ : STD_LOGIC;
  signal \I_SG_FETCH_QUEUE/p_3_out\ : STD_LOGIC_VECTOR ( 95 to 95 );
  signal \^axi_dma_tstvec\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal axi_lite_reset_n : STD_LOGIC;
  signal curdesc_lsb_i : STD_LOGIC_VECTOR ( 31 downto 6 );
  signal dm_m_axi_sg_aresetn : STD_LOGIC;
  signal dma_mm2s_error : STD_LOGIC;
  signal m_axi_sg_aresetn : STD_LOGIC;
  signal \^m_axi_sg_wstrb\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m_axis_ftch1_desc_available : STD_LOGIC;
  signal m_axis_mm2s_ftch_tready : STD_LOGIC;
  signal m_axis_mm2s_sts_tdata_int : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal m_axis_mm2s_sts_tready : STD_LOGIC;
  signal m_axis_mm2s_sts_tvalid_int : STD_LOGIC;
  signal \^m_axis_mm2s_tlast\ : STD_LOGIC;
  signal \^m_axis_mm2s_tvalid\ : STD_LOGIC;
  signal mm2s_all_idle : STD_LOGIC;
  signal mm2s_desc_flush : STD_LOGIC;
  signal mm2s_err : STD_LOGIC;
  signal mm2s_halt : STD_LOGIC;
  signal mm2s_halt_cmplt : STD_LOGIC;
  signal mm2s_halted_set : STD_LOGIC;
  signal mm2s_irqthresh_wren : STD_LOGIC;
  signal mm2s_new_curdesc : STD_LOGIC_VECTOR ( 31 downto 6 );
  signal mm2s_new_curdesc_wren : STD_LOGIC;
  signal mm2s_stop : STD_LOGIC;
  signal mm2s_stop_i : STD_LOGIC;
  signal n_0_I_AXI_DMA_REG_MODULE : STD_LOGIC;
  signal n_11_I_RST_MODULE : STD_LOGIC;
  signal n_12_I_RST_MODULE : STD_LOGIC;
  signal n_13_I_RST_MODULE : STD_LOGIC;
  signal n_14_I_RST_MODULE : STD_LOGIC;
  signal n_150_I_MM2S_DMA_MNGR : STD_LOGIC;
  signal n_151_I_MM2S_DMA_MNGR : STD_LOGIC;
  signal n_152_I_MM2S_DMA_MNGR : STD_LOGIC;
  signal n_15_I_RST_MODULE : STD_LOGIC;
  signal \n_272_GEN_SG_ENGINE.I_SG_ENGINE\ : STD_LOGIC;
  signal \n_287_GEN_SG_ENGINE.I_SG_ENGINE\ : STD_LOGIC;
  signal \n_288_GEN_SG_ENGINE.I_SG_ENGINE\ : STD_LOGIC;
  signal \n_289_GEN_SG_ENGINE.I_SG_ENGINE\ : STD_LOGIC;
  signal \n_290_GEN_SG_ENGINE.I_SG_ENGINE\ : STD_LOGIC;
  signal \n_291_GEN_SG_ENGINE.I_SG_ENGINE\ : STD_LOGIC;
  signal \n_292_GEN_SG_ENGINE.I_SG_ENGINE\ : STD_LOGIC;
  signal \n_293_GEN_SG_ENGINE.I_SG_ENGINE\ : STD_LOGIC;
  signal \n_294_GEN_SG_ENGINE.I_SG_ENGINE\ : STD_LOGIC;
  signal \n_312_GEN_SG_ENGINE.I_SG_ENGINE\ : STD_LOGIC;
  signal \n_346_GEN_SG_ENGINE.I_SG_ENGINE\ : STD_LOGIC;
  signal \n_350_GEN_SG_ENGINE.I_SG_ENGINE\ : STD_LOGIC;
  signal \n_351_GEN_SG_ENGINE.I_SG_ENGINE\ : STD_LOGIC;
  signal \n_352_GEN_SG_ENGINE.I_SG_ENGINE\ : STD_LOGIC;
  signal \n_353_GEN_SG_ENGINE.I_SG_ENGINE\ : STD_LOGIC;
  signal \n_354_GEN_SG_ENGINE.I_SG_ENGINE\ : STD_LOGIC;
  signal \n_355_GEN_SG_ENGINE.I_SG_ENGINE\ : STD_LOGIC;
  signal \n_356_GEN_SG_ENGINE.I_SG_ENGINE\ : STD_LOGIC;
  signal \n_357_GEN_SG_ENGINE.I_SG_ENGINE\ : STD_LOGIC;
  signal \n_358_GEN_SG_ENGINE.I_SG_ENGINE\ : STD_LOGIC;
  signal \n_359_GEN_SG_ENGINE.I_SG_ENGINE\ : STD_LOGIC;
  signal \n_360_GEN_SG_ENGINE.I_SG_ENGINE\ : STD_LOGIC;
  signal \n_361_GEN_SG_ENGINE.I_SG_ENGINE\ : STD_LOGIC;
  signal \n_362_GEN_SG_ENGINE.I_SG_ENGINE\ : STD_LOGIC;
  signal \n_363_GEN_SG_ENGINE.I_SG_ENGINE\ : STD_LOGIC;
  signal \n_364_GEN_SG_ENGINE.I_SG_ENGINE\ : STD_LOGIC;
  signal \n_365_GEN_SG_ENGINE.I_SG_ENGINE\ : STD_LOGIC;
  signal \n_366_GEN_SG_ENGINE.I_SG_ENGINE\ : STD_LOGIC;
  signal \n_367_GEN_SG_ENGINE.I_SG_ENGINE\ : STD_LOGIC;
  signal \n_368_GEN_SG_ENGINE.I_SG_ENGINE\ : STD_LOGIC;
  signal \n_369_GEN_SG_ENGINE.I_SG_ENGINE\ : STD_LOGIC;
  signal \n_370_GEN_SG_ENGINE.I_SG_ENGINE\ : STD_LOGIC;
  signal \n_371_GEN_SG_ENGINE.I_SG_ENGINE\ : STD_LOGIC;
  signal \n_372_GEN_SG_ENGINE.I_SG_ENGINE\ : STD_LOGIC;
  signal \n_373_GEN_SG_ENGINE.I_SG_ENGINE\ : STD_LOGIC;
  signal \n_374_GEN_SG_ENGINE.I_SG_ENGINE\ : STD_LOGIC;
  signal \n_375_GEN_SG_ENGINE.I_SG_ENGINE\ : STD_LOGIC;
  signal n_61_I_AXI_DMA_REG_MODULE : STD_LOGIC;
  signal n_62_I_AXI_DMA_REG_MODULE : STD_LOGIC;
  signal n_63_I_AXI_DMA_REG_MODULE : STD_LOGIC;
  signal n_64_I_AXI_DMA_REG_MODULE : STD_LOGIC;
  signal n_65_I_AXI_DMA_REG_MODULE : STD_LOGIC;
  signal n_66_I_AXI_DMA_REG_MODULE : STD_LOGIC;
  signal n_67_I_AXI_DMA_REG_MODULE : STD_LOGIC;
  signal n_68_I_AXI_DMA_REG_MODULE : STD_LOGIC;
  signal n_69_I_AXI_DMA_REG_MODULE : STD_LOGIC;
  signal n_70_I_AXI_DMA_REG_MODULE : STD_LOGIC;
  signal n_71_I_AXI_DMA_REG_MODULE : STD_LOGIC;
  signal n_75_I_AXI_DMA_REG_MODULE : STD_LOGIC;
  signal n_76_I_AXI_DMA_REG_MODULE : STD_LOGIC;
  signal n_7_I_RST_MODULE : STD_LOGIC;
  signal n_80_I_AXI_DMA_REG_MODULE : STD_LOGIC;
  signal n_9_I_AXI_DMA_REG_MODULE : STD_LOGIC;
  signal n_9_I_RST_MODULE : STD_LOGIC;
  signal p_34_out : STD_LOGIC;
  signal p_35_out : STD_LOGIC;
  signal p_36_out : STD_LOGIC;
  signal p_37_out : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal p_38_out : STD_LOGIC_VECTOR ( 96 downto 0 );
  signal p_39_out : STD_LOGIC;
  signal p_40_out : STD_LOGIC;
  signal p_41_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_44_out : STD_LOGIC;
  signal p_45_out : STD_LOGIC;
  signal p_46_out : STD_LOGIC;
  signal p_47_out : STD_LOGIC;
  signal p_48_out : STD_LOGIC;
  signal p_49_out : STD_LOGIC;
  signal p_50_out : STD_LOGIC;
  signal p_51_out : STD_LOGIC;
  signal p_53_out : STD_LOGIC;
  signal p_54_out : STD_LOGIC;
  signal p_56_out : STD_LOGIC;
  signal p_57_out : STD_LOGIC;
  signal p_58_out : STD_LOGIC;
  signal p_59_out : STD_LOGIC;
  signal ptr_queue_full : STD_LOGIC;
  signal s2mm_cmnd_data : STD_LOGIC_VECTOR ( 149 downto 0 );
  signal s2mm_cmnd_wr : STD_LOGIC;
  attribute MARK_DEBUG of s2mm_cmnd_wr : signal is std.standard.true;
  signal s2mm_decerr : STD_LOGIC;
  attribute MARK_DEBUG of s2mm_decerr : signal is std.standard.true;
  signal s2mm_interr : STD_LOGIC;
  attribute MARK_DEBUG of s2mm_interr : signal is std.standard.true;
  signal s2mm_slverr : STD_LOGIC;
  attribute MARK_DEBUG of s2mm_slverr : signal is std.standard.true;
  signal \^s_axi_lite_awready\ : STD_LOGIC;
  signal s_axis_mm2s_cmd_tdata : STD_LOGIC_VECTOR ( 64 downto 0 );
  signal s_axis_mm2s_cmd_tready : STD_LOGIC;
  signal s_axis_mm2s_cmd_tvalid_split : STD_LOGIC;
  signal s_axis_mm2s_updtptr_tdata : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal s_axis_mm2s_updtptr_tvalid : STD_LOGIC;
  signal s_axis_mm2s_updtsts_tdata : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal s_axis_mm2s_updtsts_tlast : STD_LOGIC;
  signal s_axis_mm2s_updtsts_tvalid : STD_LOGIC;
  signal soft_reset : STD_LOGIC;
  signal soft_reset_clr : STD_LOGIC;
  signal sts_queue_full : STD_LOGIC;
  signal taildesc_lsb_i : STD_LOGIC_VECTOR ( 29 downto 6 );
begin
  axi_dma_tstvec(31) <= \<const0>\;
  axi_dma_tstvec(30) <= \<const0>\;
  axi_dma_tstvec(29) <= \<const0>\;
  axi_dma_tstvec(28) <= \<const0>\;
  axi_dma_tstvec(27) <= \<const0>\;
  axi_dma_tstvec(26) <= \<const0>\;
  axi_dma_tstvec(25) <= \<const0>\;
  axi_dma_tstvec(24) <= \<const0>\;
  axi_dma_tstvec(23) <= \<const0>\;
  axi_dma_tstvec(22) <= \<const0>\;
  axi_dma_tstvec(21) <= \<const0>\;
  axi_dma_tstvec(20) <= \<const0>\;
  axi_dma_tstvec(19) <= \<const0>\;
  axi_dma_tstvec(18) <= \<const0>\;
  axi_dma_tstvec(17) <= \<const0>\;
  axi_dma_tstvec(16) <= \<const0>\;
  axi_dma_tstvec(15) <= \<const0>\;
  axi_dma_tstvec(14) <= \<const0>\;
  axi_dma_tstvec(13) <= \<const0>\;
  axi_dma_tstvec(12) <= \<const0>\;
  axi_dma_tstvec(11) <= \<const0>\;
  axi_dma_tstvec(10) <= \<const0>\;
  axi_dma_tstvec(9) <= \<const0>\;
  axi_dma_tstvec(8) <= \<const0>\;
  axi_dma_tstvec(7) <= \<const0>\;
  axi_dma_tstvec(6) <= \<const0>\;
  axi_dma_tstvec(5) <= \<const0>\;
  axi_dma_tstvec(4) <= \^axi_dma_tstvec\(4);
  axi_dma_tstvec(3) <= \<const0>\;
  axi_dma_tstvec(2) <= \<const0>\;
  axi_dma_tstvec(1 downto 0) <= \^axi_dma_tstvec\(1 downto 0);
  m_axi_mm2s_arcache(3) <= \<const0>\;
  m_axi_mm2s_arcache(2) <= \<const0>\;
  m_axi_mm2s_arcache(1) <= \<const1>\;
  m_axi_mm2s_arcache(0) <= \<const1>\;
  m_axi_mm2s_arprot(2) <= \<const0>\;
  m_axi_mm2s_arprot(1) <= \<const0>\;
  m_axi_mm2s_arprot(0) <= \<const0>\;
  m_axi_mm2s_aruser(3) <= \<const0>\;
  m_axi_mm2s_aruser(2) <= \<const0>\;
  m_axi_mm2s_aruser(1) <= \<const0>\;
  m_axi_mm2s_aruser(0) <= \<const0>\;
  m_axi_s2mm_awaddr(31) <= \<const0>\;
  m_axi_s2mm_awaddr(30) <= \<const0>\;
  m_axi_s2mm_awaddr(29) <= \<const0>\;
  m_axi_s2mm_awaddr(28) <= \<const0>\;
  m_axi_s2mm_awaddr(27) <= \<const0>\;
  m_axi_s2mm_awaddr(26) <= \<const0>\;
  m_axi_s2mm_awaddr(25) <= \<const0>\;
  m_axi_s2mm_awaddr(24) <= \<const0>\;
  m_axi_s2mm_awaddr(23) <= \<const0>\;
  m_axi_s2mm_awaddr(22) <= \<const0>\;
  m_axi_s2mm_awaddr(21) <= \<const0>\;
  m_axi_s2mm_awaddr(20) <= \<const0>\;
  m_axi_s2mm_awaddr(19) <= \<const0>\;
  m_axi_s2mm_awaddr(18) <= \<const0>\;
  m_axi_s2mm_awaddr(17) <= \<const0>\;
  m_axi_s2mm_awaddr(16) <= \<const0>\;
  m_axi_s2mm_awaddr(15) <= \<const0>\;
  m_axi_s2mm_awaddr(14) <= \<const0>\;
  m_axi_s2mm_awaddr(13) <= \<const0>\;
  m_axi_s2mm_awaddr(12) <= \<const0>\;
  m_axi_s2mm_awaddr(11) <= \<const0>\;
  m_axi_s2mm_awaddr(10) <= \<const0>\;
  m_axi_s2mm_awaddr(9) <= \<const0>\;
  m_axi_s2mm_awaddr(8) <= \<const0>\;
  m_axi_s2mm_awaddr(7) <= \<const0>\;
  m_axi_s2mm_awaddr(6) <= \<const0>\;
  m_axi_s2mm_awaddr(5) <= \<const0>\;
  m_axi_s2mm_awaddr(4) <= \<const0>\;
  m_axi_s2mm_awaddr(3) <= \<const0>\;
  m_axi_s2mm_awaddr(2) <= \<const0>\;
  m_axi_s2mm_awaddr(1) <= \<const0>\;
  m_axi_s2mm_awaddr(0) <= \<const0>\;
  m_axi_s2mm_awburst(1) <= \<const0>\;
  m_axi_s2mm_awburst(0) <= \<const0>\;
  m_axi_s2mm_awcache(3) <= \<const0>\;
  m_axi_s2mm_awcache(2) <= \<const0>\;
  m_axi_s2mm_awcache(1) <= \<const0>\;
  m_axi_s2mm_awcache(0) <= \<const0>\;
  m_axi_s2mm_awlen(7) <= \<const0>\;
  m_axi_s2mm_awlen(6) <= \<const0>\;
  m_axi_s2mm_awlen(5) <= \<const0>\;
  m_axi_s2mm_awlen(4) <= \<const0>\;
  m_axi_s2mm_awlen(3) <= \<const0>\;
  m_axi_s2mm_awlen(2) <= \<const0>\;
  m_axi_s2mm_awlen(1) <= \<const0>\;
  m_axi_s2mm_awlen(0) <= \<const0>\;
  m_axi_s2mm_awprot(2) <= \<const0>\;
  m_axi_s2mm_awprot(1) <= \<const0>\;
  m_axi_s2mm_awprot(0) <= \<const0>\;
  m_axi_s2mm_awsize(2) <= \<const0>\;
  m_axi_s2mm_awsize(1) <= \<const0>\;
  m_axi_s2mm_awsize(0) <= \<const0>\;
  m_axi_s2mm_awuser(3) <= \<const0>\;
  m_axi_s2mm_awuser(2) <= \<const0>\;
  m_axi_s2mm_awuser(1) <= \<const0>\;
  m_axi_s2mm_awuser(0) <= \<const0>\;
  m_axi_s2mm_awvalid <= \<const0>\;
  m_axi_s2mm_bready <= \<const0>\;
  m_axi_s2mm_wdata(31) <= \<const0>\;
  m_axi_s2mm_wdata(30) <= \<const0>\;
  m_axi_s2mm_wdata(29) <= \<const0>\;
  m_axi_s2mm_wdata(28) <= \<const0>\;
  m_axi_s2mm_wdata(27) <= \<const0>\;
  m_axi_s2mm_wdata(26) <= \<const0>\;
  m_axi_s2mm_wdata(25) <= \<const0>\;
  m_axi_s2mm_wdata(24) <= \<const0>\;
  m_axi_s2mm_wdata(23) <= \<const0>\;
  m_axi_s2mm_wdata(22) <= \<const0>\;
  m_axi_s2mm_wdata(21) <= \<const0>\;
  m_axi_s2mm_wdata(20) <= \<const0>\;
  m_axi_s2mm_wdata(19) <= \<const0>\;
  m_axi_s2mm_wdata(18) <= \<const0>\;
  m_axi_s2mm_wdata(17) <= \<const0>\;
  m_axi_s2mm_wdata(16) <= \<const0>\;
  m_axi_s2mm_wdata(15) <= \<const0>\;
  m_axi_s2mm_wdata(14) <= \<const0>\;
  m_axi_s2mm_wdata(13) <= \<const0>\;
  m_axi_s2mm_wdata(12) <= \<const0>\;
  m_axi_s2mm_wdata(11) <= \<const0>\;
  m_axi_s2mm_wdata(10) <= \<const0>\;
  m_axi_s2mm_wdata(9) <= \<const0>\;
  m_axi_s2mm_wdata(8) <= \<const0>\;
  m_axi_s2mm_wdata(7) <= \<const0>\;
  m_axi_s2mm_wdata(6) <= \<const0>\;
  m_axi_s2mm_wdata(5) <= \<const0>\;
  m_axi_s2mm_wdata(4) <= \<const0>\;
  m_axi_s2mm_wdata(3) <= \<const0>\;
  m_axi_s2mm_wdata(2) <= \<const0>\;
  m_axi_s2mm_wdata(1) <= \<const0>\;
  m_axi_s2mm_wdata(0) <= \<const0>\;
  m_axi_s2mm_wlast <= \<const0>\;
  m_axi_s2mm_wstrb(3) <= \<const0>\;
  m_axi_s2mm_wstrb(2) <= \<const0>\;
  m_axi_s2mm_wstrb(1) <= \<const0>\;
  m_axi_s2mm_wstrb(0) <= \<const0>\;
  m_axi_s2mm_wvalid <= \<const0>\;
  m_axi_sg_arcache(3) <= \<const0>\;
  m_axi_sg_arcache(2) <= \<const0>\;
  m_axi_sg_arcache(1) <= \<const1>\;
  m_axi_sg_arcache(0) <= \<const1>\;
  m_axi_sg_arprot(2) <= \<const0>\;
  m_axi_sg_arprot(1) <= \<const0>\;
  m_axi_sg_arprot(0) <= \<const0>\;
  m_axi_sg_aruser(3) <= \<const0>\;
  m_axi_sg_aruser(2) <= \<const0>\;
  m_axi_sg_aruser(1) <= \<const0>\;
  m_axi_sg_aruser(0) <= \<const0>\;
  m_axi_sg_awcache(3) <= \<const0>\;
  m_axi_sg_awcache(2) <= \<const0>\;
  m_axi_sg_awcache(1) <= \<const1>\;
  m_axi_sg_awcache(0) <= \<const1>\;
  m_axi_sg_awprot(2) <= \<const0>\;
  m_axi_sg_awprot(1) <= \<const0>\;
  m_axi_sg_awprot(0) <= \<const0>\;
  m_axi_sg_awuser(3) <= \<const0>\;
  m_axi_sg_awuser(2) <= \<const0>\;
  m_axi_sg_awuser(1) <= \<const0>\;
  m_axi_sg_awuser(0) <= \<const0>\;
  m_axi_sg_wstrb(3) <= \^m_axi_sg_wstrb\(0);
  m_axi_sg_wstrb(2) <= \^m_axi_sg_wstrb\(0);
  m_axi_sg_wstrb(1) <= \^m_axi_sg_wstrb\(0);
  m_axi_sg_wstrb(0) <= \^m_axi_sg_wstrb\(0);
  m_axis_mm2s_tdest(4) <= \<const0>\;
  m_axis_mm2s_tdest(3) <= \<const0>\;
  m_axis_mm2s_tdest(2) <= \<const0>\;
  m_axis_mm2s_tdest(1) <= \<const0>\;
  m_axis_mm2s_tdest(0) <= \<const0>\;
  m_axis_mm2s_tid(4) <= \<const0>\;
  m_axis_mm2s_tid(3) <= \<const0>\;
  m_axis_mm2s_tid(2) <= \<const0>\;
  m_axis_mm2s_tid(1) <= \<const0>\;
  m_axis_mm2s_tid(0) <= \<const0>\;
  m_axis_mm2s_tlast <= \^m_axis_mm2s_tlast\;
  m_axis_mm2s_tuser(3) <= \<const0>\;
  m_axis_mm2s_tuser(2) <= \<const0>\;
  m_axis_mm2s_tuser(1) <= \<const0>\;
  m_axis_mm2s_tuser(0) <= \<const0>\;
  m_axis_mm2s_tvalid <= \^m_axis_mm2s_tvalid\;
  mm2s_cntrl_reset_out_n <= \<const1>\;
  s2mm_introut <= \<const0>\;
  s2mm_prmry_reset_out_n <= \<const1>\;
  s2mm_sts_reset_out_n <= \<const1>\;
  s_axi_lite_awready <= \^s_axi_lite_awready\;
  s_axi_lite_bresp(1) <= \<const0>\;
  s_axi_lite_bresp(0) <= \<const0>\;
  s_axi_lite_rresp(1) <= \<const0>\;
  s_axi_lite_rresp(0) <= \<const0>\;
  s_axi_lite_wready <= \^s_axi_lite_awready\;
  s_axis_s2mm_sts_tready <= \<const0>\;
  s_axis_s2mm_tready <= \<const0>\;
\GEN_SG_ENGINE.I_SG_ENGINE\: entity work.DMA_axi_sg
    port map (
      D(27 downto 0) => s_axis_mm2s_updtptr_tdata(31 downto 4),
      E(0) => \n_272_GEN_SG_ENGINE.I_SG_ENGINE\,
      I1 => \^m_axi_sg_wstrb\(0),
      I10 => n_66_I_AXI_DMA_REG_MODULE,
      I11 => n_67_I_AXI_DMA_REG_MODULE,
      I12 => n_68_I_AXI_DMA_REG_MODULE,
      I13 => n_69_I_AXI_DMA_REG_MODULE,
      I14(23 downto 0) => taildesc_lsb_i(29 downto 6),
      I15(25 downto 0) => curdesc_lsb_i(31 downto 6),
      I16 => n_150_I_MM2S_DMA_MNGR,
      I17(1) => n_70_I_AXI_DMA_REG_MODULE,
      I17(0) => n_71_I_AXI_DMA_REG_MODULE,
      I18(0) => n_152_I_MM2S_DMA_MNGR,
      I19 => n_7_I_RST_MODULE,
      I2(0) => \I_SG_FETCH_MNGR/I_FTCH_SG/ch1_active_i\,
      I20(0) => n_151_I_MM2S_DMA_MNGR,
      I21(33) => s_axis_mm2s_updtsts_tlast,
      I21(32 downto 0) => s_axis_mm2s_updtsts_tdata(32 downto 0),
      I22 => \^axi_dma_tstvec\(0),
      I23 => n_9_I_AXI_DMA_REG_MODULE,
      I24(0) => n_80_I_AXI_DMA_REG_MODULE,
      I3(0) => \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_4_out\,
      I4 => n_0_I_AXI_DMA_REG_MODULE,
      I5 => n_62_I_AXI_DMA_REG_MODULE,
      I6(0) => n_61_I_AXI_DMA_REG_MODULE,
      I7 => n_63_I_AXI_DMA_REG_MODULE,
      I8 => n_64_I_AXI_DMA_REG_MODULE,
      I9 => n_65_I_AXI_DMA_REG_MODULE,
      O1(31 downto 0) => \I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/ch2_fetch_address_i\(31 downto 0),
      O10 => \n_354_GEN_SG_ENGINE.I_SG_ENGINE\,
      O11 => \n_355_GEN_SG_ENGINE.I_SG_ENGINE\,
      O12 => \n_356_GEN_SG_ENGINE.I_SG_ENGINE\,
      O13 => \n_357_GEN_SG_ENGINE.I_SG_ENGINE\,
      O14 => \n_358_GEN_SG_ENGINE.I_SG_ENGINE\,
      O15 => \n_359_GEN_SG_ENGINE.I_SG_ENGINE\,
      O16 => \n_360_GEN_SG_ENGINE.I_SG_ENGINE\,
      O17 => \n_361_GEN_SG_ENGINE.I_SG_ENGINE\,
      O18 => \n_362_GEN_SG_ENGINE.I_SG_ENGINE\,
      O19 => \n_363_GEN_SG_ENGINE.I_SG_ENGINE\,
      O2 => \^axi_dma_tstvec\(4),
      O20 => \n_364_GEN_SG_ENGINE.I_SG_ENGINE\,
      O21 => \n_365_GEN_SG_ENGINE.I_SG_ENGINE\,
      O22 => \n_366_GEN_SG_ENGINE.I_SG_ENGINE\,
      O23 => \n_367_GEN_SG_ENGINE.I_SG_ENGINE\,
      O24 => \n_368_GEN_SG_ENGINE.I_SG_ENGINE\,
      O25 => \n_369_GEN_SG_ENGINE.I_SG_ENGINE\,
      O26 => \n_370_GEN_SG_ENGINE.I_SG_ENGINE\,
      O27 => \n_371_GEN_SG_ENGINE.I_SG_ENGINE\,
      O28 => \n_372_GEN_SG_ENGINE.I_SG_ENGINE\,
      O29 => \n_373_GEN_SG_ENGINE.I_SG_ENGINE\,
      O3(7 downto 0) => \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg\(7 downto 0),
      O30 => \n_374_GEN_SG_ENGINE.I_SG_ENGINE\,
      O31 => \n_375_GEN_SG_ENGINE.I_SG_ENGINE\,
      O4 => \n_312_GEN_SG_ENGINE.I_SG_ENGINE\,
      O5 => \n_346_GEN_SG_ENGINE.I_SG_ENGINE\,
      O6 => \n_350_GEN_SG_ENGINE.I_SG_ENGINE\,
      O7 => \n_351_GEN_SG_ENGINE.I_SG_ENGINE\,
      O8 => \n_352_GEN_SG_ENGINE.I_SG_ENGINE\,
      O9 => \n_353_GEN_SG_ENGINE.I_SG_ENGINE\,
      Q(7) => \n_287_GEN_SG_ENGINE.I_SG_ENGINE\,
      Q(6) => \n_288_GEN_SG_ENGINE.I_SG_ENGINE\,
      Q(5) => \n_289_GEN_SG_ENGINE.I_SG_ENGINE\,
      Q(4) => \n_290_GEN_SG_ENGINE.I_SG_ENGINE\,
      Q(3) => \n_291_GEN_SG_ENGINE.I_SG_ENGINE\,
      Q(2) => \n_292_GEN_SG_ENGINE.I_SG_ENGINE\,
      Q(1) => \n_293_GEN_SG_ENGINE.I_SG_ENGINE\,
      Q(0) => \n_294_GEN_SG_ENGINE.I_SG_ENGINE\,
      S(0) => n_76_I_AXI_DMA_REG_MODULE,
      SR(0) => \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit\,
      axi_dma_tstvec(0) => \^axi_dma_tstvec\(1),
      ch1_active_i => \I_SG_FETCH_MNGR/I_FTCH_SG/ch1_active_i\,
      ch1_delay_cnt_en => \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_delay_cnt_en\,
      ch1_dly_fast_incr3_out => \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_dly_fast_incr3_out\,
      ch1_run_stop_d1 => \I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/ch1_run_stop_d1\,
      ch2_stale_descriptor => \I_SG_FETCH_MNGR/I_FTCH_SG/ch2_stale_descriptor\,
      cyclic_enable => \I_SG_FETCH_QUEUE/cyclic_enable\,
      data_concat(0) => \I_SG_FETCH_QUEUE/p_3_out\(95),
      dma_mm2s_error => dma_mm2s_error,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_araddr(31 downto 0) => m_axi_sg_araddr(31 downto 0),
      m_axi_sg_arburst(1 downto 0) => m_axi_sg_arburst(1 downto 0),
      m_axi_sg_aresetn => m_axi_sg_aresetn,
      m_axi_sg_arlen(7 downto 0) => m_axi_sg_arlen(7 downto 0),
      m_axi_sg_arready => m_axi_sg_arready,
      m_axi_sg_arsize(2 downto 0) => m_axi_sg_arsize(2 downto 0),
      m_axi_sg_arvalid => m_axi_sg_arvalid,
      m_axi_sg_awaddr(31 downto 0) => m_axi_sg_awaddr(31 downto 0),
      m_axi_sg_awburst(1 downto 0) => m_axi_sg_awburst(1 downto 0),
      m_axi_sg_awlen(7 downto 0) => m_axi_sg_awlen(7 downto 0),
      m_axi_sg_awready => m_axi_sg_awready,
      m_axi_sg_awsize(2 downto 0) => m_axi_sg_awsize(2 downto 0),
      m_axi_sg_awvalid => m_axi_sg_awvalid,
      m_axi_sg_bready => m_axi_sg_bready,
      m_axi_sg_bresp(1 downto 0) => m_axi_sg_bresp(1 downto 0),
      m_axi_sg_bvalid => m_axi_sg_bvalid,
      m_axi_sg_rdata(31 downto 0) => m_axi_sg_rdata(31 downto 0),
      m_axi_sg_rlast => m_axi_sg_rlast,
      m_axi_sg_rready => m_axi_sg_rready,
      m_axi_sg_rresp(1 downto 0) => m_axi_sg_rresp(1 downto 0),
      m_axi_sg_rvalid => m_axi_sg_rvalid,
      m_axi_sg_wdata(31 downto 0) => m_axi_sg_wdata(31 downto 0),
      m_axi_sg_wlast => m_axi_sg_wlast,
      m_axi_sg_wready => m_axi_sg_wready,
      m_axi_sg_wvalid => m_axi_sg_wvalid,
      m_axis_ftch1_desc_available => m_axis_ftch1_desc_available,
      m_axis_ftch1_tdata(31 downto 0) => p_41_out(31 downto 0),
      m_axis_ftch1_tdata_mcdma_new(63 downto 0) => p_37_out(63 downto 0),
      m_axis_ftch1_tdata_new(96 downto 0) => p_38_out(96 downto 0),
      m_axis_mm2s_cntrl_tdata(31 downto 0) => m_axis_mm2s_cntrl_tdata(31 downto 0),
      m_axis_mm2s_cntrl_tkeep(3 downto 0) => m_axis_mm2s_cntrl_tkeep(3 downto 0),
      m_axis_mm2s_cntrl_tlast => m_axis_mm2s_cntrl_tlast,
      m_axis_mm2s_cntrl_tready => m_axis_mm2s_cntrl_tready,
      m_axis_mm2s_cntrl_tvalid => m_axis_mm2s_cntrl_tvalid,
      m_axis_mm2s_ftch_tready => m_axis_mm2s_ftch_tready,
      mm2s_all_idle => mm2s_all_idle,
      mm2s_desc_flush => mm2s_desc_flush,
      mm2s_halt_cmplt => mm2s_halt_cmplt,
      mm2s_halted_set0 => \GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR/mm2s_halted_set0\,
      mm2s_irqthresh_wren => mm2s_irqthresh_wren,
      mm2s_stop_i => mm2s_stop_i,
      \out\(1 downto 0) => \I_SG_FETCH_MNGR/ch1_fetch_address\(31 downto 30),
      p_11_out => \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_11_out\,
      p_34_out => p_34_out,
      p_35_out => p_35_out,
      p_36_out => p_36_out,
      p_39_out => p_39_out,
      p_40_out => p_40_out,
      p_44_out => p_44_out,
      p_45_out => p_45_out,
      p_46_out => p_46_out,
      p_47_out => p_47_out,
      p_48_out => p_48_out,
      p_49_out => p_49_out,
      p_50_out => p_50_out,
      p_51_out => p_51_out,
      p_53_out => p_53_out,
      p_54_out => p_54_out,
      p_56_out => p_56_out,
      p_57_out => p_57_out,
      p_58_out => p_58_out,
      p_59_out => p_59_out,
      ptr_queue_full => ptr_queue_full,
      s_axis_mm2s_updtptr_tvalid => s_axis_mm2s_updtptr_tvalid,
      s_axis_mm2s_updtsts_tvalid => s_axis_mm2s_updtsts_tvalid,
      sg_ftch_error0 => \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/sg_ftch_error0\,
      sig_stream_rst => \I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/sig_stream_rst\,
      soft_reset => soft_reset,
      sts_queue_full => sts_queue_full,
      tailpntr_updated_d1 => \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/tailpntr_updated_d1\,
      tailpntr_updated_d2 => \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/tailpntr_updated_d2\
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_SOFEOF_GEN\: entity work.DMA_axi_dma_sofeof_gen
    port map (
      I1 => \^m_axi_sg_wstrb\(0),
      O1 => \^axi_dma_tstvec\(0),
      SR(0) => \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit\,
      axi_dma_tstvec(0) => \^axi_dma_tstvec\(1),
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axis_mm2s_tlast => \^m_axis_mm2s_tlast\,
      m_axis_mm2s_tready => m_axis_mm2s_tready,
      m_axis_mm2s_tvalid => \^m_axis_mm2s_tvalid\
    );
I_AXI_DMA_REG_MODULE: entity work.DMA_axi_dma_reg_module
    port map (
      E(0) => \n_272_GEN_SG_ENGINE.I_SG_ENGINE\,
      I1(0) => \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit\,
      I10 => \n_358_GEN_SG_ENGINE.I_SG_ENGINE\,
      I11 => \n_359_GEN_SG_ENGINE.I_SG_ENGINE\,
      I12 => \n_360_GEN_SG_ENGINE.I_SG_ENGINE\,
      I13 => \n_361_GEN_SG_ENGINE.I_SG_ENGINE\,
      I14 => \n_362_GEN_SG_ENGINE.I_SG_ENGINE\,
      I15 => \n_363_GEN_SG_ENGINE.I_SG_ENGINE\,
      I16 => \n_364_GEN_SG_ENGINE.I_SG_ENGINE\,
      I17 => \n_365_GEN_SG_ENGINE.I_SG_ENGINE\,
      I18 => \n_366_GEN_SG_ENGINE.I_SG_ENGINE\,
      I19 => \n_367_GEN_SG_ENGINE.I_SG_ENGINE\,
      I2 => \n_350_GEN_SG_ENGINE.I_SG_ENGINE\,
      I20 => \n_368_GEN_SG_ENGINE.I_SG_ENGINE\,
      I21 => \n_369_GEN_SG_ENGINE.I_SG_ENGINE\,
      I22 => \n_370_GEN_SG_ENGINE.I_SG_ENGINE\,
      I23 => \n_371_GEN_SG_ENGINE.I_SG_ENGINE\,
      I24 => \n_372_GEN_SG_ENGINE.I_SG_ENGINE\,
      I25 => \n_373_GEN_SG_ENGINE.I_SG_ENGINE\,
      I26 => \n_374_GEN_SG_ENGINE.I_SG_ENGINE\,
      I27 => \n_375_GEN_SG_ENGINE.I_SG_ENGINE\,
      I28 => \^axi_dma_tstvec\(0),
      I29(0) => \I_SG_FETCH_MNGR/I_FTCH_SG/ch1_active_i\,
      I3 => \n_351_GEN_SG_ENGINE.I_SG_ENGINE\,
      I30(7) => \n_287_GEN_SG_ENGINE.I_SG_ENGINE\,
      I30(6) => \n_288_GEN_SG_ENGINE.I_SG_ENGINE\,
      I30(5) => \n_289_GEN_SG_ENGINE.I_SG_ENGINE\,
      I30(4) => \n_290_GEN_SG_ENGINE.I_SG_ENGINE\,
      I30(3) => \n_291_GEN_SG_ENGINE.I_SG_ENGINE\,
      I30(2) => \n_292_GEN_SG_ENGINE.I_SG_ENGINE\,
      I30(1) => \n_293_GEN_SG_ENGINE.I_SG_ENGINE\,
      I30(0) => \n_294_GEN_SG_ENGINE.I_SG_ENGINE\,
      I31(7 downto 0) => \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg\(7 downto 0),
      I32 => \n_346_GEN_SG_ENGINE.I_SG_ENGINE\,
      I33 => \n_312_GEN_SG_ENGINE.I_SG_ENGINE\,
      I34 => n_14_I_RST_MODULE,
      I35 => n_13_I_RST_MODULE,
      I36 => n_12_I_RST_MODULE,
      I37 => n_11_I_RST_MODULE,
      I4 => \n_352_GEN_SG_ENGINE.I_SG_ENGINE\,
      I5 => \n_353_GEN_SG_ENGINE.I_SG_ENGINE\,
      I6 => \n_354_GEN_SG_ENGINE.I_SG_ENGINE\,
      I7 => \n_355_GEN_SG_ENGINE.I_SG_ENGINE\,
      I8 => \n_356_GEN_SG_ENGINE.I_SG_ENGINE\,
      I9 => \n_357_GEN_SG_ENGINE.I_SG_ENGINE\,
      O1 => n_0_I_AXI_DMA_REG_MODULE,
      O10 => n_66_I_AXI_DMA_REG_MODULE,
      O11 => n_67_I_AXI_DMA_REG_MODULE,
      O12 => n_68_I_AXI_DMA_REG_MODULE,
      O13 => n_69_I_AXI_DMA_REG_MODULE,
      O14(1) => n_70_I_AXI_DMA_REG_MODULE,
      O14(0) => n_71_I_AXI_DMA_REG_MODULE,
      O15 => s_axi_lite_rvalid,
      O16(0) => n_75_I_AXI_DMA_REG_MODULE,
      O17 => s_axi_lite_bvalid,
      O18(0) => n_80_I_AXI_DMA_REG_MODULE,
      O2(0) => \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_4_out\,
      O3 => n_9_I_AXI_DMA_REG_MODULE,
      O4(25 downto 0) => curdesc_lsb_i(31 downto 6),
      O5(0) => n_61_I_AXI_DMA_REG_MODULE,
      O6 => n_62_I_AXI_DMA_REG_MODULE,
      O7 => n_63_I_AXI_DMA_REG_MODULE,
      O8 => n_64_I_AXI_DMA_REG_MODULE,
      O9 => n_65_I_AXI_DMA_REG_MODULE,
      Q(23 downto 0) => taildesc_lsb_i(29 downto 6),
      S(0) => n_76_I_AXI_DMA_REG_MODULE,
      SR(0) => n_9_I_RST_MODULE,
      all_is_idle_d1 => \GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR/all_is_idle_d1\,
      ch1_delay_cnt_en => \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_delay_cnt_en\,
      ch1_dly_fast_incr3_out => \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_dly_fast_incr3_out\,
      ch1_run_stop_d1 => \I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/ch1_run_stop_d1\,
      cyclic_enable => \I_SG_FETCH_QUEUE/cyclic_enable\,
      data_concat(0) => \I_SG_FETCH_QUEUE/p_3_out\(95),
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_aresetn => m_axi_sg_aresetn,
      m_axi_sg_rdata(0) => m_axi_sg_rdata(31),
      mm2s_all_idle => mm2s_all_idle,
      mm2s_halted_set => mm2s_halted_set,
      mm2s_introut => mm2s_introut,
      mm2s_irqthresh_wren => mm2s_irqthresh_wren,
      mm2s_new_curdesc(25 downto 0) => mm2s_new_curdesc(31 downto 6),
      mm2s_new_curdesc_wren => mm2s_new_curdesc_wren,
      mm2s_stop => mm2s_stop,
      \out\(1 downto 0) => \I_SG_FETCH_MNGR/ch1_fetch_address\(31 downto 30),
      p_11_out => \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_11_out\,
      p_44_out => p_44_out,
      p_45_out => p_45_out,
      p_46_out => p_46_out,
      p_47_out => p_47_out,
      p_48_out => p_48_out,
      p_49_out => p_49_out,
      p_50_out => p_50_out,
      p_51_out => p_51_out,
      p_56_out => p_56_out,
      p_57_out => p_57_out,
      p_58_out => p_58_out,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_axi_lite_araddr(9 downto 0) => s_axi_lite_araddr(9 downto 0),
      s_axi_lite_arready => s_axi_lite_arready,
      s_axi_lite_arvalid => s_axi_lite_arvalid,
      s_axi_lite_awready => \^s_axi_lite_awready\,
      s_axi_lite_awvalid => s_axi_lite_awvalid,
      s_axi_lite_bready => s_axi_lite_bready,
      s_axi_lite_rdata(31 downto 0) => s_axi_lite_rdata(31 downto 0),
      s_axi_lite_rready => s_axi_lite_rready,
      s_axi_lite_wdata(29 downto 4) => s_axi_lite_wdata(31 downto 6),
      s_axi_lite_wdata(3 downto 1) => s_axi_lite_wdata(4 downto 2),
      s_axi_lite_wdata(0) => s_axi_lite_wdata(0),
      s_axi_lite_wvalid => s_axi_lite_wvalid,
      scndry_out => axi_lite_reset_n,
      sg_ftch_error0 => \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/sg_ftch_error0\,
      soft_reset => soft_reset,
      soft_reset_clr => soft_reset_clr,
      soft_reset_d1 => \GEN_RESET_FOR_MM2S.RESET_I/soft_reset_d1\,
      soft_reset_re0 => \GEN_RESET_FOR_MM2S.RESET_I/soft_reset_re0\,
      tailpntr_updated_d1 => \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/tailpntr_updated_d1\,
      tailpntr_updated_d2 => \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/tailpntr_updated_d2\
    );
I_MM2S_DMA_MNGR: entity work.DMA_axi_dma_mm2s_mngr
    port map (
      I1 => n_0_I_AXI_DMA_REG_MODULE,
      I18(0) => n_152_I_MM2S_DMA_MNGR,
      I2(0) => \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit\,
      I20(0) => n_151_I_MM2S_DMA_MNGR,
      I21(33) => s_axis_mm2s_updtsts_tlast,
      I21(32 downto 0) => s_axis_mm2s_updtsts_tdata(32 downto 0),
      O1(27 downto 0) => s_axis_mm2s_updtptr_tdata(31 downto 4),
      O16(0) => n_75_I_AXI_DMA_REG_MODULE,
      O2(25 downto 0) => mm2s_new_curdesc(31 downto 6),
      O3 => n_150_I_MM2S_DMA_MNGR,
      all_is_idle_d1 => \GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR/all_is_idle_d1\,
      ch1_run_stop_d1 => \I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/ch1_run_stop_d1\,
      dma_mm2s_error => dma_mm2s_error,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_aresetn => m_axi_sg_aresetn,
      m_axis_ftch1_desc_available => m_axis_ftch1_desc_available,
      m_axis_ftch1_tdata(31 downto 0) => p_41_out(31 downto 0),
      m_axis_ftch1_tdata_mcdma_new(63 downto 0) => p_37_out(63 downto 0),
      m_axis_ftch1_tdata_new(96 downto 0) => p_38_out(96 downto 0),
      m_axis_mm2s_ftch_tready => m_axis_mm2s_ftch_tready,
      m_axis_mm2s_sts_tready => m_axis_mm2s_sts_tready,
      m_axis_mm2s_sts_tvalid_int => m_axis_mm2s_sts_tvalid_int,
      mm2s_all_idle => mm2s_all_idle,
      mm2s_cmd_wdata(48 downto 16) => s_axis_mm2s_cmd_tdata(64 downto 32),
      mm2s_cmd_wdata(15) => s_axis_mm2s_cmd_tdata(30),
      mm2s_cmd_wdata(14) => s_axis_mm2s_cmd_tdata(23),
      mm2s_cmd_wdata(13 downto 0) => s_axis_mm2s_cmd_tdata(13 downto 0),
      mm2s_desc_flush => mm2s_desc_flush,
      mm2s_err => mm2s_err,
      mm2s_halt => mm2s_halt,
      mm2s_halted_set => mm2s_halted_set,
      mm2s_halted_set0 => \GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR/mm2s_halted_set0\,
      mm2s_new_curdesc_wren => mm2s_new_curdesc_wren,
      mm2s_stop => mm2s_stop,
      mm2s_stop_i => mm2s_stop_i,
      mm2s_sts_wdata(3 downto 1) => m_axis_mm2s_sts_tdata_int(6 downto 4),
      mm2s_sts_wdata(0) => m_axis_mm2s_sts_tdata_int(0),
      p_34_out => p_34_out,
      p_35_out => p_35_out,
      p_36_out => p_36_out,
      p_39_out => p_39_out,
      p_40_out => p_40_out,
      p_53_out => p_53_out,
      p_54_out => p_54_out,
      p_59_out => p_59_out,
      ptr_queue_full => ptr_queue_full,
      s_axis_mm2s_cmd_tready => s_axis_mm2s_cmd_tready,
      s_axis_mm2s_cmd_tvalid_split => s_axis_mm2s_cmd_tvalid_split,
      s_axis_mm2s_updtptr_tvalid => s_axis_mm2s_updtptr_tvalid,
      s_axis_mm2s_updtsts_tvalid => s_axis_mm2s_updtsts_tvalid,
      sts_queue_full => sts_queue_full
    );
I_PRMRY_DATAMOVER: entity work.DMA_axi_datamover
    port map (
      D(48 downto 16) => s_axis_mm2s_cmd_tdata(64 downto 32),
      D(15) => s_axis_mm2s_cmd_tdata(30),
      D(14) => s_axis_mm2s_cmd_tdata(23),
      D(13 downto 0) => s_axis_mm2s_cmd_tdata(13 downto 0),
      I1 => n_15_I_RST_MODULE,
      Q(3 downto 1) => m_axis_mm2s_sts_tdata_int(6 downto 4),
      Q(0) => m_axis_mm2s_sts_tdata_int(0),
      dm_m_axi_sg_aresetn => dm_m_axi_sg_aresetn,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_araddr(31 downto 0) => m_axi_mm2s_araddr(31 downto 0),
      m_axi_mm2s_arburst(1 downto 0) => m_axi_mm2s_arburst(1 downto 0),
      m_axi_mm2s_arlen(7 downto 0) => m_axi_mm2s_arlen(7 downto 0),
      m_axi_mm2s_arready => m_axi_mm2s_arready,
      m_axi_mm2s_arsize(2 downto 0) => m_axi_mm2s_arsize(2 downto 0),
      m_axi_mm2s_arvalid => m_axi_mm2s_arvalid,
      m_axi_mm2s_rdata(255 downto 0) => m_axi_mm2s_rdata(255 downto 0),
      m_axi_mm2s_rlast => m_axi_mm2s_rlast,
      m_axi_mm2s_rready => m_axi_mm2s_rready,
      m_axi_mm2s_rresp(1 downto 0) => m_axi_mm2s_rresp(1 downto 0),
      m_axi_mm2s_rvalid => m_axi_mm2s_rvalid,
      m_axis_mm2s_sts_tready => m_axis_mm2s_sts_tready,
      m_axis_mm2s_sts_tvalid_int => m_axis_mm2s_sts_tvalid_int,
      m_axis_mm2s_tdata(255 downto 0) => m_axis_mm2s_tdata(255 downto 0),
      m_axis_mm2s_tkeep(31 downto 0) => m_axis_mm2s_tkeep(31 downto 0),
      m_axis_mm2s_tlast => \^m_axis_mm2s_tlast\,
      m_axis_mm2s_tready => m_axis_mm2s_tready,
      m_axis_mm2s_tvalid => \^m_axis_mm2s_tvalid\,
      mm2s_err => mm2s_err,
      mm2s_halt_cmplt => mm2s_halt_cmplt,
      s_axis_mm2s_cmd_tready => s_axis_mm2s_cmd_tready,
      s_axis_mm2s_cmd_tvalid_split => s_axis_mm2s_cmd_tvalid_split,
      sig_rst2all_stop_request => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_rst2all_stop_request\
    );
I_RST_MODULE: entity work.DMA_axi_dma_rst_module
    port map (
      I2(0) => \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit\,
      O1 => \^m_axi_sg_wstrb\(0),
      O2 => n_7_I_RST_MODULE,
      O3 => n_11_I_RST_MODULE,
      O4 => n_12_I_RST_MODULE,
      O5 => n_13_I_RST_MODULE,
      O6 => n_14_I_RST_MODULE,
      O7 => n_15_I_RST_MODULE,
      SR(0) => n_9_I_RST_MODULE,
      axi_resetn => axi_resetn,
      dm_m_axi_sg_aresetn => dm_m_axi_sg_aresetn,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_aresetn => m_axi_sg_aresetn,
      m_axi_sg_rvalid => m_axi_sg_rvalid,
      mm2s_all_idle => mm2s_all_idle,
      mm2s_halt => mm2s_halt,
      mm2s_halt_cmplt => mm2s_halt_cmplt,
      mm2s_prmry_reset_out_n => mm2s_prmry_reset_out_n,
      mm2s_stop => mm2s_stop,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_axi_lite_awaddr(4 downto 0) => s_axi_lite_awaddr(6 downto 2),
      scndry_out => axi_lite_reset_n,
      sig_rst2all_stop_request => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_rst2all_stop_request\,
      sig_stream_rst => \I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/sig_stream_rst\,
      soft_reset => soft_reset,
      soft_reset_clr => soft_reset_clr,
      soft_reset_d1 => \GEN_RESET_FOR_MM2S.RESET_I/soft_reset_d1\,
      soft_reset_re0 => \GEN_RESET_FOR_MM2S.RESET_I/soft_reset_re0\
    );
I_S2MM_DMA_MNGR: entity work.DMA_axi_dma_s2mm_mngr
    port map (
      \out\(149 downto 0) => s2mm_cmnd_data(149 downto 0),
      s2mm_cmnd_wr => s2mm_cmnd_wr,
      s2mm_decerr => s2mm_decerr,
      s2mm_interr => s2mm_interr,
      s2mm_slverr => s2mm_slverr
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity DMA is
  port (
    s_axi_lite_aclk : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    axi_resetn : in STD_LOGIC;
    s_axi_lite_awvalid : in STD_LOGIC;
    s_axi_lite_awready : out STD_LOGIC;
    s_axi_lite_awaddr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    s_axi_lite_wvalid : in STD_LOGIC;
    s_axi_lite_wready : out STD_LOGIC;
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_lite_bvalid : out STD_LOGIC;
    s_axi_lite_bready : in STD_LOGIC;
    s_axi_lite_arvalid : in STD_LOGIC;
    s_axi_lite_arready : out STD_LOGIC;
    s_axi_lite_araddr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    s_axi_lite_rvalid : out STD_LOGIC;
    s_axi_lite_rready : in STD_LOGIC;
    s_axi_lite_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_sg_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_sg_awvalid : out STD_LOGIC;
    m_axi_sg_awready : in STD_LOGIC;
    m_axi_sg_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_sg_wlast : out STD_LOGIC;
    m_axi_sg_wvalid : out STD_LOGIC;
    m_axi_sg_wready : in STD_LOGIC;
    m_axi_sg_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_bvalid : in STD_LOGIC;
    m_axi_sg_bready : out STD_LOGIC;
    m_axi_sg_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_sg_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_sg_arvalid : out STD_LOGIC;
    m_axi_sg_arready : in STD_LOGIC;
    m_axi_sg_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_rlast : in STD_LOGIC;
    m_axi_sg_rvalid : in STD_LOGIC;
    m_axi_sg_rready : out STD_LOGIC;
    m_axi_mm2s_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_mm2s_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_mm2s_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_mm2s_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_mm2s_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_mm2s_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_mm2s_arvalid : out STD_LOGIC;
    m_axi_mm2s_arready : in STD_LOGIC;
    m_axi_mm2s_rdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    m_axi_mm2s_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_mm2s_rlast : in STD_LOGIC;
    m_axi_mm2s_rvalid : in STD_LOGIC;
    m_axi_mm2s_rready : out STD_LOGIC;
    mm2s_prmry_reset_out_n : out STD_LOGIC;
    m_axis_mm2s_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m_axis_mm2s_tkeep : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_mm2s_tvalid : out STD_LOGIC;
    m_axis_mm2s_tready : in STD_LOGIC;
    m_axis_mm2s_tlast : out STD_LOGIC;
    mm2s_introut : out STD_LOGIC;
    axi_dma_tstvec : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of DMA : entity is true;
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of DMA : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of DMA : entity is "axi_dma,Vivado 2014.3.1";
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of DMA : entity is "DMA,axi_dma,{}";
  attribute core_generation_info : string;
  attribute core_generation_info of DMA : entity is "DMA,axi_dma,{x_ipProduct=Vivado 2014.3.1,x_ipVendor=xilinx.com,x_ipLibrary=ip,x_ipName=axi_dma,x_ipVersion=7.1,x_ipCoreRevision=4,x_ipLanguage=VERILOG,C_S_AXI_LITE_ADDR_WIDTH=10,C_S_AXI_LITE_DATA_WIDTH=32,C_DLYTMR_RESOLUTION=125,C_PRMRY_IS_ACLK_ASYNC=0,C_ENABLE_MULTI_CHANNEL=0,C_NUM_MM2S_CHANNELS=1,C_NUM_S2MM_CHANNELS=1,C_INCLUDE_SG=1,C_SG_INCLUDE_STSCNTRL_STRM=0,C_SG_USE_STSAPP_LENGTH=0,C_SG_LENGTH_WIDTH=14,C_M_AXI_SG_ADDR_WIDTH=32,C_M_AXI_SG_DATA_WIDTH=32,C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH=32,C_S_AXIS_S2MM_STS_TDATA_WIDTH=32,C_MICRO_DMA=0,C_INCLUDE_MM2S=1,C_INCLUDE_MM2S_SF=1,C_MM2S_BURST_SIZE=64,C_M_AXI_MM2S_ADDR_WIDTH=32,C_M_AXI_MM2S_DATA_WIDTH=256,C_M_AXIS_MM2S_TDATA_WIDTH=256,C_INCLUDE_MM2S_DRE=0,C_INCLUDE_S2MM=0,C_INCLUDE_S2MM_SF=1,C_S2MM_BURST_SIZE=16,C_M_AXI_S2MM_ADDR_WIDTH=32,C_M_AXI_S2MM_DATA_WIDTH=32,C_S_AXIS_S2MM_TDATA_WIDTH=32,C_INCLUDE_S2MM_DRE=0,C_FAMILY=virtex7}";
end DMA;

architecture STRUCTURE of DMA is
  signal NLW_U0_m_axi_s2mm_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_s2mm_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_s2mm_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_s2mm_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_mm2s_cntrl_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_mm2s_cntrl_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_mm2s_cntrl_reset_out_n_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s2mm_introut_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s2mm_prmry_reset_out_n_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s2mm_sts_reset_out_n_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_s2mm_sts_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_s2mm_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_mm2s_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_s2mm_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_s2mm_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_s2mm_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_s2mm_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_s2mm_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_s2mm_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_s2mm_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_s2mm_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_s2mm_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_sg_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_sg_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axis_mm2s_cntrl_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axis_mm2s_cntrl_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axis_mm2s_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_m_axis_mm2s_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_m_axis_mm2s_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute C_DLYTMR_RESOLUTION : integer;
  attribute C_DLYTMR_RESOLUTION of U0 : label is 125;
  attribute C_ENABLE_MULTI_CHANNEL : integer;
  attribute C_ENABLE_MULTI_CHANNEL of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "virtex7";
  attribute C_INCLUDE_MM2S : integer;
  attribute C_INCLUDE_MM2S of U0 : label is 1;
  attribute C_INCLUDE_MM2S_DRE : integer;
  attribute C_INCLUDE_MM2S_DRE of U0 : label is 0;
  attribute C_INCLUDE_MM2S_SF : integer;
  attribute C_INCLUDE_MM2S_SF of U0 : label is 1;
  attribute C_INCLUDE_S2MM : integer;
  attribute C_INCLUDE_S2MM of U0 : label is 0;
  attribute C_INCLUDE_S2MM_DRE : integer;
  attribute C_INCLUDE_S2MM_DRE of U0 : label is 0;
  attribute C_INCLUDE_S2MM_SF : integer;
  attribute C_INCLUDE_S2MM_SF of U0 : label is 1;
  attribute C_INCLUDE_SG : integer;
  attribute C_INCLUDE_SG of U0 : label is 1;
  attribute C_INSTANCE : string;
  attribute C_INSTANCE of U0 : label is "axi_dma";
  attribute C_MICRO_DMA : integer;
  attribute C_MICRO_DMA of U0 : label is 0;
  attribute C_MM2S_BURST_SIZE : integer;
  attribute C_MM2S_BURST_SIZE of U0 : label is 64;
  attribute C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH : integer;
  attribute C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH of U0 : label is 32;
  attribute C_M_AXIS_MM2S_TDATA_WIDTH : integer;
  attribute C_M_AXIS_MM2S_TDATA_WIDTH of U0 : label is 256;
  attribute C_M_AXI_MM2S_ADDR_WIDTH : integer;
  attribute C_M_AXI_MM2S_ADDR_WIDTH of U0 : label is 32;
  attribute C_M_AXI_MM2S_DATA_WIDTH : integer;
  attribute C_M_AXI_MM2S_DATA_WIDTH of U0 : label is 256;
  attribute C_M_AXI_S2MM_ADDR_WIDTH : integer;
  attribute C_M_AXI_S2MM_ADDR_WIDTH of U0 : label is 32;
  attribute C_M_AXI_S2MM_DATA_WIDTH : integer;
  attribute C_M_AXI_S2MM_DATA_WIDTH of U0 : label is 32;
  attribute C_M_AXI_SG_ADDR_WIDTH : integer;
  attribute C_M_AXI_SG_ADDR_WIDTH of U0 : label is 32;
  attribute C_M_AXI_SG_DATA_WIDTH : integer;
  attribute C_M_AXI_SG_DATA_WIDTH of U0 : label is 32;
  attribute C_NUM_MM2S_CHANNELS : integer;
  attribute C_NUM_MM2S_CHANNELS of U0 : label is 1;
  attribute C_NUM_S2MM_CHANNELS : integer;
  attribute C_NUM_S2MM_CHANNELS of U0 : label is 1;
  attribute C_PRMRY_IS_ACLK_ASYNC : integer;
  attribute C_PRMRY_IS_ACLK_ASYNC of U0 : label is 0;
  attribute C_S2MM_BURST_SIZE : integer;
  attribute C_S2MM_BURST_SIZE of U0 : label is 16;
  attribute C_SG_INCLUDE_STSCNTRL_STRM : integer;
  attribute C_SG_INCLUDE_STSCNTRL_STRM of U0 : label is 0;
  attribute C_SG_LENGTH_WIDTH : integer;
  attribute C_SG_LENGTH_WIDTH of U0 : label is 14;
  attribute C_SG_USE_STSAPP_LENGTH : integer;
  attribute C_SG_USE_STSAPP_LENGTH of U0 : label is 0;
  attribute C_S_AXIS_S2MM_STS_TDATA_WIDTH : integer;
  attribute C_S_AXIS_S2MM_STS_TDATA_WIDTH of U0 : label is 32;
  attribute C_S_AXIS_S2MM_TDATA_WIDTH : integer;
  attribute C_S_AXIS_S2MM_TDATA_WIDTH of U0 : label is 32;
  attribute C_S_AXI_LITE_ADDR_WIDTH : integer;
  attribute C_S_AXI_LITE_ADDR_WIDTH of U0 : label is 10;
  attribute C_S_AXI_LITE_DATA_WIDTH : integer;
  attribute C_S_AXI_LITE_DATA_WIDTH of U0 : label is 32;
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
begin
U0: entity work.\DMA_axi_dma__parameterized0\
    port map (
      axi_dma_tstvec(31 downto 0) => axi_dma_tstvec(31 downto 0),
      axi_resetn => axi_resetn,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_araddr(31 downto 0) => m_axi_mm2s_araddr(31 downto 0),
      m_axi_mm2s_arburst(1 downto 0) => m_axi_mm2s_arburst(1 downto 0),
      m_axi_mm2s_arcache(3 downto 0) => m_axi_mm2s_arcache(3 downto 0),
      m_axi_mm2s_arlen(7 downto 0) => m_axi_mm2s_arlen(7 downto 0),
      m_axi_mm2s_arprot(2 downto 0) => m_axi_mm2s_arprot(2 downto 0),
      m_axi_mm2s_arready => m_axi_mm2s_arready,
      m_axi_mm2s_arsize(2 downto 0) => m_axi_mm2s_arsize(2 downto 0),
      m_axi_mm2s_aruser(3 downto 0) => NLW_U0_m_axi_mm2s_aruser_UNCONNECTED(3 downto 0),
      m_axi_mm2s_arvalid => m_axi_mm2s_arvalid,
      m_axi_mm2s_rdata(255 downto 0) => m_axi_mm2s_rdata(255 downto 0),
      m_axi_mm2s_rlast => m_axi_mm2s_rlast,
      m_axi_mm2s_rready => m_axi_mm2s_rready,
      m_axi_mm2s_rresp(1 downto 0) => m_axi_mm2s_rresp(1 downto 0),
      m_axi_mm2s_rvalid => m_axi_mm2s_rvalid,
      m_axi_s2mm_aclk => '0',
      m_axi_s2mm_awaddr(31 downto 0) => NLW_U0_m_axi_s2mm_awaddr_UNCONNECTED(31 downto 0),
      m_axi_s2mm_awburst(1 downto 0) => NLW_U0_m_axi_s2mm_awburst_UNCONNECTED(1 downto 0),
      m_axi_s2mm_awcache(3 downto 0) => NLW_U0_m_axi_s2mm_awcache_UNCONNECTED(3 downto 0),
      m_axi_s2mm_awlen(7 downto 0) => NLW_U0_m_axi_s2mm_awlen_UNCONNECTED(7 downto 0),
      m_axi_s2mm_awprot(2 downto 0) => NLW_U0_m_axi_s2mm_awprot_UNCONNECTED(2 downto 0),
      m_axi_s2mm_awready => '0',
      m_axi_s2mm_awsize(2 downto 0) => NLW_U0_m_axi_s2mm_awsize_UNCONNECTED(2 downto 0),
      m_axi_s2mm_awuser(3 downto 0) => NLW_U0_m_axi_s2mm_awuser_UNCONNECTED(3 downto 0),
      m_axi_s2mm_awvalid => NLW_U0_m_axi_s2mm_awvalid_UNCONNECTED,
      m_axi_s2mm_bready => NLW_U0_m_axi_s2mm_bready_UNCONNECTED,
      m_axi_s2mm_bresp(1) => '0',
      m_axi_s2mm_bresp(0) => '0',
      m_axi_s2mm_bvalid => '0',
      m_axi_s2mm_wdata(31 downto 0) => NLW_U0_m_axi_s2mm_wdata_UNCONNECTED(31 downto 0),
      m_axi_s2mm_wlast => NLW_U0_m_axi_s2mm_wlast_UNCONNECTED,
      m_axi_s2mm_wready => '0',
      m_axi_s2mm_wstrb(3 downto 0) => NLW_U0_m_axi_s2mm_wstrb_UNCONNECTED(3 downto 0),
      m_axi_s2mm_wvalid => NLW_U0_m_axi_s2mm_wvalid_UNCONNECTED,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_araddr(31 downto 0) => m_axi_sg_araddr(31 downto 0),
      m_axi_sg_arburst(1 downto 0) => m_axi_sg_arburst(1 downto 0),
      m_axi_sg_arcache(3 downto 0) => m_axi_sg_arcache(3 downto 0),
      m_axi_sg_arlen(7 downto 0) => m_axi_sg_arlen(7 downto 0),
      m_axi_sg_arprot(2 downto 0) => m_axi_sg_arprot(2 downto 0),
      m_axi_sg_arready => m_axi_sg_arready,
      m_axi_sg_arsize(2 downto 0) => m_axi_sg_arsize(2 downto 0),
      m_axi_sg_aruser(3 downto 0) => NLW_U0_m_axi_sg_aruser_UNCONNECTED(3 downto 0),
      m_axi_sg_arvalid => m_axi_sg_arvalid,
      m_axi_sg_awaddr(31 downto 0) => m_axi_sg_awaddr(31 downto 0),
      m_axi_sg_awburst(1 downto 0) => m_axi_sg_awburst(1 downto 0),
      m_axi_sg_awcache(3 downto 0) => m_axi_sg_awcache(3 downto 0),
      m_axi_sg_awlen(7 downto 0) => m_axi_sg_awlen(7 downto 0),
      m_axi_sg_awprot(2 downto 0) => m_axi_sg_awprot(2 downto 0),
      m_axi_sg_awready => m_axi_sg_awready,
      m_axi_sg_awsize(2 downto 0) => m_axi_sg_awsize(2 downto 0),
      m_axi_sg_awuser(3 downto 0) => NLW_U0_m_axi_sg_awuser_UNCONNECTED(3 downto 0),
      m_axi_sg_awvalid => m_axi_sg_awvalid,
      m_axi_sg_bready => m_axi_sg_bready,
      m_axi_sg_bresp(1 downto 0) => m_axi_sg_bresp(1 downto 0),
      m_axi_sg_bvalid => m_axi_sg_bvalid,
      m_axi_sg_rdata(31 downto 0) => m_axi_sg_rdata(31 downto 0),
      m_axi_sg_rlast => m_axi_sg_rlast,
      m_axi_sg_rready => m_axi_sg_rready,
      m_axi_sg_rresp(1 downto 0) => m_axi_sg_rresp(1 downto 0),
      m_axi_sg_rvalid => m_axi_sg_rvalid,
      m_axi_sg_wdata(31 downto 0) => m_axi_sg_wdata(31 downto 0),
      m_axi_sg_wlast => m_axi_sg_wlast,
      m_axi_sg_wready => m_axi_sg_wready,
      m_axi_sg_wstrb(3 downto 0) => m_axi_sg_wstrb(3 downto 0),
      m_axi_sg_wvalid => m_axi_sg_wvalid,
      m_axis_mm2s_cntrl_tdata(31 downto 0) => NLW_U0_m_axis_mm2s_cntrl_tdata_UNCONNECTED(31 downto 0),
      m_axis_mm2s_cntrl_tkeep(3 downto 0) => NLW_U0_m_axis_mm2s_cntrl_tkeep_UNCONNECTED(3 downto 0),
      m_axis_mm2s_cntrl_tlast => NLW_U0_m_axis_mm2s_cntrl_tlast_UNCONNECTED,
      m_axis_mm2s_cntrl_tready => '0',
      m_axis_mm2s_cntrl_tvalid => NLW_U0_m_axis_mm2s_cntrl_tvalid_UNCONNECTED,
      m_axis_mm2s_tdata(255 downto 0) => m_axis_mm2s_tdata(255 downto 0),
      m_axis_mm2s_tdest(4 downto 0) => NLW_U0_m_axis_mm2s_tdest_UNCONNECTED(4 downto 0),
      m_axis_mm2s_tid(4 downto 0) => NLW_U0_m_axis_mm2s_tid_UNCONNECTED(4 downto 0),
      m_axis_mm2s_tkeep(31 downto 0) => m_axis_mm2s_tkeep(31 downto 0),
      m_axis_mm2s_tlast => m_axis_mm2s_tlast,
      m_axis_mm2s_tready => m_axis_mm2s_tready,
      m_axis_mm2s_tuser(3 downto 0) => NLW_U0_m_axis_mm2s_tuser_UNCONNECTED(3 downto 0),
      m_axis_mm2s_tvalid => m_axis_mm2s_tvalid,
      mm2s_cntrl_reset_out_n => NLW_U0_mm2s_cntrl_reset_out_n_UNCONNECTED,
      mm2s_introut => mm2s_introut,
      mm2s_prmry_reset_out_n => mm2s_prmry_reset_out_n,
      s2mm_introut => NLW_U0_s2mm_introut_UNCONNECTED,
      s2mm_prmry_reset_out_n => NLW_U0_s2mm_prmry_reset_out_n_UNCONNECTED,
      s2mm_sts_reset_out_n => NLW_U0_s2mm_sts_reset_out_n_UNCONNECTED,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_axi_lite_araddr(9 downto 0) => s_axi_lite_araddr(9 downto 0),
      s_axi_lite_arready => s_axi_lite_arready,
      s_axi_lite_arvalid => s_axi_lite_arvalid,
      s_axi_lite_awaddr(9 downto 0) => s_axi_lite_awaddr(9 downto 0),
      s_axi_lite_awready => s_axi_lite_awready,
      s_axi_lite_awvalid => s_axi_lite_awvalid,
      s_axi_lite_bready => s_axi_lite_bready,
      s_axi_lite_bresp(1 downto 0) => s_axi_lite_bresp(1 downto 0),
      s_axi_lite_bvalid => s_axi_lite_bvalid,
      s_axi_lite_rdata(31 downto 0) => s_axi_lite_rdata(31 downto 0),
      s_axi_lite_rready => s_axi_lite_rready,
      s_axi_lite_rresp(1 downto 0) => s_axi_lite_rresp(1 downto 0),
      s_axi_lite_rvalid => s_axi_lite_rvalid,
      s_axi_lite_wdata(31 downto 0) => s_axi_lite_wdata(31 downto 0),
      s_axi_lite_wready => s_axi_lite_wready,
      s_axi_lite_wvalid => s_axi_lite_wvalid,
      s_axis_s2mm_sts_tdata(31) => '0',
      s_axis_s2mm_sts_tdata(30) => '0',
      s_axis_s2mm_sts_tdata(29) => '0',
      s_axis_s2mm_sts_tdata(28) => '0',
      s_axis_s2mm_sts_tdata(27) => '0',
      s_axis_s2mm_sts_tdata(26) => '0',
      s_axis_s2mm_sts_tdata(25) => '0',
      s_axis_s2mm_sts_tdata(24) => '0',
      s_axis_s2mm_sts_tdata(23) => '0',
      s_axis_s2mm_sts_tdata(22) => '0',
      s_axis_s2mm_sts_tdata(21) => '0',
      s_axis_s2mm_sts_tdata(20) => '0',
      s_axis_s2mm_sts_tdata(19) => '0',
      s_axis_s2mm_sts_tdata(18) => '0',
      s_axis_s2mm_sts_tdata(17) => '0',
      s_axis_s2mm_sts_tdata(16) => '0',
      s_axis_s2mm_sts_tdata(15) => '0',
      s_axis_s2mm_sts_tdata(14) => '0',
      s_axis_s2mm_sts_tdata(13) => '0',
      s_axis_s2mm_sts_tdata(12) => '0',
      s_axis_s2mm_sts_tdata(11) => '0',
      s_axis_s2mm_sts_tdata(10) => '0',
      s_axis_s2mm_sts_tdata(9) => '0',
      s_axis_s2mm_sts_tdata(8) => '0',
      s_axis_s2mm_sts_tdata(7) => '0',
      s_axis_s2mm_sts_tdata(6) => '0',
      s_axis_s2mm_sts_tdata(5) => '0',
      s_axis_s2mm_sts_tdata(4) => '0',
      s_axis_s2mm_sts_tdata(3) => '0',
      s_axis_s2mm_sts_tdata(2) => '0',
      s_axis_s2mm_sts_tdata(1) => '0',
      s_axis_s2mm_sts_tdata(0) => '0',
      s_axis_s2mm_sts_tkeep(3) => '1',
      s_axis_s2mm_sts_tkeep(2) => '1',
      s_axis_s2mm_sts_tkeep(1) => '1',
      s_axis_s2mm_sts_tkeep(0) => '1',
      s_axis_s2mm_sts_tlast => '0',
      s_axis_s2mm_sts_tready => NLW_U0_s_axis_s2mm_sts_tready_UNCONNECTED,
      s_axis_s2mm_sts_tvalid => '0',
      s_axis_s2mm_tdata(31) => '0',
      s_axis_s2mm_tdata(30) => '0',
      s_axis_s2mm_tdata(29) => '0',
      s_axis_s2mm_tdata(28) => '0',
      s_axis_s2mm_tdata(27) => '0',
      s_axis_s2mm_tdata(26) => '0',
      s_axis_s2mm_tdata(25) => '0',
      s_axis_s2mm_tdata(24) => '0',
      s_axis_s2mm_tdata(23) => '0',
      s_axis_s2mm_tdata(22) => '0',
      s_axis_s2mm_tdata(21) => '0',
      s_axis_s2mm_tdata(20) => '0',
      s_axis_s2mm_tdata(19) => '0',
      s_axis_s2mm_tdata(18) => '0',
      s_axis_s2mm_tdata(17) => '0',
      s_axis_s2mm_tdata(16) => '0',
      s_axis_s2mm_tdata(15) => '0',
      s_axis_s2mm_tdata(14) => '0',
      s_axis_s2mm_tdata(13) => '0',
      s_axis_s2mm_tdata(12) => '0',
      s_axis_s2mm_tdata(11) => '0',
      s_axis_s2mm_tdata(10) => '0',
      s_axis_s2mm_tdata(9) => '0',
      s_axis_s2mm_tdata(8) => '0',
      s_axis_s2mm_tdata(7) => '0',
      s_axis_s2mm_tdata(6) => '0',
      s_axis_s2mm_tdata(5) => '0',
      s_axis_s2mm_tdata(4) => '0',
      s_axis_s2mm_tdata(3) => '0',
      s_axis_s2mm_tdata(2) => '0',
      s_axis_s2mm_tdata(1) => '0',
      s_axis_s2mm_tdata(0) => '0',
      s_axis_s2mm_tdest(4) => '0',
      s_axis_s2mm_tdest(3) => '0',
      s_axis_s2mm_tdest(2) => '0',
      s_axis_s2mm_tdest(1) => '0',
      s_axis_s2mm_tdest(0) => '0',
      s_axis_s2mm_tid(4) => '0',
      s_axis_s2mm_tid(3) => '0',
      s_axis_s2mm_tid(2) => '0',
      s_axis_s2mm_tid(1) => '0',
      s_axis_s2mm_tid(0) => '0',
      s_axis_s2mm_tkeep(3) => '1',
      s_axis_s2mm_tkeep(2) => '1',
      s_axis_s2mm_tkeep(1) => '1',
      s_axis_s2mm_tkeep(0) => '1',
      s_axis_s2mm_tlast => '0',
      s_axis_s2mm_tready => NLW_U0_s_axis_s2mm_tready_UNCONNECTED,
      s_axis_s2mm_tuser(3) => '0',
      s_axis_s2mm_tuser(2) => '0',
      s_axis_s2mm_tuser(1) => '0',
      s_axis_s2mm_tuser(0) => '0',
      s_axis_s2mm_tvalid => '0'
    );
end STRUCTURE;
