0.6
2019.2
Nov  6 2019
21:57:16
E:/WorkStation/Digital IC/src/final/hdl/src/adder.v,1701927740,verilog,,E:/WorkStation/Digital IC/src/final/hdl/src/adder_tb.v,,adder,,,,,,,,
E:/WorkStation/Digital IC/src/final/hdl/src/adder_tb.v,1701929862,verilog,,,,test,,,,,,,,
E:/WorkStation/Digital IC/src/final/hdl/test/test.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
