// Seed: 3184143549
module module_0 (
    input tri id_0,
    output wand id_1,
    input supply1 id_2,
    output uwire id_3
);
  tri1 id_5;
  wor  id_6;
  always @* begin : LABEL_0
    id_3 = 1'b0;
    if (1) begin : LABEL_0
      id_1 = 1;
      if (1'h0) id_3 = 1;
    end
  end
  wand id_7;
  assign id_6 = 1;
  assign id_7 = (1) - 1;
  assign id_3 = id_2;
  assign id_5 = 1 < 1;
  id_8 :
  assert property (@(posedge id_5) id_5)
  else begin : LABEL_0
    id_8 = 1 !== id_2;
  end
  tri0 id_9;
  assign id_9 = 1 + {1, 1};
  assign id_6 = 1;
endmodule
module module_1 (
    input uwire id_0,
    input wand id_1
    , id_19,
    input supply1 id_2,
    input supply1 id_3,
    input tri id_4,
    input logic id_5,
    input uwire id_6,
    input wire id_7,
    output logic id_8,
    input wand id_9,
    input tri id_10,
    input uwire id_11,
    output uwire id_12,
    input tri1 id_13,
    output wor id_14,
    input uwire id_15,
    output tri0 id_16,
    output wire id_17
);
  tri1 id_20 = id_0 == 1;
  function id_21(logic id_22);
    id_8 <= id_11 & id_10 ? id_21 : id_5;
  endfunction
  module_0 modCall_1 (
      id_9,
      id_16,
      id_1,
      id_17
  );
  assign modCall_1.id_3 = 0;
  uwire id_23 = 1 - 1'h0 !=? 1;
  wire  id_24;
  assign id_24 = id_19;
  assign id_20 = 1 + 1;
  initial #1 disable id_25;
endmodule
