.comment from next-pnr
.device 1k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 1
000000000000000000000000000000011000000100000100000001
000000000000000000000000000000010000000000000000000000
111000000000000000000110000000001110000100000100000000
000000000000000000000000000000010000000000000000000000
110000000000000001100000000000011010000100000100000001
100000000000000000000000000000010000000000000000000000
000000000000000000000000010101000000000000000100000000
000000000000000000000010000000000000000001000000100000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000110000000000000000000000100000000
000000000000000001000000001011000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000111000000000010000000000000

.ramb_tile 3 1
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 1
000000000000000001100110000111000000000000001000000000
000000000000000000000000000000100000000000000000001000
111000000000000001100000010000001100001100111100000000
000000000000000000000010000000011000110011000000000000
000000000000000000000000010101001000001100111100000000
000000000000000000000010000000100000110011000000000000
000000000000001000000000000000001000001100111100000000
000000000000000001000000000000001001110011000000000000
000000000000000000000000010101101000001100111100000000
000000000000000000000010100000000000110011000000000000
000000000000000000000110000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000010000001001001100111100000000
000000000000000000000010100000001001110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001101110011000000000000

.logic_tile 5 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000001010000011110100000000
000000000000000000000010000000010000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000011110000011110100000000
100000000000000000000000000000000000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000011000000000000000000100000000
000000000000000000000010001111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000110000000001100000011110000000000
000000000000000001000000000000010000000011110000000010

.logic_tile 8 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000001001111000100000000
000000000000000000000000000000001101001111000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 1
000000000000000000000000000011011010101000010100000000
000000000000000000000000000111111100000100100000000100
111000000000000000000000000111001101001001110100000000
000000000000000000000000001011001011101001010000000100
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000001000000011111001100001000010100000000
000000000000000000000010001101001101100000010000000100
000000000000001000000110000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100111100000011011000011000100000001
000000000000000000000100000000011111000011000000000000
010000000000000000000110000111001100010100000000000000
110000000000000000000000001011000000010110100001000000

.ramb_tile 10 1
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101100000000000000100000000
000000000000000000000000000000000000000001000000000010

.logic_tile 2 2
000000000000000000000000001001111101101010000000000000
000000000000000000000000000011111110000101010000000000
111000000000000001100110100000011100000100000100000000
000000000000001101000010110000010000000000000000000000
000000000000100000000000001101111000100000000000000000
000000000001010000000000000001001100000000000000000000
000000000000001000000000000000000000000000000100000000
000000000000000001000000001111000000000010000000000000
000000000000001001100000001000011001100001010000000000
000000000000000001000000001001011110010010100000000000
000000000000001000000110000011101110101110000000000000
000000000000000011000010111111111100101101010000000000
000000000000000000000110011011001110111111000000000000
000000000000000000000011011011011111101001000000000000
000000000000000101000000000011100000000000000100000000
000000000000000000100000000000000000000001000000000000

.ramt_tile 3 2
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 2
000000000000000001100000010000001000001100111100000000
000000000000000000000010000000001100110011000000010000
111000000000000001100000000000001000001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000000000110000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000010101001000001100111100000000
000000000000000000000010000000100000110011000000000000
000000000000001000000000000000001001001100111100000000
000000000000000001000000000000001100110011000000000000
000000000000001000000110000000001001001100111100000000
000000000000000001000000000000001000110011000000000000
000000000000000000000000000101101000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000000001001001100110100000010
000000000000000000000000000000001101110011000000000000

.logic_tile 5 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000001100000000000000100000000
010000000000000000000000000000100000000001000000000100
000000000000000000000000000011100000000000000100000000
000000000000000000000000000000000000000001000000000100
000000000000001000000000010000000000000000000000000000
000000000000001111000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000000001110000100000100000000
000000000000000000000011110000010000000000000000000100
110000000000000000000000000011000000010110100100000100
000000000000000000000000000000000000010110100000000000

.logic_tile 6 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010101000000010110100100000000
000000000000000000000010000000100000010110101000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 7 2
000000000000000000000000010000000000000000001000000000
000000000000000000000010100000001001000000000000001000
111000000000001001100000000101001000001100111100000000
000000000000000001000000000000011011110011001000000000
000000000000000001100000010111001000001100111100000000
000000000000000000000010110000100000110011000000000000
000000000000000111000110000111001000001100111100000000
000000000000000000100000000000101011110011001000000000
000000000000000000000000000101001001001100111100000000
000000000000000000000000000000101000110011001000000000
000000000000000000000000000101101001001100111100000000
000000000000000000000000000000001000110011001000000000
000000000000000000000110010111101000001100111100000000
000000000000000000000010000000100000110011000000000000
010000000000000000000000010101101000001100111100000000
100000000000000000000010000000100000110011000000000000

.logic_tile 8 2
000000000000001000000000000000000001000000001000000000
000000000000001111000000000000001001000000000000001000
111000000000100001100000000101011000001100111100000000
000000000000000000000010100000010000110011000000000000
000000000000001001100000000101001000001100111100000000
000000000000001111000000000000001101110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001101110011000000000000
000000000000000000000110010111101000001100111100000000
000000000000000000000010000000001000110011000000000000
000000000000000000000000010000001001001100111100000000
000000000000000000000010000000001000110011000000000000
000000000000000000000000000101001001001100111100000000
000000000000000000000000000000001101110011000000000000
000000000000001000000110000111101000001100111100000000
000000000000000001000000000000101010110011000000000000

.logic_tile 9 2
000000000000000101000010100001100000000000001000000000
000010000000000101000000000000100000000000000000001000
111000000000001000000110000111011010001100111100000000
000000000000000111000010100000010000110011000000000000
010000000000000000000010110101001000001100110100000000
110000000000000000000110000000100000110011000000000000
000000000000001000000110010101001111000000000000000000
000000000000000001000010001101101001100000000000000000
000000000000000000000000001001001000010110000000000000
000000000000000000000000001001011000010100100000000000
000000000000000000000000001111101111101101010000000000
000000000000000000000000000101111011101110000000000001
000000000000000001100110000001001001000010000000000000
000000000000000000000000000001011001000000000010000000
010000000000000000000111001000000000010110100100000000
010000000000000000000000001001000000101001010000000000

.ramt_tile 10 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 2
000000000000000001100010100000000001000000001000000000
000000000000000000000100000000001111000000000000001000
000000000000000000000000000111000000000010101001000000
000000000000000000000000000000001001000001010010100100
000000000000000101000000000001001000001100111000000000
000000000000000000100000000000001111110011000000000000
000000000000100101000010100101101000001100111000000000
000000000000010000100100000000001000110011000000000000
000000000000000000000000000001001000001100111000000000
000000000000000000000000000000001010110011000000000000
000000000000000000000010110101101000001100111000000000
000000000000000000000010100000101000110011000000000000
000000000000000001100110100001001001001100111000000000
000000000000000000000000000000001101110011000000000000
000000000000000000000110101000001000001100110000000000
000000000000000000000000001011001000110011000000000000

.logic_tile 12 2
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
110000000000000000000000010111100000000000000000000000
010000000000000000000010100000000000000001000000000000
000000000000000111000000010001011010110001010100000000
000000000000000000000010100000101011110001010000000100
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000011011111001000100000000
000000000000000000000000001001011010110110000000000000
110000000000000111100000000000000001001111000100000000
110000000000001101000000000000001101001111000000000000

.io_tile 13 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 3
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000100100000000
000000000000000000000000000000001101000000000000000000
010000000000000000000110000000001100000100000100000000
100000000000000000000000000000010000000000000010000000
000000000000000000000010001000000000000000000100000000
000000000000000000000010010111000000000010000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000111011010111101010010000000
000000000000001011000000001001010000101000000000000000
000000000000000001100000000101101000110001010000000000
000000000000000000000000000000111011110001010000100000
110000000000001000000000000000000001000000100100000000
010000000000000011000000000000001110000000000010000000

.logic_tile 2 3
000000000000000000000010100000000001000000100100000000
000000000000000000000100000000001011000000000000000000
111000000000000000000000000000000000000000100100000000
000000000000001101000010110000001010000000000000000000
000000000000000000000010100101101010100000000100000000
000000000000001101000110101111111011001000000010000000
000000000000001001100010100000000000000000100100000000
000000000000001011000110100000001001000000000000000000
000000000000100000000000001111000001110000110000000000
000000001011010000000000001101001010000000000000000000
000000000000000000000110001111011000100010000000000000
000000000000000000000000001011001010000100010000000000
000000000000001001100110000111011011110100010110000000
000000000000000001000010000000101001110100010000000000
000000000000000000000000000001100000000000000100000000
000000000000000000000000000000000000000001000000000000

.ramb_tile 3 3
010000000000000101100110100011100000000010
001000000000000000100000000101001110000000
111000000000000000000110100000000000000000
000000000000101111000000001001000000000000
110000000000001101100000001101100000000010
011000000000000101000000000101000000000000
000000000000001111100000001000000000000000
001000000000000111100000001001000000000000
000000000000000000000000001111000000000000
001010000000000000000010001111000000100000
000000000000000101100000000000000000000000
001000000000000000000000000101000000000000
000000000000001001100110000001000000000000
001000000000000101100100001111000000000001
010000000000000000000110000000000000000000
011000000000000000000100000000000000000000

.logic_tile 4 3
000000000000000000000000000000011101111000100100000000
000000000000000000000000001101011111110100010000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100001011100011101000000000000000000100000001
000000000000001111100000000101000000000010000000000000
000000000000000001100000000101001110111000100100000000
000000000000001111000000000000101010111000100000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010001101001010101000000100000000
000000000000000000000000000101100000111110100000000000
000010100000000111100000000000000000000000000000000000
000001001110000000100000000000000000000000000000000000
000010000000000000000010100000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 5 3
000000000000001000000110100000000000000000000100000000
000000000000000101000000000001000000000010000000000000
111000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001011111000101001010100000001
000000000000000000000000001111010000010101010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001101000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000011111001000000000010000000000000

.logic_tile 6 3
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001101000000000000000000
111000000110000111000110010101011111111001000100000000
000000000000000000100011010000111101111001000000100000
000000000000000000000111100011000000000000000100000000
000000000000010000000000000000000000000001000000000000
000000000000000001100000000000011010000100000100000000
000000001000000000000000000000000000000000000000000000
000000000000001001100000000001100000000000000100000000
000000000000001011000000000000100000000001000000000000
000000000000000111000010011011000001100000010100000000
000000001110000000000010001011001100111001110010000000
000000000000000111000000001011100001111001110100000000
000000000000010000000000000111101001010000100000000010
000000000000000011100111001111000001111001110101000000
000000000000000000100100001011001000100000010000000000

.logic_tile 7 3
000000000000000001100000010101001001001100111100000000
000000000000000000000010000000001011110011001000010000
111000000000000000000000000000001000001100111100000000
000000000010000000000000000000001000110011000000000000
000000000000001000000000000000001000001100111100000000
000000000000000001000000000000001001110011000000000000
000000001000100001100011100111001000001100111100000000
000000000001000000000100000000100000110011000000000000
000000000000000000000000000111101000001100111100000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000010101101000001100111100000000
000000000000000000000010000000000000110011000000000000
000000000000000000000110000000001001001100111100000000
000000000000000000000000000000001101110011000000000000
010000000000001000000000000000001000111100001000000000
100000000000000001000000000000000000111100000000000000

.logic_tile 8 3
000000000000000000000000010001101000001100111100000000
000000000000000000000011110000001100110011000000010000
111000000000000111100000010000001000001100111100000000
000000001100000000000010000000001100110011000000000000
000000000000100000000000010101001000001100111100000000
000000000000000000000010000000100000110011000000000000
000010100000000001100000000001001000001100111100000000
000001000000000000000000000000101101110011000000000000
000000000000001001100110000000001001001100111100000000
000000000000000001000000000000001100110011000000000000
000000000000001000000000000101101000001100111100000000
000000000000000001000000000000000000110011000000000000
000000000000100000000000000000001001001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001000111100001000000000
000000100000000000000000000000000000111100000000000000

.logic_tile 9 3
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000001000000010110111101010100000000110000000
000000000000001011000011010000101011100000000001100100
000000000000000001000110100000011010000100000100000010
000000000000000000000011100000010000000000000010000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000100000010010000000
000000000000000000000000001101001001010000100000000001
000000000000000000000000001101011011000010000000000000
000000000000000000000000000101111001000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.ramb_tile 10 3
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 3
000000001110100000000010100011111000000010000000000000
000000000001010000000011111111011011000000000000000000
111000000000000101000110000011111111110001010100000000
000010000000100000000100000000011010110001010000000000
010000000000000001100110001111000000101001010000000000
010000000000000000000100001011000000000000000001000000
000000000110000001000110011111011110111100000100000000
000000000000000101000010011001110000000011110000000000
000000000000001011100110100111101100101000000001000000
000000000000001111000000000011100000000000000000100000
000000000100001001100110110111100000100000010100000000
000000000000000101000010001011101001110110110000000000
000000000000001000000110000011111011000010000000000000
000000000000000001000000000101111011000000000000000000
010000000000000101100011111111111110101001010100000000
110000000000000000000111000001010000010101010000000000

.logic_tile 12 3
000000000000000000000110100000000001000000001000000000
000000000000000000000000000000001011000000000000001000
111000000000000101100110100000000000000000001000000000
000000000000000000000000000000001001000000000000000000
010000000001010101100110100011001000001100111000000000
110000000000100000000100000000100000110011000000000000
000000000000000000000010100000001001001100111000000000
000000000000000000000010100000001000110011000000000000
000000000001010000000111000000001000001100111000000000
000000000000000000000000000000001010110011000000000000
000000000000000000000110000000001001001100111000000000
000000000000000000000100000000001001110011000000000000
000000000000000000000000010101101000001100111000000000
000000000000000000000011110000100000110011000000000000
110000000000000011100110001111101000100101010100000000
110000000000000000100000001011101111010101100000000000

.io_tile 13 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 4
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 4
010000001100000000000000000000001110000100000100000000
001000000000000000000010110000010000000000000000000000
111000000000000000000000000011000000000000000100000000
000000000000000000000000000000000000000001000000000000
010000000001010000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000011100000001000000000000000000100000000
001000000000001101000000000111000000000010000000000000
000000100000001000000000010101111110110100000100000000
001001000000001011000011000000001001110100000010000000
000000000000001000000000000000011100000100000100000000
001000000000001011000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
001000000000000000000011010000000000000000000000000000
010000000000001000000000000000001100000100000100000000
111000000000000011000000000000010000000000000000000000

.logic_tile 2 4
010000000000001101100110101011100001100000010000000000
001000001000000101000000001011101011111001110000000000
111000000000000101100000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
010000000000001011100000001011000000100000010000100000
101000000000000111100000001011101000111001110000000000
000000000000000000000110110000011100101000110000000000
001000000000000000000011101001011010010100110000000000
000000000000000000000011101001000001101001010000000000
001000000000010000000000001111001101100110010000000000
000000000000000000000011100001111101110001010000000000
001000000000000000000011110000011011110001010000100000
000010100000000101000000000000000000000000000100000000
001000000000000000100000000111000000000010000000000000
000000000000000000000111000101011101110001010000000000
001000000000000000000100000000011000110001010000000000

.ramt_tile 3 4
000000000000001000000110110101100000000000
000000010000000101000010100001101110100000
111000000000001111000110100000000000000000
000000010000000011100000001001000000000000
010000000000000000000011111101000000000000
110000000010000000000111111111100000100000
000000000000001101100000011000000000000000
000000000000000101000011100101000000000000
000000000000000000000010000011000000000000
000000000110000000000000001001100000100000
000000000000000000000000001000000000000000
000000000000000000000000001001000000000000
000000000000000111000000001001100000000000
000000000000000000100000000101000000010000
010000000000000000000111000000000000000000
010000000000000000000100000000000000000000

.logic_tile 4 4
010001000000100000000000000000000000000000000000000000
001000100001010000000000000000000000000000000000000000
111000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
010000001100000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000001110000011110100000000
001000000000000000000000000000010000000011111001000000
000010000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
001000100000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000

.logic_tile 5 4
010000000001010111100000001011011101010111100000000001
001010100000110000000011111101111001000111010000000000
111000000000001000000000000000000000000000000000000000
000000000000000011000011100000000000000000000000000000
010010100000000000000000000001000000000000000100000000
011000000000000000000000000000000000000001000001000000
000000000000001111000011111111111010010111100000000001
001000000000001011000011010101111100001011100000000000
000000000000100101100110101011101111010111100000000000
001000000001000000000000000001111011000111010000000000
000000000000000101100011100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000101000000011011111011010111100000000000
001000000110000000000010101101011111001011100000000000
010000000000000000000011100111000000000000000000000000
111000000000000000000000000000000000000001000000000000

.logic_tile 6 4
010000000000000000000000000000001110101100010100000000
001000000000000000000011101101011110011100100000000000
111000000000000111100000000011101110110001010100000000
000000000000000000100000000000001110110001010000000000
010010000000000000000010100111111000101000000100000000
011000000000000101000010100111000000111101010000000000
000000000000000111100000000111000000111001110100000000
001010000000000101000000001101001100010000100000000000
000000000000000111100000001011100000101001010100000000
001000000000001111100000000111101110100110010000000000
000000000100000111100110011111011100101000000100000000
001000000000001001000110010011010000111110100000000000
000000000000001111000000000101100000111001110100000000
001000000000001001000011110111001100100000010000000000
110000000000000111100000000111011010111101010100000100
001000000000001111100000000101000000010100000000000000

.logic_tile 7 4
010000000001000000000000000000000000000000000000000000
001000000000100000000000000000000000000000000000000000
111000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000100000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000011000000100000100000100
001000000000000000000000000000010000000000000000000100
010000000000000000000000000000000000000000000000000000
101000000001010000000000000000000000000000000000000000

.logic_tile 8 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 9 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000111000011100000000000000000000100000000
111000000000000000000000000101000000000010000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramt_tile 10 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000100000000000000000000000000000000000000000000

.logic_tile 12 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 4
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 5
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 5
010000000000001000000000000000001101011110100000000000
001000000000001111000010010001001001101101010000100001
111000000000000101000110011000011110010111110000000000
000000000000001101100010111001000000101011110010000000
010000000000000101000010100111000000010110100100100000
011000000000000000100110110000100000010110100000000100
000000000000000111100010100000000000000000000000000000
001000000000000000000110110000000000000000000000000000
000000000000000001100000000101011000001000000000000000
001000000000000000000000001101111010000000000000000000
000000000001010000000000000101001010001000000000000000
001000000000100000000000001101101111000000000000000000
000000000000000000000000010001100001100000010000000100
001000000000000000000010000000101110100000010010100000
010000000000000001100000001001111011000000000000000000
111000000000000000000000001101011000000001000000000000

.logic_tile 2 5
010000000000000000000110010000000000000000000000000000
001000000000000000000010100000000000000000000000000000
111000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
010000000000000101100000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000001000000000001000001010101011110000000000
001000000000000101000000000101000000010111110000100000
000010100000000101000000000101101100111100000100000001
001000000000000000100000001001000000111101010000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000100000000000000000000001000000100000010000000000
001001000000000000000000000101101001101001010010000000
010010100000000000000000000000000000000000000000000000
011001000000000000000000000000000000000000000000000000

.ramb_tile 3 5
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 5
010000000000000000000000000000000000000000000000000000
001000001100000000000000000000000000000000000000000000
111001000000001000000000000000000000000000000000000000
000010100000001001000000000000000000000000000000000000
110000000000000000000000001111101111111111010100000001
111000000000000000000000000011111000101001000000000000
000000000000100000000111110000000000000000000000000000
001000000001010000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000001111000000000000000000000000000000000000
000000000000000000000010001101101111110110110100000000
001010100000000101000010100011101011111000100000000000
000000000000000000000000010000000000000000000000000000
001000000000000000000010000000000000000000000000000000

.logic_tile 5 5
010000000000001001000000001001001110010111100000000000
001000000000001001000000000001011011001011100010000000
111000000000001000000000010000000000000000000000000000
000000000000001001000010010000000000000000000000000000
110000000000000000000011100000000000000000000000000000
011010000000000000000100000000000000000000000000000000
000000000000001000000000000000000001000000100101000000
001000000000001111000000000000001010000000000001000100
000000000000010000000000000000000000000000000000000000
001000000000000000000011100000000000000000000000000000
000000000000000000000010000000000000000000000000000000
001000000000000000000100000000000000000000000000000000
000000000000000000000000010111011101010111100000000000
001000000100000000000011011101111001001011100010000000
110000000000000101100000010001001011000110100000000000
111000000000000000000011001111011111001111110010000000

.logic_tile 6 5
010000000000000000000110100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
111000000000000111100000000101000000000000000100000000
000000000000000000100000000000000000000001000000000000
010000001110000111100010100000000000000000000000000000
111010000000000000100100000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000011010000000000000000000000000000000000000000
001000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000001001000000000010000000000000
000000001110000000000000000001100000000000000100000000
001000000000000000000000000000000000000001000000100000
110000000000000101000000000000000000000000000000000000
111000000000000000100000000000000000000000000000000000

.logic_tile 7 5
010001000000000000000010111111111101111111000100000000
001000000000000000000111110101111000110110000000000000
111000000000000001100111110101011001101010110100000000
000000000001001111000111011111001000010110110010000000
010000000010001111100111000001001011111111000100000000
111000000000000001100110110011101000111001000000000000
000000000000000101000000011011101001101110000100000000
001000000000001101100011101101111110111101010000000000
000000000100000000000000000000000000000000000000000000
001000000000001111000000000000000000000000000000000000
000000000000000000000110010001100000010000100000000000
001000000000000000000010000000101011010000100000000000
000000000001000000000110011111000000000000000000000000
001000000000100101000010001001000000101001010000000000
000000000000001000000000011001101111111110100100000000
001000000000000111000011101001011010111000100000000000

.logic_tile 8 5
010000000000000000000011101000000000000000000100000000
001000000000000000000011100101000000000010000000000000
111000000000000000000000000101000000000000000100000000
000000000000000000000000000000000000000001000000000000
010000000000000111100010010000000000000000000000000000
111000000000000000000010010000000000000000000000000000
000000000000000111000000000000001110111000100000000000
001000000000000000100000001001001011110100010000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000001000000100000100000000
001000000000000000000000000000010000000000000000000000

.logic_tile 9 5
010000000000000000000000010000001110111000100000000000
001000000000000111000011100001011011110100010000000000
111000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
010000100000001000000010100000000001000000100100000000
011001001000001111000100000000001000000000000000000000
000000001000000111100000000000000000000000100100000000
001000000000000000000000000000001010000000000000000000
000010100000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
001001000001010000000000000000000000000000000000000000
000000001000000000000000011000000000000000000100000000
001000000000000000000010000101000000000010000000000000
000000001110000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramb_tile 10 5
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 5
010000000000000000000000000000000000000000000000000000
001000001110000000000000000000000000000000000000000000
111000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
001000000000000000000010000000000000000000000000000000
000010100000000000000000010101100000000000000110000100
001001000000000000000011000000100000000001000001000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000011000000100000110000000
001000000000000000000000000000000000000000000001100000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 5
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 6
000000000000000001100000000000000000000000001000000000
000000000000000000000010100000001001000000000000001000
111000000000000000000000000000001000001100111100100000
000000000000001111000000000000011000110011000000000000
010000000000000000000111100000001000001100111100100000
110000000000000000000000000000001101110011000000000000
000000000000001001100000000111001000001100111100100000
000000000000000001000000000000100000110011000000000000
000000000000000000000000010101101000001100111101000000
000000000000000000000010000000000000110011000000100000
000000000000000000000000010101101000001100111101000000
000000000000000000000010000000000000110011000000100000
000000000000100000000110000000001001001100111101000000
000000000001010000000000000000001101110011000000100000
010000000000000000000110000111101000001100110101000000
010000000000000000000000000000100000110011000010000000

.logic_tile 2 6
000000000000000101000000000011100000000000001000000000
000000000000000000100000000000100000000000000000001000
000010000000000000000000000101111110001100111000000000
000001000000000000000010110000010000110011000000000000
000000000000100000000010100000001001001100111000000000
000000000001010000000110110000001011110011000000000000
000000000000000101000010100000001000001100111000000000
000000000000000000100100000000001011110011000000000000
000000000000000000000000000001001000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000001010000000011100101001000001100111000000000
000000000000100000000000000000100000110011000000000000
000000000000000000000011100000001001001100111000000000
000000000000000000000000000000001001110011000000000000
000000000000000000000011100111001000001100111000000100
000000000000000000000000000000100000110011000000000000

.ramt_tile 3 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 6
000000000000000000000000000000000001000000001000000000
000000000000010000000011110000001000000000000000001000
111000000000000000000000010000011000001100111100000000
000000000000001101000010000000001100110011000000100000
010010000000000000000000000000001000001100111100000001
010001000000000000000000000000001101110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001101110011000000100000
000000000000000001100110010000001001001100111110000000
000000000000000000000010000000001100110011000000000000
000000000000001000000110000111101000001100111110000000
000000000000000001000000000000000000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000000000010
000000000000000001100000000000001001001100111100000000
000000000000000000000000000000001101110011000010000000

.logic_tile 5 6
000000000000000000000000000001101010000001010000000000
000000000000000000000000000000100000000001010000000000
111000000000000000000011100000000000000000000000000000
000000000000000000000111110000000000000000000000000000
010000000000001111100110100101000001010000100000000000
110000000000000111000100000000001001010000100000000000
000000001110000000000011100000001011011111000100000000
000000000000000000000010110101001110101111000000000001
000000100000100000000000001101111111010111100000000000
000000000000000000000000001101111111001011100000000000
000000000000000111000110001000000000000000000000000000
000000000000000000000000001011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
110000000001001001000011101000000000101111010000000000
110000000000100001000010000011001111011111100000000000

.logic_tile 6 6
000000000000000101000000001000000000011001100100100000
000000000000001101000000001101001010100110010000000000
111000000000000011000110001000000000000000000100100000
000000000000001101000010100001000000000010000000000000
010000000000001011000011000000000001001111000100100000
100000000001000111100010110000001011001111000000000000
000000000000000111000011000000000000000000000000000000
000000000000000000100010111111000000000010000000000000
000000000000100000000000000000000000000000100100000000
000000000000000000000000000000001011000000000000100000
000000000000000000000000001001011000000000100000000000
000000000000000000000000001001001011000000000000000000
000001000000000000000000000101011111101111000001000000
000000000000000000000010110000001111101111000010000001
010000000000000000000011101001100000111111110000000000
110000000000000001000000001101101000100110010000000000

.logic_tile 7 6
000000000000001000000000000101011011000100000000000000
000000000000000111000011100000001100000100000010000000
111000000000001000000000000101011000000010100000000000
000000000000001111000010110000110000000010100000000000
010000100010000000000010101011011110111100000100000000
010001000000001101000100001111111111111100100000000000
000000000000000000000000010001100001010000100000000000
000000000000001101000010000000001011010000100000000000
000000000000000000000110100000001111001100000000000000
000000000000000000000000000000011000001100000000000000
000000000000001000000000010001100001010000100000000000
000000001010000011000011000000001110010000100000000000
000000000000000000000111010101011011001001000100000000
000000000000001001000010100001001100001011000000000000
110000000000001000000110110011101110111001010110000000
010000000000000101000011001011111110101001010000000000

.logic_tile 8 6
000000000000000000000110000000000001100000010100000000
000000000000000101000010110101001101010000100000000000
111000000000000111100000001001000000111001110000000000
000000001100001111000010111101001101100000010000000000
110000000010001111100010100001100000101001010100000000
110000000000001001100010000011001010111001110000000000
000000000000000000000010110101101000000000000000000000
000000000000000000000111000111111111010000000010100010
000000100000000000000010101000000000100000010100000000
000001001000001001000000000011001010010000100000000000
000000000000001000000111010001101010101000000100000000
000000000000000011000111011001100000111100000001000000
000000000000001000000010011101011100100000010100000000
000000000000000101000011010001111010010000010001000000
110000000000000011100000001101000000100000010000000000
110000000000000000000000001011101010111001110000000000

.logic_tile 9 6
000000000001000000000010100101111101111001000000000000
000000000000100000000011110000011101111001000001000000
111000000000000000000011110001100001101001010000000000
000000000100000000000110001001101001011001100000000000
010000000001000101000010000000011110000100000100000000
110000000000100000100000000000000000000000000000000100
000000000000001001100000001000000000000000000100000000
000000000000000001000010101111000000000010000000000000
000000000010000000000000000001100001100000010000000000
000000000000000000000000000101101111110110110000000000
000000000001010000000110010001000000000000000100000000
000000000000100000000011010000100000000001000000000000
000000000000000000000011100000000000000000000100000000
000000000000000000000000001111000000000010000000000000
000000000000000000000110001000011011101100010000000000
000000000000000001000111111101001001011100100000000000

.ramt_tile 10 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000

.logic_tile 11 6
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000111100000001010000100000110000001
110000000000000000000110110000010000000000000001100001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001000000100000110000000
000010000000000000000000000000010000000000000001000101
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 6
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 7
000000000000000101000010100101100000000000000100000000
000000000000000000000000000000000000000001000000000000
111000000000000101000000000000011010000100000100000000
000000000000000101000000000000010000000000000000000100
110000000000000000000000000001000000000000000100000000
110000000000000000000010100000000000000001000000000000
000000000000001000000010100000000001000000100100000001
000000000000001011000010100000001000000000000000000000
000000000000000000000000000000001010000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000001000000000000000000100000001
000000000000000000000000001101000000000010000000000000
000000000000000000000111000000000001000000100100000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001001000000000000000000

.logic_tile 2 7
000000000000001000000000011000001000001100110000000000
000000000000000111000011100011000000110011000000010000
111000000000000101000000001001111101101000010100100000
000000000000000101000010100011011010110100010000000000
010000000000001101000010100011011011101000010100100000
010000000000001111000010101101101101110100010000000000
000000000000001111100000001011111111101000010100100000
000000000000000111100000000001101010111000100000000000
000000000000000000000111100101101111101000010100000000
000000000000000000000000000001001101111000100000000000
000000000000001011100011101101011101101000010100000000
000000000000000001100110001011011010110100010000100000
000000000000001000000000001101101011101000010100000000
000000000000000001000000001011001001110100010000100100
000000000000000111000000000101111101101000010100000000
000000001100000000000000001101011010111000100000100000

.ramb_tile 3 7
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 7
000000000000000011100010100111001000001100110100000000
000000000000000000100100000000000000110011000001010000
111000000000001000000010111001101010111100000000000000
000000000000000001000110001001100000101000000001000000
010000000000000101000010000000000000000000000000000000
110000001000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000001001111000100000001
000000000000000000000000000000001000001111000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000001001001101000000010000000100
000000000000000001000000000111011111000000000001000000
000000000000100111000111000000000000001111000000000000
000000000000000000000100000000001001001111000000000101

.logic_tile 5 7
000000000000000000000000000011100000000000000100000000
000000000000000000000000000000000000000001000000000010
111000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110010100000000000000000001111011011001000000000000000
010001000000000000000000000011111101010000100000100000
000000000000000000000000010000001110000100000100100000
000000000000010000000011010000000000000000000000000000
000000000000000101100000001011000001000000000000000000
000000000000000000000010111011001100010000100000000000
000000000000100111000000010000000000000000000000000000
000000000000000111100011010000000000000000000000000000
000000000000000111000000000000011110000100000100000000
000000001010000000000011100000010000000000000000000000
110000000000000000000111000000011110000100000100000000
000000000000000000000111110000010000000000000000000010

.logic_tile 6 7
000000000000000000000110010000000000000000100100100000
000000000000000000000010100000001010000000000000000000
111000000000100101000000000000011011000000100000000000
000000000001000000000000001001011000000000010000000000
010000000000000111100110100011100000000000000100000000
010000000000000000100110000000100000000001000000000010
000000000000000101100110010000001010000100000100100000
000000000000000000100011110000010000000000000000000000
000000000001010000000000000000001010000100000100000000
000000000000100000000010100000010000000000000000000100
000000000000000000000010000011000001000000000000000000
000000000000000000000000000111101110010000100000000000
000000000000001000000000000101100000000000000110000000
000000000000000101000000000000100000000001000000000000
110000000000001001100000000101100000000000000100000000
110000000000000101100000000000000000000001000000100000

.logic_tile 7 7
000000000001000101000000010011000000111001110100000000
000000000000000101000011011101001000110000110000000000
111000000000000000000110000111000000110000110000000000
000000000000000000000000001111001010010000100011000000
010000000000000001000110000111111100011111100000000000
010000000000001101000100001111001010000111010000000010
000000000000001101100000000101011011111100000100000000
000000000000000001000000000011101001111100100000000000
000000000000001101000110100011001100101001010100000000
000000000010000001100000000001101010011110100000000000
000000000000000101100000000011000001011111100000000000
000000000000000000000000000001001010101001010000000000
000000000000000001000110110011011000010110100100000000
000000001010000000100010000001011011001000000000000000
110000000000001001100000001111000001010110100000000000
110000000000000101000000000111101100000110000000000000

.logic_tile 8 7
000000000000000101000000000000011000000100000100000000
000000000000001101000010010000010000000000000000000000
111000000000000000000110101001011100000010000000000000
000000000000000000000100000111011011000000000000000000
010000000000001001100000000111101011000000100000000000
010000000000001001100010110001011101000010100000000000
000000000000000101000010100101111010000000000000000000
000000000000000000100000000011101010010000000010000010
000000000000000001100000011000001011001000000000000000
000000000000000000000011000101001011000100000000000000
000000100000000000000000011001011100000000000000000000
000001000000000000000010000111011011100000000000000000
000000000000000000000000000001000000100000010000000000
000000000000000000000000001011001010111001110000000000
000000000000000000000000010001011011110001010000000000
000000000000000101000010000000011111110001010000000000

.logic_tile 9 7
000000000110001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
111000000001010000000000000000000001000000100100000000
000000000000100000000000000000001100000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000001000000111100000000000000001000000100100000000
000000001100000000100000000000001111000000000000000000
000000100000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000111000000000101100000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000100000000000010000000000000000000000000000
000000000000010000000011000000000000000000000000000000

.ramb_tile 10 7
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 7
000000000000000000000000010000000000000000100100000000
000000000000000111000011000000001000000000000001000101
111000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
010000000000000000000000001000000000000000000111000001
010000000000000000000000001001000000000010000000100000
000000000000000000000010100101100000010110100111000000
000000000000000000000100000000100000010110100000000101
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000100110000001
000000000000000000000000000000001111000000000000000110
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 7
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 8
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001000
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
010011010000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.logic_tile 1 8
000000000000000000000011110000000000000000000100000000
000000000000000101000110011011000000000010000000000000
111000000000000000000010100001100000000000000100000000
000000000000000000000010100000100000000001000000000000
010000000000000001100110100011011100110011000000000000
110001000000000000100110100101001001000000000000000000
000000000000000111000000010000000000000000000100000000
000000000000000000000010001101000000000010000000000010
000000000000000001100000000000000000000000100100000000
000000000000000000000010000000001000000000000000000000
000000000000000001100000000000000001000000100100000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000111101000010100000000000000
000000000000000000000000000000010000010100000000000000
000000000000000000000000000101100001010000100000000000
000000000000000001000000000000001011010000100000100000

.logic_tile 2 8
000000000000001000000010111001011000101011010000000000
000000000000000101000010001101101000000111010000000000
111000000000000101000010101101111101111111000000000000
000000000000000101000000000101001001010110000000000000
110000000000000000000010101101101111110011110000000000
010000000000000000000100000101011000010010100000000000
000000000000001101000111001011101111100010110000000000
000000000000000101100010101101011001010110110000000000
000000000000000000000110000000011110000100000100000000
000000000000000000000010000000000000000000000000000000
000000000000001000000000000111101000100000000000000000
000000000000000001000000000111111101000000000000000000
000000000000001000000010100001001110010110110000000000
000000000000000001000110111101111000100010110000000000
000000000000001000000110001001111010100010110000000000
000000000000001001000000000001011111010110110000000000

.ramt_tile 3 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 8
000000000000000000000110010111100000100000010011000000
000000000000000000000011100000001011100000010000100000
111000000000000000000010101001100001010000100000000000
000000000000001101000000001011001111110000110000000000
010000000000000000000010000011000000000000000000000000
010000000000000000000000000000000000000001000000000000
000000000000000000000010101000000000000000000110100000
000000000000000000000100001001000000000010000001100010
000000000000000101100000010111001111011101100000000000
000000000000000000000011001011011101111111110000000000
000000000000000101100010110101000001101111010000000000
000000000000000000000011001001101100001001000010000000
000000000000001000000000010000000000000000000000000000
000000000000001011000010110000000000000000000000000000
000000000000000000000000010000011011000011000000000000
000000000000000101000010100000011110000011000010000010

.logic_tile 5 8
000000000000000000000111001001100000100000010000000001
000000000000000000000010110011101010101001010000000000
111000000000001111000010101101111100101001010000100000
000000000000000101000100001101000000000001010000000000
110000000000000111000000001000011100000100000000000000
010000000000001101000000001011011111001000000000000000
000000000000000101000000010011101101000000000000000000
000000000000000101100011000101101110000000100000000000
000000100000001000000000010000011011000000100000000000
000001000000000001000010000111001000000000010000000000
000000000000000000000111000000000001000000100100000000
000000000000001101000010100000001000000000000000000000
000000000000000001100111000001101001101110000000000000
000000000000000000000000001001011111011110100000000000
000000000000001000000010100101111100000001010000000000
000000000000000001000100000000000000000001010010000000

.logic_tile 6 8
000000000000000000000010110101101011110000010100000000
000000000000000000000110011001111100110000000000000000
111000000000001000000000000001100000000110000000000000
000000000000001001000000001111001010000000000000000011
010000000000001000000110010111001011010100100000000000
110000000000001001000010000000101000010100100000000000
000000000000000000000000011000000000000000000000000000
000000000000000000000010000111000000000010000000000000
000000000000000000000000000001001110101001010000000000
000000000000000000000000000111110000000001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000010100000000000000000000000000000
000000000000000101100000010000000001000110000000000000
000000000000000000000010100111001101001001000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000

.logic_tile 7 8
000000000000000000000110001000000000001001000000000000
000000000000100101000010110101001010000110000000000000
111000000000000101000000001001001011010000000000000000
000000000000001101000000000101011011000000000000000000
110000000000001001100010100000011010111101010000100000
110000000000000101000000001101010000111110100000000010
000000000000000001100000001001000000000000000000100000
000000000000000101000010100101001111001001000000000000
000000000000000000000010100101011000000001010000000000
000000000000000000000100000000000000000001010000000000
000000000000000001000000010001011101000000000000000100
000000000000000000000010001011111110000010000000000000
000000000000010000000010011000001000010100100000000000
000000000000100000000010000001011010101000010000000000
000000000000001000000000000000000001000000100100000000
000000000000000001000000000000001100000000000000000000

.logic_tile 8 8
000000000000000101000110000001001111110100010000000000
000000000000000000100000000000011000110100010000100000
111000000000000001100110000000000000000000000000000000
000000000000001101100010110000000000000000000000000000
110000000000000101000010101001001000111101010000100000
110000100000000000100100000101010000010100000000000000
000000000000001101000010101000011011110001010000000000
000000000000001111100100000001011110110010100000000000
000000000000000000000010100000000000000000000100000000
000000000000000000000000000111000000000010000000000000
000000000000000000000110101101001010000110000000000000
000000000000000000000000001001011101000001010000100000
000000000000000011100010010000011010000100000100000000
000000000000000000000110100000000000000000000000000000
000000000000001000000000001000011000111001000000000000
000000000000000001000000001011011000110110000000100000

.logic_tile 9 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000001111100000001000011111101100010000000000
000000000000001011100010101101001101011100100000000000
010010100000001000000111000011111011111000100000000000
110000000000001111000000000000101001111000100000000000
000000000000000000000010110011011001101100010000000000
000000000000001101010110100000001101101100010000000000
000000000000001101000000000011000000111001110000000000
000000000000001001100000001111001110010000100000100000
000000000000000000000010100000000001000000100100000000
000000000000000000000100000000001000000000000000000000
000000000001000001100110000101000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000001100000011101100001101001010000000000
000000000000000000000010001111101101100110010000000000

.ramt_tile 10 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 8
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
111000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000010000000000000000000000000000
010000000000000000000011010000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010001000000000000000000000000000000000000000110000000
110000000000000000000000001101000000000010000000000000

.logic_tile 12 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 8
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001100
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000000110000000000

.io_tile 0 9
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001100
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001010000000000

.logic_tile 1 9
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000010010101000000000000000100000000
010000000000000000000011010000100000000001000000000000
000000000000000000000000000000001010000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 9
000000000000000001100111010000000000000000000000000000
000000000000000000000110100000000000000000000000000000
111000000000001001100000010101001001101101010000000000
000000000000000111000011111011111010101110000000000000
110000000000000101000110110000000000000000000000000000
010000000000000000000011110000000000000000000000000000
000000000000001101000000000011111000110011110100100000
000000000000000011000010101101111001100001010000000000
000000000000000000000110010111000000100000010000000000
000000000000000000000011010101101111000000000000000000
000000000000001000000000000001111001101001000100000000
000000000000000001000010001101101000011101000000100000
000000000000000000000010010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000101111101100000000000000000
000000000000000000000000000001001011000000000010000000

.ramb_tile 3 9
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 9
000000000000000000000110010000000000000000000000000000
000000000000000000000110000000000000000000000000000000
111000000000000111100000000101100000111001110000000001
000000000000000000000000000000101010111001110000000000
010000000000000101000010101000000001111001110000000000
010000000000000101100100000111001111110110110000000000
000010000000000000000110010000000000000000000000000000
000001000000001101000010000000000000000000000000000000
000000000000000000000000000001111010010111110110000000
000000000000000000000000000000010000010111110000000100
000010101010000000000000001000011010100000110000000000
000000000000000000000010011111011001010000110000100000
000000000000101000000000001111101111000000010000000000
000000000001011011000000001011001011001001010000000000
000000000000001101100110111101001010000000000000000001
000000000000000001000011100101100000101000000001000000

.logic_tile 5 9
000000000000000000000010100001001101100000110000000000
000000000000000000000100000000111001100000110000000000
111000000100001001100110101111011101000110100000000000
000000000000000101000010101001011000001111110000000000
010000000000000000000011100000011000000100000100000000
110000001010000000000000000000010000000000000000000000
000000000000000000000000000001111101000000010000000000
000000000000000000000000000000011000000000010000000000
000000000000000101000110010011011110010000000000000000
000000000000000000100010000000001111010000000000100000
000000000010000000000000010111000001010000100000000100
000000000000000000000011010011101110000000000000100000
000000000000000011100010100011011110111111110000000000
000000000000000000100100001111000000111101010000000000
000000000000000000000000001011000000101001010000000000
000000000000001101000000001001100000000000000010000000

.logic_tile 6 9
000000000000000101000011100000000000000000000000000000
000000000000000000000010110000000000000000000000000000
111000000000000000000000010000000000000000000000000000
000001000000000000000010100000000000000000000000000000
110000000000000101100110100000000001000000100000000000
010000000000000101000000000000001111000000000000000000
000000000000000000000000010001100000000000000100000000
000000000000000000000010100000100000000001000000000010
000000000000000000000000011000001110011110100000000000
000000000000000000000010000111011001101101010000000000
000000000000000000000000000001001011110110100000000000
000000000000000000000000000101101110111110100000100110
000000000000000000000010101001001000010110100000000000
000000000000000000000110001001010000000001010000000000
000000000000000001100110011111001011000110000000000000
000000000000001101000010001111111011101001000000000000

.logic_tile 7 9
000000000000000000000110101000011110010000000000100001
000000000000000000000000001111001110100000000000000000
111001000000000000000000000111011110000000010000000001
000000100000000000000000000000011001000000010000000000
110000000000001111100000000111001011100010110000000000
110000000000000111000010100111111111010110100000000000
000000000000000111000000000000000000000000100100000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000000001110000000110000000000
000000000000000000000010110000001101000000110000000000
000000000000000000000000000101000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000001001100010100000000001000000100000000000
000000000000001001100010110000001111000000000000000000
000000000000001000000010100101100000000000000100000000
000000000000000001000000000000000000000001000000000000

.logic_tile 8 9
000000000000000000000110100011100000000000001000000000
000001000000000000000000000000100000000000000000001000
111000000000000101100110100101011010001100111100100000
000000000000000000000000000000010000110011000000000010
010000000000000001100011110101001000001100110100000000
110000000000000000000010000000100000110011000000000000
000000000000000000000110001111000001111001110000000000
000000000000000000000000001011001001100000010000100000
000000100000000000000000000011101000110100010000000000
000000000000000101000010100000111111110100010000000000
000000000000000000000110000111101101111001000000000000
000000000000000000000000000000111101111001000000000000
000000000000000101000010100001111100110001010000000000
000000000000000000000000000000011100110001010000000000
000000000000000000000110000000000001001111000100000000
000000000000000000000100000000001101001111000000100010

.logic_tile 9 9
000000000000001000000000001011011100000000000000100010
000000000000001111000010010001000000010100000000000001
111000000000001001000111100000000001000000100100000000
000000000000001011100000000000001000000000000000000000
010000000000000001100000001011101100101000000000100000
010000000000000000000000000001000000000000000010000000
000000000000001000000110100101011011101000110000000000
000000000000001111000000000000011010101000110000100000
000000001100000101000000000000011000000100000100000000
000000000000000000100000000000010000000000000000000000
000000000000000101000000001001100000000000000000000100
000000000000000000100000000011001100001001000010100000
000000100000000000000000001011101100000000000000000000
000000000000000000000000000001000000010100000010000010
000000000000000000000000000001000000000000000100000000
000000000000000000000000000000000000000001000000000000

.ramb_tile 10 9
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000011111100000100000010000000000
000000000000000000000011011111101111001001000010000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000110000000000000
000000000000000000000000001111001111001001000000000001
000000000000000000000000010000000000000000000000000000
000000000010000000000011100000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000001000000100100000000
000000000000000000000011010000001001000000000001000000
000000000000000000000011110000000000000000000000000000
000010000000000000000111000000000000000000000000000000

.logic_tile 12 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 9
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001010000000100
000000001000000100
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000011010000100000100000000
000000000000000000000000000000000000000000000000000000
110000000000000001100000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011100000000000000100000000
000000000000000000000000000000100000000001000010000000
000000000000001000000110000101000000000000000100000000
000000000000000001000000000000000000000001000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011100000000000000100000000
000000000000000000000000000000000000000001000000000000

.logic_tile 2 10
000000000000000000000000000101100000000000000100000000
000000000000000000000000000000100000000001000000000000
111000000000000000000000000000011010000100000100000001
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000001100000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000001001100000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001100000000000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 10
000000000000000000000000001011000000011001100000000000
000000000000000000000000000011101110000110000000000000
111000000000000000000000000000000000000000000100100000
000000000000001111000000000111000000000010000000000010
110000000000000000000000000111011110010100000000000000
110000000000000000000000000000000000010100000010000000
000000000000001000000000001000000001101111010100100000
000000000000001001000000000101001110011111100000000010
000000000000000000000110000000001101000101000100000000
000000000000000000000000000111011100001010001000100010
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000001001100011100000000000000000000000000000
000000000000000001000000000000000000000000000000000000
010000000000001000000000000000000000000000000000000000
010000000000000101000000000000000000000000000000000000

.logic_tile 5 10
000000000001010000000110110000000001000000001000000000
000000000000100000000011100000001101000000000000001000
111000000000000101000000000000011100001100111100000000
000000000000000000000000000000011100110011000000000000
010000000000100101100110000000001000001100110100000000
010000001111010000000000001011000000110011000000000000
000000000000001000000010100011101100000000000000000000
000000000000000101000100000011111111000000100000000000
000000000000000001100000010101101000111011100010000000
000000000000000000000010000000011010111011100000100010
000000000000000000000000011101101011001001000000000000
000000000000000000000010000001111110010110000010000000
000000000000000000000000010000000001001111000100000000
000000000000000000000010100000001101001111000000000000
110000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000

.logic_tile 6 10
000000000000000000000000001111101111101000010100000000
000000000000000000000000001111001101001000010000000000
111000000000000000000000000011100001001001000000000000
000000000000000000000000000111101110001111000000000010
110000000000001000000000001111011111000010000000000000
010000000000001111000000001111001101000000000011000001
000000000000000000000000001111100000110110110000000010
000000000000000000000000000111101010010000100000000000
000000000000000000000000011111011111011100100100000000
000001000000000000000010101011001111111100000000100000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000001000000000000000011111001100000100000000
000000000000000001000000000000001101001100000000000000
110000000000001111100110000011111111010010010100000000
110000000000000001100000000111111110110000000000000000

.logic_tile 7 10
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111100000000000000000000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000

.logic_tile 8 10
000000000000000101000000000000000001000000001000000000
000000000000000000000010100000001110000000000000001000
111000000000000000000010110101011110001100111100000000
000000000000000000000010010000000000110011000000000000
010000000000000001100011110101001000001100110100000000
110000000000000000000010000000100000110011000000000000
000000000000000000000000010001100000000000000000000000
000000000000000000000010000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111100000010110100100000000
000000000000000000000000000000000000010110100000000000
000000000000000000000000000001001010110011000000000000
000000000000000000000000000101011001000000000000000000
000000000000000001100000001000011111100000100010000000
000000000000000000000000001001001011010000010000000000

.logic_tile 9 10
000000000000000000000000000000000000000000100100000000
000000000000000000000010100000001010000000000000000000
111000000000000000000111101000000000000000000100000000
000000000000000000000000001001000000000010000000000000
010000000000000111000000000000001100000100000100000000
010000000000000000000000000000000000000000000000000000
000000000000000000010111000101100000000000000100000000
000000000000000000000100000000100000000001000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 10
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 11
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 11
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000001000000000000101000000010110100000000000
110000000000000011000000000000000000010110100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000100000001
000000000000000000000010001011000000000010000000100010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 11
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000010000000000000000000000000000
010000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001011000000000000100000

.logic_tile 6 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 11
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 11
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001110000000000010000000
111000000000000000000000000011000000010110100100000000
000000000000000000000000000000000000010110100000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 11
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 11
000000000000000000000000001001101100001001010000000000
000000000000000000000010011001011100010100100000000001
111000000000000001100000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000010110100100100000
000000000000000000000000001011000000101001010000000000
000000000000000000000110000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000000001101111010010100000000
000000000000000000000000001011001000110101100000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 11
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 12
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramt_tile 3 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 5 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 6 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 7 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 8 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 9 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramt_tile 10 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 12
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 13
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramb_tile 3 13
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 5 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 6 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 7 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 8 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 9 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramb_tile 10 13
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 13
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 15
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 1 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 17
000000110000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
000100000000000000
000000000000000000
000010000000000000
000110110000000000
000000000000000010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 7 17
010000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ram_data 3 3
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.sym 3 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]_$glb_sr
.sym 4 msg_valid_SB_LUT4_I2_1_O[0]_$glb_ce
.sym 5 uch.echo_en_SB_DFFE_Q_E_SB_LUT4_O_I2[2]_$glb_sr
.sym 7 clk$SB_IO_IN_$glb_clk
.sym 8 uch.prompt_str_SB_DFFE_Q_E_$glb_ce
.sym 54 mem.mem.0.0_RADDR_3[1]
.sym 178 w_addr[3]
.sym 179 w_din[3]
.sym 180 w_addr[0]
.sym 182 mem.mem.0.0_RADDR_3[3]
.sym 183 mem.mem.0.0_RADDR_2[3]
.sym 184 w_din[0]
.sym 291 w_addr[5]
.sym 292 w_addr[4]
.sym 294 w_addr[2]
.sym 295 w_din[2]
.sym 296 w_addr[6]
.sym 298 w_addr[1]
.sym 330 mem.mem.0.0_RADDR_3[3]
.sym 346 w_din[0]
.sym 357 mem.mem.0.0_WCLKE
.sym 405 tx_line_len_SB_DFFESR_Q_E
.sym 406 msg_valid_SB_LUT4_I2_1_O[1]
.sym 407 tx_line_len[0]
.sym 409 w_we_SB_DFFE_Q_D[0]
.sym 410 w_we_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 411 w_we_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 412 w_we_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 481 S[0]
.sym 487 clk$SB_IO_IN
.sym 520 tx_line_len[1]
.sym 521 tx_line_len[2]
.sym 522 tx_line_len[3]
.sym 523 tx_line_len[4]
.sym 524 tx_line_len[5]
.sym 525 tx_line_len[6]
.sym 526 tx_line_len[7]
.sym 546 S_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 551 S_SB_DFFE_Q_D
.sym 552 w_we_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 594 S[0]
.sym 633 msg_len[0]
.sym 634 msg_len[7]
.sym 635 msg_len[1]
.sym 636 msg_len[5]
.sym 637 msg_len[2]
.sym 638 msg_len[6]
.sym 639 msg_len[4]
.sym 640 msg_len[3]
.sym 642 tx_line_len[5]
.sym 658 tx_line_len[6]
.sym 660 tx_line_len[7]
.sym 688 tx_line_len[7]
.sym 746 uch.tx_line_len[5]
.sym 747 uch.tx_line_len[4]
.sym 748 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.sym 749 uch.tx_line_len[1]
.sym 750 uch.tx_line_len[0]
.sym 751 uch.tx_line_len[3]
.sym 752 msg_valid_SB_LUT4_I2_1_O[0]
.sym 753 msg_len_SB_DFFE_Q_E
.sym 781 uch.addr_SB_DFFE_Q_5_D_SB_LUT4_O_I1[0]
.sym 823 uch.addr_SB_DFFE_Q_7_D_SB_LUT4_O_I0[1]
.sym 830 clk$SB_IO_IN
.sym 836 clk$SB_IO_IN
.sym 854 clk$SB_IO_IN
.sym 862 uch.tx_line_len[7]
.sym 863 uch.tx_line_len[6]
.sym 868 uch.tx_line_len_SB_DFFE_Q_E[1]
.sym 944 msg_valid_SB_LUT4_I2_1_O[0]
.sym 972 msg_valid_SB_LUT4_I2_1_O[0]
.sym 975 uch.prompt_str[4]
.sym 978 uch.prompt_head[6]
.sym 979 uch.prompt_head[4]
.sym 981 uch.prompt_str[6]
.sym 1051 uch.tx_line_len_SB_DFFE_Q_E[1]
.sym 1879 uch.prompt_head[1]
.sym 1880 uch.self_tx_data_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_DFFE_Q_D
.sym 1881 uch.prompt_head[0]
.sym 1882 uch.self_tx_data_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 1885 uch.prompt_str[0]
.sym 1886 uch.prompt_str[1]
.sym 1945 mem.mem.0.0_RADDR_2[3]
.sym 1950 w_we_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 1953 S[0]
.sym 2063 mem.mem.0.0_WCLKE_SB_LUT4_I2_O[2]
.sym 2064 mem.mem.0.0_RADDR_2[1]
.sym 2065 mem.mem.0.0_WCLKE_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 2066 mem.mem.0.0_RADDR_2[0]
.sym 2067 mem.mem.0.0_WCLKE_SB_LUT4_I2_O[0]
.sym 2068 mem.mem.0.0_WCLKE_SB_LUT4_I2_O[1]
.sym 2069 mem.mem.0.0_WCLKE_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 2070 mem.mem.0.0_RADDR_3[0]
.sym 2102 uch.self_tx_data_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 2106 mem.mem.0.0_RADDR_3[1]
.sym 2112 uch_addr[3]
.sym 2117 uch_we
.sym 2123 mem.mem.0.0_RADDR_3[2]
.sym 2126 uch_addr[6]
.sym 2129 mem.mem.0.0_RADDR_2[2]
.sym 2140 tx_line_len[0]
.sym 2165 mem.mem.0.0_RADDR_3[3]
.sym 2228 mem.mem.0.0_RADDR_3[3]
.sym 2232 clk$SB_IO_IN_$glb_clk
.sym 2234 mem.mem.0.0_RADDR[0]
.sym 2235 mem.mem.0.0_RADDR_1[1]
.sym 2236 mem.mem.0.0_RDATA[1]
.sym 2237 mem.mem.0.0_WCLKE_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 2238 mem.mem.0.0_WCLKE_SB_LUT4_I2_O[3]
.sym 2239 mem.mem.0.0_RADDR[2]
.sym 2240 mem.mem.0.0_WCLKE
.sym 2241 mem.mem.0.0_RADDR_1[0]
.sym 2265 uch_addr[0]
.sym 2266 uch_addr[7]
.sym 2270 w_we_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 2273 tx_line_len[1]
.sym 2274 tx_line_len_SB_DFFESR_Q_E
.sym 2275 tx_line_len[2]
.sym 2277 tx_line_len[3]
.sym 2279 tx_line_len[4]
.sym 2281 tx_line_len[5]
.sym 2290 S[0]
.sym 2298 w_addr[0]
.sym 2301 uch_addr[0]
.sym 2302 uch_addr[3]
.sym 2306 tx_line_len[3]
.sym 2307 w_we_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 2312 w_addr[3]
.sym 2315 tx_line_len[0]
.sym 2328 tx_line_len[3]
.sym 2335 tx_line_len[3]
.sym 2338 tx_line_len[0]
.sym 2350 S[0]
.sym 2351 w_addr[3]
.sym 2353 uch_addr[3]
.sym 2357 uch_addr[0]
.sym 2358 w_addr[0]
.sym 2359 S[0]
.sym 2364 tx_line_len[0]
.sym 2366 msg_valid_SB_LUT4_I2_1_O[0]_$glb_ce
.sym 2367 clk$SB_IO_IN_$glb_clk
.sym 2368 w_we_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 2369 mem.mem.0.0_RADDR_1[3]
.sym 2371 mem.mem.0.0_RADDR_3[2]
.sym 2372 mem.mem.0.0_WCLKE_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 2373 mem.mem.0.0_RADDR_1[2]
.sym 2374 mem.mem.0.0_RADDR_2[2]
.sym 2375 w_we
.sym 2376 mem.mem.0.0_RADDR[1]
.sym 2387 w_din[3]
.sym 2403 w_din_SB_DFFESR_Q_4_R[2]
.sym 2405 tx_line_len[6]
.sym 2424 tx_line_len[0]
.sym 2434 w_we_SB_DFFE_Q_D[0]
.sym 2435 w_we_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 2438 tx_line_len[4]
.sym 2440 tx_line_len[1]
.sym 2442 tx_line_len[6]
.sym 2448 tx_line_len[5]
.sym 2450 tx_line_len[2]
.sym 2458 tx_line_len[5]
.sym 2462 tx_line_len[4]
.sym 2473 tx_line_len[2]
.sym 2480 w_we_SB_DFFE_Q_D[0]
.sym 2481 tx_line_len[0]
.sym 2482 tx_line_len[2]
.sym 2488 tx_line_len[6]
.sym 2500 tx_line_len[1]
.sym 2501 msg_valid_SB_LUT4_I2_1_O[0]_$glb_ce
.sym 2502 clk$SB_IO_IN_$glb_clk
.sym 2503 w_we_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 2507 w_din_SB_DFFESR_Q_4_R[2]
.sym 2508 w_din[1]
.sym 2510 w_din_SB_DFFESR_Q_R
.sym 2517 mem.mem.0.0_RADDR_2[3]
.sym 2521 w_addr[7]
.sym 2522 mem.mem.0.0_RDATA[2]
.sym 2526 w_din[2]
.sym 2531 uch_addr[4]
.sym 2533 uch_addr[3]
.sym 2535 uch_addr[5]
.sym 2536 tx_line_len_SB_DFFESR_Q_E
.sym 2539 uch_addr[1]
.sym 2540 tx_line_len[0]
.sym 2542 S[0]
.sym 2548 w_we_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 2557 S[0]
.sym 2559 tx_line_len_SB_DFFESR_Q_E
.sym 2561 tx_line_len[4]
.sym 2562 tx_line_len[5]
.sym 2563 S_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 2564 w_we_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 2566 tx_line_len[1]
.sym 2567 tx_line_len[2]
.sym 2568 tx_line_len[3]
.sym 2570 S_SB_DFFE_Q_D
.sym 2571 tx_line_len[6]
.sym 2572 tx_line_len[7]
.sym 2574 msg_valid_SB_LUT4_I2_1_O[1]
.sym 2583 tx_line_len[0]
.sym 2586 w_we_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 2590 S[0]
.sym 2592 S_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 2593 msg_valid_SB_LUT4_I2_1_O[1]
.sym 2596 w_we_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 2599 w_we_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 2603 tx_line_len[0]
.sym 2614 tx_line_len[3]
.sym 2615 tx_line_len[2]
.sym 2616 tx_line_len[1]
.sym 2617 w_we_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 2620 tx_line_len[2]
.sym 2621 tx_line_len[3]
.sym 2622 tx_line_len[0]
.sym 2623 tx_line_len[1]
.sym 2627 w_we_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 2628 w_we_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 2632 tx_line_len[6]
.sym 2633 tx_line_len[4]
.sym 2634 tx_line_len[5]
.sym 2635 tx_line_len[7]
.sym 2636 tx_line_len_SB_DFFESR_Q_E
.sym 2637 clk$SB_IO_IN_$glb_clk
.sym 2638 S_SB_DFFE_Q_D
.sym 2640 uch.addr_SB_DFFE_Q_7_D_SB_LUT4_O_I0[0]
.sym 2641 uch.addr_SB_DFFE_Q_6_D_SB_LUT4_O_I1[1]
.sym 2642 uch.addr_SB_DFFE_Q_5_D_SB_LUT4_O_I1[1]
.sym 2643 uch.addr_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 2644 uch.addr_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 2645 uch.addr_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 2646 uch.addr_SB_DFFE_Q_1_D_SB_LUT4_O_I1[1]
.sym 2652 w_din_SB_DFFESR_Q_R
.sym 2655 msg_valid_SB_LUT4_I2_1_O[1]
.sym 2663 uch_addr[6]
.sym 2665 uch_addr[2]
.sym 2669 uch.tx_line_len[1]
.sym 2674 msg_len[5]
.sym 2677 msg_len_SB_DFFE_Q_E
.sym 2684 msg_valid_SB_LUT4_I2_1_O[1]
.sym 2686 msg_len[7]
.sym 2693 tx_line_len[1]
.sym 2694 tx_line_len[0]
.sym 2696 S_SB_DFFE_Q_D
.sym 2703 tx_line_len_SB_DFFESR_Q_E
.sym 2704 tx_line_len[4]
.sym 2705 tx_line_len[5]
.sym 2710 tx_line_len[2]
.sym 2714 tx_line_len[6]
.sym 2719 tx_line_len[3]
.sym 2723 tx_line_len[7]
.sym 2724 $nextpnr_ICESTORM_LC_12$O
.sym 2727 tx_line_len[0]
.sym 2730 tx_line_len_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 2733 tx_line_len[1]
.sym 2734 tx_line_len[0]
.sym 2736 tx_line_len_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 2739 tx_line_len[2]
.sym 2740 tx_line_len_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 2742 tx_line_len_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 2744 tx_line_len[3]
.sym 2746 tx_line_len_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 2748 tx_line_len_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 2750 tx_line_len[4]
.sym 2752 tx_line_len_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 2754 tx_line_len_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 2756 tx_line_len[5]
.sym 2758 tx_line_len_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 2760 tx_line_len_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 2763 tx_line_len[6]
.sym 2764 tx_line_len_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 2768 tx_line_len[7]
.sym 2770 tx_line_len_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 2771 tx_line_len_SB_DFFESR_Q_E
.sym 2772 clk$SB_IO_IN_$glb_clk
.sym 2773 S_SB_DFFE_Q_D
.sym 2774 uch.addr_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 2775 uch_addr[4]
.sym 2776 uch_addr[3]
.sym 2777 uch_addr[5]
.sym 2778 uch_addr[8]
.sym 2779 uch_addr[1]
.sym 2780 uch_addr[6]
.sym 2781 uch_addr[2]
.sym 2782 tx_line_len[4]
.sym 2789 tx_line_len_SB_DFFESR_Q_E
.sym 2792 S_SB_DFFE_Q_D
.sym 2800 msg_len[6]
.sym 2803 uch_addr[6]
.sym 2805 uch_addr[7]
.sym 2806 S_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 2808 uch.addr_SB_DFFE_Q_1_D_SB_LUT4_O_I1[1]
.sym 2809 uch_addr[0]
.sym 2828 tx_line_len[1]
.sym 2830 tx_line_len[3]
.sym 2831 tx_line_len[4]
.sym 2832 tx_line_len[5]
.sym 2837 tx_line_len[2]
.sym 2839 tx_line_len[0]
.sym 2841 tx_line_len[6]
.sym 2842 tx_line_len[7]
.sym 2854 msg_len_SB_DFFE_Q_E
.sym 2861 tx_line_len[0]
.sym 2869 tx_line_len[7]
.sym 2873 tx_line_len[1]
.sym 2880 tx_line_len[5]
.sym 2887 tx_line_len[2]
.sym 2890 tx_line_len[6]
.sym 2898 tx_line_len[4]
.sym 2904 tx_line_len[3]
.sym 2906 msg_len_SB_DFFE_Q_E
.sym 2907 clk$SB_IO_IN_$glb_clk
.sym 2909 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 2910 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 2911 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 2912 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 2913 uch.tx_line_len[2]
.sym 2914 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 2915 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 2916 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 2922 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 2928 uch.addr_SB_DFFE_Q_2_D_SB_LUT4_O_I1[0]
.sym 2931 uch.addr_SB_DFFE_Q_6_D_SB_LUT4_O_I1[0]
.sym 2932 uch.nl2tx_flag_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 2934 uch.addr_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 2942 uch.addr_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 2962 msg_len[0]
.sym 2964 uch_addr[3]
.sym 2965 S[0]
.sym 2968 msg_len[4]
.sym 2969 msg_len[3]
.sym 2971 uch_addr[4]
.sym 2972 msg_len[1]
.sym 2973 uch.tx_line_len_SB_DFFE_Q_E[1]
.sym 2975 msg_valid_SB_LUT4_I2_1_O[1]
.sym 2976 msg_valid_SB_LUT4_I2_1_O[0]
.sym 2979 uch.tx_line_len[4]
.sym 2980 msg_len[5]
.sym 2983 uch.tx_line_len[3]
.sym 2990 S_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 2995 msg_len[5]
.sym 3002 msg_len[4]
.sym 3007 uch_addr[4]
.sym 3008 uch.tx_line_len[4]
.sym 3009 uch_addr[3]
.sym 3010 uch.tx_line_len[3]
.sym 3013 msg_len[1]
.sym 3021 msg_len[0]
.sym 3027 msg_len[3]
.sym 3032 S_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 3034 S[0]
.sym 3038 msg_valid_SB_LUT4_I2_1_O[1]
.sym 3039 msg_valid_SB_LUT4_I2_1_O[0]
.sym 3041 uch.tx_line_len_SB_DFFE_Q_E[1]
.sym 3042 clk$SB_IO_IN_$glb_clk
.sym 3045 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 3047 uch_addr[7]
.sym 3048 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 3049 uch_addr[0]
.sym 3051 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 3061 S[0]
.sym 3079 uch.addr_SB_DFFE_Q_E
.sym 3099 uch.tx_line_len_SB_DFFE_Q_E[1]
.sym 3107 msg_len[7]
.sym 3108 msg_len[6]
.sym 3143 msg_len[7]
.sym 3151 msg_len[6]
.sym 3176 uch.tx_line_len_SB_DFFE_Q_E[1]
.sym 3177 clk$SB_IO_IN_$glb_clk
.sym 3179 uch.prompt_str[3]
.sym 3180 uch.prompt_head[7]
.sym 3184 uch.prompt_str[7]
.sym 3185 uch.prompt_head[3]
.sym 3192 uch.rx_line_len[0]
.sym 3194 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 3196 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 3200 uch.addr_SB_DFFE_Q_1_D_SB_LUT4_O_I1[3]
.sym 3241 uch.prompt_str[4]
.sym 3245 uch.prompt_head[4]
.sym 3252 uch.prompt_head[6]
.sym 3255 uch.prompt_str[6]
.sym 3274 uch.prompt_head[4]
.sym 3290 uch.prompt_str[6]
.sym 3296 uch.prompt_str[4]
.sym 3308 uch.prompt_head[6]
.sym 3311 uch.prompt_str_SB_DFFE_Q_E_$glb_ce
.sym 3312 clk$SB_IO_IN_$glb_clk
.sym 3328 uch.prompt_head[4]
.sym 3336 uch.prompt_head[6]
.sym 4286 uch.prompt_str[1]
.sym 4288 uch.self_tx_data_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_DFFE_Q_D
.sym 4293 uch.prompt_str[0]
.sym 4297 uch.prompt_head[0]
.sym 4303 uch.prompt_head[1]
.sym 4306 uch.self_tx_data_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 4315 uch.prompt_str[1]
.sym 4321 uch.self_tx_data_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 4327 uch.prompt_str[0]
.sym 4331 uch.self_tx_data_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_DFFE_Q_D
.sym 4348 uch.prompt_head[0]
.sym 4354 uch.prompt_head[1]
.sym 4358 uch.prompt_str_SB_DFFE_Q_E_$glb_ce
.sym 4359 clk$SB_IO_IN_$glb_clk
.sym 4398 uch.prompt_head[1]
.sym 4403 uch.prompt_head[0]
.sym 4425 $PACKER_VCC_NET
.sym 4426 S[0]
.sym 4446 mem.mem.0.0_WCLKE_SB_LUT4_I2_O[3]
.sym 4447 mem.mem.0.0_WCLKE_SB_LUT4_I2_O[1]
.sym 4448 mem.mem.0.0_WCLKE
.sym 4449 mem.mem.0.0_RADDR_3[1]
.sym 4454 mem.mem.0.0_WCLKE_SB_LUT4_I2_O[0]
.sym 4458 mem.mem.0.0_WCLKE_SB_LUT4_I2_O[2]
.sym 4459 mem.mem.0.0_RADDR_2[1]
.sym 4462 mem.mem.0.0_RADDR_3[2]
.sym 4464 mem.mem.0.0_RADDR_2[3]
.sym 4465 mem.mem.0.0_RADDR_3[0]
.sym 4468 mem.mem.0.0_RADDR_2[2]
.sym 4469 mem.mem.0.0_RADDR_2[0]
.sym 4471 mem.mem.0.0_RADDR_3[3]
.sym 4475 mem.mem.0.0_RADDR_3[2]
.sym 4476 mem.mem.0.0_RADDR_3[1]
.sym 4477 mem.mem.0.0_RADDR_3[3]
.sym 4478 mem.mem.0.0_RADDR_3[0]
.sym 4484 mem.mem.0.0_RADDR_2[3]
.sym 4487 mem.mem.0.0_WCLKE_SB_LUT4_I2_O[3]
.sym 4488 mem.mem.0.0_WCLKE_SB_LUT4_I2_O[0]
.sym 4489 mem.mem.0.0_WCLKE_SB_LUT4_I2_O[2]
.sym 4490 mem.mem.0.0_WCLKE_SB_LUT4_I2_O[1]
.sym 4493 mem.mem.0.0_RADDR_2[2]
.sym 4499 mem.mem.0.0_WCLKE
.sym 4501 mem.mem.0.0_RADDR_3[3]
.sym 4502 mem.mem.0.0_RADDR_3[1]
.sym 4505 mem.mem.0.0_RADDR_2[2]
.sym 4506 mem.mem.0.0_RADDR_2[3]
.sym 4507 mem.mem.0.0_RADDR_2[1]
.sym 4508 mem.mem.0.0_RADDR_2[0]
.sym 4511 mem.mem.0.0_RADDR_2[3]
.sym 4512 mem.mem.0.0_RADDR_2[1]
.sym 4513 mem.mem.0.0_RADDR_2[0]
.sym 4514 mem.mem.0.0_RADDR_2[2]
.sym 4518 mem.mem.0.0_RADDR_3[2]
.sym 4522 clk$SB_IO_IN_$glb_clk
.sym 4524 mem.mem.0.0_RDATA_7[0]
.sym 4526 mem.mem.0.0_RDATA_6[2]
.sym 4528 mem.mem.0.0_RDATA_5[2]
.sym 4530 mem.mem.0.0_RDATA_4[2]
.sym 4543 uch.self_tx_data_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 4568 mem.mem.0.0_WCLKE_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 4569 mem.mem.0.0_RADDR_1[2]
.sym 4571 w_we
.sym 4573 mem.mem.0.0_RADDR_1[3]
.sym 4575 mem.mem.0.0_WCLKE_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 4576 mem.mem.0.0_WCLKE_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 4577 uch_we
.sym 4578 mem.mem.0.0_RADDR[2]
.sym 4579 mem.mem.0.0_WCLKE_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 4580 mem.mem.0.0_RADDR[1]
.sym 4588 mem.mem.0.0_RADDR_1[0]
.sym 4589 mem.mem.0.0_RADDR[0]
.sym 4590 mem.mem.0.0_RADDR_1[1]
.sym 4591 S[0]
.sym 4592 mem.mem.0.0_WCLKE_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 4600 mem.mem.0.0_RADDR[1]
.sym 4606 mem.mem.0.0_RADDR_1[3]
.sym 4610 mem.mem.0.0_WCLKE_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 4611 mem.mem.0.0_WCLKE_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 4612 mem.mem.0.0_WCLKE_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 4613 mem.mem.0.0_WCLKE_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 4618 mem.mem.0.0_WCLKE_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 4622 mem.mem.0.0_RADDR[1]
.sym 4623 mem.mem.0.0_RADDR[0]
.sym 4624 mem.mem.0.0_RADDR[2]
.sym 4628 mem.mem.0.0_RADDR_1[0]
.sym 4629 mem.mem.0.0_RADDR_1[1]
.sym 4630 mem.mem.0.0_RADDR_1[3]
.sym 4631 mem.mem.0.0_RADDR_1[2]
.sym 4635 S[0]
.sym 4636 w_we
.sym 4637 uch_we
.sym 4641 mem.mem.0.0_RADDR_1[2]
.sym 4645 clk$SB_IO_IN_$glb_clk
.sym 4647 mem.mem.0.0_RDATA_3[2]
.sym 4649 mem.mem.0.0_RDATA_2[2]
.sym 4651 mem.mem.0.0_RDATA_1[2]
.sym 4653 mem.mem.0.0_RDATA[2]
.sym 4660 mem.mem.0.0_WDATA_3
.sym 4665 mem.mem.0.0_RDATA[1]
.sym 4669 mem.mem.0.0_RADDR_3[1]
.sym 4688 w_addr[5]
.sym 4689 w_addr[4]
.sym 4691 w_addr[2]
.sym 4692 uch_addr[7]
.sym 4693 w_addr[6]
.sym 4696 uch_addr[2]
.sym 4697 uch_addr[6]
.sym 4702 w_addr[7]
.sym 4703 w_addr[1]
.sym 4707 uch_addr[5]
.sym 4710 S[0]
.sym 4711 uch_addr[1]
.sym 4713 msg_valid_SB_LUT4_I2_1_O[1]
.sym 4719 uch_addr[4]
.sym 4721 S[0]
.sym 4722 uch_addr[1]
.sym 4723 w_addr[1]
.sym 4733 S[0]
.sym 4734 uch_addr[5]
.sym 4735 w_addr[5]
.sym 4739 w_addr[2]
.sym 4741 uch_addr[2]
.sym 4742 S[0]
.sym 4745 uch_addr[4]
.sym 4746 w_addr[4]
.sym 4747 S[0]
.sym 4752 uch_addr[7]
.sym 4753 w_addr[7]
.sym 4754 S[0]
.sym 4757 msg_valid_SB_LUT4_I2_1_O[1]
.sym 4764 uch_addr[6]
.sym 4765 w_addr[6]
.sym 4766 S[0]
.sym 4767 msg_valid_SB_LUT4_I2_1_O[0]_$glb_ce
.sym 4768 clk$SB_IO_IN_$glb_clk
.sym 4783 uch_we
.sym 4787 mem.mem.0.0_WDATA_6
.sym 4791 mem.mem.0.0_WDATA_2
.sym 4792 uch_addr[2]
.sym 4794 w_din[1]
.sym 4797 mem.mem.0.0_RADDR_3[3]
.sym 4813 tx_line_len[0]
.sym 4814 w_din_SB_DFFESR_Q_4_R[2]
.sym 4815 w_din_SB_DFFESR_Q_R
.sym 4820 msg_valid_SB_LUT4_I2_1_O[1]
.sym 4823 w_we_SB_DFFE_Q_D[0]
.sym 4828 tx_line_len[1]
.sym 4862 w_we_SB_DFFE_Q_D[0]
.sym 4865 msg_valid_SB_LUT4_I2_1_O[1]
.sym 4868 tx_line_len[0]
.sym 4869 w_we_SB_DFFE_Q_D[0]
.sym 4871 tx_line_len[1]
.sym 4880 msg_valid_SB_LUT4_I2_1_O[1]
.sym 4881 w_din_SB_DFFESR_Q_4_R[2]
.sym 4882 tx_line_len[0]
.sym 4890 msg_valid_SB_LUT4_I2_1_O[0]_$glb_ce
.sym 4891 clk$SB_IO_IN_$glb_clk
.sym 4892 w_din_SB_DFFESR_Q_R
.sym 4910 S_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 4911 uch.ueu.tx_start_SB_LUT4_I0_O[3]
.sym 4919 uch.addr_SB_DFFE_Q_1_D_SB_LUT4_O_I1[3]
.sym 4927 S[0]
.sym 4928 uch.tx_line_len_SB_DFFE_Q_E[1]
.sym 4935 uch_addr[4]
.sym 4940 uch_addr[6]
.sym 4944 uch_addr[3]
.sym 4945 uch_addr[5]
.sym 4947 uch_addr[1]
.sym 4949 uch_addr[2]
.sym 4957 uch_addr[0]
.sym 4961 uch_addr[7]
.sym 4965 uch_addr[0]
.sym 4966 $nextpnr_ICESTORM_LC_0$O
.sym 4968 uch_addr[0]
.sym 4972 uch.addr_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 4974 uch_addr[1]
.sym 4976 uch_addr[0]
.sym 4978 uch.addr_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 4981 uch_addr[2]
.sym 4982 uch.addr_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 4984 uch.addr_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 4987 uch_addr[3]
.sym 4988 uch.addr_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 4990 uch.addr_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 4992 uch_addr[4]
.sym 4994 uch.addr_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 4996 uch.addr_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 4998 uch_addr[5]
.sym 5000 uch.addr_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 5002 uch.addr_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 5005 uch_addr[6]
.sym 5006 uch.addr_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 5008 uch.addr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 5010 uch_addr[7]
.sym 5012 uch.addr_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 5028 uch.addr_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 5032 uch.addr_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 5035 w_din_SB_DFFESR_Q_4_R[2]
.sym 5052 uch.addr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 5057 uch.addr_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 5059 uch.addr_SB_DFFE_Q_E
.sym 5061 uch.addr_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 5062 uch.addr_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 5063 uch.addr_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 5065 uch.addr_SB_DFFE_Q_2_D_SB_LUT4_O_I1[0]
.sym 5066 uch.addr_SB_DFFE_Q_7_D_SB_LUT4_O_I0[0]
.sym 5067 uch.addr_SB_DFFE_Q_6_D_SB_LUT4_O_I1[1]
.sym 5068 uch.addr_SB_DFFE_Q_5_D_SB_LUT4_O_I1[1]
.sym 5069 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 5070 uch.addr_SB_DFFE_Q_6_D_SB_LUT4_O_I1[0]
.sym 5076 uch.addr_SB_DFFE_Q_5_D_SB_LUT4_O_I1[0]
.sym 5077 uch_addr[8]
.sym 5078 uch.addr_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 5079 uch.addr_SB_DFFE_Q_1_D_SB_LUT4_O_I1[3]
.sym 5080 uch.addr_SB_DFFE_Q_7_D_SB_LUT4_O_I0[1]
.sym 5081 uch.addr_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 5086 uch.addr_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 5090 uch_addr[8]
.sym 5093 uch.addr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 5096 uch.addr_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 5097 uch.addr_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 5098 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 5099 uch.addr_SB_DFFE_Q_1_D_SB_LUT4_O_I1[3]
.sym 5102 uch.addr_SB_DFFE_Q_5_D_SB_LUT4_O_I1[1]
.sym 5103 uch.addr_SB_DFFE_Q_5_D_SB_LUT4_O_I1[0]
.sym 5104 uch.addr_SB_DFFE_Q_1_D_SB_LUT4_O_I1[3]
.sym 5105 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 5108 uch.addr_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 5109 uch.addr_SB_DFFE_Q_1_D_SB_LUT4_O_I1[3]
.sym 5110 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 5111 uch.addr_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 5114 uch.addr_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 5115 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 5116 uch.addr_SB_DFFE_Q_1_D_SB_LUT4_O_I1[3]
.sym 5117 uch.addr_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 5120 uch.addr_SB_DFFE_Q_7_D_SB_LUT4_O_I0[1]
.sym 5121 uch.addr_SB_DFFE_Q_7_D_SB_LUT4_O_I0[0]
.sym 5122 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 5123 uch.addr_SB_DFFE_Q_1_D_SB_LUT4_O_I1[3]
.sym 5126 uch.addr_SB_DFFE_Q_1_D_SB_LUT4_O_I1[3]
.sym 5127 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 5128 uch.addr_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 5129 uch.addr_SB_DFFE_Q_2_D_SB_LUT4_O_I1[0]
.sym 5132 uch.addr_SB_DFFE_Q_6_D_SB_LUT4_O_I1[1]
.sym 5133 uch.addr_SB_DFFE_Q_6_D_SB_LUT4_O_I1[0]
.sym 5134 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 5135 uch.addr_SB_DFFE_Q_1_D_SB_LUT4_O_I1[3]
.sym 5136 uch.addr_SB_DFFE_Q_E
.sym 5137 clk$SB_IO_IN_$glb_clk
.sym 5153 uch.addr_SB_DFFE_Q_E
.sym 5155 uch.ueu.tx_start_SB_LUT4_I0_O[3]
.sym 5161 uch.addr_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 5165 uch.addr_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 5170 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 5180 uch.tx_line_len[5]
.sym 5182 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 5183 uch_addr[5]
.sym 5184 uch_addr[8]
.sym 5185 uch_addr[1]
.sym 5187 uch_addr[2]
.sym 5191 uch_addr[7]
.sym 5192 uch.tx_line_len[0]
.sym 5193 uch_addr[0]
.sym 5194 uch_addr[6]
.sym 5195 uch.tx_line_len[1]
.sym 5198 uch.tx_line_len_SB_DFFE_Q_E[1]
.sym 5199 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 5200 uch.tx_line_len[2]
.sym 5204 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 5206 uch.tx_line_len[7]
.sym 5207 uch.tx_line_len[6]
.sym 5208 msg_len[2]
.sym 5211 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 5213 uch.tx_line_len[1]
.sym 5214 uch_addr[5]
.sym 5215 uch.tx_line_len[5]
.sym 5216 uch_addr[1]
.sym 5219 uch.tx_line_len[0]
.sym 5220 uch_addr[0]
.sym 5221 uch_addr[2]
.sym 5222 uch.tx_line_len[2]
.sym 5225 uch_addr[0]
.sym 5226 uch.tx_line_len[0]
.sym 5227 uch_addr[8]
.sym 5228 uch.tx_line_len[7]
.sym 5231 uch_addr[6]
.sym 5232 uch.tx_line_len[2]
.sym 5233 uch_addr[2]
.sym 5234 uch.tx_line_len[6]
.sym 5240 msg_len[2]
.sym 5243 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 5244 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 5245 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 5246 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 5249 uch_addr[7]
.sym 5250 uch_addr[5]
.sym 5251 uch.tx_line_len[5]
.sym 5252 uch.tx_line_len[7]
.sym 5255 uch_addr[1]
.sym 5256 uch_addr[8]
.sym 5257 uch.tx_line_len[7]
.sym 5258 uch.tx_line_len[1]
.sym 5259 uch.tx_line_len_SB_DFFE_Q_E[1]
.sym 5260 clk$SB_IO_IN_$glb_clk
.sym 5287 uch.prompt_head[3]
.sym 5293 uch.prompt_head[7]
.sym 5304 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 5305 uch.tx_line_len[7]
.sym 5306 uch.addr_SB_DFFE_Q_1_D_SB_LUT4_O_I1[1]
.sym 5307 uch.rx_line_len[0]
.sym 5308 uch_addr[0]
.sym 5309 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 5312 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 5313 uch.addr_SB_DFFE_Q_1_D_SB_LUT4_O_I1[3]
.sym 5314 uch.tx_line_len[6]
.sym 5315 uch_addr[6]
.sym 5316 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 5317 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 5321 uch.addr_SB_DFFE_Q_E
.sym 5322 uch_addr[7]
.sym 5323 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 5325 uch.addr_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 5329 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.sym 5330 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 5342 uch_addr[7]
.sym 5343 uch.tx_line_len[6]
.sym 5344 uch_addr[6]
.sym 5345 uch.tx_line_len[7]
.sym 5354 uch.addr_SB_DFFE_Q_1_D_SB_LUT4_O_I1[3]
.sym 5355 uch.addr_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 5356 uch.addr_SB_DFFE_Q_1_D_SB_LUT4_O_I1[1]
.sym 5357 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 5360 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 5361 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.sym 5362 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 5366 uch.addr_SB_DFFE_Q_1_D_SB_LUT4_O_I1[3]
.sym 5367 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 5368 uch_addr[0]
.sym 5369 uch.rx_line_len[0]
.sym 5378 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 5379 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 5380 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 5381 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 5382 uch.addr_SB_DFFE_Q_E
.sym 5383 clk$SB_IO_IN_$glb_clk
.sym 5397 uch.echo_en_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 5439 uch.prompt_str[7]
.sym 5440 uch.prompt_head[3]
.sym 5442 uch.prompt_str[3]
.sym 5443 uch.prompt_head[7]
.sym 5460 uch.prompt_head[3]
.sym 5468 uch.prompt_str[7]
.sym 5489 uch.prompt_head[7]
.sym 5497 uch.prompt_str[3]
.sym 5505 uch.prompt_str_SB_DFFE_Q_E_$glb_ce
.sym 5506 clk$SB_IO_IN_$glb_clk
.sym 6347 uch.rst_cnt[1]
.sym 6348 uch.rst_cnt[2]
.sym 6349 uch.rst_cnt[3]
.sym 6350 uch.rst_cnt[4]
.sym 6351 uch.rst_cnt[5]
.sym 6352 uch.rst_cnt[6]
.sym 6353 uch.rst_cnt[7]
.sym 6422 uch.rst_cnt[8]
.sym 6423 uch.rst_cnt[9]
.sym 6424 uch.rst_cnt[10]
.sym 6425 uch.rst_cnt[11]
.sym 6426 uch.rst_cnt[12]
.sym 6427 uch.rst_cnt[13]
.sym 6428 uch.rst_cnt[14]
.sym 6429 uch.rst_cnt[15]
.sym 6503 w_din[0]
.sym 6504 mem.mem.0.0_WCLKE
.sym 6507 mem.mem.0.0_RDATA_4[2]
.sym 6512 mem.mem.0.0_RDATA_7[0]
.sym 6514 S[0]
.sym 6516 mem.mem.0.0_RDATA_6[2]
.sym 6517 mem.mem.0.0_WDATA_4
.sym 6560 mem.mem.0.0_WDATA_5
.sym 6562 mem.mem.0.0_RDATA_8[0]
.sym 6563 mem.mem.0.0_WDATA_4
.sym 6565 mem.mem.0.0_WDATA_7
.sym 6606 uch.prompt_head[0]
.sym 6608 uch.prompt_head[1]
.sym 6614 w_we_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 6631 mem.mem.0.0_WDATA_1
.sym 6633 mem.mem.0.0_WCLKE_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 6634 $PACKER_VCC_NET
.sym 6637 mem.mem.0.0_RADDR_1[0]
.sym 6638 mem.mem.0.0_RADDR[0]
.sym 6639 mem.mem.0.0_RADDR_1[1]
.sym 6642 mem.mem.0.0_WDATA_3
.sym 6643 mem.mem.0.0_RADDR_3[1]
.sym 6648 mem.mem.0.0_WCLKE
.sym 6651 mem.mem.0.0_WDATA_7
.sym 6654 mem.mem.0.0_WDATA_5
.sym 6655 mem.mem.0.0_RADDR_2[1]
.sym 6657 mem.mem.0.0_RADDR_2[0]
.sym 6661 mem.mem.0.0_RADDR_3[0]
.sym 6665 w_addr[7]
.sym 6678 mem.mem.0.0_RADDR_1[1]
.sym 6679 mem.mem.0.0_WCLKE_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 6681 mem.mem.0.0_RADDR_3[1]
.sym 6682 mem.mem.0.0_RADDR_1[0]
.sym 6683 mem.mem.0.0_RADDR_3[0]
.sym 6684 mem.mem.0.0_RADDR[0]
.sym 6685 mem.mem.0.0_RADDR_2[0]
.sym 6687 mem.mem.0.0_RADDR_2[1]
.sym 6689 clk$SB_IO_IN_$glb_clk
.sym 6690 mem.mem.0.0_WCLKE
.sym 6691 mem.mem.0.0_WDATA_7
.sym 6693 mem.mem.0.0_WDATA_3
.sym 6695 mem.mem.0.0_WDATA_5
.sym 6697 mem.mem.0.0_WDATA_1
.sym 6699 $PACKER_VCC_NET
.sym 6701 mem.mem.0.0_WDATA_1
.sym 6710 $PACKER_VCC_NET
.sym 6711 uch_din[3]
.sym 6712 w_din[1]
.sym 6714 mem.mem.0.0_RDATA_5[2]
.sym 6718 tx_line_len[7]
.sym 6732 mem.mem.0.0_RADDR_1[3]
.sym 6734 mem.mem.0.0_RADDR_3[2]
.sym 6735 mem.mem.0.0_WCLKE_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 6736 $PACKER_VCC_NET
.sym 6737 mem.mem.0.0_WDATA
.sym 6739 mem.mem.0.0_RADDR[1]
.sym 6742 mem.mem.0.0_WDATA_2
.sym 6743 $PACKER_VCC_NET
.sym 6744 mem.mem.0.0_RADDR_1[2]
.sym 6745 mem.mem.0.0_RADDR_2[2]
.sym 6746 mem.mem.0.0_WDATA_6
.sym 6751 mem.mem.0.0_WDATA_4
.sym 6757 mem.mem.0.0_RADDR_2[3]
.sym 6763 mem.mem.0.0_RADDR_3[3]
.sym 6766 uch.utx.tx_shift[0]
.sym 6770 uch.utx.tx_shift[1]
.sym 6780 mem.mem.0.0_RADDR_1[3]
.sym 6781 mem.mem.0.0_WCLKE_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 6783 mem.mem.0.0_RADDR_3[3]
.sym 6784 mem.mem.0.0_RADDR_1[2]
.sym 6785 mem.mem.0.0_RADDR_3[2]
.sym 6786 mem.mem.0.0_RADDR[1]
.sym 6787 mem.mem.0.0_RADDR_2[2]
.sym 6789 mem.mem.0.0_RADDR_2[3]
.sym 6791 clk$SB_IO_IN_$glb_clk
.sym 6792 $PACKER_VCC_NET
.sym 6793 $PACKER_VCC_NET
.sym 6794 mem.mem.0.0_WDATA_2
.sym 6796 mem.mem.0.0_WDATA_4
.sym 6798 mem.mem.0.0_WDATA
.sym 6800 mem.mem.0.0_WDATA_6
.sym 6806 mem.mem.0.0_RDATA_3[2]
.sym 6809 $PACKER_VCC_NET
.sym 6811 $PACKER_VCC_NET
.sym 6812 mem.mem.0.0_RDATA_2[2]
.sym 6813 mem.mem.0.0_WDATA
.sym 6816 mem.mem.0.0_RDATA_1[2]
.sym 6823 uch_din[0]
.sym 6824 uch.addr_SB_DFFE_Q_7_D_SB_LUT4_O_I0[1]
.sym 6826 uch.echo_rx_ready
.sym 6828 uch.addr_SB_DFFE_Q_5_D_SB_LUT4_O_I1[0]
.sym 6867 uch.addr_SB_DFFE_Q_7_D_SB_LUT4_O_I0[1]
.sym 6868 uch.addr_SB_DFFE_Q_6_D_SB_LUT4_O_I1[0]
.sym 6869 uch.addr_SB_DFFE_Q_5_D_SB_LUT4_O_I1[0]
.sym 6870 uch.addr_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 6871 uch.addr_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 6872 uch.addr_SB_DFFE_Q_2_D_SB_LUT4_O_I1[0]
.sym 6873 uch.addr_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 6912 uch.utx.tx_shift[2]
.sym 6927 S[0]
.sym 6968 uch.addr_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 6969 uch.addr_SB_DFFE_Q_E
.sym 6972 uch.rx_line_len[0]
.sym 6974 uch.nl2tx_flag_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 6975 S_SB_DFFE_Q_D
.sym 7015 uch.addr_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 7026 uch.tx_line_len_SB_DFFE_Q_E[1]
.sym 7029 S_SB_DFFE_Q_D
.sym 7032 S[0]
.sym 7033 uch.S_SB_DFFESR_Q_E
.sym 7070 uch.tx_line_len_SB_DFFE_Q_E[1]
.sym 7071 uch.nl2tx_flag_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 7072 uch.self_tx_start_SB_LUT4_I2_O[1]
.sym 7073 S[0]
.sym 7074 uch.self_tx_start_SB_LUT4_I2_O[0]
.sym 7075 S_SB_DFFE_Q_E
.sym 7077 uch.addr_SB_DFFE_Q_1_D_SB_LUT4_O_I1[3]
.sym 7119 uch.prompt_head[3]
.sym 7120 uch.prompt_head[7]
.sym 7127 uch.S[1]
.sym 7131 uch.S[2]
.sym 7132 uch.nl2tx_flag_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 7133 uch.S[0]
.sym 7173 uch.nl2tx_flag_SB_DFFE_Q_E
.sym 7174 uch.tx_flag_SB_DFFE_Q_E
.sym 7176 uch.echo_en_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 7177 uch.S_SB_DFFESR_Q_E
.sym 7178 uch.tx_flag_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 7179 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 7217 S[0]
.sym 7219 uch.addr_SB_DFFE_Q_1_D_SB_LUT4_O_I1[3]
.sym 7221 uch.tx_line_len_SB_DFFE_Q_E[1]
.sym 7227 uch.echo_en_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 7235 uch.nl2tx_flag_SB_LUT4_I2_O[1]
.sym 7274 uch.S_SB_DFFESR_Q_D[0]
.sym 7275 uch.S[1]
.sym 7276 uch.S_SB_DFFESR_Q_R
.sym 7277 uch.S[2]
.sym 7278 uch.S[0]
.sym 7316 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 7378 uch.self_tx_start_SB_DFFE_Q_D
.sym 7380 uch.nl2tx_flag_SB_LUT4_I2_O[1]
.sym 7418 uch.S_SB_DFFESR_Q_D[1]
.sym 7419 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 7428 uch.utx.tx_state_SB_DFFESR_Q_R
.sym 7432 uch.nl2tx_flag_SB_LUT4_I2_O[2]
.sym 7437 uch.S_SB_DFFESR_Q_E
.sym 8120 uch.rst_cnt[0]
.sym 8135 uch.rst_cnt[15]
.sym 8161 uch.rst_cnt[1]
.sym 8163 uch.rst_cnt[3]
.sym 8165 uch.rst_cnt[5]
.sym 8166 uch.rst_cnt[6]
.sym 8170 uch.rst_cnt[2]
.sym 8172 uch.rst_cnt[4]
.sym 8178 uch.rst_cnt[0]
.sym 8183 uch.rst_cnt[7]
.sym 8186 uch.rst_cnt[0]
.sym 8192 $nextpnr_ICESTORM_LC_3$O
.sym 8194 uch.rst_cnt[0]
.sym 8198 uch.rst_cnt_SB_DFF_Q_13_D_SB_LUT4_O_I3
.sym 8201 uch.rst_cnt[1]
.sym 8202 uch.rst_cnt[0]
.sym 8204 uch.rst_cnt_SB_DFF_Q_12_D_SB_LUT4_O_I3
.sym 8206 uch.rst_cnt[2]
.sym 8208 uch.rst_cnt_SB_DFF_Q_13_D_SB_LUT4_O_I3
.sym 8210 uch.rst_cnt_SB_DFF_Q_11_D_SB_LUT4_O_I3
.sym 8213 uch.rst_cnt[3]
.sym 8214 uch.rst_cnt_SB_DFF_Q_12_D_SB_LUT4_O_I3
.sym 8216 uch.rst_cnt_SB_DFF_Q_10_D_SB_LUT4_O_I3
.sym 8218 uch.rst_cnt[4]
.sym 8220 uch.rst_cnt_SB_DFF_Q_11_D_SB_LUT4_O_I3
.sym 8222 uch.rst_cnt_SB_DFF_Q_9_D_SB_LUT4_O_I3
.sym 8225 uch.rst_cnt[5]
.sym 8226 uch.rst_cnt_SB_DFF_Q_10_D_SB_LUT4_O_I3
.sym 8228 uch.rst_cnt_SB_DFF_Q_8_D_SB_LUT4_O_I3
.sym 8231 uch.rst_cnt[6]
.sym 8232 uch.rst_cnt_SB_DFF_Q_9_D_SB_LUT4_O_I3
.sym 8234 uch.rst_cnt_SB_DFF_Q_7_D_SB_LUT4_O_I3
.sym 8237 uch.rst_cnt[7]
.sym 8238 uch.rst_cnt_SB_DFF_Q_8_D_SB_LUT4_O_I3
.sym 8240 clk$SB_IO_IN_$glb_clk
.sym 8248 uch.self_tx_data[2]
.sym 8249 uch.self_tx_data[1]
.sym 8252 uch.self_tx_data[0]
.sym 8253 uch.self_tx_data[5]
.sym 8302 S[0]
.sym 8303 w_din[2]
.sym 8306 uch.self_tx_data[0]
.sym 8310 mem.mem.0.0_RDATA_8[0]
.sym 8312 uch.self_tx_start_SB_LUT4_I2_O[1]
.sym 8318 uch.rst_cnt_SB_DFF_Q_7_D_SB_LUT4_O_I3
.sym 8324 uch.rst_cnt[9]
.sym 8325 uch.rst_cnt[10]
.sym 8328 uch.rst_cnt[13]
.sym 8334 uch.rst_cnt[11]
.sym 8337 uch.rst_cnt[14]
.sym 8339 uch.rst_cnt[8]
.sym 8343 uch.rst_cnt[12]
.sym 8346 uch.rst_cnt[15]
.sym 8355 uch.rst_cnt_SB_DFF_Q_6_D_SB_LUT4_O_I3
.sym 8358 uch.rst_cnt[8]
.sym 8359 uch.rst_cnt_SB_DFF_Q_7_D_SB_LUT4_O_I3
.sym 8361 uch.rst_cnt_SB_DFF_Q_5_D_SB_LUT4_O_I3
.sym 8364 uch.rst_cnt[9]
.sym 8365 uch.rst_cnt_SB_DFF_Q_6_D_SB_LUT4_O_I3
.sym 8367 uch.rst_cnt_SB_DFF_Q_4_D_SB_LUT4_O_I3
.sym 8370 uch.rst_cnt[10]
.sym 8371 uch.rst_cnt_SB_DFF_Q_5_D_SB_LUT4_O_I3
.sym 8373 uch.rst_cnt_SB_DFF_Q_3_D_SB_LUT4_O_I3
.sym 8375 uch.rst_cnt[11]
.sym 8377 uch.rst_cnt_SB_DFF_Q_4_D_SB_LUT4_O_I3
.sym 8379 uch.rst_cnt_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 8382 uch.rst_cnt[12]
.sym 8383 uch.rst_cnt_SB_DFF_Q_3_D_SB_LUT4_O_I3
.sym 8385 uch.rst_cnt_SB_DFF_Q_1_D_SB_LUT4_O_I3
.sym 8388 uch.rst_cnt[13]
.sym 8389 uch.rst_cnt_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 8391 uch.rst_cnt_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 8393 uch.rst_cnt[14]
.sym 8395 uch.rst_cnt_SB_DFF_Q_1_D_SB_LUT4_O_I3
.sym 8400 uch.rst_cnt[15]
.sym 8401 uch.rst_cnt_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 8403 clk$SB_IO_IN_$glb_clk
.sym 8405 mem.mem.0.0_RDATA_5[0]
.sym 8408 mem.mem.0.0_WDATA_6
.sym 8411 mem.mem.0.0_RDATA_3[0]
.sym 8412 mem.mem.0.0_RDATA_1[0]
.sym 8421 uch.prompt_str_SB_DFFE_Q_10_D
.sym 8429 uch.self_tx_data[2]
.sym 8431 uch.self_tx_data[1]
.sym 8438 uch.we_SB_DFFESR_Q_R[1]
.sym 8439 uch.self_tx_data[5]
.sym 8440 uch.echo_en_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 8454 uch_din[3]
.sym 8455 w_din[0]
.sym 8457 S[0]
.sym 8458 uch_din[0]
.sym 8459 mem.mem.0.0_WDATA_7
.sym 8469 w_din[2]
.sym 8471 w_din[3]
.sym 8477 uch_din[2]
.sym 8479 S[0]
.sym 8481 uch_din[2]
.sym 8482 w_din[2]
.sym 8491 mem.mem.0.0_WDATA_7
.sym 8498 S[0]
.sym 8499 uch_din[3]
.sym 8500 w_din[3]
.sym 8509 uch_din[0]
.sym 8510 S[0]
.sym 8512 w_din[0]
.sym 8526 clk$SB_IO_IN_$glb_clk
.sym 8528 uch.utx.tx_shift_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 8530 uch_we
.sym 8531 uch.utx.tx_shift_SB_DFFE_Q_4_D_SB_LUT4_O_I1[2]
.sym 8532 uch.utx.tx_shift_SB_DFFE_Q_6_D_SB_LUT4_O_I1[2]
.sym 8534 uch.utx.tx_shift_SB_DFFE_Q_5_D_SB_LUT4_O_I1[2]
.sym 8535 uch_din[2]
.sym 8546 uch_din[0]
.sym 8551 uch.echo_rx_ready
.sym 8559 uch.utx.bit_tick_SB_LUT4_I1_1_O
.sym 8561 uch.utx.tx_shift[0]
.sym 8573 w_we_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 8596 tx_line_len[7]
.sym 8623 tx_line_len[7]
.sym 8648 msg_valid_SB_LUT4_I2_1_O[0]_$glb_ce
.sym 8649 clk$SB_IO_IN_$glb_clk
.sym 8650 w_we_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 8651 uch.ueu.tx_start_SB_LUT4_I0_O[2]
.sym 8654 S_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 8657 uch.utx.tx_shift_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 8658 uch.utx.tx_shift_SB_DFFE_Q_2_D_SB_LUT4_O_I1[2]
.sym 8663 mem.mem.0.0_RDATA_4[2]
.sym 8667 mem.mem.0.0_RDATA_6[2]
.sym 8669 mem.mem.0.0_RDATA_7[0]
.sym 8676 uch.addr_SB_DFFE_Q_2_D_SB_LUT4_O_I1[0]
.sym 8677 uch.nl2tx_flag_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 8682 uch.self_tx_data[4]
.sym 8684 uch.addr_SB_DFFE_Q_6_D_SB_LUT4_O_I1[0]
.sym 8686 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 8696 uch.utx.tx_shift_SB_DFFE_Q_6_D_SB_LUT4_O_I1[2]
.sym 8706 uch.utx.tx_shift_SB_DFFE_Q_5_D_SB_LUT4_O_I1[2]
.sym 8707 uch.utx.tx_shift[2]
.sym 8712 uch.ueu.tx_start_SB_LUT4_I0_O[3]
.sym 8716 uch.utx.tx_shift_SB_DFFE_Q_5_D_SB_LUT4_O_I1[1]
.sym 8718 uch.utx.tx_shift_SB_DFFE_Q_6_D_SB_LUT4_O_I1[1]
.sym 8719 uch.utx.bit_tick_SB_LUT4_I1_1_O
.sym 8722 uch.utx.tx_shift[1]
.sym 8737 uch.ueu.tx_start_SB_LUT4_I0_O[3]
.sym 8738 uch.utx.tx_shift[1]
.sym 8739 uch.utx.tx_shift_SB_DFFE_Q_6_D_SB_LUT4_O_I1[2]
.sym 8740 uch.utx.tx_shift_SB_DFFE_Q_6_D_SB_LUT4_O_I1[1]
.sym 8761 uch.ueu.tx_start_SB_LUT4_I0_O[3]
.sym 8762 uch.utx.tx_shift_SB_DFFE_Q_5_D_SB_LUT4_O_I1[2]
.sym 8763 uch.utx.tx_shift[2]
.sym 8764 uch.utx.tx_shift_SB_DFFE_Q_5_D_SB_LUT4_O_I1[1]
.sym 8771 uch.utx.bit_tick_SB_LUT4_I1_1_O
.sym 8772 clk$SB_IO_IN_$glb_clk
.sym 8774 uch.utx.tx_shift_SB_DFFE_Q_5_D_SB_LUT4_O_I1[1]
.sym 8776 uch.utx.tx_shift_SB_DFFE_Q_6_D_SB_LUT4_O_I1[1]
.sym 8777 uch.utx.tx_shift[7]
.sym 8778 uch.utx.tx_shift_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 8779 uch.din_SB_DFFESR_Q_R
.sym 8781 uch.din_SB_DFFESR_Q_R
.sym 8787 uch.utx.tx_shift_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 8791 uch.utx.tx_shift_SB_DFFE_Q_2_D_SB_LUT4_O_I1[2]
.sym 8797 w_we_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 8800 S_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 8801 uch.self_tx_start_SB_LUT4_I2_O[1]
.sym 8804 S[0]
.sym 8805 uch.echo_en_SB_DFFE_Q_E_SB_LUT4_O_I2[3]
.sym 8806 uch.we_SB_DFFESR_Q_E
.sym 8817 uch.nl2tx_flag_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 8819 uch.rx_line_len[0]
.sym 8821 uch.addr_SB_DFFE_Q_2_D_SB_LUT4_O_I1[0]
.sym 8832 uch.addr_SB_DFFE_Q_7_D_SB_LUT4_O_I0[1]
.sym 8833 uch.addr_SB_DFFE_Q_6_D_SB_LUT4_O_I1[0]
.sym 8834 uch.addr_SB_DFFE_Q_5_D_SB_LUT4_O_I1[0]
.sym 8835 uch.addr_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 8838 uch.addr_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 8844 uch.addr_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 8847 $nextpnr_ICESTORM_LC_6$O
.sym 8850 uch.rx_line_len[0]
.sym 8853 uch.rx_line_len_SB_DFFE_Q_6_D_SB_LUT4_O_I3
.sym 8856 uch.addr_SB_DFFE_Q_7_D_SB_LUT4_O_I0[1]
.sym 8857 uch.rx_line_len[0]
.sym 8859 uch.rx_line_len_SB_DFFE_Q_5_D_SB_LUT4_O_I3
.sym 8862 uch.addr_SB_DFFE_Q_6_D_SB_LUT4_O_I1[0]
.sym 8863 uch.rx_line_len_SB_DFFE_Q_6_D_SB_LUT4_O_I3
.sym 8865 uch.rx_line_len_SB_DFFE_Q_4_D_SB_LUT4_O_I3
.sym 8868 uch.addr_SB_DFFE_Q_5_D_SB_LUT4_O_I1[0]
.sym 8869 uch.rx_line_len_SB_DFFE_Q_5_D_SB_LUT4_O_I3
.sym 8871 uch.rx_line_len_SB_DFFE_Q_3_D_SB_LUT4_O_I3
.sym 8874 uch.addr_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 8875 uch.rx_line_len_SB_DFFE_Q_4_D_SB_LUT4_O_I3
.sym 8877 uch.rx_line_len_SB_DFFE_Q_2_D_SB_LUT4_O_I3
.sym 8879 uch.addr_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 8881 uch.rx_line_len_SB_DFFE_Q_3_D_SB_LUT4_O_I3
.sym 8883 uch.rx_line_len_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 8886 uch.addr_SB_DFFE_Q_2_D_SB_LUT4_O_I1[0]
.sym 8887 uch.rx_line_len_SB_DFFE_Q_2_D_SB_LUT4_O_I3
.sym 8889 uch.rx_line_len_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 8892 uch.addr_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 8893 uch.rx_line_len_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 8894 uch.nl2tx_flag_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 8895 clk$SB_IO_IN_$glb_clk
.sym 8897 uch.nl2tx_flag_SB_DFFE_Q_D[0]
.sym 8899 uch.we_SB_DFFESR_Q_E
.sym 8900 uch.self_tx_data[4]
.sym 8901 uch.self_tx_start_SB_LUT4_I2_O[2]
.sym 8903 uch.self_tx_data[7]
.sym 8904 uch.self_tx_data[6]
.sym 8905 uch.utx.bit_tick_SB_LUT4_I1_1_O
.sym 8913 uch.nl2tx_flag_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 8921 uch.rx_line_len[0]
.sym 8924 uch.addr_SB_DFFE_Q_1_D_SB_LUT4_O_I1[3]
.sym 8926 uch.nl2tx_flag_SB_LUT4_I2_O[1]
.sym 8930 uch.we_SB_DFFESR_Q_R[1]
.sym 8932 uch.echo_en_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 8933 uch.rx_line_len_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 8939 uch.echo_rx_ready
.sym 8941 S[0]
.sym 8942 uch.rx_line_len[0]
.sym 8944 uch.nl2tx_flag_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 8945 uch.addr_SB_DFFE_Q_1_D_SB_LUT4_O_I1[3]
.sym 8947 uch.nl2tx_flag_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 8949 uch.nl2tx_flag_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 8957 uch.S[2]
.sym 8962 uch.addr_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 8967 uch.S[0]
.sym 8969 uch.S[1]
.sym 8972 uch.addr_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 8974 uch.rx_line_len_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 8977 uch.addr_SB_DFFE_Q_1_D_SB_LUT4_O_I1[3]
.sym 8978 uch.nl2tx_flag_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 8980 uch.nl2tx_flag_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 8997 uch.rx_line_len[0]
.sym 9007 uch.S[0]
.sym 9008 uch.echo_rx_ready
.sym 9009 uch.S[1]
.sym 9010 uch.S[2]
.sym 9015 S[0]
.sym 9017 uch.nl2tx_flag_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 9018 clk$SB_IO_IN_$glb_clk
.sym 9020 uch.resp_tx_start_SB_LUT4_I2_O[0]
.sym 9021 uch.self_tx_start_SB_LUT4_I2_O[1]
.sym 9022 S_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_DFFE_Q_E
.sym 9023 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2[2]
.sym 9024 uch.resp_tx_start_SB_LUT4_I2_O[3]
.sym 9025 S_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 9026 uch.nl2tx_flag_SB_LUT4_I1_O[2]
.sym 9027 uch.prompt_str_SB_DFFE_Q_E
.sym 9029 uch.echo_rx_data[7]
.sym 9038 uch_din[0]
.sym 9046 uch.S[1]
.sym 9047 uch.prompt_head[6]
.sym 9049 uch.prompt_head[4]
.sym 9050 uch.S[2]
.sym 9051 uch.nl2tx_flag_SB_DFFE_Q_E
.sym 9052 uch.S[0]
.sym 9053 uch.S_SB_DFFESR_Q_D[1]
.sym 9054 uch.utx.tx_shift[0]
.sym 9055 S_SB_DFFE_Q_D
.sym 9063 S_SB_DFFE_Q_E
.sym 9064 S[0]
.sym 9065 uch.echo_en_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 9068 S_SB_DFFE_Q_D
.sym 9072 S_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 9076 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 9078 uch.self_tx_start_SB_LUT4_I2_O[1]
.sym 9079 uch.S[1]
.sym 9082 S_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 9083 uch.S[2]
.sym 9084 uch.nl2tx_flag_SB_LUT4_I2_O[2]
.sym 9085 uch.S[0]
.sym 9087 uch.rst_cnt[15]
.sym 9089 uch.we_SB_DFFESR_Q_R[1]
.sym 9091 uch.nl2tx_flag_SB_LUT4_I1_O[2]
.sym 9095 uch.we_SB_DFFESR_Q_R[1]
.sym 9096 S_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 9100 uch.nl2tx_flag_SB_LUT4_I2_O[2]
.sym 9101 uch.echo_en_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 9102 uch.nl2tx_flag_SB_LUT4_I1_O[2]
.sym 9107 uch.self_tx_start_SB_LUT4_I2_O[1]
.sym 9112 S_SB_DFFE_Q_D
.sym 9118 uch.S[1]
.sym 9119 uch.S[0]
.sym 9120 uch.S[2]
.sym 9121 uch.rst_cnt[15]
.sym 9124 S[0]
.sym 9125 S_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 9126 S_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 9138 uch.we_SB_DFFESR_Q_R[1]
.sym 9139 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 9140 S_SB_DFFE_Q_E
.sym 9141 clk$SB_IO_IN_$glb_clk
.sym 9143 uch.resp_tx_start_SB_LUT4_I2_O[2]
.sym 9144 uch.resp_tx_start_SB_LUT4_I1_O[3]
.sym 9145 uch.nl2tx_flag
.sym 9146 uch.nl2tx_flag_SB_LUT4_I1_O[0]
.sym 9147 uch.we_SB_DFFESR_Q_R[1]
.sym 9148 uch.echo_en_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 9149 uch.echo_en_SB_DFFE_Q_D[0]
.sym 9150 uch.nl2tx_flag_SB_LUT4_I2_O[2]
.sym 9157 S_SB_DFFE_Q_E
.sym 9160 uch.prompt_str_SB_DFFE_Q_E
.sym 9173 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 9175 uch.nl2tx_flag_SB_LUT4_I2_O[1]
.sym 9186 uch.tx_flag_SB_DFFE_Q_E
.sym 9187 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2[2]
.sym 9189 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 9192 uch.tx_line_len_SB_DFFE_Q_E[1]
.sym 9193 uch.S[1]
.sym 9195 uch.S[2]
.sym 9196 uch.S[0]
.sym 9198 uch.tx_flag_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 9199 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 9206 uch.echo_en_SB_DFFE_Q_E_SB_LUT4_O_I2[3]
.sym 9208 uch.nl2tx_flag_SB_LUT4_I2_O[1]
.sym 9212 uch.echo_en_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 9213 uch.echo_en_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 9214 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 9215 uch.nl2tx_flag_SB_LUT4_I2_O[2]
.sym 9224 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 9225 uch.tx_line_len_SB_DFFE_Q_E[1]
.sym 9229 uch.echo_en_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 9231 uch.nl2tx_flag_SB_LUT4_I2_O[2]
.sym 9242 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 9244 uch.tx_flag_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 9247 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 9249 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2[2]
.sym 9250 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 9253 uch.echo_en_SB_DFFE_Q_E_SB_LUT4_O_I2[3]
.sym 9254 uch.echo_en_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 9255 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 9256 uch.nl2tx_flag_SB_LUT4_I2_O[1]
.sym 9259 uch.S[0]
.sym 9260 uch.S[2]
.sym 9262 uch.S[1]
.sym 9263 uch.tx_flag_SB_DFFE_Q_E
.sym 9264 clk$SB_IO_IN_$glb_clk
.sym 9267 uch.prompt_cnt[1]
.sym 9268 uch.prompt_cnt[2]
.sym 9269 uch.echo_en_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 9270 uch.S_SB_DFFESR_Q_D[1]
.sym 9271 uch.prompt_cnt_SB_DFFESR_Q_E
.sym 9272 uch.prompt_cnt[0]
.sym 9281 uch.tx_line_len_SB_DFFE_Q_E[1]
.sym 9283 uch.nl2tx_flag_SB_LUT4_I2_O[2]
.sym 9292 uch.echo_en_SB_DFFE_Q_E_SB_LUT4_O_I2[3]
.sym 9296 uch.echo_en_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 9311 uch.S_SB_DFFESR_Q_R
.sym 9319 uch.we_SB_DFFESR_Q_R[1]
.sym 9326 uch.S[2]
.sym 9327 uch.S[0]
.sym 9331 uch.S_SB_DFFESR_Q_D[0]
.sym 9332 uch.S[1]
.sym 9334 uch.S_SB_DFFESR_Q_E
.sym 9335 uch.S_SB_DFFESR_Q_D[1]
.sym 9340 uch.S[0]
.sym 9341 uch.S[2]
.sym 9342 uch.S[1]
.sym 9346 uch.S_SB_DFFESR_Q_D[0]
.sym 9353 uch.S_SB_DFFESR_Q_D[0]
.sym 9355 uch.S_SB_DFFESR_Q_D[1]
.sym 9358 uch.we_SB_DFFESR_Q_R[1]
.sym 9360 uch.S_SB_DFFESR_Q_D[1]
.sym 9364 uch.S[1]
.sym 9366 uch.S[0]
.sym 9367 uch.S[2]
.sym 9386 uch.S_SB_DFFESR_Q_E
.sym 9387 clk$SB_IO_IN_$glb_clk
.sym 9388 uch.S_SB_DFFESR_Q_R
.sym 9396 uch.echo_en_SB_DFFE_Q_E_SB_LUT4_O_I2[3]
.sym 9407 uch.S_SB_DFFESR_Q_R
.sym 9413 uch.nl2tx_flag_SB_LUT4_I2_O[1]
.sym 9438 uch.echo_en_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 9448 uch.self_tx_start_SB_DFFE_Q_D
.sym 9457 uch.nl2tx_flag_SB_LUT4_I2_O[2]
.sym 9476 uch.echo_en_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 9487 uch.self_tx_start_SB_DFFE_Q_D
.sym 9509 uch.nl2tx_flag_SB_LUT4_I2_O[2]
.sym 9510 clk$SB_IO_IN_$glb_clk
.sym 10278 uch.rst_cnt[0]
.sym 10316 uch.rst_cnt[0]
.sym 10348 clk$SB_IO_IN_$glb_clk
.sym 10356 uch.utx.tickgen.acc[0]
.sym 10410 uch_din[7]
.sym 10415 mem.mem.0.0_WDATA_2
.sym 10420 mem.mem.0.0_WDATA_6
.sym 10438 uch.prompt_str_SB_DFFE_Q_10_D
.sym 10447 uch.self_tx_data_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 10449 uch.self_tx_start_SB_LUT4_I2_O[1]
.sym 10451 uch.prompt_head[1]
.sym 10457 uch.prompt_head[0]
.sym 10477 uch.prompt_str_SB_DFFE_Q_10_D
.sym 10483 uch.prompt_head[1]
.sym 10503 uch.prompt_head[0]
.sym 10507 uch.self_tx_data_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 10510 uch.self_tx_start_SB_LUT4_I2_O[1]
.sym 10511 clk$SB_IO_IN_$glb_clk
.sym 10512 uch.echo_en_SB_DFFE_Q_E_SB_LUT4_O_I2[2]_$glb_sr
.sym 10513 mem.mem.0.0_RDATA[0]
.sym 10514 mem.mem.0.0_WDATA_2
.sym 10515 mem.mem.0.0_RDATA_2[0]
.sym 10516 mem.mem.0.0_RDATA_6[0]
.sym 10517 mem.mem.0.0_RDATA_4[0]
.sym 10518 mem.mem.0.0_WDATA_3
.sym 10519 mem.mem.0.0_WDATA
.sym 10520 mem.mem.0.0_WDATA_1
.sym 10542 uch.utx.tx_shift_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 10543 uch.resp_tx_start_SB_LUT4_I2_O[0]
.sym 10546 uch_din[4]
.sym 10548 uch.utx.tx_shift_SB_DFFE_Q_4_D_SB_LUT4_O_I1[2]
.sym 10554 mem.mem.0.0_WDATA_5
.sym 10557 mem.mem.0.0_WDATA_4
.sym 10560 S[0]
.sym 10565 mem.mem.0.0_WDATA_6
.sym 10574 uch_din[1]
.sym 10584 w_din[1]
.sym 10587 mem.mem.0.0_WDATA_5
.sym 10605 w_din[1]
.sym 10606 uch_din[1]
.sym 10608 S[0]
.sym 10623 mem.mem.0.0_WDATA_6
.sym 10629 mem.mem.0.0_WDATA_4
.sym 10634 clk$SB_IO_IN_$glb_clk
.sym 10636 uch.resp_tx_data[4]
.sym 10637 uch.resp_tx_data[2]
.sym 10638 uch.resp_tx_data[0]
.sym 10639 uch.resp_tx_data[5]
.sym 10640 uch.nl2tx_flag_SB_DFFE_Q_D[1]
.sym 10641 uch.resp_tx_data[1]
.sym 10642 uch.resp_tx_data[6]
.sym 10643 uch.resp_tx_data[7]
.sym 10660 uch_din[1]
.sym 10661 w_din[7]
.sym 10663 w_din[5]
.sym 10665 w_din[6]
.sym 10669 w_din[4]
.sym 10678 uch.echo_rx_ready
.sym 10679 uch.we_SB_DFFESR_Q_E
.sym 10681 uch.self_tx_data[0]
.sym 10683 uch.self_tx_data[5]
.sym 10689 uch.self_tx_data[2]
.sym 10690 uch.we_SB_DFFESR_Q_R[1]
.sym 10691 uch.self_tx_data[1]
.sym 10692 uch.echo_en_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 10694 uch.resp_tx_data[2]
.sym 10696 uch.resp_tx_data[5]
.sym 10698 uch.resp_tx_data[1]
.sym 10700 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 10702 uch_din[2]
.sym 10703 uch.resp_tx_data[0]
.sym 10708 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 10710 uch.echo_en_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 10711 uch.resp_tx_data[5]
.sym 10712 uch.self_tx_data[5]
.sym 10713 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 10723 uch.echo_rx_ready
.sym 10728 uch.self_tx_data[2]
.sym 10729 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 10730 uch.resp_tx_data[2]
.sym 10731 uch.echo_en_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 10734 uch.self_tx_data[0]
.sym 10735 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 10736 uch.echo_en_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 10737 uch.resp_tx_data[0]
.sym 10746 uch.echo_en_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 10747 uch.resp_tx_data[1]
.sym 10748 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 10749 uch.self_tx_data[1]
.sym 10753 uch_din[2]
.sym 10756 uch.we_SB_DFFESR_Q_E
.sym 10757 clk$SB_IO_IN_$glb_clk
.sym 10758 uch.we_SB_DFFESR_Q_R[1]
.sym 10760 uch_din[2]
.sym 10764 S_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 10765 uch_din[1]
.sym 10771 mem.mem.0.0_RDATA[2]
.sym 10775 uch.we_SB_DFFESR_Q_E
.sym 10781 mem.mem.0.0_RDATA_8[0]
.sym 10782 uch.echo_rx_ready
.sym 10783 uch.nl2tx_flag_SB_DFFE_Q_D[0]
.sym 10784 uch_din[6]
.sym 10788 mem.mem.0.0_RDATA[1]
.sym 10789 uch.echo_rx_ready
.sym 10790 uch_din[5]
.sym 10792 uch.ueu.tx_start_SB_LUT4_I0_O[3]
.sym 10793 uch.resp_tx_data[7]
.sym 10800 uch.resp_tx_data[4]
.sym 10801 uch.nl2tx_flag_SB_DFFE_Q_D[0]
.sym 10804 uch.nl2tx_flag_SB_DFFE_Q_D[1]
.sym 10806 uch.resp_tx_data[6]
.sym 10811 uch.echo_en_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 10812 w_we_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 10818 S[0]
.sym 10823 uch.self_tx_data[6]
.sym 10826 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 10829 S_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 10830 uch.self_tx_data[4]
.sym 10833 uch.nl2tx_flag_SB_DFFE_Q_D[1]
.sym 10834 uch.nl2tx_flag_SB_DFFE_Q_D[0]
.sym 10835 uch.echo_en_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 10836 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 10853 w_we_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 10869 uch.echo_en_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 10870 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 10871 uch.resp_tx_data[6]
.sym 10872 uch.self_tx_data[6]
.sym 10875 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 10876 uch.resp_tx_data[4]
.sym 10877 uch.self_tx_data[4]
.sym 10878 uch.echo_en_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 10879 S[0]
.sym 10880 clk$SB_IO_IN_$glb_clk
.sym 10881 S_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 10882 w_din[7]
.sym 10883 w_din[5]
.sym 10884 w_din[6]
.sym 10885 uch.we_SB_DFFESR_Q_E
.sym 10886 w_din[4]
.sym 10887 uch.self_tx_start_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 10888 uch.utx.bit_tick_SB_LUT4_I1_1_O
.sym 10889 uch.self_tx_start_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 10894 uch.ueu.tx_start_SB_LUT4_I0_O[2]
.sym 10896 uch.ueu.rbuf[3]_SB_DFFE_Q_E
.sym 10899 uch.echo_en_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 10900 uch.echo_rx_data[2]
.sym 10904 uch.echo_rx_data[1]
.sym 10908 uch_din[7]
.sym 10909 uch.self_tx_data[6]
.sym 10929 uch.echo_tx_data[0]
.sym 10930 uch.echo_tx_data[1]
.sym 10931 uch.S_SB_DFFESR_Q_D[1]
.sym 10932 uch.echo_tx_data[7]
.sym 10934 uch.utx.bit_tick_SB_LUT4_I1_1_O
.sym 10937 uch.self_tx_data[7]
.sym 10938 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 10944 uch.we_SB_DFFESR_Q_R[1]
.sym 10946 uch.din_SB_DFFESR_Q_R
.sym 10949 uch.echo_rx_ready
.sym 10951 uch.utx.tx_shift_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 10952 uch.ueu.tx_start_SB_LUT4_I0_O[3]
.sym 10953 uch.resp_tx_data[7]
.sym 10954 uch.echo_en_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 10957 uch.echo_tx_data[1]
.sym 10959 uch.S_SB_DFFESR_Q_D[1]
.sym 10969 uch.S_SB_DFFESR_Q_D[1]
.sym 10970 uch.echo_tx_data[0]
.sym 10974 uch.S_SB_DFFESR_Q_D[1]
.sym 10976 uch.utx.tx_shift_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 10977 uch.echo_tx_data[7]
.sym 10980 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 10981 uch.self_tx_data[7]
.sym 10982 uch.echo_en_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 10983 uch.resp_tx_data[7]
.sym 10986 uch.din_SB_DFFESR_Q_R
.sym 10998 uch.we_SB_DFFESR_Q_R[1]
.sym 11000 uch.echo_rx_ready
.sym 11002 uch.utx.bit_tick_SB_LUT4_I1_1_O
.sym 11003 clk$SB_IO_IN_$glb_clk
.sym 11004 uch.ueu.tx_start_SB_LUT4_I0_O[3]
.sym 11005 uch_din[6]
.sym 11006 uch.self_tx_start_SB_LUT4_I2_O_SB_LUT4_O_1_I3[2]
.sym 11007 uch_din[3]
.sym 11008 uch_din[5]
.sym 11009 uch_din[4]
.sym 11010 uch.ueu.ctrl_S_SB_DFFESR_Q_2_D_SB_LUT4_O_I0[0]
.sym 11011 uch_din[0]
.sym 11012 uch_din[7]
.sym 11018 uch.utx.bit_tick_SB_LUT4_I1_1_O
.sym 11025 uch.echo_tx_data[0]
.sym 11026 uch.echo_tx_data[1]
.sym 11027 uch.S_SB_DFFESR_Q_D[1]
.sym 11028 uch.echo_tx_data[7]
.sym 11030 uch_din[4]
.sym 11032 uch.utx.tx_shift[7]
.sym 11034 uch.resp_tx_start_SB_LUT4_I2_O[0]
.sym 11040 uch.ueu.tx_start_SB_LUT4_I0_O[3]
.sym 11060 S_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 11063 uch.self_tx_start_SB_LUT4_I2_O_SB_LUT4_O_1_I3[2]
.sym 11064 uch.self_tx_start_SB_LUT4_I2_O[1]
.sym 11066 uch.S[0]
.sym 11067 uch.prompt_head[3]
.sym 11068 uch.S[1]
.sym 11071 uch.prompt_head[4]
.sym 11072 uch.S[2]
.sym 11076 uch.prompt_head[7]
.sym 11077 uch.prompt_head[6]
.sym 11080 uch.prompt_head[3]
.sym 11091 uch.S[0]
.sym 11092 uch.S[2]
.sym 11093 uch.S[1]
.sym 11094 S_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 11100 uch.prompt_head[4]
.sym 11103 uch.S[1]
.sym 11104 uch.self_tx_start_SB_LUT4_I2_O_SB_LUT4_O_1_I3[2]
.sym 11105 uch.S[0]
.sym 11118 uch.prompt_head[7]
.sym 11124 uch.prompt_head[6]
.sym 11125 uch.self_tx_start_SB_LUT4_I2_O[1]
.sym 11126 clk$SB_IO_IN_$glb_clk
.sym 11127 uch.echo_en_SB_DFFE_Q_E_SB_LUT4_O_I2[2]_$glb_sr
.sym 11128 uch.echo_tx_start
.sym 11129 uch.echo_en_SB_DFFE_Q_D[1]
.sym 11130 uch.ueu.tx_start_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 11131 uch.ueu.tx_start_SB_DFFE_Q_E
.sym 11132 uch.ueu.tx_start_SB_DFFE_Q_E
.sym 11134 uch.ueu.tx_start_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 11136 uch.echo_rx_data[5]
.sym 11142 uch.ueu.tx_data_SB_DFFESR_Q_E
.sym 11143 uch.echo_rx_data[0]
.sym 11146 uch.echo_rx_data[6]
.sym 11159 uch.echo_en_SB_DFFE_Q_D[2]
.sym 11160 uch.S_SB_DFFESR_Q_D[1]
.sym 11161 uch.utx.tx_state[3]
.sym 11171 uch.nl2tx_flag
.sym 11172 S_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 11173 uch.self_tx_start_SB_LUT4_I2_O[0]
.sym 11174 uch.we_SB_DFFESR_Q_R[1]
.sym 11176 uch.nl2tx_flag_SB_LUT4_I2_O[2]
.sym 11177 uch.resp_tx_start_SB_LUT4_I2_O[2]
.sym 11178 uch.nl2tx_flag_SB_LUT4_I2_O[1]
.sym 11181 uch.self_tx_start_SB_LUT4_I2_O[2]
.sym 11182 uch.echo_en_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 11183 uch.echo_en_SB_DFFE_Q_E_SB_LUT4_O_I2[3]
.sym 11185 uch.resp_tx_start_SB_LUT4_I2_O[0]
.sym 11187 S_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_DFFE_Q_E
.sym 11189 uch.echo_en_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 11191 uch.echo_en_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 11192 uch.S[2]
.sym 11194 uch.self_tx_start_SB_LUT4_I2_O[1]
.sym 11196 uch.S[1]
.sym 11197 uch.resp_tx_start_SB_LUT4_I2_O[3]
.sym 11200 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 11202 uch.echo_en_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 11203 uch.nl2tx_flag_SB_LUT4_I2_O[2]
.sym 11204 uch.nl2tx_flag_SB_LUT4_I2_O[1]
.sym 11208 uch.echo_en_SB_DFFE_Q_E_SB_LUT4_O_I2[3]
.sym 11209 uch.echo_en_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 11211 uch.echo_en_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 11214 uch.echo_en_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 11216 uch.S[1]
.sym 11217 uch.S[2]
.sym 11220 uch.resp_tx_start_SB_LUT4_I2_O[2]
.sym 11221 uch.echo_en_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 11222 uch.resp_tx_start_SB_LUT4_I2_O[3]
.sym 11223 uch.resp_tx_start_SB_LUT4_I2_O[0]
.sym 11226 uch.self_tx_start_SB_LUT4_I2_O[1]
.sym 11228 uch.self_tx_start_SB_LUT4_I2_O[0]
.sym 11229 uch.self_tx_start_SB_LUT4_I2_O[2]
.sym 11234 uch.we_SB_DFFESR_Q_R[1]
.sym 11238 uch.nl2tx_flag
.sym 11239 uch.we_SB_DFFESR_Q_R[1]
.sym 11240 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 11241 S_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 11245 uch.echo_en_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 11247 uch.echo_en_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 11248 S_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_DFFE_Q_E
.sym 11249 clk$SB_IO_IN_$glb_clk
.sym 11253 uch.echo_en_SB_DFFE_Q_E
.sym 11254 uch.echo_en
.sym 11255 uch.utx.bit_tick_SB_LUT4_I1_O
.sym 11256 uch.ueu.tx_start_SB_LUT4_I0_O[3]
.sym 11257 uch.echo_en_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 11258 uch.echo_en_SB_DFFE_Q_E
.sym 11278 uch.ueu.tx_start_SB_LUT4_I0_O[3]
.sym 11295 uch.echo_en_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 11296 uch.echo_en_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 11297 uch.echo_en_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 11298 uch.nl2tx_flag_SB_LUT4_I1_O[2]
.sym 11299 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 11303 uch.nl2tx_flag_SB_DFFE_Q_E
.sym 11309 uch.S[1]
.sym 11310 uch.nl2tx_flag
.sym 11311 uch.nl2tx_flag_SB_LUT4_I1_O[0]
.sym 11314 uch.echo_en_SB_DFFE_Q_E_SB_LUT4_O_I2[3]
.sym 11317 uch.nl2tx_flag_SB_LUT4_I2_O[1]
.sym 11319 uch.S[2]
.sym 11320 uch.S[0]
.sym 11326 uch.echo_en_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 11327 uch.nl2tx_flag_SB_LUT4_I1_O[2]
.sym 11328 uch.nl2tx_flag_SB_LUT4_I1_O[0]
.sym 11331 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 11332 uch.nl2tx_flag_SB_LUT4_I2_O[1]
.sym 11333 uch.echo_en_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 11334 uch.echo_en_SB_DFFE_Q_E_SB_LUT4_O_I2[3]
.sym 11340 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 11344 uch.echo_en_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 11345 uch.echo_en_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 11346 uch.echo_en_SB_DFFE_Q_E_SB_LUT4_O_I2[3]
.sym 11350 uch.S[1]
.sym 11351 uch.S[2]
.sym 11352 uch.S[0]
.sym 11355 uch.S[1]
.sym 11356 uch.S[2]
.sym 11357 uch.S[0]
.sym 11361 uch.S[2]
.sym 11362 uch.S[1]
.sym 11364 uch.S[0]
.sym 11367 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 11368 uch.nl2tx_flag
.sym 11371 uch.nl2tx_flag_SB_DFFE_Q_E
.sym 11372 clk$SB_IO_IN_$glb_clk
.sym 11374 uch.utx.tx_state[1]
.sym 11375 uch.utx.tx_state_SB_DFFESR_Q_R
.sym 11376 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 11377 TX$SB_IO_OUT
.sym 11378 uch.utx.tx_state[3]
.sym 11380 uch.utx.tx_state[0]
.sym 11381 uch.utx.tx_state[2]
.sym 11417 uch.prompt_cnt_SB_DFFESR_Q_E
.sym 11418 uch.S[2]
.sym 11420 uch.echo_en_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 11424 uch.S[1]
.sym 11426 uch.echo_en_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 11427 uch.S[0]
.sym 11430 uch.echo_en_SB_DFFE_Q_E_SB_LUT4_O_I2[3]
.sym 11432 uch.prompt_cnt[1]
.sym 11433 uch.prompt_cnt[2]
.sym 11437 uch.prompt_cnt[0]
.sym 11441 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 11443 uch.echo_en_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 11447 $nextpnr_ICESTORM_LC_1$O
.sym 11450 uch.prompt_cnt[0]
.sym 11453 uch.prompt_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 11456 uch.prompt_cnt[1]
.sym 11457 uch.prompt_cnt[0]
.sym 11460 uch.prompt_cnt[2]
.sym 11463 uch.prompt_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 11466 uch.prompt_cnt[1]
.sym 11467 uch.prompt_cnt[0]
.sym 11468 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 11469 uch.prompt_cnt[2]
.sym 11473 uch.S[0]
.sym 11474 uch.S[1]
.sym 11475 uch.S[2]
.sym 11478 uch.echo_en_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 11479 uch.echo_en_SB_DFFE_Q_E_SB_LUT4_O_I2[3]
.sym 11480 uch.echo_en_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 11481 uch.echo_en_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 11486 uch.prompt_cnt[0]
.sym 11494 uch.prompt_cnt_SB_DFFESR_Q_E
.sym 11495 clk$SB_IO_IN_$glb_clk
.sym 11496 uch.echo_en_SB_DFFE_Q_E_SB_LUT4_O_I2[2]_$glb_sr
.sym 11511 uch.prompt_cnt_SB_DFFESR_Q_E
.sym 11516 uch.utx.tx_shift[0]
.sym 11522 uch.echo_en_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 11540 uch.echo_en_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 11548 uch.self_tx_start_SB_DFFE_Q_D
.sym 11615 uch.self_tx_start_SB_DFFE_Q_D
.sym 11617 uch.echo_en_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 11618 clk$SB_IO_IN_$glb_clk
.sym 12022 uch.echo_en_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 12337 uch.prompt_str_SB_DFFE_Q_10_D_SB_LUT4_O_I3
.sym 12339 uch.prompt_str[2]
.sym 12342 uch.prompt_str_SB_DFFE_Q_10_D
.sym 12464 uch.utx.tickgen.acc[1]
.sym 12465 uch.utx.tickgen.acc[2]
.sym 12466 uch.utx.tickgen.acc[3]
.sym 12467 uch.utx.tickgen.acc[4]
.sym 12468 uch.utx.tickgen.acc[5]
.sym 12469 uch.utx.tickgen.acc[6]
.sym 12470 uch.utx.tickgen.acc[7]
.sym 12478 uch.urx.rx_state_SB_DFFESR_Q_R[1]
.sym 12483 uch.urx.rx_data_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 12518 mem.mem.0.0_WDATA
.sym 12520 S[0]
.sym 12550 uch.utx.tickgen.acc[0]
.sym 12586 uch.utx.tickgen.acc[0]
.sym 12620 clk$SB_IO_IN_$glb_clk
.sym 12621 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]_$glb_sr
.sym 12622 uch.utx.tickgen.acc[8]
.sym 12623 uch.utx.tickgen.acc[9]
.sym 12624 uch.utx.tickgen.acc[10]
.sym 12625 uch.utx.tickgen.acc[11]
.sym 12626 uch.utx.tickgen.acc[12]
.sym 12627 uch.utx.tickgen.acc[13]
.sym 12628 uch.utx.tickgen.acc[14]
.sym 12629 uch.utx.bit_tick_SB_DFFSR_Q_D
.sym 12631 $PACKER_VCC_NET
.sym 12656 uch.utx.bit_tick_SB_LUT4_I1_1_O
.sym 12668 uch_din[6]
.sym 12669 uch_din[7]
.sym 12670 mem.mem.0.0_WDATA_1
.sym 12674 uch_din[5]
.sym 12676 mem.mem.0.0_WDATA_3
.sym 12679 uch_din[4]
.sym 12680 mem.mem.0.0_WDATA_2
.sym 12684 w_din[4]
.sym 12685 mem.mem.0.0_WDATA
.sym 12686 S[0]
.sym 12688 w_din[6]
.sym 12692 w_din[7]
.sym 12694 w_din[5]
.sym 12698 mem.mem.0.0_WDATA
.sym 12703 uch_din[5]
.sym 12704 S[0]
.sym 12705 w_din[5]
.sym 12709 mem.mem.0.0_WDATA_2
.sym 12717 mem.mem.0.0_WDATA_3
.sym 12721 mem.mem.0.0_WDATA_1
.sym 12726 S[0]
.sym 12727 uch_din[4]
.sym 12728 w_din[4]
.sym 12732 w_din[7]
.sym 12733 S[0]
.sym 12734 uch_din[7]
.sym 12738 S[0]
.sym 12739 w_din[6]
.sym 12740 uch_din[6]
.sym 12743 clk$SB_IO_IN_$glb_clk
.sym 12751 uch.utx.bit_tick
.sym 12758 uch.echo_rx_ready
.sym 12759 mem.mem.0.0_WDATA_3
.sym 12760 uch_din[5]
.sym 12764 uch_din[6]
.sym 12771 uch.S_SB_DFFESR_Q_D[1]
.sym 12774 uch.utx.bit_tick
.sym 12788 uch.resp_tx_start_SB_LUT4_I2_O[0]
.sym 12791 mem.mem.0.0_RDATA_8[0]
.sym 12794 mem.mem.0.0_RDATA[0]
.sym 12796 mem.mem.0.0_RDATA_2[0]
.sym 12797 mem.mem.0.0_RDATA_6[0]
.sym 12798 mem.mem.0.0_RDATA_4[0]
.sym 12799 mem.mem.0.0_RDATA[2]
.sym 12802 mem.mem.0.0_RDATA_4[2]
.sym 12803 mem.mem.0.0_RDATA_2[2]
.sym 12806 mem.mem.0.0_RDATA_5[2]
.sym 12807 mem.mem.0.0_RDATA_3[2]
.sym 12808 mem.mem.0.0_RDATA_3[0]
.sym 12809 mem.mem.0.0_RDATA_1[0]
.sym 12810 mem.mem.0.0_RDATA_5[0]
.sym 12811 mem.mem.0.0_RDATA[1]
.sym 12812 mem.mem.0.0_RDATA_6[2]
.sym 12814 mem.mem.0.0_RDATA_7[0]
.sym 12815 mem.mem.0.0_RDATA_1[2]
.sym 12819 mem.mem.0.0_RDATA_6[0]
.sym 12821 mem.mem.0.0_RDATA[1]
.sym 12822 mem.mem.0.0_RDATA_6[2]
.sym 12826 mem.mem.0.0_RDATA_5[2]
.sym 12827 mem.mem.0.0_RDATA_5[0]
.sym 12828 mem.mem.0.0_RDATA[1]
.sym 12831 mem.mem.0.0_RDATA[1]
.sym 12832 mem.mem.0.0_RDATA_7[0]
.sym 12834 mem.mem.0.0_RDATA_8[0]
.sym 12837 mem.mem.0.0_RDATA_2[0]
.sym 12838 mem.mem.0.0_RDATA[1]
.sym 12839 mem.mem.0.0_RDATA_2[2]
.sym 12843 mem.mem.0.0_RDATA_1[2]
.sym 12844 mem.mem.0.0_RDATA_1[0]
.sym 12845 mem.mem.0.0_RDATA[1]
.sym 12849 mem.mem.0.0_RDATA_3[2]
.sym 12850 mem.mem.0.0_RDATA[1]
.sym 12852 mem.mem.0.0_RDATA_3[0]
.sym 12855 mem.mem.0.0_RDATA[1]
.sym 12856 mem.mem.0.0_RDATA_4[0]
.sym 12857 mem.mem.0.0_RDATA_4[2]
.sym 12861 mem.mem.0.0_RDATA[0]
.sym 12862 mem.mem.0.0_RDATA[1]
.sym 12864 mem.mem.0.0_RDATA[2]
.sym 12865 uch.resp_tx_start_SB_LUT4_I2_O[0]
.sym 12866 clk$SB_IO_IN_$glb_clk
.sym 12867 uch.echo_en_SB_DFFE_Q_E_SB_LUT4_O_I2[2]_$glb_sr
.sym 12868 uch.ueu.tx_start_SB_LUT4_I0_O[0]
.sym 12869 uch.utx.tx_shift[2]
.sym 12870 uch.utx.tx_shift[3]
.sym 12871 uch.utx.tx_shift[6]
.sym 12873 uch.utx.tx_shift_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 12874 uch.utx.tx_shift_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 12875 uch.utx.tx_shift[5]
.sym 12892 mem.mem.0.0_RDATA_5[2]
.sym 12895 uch.echo_rx_data[4]
.sym 12896 uch_din[3]
.sym 12898 uch.ueu.tx_data_SB_DFFESR_Q_E
.sym 12900 uch.utx.bit_tick
.sym 12903 uch.ueu.ctrl_S_SB_DFFESR_Q_E[1]
.sym 12912 S_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 12914 uch.echo_rx_data[1]
.sym 12918 uch.echo_rx_data[2]
.sym 12920 uch.we_SB_DFFESR_Q_E
.sym 12938 uch.din_SB_DFFESR_Q_R
.sym 12949 uch.echo_rx_data[2]
.sym 12972 S_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 12979 uch.echo_rx_data[1]
.sym 12988 uch.we_SB_DFFESR_Q_E
.sym 12989 clk$SB_IO_IN_$glb_clk
.sym 12990 uch.din_SB_DFFESR_Q_R
.sym 12991 uch.ueu.ctrl_S_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[0]
.sym 12992 uch.ueu.ctrl_S_SB_DFFESR_Q_R_SB_LUT4_O_I3[2]
.sym 12993 uch.echo_tx_data[2]
.sym 12994 uch.ueu.tx_start_SB_LUT4_I0_O[1]
.sym 12995 uch.utx.tx_shift_SB_DFFE_Q_1_D_SB_LUT4_O_I1[1]
.sym 12996 uch.utx.tx_shift_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 12997 uch.echo_tx_data[3]
.sym 12998 uch.echo_tx_data[0]
.sym 13005 uch.utx.tx_shift_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 13008 uch.ueu.tx_start_SB_LUT4_I0_O[3]
.sym 13009 uch.utx.tx_shift_SB_DFFE_Q_4_D_SB_LUT4_O_I1[2]
.sym 13012 uch.utx.tx_shift[7]
.sym 13017 uch.echo_en_SB_DFFE_Q_D[1]
.sym 13018 uch.echo_rx_data[3]
.sym 13020 uch.ueu._b_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 13022 uch.ueu.tx_data_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 13025 S[0]
.sym 13032 uch_din[6]
.sym 13033 uch_din[2]
.sym 13036 uch_din[4]
.sym 13037 tx_line_len[5]
.sym 13038 uch_din[1]
.sym 13039 uch.self_tx_start_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 13040 uch.utx.tx_state[3]
.sym 13041 tx_line_len[7]
.sym 13042 uch_din[3]
.sym 13043 tx_line_len[4]
.sym 13045 w_din_SB_DFFESR_Q_4_R[2]
.sym 13046 uch_din[0]
.sym 13047 tx_line_len[6]
.sym 13058 uch.we_SB_DFFESR_Q_E
.sym 13060 uch.utx.bit_tick
.sym 13063 uch.ueu.tx_start_SB_LUT4_I0_O[3]
.sym 13065 tx_line_len[6]
.sym 13067 tx_line_len[7]
.sym 13071 tx_line_len[5]
.sym 13079 tx_line_len[6]
.sym 13083 uch.we_SB_DFFESR_Q_E
.sym 13091 tx_line_len[4]
.sym 13095 uch.self_tx_start_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 13096 uch_din[6]
.sym 13097 uch_din[3]
.sym 13098 uch_din[4]
.sym 13102 uch.utx.tx_state[3]
.sym 13103 uch.ueu.tx_start_SB_LUT4_I0_O[3]
.sym 13104 uch.utx.bit_tick
.sym 13107 uch_din[0]
.sym 13108 uch_din[1]
.sym 13109 uch_din[2]
.sym 13111 msg_valid_SB_LUT4_I2_1_O[0]_$glb_ce
.sym 13112 clk$SB_IO_IN_$glb_clk
.sym 13113 w_din_SB_DFFESR_Q_4_R[2]
.sym 13114 uch.ueu.ctrl_S[0]
.sym 13115 uch.ueu.tx_data_SB_DFFESR_Q_E
.sym 13116 uch.ueu.tx_start_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 13117 uch.ueu.ctrl_S[3]
.sym 13118 uch.ueu.ctrl_S[2]
.sym 13119 uch.ueu.ctrl_S_SB_DFFESR_Q_R[1]
.sym 13120 uch.ueu.tx_start_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 13121 uch.ueu.ctrl_S_SB_DFFESR_Q_2_D_SB_LUT4_O_I0[3]
.sym 13133 w_din_SB_DFFESR_Q_4_R[2]
.sym 13136 uch.utx.tx_state[3]
.sym 13137 uch.S_SB_DFFESR_Q_D[1]
.sym 13139 uch.ueu.tx_start_SB_LUT4_I2_1_O_SB_LUT4_I2_O[0]
.sym 13144 uch.echo_en
.sym 13147 uch.utx.bit_tick_SB_LUT4_I1_1_O
.sym 13148 uch.ueu.tx_start_SB_LUT4_I0_O[3]
.sym 13157 uch.we_SB_DFFESR_Q_E
.sym 13158 uch_din[5]
.sym 13160 uch.self_tx_start_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 13164 uch.echo_rx_data[6]
.sym 13165 uch.echo_rx_data[4]
.sym 13166 uch.echo_rx_data[5]
.sym 13168 uch.echo_rx_data[7]
.sym 13169 uch.echo_rx_data[0]
.sym 13170 uch_din[7]
.sym 13173 uch.ueu._b_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 13178 uch.echo_rx_data[3]
.sym 13179 uch.ueu.ctrl_S[0]
.sym 13183 uch.ueu.ctrl_S[2]
.sym 13184 uch.din_SB_DFFESR_Q_R
.sym 13190 uch.echo_rx_data[6]
.sym 13194 uch_din[5]
.sym 13196 uch.self_tx_start_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 13197 uch_din[7]
.sym 13201 uch.echo_rx_data[3]
.sym 13209 uch.echo_rx_data[5]
.sym 13215 uch.echo_rx_data[4]
.sym 13218 uch.ueu.ctrl_S[0]
.sym 13219 uch.ueu._b_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 13220 uch.ueu.ctrl_S[2]
.sym 13225 uch.echo_rx_data[0]
.sym 13231 uch.echo_rx_data[7]
.sym 13234 uch.we_SB_DFFESR_Q_E
.sym 13235 clk$SB_IO_IN_$glb_clk
.sym 13236 uch.din_SB_DFFESR_Q_R
.sym 13237 uch.ueu.tx_start_SB_LUT4_I2_1_O_SB_LUT4_I2_O[1]
.sym 13238 uch.ueu.ctrl_S_SB_DFFESR_Q_E[0]
.sym 13239 uch.ueu._b_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 13240 uch.ueu.tx_data_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 13241 uch.ueu.tx_start_SB_LUT4_I2_O[1]
.sym 13242 uch.ueu.ctrl_S_SB_DFFESR_Q_E[1]
.sym 13243 uch.ueu.tx_start_SB_LUT4_I2_O[2]
.sym 13244 uch.ueu.rbuf[2][4]
.sym 13262 uch.S_SB_DFFESR_Q_D[1]
.sym 13263 uch.utx.tx_state_SB_DFFESR_Q_R
.sym 13267 uch.utx.bit_tick
.sym 13270 uch.echo_rx_data[7]
.sym 13271 uch.echo_en_SB_DFFE_Q_D[1]
.sym 13280 uch.ueu.tx_start_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 13281 uch.echo_en
.sym 13282 uch.ueu.ctrl_S[2]
.sym 13286 uch.ueu.ctrl_S[0]
.sym 13288 uch.ueu.tx_start_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 13289 uch.ueu.tx_start_SB_DFFE_Q_E
.sym 13292 uch.ueu.tx_start_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 13298 uch.ueu.tx_start_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 13300 uch.echo_en_SB_DFFE_Q_D[2]
.sym 13303 uch.ueu.ctrl_S_SB_DFFESR_Q_E[0]
.sym 13304 uch.ueu._b_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 13306 uch.ueu.tx_start_SB_DFFE_Q_E
.sym 13311 uch.ueu.tx_start_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 13312 uch.ueu.tx_start_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 13313 uch.ueu.tx_start_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 13314 uch.ueu.tx_start_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 13317 uch.ueu._b_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 13318 uch.ueu.ctrl_S[2]
.sym 13319 uch.ueu.ctrl_S[0]
.sym 13324 uch.ueu._b_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 13325 uch.ueu.ctrl_S[2]
.sym 13326 uch.ueu.ctrl_S[0]
.sym 13329 uch.ueu.tx_start_SB_DFFE_Q_E
.sym 13335 uch.ueu.ctrl_S_SB_DFFESR_Q_E[0]
.sym 13336 uch.echo_en
.sym 13338 uch.ueu._b_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 13347 uch.ueu.ctrl_S_SB_DFFESR_Q_E[0]
.sym 13349 uch.echo_en_SB_DFFE_Q_D[2]
.sym 13357 uch.ueu.tx_start_SB_DFFE_Q_E
.sym 13358 clk$SB_IO_IN_$glb_clk
.sym 13360 uch.ueu.tx_start_SB_LUT4_I2_1_O_SB_LUT4_I2_O[0]
.sym 13361 uch.ueu._b_SB_DFFE_Q_E
.sym 13362 uch.ueu.tx_start_SB_LUT4_I2_O[3]
.sym 13363 uch.ueu.rbuf[2][0]
.sym 13364 uch.ueu.tx_start_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 13365 uch.ueu.rbuf[2][6]
.sym 13366 uch.echo_en_SB_DFFE_Q_D[2]
.sym 13367 uch.ueu.rbuf[2][7]
.sym 13390 uch.ueu.ctrl_S_SB_DFFESR_Q_E[1]
.sym 13402 uch.echo_en_SB_DFFE_Q_D[1]
.sym 13403 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 13404 uch.echo_en_SB_DFFE_Q_D[2]
.sym 13407 uch.echo_en_SB_DFFE_Q_D[0]
.sym 13409 uch.echo_tx_start
.sym 13410 uch.resp_tx_start_SB_LUT4_I1_O[3]
.sym 13412 uch.nl2tx_flag_SB_LUT4_I1_O[0]
.sym 13415 uch.echo_en_SB_DFFE_Q_D[0]
.sym 13419 uch.echo_en_SB_DFFE_Q_E
.sym 13427 uch.utx.bit_tick
.sym 13428 uch.echo_en_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 13429 uch.S_SB_DFFESR_Q_D[1]
.sym 13430 uch.ueu.tx_start_SB_LUT4_I0_O[3]
.sym 13431 uch.echo_en_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 13432 uch.echo_en_SB_DFFE_Q_E
.sym 13448 uch.echo_en_SB_DFFE_Q_E
.sym 13453 uch.echo_en_SB_DFFE_Q_D[0]
.sym 13458 uch.ueu.tx_start_SB_LUT4_I0_O[3]
.sym 13460 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 13461 uch.utx.bit_tick
.sym 13464 uch.echo_tx_start
.sym 13465 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 13466 uch.S_SB_DFFESR_Q_D[1]
.sym 13467 uch.resp_tx_start_SB_LUT4_I1_O[3]
.sym 13470 uch.echo_en_SB_DFFE_Q_D[0]
.sym 13471 uch.echo_en_SB_DFFE_Q_D[1]
.sym 13473 uch.echo_en_SB_DFFE_Q_D[2]
.sym 13476 uch.echo_en_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 13477 uch.echo_en_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 13478 uch.echo_en_SB_DFFE_Q_D[0]
.sym 13479 uch.nl2tx_flag_SB_LUT4_I1_O[0]
.sym 13480 uch.echo_en_SB_DFFE_Q_E
.sym 13481 clk$SB_IO_IN_$glb_clk
.sym 13485 uch.utx.bit_tick_SB_LUT4_I1_O
.sym 13493 TX$SB_IO_OUT
.sym 13532 uch.utx.tx_shift[0]
.sym 13542 uch.utx.bit_tick_SB_LUT4_I1_O
.sym 13546 uch.utx.tx_state[0]
.sym 13548 uch.utx.tx_state[1]
.sym 13552 uch.utx.tx_state[3]
.sym 13553 uch.utx.tx_state_SB_DFFESR_Q_R
.sym 13555 uch.utx.tx_state[2]
.sym 13557 uch.utx.tx_state[2]
.sym 13558 uch.utx.tx_state[3]
.sym 13559 uch.utx.tx_state[0]
.sym 13560 uch.utx.tx_state[1]
.sym 13563 uch.utx.tx_state[1]
.sym 13564 uch.utx.tx_state[0]
.sym 13565 uch.utx.tx_state[3]
.sym 13569 uch.utx.tx_state[2]
.sym 13570 uch.utx.tx_state[1]
.sym 13571 uch.utx.tx_state[0]
.sym 13572 uch.utx.tx_state[3]
.sym 13575 uch.utx.tx_state[3]
.sym 13576 uch.utx.tx_state[2]
.sym 13577 uch.utx.tx_shift[0]
.sym 13581 uch.utx.tx_state[0]
.sym 13582 uch.utx.tx_state[1]
.sym 13583 uch.utx.tx_state[2]
.sym 13584 uch.utx.tx_state[3]
.sym 13595 uch.utx.tx_state[0]
.sym 13596 uch.utx.tx_state[3]
.sym 13599 uch.utx.tx_state[1]
.sym 13600 uch.utx.tx_state[0]
.sym 13601 uch.utx.tx_state[3]
.sym 13602 uch.utx.tx_state[2]
.sym 13603 uch.utx.bit_tick_SB_LUT4_I1_O
.sym 13604 clk$SB_IO_IN_$glb_clk
.sym 13605 uch.utx.tx_state_SB_DFFESR_Q_R
.sym 13624 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 13626 uch.echo_en_SB_DFFE_Q_D[2]
.sym 13631 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 13877 RX$SB_IO_IN
.sym 14344 RX$SB_IO_IN
.sym 14365 RX$SB_IO_IN
.sym 14388 uch.echo_en_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 14392 TX$SB_IO_OUT
.sym 14399 TX$SB_IO_OUT
.sym 14406 uch.echo_en_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 14450 uch.urx.tickgen.acc[0]
.sym 14504 uch.prompt_str_SB_DFFE_Q_10_D_SB_LUT4_O_I3
.sym 14514 uch.prompt_str[2]
.sym 14517 uch.prompt_str_SB_DFFE_Q_10_D
.sym 14534 uch.prompt_str[2]
.sym 14543 uch.prompt_str_SB_DFFE_Q_10_D
.sym 14564 uch.prompt_str_SB_DFFE_Q_10_D_SB_LUT4_O_I3
.sym 14565 uch.prompt_str_SB_DFFE_Q_E_$glb_ce
.sym 14566 clk$SB_IO_IN_$glb_clk
.sym 14573 uch.urx.tickgen.acc[1]
.sym 14574 uch.urx.tickgen.acc[2]
.sym 14575 uch.urx.tickgen.acc[3]
.sym 14576 uch.urx.tickgen.acc[4]
.sym 14577 uch.urx.tickgen.acc[5]
.sym 14578 uch.urx.tickgen.acc[6]
.sym 14579 uch.urx.tickgen.acc[7]
.sym 14603 uch.prompt_str_SB_DFFE_Q_10_D
.sym 14651 uch.utx.tickgen.acc[0]
.sym 14653 uch.utx.tickgen.acc[4]
.sym 14654 uch.utx.tickgen.acc[5]
.sym 14658 uch.utx.tickgen.acc[1]
.sym 14659 $PACKER_VCC_NET
.sym 14662 $PACKER_VCC_NET
.sym 14664 uch.utx.tickgen.acc[7]
.sym 14675 uch.utx.tickgen.acc[2]
.sym 14676 uch.utx.tickgen.acc[3]
.sym 14679 uch.utx.tickgen.acc[6]
.sym 14681 $nextpnr_ICESTORM_LC_4$O
.sym 14684 uch.utx.tickgen.acc[0]
.sym 14687 uch.utx.tickgen.acc_SB_DFFSR_Q_8_D_SB_LUT4_O_I3
.sym 14689 uch.utx.tickgen.acc[1]
.sym 14690 $PACKER_VCC_NET
.sym 14691 uch.utx.tickgen.acc[0]
.sym 14693 uch.utx.tickgen.acc_SB_DFFSS_Q_3_D_SB_LUT4_O_I3
.sym 14695 uch.utx.tickgen.acc[2]
.sym 14697 uch.utx.tickgen.acc_SB_DFFSR_Q_8_D_SB_LUT4_O_I3
.sym 14699 uch.utx.tickgen.acc_SB_DFFSS_Q_2_D_SB_LUT4_O_I3
.sym 14701 uch.utx.tickgen.acc[3]
.sym 14702 $PACKER_VCC_NET
.sym 14703 uch.utx.tickgen.acc_SB_DFFSS_Q_3_D_SB_LUT4_O_I3
.sym 14705 uch.utx.tickgen.acc_SB_DFFSS_Q_1_D_SB_LUT4_O_I3
.sym 14707 $PACKER_VCC_NET
.sym 14708 uch.utx.tickgen.acc[4]
.sym 14709 uch.utx.tickgen.acc_SB_DFFSS_Q_2_D_SB_LUT4_O_I3
.sym 14711 uch.utx.tickgen.acc_SB_DFFSR_Q_7_D_SB_LUT4_O_I3
.sym 14713 $PACKER_VCC_NET
.sym 14714 uch.utx.tickgen.acc[5]
.sym 14715 uch.utx.tickgen.acc_SB_DFFSS_Q_1_D_SB_LUT4_O_I3
.sym 14717 uch.utx.tickgen.acc_SB_DFFSR_Q_6_D_SB_LUT4_O_I3
.sym 14719 uch.utx.tickgen.acc[6]
.sym 14721 uch.utx.tickgen.acc_SB_DFFSR_Q_7_D_SB_LUT4_O_I3
.sym 14723 uch.utx.tickgen.acc_SB_DFFSS_Q_D_SB_LUT4_O_I3
.sym 14725 uch.utx.tickgen.acc[7]
.sym 14727 uch.utx.tickgen.acc_SB_DFFSR_Q_6_D_SB_LUT4_O_I3
.sym 14729 clk$SB_IO_IN_$glb_clk
.sym 14730 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]_$glb_sr
.sym 14731 uch.urx.tickgen.acc[8]
.sym 14732 uch.urx.tickgen.acc[9]
.sym 14733 uch.urx.tickgen.acc[10]
.sym 14734 uch.urx.tickgen.acc[11]
.sym 14735 uch.urx.tickgen.acc[12]
.sym 14736 uch.urx.tickgen.acc[13]
.sym 14737 uch.urx.tickgen.acc[14]
.sym 14738 uch.urx.os_tick_SB_DFF_Q_D
.sym 14750 $PACKER_VCC_NET
.sym 14767 uch.utx.tickgen.acc_SB_DFFSS_Q_D_SB_LUT4_O_I3
.sym 14773 uch.utx.tickgen.acc[9]
.sym 14774 uch.utx.tickgen.acc[10]
.sym 14780 uch.utx.tickgen.acc[8]
.sym 14785 uch.utx.tickgen.acc[13]
.sym 14787 $PACKER_VCC_NET
.sym 14794 uch.utx.tickgen.acc[14]
.sym 14799 uch.utx.tickgen.acc[11]
.sym 14800 uch.utx.tickgen.acc[12]
.sym 14804 uch.utx.tickgen.acc_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 14806 uch.utx.tickgen.acc[8]
.sym 14807 $PACKER_VCC_NET
.sym 14808 uch.utx.tickgen.acc_SB_DFFSS_Q_D_SB_LUT4_O_I3
.sym 14810 uch.utx.tickgen.acc_SB_DFFSR_Q_4_D_SB_LUT4_O_I3
.sym 14813 uch.utx.tickgen.acc[9]
.sym 14814 uch.utx.tickgen.acc_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 14816 uch.utx.tickgen.acc_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 14819 uch.utx.tickgen.acc[10]
.sym 14820 uch.utx.tickgen.acc_SB_DFFSR_Q_4_D_SB_LUT4_O_I3
.sym 14822 uch.utx.tickgen.acc_SB_DFFSR_Q_2_D_SB_LUT4_O_I3
.sym 14824 uch.utx.tickgen.acc[11]
.sym 14826 uch.utx.tickgen.acc_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 14828 uch.utx.tickgen.acc_SB_DFFSR_Q_1_D_SB_LUT4_O_I3
.sym 14830 uch.utx.tickgen.acc[12]
.sym 14832 uch.utx.tickgen.acc_SB_DFFSR_Q_2_D_SB_LUT4_O_I3
.sym 14834 uch.utx.bit_tick_SB_DFFSR_Q_D_SB_CARRY_CO_CI
.sym 14836 uch.utx.tickgen.acc[13]
.sym 14838 uch.utx.tickgen.acc_SB_DFFSR_Q_1_D_SB_LUT4_O_I3
.sym 14840 $nextpnr_ICESTORM_LC_5$I3
.sym 14843 uch.utx.tickgen.acc[14]
.sym 14844 uch.utx.bit_tick_SB_DFFSR_Q_D_SB_CARRY_CO_CI
.sym 14850 $nextpnr_ICESTORM_LC_5$I3
.sym 14852 clk$SB_IO_IN_$glb_clk
.sym 14853 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]_$glb_sr
.sym 14866 $PACKER_VCC_NET
.sym 14870 uch.urx.rx_ready_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 14872 $PACKER_VCC_NET
.sym 14875 $PACKER_VCC_NET
.sym 14884 uch.echo_rx_data[3]
.sym 14885 uch.ueu._b[0]
.sym 14902 uch.utx.bit_tick_SB_DFFSR_Q_D
.sym 14967 uch.utx.bit_tick_SB_DFFSR_Q_D
.sym 14975 clk$SB_IO_IN_$glb_clk
.sym 14976 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]_$glb_sr
.sym 14977 uch.ueu.rbuf[1][1]
.sym 14978 uch.ueu.rbuf[1][2]
.sym 14980 uch.ueu.tx_data_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 14984 uch.ueu.rbuf[1][3]
.sym 14994 $PACKER_VCC_NET
.sym 15001 uch.ueu.ctrl_S_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[2]
.sym 15003 uch.echo_rx_ready
.sym 15005 uch.ueu.tx_start_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 15011 uch.ueu.ctrl_S_SB_DFFESR_Q_2_D_SB_LUT4_O_I0[2]
.sym 15020 uch.utx.tx_shift[7]
.sym 15021 uch.ueu.tx_start_SB_LUT4_I0_O[1]
.sym 15022 uch.ueu.tx_start_SB_LUT4_I0_O[3]
.sym 15023 uch.utx.tx_shift_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 15024 uch.S_SB_DFFESR_Q_D[1]
.sym 15025 uch.utx.tx_shift_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 15026 uch.ueu.tx_start_SB_LUT4_I0_O[0]
.sym 15027 uch.utx.tx_shift_SB_DFFE_Q_4_D_SB_LUT4_O_I1[2]
.sym 15028 uch.echo_tx_data[2]
.sym 15029 uch.utx.bit_tick_SB_LUT4_I1_1_O
.sym 15030 uch.utx.tx_shift_SB_DFFE_Q_1_D_SB_LUT4_O_I1[1]
.sym 15031 uch.utx.tx_shift_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 15032 uch.ueu.tx_start_SB_LUT4_I0_O[3]
.sym 15034 uch.ueu.tx_start_SB_LUT4_I0_O[2]
.sym 15040 uch.utx.tx_shift_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 15041 uch.utx.tx_shift[5]
.sym 15042 uch.echo_tx_data[6]
.sym 15044 uch.utx.tx_shift[3]
.sym 15045 uch.utx.tx_shift[6]
.sym 15046 uch.utx.tx_shift_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 15048 uch.utx.tx_shift_SB_DFFE_Q_2_D_SB_LUT4_O_I1[2]
.sym 15051 uch.utx.tx_shift_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 15052 uch.utx.tx_shift_SB_DFFE_Q_2_D_SB_LUT4_O_I1[2]
.sym 15053 uch.ueu.tx_start_SB_LUT4_I0_O[3]
.sym 15054 uch.utx.tx_shift[5]
.sym 15057 uch.utx.tx_shift[3]
.sym 15058 uch.utx.tx_shift_SB_DFFE_Q_4_D_SB_LUT4_O_I1[2]
.sym 15059 uch.utx.tx_shift_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 15060 uch.ueu.tx_start_SB_LUT4_I0_O[3]
.sym 15063 uch.ueu.tx_start_SB_LUT4_I0_O[2]
.sym 15064 uch.ueu.tx_start_SB_LUT4_I0_O[1]
.sym 15065 uch.ueu.tx_start_SB_LUT4_I0_O[3]
.sym 15066 uch.ueu.tx_start_SB_LUT4_I0_O[0]
.sym 15069 uch.ueu.tx_start_SB_LUT4_I0_O[3]
.sym 15070 uch.utx.tx_shift_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 15071 uch.utx.tx_shift_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 15072 uch.utx.tx_shift[7]
.sym 15082 uch.S_SB_DFFESR_Q_D[1]
.sym 15083 uch.echo_tx_data[2]
.sym 15087 uch.S_SB_DFFESR_Q_D[1]
.sym 15088 uch.echo_tx_data[6]
.sym 15093 uch.utx.tx_shift_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 15094 uch.ueu.tx_start_SB_LUT4_I0_O[3]
.sym 15095 uch.utx.tx_shift_SB_DFFE_Q_1_D_SB_LUT4_O_I1[1]
.sym 15096 uch.utx.tx_shift[6]
.sym 15097 uch.utx.bit_tick_SB_LUT4_I1_1_O
.sym 15098 clk$SB_IO_IN_$glb_clk
.sym 15100 uch.echo_tx_data[6]
.sym 15101 uch.ueu.rbuf[0]_SB_LUT4_I1_O[2]
.sym 15102 uch.echo_tx_data[5]
.sym 15103 uch.ueu.ctrl_S_SB_DFFESR_Q_2_D_SB_LUT4_O_I0[2]
.sym 15104 uch.echo_tx_data[4]
.sym 15105 uch.echo_tx_data[1]
.sym 15106 uch.echo_tx_data[7]
.sym 15107 uch.ueu.line_len_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 15112 uch.ueu.tx_start_SB_LUT4_I2_1_O_SB_LUT4_I2_O[0]
.sym 15116 uch.utx.tx_shift[2]
.sym 15118 uch.ueu.tx_start_SB_LUT4_I0_O[3]
.sym 15121 uch.echo_en
.sym 15128 uch.ueu._b_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 15129 uch.ueu.tx_data_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 15135 uch.ueu.line_len_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 15141 uch.ueu.line_len_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 15143 uch.ueu.tx_data_SB_DFFESR_Q_E
.sym 15145 uch.S_SB_DFFESR_Q_D[1]
.sym 15147 uch.ueu.tx_start_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 15149 uch.ueu.ctrl_S[0]
.sym 15152 uch.ueu.ctrl_S[3]
.sym 15153 uch.ueu.ctrl_S[2]
.sym 15155 uch.echo_tx_data[3]
.sym 15160 uch.ueu.ctrl_S_SB_DFFESR_Q_2_D_SB_LUT4_O_I0[2]
.sym 15161 uch.ueu._b_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 15163 uch.ueu.tx_data_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 15165 uch.ueu.tx_data_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[0]
.sym 15167 uch.echo_tx_data[5]
.sym 15168 uch.echo_en_SB_DFFE_Q_D[1]
.sym 15169 uch.echo_tx_data[4]
.sym 15171 uch.ueu.tx_data_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 15172 uch.ueu.line_len_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 15175 uch.ueu.ctrl_S[0]
.sym 15176 uch.ueu._b_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 15177 uch.ueu.ctrl_S[2]
.sym 15181 uch.ueu.ctrl_S[3]
.sym 15183 uch.ueu.tx_start_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 15186 uch.ueu.line_len_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 15187 uch.ueu.ctrl_S_SB_DFFESR_Q_2_D_SB_LUT4_O_I0[2]
.sym 15188 uch.echo_en_SB_DFFE_Q_D[1]
.sym 15189 uch.ueu.tx_data_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 15193 uch.S_SB_DFFESR_Q_D[1]
.sym 15194 uch.echo_tx_data[3]
.sym 15200 uch.S_SB_DFFESR_Q_D[1]
.sym 15201 uch.echo_tx_data[5]
.sym 15205 uch.S_SB_DFFESR_Q_D[1]
.sym 15206 uch.echo_tx_data[4]
.sym 15210 uch.ueu.line_len_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 15211 uch.ueu.ctrl_S[0]
.sym 15212 uch.ueu._b_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 15213 uch.ueu.ctrl_S[2]
.sym 15216 uch.ueu.ctrl_S_SB_DFFESR_Q_2_D_SB_LUT4_O_I0[2]
.sym 15217 uch.ueu.tx_data_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 15218 uch.ueu.tx_data_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[0]
.sym 15219 uch.echo_en_SB_DFFE_Q_D[1]
.sym 15220 uch.ueu.tx_data_SB_DFFESR_Q_E
.sym 15221 clk$SB_IO_IN_$glb_clk
.sym 15222 uch.ueu._b_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 15223 uch.ueu.rbuf[3][5]
.sym 15224 uch.ueu.line_len_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 15225 uch.ueu.tx_data_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 15226 uch.ueu.ctrl_S_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 15227 uch.ueu.tx_start_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[1]
.sym 15228 uch.ueu.tx_start_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[0]
.sym 15229 uch.ueu.tx_data_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[1]
.sym 15230 uch.ueu.tx_data_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 15235 uch.ueu.ctrl_S_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[0]
.sym 15241 uch.echo_en_SB_DFFE_Q_D[1]
.sym 15243 uch.echo_rx_data[2]
.sym 15245 uch.ueu.line_len_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 15248 uch.echo_rx_data[4]
.sym 15249 uch.ueu.tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[3]
.sym 15250 uch.ueu._b[1]
.sym 15251 uch.ueu.tx_data_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[0]
.sym 15254 uch.ueu.rbuf[2]_SB_DFFE_Q_E
.sym 15264 uch.ueu.ctrl_S_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[0]
.sym 15265 uch.ueu.ctrl_S_SB_DFFESR_Q_R_SB_LUT4_O_I3[2]
.sym 15266 uch.ueu.ctrl_S_SB_DFFESR_Q_E[1]
.sym 15271 uch.ueu.ctrl_S_SB_DFFESR_Q_2_D_SB_LUT4_O_I0[3]
.sym 15272 uch.ueu.tx_start_SB_LUT4_I2_1_O_SB_LUT4_I2_O[1]
.sym 15273 uch.ueu.ctrl_S_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[2]
.sym 15275 uch.ueu.ctrl_S_SB_DFFESR_Q_2_D_SB_LUT4_O_I0[2]
.sym 15276 uch.ueu.ctrl_S[2]
.sym 15277 uch.ueu.ctrl_S_SB_DFFESR_Q_2_D_SB_LUT4_O_I0[0]
.sym 15280 uch.ueu.ctrl_S[0]
.sym 15281 uch.echo_en_SB_DFFE_Q_D[1]
.sym 15283 uch.ueu.ctrl_S_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 15285 uch.ueu.tx_start_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[0]
.sym 15289 uch.ueu.tx_start_SB_LUT4_I2_1_O_SB_LUT4_I2_O[0]
.sym 15290 uch.ueu.tx_start_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 15291 uch.ueu.ctrl_S_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 15292 uch.ueu.tx_start_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[1]
.sym 15293 uch.ueu.ctrl_S_SB_DFFESR_Q_R[1]
.sym 15297 uch.ueu.ctrl_S_SB_DFFESR_Q_2_D_SB_LUT4_O_I0[2]
.sym 15298 uch.echo_en_SB_DFFE_Q_D[1]
.sym 15299 uch.ueu.ctrl_S_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[0]
.sym 15303 uch.ueu.tx_start_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 15304 uch.ueu.tx_start_SB_LUT4_I2_1_O_SB_LUT4_I2_O[0]
.sym 15305 uch.ueu.tx_start_SB_LUT4_I2_1_O_SB_LUT4_I2_O[1]
.sym 15309 uch.ueu.ctrl_S_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 15310 uch.ueu.tx_start_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[1]
.sym 15311 uch.ueu.ctrl_S_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[2]
.sym 15312 uch.ueu.tx_start_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[0]
.sym 15315 uch.echo_en_SB_DFFE_Q_D[1]
.sym 15316 uch.ueu.ctrl_S_SB_DFFESR_Q_2_D_SB_LUT4_O_I0[2]
.sym 15317 uch.ueu.ctrl_S_SB_DFFESR_Q_2_D_SB_LUT4_O_I0[3]
.sym 15318 uch.ueu.ctrl_S_SB_DFFESR_Q_2_D_SB_LUT4_O_I0[0]
.sym 15321 uch.ueu.ctrl_S_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[0]
.sym 15322 uch.ueu.ctrl_S_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 15323 uch.ueu.ctrl_S_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[2]
.sym 15324 uch.echo_en_SB_DFFE_Q_D[1]
.sym 15327 uch.ueu.ctrl_S_SB_DFFESR_Q_R_SB_LUT4_O_I3[2]
.sym 15328 uch.ueu.ctrl_S[0]
.sym 15329 uch.ueu.ctrl_S[2]
.sym 15333 uch.ueu.ctrl_S_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[0]
.sym 15334 uch.echo_en_SB_DFFE_Q_D[1]
.sym 15335 uch.ueu.ctrl_S_SB_DFFESR_Q_2_D_SB_LUT4_O_I0[2]
.sym 15336 uch.ueu.ctrl_S_SB_DFFESR_Q_2_D_SB_LUT4_O_I0[3]
.sym 15339 uch.ueu.tx_start_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[1]
.sym 15340 uch.ueu.ctrl_S_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 15341 uch.ueu.tx_start_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[0]
.sym 15343 uch.ueu.ctrl_S_SB_DFFESR_Q_E[1]
.sym 15344 clk$SB_IO_IN_$glb_clk
.sym 15345 uch.ueu.ctrl_S_SB_DFFESR_Q_R[1]
.sym 15346 uch.ueu.tx_data_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[0]
.sym 15348 uch.ueu.tx_data_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 15349 uch.ueu.rbuf[2]_SB_LUT4_I1_O[2]
.sym 15350 uch.ueu.rbuf[1][4]
.sym 15351 uch.ueu.line_len_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 15352 uch.ueu.rbuf[1][5]
.sym 15353 uch.ueu.tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[3]
.sym 15362 uch.ueu.tx_data_SB_DFFESR_Q_E
.sym 15369 uch.echo_rx_data[4]
.sym 15370 uch.echo_rx_data[4]
.sym 15372 uch.ueu._b[0]
.sym 15375 uch.ueu.tx_start_SB_LUT4_I2_1_O_SB_LUT4_I2_O[0]
.sym 15377 uch.ueu._b_SB_DFFE_Q_E
.sym 15380 uch.ueu.tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[1]
.sym 15387 uch.ueu.ctrl_S[0]
.sym 15389 uch.ueu.tx_start_SB_LUT4_I2_O[3]
.sym 15390 uch.ueu.tx_data_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 15391 uch.ueu.tx_start_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 15392 uch.ueu.ctrl_S_SB_DFFESR_Q_R[1]
.sym 15395 uch.echo_tx_start
.sym 15396 uch.ueu.ctrl_S_SB_DFFESR_Q_E[0]
.sym 15398 uch.ueu.ctrl_S[3]
.sym 15399 uch.ueu.ctrl_S[2]
.sym 15400 uch.ueu.ctrl_S_SB_DFFESR_Q_E[1]
.sym 15401 uch.ueu.tx_start_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 15406 uch.echo_en
.sym 15408 uch.echo_rx_data[4]
.sym 15409 uch.ueu.tx_start_SB_LUT4_I2_O[2]
.sym 15413 uch.ueu._b_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 15414 uch.ueu.rbuf[2]_SB_DFFE_Q_E
.sym 15415 uch.ueu.tx_start_SB_LUT4_I2_O[1]
.sym 15420 uch.ueu.ctrl_S_SB_DFFESR_Q_E[1]
.sym 15422 uch.ueu.ctrl_S_SB_DFFESR_Q_E[0]
.sym 15426 uch.ueu.ctrl_S[2]
.sym 15427 uch.ueu.ctrl_S[0]
.sym 15428 uch.ueu.tx_start_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 15429 uch.ueu.ctrl_S[3]
.sym 15432 uch.ueu.ctrl_S[3]
.sym 15435 uch.ueu.tx_start_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 15438 uch.ueu.ctrl_S[2]
.sym 15439 uch.ueu.ctrl_S[0]
.sym 15440 uch.ueu._b_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 15445 uch.echo_tx_start
.sym 15447 uch.ueu.ctrl_S_SB_DFFESR_Q_R[1]
.sym 15450 uch.echo_en
.sym 15451 uch.ueu.tx_start_SB_LUT4_I2_O[3]
.sym 15452 uch.ueu.tx_start_SB_LUT4_I2_O[1]
.sym 15453 uch.ueu.tx_start_SB_LUT4_I2_O[2]
.sym 15456 uch.ueu.tx_start_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 15458 uch.ueu.ctrl_S_SB_DFFESR_Q_E[0]
.sym 15459 uch.ueu.tx_data_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 15464 uch.echo_rx_data[4]
.sym 15466 uch.ueu.rbuf[2]_SB_DFFE_Q_E
.sym 15467 clk$SB_IO_IN_$glb_clk
.sym 15470 uch.ueu._b[1]
.sym 15471 uch.ueu._b[2]
.sym 15472 uch.ueu.tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[1]
.sym 15473 uch.ueu.rbuf[2]_SB_LUT4_I2_O[1]
.sym 15474 uch.ueu.rbuf[2]_SB_LUT4_I1_O[1]
.sym 15475 uch.ueu.tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 15476 uch.ueu._b[0]
.sym 15485 uch.echo_rx_data[3]
.sym 15492 uch.echo_rx_data[5]
.sym 15500 uch.echo_rx_ready
.sym 15513 uch.echo_en
.sym 15518 uch.echo_rx_data[0]
.sym 15519 uch.echo_rx_data[6]
.sym 15520 uch.ueu._b_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 15523 uch.echo_rx_data[7]
.sym 15528 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 15534 uch.echo_tx_start
.sym 15535 uch.echo_en_SB_DFFE_Q_D[1]
.sym 15536 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 15537 uch.ueu.rbuf[2]_SB_DFFE_Q_E
.sym 15538 uch.ueu.tx_start_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 15541 uch.echo_en_SB_DFFE_Q_D[2]
.sym 15543 uch.echo_en_SB_DFFE_Q_D[2]
.sym 15545 uch.echo_en_SB_DFFE_Q_D[1]
.sym 15546 uch.ueu.tx_start_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 15550 uch.echo_en_SB_DFFE_Q_D[1]
.sym 15551 uch.echo_en
.sym 15552 uch.echo_en_SB_DFFE_Q_D[2]
.sym 15555 uch.echo_en_SB_DFFE_Q_D[1]
.sym 15556 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 15557 uch.echo_en_SB_DFFE_Q_D[2]
.sym 15558 uch.ueu._b_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 15563 uch.echo_rx_data[0]
.sym 15569 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 15570 uch.echo_tx_start
.sym 15574 uch.echo_rx_data[6]
.sym 15581 uch.echo_en_SB_DFFE_Q_D[2]
.sym 15586 uch.echo_rx_data[7]
.sym 15589 uch.ueu.rbuf[2]_SB_DFFE_Q_E
.sym 15590 clk$SB_IO_IN_$glb_clk
.sym 15593 uch.ueu._e[1]
.sym 15594 uch.ueu._e[2]
.sym 15595 uch.ueu.rbuf[2]_SB_DFFE_Q_E
.sym 15597 uch.ueu._b_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 15598 uch.ueu._b_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 15599 uch.echo_en_SB_DFFE_Q_D[2]
.sym 15614 uch.echo_rx_data[0]
.sym 15615 uch.echo_rx_data[6]
.sym 15661 uch.utx.bit_tick_SB_LUT4_I1_O
.sym 15679 uch.utx.bit_tick_SB_LUT4_I1_O
.sym 15737 uch.echo_rx_data[7]
.sym 15850 RX$SB_IO_IN
.sym 16553 uch.urx.rx_ready_SB_DFF_Q_D_SB_LUT4_O_I3[0]
.sym 16554 uch.urx.rx_data_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 16556 uch.urx.rx_data_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 16559 uch.urx.rx_data_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 16560 uch.urx.rx_state_SB_DFFESR_Q_R[1]
.sym 16617 uch.urx.tickgen.acc[0]
.sym 16666 uch.urx.tickgen.acc[0]
.sym 16675 clk$SB_IO_IN_$glb_clk
.sym 16682 uch.urx.os_cnt[1]
.sym 16683 uch.urx.os_cnt[2]
.sym 16684 uch.urx.os_cnt_SB_DFFESR_Q_R[1]
.sym 16685 uch.urx.os_cnt_SB_DFFESR_Q_R[2]
.sym 16686 uch.urx.rx_data_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 16687 uch.urx.os_cnt_SB_DFFESR_Q_R[3]
.sym 16688 uch.urx.os_cnt[0]
.sym 16731 uch.urx.rx_ready_SB_DFF_Q_D_SB_LUT4_O_I3[0]
.sym 16733 uch.urx.rx_data_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 16737 uch.urx.rx_data_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 16742 uch.urx.os_cnt_SB_DFFESR_Q_R[0]
.sym 16744 uch.echo_rx_ready
.sym 16746 uch.urx.os_cnt_SB_DFFESR_Q_R[0]
.sym 16758 $PACKER_VCC_NET
.sym 16763 uch.urx.tickgen.acc[5]
.sym 16764 uch.urx.tickgen.acc[0]
.sym 16766 $PACKER_VCC_NET
.sym 16767 uch.urx.tickgen.acc[1]
.sym 16776 uch.urx.tickgen.acc[2]
.sym 16777 uch.urx.tickgen.acc[3]
.sym 16780 uch.urx.tickgen.acc[6]
.sym 16786 uch.urx.tickgen.acc[4]
.sym 16789 uch.urx.tickgen.acc[7]
.sym 16790 $nextpnr_ICESTORM_LC_8$O
.sym 16793 uch.urx.tickgen.acc[0]
.sym 16796 uch.urx.tickgen.acc_SB_DFF_Q_12_D_SB_LUT4_O_I3
.sym 16798 uch.urx.tickgen.acc[1]
.sym 16800 uch.urx.tickgen.acc[0]
.sym 16802 uch.urx.tickgen.acc_SB_DFF_Q_11_D_SB_LUT4_O_I3
.sym 16804 $PACKER_VCC_NET
.sym 16805 uch.urx.tickgen.acc[2]
.sym 16806 uch.urx.tickgen.acc_SB_DFF_Q_12_D_SB_LUT4_O_I3
.sym 16808 uch.urx.tickgen.acc_SB_DFF_Q_10_D_SB_LUT4_O_I3
.sym 16811 uch.urx.tickgen.acc[3]
.sym 16812 uch.urx.tickgen.acc_SB_DFF_Q_11_D_SB_LUT4_O_I3
.sym 16814 uch.urx.tickgen.acc_SB_DFF_Q_9_D_SB_LUT4_O_I3
.sym 16816 uch.urx.tickgen.acc[4]
.sym 16817 $PACKER_VCC_NET
.sym 16818 uch.urx.tickgen.acc_SB_DFF_Q_10_D_SB_LUT4_O_I3
.sym 16820 uch.urx.tickgen.acc_SB_DFF_Q_8_D_SB_LUT4_O_I3
.sym 16823 uch.urx.tickgen.acc[5]
.sym 16824 uch.urx.tickgen.acc_SB_DFF_Q_9_D_SB_LUT4_O_I3
.sym 16826 uch.urx.tickgen.acc_SB_DFF_Q_7_D_SB_LUT4_O_I3
.sym 16828 $PACKER_VCC_NET
.sym 16829 uch.urx.tickgen.acc[6]
.sym 16830 uch.urx.tickgen.acc_SB_DFF_Q_8_D_SB_LUT4_O_I3
.sym 16832 uch.urx.tickgen.acc_SB_DFF_Q_6_D_SB_LUT4_O_I3
.sym 16834 uch.urx.tickgen.acc[7]
.sym 16835 $PACKER_VCC_NET
.sym 16836 uch.urx.tickgen.acc_SB_DFF_Q_7_D_SB_LUT4_O_I3
.sym 16838 clk$SB_IO_IN_$glb_clk
.sym 16842 uch.echo_rx_ready
.sym 16843 RX_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_DFFE_D_Q[0]
.sym 16845 uch.urx.rx_ready_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 16846 uch.urx.rx_ready_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 16853 uch.urx.os_cnt_SB_DFFESR_Q_R[3]
.sym 16866 uch.ueu.rbuf[1]_SB_DFFE_Q_E
.sym 16869 uch.echo_rx_data[2]
.sym 16871 uch.ueu.rbuf[0]_SB_DFFE_Q_E
.sym 16876 uch.urx.tickgen.acc_SB_DFF_Q_6_D_SB_LUT4_O_I3
.sym 16883 $PACKER_VCC_NET
.sym 16886 $PACKER_VCC_NET
.sym 16887 uch.urx.tickgen.acc[14]
.sym 16891 uch.urx.tickgen.acc[10]
.sym 16894 uch.urx.tickgen.acc[13]
.sym 16897 uch.urx.tickgen.acc[8]
.sym 16898 uch.urx.tickgen.acc[9]
.sym 16900 uch.urx.tickgen.acc[11]
.sym 16901 uch.urx.tickgen.acc[12]
.sym 16913 uch.urx.tickgen.acc_SB_DFF_Q_5_D_SB_LUT4_O_I3
.sym 16915 $PACKER_VCC_NET
.sym 16916 uch.urx.tickgen.acc[8]
.sym 16917 uch.urx.tickgen.acc_SB_DFF_Q_6_D_SB_LUT4_O_I3
.sym 16919 uch.urx.tickgen.acc_SB_DFF_Q_4_D_SB_LUT4_O_I3
.sym 16922 uch.urx.tickgen.acc[9]
.sym 16923 uch.urx.tickgen.acc_SB_DFF_Q_5_D_SB_LUT4_O_I3
.sym 16925 uch.urx.tickgen.acc_SB_DFF_Q_3_D_SB_LUT4_O_I3
.sym 16927 uch.urx.tickgen.acc[10]
.sym 16929 uch.urx.tickgen.acc_SB_DFF_Q_4_D_SB_LUT4_O_I3
.sym 16931 uch.urx.tickgen.acc_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 16933 $PACKER_VCC_NET
.sym 16934 uch.urx.tickgen.acc[11]
.sym 16935 uch.urx.tickgen.acc_SB_DFF_Q_3_D_SB_LUT4_O_I3
.sym 16937 uch.urx.tickgen.acc_SB_DFF_Q_1_D_SB_LUT4_O_I3
.sym 16940 uch.urx.tickgen.acc[12]
.sym 16941 uch.urx.tickgen.acc_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 16943 uch.urx.os_tick_SB_DFF_Q_D_SB_CARRY_CO_CI
.sym 16945 uch.urx.tickgen.acc[13]
.sym 16947 uch.urx.tickgen.acc_SB_DFF_Q_1_D_SB_LUT4_O_I3
.sym 16949 $nextpnr_ICESTORM_LC_9$I3
.sym 16952 uch.urx.tickgen.acc[14]
.sym 16953 uch.urx.os_tick_SB_DFF_Q_D_SB_CARRY_CO_CI
.sym 16959 $nextpnr_ICESTORM_LC_9$I3
.sym 16961 clk$SB_IO_IN_$glb_clk
.sym 16965 uch.ueu.rbuf[0][2]
.sym 16976 uch.ueu.ctrl_S_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[2]
.sym 16978 uch.ueu.ctrl_S_SB_DFFESR_Q_2_D_SB_LUT4_O_I0[2]
.sym 16982 uch.ueu.tx_start_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 16986 uch.echo_rx_ready
.sym 16987 uch.echo_rx_ready
.sym 16990 uch.ueu.tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[2]
.sym 16991 uch.ueu._b[0]
.sym 16993 uch.ueu.ctrl_S_SB_DFFESR_Q_2_D_SB_LUT4_O_I0[2]
.sym 17086 uch.ueu.tx_data_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 17088 uch.ueu.rbuf[3][2]
.sym 17089 uch.ueu.rbuf[3][1]
.sym 17092 uch.ueu.rbuf[3][3]
.sym 17116 uch.ueu.ctrl_S_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 17117 uch.ueu.tx_data_SB_DFFESR_Q_E
.sym 17129 uch.echo_rx_data[3]
.sym 17130 uch.ueu._b[0]
.sym 17136 uch.echo_rx_data[2]
.sym 17137 uch.ueu.rbuf[0][2]
.sym 17138 uch.ueu.rbuf[1]_SB_DFFE_Q_E
.sym 17140 uch.echo_rx_data[1]
.sym 17152 uch.ueu.rbuf[1][2]
.sym 17160 uch.echo_rx_data[1]
.sym 17167 uch.echo_rx_data[2]
.sym 17178 uch.ueu._b[0]
.sym 17180 uch.ueu.rbuf[0][2]
.sym 17181 uch.ueu.rbuf[1][2]
.sym 17205 uch.echo_rx_data[3]
.sym 17206 uch.ueu.rbuf[1]_SB_DFFE_Q_E
.sym 17207 clk$SB_IO_IN_$glb_clk
.sym 17209 uch.ueu.line_len_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 17210 uch.ueu.rbuf[0]_SB_LUT4_I1_O[1]
.sym 17211 uch.ueu.rbuf[2][5]
.sym 17212 uch.ueu.rbuf[2][2]
.sym 17213 uch.ueu.tx_data_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 17214 uch.ueu.rbuf[2][3]
.sym 17215 uch.ueu.rbuf[2][1]
.sym 17216 uch.ueu.tx_data_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 17221 uch.echo_rx_data[3]
.sym 17228 uch.echo_rx_data[1]
.sym 17232 uch.echo_rx_data[2]
.sym 17235 uch.ueu.rbuf[0]_SB_DFFE_Q_E
.sym 17242 uch.ueu.ctrl_S_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 17243 uch.urx.os_cnt_SB_DFFESR_Q_R[0]
.sym 17250 uch.ueu.rbuf[1][1]
.sym 17252 uch.ueu.tx_data_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 17253 uch.ueu.ctrl_S_SB_DFFESR_Q_2_D_SB_LUT4_O_I0[2]
.sym 17254 uch.ueu.tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[1]
.sym 17255 uch.ueu.ctrl_S_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[0]
.sym 17256 uch.ueu.tx_data_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[1]
.sym 17258 uch.ueu.tx_data_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 17259 uch.echo_en_SB_DFFE_Q_D[1]
.sym 17260 uch.ueu.tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[2]
.sym 17261 uch.ueu.tx_data_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 17264 uch.ueu._b[0]
.sym 17265 uch.ueu.tx_data_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 17266 uch.ueu.ctrl_S_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 17269 uch.ueu.rbuf[0][1]
.sym 17270 uch.ueu.tx_data_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 17272 uch.ueu.tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[3]
.sym 17273 uch.ueu._b[1]
.sym 17274 uch.ueu.line_len_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 17276 uch.ueu.line_len_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 17277 uch.ueu.tx_data_SB_DFFESR_Q_E
.sym 17279 uch.ueu._b_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 17283 uch.echo_en_SB_DFFE_Q_D[1]
.sym 17285 uch.ueu.tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[3]
.sym 17289 uch.ueu._b[0]
.sym 17290 uch.ueu.rbuf[1][1]
.sym 17291 uch.ueu.rbuf[0][1]
.sym 17295 uch.ueu.ctrl_S_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 17296 uch.ueu.ctrl_S_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[0]
.sym 17297 uch.echo_en_SB_DFFE_Q_D[1]
.sym 17301 uch.ueu.line_len_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 17302 uch.ueu.tx_data_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 17303 uch.ueu.line_len_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 17304 uch.ueu.tx_data_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 17307 uch.ueu.tx_data_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 17309 uch.echo_en_SB_DFFE_Q_D[1]
.sym 17313 uch.ueu.ctrl_S_SB_DFFESR_Q_2_D_SB_LUT4_O_I0[2]
.sym 17314 uch.ueu.tx_data_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[1]
.sym 17316 uch.echo_en_SB_DFFE_Q_D[1]
.sym 17319 uch.ueu.tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[1]
.sym 17320 uch.ueu.tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[2]
.sym 17321 uch.echo_en_SB_DFFE_Q_D[1]
.sym 17322 uch.ueu._b[1]
.sym 17325 uch.ueu._b[1]
.sym 17326 uch.ueu.tx_data_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 17327 uch.ueu.tx_data_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 17329 uch.ueu.tx_data_SB_DFFESR_Q_E
.sym 17330 clk$SB_IO_IN_$glb_clk
.sym 17331 uch.ueu._b_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 17333 uch.ueu.rbuf[0][3]
.sym 17335 uch.ueu.rbuf[0][1]
.sym 17337 uch.ueu.rbuf[0][4]
.sym 17338 uch.ueu.rbuf[0][0]
.sym 17345 uch.echo_rx_data[4]
.sym 17350 uch.ueu.tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[1]
.sym 17352 uch.ueu.ctrl_S_SB_DFFESR_Q_2_D_SB_LUT4_O_I0[2]
.sym 17353 uch.echo_rx_data[3]
.sym 17356 uch.ueu.rbuf[2][5]
.sym 17357 uch.ueu.rbuf[1]_SB_DFFE_Q_E
.sym 17358 uch.ueu._b[1]
.sym 17361 uch.ueu.rbuf[3]_SB_DFFE_Q_E
.sym 17362 RX_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_DFFE_D_Q[0]
.sym 17363 uch.echo_rx_data[1]
.sym 17364 uch.ueu.rbuf[3]_SB_DFFE_Q_E
.sym 17367 uch.ueu.rbuf[0]_SB_DFFE_Q_E
.sym 17373 uch.ueu.tx_data_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[0]
.sym 17374 uch.ueu.rbuf[0]_SB_LUT4_I1_O[2]
.sym 17375 uch.ueu.rbuf[3]_SB_DFFE_Q_E
.sym 17380 uch.echo_rx_data[5]
.sym 17381 uch.ueu.line_len_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 17382 uch.ueu.rbuf[0]_SB_LUT4_I1_O[1]
.sym 17383 uch.ueu.tx_data_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 17386 uch.ueu.line_len_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 17388 uch.ueu.line_len_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 17390 uch.ueu.line_len_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 17391 uch.ueu._b[1]
.sym 17395 uch.ueu.tx_data_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[1]
.sym 17401 uch.ueu.ctrl_S_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 17403 uch.ueu.tx_data_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[1]
.sym 17409 uch.echo_rx_data[5]
.sym 17412 uch.ueu.ctrl_S_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 17413 uch.ueu.tx_data_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[0]
.sym 17414 uch.ueu.tx_data_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 17415 uch.ueu.tx_data_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[1]
.sym 17418 uch.ueu.tx_data_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[0]
.sym 17419 uch.ueu.ctrl_S_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 17420 uch.ueu.tx_data_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[1]
.sym 17421 uch.ueu.tx_data_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 17424 uch.ueu.line_len_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 17425 uch.ueu.line_len_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 17426 uch.ueu.line_len_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 17427 uch.ueu.line_len_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 17430 uch.ueu.line_len_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 17432 uch.ueu.line_len_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 17433 uch.ueu.line_len_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 17436 uch.ueu.ctrl_S_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 17437 uch.ueu.tx_data_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[0]
.sym 17438 uch.ueu.tx_data_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 17439 uch.ueu.tx_data_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[1]
.sym 17442 uch.ueu._b[1]
.sym 17443 uch.ueu.rbuf[0]_SB_LUT4_I1_O[2]
.sym 17444 uch.ueu.rbuf[0]_SB_LUT4_I1_O[1]
.sym 17449 uch.ueu.tx_data_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[0]
.sym 17450 uch.ueu.tx_data_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[1]
.sym 17451 uch.ueu.line_len_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 17452 uch.ueu.rbuf[3]_SB_DFFE_Q_E
.sym 17453 clk$SB_IO_IN_$glb_clk
.sym 17456 uch.ueu.rbuf[1]_SB_LUT4_I1_O[2]
.sym 17457 uch.ueu.rbuf[2]_SB_LUT4_I2_O[2]
.sym 17458 uch.ueu.rbuf[1]_SB_LUT4_I1_O[1]
.sym 17459 uch.ueu.ctrl_S_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 17460 uch.ueu.rbuf[0][5]
.sym 17461 uch.ueu.rbuf[0][6]
.sym 17462 uch.ueu.tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]
.sym 17475 uch.ueu.ctrl_S_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 17477 uch.echo_rx_data[4]
.sym 17479 uch.echo_rx_ready
.sym 17482 uch.ueu._b[0]
.sym 17488 uch.echo_rx_data[3]
.sym 17489 uch.ueu.tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[2]
.sym 17497 uch.ueu._b[1]
.sym 17499 uch.ueu.rbuf[2]_SB_LUT4_I1_O[2]
.sym 17500 uch.ueu.rbuf[2]_SB_LUT4_I2_O[1]
.sym 17501 uch.ueu.rbuf[0][4]
.sym 17502 uch.ueu.tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 17503 uch.ueu.tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[3]
.sym 17505 uch.ueu._b[1]
.sym 17507 uch.ueu.tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[1]
.sym 17508 uch.echo_rx_data[5]
.sym 17509 uch.ueu.rbuf[2]_SB_LUT4_I1_O[1]
.sym 17511 uch.ueu._b[0]
.sym 17515 uch.ueu.tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[2]
.sym 17519 uch.ueu.tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]
.sym 17521 uch.echo_rx_data[4]
.sym 17522 uch.ueu.rbuf[2]_SB_LUT4_I2_O[2]
.sym 17523 uch.ueu.rbuf[1]_SB_DFFE_Q_E
.sym 17524 uch.ueu.rbuf[1][4]
.sym 17530 uch.ueu._b[1]
.sym 17531 uch.ueu.rbuf[2]_SB_LUT4_I2_O[1]
.sym 17532 uch.ueu.rbuf[2]_SB_LUT4_I2_O[2]
.sym 17541 uch.ueu.rbuf[2]_SB_LUT4_I1_O[1]
.sym 17542 uch.ueu._b[1]
.sym 17544 uch.ueu.rbuf[2]_SB_LUT4_I1_O[2]
.sym 17547 uch.ueu.rbuf[0][4]
.sym 17549 uch.ueu.rbuf[1][4]
.sym 17550 uch.ueu._b[0]
.sym 17553 uch.echo_rx_data[4]
.sym 17559 uch.ueu.tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[3]
.sym 17560 uch.ueu._b[1]
.sym 17561 uch.ueu.tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[2]
.sym 17562 uch.ueu.tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[1]
.sym 17568 uch.echo_rx_data[5]
.sym 17571 uch.ueu.tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]
.sym 17573 uch.ueu._b[1]
.sym 17574 uch.ueu.tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 17575 uch.ueu.rbuf[1]_SB_DFFE_Q_E
.sym 17576 clk$SB_IO_IN_$glb_clk
.sym 17578 uch.ueu.rbuf[1]_SB_DFFE_Q_E
.sym 17579 uch.ueu.rbuf[1][7]
.sym 17580 uch.ueu.rbuf[3]_SB_DFFE_Q_E
.sym 17581 uch.ueu.tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[2]
.sym 17582 uch.ueu.rbuf[1][0]
.sym 17583 uch.ueu.rbuf[0]_SB_DFFE_Q_E
.sym 17584 uch.ueu.rbuf[2]_SB_DFFE_Q_E
.sym 17585 uch.ueu.rbuf[1][6]
.sym 17595 uch.prompt_str_SB_DFFE_Q_E
.sym 17597 uch.echo_rx_data[6]
.sym 17600 uch.echo_rx_data[5]
.sym 17605 uch.echo_rx_data[0]
.sym 17607 uch.echo_rx_data[6]
.sym 17609 uch.ueu.rbuf[1]_SB_DFFE_Q_E
.sym 17622 uch.ueu.rbuf[2][0]
.sym 17624 uch.ueu.rbuf[2][6]
.sym 17626 uch.ueu.rbuf[2][7]
.sym 17628 uch.ueu._b[1]
.sym 17629 uch.ueu._b[2]
.sym 17630 uch.ueu._b_SB_DFFE_Q_E
.sym 17634 uch.ueu._b[0]
.sym 17635 uch.ueu.rbuf[3][6]
.sym 17637 uch.ueu.rbuf[3][4]
.sym 17642 uch.ueu._b[0]
.sym 17644 uch.ueu.rbuf[3][7]
.sym 17646 uch.ueu.rbuf[3][0]
.sym 17650 uch.ueu.rbuf[2][4]
.sym 17651 $nextpnr_ICESTORM_LC_7$O
.sym 17653 uch.ueu._b[0]
.sym 17657 uch.ueu._b_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 17659 uch.ueu._b[1]
.sym 17661 uch.ueu._b[0]
.sym 17665 uch.ueu._b[2]
.sym 17667 uch.ueu._b_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 17670 uch.ueu._b[0]
.sym 17671 uch.ueu.rbuf[3][7]
.sym 17672 uch.ueu.rbuf[2][7]
.sym 17677 uch.ueu._b[0]
.sym 17678 uch.ueu.rbuf[3][0]
.sym 17679 uch.ueu.rbuf[2][0]
.sym 17683 uch.ueu.rbuf[2][4]
.sym 17684 uch.ueu._b[0]
.sym 17685 uch.ueu.rbuf[3][4]
.sym 17689 uch.ueu.rbuf[2][6]
.sym 17690 uch.ueu.rbuf[3][6]
.sym 17691 uch.ueu._b[0]
.sym 17696 uch.ueu._b[0]
.sym 17698 uch.ueu._b_SB_DFFE_Q_E
.sym 17699 clk$SB_IO_IN_$glb_clk
.sym 17701 uch.ueu.rbuf[3][6]
.sym 17702 uch.ueu.rbuf[3][7]
.sym 17703 uch.ueu.rbuf[3][4]
.sym 17704 uch.ueu.rbuf[3][0]
.sym 17713 uch.echo_rx_data[4]
.sym 17714 uch.ueu.rbuf[2]_SB_DFFE_Q_E
.sym 17717 uch.echo_rx_data[0]
.sym 17720 uch.echo_rx_data[6]
.sym 17724 uch.ueu.rbuf[0][7]
.sym 17731 uch.ueu.rbuf[0]_SB_DFFE_Q_E
.sym 17743 uch.ueu._b[1]
.sym 17744 uch.ueu._b[2]
.sym 17748 uch.ueu.rbuf[2]_SB_DFFE_Q_E
.sym 17749 uch.ueu._b[0]
.sym 17751 uch.ueu._e[1]
.sym 17752 uch.ueu._e[2]
.sym 17753 uch.echo_rx_ready
.sym 17756 uch.ueu._b_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 17771 uch.ueu._b_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 17774 $nextpnr_ICESTORM_LC_10$O
.sym 17777 uch.ueu._b_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 17780 uch.ueu._e_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 17782 uch.ueu._e[1]
.sym 17784 uch.ueu._b_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 17788 uch.ueu._e[2]
.sym 17790 uch.ueu._e_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 17794 uch.ueu.rbuf[2]_SB_DFFE_Q_E
.sym 17806 uch.ueu._b_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 17811 uch.ueu._e[1]
.sym 17812 uch.ueu._b[1]
.sym 17813 uch.ueu._b[2]
.sym 17814 uch.ueu._e[2]
.sym 17817 uch.ueu._b[0]
.sym 17819 uch.ueu._b_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 17820 uch.ueu._b_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 17821 uch.echo_rx_ready
.sym 17822 clk$SB_IO_IN_$glb_clk
.sym 17824 RX_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_DFFE_D_Q[3]
.sym 17825 RX_SB_LUT4_I3_O_SB_DFFE_D_Q
.sym 17840 uch.echo_rx_data[7]
.sym 17850 RX_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_DFFE_D_Q[0]
.sym 18716 uch.urx.rx_state_SB_DFFESR_Q_R[1]
.sym 18717 uch.urx.rx_data_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 18719 uch.urx.rx_ready_SB_DFF_Q_D_SB_LUT4_O_I3[0]
.sym 18722 uch.urx.rx_data_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 18728 uch.urx.rx_data_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 18730 uch.urx.rx_data_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 18734 uch.urx.rx_state_SB_DFFESR_Q_R[1]
.sym 18736 uch.urx.rx_data_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 18737 uch.urx.rx_data_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 18738 uch.urx.rx_ready_SB_DFF_Q_D_SB_LUT4_O_I3[0]
.sym 18739 uch.urx.rx_data_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 18742 uch.urx.rx_data_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 18743 uch.urx.rx_data_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 18744 uch.urx.rx_data_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 18745 uch.urx.rx_ready_SB_DFF_Q_D_SB_LUT4_O_I3[0]
.sym 18754 uch.urx.rx_data_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 18755 uch.urx.rx_data_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 18756 uch.urx.rx_data_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 18757 uch.urx.rx_ready_SB_DFF_Q_D_SB_LUT4_O_I3[0]
.sym 18774 uch.urx.rx_state_SB_DFFESR_Q_R[1]
.sym 18775 uch.urx.rx_data_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 18778 uch.urx.rx_data_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 18779 uch.urx.rx_data_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 18781 uch.urx.rx_ready_SB_DFF_Q_D_SB_LUT4_O_I3[0]
.sym 18782 uch.urx.rx_data_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 18783 clk$SB_IO_IN_$glb_clk
.sym 18784 uch.urx.rx_state_SB_DFFESR_Q_R[1]
.sym 18835 uch.urx.rx_data_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 18856 uch.urx.rx_state_SB_DFFESR_Q_R[1]
.sym 18866 uch.urx.rx_ready_SB_DFF_Q_D_SB_LUT4_O_I3[0]
.sym 18867 uch.urx.rx_data_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 18869 uch.urx.rx_data_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 18870 uch.urx.os_cnt_SB_DFFESR_Q_R[3]
.sym 18872 uch.urx.rx_data_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 18873 uch.urx.os_cnt[0]
.sym 18876 uch.urx.os_cnt[2]
.sym 18877 RX_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_DFFE_D_Q[0]
.sym 18878 uch.urx.os_cnt_SB_DFFESR_Q_R[2]
.sym 18880 uch.urx.os_cnt_SB_DFFESR_Q_R[3]
.sym 18881 uch.urx.os_cnt[0]
.sym 18891 uch.urx.os_cnt[1]
.sym 18893 uch.urx.os_cnt_SB_DFFESR_Q_R[1]
.sym 18897 uch.urx.os_cnt_SB_DFFESR_Q_R[0]
.sym 18898 $nextpnr_ICESTORM_LC_2$O
.sym 18900 uch.urx.os_cnt[0]
.sym 18904 uch.urx.os_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 18906 uch.urx.os_cnt[1]
.sym 18908 uch.urx.os_cnt[0]
.sym 18912 uch.urx.os_cnt[2]
.sym 18914 uch.urx.os_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 18917 uch.urx.os_cnt[2]
.sym 18918 RX_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_DFFE_D_Q[0]
.sym 18919 uch.urx.os_cnt[0]
.sym 18920 uch.urx.os_cnt[1]
.sym 18923 uch.urx.rx_data_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 18924 uch.urx.rx_data_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 18925 uch.urx.rx_ready_SB_DFF_Q_D_SB_LUT4_O_I3[0]
.sym 18926 uch.urx.rx_data_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 18929 uch.urx.os_cnt_SB_DFFESR_Q_R[2]
.sym 18930 uch.urx.os_cnt_SB_DFFESR_Q_R[0]
.sym 18931 uch.urx.os_cnt_SB_DFFESR_Q_R[3]
.sym 18932 uch.urx.os_cnt_SB_DFFESR_Q_R[1]
.sym 18935 uch.urx.rx_ready_SB_DFF_Q_D_SB_LUT4_O_I3[0]
.sym 18936 uch.urx.rx_data_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 18937 uch.urx.rx_data_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 18938 uch.urx.rx_data_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 18941 uch.urx.os_cnt[0]
.sym 18945 RX_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_DFFE_D_Q[0]
.sym 18946 clk$SB_IO_IN_$glb_clk
.sym 18947 uch.urx.os_cnt_SB_DFFESR_Q_R[3]
.sym 18958 RX_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_DFFE_D_Q[0]
.sym 18960 uch.ueu.ctrl_S_SB_DFFESR_Q_2_D_SB_LUT4_O_I0[2]
.sym 18979 uch.urx.rx_data_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 18992 uch.urx.os_cnt_SB_DFFESR_Q_R[1]
.sym 18995 uch.urx.rx_data_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 18997 uch.urx.rx_ready_SB_DFF_Q_D_SB_LUT4_O_I3[0]
.sym 18999 uch.urx.rx_data_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 19000 uch.urx.os_cnt_SB_DFFESR_Q_R[1]
.sym 19002 uch.urx.rx_data_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 19003 uch.urx.os_cnt_SB_DFFESR_Q_R[0]
.sym 19004 uch.urx.os_tick_SB_DFF_Q_D
.sym 19019 uch.urx.rx_ready_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 19035 uch.urx.rx_ready_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 19036 uch.urx.os_cnt_SB_DFFESR_Q_R[1]
.sym 19037 uch.urx.rx_ready_SB_DFF_Q_D_SB_LUT4_O_I3[0]
.sym 19043 uch.urx.os_tick_SB_DFF_Q_D
.sym 19052 uch.urx.rx_data_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 19054 uch.urx.os_cnt_SB_DFFESR_Q_R[1]
.sym 19058 uch.urx.rx_data_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 19059 uch.urx.rx_data_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 19060 uch.urx.rx_data_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 19061 uch.urx.os_cnt_SB_DFFESR_Q_R[0]
.sym 19069 clk$SB_IO_IN_$glb_clk
.sym 19091 RX_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_DFFE_D_Q[0]
.sym 19092 uch.ueu.ctrl_S_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 19097 uch.ueu.rbuf[2]_SB_DFFE_Q_E
.sym 19102 uch.urx.rx_ready_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 19121 uch.echo_rx_data[2]
.sym 19123 uch.ueu.rbuf[0]_SB_DFFE_Q_E
.sym 19157 uch.echo_rx_data[2]
.sym 19191 uch.ueu.rbuf[0]_SB_DFFE_Q_E
.sym 19192 clk$SB_IO_IN_$glb_clk
.sym 19226 uch.echo_rx_data[5]
.sym 19235 uch.ueu._b[0]
.sym 19237 uch.ueu.rbuf[3]_SB_DFFE_Q_E
.sym 19239 uch.echo_rx_data[2]
.sym 19243 uch.echo_rx_data[1]
.sym 19246 uch.ueu.rbuf[2][2]
.sym 19248 uch.echo_rx_data[3]
.sym 19261 uch.ueu.rbuf[3][2]
.sym 19268 uch.ueu._b[0]
.sym 19270 uch.ueu.rbuf[2][2]
.sym 19271 uch.ueu.rbuf[3][2]
.sym 19282 uch.echo_rx_data[2]
.sym 19288 uch.echo_rx_data[1]
.sym 19304 uch.echo_rx_data[3]
.sym 19314 uch.ueu.rbuf[3]_SB_DFFE_Q_E
.sym 19315 clk$SB_IO_IN_$glb_clk
.sym 19328 uch.ueu.rbuf[1]_SB_DFFE_Q_E
.sym 19329 uch.echo_rx_data[1]
.sym 19331 uch.ueu.rbuf[3]_SB_DFFE_Q_E
.sym 19335 uch.echo_rx_data[2]
.sym 19360 uch.echo_rx_data[3]
.sym 19361 uch.ueu.rbuf[3][1]
.sym 19364 uch.ueu.rbuf[2][1]
.sym 19365 uch.ueu._b[0]
.sym 19367 uch.ueu.rbuf[0][3]
.sym 19369 uch.ueu.rbuf[2]_SB_DFFE_Q_E
.sym 19370 uch.ueu.tx_data_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 19371 uch.ueu.rbuf[2][3]
.sym 19372 uch.ueu.rbuf[3][3]
.sym 19380 uch.ueu._b[1]
.sym 19381 uch.ueu.tx_data_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 19385 uch.echo_rx_data[1]
.sym 19386 uch.echo_rx_data[5]
.sym 19388 uch.echo_rx_data[2]
.sym 19389 uch.ueu.rbuf[1][3]
.sym 19392 uch.ueu.tx_data_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 19393 uch.ueu._b[1]
.sym 19394 uch.ueu.tx_data_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 19397 uch.ueu.rbuf[3][1]
.sym 19398 uch.ueu.rbuf[2][1]
.sym 19399 uch.ueu._b[0]
.sym 19406 uch.echo_rx_data[5]
.sym 19409 uch.echo_rx_data[2]
.sym 19415 uch.ueu.rbuf[0][3]
.sym 19416 uch.ueu._b[0]
.sym 19417 uch.ueu.rbuf[1][3]
.sym 19422 uch.echo_rx_data[3]
.sym 19427 uch.echo_rx_data[1]
.sym 19433 uch.ueu.rbuf[3][3]
.sym 19435 uch.ueu._b[0]
.sym 19436 uch.ueu.rbuf[2][3]
.sym 19437 uch.ueu.rbuf[2]_SB_DFFE_Q_E
.sym 19438 clk$SB_IO_IN_$glb_clk
.sym 19456 uch.echo_rx_data[3]
.sym 19461 uch.ueu._b[0]
.sym 19481 uch.echo_rx_data[0]
.sym 19494 uch.echo_rx_data[4]
.sym 19499 uch.ueu.rbuf[0]_SB_DFFE_Q_E
.sym 19502 uch.echo_rx_data[3]
.sym 19511 uch.echo_rx_data[1]
.sym 19522 uch.echo_rx_data[3]
.sym 19534 uch.echo_rx_data[1]
.sym 19545 uch.echo_rx_data[4]
.sym 19550 uch.echo_rx_data[0]
.sym 19560 uch.ueu.rbuf[0]_SB_DFFE_Q_E
.sym 19561 clk$SB_IO_IN_$glb_clk
.sym 19576 uch.ueu.tx_data_SB_DFFESR_Q_E
.sym 19581 uch.echo_rx_data[6]
.sym 19585 uch.echo_rx_data[0]
.sym 19588 uch.ueu.rbuf[2]_SB_DFFE_Q_E
.sym 19595 uch.echo_rx_data[4]
.sym 19608 uch.ueu.rbuf[2][5]
.sym 19609 uch.echo_rx_data[5]
.sym 19610 uch.ueu.rbuf[0][0]
.sym 19612 uch.echo_rx_data[6]
.sym 19615 uch.ueu.rbuf[0]_SB_DFFE_Q_E
.sym 19616 uch.ueu.rbuf[1][0]
.sym 19618 uch.ueu.rbuf[1][5]
.sym 19619 uch.ueu.rbuf[1][6]
.sym 19620 uch.ueu.rbuf[3][5]
.sym 19621 uch.ueu._b[1]
.sym 19627 uch.ueu._b[0]
.sym 19629 uch.ueu.rbuf[1]_SB_LUT4_I1_O[2]
.sym 19631 uch.ueu.rbuf[1]_SB_LUT4_I1_O[1]
.sym 19633 uch.ueu.rbuf[0][5]
.sym 19634 uch.ueu.rbuf[0][6]
.sym 19643 uch.ueu.rbuf[1][5]
.sym 19645 uch.ueu._b[0]
.sym 19646 uch.ueu.rbuf[0][5]
.sym 19650 uch.ueu._b[0]
.sym 19651 uch.ueu.rbuf[0][0]
.sym 19652 uch.ueu.rbuf[1][0]
.sym 19656 uch.ueu.rbuf[3][5]
.sym 19657 uch.ueu._b[0]
.sym 19658 uch.ueu.rbuf[2][5]
.sym 19661 uch.ueu.rbuf[1]_SB_LUT4_I1_O[1]
.sym 19662 uch.ueu._b[1]
.sym 19663 uch.ueu.rbuf[1]_SB_LUT4_I1_O[2]
.sym 19669 uch.echo_rx_data[5]
.sym 19674 uch.echo_rx_data[6]
.sym 19679 uch.ueu.rbuf[0][6]
.sym 19680 uch.ueu.rbuf[1][6]
.sym 19681 uch.ueu._b[0]
.sym 19683 uch.ueu.rbuf[0]_SB_DFFE_Q_E
.sym 19684 clk$SB_IO_IN_$glb_clk
.sym 19706 uch.urx.os_cnt_SB_DFFESR_Q_R[0]
.sym 19714 uch.echo_rx_data[7]
.sym 19718 uch.ueu.rbuf[1]_SB_DFFE_Q_E
.sym 19727 uch.echo_rx_data[6]
.sym 19729 uch.ueu.rbuf[1]_SB_DFFE_Q_E
.sym 19731 uch.echo_rx_ready
.sym 19732 uch.echo_rx_data[7]
.sym 19734 uch.echo_rx_data[0]
.sym 19736 uch.ueu.rbuf[1][7]
.sym 19739 uch.ueu.rbuf[0][7]
.sym 19742 uch.ueu._b[0]
.sym 19744 uch.ueu._e[1]
.sym 19748 uch.ueu._b_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 19760 uch.echo_rx_ready
.sym 19761 uch.ueu._e[1]
.sym 19763 uch.ueu._b_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 19768 uch.echo_rx_data[7]
.sym 19772 uch.echo_rx_ready
.sym 19773 uch.ueu._b_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 19775 uch.ueu._e[1]
.sym 19779 uch.ueu.rbuf[1][7]
.sym 19780 uch.ueu.rbuf[0][7]
.sym 19781 uch.ueu._b[0]
.sym 19787 uch.echo_rx_data[0]
.sym 19790 uch.ueu._b_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 19791 uch.echo_rx_ready
.sym 19792 uch.ueu._e[1]
.sym 19796 uch.echo_rx_ready
.sym 19797 uch.ueu._b_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 19799 uch.ueu._e[1]
.sym 19803 uch.echo_rx_data[6]
.sym 19806 uch.ueu.rbuf[1]_SB_DFFE_Q_E
.sym 19807 clk$SB_IO_IN_$glb_clk
.sym 19823 uch.ueu.rbuf[0]_SB_DFFE_Q_E
.sym 19827 uch.ueu.rbuf[3]_SB_DFFE_Q_E
.sym 19830 RX_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_DFFE_D_Q[0]
.sym 19852 uch.ueu.rbuf[3]_SB_DFFE_Q_E
.sym 19857 uch.echo_rx_data[7]
.sym 19859 uch.echo_rx_data[6]
.sym 19865 uch.echo_rx_data[0]
.sym 19867 uch.echo_rx_data[4]
.sym 19885 uch.echo_rx_data[6]
.sym 19889 uch.echo_rx_data[7]
.sym 19898 uch.echo_rx_data[4]
.sym 19902 uch.echo_rx_data[0]
.sym 19929 uch.ueu.rbuf[3]_SB_DFFE_Q_E
.sym 19930 clk$SB_IO_IN_$glb_clk
.sym 19989 RX$SB_IO_IN
.sym 19998 RX_SB_LUT4_I3_O_SB_DFFE_D_Q
.sym 20000 RX_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_DFFE_D_Q[0]
.sym 20008 RX_SB_LUT4_I3_O_SB_DFFE_D_Q
.sym 20013 RX$SB_IO_IN
.sym 20052 RX_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_DFFE_D_Q[0]
.sym 20053 clk$SB_IO_IN_$glb_clk
.sym 20067 RX_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_DFFE_D_Q[3]
.sym 20847 $PACKER_VCC_NET
.sym 20848 uch.ueu.line_len_SB_DFFESR_Q_5_D_SB_LUT4_O_I1[1]
.sym 20849 uch.ueu.line_len_SB_DFFESR_Q_4_D_SB_LUT4_O_I1[1]
.sym 20850 uch.ueu.line_len_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[1]
.sym 20851 uch.ueu.line_len_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 20852 uch.ueu.line_len_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[1]
.sym 20853 uch.ueu.line_len_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 20925 $PACKER_VCC_NET
.sym 20926 uch.ueu.line_len_SB_DFFESR_Q_E
.sym 20942 $PACKER_VCC_NET
.sym 20984 uch.ueu.ctrl_S_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 20985 uch.ueu.line_len[4]
.sym 20986 uch.ueu.ctrl_S_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[2]
.sym 20987 uch.ueu.line_len[1]
.sym 20988 uch.ueu.line_len_SB_DFFESR_Q_E
.sym 20989 uch.ueu.line_len[3]
.sym 20990 uch.ueu.ctrl_S_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 20991 uch.ueu.line_len[5]
.sym 21038 uch.echo_en
.sym 21045 uch.ueu.tx_start_SB_LUT4_I2_1_O_SB_LUT4_I2_O[0]
.sym 21140 uch.echo_rx_data[2]
.sym 21192 uch.echo_rx_data[1]
.sym 21194 uch.echo_rx_data[2]
.sym 21245 uch.urx.rx_ready_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 21250 uch.echo_rx_data[4]
.sym 21292 uch.echo_rx_data[4]
.sym 21295 uch.echo_rx_data[3]
.sym 21347 uch.echo_rx_data[3]
.sym 21348 uch.echo_rx_data[1]
.sym 21352 uch.echo_rx_data[5]
.sym 21355 $PACKER_VCC_NET
.sym 21392 uch.echo_rx_data[0]
.sym 21394 uch.echo_rx_data[5]
.sym 21395 uch.echo_rx_data[7]
.sym 21398 uch.echo_rx_data[6]
.sym 21442 uch.urx.rx_ready_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 21445 uch.echo_rx_data[4]
.sym 21451 uch.echo_rx_data[6]
.sym 21452 uch.urx.rx_data_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_DFFESR_Q_E
.sym 21455 uch.echo_rx_data[0]
.sym 21501 uch.urx.os_cnt_SB_DFFESR_Q_R[0]
.sym 21539 uch.echo_rx_data[7]
.sym 21547 uch.echo_rx_data[5]
.sym 21550 uch.echo_rx_data[7]
.sym 21597 uch.urx.rx_data_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_DFFESR_Q_E
.sym 21599 uch.urx.rx_data_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_DFFESR_Q_R
.sym 21602 uch.ueu.rbuf[0][7]
.sym 21657 RX_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_DFFE_D_Q[2]
.sym 21661 RX_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_DFFE_D_Q[1]
.sym 21800 RX_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_DFFE_D_Q_SB_LUT4_I3_O
.sym 21803 RX_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_DFFE_D_Q[2]
.sym 21805 RX_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_DFFE_D_Q[1]
.sym 21851 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 22672 uch.ueu.line_len_SB_DFFESR_Q_E
.sym 22673 uch.ueu.line_len[2]
.sym 22676 uch.ueu.line_len[6]
.sym 22677 uch.ueu.line_len[0]
.sym 22716 uch.ueu.ctrl_S_SB_DFFESR_Q_2_D_SB_LUT4_O_I0[2]
.sym 22720 uch.ueu.ctrl_S_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 22748 $PACKER_VCC_NET
.sym 22750 uch.ueu.line_len[1]
.sym 22756 uch.ueu.line_len[4]
.sym 22760 uch.ueu.line_len[3]
.sym 22762 uch.ueu.line_len[5]
.sym 22769 uch.ueu.line_len[6]
.sym 22770 uch.ueu.line_len[7]
.sym 22772 $PACKER_VCC_NET
.sym 22774 uch.ueu.line_len[2]
.sym 22778 uch.ueu.line_len[0]
.sym 22779 $nextpnr_ICESTORM_LC_13$O
.sym 22782 uch.ueu.line_len[0]
.sym 22785 uch.ueu.line_len_SB_DFFESR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 22787 $PACKER_VCC_NET
.sym 22788 uch.ueu.line_len[1]
.sym 22791 uch.ueu.line_len_SB_DFFESR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 22793 $PACKER_VCC_NET
.sym 22794 uch.ueu.line_len[2]
.sym 22795 uch.ueu.line_len_SB_DFFESR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 22797 uch.ueu.line_len_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 22799 uch.ueu.line_len[3]
.sym 22800 $PACKER_VCC_NET
.sym 22801 uch.ueu.line_len_SB_DFFESR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 22803 uch.ueu.line_len_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_CI
.sym 22805 $PACKER_VCC_NET
.sym 22806 uch.ueu.line_len[4]
.sym 22807 uch.ueu.line_len_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 22809 uch.ueu.line_len_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 22811 uch.ueu.line_len[5]
.sym 22812 $PACKER_VCC_NET
.sym 22813 uch.ueu.line_len_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_CI
.sym 22815 uch.ueu.line_len_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 22817 $PACKER_VCC_NET
.sym 22818 uch.ueu.line_len[6]
.sym 22819 uch.ueu.line_len_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 22822 uch.ueu.line_len[7]
.sym 22824 $PACKER_VCC_NET
.sym 22825 uch.ueu.line_len_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 22831 uch.ueu.line_len_SB_DFFESR_Q_5_D_SB_LUT4_O_I1[0]
.sym 22832 uch.ueu.line_len_SB_DFFESR_Q_4_D_SB_LUT4_O_I1[0]
.sym 22833 uch.ueu.line_len_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[0]
.sym 22834 uch.ueu.line_len_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 22835 uch.ueu.line_len_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 22836 uch.ueu.line_len[7]
.sym 22845 $PACKER_VCC_NET
.sym 22855 uch.ueu.line_len[2]
.sym 22872 uch.ueu.line_len_SB_DFFESR_Q_E
.sym 22873 uch.ueu.line_len_SB_DFFESR_Q_4_D_SB_LUT4_O_I1[1]
.sym 22875 uch.ueu.line_len_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 22877 uch.ueu.line_len[0]
.sym 22879 uch.ueu.line_len[4]
.sym 22881 uch.ueu.line_len[2]
.sym 22882 uch.ueu.line_len_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[1]
.sym 22883 uch.ueu.ctrl_S_SB_DFFESR_Q_2_D_SB_LUT4_O_I0[2]
.sym 22884 uch.ueu.line_len[6]
.sym 22885 uch.ueu.line_len[5]
.sym 22886 uch.ueu.tx_start_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 22887 uch.echo_en
.sym 22889 uch.ueu.line_len_SB_DFFESR_Q_4_D_SB_LUT4_O_I1[0]
.sym 22890 uch.ueu.line_len_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[0]
.sym 22891 uch.ueu.line_len[3]
.sym 22892 uch.ueu.ctrl_S_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 22893 uch.ueu.line_len[7]
.sym 22894 uch.ueu.ctrl_S_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 22897 uch.ueu.line_len[1]
.sym 22899 uch.ueu.line_len_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 22900 uch.ueu.tx_start_SB_LUT4_I2_1_O_SB_LUT4_I2_O[0]
.sym 22901 uch.ueu.ctrl_S_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 22903 uch.ueu.line_len[1]
.sym 22904 uch.ueu.line_len[3]
.sym 22905 uch.ueu.line_len[2]
.sym 22906 uch.ueu.line_len[0]
.sym 22910 uch.ueu.line_len_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[0]
.sym 22911 uch.ueu.line_len_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[1]
.sym 22912 uch.ueu.ctrl_S_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 22915 uch.ueu.ctrl_S_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 22916 uch.ueu.ctrl_S_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 22921 uch.ueu.line_len[0]
.sym 22922 uch.ueu.line_len[1]
.sym 22924 uch.ueu.ctrl_S_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 22927 uch.ueu.tx_start_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 22928 uch.ueu.tx_start_SB_LUT4_I2_1_O_SB_LUT4_I2_O[0]
.sym 22930 uch.echo_en
.sym 22933 uch.ueu.line_len_SB_DFFESR_Q_4_D_SB_LUT4_O_I1[0]
.sym 22934 uch.ueu.ctrl_S_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 22935 uch.ueu.line_len_SB_DFFESR_Q_4_D_SB_LUT4_O_I1[1]
.sym 22939 uch.ueu.line_len[4]
.sym 22940 uch.ueu.line_len[7]
.sym 22941 uch.ueu.line_len[5]
.sym 22942 uch.ueu.line_len[6]
.sym 22945 uch.ueu.line_len_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 22946 uch.ueu.line_len_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 22948 uch.ueu.ctrl_S_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 22949 uch.ueu.line_len_SB_DFFESR_Q_E
.sym 22950 clk$SB_IO_IN_$glb_clk
.sym 22951 uch.ueu.ctrl_S_SB_DFFESR_Q_2_D_SB_LUT4_O_I0[2]
.sym 22960 uch.ueu.line_len_SB_DFFESR_Q_E
.sym 22965 $PACKER_VCC_NET
.sym 22968 uch.ueu.line_len_SB_DFFESR_Q_E
.sym 22977 uch.ueu.ctrl_S_SB_DFFESR_Q_2_D_SB_LUT4_O_I0[2]
.sym 23100 uch.ueu.ctrl_S_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 23108 uch.echo_rx_data[4]
.sym 23121 uch.echo_rx_data[3]
.sym 23130 uch.echo_rx_data[2]
.sym 23134 uch.urx.rx_ready_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 23174 uch.echo_rx_data[2]
.sym 23188 uch.echo_rx_data[3]
.sym 23195 uch.urx.rx_ready_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 23196 clk$SB_IO_IN_$glb_clk
.sym 23223 uch.echo_rx_data[6]
.sym 23226 uch.urx.rx_data_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_DFFESR_Q_R
.sym 23231 uch.echo_rx_data[5]
.sym 23241 uch.echo_rx_data[4]
.sym 23249 uch.echo_rx_data[5]
.sym 23250 uch.urx.rx_ready_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 23287 uch.echo_rx_data[5]
.sym 23305 uch.echo_rx_data[4]
.sym 23318 uch.urx.rx_ready_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 23319 clk$SB_IO_IN_$glb_clk
.sym 23346 uch.echo_rx_data[4]
.sym 23349 uch.echo_rx_data[6]
.sym 23352 uch.echo_rx_data[3]
.sym 23353 uch.echo_rx_data[0]
.sym 23362 uch.echo_rx_data[1]
.sym 23364 uch.urx.rx_ready_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 23368 uch.echo_rx_data[6]
.sym 23377 uch.urx.os_cnt_SB_DFFESR_Q_R[0]
.sym 23389 uch.echo_rx_data[7]
.sym 23397 uch.echo_rx_data[1]
.sym 23407 uch.echo_rx_data[6]
.sym 23414 uch.urx.os_cnt_SB_DFFESR_Q_R[0]
.sym 23433 uch.echo_rx_data[7]
.sym 23441 uch.urx.rx_ready_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 23442 clk$SB_IO_IN_$glb_clk
.sym 23471 uch.echo_rx_data[7]
.sym 23487 uch.urx.rx_data_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_DFFESR_Q_E
.sym 23495 $PACKER_VCC_NET
.sym 23498 uch.urx.rx_data_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_DFFESR_Q_R
.sym 23560 $PACKER_VCC_NET
.sym 23564 uch.urx.rx_data_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_DFFESR_Q_E
.sym 23565 clk$SB_IO_IN_$glb_clk
.sym 23566 uch.urx.rx_data_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_DFFESR_Q_R
.sym 23614 uch.echo_rx_data[7]
.sym 23626 uch.ueu.rbuf[0]_SB_DFFE_Q_E
.sym 23634 RX_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_DFFE_D_Q[1]
.sym 23638 RX_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_DFFE_D_Q[2]
.sym 23639 RX_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_DFFE_D_Q[0]
.sym 23647 RX_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_DFFE_D_Q[2]
.sym 23648 RX_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_DFFE_D_Q[0]
.sym 23649 RX_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_DFFE_D_Q[1]
.sym 23659 RX_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_DFFE_D_Q[2]
.sym 23661 RX_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_DFFE_D_Q[1]
.sym 23679 uch.echo_rx_data[7]
.sym 23687 uch.ueu.rbuf[0]_SB_DFFE_Q_E
.sym 23688 clk$SB_IO_IN_$glb_clk
.sym 23706 uch.urx.rx_data_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_DFFESR_Q_E
.sym 23717 uch.urx.rx_data_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_DFFESR_Q_R
.sym 23845 RX_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_DFFE_D_Q_SB_LUT4_I3_O
.sym 23856 RX_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_DFFE_D_Q_SB_LUT4_I3_O
.sym 23859 RX_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_DFFE_D_Q[1]
.sym 23860 RX_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_DFFE_D_Q[0]
.sym 23870 RX_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_DFFE_D_Q[3]
.sym 23873 RX_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_DFFE_D_Q[2]
.sym 23887 RX_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_DFFE_D_Q[0]
.sym 23888 RX_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_DFFE_D_Q[1]
.sym 23889 RX_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_DFFE_D_Q[3]
.sym 23890 RX_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_DFFE_D_Q[2]
.sym 23905 RX_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_DFFE_D_Q[2]
.sym 23917 RX_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_DFFE_D_Q[2]
.sym 23919 RX_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_DFFE_D_Q[1]
.sym 23920 RX_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_DFFE_D_Q[3]
.sym 23933 RX_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_DFFE_D_Q_SB_LUT4_I3_O
.sym 23934 clk$SB_IO_IN_$glb_clk
.sym 23956 RX_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_DFFE_D_Q[0]
.sym 24854 uch.ueu.line_len_SB_DFFESR_Q_5_D_SB_LUT4_O_I1[0]
.sym 24858 uch.ueu.line_len_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 24862 uch.ueu.line_len_SB_DFFESR_Q_5_D_SB_LUT4_O_I1[1]
.sym 24865 uch.ueu.ctrl_S_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 24866 uch.ueu.line_len_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[1]
.sym 24870 uch.ueu.line_len_SB_DFFESR_Q_E
.sym 24875 uch.ueu.line_len[0]
.sym 24880 uch.ueu.line_len_SB_DFFESR_Q_E
.sym 24881 uch.ueu.ctrl_S_SB_DFFESR_Q_2_D_SB_LUT4_O_I0[2]
.sym 24898 uch.ueu.line_len_SB_DFFESR_Q_E
.sym 24904 uch.ueu.line_len_SB_DFFESR_Q_5_D_SB_LUT4_O_I1[0]
.sym 24905 uch.ueu.line_len_SB_DFFESR_Q_5_D_SB_LUT4_O_I1[1]
.sym 24906 uch.ueu.ctrl_S_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 24921 uch.ueu.line_len_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 24923 uch.ueu.ctrl_S_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 24924 uch.ueu.line_len_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[1]
.sym 24929 uch.ueu.line_len[0]
.sym 24931 uch.ueu.line_len_SB_DFFESR_Q_E
.sym 24932 clk$SB_IO_IN_$glb_clk
.sym 24933 uch.ueu.ctrl_S_SB_DFFESR_Q_2_D_SB_LUT4_O_I0[2]
.sym 25010 uch.ueu.line_len[1]
.sym 25012 uch.ueu.line_len[3]
.sym 25014 uch.ueu.line_len[5]
.sym 25016 uch.ueu.line_len[4]
.sym 25018 uch.ueu.line_len_SB_DFFESR_Q_E
.sym 25021 uch.ueu.line_len[6]
.sym 25022 uch.ueu.line_len[0]
.sym 25026 uch.ueu.line_len[2]
.sym 25030 uch.ueu.line_len_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 25033 uch.ueu.ctrl_S_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 25036 uch.ueu.ctrl_S_SB_DFFESR_Q_2_D_SB_LUT4_O_I0[2]
.sym 25038 uch.ueu.line_len[7]
.sym 25039 $nextpnr_ICESTORM_LC_11$O
.sym 25042 uch.ueu.line_len[0]
.sym 25045 uch.ueu.line_len_SB_DFFESR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 25048 uch.ueu.line_len[1]
.sym 25051 uch.ueu.line_len_SB_DFFESR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 25053 uch.ueu.line_len[2]
.sym 25055 uch.ueu.line_len_SB_DFFESR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 25057 uch.ueu.line_len_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 25060 uch.ueu.line_len[3]
.sym 25061 uch.ueu.line_len_SB_DFFESR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 25063 uch.ueu.line_len_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25066 uch.ueu.line_len[4]
.sym 25067 uch.ueu.line_len_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 25069 uch.ueu.line_len_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 25072 uch.ueu.line_len[5]
.sym 25073 uch.ueu.line_len_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25075 uch.ueu.line_len_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 25077 uch.ueu.line_len[6]
.sym 25079 uch.ueu.line_len_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 25082 uch.ueu.line_len_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 25083 uch.ueu.line_len[7]
.sym 25084 uch.ueu.ctrl_S_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 25085 uch.ueu.line_len_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 25086 uch.ueu.line_len_SB_DFFESR_Q_E
.sym 25087 clk$SB_IO_IN_$glb_clk
.sym 25088 uch.ueu.ctrl_S_SB_DFFESR_Q_2_D_SB_LUT4_O_I0[2]
.sym 25880 uch.prompt_str_SB_DFFE_Q_E
.sym 27308 RX_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_DFFE_D_Q[0]
.sym 27396 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 27428 RX_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_DFFE_D_Q[0]
.sym 27429 uch.prompt_str_SB_DFFE_Q_E
.sym 27453 uch.prompt_str_SB_DFFE_Q_E
.sym 27459 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 27474 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 27742 mem.mem.0.0_RADDR_3[3]
.sym 27750 tx_line_len[3]
.sym 27754 tx_line_len[3]
.sym 27758 tx_line_len[0]
.sym 27767 uch_addr[3]
.sym 27768 w_addr[3]
.sym 27769 S[0]
.sym 27771 uch_addr[0]
.sym 27772 w_addr[0]
.sym 27773 S[0]
.sym 27774 tx_line_len[0]
.sym 27778 tx_line_len[5]
.sym 27782 tx_line_len[4]
.sym 27790 tx_line_len[2]
.sym 27795 tx_line_len[2]
.sym 27796 tx_line_len[0]
.sym 27797 w_we_SB_DFFE_Q_D[0]
.sym 27798 tx_line_len[6]
.sym 27806 tx_line_len[1]
.sym 27811 S_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 27812 S[0]
.sym 27813 msg_valid_SB_LUT4_I2_1_O[1]
.sym 27816 w_we_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 27817 w_we_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 27821 tx_line_len[0]
.sym 27826 tx_line_len[3]
.sym 27827 tx_line_len[2]
.sym 27828 tx_line_len[1]
.sym 27829 w_we_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 27830 tx_line_len[3]
.sym 27831 tx_line_len[2]
.sym 27832 tx_line_len[1]
.sym 27833 tx_line_len[0]
.sym 27836 w_we_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 27837 w_we_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 27838 tx_line_len[7]
.sym 27839 tx_line_len[6]
.sym 27840 tx_line_len[5]
.sym 27841 tx_line_len[4]
.sym 27843 tx_line_len[0]
.sym 27848 tx_line_len[1]
.sym 27849 tx_line_len[0]
.sym 27852 tx_line_len[2]
.sym 27853 tx_line_len_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 27856 tx_line_len[3]
.sym 27857 tx_line_len_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 27860 tx_line_len[4]
.sym 27861 tx_line_len_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 27864 tx_line_len[5]
.sym 27865 tx_line_len_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 27868 tx_line_len[6]
.sym 27869 tx_line_len_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 27872 tx_line_len[7]
.sym 27873 tx_line_len_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 27874 tx_line_len[0]
.sym 27878 tx_line_len[7]
.sym 27882 tx_line_len[1]
.sym 27886 tx_line_len[5]
.sym 27890 tx_line_len[2]
.sym 27894 tx_line_len[6]
.sym 27898 tx_line_len[4]
.sym 27902 tx_line_len[3]
.sym 27906 msg_len[5]
.sym 27910 msg_len[4]
.sym 27914 uch_addr[4]
.sym 27915 uch_addr[3]
.sym 27916 uch.tx_line_len[4]
.sym 27917 uch.tx_line_len[3]
.sym 27918 msg_len[1]
.sym 27922 msg_len[0]
.sym 27926 msg_len[3]
.sym 27932 S_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 27933 S[0]
.sym 27936 msg_valid_SB_LUT4_I2_1_O[0]
.sym 27937 msg_valid_SB_LUT4_I2_1_O[1]
.sym 27946 msg_len[7]
.sym 27950 msg_len[6]
.sym 27974 uch.prompt_head[4]
.sym 27986 uch.prompt_str[6]
.sym 27990 uch.prompt_str[4]
.sym 27998 uch.prompt_head[6]
.sym 28194 uch.prompt_str[1]
.sym 28198 uch.self_tx_data_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 28202 uch.prompt_str[0]
.sym 28206 uch.self_tx_data_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_DFFE_Q_D
.sym 28218 uch.prompt_head[0]
.sym 28222 uch.prompt_head[1]
.sym 28226 mem.mem.0.0_RADDR_3[0]
.sym 28227 mem.mem.0.0_RADDR_3[1]
.sym 28228 mem.mem.0.0_RADDR_3[2]
.sym 28229 mem.mem.0.0_RADDR_3[3]
.sym 28230 mem.mem.0.0_RADDR_2[3]
.sym 28234 mem.mem.0.0_WCLKE_SB_LUT4_I2_O[0]
.sym 28235 mem.mem.0.0_WCLKE_SB_LUT4_I2_O[1]
.sym 28236 mem.mem.0.0_WCLKE_SB_LUT4_I2_O[2]
.sym 28237 mem.mem.0.0_WCLKE_SB_LUT4_I2_O[3]
.sym 28238 mem.mem.0.0_RADDR_2[2]
.sym 28243 mem.mem.0.0_RADDR_3[1]
.sym 28244 mem.mem.0.0_WCLKE
.sym 28245 mem.mem.0.0_RADDR_3[3]
.sym 28246 mem.mem.0.0_RADDR_2[0]
.sym 28247 mem.mem.0.0_RADDR_2[1]
.sym 28248 mem.mem.0.0_RADDR_2[2]
.sym 28249 mem.mem.0.0_RADDR_2[3]
.sym 28250 mem.mem.0.0_RADDR_2[0]
.sym 28251 mem.mem.0.0_RADDR_2[1]
.sym 28252 mem.mem.0.0_RADDR_2[2]
.sym 28253 mem.mem.0.0_RADDR_2[3]
.sym 28254 mem.mem.0.0_RADDR_3[2]
.sym 28258 mem.mem.0.0_RADDR[1]
.sym 28262 mem.mem.0.0_RADDR_1[3]
.sym 28266 mem.mem.0.0_WCLKE_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 28267 mem.mem.0.0_WCLKE_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 28268 mem.mem.0.0_WCLKE_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 28269 mem.mem.0.0_WCLKE_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 28270 mem.mem.0.0_WCLKE_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 28275 mem.mem.0.0_RADDR[0]
.sym 28276 mem.mem.0.0_RADDR[1]
.sym 28277 mem.mem.0.0_RADDR[2]
.sym 28278 mem.mem.0.0_RADDR_1[0]
.sym 28279 mem.mem.0.0_RADDR_1[1]
.sym 28280 mem.mem.0.0_RADDR_1[2]
.sym 28281 mem.mem.0.0_RADDR_1[3]
.sym 28283 uch_we
.sym 28284 S[0]
.sym 28285 w_we
.sym 28286 mem.mem.0.0_RADDR_1[2]
.sym 28291 uch_addr[1]
.sym 28292 w_addr[1]
.sym 28293 S[0]
.sym 28299 uch_addr[5]
.sym 28300 w_addr[5]
.sym 28301 S[0]
.sym 28303 uch_addr[2]
.sym 28304 w_addr[2]
.sym 28305 S[0]
.sym 28307 uch_addr[4]
.sym 28308 w_addr[4]
.sym 28309 S[0]
.sym 28311 uch_addr[7]
.sym 28312 w_addr[7]
.sym 28313 S[0]
.sym 28314 msg_valid_SB_LUT4_I2_1_O[1]
.sym 28319 uch_addr[6]
.sym 28320 w_addr[6]
.sym 28321 S[0]
.sym 28336 w_we_SB_DFFE_Q_D[0]
.sym 28337 msg_valid_SB_LUT4_I2_1_O[1]
.sym 28339 tx_line_len[1]
.sym 28340 tx_line_len[0]
.sym 28341 w_we_SB_DFFE_Q_D[0]
.sym 28347 tx_line_len[0]
.sym 28348 msg_valid_SB_LUT4_I2_1_O[1]
.sym 28349 w_din_SB_DFFESR_Q_4_R[2]
.sym 28355 uch_addr[0]
.sym 28360 uch_addr[1]
.sym 28361 uch_addr[0]
.sym 28364 uch_addr[2]
.sym 28365 uch.addr_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 28368 uch_addr[3]
.sym 28369 uch.addr_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 28372 uch_addr[4]
.sym 28373 uch.addr_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 28376 uch_addr[5]
.sym 28377 uch.addr_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 28380 uch_addr[6]
.sym 28381 uch.addr_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 28384 uch_addr[7]
.sym 28385 uch.addr_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 28388 uch_addr[8]
.sym 28389 uch.addr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 28390 uch.addr_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 28391 uch.addr_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 28392 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 28393 uch.addr_SB_DFFE_Q_1_D_SB_LUT4_O_I1[3]
.sym 28394 uch.addr_SB_DFFE_Q_5_D_SB_LUT4_O_I1[0]
.sym 28395 uch.addr_SB_DFFE_Q_5_D_SB_LUT4_O_I1[1]
.sym 28396 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 28397 uch.addr_SB_DFFE_Q_1_D_SB_LUT4_O_I1[3]
.sym 28398 uch.addr_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 28399 uch.addr_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 28400 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 28401 uch.addr_SB_DFFE_Q_1_D_SB_LUT4_O_I1[3]
.sym 28402 uch.addr_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 28403 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 28404 uch.addr_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 28405 uch.addr_SB_DFFE_Q_1_D_SB_LUT4_O_I1[3]
.sym 28406 uch.addr_SB_DFFE_Q_7_D_SB_LUT4_O_I0[0]
.sym 28407 uch.addr_SB_DFFE_Q_7_D_SB_LUT4_O_I0[1]
.sym 28408 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 28409 uch.addr_SB_DFFE_Q_1_D_SB_LUT4_O_I1[3]
.sym 28410 uch.addr_SB_DFFE_Q_2_D_SB_LUT4_O_I1[0]
.sym 28411 uch.addr_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 28412 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 28413 uch.addr_SB_DFFE_Q_1_D_SB_LUT4_O_I1[3]
.sym 28414 uch.addr_SB_DFFE_Q_6_D_SB_LUT4_O_I1[0]
.sym 28415 uch.addr_SB_DFFE_Q_6_D_SB_LUT4_O_I1[1]
.sym 28416 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 28417 uch.addr_SB_DFFE_Q_1_D_SB_LUT4_O_I1[3]
.sym 28418 uch_addr[5]
.sym 28419 uch_addr[1]
.sym 28420 uch.tx_line_len[5]
.sym 28421 uch.tx_line_len[1]
.sym 28422 uch_addr[2]
.sym 28423 uch_addr[0]
.sym 28424 uch.tx_line_len[2]
.sym 28425 uch.tx_line_len[0]
.sym 28426 uch_addr[8]
.sym 28427 uch_addr[0]
.sym 28428 uch.tx_line_len[7]
.sym 28429 uch.tx_line_len[0]
.sym 28430 uch_addr[6]
.sym 28431 uch_addr[2]
.sym 28432 uch.tx_line_len[6]
.sym 28433 uch.tx_line_len[2]
.sym 28434 msg_len[2]
.sym 28438 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 28439 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 28440 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 28441 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 28442 uch_addr[7]
.sym 28443 uch_addr[5]
.sym 28444 uch.tx_line_len[7]
.sym 28445 uch.tx_line_len[5]
.sym 28446 uch_addr[8]
.sym 28447 uch_addr[1]
.sym 28448 uch.tx_line_len[7]
.sym 28449 uch.tx_line_len[1]
.sym 28454 uch_addr[7]
.sym 28455 uch_addr[6]
.sym 28456 uch.tx_line_len[7]
.sym 28457 uch.tx_line_len[6]
.sym 28462 uch.addr_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 28463 uch.addr_SB_DFFE_Q_1_D_SB_LUT4_O_I1[1]
.sym 28464 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 28465 uch.addr_SB_DFFE_Q_1_D_SB_LUT4_O_I1[3]
.sym 28467 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.sym 28468 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 28469 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 28470 uch_addr[0]
.sym 28471 uch.rx_line_len[0]
.sym 28472 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 28473 uch.addr_SB_DFFE_Q_1_D_SB_LUT4_O_I1[3]
.sym 28478 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 28479 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 28480 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 28481 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 28482 uch.prompt_head[3]
.sym 28486 uch.prompt_str[7]
.sym 28502 uch.prompt_head[7]
.sym 28506 uch.prompt_str[3]
.sym 28707 uch.rst_cnt[0]
.sym 28712 uch.rst_cnt[1]
.sym 28713 uch.rst_cnt[0]
.sym 28716 uch.rst_cnt[2]
.sym 28717 uch.rst_cnt_SB_DFF_Q_13_D_SB_LUT4_O_I3
.sym 28720 uch.rst_cnt[3]
.sym 28721 uch.rst_cnt_SB_DFF_Q_12_D_SB_LUT4_O_I3
.sym 28724 uch.rst_cnt[4]
.sym 28725 uch.rst_cnt_SB_DFF_Q_11_D_SB_LUT4_O_I3
.sym 28728 uch.rst_cnt[5]
.sym 28729 uch.rst_cnt_SB_DFF_Q_10_D_SB_LUT4_O_I3
.sym 28732 uch.rst_cnt[6]
.sym 28733 uch.rst_cnt_SB_DFF_Q_9_D_SB_LUT4_O_I3
.sym 28736 uch.rst_cnt[7]
.sym 28737 uch.rst_cnt_SB_DFF_Q_8_D_SB_LUT4_O_I3
.sym 28740 uch.rst_cnt[8]
.sym 28741 uch.rst_cnt_SB_DFF_Q_7_D_SB_LUT4_O_I3
.sym 28744 uch.rst_cnt[9]
.sym 28745 uch.rst_cnt_SB_DFF_Q_6_D_SB_LUT4_O_I3
.sym 28748 uch.rst_cnt[10]
.sym 28749 uch.rst_cnt_SB_DFF_Q_5_D_SB_LUT4_O_I3
.sym 28752 uch.rst_cnt[11]
.sym 28753 uch.rst_cnt_SB_DFF_Q_4_D_SB_LUT4_O_I3
.sym 28756 uch.rst_cnt[12]
.sym 28757 uch.rst_cnt_SB_DFF_Q_3_D_SB_LUT4_O_I3
.sym 28760 uch.rst_cnt[13]
.sym 28761 uch.rst_cnt_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 28764 uch.rst_cnt[14]
.sym 28765 uch.rst_cnt_SB_DFF_Q_1_D_SB_LUT4_O_I3
.sym 28768 uch.rst_cnt[15]
.sym 28769 uch.rst_cnt_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 28771 uch_din[2]
.sym 28772 w_din[2]
.sym 28773 S[0]
.sym 28778 mem.mem.0.0_WDATA_7
.sym 28783 uch_din[3]
.sym 28784 w_din[3]
.sym 28785 S[0]
.sym 28791 uch_din[0]
.sym 28792 S[0]
.sym 28793 w_din[0]
.sym 28817 tx_line_len[7]
.sym 28842 uch.utx.tx_shift[1]
.sym 28843 uch.utx.tx_shift_SB_DFFE_Q_6_D_SB_LUT4_O_I1[1]
.sym 28844 uch.utx.tx_shift_SB_DFFE_Q_6_D_SB_LUT4_O_I1[2]
.sym 28845 uch.ueu.tx_start_SB_LUT4_I0_O[3]
.sym 28858 uch.utx.tx_shift[2]
.sym 28859 uch.utx.tx_shift_SB_DFFE_Q_5_D_SB_LUT4_O_I1[1]
.sym 28860 uch.utx.tx_shift_SB_DFFE_Q_5_D_SB_LUT4_O_I1[2]
.sym 28861 uch.ueu.tx_start_SB_LUT4_I0_O[3]
.sym 28867 uch.rx_line_len[0]
.sym 28872 uch.addr_SB_DFFE_Q_7_D_SB_LUT4_O_I0[1]
.sym 28873 uch.rx_line_len[0]
.sym 28876 uch.addr_SB_DFFE_Q_6_D_SB_LUT4_O_I1[0]
.sym 28877 uch.rx_line_len_SB_DFFE_Q_6_D_SB_LUT4_O_I3
.sym 28880 uch.addr_SB_DFFE_Q_5_D_SB_LUT4_O_I1[0]
.sym 28881 uch.rx_line_len_SB_DFFE_Q_5_D_SB_LUT4_O_I3
.sym 28884 uch.addr_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 28885 uch.rx_line_len_SB_DFFE_Q_4_D_SB_LUT4_O_I3
.sym 28888 uch.addr_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 28889 uch.rx_line_len_SB_DFFE_Q_3_D_SB_LUT4_O_I3
.sym 28892 uch.addr_SB_DFFE_Q_2_D_SB_LUT4_O_I1[0]
.sym 28893 uch.rx_line_len_SB_DFFE_Q_2_D_SB_LUT4_O_I3
.sym 28896 uch.addr_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 28897 uch.rx_line_len_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 28900 uch.addr_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 28901 uch.rx_line_len_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 28903 uch.nl2tx_flag_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 28904 uch.addr_SB_DFFE_Q_1_D_SB_LUT4_O_I1[3]
.sym 28905 uch.nl2tx_flag_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 28917 uch.rx_line_len[0]
.sym 28922 uch.S[2]
.sym 28923 uch.S[1]
.sym 28924 uch.echo_rx_ready
.sym 28925 uch.S[0]
.sym 28929 S[0]
.sym 28932 S_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 28933 uch.we_SB_DFFESR_Q_R[1]
.sym 28935 uch.echo_en_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 28936 uch.nl2tx_flag_SB_LUT4_I2_O[2]
.sym 28937 uch.nl2tx_flag_SB_LUT4_I1_O[2]
.sym 28941 uch.self_tx_start_SB_LUT4_I2_O[1]
.sym 28942 S_SB_DFFE_Q_D
.sym 28946 uch.rst_cnt[15]
.sym 28947 uch.S[2]
.sym 28948 uch.S[1]
.sym 28949 uch.S[0]
.sym 28951 S_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 28952 S[0]
.sym 28953 S_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 28960 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 28961 uch.we_SB_DFFESR_Q_R[1]
.sym 28968 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 28969 uch.tx_line_len_SB_DFFE_Q_E[1]
.sym 28972 uch.echo_en_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 28973 uch.nl2tx_flag_SB_LUT4_I2_O[2]
.sym 28980 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 28981 uch.tx_flag_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 28983 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 28984 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 28985 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2[2]
.sym 28986 uch.echo_en_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 28987 uch.echo_en_SB_DFFE_Q_E_SB_LUT4_O_I2[3]
.sym 28988 uch.nl2tx_flag_SB_LUT4_I2_O[1]
.sym 28989 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 28991 uch.S[2]
.sym 28992 uch.S[1]
.sym 28993 uch.S[0]
.sym 28995 uch.S[2]
.sym 28996 uch.S[1]
.sym 28997 uch.S[0]
.sym 28998 uch.S_SB_DFFESR_Q_D[0]
.sym 29004 uch.S_SB_DFFESR_Q_D[0]
.sym 29005 uch.S_SB_DFFESR_Q_D[1]
.sym 29008 uch.S_SB_DFFESR_Q_D[1]
.sym 29009 uch.we_SB_DFFESR_Q_R[1]
.sym 29011 uch.S[2]
.sym 29012 uch.S[1]
.sym 29013 uch.S[0]
.sym 29037 uch.echo_en_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 29042 uch.self_tx_start_SB_DFFE_Q_D
.sym 29229 uch.rst_cnt[0]
.sym 29258 uch.prompt_str_SB_DFFE_Q_10_D
.sym 29262 uch.prompt_head[1]
.sym 29274 uch.prompt_head[0]
.sym 29281 uch.self_tx_data_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 29282 mem.mem.0.0_WDATA_5
.sym 29295 uch_din[1]
.sym 29296 w_din[1]
.sym 29297 S[0]
.sym 29306 mem.mem.0.0_WDATA_6
.sym 29310 mem.mem.0.0_WDATA_4
.sym 29314 uch.self_tx_data[5]
.sym 29315 uch.resp_tx_data[5]
.sym 29316 uch.echo_en_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 29317 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 29322 uch.echo_rx_ready
.sym 29326 uch.resp_tx_data[2]
.sym 29327 uch.self_tx_data[2]
.sym 29328 uch.echo_en_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 29329 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 29330 uch.resp_tx_data[0]
.sym 29331 uch.self_tx_data[0]
.sym 29332 uch.echo_en_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 29333 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 29338 uch.self_tx_data[1]
.sym 29339 uch.resp_tx_data[1]
.sym 29340 uch.echo_en_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 29341 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 29345 uch_din[2]
.sym 29346 uch.nl2tx_flag_SB_DFFE_Q_D[0]
.sym 29347 uch.nl2tx_flag_SB_DFFE_Q_D[1]
.sym 29348 uch.echo_en_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 29349 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 29358 w_we_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 29370 uch.self_tx_data[6]
.sym 29371 uch.resp_tx_data[6]
.sym 29372 uch.echo_en_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 29373 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 29374 uch.self_tx_data[4]
.sym 29375 uch.resp_tx_data[4]
.sym 29376 uch.echo_en_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 29377 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 29380 uch.echo_tx_data[1]
.sym 29381 uch.S_SB_DFFESR_Q_D[1]
.sym 29388 uch.echo_tx_data[0]
.sym 29389 uch.S_SB_DFFESR_Q_D[1]
.sym 29391 uch.echo_tx_data[7]
.sym 29392 uch.S_SB_DFFESR_Q_D[1]
.sym 29393 uch.utx.tx_shift_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 29394 uch.self_tx_data[7]
.sym 29395 uch.resp_tx_data[7]
.sym 29396 uch.echo_en_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 29397 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 29401 uch.din_SB_DFFESR_Q_R
.sym 29408 uch.echo_rx_ready
.sym 29409 uch.we_SB_DFFESR_Q_R[1]
.sym 29410 uch.prompt_head[3]
.sym 29418 S_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 29419 uch.S[2]
.sym 29420 uch.S[1]
.sym 29421 uch.S[0]
.sym 29422 uch.prompt_head[4]
.sym 29427 uch.S[1]
.sym 29428 uch.S[0]
.sym 29429 uch.self_tx_start_SB_LUT4_I2_O_SB_LUT4_O_1_I3[2]
.sym 29434 uch.prompt_head[7]
.sym 29438 uch.prompt_head[6]
.sym 29443 uch.echo_en_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 29444 uch.nl2tx_flag_SB_LUT4_I2_O[1]
.sym 29445 uch.nl2tx_flag_SB_LUT4_I2_O[2]
.sym 29447 uch.echo_en_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 29448 uch.echo_en_SB_DFFE_Q_E_SB_LUT4_O_I2[3]
.sym 29449 uch.echo_en_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 29451 uch.S[2]
.sym 29452 uch.S[1]
.sym 29453 uch.echo_en_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 29454 uch.resp_tx_start_SB_LUT4_I2_O[0]
.sym 29455 uch.echo_en_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 29456 uch.resp_tx_start_SB_LUT4_I2_O[2]
.sym 29457 uch.resp_tx_start_SB_LUT4_I2_O[3]
.sym 29459 uch.self_tx_start_SB_LUT4_I2_O[0]
.sym 29460 uch.self_tx_start_SB_LUT4_I2_O[1]
.sym 29461 uch.self_tx_start_SB_LUT4_I2_O[2]
.sym 29462 uch.we_SB_DFFESR_Q_R[1]
.sym 29466 S_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 29467 uch.nl2tx_flag
.sym 29468 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 29469 uch.we_SB_DFFESR_Q_R[1]
.sym 29472 uch.echo_en_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 29473 uch.echo_en_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 29475 uch.nl2tx_flag_SB_LUT4_I1_O[0]
.sym 29476 uch.echo_en_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 29477 uch.nl2tx_flag_SB_LUT4_I1_O[2]
.sym 29478 uch.echo_en_SB_DFFE_Q_E_SB_LUT4_O_I2[3]
.sym 29479 uch.nl2tx_flag_SB_LUT4_I2_O[1]
.sym 29480 uch.echo_en_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 29481 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 29482 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 29487 uch.echo_en_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 29488 uch.echo_en_SB_DFFE_Q_E_SB_LUT4_O_I2[3]
.sym 29489 uch.echo_en_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 29491 uch.S[2]
.sym 29492 uch.S[1]
.sym 29493 uch.S[0]
.sym 29495 uch.S[2]
.sym 29496 uch.S[1]
.sym 29497 uch.S[0]
.sym 29499 uch.S[2]
.sym 29500 uch.S[1]
.sym 29501 uch.S[0]
.sym 29504 uch.nl2tx_flag
.sym 29505 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 29507 uch.prompt_cnt[0]
.sym 29512 uch.prompt_cnt[1]
.sym 29513 uch.prompt_cnt[0]
.sym 29516 uch.prompt_cnt[2]
.sym 29517 uch.prompt_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 29518 uch.prompt_cnt[2]
.sym 29519 uch.prompt_cnt[1]
.sym 29520 uch.prompt_cnt[0]
.sym 29521 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 29523 uch.S[2]
.sym 29524 uch.S[1]
.sym 29525 uch.S[0]
.sym 29526 uch.echo_en_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 29527 uch.echo_en_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 29528 uch.echo_en_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 29529 uch.echo_en_SB_DFFE_Q_E_SB_LUT4_O_I2[3]
.sym 29533 uch.prompt_cnt[0]
.sym 29566 uch.self_tx_start_SB_DFFE_Q_D
.sym 29773 uch.utx.tickgen.acc[0]
.sym 29794 mem.mem.0.0_WDATA
.sym 29799 uch_din[5]
.sym 29800 w_din[5]
.sym 29801 S[0]
.sym 29802 mem.mem.0.0_WDATA_2
.sym 29806 mem.mem.0.0_WDATA_3
.sym 29810 mem.mem.0.0_WDATA_1
.sym 29815 uch_din[4]
.sym 29816 w_din[4]
.sym 29817 S[0]
.sym 29819 uch_din[7]
.sym 29820 w_din[7]
.sym 29821 S[0]
.sym 29823 uch_din[6]
.sym 29824 w_din[6]
.sym 29825 S[0]
.sym 29827 mem.mem.0.0_RDATA_6[0]
.sym 29828 mem.mem.0.0_RDATA[1]
.sym 29829 mem.mem.0.0_RDATA_6[2]
.sym 29831 mem.mem.0.0_RDATA_5[0]
.sym 29832 mem.mem.0.0_RDATA[1]
.sym 29833 mem.mem.0.0_RDATA_5[2]
.sym 29835 mem.mem.0.0_RDATA_8[0]
.sym 29836 mem.mem.0.0_RDATA[1]
.sym 29837 mem.mem.0.0_RDATA_7[0]
.sym 29839 mem.mem.0.0_RDATA_2[0]
.sym 29840 mem.mem.0.0_RDATA[1]
.sym 29841 mem.mem.0.0_RDATA_2[2]
.sym 29843 mem.mem.0.0_RDATA_1[0]
.sym 29844 mem.mem.0.0_RDATA[1]
.sym 29845 mem.mem.0.0_RDATA_1[2]
.sym 29847 mem.mem.0.0_RDATA_3[0]
.sym 29848 mem.mem.0.0_RDATA[1]
.sym 29849 mem.mem.0.0_RDATA_3[2]
.sym 29851 mem.mem.0.0_RDATA_4[0]
.sym 29852 mem.mem.0.0_RDATA[1]
.sym 29853 mem.mem.0.0_RDATA_4[2]
.sym 29855 mem.mem.0.0_RDATA[0]
.sym 29856 mem.mem.0.0_RDATA[1]
.sym 29857 mem.mem.0.0_RDATA[2]
.sym 29862 uch.echo_rx_data[2]
.sym 29881 S_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 29882 uch.echo_rx_data[1]
.sym 29892 tx_line_len[7]
.sym 29893 tx_line_len[6]
.sym 29894 tx_line_len[5]
.sym 29901 tx_line_len[6]
.sym 29905 uch.we_SB_DFFESR_Q_E
.sym 29906 tx_line_len[4]
.sym 29910 uch_din[6]
.sym 29911 uch_din[4]
.sym 29912 uch_din[3]
.sym 29913 uch.self_tx_start_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 29915 uch.utx.bit_tick
.sym 29916 uch.utx.tx_state[3]
.sym 29917 uch.ueu.tx_start_SB_LUT4_I0_O[3]
.sym 29919 uch_din[2]
.sym 29920 uch_din[1]
.sym 29921 uch_din[0]
.sym 29922 uch.echo_rx_data[6]
.sym 29927 uch_din[7]
.sym 29928 uch_din[5]
.sym 29929 uch.self_tx_start_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 29930 uch.echo_rx_data[3]
.sym 29934 uch.echo_rx_data[5]
.sym 29938 uch.echo_rx_data[4]
.sym 29943 uch.ueu.ctrl_S[2]
.sym 29944 uch.ueu.ctrl_S[0]
.sym 29945 uch.ueu._b_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 29946 uch.echo_rx_data[0]
.sym 29950 uch.echo_rx_data[7]
.sym 29954 uch.ueu.tx_start_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 29955 uch.ueu.tx_start_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 29956 uch.ueu.tx_start_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 29957 uch.ueu.tx_start_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 29959 uch.ueu.ctrl_S[2]
.sym 29960 uch.ueu.ctrl_S[0]
.sym 29961 uch.ueu._b_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 29963 uch.ueu.ctrl_S[2]
.sym 29964 uch.ueu.ctrl_S[0]
.sym 29965 uch.ueu._b_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 29969 uch.ueu.tx_start_SB_DFFE_Q_E
.sym 29971 uch.echo_en
.sym 29972 uch.ueu._b_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 29973 uch.ueu.ctrl_S_SB_DFFESR_Q_E[0]
.sym 29980 uch.ueu.ctrl_S_SB_DFFESR_Q_E[0]
.sym 29981 uch.echo_en_SB_DFFE_Q_D[2]
.sym 29997 uch.echo_en_SB_DFFE_Q_E
.sym 29998 uch.echo_en_SB_DFFE_Q_D[0]
.sym 30003 uch.utx.bit_tick
.sym 30004 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 30005 uch.ueu.tx_start_SB_LUT4_I0_O[3]
.sym 30006 uch.echo_tx_start
.sym 30007 uch.S_SB_DFFESR_Q_D[1]
.sym 30008 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 30009 uch.resp_tx_start_SB_LUT4_I1_O[3]
.sym 30011 uch.echo_en_SB_DFFE_Q_D[0]
.sym 30012 uch.echo_en_SB_DFFE_Q_D[1]
.sym 30013 uch.echo_en_SB_DFFE_Q_D[2]
.sym 30014 uch.echo_en_SB_DFFE_Q_D[0]
.sym 30015 uch.nl2tx_flag_SB_LUT4_I1_O[0]
.sym 30016 uch.echo_en_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 30017 uch.echo_en_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 30018 uch.utx.tx_state[3]
.sym 30019 uch.utx.tx_state[2]
.sym 30020 uch.utx.tx_state[1]
.sym 30021 uch.utx.tx_state[0]
.sym 30023 uch.utx.tx_state[3]
.sym 30024 uch.utx.tx_state[1]
.sym 30025 uch.utx.tx_state[0]
.sym 30026 uch.utx.tx_state[3]
.sym 30027 uch.utx.tx_state[2]
.sym 30028 uch.utx.tx_state[1]
.sym 30029 uch.utx.tx_state[0]
.sym 30031 uch.utx.tx_state[3]
.sym 30032 uch.utx.tx_state[2]
.sym 30033 uch.utx.tx_shift[0]
.sym 30034 uch.utx.tx_state[3]
.sym 30035 uch.utx.tx_state[2]
.sym 30036 uch.utx.tx_state[1]
.sym 30037 uch.utx.tx_state[0]
.sym 30044 uch.utx.tx_state[3]
.sym 30045 uch.utx.tx_state[0]
.sym 30046 uch.utx.tx_state[3]
.sym 30047 uch.utx.tx_state[2]
.sym 30048 uch.utx.tx_state[1]
.sym 30049 uch.utx.tx_state[0]
.sym 30253 uch.prompt_str[2]
.sym 30258 uch.prompt_str_SB_DFFE_Q_10_D
.sym 30273 uch.prompt_str_SB_DFFE_Q_10_D_SB_LUT4_O_I3
.sym 30275 uch.utx.tickgen.acc[0]
.sym 30279 $PACKER_VCC_NET
.sym 30280 uch.utx.tickgen.acc[1]
.sym 30281 uch.utx.tickgen.acc[0]
.sym 30284 uch.utx.tickgen.acc[2]
.sym 30285 uch.utx.tickgen.acc_SB_DFFSR_Q_8_D_SB_LUT4_O_I3
.sym 30287 $PACKER_VCC_NET
.sym 30288 uch.utx.tickgen.acc[3]
.sym 30289 uch.utx.tickgen.acc_SB_DFFSS_Q_3_D_SB_LUT4_O_I3
.sym 30291 $PACKER_VCC_NET
.sym 30292 uch.utx.tickgen.acc[4]
.sym 30293 uch.utx.tickgen.acc_SB_DFFSS_Q_2_D_SB_LUT4_O_I3
.sym 30295 $PACKER_VCC_NET
.sym 30296 uch.utx.tickgen.acc[5]
.sym 30297 uch.utx.tickgen.acc_SB_DFFSS_Q_1_D_SB_LUT4_O_I3
.sym 30300 uch.utx.tickgen.acc[6]
.sym 30301 uch.utx.tickgen.acc_SB_DFFSR_Q_7_D_SB_LUT4_O_I3
.sym 30304 uch.utx.tickgen.acc[7]
.sym 30305 uch.utx.tickgen.acc_SB_DFFSR_Q_6_D_SB_LUT4_O_I3
.sym 30307 $PACKER_VCC_NET
.sym 30308 uch.utx.tickgen.acc[8]
.sym 30309 uch.utx.tickgen.acc_SB_DFFSS_Q_D_SB_LUT4_O_I3
.sym 30312 uch.utx.tickgen.acc[9]
.sym 30313 uch.utx.tickgen.acc_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 30316 uch.utx.tickgen.acc[10]
.sym 30317 uch.utx.tickgen.acc_SB_DFFSR_Q_4_D_SB_LUT4_O_I3
.sym 30320 uch.utx.tickgen.acc[11]
.sym 30321 uch.utx.tickgen.acc_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 30324 uch.utx.tickgen.acc[12]
.sym 30325 uch.utx.tickgen.acc_SB_DFFSR_Q_2_D_SB_LUT4_O_I3
.sym 30328 uch.utx.tickgen.acc[13]
.sym 30329 uch.utx.tickgen.acc_SB_DFFSR_Q_1_D_SB_LUT4_O_I3
.sym 30332 uch.utx.tickgen.acc[14]
.sym 30333 uch.utx.bit_tick_SB_DFFSR_Q_D_SB_CARRY_CO_CI
.sym 30337 $nextpnr_ICESTORM_LC_5$I3
.sym 30362 uch.utx.bit_tick_SB_DFFSR_Q_D
.sym 30370 uch.utx.tx_shift[5]
.sym 30371 uch.utx.tx_shift_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 30372 uch.utx.tx_shift_SB_DFFE_Q_2_D_SB_LUT4_O_I1[2]
.sym 30373 uch.ueu.tx_start_SB_LUT4_I0_O[3]
.sym 30374 uch.utx.tx_shift[3]
.sym 30375 uch.utx.tx_shift_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 30376 uch.utx.tx_shift_SB_DFFE_Q_4_D_SB_LUT4_O_I1[2]
.sym 30377 uch.ueu.tx_start_SB_LUT4_I0_O[3]
.sym 30378 uch.ueu.tx_start_SB_LUT4_I0_O[0]
.sym 30379 uch.ueu.tx_start_SB_LUT4_I0_O[1]
.sym 30380 uch.ueu.tx_start_SB_LUT4_I0_O[2]
.sym 30381 uch.ueu.tx_start_SB_LUT4_I0_O[3]
.sym 30382 uch.utx.tx_shift[7]
.sym 30383 uch.utx.tx_shift_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 30384 uch.utx.tx_shift_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 30385 uch.ueu.tx_start_SB_LUT4_I0_O[3]
.sym 30392 uch.echo_tx_data[2]
.sym 30393 uch.S_SB_DFFESR_Q_D[1]
.sym 30396 uch.echo_tx_data[6]
.sym 30397 uch.S_SB_DFFESR_Q_D[1]
.sym 30398 uch.utx.tx_shift[6]
.sym 30399 uch.utx.tx_shift_SB_DFFE_Q_1_D_SB_LUT4_O_I1[1]
.sym 30400 uch.utx.tx_shift_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 30401 uch.ueu.tx_start_SB_LUT4_I0_O[3]
.sym 30403 uch.ueu.ctrl_S[2]
.sym 30404 uch.ueu.ctrl_S[0]
.sym 30405 uch.ueu._b_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 30408 uch.ueu.ctrl_S[3]
.sym 30409 uch.ueu.tx_start_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 30410 uch.echo_en_SB_DFFE_Q_D[1]
.sym 30411 uch.ueu.tx_data_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 30412 uch.ueu.line_len_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 30413 uch.ueu.ctrl_S_SB_DFFESR_Q_2_D_SB_LUT4_O_I0[2]
.sym 30416 uch.echo_tx_data[3]
.sym 30417 uch.S_SB_DFFESR_Q_D[1]
.sym 30420 uch.echo_tx_data[5]
.sym 30421 uch.S_SB_DFFESR_Q_D[1]
.sym 30424 uch.echo_tx_data[4]
.sym 30425 uch.S_SB_DFFESR_Q_D[1]
.sym 30426 uch.ueu.ctrl_S[2]
.sym 30427 uch.ueu.ctrl_S[0]
.sym 30428 uch.ueu._b_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 30429 uch.ueu.line_len_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 30430 uch.echo_en_SB_DFFE_Q_D[1]
.sym 30431 uch.ueu.tx_data_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 30432 uch.ueu.tx_data_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[0]
.sym 30433 uch.ueu.ctrl_S_SB_DFFESR_Q_2_D_SB_LUT4_O_I0[2]
.sym 30435 uch.ueu.ctrl_S_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[0]
.sym 30436 uch.echo_en_SB_DFFE_Q_D[1]
.sym 30437 uch.ueu.ctrl_S_SB_DFFESR_Q_2_D_SB_LUT4_O_I0[2]
.sym 30439 uch.ueu.tx_start_SB_LUT4_I2_1_O_SB_LUT4_I2_O[0]
.sym 30440 uch.ueu.tx_start_SB_LUT4_I2_1_O_SB_LUT4_I2_O[1]
.sym 30441 uch.ueu.tx_start_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 30442 uch.ueu.ctrl_S_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[2]
.sym 30443 uch.ueu.tx_start_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[0]
.sym 30444 uch.ueu.tx_start_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[1]
.sym 30445 uch.ueu.ctrl_S_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 30446 uch.ueu.ctrl_S_SB_DFFESR_Q_2_D_SB_LUT4_O_I0[0]
.sym 30447 uch.echo_en_SB_DFFE_Q_D[1]
.sym 30448 uch.ueu.ctrl_S_SB_DFFESR_Q_2_D_SB_LUT4_O_I0[2]
.sym 30449 uch.ueu.ctrl_S_SB_DFFESR_Q_2_D_SB_LUT4_O_I0[3]
.sym 30450 uch.ueu.ctrl_S_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[0]
.sym 30451 uch.echo_en_SB_DFFE_Q_D[1]
.sym 30452 uch.ueu.ctrl_S_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[2]
.sym 30453 uch.ueu.ctrl_S_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 30455 uch.ueu.ctrl_S[2]
.sym 30456 uch.ueu.ctrl_S[0]
.sym 30457 uch.ueu.ctrl_S_SB_DFFESR_Q_R_SB_LUT4_O_I3[2]
.sym 30458 uch.ueu.ctrl_S_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[0]
.sym 30459 uch.echo_en_SB_DFFE_Q_D[1]
.sym 30460 uch.ueu.ctrl_S_SB_DFFESR_Q_2_D_SB_LUT4_O_I0[2]
.sym 30461 uch.ueu.ctrl_S_SB_DFFESR_Q_2_D_SB_LUT4_O_I0[3]
.sym 30463 uch.ueu.tx_start_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[0]
.sym 30464 uch.ueu.tx_start_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[1]
.sym 30465 uch.ueu.ctrl_S_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 30468 uch.ueu.ctrl_S_SB_DFFESR_Q_E[0]
.sym 30469 uch.ueu.ctrl_S_SB_DFFESR_Q_E[1]
.sym 30470 uch.ueu.ctrl_S[3]
.sym 30471 uch.ueu.ctrl_S[2]
.sym 30472 uch.ueu.tx_start_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 30473 uch.ueu.ctrl_S[0]
.sym 30476 uch.ueu.ctrl_S[3]
.sym 30477 uch.ueu.tx_start_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 30479 uch.ueu.ctrl_S[2]
.sym 30480 uch.ueu.ctrl_S[0]
.sym 30481 uch.ueu._b_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 30484 uch.echo_tx_start
.sym 30485 uch.ueu.ctrl_S_SB_DFFESR_Q_R[1]
.sym 30486 uch.echo_en
.sym 30487 uch.ueu.tx_start_SB_LUT4_I2_O[1]
.sym 30488 uch.ueu.tx_start_SB_LUT4_I2_O[2]
.sym 30489 uch.ueu.tx_start_SB_LUT4_I2_O[3]
.sym 30491 uch.ueu.ctrl_S_SB_DFFESR_Q_E[0]
.sym 30492 uch.ueu.tx_data_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 30493 uch.ueu.tx_start_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 30494 uch.echo_rx_data[4]
.sym 30499 uch.echo_en_SB_DFFE_Q_D[1]
.sym 30500 uch.ueu.tx_start_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 30501 uch.echo_en_SB_DFFE_Q_D[2]
.sym 30503 uch.echo_en
.sym 30504 uch.echo_en_SB_DFFE_Q_D[1]
.sym 30505 uch.echo_en_SB_DFFE_Q_D[2]
.sym 30506 uch.ueu._b_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 30507 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 30508 uch.echo_en_SB_DFFE_Q_D[1]
.sym 30509 uch.echo_en_SB_DFFE_Q_D[2]
.sym 30510 uch.echo_rx_data[0]
.sym 30516 uch.echo_tx_start
.sym 30517 uch.S_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 30518 uch.echo_rx_data[6]
.sym 30525 uch.echo_en_SB_DFFE_Q_D[2]
.sym 30526 uch.echo_rx_data[7]
.sym 30541 uch.utx.bit_tick_SB_LUT4_I1_O
.sym 30781 uch.urx.tickgen.acc[0]
.sym 30787 uch.urx.tickgen.acc[0]
.sym 30792 uch.urx.tickgen.acc[1]
.sym 30793 uch.urx.tickgen.acc[0]
.sym 30795 $PACKER_VCC_NET
.sym 30796 uch.urx.tickgen.acc[2]
.sym 30797 uch.urx.tickgen.acc_SB_DFF_Q_12_D_SB_LUT4_O_I3
.sym 30800 uch.urx.tickgen.acc[3]
.sym 30801 uch.urx.tickgen.acc_SB_DFF_Q_11_D_SB_LUT4_O_I3
.sym 30803 $PACKER_VCC_NET
.sym 30804 uch.urx.tickgen.acc[4]
.sym 30805 uch.urx.tickgen.acc_SB_DFF_Q_10_D_SB_LUT4_O_I3
.sym 30808 uch.urx.tickgen.acc[5]
.sym 30809 uch.urx.tickgen.acc_SB_DFF_Q_9_D_SB_LUT4_O_I3
.sym 30811 $PACKER_VCC_NET
.sym 30812 uch.urx.tickgen.acc[6]
.sym 30813 uch.urx.tickgen.acc_SB_DFF_Q_8_D_SB_LUT4_O_I3
.sym 30815 $PACKER_VCC_NET
.sym 30816 uch.urx.tickgen.acc[7]
.sym 30817 uch.urx.tickgen.acc_SB_DFF_Q_7_D_SB_LUT4_O_I3
.sym 30819 $PACKER_VCC_NET
.sym 30820 uch.urx.tickgen.acc[8]
.sym 30821 uch.urx.tickgen.acc_SB_DFF_Q_6_D_SB_LUT4_O_I3
.sym 30824 uch.urx.tickgen.acc[9]
.sym 30825 uch.urx.tickgen.acc_SB_DFF_Q_5_D_SB_LUT4_O_I3
.sym 30828 uch.urx.tickgen.acc[10]
.sym 30829 uch.urx.tickgen.acc_SB_DFF_Q_4_D_SB_LUT4_O_I3
.sym 30831 $PACKER_VCC_NET
.sym 30832 uch.urx.tickgen.acc[11]
.sym 30833 uch.urx.tickgen.acc_SB_DFF_Q_3_D_SB_LUT4_O_I3
.sym 30836 uch.urx.tickgen.acc[12]
.sym 30837 uch.urx.tickgen.acc_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 30840 uch.urx.tickgen.acc[13]
.sym 30841 uch.urx.tickgen.acc_SB_DFF_Q_1_D_SB_LUT4_O_I3
.sym 30844 uch.urx.tickgen.acc[14]
.sym 30845 uch.urx.os_tick_SB_DFF_Q_D_SB_CARRY_CO_CI
.sym 30849 $nextpnr_ICESTORM_LC_9$I3
.sym 30882 uch.echo_rx_data[1]
.sym 30886 uch.echo_rx_data[2]
.sym 30895 uch.ueu.rbuf[1][2]
.sym 30896 uch.ueu.rbuf[0][2]
.sym 30897 uch.ueu._b[0]
.sym 30910 uch.echo_rx_data[3]
.sym 30916 uch.echo_en_SB_DFFE_Q_D[1]
.sym 30917 uch.ueu.tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[3]
.sym 30919 uch.ueu.rbuf[0][1]
.sym 30920 uch.ueu.rbuf[1][1]
.sym 30921 uch.ueu._b[0]
.sym 30923 uch.ueu.ctrl_S_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[0]
.sym 30924 uch.echo_en_SB_DFFE_Q_D[1]
.sym 30925 uch.ueu.ctrl_S_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 30926 uch.ueu.line_len_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 30927 uch.ueu.line_len_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 30928 uch.ueu.tx_data_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 30929 uch.ueu.tx_data_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 30932 uch.echo_en_SB_DFFE_Q_D[1]
.sym 30933 uch.ueu.tx_data_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 30935 uch.echo_en_SB_DFFE_Q_D[1]
.sym 30936 uch.ueu.tx_data_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[1]
.sym 30937 uch.ueu.ctrl_S_SB_DFFESR_Q_2_D_SB_LUT4_O_I0[2]
.sym 30938 uch.ueu._b[1]
.sym 30939 uch.ueu.tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[1]
.sym 30940 uch.ueu.tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[2]
.sym 30941 uch.echo_en_SB_DFFE_Q_D[1]
.sym 30943 uch.ueu._b[1]
.sym 30944 uch.ueu.tx_data_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 30945 uch.ueu.tx_data_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 30946 uch.echo_rx_data[5]
.sym 30950 uch.ueu.ctrl_S_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 30951 uch.ueu.tx_data_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 30952 uch.ueu.tx_data_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[0]
.sym 30953 uch.ueu.tx_data_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[1]
.sym 30954 uch.ueu.ctrl_S_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 30955 uch.ueu.tx_data_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 30956 uch.ueu.tx_data_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[0]
.sym 30957 uch.ueu.tx_data_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[1]
.sym 30958 uch.ueu.line_len_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 30959 uch.ueu.line_len_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 30960 uch.ueu.line_len_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 30961 uch.ueu.line_len_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 30963 uch.ueu.line_len_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 30964 uch.ueu.line_len_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 30965 uch.ueu.line_len_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 30966 uch.ueu.ctrl_S_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 30967 uch.ueu.tx_data_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 30968 uch.ueu.tx_data_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[0]
.sym 30969 uch.ueu.tx_data_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[1]
.sym 30971 uch.ueu._b[1]
.sym 30972 uch.ueu.rbuf[0]_SB_LUT4_I1_O[1]
.sym 30973 uch.ueu.rbuf[0]_SB_LUT4_I1_O[2]
.sym 30975 uch.ueu.tx_data_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[0]
.sym 30976 uch.ueu.tx_data_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[1]
.sym 30977 uch.ueu.line_len_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 30979 uch.ueu._b[1]
.sym 30980 uch.ueu.rbuf[2]_SB_LUT4_I2_O[1]
.sym 30981 uch.ueu.rbuf[2]_SB_LUT4_I2_O[2]
.sym 30987 uch.ueu._b[1]
.sym 30988 uch.ueu.rbuf[2]_SB_LUT4_I1_O[1]
.sym 30989 uch.ueu.rbuf[2]_SB_LUT4_I1_O[2]
.sym 30991 uch.ueu.rbuf[1][4]
.sym 30992 uch.ueu.rbuf[0][4]
.sym 30993 uch.ueu._b[0]
.sym 30994 uch.echo_rx_data[4]
.sym 30998 uch.ueu._b[1]
.sym 30999 uch.ueu.tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[1]
.sym 31000 uch.ueu.tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[2]
.sym 31001 uch.ueu.tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[3]
.sym 31002 uch.echo_rx_data[5]
.sym 31007 uch.ueu._b[1]
.sym 31008 uch.ueu.tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 31009 uch.ueu.tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]
.sym 31011 uch.ueu._b[0]
.sym 31016 uch.ueu._b[1]
.sym 31017 uch.ueu._b[0]
.sym 31020 uch.ueu._b[2]
.sym 31021 uch.ueu._b_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 31023 uch.ueu.rbuf[3][7]
.sym 31024 uch.ueu.rbuf[2][7]
.sym 31025 uch.ueu._b[0]
.sym 31027 uch.ueu._b[0]
.sym 31028 uch.ueu.rbuf[2][0]
.sym 31029 uch.ueu.rbuf[3][0]
.sym 31031 uch.ueu.rbuf[2][4]
.sym 31032 uch.ueu.rbuf[3][4]
.sym 31033 uch.ueu._b[0]
.sym 31035 uch.ueu.rbuf[2][6]
.sym 31036 uch.ueu.rbuf[3][6]
.sym 31037 uch.ueu._b[0]
.sym 31041 uch.ueu._b[0]
.sym 31043 uch.ueu._b_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 31048 uch.ueu._e[1]
.sym 31049 uch.ueu._b_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 31052 uch.ueu._e[2]
.sym 31053 uch.ueu._e_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 31057 uch.ueu.rbuf[2]_SB_DFFE_Q_E
.sym 31065 uch.ueu._b_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 31066 uch.ueu._e[2]
.sym 31067 uch.ueu._b[2]
.sym 31068 uch.ueu._b[1]
.sym 31069 uch.ueu._e[1]
.sym 31071 uch.ueu._b_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 31072 uch.ueu._b[0]
.sym 31073 uch.ueu._b_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 31266 uch.urx.rx_data_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 31267 uch.urx.rx_data_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 31268 uch.urx.rx_ready_SB_DFF_Q_D_SB_LUT4_O_I3[0]
.sym 31269 uch.urx.rx_data_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 31270 uch.urx.rx_data_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 31271 uch.urx.rx_data_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 31272 uch.urx.rx_ready_SB_DFF_Q_D_SB_LUT4_O_I3[0]
.sym 31273 uch.urx.rx_data_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 31278 uch.urx.rx_data_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 31279 uch.urx.rx_data_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 31280 uch.urx.rx_ready_SB_DFF_Q_D_SB_LUT4_O_I3[0]
.sym 31281 uch.urx.rx_data_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 31292 uch.urx.rx_data_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 31293 uch.urx.rx_state_SB_DFFESR_Q_R[1]
.sym 31295 uch.urx.rx_data_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 31296 uch.urx.rx_data_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 31297 uch.urx.rx_ready_SB_DFF_Q_D_SB_LUT4_O_I3[0]
.sym 31299 uch.urx.os_cnt[0]
.sym 31304 uch.urx.os_cnt[1]
.sym 31305 uch.urx.os_cnt[0]
.sym 31308 uch.urx.os_cnt[2]
.sym 31309 uch.urx.os_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 31310 RX_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_DFFE_D_Q[0]
.sym 31311 uch.urx.os_cnt[2]
.sym 31312 uch.urx.os_cnt[1]
.sym 31313 uch.urx.os_cnt[0]
.sym 31314 uch.urx.rx_data_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 31315 uch.urx.rx_data_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 31316 uch.urx.rx_ready_SB_DFF_Q_D_SB_LUT4_O_I3[0]
.sym 31317 uch.urx.rx_data_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 31318 uch.urx.os_cnt_SB_DFFESR_Q_R[0]
.sym 31319 uch.urx.os_cnt_SB_DFFESR_Q_R[1]
.sym 31320 uch.urx.os_cnt_SB_DFFESR_Q_R[2]
.sym 31321 uch.urx.os_cnt_SB_DFFESR_Q_R[3]
.sym 31322 uch.urx.rx_data_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 31323 uch.urx.rx_data_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 31324 uch.urx.rx_ready_SB_DFF_Q_D_SB_LUT4_O_I3[0]
.sym 31325 uch.urx.rx_data_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 31329 uch.urx.os_cnt[0]
.sym 31339 uch.urx.rx_ready_SB_DFF_Q_D_SB_LUT4_O_I3[0]
.sym 31340 uch.urx.os_cnt_SB_DFFESR_Q_R[1]
.sym 31341 uch.urx.rx_ready_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 31342 uch.urx.os_tick_SB_DFF_Q_D
.sym 31352 uch.urx.rx_data_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 31353 uch.urx.os_cnt_SB_DFFESR_Q_R[1]
.sym 31354 uch.urx.rx_data_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 31355 uch.urx.rx_data_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 31356 uch.urx.os_cnt_SB_DFFESR_Q_R[0]
.sym 31357 uch.urx.rx_data_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 31370 uch.echo_rx_data[2]
.sym 31395 uch.ueu.rbuf[3][2]
.sym 31396 uch.ueu.rbuf[2][2]
.sym 31397 uch.ueu._b[0]
.sym 31402 uch.echo_rx_data[2]
.sym 31406 uch.echo_rx_data[1]
.sym 31418 uch.echo_rx_data[3]
.sym 31427 uch.ueu._b[1]
.sym 31428 uch.ueu.tx_data_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 31429 uch.ueu.tx_data_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 31431 uch.ueu.rbuf[2][1]
.sym 31432 uch.ueu.rbuf[3][1]
.sym 31433 uch.ueu._b[0]
.sym 31434 uch.echo_rx_data[5]
.sym 31438 uch.echo_rx_data[2]
.sym 31443 uch.ueu.rbuf[0][3]
.sym 31444 uch.ueu.rbuf[1][3]
.sym 31445 uch.ueu._b[0]
.sym 31446 uch.echo_rx_data[3]
.sym 31450 uch.echo_rx_data[1]
.sym 31455 uch.ueu.rbuf[2][3]
.sym 31456 uch.ueu.rbuf[3][3]
.sym 31457 uch.ueu._b[0]
.sym 31462 uch.echo_rx_data[3]
.sym 31470 uch.echo_rx_data[1]
.sym 31478 uch.echo_rx_data[4]
.sym 31482 uch.echo_rx_data[0]
.sym 31495 uch.ueu.rbuf[1][5]
.sym 31496 uch.ueu.rbuf[0][5]
.sym 31497 uch.ueu._b[0]
.sym 31499 uch.ueu.rbuf[1][0]
.sym 31500 uch.ueu._b[0]
.sym 31501 uch.ueu.rbuf[0][0]
.sym 31503 uch.ueu.rbuf[3][5]
.sym 31504 uch.ueu.rbuf[2][5]
.sym 31505 uch.ueu._b[0]
.sym 31507 uch.ueu._b[1]
.sym 31508 uch.ueu.rbuf[1]_SB_LUT4_I1_O[1]
.sym 31509 uch.ueu.rbuf[1]_SB_LUT4_I1_O[2]
.sym 31510 uch.echo_rx_data[5]
.sym 31514 uch.echo_rx_data[6]
.sym 31519 uch.ueu.rbuf[0][6]
.sym 31520 uch.ueu.rbuf[1][6]
.sym 31521 uch.ueu._b[0]
.sym 31523 uch.ueu._e[1]
.sym 31524 uch.ueu._b_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 31525 uch.echo_rx_ready
.sym 31526 uch.echo_rx_data[7]
.sym 31531 uch.ueu._e[1]
.sym 31532 uch.ueu._b_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 31533 uch.echo_rx_ready
.sym 31535 uch.ueu.rbuf[1][7]
.sym 31536 uch.ueu.rbuf[0][7]
.sym 31537 uch.ueu._b[0]
.sym 31538 uch.echo_rx_data[0]
.sym 31543 uch.ueu._e[1]
.sym 31544 uch.ueu._b_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 31545 uch.echo_rx_ready
.sym 31547 uch.ueu._e[1]
.sym 31548 uch.ueu._b_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 31549 uch.echo_rx_ready
.sym 31550 uch.echo_rx_data[6]
.sym 31554 uch.echo_rx_data[6]
.sym 31558 uch.echo_rx_data[7]
.sym 31562 uch.echo_rx_data[4]
.sym 31566 uch.echo_rx_data[0]
.sym 31586 RX_SB_LUT4_I3_O_SB_DFFE_D_Q
.sym 31593 RX$SB_IO_IN
.sym 31811 uch.ueu.line_len[0]
.sym 31815 uch.ueu.line_len[1]
.sym 31816 $PACKER_VCC_NET
.sym 31819 uch.ueu.line_len[2]
.sym 31820 $PACKER_VCC_NET
.sym 31821 uch.ueu.line_len_SB_DFFESR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 31823 uch.ueu.line_len[3]
.sym 31824 $PACKER_VCC_NET
.sym 31825 uch.ueu.line_len_SB_DFFESR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 31827 uch.ueu.line_len[4]
.sym 31828 $PACKER_VCC_NET
.sym 31829 uch.ueu.line_len_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 31831 uch.ueu.line_len[5]
.sym 31832 $PACKER_VCC_NET
.sym 31833 uch.ueu.line_len_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_CI
.sym 31835 uch.ueu.line_len[6]
.sym 31836 $PACKER_VCC_NET
.sym 31837 uch.ueu.line_len_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 31839 uch.ueu.line_len[7]
.sym 31840 $PACKER_VCC_NET
.sym 31841 uch.ueu.line_len_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 31842 uch.ueu.line_len[3]
.sym 31843 uch.ueu.line_len[2]
.sym 31844 uch.ueu.line_len[1]
.sym 31845 uch.ueu.line_len[0]
.sym 31847 uch.ueu.line_len_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[0]
.sym 31848 uch.ueu.line_len_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[1]
.sym 31849 uch.ueu.ctrl_S_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 31852 uch.ueu.ctrl_S_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 31853 uch.ueu.ctrl_S_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 31854 uch.ueu.ctrl_S_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 31856 uch.ueu.line_len[1]
.sym 31857 uch.ueu.line_len[0]
.sym 31859 uch.echo_en
.sym 31860 uch.ueu.tx_start_SB_LUT4_I2_1_O_SB_LUT4_I2_O[0]
.sym 31861 uch.ueu.tx_start_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 31863 uch.ueu.line_len_SB_DFFESR_Q_4_D_SB_LUT4_O_I1[0]
.sym 31864 uch.ueu.line_len_SB_DFFESR_Q_4_D_SB_LUT4_O_I1[1]
.sym 31865 uch.ueu.ctrl_S_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 31866 uch.ueu.line_len[7]
.sym 31867 uch.ueu.line_len[6]
.sym 31868 uch.ueu.line_len[5]
.sym 31869 uch.ueu.line_len[4]
.sym 31871 uch.ueu.line_len_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 31872 uch.ueu.line_len_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 31873 uch.ueu.ctrl_S_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 31922 uch.echo_rx_data[2]
.sym 31930 uch.echo_rx_data[3]
.sym 31946 uch.echo_rx_data[5]
.sym 31958 uch.echo_rx_data[4]
.sym 31970 uch.echo_rx_data[1]
.sym 31978 uch.echo_rx_data[6]
.sym 31985 uch.urx.os_cnt_SB_DFFESR_Q_R[0]
.sym 31994 uch.echo_rx_data[7]
.sym 32030 $PACKER_VCC_NET
.sym 32039 RX_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_DFFE_D_Q[0]
.sym 32040 RX_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_DFFE_D_Q[1]
.sym 32041 RX_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_DFFE_D_Q[2]
.sym 32048 RX_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_DFFE_D_Q[1]
.sym 32049 RX_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_DFFE_D_Q[2]
.sym 32058 uch.echo_rx_data[7]
.sym 32098 RX_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_DFFE_D_Q[0]
.sym 32099 RX_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_DFFE_D_Q[1]
.sym 32100 RX_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_DFFE_D_Q[2]
.sym 32101 RX_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_DFFE_D_Q[3]
.sym 32113 RX_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_DFFE_D_Q[2]
.sym 32119 RX_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_DFFE_D_Q[1]
.sym 32120 RX_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_DFFE_D_Q[2]
.sym 32121 RX_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_DFFE_D_Q[3]
.sym 32333 uch.ueu.line_len_SB_DFFESR_Q_E
.sym 32335 uch.ueu.line_len_SB_DFFESR_Q_5_D_SB_LUT4_O_I1[0]
.sym 32336 uch.ueu.line_len_SB_DFFESR_Q_5_D_SB_LUT4_O_I1[1]
.sym 32337 uch.ueu.ctrl_S_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 32347 uch.ueu.line_len_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 32348 uch.ueu.line_len_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[1]
.sym 32349 uch.ueu.ctrl_S_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 32353 uch.ueu.line_len[0]
.sym 32355 uch.ueu.line_len[0]
.sym 32360 uch.ueu.line_len[1]
.sym 32364 uch.ueu.line_len[2]
.sym 32365 uch.ueu.line_len_SB_DFFESR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 32368 uch.ueu.line_len[3]
.sym 32369 uch.ueu.line_len_SB_DFFESR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 32372 uch.ueu.line_len[4]
.sym 32373 uch.ueu.line_len_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 32376 uch.ueu.line_len[5]
.sym 32377 uch.ueu.line_len_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 32380 uch.ueu.line_len[6]
.sym 32381 uch.ueu.line_len_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 32382 uch.ueu.line_len_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 32383 uch.ueu.ctrl_S_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 32384 uch.ueu.line_len[7]
.sym 32385 uch.ueu.line_len_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
