
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /home/abhishekjagushte/Labs/COA/ass2/traces/603.bwaves_s-1740B.champsimtrace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
cpu0_L2C IP-based stride prefetcher
WARNING: The extended signature CACHE::prefetch_line(ip, base_addr, pf_addr, fill_this_level, prefetch_metadata) is deprecated.
WARNING: Use CACHE::prefetch_line(pf_addr, fill_this_level, prefetch_metadata) instead.
Heartbeat CPU 0 instructions: 10000003 cycles: 3642289 heartbeat IPC: 2.74553 cumulative IPC: 2.74553 (Simulation time: 0 hr 0 min 19 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 7284431 heartbeat IPC: 2.74564 cumulative IPC: 2.74558 (Simulation time: 0 hr 0 min 39 sec) 

Warmup complete CPU 0 instructions: 25000001 cycles: 9105488 (Simulation time: 0 hr 0 min 49 sec) 

Heartbeat CPU 0 instructions: 30000003 cycles: 15387788 heartbeat IPC: 1.23406 cumulative IPC: 0.795887 (Simulation time: 0 hr 1 min 9 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 27977975 heartbeat IPC: 0.794269 cumulative IPC: 0.794808 (Simulation time: 0 hr 1 min 49 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 40561863 heartbeat IPC: 0.794667 cumulative IPC: 0.794751 (Simulation time: 0 hr 2 min 29 sec) 
Finished CPU 0 instructions: 25000001 cycles: 31456375 cumulative IPC: 0.794751 (Simulation time: 0 hr 2 min 29 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.794751 instructions: 25000001 cycles: 31456375
cpu0_DTLB TOTAL     ACCESS:    8021249  HIT:    7992594  MISS:      28655
cpu0_DTLB LOAD      ACCESS:    7453153  HIT:    7429398  MISS:      23755
cpu0_DTLB RFO       ACCESS:     568096  HIT:     563196  MISS:       4900
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 74.4972 cycles
cpu0_ITLB TOTAL     ACCESS:    2219072  HIT:    2219072  MISS:          0
cpu0_ITLB LOAD      ACCESS:    2219072  HIT:    2219072  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:      28655  HIT:      21231  MISS:       7424
cpu0_STLB LOAD      ACCESS:      23755  HIT:      16521  MISS:       7234
cpu0_STLB RFO       ACCESS:       4900  HIT:       4710  MISS:        190
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 252.089 cycles
cpu0_L1D TOTAL     ACCESS:    8268993  HIT:    7768740  MISS:     500253
cpu0_L1D LOAD      ACCESS:    6894499  HIT:    6406867  MISS:     487632
cpu0_L1D RFO       ACCESS:    1367070  HIT:    1354889  MISS:      12181
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       7424  HIT:       6984  MISS:        440
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 208.165 cycles
cpu0_L2C TOTAL     ACCESS:    1171966  HIT:     696785  MISS:     475181
cpu0_L2C LOAD      ACCESS:     487632  HIT:     302674  MISS:     184958
cpu0_L2C RFO       ACCESS:      12181  HIT:          0  MISS:      12181
cpu0_L2C PREFETCH  ACCESS:     659345  HIT:     381321  MISS:     278024
cpu0_L2C WRITEBACK ACCESS:      12368  HIT:      12368  MISS:          0
cpu0_L2C TRANSLATION ACCESS:        440  HIT:        422  MISS:         18
cpu0_L2C PREFETCH  REQUESTED:    1071043  ISSUED:    1025062  USEFUL:     406634  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 518.004 cycles
LLC TOTAL     ACCESS:     571530  HIT:      96446  MISS:     475084
LLC LOAD      ACCESS:      56367  HIT:      18608  MISS:      37759
LLC RFO       ACCESS:      12181  HIT:          0  MISS:      12181
LLC PREFETCH  ACCESS:     490751  HIT:      65624  MISS:     425127
LLC WRITEBACK ACCESS:      12213  HIT:      12211  MISS:          2
LLC TRANSLATION ACCESS:         18  HIT:          3  MISS:         15
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 923.307 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       2254  ROW_BUFFER_MISS:     472828
 DBUS AVG_CONGESTED_CYCLE:    3.99256
 WQ ROW_BUFFER_HIT:       3336  ROW_BUFFER_MISS:       9086  FULL:          0


CPU 0 Branch Prediction Accuracy: 62.4635% MPKI: 9.3696 Average ROB Occupancy at Mispredict: 291.425
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 9.3696
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

