
---------- Begin Simulation Statistics ----------
final_tick                                67658763177                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 353586                       # Simulator instruction rate (inst/s)
host_mem_usage                                9673412                       # Number of bytes of host memory used
host_op_rate                                   671869                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    78.69                       # Real time elapsed on the host
host_tick_rate                              859793276                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    27824287                       # Number of instructions simulated
sim_ops                                      52870598                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.067659                       # Number of seconds simulated
sim_ticks                                 67658763177                       # Number of ticks simulated
system.cpu0.Branches                          2780018                       # Number of branches fetched
system.cpu0.committedInsts                   27788099                       # Number of instructions committed
system.cpu0.committedOps                     52797721                       # Number of ops (including micro ops) committed
system.cpu0.dtb.rdAccesses                   11113063                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                         5446                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    5557395                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                            8                       # TLB misses on write requests
system.cpu0.idle_fraction                    0.000000                       # Percentage of idle cycles
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                   38902351                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                           46                       # TLB misses on write requests
system.cpu0.not_idle_fraction                1.000000                       # Percentage of non-idle cycles
system.cpu0.numCycles                       203179469                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles              203179468.996997                       # Number of busy cycles
system.cpu0.num_cc_register_reads            13899961                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes           16672913                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts      2779471                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                  1214                       # Number of float alu accesses
system.cpu0.num_fp_insts                         1214                       # number of float instructions
system.cpu0.num_fp_register_reads                1401                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                679                       # number of times the floating registers were written
system.cpu0.num_func_calls                        384                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                  0.003003                       # Number of idle cycles
system.cpu0.num_int_alu_accesses             52796880                       # Number of integer alu accesses
system.cpu0.num_int_insts                    52796880                       # number of integer instructions
system.cpu0.num_int_register_reads          105592520                       # number of times the integer registers were read
system.cpu0.num_int_register_writes          44459432                       # number of times the integer registers were written
system.cpu0.num_load_insts                   11113060                       # Number of load instructions
system.cpu0.num_mem_refs                     16670454                       # number of memory refs
system.cpu0.num_store_insts                   5557394                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                  336      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                 36126368     68.42%     68.42% # Class of executed instruction
system.cpu0.op_class::IntMult                       5      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::IntDiv                       28      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatAdd                    144      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdAlu                     104      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdCvt                      54      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdMisc                    228      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::MemRead                11113000     21.05%     89.47% # Class of executed instruction
system.cpu0.op_class::MemWrite                5556913     10.52%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                 60      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite               481      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                  52797721                       # Class of executed instruction
system.cpu0.workload.numSyscalls                   12                       # Number of system calls
system.cpu1.Branches                             7960                       # Number of branches fetched
system.cpu1.committedInsts                      36188                       # Number of instructions committed
system.cpu1.committedOps                        72877                       # Number of ops (including micro ops) committed
system.cpu1.dtb.rdAccesses                       8038                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                           25                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                       8476                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                           13                       # TLB misses on write requests
system.cpu1.idle_fraction                    0.996951                       # Percentage of idle cycles
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                      48895                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                           98                       # TLB misses on write requests
system.cpu1.not_idle_fraction                0.003049                       # Percentage of non-idle cycles
system.cpu1.numCycles                          619408                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles               1888.312202                       # Number of busy cycles
system.cpu1.num_cc_register_reads               40063                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes              20502                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts         5855                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                  5126                       # Number of float alu accesses
system.cpu1.num_fp_insts                         5126                       # number of float instructions
system.cpu1.num_fp_register_reads                5722                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes               2199                       # number of times the floating registers were written
system.cpu1.num_func_calls                       1462                       # number of times a function call or return occured
system.cpu1.num_idle_cycles              617519.687798                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                70229                       # Number of integer alu accesses
system.cpu1.num_int_insts                       70229                       # number of integer instructions
system.cpu1.num_int_register_reads             137925                       # number of times the integer registers were read
system.cpu1.num_int_register_writes             53469                       # number of times the integer registers were written
system.cpu1.num_load_insts                       8028                       # Number of load instructions
system.cpu1.num_mem_refs                        16500                       # number of memory refs
system.cpu1.num_store_insts                      8472                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                 1258      1.73%      1.73% # Class of executed instruction
system.cpu1.op_class::IntAlu                    53522     73.44%     75.17% # Class of executed instruction
system.cpu1.op_class::IntMult                      42      0.06%     75.23% # Class of executed instruction
system.cpu1.op_class::IntDiv                       21      0.03%     75.25% # Class of executed instruction
system.cpu1.op_class::FloatAdd                    162      0.22%     75.48% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     75.48% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     75.48% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     75.48% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     75.48% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     75.48% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     75.48% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     75.48% # Class of executed instruction
system.cpu1.op_class::SimdAdd                      10      0.01%     75.49% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     75.49% # Class of executed instruction
system.cpu1.op_class::SimdAlu                     456      0.63%     76.12% # Class of executed instruction
system.cpu1.op_class::SimdCmp                      12      0.02%     76.13% # Class of executed instruction
system.cpu1.op_class::SimdCvt                     302      0.41%     76.55% # Class of executed instruction
system.cpu1.op_class::SimdMisc                    592      0.81%     77.36% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     77.36% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     77.36% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     77.36% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     77.36% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     77.36% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     77.36% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     77.36% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     77.36% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     77.36% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     77.36% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     77.36% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     77.36% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     77.36% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     77.36% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     77.36% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     77.36% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     77.36% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     77.36% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     77.36% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     77.36% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     77.36% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     77.36% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     77.36% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     77.36% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     77.36% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     77.36% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     77.36% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     77.36% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     77.36% # Class of executed instruction
system.cpu1.op_class::MemRead                    7306     10.03%     87.38% # Class of executed instruction
system.cpu1.op_class::MemWrite                   5814      7.98%     95.36% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                722      0.99%     96.35% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite              2658      3.65%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                     72877                       # Class of executed instruction
system.cpu1.workload.numSyscalls                   31                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        90560                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        440014                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       351990                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          716                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       704937                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            716                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  67658763177                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             348940                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          212                       # Transaction distribution
system.membus.trans_dist::CleanEvict            90348                       # Transaction distribution
system.membus.trans_dist::ReadExReq               514                       # Transaction distribution
system.membus.trans_dist::ReadExResp              514                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        348940                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       789468                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       789468                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 789468                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     22378624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     22378624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                22378624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            349454                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  349454    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              349454                       # Request fanout histogram
system.membus.reqLayer4.occupancy           616714002                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1870162950                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu0.pwrStateResidencyTicks::ON    67658763177                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  67658763177                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     38901902                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        38901902                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     38901902                       # number of overall hits
system.cpu0.icache.overall_hits::total       38901902                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst          449                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           449                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst          449                       # number of overall misses
system.cpu0.icache.overall_misses::total          449                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst     38080548                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     38080548                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst     38080548                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     38080548                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     38902351                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     38902351                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     38902351                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     38902351                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000012                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000012                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000012                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000012                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 84811.910913                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 84811.910913                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 84811.910913                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 84811.910913                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks           18                       # number of writebacks
system.cpu0.icache.writebacks::total               18                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst          449                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          449                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst          449                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          449                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst     37781514                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     37781514                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst     37781514                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     37781514                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000012                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000012                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000012                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000012                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 84145.910913                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 84145.910913                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 84145.910913                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 84145.910913                       # average overall mshr miss latency
system.cpu0.icache.replacements                    18                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     38901902                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       38901902                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst          449                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          449                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst     38080548                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     38080548                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     38902351                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     38902351                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000012                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000012                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 84811.910913                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 84811.910913                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst          449                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          449                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst     37781514                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     37781514                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 84145.910913                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 84145.910913                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  67658763177                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          347.854959                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           38902351                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              449                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         86642.207127                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            83250                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   347.854959                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.679404                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.679404                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          431                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           65                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          335                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.841797                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        311219257                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       311219257                       # Number of data accesses
system.cpu0.icache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu0.icache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu0.icache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED  67658763177                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  67658763177                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  67658763177                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu0.itb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu0.itb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED  67658763177                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  67658763177                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  67658763177                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu0.dtb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu0.dtb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  67658763177                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     16322542                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16322542                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     16322542                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16322542                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       347916                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        347916                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       347916                       # number of overall misses
system.cpu0.dcache.overall_misses::total       347916                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  30841226235                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  30841226235                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  30841226235                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  30841226235                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     16670458                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16670458                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     16670458                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16670458                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.020870                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.020870                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.020870                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.020870                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 88645.610535                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 88645.610535                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 88645.610535                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 88645.610535                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks          535                       # number of writebacks
system.cpu0.dcache.writebacks::total              535                       # number of writebacks
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       347916                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       347916                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       347916                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       347916                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  30609514179                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  30609514179                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  30609514179                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  30609514179                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.020870                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.020870                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.020870                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.020870                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 87979.610535                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 87979.610535                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 87979.610535                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 87979.610535                       # average overall mshr miss latency
system.cpu0.dcache.replacements                347908                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     10765403                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10765403                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       347660                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       347660                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data  30829797342                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  30829797342                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     11113063                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11113063                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.031284                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031284                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 88678.011109                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 88678.011109                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       347660                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       347660                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  30598255782                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  30598255782                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.031284                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.031284                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 88012.011109                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 88012.011109                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      5557139                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       5557139                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data          256                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          256                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data     11428893                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     11428893                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      5557395                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      5557395                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.000046                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000046                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 44644.113281                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 44644.113281                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data          256                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          256                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data     11258397                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     11258397                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.000046                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000046                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 43978.113281                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 43978.113281                       # average WriteReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  67658763177                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse            7.999914                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           16670458                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           347916                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            47.915181                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           166167                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     7.999914                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999989                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999989                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        133711580                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       133711580                       # Number of data accesses
system.cpu0.dcache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu0.dcache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu0.dcache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu1.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu1.pwrStateResidencyTicks::ON    67658763177                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  67658763177                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst        47885                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total           47885                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst        47885                       # number of overall hits
system.cpu1.icache.overall_hits::total          47885                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         1010                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          1010                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         1010                       # number of overall misses
system.cpu1.icache.overall_misses::total         1010                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst     81467118                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     81467118                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst     81467118                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     81467118                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst        48895                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total        48895                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst        48895                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total        48895                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.020657                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.020657                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.020657                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.020657                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 80660.512871                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 80660.512871                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 80660.512871                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 80660.512871                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks          500                       # number of writebacks
system.cpu1.icache.writebacks::total              500                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         1010                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         1010                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         1010                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         1010                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst     80794458                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     80794458                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst     80794458                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     80794458                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.020657                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.020657                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.020657                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.020657                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 79994.512871                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 79994.512871                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 79994.512871                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 79994.512871                       # average overall mshr miss latency
system.cpu1.icache.replacements                   500                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst        47885                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total          47885                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         1010                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         1010                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst     81467118                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     81467118                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst        48895                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total        48895                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.020657                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.020657                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 80660.512871                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 80660.512871                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         1010                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         1010                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst     80794458                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     80794458                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.020657                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.020657                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 79994.512871                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 79994.512871                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  67658763177                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          509.576153                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs              48895                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             1010                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            48.410891                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            88245                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   509.576153                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.995266                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.995266                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          510                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           392170                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          392170                       # Number of data accesses
system.cpu1.icache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu1.icache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu1.icache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED  67658763177                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  67658763177                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  67658763177                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu1.itb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu1.itb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED  67658763177                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  67658763177                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  67658763177                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu1.dtb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu1.dtb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  67658763177                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data        12942                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           12942                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data        12942                       # number of overall hits
system.cpu1.dcache.overall_hits::total          12942                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data         3572                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          3572                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data         3572                       # number of overall misses
system.cpu1.dcache.overall_misses::total         3572                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data     84372876                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total     84372876                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data     84372876                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total     84372876                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data        16514                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        16514                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data        16514                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        16514                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.216301                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.216301                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.216301                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.216301                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 23620.625980                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 23620.625980                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 23620.625980                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 23620.625980                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks         3086                       # number of writebacks
system.cpu1.dcache.writebacks::total             3086                       # number of writebacks
system.cpu1.dcache.demand_mshr_misses::.cpu1.data         3572                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         3572                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data         3572                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         3572                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data     81993924                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     81993924                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data     81993924                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     81993924                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.216301                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.216301                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.216301                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.216301                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 22954.625980                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 22954.625980                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 22954.625980                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 22954.625980                       # average overall mshr miss latency
system.cpu1.dcache.replacements                  3564                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data         5546                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total           5546                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data         2492                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         2492                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data     43273017                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total     43273017                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data         8038                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total         8038                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.310027                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.310027                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 17364.774077                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 17364.774077                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data         2492                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         2492                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data     41613345                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     41613345                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.310027                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.310027                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 16698.774077                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 16698.774077                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data         7396                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total          7396                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data         1080                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         1080                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data     41099859                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     41099859                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data         8476                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total         8476                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.127419                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.127419                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 38055.425000                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 38055.425000                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data         1080                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         1080                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data     40380579                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     40380579                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.127419                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.127419                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 37389.425000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 37389.425000                       # average WriteReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  67658763177                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse            7.999924                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              16514                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             3572                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             4.623180                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           171162                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     7.999924                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999990                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999990                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           135684                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          135684                       # Number of data accesses
system.cpu1.dcache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu1.dcache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu1.dcache.tags.repl_valid_data             0                       # Number of global replacements
system.l2.pwrStateResidencyTicks::UNDEFINED  67658763177                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.data                 463                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                  60                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data                2970                       # number of demand (read+write) hits
system.l2.demand_hits::total                     3493                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.data                463                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                 60                       # number of overall hits
system.l2.overall_hits::.cpu1.data               2970                       # number of overall hits
system.l2.overall_hits::total                    3493                       # number of overall hits
system.l2.demand_misses::.cpu0.inst               449                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            347453                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst               950                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data               602                       # number of demand (read+write) misses
system.l2.demand_misses::total                 349454                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst              449                       # number of overall misses
system.l2.overall_misses::.cpu0.data           347453                       # number of overall misses
system.l2.overall_misses::.cpu1.inst              950                       # number of overall misses
system.l2.overall_misses::.cpu1.data              602                       # number of overall misses
system.l2.overall_misses::total                349454                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst     37326969                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  30257483562                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst     79207380                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data     50062887                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      30424080798                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst     37326969                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  30257483562                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst     79207380                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data     50062887                       # number of overall miss cycles
system.l2.overall_miss_latency::total     30424080798                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst             449                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          347916                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            1010                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data            3572                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               352947                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst            449                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         347916                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           1010                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data           3572                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              352947                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst              1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.998669                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.940594                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.168533                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.990103                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst             1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.998669                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.940594                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.168533                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.990103                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83133.561247                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 87083.673366                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 83376.189474                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 83160.941860                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87061.761485                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83133.561247                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 87083.673366                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 83376.189474                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 83160.941860                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87061.761485                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                 212                       # number of writebacks
system.l2.writebacks::total                       212                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst          449                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       347453                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst          950                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data          602                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            349454                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst          449                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       347453                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst          950                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data          602                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           349454                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst     34263089                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  27885766356                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst     72725481                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data     45951694                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  28038706620                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst     34263089                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  27885766356                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst     72725481                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data     45951694                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  28038706620                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.998669                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.940594                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.168533                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.990103                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.998669                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.940594                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.168533                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.990103                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 76309.775056                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 80257.664651                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 76553.137895                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 76331.717608                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 80235.758126                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 76309.775056                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 80257.664651                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 76553.137895                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 76331.717608                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 80235.758126                       # average overall mshr miss latency
system.l2.replacements                          91272                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         3621                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             3621                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         3621                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         3621                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          518                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              518                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          518                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          518                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            5                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             5                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data              142                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data              680                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   822                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data            114                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data            400                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 514                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data      9636354                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data     32865768                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      42502122                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data          256                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data         1080                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1336                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.445312                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.370370                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.384731                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 84529.421053                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 82164.420000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82688.953307                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data          114                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data          400                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            514                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data      8857569                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data     30134842                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     38992411                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.445312                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.370370                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.384731                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 77697.973684                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 75337.105000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75860.721790                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu1.inst            60                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 60                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst          449                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst          950                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1399                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst     37326969                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst     79207380                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    116534349                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst          449                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         1010                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1459                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.940594                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.958876                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83133.561247                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 83376.189474                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83298.319514                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst          449                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst          950                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1399                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst     34263089                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst     72725481                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    106988570                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.940594                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.958876                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 76309.775056                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 76553.137895                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76475.032166                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data          321                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data         2290                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              2611                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       347339                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data          202                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          347541                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  30247847208                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data     17197119                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  30265044327                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       347660                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data         2492                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        350152                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.999077                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.081059                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.992543                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 87084.511696                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 85134.252475                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87083.378154                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       347339                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data          202                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       347541                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  27876908787                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data     15816852                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  27892725639                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.999077                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.081059                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.992543                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 80258.504766                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 78301.247525                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80257.367157                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  67658763177                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 158848.665489                       # Cycle average of tags in use
system.l2.tags.total_refs                      704932                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    349465                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.017175                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     76000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.000727                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst      261.706176                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data    157332.559584                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst      717.129899                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      537.269103                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000998                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.600176                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.002736                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.002050                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.605960                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024        258193                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           91                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          482                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4623                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        46236                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4       206761                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.984928                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  11628457                       # Number of tag accesses
system.l2.tags.data_accesses                 11628457                       # Number of data accesses
system.l2.tags.repl_invalid                         0                       # Number of initial replacements
system.l2.tags.repl_valid_tag                       0                       # Number of local replacements
system.l2.tags.repl_valid_data                      0                       # Number of global replacements
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  67658763177                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst         28736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      22236992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst         60800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data         38528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           22365056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst        28736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst        60800                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         89536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        13568                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           13568                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst            449                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         347453                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst            950                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data            602                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              349454                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          212                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                212                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst           424720                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        328663886                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           898627                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data           569446                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             330556678                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst       424720                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       898627                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1323347                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         200536                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               200536                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         200536                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst          424720                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       328663886                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          898627                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data          569446                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            330757214                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       212.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples       449.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    347453.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples       950.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples       602.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000031652                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.037304569106                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            9                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            9                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              716498                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                153                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      349454                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        212                       # Number of write requests accepted
system.mem_ctrls.readBursts                    349454                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      212                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             10927                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             10932                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10927                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             10927                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             10931                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10926                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             10924                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             10925                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             10925                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             10920                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10916                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            10913                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            10914                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            10919                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            10913                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            10922                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::16            10920                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::17            10927                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::18            10919                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::19            10920                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::20            10920                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::21            10924                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::22            10915                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::23            10911                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::24            10906                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::25            10914                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::26            10917                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::27            10915                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::28            10926                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::29            10928                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::30            10922                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::31            10909                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::16                4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::17                4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::18                5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::19                4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::20                5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::21                2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::22                6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::23                5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::24                3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::25                7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::26                7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::27                6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::28                6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::29                7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::30                5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::31                2                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.11                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7958834244                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1164380728                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             14071483612                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     22775.06                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                40267.06                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  0.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                349454                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  212                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  348760                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     694                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       349616                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean            64                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    64.000000                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-71       349616    100.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       349616                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            9                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean          38667                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean  19420.022301                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  72158.007076                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-12287            3     33.33%     33.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-16383            3     33.33%     66.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-20479            1     11.11%     77.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-24575            1     11.11%     88.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::229376-233471            1     11.11%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             9                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            9                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             18                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                9    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             9                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               22365056                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   10368                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                22365056                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                13568                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       330.56                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.15                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    330.56                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.20                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.72                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.72                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   67658681259                       # Total gap between requests
system.mem_ctrls.avgGap                     193495.17                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst        28736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     22236992                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst        60800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data        38528                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        10368                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 424719.558127668395                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 328663885.590496122837                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 898627.127441614633                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 569445.821810370544                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 153239.573311096407                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst          449                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       347453                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst          950                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data          602                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          212                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     16199568                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  13999079298                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     34518873                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data     21685873                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1474895174481                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     36079.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     40290.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     36335.66                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     36023.04                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 6957052709.82                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                     0.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         272533702.896020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         481126806.266444                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        479165848.963174                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy       184006.368000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     5872508870.473799                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     4024714869.840018                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     19305337207.027275                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       30435571311.834682                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        449.839310                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  56558215293                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3041150000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   8059397884                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         272649096.720020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         481330520.748044                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        479352366.326374                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       198160.704000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     5872508870.473799                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     4025601409.082420                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     19304725179.936069                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       30436365603.990768                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        449.851049                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  56555775334                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3041150000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   8061837843                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  67658763177                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            351611                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         3833                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          518                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          438911                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1336                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1336                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1459                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       350152                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          916                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1043740                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         2520                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        10708                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1057884                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        29888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     22300864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side        96640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       426112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               22853504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           91272                       # Total snoops (count)
system.tol2bus.snoopTraffic                     13568                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           444219                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001612                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.040115                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 443503     99.84%     99.84% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    716      0.16%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             444219                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          237500595                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.4                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy           3569424                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           1009322                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         347570408                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            448551                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
