m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA/20.1
vAluUnit
Z0 !s110 1644994002
!i10b 1
!s100 R97k@QDVhi@>?kFlPiUno2
Z1 !s11b Dg1SIo80bB@j0V0VzS_@n1
I8<E_[B^H9lBAFdj7C6H;O3
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 dC:/Users/W24880/Desktop/modelsim_project/Lab5
Z4 w1644984160
8C:/Users/W24880/Desktop/modelsim_project/Lab5/template/AluUnit.v
FC:/Users/W24880/Desktop/modelsim_project/Lab5/template/AluUnit.v
!i122 673
L0 1 114
Z5 OV;L;2020.1;71
r1
!s85 0
31
Z6 !s108 1644994002.000000
!s107 C:/Users/W24880/Desktop/modelsim_project/Lab5/template/AluUnit.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/W24880/Desktop/modelsim_project/Lab5/template/AluUnit.v|
!i113 1
Z7 o-work work
Z8 tCvgOpt 0
n@alu@unit
vBranchComp
R0
!i10b 1
!s100 goHm3IfBX=8^]Ih0QY_ge0
R1
If7M7ZFecKzKXFll;>OlhL1
R2
R3
R4
8C:/Users/W24880/Desktop/modelsim_project/Lab5/template/BranchComp.v
FC:/Users/W24880/Desktop/modelsim_project/Lab5/template/BranchComp.v
!i122 674
L0 1 68
R5
r1
!s85 0
31
R6
!s107 C:/Users/W24880/Desktop/modelsim_project/Lab5/template/BranchComp.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/W24880/Desktop/modelsim_project/Lab5/template/BranchComp.v|
!i113 1
R7
R8
n@branch@comp
vBTB
Z9 !s110 1644994003
!i10b 1
!s100 iod3M>D[jC3jn=Dmf9E591
R1
I3Vag]>DdERF3VS^WL_Bh]0
R2
R3
R4
8C:/Users/W24880/Desktop/modelsim_project/Lab5/template/BTB.v
FC:/Users/W24880/Desktop/modelsim_project/Lab5/template/BTB.v
!i122 675
L0 1 139
R5
r1
!s85 0
31
Z10 !s108 1644994003.000000
!s107 C:/Users/W24880/Desktop/modelsim_project/Lab5/template/BTB.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/W24880/Desktop/modelsim_project/Lab5/template/BTB.v|
!i113 1
R7
R8
n@b@t@b
vControlUnit
R9
!i10b 1
!s100 Y3DLSb:JRFM]g=JlGzIHO0
R1
I6@1Ac=L@nRP=Ljn`J@<Ul1
R2
R3
R4
8C:/Users/W24880/Desktop/modelsim_project/Lab5/template/ControlUnit.v
FC:/Users/W24880/Desktop/modelsim_project/Lab5/template/ControlUnit.v
!i122 676
L0 1 366
R5
r1
!s85 0
31
R10
!s107 C:/Users/W24880/Desktop/modelsim_project/Lab5/template/ControlUnit.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/W24880/Desktop/modelsim_project/Lab5/template/ControlUnit.v|
!i113 1
R7
R8
n@control@unit
vDetectionUnit
R9
!i10b 1
!s100 ]mEG2Km?07bQ2fF]fzlXJ3
R1
IM[B9;15^KD5h?e3UWfC]52
R2
R3
R4
8C:/Users/W24880/Desktop/modelsim_project/Lab5/template/DetectionUnit.v
FC:/Users/W24880/Desktop/modelsim_project/Lab5/template/DetectionUnit.v
!i122 677
L0 1 33
R5
r1
!s85 0
31
R10
!s107 C:/Users/W24880/Desktop/modelsim_project/Lab5/template/DetectionUnit.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/W24880/Desktop/modelsim_project/Lab5/template/DetectionUnit.v|
!i113 1
R7
R8
n@detection@unit
vForwardUnit
R9
!i10b 1
!s100 KW;ck9Hn;5EebcCjG<=JC1
R1
I=<5F0f?1514[MnD`^a_FD3
R2
R3
R4
8C:/Users/W24880/Desktop/modelsim_project/Lab5/template/ForwardUnit.v
FC:/Users/W24880/Desktop/modelsim_project/Lab5/template/ForwardUnit.v
!i122 678
L0 1 81
R5
r1
!s85 0
31
R10
!s107 C:/Users/W24880/Desktop/modelsim_project/Lab5/template/ForwardUnit.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/W24880/Desktop/modelsim_project/Lab5/template/ForwardUnit.v|
!i113 1
R7
R8
n@forward@unit
vImmGen
Z11 !s110 1644994004
!i10b 1
!s100 1PH^7aYD0f89CR@:g1S_g1
R1
I2145NF<>Jzcfm]?3Gz5>N0
R2
R3
R4
8C:/Users/W24880/Desktop/modelsim_project/Lab5/template/ImmGen.v
FC:/Users/W24880/Desktop/modelsim_project/Lab5/template/ImmGen.v
!i122 679
L0 1 77
R5
r1
!s85 0
31
R10
!s107 C:/Users/W24880/Desktop/modelsim_project/Lab5/template/ImmGen.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/W24880/Desktop/modelsim_project/Lab5/template/ImmGen.v|
!i113 1
R7
R8
n@imm@gen
vREG_FILE
R11
!i10b 1
!s100 ?U3oOEX^>L<OF9aUdlJO31
R1
IgW3lTM];LU6DCJoMk<:5D1
R2
R3
R4
8C:/Users/W24880/Desktop/modelsim_project/Lab5/template/REG_FILE.v
FC:/Users/W24880/Desktop/modelsim_project/Lab5/template/REG_FILE.v
!i122 681
L0 1 71
R5
r1
!s85 0
31
Z12 !s108 1644994004.000000
!s107 C:/Users/W24880/Desktop/modelsim_project/Lab5/template/REG_FILE.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/W24880/Desktop/modelsim_project/Lab5/template/REG_FILE.v|
!i113 1
R7
R8
n@r@e@g_@f@i@l@e
vRISCV_CLKRST
R11
!i10b 1
!s100 m`AH^U>d5BoL6AIe1lP931
R1
IeS]P5A7NE;Um1EnAi]BUY3
R2
R3
R4
8C:/Users/W24880/Desktop/modelsim_project/Lab5/template/RISCV_CLKRST.v
FC:/Users/W24880/Desktop/modelsim_project/Lab5/template/RISCV_CLKRST.v
!i122 682
L0 3 21
R5
r1
!s85 0
31
R12
!s107 C:/Users/W24880/Desktop/modelsim_project/Lab5/template/RISCV_CLKRST.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/W24880/Desktop/modelsim_project/Lab5/template/RISCV_CLKRST.v|
!i113 1
R7
R8
n@r@i@s@c@v_@c@l@k@r@s@t
vRISCV_TOP
Z13 !s110 1644994005
!i10b 1
!s100 kU6NN6nAdfJmb_kkUS6Ik0
R1
IBnzlJiM7N^IBC1d=lKF@E1
R2
R3
R4
8C:/Users/W24880/Desktop/modelsim_project/Lab5/template/RISCV_TOP.v
FC:/Users/W24880/Desktop/modelsim_project/Lab5/template/RISCV_TOP.v
!i122 683
L0 1 481
R5
r1
!s85 0
31
Z14 !s108 1644994005.000000
!s107 C:/Users/W24880/Desktop/modelsim_project/Lab5/template/RISCV_TOP.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/W24880/Desktop/modelsim_project/Lab5/template/RISCV_TOP.v|
!i113 1
R7
R8
n@r@i@s@c@v_@t@o@p
vSP_SRAM
R11
!i10b 1
!s100 @5@adf6O:1MSRJd5z6K5M2
R1
IJX3;Fz[lelb<7=e?J1llD0
R2
R3
R4
8C:/Users/W24880/Desktop/modelsim_project/Lab5/template/Mem_Model.v
FC:/Users/W24880/Desktop/modelsim_project/Lab5/template/Mem_Model.v
!i122 680
L0 2 48
R5
r1
!s85 0
31
R12
!s107 C:/Users/W24880/Desktop/modelsim_project/Lab5/template/Mem_Model.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/W24880/Desktop/modelsim_project/Lab5/template/Mem_Model.v|
!i113 1
R7
R8
n@s@p_@s@r@a@m
vTB_RISCV
R13
!i10b 1
!s100 cgPolJTBWLI;eM=DiU<Xa2
R1
I^70S5B9[E<9_zUJM0S2Y13
R2
R3
w1644993961
8C:/Users/W24880/Desktop/modelsim_project/Lab5/testbench/TB_RISCV_forloop.v
FC:/Users/W24880/Desktop/modelsim_project/Lab5/testbench/TB_RISCV_forloop.v
!i122 684
L0 5 168
R5
r1
!s85 0
31
R14
!s107 C:/Users/W24880/Desktop/modelsim_project/Lab5/testbench/TB_RISCV_forloop.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/W24880/Desktop/modelsim_project/Lab5/testbench/TB_RISCV_forloop.v|
!i113 1
R7
R8
n@t@b_@r@i@s@c@v
