Generated by Fabric Compiler ( version 2022.2-SP4.2 <build 132111> ) at Sat Oct  7 16:40:09 2023


Cell Usage:
GTP_DFF_C                    93 uses
GTP_DFF_CE                   83 uses
GTP_DFF_P                     2 uses
GTP_GRS                       1 use
GTP_INV                       2 uses
GTP_LUT1                     11 uses
GTP_LUT2                     67 uses
GTP_LUT3                     26 uses
GTP_LUT4                     44 uses
GTP_LUT5                    109 uses
GTP_LUT5CARRY               212 uses
GTP_LUT5M                    23 uses
GTP_MUX2LUT6                 11 uses

I/O ports: 34
GTP_INBUF                   3 uses
GTP_IOBUF                   3 uses
GTP_OUTBUF                  7 uses
GTP_OUTBUFT                21 uses

Mapping Summary:
Total LUTs: 492 of 22560 (2.18%)
	LUTs as dram: 0 of 7568 (0.00%)
	LUTs as logic: 492
Total Registers: 178 of 33840 (0.53%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 60 (0.00%)

APMs:
Total APMs = 0.00 of 40 (0.00%)

Total I/O ports = 34 of 226 (15.04%)


Overview of Control Sets:

Number of unique control sets : 14

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 1        | 0                 1
  [2, 4)      | 1        | 0                 1
  [4, 6)      | 1        | 0                 1
  [6, 8)      | 1        | 0                 1
  [8, 10)     | 4        | 0                 4
  [10, 12)    | 2        | 0                 2
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 4        | 0                 4
--------------------------------------------------------------
  The maximum fanout: 41
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                95
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                83
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

View the details of control sets in the file top_remote_rcvr_controlsets.txt.


Device Utilization Summary Of Each Module:
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name     | LUT     | FF      | Distributed RAM     | APM     | DRM     | ADC     | CGRA     | CRYSTAL     | DLL     | DQSL     | EFUSECODE     | FLSIF     | HMEMC     | HSST     | IO     | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | LUT CARRY     | LUT6 MUX     | LUT7 MUX     | LUT8 MUX     | OSC     | PCIE     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| top_remote_rcvr      | 492     | 178     | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 34     | 0           | 0           | 0            | 0        | 212           | 11           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 1         | 0        | 0        
| + u_lcd_rgb_char     | 344     | 89      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 163           | 11           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_binary2bcd     | 29      | 29      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_clk_div        | 18      | 2       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_lcd_display    | 106     | 1       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 6             | 11           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_lcd_driver     | 181     | 46      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 157           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_rd_id          | 10      | 11      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_led_ctrl         | 59      | 26      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 22            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_remote_rcv       | 89      | 63      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 27            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Timing analysis mode : single corner

 Clock Summary:                                                                                       
******************************************************************************************************
                                                                         Clock   Non-clock            
 Clock                    Period       Waveform            Type          Loads       Loads  Sources   
------------------------------------------------------------------------------------------------------
 top_remote_rcvr|sys_clk  1000.0000    {0.0000 500.0000}   Declared        128           1  {sys_clk} 
======================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 Inferred_clock_group_0        asynchronous               top_remote_rcvr|sys_clk                   
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 top_remote_rcvr|sys_clk
                             1.0000 MHz    105.7530 MHz      1000.0000         9.4560        990.544
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 top_remote_rcvr|sys_clk
                        top_remote_rcvr|sys_clk
                                                   990.544       0.000              0            167
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 top_remote_rcvr|sys_clk
                        top_remote_rcvr|sys_clk
                                                     0.912       0.000              0            167
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 top_remote_rcvr|sys_clk                           499.380       0.000              0            128
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : u_lcd_rgb_char/u_rd_id/lcd_id[1]/CLK (GTP_DFF_CE)
Endpoint    : u_lcd_rgb_char/u_lcd_driver/pixel_ypos[10]/D (GTP_DFF_C)
Path Group  : top_remote_rcvr|sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.676  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.739
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_remote_rcvr|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=82)       3.204       4.415         nt_sys_clk       
                                                                           r       u_lcd_rgb_char/u_rd_id/lcd_id[1]/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.744 r       u_lcd_rgb_char/u_rd_id/lcd_id[1]/Q (GTP_DFF_CE)
                                   net (fanout=4)        0.641       5.385         u_lcd_rgb_char/lcd_id [1]
                                                                                   u_lcd_rgb_char/u_clk_div/N39_11/I0 (GTP_LUT4)
                                   td                    0.290       5.675 f       u_lcd_rgb_char/u_clk_div/N39_11/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       6.139         u_lcd_rgb_char/u_clk_div/_N1947
                                                                                   u_lcd_rgb_char/u_clk_div/N39_13/I4 (GTP_LUT5)
                                   td                    0.258       6.397 f       u_lcd_rgb_char/u_clk_div/N39_13/Z (GTP_LUT5)
                                   net (fanout=31)       0.933       7.330         u_lcd_rgb_char/u_lcd_driver/h_back [2]
                                                                                   u_lcd_rgb_char/u_clk_div/N19_2/I0 (GTP_LUT2)
                                   td                    0.214       7.544 r       u_lcd_rgb_char/u_clk_div/N19_2/Z (GTP_LUT2)
                                   net (fanout=9)        0.745       8.289         u_lcd_rgb_char/u_lcd_driver/v_sync [0]
                                                                                   u_lcd_rgb_char/u_clk_div/N19/I1 (GTP_LUT2)
                                   td                    0.185       8.474 r       u_lcd_rgb_char/u_clk_div/N19/Z (GTP_LUT2)
                                   net (fanout=14)       0.802       9.276         u_lcd_rgb_char/u_clk_div/N19
                                                                                   u_lcd_rgb_char/u_lcd_driver/N16_1_2/I2 (GTP_LUT5CARRY)
                                   td                    0.284       9.560 f       u_lcd_rgb_char/u_lcd_driver/N16_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.560         u_lcd_rgb_char/u_lcd_driver/_N442
                                                                                   u_lcd_rgb_char/u_lcd_driver/N16_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.590 r       u_lcd_rgb_char/u_lcd_driver/N16_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.590         u_lcd_rgb_char/u_lcd_driver/_N443
                                                                                   u_lcd_rgb_char/u_lcd_driver/N16_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.620 r       u_lcd_rgb_char/u_lcd_driver/N16_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.620         u_lcd_rgb_char/u_lcd_driver/_N444
                                                                                   u_lcd_rgb_char/u_lcd_driver/N16_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.650 r       u_lcd_rgb_char/u_lcd_driver/N16_1_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.650         u_lcd_rgb_char/u_lcd_driver/_N445
                                                                                   u_lcd_rgb_char/u_lcd_driver/N16_1_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.680 r       u_lcd_rgb_char/u_lcd_driver/N16_1_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.680         u_lcd_rgb_char/u_lcd_driver/_N446
                                                                                   u_lcd_rgb_char/u_lcd_driver/N16_1_7/CIN (GTP_LUT5CARRY)
                                   td                    0.236       9.916 r       u_lcd_rgb_char/u_lcd_driver/N16_1_7/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464      10.380         u_lcd_rgb_char/u_lcd_driver/N16 [9]
                                                                                   u_lcd_rgb_char/u_lcd_driver/N17.lt_4/I2 (GTP_LUT5CARRY)
                                   td                    0.233      10.613 f       u_lcd_rgb_char/u_lcd_driver/N17.lt_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.613         u_lcd_rgb_char/u_lcd_driver/N17.co [8]
                                                                                   u_lcd_rgb_char/u_lcd_driver/N17.lt_5/CIN (GTP_LUT5CARRY)
                                   td                    0.236      10.849 r       u_lcd_rgb_char/u_lcd_driver/N17.lt_5/Z (GTP_LUT5CARRY)
                                   net (fanout=6)        0.693      11.542         u_lcd_rgb_char/u_lcd_driver/N17
                                                                                   u_lcd_rgb_char/u_lcd_driver/N116_1/I1 (GTP_LUT2)
                                   td                    0.185      11.727 r       u_lcd_rgb_char/u_lcd_driver/N116_1/Z (GTP_LUT2)
                                   net (fanout=7)        0.713      12.440         u_lcd_rgb_char/u_lcd_driver/N18
                                                                                   u_lcd_rgb_char/u_lcd_driver/N25.fsub_1/I3 (GTP_LUT5CARRY)
                                   td                    0.233      12.673 f       u_lcd_rgb_char/u_lcd_driver/N25.fsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.673         u_lcd_rgb_char/u_lcd_driver/N25.co [1]
                                                                                   u_lcd_rgb_char/u_lcd_driver/N25.fsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.703 r       u_lcd_rgb_char/u_lcd_driver/N25.fsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.703         u_lcd_rgb_char/u_lcd_driver/N25.co [2]
                                                                                   u_lcd_rgb_char/u_lcd_driver/N25.fsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.733 r       u_lcd_rgb_char/u_lcd_driver/N25.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.733         u_lcd_rgb_char/u_lcd_driver/N25.co [3]
                                                                                   u_lcd_rgb_char/u_lcd_driver/N25.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.763 r       u_lcd_rgb_char/u_lcd_driver/N25.fsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.763         u_lcd_rgb_char/u_lcd_driver/N25.co [4]
                                                                                   u_lcd_rgb_char/u_lcd_driver/N25.fsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.793 r       u_lcd_rgb_char/u_lcd_driver/N25.fsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.793         u_lcd_rgb_char/u_lcd_driver/N25.co [5]
                                                                                   u_lcd_rgb_char/u_lcd_driver/N25.fsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.823 r       u_lcd_rgb_char/u_lcd_driver/N25.fsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.823         u_lcd_rgb_char/u_lcd_driver/N25.co [6]
                                                                                   u_lcd_rgb_char/u_lcd_driver/N25.fsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.853 r       u_lcd_rgb_char/u_lcd_driver/N25.fsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.853         u_lcd_rgb_char/u_lcd_driver/N25.co [7]
                                                                                   u_lcd_rgb_char/u_lcd_driver/N25.fsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.883 r       u_lcd_rgb_char/u_lcd_driver/N25.fsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.883         u_lcd_rgb_char/u_lcd_driver/N25.co [8]
                                                                                   u_lcd_rgb_char/u_lcd_driver/N25.fsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.913 r       u_lcd_rgb_char/u_lcd_driver/N25.fsub_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.913         u_lcd_rgb_char/u_lcd_driver/N25.co [9]
                                                                                   u_lcd_rgb_char/u_lcd_driver/N25.fsub_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.943 r       u_lcd_rgb_char/u_lcd_driver/N25.fsub_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.943         u_lcd_rgb_char/u_lcd_driver/N25.co [10]
                                                                                   u_lcd_rgb_char/u_lcd_driver/N25.fsub_11/CIN (GTP_LUT5CARRY)
                                   td                    0.236      13.179 r       u_lcd_rgb_char/u_lcd_driver/N25.fsub_11/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.179         u_lcd_rgb_char/u_lcd_driver/N180 [10]
                                                                           r       u_lcd_rgb_char/u_lcd_driver/pixel_ypos[10]/D (GTP_DFF_C)

 Data arrival time                                                  13.179         Logic Levels: 11 
                                                                                   Logic: 3.309ns(37.757%), Route: 5.455ns(62.243%)
----------------------------------------------------------------------------------------------------

 Clock top_remote_rcvr|sys_clk (rising edge)
                                                      1000.000    1000.000 r                        
 sys_clk                                                 0.000    1000.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1000.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=82)       1.486    1002.697         nt_sys_clk       
                                                                                   u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3/I0 (GTP_LUT5)
                                   td                    0.250    1002.947 r       u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3/Z (GTP_LUT5)
                                   net (fanout=48)       0.792    1003.739         nt_lcd_clk       
                                                                           r       u_lcd_rgb_char/u_lcd_driver/pixel_ypos[10]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1003.739                          
 clock uncertainty                                      -0.050    1003.689                          

 Setup time                                              0.034    1003.723                          

 Data required time                                               1003.723                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.723                          
 Data arrival time                                                  13.179                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       990.544                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_char/u_rd_id/lcd_id[1]/CLK (GTP_DFF_CE)
Endpoint    : u_lcd_rgb_char/u_lcd_driver/pixel_ypos[9]/D (GTP_DFF_C)
Path Group  : top_remote_rcvr|sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.676  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.739
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_remote_rcvr|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=82)       3.204       4.415         nt_sys_clk       
                                                                           r       u_lcd_rgb_char/u_rd_id/lcd_id[1]/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.744 r       u_lcd_rgb_char/u_rd_id/lcd_id[1]/Q (GTP_DFF_CE)
                                   net (fanout=4)        0.641       5.385         u_lcd_rgb_char/lcd_id [1]
                                                                                   u_lcd_rgb_char/u_clk_div/N39_11/I0 (GTP_LUT4)
                                   td                    0.290       5.675 f       u_lcd_rgb_char/u_clk_div/N39_11/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       6.139         u_lcd_rgb_char/u_clk_div/_N1947
                                                                                   u_lcd_rgb_char/u_clk_div/N39_13/I4 (GTP_LUT5)
                                   td                    0.258       6.397 f       u_lcd_rgb_char/u_clk_div/N39_13/Z (GTP_LUT5)
                                   net (fanout=31)       0.933       7.330         u_lcd_rgb_char/u_lcd_driver/h_back [2]
                                                                                   u_lcd_rgb_char/u_clk_div/N19_2/I0 (GTP_LUT2)
                                   td                    0.214       7.544 r       u_lcd_rgb_char/u_clk_div/N19_2/Z (GTP_LUT2)
                                   net (fanout=9)        0.745       8.289         u_lcd_rgb_char/u_lcd_driver/v_sync [0]
                                                                                   u_lcd_rgb_char/u_clk_div/N19/I1 (GTP_LUT2)
                                   td                    0.185       8.474 r       u_lcd_rgb_char/u_clk_div/N19/Z (GTP_LUT2)
                                   net (fanout=14)       0.802       9.276         u_lcd_rgb_char/u_clk_div/N19
                                                                                   u_lcd_rgb_char/u_lcd_driver/N16_1_2/I2 (GTP_LUT5CARRY)
                                   td                    0.284       9.560 f       u_lcd_rgb_char/u_lcd_driver/N16_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.560         u_lcd_rgb_char/u_lcd_driver/_N442
                                                                                   u_lcd_rgb_char/u_lcd_driver/N16_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.590 r       u_lcd_rgb_char/u_lcd_driver/N16_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.590         u_lcd_rgb_char/u_lcd_driver/_N443
                                                                                   u_lcd_rgb_char/u_lcd_driver/N16_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.620 r       u_lcd_rgb_char/u_lcd_driver/N16_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.620         u_lcd_rgb_char/u_lcd_driver/_N444
                                                                                   u_lcd_rgb_char/u_lcd_driver/N16_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.650 r       u_lcd_rgb_char/u_lcd_driver/N16_1_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.650         u_lcd_rgb_char/u_lcd_driver/_N445
                                                                                   u_lcd_rgb_char/u_lcd_driver/N16_1_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.680 r       u_lcd_rgb_char/u_lcd_driver/N16_1_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.680         u_lcd_rgb_char/u_lcd_driver/_N446
                                                                                   u_lcd_rgb_char/u_lcd_driver/N16_1_7/CIN (GTP_LUT5CARRY)
                                   td                    0.236       9.916 r       u_lcd_rgb_char/u_lcd_driver/N16_1_7/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464      10.380         u_lcd_rgb_char/u_lcd_driver/N16 [9]
                                                                                   u_lcd_rgb_char/u_lcd_driver/N17.lt_4/I2 (GTP_LUT5CARRY)
                                   td                    0.233      10.613 f       u_lcd_rgb_char/u_lcd_driver/N17.lt_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.613         u_lcd_rgb_char/u_lcd_driver/N17.co [8]
                                                                                   u_lcd_rgb_char/u_lcd_driver/N17.lt_5/CIN (GTP_LUT5CARRY)
                                   td                    0.236      10.849 r       u_lcd_rgb_char/u_lcd_driver/N17.lt_5/Z (GTP_LUT5CARRY)
                                   net (fanout=6)        0.693      11.542         u_lcd_rgb_char/u_lcd_driver/N17
                                                                                   u_lcd_rgb_char/u_lcd_driver/N116_1/I1 (GTP_LUT2)
                                   td                    0.185      11.727 r       u_lcd_rgb_char/u_lcd_driver/N116_1/Z (GTP_LUT2)
                                   net (fanout=7)        0.713      12.440         u_lcd_rgb_char/u_lcd_driver/N18
                                                                                   u_lcd_rgb_char/u_lcd_driver/N25.fsub_1/I3 (GTP_LUT5CARRY)
                                   td                    0.233      12.673 f       u_lcd_rgb_char/u_lcd_driver/N25.fsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.673         u_lcd_rgb_char/u_lcd_driver/N25.co [1]
                                                                                   u_lcd_rgb_char/u_lcd_driver/N25.fsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.703 r       u_lcd_rgb_char/u_lcd_driver/N25.fsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.703         u_lcd_rgb_char/u_lcd_driver/N25.co [2]
                                                                                   u_lcd_rgb_char/u_lcd_driver/N25.fsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.733 r       u_lcd_rgb_char/u_lcd_driver/N25.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.733         u_lcd_rgb_char/u_lcd_driver/N25.co [3]
                                                                                   u_lcd_rgb_char/u_lcd_driver/N25.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.763 r       u_lcd_rgb_char/u_lcd_driver/N25.fsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.763         u_lcd_rgb_char/u_lcd_driver/N25.co [4]
                                                                                   u_lcd_rgb_char/u_lcd_driver/N25.fsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.793 r       u_lcd_rgb_char/u_lcd_driver/N25.fsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.793         u_lcd_rgb_char/u_lcd_driver/N25.co [5]
                                                                                   u_lcd_rgb_char/u_lcd_driver/N25.fsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.823 r       u_lcd_rgb_char/u_lcd_driver/N25.fsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.823         u_lcd_rgb_char/u_lcd_driver/N25.co [6]
                                                                                   u_lcd_rgb_char/u_lcd_driver/N25.fsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.853 r       u_lcd_rgb_char/u_lcd_driver/N25.fsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.853         u_lcd_rgb_char/u_lcd_driver/N25.co [7]
                                                                                   u_lcd_rgb_char/u_lcd_driver/N25.fsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.883 r       u_lcd_rgb_char/u_lcd_driver/N25.fsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.883         u_lcd_rgb_char/u_lcd_driver/N25.co [8]
                                                                                   u_lcd_rgb_char/u_lcd_driver/N25.fsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.913 r       u_lcd_rgb_char/u_lcd_driver/N25.fsub_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.913         u_lcd_rgb_char/u_lcd_driver/N25.co [9]
                                                                                   u_lcd_rgb_char/u_lcd_driver/N25.fsub_10/CIN (GTP_LUT5CARRY)
                                   td                    0.236      13.149 r       u_lcd_rgb_char/u_lcd_driver/N25.fsub_10/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.149         u_lcd_rgb_char/u_lcd_driver/N180 [9]
                                                                           r       u_lcd_rgb_char/u_lcd_driver/pixel_ypos[9]/D (GTP_DFF_C)

 Data arrival time                                                  13.149         Logic Levels: 11 
                                                                                   Logic: 3.279ns(37.543%), Route: 5.455ns(62.457%)
----------------------------------------------------------------------------------------------------

 Clock top_remote_rcvr|sys_clk (rising edge)
                                                      1000.000    1000.000 r                        
 sys_clk                                                 0.000    1000.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1000.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=82)       1.486    1002.697         nt_sys_clk       
                                                                                   u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3/I0 (GTP_LUT5)
                                   td                    0.250    1002.947 r       u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3/Z (GTP_LUT5)
                                   net (fanout=48)       0.792    1003.739         nt_lcd_clk       
                                                                           r       u_lcd_rgb_char/u_lcd_driver/pixel_ypos[9]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1003.739                          
 clock uncertainty                                      -0.050    1003.689                          

 Setup time                                              0.034    1003.723                          

 Data required time                                               1003.723                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.723                          
 Data arrival time                                                  13.149                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       990.574                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_char/u_rd_id/lcd_id[1]/CLK (GTP_DFF_CE)
Endpoint    : u_lcd_rgb_char/u_lcd_driver/pixel_ypos[8]/D (GTP_DFF_C)
Path Group  : top_remote_rcvr|sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.676  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.739
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_remote_rcvr|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=82)       3.204       4.415         nt_sys_clk       
                                                                           r       u_lcd_rgb_char/u_rd_id/lcd_id[1]/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.744 r       u_lcd_rgb_char/u_rd_id/lcd_id[1]/Q (GTP_DFF_CE)
                                   net (fanout=4)        0.641       5.385         u_lcd_rgb_char/lcd_id [1]
                                                                                   u_lcd_rgb_char/u_clk_div/N39_11/I0 (GTP_LUT4)
                                   td                    0.290       5.675 f       u_lcd_rgb_char/u_clk_div/N39_11/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       6.139         u_lcd_rgb_char/u_clk_div/_N1947
                                                                                   u_lcd_rgb_char/u_clk_div/N39_13/I4 (GTP_LUT5)
                                   td                    0.258       6.397 f       u_lcd_rgb_char/u_clk_div/N39_13/Z (GTP_LUT5)
                                   net (fanout=31)       0.933       7.330         u_lcd_rgb_char/u_lcd_driver/h_back [2]
                                                                                   u_lcd_rgb_char/u_clk_div/N19_2/I0 (GTP_LUT2)
                                   td                    0.214       7.544 r       u_lcd_rgb_char/u_clk_div/N19_2/Z (GTP_LUT2)
                                   net (fanout=9)        0.745       8.289         u_lcd_rgb_char/u_lcd_driver/v_sync [0]
                                                                                   u_lcd_rgb_char/u_clk_div/N19/I1 (GTP_LUT2)
                                   td                    0.185       8.474 r       u_lcd_rgb_char/u_clk_div/N19/Z (GTP_LUT2)
                                   net (fanout=14)       0.802       9.276         u_lcd_rgb_char/u_clk_div/N19
                                                                                   u_lcd_rgb_char/u_lcd_driver/N16_1_2/I2 (GTP_LUT5CARRY)
                                   td                    0.284       9.560 f       u_lcd_rgb_char/u_lcd_driver/N16_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.560         u_lcd_rgb_char/u_lcd_driver/_N442
                                                                                   u_lcd_rgb_char/u_lcd_driver/N16_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.590 r       u_lcd_rgb_char/u_lcd_driver/N16_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.590         u_lcd_rgb_char/u_lcd_driver/_N443
                                                                                   u_lcd_rgb_char/u_lcd_driver/N16_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.620 r       u_lcd_rgb_char/u_lcd_driver/N16_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.620         u_lcd_rgb_char/u_lcd_driver/_N444
                                                                                   u_lcd_rgb_char/u_lcd_driver/N16_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.650 r       u_lcd_rgb_char/u_lcd_driver/N16_1_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.650         u_lcd_rgb_char/u_lcd_driver/_N445
                                                                                   u_lcd_rgb_char/u_lcd_driver/N16_1_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.680 r       u_lcd_rgb_char/u_lcd_driver/N16_1_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.680         u_lcd_rgb_char/u_lcd_driver/_N446
                                                                                   u_lcd_rgb_char/u_lcd_driver/N16_1_7/CIN (GTP_LUT5CARRY)
                                   td                    0.236       9.916 r       u_lcd_rgb_char/u_lcd_driver/N16_1_7/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464      10.380         u_lcd_rgb_char/u_lcd_driver/N16 [9]
                                                                                   u_lcd_rgb_char/u_lcd_driver/N17.lt_4/I2 (GTP_LUT5CARRY)
                                   td                    0.233      10.613 f       u_lcd_rgb_char/u_lcd_driver/N17.lt_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.613         u_lcd_rgb_char/u_lcd_driver/N17.co [8]
                                                                                   u_lcd_rgb_char/u_lcd_driver/N17.lt_5/CIN (GTP_LUT5CARRY)
                                   td                    0.236      10.849 r       u_lcd_rgb_char/u_lcd_driver/N17.lt_5/Z (GTP_LUT5CARRY)
                                   net (fanout=6)        0.693      11.542         u_lcd_rgb_char/u_lcd_driver/N17
                                                                                   u_lcd_rgb_char/u_lcd_driver/N116_1/I1 (GTP_LUT2)
                                   td                    0.185      11.727 r       u_lcd_rgb_char/u_lcd_driver/N116_1/Z (GTP_LUT2)
                                   net (fanout=7)        0.713      12.440         u_lcd_rgb_char/u_lcd_driver/N18
                                                                                   u_lcd_rgb_char/u_lcd_driver/N25.fsub_1/I3 (GTP_LUT5CARRY)
                                   td                    0.233      12.673 f       u_lcd_rgb_char/u_lcd_driver/N25.fsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.673         u_lcd_rgb_char/u_lcd_driver/N25.co [1]
                                                                                   u_lcd_rgb_char/u_lcd_driver/N25.fsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.703 r       u_lcd_rgb_char/u_lcd_driver/N25.fsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.703         u_lcd_rgb_char/u_lcd_driver/N25.co [2]
                                                                                   u_lcd_rgb_char/u_lcd_driver/N25.fsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.733 r       u_lcd_rgb_char/u_lcd_driver/N25.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.733         u_lcd_rgb_char/u_lcd_driver/N25.co [3]
                                                                                   u_lcd_rgb_char/u_lcd_driver/N25.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.763 r       u_lcd_rgb_char/u_lcd_driver/N25.fsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.763         u_lcd_rgb_char/u_lcd_driver/N25.co [4]
                                                                                   u_lcd_rgb_char/u_lcd_driver/N25.fsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.793 r       u_lcd_rgb_char/u_lcd_driver/N25.fsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.793         u_lcd_rgb_char/u_lcd_driver/N25.co [5]
                                                                                   u_lcd_rgb_char/u_lcd_driver/N25.fsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.823 r       u_lcd_rgb_char/u_lcd_driver/N25.fsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.823         u_lcd_rgb_char/u_lcd_driver/N25.co [6]
                                                                                   u_lcd_rgb_char/u_lcd_driver/N25.fsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.853 r       u_lcd_rgb_char/u_lcd_driver/N25.fsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.853         u_lcd_rgb_char/u_lcd_driver/N25.co [7]
                                                                                   u_lcd_rgb_char/u_lcd_driver/N25.fsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.883 r       u_lcd_rgb_char/u_lcd_driver/N25.fsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.883         u_lcd_rgb_char/u_lcd_driver/N25.co [8]
                                                                                   u_lcd_rgb_char/u_lcd_driver/N25.fsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.236      13.119 r       u_lcd_rgb_char/u_lcd_driver/N25.fsub_9/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.119         u_lcd_rgb_char/u_lcd_driver/N180 [8]
                                                                           r       u_lcd_rgb_char/u_lcd_driver/pixel_ypos[8]/D (GTP_DFF_C)

 Data arrival time                                                  13.119         Logic Levels: 11 
                                                                                   Logic: 3.249ns(37.328%), Route: 5.455ns(62.672%)
----------------------------------------------------------------------------------------------------

 Clock top_remote_rcvr|sys_clk (rising edge)
                                                      1000.000    1000.000 r                        
 sys_clk                                                 0.000    1000.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1000.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=82)       1.486    1002.697         nt_sys_clk       
                                                                                   u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3/I0 (GTP_LUT5)
                                   td                    0.250    1002.947 r       u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3/Z (GTP_LUT5)
                                   net (fanout=48)       0.792    1003.739         nt_lcd_clk       
                                                                           r       u_lcd_rgb_char/u_lcd_driver/pixel_ypos[8]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1003.739                          
 clock uncertainty                                      -0.050    1003.689                          

 Setup time                                              0.034    1003.723                          

 Data required time                                               1003.723                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.723                          
 Data arrival time                                                  13.119                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       990.604                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_char/u_lcd_driver/pixel_xpos[3]/CLK (GTP_DFF_C)
Endpoint    : u_lcd_rgb_char/u_lcd_display/pixel_data[0]/D (GTP_DFF_P)
Path Group  : top_remote_rcvr|sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.739
  Launch Clock Delay      :  3.739
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_remote_rcvr|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=82)       1.486       2.697         nt_sys_clk       
                                                                                   u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3/I0 (GTP_LUT5)
                                   td                    0.250       2.947 r       u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3/Z (GTP_LUT5)
                                   net (fanout=48)       0.792       3.739         nt_lcd_clk       
                                                                           r       u_lcd_rgb_char/u_lcd_driver/pixel_xpos[3]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.062 f       u_lcd_rgb_char/u_lcd_driver/pixel_xpos[3]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       4.526         u_lcd_rgb_char/pixel_xpos [3]
                                                                                   u_lcd_rgb_char/u_lcd_display/N656_or[0]/I4 (GTP_LUT5M)
                                   td                    0.172       4.698 f       u_lcd_rgb_char/u_lcd_display/N656_or[0]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000       4.698         u_lcd_rgb_char/u_lcd_display/N656 [0]
                                                                           f       u_lcd_rgb_char/u_lcd_display/pixel_data[0]/D (GTP_DFF_P)

 Data arrival time                                                   4.698         Logic Levels: 1  
                                                                                   Logic: 0.495ns(51.616%), Route: 0.464ns(48.384%)
----------------------------------------------------------------------------------------------------

 Clock top_remote_rcvr|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=82)       1.486       2.697         nt_sys_clk       
                                                                                   u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3/I0 (GTP_LUT5)
                                   td                    0.250       2.947 r       u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3/Z (GTP_LUT5)
                                   net (fanout=48)       0.792       3.739         nt_lcd_clk       
                                                                           r       u_lcd_rgb_char/u_lcd_display/pixel_data[0]/CLK (GTP_DFF_P)
 clock pessimism                                         0.000       3.739                          
 clock uncertainty                                       0.000       3.739                          

 Hold time                                               0.047       3.786                          

 Data required time                                                  3.786                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.786                          
 Data arrival time                                                   4.698                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.912                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_char/u_binary2bcd/data_shift[10]/CLK (GTP_DFF_CE)
Endpoint    : u_lcd_rgb_char/u_binary2bcd/bcd_data[2]/D (GTP_DFF_CE)
Path Group  : top_remote_rcvr|sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_remote_rcvr|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=82)       3.204       4.415         nt_sys_clk       
                                                                           r       u_lcd_rgb_char/u_binary2bcd/data_shift[10]/CLK (GTP_DFF_CE)

                                   tco                   0.323       4.738 f       u_lcd_rgb_char/u_binary2bcd/data_shift[10]/Q (GTP_DFF_CE)
                                   net (fanout=4)        0.641       5.379         u_lcd_rgb_char/u_binary2bcd/data_shift [10]
                                                                           f       u_lcd_rgb_char/u_binary2bcd/bcd_data[2]/D (GTP_DFF_CE)

 Data arrival time                                                   5.379         Logic Levels: 0  
                                                                                   Logic: 0.323ns(33.506%), Route: 0.641ns(66.494%)
----------------------------------------------------------------------------------------------------

 Clock top_remote_rcvr|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=82)       3.204       4.415         nt_sys_clk       
                                                                           r       u_lcd_rgb_char/u_binary2bcd/bcd_data[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.379                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.917                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_char/u_binary2bcd/data_shift[14]/CLK (GTP_DFF_CE)
Endpoint    : u_lcd_rgb_char/u_binary2bcd/bcd_data[6]/D (GTP_DFF_CE)
Path Group  : top_remote_rcvr|sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_remote_rcvr|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=82)       3.204       4.415         nt_sys_clk       
                                                                           r       u_lcd_rgb_char/u_binary2bcd/data_shift[14]/CLK (GTP_DFF_CE)

                                   tco                   0.323       4.738 f       u_lcd_rgb_char/u_binary2bcd/data_shift[14]/Q (GTP_DFF_CE)
                                   net (fanout=4)        0.641       5.379         u_lcd_rgb_char/u_binary2bcd/data_shift [14]
                                                                           f       u_lcd_rgb_char/u_binary2bcd/bcd_data[6]/D (GTP_DFF_CE)

 Data arrival time                                                   5.379         Logic Levels: 0  
                                                                                   Logic: 0.323ns(33.506%), Route: 0.641ns(66.494%)
----------------------------------------------------------------------------------------------------

 Clock top_remote_rcvr|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=82)       3.204       4.415         nt_sys_clk       
                                                                           r       u_lcd_rgb_char/u_binary2bcd/bcd_data[6]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.379                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.917                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_char/u_rd_id/lcd_id[1]/CLK (GTP_DFF_CE)
Endpoint    : lcd_clk (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_remote_rcvr|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=82)       3.204       4.415         nt_sys_clk       
                                                                           r       u_lcd_rgb_char/u_rd_id/lcd_id[1]/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.744 r       u_lcd_rgb_char/u_rd_id/lcd_id[1]/Q (GTP_DFF_CE)
                                   net (fanout=4)        0.641       5.385         u_lcd_rgb_char/lcd_id [1]
                                                                                   u_lcd_rgb_char/u_clk_div/N39_11/I0 (GTP_LUT4)
                                   td                    0.290       5.675 f       u_lcd_rgb_char/u_clk_div/N39_11/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       6.139         u_lcd_rgb_char/u_clk_div/_N1947
                                                                                   u_lcd_rgb_char/u_clk_div/N39_13/I4 (GTP_LUT5)
                                   td                    0.258       6.397 f       u_lcd_rgb_char/u_clk_div/N39_13/Z (GTP_LUT5)
                                   net (fanout=31)       0.933       7.330         u_lcd_rgb_char/u_lcd_driver/h_back [2]
                                                                                   u_lcd_rgb_char/u_clk_div/N19_2/I0 (GTP_LUT2)
                                   td                    0.214       7.544 r       u_lcd_rgb_char/u_clk_div/N19_2/Z (GTP_LUT2)
                                   net (fanout=9)        0.745       8.289         u_lcd_rgb_char/u_lcd_driver/v_sync [0]
                                                                                   u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3/I3 (GTP_LUT5)
                                   td                    0.172       8.461 f       u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3/Z (GTP_LUT5)
                                   net (fanout=48)       1.419       9.880         nt_lcd_clk       
                                                                                   lcd_clk_obuf/I (GTP_OUTBUF)
                                   td                    2.803      12.683 f       lcd_clk_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      12.683         lcd_clk          
 lcd_clk                                                                   f       lcd_clk (port)   

 Data arrival time                                                  12.683         Logic Levels: 5  
                                                                                   Logic: 4.066ns(49.178%), Route: 4.202ns(50.822%)
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_char/u_lcd_driver/lcd_de/CLK (GTP_DFF_C)
Endpoint    : lcd_rgb[0] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_remote_rcvr|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=82)       1.486       2.697         nt_sys_clk       
                                                                                   u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3/I0 (GTP_LUT5)
                                   td                    0.250       2.947 r       u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3/Z (GTP_LUT5)
                                   net (fanout=48)       0.792       3.739         nt_lcd_clk       
                                                                           r       u_lcd_rgb_char/u_lcd_driver/lcd_de/CLK (GTP_DFF_C)

                                   tco                   0.329       4.068 r       u_lcd_rgb_char/u_lcd_driver/lcd_de/Q (GTP_DFF_C)
                                   net (fanout=3)        0.605       4.673         nt_lcd_de        
                                                                                   u_lcd_rgb_char/u_lcd_driver/N0/I0 (GTP_LUT2)
                                   td                    0.198       4.871 f       u_lcd_rgb_char/u_lcd_driver/N0/Z (GTP_LUT2)
                                   net (fanout=24)       1.497       6.368         u_lcd_rgb_char/lcd_rgb_o [0]
                                                                                   u_lcd_rgb_char.lcd_rgb_tri[0]/I (GTP_OUTBUFT)
                                   td                    2.803       9.171 f       u_lcd_rgb_char.lcd_rgb_tri[0]/O (GTP_OUTBUFT)
                                   net (fanout=1)        0.000       9.171         nt_lcd_rgb[0]    
 lcd_rgb[0]                                                                f       lcd_rgb[0] (port)

 Data arrival time                                                   9.171         Logic Levels: 2  
                                                                                   Logic: 3.330ns(61.303%), Route: 2.102ns(38.697%)
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_char/u_lcd_driver/lcd_de/CLK (GTP_DFF_C)
Endpoint    : lcd_rgb[1] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_remote_rcvr|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=82)       1.486       2.697         nt_sys_clk       
                                                                                   u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3/I0 (GTP_LUT5)
                                   td                    0.250       2.947 r       u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3/Z (GTP_LUT5)
                                   net (fanout=48)       0.792       3.739         nt_lcd_clk       
                                                                           r       u_lcd_rgb_char/u_lcd_driver/lcd_de/CLK (GTP_DFF_C)

                                   tco                   0.329       4.068 r       u_lcd_rgb_char/u_lcd_driver/lcd_de/Q (GTP_DFF_C)
                                   net (fanout=3)        0.605       4.673         nt_lcd_de        
                                                                                   u_lcd_rgb_char/u_lcd_driver/N0/I0 (GTP_LUT2)
                                   td                    0.198       4.871 f       u_lcd_rgb_char/u_lcd_driver/N0/Z (GTP_LUT2)
                                   net (fanout=24)       1.497       6.368         u_lcd_rgb_char/lcd_rgb_o [0]
                                                                                   u_lcd_rgb_char.lcd_rgb_tri[1]/I (GTP_OUTBUFT)
                                   td                    2.803       9.171 f       u_lcd_rgb_char.lcd_rgb_tri[1]/O (GTP_OUTBUFT)
                                   net (fanout=1)        0.000       9.171         nt_lcd_rgb[1]    
 lcd_rgb[1]                                                                f       lcd_rgb[1] (port)

 Data arrival time                                                   9.171         Logic Levels: 2  
                                                                                   Logic: 3.330ns(61.303%), Route: 2.102ns(38.697%)
====================================================================================================

====================================================================================================

Startpoint  : lcd_rgb[7] (port)
Endpoint    : u_lcd_rgb_char/u_rd_id/lcd_id[1]/D (GTP_DFF_CE)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 lcd_rgb[7]                                              0.000       0.000 r       lcd_rgb[7] (port)
                                   net (fanout=1)        0.000       0.000         nt_lcd_rgb[7]    
                                                                                   u_lcd_rgb_char.lcd_rgb_tri[7]/IO (GTP_IOBUF)
                                   td                    1.211       1.211 r       u_lcd_rgb_char.lcd_rgb_tri[7]/O (GTP_IOBUF)
                                   net (fanout=9)        1.372       2.583         _N0              
                                                                                   u_lcd_rgb_char/u_rd_id/N35_2/I0 (GTP_LUT2)
                                   td                    0.216       2.799 f       u_lcd_rgb_char/u_rd_id/N35_2/Z (GTP_LUT2)
                                   net (fanout=1)        0.000       2.799         u_lcd_rgb_char/u_rd_id/N22 [1]
                                                                           f       u_lcd_rgb_char/u_rd_id/lcd_id[1]/D (GTP_DFF_CE)

 Data arrival time                                                   2.799         Logic Levels: 2  
                                                                                   Logic: 1.427ns(50.982%), Route: 1.372ns(49.018%)
====================================================================================================

====================================================================================================

Startpoint  : lcd_rgb[15] (port)
Endpoint    : u_lcd_rgb_char/u_rd_id/lcd_id[8]/D (GTP_DFF_CE)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 lcd_rgb[15]                                             0.000       0.000 r       lcd_rgb[15] (port)
                                   net (fanout=1)        0.000       0.000         nt_lcd_rgb[15]   
                                                                                   u_lcd_rgb_char.lcd_rgb_tri[15]/IO (GTP_IOBUF)
                                   td                    1.211       1.211 r       u_lcd_rgb_char.lcd_rgb_tri[15]/O (GTP_IOBUF)
                                   net (fanout=9)        1.372       2.583         _N1              
                                                                                   u_lcd_rgb_char/u_rd_id/N22_6[4]/I0 (GTP_LUT2)
                                   td                    0.216       2.799 f       u_lcd_rgb_char/u_rd_id/N22_6[4]/Z (GTP_LUT2)
                                   net (fanout=1)        0.000       2.799         u_lcd_rgb_char/u_rd_id/N22 [8]
                                                                           f       u_lcd_rgb_char/u_rd_id/lcd_id[8]/D (GTP_DFF_CE)

 Data arrival time                                                   2.799         Logic Levels: 2  
                                                                                   Logic: 1.427ns(50.982%), Route: 1.372ns(49.018%)
====================================================================================================

====================================================================================================

Startpoint  : lcd_rgb[7] (port)
Endpoint    : u_lcd_rgb_char/u_rd_id/lcd_id[2]/D (GTP_DFF_CE)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 lcd_rgb[7]                                              0.000       0.000 r       lcd_rgb[7] (port)
                                   net (fanout=1)        0.000       0.000         nt_lcd_rgb[7]    
                                                                                   u_lcd_rgb_char.lcd_rgb_tri[7]/IO (GTP_IOBUF)
                                   td                    1.211       1.211 r       u_lcd_rgb_char.lcd_rgb_tri[7]/O (GTP_IOBUF)
                                   net (fanout=9)        1.372       2.583         _N0              
                                                                                   u_lcd_rgb_char/u_rd_id/N22_6[1]/I0 (GTP_LUT3)
                                   td                    0.239       2.822 r       u_lcd_rgb_char/u_rd_id/N22_6[1]/Z (GTP_LUT3)
                                   net (fanout=1)        0.000       2.822         u_lcd_rgb_char/u_rd_id/N22 [2]
                                                                           r       u_lcd_rgb_char/u_rd_id/lcd_id[2]/D (GTP_DFF_CE)

 Data arrival time                                                   2.822         Logic Levels: 2  
                                                                                   Logic: 1.450ns(51.382%), Route: 1.372ns(48.618%)
====================================================================================================

{top_remote_rcvr|sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.380     500.000         0.620           High Pulse Width                          u_lcd_rgb_char/u_binary2bcd/bcd_data[0]/CLK
 499.380     500.000         0.620           Low Pulse Width                           u_lcd_rgb_char/u_binary2bcd/bcd_data[0]/CLK
 499.380     500.000         0.620           High Pulse Width                          u_lcd_rgb_char/u_binary2bcd/bcd_data[1]/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+--------------------------------------------------------------------------------------------+
| Type       | File Name                                                                    
+--------------------------------------------------------------------------------------------+
| Input      | D:/ywd1/dm/top_remote_rcv/prj/compile/top_remote_rcvr_comp.adf               
|            | D:/ywd1/dm/top_remote_rcv/prj/top_remote_rcv.fdc                             
| Output     | D:/ywd1/dm/top_remote_rcv/prj/synthesize/top_remote_rcvr_syn.adf             
|            | D:/ywd1/dm/top_remote_rcv/prj/synthesize/top_remote_rcvr_syn.vm              
|            | D:/ywd1/dm/top_remote_rcv/prj/synthesize/top_remote_rcvr_controlsets.txt     
|            | D:/ywd1/dm/top_remote_rcv/prj/synthesize/snr.db                              
|            | D:/ywd1/dm/top_remote_rcv/prj/synthesize/top_remote_rcvr.snr                 
+--------------------------------------------------------------------------------------------+


Flow Command: synthesize -selected_syn_tool_opt 2 
Peak memory: 265 MB
Total CPU time to synthesize completion : 0h:0m:5s
Process Total CPU time to synthesize completion : 0h:0m:5s
Total real time to synthesize completion : 0h:0m:8s
