Warning: Use -per_clock_root option along with -type latency option to split the reporting of a clock to per clock root, so that the clock trees associated with different root pins are reported separately
 Info: Initializing timer in CLOCK_SYN_REPORT_MODE
****************************************
Report : clock qor
        -type latency
        -show_paths
Design : img2_jtag_tap_wrap
Version: P-2019.03-SP4
Date   : Wed Nov 20 20:29:52 2024
****************************************

Attributes
===========
M Master Clock
G Generated Clock
& Internal Generated Clock
U User Defined Skew Group
D Default Skew Group
* Generated Clock Balanced Separately

========================================================================
==== Latency Reporting for Corner norm.ffgnp0p88vm40c.rcbest_CCbest ====
========================================================================

====================================== Summary Table for Corner norm.ffgnp0p88vm40c.rcbest_CCbest ======================================
Clock /                               Attrs     Sinks    Target    Global    Target       Max       Min    Median   Latency  Boundary
Skew Group                                                 Skew      Skew   Latency   Latency   Latency   Latency   Std Dev      Skew
----------------------------------------------------------------------------------------------------------------------------------------
### Mode: norm.ffgnp0p88vm40c.rcbest_CCbest, Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
clock                                   M,D       139        --    0.0041        --    0.0474    0.0433    0.0463    0.0011        --
----------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        139        --    0.0041        --    0.0474    0.0433        --        --        --


  & = Offset derived from max_clock_tree_path / min_clock_tree_path
  r = latency reported is for a rising edge triggered event at the sink
  f = latency reported is for a falling edge triggered event at the sink


Showing 5 largest and 5 smallest datapoints per clock / skew group (L=largest, S=smallest)
============================= Details Table for Corner norm.ffgnp0p88vm40c.rcbest_CCbest =============================
Clock /                                Sink                             Launch     Capture        Late       Early
Skew Group                             Name                            Latency     Latency      Offset      Offset
----------------------------------------------------------------------------------------------------------------------
### Mode: norm.ffgnp0p88vm40c.rcbest_CCbest, Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
clock
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_48_/CP
                                                                        0.0474 r    0.0474 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_49_/CP
                                                                        0.0474 r    0.0474 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_51_/CP
                                                                        0.0474 r    0.0474 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_43_/CP
                                                                        0.0474 r    0.0474 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_42_/CP
                                                                        0.0474 r    0.0474 r        --          --
                                   S   i_img2_jtag_tap_idcode_reg_reg_0_/CP
                                                                        0.0433 r    0.0433 r        --          --
                                   S   i_img2_jtag_tap_idcode_reg_reg_31_/CP
                                                                        0.0433 r    0.0433 r        --          --
                                   S   i_img2_jtag_attn_cont_shift_reg_reg_0_/CP
                                                                        0.0441 r    0.0440 r        --          --
                                   S   i_img2_jtag_attn_stat_shift_reg_reg_3_/CP
                                                                        0.0441 r    0.0440 r        --          --
                                   S   i_img2_jtag_attn_stat_shift_reg_reg_2_/CP
                                                                        0.0441 r    0.0440 r        --          --


===================================================================
==== Path Reports for Corner norm.ffgnp0p88vm40c.rcbest_CCbest ====
===================================================================
Reporting paths for 5 largest and 5 smallest datapoints per clock / skew group

---------------------------------------------
Largest Path #1
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_48_/CP
Latency             : 0.0474
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0546    0.0000
  tck (in)                                          2      0.0078    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)                0.0299    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    2      0.0083    0.0070    0.0143    0.0143 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0070    0.0002    0.0146 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0076    0.0055    0.0100    0.0245 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0055    0.0002    0.0247 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0077    0.0053    0.0094    0.0341 r
  ctstcts_inv_796969/I (DCCKND8BWP16P90CPDULVT)                      0.0053    0.0001    0.0342 r
  ctstcts_inv_796969/ZN (DCCKND8BWP16P90CPDULVT)    3      0.0161    0.0051    0.0045    0.0387 f
  ctstcts_inv_792965/I (CKND2BWP16P90CPDULVT)                        0.0051    0.0003    0.0390 f
  ctstcts_inv_792965/ZN (CKND2BWP16P90CPDULVT)      8      0.0083    0.0120    0.0084    0.0474 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_48_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0120    0.0000    0.0474 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0474


---------------------------------------------
Largest Path #2
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_49_/CP
Latency             : 0.0474
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0546    0.0000
  tck (in)                                          2      0.0078    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)                0.0299    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    2      0.0083    0.0070    0.0143    0.0143 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0070    0.0002    0.0146 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0076    0.0055    0.0100    0.0245 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0055    0.0002    0.0247 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0077    0.0053    0.0094    0.0341 r
  ctstcts_inv_796969/I (DCCKND8BWP16P90CPDULVT)                      0.0053    0.0001    0.0342 r
  ctstcts_inv_796969/ZN (DCCKND8BWP16P90CPDULVT)    3      0.0161    0.0051    0.0045    0.0387 f
  ctstcts_inv_792965/I (CKND2BWP16P90CPDULVT)                        0.0051    0.0003    0.0390 f
  ctstcts_inv_792965/ZN (CKND2BWP16P90CPDULVT)      8      0.0083    0.0120    0.0084    0.0474 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_49_/CP (DFCNQD1BWP16P90CPD)     0.0120    0.0000    0.0474 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0474


---------------------------------------------
Largest Path #3
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_51_/CP
Latency             : 0.0474
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0546    0.0000
  tck (in)                                          2      0.0078    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)                0.0299    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    2      0.0083    0.0070    0.0143    0.0143 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0070    0.0002    0.0146 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0076    0.0055    0.0100    0.0245 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0055    0.0002    0.0247 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0077    0.0053    0.0094    0.0341 r
  ctstcts_inv_796969/I (DCCKND8BWP16P90CPDULVT)                      0.0053    0.0001    0.0342 r
  ctstcts_inv_796969/ZN (DCCKND8BWP16P90CPDULVT)    3      0.0161    0.0051    0.0045    0.0387 f
  ctstcts_inv_792965/I (CKND2BWP16P90CPDULVT)                        0.0051    0.0003    0.0390 f
  ctstcts_inv_792965/ZN (CKND2BWP16P90CPDULVT)      8      0.0083    0.0120    0.0084    0.0474 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_51_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0120    0.0000    0.0474 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0474


---------------------------------------------
Largest Path #4
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_43_/CP
Latency             : 0.0474
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0546    0.0000
  tck (in)                                          2      0.0078    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)                0.0299    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    2      0.0083    0.0070    0.0143    0.0143 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0070    0.0002    0.0146 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0076    0.0055    0.0100    0.0245 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0055    0.0002    0.0247 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0077    0.0053    0.0094    0.0341 r
  ctstcts_inv_796969/I (DCCKND8BWP16P90CPDULVT)                      0.0053    0.0001    0.0342 r
  ctstcts_inv_796969/ZN (DCCKND8BWP16P90CPDULVT)    3      0.0161    0.0051    0.0045    0.0387 f
  ctstcts_inv_792965/I (CKND2BWP16P90CPDULVT)                        0.0051    0.0003    0.0390 f
  ctstcts_inv_792965/ZN (CKND2BWP16P90CPDULVT)      8      0.0083    0.0120    0.0084    0.0474 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_43_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0120    0.0000    0.0474 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0474


---------------------------------------------
Largest Path #5
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_42_/CP
Latency             : 0.0474
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0546    0.0000
  tck (in)                                          2      0.0078    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)                0.0299    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    2      0.0083    0.0070    0.0143    0.0143 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0070    0.0002    0.0146 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0076    0.0055    0.0100    0.0245 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0055    0.0002    0.0247 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0077    0.0053    0.0094    0.0341 r
  ctstcts_inv_796969/I (DCCKND8BWP16P90CPDULVT)                      0.0053    0.0001    0.0342 r
  ctstcts_inv_796969/ZN (DCCKND8BWP16P90CPDULVT)    3      0.0161    0.0051    0.0045    0.0387 f
  ctstcts_inv_792965/I (CKND2BWP16P90CPDULVT)                        0.0051    0.0003    0.0390 f
  ctstcts_inv_792965/ZN (CKND2BWP16P90CPDULVT)      8      0.0083    0.0120    0.0084    0.0474 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_42_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0120    0.0000    0.0474 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0474


---------------------------------------------
Smallest Path #1
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_tap_idcode_reg_reg_0_/CP
Latency             : 0.0433
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0546    0.0000
  tck (in)                                          2      0.0078    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)                0.0299    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    2      0.0083    0.0070    0.0143    0.0143 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0070    0.0002    0.0146 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0076    0.0055    0.0100    0.0245 r
  clk_gate_i_img2_jtag_tap_idcode_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0055    0.0002    0.0247 r
  clk_gate_i_img2_jtag_tap_idcode_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0028    0.0037    0.0085    0.0331 r
  ctstcts_inv_813986/I (CKND3BWP16P90CPDULVT)                        0.0037    0.0001    0.0332 r
  ctstcts_inv_813986/ZN (CKND3BWP16P90CPDULVT)      2      0.0093    0.0067    0.0051    0.0383 f
  ctstcts_inv_809982/I (CKND2BWP16P90CPDULVT)                        0.0067    0.0001    0.0384 f
  ctstcts_inv_809982/ZN (CKND2BWP16P90CPDULVT)      2      0.0026    0.0052    0.0048    0.0432 r
  i_img2_jtag_tap_idcode_reg_reg_0_/CP (DFSNQD1BWP16P90CPD)          0.0052    0.0001    0.0433 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0433


---------------------------------------------
Smallest Path #2
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_tap_idcode_reg_reg_31_/CP
Latency             : 0.0433
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0546    0.0000
  tck (in)                                          2      0.0078    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)                0.0299    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    2      0.0083    0.0070    0.0143    0.0143 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0070    0.0002    0.0146 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0076    0.0055    0.0100    0.0245 r
  clk_gate_i_img2_jtag_tap_idcode_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0055    0.0002    0.0247 r
  clk_gate_i_img2_jtag_tap_idcode_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0028    0.0037    0.0085    0.0331 r
  ctstcts_inv_813986/I (CKND3BWP16P90CPDULVT)                        0.0037    0.0001    0.0332 r
  ctstcts_inv_813986/ZN (CKND3BWP16P90CPDULVT)      2      0.0093    0.0067    0.0051    0.0383 f
  ctstcts_inv_809982/I (CKND2BWP16P90CPDULVT)                        0.0067    0.0001    0.0384 f
  ctstcts_inv_809982/ZN (CKND2BWP16P90CPDULVT)      2      0.0026    0.0052    0.0048    0.0432 r
  i_img2_jtag_tap_idcode_reg_reg_31_/CP (DFCNQD1BWP16P90CPD)         0.0052    0.0001    0.0433 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0433


---------------------------------------------
Smallest Path #3
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_cont_shift_reg_reg_0_/CP
Latency             : 0.0440
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0546    0.0000
  tck (in)                                          2      0.0078    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)                0.0299    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    2      0.0083    0.0070    0.0143    0.0143 r
  ctstcto_buf_1183/I (CKBD2BWP16P90CPDULVT)                          0.0070    0.0002    0.0146 r
  ctstcto_buf_1183/Z (CKBD2BWP16P90CPDULVT)         1      0.0048    0.0061    0.0091    0.0237 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/CP (CKLNQD2BWP16P90CPDULVT)
                                                                     0.0061    0.0002    0.0238 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/Q (CKLNQD2BWP16P90CPDULVT)
                                                   14      0.0156    0.0181    0.0202    0.0440 r
  i_img2_jtag_attn_cont_shift_reg_reg_0_/CP (DFCNQD1BWP16P90CPD)     0.0181    0.0000    0.0440 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0440


---------------------------------------------
Smallest Path #4
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_stat_shift_reg_reg_3_/CP
Latency             : 0.0440
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0546    0.0000
  tck (in)                                          2      0.0078    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)                0.0299    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    2      0.0083    0.0070    0.0143    0.0143 r
  ctstcto_buf_1183/I (CKBD2BWP16P90CPDULVT)                          0.0070    0.0002    0.0146 r
  ctstcto_buf_1183/Z (CKBD2BWP16P90CPDULVT)         1      0.0048    0.0061    0.0091    0.0237 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/CP (CKLNQD2BWP16P90CPDULVT)
                                                                     0.0061    0.0002    0.0238 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/Q (CKLNQD2BWP16P90CPDULVT)
                                                   14      0.0156    0.0181    0.0202    0.0440 r
  i_img2_jtag_attn_stat_shift_reg_reg_3_/CP (DFCNQND1BWP16P90CPD)    0.0181    0.0000    0.0440 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0440


---------------------------------------------
Smallest Path #5
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_stat_shift_reg_reg_2_/CP
Latency             : 0.0440
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0546    0.0000
  tck (in)                                          2      0.0078    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)                0.0299    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    2      0.0083    0.0070    0.0143    0.0143 r
  ctstcto_buf_1183/I (CKBD2BWP16P90CPDULVT)                          0.0070    0.0002    0.0146 r
  ctstcto_buf_1183/Z (CKBD2BWP16P90CPDULVT)         1      0.0048    0.0061    0.0091    0.0237 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/CP (CKLNQD2BWP16P90CPDULVT)
                                                                     0.0061    0.0002    0.0238 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/Q (CKLNQD2BWP16P90CPDULVT)
                                                   14      0.0156    0.0181    0.0202    0.0440 r
  i_img2_jtag_attn_stat_shift_reg_reg_2_/CP (DFCNQND1BWP16P90CPD)    0.0181    0.0000    0.0440 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0440


==========================================================================
==== Latency Reporting for Corner norm.ssgnp0p72v125c.rcworst_CCworst ====
==========================================================================

===================================== Summary Table for Corner norm.ssgnp0p72v125c.rcworst_CCworst =====================================
Clock /                               Attrs     Sinks    Target    Global    Target       Max       Min    Median   Latency  Boundary
Skew Group                                                 Skew      Skew   Latency   Latency   Latency   Latency   Std Dev      Skew
----------------------------------------------------------------------------------------------------------------------------------------
### Mode: norm.ssgnp0p72v125c.rcworst_CCworst, Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
clock                                   M,D       139        --    0.0077        --    0.0784    0.0708    0.0766    0.0025        --
----------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        139        --    0.0077        --    0.0784    0.0708        --        --        --


  & = Offset derived from max_clock_tree_path / min_clock_tree_path
  r = latency reported is for a rising edge triggered event at the sink
  f = latency reported is for a falling edge triggered event at the sink


Showing 5 largest and 5 smallest datapoints per clock / skew group (L=largest, S=smallest)
============================ Details Table for Corner norm.ssgnp0p72v125c.rcworst_CCworst ============================
Clock /                                Sink                             Launch     Capture        Late       Early
Skew Group                             Name                            Latency     Latency      Offset      Offset
----------------------------------------------------------------------------------------------------------------------
### Mode: norm.ssgnp0p72v125c.rcworst_CCworst, Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
clock
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_31_/CP
                                                                        0.0784 r    0.0784 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_29_/CP
                                                                        0.0784 r    0.0784 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_38_/CP
                                                                        0.0784 r    0.0784 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_37_/CP
                                                                        0.0783 r    0.0783 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_0_/CP
                                                                        0.0783 r    0.0783 r        --          --
                                   S   i_img2_jtag_tap_tdo_enable_reg/CPN
                                                                        0.0708 f    0.0708 f        --          --
                                   S   i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CP
                                                                        0.0708 r    0.0708 r        --          --
                                   S   i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/CP
                                                                        0.0709 r    0.0709 r        --          --
                                   S   i_img2_jtag_attn_dbg_ext_stat_r0_reg_0_/CP
                                                                        0.0709 r    0.0709 r        --          --
                                   S   i_img2_jtag_attn_dbg_ext_stat_r1_reg_0_/CP
                                                                        0.0710 r    0.0710 r        --          --


=====================================================================
==== Path Reports for Corner norm.ssgnp0p72v125c.rcworst_CCworst ====
=====================================================================
Reporting paths for 5 largest and 5 smallest datapoints per clock / skew group

---------------------------------------------
Largest Path #1
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_31_/CP
Latency             : 0.0784
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0860    0.0000
  tck (in)                                          2      0.0071    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)                0.0299    0.0006    0.0006 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    2      0.0080    0.0107    0.0215    0.0221 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0109    0.0010    0.0231 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0074    0.0087    0.0161    0.0392 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0089    0.0009    0.0401 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0075    0.0085    0.0154    0.0555 r
  ctstcts_inv_796969/I (DCCKND8BWP16P90CPDULVT)                      0.0086    0.0005    0.0560 r
  ctstcts_inv_796969/ZN (DCCKND8BWP16P90CPDULVT)    3      0.0147    0.0070    0.0061    0.0621 f
  ctstcts_inv_790963/I (DCCKND8BWP16P90CPDULVT)                      0.0098    0.0019    0.0640 f
  ctstcts_inv_790963/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0304    0.0126    0.0071    0.0711 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_31_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0228    0.0073    0.0784 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0784


---------------------------------------------
Largest Path #2
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_29_/CP
Latency             : 0.0784
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0860    0.0000
  tck (in)                                          2      0.0071    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)                0.0299    0.0006    0.0006 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    2      0.0080    0.0107    0.0215    0.0221 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0109    0.0010    0.0231 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0074    0.0087    0.0161    0.0392 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0089    0.0009    0.0401 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0075    0.0085    0.0154    0.0555 r
  ctstcts_inv_796969/I (DCCKND8BWP16P90CPDULVT)                      0.0086    0.0005    0.0560 r
  ctstcts_inv_796969/ZN (DCCKND8BWP16P90CPDULVT)    3      0.0147    0.0070    0.0061    0.0621 f
  ctstcts_inv_790963/I (DCCKND8BWP16P90CPDULVT)                      0.0098    0.0019    0.0640 f
  ctstcts_inv_790963/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0304    0.0126    0.0071    0.0711 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_29_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0228    0.0073    0.0784 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0784


---------------------------------------------
Largest Path #3
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_38_/CP
Latency             : 0.0784
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0860    0.0000
  tck (in)                                          2      0.0071    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)                0.0299    0.0006    0.0006 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    2      0.0080    0.0107    0.0215    0.0221 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0109    0.0010    0.0231 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0074    0.0087    0.0161    0.0392 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0089    0.0009    0.0401 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0075    0.0085    0.0154    0.0555 r
  ctstcts_inv_796969/I (DCCKND8BWP16P90CPDULVT)                      0.0086    0.0005    0.0560 r
  ctstcts_inv_796969/ZN (DCCKND8BWP16P90CPDULVT)    3      0.0147    0.0070    0.0061    0.0621 f
  ctstcts_inv_790963/I (DCCKND8BWP16P90CPDULVT)                      0.0098    0.0019    0.0640 f
  ctstcts_inv_790963/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0304    0.0126    0.0071    0.0711 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_38_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0227    0.0073    0.0784 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0784


---------------------------------------------
Largest Path #4
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_37_/CP
Latency             : 0.0783
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0860    0.0000
  tck (in)                                          2      0.0071    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)                0.0299    0.0006    0.0006 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    2      0.0080    0.0107    0.0215    0.0221 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0109    0.0010    0.0231 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0074    0.0087    0.0161    0.0392 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0089    0.0009    0.0401 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0075    0.0085    0.0154    0.0555 r
  ctstcts_inv_796969/I (DCCKND8BWP16P90CPDULVT)                      0.0086    0.0005    0.0560 r
  ctstcts_inv_796969/ZN (DCCKND8BWP16P90CPDULVT)    3      0.0147    0.0070    0.0061    0.0621 f
  ctstcts_inv_790963/I (DCCKND8BWP16P90CPDULVT)                      0.0098    0.0019    0.0640 f
  ctstcts_inv_790963/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0304    0.0126    0.0071    0.0711 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_37_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0226    0.0072    0.0783 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0783


---------------------------------------------
Largest Path #5
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_0_/CP
Latency             : 0.0783
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0860    0.0000
  tck (in)                                          2      0.0071    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)                0.0299    0.0006    0.0006 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    2      0.0080    0.0107    0.0215    0.0221 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0109    0.0010    0.0231 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0074    0.0087    0.0161    0.0392 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0089    0.0009    0.0401 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0075    0.0085    0.0154    0.0555 r
  ctstcts_inv_796969/I (DCCKND8BWP16P90CPDULVT)                      0.0086    0.0005    0.0560 r
  ctstcts_inv_796969/ZN (DCCKND8BWP16P90CPDULVT)    3      0.0147    0.0070    0.0061    0.0621 f
  ctstcts_inv_791964/I (DCCKND8BWP16P90CPDULVT)                      0.0098    0.0023    0.0643 f
  ctstcts_inv_791964/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0296    0.0131    0.0075    0.0719 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_0_/CP (DFCNQD1BWP16P90CPD)      0.0203    0.0064    0.0783 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0783


---------------------------------------------
Smallest Path #1
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_tap_tdo_enable_reg/CPN
Latency             : 0.0708
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0860    0.0000
  tck (in)                                          2      0.0073    0.0300    0.0000    0.0000 f
  ctstcto_buf_1184/I (DCCKBD4BWP16P90CPDULVT)                        0.0299    0.0006    0.0006 f
  ctstcto_buf_1184/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0012    0.0059    0.0173    0.0179 f
  ctstcto_buf_1182/I (DCCKBD4BWP16P90CPDULVT)                        0.0059    0.0001    0.0180 f
  ctstcto_buf_1182/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0011    0.0049    0.0121    0.0301 f
  ctstcto_buf_1136/I (CKBD3BWP16P90CPDULVT)                          0.0049    0.0001    0.0301 f
  ctstcto_buf_1136/Z (CKBD3BWP16P90CPDULVT)         1      0.0023    0.0057    0.0117    0.0418 f
  ctstcts_inv_8511024/I (CKND2BWP16P90CPDULVT)                       0.0059    0.0005    0.0423 f
  ctstcts_inv_8511024/ZN (CKND2BWP16P90CPDULVT)     1      0.0052    0.0119    0.0089    0.0512 r
  ctstcts_inv_8471020/I (DCCKND4BWP16P90CPDULVT)                     0.0121    0.0009    0.0522 r
  ctstcts_inv_8471020/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0278    0.0270    0.0153    0.0675 f
  i_img2_jtag_tap_tdo_enable_reg/CPN (DFNCNQD4BWP16P90CPDULVT)       0.0284    0.0033    0.0708 f
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0708


---------------------------------------------
Smallest Path #2
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CP
Latency             : 0.0708
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0860    0.0000
  tck (in)                                          2      0.0071    0.0300    0.0000    0.0000 r
  ctstcto_buf_1184/I (DCCKBD4BWP16P90CPDULVT)                        0.0300    0.0005    0.0006 r
  ctstcto_buf_1184/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0012    0.0060    0.0190    0.0195 r
  ctstcto_buf_1182/I (DCCKBD4BWP16P90CPDULVT)                        0.0060    0.0001    0.0196 r
  ctstcto_buf_1182/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0010    0.0049    0.0127    0.0323 r
  ctstcto_buf_1136/I (CKBD3BWP16P90CPDULVT)                          0.0049    0.0001    0.0324 r
  ctstcto_buf_1136/Z (CKBD3BWP16P90CPDULVT)         1      0.0023    0.0057    0.0120    0.0444 r
  ctstcts_inv_8511024/I (CKND2BWP16P90CPDULVT)                       0.0058    0.0005    0.0448 r
  ctstcts_inv_8511024/ZN (CKND2BWP16P90CPDULVT)     1      0.0052    0.0099    0.0080    0.0529 f
  ctstcts_inv_8471020/I (DCCKND4BWP16P90CPDULVT)                     0.0102    0.0009    0.0538 f
  ctstcts_inv_8471020/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0270    0.0247    0.0137    0.0675 r
  i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)
                                                                     0.0270    0.0033    0.0708 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0708


---------------------------------------------
Smallest Path #3
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/CP
Latency             : 0.0709
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0860    0.0000
  tck (in)                                          2      0.0071    0.0300    0.0000    0.0000 r
  ctstcto_buf_1184/I (DCCKBD4BWP16P90CPDULVT)                        0.0300    0.0005    0.0006 r
  ctstcto_buf_1184/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0012    0.0060    0.0190    0.0195 r
  ctstcto_buf_1182/I (DCCKBD4BWP16P90CPDULVT)                        0.0060    0.0001    0.0196 r
  ctstcto_buf_1182/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0010    0.0049    0.0127    0.0323 r
  ctstcto_buf_1136/I (CKBD3BWP16P90CPDULVT)                          0.0049    0.0001    0.0324 r
  ctstcto_buf_1136/Z (CKBD3BWP16P90CPDULVT)         1      0.0023    0.0057    0.0120    0.0444 r
  ctstcts_inv_8511024/I (CKND2BWP16P90CPDULVT)                       0.0058    0.0005    0.0448 r
  ctstcts_inv_8511024/ZN (CKND2BWP16P90CPDULVT)     1      0.0052    0.0099    0.0080    0.0529 f
  ctstcts_inv_8471020/I (DCCKND4BWP16P90CPDULVT)                     0.0102    0.0009    0.0538 f
  ctstcts_inv_8471020/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0270    0.0247    0.0137    0.0675 r
  i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)      0.0270    0.0034    0.0709 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0709


---------------------------------------------
Smallest Path #4
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_ext_stat_r0_reg_0_/CP
Latency             : 0.0709
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0860    0.0000
  tck (in)                                          2      0.0071    0.0300    0.0000    0.0000 r
  ctstcto_buf_1184/I (DCCKBD4BWP16P90CPDULVT)                        0.0300    0.0005    0.0006 r
  ctstcto_buf_1184/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0012    0.0060    0.0190    0.0195 r
  ctstcto_buf_1182/I (DCCKBD4BWP16P90CPDULVT)                        0.0060    0.0001    0.0196 r
  ctstcto_buf_1182/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0010    0.0049    0.0127    0.0323 r
  ctstcto_buf_1136/I (CKBD3BWP16P90CPDULVT)                          0.0049    0.0001    0.0324 r
  ctstcto_buf_1136/Z (CKBD3BWP16P90CPDULVT)         1      0.0023    0.0057    0.0120    0.0444 r
  ctstcts_inv_8511024/I (CKND2BWP16P90CPDULVT)                       0.0058    0.0005    0.0448 r
  ctstcts_inv_8511024/ZN (CKND2BWP16P90CPDULVT)     1      0.0052    0.0099    0.0080    0.0529 f
  ctstcts_inv_8471020/I (DCCKND4BWP16P90CPDULVT)                     0.0102    0.0009    0.0538 f
  ctstcts_inv_8471020/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0270    0.0247    0.0137    0.0675 r
  i_img2_jtag_attn_dbg_ext_stat_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)    0.0269    0.0034    0.0709 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0709


---------------------------------------------
Smallest Path #5
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_ext_stat_r1_reg_0_/CP
Latency             : 0.0710
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0860    0.0000
  tck (in)                                          2      0.0071    0.0300    0.0000    0.0000 r
  ctstcto_buf_1184/I (DCCKBD4BWP16P90CPDULVT)                        0.0300    0.0005    0.0006 r
  ctstcto_buf_1184/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0012    0.0060    0.0190    0.0195 r
  ctstcto_buf_1182/I (DCCKBD4BWP16P90CPDULVT)                        0.0060    0.0001    0.0196 r
  ctstcto_buf_1182/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0010    0.0049    0.0127    0.0323 r
  ctstcto_buf_1136/I (CKBD3BWP16P90CPDULVT)                          0.0049    0.0001    0.0324 r
  ctstcto_buf_1136/Z (CKBD3BWP16P90CPDULVT)         1      0.0023    0.0057    0.0120    0.0444 r
  ctstcts_inv_8511024/I (CKND2BWP16P90CPDULVT)                       0.0058    0.0005    0.0448 r
  ctstcts_inv_8511024/ZN (CKND2BWP16P90CPDULVT)     1      0.0052    0.0099    0.0080    0.0529 f
  ctstcts_inv_8471020/I (DCCKND4BWP16P90CPDULVT)                     0.0102    0.0009    0.0538 f
  ctstcts_inv_8471020/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0270    0.0247    0.0137    0.0675 r
  i_img2_jtag_attn_dbg_ext_stat_r1_reg_0_/CP (DFCNQD1BWP16P90CPD)    0.0270    0.0035    0.0710 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0710


=====================================================================
==== Latency Reporting for Corner norm.tt0p8v85c.typical_CCworst ====
=====================================================================

======================================= Summary Table for Corner norm.tt0p8v85c.typical_CCworst ========================================
Clock /                               Attrs     Sinks    Target    Global    Target       Max       Min    Median   Latency  Boundary
Skew Group                                                 Skew      Skew   Latency   Latency   Latency   Latency   Std Dev      Skew
----------------------------------------------------------------------------------------------------------------------------------------
### Mode: norm.tt0p8v85c.typical_CCworst, Scenario: norm.tt0p8v85c.typical_CCworst
clock                                   M,D       139        --    0.0052        --    0.0614    0.0562    0.0603    0.0015        --
----------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        139        --    0.0052        --    0.0614    0.0562        --        --        --


  & = Offset derived from max_clock_tree_path / min_clock_tree_path
  r = latency reported is for a rising edge triggered event at the sink
  f = latency reported is for a falling edge triggered event at the sink


Showing 5 largest and 5 smallest datapoints per clock / skew group (L=largest, S=smallest)
============================== Details Table for Corner norm.tt0p8v85c.typical_CCworst ===============================
Clock /                                Sink                             Launch     Capture        Late       Early
Skew Group                             Name                            Latency     Latency      Offset      Offset
----------------------------------------------------------------------------------------------------------------------
### Mode: norm.tt0p8v85c.typical_CCworst, Scenario: norm.tt0p8v85c.typical_CCworst
clock
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_38_/CP
                                                                        0.0614 r    0.0614 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_31_/CP
                                                                        0.0614 r    0.0614 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_29_/CP
                                                                        0.0614 r    0.0614 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_37_/CP
                                                                        0.0614 r    0.0614 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_21_/CP
                                                                        0.0613 r    0.0613 r        --          --
                                   S   i_img2_jtag_tap_idcode_reg_reg_0_/CP
                                                                        0.0562 r    0.0562 r        --          --
                                   S   i_img2_jtag_tap_idcode_reg_reg_31_/CP
                                                                        0.0562 r    0.0562 r        --          --
                                   S   i_img2_jtag_tap_tdo_enable_reg/CPN
                                                                        0.0570 f    0.0570 f        --          --
                                   S   i_img2_jtag_tap_tdo_reg/CPN      0.0571 f    0.0571 f        --          --
                                   S   i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CP
                                                                        0.0571 r    0.0571 r        --          --


================================================================
==== Path Reports for Corner norm.tt0p8v85c.typical_CCworst ====
================================================================
Reporting paths for 5 largest and 5 smallest datapoints per clock / skew group

---------------------------------------------
Largest Path #1
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_38_/CP
Latency             : 0.0614
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0674    0.0000
  tck (in)                                          2      0.0073    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)                0.0299    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    2      0.0081    0.0089    0.0178    0.0178 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0090    0.0006    0.0184 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0075    0.0071    0.0129    0.0312 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0072    0.0005    0.0317 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0076    0.0069    0.0122    0.0439 r
  ctstcts_inv_796969/I (DCCKND8BWP16P90CPDULVT)                      0.0069    0.0003    0.0442 r
  ctstcts_inv_796969/ZN (DCCKND8BWP16P90CPDULVT)    3      0.0162    0.0068    0.0059    0.0500 f
  ctstcts_inv_790963/I (DCCKND8BWP16P90CPDULVT)                      0.0071    0.0008    0.0508 f
  ctstcts_inv_790963/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0310    0.0113    0.0063    0.0571 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_38_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0160    0.0043    0.0614 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0614


---------------------------------------------
Largest Path #2
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_31_/CP
Latency             : 0.0614
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0674    0.0000
  tck (in)                                          2      0.0073    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)                0.0299    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    2      0.0081    0.0089    0.0178    0.0178 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0090    0.0006    0.0184 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0075    0.0071    0.0129    0.0312 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0072    0.0005    0.0317 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0076    0.0069    0.0122    0.0439 r
  ctstcts_inv_796969/I (DCCKND8BWP16P90CPDULVT)                      0.0069    0.0003    0.0442 r
  ctstcts_inv_796969/ZN (DCCKND8BWP16P90CPDULVT)    3      0.0162    0.0068    0.0059    0.0500 f
  ctstcts_inv_790963/I (DCCKND8BWP16P90CPDULVT)                      0.0071    0.0008    0.0508 f
  ctstcts_inv_790963/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0310    0.0113    0.0063    0.0571 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_31_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0160    0.0043    0.0614 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0614


---------------------------------------------
Largest Path #3
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_29_/CP
Latency             : 0.0614
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0674    0.0000
  tck (in)                                          2      0.0073    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)                0.0299    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    2      0.0081    0.0089    0.0178    0.0178 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0090    0.0006    0.0184 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0075    0.0071    0.0129    0.0312 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0072    0.0005    0.0317 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0076    0.0069    0.0122    0.0439 r
  ctstcts_inv_796969/I (DCCKND8BWP16P90CPDULVT)                      0.0069    0.0003    0.0442 r
  ctstcts_inv_796969/ZN (DCCKND8BWP16P90CPDULVT)    3      0.0162    0.0068    0.0059    0.0500 f
  ctstcts_inv_790963/I (DCCKND8BWP16P90CPDULVT)                      0.0071    0.0008    0.0508 f
  ctstcts_inv_790963/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0310    0.0113    0.0063    0.0571 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_29_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0160    0.0043    0.0614 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0614


---------------------------------------------
Largest Path #4
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_37_/CP
Latency             : 0.0614
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0674    0.0000
  tck (in)                                          2      0.0073    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)                0.0299    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    2      0.0081    0.0089    0.0178    0.0178 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0090    0.0006    0.0184 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0075    0.0071    0.0129    0.0312 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0072    0.0005    0.0317 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0076    0.0069    0.0122    0.0439 r
  ctstcts_inv_796969/I (DCCKND8BWP16P90CPDULVT)                      0.0069    0.0003    0.0442 r
  ctstcts_inv_796969/ZN (DCCKND8BWP16P90CPDULVT)    3      0.0162    0.0068    0.0059    0.0500 f
  ctstcts_inv_790963/I (DCCKND8BWP16P90CPDULVT)                      0.0071    0.0008    0.0508 f
  ctstcts_inv_790963/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0310    0.0113    0.0063    0.0571 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_37_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0161    0.0043    0.0614 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0614


---------------------------------------------
Largest Path #5
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_21_/CP
Latency             : 0.0613
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0674    0.0000
  tck (in)                                          2      0.0073    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)                0.0299    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    2      0.0081    0.0089    0.0178    0.0178 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0090    0.0006    0.0184 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0075    0.0071    0.0129    0.0312 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0072    0.0005    0.0317 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0076    0.0069    0.0122    0.0439 r
  ctstcts_inv_796969/I (DCCKND8BWP16P90CPDULVT)                      0.0069    0.0003    0.0442 r
  ctstcts_inv_796969/ZN (DCCKND8BWP16P90CPDULVT)    3      0.0162    0.0068    0.0059    0.0500 f
  ctstcts_inv_790963/I (DCCKND8BWP16P90CPDULVT)                      0.0071    0.0008    0.0508 f
  ctstcts_inv_790963/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0310    0.0113    0.0063    0.0571 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_21_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0160    0.0042    0.0613 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0613


---------------------------------------------
Smallest Path #1
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_tap_idcode_reg_reg_0_/CP
Latency             : 0.0562
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0674    0.0000
  tck (in)                                          2      0.0073    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)                0.0299    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    2      0.0081    0.0089    0.0178    0.0178 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0090    0.0006    0.0184 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0075    0.0071    0.0129    0.0312 r
  clk_gate_i_img2_jtag_tap_idcode_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0072    0.0005    0.0317 r
  clk_gate_i_img2_jtag_tap_idcode_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0028    0.0051    0.0112    0.0428 r
  ctstcts_inv_813986/I (CKND3BWP16P90CPDULVT)                        0.0051    0.0001    0.0430 r
  ctstcts_inv_813986/ZN (CKND3BWP16P90CPDULVT)      2      0.0096    0.0094    0.0070    0.0499 f
  ctstcts_inv_809982/I (CKND2BWP16P90CPDULVT)                        0.0094    0.0003    0.0503 f
  ctstcts_inv_809982/ZN (CKND2BWP16P90CPDULVT)      2      0.0026    0.0066    0.0058    0.0561 r
  i_img2_jtag_tap_idcode_reg_reg_0_/CP (DFSNQD1BWP16P90CPD)          0.0066    0.0002    0.0562 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0562


---------------------------------------------
Smallest Path #2
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_tap_idcode_reg_reg_31_/CP
Latency             : 0.0562
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0674    0.0000
  tck (in)                                          2      0.0073    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)                0.0299    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    2      0.0081    0.0089    0.0178    0.0178 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0090    0.0006    0.0184 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0075    0.0071    0.0129    0.0312 r
  clk_gate_i_img2_jtag_tap_idcode_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0072    0.0005    0.0317 r
  clk_gate_i_img2_jtag_tap_idcode_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0028    0.0051    0.0112    0.0428 r
  ctstcts_inv_813986/I (CKND3BWP16P90CPDULVT)                        0.0051    0.0001    0.0430 r
  ctstcts_inv_813986/ZN (CKND3BWP16P90CPDULVT)      2      0.0096    0.0094    0.0070    0.0499 f
  ctstcts_inv_809982/I (CKND2BWP16P90CPDULVT)                        0.0094    0.0003    0.0503 f
  ctstcts_inv_809982/ZN (CKND2BWP16P90CPDULVT)      2      0.0026    0.0066    0.0058    0.0561 r
  i_img2_jtag_tap_idcode_reg_reg_31_/CP (DFCNQD1BWP16P90CPD)         0.0066    0.0002    0.0562 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0562


---------------------------------------------
Smallest Path #3
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_tap_tdo_enable_reg/CPN
Latency             : 0.0570
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0674    0.0000
  tck (in)                                          2      0.0076    0.0300    0.0000    0.0000 f
  ctstcto_buf_1184/I (DCCKBD4BWP16P90CPDULVT)                        0.0299    0.0000    0.0000 f
  ctstcto_buf_1184/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0013    0.0052    0.0144    0.0144 f
  ctstcto_buf_1182/I (DCCKBD4BWP16P90CPDULVT)                        0.0052    0.0001    0.0145 f
  ctstcto_buf_1182/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0011    0.0040    0.0100    0.0245 f
  ctstcto_buf_1136/I (CKBD3BWP16P90CPDULVT)                          0.0040    0.0000    0.0245 f
  ctstcto_buf_1136/Z (CKBD3BWP16P90CPDULVT)         1      0.0023    0.0047    0.0095    0.0340 f
  ctstcts_inv_8511024/I (CKND2BWP16P90CPDULVT)                       0.0047    0.0002    0.0343 f
  ctstcts_inv_8511024/ZN (CKND2BWP16P90CPDULVT)     1      0.0053    0.0098    0.0073    0.0416 r
  ctstcts_inv_8471020/I (DCCKND4BWP16P90CPDULVT)                     0.0099    0.0005    0.0421 r
  ctstcts_inv_8471020/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0287    0.0220    0.0132    0.0553 f
  i_img2_jtag_tap_tdo_enable_reg/CPN (DFNCNQD4BWP16P90CPDULVT)       0.0224    0.0016    0.0570 f
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0570


---------------------------------------------
Smallest Path #4
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_tap_tdo_reg/CPN
Latency             : 0.0571
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0674    0.0000
  tck (in)                                          2      0.0076    0.0300    0.0000    0.0000 f
  ctstcto_buf_1184/I (DCCKBD4BWP16P90CPDULVT)                        0.0299    0.0000    0.0000 f
  ctstcto_buf_1184/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0013    0.0052    0.0144    0.0144 f
  ctstcto_buf_1182/I (DCCKBD4BWP16P90CPDULVT)                        0.0052    0.0001    0.0145 f
  ctstcto_buf_1182/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0011    0.0040    0.0100    0.0245 f
  ctstcto_buf_1136/I (CKBD3BWP16P90CPDULVT)                          0.0040    0.0000    0.0245 f
  ctstcto_buf_1136/Z (CKBD3BWP16P90CPDULVT)         1      0.0023    0.0047    0.0095    0.0340 f
  ctstcts_inv_8511024/I (CKND2BWP16P90CPDULVT)                       0.0047    0.0002    0.0343 f
  ctstcts_inv_8511024/ZN (CKND2BWP16P90CPDULVT)     1      0.0053    0.0098    0.0073    0.0416 r
  ctstcts_inv_8471020/I (DCCKND4BWP16P90CPDULVT)                     0.0099    0.0005    0.0421 r
  ctstcts_inv_8471020/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0287    0.0220    0.0132    0.0553 f
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD4BWP16P90CPDULVT)              0.0222    0.0018    0.0571 f
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0571


---------------------------------------------
Smallest Path #5
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CP
Latency             : 0.0571
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0674    0.0000
  tck (in)                                          2      0.0073    0.0300    0.0000    0.0000 r
  ctstcto_buf_1184/I (DCCKBD4BWP16P90CPDULVT)                        0.0299    0.0000    0.0000 r
  ctstcto_buf_1184/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0012    0.0052    0.0162    0.0162 r
  ctstcto_buf_1182/I (DCCKBD4BWP16P90CPDULVT)                        0.0052    0.0001    0.0162 r
  ctstcto_buf_1182/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0011    0.0040    0.0103    0.0266 r
  ctstcto_buf_1136/I (CKBD3BWP16P90CPDULVT)                          0.0040    0.0000    0.0266 r
  ctstcto_buf_1136/Z (CKBD3BWP16P90CPDULVT)         1      0.0024    0.0046    0.0097    0.0363 r
  ctstcts_inv_8511024/I (CKND2BWP16P90CPDULVT)                       0.0047    0.0002    0.0366 r
  ctstcts_inv_8511024/ZN (CKND2BWP16P90CPDULVT)     1      0.0053    0.0081    0.0065    0.0431 f
  ctstcts_inv_8471020/I (DCCKND4BWP16P90CPDULVT)                     0.0082    0.0005    0.0436 f
  ctstcts_inv_8471020/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0280    0.0209    0.0118    0.0555 r
  i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)
                                                                     0.0212    0.0017    0.0571 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0571


1
