<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p43" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_43{left:796px;bottom:68px;letter-spacing:0.08px;word-spacing:0.01px;}
#t2_43{left:835px;bottom:68px;letter-spacing:0.1px;}
#t3_43{left:628px;bottom:1141px;letter-spacing:-0.13px;}
#t4_43{left:70px;bottom:1084px;}
#t5_43{left:96px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t6_43{left:96px;bottom:1063px;}
#t7_43{left:122px;bottom:1063px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t8_43{left:96px;bottom:1039px;}
#t9_43{left:122px;bottom:1039px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ta_43{left:70px;bottom:1012px;}
#tb_43{left:96px;bottom:1016px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tc_43{left:70px;bottom:990px;}
#td_43{left:96px;bottom:993px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#te_43{left:70px;bottom:967px;}
#tf_43{left:96px;bottom:970px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tg_43{left:70px;bottom:946px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#th_43{left:70px;bottom:929px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ti_43{left:70px;bottom:370px;letter-spacing:-0.08px;}
#tj_43{left:156px;bottom:370px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#tk_43{left:70px;bottom:346px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tl_43{left:70px;bottom:329px;letter-spacing:-0.14px;}
#tm_43{left:70px;bottom:303px;}
#tn_43{left:96px;bottom:306px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#to_43{left:70px;bottom:280px;}
#tp_43{left:96px;bottom:283px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tq_43{left:70px;bottom:257px;}
#tr_43{left:96px;bottom:260px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#ts_43{left:70px;bottom:234px;}
#tt_43{left:96px;bottom:237px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tu_43{left:70px;bottom:211px;}
#tv_43{left:96px;bottom:214px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tw_43{left:70px;bottom:188px;}
#tx_43{left:96px;bottom:191px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#ty_43{left:70px;bottom:167px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tz_43{left:70px;bottom:150px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t10_43{left:70px;bottom:124px;}
#t11_43{left:96px;bottom:127px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t12_43{left:291px;bottom:420px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t13_43{left:373px;bottom:420px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t14_43{left:501px;bottom:418px;}
#t15_43{left:511px;bottom:420px;letter-spacing:0.13px;}
#t16_43{left:240px;bottom:569px;letter-spacing:0.32px;}
#t17_43{left:373px;bottom:576px;letter-spacing:0.33px;word-spacing:-0.14px;}
#t18_43{left:364px;bottom:562px;letter-spacing:0.34px;word-spacing:-0.14px;}
#t19_43{left:510px;bottom:582px;letter-spacing:0.29px;}
#t1a_43{left:502px;bottom:569px;letter-spacing:0.31px;}
#t1b_43{left:523px;bottom:556px;letter-spacing:0.33px;}
#t1c_43{left:638px;bottom:569px;letter-spacing:0.31px;}
#t1d_43{left:494px;bottom:662px;letter-spacing:0.3px;word-spacing:-0.12px;}
#t1e_43{left:520px;bottom:649px;letter-spacing:0.32px;}
#t1f_43{left:297px;bottom:662px;letter-spacing:0.32px;word-spacing:-0.13px;}
#t1g_43{left:326px;bottom:649px;letter-spacing:0.35px;}
#t1h_43{left:279px;bottom:490px;letter-spacing:0.3px;word-spacing:-0.11px;}
#t1i_43{left:319px;bottom:798px;letter-spacing:0.3px;word-spacing:-0.03px;}
#t1j_43{left:310px;bottom:865px;letter-spacing:0.34px;word-spacing:-0.14px;}
#t1k_43{left:534px;bottom:853px;letter-spacing:0.29px;word-spacing:-0.06px;}
#t1l_43{left:534px;bottom:828px;letter-spacing:0.29px;word-spacing:-0.1px;}
#t1m_43{left:534px;bottom:815px;letter-spacing:0.29px;}
#t1n_43{left:315px;bottom:612px;letter-spacing:0.28px;word-spacing:-0.01px;}
#t1o_43{left:297px;bottom:733px;letter-spacing:0.29px;word-spacing:-0.12px;}
#t1p_43{left:351px;bottom:733px;letter-spacing:0.34px;}
#t1q_43{left:319px;bottom:720px;letter-spacing:0.29px;}
#t1r_43{left:510px;bottom:501px;letter-spacing:0.3px;word-spacing:-0.12px;}
#t1s_43{left:677px;bottom:454px;letter-spacing:0.5px;}

.s1_43{font-size:12px;font-family:NeoSansIntel_pgv;color:#000;}
.s2_43{font-size:14px;font-family:NeoSansIntel_pgv;color:#0860A8;}
.s3_43{font-size:21px;font-family:TimesNewRoman_143;color:#000;}
.s4_43{font-size:14px;font-family:Verdana_13-;color:#000;}
.s5_43{font-size:17px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
.s6_43{font-size:15px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
.s7_43{font-size:18px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
.s8_43{font-size:11px;font-family:Arial_141;color:#000;}
.s9_43{font-size:8px;font-family:Arial_141;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts43" type="text/css" >

@font-face {
	font-family: Arial_141;
	src: url("fonts/Arial_141.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_pgu;
	src: url("fonts/NeoSansIntelMedium_pgu.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_pgv;
	src: url("fonts/NeoSansIntel_pgv.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_143;
	src: url("fonts/TimesNewRoman_143.woff") format("woff");
}

@font-face {
	font-family: Verdana_13-;
	src: url("fonts/Verdana_13-.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg43Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg43" style="-webkit-user-select: none;"><object width="935" height="1210" data="43/43.svg" type="image/svg+xml" id="pdf43" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_43" class="t s1_43">Vol. 1 </span><span id="t2_43" class="t s1_43">2-9 </span>
<span id="t3_43" class="t s2_43">INTEL® 64 AND IA-32 ARCHITECTURES </span>
<span id="t4_43" class="t s3_43">• </span><span id="t5_43" class="t s4_43">High-performance, quad-pumped bus interface to the Intel NetBurst microarchitecture system bus. </span>
<span id="t6_43" class="t s4_43">— </span><span id="t7_43" class="t s4_43">Supports quad-pumped, scalable bus clock to achieve up to 4X effective speed. </span>
<span id="t8_43" class="t s4_43">— </span><span id="t9_43" class="t s4_43">Capable of delivering up to 8.5 GBytes of bandwidth per second. </span>
<span id="ta_43" class="t s3_43">• </span><span id="tb_43" class="t s4_43">Superscalar issue to enable parallelism. </span>
<span id="tc_43" class="t s3_43">• </span><span id="td_43" class="t s4_43">Expanded hardware registers with renaming to avoid register name space limitations. </span>
<span id="te_43" class="t s3_43">• </span><span id="tf_43" class="t s4_43">64-byte cache line size (transfers data up to two lines per sector). </span>
<span id="tg_43" class="t s4_43">Figure 2-2 is an overview of the Intel NetBurst microarchitecture. This microarchitecture pipeline is made up of </span>
<span id="th_43" class="t s4_43">three sections: (1) the front end pipeline, (2) the out-of-order execution core, and (3) the retirement unit. </span>
<span id="ti_43" class="t s5_43">2.2.2.1 </span><span id="tj_43" class="t s5_43">The Front End Pipeline </span>
<span id="tk_43" class="t s4_43">The front end supplies instructions in program order to the out-of-order execution core. It performs a number of </span>
<span id="tl_43" class="t s4_43">functions: </span>
<span id="tm_43" class="t s3_43">• </span><span id="tn_43" class="t s4_43">Prefetches instructions that are likely to be executed. </span>
<span id="to_43" class="t s3_43">• </span><span id="tp_43" class="t s4_43">Fetches instructions that have not already been prefetched. </span>
<span id="tq_43" class="t s3_43">• </span><span id="tr_43" class="t s4_43">Decodes instructions into micro-operations. </span>
<span id="ts_43" class="t s3_43">• </span><span id="tt_43" class="t s4_43">Generates microcode for complex instructions and special-purpose code. </span>
<span id="tu_43" class="t s3_43">• </span><span id="tv_43" class="t s4_43">Delivers decoded instructions from the execution trace cache. </span>
<span id="tw_43" class="t s3_43">• </span><span id="tx_43" class="t s4_43">Predicts branches using highly advanced algorithm. </span>
<span id="ty_43" class="t s4_43">The pipeline is designed to address common problems in high-speed, pipelined microprocessors. Two of these </span>
<span id="tz_43" class="t s4_43">problems contribute to major sources of delays: </span>
<span id="t10_43" class="t s3_43">• </span><span id="t11_43" class="t s4_43">Time to decode instructions fetched from the target. </span>
<span id="t12_43" class="t s6_43">Figure 2-2. </span><span id="t13_43" class="t s6_43">The Intel NetBurst</span><span id="t14_43" class="t s7_43">® </span><span id="t15_43" class="t s6_43">Microarchitecture </span>
<span id="t16_43" class="t s8_43">Fetch/Decode </span>
<span id="t17_43" class="t s8_43">Trace Cache </span>
<span id="t18_43" class="t s8_43">Microcode ROM </span>
<span id="t19_43" class="t s8_43">Execution </span>
<span id="t1a_43" class="t s8_43">Out-Of-Order </span>
<span id="t1b_43" class="t s8_43">Core </span>
<span id="t1c_43" class="t s8_43">Retirement </span>
<span id="t1d_43" class="t s8_43">1st Level Cache </span>
<span id="t1e_43" class="t s8_43">4-way </span>
<span id="t1f_43" class="t s8_43">2nd Level Cache </span>
<span id="t1g_43" class="t s8_43">8-Way </span>
<span id="t1h_43" class="t s8_43">BTBs/Branch Prediction </span>
<span id="t1i_43" class="t s8_43">Bus Unit </span>
<span id="t1j_43" class="t s8_43">System Bus </span>
<span id="t1k_43" class="t s8_43">Frequently used paths </span>
<span id="t1l_43" class="t s8_43">Less frequently used </span>
<span id="t1m_43" class="t s8_43">paths </span>
<span id="t1n_43" class="t s8_43">Front End </span>
<span id="t1o_43" class="t s8_43">3rd Level </span><span id="t1p_43" class="t s8_43">Cache </span>
<span id="t1q_43" class="t s8_43">Optional </span>
<span id="t1r_43" class="t s8_43">Branch History Update </span>
<span id="t1s_43" class="t s9_43">OM16521 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
