<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.43.0 (0)
 -->
<!-- Title: G Pages: 1 -->
<svg width="880pt" height="684pt"
 viewBox="0.00 0.00 880.00 684.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 680)">
<title>G</title>
<polygon fill="white" stroke="transparent" points="-4,4 -4,-680 876,-680 876,4 -4,4"/>
<g id="clust1" class="cluster">
<title>cluster_root</title>
<g id="a_clust1"><a xlink:title="eventq_index=0&#10;full_system=false&#10;sim_quantum=0&#10;time_sync_enable=false&#10;time_sync_period=100000000000&#10;time_sync_spin_threshold=100000000">
<path fill="#bab6ae" stroke="#000000" d="M20,-8C20,-8 852,-8 852,-8 858,-8 864,-14 864,-20 864,-20 864,-656 864,-656 864,-662 858,-668 852,-668 852,-668 20,-668 20,-668 14,-668 8,-662 8,-656 8,-656 8,-20 8,-20 8,-14 14,-8 20,-8"/>
<text text-anchor="middle" x="436" y="-652.8" font-family="Arial" font-size="14.00" fill="#000000">root </text>
<text text-anchor="middle" x="436" y="-637.8" font-family="Arial" font-size="14.00" fill="#000000">: Root</text>
</a>
</g>
</g>
<g id="clust2" class="cluster">
<title>cluster_system</title>
<g id="a_clust2"><a xlink:title="byte_order=little&#10;cache_line_size=32&#10;eventq_index=0&#10;exit_on_work_items=false&#10;init_param=0&#10;m5ops_base=0&#10;mem_mode=timing&#10;mem_ranges=0:536870912&#10;memories=system.mem_ctrls.dram&#10;mmap_using_noreserve=false&#10;multi_thread=false&#10;&#10;um_work_ids=16&#10;&#13;eadfile=&#10;&#13;edirect_paths=system.redirect_paths0 system.redirect_paths1 system.redirect_paths2&#10;shared_backstore=&#10;symbolfile=&#10;thermal_components=&#10;thermal_model=Null&#10;work_begin_ckpt_count=0&#10;work_begin_cpu_id_exit=&#45;1&#10;work_begin_exit_count=0&#10;work_cpus_ckpt_count=0&#10;work_end_ckpt_count=0&#10;work_end_exit_count=0&#10;work_item_id=&#45;1&#10;workload=system.workload">
<path fill="#e4e7eb" stroke="#000000" d="M28,-16C28,-16 844,-16 844,-16 850,-16 856,-22 856,-28 856,-28 856,-610 856,-610 856,-616 850,-622 844,-622 844,-622 28,-622 28,-622 22,-622 16,-616 16,-610 16,-610 16,-28 16,-28 16,-22 22,-16 28,-16"/>
<text text-anchor="middle" x="436" y="-606.8" font-family="Arial" font-size="14.00" fill="#000000">system </text>
<text text-anchor="middle" x="436" y="-591.8" font-family="Arial" font-size="14.00" fill="#000000">: System</text>
</a>
</g>
</g>
<g id="clust4" class="cluster">
<title>cluster_system_cpu</title>
<g id="a_clust4"><a xlink:title="branchPred=system.cpu.branchPred&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;cpu_id=0&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;function_trace=false&#10;function_trace_start=0&#10;interrupts=system.cpu.interrupts&#10;isa=system.cpu.isa&#10;max_insts_all_threads=0&#10;max_insts_any_thread=100000000&#10;mmu=system.cpu.mmu&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;simpoint_start_insts=&#10;socket_id=0&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu.tracer&#10;wait_for_remote_gdb=false&#10;workload=system.cpu.workload">
<path fill="#bbc6d9" stroke="#000000" d="M336,-24C336,-24 834,-24 834,-24 840,-24 846,-30 846,-36 846,-36 846,-380 846,-380 846,-386 840,-392 834,-392 834,-392 336,-392 336,-392 330,-392 324,-386 324,-380 324,-380 324,-36 324,-36 324,-30 330,-24 336,-24"/>
<text text-anchor="middle" x="585" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu </text>
<text text-anchor="middle" x="585" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: TimingSimpleCPU</text>
</a>
</g>
</g>
<g id="clust5" class="cluster">
<title>cluster_system_cpu_mmu</title>
<g id="a_clust5"><a xlink:title="dtb=system.cpu.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M548,-147C548,-147 826,-147 826,-147 832,-147 838,-153 838,-159 838,-159 838,-334 838,-334 838,-340 832,-346 826,-346 826,-346 548,-346 548,-346 542,-346 536,-340 536,-334 536,-334 536,-159 536,-159 536,-153 542,-147 548,-147"/>
<text text-anchor="middle" x="687" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="687" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmMMU</text>
</a>
</g>
</g>
<g id="clust6" class="cluster">
<title>cluster_system_cpu_mmu_itb</title>
<g id="a_clust6"><a xlink:title="eventq_index=0&#10;is_stage2=false&#10;size=64&#10;sys=system&#10;walker=system.cpu.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M703,-155C703,-155 818,-155 818,-155 824,-155 830,-161 830,-167 830,-167 830,-288 830,-288 830,-294 824,-300 818,-300 818,-300 703,-300 703,-300 697,-300 691,-294 691,-288 691,-288 691,-167 691,-167 691,-161 697,-155 703,-155"/>
<text text-anchor="middle" x="760.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="760.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmITB</text>
</a>
</g>
</g>
<g id="clust11" class="cluster">
<title>cluster_system_cpu_mmu_itb_walker</title>
<g id="a_clust11"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;is_stage2=false&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=system.cpu.mmu.itb.walker.power_state&#10;sys=system">
<path fill="#84827c" stroke="#000000" d="M711,-163C711,-163 810,-163 810,-163 816,-163 822,-169 822,-175 822,-175 822,-242 822,-242 822,-248 816,-254 810,-254 810,-254 711,-254 711,-254 705,-254 699,-248 699,-242 699,-242 699,-175 699,-175 699,-169 705,-163 711,-163"/>
<text text-anchor="middle" x="760.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="760.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust13" class="cluster">
<title>cluster_system_cpu_mmu_dtb</title>
<g id="a_clust13"><a xlink:title="eventq_index=0&#10;is_stage2=false&#10;size=64&#10;sys=system&#10;walker=system.cpu.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M556,-155C556,-155 671,-155 671,-155 677,-155 683,-161 683,-167 683,-167 683,-288 683,-288 683,-294 677,-300 671,-300 671,-300 556,-300 556,-300 550,-300 544,-294 544,-288 544,-288 544,-167 544,-167 544,-161 550,-155 556,-155"/>
<text text-anchor="middle" x="613.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="613.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmDTB</text>
</a>
</g>
</g>
<g id="clust18" class="cluster">
<title>cluster_system_cpu_mmu_dtb_walker</title>
<g id="a_clust18"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;is_stage2=false&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=system.cpu.mmu.dtb.walker.power_state&#10;sys=system">
<path fill="#84827c" stroke="#000000" d="M564,-163C564,-163 663,-163 663,-163 669,-163 675,-169 675,-175 675,-175 675,-242 675,-242 675,-248 669,-254 663,-254 663,-254 564,-254 564,-254 558,-254 552,-248 552,-242 552,-242 552,-175 552,-175 552,-169 558,-163 564,-163"/>
<text text-anchor="middle" x="613.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="613.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust26" class="cluster">
<title>cluster_system_cpu_icache</title>
<g id="a_clust26"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu.icache.power_state&#10;prefetch_on_access=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=131072&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M601,-32C601,-32 763,-32 763,-32 769,-32 775,-38 775,-44 775,-44 775,-111 775,-111 775,-117 769,-123 763,-123 763,-123 601,-123 601,-123 595,-123 589,-117 589,-111 589,-111 589,-44 589,-44 589,-38 595,-32 601,-32"/>
<text text-anchor="middle" x="682" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="682" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust32" class="cluster">
<title>cluster_system_cpu_dcache</title>
<g id="a_clust32"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu.dcache.power_state&#10;prefetch_on_access=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=131072&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M344,-32C344,-32 506,-32 506,-32 512,-32 518,-38 518,-44 518,-44 518,-111 518,-111 518,-117 512,-123 506,-123 506,-123 344,-123 344,-123 338,-123 332,-117 332,-111 332,-111 332,-44 332,-44 332,-38 338,-32 344,-32"/>
<text text-anchor="middle" x="425" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="425" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust44" class="cluster">
<title>cluster_system_membus</title>
<g id="a_clust44"><a xlink:title="clk_domain=system.clk_domain&#10;eventq_index=0&#10;forward_latency=4&#10;frontend_latency=3&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=true&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.membus.power_state&#10;&#13;esponse_latency=2&#10;snoop_filter=system.membus.snoop_filter&#10;snoop_response_latency=4&#10;system=system&#10;use_default_range=false&#10;width=16">
<path fill="#6f798c" stroke="#000000" d="M36,-400C36,-400 272,-400 272,-400 278,-400 284,-406 284,-412 284,-412 284,-479 284,-479 284,-485 278,-491 272,-491 272,-491 36,-491 36,-491 30,-491 24,-485 24,-479 24,-479 24,-412 24,-412 24,-406 30,-400 36,-400"/>
<text text-anchor="middle" x="154" y="-475.8" font-family="Arial" font-size="14.00" fill="#000000">membus </text>
<text text-anchor="middle" x="154" y="-460.8" font-family="Arial" font-size="14.00" fill="#000000">: SystemXBar</text>
</a>
</g>
</g>
<g id="clust47" class="cluster">
<title>cluster_system_l2</title>
<g id="a_clust47"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=20&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;power_model=&#10;power_state=system.l2.power_state&#10;prefetch_on_access=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.l2.replacement_policy&#10;&#13;esponse_latency=20&#10;sequential_access=false&#10;size=1048576&#10;system=system&#10;tag_latency=20&#10;tags=system.l2.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M128,-163C128,-163 290,-163 290,-163 296,-163 302,-169 302,-175 302,-175 302,-242 302,-242 302,-248 296,-254 290,-254 290,-254 128,-254 128,-254 122,-254 116,-248 116,-242 116,-242 116,-175 116,-175 116,-169 122,-163 128,-163"/>
<text text-anchor="middle" x="209" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">l2 </text>
<text text-anchor="middle" x="209" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust53" class="cluster">
<title>cluster_system_tol2bus</title>
<g id="a_clust53"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.tol2bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=system.tol2bus.snoop_filter&#10;snoop_response_latency=1&#10;system=system&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M427,-400C427,-400 663,-400 663,-400 669,-400 675,-406 675,-412 675,-412 675,-479 675,-479 675,-485 669,-491 663,-491 663,-491 427,-491 427,-491 421,-491 415,-485 415,-479 415,-479 415,-412 415,-412 415,-406 421,-400 427,-400"/>
<text text-anchor="middle" x="545" y="-475.8" font-family="Arial" font-size="14.00" fill="#000000">tol2bus </text>
<text text-anchor="middle" x="545" y="-460.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust56" class="cluster">
<title>cluster_system_mem_ctrls</title>
<g id="a_clust56"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_writes_per_switch=16&#10;&#10;vm=Null&#10;power_model=&#10;power_state=system.mem_ctrls.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M36,-163C36,-163 96,-163 96,-163 102,-163 108,-169 108,-175 108,-175 108,-242 108,-242 108,-248 102,-254 96,-254 96,-254 36,-254 36,-254 30,-254 24,-248 24,-242 24,-242 24,-175 24,-175 24,-169 30,-163 36,-163"/>
<text text-anchor="middle" x="66" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls </text>
<text text-anchor="middle" x="66" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<!-- system_system_port -->
<g id="node1" class="node">
<title>system_system_port</title>
<path fill="#b6b8bc" stroke="#000000" d="M188.5,-539.5C188.5,-539.5 255.5,-539.5 255.5,-539.5 261.5,-539.5 267.5,-545.5 267.5,-551.5 267.5,-551.5 267.5,-563.5 267.5,-563.5 267.5,-569.5 261.5,-575.5 255.5,-575.5 255.5,-575.5 188.5,-575.5 188.5,-575.5 182.5,-575.5 176.5,-569.5 176.5,-563.5 176.5,-563.5 176.5,-551.5 176.5,-551.5 176.5,-545.5 182.5,-539.5 188.5,-539.5"/>
<text text-anchor="middle" x="222" y="-553.8" font-family="Arial" font-size="14.00" fill="#000000">system_port</text>
</g>
<!-- system_membus_cpu_side_ports -->
<g id="node10" class="node">
<title>system_membus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M180,-408.5C180,-408.5 264,-408.5 264,-408.5 270,-408.5 276,-414.5 276,-420.5 276,-420.5 276,-432.5 276,-432.5 276,-438.5 270,-444.5 264,-444.5 264,-444.5 180,-444.5 180,-444.5 174,-444.5 168,-438.5 168,-432.5 168,-432.5 168,-420.5 168,-420.5 168,-414.5 174,-408.5 180,-408.5"/>
<text text-anchor="middle" x="222" y="-422.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_system_port&#45;&gt;system_membus_cpu_side_ports -->
<g id="edge1" class="edge">
<title>system_system_port&#45;&gt;system_membus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M222,-539.37C222,-517.78 222,-480.41 222,-454.85"/>
<polygon fill="black" stroke="black" points="225.5,-454.7 222,-444.7 218.5,-454.7 225.5,-454.7"/>
</g>
<!-- system_cpu_icache_port -->
<g id="node2" class="node">
<title>system_cpu_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M454,-171.5C454,-171.5 516,-171.5 516,-171.5 522,-171.5 528,-177.5 528,-183.5 528,-183.5 528,-195.5 528,-195.5 528,-201.5 522,-207.5 516,-207.5 516,-207.5 454,-207.5 454,-207.5 448,-207.5 442,-201.5 442,-195.5 442,-195.5 442,-183.5 442,-183.5 442,-177.5 448,-171.5 454,-171.5"/>
<text text-anchor="middle" x="485" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu_icache_cpu_side -->
<g id="node6" class="node">
<title>system_cpu_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M609.5,-40.5C609.5,-40.5 656.5,-40.5 656.5,-40.5 662.5,-40.5 668.5,-46.5 668.5,-52.5 668.5,-52.5 668.5,-64.5 668.5,-64.5 668.5,-70.5 662.5,-76.5 656.5,-76.5 656.5,-76.5 609.5,-76.5 609.5,-76.5 603.5,-76.5 597.5,-70.5 597.5,-64.5 597.5,-64.5 597.5,-52.5 597.5,-52.5 597.5,-46.5 603.5,-40.5 609.5,-40.5"/>
<text text-anchor="middle" x="633" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_icache_port&#45;&gt;system_cpu_icache_cpu_side -->
<g id="edge2" class="edge">
<title>system_cpu_icache_port&#45;&gt;system_cpu_icache_cpu_side</title>
<path fill="none" stroke="black" d="M504.65,-171.37C530.53,-148.82 576.16,-109.04 605.46,-83.5"/>
<polygon fill="black" stroke="black" points="608.03,-85.91 613.27,-76.7 603.43,-80.63 608.03,-85.91"/>
</g>
<!-- system_cpu_dcache_port -->
<g id="node3" class="node">
<title>system_cpu_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M344.5,-171.5C344.5,-171.5 411.5,-171.5 411.5,-171.5 417.5,-171.5 423.5,-177.5 423.5,-183.5 423.5,-183.5 423.5,-195.5 423.5,-195.5 423.5,-201.5 417.5,-207.5 411.5,-207.5 411.5,-207.5 344.5,-207.5 344.5,-207.5 338.5,-207.5 332.5,-201.5 332.5,-195.5 332.5,-195.5 332.5,-183.5 332.5,-183.5 332.5,-177.5 338.5,-171.5 344.5,-171.5"/>
<text text-anchor="middle" x="378" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu_dcache_cpu_side -->
<g id="node8" class="node">
<title>system_cpu_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M450.5,-40.5C450.5,-40.5 497.5,-40.5 497.5,-40.5 503.5,-40.5 509.5,-46.5 509.5,-52.5 509.5,-52.5 509.5,-64.5 509.5,-64.5 509.5,-70.5 503.5,-76.5 497.5,-76.5 497.5,-76.5 450.5,-76.5 450.5,-76.5 444.5,-76.5 438.5,-70.5 438.5,-64.5 438.5,-64.5 438.5,-52.5 438.5,-52.5 438.5,-46.5 444.5,-40.5 450.5,-40.5"/>
<text text-anchor="middle" x="474" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_dcache_port&#45;&gt;system_cpu_dcache_cpu_side -->
<g id="edge3" class="edge">
<title>system_cpu_dcache_port&#45;&gt;system_cpu_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M391.64,-171.42C402.03,-158.3 416.62,-139.66 429,-123 438.18,-110.64 448.11,-96.7 456.29,-85.04"/>
<polygon fill="black" stroke="black" points="459.31,-86.83 462.17,-76.63 453.58,-82.82 459.31,-86.83"/>
</g>
<!-- system_cpu_mmu_itb_walker_port -->
<g id="node4" class="node">
<title>system_cpu_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M719,-171.5C719,-171.5 749,-171.5 749,-171.5 755,-171.5 761,-177.5 761,-183.5 761,-183.5 761,-195.5 761,-195.5 761,-201.5 755,-207.5 749,-207.5 749,-207.5 719,-207.5 719,-207.5 713,-207.5 707,-201.5 707,-195.5 707,-195.5 707,-183.5 707,-183.5 707,-177.5 713,-171.5 719,-171.5"/>
<text text-anchor="middle" x="734" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu_mmu_dtb_walker_port -->
<g id="node5" class="node">
<title>system_cpu_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M598,-171.5C598,-171.5 628,-171.5 628,-171.5 634,-171.5 640,-177.5 640,-183.5 640,-183.5 640,-195.5 640,-195.5 640,-201.5 634,-207.5 628,-207.5 628,-207.5 598,-207.5 598,-207.5 592,-207.5 586,-201.5 586,-195.5 586,-195.5 586,-183.5 586,-183.5 586,-177.5 592,-171.5 598,-171.5"/>
<text text-anchor="middle" x="613" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu_icache_mem_side -->
<g id="node7" class="node">
<title>system_cpu_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M699,-40.5C699,-40.5 755,-40.5 755,-40.5 761,-40.5 767,-46.5 767,-52.5 767,-52.5 767,-64.5 767,-64.5 767,-70.5 761,-76.5 755,-76.5 755,-76.5 699,-76.5 699,-76.5 693,-76.5 687,-70.5 687,-64.5 687,-64.5 687,-52.5 687,-52.5 687,-46.5 693,-40.5 699,-40.5"/>
<text text-anchor="middle" x="727" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu_dcache_mem_side -->
<g id="node9" class="node">
<title>system_cpu_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M352,-40.5C352,-40.5 408,-40.5 408,-40.5 414,-40.5 420,-46.5 420,-52.5 420,-52.5 420,-64.5 420,-64.5 420,-70.5 414,-76.5 408,-76.5 408,-76.5 352,-76.5 352,-76.5 346,-76.5 340,-70.5 340,-64.5 340,-64.5 340,-52.5 340,-52.5 340,-46.5 346,-40.5 352,-40.5"/>
<text text-anchor="middle" x="380" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_l2_mem_side -->
<g id="node13" class="node">
<title>system_l2_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M136,-171.5C136,-171.5 192,-171.5 192,-171.5 198,-171.5 204,-177.5 204,-183.5 204,-183.5 204,-195.5 204,-195.5 204,-201.5 198,-207.5 192,-207.5 192,-207.5 136,-207.5 136,-207.5 130,-207.5 124,-201.5 124,-195.5 124,-195.5 124,-183.5 124,-183.5 124,-177.5 130,-171.5 136,-171.5"/>
<text text-anchor="middle" x="164" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_l2_mem_side -->
<g id="edge4" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_l2_mem_side</title>
<path fill="none" stroke="black" d="M215.3,-398.37C203.26,-349.57 178.27,-248.32 168.27,-207.81"/>
<polygon fill="black" stroke="black" points="211.94,-399.35 217.74,-408.22 218.74,-397.67 211.94,-399.35"/>
</g>
<!-- system_membus_mem_side_ports -->
<g id="node11" class="node">
<title>system_membus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M44,-408.5C44,-408.5 138,-408.5 138,-408.5 144,-408.5 150,-414.5 150,-420.5 150,-420.5 150,-432.5 150,-432.5 150,-438.5 144,-444.5 138,-444.5 138,-444.5 44,-444.5 44,-444.5 38,-444.5 32,-438.5 32,-432.5 32,-432.5 32,-420.5 32,-420.5 32,-414.5 38,-408.5 44,-408.5"/>
<text text-anchor="middle" x="91" y="-422.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_mem_ctrls_port -->
<g id="node16" class="node">
<title>system_mem_ctrls_port</title>
<path fill="#94918b" stroke="#000000" d="M58,-171.5C58,-171.5 88,-171.5 88,-171.5 94,-171.5 100,-177.5 100,-183.5 100,-183.5 100,-195.5 100,-195.5 100,-201.5 94,-207.5 88,-207.5 88,-207.5 58,-207.5 58,-207.5 52,-207.5 46,-201.5 46,-195.5 46,-195.5 46,-183.5 46,-183.5 46,-177.5 52,-171.5 58,-171.5"/>
<text text-anchor="middle" x="73" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls_port -->
<g id="edge5" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls_port</title>
<path fill="none" stroke="black" d="M89.68,-408.22C86.58,-367.82 78.85,-266.9 75.1,-217.97"/>
<polygon fill="black" stroke="black" points="78.58,-217.51 74.33,-207.81 71.6,-218.04 78.58,-217.51"/>
</g>
<!-- system_l2_cpu_side -->
<g id="node12" class="node">
<title>system_l2_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M234.5,-171.5C234.5,-171.5 281.5,-171.5 281.5,-171.5 287.5,-171.5 293.5,-177.5 293.5,-183.5 293.5,-183.5 293.5,-195.5 293.5,-195.5 293.5,-201.5 287.5,-207.5 281.5,-207.5 281.5,-207.5 234.5,-207.5 234.5,-207.5 228.5,-207.5 222.5,-201.5 222.5,-195.5 222.5,-195.5 222.5,-183.5 222.5,-183.5 222.5,-177.5 228.5,-171.5 234.5,-171.5"/>
<text text-anchor="middle" x="258" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_tol2bus_cpu_side_ports -->
<g id="node14" class="node">
<title>system_tol2bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M571,-408.5C571,-408.5 655,-408.5 655,-408.5 661,-408.5 667,-414.5 667,-420.5 667,-420.5 667,-432.5 667,-432.5 667,-438.5 661,-444.5 655,-444.5 655,-444.5 571,-444.5 571,-444.5 565,-444.5 559,-438.5 559,-432.5 559,-432.5 559,-420.5 559,-420.5 559,-414.5 565,-408.5 571,-408.5"/>
<text text-anchor="middle" x="613" y="-422.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_mmu_itb_walker_port -->
<g id="edge8" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_mmu_itb_walker_port</title>
<path fill="none" stroke="black" d="M667.67,-402.76C671.87,-399.58 675.74,-396.01 679,-392 724.59,-336.06 732.53,-245.33 733.81,-207.7"/>
<polygon fill="black" stroke="black" points="665.61,-399.92 659.25,-408.4 669.5,-405.74 665.61,-399.92"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_mmu_dtb_walker_port -->
<g id="edge9" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_mmu_dtb_walker_port</title>
<path fill="none" stroke="black" d="M613,-398.06C613,-349.15 613,-248.23 613,-207.81"/>
<polygon fill="black" stroke="black" points="609.5,-398.22 613,-408.22 616.5,-398.22 609.5,-398.22"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_icache_mem_side -->
<g id="edge6" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_icache_mem_side</title>
<path fill="none" stroke="black" d="M677.14,-424.28C732.72,-421.71 807.11,-414.1 826,-392 896.76,-309.24 870.75,-246.27 826,-147 812.05,-116.05 781.14,-91.64 757.54,-76.55"/>
<polygon fill="black" stroke="black" points="676.85,-420.79 667,-424.71 677.14,-427.79 676.85,-420.79"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_dcache_mem_side -->
<g id="edge7" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_dcache_mem_side</title>
<path fill="none" stroke="black" d="M567.47,-404.92C561.68,-402.95 555.77,-401.23 550,-400 537.49,-397.34 328.88,-401.2 320,-392 301.09,-372.42 311.94,-173 320,-147 328.51,-119.55 348.93,-93.07 363.58,-76.56"/>
<polygon fill="black" stroke="black" points="566.44,-408.27 577.04,-408.44 568.86,-401.7 566.44,-408.27"/>
</g>
<!-- system_tol2bus_mem_side_ports -->
<g id="node15" class="node">
<title>system_tol2bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M435,-408.5C435,-408.5 529,-408.5 529,-408.5 535,-408.5 541,-414.5 541,-420.5 541,-420.5 541,-432.5 541,-432.5 541,-438.5 535,-444.5 529,-444.5 529,-444.5 435,-444.5 435,-444.5 429,-444.5 423,-438.5 423,-432.5 423,-432.5 423,-420.5 423,-420.5 423,-414.5 429,-408.5 435,-408.5"/>
<text text-anchor="middle" x="482" y="-422.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_tol2bus_mem_side_ports&#45;&gt;system_l2_cpu_side -->
<g id="edge10" class="edge">
<title>system_tol2bus_mem_side_ports&#45;&gt;system_l2_cpu_side</title>
<path fill="none" stroke="black" d="M422.7,-420.87C378.97,-416.24 324.35,-407.51 308,-392 259.54,-346.04 255.04,-261.05 256.25,-217.6"/>
<polygon fill="black" stroke="black" points="259.75,-217.64 256.65,-207.5 252.75,-217.35 259.75,-217.64"/>
</g>
</g>
</svg>
