{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1723816921293 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1723816921294 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 16 11:02:01 2024 " "Processing started: Fri Aug 16 11:02:01 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1723816921294 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723816921294 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off seq_mult -c seq_mult " "Command: quartus_map --read_settings_files=on --write_settings_files=off seq_mult -c seq_mult" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723816921294 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1723816921535 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1723816921535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seq_mult.vhd 8 1 " "Found 8 design units, including 1 entities, in source file seq_mult.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seq_mult-mult_seg_arch " "Found design unit 1: seq_mult-mult_seg_arch" {  } { { "seq_mult.vhd" "" { Text "/home/luiza.k12/eld2/aula-35/seq_mult.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723816930043 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 seq_mult-four_seg_arch " "Found design unit 2: seq_mult-four_seg_arch" {  } { { "seq_mult.vhd" "" { Text "/home/luiza.k12/eld2/aula-35/seq_mult.vhd" 116 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723816930043 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 seq_mult-two_seg_arch " "Found design unit 3: seq_mult-two_seg_arch" {  } { { "seq_mult.vhd" "" { Text "/home/luiza.k12/eld2/aula-35/seq_mult.vhd" 203 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723816930043 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 seq_mult-one_seg_arch " "Found design unit 4: seq_mult-one_seg_arch" {  } { { "seq_mult.vhd" "" { Text "/home/luiza.k12/eld2/aula-35/seq_mult.vhd" 274 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723816930043 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 seq_mult-sharing_arch " "Found design unit 5: seq_mult-sharing_arch" {  } { { "seq_mult.vhd" "" { Text "/home/luiza.k12/eld2/aula-35/seq_mult.vhd" 326 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723816930043 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 seq_mult-mealy_arch " "Found design unit 6: seq_mult-mealy_arch" {  } { { "seq_mult.vhd" "" { Text "/home/luiza.k12/eld2/aula-35/seq_mult.vhd" 414 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723816930043 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 ifsc_v1 " "Found design unit 7: ifsc_v1" {  } { { "seq_mult.vhd" "" { Text "/home/luiza.k12/eld2/aula-35/seq_mult.vhd" 473 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723816930043 ""} { "Info" "ISGN_ENTITY_NAME" "1 seq_mult " "Found entity 1: seq_mult" {  } { { "seq_mult.vhd" "" { Text "/home/luiza.k12/eld2/aula-35/seq_mult.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723816930043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723816930043 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "seq_mult " "Elaborating entity \"seq_mult\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1723816930092 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1723816930674 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1723816931032 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723816931032 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "121 " "Implemented 121 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1723816931259 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1723816931259 ""} { "Info" "ICUT_CUT_TM_LCELLS" "85 " "Implemented 85 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1723816931259 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1723816931259 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "475 " "Peak virtual memory: 475 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1723816931414 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 16 11:02:11 2024 " "Processing ended: Fri Aug 16 11:02:11 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1723816931414 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1723816931414 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1723816931414 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1723816931414 ""}
