# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../gcd_rtl_fsmd.vhd" \
"../../../../gcd_rtl_fsmd_tb.vhd" \

# Do not sort compile order
nosort
