
JogoCarrinhoA.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006eb4  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002c4  08007088  08007088  00017088  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800734c  0800734c  0001734c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08007354  08007354  00017354  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08007358  08007358  00017358  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000580  20000000  0800735c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000000b0  20000580  080078dc  00020580  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  20000630  080078dc  00020630  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020580  2**0
                  CONTENTS, READONLY
 10 .debug_line   0000450b  00000000  00000000  000205b0  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_info   0000a68e  00000000  00000000  00024abb  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 00001d03  00000000  00000000  0002f149  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00000628  00000000  00000000  00030e50  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00000b20  00000000  00000000  00031478  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_loc    00004b46  00000000  00000000  00031f98  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00002673  00000000  00000000  00036ade  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007e  00000000  00000000  00039151  2**0
                  CONTENTS, READONLY
 18 .debug_frame  0000208c  00000000  00000000  000391d0  2**2
                  CONTENTS, READONLY, DEBUGGING
 19 .stab         000000b4  00000000  00000000  0003b25c  2**2
                  CONTENTS, READONLY, DEBUGGING
 20 .stabstr      00000191  00000000  00000000  0003b310  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000580 	.word	0x20000580
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800706c 	.word	0x0800706c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000584 	.word	0x20000584
 800020c:	0800706c 	.word	0x0800706c

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003fe:	f1a4 0401 	sub.w	r4, r4, #1
 8000402:	d1e9      	bne.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f092 0f00 	teq	r2, #0
 80005aa:	bf14      	ite	ne
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	4770      	bxeq	lr
 80005b2:	b530      	push	{r4, r5, lr}
 80005b4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005bc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c0:	e720      	b.n	8000404 <__adddf3+0x138>
 80005c2:	bf00      	nop

080005c4 <__aeabi_ul2d>:
 80005c4:	ea50 0201 	orrs.w	r2, r0, r1
 80005c8:	bf08      	it	eq
 80005ca:	4770      	bxeq	lr
 80005cc:	b530      	push	{r4, r5, lr}
 80005ce:	f04f 0500 	mov.w	r5, #0
 80005d2:	e00a      	b.n	80005ea <__aeabi_l2d+0x16>

080005d4 <__aeabi_l2d>:
 80005d4:	ea50 0201 	orrs.w	r2, r0, r1
 80005d8:	bf08      	it	eq
 80005da:	4770      	bxeq	lr
 80005dc:	b530      	push	{r4, r5, lr}
 80005de:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005e2:	d502      	bpl.n	80005ea <__aeabi_l2d+0x16>
 80005e4:	4240      	negs	r0, r0
 80005e6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005ea:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005ee:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005f2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005f6:	f43f aedc 	beq.w	80003b2 <__adddf3+0xe6>
 80005fa:	f04f 0203 	mov.w	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000612:	f1c2 0320 	rsb	r3, r2, #32
 8000616:	fa00 fc03 	lsl.w	ip, r0, r3
 800061a:	fa20 f002 	lsr.w	r0, r0, r2
 800061e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000622:	ea40 000e 	orr.w	r0, r0, lr
 8000626:	fa21 f102 	lsr.w	r1, r1, r2
 800062a:	4414      	add	r4, r2
 800062c:	e6c1      	b.n	80003b2 <__adddf3+0xe6>
 800062e:	bf00      	nop

08000630 <__aeabi_dmul>:
 8000630:	b570      	push	{r4, r5, r6, lr}
 8000632:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000636:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800063a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800063e:	bf1d      	ittte	ne
 8000640:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000644:	ea94 0f0c 	teqne	r4, ip
 8000648:	ea95 0f0c 	teqne	r5, ip
 800064c:	f000 f8de 	bleq	800080c <__aeabi_dmul+0x1dc>
 8000650:	442c      	add	r4, r5
 8000652:	ea81 0603 	eor.w	r6, r1, r3
 8000656:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800065a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800065e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000662:	bf18      	it	ne
 8000664:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000668:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800066c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000670:	d038      	beq.n	80006e4 <__aeabi_dmul+0xb4>
 8000672:	fba0 ce02 	umull	ip, lr, r0, r2
 8000676:	f04f 0500 	mov.w	r5, #0
 800067a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800067e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000682:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000686:	f04f 0600 	mov.w	r6, #0
 800068a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800068e:	f09c 0f00 	teq	ip, #0
 8000692:	bf18      	it	ne
 8000694:	f04e 0e01 	orrne.w	lr, lr, #1
 8000698:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800069c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006a4:	d204      	bcs.n	80006b0 <__aeabi_dmul+0x80>
 80006a6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006aa:	416d      	adcs	r5, r5
 80006ac:	eb46 0606 	adc.w	r6, r6, r6
 80006b0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006b4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006bc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006c4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c8:	bf88      	it	hi
 80006ca:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006ce:	d81e      	bhi.n	800070e <__aeabi_dmul+0xde>
 80006d0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006d4:	bf08      	it	eq
 80006d6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006da:	f150 0000 	adcs.w	r0, r0, #0
 80006de:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e8:	ea46 0101 	orr.w	r1, r6, r1
 80006ec:	ea40 0002 	orr.w	r0, r0, r2
 80006f0:	ea81 0103 	eor.w	r1, r1, r3
 80006f4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f8:	bfc2      	ittt	gt
 80006fa:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006fe:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000702:	bd70      	popgt	{r4, r5, r6, pc}
 8000704:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000708:	f04f 0e00 	mov.w	lr, #0
 800070c:	3c01      	subs	r4, #1
 800070e:	f300 80ab 	bgt.w	8000868 <__aeabi_dmul+0x238>
 8000712:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000716:	bfde      	ittt	le
 8000718:	2000      	movle	r0, #0
 800071a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800071e:	bd70      	pople	{r4, r5, r6, pc}
 8000720:	f1c4 0400 	rsb	r4, r4, #0
 8000724:	3c20      	subs	r4, #32
 8000726:	da35      	bge.n	8000794 <__aeabi_dmul+0x164>
 8000728:	340c      	adds	r4, #12
 800072a:	dc1b      	bgt.n	8000764 <__aeabi_dmul+0x134>
 800072c:	f104 0414 	add.w	r4, r4, #20
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f305 	lsl.w	r3, r0, r5
 8000738:	fa20 f004 	lsr.w	r0, r0, r4
 800073c:	fa01 f205 	lsl.w	r2, r1, r5
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000748:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800074c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000750:	fa21 f604 	lsr.w	r6, r1, r4
 8000754:	eb42 0106 	adc.w	r1, r2, r6
 8000758:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800075c:	bf08      	it	eq
 800075e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000762:	bd70      	pop	{r4, r5, r6, pc}
 8000764:	f1c4 040c 	rsb	r4, r4, #12
 8000768:	f1c4 0520 	rsb	r5, r4, #32
 800076c:	fa00 f304 	lsl.w	r3, r0, r4
 8000770:	fa20 f005 	lsr.w	r0, r0, r5
 8000774:	fa01 f204 	lsl.w	r2, r1, r4
 8000778:	ea40 0002 	orr.w	r0, r0, r2
 800077c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000780:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000784:	f141 0100 	adc.w	r1, r1, #0
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f1c4 0520 	rsb	r5, r4, #32
 8000798:	fa00 f205 	lsl.w	r2, r0, r5
 800079c:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a0:	fa20 f304 	lsr.w	r3, r0, r4
 80007a4:	fa01 f205 	lsl.w	r2, r1, r5
 80007a8:	ea43 0302 	orr.w	r3, r3, r2
 80007ac:	fa21 f004 	lsr.w	r0, r1, r4
 80007b0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007b4:	fa21 f204 	lsr.w	r2, r1, r4
 80007b8:	ea20 0002 	bic.w	r0, r0, r2
 80007bc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007c4:	bf08      	it	eq
 80007c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ca:	bd70      	pop	{r4, r5, r6, pc}
 80007cc:	f094 0f00 	teq	r4, #0
 80007d0:	d10f      	bne.n	80007f2 <__aeabi_dmul+0x1c2>
 80007d2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007d6:	0040      	lsls	r0, r0, #1
 80007d8:	eb41 0101 	adc.w	r1, r1, r1
 80007dc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e0:	bf08      	it	eq
 80007e2:	3c01      	subeq	r4, #1
 80007e4:	d0f7      	beq.n	80007d6 <__aeabi_dmul+0x1a6>
 80007e6:	ea41 0106 	orr.w	r1, r1, r6
 80007ea:	f095 0f00 	teq	r5, #0
 80007ee:	bf18      	it	ne
 80007f0:	4770      	bxne	lr
 80007f2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007f6:	0052      	lsls	r2, r2, #1
 80007f8:	eb43 0303 	adc.w	r3, r3, r3
 80007fc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000800:	bf08      	it	eq
 8000802:	3d01      	subeq	r5, #1
 8000804:	d0f7      	beq.n	80007f6 <__aeabi_dmul+0x1c6>
 8000806:	ea43 0306 	orr.w	r3, r3, r6
 800080a:	4770      	bx	lr
 800080c:	ea94 0f0c 	teq	r4, ip
 8000810:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000814:	bf18      	it	ne
 8000816:	ea95 0f0c 	teqne	r5, ip
 800081a:	d00c      	beq.n	8000836 <__aeabi_dmul+0x206>
 800081c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000820:	bf18      	it	ne
 8000822:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000826:	d1d1      	bne.n	80007cc <__aeabi_dmul+0x19c>
 8000828:	ea81 0103 	eor.w	r1, r1, r3
 800082c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000830:	f04f 0000 	mov.w	r0, #0
 8000834:	bd70      	pop	{r4, r5, r6, pc}
 8000836:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800083a:	bf06      	itte	eq
 800083c:	4610      	moveq	r0, r2
 800083e:	4619      	moveq	r1, r3
 8000840:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000844:	d019      	beq.n	800087a <__aeabi_dmul+0x24a>
 8000846:	ea94 0f0c 	teq	r4, ip
 800084a:	d102      	bne.n	8000852 <__aeabi_dmul+0x222>
 800084c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000850:	d113      	bne.n	800087a <__aeabi_dmul+0x24a>
 8000852:	ea95 0f0c 	teq	r5, ip
 8000856:	d105      	bne.n	8000864 <__aeabi_dmul+0x234>
 8000858:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800085c:	bf1c      	itt	ne
 800085e:	4610      	movne	r0, r2
 8000860:	4619      	movne	r1, r3
 8000862:	d10a      	bne.n	800087a <__aeabi_dmul+0x24a>
 8000864:	ea81 0103 	eor.w	r1, r1, r3
 8000868:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800086c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000870:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000874:	f04f 0000 	mov.w	r0, #0
 8000878:	bd70      	pop	{r4, r5, r6, pc}
 800087a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800087e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000882:	bd70      	pop	{r4, r5, r6, pc}

08000884 <__aeabi_ddiv>:
 8000884:	b570      	push	{r4, r5, r6, lr}
 8000886:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800088a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800088e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000892:	bf1d      	ittte	ne
 8000894:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000898:	ea94 0f0c 	teqne	r4, ip
 800089c:	ea95 0f0c 	teqne	r5, ip
 80008a0:	f000 f8a7 	bleq	80009f2 <__aeabi_ddiv+0x16e>
 80008a4:	eba4 0405 	sub.w	r4, r4, r5
 80008a8:	ea81 0e03 	eor.w	lr, r1, r3
 80008ac:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008b4:	f000 8088 	beq.w	80009c8 <__aeabi_ddiv+0x144>
 80008b8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008bc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008c4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008cc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008d4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008dc:	429d      	cmp	r5, r3
 80008de:	bf08      	it	eq
 80008e0:	4296      	cmpeq	r6, r2
 80008e2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008e6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008ea:	d202      	bcs.n	80008f2 <__aeabi_ddiv+0x6e>
 80008ec:	085b      	lsrs	r3, r3, #1
 80008ee:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f2:	1ab6      	subs	r6, r6, r2
 80008f4:	eb65 0503 	sbc.w	r5, r5, r3
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000902:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 000c 	orrcs.w	r0, r0, ip
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000960:	ea55 0e06 	orrs.w	lr, r5, r6
 8000964:	d018      	beq.n	8000998 <__aeabi_ddiv+0x114>
 8000966:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800096a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800096e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000972:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000976:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800097a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800097e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000982:	d1c0      	bne.n	8000906 <__aeabi_ddiv+0x82>
 8000984:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000988:	d10b      	bne.n	80009a2 <__aeabi_ddiv+0x11e>
 800098a:	ea41 0100 	orr.w	r1, r1, r0
 800098e:	f04f 0000 	mov.w	r0, #0
 8000992:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000996:	e7b6      	b.n	8000906 <__aeabi_ddiv+0x82>
 8000998:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800099c:	bf04      	itt	eq
 800099e:	4301      	orreq	r1, r0
 80009a0:	2000      	moveq	r0, #0
 80009a2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009a6:	bf88      	it	hi
 80009a8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009ac:	f63f aeaf 	bhi.w	800070e <__aeabi_dmul+0xde>
 80009b0:	ebb5 0c03 	subs.w	ip, r5, r3
 80009b4:	bf04      	itt	eq
 80009b6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009ba:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009be:	f150 0000 	adcs.w	r0, r0, #0
 80009c2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	pop	{r4, r5, r6, pc}
 80009c8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009cc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009d4:	bfc2      	ittt	gt
 80009d6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009da:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009de:	bd70      	popgt	{r4, r5, r6, pc}
 80009e0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009e4:	f04f 0e00 	mov.w	lr, #0
 80009e8:	3c01      	subs	r4, #1
 80009ea:	e690      	b.n	800070e <__aeabi_dmul+0xde>
 80009ec:	ea45 0e06 	orr.w	lr, r5, r6
 80009f0:	e68d      	b.n	800070e <__aeabi_dmul+0xde>
 80009f2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009f6:	ea94 0f0c 	teq	r4, ip
 80009fa:	bf08      	it	eq
 80009fc:	ea95 0f0c 	teqeq	r5, ip
 8000a00:	f43f af3b 	beq.w	800087a <__aeabi_dmul+0x24a>
 8000a04:	ea94 0f0c 	teq	r4, ip
 8000a08:	d10a      	bne.n	8000a20 <__aeabi_ddiv+0x19c>
 8000a0a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a0e:	f47f af34 	bne.w	800087a <__aeabi_dmul+0x24a>
 8000a12:	ea95 0f0c 	teq	r5, ip
 8000a16:	f47f af25 	bne.w	8000864 <__aeabi_dmul+0x234>
 8000a1a:	4610      	mov	r0, r2
 8000a1c:	4619      	mov	r1, r3
 8000a1e:	e72c      	b.n	800087a <__aeabi_dmul+0x24a>
 8000a20:	ea95 0f0c 	teq	r5, ip
 8000a24:	d106      	bne.n	8000a34 <__aeabi_ddiv+0x1b0>
 8000a26:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a2a:	f43f aefd 	beq.w	8000828 <__aeabi_dmul+0x1f8>
 8000a2e:	4610      	mov	r0, r2
 8000a30:	4619      	mov	r1, r3
 8000a32:	e722      	b.n	800087a <__aeabi_dmul+0x24a>
 8000a34:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a38:	bf18      	it	ne
 8000a3a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a3e:	f47f aec5 	bne.w	80007cc <__aeabi_dmul+0x19c>
 8000a42:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a46:	f47f af0d 	bne.w	8000864 <__aeabi_dmul+0x234>
 8000a4a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a4e:	f47f aeeb 	bne.w	8000828 <__aeabi_dmul+0x1f8>
 8000a52:	e712      	b.n	800087a <__aeabi_dmul+0x24a>

08000a54 <__gedf2>:
 8000a54:	f04f 3cff 	mov.w	ip, #4294967295
 8000a58:	e006      	b.n	8000a68 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__ledf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	e002      	b.n	8000a68 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__cmpdf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a74:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a78:	bf18      	it	ne
 8000a7a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a7e:	d01b      	beq.n	8000ab8 <__cmpdf2+0x54>
 8000a80:	b001      	add	sp, #4
 8000a82:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a86:	bf0c      	ite	eq
 8000a88:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a8c:	ea91 0f03 	teqne	r1, r3
 8000a90:	bf02      	ittt	eq
 8000a92:	ea90 0f02 	teqeq	r0, r2
 8000a96:	2000      	moveq	r0, #0
 8000a98:	4770      	bxeq	lr
 8000a9a:	f110 0f00 	cmn.w	r0, #0
 8000a9e:	ea91 0f03 	teq	r1, r3
 8000aa2:	bf58      	it	pl
 8000aa4:	4299      	cmppl	r1, r3
 8000aa6:	bf08      	it	eq
 8000aa8:	4290      	cmpeq	r0, r2
 8000aaa:	bf2c      	ite	cs
 8000aac:	17d8      	asrcs	r0, r3, #31
 8000aae:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000ab2:	f040 0001 	orr.w	r0, r0, #1
 8000ab6:	4770      	bx	lr
 8000ab8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000abc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac0:	d102      	bne.n	8000ac8 <__cmpdf2+0x64>
 8000ac2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ac6:	d107      	bne.n	8000ad8 <__cmpdf2+0x74>
 8000ac8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000acc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad0:	d1d6      	bne.n	8000a80 <__cmpdf2+0x1c>
 8000ad2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ad6:	d0d3      	beq.n	8000a80 <__cmpdf2+0x1c>
 8000ad8:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000adc:	4770      	bx	lr
 8000ade:	bf00      	nop

08000ae0 <__aeabi_cdrcmple>:
 8000ae0:	4684      	mov	ip, r0
 8000ae2:	4610      	mov	r0, r2
 8000ae4:	4662      	mov	r2, ip
 8000ae6:	468c      	mov	ip, r1
 8000ae8:	4619      	mov	r1, r3
 8000aea:	4663      	mov	r3, ip
 8000aec:	e000      	b.n	8000af0 <__aeabi_cdcmpeq>
 8000aee:	bf00      	nop

08000af0 <__aeabi_cdcmpeq>:
 8000af0:	b501      	push	{r0, lr}
 8000af2:	f7ff ffb7 	bl	8000a64 <__cmpdf2>
 8000af6:	2800      	cmp	r0, #0
 8000af8:	bf48      	it	mi
 8000afa:	f110 0f00 	cmnmi.w	r0, #0
 8000afe:	bd01      	pop	{r0, pc}

08000b00 <__aeabi_dcmpeq>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff fff4 	bl	8000af0 <__aeabi_cdcmpeq>
 8000b08:	bf0c      	ite	eq
 8000b0a:	2001      	moveq	r0, #1
 8000b0c:	2000      	movne	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmplt>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffea 	bl	8000af0 <__aeabi_cdcmpeq>
 8000b1c:	bf34      	ite	cc
 8000b1e:	2001      	movcc	r0, #1
 8000b20:	2000      	movcs	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmple>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffe0 	bl	8000af0 <__aeabi_cdcmpeq>
 8000b30:	bf94      	ite	ls
 8000b32:	2001      	movls	r0, #1
 8000b34:	2000      	movhi	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpge>:
 8000b3c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b40:	f7ff ffce 	bl	8000ae0 <__aeabi_cdrcmple>
 8000b44:	bf94      	ite	ls
 8000b46:	2001      	movls	r0, #1
 8000b48:	2000      	movhi	r0, #0
 8000b4a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4e:	bf00      	nop

08000b50 <__aeabi_dcmpgt>:
 8000b50:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b54:	f7ff ffc4 	bl	8000ae0 <__aeabi_cdrcmple>
 8000b58:	bf34      	ite	cc
 8000b5a:	2001      	movcc	r0, #1
 8000b5c:	2000      	movcs	r0, #0
 8000b5e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b62:	bf00      	nop

08000b64 <__aeabi_dcmpun>:
 8000b64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b6c:	d102      	bne.n	8000b74 <__aeabi_dcmpun+0x10>
 8000b6e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b72:	d10a      	bne.n	8000b8a <__aeabi_dcmpun+0x26>
 8000b74:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b7c:	d102      	bne.n	8000b84 <__aeabi_dcmpun+0x20>
 8000b7e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b82:	d102      	bne.n	8000b8a <__aeabi_dcmpun+0x26>
 8000b84:	f04f 0000 	mov.w	r0, #0
 8000b88:	4770      	bx	lr
 8000b8a:	f04f 0001 	mov.w	r0, #1
 8000b8e:	4770      	bx	lr

08000b90 <__aeabi_d2iz>:
 8000b90:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b94:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b98:	d215      	bcs.n	8000bc6 <__aeabi_d2iz+0x36>
 8000b9a:	d511      	bpl.n	8000bc0 <__aeabi_d2iz+0x30>
 8000b9c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ba4:	d912      	bls.n	8000bcc <__aeabi_d2iz+0x3c>
 8000ba6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000baa:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bae:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bb2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bb6:	fa23 f002 	lsr.w	r0, r3, r2
 8000bba:	bf18      	it	ne
 8000bbc:	4240      	negne	r0, r0
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bca:	d105      	bne.n	8000bd8 <__aeabi_d2iz+0x48>
 8000bcc:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd0:	bf08      	it	eq
 8000bd2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	bf00      	nop

08000be0 <__aeabi_uldivmod>:
 8000be0:	b953      	cbnz	r3, 8000bf8 <__aeabi_uldivmod+0x18>
 8000be2:	b94a      	cbnz	r2, 8000bf8 <__aeabi_uldivmod+0x18>
 8000be4:	2900      	cmp	r1, #0
 8000be6:	bf08      	it	eq
 8000be8:	2800      	cmpeq	r0, #0
 8000bea:	bf1c      	itt	ne
 8000bec:	f04f 31ff 	movne.w	r1, #4294967295
 8000bf0:	f04f 30ff 	movne.w	r0, #4294967295
 8000bf4:	f000 b97e 	b.w	8000ef4 <__aeabi_idiv0>
 8000bf8:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bfc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c00:	f000 f806 	bl	8000c10 <__udivmoddi4>
 8000c04:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c08:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c0c:	b004      	add	sp, #16
 8000c0e:	4770      	bx	lr

08000c10 <__udivmoddi4>:
 8000c10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c14:	468c      	mov	ip, r1
 8000c16:	460e      	mov	r6, r1
 8000c18:	4604      	mov	r4, r0
 8000c1a:	9d08      	ldr	r5, [sp, #32]
 8000c1c:	2b00      	cmp	r3, #0
 8000c1e:	d150      	bne.n	8000cc2 <__udivmoddi4+0xb2>
 8000c20:	428a      	cmp	r2, r1
 8000c22:	4617      	mov	r7, r2
 8000c24:	d96c      	bls.n	8000d00 <__udivmoddi4+0xf0>
 8000c26:	fab2 fe82 	clz	lr, r2
 8000c2a:	f1be 0f00 	cmp.w	lr, #0
 8000c2e:	d00b      	beq.n	8000c48 <__udivmoddi4+0x38>
 8000c30:	f1ce 0420 	rsb	r4, lr, #32
 8000c34:	fa20 f404 	lsr.w	r4, r0, r4
 8000c38:	fa01 f60e 	lsl.w	r6, r1, lr
 8000c3c:	ea44 0c06 	orr.w	ip, r4, r6
 8000c40:	fa02 f70e 	lsl.w	r7, r2, lr
 8000c44:	fa00 f40e 	lsl.w	r4, r0, lr
 8000c48:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000c4c:	0c22      	lsrs	r2, r4, #16
 8000c4e:	fbbc f0f9 	udiv	r0, ip, r9
 8000c52:	fa1f f887 	uxth.w	r8, r7
 8000c56:	fb09 c610 	mls	r6, r9, r0, ip
 8000c5a:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
 8000c5e:	fb00 f308 	mul.w	r3, r0, r8
 8000c62:	42b3      	cmp	r3, r6
 8000c64:	d909      	bls.n	8000c7a <__udivmoddi4+0x6a>
 8000c66:	19f6      	adds	r6, r6, r7
 8000c68:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c6c:	f080 8122 	bcs.w	8000eb4 <__udivmoddi4+0x2a4>
 8000c70:	42b3      	cmp	r3, r6
 8000c72:	f240 811f 	bls.w	8000eb4 <__udivmoddi4+0x2a4>
 8000c76:	3802      	subs	r0, #2
 8000c78:	443e      	add	r6, r7
 8000c7a:	1af6      	subs	r6, r6, r3
 8000c7c:	b2a2      	uxth	r2, r4
 8000c7e:	fbb6 f3f9 	udiv	r3, r6, r9
 8000c82:	fb09 6613 	mls	r6, r9, r3, r6
 8000c86:	ea42 4406 	orr.w	r4, r2, r6, lsl #16
 8000c8a:	fb03 f808 	mul.w	r8, r3, r8
 8000c8e:	45a0      	cmp	r8, r4
 8000c90:	d909      	bls.n	8000ca6 <__udivmoddi4+0x96>
 8000c92:	19e4      	adds	r4, r4, r7
 8000c94:	f103 32ff 	add.w	r2, r3, #4294967295
 8000c98:	f080 810a 	bcs.w	8000eb0 <__udivmoddi4+0x2a0>
 8000c9c:	45a0      	cmp	r8, r4
 8000c9e:	f240 8107 	bls.w	8000eb0 <__udivmoddi4+0x2a0>
 8000ca2:	3b02      	subs	r3, #2
 8000ca4:	443c      	add	r4, r7
 8000ca6:	ebc8 0404 	rsb	r4, r8, r4
 8000caa:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000cae:	2100      	movs	r1, #0
 8000cb0:	2d00      	cmp	r5, #0
 8000cb2:	d062      	beq.n	8000d7a <__udivmoddi4+0x16a>
 8000cb4:	fa24 f40e 	lsr.w	r4, r4, lr
 8000cb8:	2300      	movs	r3, #0
 8000cba:	602c      	str	r4, [r5, #0]
 8000cbc:	606b      	str	r3, [r5, #4]
 8000cbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cc2:	428b      	cmp	r3, r1
 8000cc4:	d907      	bls.n	8000cd6 <__udivmoddi4+0xc6>
 8000cc6:	2d00      	cmp	r5, #0
 8000cc8:	d055      	beq.n	8000d76 <__udivmoddi4+0x166>
 8000cca:	2100      	movs	r1, #0
 8000ccc:	e885 0041 	stmia.w	r5, {r0, r6}
 8000cd0:	4608      	mov	r0, r1
 8000cd2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cd6:	fab3 f183 	clz	r1, r3
 8000cda:	2900      	cmp	r1, #0
 8000cdc:	f040 8090 	bne.w	8000e00 <__udivmoddi4+0x1f0>
 8000ce0:	42b3      	cmp	r3, r6
 8000ce2:	d302      	bcc.n	8000cea <__udivmoddi4+0xda>
 8000ce4:	4282      	cmp	r2, r0
 8000ce6:	f200 80f8 	bhi.w	8000eda <__udivmoddi4+0x2ca>
 8000cea:	1a84      	subs	r4, r0, r2
 8000cec:	eb66 0603 	sbc.w	r6, r6, r3
 8000cf0:	2001      	movs	r0, #1
 8000cf2:	46b4      	mov	ip, r6
 8000cf4:	2d00      	cmp	r5, #0
 8000cf6:	d040      	beq.n	8000d7a <__udivmoddi4+0x16a>
 8000cf8:	e885 1010 	stmia.w	r5, {r4, ip}
 8000cfc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d00:	b912      	cbnz	r2, 8000d08 <__udivmoddi4+0xf8>
 8000d02:	2701      	movs	r7, #1
 8000d04:	fbb7 f7f2 	udiv	r7, r7, r2
 8000d08:	fab7 fe87 	clz	lr, r7
 8000d0c:	f1be 0f00 	cmp.w	lr, #0
 8000d10:	d135      	bne.n	8000d7e <__udivmoddi4+0x16e>
 8000d12:	1bf3      	subs	r3, r6, r7
 8000d14:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000d18:	fa1f fc87 	uxth.w	ip, r7
 8000d1c:	2101      	movs	r1, #1
 8000d1e:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d22:	0c22      	lsrs	r2, r4, #16
 8000d24:	fb08 3610 	mls	r6, r8, r0, r3
 8000d28:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
 8000d2c:	fb0c f300 	mul.w	r3, ip, r0
 8000d30:	42b3      	cmp	r3, r6
 8000d32:	d907      	bls.n	8000d44 <__udivmoddi4+0x134>
 8000d34:	19f6      	adds	r6, r6, r7
 8000d36:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d3a:	d202      	bcs.n	8000d42 <__udivmoddi4+0x132>
 8000d3c:	42b3      	cmp	r3, r6
 8000d3e:	f200 80ce 	bhi.w	8000ede <__udivmoddi4+0x2ce>
 8000d42:	4610      	mov	r0, r2
 8000d44:	1af6      	subs	r6, r6, r3
 8000d46:	b2a2      	uxth	r2, r4
 8000d48:	fbb6 f3f8 	udiv	r3, r6, r8
 8000d4c:	fb08 6613 	mls	r6, r8, r3, r6
 8000d50:	ea42 4406 	orr.w	r4, r2, r6, lsl #16
 8000d54:	fb0c fc03 	mul.w	ip, ip, r3
 8000d58:	45a4      	cmp	ip, r4
 8000d5a:	d907      	bls.n	8000d6c <__udivmoddi4+0x15c>
 8000d5c:	19e4      	adds	r4, r4, r7
 8000d5e:	f103 32ff 	add.w	r2, r3, #4294967295
 8000d62:	d202      	bcs.n	8000d6a <__udivmoddi4+0x15a>
 8000d64:	45a4      	cmp	ip, r4
 8000d66:	f200 80b5 	bhi.w	8000ed4 <__udivmoddi4+0x2c4>
 8000d6a:	4613      	mov	r3, r2
 8000d6c:	ebcc 0404 	rsb	r4, ip, r4
 8000d70:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000d74:	e79c      	b.n	8000cb0 <__udivmoddi4+0xa0>
 8000d76:	4629      	mov	r1, r5
 8000d78:	4628      	mov	r0, r5
 8000d7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d7e:	f1ce 0120 	rsb	r1, lr, #32
 8000d82:	fa06 f30e 	lsl.w	r3, r6, lr
 8000d86:	fa07 f70e 	lsl.w	r7, r7, lr
 8000d8a:	fa20 f901 	lsr.w	r9, r0, r1
 8000d8e:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000d92:	40ce      	lsrs	r6, r1
 8000d94:	ea49 0903 	orr.w	r9, r9, r3
 8000d98:	fbb6 faf8 	udiv	sl, r6, r8
 8000d9c:	ea4f 4419 	mov.w	r4, r9, lsr #16
 8000da0:	fb08 661a 	mls	r6, r8, sl, r6
 8000da4:	fa1f fc87 	uxth.w	ip, r7
 8000da8:	ea44 4306 	orr.w	r3, r4, r6, lsl #16
 8000dac:	fb0a f20c 	mul.w	r2, sl, ip
 8000db0:	429a      	cmp	r2, r3
 8000db2:	fa00 f40e 	lsl.w	r4, r0, lr
 8000db6:	d90a      	bls.n	8000dce <__udivmoddi4+0x1be>
 8000db8:	19db      	adds	r3, r3, r7
 8000dba:	f10a 31ff 	add.w	r1, sl, #4294967295
 8000dbe:	f080 8087 	bcs.w	8000ed0 <__udivmoddi4+0x2c0>
 8000dc2:	429a      	cmp	r2, r3
 8000dc4:	f240 8084 	bls.w	8000ed0 <__udivmoddi4+0x2c0>
 8000dc8:	f1aa 0a02 	sub.w	sl, sl, #2
 8000dcc:	443b      	add	r3, r7
 8000dce:	1a9b      	subs	r3, r3, r2
 8000dd0:	fa1f f989 	uxth.w	r9, r9
 8000dd4:	fbb3 f1f8 	udiv	r1, r3, r8
 8000dd8:	fb08 3311 	mls	r3, r8, r1, r3
 8000ddc:	ea49 4303 	orr.w	r3, r9, r3, lsl #16
 8000de0:	fb01 f60c 	mul.w	r6, r1, ip
 8000de4:	429e      	cmp	r6, r3
 8000de6:	d907      	bls.n	8000df8 <__udivmoddi4+0x1e8>
 8000de8:	19db      	adds	r3, r3, r7
 8000dea:	f101 32ff 	add.w	r2, r1, #4294967295
 8000dee:	d26b      	bcs.n	8000ec8 <__udivmoddi4+0x2b8>
 8000df0:	429e      	cmp	r6, r3
 8000df2:	d969      	bls.n	8000ec8 <__udivmoddi4+0x2b8>
 8000df4:	3902      	subs	r1, #2
 8000df6:	443b      	add	r3, r7
 8000df8:	1b9b      	subs	r3, r3, r6
 8000dfa:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8000dfe:	e78e      	b.n	8000d1e <__udivmoddi4+0x10e>
 8000e00:	f1c1 0e20 	rsb	lr, r1, #32
 8000e04:	fa22 f40e 	lsr.w	r4, r2, lr
 8000e08:	408b      	lsls	r3, r1
 8000e0a:	4323      	orrs	r3, r4
 8000e0c:	fa20 f70e 	lsr.w	r7, r0, lr
 8000e10:	fa06 f401 	lsl.w	r4, r6, r1
 8000e14:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000e18:	fa26 f60e 	lsr.w	r6, r6, lr
 8000e1c:	433c      	orrs	r4, r7
 8000e1e:	fbb6 f9fc 	udiv	r9, r6, ip
 8000e22:	0c27      	lsrs	r7, r4, #16
 8000e24:	fb0c 6619 	mls	r6, ip, r9, r6
 8000e28:	fa1f f883 	uxth.w	r8, r3
 8000e2c:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
 8000e30:	fb09 f708 	mul.w	r7, r9, r8
 8000e34:	42b7      	cmp	r7, r6
 8000e36:	fa02 f201 	lsl.w	r2, r2, r1
 8000e3a:	fa00 fa01 	lsl.w	sl, r0, r1
 8000e3e:	d908      	bls.n	8000e52 <__udivmoddi4+0x242>
 8000e40:	18f6      	adds	r6, r6, r3
 8000e42:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e46:	d241      	bcs.n	8000ecc <__udivmoddi4+0x2bc>
 8000e48:	42b7      	cmp	r7, r6
 8000e4a:	d93f      	bls.n	8000ecc <__udivmoddi4+0x2bc>
 8000e4c:	f1a9 0902 	sub.w	r9, r9, #2
 8000e50:	441e      	add	r6, r3
 8000e52:	1bf6      	subs	r6, r6, r7
 8000e54:	b2a0      	uxth	r0, r4
 8000e56:	fbb6 f4fc 	udiv	r4, r6, ip
 8000e5a:	fb0c 6614 	mls	r6, ip, r4, r6
 8000e5e:	ea40 4706 	orr.w	r7, r0, r6, lsl #16
 8000e62:	fb04 f808 	mul.w	r8, r4, r8
 8000e66:	45b8      	cmp	r8, r7
 8000e68:	d907      	bls.n	8000e7a <__udivmoddi4+0x26a>
 8000e6a:	18ff      	adds	r7, r7, r3
 8000e6c:	f104 30ff 	add.w	r0, r4, #4294967295
 8000e70:	d228      	bcs.n	8000ec4 <__udivmoddi4+0x2b4>
 8000e72:	45b8      	cmp	r8, r7
 8000e74:	d926      	bls.n	8000ec4 <__udivmoddi4+0x2b4>
 8000e76:	3c02      	subs	r4, #2
 8000e78:	441f      	add	r7, r3
 8000e7a:	ea44 4009 	orr.w	r0, r4, r9, lsl #16
 8000e7e:	ebc8 0707 	rsb	r7, r8, r7
 8000e82:	fba0 8902 	umull	r8, r9, r0, r2
 8000e86:	454f      	cmp	r7, r9
 8000e88:	4644      	mov	r4, r8
 8000e8a:	464e      	mov	r6, r9
 8000e8c:	d314      	bcc.n	8000eb8 <__udivmoddi4+0x2a8>
 8000e8e:	d029      	beq.n	8000ee4 <__udivmoddi4+0x2d4>
 8000e90:	b365      	cbz	r5, 8000eec <__udivmoddi4+0x2dc>
 8000e92:	ebba 0304 	subs.w	r3, sl, r4
 8000e96:	eb67 0706 	sbc.w	r7, r7, r6
 8000e9a:	fa07 fe0e 	lsl.w	lr, r7, lr
 8000e9e:	40cb      	lsrs	r3, r1
 8000ea0:	40cf      	lsrs	r7, r1
 8000ea2:	ea4e 0303 	orr.w	r3, lr, r3
 8000ea6:	e885 0088 	stmia.w	r5, {r3, r7}
 8000eaa:	2100      	movs	r1, #0
 8000eac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000eb0:	4613      	mov	r3, r2
 8000eb2:	e6f8      	b.n	8000ca6 <__udivmoddi4+0x96>
 8000eb4:	4610      	mov	r0, r2
 8000eb6:	e6e0      	b.n	8000c7a <__udivmoddi4+0x6a>
 8000eb8:	ebb8 0402 	subs.w	r4, r8, r2
 8000ebc:	eb69 0603 	sbc.w	r6, r9, r3
 8000ec0:	3801      	subs	r0, #1
 8000ec2:	e7e5      	b.n	8000e90 <__udivmoddi4+0x280>
 8000ec4:	4604      	mov	r4, r0
 8000ec6:	e7d8      	b.n	8000e7a <__udivmoddi4+0x26a>
 8000ec8:	4611      	mov	r1, r2
 8000eca:	e795      	b.n	8000df8 <__udivmoddi4+0x1e8>
 8000ecc:	4681      	mov	r9, r0
 8000ece:	e7c0      	b.n	8000e52 <__udivmoddi4+0x242>
 8000ed0:	468a      	mov	sl, r1
 8000ed2:	e77c      	b.n	8000dce <__udivmoddi4+0x1be>
 8000ed4:	3b02      	subs	r3, #2
 8000ed6:	443c      	add	r4, r7
 8000ed8:	e748      	b.n	8000d6c <__udivmoddi4+0x15c>
 8000eda:	4608      	mov	r0, r1
 8000edc:	e70a      	b.n	8000cf4 <__udivmoddi4+0xe4>
 8000ede:	3802      	subs	r0, #2
 8000ee0:	443e      	add	r6, r7
 8000ee2:	e72f      	b.n	8000d44 <__udivmoddi4+0x134>
 8000ee4:	45c2      	cmp	sl, r8
 8000ee6:	d3e7      	bcc.n	8000eb8 <__udivmoddi4+0x2a8>
 8000ee8:	463e      	mov	r6, r7
 8000eea:	e7d1      	b.n	8000e90 <__udivmoddi4+0x280>
 8000eec:	4629      	mov	r1, r5
 8000eee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ef2:	bf00      	nop

08000ef4 <__aeabi_idiv0>:
 8000ef4:	4770      	bx	lr
 8000ef6:	bf00      	nop

08000ef8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000ef8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000f30 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8000efc:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8000efe:	e003      	b.n	8000f08 <LoopCopyDataInit>

08000f00 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8000f00:	4b0c      	ldr	r3, [pc, #48]	; (8000f34 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8000f02:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8000f04:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8000f06:	3104      	adds	r1, #4

08000f08 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000f08:	480b      	ldr	r0, [pc, #44]	; (8000f38 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8000f0a:	4b0c      	ldr	r3, [pc, #48]	; (8000f3c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8000f0c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8000f0e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8000f10:	d3f6      	bcc.n	8000f00 <CopyDataInit>
  ldr  r2, =_sbss
 8000f12:	4a0b      	ldr	r2, [pc, #44]	; (8000f40 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8000f14:	e002      	b.n	8000f1c <LoopFillZerobss>

08000f16 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8000f16:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8000f18:	f842 3b04 	str.w	r3, [r2], #4

08000f1c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8000f1c:	4b09      	ldr	r3, [pc, #36]	; (8000f44 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8000f1e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8000f20:	d3f9      	bcc.n	8000f16 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000f22:	f000 f813 	bl	8000f4c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000f26:	f001 fadb 	bl	80024e0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000f2a:	f001 fa5d 	bl	80023e8 <main>
  bx  lr    
 8000f2e:	4770      	bx	lr

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000f30:	20020000 	.word	0x20020000
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
  b  LoopCopyDataInit

CopyDataInit:
  ldr  r3, =_sidata
 8000f34:	0800735c 	.word	0x0800735c
  ldr  r3, [r3, r1]
  str  r3, [r0, r1]
  adds  r1, r1, #4
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000f38:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8000f3c:	20000580 	.word	0x20000580
  adds  r2, r0, r1
  cmp  r2, r3
  bcc  CopyDataInit
  ldr  r2, =_sbss
 8000f40:	20000580 	.word	0x20000580
FillZerobss:
  movs  r3, #0
  str  r3, [r2], #4
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8000f44:	20000630 	.word	0x20000630

08000f48 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000f48:	e7fe      	b.n	8000f48 <ADC_IRQHandler>
	...

08000f4c <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000f4c:	490f      	ldr	r1, [pc, #60]	; (8000f8c <SystemInit+0x40>)
 8000f4e:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8000f52:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000f56:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8000f5a:	4b0d      	ldr	r3, [pc, #52]	; (8000f90 <SystemInit+0x44>)
 8000f5c:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000f5e:	2000      	movs	r0, #0
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8000f60:	f042 0201 	orr.w	r2, r2, #1
 8000f64:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000f66:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8000f68:	681a      	ldr	r2, [r3, #0]
 8000f6a:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8000f6e:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8000f72:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8000f74:	4a07      	ldr	r2, [pc, #28]	; (8000f94 <SystemInit+0x48>)
 8000f76:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000f78:	681a      	ldr	r2, [r3, #0]
 8000f7a:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8000f7e:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8000f80:	60d8      	str	r0, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000f82:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000f86:	608b      	str	r3, [r1, #8]
 8000f88:	4770      	bx	lr
 8000f8a:	bf00      	nop
 8000f8c:	e000ed00 	.word	0xe000ed00
 8000f90:	40023800 	.word	0x40023800
 8000f94:	24003010 	.word	0x24003010

08000f98 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f98:	b510      	push	{r4, lr}
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(SystemCoreClock/1000U);
 8000f9a:	4b08      	ldr	r3, [pc, #32]	; (8000fbc <HAL_InitTick+0x24>)
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f9c:	4604      	mov	r4, r0
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(SystemCoreClock/1000U);
 8000f9e:	6818      	ldr	r0, [r3, #0]
 8000fa0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000fa4:	fbb0 f0f3 	udiv	r0, r0, r3
 8000fa8:	f000 f886 	bl	80010b8 <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0U);
 8000fac:	2200      	movs	r2, #0
 8000fae:	4621      	mov	r1, r4
 8000fb0:	f04f 30ff 	mov.w	r0, #4294967295
 8000fb4:	f000 f84c 	bl	8001050 <HAL_NVIC_SetPriority>

  /* Return function status */
  return HAL_OK;
}
 8000fb8:	2000      	movs	r0, #0
 8000fba:	bd10      	pop	{r4, pc}
 8000fbc:	20000000 	.word	0x20000000

08000fc0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000fc0:	b508      	push	{r3, lr}
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
   __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000fc2:	4b0b      	ldr	r3, [pc, #44]	; (8000ff0 <HAL_Init+0x30>)
 8000fc4:	681a      	ldr	r2, [r3, #0]
 8000fc6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000fca:	601a      	str	r2, [r3, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
   __HAL_FLASH_DATA_CACHE_ENABLE();
 8000fcc:	681a      	ldr	r2, [r3, #0]
 8000fce:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8000fd2:	601a      	str	r2, [r3, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000fd4:	681a      	ldr	r2, [r3, #0]
 8000fd6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000fda:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000fdc:	2003      	movs	r0, #3
 8000fde:	f000 f825 	bl	800102c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000fe2:	2000      	movs	r0, #0
 8000fe4:	f7ff ffd8 	bl	8000f98 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8000fe8:	f001 fa3b 	bl	8002462 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
}
 8000fec:	2000      	movs	r0, #0
 8000fee:	bd08      	pop	{r3, pc}
 8000ff0:	40023c00 	.word	0x40023c00

08000ff4 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 8000ff4:	4a02      	ldr	r2, [pc, #8]	; (8001000 <HAL_IncTick+0xc>)
 8000ff6:	6813      	ldr	r3, [r2, #0]
 8000ff8:	3301      	adds	r3, #1
 8000ffa:	6013      	str	r3, [r2, #0]
 8000ffc:	4770      	bx	lr
 8000ffe:	bf00      	nop
 8001000:	200005d4 	.word	0x200005d4

08001004 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8001004:	4b01      	ldr	r3, [pc, #4]	; (800100c <HAL_GetTick+0x8>)
 8001006:	6818      	ldr	r0, [r3, #0]
}
 8001008:	4770      	bx	lr
 800100a:	bf00      	nop
 800100c:	200005d4 	.word	0x200005d4

08001010 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay: specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 8001010:	b513      	push	{r0, r1, r4, lr}
 8001012:	9001      	str	r0, [sp, #4]
  uint32_t tickstart = 0U;
  tickstart = HAL_GetTick();
 8001014:	f7ff fff6 	bl	8001004 <HAL_GetTick>
 8001018:	4604      	mov	r4, r0
  while((HAL_GetTick() - tickstart) < Delay)
 800101a:	f7ff fff3 	bl	8001004 <HAL_GetTick>
 800101e:	9b01      	ldr	r3, [sp, #4]
 8001020:	1b00      	subs	r0, r0, r4
 8001022:	4298      	cmp	r0, r3
 8001024:	d3f9      	bcc.n	800101a <HAL_Delay+0xa>
  {
  }
}
 8001026:	b002      	add	sp, #8
 8001028:	bd10      	pop	{r4, pc}
	...

0800102c <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800102c:	4a07      	ldr	r2, [pc, #28]	; (800104c <HAL_NVIC_SetPriorityGrouping+0x20>)
 800102e:	68d3      	ldr	r3, [r2, #12]
 8001030:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001034:	041b      	lsls	r3, r3, #16
 8001036:	0c1b      	lsrs	r3, r3, #16
 8001038:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
 800103c:	0200      	lsls	r0, r0, #8
 800103e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001042:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
 8001046:	4303      	orrs	r3, r0
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
  SCB->AIRCR =  reg_value;
 8001048:	60d3      	str	r3, [r2, #12]
 800104a:	4770      	bx	lr
 800104c:	e000ed00 	.word	0xe000ed00

08001050 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001050:	4b17      	ldr	r3, [pc, #92]	; (80010b0 <HAL_NVIC_SetPriority+0x60>)
 8001052:	68db      	ldr	r3, [r3, #12]
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001054:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001058:	b530      	push	{r4, r5, lr}
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800105a:	f1c3 0407 	rsb	r4, r3, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800105e:	1d1d      	adds	r5, r3, #4
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001060:	2c04      	cmp	r4, #4
 8001062:	bf28      	it	cs
 8001064:	2404      	movcs	r4, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001066:	2d06      	cmp	r5, #6

  return (
 8001068:	f04f 0501 	mov.w	r5, #1
 800106c:	fa05 f404 	lsl.w	r4, r5, r4
 8001070:	f104 34ff 	add.w	r4, r4, #4294967295
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001074:	bf8c      	ite	hi
 8001076:	3b03      	subhi	r3, #3
 8001078:	2300      	movls	r3, #0

  return (
 800107a:	400c      	ands	r4, r1
 800107c:	409c      	lsls	r4, r3
 800107e:	fa05 f303 	lsl.w	r3, r5, r3
 8001082:	3b01      	subs	r3, #1
 8001084:	401a      	ands	r2, r3
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
 8001086:	2800      	cmp	r0, #0
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

  return (
 8001088:	ea42 0204 	orr.w	r2, r2, r4
 800108c:	ea4f 1202 	mov.w	r2, r2, lsl #4
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001090:	bfaf      	iteee	ge
 8001092:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001096:	f000 000f 	andlt.w	r0, r0, #15
 800109a:	4b06      	ldrlt	r3, [pc, #24]	; (80010b4 <HAL_NVIC_SetPriority+0x64>)
 800109c:	b2d2      	uxtblt	r2, r2
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800109e:	bfa5      	ittet	ge
 80010a0:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
 80010a4:	b2d2      	uxtbge	r2, r2
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010a6:	541a      	strblt	r2, [r3, r0]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010a8:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 80010ac:	bd30      	pop	{r4, r5, pc}
 80010ae:	bf00      	nop
 80010b0:	e000ed00 	.word	0xe000ed00
 80010b4:	e000ed14 	.word	0xe000ed14

080010b8 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80010b8:	3801      	subs	r0, #1
 80010ba:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80010be:	d20a      	bcs.n	80010d6 <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80010c0:	4b06      	ldr	r3, [pc, #24]	; (80010dc <HAL_SYSTICK_Config+0x24>)
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010c2:	4a07      	ldr	r2, [pc, #28]	; (80010e0 <HAL_SYSTICK_Config+0x28>)
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80010c4:	6058      	str	r0, [r3, #4]
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010c6:	21f0      	movs	r1, #240	; 0xf0
 80010c8:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80010cc:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80010ce:	2207      	movs	r2, #7
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80010d0:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80010d2:	601a      	str	r2, [r3, #0]
 80010d4:	4770      	bx	lr
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
  {
    return (1UL);                                                   /* Reload value impossible */
 80010d6:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80010d8:	4770      	bx	lr
 80010da:	bf00      	nop
 80010dc:	e000e010 	.word	0xe000e010
 80010e0:	e000ed00 	.word	0xe000ed00

080010e4 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 80010e4:	4b04      	ldr	r3, [pc, #16]	; (80010f8 <HAL_SYSTICK_CLKSourceConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 80010e6:	681a      	ldr	r2, [r3, #0]
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 80010e8:	2804      	cmp	r0, #4
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 80010ea:	bf0c      	ite	eq
 80010ec:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 80010f0:	f022 0204 	bicne.w	r2, r2, #4
 80010f4:	601a      	str	r2, [r3, #0]
 80010f6:	4770      	bx	lr
 80010f8:	e000e010 	.word	0xe000e010

080010fc <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 80010fc:	4770      	bx	lr

080010fe <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 80010fe:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 8001100:	f7ff fffc 	bl	80010fc <HAL_SYSTICK_Callback>
 8001104:	bd08      	pop	{r3, pc}
	...

08001108 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001108:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
        temp &= ~(((uint32_t)0x0FU) << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800110c:	4f67      	ldr	r7, [pc, #412]	; (80012ac <HAL_GPIO_Init+0x1a4>)
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01U) << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800110e:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001110:	f8df c1a0 	ldr.w	ip, [pc, #416]	; 80012b4 <HAL_GPIO_Init+0x1ac>

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(((uint32_t)0x0FU) << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001114:	f8df 81a0 	ldr.w	r8, [pc, #416]	; 80012b8 <HAL_GPIO_Init+0x1b0>
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001118:	b085      	sub	sp, #20
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800111a:	2200      	movs	r2, #0
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01U) << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800111c:	9301      	str	r3, [sp, #4]
 800111e:	46be      	mov	lr, r7

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01U) << position;
 8001120:	2401      	movs	r4, #1
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;

    if(iocurrent == ioposition)
 8001122:	9b01      	ldr	r3, [sp, #4]

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01U) << position;
 8001124:	4094      	lsls	r4, r2
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;

    if(iocurrent == ioposition)
 8001126:	ea34 0303 	bics.w	r3, r4, r3
 800112a:	f040 80b7 	bne.w	800129c <HAL_GPIO_Init+0x194>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800112e:	684d      	ldr	r5, [r1, #4]
 8001130:	f025 0a10 	bic.w	sl, r5, #16
 8001134:	f1ba 0f02 	cmp.w	sl, #2
 8001138:	d114      	bne.n	8001164 <HAL_GPIO_Init+0x5c>
 800113a:	ea4f 09d2 	mov.w	r9, r2, lsr #3
 800113e:	eb00 0989 	add.w	r9, r0, r9, lsl #2
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
        temp &= ~((uint32_t)0xFU << ((uint32_t)(position & (uint32_t)0x07U) * 4U)) ;
 8001142:	f002 0b07 	and.w	fp, r2, #7
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001146:	f8d9 6020 	ldr.w	r6, [r9, #32]
        temp &= ~((uint32_t)0xFU << ((uint32_t)(position & (uint32_t)0x07U) * 4U)) ;
 800114a:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 800114e:	230f      	movs	r3, #15
 8001150:	fa03 f30b 	lsl.w	r3, r3, fp
 8001154:	ea26 0603 	bic.w	r6, r6, r3
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8001158:	690b      	ldr	r3, [r1, #16]
 800115a:	fa03 f30b 	lsl.w	r3, r3, fp
 800115e:	4333      	orrs	r3, r6
        GPIOx->AFR[position >> 3U] = temp;
 8001160:	f8c9 3020 	str.w	r3, [r9, #32]
 8001164:	ea4f 0b42 	mov.w	fp, r2, lsl #1
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001168:	f04f 0903 	mov.w	r9, #3
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
        GPIOx->AFR[position >> 3U] = temp;
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800116c:	6803      	ldr	r3, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800116e:	fa09 f90b 	lsl.w	r9, r9, fp
 8001172:	ea6f 0909 	mvn.w	r9, r9
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001176:	f005 0603 	and.w	r6, r5, #3
        GPIOx->AFR[position >> 3U] = temp;
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800117a:	ea03 0309 	and.w	r3, r3, r9
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800117e:	fa06 f60b 	lsl.w	r6, r6, fp
      GPIOx->MODER = temp;

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001182:	f10a 3aff 	add.w	sl, sl, #4294967295
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001186:	4333      	orrs	r3, r6
      GPIOx->MODER = temp;

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001188:	f1ba 0f01 	cmp.w	sl, #1

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
      GPIOx->MODER = temp;
 800118c:	6003      	str	r3, [r0, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800118e:	d80f      	bhi.n	80011b0 <HAL_GPIO_Init+0xa8>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001190:	6883      	ldr	r3, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001192:	68ce      	ldr	r6, [r1, #12]
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001194:	ea09 0303 	and.w	r3, r9, r3
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001198:	fa06 f60b 	lsl.w	r6, r6, fp
 800119c:	431e      	orrs	r6, r3
        GPIOx->OSPEEDR = temp;
 800119e:	6086      	str	r6, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80011a0:	6843      	ldr	r3, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80011a2:	f3c5 1600 	ubfx	r6, r5, #4, #1
        temp |= (GPIO_Init->Speed << (position * 2U));
        GPIOx->OSPEEDR = temp;

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80011a6:	ea23 0304 	bic.w	r3, r3, r4
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80011aa:	4096      	lsls	r6, r2
 80011ac:	4333      	orrs	r3, r6
        GPIOx->OTYPER = temp;
 80011ae:	6043      	str	r3, [r0, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80011b0:	68c3      	ldr	r3, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80011b2:	ea09 0903 	and.w	r9, r9, r3
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80011b6:	688b      	ldr	r3, [r1, #8]
 80011b8:	fa03 f30b 	lsl.w	r3, r3, fp
 80011bc:	ea43 0309 	orr.w	r3, r3, r9
      GPIOx->PUPDR = temp;
 80011c0:	60c3      	str	r3, [r0, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80011c2:	00eb      	lsls	r3, r5, #3
 80011c4:	d56a      	bpl.n	800129c <HAL_GPIO_Init+0x194>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80011c6:	2300      	movs	r3, #0
 80011c8:	9303      	str	r3, [sp, #12]
 80011ca:	f8dc 6044 	ldr.w	r6, [ip, #68]	; 0x44

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(((uint32_t)0x0FU) << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80011ce:	4b38      	ldr	r3, [pc, #224]	; (80012b0 <HAL_GPIO_Init+0x1a8>)
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80011d0:	f446 4680 	orr.w	r6, r6, #16384	; 0x4000
 80011d4:	f8cc 6044 	str.w	r6, [ip, #68]	; 0x44
 80011d8:	f8dc 6044 	ldr.w	r6, [ip, #68]	; 0x44
 80011dc:	f022 0903 	bic.w	r9, r2, #3
 80011e0:	f109 4980 	add.w	r9, r9, #1073741824	; 0x40000000
 80011e4:	f406 4680 	and.w	r6, r6, #16384	; 0x4000
 80011e8:	f509 399c 	add.w	r9, r9, #79872	; 0x13800
 80011ec:	9603      	str	r6, [sp, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 80011ee:	f002 0a03 	and.w	sl, r2, #3
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80011f2:	9e03      	ldr	r6, [sp, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80011f4:	f8d9 b008 	ldr.w	fp, [r9, #8]
        temp &= ~(((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 80011f8:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
 80011fc:	260f      	movs	r6, #15
 80011fe:	fa06 f60a 	lsl.w	r6, r6, sl
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001202:	4298      	cmp	r0, r3
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 8001204:	ea2b 0606 	bic.w	r6, fp, r6
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001208:	d018      	beq.n	800123c <HAL_GPIO_Init+0x134>
 800120a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800120e:	4298      	cmp	r0, r3
 8001210:	d016      	beq.n	8001240 <HAL_GPIO_Init+0x138>
 8001212:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001216:	4298      	cmp	r0, r3
 8001218:	d014      	beq.n	8001244 <HAL_GPIO_Init+0x13c>
 800121a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800121e:	4298      	cmp	r0, r3
 8001220:	d012      	beq.n	8001248 <HAL_GPIO_Init+0x140>
 8001222:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001226:	4298      	cmp	r0, r3
 8001228:	d010      	beq.n	800124c <HAL_GPIO_Init+0x144>
 800122a:	4540      	cmp	r0, r8
 800122c:	d010      	beq.n	8001250 <HAL_GPIO_Init+0x148>
 800122e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001232:	4298      	cmp	r0, r3
 8001234:	bf14      	ite	ne
 8001236:	2307      	movne	r3, #7
 8001238:	2306      	moveq	r3, #6
 800123a:	e00a      	b.n	8001252 <HAL_GPIO_Init+0x14a>
 800123c:	2300      	movs	r3, #0
 800123e:	e008      	b.n	8001252 <HAL_GPIO_Init+0x14a>
 8001240:	2301      	movs	r3, #1
 8001242:	e006      	b.n	8001252 <HAL_GPIO_Init+0x14a>
 8001244:	2302      	movs	r3, #2
 8001246:	e004      	b.n	8001252 <HAL_GPIO_Init+0x14a>
 8001248:	2303      	movs	r3, #3
 800124a:	e002      	b.n	8001252 <HAL_GPIO_Init+0x14a>
 800124c:	2304      	movs	r3, #4
 800124e:	e000      	b.n	8001252 <HAL_GPIO_Init+0x14a>
 8001250:	2305      	movs	r3, #5
 8001252:	fa03 f30a 	lsl.w	r3, r3, sl
 8001256:	4333      	orrs	r3, r6
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001258:	f8c9 3008 	str.w	r3, [r9, #8]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800125c:	683b      	ldr	r3, [r7, #0]
        temp &= ~((uint32_t)iocurrent);
 800125e:	43e6      	mvns	r6, r4
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001260:	f415 3f80 	tst.w	r5, #65536	; 0x10000
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
        temp &= ~((uint32_t)iocurrent);
 8001264:	bf0c      	ite	eq
 8001266:	4033      	andeq	r3, r6
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
        {
          temp |= iocurrent;
 8001268:	4323      	orrne	r3, r4
        }
        EXTI->IMR = temp;
 800126a:	f8ce 3000 	str.w	r3, [lr]

        temp = EXTI->EMR;
 800126e:	f8de 3004 	ldr.w	r3, [lr, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001272:	f415 3f00 	tst.w	r5, #131072	; 0x20000
          temp |= iocurrent;
        }
        EXTI->IMR = temp;

        temp = EXTI->EMR;
        temp &= ~((uint32_t)iocurrent);
 8001276:	bf0c      	ite	eq
 8001278:	4033      	andeq	r3, r6
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
        {
          temp |= iocurrent;
 800127a:	4323      	orrne	r3, r4
        }
        EXTI->EMR = temp;
 800127c:	607b      	str	r3, [r7, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800127e:	68bb      	ldr	r3, [r7, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001280:	f415 1f80 	tst.w	r5, #1048576	; 0x100000
        }
        EXTI->EMR = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
        temp &= ~((uint32_t)iocurrent);
 8001284:	bf0c      	ite	eq
 8001286:	4033      	andeq	r3, r6
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
        {
          temp |= iocurrent;
 8001288:	4323      	orrne	r3, r4
        }
        EXTI->RTSR = temp;
 800128a:	f8ce 3008 	str.w	r3, [lr, #8]

        temp = EXTI->FTSR;
 800128e:	f8de 300c 	ldr.w	r3, [lr, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001292:	02ad      	lsls	r5, r5, #10
          temp |= iocurrent;
        }
        EXTI->RTSR = temp;

        temp = EXTI->FTSR;
        temp &= ~((uint32_t)iocurrent);
 8001294:	bf54      	ite	pl
 8001296:	4033      	andpl	r3, r6
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
        {
          temp |= iocurrent;
 8001298:	4323      	orrmi	r3, r4
        }
        EXTI->FTSR = temp;
 800129a:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800129c:	3201      	adds	r2, #1
 800129e:	2a10      	cmp	r2, #16
 80012a0:	f47f af3e 	bne.w	8001120 <HAL_GPIO_Init+0x18>
        }
        EXTI->FTSR = temp;
      }
    }
  }
}
 80012a4:	b005      	add	sp, #20
 80012a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80012aa:	bf00      	nop
 80012ac:	40013c00 	.word	0x40013c00
 80012b0:	40020000 	.word	0x40020000
 80012b4:	40023800 	.word	0x40023800
 80012b8:	40021400 	.word	0x40021400

080012bc <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80012bc:	6903      	ldr	r3, [r0, #16]
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
 80012be:	4219      	tst	r1, r3
}
 80012c0:	bf14      	ite	ne
 80012c2:	2001      	movne	r0, #1
 80012c4:	2000      	moveq	r0, #0
 80012c6:	4770      	bx	lr

080012c8 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80012c8:	b902      	cbnz	r2, 80012cc <HAL_GPIO_WritePin+0x4>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80012ca:	0409      	lsls	r1, r1, #16
 80012cc:	6181      	str	r1, [r0, #24]
 80012ce:	4770      	bx	lr

080012d0 <I2C_IsAcknowledgeFailed>:
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80012d0:	6802      	ldr	r2, [r0, #0]
 80012d2:	6953      	ldr	r3, [r2, #20]
 80012d4:	f413 6380 	ands.w	r3, r3, #1024	; 0x400
 80012d8:	d00d      	beq.n	80012f6 <I2C_IsAcknowledgeFailed+0x26>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80012da:	f46f 6380 	mvn.w	r3, #1024	; 0x400
 80012de:	6153      	str	r3, [r2, #20]

    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 80012e0:	2304      	movs	r3, #4
 80012e2:	6403      	str	r3, [r0, #64]	; 0x40
    hi2c->PreviousState = I2C_STATE_NONE;
    hi2c->State= HAL_I2C_STATE_READY;
 80012e4:	2220      	movs	r2, #32
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);

    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
    hi2c->PreviousState = I2C_STATE_NONE;
 80012e6:	2300      	movs	r3, #0
 80012e8:	6303      	str	r3, [r0, #48]	; 0x30
    hi2c->State= HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80012ea:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);

    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
    hi2c->PreviousState = I2C_STATE_NONE;
    hi2c->State= HAL_I2C_STATE_READY;
 80012ee:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);

    return HAL_ERROR;
 80012f2:	2001      	movs	r0, #1
 80012f4:	4770      	bx	lr
  }
  return HAL_OK;
 80012f6:	4618      	mov	r0, r3
}
 80012f8:	4770      	bx	lr

080012fa <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80012fa:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80012fe:	4604      	mov	r4, r0
 8001300:	460e      	mov	r6, r1
 8001302:	4617      	mov	r7, r2
 8001304:	4699      	mov	r9, r3
  while(__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8001306:	f3c1 4807 	ubfx	r8, r1, #16, #8
 800130a:	6825      	ldr	r5, [r4, #0]
 800130c:	f1b8 0f01 	cmp.w	r8, #1
 8001310:	bf0c      	ite	eq
 8001312:	6968      	ldreq	r0, [r5, #20]
 8001314:	69a8      	ldrne	r0, [r5, #24]
 8001316:	43c0      	mvns	r0, r0
 8001318:	b280      	uxth	r0, r0
 800131a:	4230      	tst	r0, r6
 800131c:	bf14      	ite	ne
 800131e:	2001      	movne	r0, #1
 8001320:	2000      	moveq	r0, #0
 8001322:	b348      	cbz	r0, 8001378 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x7e>
  {
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001324:	696b      	ldr	r3, [r5, #20]
 8001326:	055a      	lsls	r2, r3, #21
 8001328:	d512      	bpl.n	8001350 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x56>
    {
      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 800132a:	682b      	ldr	r3, [r5, #0]
 800132c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001330:	602b      	str	r3, [r5, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001332:	f46f 6380 	mvn.w	r3, #1024	; 0x400
 8001336:	616b      	str	r3, [r5, #20]

      hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8001338:	2304      	movs	r3, #4
 800133a:	6423      	str	r3, [r4, #64]	; 0x40
      hi2c->PreviousState = I2C_STATE_NONE;
      hi2c->State= HAL_I2C_STATE_READY;
 800133c:	2220      	movs	r2, #32

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);

      hi2c->ErrorCode = HAL_I2C_ERROR_AF;
      hi2c->PreviousState = I2C_STATE_NONE;
 800133e:	2300      	movs	r3, #0
 8001340:	6323      	str	r3, [r4, #48]	; 0x30
      hi2c->State= HAL_I2C_STATE_READY;

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001342:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);

      hi2c->ErrorCode = HAL_I2C_ERROR_AF;
      hi2c->PreviousState = I2C_STATE_NONE;
      hi2c->State= HAL_I2C_STATE_READY;
 8001346:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);

      return HAL_ERROR;
 800134a:	2001      	movs	r0, #1
 800134c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    }

    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8001350:	1c7b      	adds	r3, r7, #1
 8001352:	d0da      	beq.n	800130a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8001354:	b94f      	cbnz	r7, 800136a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x70>
      {
        hi2c->PreviousState = I2C_STATE_NONE;
 8001356:	2300      	movs	r3, #0
        hi2c->State= HAL_I2C_STATE_READY;
 8001358:	2220      	movs	r2, #32
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
      {
        hi2c->PreviousState = I2C_STATE_NONE;
 800135a:	6323      	str	r3, [r4, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800135c:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    if(Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
      {
        hi2c->PreviousState = I2C_STATE_NONE;
        hi2c->State= HAL_I2C_STATE_READY;
 8001360:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);

        return HAL_TIMEOUT;
 8001364:	2003      	movs	r0, #3
 8001366:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    }

    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 800136a:	f7ff fe4b 	bl	8001004 <HAL_GetTick>
 800136e:	ebc9 0000 	rsb	r0, r9, r0
 8001372:	4287      	cmp	r7, r0
 8001374:	d2c9      	bcs.n	800130a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
 8001376:	e7ee      	b.n	8001356 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x5c>
        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
}
 8001378:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

0800137c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800137c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001380:	9d08      	ldr	r5, [sp, #32]
 8001382:	4604      	mov	r4, r0
 8001384:	460e      	mov	r6, r1
 8001386:	4690      	mov	r8, r2
 8001388:	461f      	mov	r7, r3
  /* Wait until flag is set */
  while((__HAL_I2C_GET_FLAG(hi2c, Flag) ? SET : RESET) == Status) 
 800138a:	f3c1 4907 	ubfx	r9, r1, #16, #8
 800138e:	6823      	ldr	r3, [r4, #0]
 8001390:	f1b9 0f01 	cmp.w	r9, #1
 8001394:	bf0c      	ite	eq
 8001396:	6958      	ldreq	r0, [r3, #20]
 8001398:	6998      	ldrne	r0, [r3, #24]
 800139a:	43c0      	mvns	r0, r0
 800139c:	b280      	uxth	r0, r0
 800139e:	4230      	tst	r0, r6
 80013a0:	bf0c      	ite	eq
 80013a2:	2301      	moveq	r3, #1
 80013a4:	2300      	movne	r3, #0
 80013a6:	4543      	cmp	r3, r8
 80013a8:	d114      	bne.n	80013d4 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 80013aa:	1c7b      	adds	r3, r7, #1
 80013ac:	d0ef      	beq.n	800138e <I2C_WaitOnFlagUntilTimeout+0x12>
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 80013ae:	b95f      	cbnz	r7, 80013c8 <I2C_WaitOnFlagUntilTimeout+0x4c>
      {
        hi2c->PreviousState = I2C_STATE_NONE;
 80013b0:	2300      	movs	r3, #0
        hi2c->State= HAL_I2C_STATE_READY;
 80013b2:	2220      	movs	r2, #32
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
      {
        hi2c->PreviousState = I2C_STATE_NONE;
 80013b4:	6323      	str	r3, [r4, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;
        hi2c->Mode = HAL_I2C_MODE_NONE;

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80013b6:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    if(Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
      {
        hi2c->PreviousState = I2C_STATE_NONE;
        hi2c->State= HAL_I2C_STATE_READY;
 80013ba:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80013be:	2003      	movs	r0, #3
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
      {
        hi2c->PreviousState = I2C_STATE_NONE;
        hi2c->State= HAL_I2C_STATE_READY;
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80013c0:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 80013c4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  while((__HAL_I2C_GET_FLAG(hi2c, Flag) ? SET : RESET) == Status) 
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 80013c8:	f7ff fe1c 	bl	8001004 <HAL_GetTick>
 80013cc:	1b40      	subs	r0, r0, r5
 80013ce:	4287      	cmp	r7, r0
 80013d0:	d2dd      	bcs.n	800138e <I2C_WaitOnFlagUntilTimeout+0x12>
 80013d2:	e7ed      	b.n	80013b0 <I2C_WaitOnFlagUntilTimeout+0x34>
        return HAL_TIMEOUT;
      }
    }
  }
  
  return HAL_OK;
 80013d4:	2000      	movs	r0, #0
}
 80013d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

080013da <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{    
 80013da:	b570      	push	{r4, r5, r6, lr}
 80013dc:	4604      	mov	r4, r0
 80013de:	460d      	mov	r5, r1
 80013e0:	4616      	mov	r6, r2
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80013e2:	6823      	ldr	r3, [r4, #0]
 80013e4:	695b      	ldr	r3, [r3, #20]
 80013e6:	061b      	lsls	r3, r3, #24
 80013e8:	d419      	bmi.n	800141e <I2C_WaitOnTXEFlagUntilTimeout+0x44>
  {
    /* Check if a NACK is detected */
    if(I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80013ea:	4620      	mov	r0, r4
 80013ec:	f7ff ff70 	bl	80012d0 <I2C_IsAcknowledgeFailed>
 80013f0:	b9b8      	cbnz	r0, 8001422 <I2C_WaitOnTXEFlagUntilTimeout+0x48>
    {
      return HAL_ERROR;
    }
		
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 80013f2:	1c6a      	adds	r2, r5, #1
 80013f4:	d0f5      	beq.n	80013e2 <I2C_WaitOnTXEFlagUntilTimeout+0x8>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 80013f6:	b965      	cbnz	r5, 8001412 <I2C_WaitOnTXEFlagUntilTimeout+0x38>
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80013f8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80013fa:	f043 0320 	orr.w	r3, r3, #32
 80013fe:	6423      	str	r3, [r4, #64]	; 0x40
        hi2c->PreviousState = I2C_STATE_NONE;
        hi2c->State= HAL_I2C_STATE_READY;
 8001400:	2220      	movs	r2, #32
    if(Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
        hi2c->PreviousState = I2C_STATE_NONE;
 8001402:	2300      	movs	r3, #0
 8001404:	6323      	str	r3, [r4, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001406:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
        hi2c->PreviousState = I2C_STATE_NONE;
        hi2c->State= HAL_I2C_STATE_READY;
 800140a:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800140e:	2003      	movs	r0, #3
 8001410:	bd70      	pop	{r4, r5, r6, pc}
    }
		
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8001412:	f7ff fdf7 	bl	8001004 <HAL_GetTick>
 8001416:	1b80      	subs	r0, r0, r6
 8001418:	4285      	cmp	r5, r0
 800141a:	d2e2      	bcs.n	80013e2 <I2C_WaitOnTXEFlagUntilTimeout+0x8>
 800141c:	e7ec      	b.n	80013f8 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>

        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;      
 800141e:	2000      	movs	r0, #0
 8001420:	bd70      	pop	{r4, r5, r6, pc}
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
  {
    /* Check if a NACK is detected */
    if(I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
    {
      return HAL_ERROR;
 8001422:	2001      	movs	r0, #1
        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;      
}
 8001424:	bd70      	pop	{r4, r5, r6, pc}

08001426 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{  
 8001426:	b570      	push	{r4, r5, r6, lr}
 8001428:	4604      	mov	r4, r0
 800142a:	460d      	mov	r5, r1
 800142c:	4616      	mov	r6, r2
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800142e:	6823      	ldr	r3, [r4, #0]
 8001430:	695b      	ldr	r3, [r3, #20]
 8001432:	075b      	lsls	r3, r3, #29
 8001434:	d419      	bmi.n	800146a <I2C_WaitOnBTFFlagUntilTimeout+0x44>
  {
    /* Check if a NACK is detected */
    if(I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8001436:	4620      	mov	r0, r4
 8001438:	f7ff ff4a 	bl	80012d0 <I2C_IsAcknowledgeFailed>
 800143c:	b9b8      	cbnz	r0, 800146e <I2C_WaitOnBTFFlagUntilTimeout+0x48>
    {
      return HAL_ERROR;
    }

    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 800143e:	1c6a      	adds	r2, r5, #1
 8001440:	d0f5      	beq.n	800142e <I2C_WaitOnBTFFlagUntilTimeout+0x8>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8001442:	b965      	cbnz	r5, 800145e <I2C_WaitOnBTFFlagUntilTimeout+0x38>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001444:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001446:	f043 0320 	orr.w	r3, r3, #32
 800144a:	6423      	str	r3, [r4, #64]	; 0x40
        hi2c->PreviousState = I2C_STATE_NONE;
        hi2c->State= HAL_I2C_STATE_READY;
 800144c:	2220      	movs	r2, #32
    if(Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
        hi2c->PreviousState = I2C_STATE_NONE;
 800144e:	2300      	movs	r3, #0
 8001450:	6323      	str	r3, [r4, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001452:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
        hi2c->PreviousState = I2C_STATE_NONE;
        hi2c->State= HAL_I2C_STATE_READY;
 8001456:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800145a:	2003      	movs	r0, #3
 800145c:	bd70      	pop	{r4, r5, r6, pc}
    }

    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 800145e:	f7ff fdd1 	bl	8001004 <HAL_GetTick>
 8001462:	1b80      	subs	r0, r0, r6
 8001464:	4285      	cmp	r5, r0
 8001466:	d2e2      	bcs.n	800142e <I2C_WaitOnBTFFlagUntilTimeout+0x8>
 8001468:	e7ec      	b.n	8001444 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>

        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 800146a:	2000      	movs	r0, #0
 800146c:	bd70      	pop	{r4, r5, r6, pc}
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
  {
    /* Check if a NACK is detected */
    if(I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
    {
      return HAL_ERROR;
 800146e:	2001      	movs	r0, #1
        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
}
 8001470:	bd70      	pop	{r4, r5, r6, pc}
	...

08001474 <HAL_I2C_Init>:
  * @param  hi2c: pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001474:	b570      	push	{r4, r5, r6, lr}
  uint32_t freqrange = 0U;
  uint32_t pclk1 = 0U;

  /* Check the I2C handle allocation */
  if(hi2c == NULL)
 8001476:	4604      	mov	r4, r0
 8001478:	2800      	cmp	r0, #0
 800147a:	d063      	beq.n	8001544 <HAL_I2C_Init+0xd0>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if(hi2c->State == HAL_I2C_STATE_RESET)
 800147c:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8001480:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001484:	b91b      	cbnz	r3, 800148e <HAL_I2C_Init+0x1a>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001486:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800148a:	f000 ff3b 	bl	8002304 <HAL_I2C_MspInit>
  }

  hi2c->State = HAL_I2C_STATE_BUSY;

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800148e:	6822      	ldr	r2, [r4, #0]
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->CR2 = freqrange;

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8001490:	4d2d      	ldr	r5, [pc, #180]	; (8001548 <HAL_I2C_Init+0xd4>)
    hi2c->Lock = HAL_UNLOCKED;
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001492:	2324      	movs	r3, #36	; 0x24
 8001494:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001498:	6813      	ldr	r3, [r2, #0]
 800149a:	f023 0301 	bic.w	r3, r3, #1
 800149e:	6013      	str	r3, [r2, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80014a0:	f000 f9e6 	bl	8001870 <HAL_RCC_GetPCLK1Freq>
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->CR2 = freqrange;

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 80014a4:	6863      	ldr	r3, [r4, #4]
  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->CR2 = freqrange;
 80014a6:	6822      	ldr	r2, [r4, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80014a8:	4928      	ldr	r1, [pc, #160]	; (800154c <HAL_I2C_Init+0xd8>)
 80014aa:	fbb0 f1f1 	udiv	r1, r0, r1
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->CR2 = freqrange;

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 80014ae:	42ab      	cmp	r3, r5
 80014b0:	462e      	mov	r6, r5
 80014b2:	bf88      	it	hi
 80014b4:	f44f 7596 	movhi.w	r5, #300	; 0x12c
  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->CR2 = freqrange;
 80014b8:	6051      	str	r1, [r2, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 80014ba:	bf82      	ittt	hi
 80014bc:	4369      	mulhi	r1, r5
 80014be:	f44f 757a 	movhi.w	r5, #1000	; 0x3e8
 80014c2:	fbb1 f1f5 	udivhi	r1, r1, r5

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 80014c6:	42b3      	cmp	r3, r6
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->CR2 = freqrange;

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 80014c8:	f101 0101 	add.w	r1, r1, #1
 80014cc:	6211      	str	r1, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 80014ce:	d808      	bhi.n	80014e2 <HAL_I2C_Init+0x6e>
 80014d0:	005b      	lsls	r3, r3, #1
 80014d2:	fbb0 f0f3 	udiv	r0, r0, r3
 80014d6:	f3c0 030b 	ubfx	r3, r0, #0, #12
 80014da:	2b03      	cmp	r3, #3
 80014dc:	bf98      	it	ls
 80014de:	2004      	movls	r0, #4
 80014e0:	e016      	b.n	8001510 <HAL_I2C_Init+0x9c>
 80014e2:	68a1      	ldr	r1, [r4, #8]
 80014e4:	b949      	cbnz	r1, 80014fa <HAL_I2C_Init+0x86>
 80014e6:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80014ea:	fbb0 f0f3 	udiv	r0, r0, r3
 80014ee:	f3c0 030b 	ubfx	r3, r0, #0, #12
 80014f2:	b163      	cbz	r3, 800150e <HAL_I2C_Init+0x9a>
 80014f4:	f440 4000 	orr.w	r0, r0, #32768	; 0x8000
 80014f8:	e00a      	b.n	8001510 <HAL_I2C_Init+0x9c>
 80014fa:	2119      	movs	r1, #25
 80014fc:	434b      	muls	r3, r1
 80014fe:	fbb0 f0f3 	udiv	r0, r0, r3
 8001502:	f3c0 030b 	ubfx	r3, r0, #0, #12
 8001506:	b113      	cbz	r3, 800150e <HAL_I2C_Init+0x9a>
 8001508:	f440 4040 	orr.w	r0, r0, #49152	; 0xc000
 800150c:	e000      	b.n	8001510 <HAL_I2C_Init+0x9c>
 800150e:	2001      	movs	r0, #1

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001510:	69e1      	ldr	r1, [r4, #28]
 8001512:	6a23      	ldr	r3, [r4, #32]
  /* Configure I2Cx: Rise Time */
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 8001514:	61d0      	str	r0, [r2, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001516:	430b      	orrs	r3, r1
 8001518:	6013      	str	r3, [r2, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  hi2c->Instance->OAR1 = (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1);
 800151a:	6921      	ldr	r1, [r4, #16]
 800151c:	68e3      	ldr	r3, [r4, #12]
 800151e:	430b      	orrs	r3, r1
 8001520:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2);
 8001522:	6961      	ldr	r1, [r4, #20]
 8001524:	69a3      	ldr	r3, [r4, #24]
 8001526:	430b      	orrs	r3, r1
 8001528:	60d3      	str	r3, [r2, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800152a:	6813      	ldr	r3, [r2, #0]
 800152c:	f043 0301 	orr.w	r3, r3, #1
 8001530:	6013      	str	r3, [r2, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001532:	2000      	movs	r0, #0
  hi2c->State = HAL_I2C_STATE_READY;
 8001534:	2320      	movs	r3, #32
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2);

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001536:	6420      	str	r0, [r4, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001538:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800153c:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800153e:	f884 003e 	strb.w	r0, [r4, #62]	; 0x3e

  return HAL_OK;
 8001542:	bd70      	pop	{r4, r5, r6, pc}
  uint32_t pclk1 = 0U;

  /* Check the I2C handle allocation */
  if(hi2c == NULL)
  {
    return HAL_ERROR;
 8001544:	2001      	movs	r0, #1
  hi2c->State = HAL_I2C_STATE_READY;
  hi2c->PreviousState = I2C_STATE_NONE;
  hi2c->Mode = HAL_I2C_MODE_NONE;

  return HAL_OK;
}
 8001546:	bd70      	pop	{r4, r5, r6, pc}
 8001548:	000186a0 	.word	0x000186a0
 800154c:	000f4240 	.word	0x000f4240

08001550 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001550:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
 8001554:	4604      	mov	r4, r0
 8001556:	461f      	mov	r7, r3
 8001558:	460d      	mov	r5, r1
 800155a:	4690      	mov	r8, r2
  uint32_t tickstart = 0x00U;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800155c:	f7ff fd52 	bl	8001004 <HAL_GetTick>

  if(hi2c->State == HAL_I2C_STATE_READY)
 8001560:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8001564:	2b20      	cmp	r3, #32
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
  uint32_t tickstart = 0x00U;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8001566:	4606      	mov	r6, r0

  if(hi2c->State == HAL_I2C_STATE_READY)
 8001568:	d001      	beq.n	800156e <HAL_I2C_Master_Transmit+0x1e>

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 800156a:	2502      	movs	r5, #2
 800156c:	e0bc      	b.n	80016e8 <HAL_I2C_Master_Transmit+0x198>
  tickstart = HAL_GetTick();

  if(hi2c->State == HAL_I2C_STATE_READY)
  {
    /* Wait until BUSY flag is reset */
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800156e:	9000      	str	r0, [sp, #0]
 8001570:	2319      	movs	r3, #25
 8001572:	2201      	movs	r2, #1
 8001574:	495e      	ldr	r1, [pc, #376]	; (80016f0 <HAL_I2C_Master_Transmit+0x1a0>)
 8001576:	4620      	mov	r0, r4
 8001578:	f7ff ff00 	bl	800137c <I2C_WaitOnFlagUntilTimeout>
 800157c:	2800      	cmp	r0, #0
 800157e:	d1f4      	bne.n	800156a <HAL_I2C_Master_Transmit+0x1a>
    {
      return HAL_BUSY;
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001580:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 8001584:	2b01      	cmp	r3, #1
 8001586:	d0f0      	beq.n	800156a <HAL_I2C_Master_Transmit+0x1a>
 8001588:	2301      	movs	r3, #1
 800158a:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800158e:	6823      	ldr	r3, [r4, #0]
 8001590:	681a      	ldr	r2, [r3, #0]
 8001592:	07d2      	lsls	r2, r2, #31
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001594:	bf5e      	ittt	pl
 8001596:	681a      	ldrpl	r2, [r3, #0]
 8001598:	f042 0201 	orrpl.w	r2, r2, #1
 800159c:	601a      	strpl	r2, [r3, #0]
    }

    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 800159e:	681a      	ldr	r2, [r3, #0]
 80015a0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80015a4:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80015a6:	2221      	movs	r2, #33	; 0x21
 80015a8:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80015ac:	2210      	movs	r2, #16
 80015ae:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80015b2:	2200      	movs	r2, #0
 80015b4:	6422      	str	r2, [r4, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
    hi2c->XferCount   = Size;
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80015b6:	f5a2 3280 	sub.w	r2, r2, #65536	; 0x10000
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
    hi2c->XferCount   = Size;
 80015ba:	8567      	strh	r7, [r4, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80015bc:	62e2      	str	r2, [r4, #44]	; 0x2c
    hi2c->XferSize    = hi2c->XferCount;
 80015be:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 80015c0:	8522      	strh	r2, [r4, #40]	; 0x28
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80015c2:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80015c4:	f8c4 8024 	str.w	r8, [r4, #36]	; 0x24
{
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;

  /* Generate Start condition if first transfer */
  if((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80015c8:	2a04      	cmp	r2, #4
 80015ca:	d007      	beq.n	80015dc <HAL_I2C_Master_Transmit+0x8c>
 80015cc:	2a01      	cmp	r2, #1
 80015ce:	d005      	beq.n	80015dc <HAL_I2C_Master_Transmit+0x8c>
 80015d0:	f512 3f80 	cmn.w	r2, #65536	; 0x10000
 80015d4:	d002      	beq.n	80015dc <HAL_I2C_Master_Transmit+0x8c>
  {
    /* Generate Start */
    hi2c->Instance->CR1 |= I2C_CR1_START;
  }
  else if(hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80015d6:	6b22      	ldr	r2, [r4, #48]	; 0x30
 80015d8:	2a12      	cmp	r2, #18
 80015da:	d103      	bne.n	80015e4 <HAL_I2C_Master_Transmit+0x94>
  {
    /* Generate ReStart */
    hi2c->Instance->CR1 |= I2C_CR1_START;
 80015dc:	681a      	ldr	r2, [r3, #0]
 80015de:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80015e2:	601a      	str	r2, [r3, #0]
  }

  /* Wait until SB flag is set */
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80015e4:	9600      	str	r6, [sp, #0]
 80015e6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80015e8:	2200      	movs	r2, #0
 80015ea:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80015ee:	4620      	mov	r0, r4
 80015f0:	f7ff fec4 	bl	800137c <I2C_WaitOnFlagUntilTimeout>
 80015f4:	bb10      	cbnz	r0, 800163c <HAL_I2C_Master_Transmit+0xec>
  {
    return HAL_TIMEOUT;
  }

  if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80015f6:	6923      	ldr	r3, [r4, #16]
 80015f8:	6822      	ldr	r2, [r4, #0]
 80015fa:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80015fe:	d103      	bne.n	8001608 <HAL_I2C_Master_Transmit+0xb8>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8001600:	f005 05fe 	and.w	r5, r5, #254	; 0xfe
 8001604:	6115      	str	r5, [r2, #16]
 8001606:	e00f      	b.n	8001628 <HAL_I2C_Master_Transmit+0xd8>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8001608:	11eb      	asrs	r3, r5, #7
 800160a:	f003 0306 	and.w	r3, r3, #6
 800160e:	f043 03f0 	orr.w	r3, r3, #240	; 0xf0
 8001612:	6113      	str	r3, [r2, #16]

    /* Wait until ADD10 flag is set */
    if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8001614:	4937      	ldr	r1, [pc, #220]	; (80016f4 <HAL_I2C_Master_Transmit+0x1a4>)
 8001616:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8001618:	4633      	mov	r3, r6
 800161a:	4620      	mov	r0, r4
 800161c:	f7ff fe6d 	bl	80012fa <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001620:	b958      	cbnz	r0, 800163a <HAL_I2C_Master_Transmit+0xea>
        return HAL_TIMEOUT;
      }
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8001622:	6823      	ldr	r3, [r4, #0]
 8001624:	b2ed      	uxtb	r5, r5
 8001626:	611d      	str	r5, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8001628:	4633      	mov	r3, r6
 800162a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800162c:	4932      	ldr	r1, [pc, #200]	; (80016f8 <HAL_I2C_Master_Transmit+0x1a8>)
 800162e:	4620      	mov	r0, r4
 8001630:	f7ff fe63 	bl	80012fa <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001634:	4605      	mov	r5, r0
 8001636:	2800      	cmp	r0, #0
 8001638:	d035      	beq.n	80016a6 <HAL_I2C_Master_Transmit+0x156>
  {
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800163a:	6c23      	ldr	r3, [r4, #64]	; 0x40
    hi2c->XferSize    = hi2c->XferCount;

    /* Send Slave Address */
    if(I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800163c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800163e:	2b04      	cmp	r3, #4
 8001640:	f04f 0300 	mov.w	r3, #0
 8001644:	d102      	bne.n	800164c <HAL_I2C_Master_Transmit+0xfc>
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001646:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
 800164a:	e02a      	b.n	80016a2 <HAL_I2C_Master_Transmit+0x152>
        return HAL_ERROR;
      }
      else
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800164c:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
          return HAL_ERROR;
        }
        else
        {
          return HAL_TIMEOUT;
 8001650:	2503      	movs	r5, #3
 8001652:	e049      	b.n	80016e8 <HAL_I2C_Master_Transmit+0x198>
        }
      }

      /* Write data to DR */
      hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 8001654:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8001656:	6820      	ldr	r0, [r4, #0]
      hi2c->XferCount--;
      hi2c->XferSize--;
 8001658:	8d22      	ldrh	r2, [r4, #40]	; 0x28
          return HAL_TIMEOUT;
        }
      }

      /* Write data to DR */
      hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 800165a:	1c4b      	adds	r3, r1, #1
 800165c:	6263      	str	r3, [r4, #36]	; 0x24
 800165e:	780b      	ldrb	r3, [r1, #0]
 8001660:	6103      	str	r3, [r0, #16]
      hi2c->XferCount--;
 8001662:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001664:	3b01      	subs	r3, #1
 8001666:	b29b      	uxth	r3, r3
 8001668:	8563      	strh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 800166a:	1e53      	subs	r3, r2, #1
 800166c:	8523      	strh	r3, [r4, #40]	; 0x28

      if((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (Size != 0U))
 800166e:	6943      	ldr	r3, [r0, #20]
 8001670:	075b      	lsls	r3, r3, #29
 8001672:	d420      	bmi.n	80016b6 <HAL_I2C_Master_Transmit+0x166>
        hi2c->XferCount--;
        hi2c->XferSize--;
      }
      
      /* Wait until BTF flag is set */
      if(I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001674:	4632      	mov	r2, r6
 8001676:	990a      	ldr	r1, [sp, #40]	; 0x28
 8001678:	4620      	mov	r0, r4
 800167a:	f7ff fed4 	bl	8001426 <I2C_WaitOnBTFFlagUntilTimeout>
 800167e:	b940      	cbnz	r0, 8001692 <HAL_I2C_Master_Transmit+0x142>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    while(hi2c->XferSize > 0U)
 8001680:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8001682:	b32b      	cbz	r3, 80016d0 <HAL_I2C_Master_Transmit+0x180>
    {
      /* Wait until TXE flag is set */
      if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001684:	4632      	mov	r2, r6
 8001686:	990a      	ldr	r1, [sp, #40]	; 0x28
 8001688:	4620      	mov	r0, r4
 800168a:	f7ff fea6 	bl	80013da <I2C_WaitOnTXEFlagUntilTimeout>
 800168e:	2800      	cmp	r0, #0
 8001690:	d0e0      	beq.n	8001654 <HAL_I2C_Master_Transmit+0x104>
      {
        if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001692:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001694:	2b04      	cmp	r3, #4
 8001696:	d1db      	bne.n	8001650 <HAL_I2C_Master_Transmit+0x100>
      if(I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
      {
        if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
        {
          /* Generate Stop */
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8001698:	6822      	ldr	r2, [r4, #0]
 800169a:	6813      	ldr	r3, [r2, #0]
 800169c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80016a0:	6013      	str	r3, [r2, #0]
          return HAL_ERROR;
 80016a2:	2501      	movs	r5, #1
 80016a4:	e020      	b.n	80016e8 <HAL_I2C_Master_Transmit+0x198>
        return HAL_TIMEOUT;
      }
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80016a6:	6823      	ldr	r3, [r4, #0]
 80016a8:	9003      	str	r0, [sp, #12]
 80016aa:	695a      	ldr	r2, [r3, #20]
 80016ac:	9203      	str	r2, [sp, #12]
 80016ae:	699b      	ldr	r3, [r3, #24]
 80016b0:	9303      	str	r3, [sp, #12]
 80016b2:	9b03      	ldr	r3, [sp, #12]

    while(hi2c->XferSize > 0U)
 80016b4:	e7e4      	b.n	8001680 <HAL_I2C_Master_Transmit+0x130>
      /* Write data to DR */
      hi2c->Instance->DR = (*hi2c->pBuffPtr++);
      hi2c->XferCount--;
      hi2c->XferSize--;

      if((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (Size != 0U))
 80016b6:	2f00      	cmp	r7, #0
 80016b8:	d0dc      	beq.n	8001674 <HAL_I2C_Master_Transmit+0x124>
      {
        /* Write data to DR */
        hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 80016ba:	1c8b      	adds	r3, r1, #2
 80016bc:	6263      	str	r3, [r4, #36]	; 0x24
 80016be:	784b      	ldrb	r3, [r1, #1]
 80016c0:	6103      	str	r3, [r0, #16]
        hi2c->XferCount--;
 80016c2:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80016c4:	3b01      	subs	r3, #1
 80016c6:	b29b      	uxth	r3, r3
        hi2c->XferSize--;
 80016c8:	3a02      	subs	r2, #2

      if((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (Size != 0U))
      {
        /* Write data to DR */
        hi2c->Instance->DR = (*hi2c->pBuffPtr++);
        hi2c->XferCount--;
 80016ca:	8563      	strh	r3, [r4, #42]	; 0x2a
        hi2c->XferSize--;
 80016cc:	8522      	strh	r2, [r4, #40]	; 0x28
 80016ce:	e7d1      	b.n	8001674 <HAL_I2C_Master_Transmit+0x124>
        }
      }
    }

    /* Generate Stop */
    hi2c->Instance->CR1 |= I2C_CR1_STOP;
 80016d0:	6821      	ldr	r1, [r4, #0]
 80016d2:	680a      	ldr	r2, [r1, #0]
 80016d4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80016d8:	600a      	str	r2, [r1, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80016da:	2220      	movs	r2, #32
 80016dc:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
    
    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80016e0:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c

    /* Generate Stop */
    hi2c->Instance->CR1 |= I2C_CR1_STOP;

    hi2c->State = HAL_I2C_STATE_READY;
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80016e4:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
  }
  else
  {
    return HAL_BUSY;
  }
}
 80016e8:	4628      	mov	r0, r5
 80016ea:	b004      	add	sp, #16
 80016ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80016f0:	00100002 	.word	0x00100002
 80016f4:	00010008 	.word	0x00010008
 80016f8:	00010002 	.word	0x00010002

080016fc <HAL_RCC_ClockConfig>:
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
    must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) and the supply voltage of the device. */
  
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80016fc:	4b55      	ldr	r3, [pc, #340]	; (8001854 <HAL_RCC_ClockConfig+0x158>)
 80016fe:	681a      	ldr	r2, [r3, #0]
 8001700:	f002 020f 	and.w	r2, r2, #15
 8001704:	428a      	cmp	r2, r1
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001706:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800170a:	4605      	mov	r5, r0
 800170c:	460e      	mov	r6, r1
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
    must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) and the supply voltage of the device. */
  
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 800170e:	d30a      	bcc.n	8001726 <HAL_RCC_ClockConfig+0x2a>
      return HAL_ERROR;
    }
  }
 
  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001710:	6829      	ldr	r1, [r5, #0]
 8001712:	0788      	lsls	r0, r1, #30
 8001714:	d511      	bpl.n	800173a <HAL_RCC_ClockConfig+0x3e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001716:	4850      	ldr	r0, [pc, #320]	; (8001858 <HAL_RCC_ClockConfig+0x15c>)
 8001718:	6883      	ldr	r3, [r0, #8]
 800171a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800171e:	68ab      	ldr	r3, [r5, #8]
 8001720:	4313      	orrs	r3, r2
 8001722:	6083      	str	r3, [r0, #8]
 8001724:	e009      	b.n	800173a <HAL_RCC_ClockConfig+0x3e>
  
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001726:	b2ca      	uxtb	r2, r1
 8001728:	701a      	strb	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	f003 030f 	and.w	r3, r3, #15
 8001730:	4299      	cmp	r1, r3
 8001732:	d0ed      	beq.n	8001710 <HAL_RCC_ClockConfig+0x14>
    {
      return HAL_ERROR;
 8001734:	2001      	movs	r0, #1
 8001736:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
  }
  
  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800173a:	07c9      	lsls	r1, r1, #31
 800173c:	d406      	bmi.n	800174c <HAL_RCC_ClockConfig+0x50>
      }
    }
  }    
  
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 800173e:	4b45      	ldr	r3, [pc, #276]	; (8001854 <HAL_RCC_ClockConfig+0x158>)
 8001740:	681a      	ldr	r2, [r3, #0]
 8001742:	f002 020f 	and.w	r2, r2, #15
 8001746:	4296      	cmp	r6, r2
 8001748:	d351      	bcc.n	80017ee <HAL_RCC_ClockConfig+0xf2>
 800174a:	e057      	b.n	80017fc <HAL_RCC_ClockConfig+0x100>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800174c:	686b      	ldr	r3, [r5, #4]
 800174e:	4a42      	ldr	r2, [pc, #264]	; (8001858 <HAL_RCC_ClockConfig+0x15c>)
 8001750:	2b01      	cmp	r3, #1
 8001752:	d103      	bne.n	800175c <HAL_RCC_ClockConfig+0x60>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001754:	6812      	ldr	r2, [r2, #0]
 8001756:	f412 3f00 	tst.w	r2, #131072	; 0x20000
 800175a:	e008      	b.n	800176e <HAL_RCC_ClockConfig+0x72>
      {
        return HAL_ERROR;
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   || 
 800175c:	1e99      	subs	r1, r3, #2
 800175e:	2901      	cmp	r1, #1
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001760:	6812      	ldr	r2, [r2, #0]
      {
        return HAL_ERROR;
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   || 
 8001762:	d802      	bhi.n	800176a <HAL_RCC_ClockConfig+0x6e>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001764:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 8001768:	e001      	b.n	800176e <HAL_RCC_ClockConfig+0x72>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800176a:	f012 0f02 	tst.w	r2, #2
 800176e:	d0e1      	beq.n	8001734 <HAL_RCC_ClockConfig+0x38>
      {
        return HAL_ERROR;
      }
    }
    
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001770:	4c39      	ldr	r4, [pc, #228]	; (8001858 <HAL_RCC_ClockConfig+0x15c>)
 8001772:	68a2      	ldr	r2, [r4, #8]
 8001774:	f022 0203 	bic.w	r2, r2, #3
 8001778:	4313      	orrs	r3, r2
 800177a:	60a3      	str	r3, [r4, #8]
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800177c:	f7ff fc42 	bl	8001004 <HAL_GetTick>
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001780:	686b      	ldr	r3, [r5, #4]
 8001782:	2b01      	cmp	r3, #1
      }
    }
    
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001784:	4607      	mov	r7, r0
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001786:	f241 3888 	movw	r8, #5000	; 0x1388
    
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800178a:	d10c      	bne.n	80017a6 <HAL_RCC_ClockConfig+0xaa>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800178c:	68a3      	ldr	r3, [r4, #8]
 800178e:	f003 030c 	and.w	r3, r3, #12
 8001792:	2b04      	cmp	r3, #4
 8001794:	d0d3      	beq.n	800173e <HAL_RCC_ClockConfig+0x42>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001796:	f7ff fc35 	bl	8001004 <HAL_GetTick>
 800179a:	1bc0      	subs	r0, r0, r7
 800179c:	4540      	cmp	r0, r8
 800179e:	d9f5      	bls.n	800178c <HAL_RCC_ClockConfig+0x90>
        {
          return HAL_TIMEOUT;
 80017a0:	2003      	movs	r0, #3
 80017a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80017a6:	2b02      	cmp	r3, #2
 80017a8:	d10a      	bne.n	80017c0 <HAL_RCC_ClockConfig+0xc4>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80017aa:	68a3      	ldr	r3, [r4, #8]
 80017ac:	f003 030c 	and.w	r3, r3, #12
 80017b0:	2b08      	cmp	r3, #8
 80017b2:	d0c4      	beq.n	800173e <HAL_RCC_ClockConfig+0x42>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80017b4:	f7ff fc26 	bl	8001004 <HAL_GetTick>
 80017b8:	1bc0      	subs	r0, r0, r7
 80017ba:	4540      	cmp	r0, r8
 80017bc:	d9f5      	bls.n	80017aa <HAL_RCC_ClockConfig+0xae>
 80017be:	e7ef      	b.n	80017a0 <HAL_RCC_ClockConfig+0xa4>
        {
          return HAL_TIMEOUT;
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK)
 80017c0:	2b03      	cmp	r3, #3
 80017c2:	d10f      	bne.n	80017e4 <HAL_RCC_ClockConfig+0xe8>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLRCLK)
 80017c4:	68a3      	ldr	r3, [r4, #8]
 80017c6:	f003 030c 	and.w	r3, r3, #12
 80017ca:	2b0c      	cmp	r3, #12
 80017cc:	d0b7      	beq.n	800173e <HAL_RCC_ClockConfig+0x42>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80017ce:	f7ff fc19 	bl	8001004 <HAL_GetTick>
 80017d2:	1bc0      	subs	r0, r0, r7
 80017d4:	4540      	cmp	r0, r8
 80017d6:	d9f5      	bls.n	80017c4 <HAL_RCC_ClockConfig+0xc8>
 80017d8:	e7e2      	b.n	80017a0 <HAL_RCC_ClockConfig+0xa4>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80017da:	f7ff fc13 	bl	8001004 <HAL_GetTick>
 80017de:	1bc0      	subs	r0, r0, r7
 80017e0:	4540      	cmp	r0, r8
 80017e2:	d8dd      	bhi.n	80017a0 <HAL_RCC_ClockConfig+0xa4>
        }
      }
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80017e4:	68a3      	ldr	r3, [r4, #8]
 80017e6:	f013 0f0c 	tst.w	r3, #12
 80017ea:	d1f6      	bne.n	80017da <HAL_RCC_ClockConfig+0xde>
 80017ec:	e7a7      	b.n	800173e <HAL_RCC_ClockConfig+0x42>
  
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
  { 
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80017ee:	b2f2      	uxtb	r2, r6
 80017f0:	701a      	strb	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	f003 030f 	and.w	r3, r3, #15
 80017f8:	429e      	cmp	r6, r3
 80017fa:	d19b      	bne.n	8001734 <HAL_RCC_ClockConfig+0x38>
      return HAL_ERROR;
    }
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80017fc:	6829      	ldr	r1, [r5, #0]
 80017fe:	074a      	lsls	r2, r1, #29
 8001800:	d506      	bpl.n	8001810 <HAL_RCC_ClockConfig+0x114>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001802:	4815      	ldr	r0, [pc, #84]	; (8001858 <HAL_RCC_ClockConfig+0x15c>)
 8001804:	6883      	ldr	r3, [r0, #8]
 8001806:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800180a:	68eb      	ldr	r3, [r5, #12]
 800180c:	4313      	orrs	r3, r2
 800180e:	6083      	str	r3, [r0, #8]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001810:	070b      	lsls	r3, r1, #28
 8001812:	d507      	bpl.n	8001824 <HAL_RCC_ClockConfig+0x128>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001814:	4a10      	ldr	r2, [pc, #64]	; (8001858 <HAL_RCC_ClockConfig+0x15c>)
 8001816:	6929      	ldr	r1, [r5, #16]
 8001818:	6893      	ldr	r3, [r2, #8]
 800181a:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 800181e:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8001822:	6093      	str	r3, [r2, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> APBAHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> POSITION_VAL(RCC_CFGR_HPRE)];
 8001824:	f000 f9be 	bl	8001ba4 <HAL_RCC_GetSysClockFreq>
 8001828:	4b0b      	ldr	r3, [pc, #44]	; (8001858 <HAL_RCC_ClockConfig+0x15c>)
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800182a:	22f0      	movs	r2, #240	; 0xf0
 800182c:	689b      	ldr	r3, [r3, #8]
 800182e:	fa92 f2a2 	rbit	r2, r2
 8001832:	fab2 f282 	clz	r2, r2
 8001836:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800183a:	40d3      	lsrs	r3, r2
 800183c:	4a07      	ldr	r2, [pc, #28]	; (800185c <HAL_RCC_ClockConfig+0x160>)
 800183e:	5cd3      	ldrb	r3, [r2, r3]
 8001840:	40d8      	lsrs	r0, r3
 8001842:	4b07      	ldr	r3, [pc, #28]	; (8001860 <HAL_RCC_ClockConfig+0x164>)
 8001844:	6018      	str	r0, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8001846:	2000      	movs	r0, #0
 8001848:	f7ff fba6 	bl	8000f98 <HAL_InitTick>
  
  return HAL_OK;
 800184c:	2000      	movs	r0, #0
}
 800184e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001852:	bf00      	nop
 8001854:	40023c00 	.word	0x40023c00
 8001858:	40023800 	.word	0x40023800
 800185c:	080070a8 	.word	0x080070a8
 8001860:	20000000 	.word	0x20000000

08001864 <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 8001864:	4b01      	ldr	r3, [pc, #4]	; (800186c <HAL_RCC_GetHCLKFreq+0x8>)
 8001866:	6818      	ldr	r0, [r3, #0]
 8001868:	4770      	bx	lr
 800186a:	bf00      	nop
 800186c:	20000000 	.word	0x20000000

08001870 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{  
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBAHBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> POSITION_VAL(RCC_CFGR_PPRE1)]);
 8001870:	4b08      	ldr	r3, [pc, #32]	; (8001894 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001872:	f44f 52e0 	mov.w	r2, #7168	; 0x1c00
 8001876:	689b      	ldr	r3, [r3, #8]
 8001878:	fa92 f2a2 	rbit	r2, r2
 800187c:	fab2 f282 	clz	r2, r2
 8001880:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 8001884:	40d3      	lsrs	r3, r2
 8001886:	4a04      	ldr	r2, [pc, #16]	; (8001898 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001888:	5cd3      	ldrb	r3, [r2, r3]
 800188a:	4a04      	ldr	r2, [pc, #16]	; (800189c <HAL_RCC_GetPCLK1Freq+0x2c>)
 800188c:	6810      	ldr	r0, [r2, #0]
}
 800188e:	40d8      	lsrs	r0, r3
 8001890:	4770      	bx	lr
 8001892:	bf00      	nop
 8001894:	40023800 	.word	0x40023800
 8001898:	080070a8 	.word	0x080070a8
 800189c:	20000000 	.word	0x20000000

080018a0 <HAL_RCC_OscConfig>:
  uint32_t tickstart = 0U;  
 
  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80018a0:	6803      	ldr	r3, [r0, #0]
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature 
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80018a2:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart = 0U;  
 
  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80018a6:	07de      	lsls	r6, r3, #31
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature 
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80018a8:	4604      	mov	r4, r0
  uint32_t tickstart = 0U;  
 
  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80018aa:	d403      	bmi.n	80018b4 <HAL_RCC_OscConfig+0x14>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80018ac:	6823      	ldr	r3, [r4, #0]
 80018ae:	079d      	lsls	r5, r3, #30
 80018b0:	d440      	bmi.n	8001934 <HAL_RCC_OscConfig+0x94>
 80018b2:	e099      	b.n	80019e8 <HAL_RCC_OscConfig+0x148>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80018b4:	4ba6      	ldr	r3, [pc, #664]	; (8001b50 <HAL_RCC_OscConfig+0x2b0>)
 80018b6:	689a      	ldr	r2, [r3, #8]
 80018b8:	f002 020c 	and.w	r2, r2, #12
 80018bc:	2a04      	cmp	r2, #4
 80018be:	d010      	beq.n	80018e2 <HAL_RCC_OscConfig+0x42>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80018c0:	689a      	ldr	r2, [r3, #8]
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80018c2:	f002 020c 	and.w	r2, r2, #12
 80018c6:	2a08      	cmp	r2, #8
 80018c8:	d102      	bne.n	80018d0 <HAL_RCC_OscConfig+0x30>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80018ca:	685b      	ldr	r3, [r3, #4]
 80018cc:	0258      	lsls	r0, r3, #9
 80018ce:	d408      	bmi.n	80018e2 <HAL_RCC_OscConfig+0x42>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80018d0:	4a9f      	ldr	r2, [pc, #636]	; (8001b50 <HAL_RCC_OscConfig+0x2b0>)
 80018d2:	6893      	ldr	r3, [r2, #8]
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80018d4:	f003 030c 	and.w	r3, r3, #12
 80018d8:	2b0c      	cmp	r3, #12
 80018da:	d10b      	bne.n	80018f4 <HAL_RCC_OscConfig+0x54>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80018dc:	6853      	ldr	r3, [r2, #4]
 80018de:	0259      	lsls	r1, r3, #9
 80018e0:	d508      	bpl.n	80018f4 <HAL_RCC_OscConfig+0x54>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80018e2:	4b9b      	ldr	r3, [pc, #620]	; (8001b50 <HAL_RCC_OscConfig+0x2b0>)
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	039a      	lsls	r2, r3, #14
 80018e8:	d5e0      	bpl.n	80018ac <HAL_RCC_OscConfig+0xc>
 80018ea:	6863      	ldr	r3, [r4, #4]
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d1dd      	bne.n	80018ac <HAL_RCC_OscConfig+0xc>
      {
        return HAL_ERROR;
 80018f0:	2001      	movs	r0, #1
 80018f2:	e154      	b.n	8001b9e <HAL_RCC_OscConfig+0x2fe>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80018f4:	4b97      	ldr	r3, [pc, #604]	; (8001b54 <HAL_RCC_OscConfig+0x2b4>)
 80018f6:	7922      	ldrb	r2, [r4, #4]
 80018f8:	701a      	strb	r2, [r3, #0]
      
      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80018fa:	6863      	ldr	r3, [r4, #4]
 80018fc:	b16b      	cbz	r3, 800191a <HAL_RCC_OscConfig+0x7a>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80018fe:	f7ff fb81 	bl	8001004 <HAL_GetTick>
      
        /* Wait till HSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001902:	4d93      	ldr	r5, [pc, #588]	; (8001b50 <HAL_RCC_OscConfig+0x2b0>)
      
      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001904:	4606      	mov	r6, r0
      
        /* Wait till HSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001906:	682b      	ldr	r3, [r5, #0]
 8001908:	039b      	lsls	r3, r3, #14
 800190a:	d4cf      	bmi.n	80018ac <HAL_RCC_OscConfig+0xc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800190c:	f7ff fb7a 	bl	8001004 <HAL_GetTick>
 8001910:	1b80      	subs	r0, r0, r6
 8001912:	2864      	cmp	r0, #100	; 0x64
 8001914:	d9f7      	bls.n	8001906 <HAL_RCC_OscConfig+0x66>
          {
            return HAL_TIMEOUT;
 8001916:	2003      	movs	r0, #3
 8001918:	e141      	b.n	8001b9e <HAL_RCC_OscConfig+0x2fe>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800191a:	f7ff fb73 	bl	8001004 <HAL_GetTick>

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800191e:	4d8c      	ldr	r5, [pc, #560]	; (8001b50 <HAL_RCC_OscConfig+0x2b0>)
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001920:	4606      	mov	r6, r0

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001922:	682b      	ldr	r3, [r5, #0]
 8001924:	039f      	lsls	r7, r3, #14
 8001926:	d5c1      	bpl.n	80018ac <HAL_RCC_OscConfig+0xc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001928:	f7ff fb6c 	bl	8001004 <HAL_GetTick>
 800192c:	1b80      	subs	r0, r0, r6
 800192e:	2864      	cmp	r0, #100	; 0x64
 8001930:	d9f7      	bls.n	8001922 <HAL_RCC_OscConfig+0x82>
 8001932:	e7f0      	b.n	8001916 <HAL_RCC_OscConfig+0x76>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8001934:	4b86      	ldr	r3, [pc, #536]	; (8001b50 <HAL_RCC_OscConfig+0x2b0>)
 8001936:	689a      	ldr	r2, [r3, #8]
 8001938:	f012 0f0c 	tst.w	r2, #12
 800193c:	d010      	beq.n	8001960 <HAL_RCC_OscConfig+0xc0>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800193e:	689a      	ldr	r2, [r3, #8]
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8001940:	f002 020c 	and.w	r2, r2, #12
 8001944:	2a08      	cmp	r2, #8
 8001946:	d102      	bne.n	800194e <HAL_RCC_OscConfig+0xae>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001948:	685b      	ldr	r3, [r3, #4]
 800194a:	0258      	lsls	r0, r3, #9
 800194c:	d508      	bpl.n	8001960 <HAL_RCC_OscConfig+0xc0>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800194e:	4a80      	ldr	r2, [pc, #512]	; (8001b50 <HAL_RCC_OscConfig+0x2b0>)
 8001950:	6893      	ldr	r3, [r2, #8]
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001952:	f003 030c 	and.w	r3, r3, #12
 8001956:	2b0c      	cmp	r3, #12
 8001958:	d117      	bne.n	800198a <HAL_RCC_OscConfig+0xea>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800195a:	6853      	ldr	r3, [r2, #4]
 800195c:	0259      	lsls	r1, r3, #9
 800195e:	d414      	bmi.n	800198a <HAL_RCC_OscConfig+0xea>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001960:	4b7b      	ldr	r3, [pc, #492]	; (8001b50 <HAL_RCC_OscConfig+0x2b0>)
 8001962:	681a      	ldr	r2, [r3, #0]
 8001964:	0792      	lsls	r2, r2, #30
 8001966:	d502      	bpl.n	800196e <HAL_RCC_OscConfig+0xce>
 8001968:	68e2      	ldr	r2, [r4, #12]
 800196a:	2a01      	cmp	r2, #1
 800196c:	d1c0      	bne.n	80018f0 <HAL_RCC_OscConfig+0x50>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800196e:	681a      	ldr	r2, [r3, #0]
 8001970:	21f8      	movs	r1, #248	; 0xf8
 8001972:	fa91 f1a1 	rbit	r1, r1
 8001976:	6920      	ldr	r0, [r4, #16]
 8001978:	fab1 f181 	clz	r1, r1
 800197c:	fa00 f101 	lsl.w	r1, r0, r1
 8001980:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 8001984:	430a      	orrs	r2, r1
 8001986:	601a      	str	r2, [r3, #0]
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001988:	e02e      	b.n	80019e8 <HAL_RCC_OscConfig+0x148>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800198a:	68e2      	ldr	r2, [r4, #12]
 800198c:	4b72      	ldr	r3, [pc, #456]	; (8001b58 <HAL_RCC_OscConfig+0x2b8>)
 800198e:	b1ea      	cbz	r2, 80019cc <HAL_RCC_OscConfig+0x12c>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001990:	2201      	movs	r2, #1
 8001992:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001994:	f7ff fb36 	bl	8001004 <HAL_GetTick>

        /* Wait till HSI is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001998:	4d6d      	ldr	r5, [pc, #436]	; (8001b50 <HAL_RCC_OscConfig+0x2b0>)
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800199a:	4606      	mov	r6, r0

        /* Wait till HSI is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800199c:	682b      	ldr	r3, [r5, #0]
 800199e:	486c      	ldr	r0, [pc, #432]	; (8001b50 <HAL_RCC_OscConfig+0x2b0>)
 80019a0:	079b      	lsls	r3, r3, #30
 80019a2:	d405      	bmi.n	80019b0 <HAL_RCC_OscConfig+0x110>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80019a4:	f7ff fb2e 	bl	8001004 <HAL_GetTick>
 80019a8:	1b80      	subs	r0, r0, r6
 80019aa:	2802      	cmp	r0, #2
 80019ac:	d9f6      	bls.n	800199c <HAL_RCC_OscConfig+0xfc>
 80019ae:	e7b2      	b.n	8001916 <HAL_RCC_OscConfig+0x76>
            return HAL_TIMEOUT;
          }       
        } 
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80019b0:	6803      	ldr	r3, [r0, #0]
 80019b2:	22f8      	movs	r2, #248	; 0xf8
 80019b4:	fa92 f2a2 	rbit	r2, r2
 80019b8:	6921      	ldr	r1, [r4, #16]
 80019ba:	fab2 f282 	clz	r2, r2
 80019be:	fa01 f202 	lsl.w	r2, r1, r2
 80019c2:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80019c6:	4313      	orrs	r3, r2
 80019c8:	6003      	str	r3, [r0, #0]
 80019ca:	e00d      	b.n	80019e8 <HAL_RCC_OscConfig+0x148>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80019cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019ce:	f7ff fb19 	bl	8001004 <HAL_GetTick>
      
        /* Wait till HSI is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80019d2:	4d5f      	ldr	r5, [pc, #380]	; (8001b50 <HAL_RCC_OscConfig+0x2b0>)
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019d4:	4606      	mov	r6, r0
      
        /* Wait till HSI is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80019d6:	682b      	ldr	r3, [r5, #0]
 80019d8:	079f      	lsls	r7, r3, #30
 80019da:	d505      	bpl.n	80019e8 <HAL_RCC_OscConfig+0x148>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80019dc:	f7ff fb12 	bl	8001004 <HAL_GetTick>
 80019e0:	1b80      	subs	r0, r0, r6
 80019e2:	2802      	cmp	r0, #2
 80019e4:	d9f7      	bls.n	80019d6 <HAL_RCC_OscConfig+0x136>
 80019e6:	e796      	b.n	8001916 <HAL_RCC_OscConfig+0x76>
        } 
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80019e8:	6823      	ldr	r3, [r4, #0]
 80019ea:	071e      	lsls	r6, r3, #28
 80019ec:	d403      	bmi.n	80019f6 <HAL_RCC_OscConfig+0x156>
        }       
      } 
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80019ee:	6823      	ldr	r3, [r4, #0]
 80019f0:	075d      	lsls	r5, r3, #29
 80019f2:	d545      	bpl.n	8001a80 <HAL_RCC_OscConfig+0x1e0>
 80019f4:	e01f      	b.n	8001a36 <HAL_RCC_OscConfig+0x196>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80019f6:	6962      	ldr	r2, [r4, #20]
 80019f8:	4b58      	ldr	r3, [pc, #352]	; (8001b5c <HAL_RCC_OscConfig+0x2bc>)
 80019fa:	b172      	cbz	r2, 8001a1a <HAL_RCC_OscConfig+0x17a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80019fc:	2201      	movs	r2, #1
 80019fe:	601a      	str	r2, [r3, #0]
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a00:	f7ff fb00 	bl	8001004 <HAL_GetTick>
      
      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a04:	4d52      	ldr	r5, [pc, #328]	; (8001b50 <HAL_RCC_OscConfig+0x2b0>)
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a06:	4606      	mov	r6, r0
      
      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a08:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8001a0a:	0798      	lsls	r0, r3, #30
 8001a0c:	d4ef      	bmi.n	80019ee <HAL_RCC_OscConfig+0x14e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001a0e:	f7ff faf9 	bl	8001004 <HAL_GetTick>
 8001a12:	1b80      	subs	r0, r0, r6
 8001a14:	2802      	cmp	r0, #2
 8001a16:	d9f7      	bls.n	8001a08 <HAL_RCC_OscConfig+0x168>
 8001a18:	e77d      	b.n	8001916 <HAL_RCC_OscConfig+0x76>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001a1a:	601a      	str	r2, [r3, #0]
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a1c:	f7ff faf2 	bl	8001004 <HAL_GetTick>
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001a20:	4d4b      	ldr	r5, [pc, #300]	; (8001b50 <HAL_RCC_OscConfig+0x2b0>)
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a22:	4606      	mov	r6, r0
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001a24:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8001a26:	0799      	lsls	r1, r3, #30
 8001a28:	d5e1      	bpl.n	80019ee <HAL_RCC_OscConfig+0x14e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001a2a:	f7ff faeb 	bl	8001004 <HAL_GetTick>
 8001a2e:	1b80      	subs	r0, r0, r6
 8001a30:	2802      	cmp	r0, #2
 8001a32:	d9f7      	bls.n	8001a24 <HAL_RCC_OscConfig+0x184>
 8001a34:	e76f      	b.n	8001916 <HAL_RCC_OscConfig+0x76>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
    
    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8001a36:	2300      	movs	r3, #0
 8001a38:	9301      	str	r3, [sp, #4]
 8001a3a:	4b45      	ldr	r3, [pc, #276]	; (8001b50 <HAL_RCC_OscConfig+0x2b0>)
    
    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8001a3c:	4d48      	ldr	r5, [pc, #288]	; (8001b60 <HAL_RCC_OscConfig+0x2c0>)
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
    
    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8001a3e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001a40:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001a44:	641a      	str	r2, [r3, #64]	; 0x40
 8001a46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a48:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a4c:	9301      	str	r3, [sp, #4]
 8001a4e:	9b01      	ldr	r3, [sp, #4]
    
    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8001a50:	682b      	ldr	r3, [r5, #0]
 8001a52:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001a56:	602b      	str	r3, [r5, #0]
    
    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001a58:	f7ff fad4 	bl	8001004 <HAL_GetTick>
 8001a5c:	4606      	mov	r6, r0
    
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8001a5e:	682b      	ldr	r3, [r5, #0]
 8001a60:	05da      	lsls	r2, r3, #23
 8001a62:	d510      	bpl.n	8001a86 <HAL_RCC_OscConfig+0x1e6>
        return HAL_TIMEOUT;
      }
    }
    
    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001a64:	4b3f      	ldr	r3, [pc, #252]	; (8001b64 <HAL_RCC_OscConfig+0x2c4>)
 8001a66:	7a22      	ldrb	r2, [r4, #8]
 8001a68:	701a      	strb	r2, [r3, #0]
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001a6a:	68a3      	ldr	r3, [r4, #8]
 8001a6c:	b1bb      	cbz	r3, 8001a9e <HAL_RCC_OscConfig+0x1fe>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a6e:	f7ff fac9 	bl	8001004 <HAL_GetTick>
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001a72:	4d37      	ldr	r5, [pc, #220]	; (8001b50 <HAL_RCC_OscConfig+0x2b0>)
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a74:	4606      	mov	r6, r0
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001a76:	f241 3788 	movw	r7, #5000	; 0x1388
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001a7a:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8001a7c:	079b      	lsls	r3, r3, #30
 8001a7e:	d508      	bpl.n	8001a92 <HAL_RCC_OscConfig+0x1f2>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001a80:	69a2      	ldr	r2, [r4, #24]
 8001a82:	b9da      	cbnz	r2, 8001abc <HAL_RCC_OscConfig+0x21c>
 8001a84:	e062      	b.n	8001b4c <HAL_RCC_OscConfig+0x2ac>
    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
    
    while((PWR->CR & PWR_CR_DBP) == RESET)
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8001a86:	f7ff fabd 	bl	8001004 <HAL_GetTick>
 8001a8a:	1b80      	subs	r0, r0, r6
 8001a8c:	2802      	cmp	r0, #2
 8001a8e:	d9e6      	bls.n	8001a5e <HAL_RCC_OscConfig+0x1be>
 8001a90:	e741      	b.n	8001916 <HAL_RCC_OscConfig+0x76>
      tickstart = HAL_GetTick();
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001a92:	f7ff fab7 	bl	8001004 <HAL_GetTick>
 8001a96:	1b80      	subs	r0, r0, r6
 8001a98:	42b8      	cmp	r0, r7
 8001a9a:	d9ee      	bls.n	8001a7a <HAL_RCC_OscConfig+0x1da>
 8001a9c:	e73b      	b.n	8001916 <HAL_RCC_OscConfig+0x76>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a9e:	f7ff fab1 	bl	8001004 <HAL_GetTick>
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001aa2:	4d2b      	ldr	r5, [pc, #172]	; (8001b50 <HAL_RCC_OscConfig+0x2b0>)
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001aa4:	4606      	mov	r6, r0
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001aa6:	f241 3788 	movw	r7, #5000	; 0x1388
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001aaa:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8001aac:	0798      	lsls	r0, r3, #30
 8001aae:	d5e7      	bpl.n	8001a80 <HAL_RCC_OscConfig+0x1e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001ab0:	f7ff faa8 	bl	8001004 <HAL_GetTick>
 8001ab4:	1b80      	subs	r0, r0, r6
 8001ab6:	42b8      	cmp	r0, r7
 8001ab8:	d9f7      	bls.n	8001aaa <HAL_RCC_OscConfig+0x20a>
 8001aba:	e72c      	b.n	8001916 <HAL_RCC_OscConfig+0x76>
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001abc:	4d24      	ldr	r5, [pc, #144]	; (8001b50 <HAL_RCC_OscConfig+0x2b0>)
 8001abe:	68ab      	ldr	r3, [r5, #8]
 8001ac0:	f003 030c 	and.w	r3, r3, #12
 8001ac4:	2b08      	cmp	r3, #8
 8001ac6:	f43f af13 	beq.w	80018f0 <HAL_RCC_OscConfig+0x50>
 8001aca:	4e27      	ldr	r6, [pc, #156]	; (8001b68 <HAL_RCC_OscConfig+0x2c8>)
 8001acc:	2300      	movs	r3, #0
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001ace:	2a02      	cmp	r2, #2
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
      
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ad0:	6033      	str	r3, [r6, #0]
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001ad2:	d158      	bne.n	8001b86 <HAL_RCC_OscConfig+0x2e6>
      
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
        
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ad4:	f7ff fa96 	bl	8001004 <HAL_GetTick>
 8001ad8:	4680      	mov	r8, r0
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001ada:	682b      	ldr	r3, [r5, #0]
 8001adc:	4f1c      	ldr	r7, [pc, #112]	; (8001b50 <HAL_RCC_OscConfig+0x2b0>)
 8001ade:	0199      	lsls	r1, r3, #6
 8001ae0:	d444      	bmi.n	8001b6c <HAL_RCC_OscConfig+0x2cc>
 8001ae2:	f647 72c0 	movw	r2, #32704	; 0x7fc0
 8001ae6:	fa92 f2a2 	rbit	r2, r2
 8001aea:	f44f 3340 	mov.w	r3, #196608	; 0x30000
            return HAL_TIMEOUT;
          }
        }        

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001aee:	fab2 fc82 	clz	ip, r2
 8001af2:	fa93 f3a3 	rbit	r3, r3
 8001af6:	f04f 6170 	mov.w	r1, #251658240	; 0xf000000
 8001afa:	fab3 fe83 	clz	lr, r3
 8001afe:	fa91 f1a1 	rbit	r1, r1
 8001b02:	f04f 42e0 	mov.w	r2, #1879048192	; 0x70000000
 8001b06:	fab1 f581 	clz	r5, r1
 8001b0a:	fa92 f2a2 	rbit	r2, r2
 8001b0e:	69e3      	ldr	r3, [r4, #28]
 8001b10:	fab2 f082 	clz	r0, r2
 8001b14:	6a22      	ldr	r2, [r4, #32]
 8001b16:	ea43 0102 	orr.w	r1, r3, r2
 8001b1a:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001b1c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001b1e:	fa02 f20c 	lsl.w	r2, r2, ip
 8001b22:	4311      	orrs	r1, r2
 8001b24:	085a      	lsrs	r2, r3, #1
 8001b26:	3a01      	subs	r2, #1
 8001b28:	fa02 f30e 	lsl.w	r3, r2, lr
 8001b2c:	430b      	orrs	r3, r1
 8001b2e:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8001b30:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8001b32:	40a9      	lsls	r1, r5
 8001b34:	430b      	orrs	r3, r1
 8001b36:	4082      	lsls	r2, r0
 8001b38:	4313      	orrs	r3, r2
 8001b3a:	607b      	str	r3, [r7, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001b3c:	2301      	movs	r3, #1
 8001b3e:	6033      	str	r3, [r6, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b40:	f7ff fa60 	bl	8001004 <HAL_GetTick>
 8001b44:	4604      	mov	r4, r0
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001b46:	683b      	ldr	r3, [r7, #0]
 8001b48:	019a      	lsls	r2, r3, #6
 8001b4a:	d516      	bpl.n	8001b7a <HAL_RCC_OscConfig+0x2da>
    else
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
 8001b4c:	2000      	movs	r0, #0
 8001b4e:	e026      	b.n	8001b9e <HAL_RCC_OscConfig+0x2fe>
 8001b50:	40023800 	.word	0x40023800
 8001b54:	40023802 	.word	0x40023802
 8001b58:	42470000 	.word	0x42470000
 8001b5c:	42470e80 	.word	0x42470e80
 8001b60:	40007000 	.word	0x40007000
 8001b64:	40023870 	.word	0x40023870
 8001b68:	42470060 	.word	0x42470060
        tickstart = HAL_GetTick();
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001b6c:	f7ff fa4a 	bl	8001004 <HAL_GetTick>
 8001b70:	ebc8 0000 	rsb	r0, r8, r0
 8001b74:	2802      	cmp	r0, #2
 8001b76:	d9b0      	bls.n	8001ada <HAL_RCC_OscConfig+0x23a>
 8001b78:	e6cd      	b.n	8001916 <HAL_RCC_OscConfig+0x76>
        tickstart = HAL_GetTick();
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001b7a:	f7ff fa43 	bl	8001004 <HAL_GetTick>
 8001b7e:	1b00      	subs	r0, r0, r4
 8001b80:	2802      	cmp	r0, #2
 8001b82:	d9e0      	bls.n	8001b46 <HAL_RCC_OscConfig+0x2a6>
 8001b84:	e6c7      	b.n	8001916 <HAL_RCC_OscConfig+0x76>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b86:	f7ff fa3d 	bl	8001004 <HAL_GetTick>
 8001b8a:	4604      	mov	r4, r0
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001b8c:	682b      	ldr	r3, [r5, #0]
 8001b8e:	019b      	lsls	r3, r3, #6
 8001b90:	d5dc      	bpl.n	8001b4c <HAL_RCC_OscConfig+0x2ac>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001b92:	f7ff fa37 	bl	8001004 <HAL_GetTick>
 8001b96:	1b00      	subs	r0, r0, r4
 8001b98:	2802      	cmp	r0, #2
 8001b9a:	d9f7      	bls.n	8001b8c <HAL_RCC_OscConfig+0x2ec>
 8001b9c:	e6bb      	b.n	8001916 <HAL_RCC_OscConfig+0x76>
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
}
 8001b9e:	b002      	add	sp, #8
 8001ba0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08001ba4 <HAL_RCC_GetSysClockFreq>:
  uint32_t pllp = 0U;
  uint32_t pllr = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001ba4:	4930      	ldr	r1, [pc, #192]	; (8001c68 <HAL_RCC_GetSysClockFreq+0xc4>)
 8001ba6:	6888      	ldr	r0, [r1, #8]
 8001ba8:	f000 000c 	and.w	r0, r0, #12
 8001bac:	2808      	cmp	r0, #8
 8001bae:	d008      	beq.n	8001bc2 <HAL_RCC_GetSysClockFreq+0x1e>
 8001bb0:	280c      	cmp	r0, #12
 8001bb2:	d02f      	beq.n	8001c14 <HAL_RCC_GetSysClockFreq+0x70>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001bb4:	4a2d      	ldr	r2, [pc, #180]	; (8001c6c <HAL_RCC_GetSysClockFreq+0xc8>)
 8001bb6:	4b2e      	ldr	r3, [pc, #184]	; (8001c70 <HAL_RCC_GetSysClockFreq+0xcc>)
 8001bb8:	2804      	cmp	r0, #4
 8001bba:	bf0c      	ite	eq
 8001bbc:	4618      	moveq	r0, r3
 8001bbe:	4610      	movne	r0, r2
 8001bc0:	4770      	bx	lr
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001bc2:	6848      	ldr	r0, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001bc4:	684b      	ldr	r3, [r1, #4]
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001bc6:	f000 003f 	and.w	r0, r0, #63	; 0x3f
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001bca:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 8001bce:	f647 72c0 	movw	r2, #32704	; 0x7fc0
      {
        /* HSE used as PLL clock source */
        pllvco = ((HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));
 8001bd2:	684b      	ldr	r3, [r1, #4]
 8001bd4:	fa92 f2a2 	rbit	r2, r2
 8001bd8:	f647 71c0 	movw	r1, #32704	; 0x7fc0
 8001bdc:	fab2 f282 	clz	r2, r2
 8001be0:	ea01 0103 	and.w	r1, r1, r3
 8001be4:	fa21 f102 	lsr.w	r1, r1, r2
 8001be8:	bf14      	ite	ne
 8001bea:	4a21      	ldrne	r2, [pc, #132]	; (8001c70 <HAL_RCC_GetSysClockFreq+0xcc>)
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = ((HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));    
 8001bec:	4a1f      	ldreq	r2, [pc, #124]	; (8001c6c <HAL_RCC_GetSysClockFreq+0xc8>)
 8001bee:	fbb2 f0f0 	udiv	r0, r2, r0
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> POSITION_VAL(RCC_PLLCFGR_PLLP)) + 1U) *2U);
 8001bf2:	4a1d      	ldr	r2, [pc, #116]	; (8001c68 <HAL_RCC_GetSysClockFreq+0xc4>)
        pllvco = ((HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = ((HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));    
 8001bf4:	fb00 f301 	mul.w	r3, r0, r1
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> POSITION_VAL(RCC_PLLCFGR_PLLP)) + 1U) *2U);
 8001bf8:	6852      	ldr	r2, [r2, #4]
 8001bfa:	f44f 3040 	mov.w	r0, #196608	; 0x30000
 8001bfe:	fa90 f0a0 	rbit	r0, r0
 8001c02:	fab0 f080 	clz	r0, r0
      
      sysclockfreq = pllvco/pllp;
 8001c06:	f402 3240 	and.w	r2, r2, #196608	; 0x30000
 8001c0a:	fa22 f000 	lsr.w	r0, r2, r0
 8001c0e:	3001      	adds	r0, #1
 8001c10:	0040      	lsls	r0, r0, #1
 8001c12:	e025      	b.n	8001c60 <HAL_RCC_GetSysClockFreq+0xbc>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001c14:	6848      	ldr	r0, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001c16:	684b      	ldr	r3, [r1, #4]
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001c18:	f000 003f 	and.w	r0, r0, #63	; 0x3f
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001c1c:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 8001c20:	f647 72c0 	movw	r2, #32704	; 0x7fc0
      {
        /* HSE used as PLL clock source */
        pllvco = ((HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));
 8001c24:	684b      	ldr	r3, [r1, #4]
 8001c26:	fa92 f2a2 	rbit	r2, r2
 8001c2a:	f647 71c0 	movw	r1, #32704	; 0x7fc0
 8001c2e:	fab2 f282 	clz	r2, r2
 8001c32:	ea01 0103 	and.w	r1, r1, r3
 8001c36:	fa21 f102 	lsr.w	r1, r1, r2
 8001c3a:	bf14      	ite	ne
 8001c3c:	4a0c      	ldrne	r2, [pc, #48]	; (8001c70 <HAL_RCC_GetSysClockFreq+0xcc>)
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = ((HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));
 8001c3e:	4a0b      	ldreq	r2, [pc, #44]	; (8001c6c <HAL_RCC_GetSysClockFreq+0xc8>)
 8001c40:	fbb2 f0f0 	udiv	r0, r2, r0
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> POSITION_VAL(RCC_PLLCFGR_PLLR));
 8001c44:	4a08      	ldr	r2, [pc, #32]	; (8001c68 <HAL_RCC_GetSysClockFreq+0xc4>)
        pllvco = ((HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = ((HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));
 8001c46:	fb00 f301 	mul.w	r3, r0, r1
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> POSITION_VAL(RCC_PLLCFGR_PLLR));
 8001c4a:	6852      	ldr	r2, [r2, #4]
 8001c4c:	f04f 40e0 	mov.w	r0, #1879048192	; 0x70000000
 8001c50:	fa90 f0a0 	rbit	r0, r0
 8001c54:	fab0 f080 	clz	r0, r0
      
      sysclockfreq = pllvco/pllr;
 8001c58:	f002 42e0 	and.w	r2, r2, #1879048192	; 0x70000000
 8001c5c:	fa22 f000 	lsr.w	r0, r2, r0
 8001c60:	fbb3 f0f0 	udiv	r0, r3, r0
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8001c64:	4770      	bx	lr
 8001c66:	bf00      	nop
 8001c68:	40023800 	.word	0x40023800
 8001c6c:	00f42400 	.word	0x00f42400
 8001c70:	007a1200 	.word	0x007a1200

08001c74 <create_cars_characters>:

Position HERO_DEFAULT_POSITION = {row:3, col:20};
Position SCORE_DEFAULT_POSITION = {row:1, col:1};
Position LEVEL_DEFAULT_POSITION = {row:4, col:1};

void create_cars_characters() {
 8001c74:	b508      	push	{r3, lr}
	create_new_character(DISPLAY_CUSTOM_CHAR_POSITION, CAR_CHAR_DEFINITIONS);
 8001c76:	4905      	ldr	r1, [pc, #20]	; (8001c8c <create_cars_characters+0x18>)
 8001c78:	2000      	movs	r0, #0
 8001c7a:	f000 f9d9 	bl	8002030 <create_new_character>
	create_new_character(DISPLAY_CUSTOM_CHAR_POSITION_2, HERO_CAR_CHAR_DEFINITIONS);
 8001c7e:	4904      	ldr	r1, [pc, #16]	; (8001c90 <create_cars_characters+0x1c>)
 8001c80:	2001      	movs	r0, #1
}
 8001c82:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
Position SCORE_DEFAULT_POSITION = {row:1, col:1};
Position LEVEL_DEFAULT_POSITION = {row:4, col:1};

void create_cars_characters() {
	create_new_character(DISPLAY_CUSTOM_CHAR_POSITION, CAR_CHAR_DEFINITIONS);
	create_new_character(DISPLAY_CUSTOM_CHAR_POSITION_2, HERO_CAR_CHAR_DEFINITIONS);
 8001c86:	f000 b9d3 	b.w	8002030 <create_new_character>
 8001c8a:	bf00      	nop
 8001c8c:	20000012 	.word	0x20000012
 8001c90:	2000000a 	.word	0x2000000a

08001c94 <show_you_died_message>:
}

void show_you_died_message() {
 8001c94:	b507      	push	{r0, r1, r2, lr}
	clear_display();
 8001c96:	f000 f9bd 	bl	8002014 <clear_display>
	display_cmd_delay(10);
 8001c9a:	200a      	movs	r0, #10
 8001c9c:	f000 face 	bl	800223c <display_cmd_delay>
	char *message = "You died stupid!";
	Position pos = {row:2,col:3};
 8001ca0:	4b0c      	ldr	r3, [pc, #48]	; (8001cd4 <show_you_died_message+0x40>)
 8001ca2:	f833 2b02 	ldrh.w	r2, [r3], #2
 8001ca6:	f8ad 2000 	strh.w	r2, [sp]
	char *messager = ":(";
    Position posi = {row:3,col:10};
 8001caa:	881b      	ldrh	r3, [r3, #0]

	set_cursor_position(pos);
 8001cac:	9800      	ldr	r0, [sp, #0]
	clear_display();
	display_cmd_delay(10);
	char *message = "You died stupid!";
	Position pos = {row:2,col:3};
	char *messager = ":(";
    Position posi = {row:3,col:10};
 8001cae:	f8ad 3004 	strh.w	r3, [sp, #4]

	set_cursor_position(pos);
 8001cb2:	f000 fa01 	bl	80020b8 <set_cursor_position>
	default_transmit(message, strlen(message));
 8001cb6:	2110      	movs	r1, #16
 8001cb8:	4807      	ldr	r0, [pc, #28]	; (8001cd8 <show_you_died_message+0x44>)
 8001cba:	f000 f98f 	bl	8001fdc <default_transmit>
	set_cursor_position(posi);
 8001cbe:	9801      	ldr	r0, [sp, #4]
 8001cc0:	f000 f9fa 	bl	80020b8 <set_cursor_position>
	default_transmit(messager, strlen(messager));
 8001cc4:	4805      	ldr	r0, [pc, #20]	; (8001cdc <show_you_died_message+0x48>)
 8001cc6:	2102      	movs	r1, #2
}
 8001cc8:	b003      	add	sp, #12
 8001cca:	f85d eb04 	ldr.w	lr, [sp], #4
    Position posi = {row:3,col:10};

	set_cursor_position(pos);
	default_transmit(message, strlen(message));
	set_cursor_position(posi);
	default_transmit(messager, strlen(messager));
 8001cce:	f000 b985 	b.w	8001fdc <default_transmit>
 8001cd2:	bf00      	nop
 8001cd4:	08007088 	.word	0x08007088
 8001cd8:	080070b8 	.word	0x080070b8
 8001cdc:	080070c9 	.word	0x080070c9

08001ce0 <show_error_message>:
}

void show_error_message(char *error_message, uint8_t length) {
 8001ce0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8001ce2:	4604      	mov	r4, r0
 8001ce4:	460d      	mov	r5, r1
	clear_display();
 8001ce6:	f000 f995 	bl	8002014 <clear_display>
	Position pos = {row:2,col:3};
 8001cea:	4b07      	ldr	r3, [pc, #28]	; (8001d08 <show_error_message+0x28>)
 8001cec:	881b      	ldrh	r3, [r3, #0]
 8001cee:	f8ad 3004 	strh.w	r3, [sp, #4]

	set_cursor_position(pos);
 8001cf2:	9801      	ldr	r0, [sp, #4]
 8001cf4:	f000 f9e0 	bl	80020b8 <set_cursor_position>
	default_transmit(error_message, length);
 8001cf8:	4629      	mov	r1, r5
 8001cfa:	4620      	mov	r0, r4
}
 8001cfc:	b003      	add	sp, #12
 8001cfe:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
void show_error_message(char *error_message, uint8_t length) {
	clear_display();
	Position pos = {row:2,col:3};

	set_cursor_position(pos);
	default_transmit(error_message, length);
 8001d02:	f000 b96b 	b.w	8001fdc <default_transmit>
 8001d06:	bf00      	nop
 8001d08:	08007088 	.word	0x08007088

08001d0c <print_hero_car>:
}

void print_hero_car(Car hero_car) {
 8001d0c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8001d0e:	e88d 0003 	stmia.w	sp, {r0, r1}
	if (set_cursor_position(hero_car.position)) {
 8001d12:	f000 f9d1 	bl	80020b8 <set_cursor_position>
 8001d16:	b138      	cbz	r0, 8001d28 <print_hero_car+0x1c>
		uint8_t params_car[] = {hero_car.char_addr};
 8001d18:	a804      	add	r0, sp, #16
 8001d1a:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8001d1e:	f800 3d04 	strb.w	r3, [r0, #-4]!
		default_transmit(params_car, 1);
 8001d22:	2101      	movs	r1, #1
 8001d24:	f000 f95a 	bl	8001fdc <default_transmit>
	}
}
 8001d28:	b005      	add	sp, #20
 8001d2a:	f85d fb04 	ldr.w	pc, [sp], #4
	...

08001d30 <print_score>:

void print_score(uint8_t score) {
 8001d30:	b507      	push	{r0, r1, r2, lr}
	char score_char[4];
	sprintf(score_char, "%04d", score);
 8001d32:	4602      	mov	r2, r0
 8001d34:	4909      	ldr	r1, [pc, #36]	; (8001d5c <print_score+0x2c>)
 8001d36:	a801      	add	r0, sp, #4
 8001d38:	f000 fc72 	bl	8002620 <sprintf>

	if (set_cursor_position(SCORE_DEFAULT_POSITION)) {
 8001d3c:	4b08      	ldr	r3, [pc, #32]	; (8001d60 <print_score+0x30>)
 8001d3e:	781a      	ldrb	r2, [r3, #0]
 8001d40:	7858      	ldrb	r0, [r3, #1]
 8001d42:	ea42 2000 	orr.w	r0, r2, r0, lsl #8
 8001d46:	f000 f9b7 	bl	80020b8 <set_cursor_position>
 8001d4a:	b120      	cbz	r0, 8001d56 <print_score+0x26>
		default_transmit(score_char, 4);
 8001d4c:	2104      	movs	r1, #4
 8001d4e:	eb0d 0001 	add.w	r0, sp, r1
 8001d52:	f000 f943 	bl	8001fdc <default_transmit>
	}
}
 8001d56:	b003      	add	sp, #12
 8001d58:	f85d fb04 	ldr.w	pc, [sp], #4
 8001d5c:	080070cc 	.word	0x080070cc
 8001d60:	20000006 	.word	0x20000006

08001d64 <print_level>:

void print_level(uint8_t level) {
 8001d64:	b507      	push	{r0, r1, r2, lr}
	char level_char[2];
	sprintf(level_char, "%02d", level);
 8001d66:	4602      	mov	r2, r0
 8001d68:	4909      	ldr	r1, [pc, #36]	; (8001d90 <print_level+0x2c>)
 8001d6a:	a801      	add	r0, sp, #4
 8001d6c:	f000 fc58 	bl	8002620 <sprintf>

	if (set_cursor_position(LEVEL_DEFAULT_POSITION)) {
 8001d70:	4b08      	ldr	r3, [pc, #32]	; (8001d94 <print_level+0x30>)
 8001d72:	781a      	ldrb	r2, [r3, #0]
 8001d74:	7858      	ldrb	r0, [r3, #1]
 8001d76:	ea42 2000 	orr.w	r0, r2, r0, lsl #8
 8001d7a:	f000 f99d 	bl	80020b8 <set_cursor_position>
 8001d7e:	b118      	cbz	r0, 8001d88 <print_level+0x24>
		default_transmit(level_char, 2);
 8001d80:	2102      	movs	r1, #2
 8001d82:	a801      	add	r0, sp, #4
 8001d84:	f000 f92a 	bl	8001fdc <default_transmit>
	}
}
 8001d88:	b003      	add	sp, #12
 8001d8a:	f85d fb04 	ldr.w	pc, [sp], #4
 8001d8e:	bf00      	nop
 8001d90:	080070d1 	.word	0x080070d1
 8001d94:	20000008 	.word	0x20000008

08001d98 <listen_hero_controls>:

Position move_car(Car car, uint8_t direction) {
	return move_char(car.position, car.char_addr, direction);
}

void listen_hero_controls(struct Car *hero_car, bool *busy) {
 8001d98:	b570      	push	{r4, r5, r6, lr}
 8001d9a:	4604      	mov	r4, r0
 8001d9c:	b086      	sub	sp, #24
 8001d9e:	460d      	mov	r5, r1
	if (HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_4) == GPIO_PIN_RESET && hero_car->position.row > 1 && !*busy) {
 8001da0:	481b      	ldr	r0, [pc, #108]	; (8001e10 <listen_hero_controls+0x78>)
 8001da2:	2110      	movs	r1, #16
 8001da4:	f7ff fa8a 	bl	80012bc <HAL_GPIO_ReadPin>
 8001da8:	b9a8      	cbnz	r0, 8001dd6 <listen_hero_controls+0x3e>
 8001daa:	7823      	ldrb	r3, [r4, #0]
 8001dac:	2b01      	cmp	r3, #1
 8001dae:	d912      	bls.n	8001dd6 <listen_hero_controls+0x3e>
 8001db0:	782e      	ldrb	r6, [r5, #0]
 8001db2:	b986      	cbnz	r6, 8001dd6 <listen_hero_controls+0x3e>
		*busy = true;
 8001db4:	2301      	movs	r3, #1
 8001db6:	702b      	strb	r3, [r5, #0]
 8001db8:	6820      	ldr	r0, [r4, #0]
 8001dba:	9002      	str	r0, [sp, #8]
		default_transmit(level_char, 2);
	}
}

Position move_car(Car car, uint8_t direction) {
	return move_char(car.position, car.char_addr, direction);
 8001dbc:	2210      	movs	r2, #16
 8001dbe:	7921      	ldrb	r1, [r4, #4]
 8001dc0:	9802      	ldr	r0, [sp, #8]
 8001dc2:	f000 f9b3 	bl	800212c <move_char>
 8001dc6:	f3c0 2307 	ubfx	r3, r0, #8, #8

void listen_hero_controls(struct Car *hero_car, bool *busy) {
	if (HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_4) == GPIO_PIN_RESET && hero_car->position.row > 1 && !*busy) {
		*busy = true;

		hero_car->position = move_car(*hero_car, DIRECTION_BOTTOM_TOP);
 8001dca:	7020      	strb	r0, [r4, #0]
 8001dcc:	7063      	strb	r3, [r4, #1]
		display_cmd_delay(90);
 8001dce:	205a      	movs	r0, #90	; 0x5a
 8001dd0:	f000 fa34 	bl	800223c <display_cmd_delay>
		*busy = false;
 8001dd4:	702e      	strb	r6, [r5, #0]
	}

	if (HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_5) == GPIO_PIN_RESET && hero_car->position.row < 4 && !*busy) {
 8001dd6:	2120      	movs	r1, #32
 8001dd8:	480d      	ldr	r0, [pc, #52]	; (8001e10 <listen_hero_controls+0x78>)
 8001dda:	f7ff fa6f 	bl	80012bc <HAL_GPIO_ReadPin>
 8001dde:	b9a8      	cbnz	r0, 8001e0c <listen_hero_controls+0x74>
 8001de0:	7823      	ldrb	r3, [r4, #0]
 8001de2:	2b03      	cmp	r3, #3
 8001de4:	d812      	bhi.n	8001e0c <listen_hero_controls+0x74>
 8001de6:	782e      	ldrb	r6, [r5, #0]
 8001de8:	b986      	cbnz	r6, 8001e0c <listen_hero_controls+0x74>
		*busy = true;
 8001dea:	2301      	movs	r3, #1
 8001dec:	702b      	strb	r3, [r5, #0]
 8001dee:	6820      	ldr	r0, [r4, #0]
 8001df0:	9004      	str	r0, [sp, #16]
		default_transmit(level_char, 2);
	}
}

Position move_car(Car car, uint8_t direction) {
	return move_char(car.position, car.char_addr, direction);
 8001df2:	2230      	movs	r2, #48	; 0x30
 8001df4:	7921      	ldrb	r1, [r4, #4]
 8001df6:	9804      	ldr	r0, [sp, #16]
 8001df8:	f000 f998 	bl	800212c <move_char>
 8001dfc:	f3c0 2307 	ubfx	r3, r0, #8, #8
	}

	if (HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_5) == GPIO_PIN_RESET && hero_car->position.row < 4 && !*busy) {
		*busy = true;

		hero_car->position = move_car(*hero_car, DIRECTION_TOP_BOTTOM);
 8001e00:	7020      	strb	r0, [r4, #0]
 8001e02:	7063      	strb	r3, [r4, #1]
		display_cmd_delay(90);
 8001e04:	205a      	movs	r0, #90	; 0x5a
 8001e06:	f000 fa19 	bl	800223c <display_cmd_delay>
		*busy = false;
 8001e0a:	702e      	strb	r6, [r5, #0]
	}
}
 8001e0c:	b006      	add	sp, #24
 8001e0e:	bd70      	pop	{r4, r5, r6, pc}
 8001e10:	40020c00 	.word	0x40020c00

08001e14 <level_send_cars>:

bool level_send_cars(Car cars[], struct Level *level, Car hero_car) {
 8001e14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001e18:	b089      	sub	sp, #36	; 0x24
 8001e1a:	460d      	mov	r5, r1
    bool died = false;
	uint32_t manual_delay_count = 0; // Delay "manual"
	bool move_cars = true;
	bool completed = false;
	bool controls_busy = false;
 8001e1c:	f10d 0a20 	add.w	sl, sp, #32
		display_cmd_delay(90);
		*busy = false;
	}
}

bool level_send_cars(Car cars[], struct Level *level, Car hero_car) {
 8001e20:	a902      	add	r1, sp, #8
    bool died = false;
	uint32_t manual_delay_count = 0; // Delay "manual"
	bool move_cars = true;
	bool completed = false;
	bool controls_busy = false;
 8001e22:	2700      	movs	r7, #0
		display_cmd_delay(90);
		*busy = false;
	}
}

bool level_send_cars(Car cars[], struct Level *level, Car hero_car) {
 8001e24:	e881 000c 	stmia.w	r1, {r2, r3}
    bool died = false;
	uint32_t manual_delay_count = 0; // Delay "manual"
	bool move_cars = true;
	bool completed = false;
	bool controls_busy = false;
 8001e28:	f80a 7d0d 	strb.w	r7, [sl, #-13]!
		display_cmd_delay(90);
		*busy = false;
	}
}

bool level_send_cars(Car cars[], struct Level *level, Car hero_car) {
 8001e2c:	4680      	mov	r8, r0

		for (uint8_t i = 0; i < level->cars_qtd; i++) {
			uint8_t min_col = level->cols_until_new_car + DEFAULT_CARS_START_COL;

			if ((i == 0 || cars[i-1].position.col > min_col) && move_cars) {
				cars[i].position = move_car(cars[i], DIRECTION_LEFT_RIGHT);
 8001e2e:	f04f 0b06 	mov.w	fp, #6
	bool completed = false;
	bool controls_busy = false;

	while (1) {
		manual_delay_count++;
		listen_hero_controls(&hero_car, &controls_busy);
 8001e32:	4651      	mov	r1, sl
 8001e34:	a802      	add	r0, sp, #8
 8001e36:	f7ff ffaf 	bl	8001d98 <listen_hero_controls>
		move_cars = (manual_delay_count % level->cars_speed) == 0;
 8001e3a:	88ab      	ldrh	r3, [r5, #4]
	bool move_cars = true;
	bool completed = false;
	bool controls_busy = false;

	while (1) {
		manual_delay_count++;
 8001e3c:	3701      	adds	r7, #1
		listen_hero_controls(&hero_car, &controls_busy);
		move_cars = (manual_delay_count % level->cars_speed) == 0;
 8001e3e:	fbb7 f4f3 	udiv	r4, r7, r3
 8001e42:	fb03 7414 	mls	r4, r3, r4, r7

		for (uint8_t i = 0; i < level->cars_qtd; i++) {
 8001e46:	2300      	movs	r3, #0
 8001e48:	9300      	str	r3, [sp, #0]
 8001e4a:	886a      	ldrh	r2, [r5, #2]
 8001e4c:	b2de      	uxtb	r6, r3
 8001e4e:	42b2      	cmp	r2, r6
 8001e50:	d948      	bls.n	8001ee4 <level_send_cars+0xd0>
			uint8_t min_col = level->cols_until_new_car + DEFAULT_CARS_START_COL;

			if ((i == 0 || cars[i-1].position.col > min_col) && move_cars) {
 8001e52:	b146      	cbz	r6, 8001e66 <level_send_cars+0x52>
 8001e54:	79aa      	ldrb	r2, [r5, #6]
 8001e56:	fb0b 8106 	mla	r1, fp, r6, r8
 8001e5a:	3204      	adds	r2, #4
 8001e5c:	f811 1c05 	ldrb.w	r1, [r1, #-5]
 8001e60:	b2d2      	uxtb	r2, r2
 8001e62:	4291      	cmp	r1, r2
 8001e64:	d93a      	bls.n	8001edc <level_send_cars+0xc8>
 8001e66:	2c00      	cmp	r4, #0
 8001e68:	d138      	bne.n	8001edc <level_send_cars+0xc8>
				cars[i].position = move_car(cars[i], DIRECTION_LEFT_RIGHT);
 8001e6a:	fb0b f606 	mul.w	r6, fp, r6
 8001e6e:	eb08 0906 	add.w	r9, r8, r6
 8001e72:	9301      	str	r3, [sp, #4]
 8001e74:	f8d9 0000 	ldr.w	r0, [r9]
 8001e78:	f8b9 2004 	ldrh.w	r2, [r9, #4]
 8001e7c:	9006      	str	r0, [sp, #24]
 8001e7e:	f8ad 201c 	strh.w	r2, [sp, #28]
		default_transmit(level_char, 2);
	}
}

Position move_car(Car car, uint8_t direction) {
	return move_char(car.position, car.char_addr, direction);
 8001e82:	f899 1004 	ldrb.w	r1, [r9, #4]
 8001e86:	9806      	ldr	r0, [sp, #24]
 8001e88:	2203      	movs	r2, #3
 8001e8a:	f000 f94f 	bl	800212c <move_char>
 8001e8e:	f3c0 2207 	ubfx	r2, r0, #8, #8

		for (uint8_t i = 0; i < level->cars_qtd; i++) {
			uint8_t min_col = level->cols_until_new_car + DEFAULT_CARS_START_COL;

			if ((i == 0 || cars[i-1].position.col > min_col) && move_cars) {
				cars[i].position = move_car(cars[i], DIRECTION_LEFT_RIGHT);
 8001e92:	f808 0006 	strb.w	r0, [r8, r6]
 8001e96:	f889 2001 	strb.w	r2, [r9, #1]

				if (compare_positions(hero_car.position, cars[i].position)) {
 8001e9a:	f838 1006 	ldrh.w	r1, [r8, r6]
		default_transmit(level_char, 2);
	}
}

Position move_car(Car car, uint8_t direction) {
	return move_char(car.position, car.char_addr, direction);
 8001e9e:	f8ad 0014 	strh.w	r0, [sp, #20]
			uint8_t min_col = level->cols_until_new_car + DEFAULT_CARS_START_COL;

			if ((i == 0 || cars[i-1].position.col > min_col) && move_cars) {
				cars[i].position = move_car(cars[i], DIRECTION_LEFT_RIGHT);

				if (compare_positions(hero_car.position, cars[i].position)) {
 8001ea2:	0c22      	lsrs	r2, r4, #16
 8001ea4:	0412      	lsls	r2, r2, #16
 8001ea6:	4311      	orrs	r1, r2
 8001ea8:	9802      	ldr	r0, [sp, #8]
 8001eaa:	f000 f92b 	bl	8002104 <compare_positions>
 8001eae:	b9b8      	cbnz	r0, 8001ee0 <level_send_cars+0xcc>
					died = true;
					break;
				}

				if (cars[i].position.col == (DISPLAY_COLUMNS + 1)) {
 8001eb0:	f899 2001 	ldrb.w	r2, [r9, #1]
 8001eb4:	9b01      	ldr	r3, [sp, #4]
 8001eb6:	2a15      	cmp	r2, #21
 8001eb8:	d106      	bne.n	8001ec8 <level_send_cars+0xb4>
					level->score++;
 8001eba:	e9d5 0102 	ldrd	r0, r1, [r5, #8]
 8001ebe:	3001      	adds	r0, #1
 8001ec0:	f141 0100 	adc.w	r1, r1, #0
 8001ec4:	e9c5 0102 	strd	r0, r1, [r5, #8]
				}

				if (cars[level->cars_qtd-1].position.col >= (DISPLAY_COLUMNS + 1)) {
 8001ec8:	886a      	ldrh	r2, [r5, #2]
 8001eca:	fb0b 8202 	mla	r2, fp, r2, r8
 8001ece:	f812 2c05 	ldrb.w	r2, [r2, #-5]
					completed = true;
 8001ed2:	2a15      	cmp	r2, #21
 8001ed4:	9a00      	ldr	r2, [sp, #0]
 8001ed6:	bf28      	it	cs
 8001ed8:	2201      	movcs	r2, #1
 8001eda:	9200      	str	r2, [sp, #0]
 8001edc:	3301      	adds	r3, #1
 8001ede:	e7b4      	b.n	8001e4a <level_send_cars+0x36>
				}
			}
		}

		if (died) {
			return false;
 8001ee0:	4620      	mov	r0, r4
 8001ee2:	e014      	b.n	8001f0e <level_send_cars+0xfa>
		}

		if (completed) {
 8001ee4:	9b00      	ldr	r3, [sp, #0]
 8001ee6:	b123      	cbz	r3, 8001ef2 <level_send_cars+0xde>
			clear_position(hero_car.position);
 8001ee8:	9802      	ldr	r0, [sp, #8]
 8001eea:	f000 f9a0 	bl	800222e <clear_position>
			// Printa level
			print_level(level->level);
		}
	}

	return true;
 8001eee:	2001      	movs	r0, #1
 8001ef0:	e00d      	b.n	8001f0e <level_send_cars+0xfa>
			clear_position(hero_car.position);

			break;
		}

		if (move_cars) {
 8001ef2:	2c00      	cmp	r4, #0
 8001ef4:	d19d      	bne.n	8001e32 <level_send_cars+0x1e>
			// Renova hero_car em sua posio para garantir que fluxo dos outros no o faa sumir
			print_hero_car(hero_car);
 8001ef6:	ab02      	add	r3, sp, #8
 8001ef8:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001efc:	f7ff ff06 	bl	8001d0c <print_hero_car>
			// Printa score a cada movimento dos carros
			print_score(level->score);
 8001f00:	7a28      	ldrb	r0, [r5, #8]
 8001f02:	f7ff ff15 	bl	8001d30 <print_score>
			// Printa level
			print_level(level->level);
 8001f06:	7828      	ldrb	r0, [r5, #0]
 8001f08:	f7ff ff2c 	bl	8001d64 <print_level>
 8001f0c:	e791      	b.n	8001e32 <level_send_cars+0x1e>
		}
	}

	return true;
}
 8001f0e:	b009      	add	sp, #36	; 0x24
 8001f10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08001f14 <execute_level>:

bool execute_level(struct Level *level) {
 8001f14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001f18:	b085      	sub	sp, #20
    Car cars[level->cars_qtd];
 8001f1a:	8843      	ldrh	r3, [r0, #2]
    uint8_t speed = level->cars_speed;
 8001f1c:	8886      	ldrh	r6, [r0, #4]

	return true;
}

bool execute_level(struct Level *level) {
    Car cars[level->cars_qtd];
 8001f1e:	f04f 0906 	mov.w	r9, #6
 8001f22:	fb09 f303 	mul.w	r3, r9, r3
 8001f26:	3308      	adds	r3, #8
 8001f28:	f023 0307 	bic.w	r3, r3, #7
	}

	return true;
}

bool execute_level(struct Level *level) {
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	4604      	mov	r4, r0
    Car cars[level->cars_qtd];
 8001f30:	ebad 0d03 	sub.w	sp, sp, r3
    uint8_t speed = level->cars_speed;
    uint8_t which_row = 1;
    srand((unsigned int) time(NULL));
 8001f34:	2000      	movs	r0, #0
 8001f36:	f001 fb59 	bl	80035ec <time>
 8001f3a:	f000 fb0f 	bl	800255c <srand>

	return true;
}

bool execute_level(struct Level *level) {
    Car cars[level->cars_qtd];
 8001f3e:	46e8      	mov	r8, sp
    uint8_t speed = level->cars_speed;
    uint8_t which_row = 1;
    srand((unsigned int) time(NULL));

    for (uint8_t i = 0; i < level->cars_qtd; i++) {
 8001f40:	f04f 0a00 	mov.w	sl, #0
}

bool execute_level(struct Level *level) {
    Car cars[level->cars_qtd];
    uint8_t speed = level->cars_speed;
    uint8_t which_row = 1;
 8001f44:	2201      	movs	r2, #1
 8001f46:	b2f6      	uxtb	r6, r6
    	uint8_t new_row = (rand() % DISPLAY_ROWS) + 1;
    	which_row = new_row != which_row ? new_row : new_row + 1; // Evitar que proximo carrinho tenha a mesma linha

        Position car_pos = {row:which_row,col:DEFAULT_CARS_START_COL};
    	Car car = {position:car_pos,car_speed:speed,char_addr:DISPLAY_CUSTOM_CHAR_POSITION};
    	cars[i] = car;
 8001f48:	f04f 0b04 	mov.w	fp, #4
    Car cars[level->cars_qtd];
    uint8_t speed = level->cars_speed;
    uint8_t which_row = 1;
    srand((unsigned int) time(NULL));

    for (uint8_t i = 0; i < level->cars_qtd; i++) {
 8001f4c:	8863      	ldrh	r3, [r4, #2]
 8001f4e:	fa5f f58a 	uxtb.w	r5, sl
 8001f52:	429d      	cmp	r5, r3
 8001f54:	d223      	bcs.n	8001f9e <execute_level+0x8a>
 8001f56:	607a      	str	r2, [r7, #4]
    	uint8_t new_row = (rand() % DISPLAY_ROWS) + 1;
 8001f58:	f000 fb28 	bl	80025ac <rand>
 8001f5c:	4b1d      	ldr	r3, [pc, #116]	; (8001fd4 <execute_level+0xc0>)
 8001f5e:	687a      	ldr	r2, [r7, #4]
 8001f60:	4003      	ands	r3, r0
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	bfbe      	ittt	lt
 8001f66:	f103 33ff 	addlt.w	r3, r3, #4294967295
 8001f6a:	f063 0303 	ornlt	r3, r3, #3
 8001f6e:	3301      	addlt	r3, #1
 8001f70:	b2db      	uxtb	r3, r3
 8001f72:	1c59      	adds	r1, r3, #1
 8001f74:	b2c9      	uxtb	r1, r1
    	which_row = new_row != which_row ? new_row : new_row + 1; // Evitar que proximo carrinho tenha a mesma linha
 8001f76:	428a      	cmp	r2, r1
 8001f78:	bf08      	it	eq
 8001f7a:	3302      	addeq	r3, #2

        Position car_pos = {row:which_row,col:DEFAULT_CARS_START_COL};
    	Car car = {position:car_pos,car_speed:speed,char_addr:DISPLAY_CUSTOM_CHAR_POSITION};
    	cars[i] = car;
 8001f7c:	fb09 f505 	mul.w	r5, r9, r5
    uint8_t which_row = 1;
    srand((unsigned int) time(NULL));

    for (uint8_t i = 0; i < level->cars_qtd; i++) {
    	uint8_t new_row = (rand() % DISPLAY_ROWS) + 1;
    	which_row = new_row != which_row ? new_row : new_row + 1; // Evitar que proximo carrinho tenha a mesma linha
 8001f80:	bf08      	it	eq
 8001f82:	b2d9      	uxtbeq	r1, r3

        Position car_pos = {row:which_row,col:DEFAULT_CARS_START_COL};
    	Car car = {position:car_pos,car_speed:speed,char_addr:DISPLAY_CUSTOM_CHAR_POSITION};
    	cars[i] = car;
 8001f84:	eb08 0305 	add.w	r3, r8, r5
 8001f88:	2200      	movs	r2, #0
 8001f8a:	f808 1005 	strb.w	r1, [r8, r5]
 8001f8e:	f10a 0a01 	add.w	sl, sl, #1
 8001f92:	711a      	strb	r2, [r3, #4]
 8001f94:	f883 b001 	strb.w	fp, [r3, #1]
 8001f98:	805e      	strh	r6, [r3, #2]
    uint8_t which_row = 1;
    srand((unsigned int) time(NULL));

    for (uint8_t i = 0; i < level->cars_qtd; i++) {
    	uint8_t new_row = (rand() % DISPLAY_ROWS) + 1;
    	which_row = new_row != which_row ? new_row : new_row + 1; // Evitar que proximo carrinho tenha a mesma linha
 8001f9a:	460a      	mov	r2, r1
 8001f9c:	e7d6      	b.n	8001f4c <execute_level+0x38>
        Position car_pos = {row:which_row,col:DEFAULT_CARS_START_COL};
    	Car car = {position:car_pos,car_speed:speed,char_addr:DISPLAY_CUSTOM_CHAR_POSITION};
    	cars[i] = car;
    }

    Car hero_car = {position:HERO_DEFAULT_POSITION,car_speed:speed,char_addr:DISPLAY_CUSTOM_CHAR_POSITION_2};
 8001f9e:	4b0e      	ldr	r3, [pc, #56]	; (8001fd8 <execute_level+0xc4>)
 8001fa0:	817e      	strh	r6, [r7, #10]
 8001fa2:	881b      	ldrh	r3, [r3, #0]
 8001fa4:	813b      	strh	r3, [r7, #8]
 8001fa6:	2301      	movs	r3, #1
 8001fa8:	733b      	strb	r3, [r7, #12]
 8001faa:	f107 0508 	add.w	r5, r7, #8
	print_hero_car(hero_car);
 8001fae:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001fb2:	f7ff feab 	bl	8001d0c <print_hero_car>

	bool completed = level_send_cars(cars, level, hero_car);
 8001fb6:	4621      	mov	r1, r4
 8001fb8:	e895 000c 	ldmia.w	r5, {r2, r3}
 8001fbc:	4640      	mov	r0, r8
 8001fbe:	f7ff ff29 	bl	8001e14 <level_send_cars>

    if(!completed){
 8001fc2:	4604      	mov	r4, r0
 8001fc4:	b908      	cbnz	r0, 8001fca <execute_level+0xb6>
		show_you_died_message();
 8001fc6:	f7ff fe65 	bl	8001c94 <show_you_died_message>
    }

    return completed;
}
 8001fca:	4620      	mov	r0, r4
 8001fcc:	3714      	adds	r7, #20
 8001fce:	46bd      	mov	sp, r7
 8001fd0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001fd4:	80000003 	.word	0x80000003
 8001fd8:	20000004 	.word	0x20000004

08001fdc <default_transmit>:
#include "stm32f4xx_hal.h"
#include "i2c.h"
#include "gpio.h"
#include "display_functions.h"

void default_transmit(uint16_t params[], int length) {
 8001fdc:	b507      	push	{r0, r1, r2, lr}
    HAL_I2C_Master_Transmit(&hi2c1, DISPLAY_DEV_ADDRESS, params, length, 7);
 8001fde:	2307      	movs	r3, #7
 8001fe0:	9300      	str	r3, [sp, #0]
 8001fe2:	4602      	mov	r2, r0
 8001fe4:	b28b      	uxth	r3, r1
 8001fe6:	4803      	ldr	r0, [pc, #12]	; (8001ff4 <default_transmit+0x18>)
 8001fe8:	2150      	movs	r1, #80	; 0x50
 8001fea:	f7ff fab1 	bl	8001550 <HAL_I2C_Master_Transmit>
//    display_cmd_delay(8);
}
 8001fee:	b003      	add	sp, #12
 8001ff0:	f85d fb04 	ldr.w	pc, [sp], #4
 8001ff4:	200005d8 	.word	0x200005d8

08001ff8 <activate_display>:

void activate_display() {
 8001ff8:	b508      	push	{r3, lr}
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_SET);
 8001ffa:	4805      	ldr	r0, [pc, #20]	; (8002010 <activate_display+0x18>)
 8001ffc:	2201      	movs	r2, #1
 8001ffe:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002002:	f7ff f961 	bl	80012c8 <HAL_GPIO_WritePin>
	}
}

void display_cmd_delay(uint16_t delay) {
//    Sleep(delay);
	HAL_Delay(delay);
 8002006:	2005      	movs	r0, #5
}

void activate_display() {
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_SET);
    display_cmd_delay(5);
}
 8002008:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	}
}

void display_cmd_delay(uint16_t delay) {
//    Sleep(delay);
	HAL_Delay(delay);
 800200c:	f7ff b800 	b.w	8001010 <HAL_Delay>
 8002010:	40020400 	.word	0x40020400

08002014 <clear_display>:
void activate_display() {
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_SET);
    display_cmd_delay(5);
}

void clear_display() {
 8002014:	b507      	push	{r0, r1, r2, lr}
    uint8_t params[] = {DISPLAY_BASE_ADDR, DISPLAY_CLEAR_SCREEN};
 8002016:	4b05      	ldr	r3, [pc, #20]	; (800202c <clear_display+0x18>)

    default_transmit(params, sizeof(params));
 8002018:	2102      	movs	r1, #2
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_SET);
    display_cmd_delay(5);
}

void clear_display() {
    uint8_t params[] = {DISPLAY_BASE_ADDR, DISPLAY_CLEAR_SCREEN};
 800201a:	881b      	ldrh	r3, [r3, #0]
 800201c:	f8ad 3004 	strh.w	r3, [sp, #4]

    default_transmit(params, sizeof(params));
 8002020:	a801      	add	r0, sp, #4
 8002022:	f7ff ffdb 	bl	8001fdc <default_transmit>
}
 8002026:	b003      	add	sp, #12
 8002028:	f85d fb04 	ldr.w	pc, [sp], #4
 800202c:	0800708c 	.word	0x0800708c

08002030 <create_new_character>:

void create_new_character(uint8_t display_position, uint8_t char_defs[8]) {
 8002030:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    uint8_t params[] = {
 8002032:	23fe      	movs	r3, #254	; 0xfe
 8002034:	f88d 3004 	strb.w	r3, [sp, #4]
 8002038:	2354      	movs	r3, #84	; 0x54
 800203a:	f88d 3005 	strb.w	r3, [sp, #5]
 800203e:	780b      	ldrb	r3, [r1, #0]
 8002040:	f88d 3007 	strb.w	r3, [sp, #7]
 8002044:	784b      	ldrb	r3, [r1, #1]
 8002046:	f88d 3008 	strb.w	r3, [sp, #8]
 800204a:	788b      	ldrb	r3, [r1, #2]
 800204c:	f88d 3009 	strb.w	r3, [sp, #9]
 8002050:	78cb      	ldrb	r3, [r1, #3]
 8002052:	f88d 300a 	strb.w	r3, [sp, #10]
 8002056:	790b      	ldrb	r3, [r1, #4]
 8002058:	f88d 300b 	strb.w	r3, [sp, #11]
 800205c:	794b      	ldrb	r3, [r1, #5]
 800205e:	f88d 300c 	strb.w	r3, [sp, #12]
 8002062:	798b      	ldrb	r3, [r1, #6]
 8002064:	f88d 0006 	strb.w	r0, [sp, #6]
 8002068:	f88d 300d 	strb.w	r3, [sp, #13]
            DISPLAY_BASE_ADDR, DISPLAY_LOAD_CUSTOM_CHARACTER, display_position,
            char_defs[0], char_defs[1], char_defs[2], char_defs[3], char_defs[4],
            char_defs[5], char_defs[6], char_defs[7]
    };

    default_transmit(params, sizeof(params));
 800206c:	a801      	add	r0, sp, #4

    default_transmit(params, sizeof(params));
}

void create_new_character(uint8_t display_position, uint8_t char_defs[8]) {
    uint8_t params[] = {
 800206e:	79cb      	ldrb	r3, [r1, #7]
 8002070:	f88d 300e 	strb.w	r3, [sp, #14]
            DISPLAY_BASE_ADDR, DISPLAY_LOAD_CUSTOM_CHARACTER, display_position,
            char_defs[0], char_defs[1], char_defs[2], char_defs[3], char_defs[4],
            char_defs[5], char_defs[6], char_defs[7]
    };

    default_transmit(params, sizeof(params));
 8002074:	210b      	movs	r1, #11
 8002076:	f7ff ffb1 	bl	8001fdc <default_transmit>
}
 800207a:	b005      	add	sp, #20
 800207c:	f85d fb04 	ldr.w	pc, [sp], #4

08002080 <validate_position>:

bool validate_position(Position position) {
 8002080:	b507      	push	{r0, r1, r2, lr}
 8002082:	f8ad 0004 	strh.w	r0, [sp, #4]
    char *error_message = "";

    if (position.row > DISPLAY_ROWS || position.row < 1) {
 8002086:	3801      	subs	r0, #1
 8002088:	f000 00ff 	and.w	r0, r0, #255	; 0xff
 800208c:	2803      	cmp	r0, #3
 800208e:	d806      	bhi.n	800209e <validate_position+0x1e>
        error_message = "Row value is invalid. \n";
    } else {
        if (position.col > DISPLAY_COLUMNS || position.col < 1) {
 8002090:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8002094:	3b01      	subs	r3, #1
 8002096:	2b13      	cmp	r3, #19
 8002098:	d803      	bhi.n	80020a2 <validate_position+0x22>
    if (strlen(error_message)) {
        printf(error_message);
        return false;
    }

    return true;
 800209a:	2001      	movs	r0, #1
 800209c:	e005      	b.n	80020aa <validate_position+0x2a>

bool validate_position(Position position) {
    char *error_message = "";

    if (position.row > DISPLAY_ROWS || position.row < 1) {
        error_message = "Row value is invalid. \n";
 800209e:	4804      	ldr	r0, [pc, #16]	; (80020b0 <validate_position+0x30>)
 80020a0:	e000      	b.n	80020a4 <validate_position+0x24>
    } else {
        if (position.col > DISPLAY_COLUMNS || position.col < 1) {
            error_message = "Column value is invalid. \n";
 80020a2:	4804      	ldr	r0, [pc, #16]	; (80020b4 <validate_position+0x34>)
        }
    }

    if (strlen(error_message)) {
        printf(error_message);
 80020a4:	f000 fa42 	bl	800252c <printf>
        return false;
 80020a8:	2000      	movs	r0, #0
    }

    return true;
}
 80020aa:	b003      	add	sp, #12
 80020ac:	f85d fb04 	ldr.w	pc, [sp], #4
 80020b0:	080070f1 	.word	0x080070f1
 80020b4:	080070d6 	.word	0x080070d6

080020b8 <set_cursor_position>:

bool set_cursor_position(Position position) {
 80020b8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    uint8_t rows_map[DISPLAY_ROWS] = {
 80020ba:	4b11      	ldr	r3, [pc, #68]	; (8002100 <set_cursor_position+0x48>)
    }

    return true;
}

bool set_cursor_position(Position position) {
 80020bc:	f8ad 0004 	strh.w	r0, [sp, #4]
    uint8_t rows_map[DISPLAY_ROWS] = {
 80020c0:	6818      	ldr	r0, [r3, #0]
 80020c2:	9003      	str	r0, [sp, #12]
            DISPLAY_POSITION_R1_C1, DISPLAY_POSITION_R2_C1, DISPLAY_POSITION_R3_C1, DISPLAY_POSITION_R4_C1
    };

    if (validate_position(position)) {
 80020c4:	9801      	ldr	r0, [sp, #4]
 80020c6:	f7ff ffdb 	bl	8002080 <validate_position>
 80020ca:	4604      	mov	r4, r0
 80020cc:	b1a8      	cbz	r0, 80020fa <set_cursor_position+0x42>
        uint8_t cursor = (uint8_t) (rows_map[position.row - 1] + (position.col - 1));
 80020ce:	f89d 2004 	ldrb.w	r2, [sp, #4]
 80020d2:	ab04      	add	r3, sp, #16
 80020d4:	441a      	add	r2, r3
 80020d6:	f89d 3005 	ldrb.w	r3, [sp, #5]
 80020da:	f812 2c05 	ldrb.w	r2, [r2, #-5]
 80020de:	3b01      	subs	r3, #1
 80020e0:	4413      	add	r3, r2
        uint8_t params[] = {DISPLAY_BASE_ADDR, DISPLAY_SET_CURSOR, cursor};
 80020e2:	22fe      	movs	r2, #254	; 0xfe
 80020e4:	f88d 2008 	strb.w	r2, [sp, #8]

        default_transmit(params, sizeof(params));
 80020e8:	2103      	movs	r1, #3
            DISPLAY_POSITION_R1_C1, DISPLAY_POSITION_R2_C1, DISPLAY_POSITION_R3_C1, DISPLAY_POSITION_R4_C1
    };

    if (validate_position(position)) {
        uint8_t cursor = (uint8_t) (rows_map[position.row - 1] + (position.col - 1));
        uint8_t params[] = {DISPLAY_BASE_ADDR, DISPLAY_SET_CURSOR, cursor};
 80020ea:	2245      	movs	r2, #69	; 0x45

        default_transmit(params, sizeof(params));
 80020ec:	a802      	add	r0, sp, #8
            DISPLAY_POSITION_R1_C1, DISPLAY_POSITION_R2_C1, DISPLAY_POSITION_R3_C1, DISPLAY_POSITION_R4_C1
    };

    if (validate_position(position)) {
        uint8_t cursor = (uint8_t) (rows_map[position.row - 1] + (position.col - 1));
        uint8_t params[] = {DISPLAY_BASE_ADDR, DISPLAY_SET_CURSOR, cursor};
 80020ee:	f88d 2009 	strb.w	r2, [sp, #9]
 80020f2:	f88d 300a 	strb.w	r3, [sp, #10]

        default_transmit(params, sizeof(params));
 80020f6:	f7ff ff71 	bl	8001fdc <default_transmit>
        return true;
    }

    return false;
}
 80020fa:	4620      	mov	r0, r4
 80020fc:	b004      	add	sp, #16
 80020fe:	bd10      	pop	{r4, pc}
 8002100:	0800708e 	.word	0x0800708e

08002104 <compare_positions>:

        default_transmit(params, sizeof(params));
    }
}

bool compare_positions(Position a, Position b) {
 8002104:	b082      	sub	sp, #8
 8002106:	f8ad 0004 	strh.w	r0, [sp, #4]
 800210a:	f8ad 1000 	strh.w	r1, [sp]
	if (a.row == b.row && a.col == b.col) {
 800210e:	b2c0      	uxtb	r0, r0
 8002110:	b2c9      	uxtb	r1, r1
 8002112:	4288      	cmp	r0, r1
 8002114:	d107      	bne.n	8002126 <compare_positions+0x22>
 8002116:	f89d 0001 	ldrb.w	r0, [sp, #1]
 800211a:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800211e:	1a1b      	subs	r3, r3, r0
 8002120:	4258      	negs	r0, r3
 8002122:	4158      	adcs	r0, r3
 8002124:	e000      	b.n	8002128 <compare_positions+0x24>
		return true;
	}

	return false;
 8002126:	2000      	movs	r0, #0
}
 8002128:	b002      	add	sp, #8
 800212a:	4770      	bx	lr

0800212c <move_char>:
    if (set_cursor_position(position)) {
        default_transmit(char_addr, strlen(char_addr));
    }
}

Position move_char(Position position, uint8_t char_addr, uint8_t direction) {
 800212c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800212e:	4613      	mov	r3, r2
 8002130:	b0a5      	sub	sp, #148	; 0x94
    signed int row_var = 0x30;
    signed int col_var = 0x03;
    uint8_t params_blank[] = {DISPLAY_BLANK_CHAR_POSITION};
 8002132:	2210      	movs	r2, #16
    uint8_t params_char[] = {char_addr};
    char error_message[120];

    switch (direction) {
 8002134:	2b03      	cmp	r3, #3
    if (set_cursor_position(position)) {
        default_transmit(char_addr, strlen(char_addr));
    }
}

Position move_char(Position position, uint8_t char_addr, uint8_t direction) {
 8002136:	f8ad 0004 	strh.w	r0, [sp, #4]
 800213a:	b2c7      	uxtb	r7, r0
 800213c:	f3c0 2607 	ubfx	r6, r0, #8, #8
    signed int row_var = 0x30;
    signed int col_var = 0x03;
    uint8_t params_blank[] = {DISPLAY_BLANK_CHAR_POSITION};
 8002140:	f88d 200c 	strb.w	r2, [sp, #12]
    uint8_t params_char[] = {char_addr};
 8002144:	f88d 1010 	strb.w	r1, [sp, #16]
    char error_message[120];

    switch (direction) {
 8002148:	d006      	beq.n	8002158 <move_char+0x2c>
 800214a:	d801      	bhi.n	8002150 <move_char+0x24>
 800214c:	2b01      	cmp	r3, #1
 800214e:	e002      	b.n	8002156 <move_char+0x2a>
 8002150:	2b10      	cmp	r3, #16
 8002152:	d001      	beq.n	8002158 <move_char+0x2c>
 8002154:	2b30      	cmp	r3, #48	; 0x30
 8002156:	d13a      	bne.n	80021ce <move_char+0xa2>
        case DIRECTION_BOTTOM_TOP:// 0x10

            row_var &= direction;
            col_var &= direction;

            row_var >>= 4;
 8002158:	f3c3 1101 	ubfx	r1, r3, #4, #2
            row_var -= (row_var ? 0x02 : 0x00);
 800215c:	2900      	cmp	r1, #0
 800215e:	bf14      	ite	ne
 8002160:	2502      	movne	r5, #2
 8002162:	2500      	moveq	r5, #0
            col_var -= (col_var ? 0x02 : 0x00);
 8002164:	f013 0303 	ands.w	r3, r3, #3
 8002168:	bf0c      	ite	eq
 800216a:	2400      	moveq	r4, #0
 800216c:	2402      	movne	r4, #2

            row_var &= direction;
            col_var &= direction;

            row_var >>= 4;
            row_var -= (row_var ? 0x02 : 0x00);
 800216e:	1b4d      	subs	r5, r1, r5
            col_var -= (col_var ? 0x02 : 0x00);
 8002170:	1b1c      	subs	r4, r3, r4

            if (row_var > 1 || row_var < -1 || col_var > 1 || col_var < -1 || (!col_var && !row_var)) {
 8002172:	1c6b      	adds	r3, r5, #1
 8002174:	2b02      	cmp	r3, #2
 8002176:	d805      	bhi.n	8002184 <move_char+0x58>
 8002178:	2c01      	cmp	r4, #1
 800217a:	dc03      	bgt.n	8002184 <move_char+0x58>
 800217c:	1ca3      	adds	r3, r4, #2
 800217e:	d001      	beq.n	8002184 <move_char+0x58>
 8002180:	b964      	cbnz	r4, 800219c <move_char+0x70>
 8002182:	b95d      	cbnz	r5, 800219c <move_char+0x70>
            	sprintf(error_message, "Erro na definio de col_var e row_var: %d e %d", row_var, col_var);
 8002184:	491f      	ldr	r1, [pc, #124]	; (8002204 <move_char+0xd8>)
 8002186:	4623      	mov	r3, r4
 8002188:	462a      	mov	r2, r5
 800218a:	a806      	add	r0, sp, #24
 800218c:	f000 fa48 	bl	8002620 <sprintf>
				show_error_message(error_message, strlen(error_message));
 8002190:	a806      	add	r0, sp, #24
 8002192:	f7fe f83d 	bl	8000210 <strlen>
 8002196:	4601      	mov	r1, r0
 8002198:	a806      	add	r0, sp, #24
 800219a:	e021      	b.n	80021e0 <move_char+0xb4>
                return position;
            }

			if (set_cursor_position(position)) {
 800219c:	9801      	ldr	r0, [sp, #4]
 800219e:	f7ff ff8b 	bl	80020b8 <set_cursor_position>
 80021a2:	b118      	cbz	r0, 80021ac <move_char+0x80>
				default_transmit(params_blank, 1);
 80021a4:	2101      	movs	r1, #1
 80021a6:	a803      	add	r0, sp, #12
 80021a8:	f7ff ff18 	bl	8001fdc <default_transmit>
			}

			position.row += row_var;
 80021ac:	443d      	add	r5, r7
			position.col += col_var;
 80021ae:	4434      	add	r4, r6

			if (set_cursor_position(position)) {
				default_transmit(params_blank, 1);
			}

			position.row += row_var;
 80021b0:	b2ef      	uxtb	r7, r5
			position.col += col_var;
 80021b2:	b2e6      	uxtb	r6, r4

			if (set_cursor_position(position)) {
 80021b4:	f88d 7004 	strb.w	r7, [sp, #4]
 80021b8:	f88d 6005 	strb.w	r6, [sp, #5]
 80021bc:	9801      	ldr	r0, [sp, #4]
 80021be:	f7ff ff7b 	bl	80020b8 <set_cursor_position>
 80021c2:	b178      	cbz	r0, 80021e4 <move_char+0xb8>
				default_transmit(params_char, 1);
 80021c4:	2101      	movs	r1, #1
 80021c6:	a804      	add	r0, sp, #16
 80021c8:	f7ff ff08 	bl	8001fdc <default_transmit>
 80021cc:	e00a      	b.n	80021e4 <move_char+0xb8>
			}

            break;
        default:
            *error_message = "Erro: Direo de movimento invlida";
 80021ce:	ac24      	add	r4, sp, #144	; 0x90
 80021d0:	4b0d      	ldr	r3, [pc, #52]	; (8002208 <move_char+0xdc>)
 80021d2:	f804 3d78 	strb.w	r3, [r4, #-120]!
			show_error_message(error_message, strlen(error_message));
 80021d6:	4620      	mov	r0, r4
 80021d8:	f7fe f81a 	bl	8000210 <strlen>
 80021dc:	4601      	mov	r1, r0
 80021de:	4620      	mov	r0, r4
 80021e0:	f7ff fd7e 	bl	8001ce0 <show_error_message>
    }

    return position;
 80021e4:	f88d 7014 	strb.w	r7, [sp, #20]
 80021e8:	f89d 3014 	ldrb.w	r3, [sp, #20]
 80021ec:	f88d 6015 	strb.w	r6, [sp, #21]
 80021f0:	2000      	movs	r0, #0
 80021f2:	f363 0007 	bfi	r0, r3, #0, #8
 80021f6:	f89d 3015 	ldrb.w	r3, [sp, #21]
 80021fa:	f363 200f 	bfi	r0, r3, #8, #8
}
 80021fe:	b025      	add	sp, #148	; 0x94
 8002200:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002202:	bf00      	nop
 8002204:	08007109 	.word	0x08007109
 8002208:	08007139 	.word	0x08007139

0800220c <clear_area>:
	if (set_cursor_position(position)) {
		default_transmit(params_blank, 1);
	}
}

void clear_area(Position position) {
 800220c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800220e:	f8ad 0004 	strh.w	r0, [sp, #4]
	uint8_t params_blank[] = {DISPLAY_BLANK_CHAR_POSITION};
 8002212:	2310      	movs	r3, #16

	if (set_cursor_position(position)) {
 8002214:	9801      	ldr	r0, [sp, #4]
		default_transmit(params_blank, 1);
	}
}

void clear_area(Position position) {
	uint8_t params_blank[] = {DISPLAY_BLANK_CHAR_POSITION};
 8002216:	f88d 300c 	strb.w	r3, [sp, #12]

	if (set_cursor_position(position)) {
 800221a:	f7ff ff4d 	bl	80020b8 <set_cursor_position>
 800221e:	b118      	cbz	r0, 8002228 <clear_area+0x1c>
		default_transmit(params_blank, 1);
 8002220:	2101      	movs	r1, #1
 8002222:	a803      	add	r0, sp, #12
 8002224:	f7ff feda 	bl	8001fdc <default_transmit>
	}
}
 8002228:	b005      	add	sp, #20
 800222a:	f85d fb04 	ldr.w	pc, [sp], #4

0800222e <clear_position>:
 800222e:	b082      	sub	sp, #8
 8002230:	f8ad 0004 	strh.w	r0, [sp, #4]
 8002234:	9801      	ldr	r0, [sp, #4]
 8002236:	b002      	add	sp, #8
 8002238:	f7ff bfe8 	b.w	800220c <clear_area>

0800223c <display_cmd_delay>:

void display_cmd_delay(uint16_t delay) {
//    Sleep(delay);
	HAL_Delay(delay);
 800223c:	f7fe bee8 	b.w	8001010 <HAL_Delay>

08002240 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8002240:	b570      	push	{r4, r5, r6, lr}
 8002242:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002244:	4b1d      	ldr	r3, [pc, #116]	; (80022bc <MX_GPIO_Init+0x7c>)

  /*Configure GPIO pins : PDPin PDPin PDPin PDPin */
  GPIO_InitStruct.Pin = SW1_BUTTON_Pin|SW2_BUTTON_Pin|SW3_BUTTON_Pin|SW4_BUTTON_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_PULLUP;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002246:	481e      	ldr	r0, [pc, #120]	; (80022c0 <MX_GPIO_Init+0x80>)
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002248:	2400      	movs	r4, #0
 800224a:	9400      	str	r4, [sp, #0]
 800224c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800224e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002252:	631a      	str	r2, [r3, #48]	; 0x30
 8002254:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002256:	f002 0280 	and.w	r2, r2, #128	; 0x80
 800225a:	9200      	str	r2, [sp, #0]
 800225c:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800225e:	9401      	str	r4, [sp, #4]
 8002260:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002262:	f042 0208 	orr.w	r2, r2, #8
 8002266:	631a      	str	r2, [r3, #48]	; 0x30
 8002268:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800226a:	f002 0208 	and.w	r2, r2, #8
 800226e:	9201      	str	r2, [sp, #4]
 8002270:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002272:	9402      	str	r4, [sp, #8]
 8002274:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002276:	f042 0202 	orr.w	r2, r2, #2
 800227a:	631a      	str	r2, [r3, #48]	; 0x30
 800227c:	6b1b      	ldr	r3, [r3, #48]	; 0x30

  /*Configure GPIO pins : PDPin PDPin PDPin PDPin */
  GPIO_InitStruct.Pin = SW1_BUTTON_Pin|SW2_BUTTON_Pin|SW3_BUTTON_Pin|SW4_BUTTON_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800227e:	9404      	str	r4, [sp, #16]
  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
  __HAL_RCC_GPIOD_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002280:	f003 0302 	and.w	r3, r3, #2
 8002284:	9302      	str	r3, [sp, #8]
 8002286:	9b02      	ldr	r3, [sp, #8]

  /*Configure GPIO pins : PDPin PDPin PDPin PDPin */
  GPIO_InitStruct.Pin = SW1_BUTTON_Pin|SW2_BUTTON_Pin|SW3_BUTTON_Pin|SW4_BUTTON_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002288:	2501      	movs	r5, #1
  __HAL_RCC_GPIOH_CLK_ENABLE();
  __HAL_RCC_GPIOD_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pins : PDPin PDPin PDPin PDPin */
  GPIO_InitStruct.Pin = SW1_BUTTON_Pin|SW2_BUTTON_Pin|SW3_BUTTON_Pin|SW4_BUTTON_Pin;
 800228a:	23f0      	movs	r3, #240	; 0xf0
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_PULLUP;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800228c:	a903      	add	r1, sp, #12
  __HAL_RCC_GPIOH_CLK_ENABLE();
  __HAL_RCC_GPIOD_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pins : PDPin PDPin PDPin PDPin */
  GPIO_InitStruct.Pin = SW1_BUTTON_Pin|SW2_BUTTON_Pin|SW3_BUTTON_Pin|SW4_BUTTON_Pin;
 800228e:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002290:	9505      	str	r5, [sp, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002292:	f7fe ff39 	bl	8001108 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002296:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002298:	4d0a      	ldr	r5, [pc, #40]	; (80022c4 <MX_GPIO_Init+0x84>)
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);

  /*Configure GPIO pin : PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800229a:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_PULLUP;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);

  /*Configure GPIO pin : PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 800229c:	f44f 7600 	mov.w	r6, #512	; 0x200
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80022a0:	a903      	add	r1, sp, #12
 80022a2:	4628      	mov	r0, r5
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_PULLUP;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);

  /*Configure GPIO pin : PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 80022a4:	9603      	str	r6, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022a6:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80022a8:	f7fe ff2e 	bl	8001108 <HAL_GPIO_Init>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 80022ac:	4622      	mov	r2, r4
 80022ae:	4631      	mov	r1, r6
 80022b0:	4628      	mov	r0, r5
 80022b2:	f7ff f809 	bl	80012c8 <HAL_GPIO_WritePin>

}
 80022b6:	b008      	add	sp, #32
 80022b8:	bd70      	pop	{r4, r5, r6, pc}
 80022ba:	bf00      	nop
 80022bc:	40023800 	.word	0x40023800
 80022c0:	40020c00 	.word	0x40020c00
 80022c4:	40020400 	.word	0x40020400

080022c8 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80022c8:	b508      	push	{r3, lr}

  hi2c1.Instance = I2C1;
 80022ca:	480c      	ldr	r0, [pc, #48]	; (80022fc <MX_I2C1_Init+0x34>)
  hi2c1.Init.ClockSpeed = 30000;
 80022cc:	4b0c      	ldr	r3, [pc, #48]	; (8002300 <MX_I2C1_Init+0x38>)
 80022ce:	f247 5e30 	movw	lr, #30000	; 0x7530
 80022d2:	e880 4008 	stmia.w	r0, {r3, lr}
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
  hi2c1.Init.OwnAddress1 = 0;
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80022d6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
void MX_I2C1_Init(void)
{

  hi2c1.Instance = I2C1;
  hi2c1.Init.ClockSpeed = 30000;
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80022da:	2300      	movs	r3, #0
 80022dc:	6083      	str	r3, [r0, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80022de:	60c3      	str	r3, [r0, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80022e0:	6102      	str	r2, [r0, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80022e2:	6143      	str	r3, [r0, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80022e4:	6183      	str	r3, [r0, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80022e6:	61c3      	str	r3, [r0, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80022e8:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80022ea:	f7ff f8c3 	bl	8001474 <HAL_I2C_Init>
 80022ee:	b118      	cbz	r0, 80022f8 <MX_I2C1_Init+0x30>
  {
    Error_Handler();
  }

}
 80022f0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  hi2c1.Init.OwnAddress2 = 0;
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
  {
    Error_Handler();
 80022f4:	f000 b8b4 	b.w	8002460 <Error_Handler>
 80022f8:	bd08      	pop	{r3, pc}
 80022fa:	bf00      	nop
 80022fc:	200005d8 	.word	0x200005d8
 8002300:	40005400 	.word	0x40005400

08002304 <HAL_I2C_MspInit>:
  }

}

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8002304:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(i2cHandle->Instance==I2C1)
 8002306:	6802      	ldr	r2, [r0, #0]
 8002308:	4b10      	ldr	r3, [pc, #64]	; (800234c <HAL_I2C_MspInit+0x48>)
 800230a:	429a      	cmp	r2, r3
 800230c:	d11b      	bne.n	8002346 <HAL_I2C_MspInit+0x42>
  
    /**I2C1 GPIO Configuration    
    PB7     ------> I2C1_SDA
    PB8     ------> I2C1_SCL 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 800230e:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8002312:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002314:	2312      	movs	r3, #18
 8002316:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002318:	2301      	movs	r3, #1
 800231a:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800231c:	2303      	movs	r3, #3
 800231e:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002320:	2304      	movs	r3, #4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002322:	eb0d 0103 	add.w	r1, sp, r3
 8002326:	480a      	ldr	r0, [pc, #40]	; (8002350 <HAL_I2C_MspInit+0x4c>)
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002328:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800232a:	f7fe feed 	bl	8001108 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800232e:	2300      	movs	r3, #0
 8002330:	9300      	str	r3, [sp, #0]
 8002332:	4b08      	ldr	r3, [pc, #32]	; (8002354 <HAL_I2C_MspInit+0x50>)
 8002334:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002336:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 800233a:	641a      	str	r2, [r3, #64]	; 0x40
 800233c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800233e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002342:	9300      	str	r3, [sp, #0]
 8002344:	9b00      	ldr	r3, [sp, #0]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8002346:	b007      	add	sp, #28
 8002348:	f85d fb04 	ldr.w	pc, [sp], #4
 800234c:	40005400 	.word	0x40005400
 8002350:	40020400 	.word	0x40020400
 8002354:	40023800 	.word	0x40023800

08002358 <SystemClock_Config>:
}

/** System Clock Configuration
*/
void SystemClock_Config(void)
{
 8002358:	b510      	push	{r4, lr}
 800235a:	b094      	sub	sp, #80	; 0x50

  RCC_OscInitTypeDef RCC_OscInitStruct;
  RCC_ClkInitTypeDef RCC_ClkInitStruct;

  __HAL_RCC_PWR_CLK_ENABLE();
 800235c:	2200      	movs	r2, #0
 800235e:	4b20      	ldr	r3, [pc, #128]	; (80023e0 <SystemClock_Config+0x88>)
 8002360:	9200      	str	r2, [sp, #0]
 8002362:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8002364:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 8002368:	6419      	str	r1, [r3, #64]	; 0x40
 800236a:	6c1b      	ldr	r3, [r3, #64]	; 0x40

  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800236c:	491d      	ldr	r1, [pc, #116]	; (80023e4 <SystemClock_Config+0x8c>)
{

  RCC_OscInitTypeDef RCC_OscInitStruct;
  RCC_ClkInitTypeDef RCC_ClkInitStruct;

  __HAL_RCC_PWR_CLK_ENABLE();
 800236e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002372:	9300      	str	r3, [sp, #0]
 8002374:	9b00      	ldr	r3, [sp, #0]

  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8002376:	9201      	str	r2, [sp, #4]
 8002378:	680b      	ldr	r3, [r1, #0]
 800237a:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800237e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002382:	600b      	str	r3, [r1, #0]
 8002384:	680b      	ldr	r3, [r1, #0]

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8002386:	920d      	str	r2, [sp, #52]	; 0x34
  RCC_OscInitTypeDef RCC_OscInitStruct;
  RCC_ClkInitTypeDef RCC_ClkInitStruct;

  __HAL_RCC_PWR_CLK_ENABLE();

  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8002388:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800238c:	9301      	str	r3, [sp, #4]

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800238e:	2401      	movs	r4, #1
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002390:	a807      	add	r0, sp, #28
  RCC_OscInitTypeDef RCC_OscInitStruct;
  RCC_ClkInitTypeDef RCC_ClkInitStruct;

  __HAL_RCC_PWR_CLK_ENABLE();

  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8002392:	9b01      	ldr	r3, [sp, #4]

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002394:	9407      	str	r4, [sp, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002396:	9408      	str	r4, [sp, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002398:	f7ff fa82 	bl	80018a0 <HAL_RCC_OscConfig>
 800239c:	4601      	mov	r1, r0
 800239e:	b100      	cbz	r0, 80023a2 <SystemClock_Config+0x4a>
 80023a0:	e7fe      	b.n	80023a0 <SystemClock_Config+0x48>
  {
    Error_Handler();
  }

  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80023a2:	230f      	movs	r3, #15
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80023a4:	9004      	str	r0, [sp, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80023a6:	9005      	str	r0, [sp, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80023a8:	9006      	str	r0, [sp, #24]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80023aa:	a802      	add	r0, sp, #8
    Error_Handler();
  }

  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 80023ac:	9403      	str	r4, [sp, #12]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
  {
    Error_Handler();
  }

  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80023ae:	9302      	str	r3, [sp, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80023b0:	f7ff f9a4 	bl	80016fc <HAL_RCC_ClockConfig>
 80023b4:	4604      	mov	r4, r0
 80023b6:	b100      	cbz	r0, 80023ba <SystemClock_Config+0x62>
 80023b8:	e7fe      	b.n	80023b8 <SystemClock_Config+0x60>
  {
    Error_Handler();
  }

  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 80023ba:	f7ff fa53 	bl	8001864 <HAL_RCC_GetHCLKFreq>
 80023be:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80023c2:	fbb0 f0f3 	udiv	r0, r0, r3
 80023c6:	f7fe fe77 	bl	80010b8 <HAL_SYSTICK_Config>

  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 80023ca:	2004      	movs	r0, #4
 80023cc:	f7fe fe8a 	bl	80010e4 <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 80023d0:	4622      	mov	r2, r4
 80023d2:	4621      	mov	r1, r4
 80023d4:	f04f 30ff 	mov.w	r0, #4294967295
 80023d8:	f7fe fe3a 	bl	8001050 <HAL_NVIC_SetPriority>
}
 80023dc:	b014      	add	sp, #80	; 0x50
 80023de:	bd10      	pop	{r4, pc}
 80023e0:	40023800 	.word	0x40023800
 80023e4:	40007000 	.word	0x40007000

080023e8 <main>:
/* USER CODE BEGIN 0 */

/* USER CODE END 0 */

int main(void)
{
 80023e8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
  /* USER CODE END 1 */

  /* MCU Configuration----------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80023ea:	f7fe fde9 	bl	8000fc0 <HAL_Init>

  /* Configure the system clock */
  SystemClock_Config();
 80023ee:	f7ff ffb3 	bl	8002358 <SystemClock_Config>

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80023f2:	f7ff ff25 	bl	8002240 <MX_GPIO_Init>
  MX_I2C1_Init();
 80023f6:	f7ff ff67 	bl	80022c8 <MX_I2C1_Init>
  SystemClock_Config();
 80023fa:	f7ff ffad 	bl	8002358 <SystemClock_Config>

  /* USER CODE BEGIN 2 */
	activate_display();
 80023fe:	f7ff fdfb 	bl	8001ff8 <activate_display>

    display_cmd_delay(50);
 8002402:	2032      	movs	r0, #50	; 0x32
 8002404:	f7ff ff1a 	bl	800223c <display_cmd_delay>

	create_cars_characters();
 8002408:	f7ff fc34 	bl	8001c74 <create_cars_characters>

    display_cmd_delay(50);
 800240c:	2032      	movs	r0, #50	; 0x32
 800240e:	f7ff ff15 	bl	800223c <display_cmd_delay>

	clear_display();
 8002412:	f7ff fdff 	bl	8002014 <clear_display>

	Level level = {level:1,cars_qtd:30,cars_speed:2400,cols_until_new_car:5,score:0};
 8002416:	4b11      	ldr	r3, [pc, #68]	; (800245c <main+0x74>)
 8002418:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800241a:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 800241e:	466c      	mov	r4, sp

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (execute_level(&level)) {
 8002420:	4620      	mov	r0, r4
 8002422:	f7ff fd77 	bl	8001f14 <execute_level>
 8002426:	b1b8      	cbz	r0, 8002458 <main+0x70>
  /* USER CODE END WHILE */

  /* USER CODE BEGIN 3 */
	  // Progresso de level

	  level.level++;
 8002428:	f89d 3000 	ldrb.w	r3, [sp]
 800242c:	3301      	adds	r3, #1
 800242e:	f88d 3000 	strb.w	r3, [sp]
	  level.cars_speed = 50*level.cars_speed/100;
 8002432:	f8bd 3004 	ldrh.w	r3, [sp, #4]
 8002436:	105b      	asrs	r3, r3, #1
 8002438:	f8ad 3004 	strh.w	r3, [sp, #4]
	  level.cars_qtd += 5;
 800243c:	f8bd 3002 	ldrh.w	r3, [sp, #2]
 8002440:	3305      	adds	r3, #5
 8002442:	f8ad 3002 	strh.w	r3, [sp, #2]

	  if (level.cols_until_new_car > 2) {
 8002446:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 800244a:	2b02      	cmp	r3, #2
		  level.cols_until_new_car--;
 800244c:	bf84      	itt	hi
 800244e:	f103 33ff 	addhi.w	r3, r3, #4294967295
 8002452:	f8ad 3006 	strhhi.w	r3, [sp, #6]
 8002456:	e7e3      	b.n	8002420 <main+0x38>
	  }

  }
  /* USER CODE END 3 */

}
 8002458:	b004      	add	sp, #16
 800245a:	bd10      	pop	{r4, pc}
 800245c:	08007098 	.word	0x08007098

08002460 <Error_Handler>:
  * @brief  This function is executed in case of error occurrence.
  * @param  None
  * @retval None
  */
void Error_Handler(void)
{
 8002460:	e7fe      	b.n	8002460 <Error_Handler>

08002462 <HAL_MspInit>:

/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002462:	b508      	push	{r3, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002464:	2003      	movs	r0, #3
 8002466:	f7fe fde1 	bl	800102c <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 800246a:	2200      	movs	r2, #0
 800246c:	4611      	mov	r1, r2
 800246e:	f06f 000b 	mvn.w	r0, #11
 8002472:	f7fe fded 	bl	8001050 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8002476:	2200      	movs	r2, #0
 8002478:	4611      	mov	r1, r2
 800247a:	f06f 000a 	mvn.w	r0, #10
 800247e:	f7fe fde7 	bl	8001050 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8002482:	2200      	movs	r2, #0
 8002484:	4611      	mov	r1, r2
 8002486:	f06f 0009 	mvn.w	r0, #9
 800248a:	f7fe fde1 	bl	8001050 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 800248e:	2200      	movs	r2, #0
 8002490:	4611      	mov	r1, r2
 8002492:	f06f 0004 	mvn.w	r0, #4
 8002496:	f7fe fddb 	bl	8001050 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 800249a:	2200      	movs	r2, #0
 800249c:	4611      	mov	r1, r2
 800249e:	f06f 0003 	mvn.w	r0, #3
 80024a2:	f7fe fdd5 	bl	8001050 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 80024a6:	2200      	movs	r2, #0
 80024a8:	4611      	mov	r1, r2
 80024aa:	f06f 0001 	mvn.w	r0, #1
 80024ae:	f7fe fdcf 	bl	8001050 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 80024b2:	2200      	movs	r2, #0
 80024b4:	4611      	mov	r1, r2
 80024b6:	f04f 30ff 	mov.w	r0, #4294967295

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80024ba:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 80024be:	f7fe bdc7 	b.w	8001050 <HAL_NVIC_SetPriority>

080024c2 <NMI_Handler>:
 80024c2:	4770      	bx	lr

080024c4 <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 80024c4:	e7fe      	b.n	80024c4 <HardFault_Handler>

080024c6 <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 80024c6:	e7fe      	b.n	80024c6 <MemManage_Handler>

080024c8 <BusFault_Handler>:

/**
* @brief This function handles Pre-fetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 80024c8:	e7fe      	b.n	80024c8 <BusFault_Handler>

080024ca <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 80024ca:	e7fe      	b.n	80024ca <UsageFault_Handler>

080024cc <SVC_Handler>:
 80024cc:	4770      	bx	lr

080024ce <DebugMon_Handler>:
 80024ce:	4770      	bx	lr

080024d0 <PendSV_Handler>:

/**
* @brief This function handles Pendable request for system service.
*/
void PendSV_Handler(void)
{
 80024d0:	4770      	bx	lr

080024d2 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 80024d2:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80024d4:	f7fe fd8e 	bl	8000ff4 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80024d8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
  HAL_SYSTICK_IRQHandler();
 80024dc:	f7fe be0f 	b.w	80010fe <HAL_SYSTICK_IRQHandler>

080024e0 <__libc_init_array>:
 80024e0:	b570      	push	{r4, r5, r6, lr}
 80024e2:	4b0e      	ldr	r3, [pc, #56]	; (800251c <__libc_init_array+0x3c>)
 80024e4:	4c0e      	ldr	r4, [pc, #56]	; (8002520 <__libc_init_array+0x40>)
 80024e6:	1ae4      	subs	r4, r4, r3
 80024e8:	10a4      	asrs	r4, r4, #2
 80024ea:	2500      	movs	r5, #0
 80024ec:	461e      	mov	r6, r3
 80024ee:	42a5      	cmp	r5, r4
 80024f0:	d004      	beq.n	80024fc <__libc_init_array+0x1c>
 80024f2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80024f6:	4798      	blx	r3
 80024f8:	3501      	adds	r5, #1
 80024fa:	e7f8      	b.n	80024ee <__libc_init_array+0xe>
 80024fc:	f004 fdb6 	bl	800706c <_init>
 8002500:	4c08      	ldr	r4, [pc, #32]	; (8002524 <__libc_init_array+0x44>)
 8002502:	4b09      	ldr	r3, [pc, #36]	; (8002528 <__libc_init_array+0x48>)
 8002504:	1ae4      	subs	r4, r4, r3
 8002506:	10a4      	asrs	r4, r4, #2
 8002508:	2500      	movs	r5, #0
 800250a:	461e      	mov	r6, r3
 800250c:	42a5      	cmp	r5, r4
 800250e:	d004      	beq.n	800251a <__libc_init_array+0x3a>
 8002510:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002514:	4798      	blx	r3
 8002516:	3501      	adds	r5, #1
 8002518:	e7f8      	b.n	800250c <__libc_init_array+0x2c>
 800251a:	bd70      	pop	{r4, r5, r6, pc}
 800251c:	08007354 	.word	0x08007354
 8002520:	08007354 	.word	0x08007354
 8002524:	08007358 	.word	0x08007358
 8002528:	08007354 	.word	0x08007354

0800252c <printf>:
 800252c:	b40f      	push	{r0, r1, r2, r3}
 800252e:	4b0a      	ldr	r3, [pc, #40]	; (8002558 <printf+0x2c>)
 8002530:	b513      	push	{r0, r1, r4, lr}
 8002532:	681c      	ldr	r4, [r3, #0]
 8002534:	b124      	cbz	r4, 8002540 <printf+0x14>
 8002536:	69a3      	ldr	r3, [r4, #24]
 8002538:	b913      	cbnz	r3, 8002540 <printf+0x14>
 800253a:	4620      	mov	r0, r4
 800253c:	f003 f836 	bl	80055ac <__sinit>
 8002540:	ab05      	add	r3, sp, #20
 8002542:	9a04      	ldr	r2, [sp, #16]
 8002544:	68a1      	ldr	r1, [r4, #8]
 8002546:	9301      	str	r3, [sp, #4]
 8002548:	4620      	mov	r0, r4
 800254a:	f001 f865 	bl	8003618 <_vfprintf_r>
 800254e:	b002      	add	sp, #8
 8002550:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002554:	b004      	add	sp, #16
 8002556:	4770      	bx	lr
 8002558:	2000010c 	.word	0x2000010c

0800255c <srand>:
 800255c:	b538      	push	{r3, r4, r5, lr}
 800255e:	4b12      	ldr	r3, [pc, #72]	; (80025a8 <srand+0x4c>)
 8002560:	681c      	ldr	r4, [r3, #0]
 8002562:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002564:	4605      	mov	r5, r0
 8002566:	b9d3      	cbnz	r3, 800259e <srand+0x42>
 8002568:	2018      	movs	r0, #24
 800256a:	f003 fa4b 	bl	8005a04 <malloc>
 800256e:	f243 330e 	movw	r3, #13070	; 0x330e
 8002572:	63a0      	str	r0, [r4, #56]	; 0x38
 8002574:	8003      	strh	r3, [r0, #0]
 8002576:	f64a 33cd 	movw	r3, #43981	; 0xabcd
 800257a:	8043      	strh	r3, [r0, #2]
 800257c:	f241 2334 	movw	r3, #4660	; 0x1234
 8002580:	8083      	strh	r3, [r0, #4]
 8002582:	f24e 636d 	movw	r3, #58989	; 0xe66d
 8002586:	80c3      	strh	r3, [r0, #6]
 8002588:	f64d 63ec 	movw	r3, #57068	; 0xdeec
 800258c:	8103      	strh	r3, [r0, #8]
 800258e:	2305      	movs	r3, #5
 8002590:	8143      	strh	r3, [r0, #10]
 8002592:	230b      	movs	r3, #11
 8002594:	8183      	strh	r3, [r0, #12]
 8002596:	2201      	movs	r2, #1
 8002598:	2300      	movs	r3, #0
 800259a:	e9c0 2304 	strd	r2, r3, [r0, #16]
 800259e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80025a0:	2200      	movs	r2, #0
 80025a2:	611d      	str	r5, [r3, #16]
 80025a4:	615a      	str	r2, [r3, #20]
 80025a6:	bd38      	pop	{r3, r4, r5, pc}
 80025a8:	2000010c 	.word	0x2000010c

080025ac <rand>:
 80025ac:	4b19      	ldr	r3, [pc, #100]	; (8002614 <rand+0x68>)
 80025ae:	b510      	push	{r4, lr}
 80025b0:	681c      	ldr	r4, [r3, #0]
 80025b2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80025b4:	b9d3      	cbnz	r3, 80025ec <rand+0x40>
 80025b6:	2018      	movs	r0, #24
 80025b8:	f003 fa24 	bl	8005a04 <malloc>
 80025bc:	f243 330e 	movw	r3, #13070	; 0x330e
 80025c0:	63a0      	str	r0, [r4, #56]	; 0x38
 80025c2:	8003      	strh	r3, [r0, #0]
 80025c4:	f64a 33cd 	movw	r3, #43981	; 0xabcd
 80025c8:	8043      	strh	r3, [r0, #2]
 80025ca:	f241 2334 	movw	r3, #4660	; 0x1234
 80025ce:	8083      	strh	r3, [r0, #4]
 80025d0:	f24e 636d 	movw	r3, #58989	; 0xe66d
 80025d4:	80c3      	strh	r3, [r0, #6]
 80025d6:	f64d 63ec 	movw	r3, #57068	; 0xdeec
 80025da:	8103      	strh	r3, [r0, #8]
 80025dc:	2305      	movs	r3, #5
 80025de:	8143      	strh	r3, [r0, #10]
 80025e0:	230b      	movs	r3, #11
 80025e2:	8183      	strh	r3, [r0, #12]
 80025e4:	2201      	movs	r2, #1
 80025e6:	2300      	movs	r3, #0
 80025e8:	e9c0 2304 	strd	r2, r3, [r0, #16]
 80025ec:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80025ee:	4c0a      	ldr	r4, [pc, #40]	; (8002618 <rand+0x6c>)
 80025f0:	690b      	ldr	r3, [r1, #16]
 80025f2:	6948      	ldr	r0, [r1, #20]
 80025f4:	4a09      	ldr	r2, [pc, #36]	; (800261c <rand+0x70>)
 80025f6:	435c      	muls	r4, r3
 80025f8:	fb02 4000 	mla	r0, r2, r0, r4
 80025fc:	fba3 2302 	umull	r2, r3, r3, r2
 8002600:	3201      	adds	r2, #1
 8002602:	4403      	add	r3, r0
 8002604:	f143 0300 	adc.w	r3, r3, #0
 8002608:	e9c1 2304 	strd	r2, r3, [r1, #16]
 800260c:	f023 4000 	bic.w	r0, r3, #2147483648	; 0x80000000
 8002610:	bd10      	pop	{r4, pc}
 8002612:	bf00      	nop
 8002614:	2000010c 	.word	0x2000010c
 8002618:	5851f42d 	.word	0x5851f42d
 800261c:	4c957f2d 	.word	0x4c957f2d

08002620 <sprintf>:
 8002620:	b40e      	push	{r1, r2, r3}
 8002622:	b500      	push	{lr}
 8002624:	b09c      	sub	sp, #112	; 0x70
 8002626:	f44f 7102 	mov.w	r1, #520	; 0x208
 800262a:	ab1d      	add	r3, sp, #116	; 0x74
 800262c:	f8ad 1014 	strh.w	r1, [sp, #20]
 8002630:	9002      	str	r0, [sp, #8]
 8002632:	9006      	str	r0, [sp, #24]
 8002634:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8002638:	480a      	ldr	r0, [pc, #40]	; (8002664 <sprintf+0x44>)
 800263a:	9104      	str	r1, [sp, #16]
 800263c:	9107      	str	r1, [sp, #28]
 800263e:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8002642:	f853 2b04 	ldr.w	r2, [r3], #4
 8002646:	f8ad 1016 	strh.w	r1, [sp, #22]
 800264a:	6800      	ldr	r0, [r0, #0]
 800264c:	9301      	str	r3, [sp, #4]
 800264e:	a902      	add	r1, sp, #8
 8002650:	f000 f80a 	bl	8002668 <_svfprintf_r>
 8002654:	9b02      	ldr	r3, [sp, #8]
 8002656:	2200      	movs	r2, #0
 8002658:	701a      	strb	r2, [r3, #0]
 800265a:	b01c      	add	sp, #112	; 0x70
 800265c:	f85d eb04 	ldr.w	lr, [sp], #4
 8002660:	b003      	add	sp, #12
 8002662:	4770      	bx	lr
 8002664:	2000010c 	.word	0x2000010c

08002668 <_svfprintf_r>:
 8002668:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800266c:	b0bd      	sub	sp, #244	; 0xf4
 800266e:	468b      	mov	fp, r1
 8002670:	9205      	str	r2, [sp, #20]
 8002672:	461f      	mov	r7, r3
 8002674:	4682      	mov	sl, r0
 8002676:	f003 f959 	bl	800592c <_localeconv_r>
 800267a:	6803      	ldr	r3, [r0, #0]
 800267c:	930d      	str	r3, [sp, #52]	; 0x34
 800267e:	4618      	mov	r0, r3
 8002680:	f7fd fdc6 	bl	8000210 <strlen>
 8002684:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 8002688:	9008      	str	r0, [sp, #32]
 800268a:	0619      	lsls	r1, r3, #24
 800268c:	d515      	bpl.n	80026ba <_svfprintf_r+0x52>
 800268e:	f8db 3010 	ldr.w	r3, [fp, #16]
 8002692:	b993      	cbnz	r3, 80026ba <_svfprintf_r+0x52>
 8002694:	2140      	movs	r1, #64	; 0x40
 8002696:	4650      	mov	r0, sl
 8002698:	f003 f9bc 	bl	8005a14 <_malloc_r>
 800269c:	f8cb 0000 	str.w	r0, [fp]
 80026a0:	f8cb 0010 	str.w	r0, [fp, #16]
 80026a4:	b930      	cbnz	r0, 80026b4 <_svfprintf_r+0x4c>
 80026a6:	230c      	movs	r3, #12
 80026a8:	f8ca 3000 	str.w	r3, [sl]
 80026ac:	f04f 30ff 	mov.w	r0, #4294967295
 80026b0:	f000 bf95 	b.w	80035de <_svfprintf_r+0xf76>
 80026b4:	2340      	movs	r3, #64	; 0x40
 80026b6:	f8cb 3014 	str.w	r3, [fp, #20]
 80026ba:	ed9f 7b99 	vldr	d7, [pc, #612]	; 8002920 <_svfprintf_r+0x2b8>
 80026be:	ed8d 7b06 	vstr	d7, [sp, #24]
 80026c2:	2300      	movs	r3, #0
 80026c4:	ac2c      	add	r4, sp, #176	; 0xb0
 80026c6:	941f      	str	r4, [sp, #124]	; 0x7c
 80026c8:	9321      	str	r3, [sp, #132]	; 0x84
 80026ca:	9320      	str	r3, [sp, #128]	; 0x80
 80026cc:	9304      	str	r3, [sp, #16]
 80026ce:	9311      	str	r3, [sp, #68]	; 0x44
 80026d0:	9310      	str	r3, [sp, #64]	; 0x40
 80026d2:	930a      	str	r3, [sp, #40]	; 0x28
 80026d4:	9d05      	ldr	r5, [sp, #20]
 80026d6:	462b      	mov	r3, r5
 80026d8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80026dc:	b11a      	cbz	r2, 80026e6 <_svfprintf_r+0x7e>
 80026de:	2a25      	cmp	r2, #37	; 0x25
 80026e0:	d001      	beq.n	80026e6 <_svfprintf_r+0x7e>
 80026e2:	461d      	mov	r5, r3
 80026e4:	e7f7      	b.n	80026d6 <_svfprintf_r+0x6e>
 80026e6:	9b05      	ldr	r3, [sp, #20]
 80026e8:	1aee      	subs	r6, r5, r3
 80026ea:	d017      	beq.n	800271c <_svfprintf_r+0xb4>
 80026ec:	e884 0048 	stmia.w	r4, {r3, r6}
 80026f0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80026f2:	4433      	add	r3, r6
 80026f4:	9321      	str	r3, [sp, #132]	; 0x84
 80026f6:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80026f8:	3301      	adds	r3, #1
 80026fa:	2b07      	cmp	r3, #7
 80026fc:	9320      	str	r3, [sp, #128]	; 0x80
 80026fe:	dc01      	bgt.n	8002704 <_svfprintf_r+0x9c>
 8002700:	3408      	adds	r4, #8
 8002702:	e008      	b.n	8002716 <_svfprintf_r+0xae>
 8002704:	aa1f      	add	r2, sp, #124	; 0x7c
 8002706:	4659      	mov	r1, fp
 8002708:	4650      	mov	r0, sl
 800270a:	f003 fee2 	bl	80064d2 <__ssprint_r>
 800270e:	2800      	cmp	r0, #0
 8002710:	f040 862c 	bne.w	800336c <_svfprintf_r+0xd04>
 8002714:	ac2c      	add	r4, sp, #176	; 0xb0
 8002716:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002718:	4433      	add	r3, r6
 800271a:	930a      	str	r3, [sp, #40]	; 0x28
 800271c:	782b      	ldrb	r3, [r5, #0]
 800271e:	2b00      	cmp	r3, #0
 8002720:	f000 861d 	beq.w	800335e <_svfprintf_r+0xcf6>
 8002724:	2200      	movs	r2, #0
 8002726:	1c6b      	adds	r3, r5, #1
 8002728:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 800272c:	4611      	mov	r1, r2
 800272e:	f04f 39ff 	mov.w	r9, #4294967295
 8002732:	9209      	str	r2, [sp, #36]	; 0x24
 8002734:	4615      	mov	r5, r2
 8002736:	200a      	movs	r0, #10
 8002738:	1c5e      	adds	r6, r3, #1
 800273a:	781b      	ldrb	r3, [r3, #0]
 800273c:	9605      	str	r6, [sp, #20]
 800273e:	9302      	str	r3, [sp, #8]
 8002740:	9b02      	ldr	r3, [sp, #8]
 8002742:	3b20      	subs	r3, #32
 8002744:	2b58      	cmp	r3, #88	; 0x58
 8002746:	f200 8263 	bhi.w	8002c10 <_svfprintf_r+0x5a8>
 800274a:	e8df f013 	tbh	[pc, r3, lsl #1]
 800274e:	005c      	.short	0x005c
 8002750:	02610261 	.word	0x02610261
 8002754:	0261006b 	.word	0x0261006b
 8002758:	02610261 	.word	0x02610261
 800275c:	02610261 	.word	0x02610261
 8002760:	006e0261 	.word	0x006e0261
 8002764:	02610059 	.word	0x02610059
 8002768:	007c0079 	.word	0x007c0079
 800276c:	00a30261 	.word	0x00a30261
 8002770:	00a600a6 	.word	0x00a600a6
 8002774:	00a600a6 	.word	0x00a600a6
 8002778:	00a600a6 	.word	0x00a600a6
 800277c:	00a600a6 	.word	0x00a600a6
 8002780:	026100a6 	.word	0x026100a6
 8002784:	02610261 	.word	0x02610261
 8002788:	02610261 	.word	0x02610261
 800278c:	02610261 	.word	0x02610261
 8002790:	02610261 	.word	0x02610261
 8002794:	00d60261 	.word	0x00d60261
 8002798:	0261010b 	.word	0x0261010b
 800279c:	0261010b 	.word	0x0261010b
 80027a0:	02610261 	.word	0x02610261
 80027a4:	00b90261 	.word	0x00b90261
 80027a8:	02610261 	.word	0x02610261
 80027ac:	02610152 	.word	0x02610152
 80027b0:	02610261 	.word	0x02610261
 80027b4:	02610261 	.word	0x02610261
 80027b8:	02610199 	.word	0x02610199
 80027bc:	00660261 	.word	0x00660261
 80027c0:	02610261 	.word	0x02610261
 80027c4:	02610261 	.word	0x02610261
 80027c8:	02610261 	.word	0x02610261
 80027cc:	02610261 	.word	0x02610261
 80027d0:	02610261 	.word	0x02610261
 80027d4:	006100cd 	.word	0x006100cd
 80027d8:	010b010b 	.word	0x010b010b
 80027dc:	00bc010b 	.word	0x00bc010b
 80027e0:	02610061 	.word	0x02610061
 80027e4:	00bf0261 	.word	0x00bf0261
 80027e8:	01340261 	.word	0x01340261
 80027ec:	016f0154 	.word	0x016f0154
 80027f0:	026100ca 	.word	0x026100ca
 80027f4:	02610180 	.word	0x02610180
 80027f8:	0261019b 	.word	0x0261019b
 80027fc:	01b30261 	.word	0x01b30261
 8002800:	2201      	movs	r2, #1
 8002802:	212b      	movs	r1, #43	; 0x2b
 8002804:	e002      	b.n	800280c <_svfprintf_r+0x1a4>
 8002806:	b909      	cbnz	r1, 800280c <_svfprintf_r+0x1a4>
 8002808:	2201      	movs	r2, #1
 800280a:	2120      	movs	r1, #32
 800280c:	9b05      	ldr	r3, [sp, #20]
 800280e:	e793      	b.n	8002738 <_svfprintf_r+0xd0>
 8002810:	2a00      	cmp	r2, #0
 8002812:	d077      	beq.n	8002904 <_svfprintf_r+0x29c>
 8002814:	f88d 105f 	strb.w	r1, [sp, #95]	; 0x5f
 8002818:	e074      	b.n	8002904 <_svfprintf_r+0x29c>
 800281a:	b10a      	cbz	r2, 8002820 <_svfprintf_r+0x1b8>
 800281c:	f88d 105f 	strb.w	r1, [sp, #95]	; 0x5f
 8002820:	4b41      	ldr	r3, [pc, #260]	; (8002928 <_svfprintf_r+0x2c0>)
 8002822:	e14b      	b.n	8002abc <_svfprintf_r+0x454>
 8002824:	f045 0501 	orr.w	r5, r5, #1
 8002828:	e7f0      	b.n	800280c <_svfprintf_r+0x1a4>
 800282a:	683e      	ldr	r6, [r7, #0]
 800282c:	9609      	str	r6, [sp, #36]	; 0x24
 800282e:	2e00      	cmp	r6, #0
 8002830:	f107 0304 	add.w	r3, r7, #4
 8002834:	db01      	blt.n	800283a <_svfprintf_r+0x1d2>
 8002836:	461f      	mov	r7, r3
 8002838:	e7e8      	b.n	800280c <_svfprintf_r+0x1a4>
 800283a:	4276      	negs	r6, r6
 800283c:	9609      	str	r6, [sp, #36]	; 0x24
 800283e:	461f      	mov	r7, r3
 8002840:	f045 0504 	orr.w	r5, r5, #4
 8002844:	e7e2      	b.n	800280c <_svfprintf_r+0x1a4>
 8002846:	9e05      	ldr	r6, [sp, #20]
 8002848:	9b05      	ldr	r3, [sp, #20]
 800284a:	7836      	ldrb	r6, [r6, #0]
 800284c:	9602      	str	r6, [sp, #8]
 800284e:	2e2a      	cmp	r6, #42	; 0x2a
 8002850:	f103 0301 	add.w	r3, r3, #1
 8002854:	d002      	beq.n	800285c <_svfprintf_r+0x1f4>
 8002856:	f04f 0900 	mov.w	r9, #0
 800285a:	e00a      	b.n	8002872 <_svfprintf_r+0x20a>
 800285c:	f8d7 9000 	ldr.w	r9, [r7]
 8002860:	9305      	str	r3, [sp, #20]
 8002862:	1d3e      	adds	r6, r7, #4
 8002864:	f1b9 0f00 	cmp.w	r9, #0
 8002868:	4637      	mov	r7, r6
 800286a:	dacf      	bge.n	800280c <_svfprintf_r+0x1a4>
 800286c:	f04f 39ff 	mov.w	r9, #4294967295
 8002870:	e7cc      	b.n	800280c <_svfprintf_r+0x1a4>
 8002872:	9305      	str	r3, [sp, #20]
 8002874:	9b02      	ldr	r3, [sp, #8]
 8002876:	3b30      	subs	r3, #48	; 0x30
 8002878:	2b09      	cmp	r3, #9
 800287a:	d808      	bhi.n	800288e <_svfprintf_r+0x226>
 800287c:	fb00 3909 	mla	r9, r0, r9, r3
 8002880:	9b05      	ldr	r3, [sp, #20]
 8002882:	461e      	mov	r6, r3
 8002884:	f816 3b01 	ldrb.w	r3, [r6], #1
 8002888:	9302      	str	r3, [sp, #8]
 800288a:	4633      	mov	r3, r6
 800288c:	e7f1      	b.n	8002872 <_svfprintf_r+0x20a>
 800288e:	ea49 79e9 	orr.w	r9, r9, r9, asr #31
 8002892:	e755      	b.n	8002740 <_svfprintf_r+0xd8>
 8002894:	f045 0580 	orr.w	r5, r5, #128	; 0x80
 8002898:	e7b8      	b.n	800280c <_svfprintf_r+0x1a4>
 800289a:	2300      	movs	r3, #0
 800289c:	9309      	str	r3, [sp, #36]	; 0x24
 800289e:	9b02      	ldr	r3, [sp, #8]
 80028a0:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80028a2:	3b30      	subs	r3, #48	; 0x30
 80028a4:	fb00 3306 	mla	r3, r0, r6, r3
 80028a8:	9309      	str	r3, [sp, #36]	; 0x24
 80028aa:	9b05      	ldr	r3, [sp, #20]
 80028ac:	461e      	mov	r6, r3
 80028ae:	f816 3b01 	ldrb.w	r3, [r6], #1
 80028b2:	9302      	str	r3, [sp, #8]
 80028b4:	9b02      	ldr	r3, [sp, #8]
 80028b6:	9605      	str	r6, [sp, #20]
 80028b8:	3b30      	subs	r3, #48	; 0x30
 80028ba:	2b09      	cmp	r3, #9
 80028bc:	d9ef      	bls.n	800289e <_svfprintf_r+0x236>
 80028be:	e73f      	b.n	8002740 <_svfprintf_r+0xd8>
 80028c0:	f045 0508 	orr.w	r5, r5, #8
 80028c4:	e7a2      	b.n	800280c <_svfprintf_r+0x1a4>
 80028c6:	f045 0540 	orr.w	r5, r5, #64	; 0x40
 80028ca:	e79f      	b.n	800280c <_svfprintf_r+0x1a4>
 80028cc:	9b05      	ldr	r3, [sp, #20]
 80028ce:	781b      	ldrb	r3, [r3, #0]
 80028d0:	2b6c      	cmp	r3, #108	; 0x6c
 80028d2:	d103      	bne.n	80028dc <_svfprintf_r+0x274>
 80028d4:	9b05      	ldr	r3, [sp, #20]
 80028d6:	3301      	adds	r3, #1
 80028d8:	9305      	str	r3, [sp, #20]
 80028da:	e002      	b.n	80028e2 <_svfprintf_r+0x27a>
 80028dc:	f045 0510 	orr.w	r5, r5, #16
 80028e0:	e794      	b.n	800280c <_svfprintf_r+0x1a4>
 80028e2:	f045 0520 	orr.w	r5, r5, #32
 80028e6:	e791      	b.n	800280c <_svfprintf_r+0x1a4>
 80028e8:	1d3b      	adds	r3, r7, #4
 80028ea:	9303      	str	r3, [sp, #12]
 80028ec:	2600      	movs	r6, #0
 80028ee:	683b      	ldr	r3, [r7, #0]
 80028f0:	f88d 3088 	strb.w	r3, [sp, #136]	; 0x88
 80028f4:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 80028f8:	e199      	b.n	8002c2e <_svfprintf_r+0x5c6>
 80028fa:	b10a      	cbz	r2, 8002900 <_svfprintf_r+0x298>
 80028fc:	f88d 105f 	strb.w	r1, [sp, #95]	; 0x5f
 8002900:	f045 0510 	orr.w	r5, r5, #16
 8002904:	06aa      	lsls	r2, r5, #26
 8002906:	d511      	bpl.n	800292c <_svfprintf_r+0x2c4>
 8002908:	3707      	adds	r7, #7
 800290a:	f027 0707 	bic.w	r7, r7, #7
 800290e:	f107 0308 	add.w	r3, r7, #8
 8002912:	9303      	str	r3, [sp, #12]
 8002914:	e9d7 6700 	ldrd	r6, r7, [r7]
 8002918:	e017      	b.n	800294a <_svfprintf_r+0x2e2>
 800291a:	bf00      	nop
 800291c:	f3af 8000 	nop.w
	...
 8002928:	0800717d 	.word	0x0800717d
 800292c:	f015 0f10 	tst.w	r5, #16
 8002930:	f107 0304 	add.w	r3, r7, #4
 8002934:	d002      	beq.n	800293c <_svfprintf_r+0x2d4>
 8002936:	9303      	str	r3, [sp, #12]
 8002938:	683e      	ldr	r6, [r7, #0]
 800293a:	e005      	b.n	8002948 <_svfprintf_r+0x2e0>
 800293c:	683e      	ldr	r6, [r7, #0]
 800293e:	9303      	str	r3, [sp, #12]
 8002940:	f015 0f40 	tst.w	r5, #64	; 0x40
 8002944:	bf18      	it	ne
 8002946:	b236      	sxthne	r6, r6
 8002948:	17f7      	asrs	r7, r6, #31
 800294a:	2e00      	cmp	r6, #0
 800294c:	f177 0300 	sbcs.w	r3, r7, #0
 8002950:	f280 80de 	bge.w	8002b10 <_svfprintf_r+0x4a8>
 8002954:	4276      	negs	r6, r6
 8002956:	f04f 032d 	mov.w	r3, #45	; 0x2d
 800295a:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 800295e:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 8002962:	e0d5      	b.n	8002b10 <_svfprintf_r+0x4a8>
 8002964:	b10a      	cbz	r2, 800296a <_svfprintf_r+0x302>
 8002966:	f88d 105f 	strb.w	r1, [sp, #95]	; 0x5f
 800296a:	3707      	adds	r7, #7
 800296c:	f027 0707 	bic.w	r7, r7, #7
 8002970:	f107 0308 	add.w	r3, r7, #8
 8002974:	9303      	str	r3, [sp, #12]
 8002976:	ed97 7b00 	vldr	d7, [r7]
 800297a:	ed8d 7b06 	vstr	d7, [sp, #24]
 800297e:	9b06      	ldr	r3, [sp, #24]
 8002980:	9312      	str	r3, [sp, #72]	; 0x48
 8002982:	9b07      	ldr	r3, [sp, #28]
 8002984:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002988:	9313      	str	r3, [sp, #76]	; 0x4c
 800298a:	f04f 32ff 	mov.w	r2, #4294967295
 800298e:	4bab      	ldr	r3, [pc, #684]	; (8002c3c <_svfprintf_r+0x5d4>)
 8002990:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 8002994:	f7fe f8e6 	bl	8000b64 <__aeabi_dcmpun>
 8002998:	2800      	cmp	r0, #0
 800299a:	f040 84f1 	bne.w	8003380 <_svfprintf_r+0xd18>
 800299e:	f04f 32ff 	mov.w	r2, #4294967295
 80029a2:	4ba6      	ldr	r3, [pc, #664]	; (8002c3c <_svfprintf_r+0x5d4>)
 80029a4:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 80029a8:	f7fe f8be 	bl	8000b28 <__aeabi_dcmple>
 80029ac:	2800      	cmp	r0, #0
 80029ae:	f040 84e7 	bne.w	8003380 <_svfprintf_r+0xd18>
 80029b2:	f000 bdfd 	b.w	80035b0 <_svfprintf_r+0xf48>
 80029b6:	b10a      	cbz	r2, 80029bc <_svfprintf_r+0x354>
 80029b8:	f88d 105f 	strb.w	r1, [sp, #95]	; 0x5f
 80029bc:	f015 0f20 	tst.w	r5, #32
 80029c0:	f107 0304 	add.w	r3, r7, #4
 80029c4:	d007      	beq.n	80029d6 <_svfprintf_r+0x36e>
 80029c6:	990a      	ldr	r1, [sp, #40]	; 0x28
 80029c8:	683a      	ldr	r2, [r7, #0]
 80029ca:	17ce      	asrs	r6, r1, #31
 80029cc:	4608      	mov	r0, r1
 80029ce:	4631      	mov	r1, r6
 80029d0:	e9c2 0100 	strd	r0, r1, [r2]
 80029d4:	e00b      	b.n	80029ee <_svfprintf_r+0x386>
 80029d6:	06e9      	lsls	r1, r5, #27
 80029d8:	d406      	bmi.n	80029e8 <_svfprintf_r+0x380>
 80029da:	066a      	lsls	r2, r5, #25
 80029dc:	d504      	bpl.n	80029e8 <_svfprintf_r+0x380>
 80029de:	683a      	ldr	r2, [r7, #0]
 80029e0:	f8bd 1028 	ldrh.w	r1, [sp, #40]	; 0x28
 80029e4:	8011      	strh	r1, [r2, #0]
 80029e6:	e002      	b.n	80029ee <_svfprintf_r+0x386>
 80029e8:	683a      	ldr	r2, [r7, #0]
 80029ea:	990a      	ldr	r1, [sp, #40]	; 0x28
 80029ec:	6011      	str	r1, [r2, #0]
 80029ee:	461f      	mov	r7, r3
 80029f0:	e670      	b.n	80026d4 <_svfprintf_r+0x6c>
 80029f2:	f045 0510 	orr.w	r5, r5, #16
 80029f6:	f015 0320 	ands.w	r3, r5, #32
 80029fa:	d009      	beq.n	8002a10 <_svfprintf_r+0x3a8>
 80029fc:	3707      	adds	r7, #7
 80029fe:	f027 0707 	bic.w	r7, r7, #7
 8002a02:	f107 0308 	add.w	r3, r7, #8
 8002a06:	e9d7 6700 	ldrd	r6, r7, [r7]
 8002a0a:	9303      	str	r3, [sp, #12]
 8002a0c:	2300      	movs	r3, #0
 8002a0e:	e07b      	b.n	8002b08 <_svfprintf_r+0x4a0>
 8002a10:	1d3a      	adds	r2, r7, #4
 8002a12:	f015 0110 	ands.w	r1, r5, #16
 8002a16:	9203      	str	r2, [sp, #12]
 8002a18:	d105      	bne.n	8002a26 <_svfprintf_r+0x3be>
 8002a1a:	f015 0340 	ands.w	r3, r5, #64	; 0x40
 8002a1e:	d002      	beq.n	8002a26 <_svfprintf_r+0x3be>
 8002a20:	883e      	ldrh	r6, [r7, #0]
 8002a22:	2700      	movs	r7, #0
 8002a24:	e7f2      	b.n	8002a0c <_svfprintf_r+0x3a4>
 8002a26:	683e      	ldr	r6, [r7, #0]
 8002a28:	2700      	movs	r7, #0
 8002a2a:	e06d      	b.n	8002b08 <_svfprintf_r+0x4a0>
 8002a2c:	1d3b      	adds	r3, r7, #4
 8002a2e:	9303      	str	r3, [sp, #12]
 8002a30:	2330      	movs	r3, #48	; 0x30
 8002a32:	2278      	movs	r2, #120	; 0x78
 8002a34:	f88d 3060 	strb.w	r3, [sp, #96]	; 0x60
 8002a38:	4b81      	ldr	r3, [pc, #516]	; (8002c40 <_svfprintf_r+0x5d8>)
 8002a3a:	683e      	ldr	r6, [r7, #0]
 8002a3c:	9311      	str	r3, [sp, #68]	; 0x44
 8002a3e:	2700      	movs	r7, #0
 8002a40:	f045 0502 	orr.w	r5, r5, #2
 8002a44:	f88d 2061 	strb.w	r2, [sp, #97]	; 0x61
 8002a48:	2302      	movs	r3, #2
 8002a4a:	9202      	str	r2, [sp, #8]
 8002a4c:	e05c      	b.n	8002b08 <_svfprintf_r+0x4a0>
 8002a4e:	2600      	movs	r6, #0
 8002a50:	1d3b      	adds	r3, r7, #4
 8002a52:	45b1      	cmp	r9, r6
 8002a54:	9303      	str	r3, [sp, #12]
 8002a56:	f8d7 8000 	ldr.w	r8, [r7]
 8002a5a:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 8002a5e:	db0a      	blt.n	8002a76 <_svfprintf_r+0x40e>
 8002a60:	464a      	mov	r2, r9
 8002a62:	4631      	mov	r1, r6
 8002a64:	4640      	mov	r0, r8
 8002a66:	f7fd fbdb 	bl	8000220 <memchr>
 8002a6a:	2800      	cmp	r0, #0
 8002a6c:	f000 80ea 	beq.w	8002c44 <_svfprintf_r+0x5dc>
 8002a70:	ebc8 0900 	rsb	r9, r8, r0
 8002a74:	e0e7      	b.n	8002c46 <_svfprintf_r+0x5de>
 8002a76:	4640      	mov	r0, r8
 8002a78:	f7fd fbca 	bl	8000210 <strlen>
 8002a7c:	4681      	mov	r9, r0
 8002a7e:	e0e2      	b.n	8002c46 <_svfprintf_r+0x5de>
 8002a80:	f045 0510 	orr.w	r5, r5, #16
 8002a84:	06ae      	lsls	r6, r5, #26
 8002a86:	d508      	bpl.n	8002a9a <_svfprintf_r+0x432>
 8002a88:	3707      	adds	r7, #7
 8002a8a:	f027 0707 	bic.w	r7, r7, #7
 8002a8e:	f107 0308 	add.w	r3, r7, #8
 8002a92:	9303      	str	r3, [sp, #12]
 8002a94:	e9d7 6700 	ldrd	r6, r7, [r7]
 8002a98:	e00a      	b.n	8002ab0 <_svfprintf_r+0x448>
 8002a9a:	1d3b      	adds	r3, r7, #4
 8002a9c:	f015 0f10 	tst.w	r5, #16
 8002aa0:	9303      	str	r3, [sp, #12]
 8002aa2:	d103      	bne.n	8002aac <_svfprintf_r+0x444>
 8002aa4:	0668      	lsls	r0, r5, #25
 8002aa6:	d501      	bpl.n	8002aac <_svfprintf_r+0x444>
 8002aa8:	883e      	ldrh	r6, [r7, #0]
 8002aaa:	e000      	b.n	8002aae <_svfprintf_r+0x446>
 8002aac:	683e      	ldr	r6, [r7, #0]
 8002aae:	2700      	movs	r7, #0
 8002ab0:	2301      	movs	r3, #1
 8002ab2:	e029      	b.n	8002b08 <_svfprintf_r+0x4a0>
 8002ab4:	b10a      	cbz	r2, 8002aba <_svfprintf_r+0x452>
 8002ab6:	f88d 105f 	strb.w	r1, [sp, #95]	; 0x5f
 8002aba:	4b61      	ldr	r3, [pc, #388]	; (8002c40 <_svfprintf_r+0x5d8>)
 8002abc:	9311      	str	r3, [sp, #68]	; 0x44
 8002abe:	06a9      	lsls	r1, r5, #26
 8002ac0:	d508      	bpl.n	8002ad4 <_svfprintf_r+0x46c>
 8002ac2:	3707      	adds	r7, #7
 8002ac4:	f027 0707 	bic.w	r7, r7, #7
 8002ac8:	f107 0308 	add.w	r3, r7, #8
 8002acc:	9303      	str	r3, [sp, #12]
 8002ace:	e9d7 6700 	ldrd	r6, r7, [r7]
 8002ad2:	e00a      	b.n	8002aea <_svfprintf_r+0x482>
 8002ad4:	1d3b      	adds	r3, r7, #4
 8002ad6:	f015 0f10 	tst.w	r5, #16
 8002ada:	9303      	str	r3, [sp, #12]
 8002adc:	d103      	bne.n	8002ae6 <_svfprintf_r+0x47e>
 8002ade:	066a      	lsls	r2, r5, #25
 8002ae0:	d501      	bpl.n	8002ae6 <_svfprintf_r+0x47e>
 8002ae2:	883e      	ldrh	r6, [r7, #0]
 8002ae4:	e000      	b.n	8002ae8 <_svfprintf_r+0x480>
 8002ae6:	683e      	ldr	r6, [r7, #0]
 8002ae8:	2700      	movs	r7, #0
 8002aea:	07eb      	lsls	r3, r5, #31
 8002aec:	d50b      	bpl.n	8002b06 <_svfprintf_r+0x49e>
 8002aee:	ea56 0307 	orrs.w	r3, r6, r7
 8002af2:	d008      	beq.n	8002b06 <_svfprintf_r+0x49e>
 8002af4:	2330      	movs	r3, #48	; 0x30
 8002af6:	f88d 3060 	strb.w	r3, [sp, #96]	; 0x60
 8002afa:	f89d 3008 	ldrb.w	r3, [sp, #8]
 8002afe:	f88d 3061 	strb.w	r3, [sp, #97]	; 0x61
 8002b02:	f045 0502 	orr.w	r5, r5, #2
 8002b06:	2302      	movs	r3, #2
 8002b08:	2200      	movs	r2, #0
 8002b0a:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8002b0e:	e000      	b.n	8002b12 <_svfprintf_r+0x4aa>
 8002b10:	2301      	movs	r3, #1
 8002b12:	f1b9 0f00 	cmp.w	r9, #0
 8002b16:	f2c0 855c 	blt.w	80035d2 <_svfprintf_r+0xf6a>
 8002b1a:	ea56 0207 	orrs.w	r2, r6, r7
 8002b1e:	f025 0180 	bic.w	r1, r5, #128	; 0x80
 8002b22:	d103      	bne.n	8002b2c <_svfprintf_r+0x4c4>
 8002b24:	f1b9 0f00 	cmp.w	r9, #0
 8002b28:	d05f      	beq.n	8002bea <_svfprintf_r+0x582>
 8002b2a:	e006      	b.n	8002b3a <_svfprintf_r+0x4d2>
 8002b2c:	460d      	mov	r5, r1
 8002b2e:	2b01      	cmp	r3, #1
 8002b30:	d025      	beq.n	8002b7e <_svfprintf_r+0x516>
 8002b32:	2b02      	cmp	r3, #2
 8002b34:	d046      	beq.n	8002bc4 <_svfprintf_r+0x55c>
 8002b36:	4629      	mov	r1, r5
 8002b38:	e007      	b.n	8002b4a <_svfprintf_r+0x4e2>
 8002b3a:	460d      	mov	r5, r1
 8002b3c:	2b01      	cmp	r3, #1
 8002b3e:	d022      	beq.n	8002b86 <_svfprintf_r+0x51e>
 8002b40:	2b02      	cmp	r3, #2
 8002b42:	d03d      	beq.n	8002bc0 <_svfprintf_r+0x558>
 8002b44:	4629      	mov	r1, r5
 8002b46:	2600      	movs	r6, #0
 8002b48:	2700      	movs	r7, #0
 8002b4a:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
 8002b4e:	08f2      	lsrs	r2, r6, #3
 8002b50:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
 8002b54:	08f8      	lsrs	r0, r7, #3
 8002b56:	f006 0307 	and.w	r3, r6, #7
 8002b5a:	4607      	mov	r7, r0
 8002b5c:	4616      	mov	r6, r2
 8002b5e:	3330      	adds	r3, #48	; 0x30
 8002b60:	ea56 0207 	orrs.w	r2, r6, r7
 8002b64:	f808 3d01 	strb.w	r3, [r8, #-1]!
 8002b68:	d1f1      	bne.n	8002b4e <_svfprintf_r+0x4e6>
 8002b6a:	07e8      	lsls	r0, r5, #31
 8002b6c:	d548      	bpl.n	8002c00 <_svfprintf_r+0x598>
 8002b6e:	2b30      	cmp	r3, #48	; 0x30
 8002b70:	d046      	beq.n	8002c00 <_svfprintf_r+0x598>
 8002b72:	2330      	movs	r3, #48	; 0x30
 8002b74:	f808 3c01 	strb.w	r3, [r8, #-1]
 8002b78:	f108 38ff 	add.w	r8, r8, #4294967295
 8002b7c:	e040      	b.n	8002c00 <_svfprintf_r+0x598>
 8002b7e:	2f00      	cmp	r7, #0
 8002b80:	bf08      	it	eq
 8002b82:	2e0a      	cmpeq	r6, #10
 8002b84:	d205      	bcs.n	8002b92 <_svfprintf_r+0x52a>
 8002b86:	f10d 08f0 	add.w	r8, sp, #240	; 0xf0
 8002b8a:	3630      	adds	r6, #48	; 0x30
 8002b8c:	f808 6d41 	strb.w	r6, [r8, #-65]!
 8002b90:	e029      	b.n	8002be6 <_svfprintf_r+0x57e>
 8002b92:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
 8002b96:	4630      	mov	r0, r6
 8002b98:	4639      	mov	r1, r7
 8002b9a:	220a      	movs	r2, #10
 8002b9c:	2300      	movs	r3, #0
 8002b9e:	f7fe f81f 	bl	8000be0 <__aeabi_uldivmod>
 8002ba2:	3230      	adds	r2, #48	; 0x30
 8002ba4:	f808 2d01 	strb.w	r2, [r8, #-1]!
 8002ba8:	2300      	movs	r3, #0
 8002baa:	4630      	mov	r0, r6
 8002bac:	4639      	mov	r1, r7
 8002bae:	220a      	movs	r2, #10
 8002bb0:	f7fe f816 	bl	8000be0 <__aeabi_uldivmod>
 8002bb4:	4606      	mov	r6, r0
 8002bb6:	460f      	mov	r7, r1
 8002bb8:	ea56 0307 	orrs.w	r3, r6, r7
 8002bbc:	d1eb      	bne.n	8002b96 <_svfprintf_r+0x52e>
 8002bbe:	e012      	b.n	8002be6 <_svfprintf_r+0x57e>
 8002bc0:	2600      	movs	r6, #0
 8002bc2:	2700      	movs	r7, #0
 8002bc4:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
 8002bc8:	f006 030f 	and.w	r3, r6, #15
 8002bcc:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8002bce:	5cd3      	ldrb	r3, [r2, r3]
 8002bd0:	f808 3d01 	strb.w	r3, [r8, #-1]!
 8002bd4:	0933      	lsrs	r3, r6, #4
 8002bd6:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 8002bda:	093a      	lsrs	r2, r7, #4
 8002bdc:	461e      	mov	r6, r3
 8002bde:	4617      	mov	r7, r2
 8002be0:	ea56 0307 	orrs.w	r3, r6, r7
 8002be4:	d1f0      	bne.n	8002bc8 <_svfprintf_r+0x560>
 8002be6:	4629      	mov	r1, r5
 8002be8:	e00a      	b.n	8002c00 <_svfprintf_r+0x598>
 8002bea:	b93b      	cbnz	r3, 8002bfc <_svfprintf_r+0x594>
 8002bec:	07ea      	lsls	r2, r5, #31
 8002bee:	d505      	bpl.n	8002bfc <_svfprintf_r+0x594>
 8002bf0:	f10d 08f0 	add.w	r8, sp, #240	; 0xf0
 8002bf4:	2330      	movs	r3, #48	; 0x30
 8002bf6:	f808 3d41 	strb.w	r3, [r8, #-65]!
 8002bfa:	e001      	b.n	8002c00 <_svfprintf_r+0x598>
 8002bfc:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
 8002c00:	464e      	mov	r6, r9
 8002c02:	f10d 09b0 	add.w	r9, sp, #176	; 0xb0
 8002c06:	ebc8 0909 	rsb	r9, r8, r9
 8002c0a:	460d      	mov	r5, r1
 8002c0c:	2700      	movs	r7, #0
 8002c0e:	e01b      	b.n	8002c48 <_svfprintf_r+0x5e0>
 8002c10:	b10a      	cbz	r2, 8002c16 <_svfprintf_r+0x5ae>
 8002c12:	f88d 105f 	strb.w	r1, [sp, #95]	; 0x5f
 8002c16:	9b02      	ldr	r3, [sp, #8]
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	f000 83a0 	beq.w	800335e <_svfprintf_r+0xcf6>
 8002c1e:	f89d 3008 	ldrb.w	r3, [sp, #8]
 8002c22:	f88d 3088 	strb.w	r3, [sp, #136]	; 0x88
 8002c26:	2600      	movs	r6, #0
 8002c28:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 8002c2c:	9703      	str	r7, [sp, #12]
 8002c2e:	f04f 0901 	mov.w	r9, #1
 8002c32:	4637      	mov	r7, r6
 8002c34:	f10d 0888 	add.w	r8, sp, #136	; 0x88
 8002c38:	e006      	b.n	8002c48 <_svfprintf_r+0x5e0>
 8002c3a:	bf00      	nop
 8002c3c:	7fefffff 	.word	0x7fefffff
 8002c40:	0800718e 	.word	0x0800718e
 8002c44:	4606      	mov	r6, r0
 8002c46:	4637      	mov	r7, r6
 8002c48:	454e      	cmp	r6, r9
 8002c4a:	4633      	mov	r3, r6
 8002c4c:	bfb8      	it	lt
 8002c4e:	464b      	movlt	r3, r9
 8002c50:	930b      	str	r3, [sp, #44]	; 0x2c
 8002c52:	f89d 305f 	ldrb.w	r3, [sp, #95]	; 0x5f
 8002c56:	b113      	cbz	r3, 8002c5e <_svfprintf_r+0x5f6>
 8002c58:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8002c5a:	3301      	adds	r3, #1
 8002c5c:	930b      	str	r3, [sp, #44]	; 0x2c
 8002c5e:	f015 0302 	ands.w	r3, r5, #2
 8002c62:	9314      	str	r3, [sp, #80]	; 0x50
 8002c64:	bf1e      	ittt	ne
 8002c66:	9b0b      	ldrne	r3, [sp, #44]	; 0x2c
 8002c68:	3302      	addne	r3, #2
 8002c6a:	930b      	strne	r3, [sp, #44]	; 0x2c
 8002c6c:	f015 0384 	ands.w	r3, r5, #132	; 0x84
 8002c70:	9315      	str	r3, [sp, #84]	; 0x54
 8002c72:	d139      	bne.n	8002ce8 <_svfprintf_r+0x680>
 8002c74:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002c76:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8002c78:	1a9b      	subs	r3, r3, r2
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	930c      	str	r3, [sp, #48]	; 0x30
 8002c7e:	dd33      	ble.n	8002ce8 <_svfprintf_r+0x680>
 8002c80:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8002c82:	2b10      	cmp	r3, #16
 8002c84:	4ba6      	ldr	r3, [pc, #664]	; (8002f20 <_svfprintf_r+0x8b8>)
 8002c86:	6023      	str	r3, [r4, #0]
 8002c88:	dd18      	ble.n	8002cbc <_svfprintf_r+0x654>
 8002c8a:	2310      	movs	r3, #16
 8002c8c:	6063      	str	r3, [r4, #4]
 8002c8e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8002c90:	3310      	adds	r3, #16
 8002c92:	9321      	str	r3, [sp, #132]	; 0x84
 8002c94:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8002c96:	3301      	adds	r3, #1
 8002c98:	2b07      	cmp	r3, #7
 8002c9a:	9320      	str	r3, [sp, #128]	; 0x80
 8002c9c:	dc01      	bgt.n	8002ca2 <_svfprintf_r+0x63a>
 8002c9e:	3408      	adds	r4, #8
 8002ca0:	e008      	b.n	8002cb4 <_svfprintf_r+0x64c>
 8002ca2:	aa1f      	add	r2, sp, #124	; 0x7c
 8002ca4:	4659      	mov	r1, fp
 8002ca6:	4650      	mov	r0, sl
 8002ca8:	f003 fc13 	bl	80064d2 <__ssprint_r>
 8002cac:	2800      	cmp	r0, #0
 8002cae:	f040 835d 	bne.w	800336c <_svfprintf_r+0xd04>
 8002cb2:	ac2c      	add	r4, sp, #176	; 0xb0
 8002cb4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8002cb6:	3b10      	subs	r3, #16
 8002cb8:	930c      	str	r3, [sp, #48]	; 0x30
 8002cba:	e7e1      	b.n	8002c80 <_svfprintf_r+0x618>
 8002cbc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8002cbe:	6063      	str	r3, [r4, #4]
 8002cc0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8002cc2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8002cc4:	4413      	add	r3, r2
 8002cc6:	9321      	str	r3, [sp, #132]	; 0x84
 8002cc8:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8002cca:	3301      	adds	r3, #1
 8002ccc:	2b07      	cmp	r3, #7
 8002cce:	9320      	str	r3, [sp, #128]	; 0x80
 8002cd0:	dc01      	bgt.n	8002cd6 <_svfprintf_r+0x66e>
 8002cd2:	3408      	adds	r4, #8
 8002cd4:	e008      	b.n	8002ce8 <_svfprintf_r+0x680>
 8002cd6:	aa1f      	add	r2, sp, #124	; 0x7c
 8002cd8:	4659      	mov	r1, fp
 8002cda:	4650      	mov	r0, sl
 8002cdc:	f003 fbf9 	bl	80064d2 <__ssprint_r>
 8002ce0:	2800      	cmp	r0, #0
 8002ce2:	f040 8343 	bne.w	800336c <_svfprintf_r+0xd04>
 8002ce6:	ac2c      	add	r4, sp, #176	; 0xb0
 8002ce8:	f89d 305f 	ldrb.w	r3, [sp, #95]	; 0x5f
 8002cec:	b1bb      	cbz	r3, 8002d1e <_svfprintf_r+0x6b6>
 8002cee:	f10d 035f 	add.w	r3, sp, #95	; 0x5f
 8002cf2:	6023      	str	r3, [r4, #0]
 8002cf4:	2301      	movs	r3, #1
 8002cf6:	6063      	str	r3, [r4, #4]
 8002cf8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8002cfa:	3301      	adds	r3, #1
 8002cfc:	9321      	str	r3, [sp, #132]	; 0x84
 8002cfe:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8002d00:	3301      	adds	r3, #1
 8002d02:	2b07      	cmp	r3, #7
 8002d04:	9320      	str	r3, [sp, #128]	; 0x80
 8002d06:	dc01      	bgt.n	8002d0c <_svfprintf_r+0x6a4>
 8002d08:	3408      	adds	r4, #8
 8002d0a:	e008      	b.n	8002d1e <_svfprintf_r+0x6b6>
 8002d0c:	aa1f      	add	r2, sp, #124	; 0x7c
 8002d0e:	4659      	mov	r1, fp
 8002d10:	4650      	mov	r0, sl
 8002d12:	f003 fbde 	bl	80064d2 <__ssprint_r>
 8002d16:	2800      	cmp	r0, #0
 8002d18:	f040 8328 	bne.w	800336c <_svfprintf_r+0xd04>
 8002d1c:	ac2c      	add	r4, sp, #176	; 0xb0
 8002d1e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8002d20:	b1b3      	cbz	r3, 8002d50 <_svfprintf_r+0x6e8>
 8002d22:	ab18      	add	r3, sp, #96	; 0x60
 8002d24:	6023      	str	r3, [r4, #0]
 8002d26:	2302      	movs	r3, #2
 8002d28:	6063      	str	r3, [r4, #4]
 8002d2a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8002d2c:	3302      	adds	r3, #2
 8002d2e:	9321      	str	r3, [sp, #132]	; 0x84
 8002d30:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8002d32:	3301      	adds	r3, #1
 8002d34:	2b07      	cmp	r3, #7
 8002d36:	9320      	str	r3, [sp, #128]	; 0x80
 8002d38:	dc01      	bgt.n	8002d3e <_svfprintf_r+0x6d6>
 8002d3a:	3408      	adds	r4, #8
 8002d3c:	e008      	b.n	8002d50 <_svfprintf_r+0x6e8>
 8002d3e:	aa1f      	add	r2, sp, #124	; 0x7c
 8002d40:	4659      	mov	r1, fp
 8002d42:	4650      	mov	r0, sl
 8002d44:	f003 fbc5 	bl	80064d2 <__ssprint_r>
 8002d48:	2800      	cmp	r0, #0
 8002d4a:	f040 830f 	bne.w	800336c <_svfprintf_r+0xd04>
 8002d4e:	ac2c      	add	r4, sp, #176	; 0xb0
 8002d50:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8002d52:	2b80      	cmp	r3, #128	; 0x80
 8002d54:	d135      	bne.n	8002dc2 <_svfprintf_r+0x75a>
 8002d56:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002d58:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8002d5a:	1a9b      	subs	r3, r3, r2
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	dd30      	ble.n	8002dc2 <_svfprintf_r+0x75a>
 8002d60:	4a70      	ldr	r2, [pc, #448]	; (8002f24 <_svfprintf_r+0x8bc>)
 8002d62:	6022      	str	r2, [r4, #0]
 8002d64:	2b10      	cmp	r3, #16
 8002d66:	dd18      	ble.n	8002d9a <_svfprintf_r+0x732>
 8002d68:	2210      	movs	r2, #16
 8002d6a:	6062      	str	r2, [r4, #4]
 8002d6c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8002d6e:	3210      	adds	r2, #16
 8002d70:	9221      	str	r2, [sp, #132]	; 0x84
 8002d72:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8002d74:	3201      	adds	r2, #1
 8002d76:	2a07      	cmp	r2, #7
 8002d78:	9220      	str	r2, [sp, #128]	; 0x80
 8002d7a:	dc01      	bgt.n	8002d80 <_svfprintf_r+0x718>
 8002d7c:	3408      	adds	r4, #8
 8002d7e:	e00a      	b.n	8002d96 <_svfprintf_r+0x72e>
 8002d80:	aa1f      	add	r2, sp, #124	; 0x7c
 8002d82:	4659      	mov	r1, fp
 8002d84:	4650      	mov	r0, sl
 8002d86:	930c      	str	r3, [sp, #48]	; 0x30
 8002d88:	f003 fba3 	bl	80064d2 <__ssprint_r>
 8002d8c:	2800      	cmp	r0, #0
 8002d8e:	f040 82ed 	bne.w	800336c <_svfprintf_r+0xd04>
 8002d92:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8002d94:	ac2c      	add	r4, sp, #176	; 0xb0
 8002d96:	3b10      	subs	r3, #16
 8002d98:	e7e2      	b.n	8002d60 <_svfprintf_r+0x6f8>
 8002d9a:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8002d9c:	6063      	str	r3, [r4, #4]
 8002d9e:	4413      	add	r3, r2
 8002da0:	9321      	str	r3, [sp, #132]	; 0x84
 8002da2:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8002da4:	3301      	adds	r3, #1
 8002da6:	2b07      	cmp	r3, #7
 8002da8:	9320      	str	r3, [sp, #128]	; 0x80
 8002daa:	dc01      	bgt.n	8002db0 <_svfprintf_r+0x748>
 8002dac:	3408      	adds	r4, #8
 8002dae:	e008      	b.n	8002dc2 <_svfprintf_r+0x75a>
 8002db0:	aa1f      	add	r2, sp, #124	; 0x7c
 8002db2:	4659      	mov	r1, fp
 8002db4:	4650      	mov	r0, sl
 8002db6:	f003 fb8c 	bl	80064d2 <__ssprint_r>
 8002dba:	2800      	cmp	r0, #0
 8002dbc:	f040 82d6 	bne.w	800336c <_svfprintf_r+0xd04>
 8002dc0:	ac2c      	add	r4, sp, #176	; 0xb0
 8002dc2:	ebc9 0606 	rsb	r6, r9, r6
 8002dc6:	2e00      	cmp	r6, #0
 8002dc8:	dd2e      	ble.n	8002e28 <_svfprintf_r+0x7c0>
 8002dca:	4b56      	ldr	r3, [pc, #344]	; (8002f24 <_svfprintf_r+0x8bc>)
 8002dcc:	6023      	str	r3, [r4, #0]
 8002dce:	2e10      	cmp	r6, #16
 8002dd0:	dd16      	ble.n	8002e00 <_svfprintf_r+0x798>
 8002dd2:	2310      	movs	r3, #16
 8002dd4:	6063      	str	r3, [r4, #4]
 8002dd6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8002dd8:	3310      	adds	r3, #16
 8002dda:	9321      	str	r3, [sp, #132]	; 0x84
 8002ddc:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8002dde:	3301      	adds	r3, #1
 8002de0:	2b07      	cmp	r3, #7
 8002de2:	9320      	str	r3, [sp, #128]	; 0x80
 8002de4:	dc01      	bgt.n	8002dea <_svfprintf_r+0x782>
 8002de6:	3408      	adds	r4, #8
 8002de8:	e008      	b.n	8002dfc <_svfprintf_r+0x794>
 8002dea:	aa1f      	add	r2, sp, #124	; 0x7c
 8002dec:	4659      	mov	r1, fp
 8002dee:	4650      	mov	r0, sl
 8002df0:	f003 fb6f 	bl	80064d2 <__ssprint_r>
 8002df4:	2800      	cmp	r0, #0
 8002df6:	f040 82b9 	bne.w	800336c <_svfprintf_r+0xd04>
 8002dfa:	ac2c      	add	r4, sp, #176	; 0xb0
 8002dfc:	3e10      	subs	r6, #16
 8002dfe:	e7e4      	b.n	8002dca <_svfprintf_r+0x762>
 8002e00:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8002e02:	9821      	ldr	r0, [sp, #132]	; 0x84
 8002e04:	6066      	str	r6, [r4, #4]
 8002e06:	3301      	adds	r3, #1
 8002e08:	4406      	add	r6, r0
 8002e0a:	2b07      	cmp	r3, #7
 8002e0c:	9621      	str	r6, [sp, #132]	; 0x84
 8002e0e:	9320      	str	r3, [sp, #128]	; 0x80
 8002e10:	dc01      	bgt.n	8002e16 <_svfprintf_r+0x7ae>
 8002e12:	3408      	adds	r4, #8
 8002e14:	e008      	b.n	8002e28 <_svfprintf_r+0x7c0>
 8002e16:	aa1f      	add	r2, sp, #124	; 0x7c
 8002e18:	4659      	mov	r1, fp
 8002e1a:	4650      	mov	r0, sl
 8002e1c:	f003 fb59 	bl	80064d2 <__ssprint_r>
 8002e20:	2800      	cmp	r0, #0
 8002e22:	f040 82a3 	bne.w	800336c <_svfprintf_r+0xd04>
 8002e26:	ac2c      	add	r4, sp, #176	; 0xb0
 8002e28:	05eb      	lsls	r3, r5, #23
 8002e2a:	d414      	bmi.n	8002e56 <_svfprintf_r+0x7ee>
 8002e2c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8002e2e:	e884 0300 	stmia.w	r4, {r8, r9}
 8002e32:	444b      	add	r3, r9
 8002e34:	9321      	str	r3, [sp, #132]	; 0x84
 8002e36:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8002e38:	3301      	adds	r3, #1
 8002e3a:	2b07      	cmp	r3, #7
 8002e3c:	9320      	str	r3, [sp, #128]	; 0x80
 8002e3e:	f340 8244 	ble.w	80032ca <_svfprintf_r+0xc62>
 8002e42:	aa1f      	add	r2, sp, #124	; 0x7c
 8002e44:	4659      	mov	r1, fp
 8002e46:	4650      	mov	r0, sl
 8002e48:	f003 fb43 	bl	80064d2 <__ssprint_r>
 8002e4c:	2800      	cmp	r0, #0
 8002e4e:	f040 828d 	bne.w	800336c <_svfprintf_r+0xd04>
 8002e52:	ac2c      	add	r4, sp, #176	; 0xb0
 8002e54:	e23a      	b.n	80032cc <_svfprintf_r+0xc64>
 8002e56:	9b02      	ldr	r3, [sp, #8]
 8002e58:	2b65      	cmp	r3, #101	; 0x65
 8002e5a:	f340 81ad 	ble.w	80031b8 <_svfprintf_r+0xb50>
 8002e5e:	2200      	movs	r2, #0
 8002e60:	2300      	movs	r3, #0
 8002e62:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8002e66:	f7fd fe4b 	bl	8000b00 <__aeabi_dcmpeq>
 8002e6a:	2800      	cmp	r0, #0
 8002e6c:	d05e      	beq.n	8002f2c <_svfprintf_r+0x8c4>
 8002e6e:	4b2e      	ldr	r3, [pc, #184]	; (8002f28 <_svfprintf_r+0x8c0>)
 8002e70:	6023      	str	r3, [r4, #0]
 8002e72:	2301      	movs	r3, #1
 8002e74:	6063      	str	r3, [r4, #4]
 8002e76:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8002e78:	3301      	adds	r3, #1
 8002e7a:	9321      	str	r3, [sp, #132]	; 0x84
 8002e7c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8002e7e:	3301      	adds	r3, #1
 8002e80:	2b07      	cmp	r3, #7
 8002e82:	9320      	str	r3, [sp, #128]	; 0x80
 8002e84:	dc01      	bgt.n	8002e8a <_svfprintf_r+0x822>
 8002e86:	3408      	adds	r4, #8
 8002e88:	e008      	b.n	8002e9c <_svfprintf_r+0x834>
 8002e8a:	aa1f      	add	r2, sp, #124	; 0x7c
 8002e8c:	4659      	mov	r1, fp
 8002e8e:	4650      	mov	r0, sl
 8002e90:	f003 fb1f 	bl	80064d2 <__ssprint_r>
 8002e94:	2800      	cmp	r0, #0
 8002e96:	f040 8269 	bne.w	800336c <_svfprintf_r+0xd04>
 8002e9a:	ac2c      	add	r4, sp, #176	; 0xb0
 8002e9c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8002e9e:	9a04      	ldr	r2, [sp, #16]
 8002ea0:	4293      	cmp	r3, r2
 8002ea2:	db02      	blt.n	8002eaa <_svfprintf_r+0x842>
 8002ea4:	07ee      	lsls	r6, r5, #31
 8002ea6:	f140 8211 	bpl.w	80032cc <_svfprintf_r+0xc64>
 8002eaa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8002eac:	6023      	str	r3, [r4, #0]
 8002eae:	9b08      	ldr	r3, [sp, #32]
 8002eb0:	6063      	str	r3, [r4, #4]
 8002eb2:	9a08      	ldr	r2, [sp, #32]
 8002eb4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8002eb6:	4413      	add	r3, r2
 8002eb8:	9321      	str	r3, [sp, #132]	; 0x84
 8002eba:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8002ebc:	3301      	adds	r3, #1
 8002ebe:	2b07      	cmp	r3, #7
 8002ec0:	9320      	str	r3, [sp, #128]	; 0x80
 8002ec2:	dc01      	bgt.n	8002ec8 <_svfprintf_r+0x860>
 8002ec4:	3408      	adds	r4, #8
 8002ec6:	e008      	b.n	8002eda <_svfprintf_r+0x872>
 8002ec8:	aa1f      	add	r2, sp, #124	; 0x7c
 8002eca:	4659      	mov	r1, fp
 8002ecc:	4650      	mov	r0, sl
 8002ece:	f003 fb00 	bl	80064d2 <__ssprint_r>
 8002ed2:	2800      	cmp	r0, #0
 8002ed4:	f040 824a 	bne.w	800336c <_svfprintf_r+0xd04>
 8002ed8:	ac2c      	add	r4, sp, #176	; 0xb0
 8002eda:	9b04      	ldr	r3, [sp, #16]
 8002edc:	1e5e      	subs	r6, r3, #1
 8002ede:	2e00      	cmp	r6, #0
 8002ee0:	f340 81f4 	ble.w	80032cc <_svfprintf_r+0xc64>
 8002ee4:	4f0f      	ldr	r7, [pc, #60]	; (8002f24 <_svfprintf_r+0x8bc>)
 8002ee6:	f04f 0810 	mov.w	r8, #16
 8002eea:	2e10      	cmp	r6, #16
 8002eec:	f340 8159 	ble.w	80031a2 <_svfprintf_r+0xb3a>
 8002ef0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8002ef2:	3310      	adds	r3, #16
 8002ef4:	9321      	str	r3, [sp, #132]	; 0x84
 8002ef6:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8002ef8:	3301      	adds	r3, #1
 8002efa:	2b07      	cmp	r3, #7
 8002efc:	e884 0180 	stmia.w	r4, {r7, r8}
 8002f00:	9320      	str	r3, [sp, #128]	; 0x80
 8002f02:	dc01      	bgt.n	8002f08 <_svfprintf_r+0x8a0>
 8002f04:	3408      	adds	r4, #8
 8002f06:	e008      	b.n	8002f1a <_svfprintf_r+0x8b2>
 8002f08:	aa1f      	add	r2, sp, #124	; 0x7c
 8002f0a:	4659      	mov	r1, fp
 8002f0c:	4650      	mov	r0, sl
 8002f0e:	f003 fae0 	bl	80064d2 <__ssprint_r>
 8002f12:	2800      	cmp	r0, #0
 8002f14:	f040 822a 	bne.w	800336c <_svfprintf_r+0xd04>
 8002f18:	ac2c      	add	r4, sp, #176	; 0xb0
 8002f1a:	3e10      	subs	r6, #16
 8002f1c:	e7e5      	b.n	8002eea <_svfprintf_r+0x882>
 8002f1e:	bf00      	nop
 8002f20:	080071a1 	.word	0x080071a1
 8002f24:	0800715d 	.word	0x0800715d
 8002f28:	0800719f 	.word	0x0800719f
 8002f2c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	dc7c      	bgt.n	800302c <_svfprintf_r+0x9c4>
 8002f32:	4b9f      	ldr	r3, [pc, #636]	; (80031b0 <_svfprintf_r+0xb48>)
 8002f34:	6023      	str	r3, [r4, #0]
 8002f36:	2301      	movs	r3, #1
 8002f38:	6063      	str	r3, [r4, #4]
 8002f3a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8002f3c:	3301      	adds	r3, #1
 8002f3e:	9321      	str	r3, [sp, #132]	; 0x84
 8002f40:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8002f42:	3301      	adds	r3, #1
 8002f44:	2b07      	cmp	r3, #7
 8002f46:	9320      	str	r3, [sp, #128]	; 0x80
 8002f48:	dc01      	bgt.n	8002f4e <_svfprintf_r+0x8e6>
 8002f4a:	3408      	adds	r4, #8
 8002f4c:	e008      	b.n	8002f60 <_svfprintf_r+0x8f8>
 8002f4e:	aa1f      	add	r2, sp, #124	; 0x7c
 8002f50:	4659      	mov	r1, fp
 8002f52:	4650      	mov	r0, sl
 8002f54:	f003 fabd 	bl	80064d2 <__ssprint_r>
 8002f58:	2800      	cmp	r0, #0
 8002f5a:	f040 8207 	bne.w	800336c <_svfprintf_r+0xd04>
 8002f5e:	ac2c      	add	r4, sp, #176	; 0xb0
 8002f60:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8002f62:	b923      	cbnz	r3, 8002f6e <_svfprintf_r+0x906>
 8002f64:	9b04      	ldr	r3, [sp, #16]
 8002f66:	b913      	cbnz	r3, 8002f6e <_svfprintf_r+0x906>
 8002f68:	07e8      	lsls	r0, r5, #31
 8002f6a:	f140 81af 	bpl.w	80032cc <_svfprintf_r+0xc64>
 8002f6e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8002f70:	6023      	str	r3, [r4, #0]
 8002f72:	9b08      	ldr	r3, [sp, #32]
 8002f74:	6063      	str	r3, [r4, #4]
 8002f76:	9a08      	ldr	r2, [sp, #32]
 8002f78:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8002f7a:	4413      	add	r3, r2
 8002f7c:	9321      	str	r3, [sp, #132]	; 0x84
 8002f7e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8002f80:	3301      	adds	r3, #1
 8002f82:	2b07      	cmp	r3, #7
 8002f84:	9320      	str	r3, [sp, #128]	; 0x80
 8002f86:	dc02      	bgt.n	8002f8e <_svfprintf_r+0x926>
 8002f88:	f104 0308 	add.w	r3, r4, #8
 8002f8c:	e008      	b.n	8002fa0 <_svfprintf_r+0x938>
 8002f8e:	aa1f      	add	r2, sp, #124	; 0x7c
 8002f90:	4659      	mov	r1, fp
 8002f92:	4650      	mov	r0, sl
 8002f94:	f003 fa9d 	bl	80064d2 <__ssprint_r>
 8002f98:	2800      	cmp	r0, #0
 8002f9a:	f040 81e7 	bne.w	800336c <_svfprintf_r+0xd04>
 8002f9e:	ab2c      	add	r3, sp, #176	; 0xb0
 8002fa0:	9e19      	ldr	r6, [sp, #100]	; 0x64
 8002fa2:	4276      	negs	r6, r6
 8002fa4:	2e00      	cmp	r6, #0
 8002fa6:	dd30      	ble.n	800300a <_svfprintf_r+0x9a2>
 8002fa8:	4f82      	ldr	r7, [pc, #520]	; (80031b4 <_svfprintf_r+0xb4c>)
 8002faa:	2410      	movs	r4, #16
 8002fac:	2e10      	cmp	r6, #16
 8002fae:	dd16      	ble.n	8002fde <_svfprintf_r+0x976>
 8002fb0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8002fb2:	601f      	str	r7, [r3, #0]
 8002fb4:	3210      	adds	r2, #16
 8002fb6:	9221      	str	r2, [sp, #132]	; 0x84
 8002fb8:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8002fba:	605c      	str	r4, [r3, #4]
 8002fbc:	3201      	adds	r2, #1
 8002fbe:	2a07      	cmp	r2, #7
 8002fc0:	9220      	str	r2, [sp, #128]	; 0x80
 8002fc2:	dc01      	bgt.n	8002fc8 <_svfprintf_r+0x960>
 8002fc4:	3308      	adds	r3, #8
 8002fc6:	e008      	b.n	8002fda <_svfprintf_r+0x972>
 8002fc8:	aa1f      	add	r2, sp, #124	; 0x7c
 8002fca:	4659      	mov	r1, fp
 8002fcc:	4650      	mov	r0, sl
 8002fce:	f003 fa80 	bl	80064d2 <__ssprint_r>
 8002fd2:	2800      	cmp	r0, #0
 8002fd4:	f040 81ca 	bne.w	800336c <_svfprintf_r+0xd04>
 8002fd8:	ab2c      	add	r3, sp, #176	; 0xb0
 8002fda:	3e10      	subs	r6, #16
 8002fdc:	e7e6      	b.n	8002fac <_svfprintf_r+0x944>
 8002fde:	4a75      	ldr	r2, [pc, #468]	; (80031b4 <_svfprintf_r+0xb4c>)
 8002fe0:	e883 0044 	stmia.w	r3, {r2, r6}
 8002fe4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8002fe6:	4416      	add	r6, r2
 8002fe8:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8002fea:	9621      	str	r6, [sp, #132]	; 0x84
 8002fec:	3201      	adds	r2, #1
 8002fee:	2a07      	cmp	r2, #7
 8002ff0:	9220      	str	r2, [sp, #128]	; 0x80
 8002ff2:	dc01      	bgt.n	8002ff8 <_svfprintf_r+0x990>
 8002ff4:	3308      	adds	r3, #8
 8002ff6:	e008      	b.n	800300a <_svfprintf_r+0x9a2>
 8002ff8:	aa1f      	add	r2, sp, #124	; 0x7c
 8002ffa:	4659      	mov	r1, fp
 8002ffc:	4650      	mov	r0, sl
 8002ffe:	f003 fa68 	bl	80064d2 <__ssprint_r>
 8003002:	2800      	cmp	r0, #0
 8003004:	f040 81b2 	bne.w	800336c <_svfprintf_r+0xd04>
 8003008:	ab2c      	add	r3, sp, #176	; 0xb0
 800300a:	9a04      	ldr	r2, [sp, #16]
 800300c:	605a      	str	r2, [r3, #4]
 800300e:	9904      	ldr	r1, [sp, #16]
 8003010:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8003012:	f8c3 8000 	str.w	r8, [r3]
 8003016:	440a      	add	r2, r1
 8003018:	9221      	str	r2, [sp, #132]	; 0x84
 800301a:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800301c:	3201      	adds	r2, #1
 800301e:	2a07      	cmp	r2, #7
 8003020:	9220      	str	r2, [sp, #128]	; 0x80
 8003022:	f73f af0e 	bgt.w	8002e42 <_svfprintf_r+0x7da>
 8003026:	f103 0408 	add.w	r4, r3, #8
 800302a:	e14f      	b.n	80032cc <_svfprintf_r+0xc64>
 800302c:	9b04      	ldr	r3, [sp, #16]
 800302e:	42bb      	cmp	r3, r7
 8003030:	bfa8      	it	ge
 8003032:	463b      	movge	r3, r7
 8003034:	2b00      	cmp	r3, #0
 8003036:	461e      	mov	r6, r3
 8003038:	dd15      	ble.n	8003066 <_svfprintf_r+0x9fe>
 800303a:	6063      	str	r3, [r4, #4]
 800303c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800303e:	f8c4 8000 	str.w	r8, [r4]
 8003042:	4433      	add	r3, r6
 8003044:	9321      	str	r3, [sp, #132]	; 0x84
 8003046:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003048:	3301      	adds	r3, #1
 800304a:	2b07      	cmp	r3, #7
 800304c:	9320      	str	r3, [sp, #128]	; 0x80
 800304e:	dc01      	bgt.n	8003054 <_svfprintf_r+0x9ec>
 8003050:	3408      	adds	r4, #8
 8003052:	e008      	b.n	8003066 <_svfprintf_r+0x9fe>
 8003054:	aa1f      	add	r2, sp, #124	; 0x7c
 8003056:	4659      	mov	r1, fp
 8003058:	4650      	mov	r0, sl
 800305a:	f003 fa3a 	bl	80064d2 <__ssprint_r>
 800305e:	2800      	cmp	r0, #0
 8003060:	f040 8184 	bne.w	800336c <_svfprintf_r+0xd04>
 8003064:	ac2c      	add	r4, sp, #176	; 0xb0
 8003066:	2e00      	cmp	r6, #0
 8003068:	bfac      	ite	ge
 800306a:	1bbe      	subge	r6, r7, r6
 800306c:	463e      	movlt	r6, r7
 800306e:	2e00      	cmp	r6, #0
 8003070:	dd30      	ble.n	80030d4 <_svfprintf_r+0xa6c>
 8003072:	f04f 0910 	mov.w	r9, #16
 8003076:	4b4f      	ldr	r3, [pc, #316]	; (80031b4 <_svfprintf_r+0xb4c>)
 8003078:	6023      	str	r3, [r4, #0]
 800307a:	2e10      	cmp	r6, #16
 800307c:	dd16      	ble.n	80030ac <_svfprintf_r+0xa44>
 800307e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003080:	f8c4 9004 	str.w	r9, [r4, #4]
 8003084:	3310      	adds	r3, #16
 8003086:	9321      	str	r3, [sp, #132]	; 0x84
 8003088:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800308a:	3301      	adds	r3, #1
 800308c:	2b07      	cmp	r3, #7
 800308e:	9320      	str	r3, [sp, #128]	; 0x80
 8003090:	dc01      	bgt.n	8003096 <_svfprintf_r+0xa2e>
 8003092:	3408      	adds	r4, #8
 8003094:	e008      	b.n	80030a8 <_svfprintf_r+0xa40>
 8003096:	aa1f      	add	r2, sp, #124	; 0x7c
 8003098:	4659      	mov	r1, fp
 800309a:	4650      	mov	r0, sl
 800309c:	f003 fa19 	bl	80064d2 <__ssprint_r>
 80030a0:	2800      	cmp	r0, #0
 80030a2:	f040 8163 	bne.w	800336c <_svfprintf_r+0xd04>
 80030a6:	ac2c      	add	r4, sp, #176	; 0xb0
 80030a8:	3e10      	subs	r6, #16
 80030aa:	e7e4      	b.n	8003076 <_svfprintf_r+0xa0e>
 80030ac:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80030ae:	6066      	str	r6, [r4, #4]
 80030b0:	441e      	add	r6, r3
 80030b2:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80030b4:	9621      	str	r6, [sp, #132]	; 0x84
 80030b6:	3301      	adds	r3, #1
 80030b8:	2b07      	cmp	r3, #7
 80030ba:	9320      	str	r3, [sp, #128]	; 0x80
 80030bc:	dc01      	bgt.n	80030c2 <_svfprintf_r+0xa5a>
 80030be:	3408      	adds	r4, #8
 80030c0:	e008      	b.n	80030d4 <_svfprintf_r+0xa6c>
 80030c2:	aa1f      	add	r2, sp, #124	; 0x7c
 80030c4:	4659      	mov	r1, fp
 80030c6:	4650      	mov	r0, sl
 80030c8:	f003 fa03 	bl	80064d2 <__ssprint_r>
 80030cc:	2800      	cmp	r0, #0
 80030ce:	f040 814d 	bne.w	800336c <_svfprintf_r+0xd04>
 80030d2:	ac2c      	add	r4, sp, #176	; 0xb0
 80030d4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80030d6:	9a04      	ldr	r2, [sp, #16]
 80030d8:	4293      	cmp	r3, r2
 80030da:	4447      	add	r7, r8
 80030dc:	db01      	blt.n	80030e2 <_svfprintf_r+0xa7a>
 80030de:	07e9      	lsls	r1, r5, #31
 80030e0:	d517      	bpl.n	8003112 <_svfprintf_r+0xaaa>
 80030e2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80030e4:	6023      	str	r3, [r4, #0]
 80030e6:	9b08      	ldr	r3, [sp, #32]
 80030e8:	6063      	str	r3, [r4, #4]
 80030ea:	9a08      	ldr	r2, [sp, #32]
 80030ec:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80030ee:	4413      	add	r3, r2
 80030f0:	9321      	str	r3, [sp, #132]	; 0x84
 80030f2:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80030f4:	3301      	adds	r3, #1
 80030f6:	2b07      	cmp	r3, #7
 80030f8:	9320      	str	r3, [sp, #128]	; 0x80
 80030fa:	dc01      	bgt.n	8003100 <_svfprintf_r+0xa98>
 80030fc:	3408      	adds	r4, #8
 80030fe:	e008      	b.n	8003112 <_svfprintf_r+0xaaa>
 8003100:	aa1f      	add	r2, sp, #124	; 0x7c
 8003102:	4659      	mov	r1, fp
 8003104:	4650      	mov	r0, sl
 8003106:	f003 f9e4 	bl	80064d2 <__ssprint_r>
 800310a:	2800      	cmp	r0, #0
 800310c:	f040 812e 	bne.w	800336c <_svfprintf_r+0xd04>
 8003110:	ac2c      	add	r4, sp, #176	; 0xb0
 8003112:	9b04      	ldr	r3, [sp, #16]
 8003114:	9a04      	ldr	r2, [sp, #16]
 8003116:	eb08 0603 	add.w	r6, r8, r3
 800311a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800311c:	1bf6      	subs	r6, r6, r7
 800311e:	1ad3      	subs	r3, r2, r3
 8003120:	429e      	cmp	r6, r3
 8003122:	bfa8      	it	ge
 8003124:	461e      	movge	r6, r3
 8003126:	2e00      	cmp	r6, #0
 8003128:	dd14      	ble.n	8003154 <_svfprintf_r+0xaec>
 800312a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800312c:	6027      	str	r7, [r4, #0]
 800312e:	4433      	add	r3, r6
 8003130:	9321      	str	r3, [sp, #132]	; 0x84
 8003132:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003134:	6066      	str	r6, [r4, #4]
 8003136:	3301      	adds	r3, #1
 8003138:	2b07      	cmp	r3, #7
 800313a:	9320      	str	r3, [sp, #128]	; 0x80
 800313c:	dc01      	bgt.n	8003142 <_svfprintf_r+0xada>
 800313e:	3408      	adds	r4, #8
 8003140:	e008      	b.n	8003154 <_svfprintf_r+0xaec>
 8003142:	aa1f      	add	r2, sp, #124	; 0x7c
 8003144:	4659      	mov	r1, fp
 8003146:	4650      	mov	r0, sl
 8003148:	f003 f9c3 	bl	80064d2 <__ssprint_r>
 800314c:	2800      	cmp	r0, #0
 800314e:	f040 810d 	bne.w	800336c <_svfprintf_r+0xd04>
 8003152:	ac2c      	add	r4, sp, #176	; 0xb0
 8003154:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8003156:	9a04      	ldr	r2, [sp, #16]
 8003158:	2e00      	cmp	r6, #0
 800315a:	eba2 0303 	sub.w	r3, r2, r3
 800315e:	bfac      	ite	ge
 8003160:	1b9e      	subge	r6, r3, r6
 8003162:	461e      	movlt	r6, r3
 8003164:	2e00      	cmp	r6, #0
 8003166:	f340 80b1 	ble.w	80032cc <_svfprintf_r+0xc64>
 800316a:	4f12      	ldr	r7, [pc, #72]	; (80031b4 <_svfprintf_r+0xb4c>)
 800316c:	f04f 0810 	mov.w	r8, #16
 8003170:	2e10      	cmp	r6, #16
 8003172:	dd16      	ble.n	80031a2 <_svfprintf_r+0xb3a>
 8003174:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003176:	3310      	adds	r3, #16
 8003178:	9321      	str	r3, [sp, #132]	; 0x84
 800317a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800317c:	3301      	adds	r3, #1
 800317e:	2b07      	cmp	r3, #7
 8003180:	e884 0180 	stmia.w	r4, {r7, r8}
 8003184:	9320      	str	r3, [sp, #128]	; 0x80
 8003186:	dc01      	bgt.n	800318c <_svfprintf_r+0xb24>
 8003188:	3408      	adds	r4, #8
 800318a:	e008      	b.n	800319e <_svfprintf_r+0xb36>
 800318c:	aa1f      	add	r2, sp, #124	; 0x7c
 800318e:	4659      	mov	r1, fp
 8003190:	4650      	mov	r0, sl
 8003192:	f003 f99e 	bl	80064d2 <__ssprint_r>
 8003196:	2800      	cmp	r0, #0
 8003198:	f040 80e8 	bne.w	800336c <_svfprintf_r+0xd04>
 800319c:	ac2c      	add	r4, sp, #176	; 0xb0
 800319e:	3e10      	subs	r6, #16
 80031a0:	e7e6      	b.n	8003170 <_svfprintf_r+0xb08>
 80031a2:	4b04      	ldr	r3, [pc, #16]	; (80031b4 <_svfprintf_r+0xb4c>)
 80031a4:	e884 0048 	stmia.w	r4, {r3, r6}
 80031a8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80031aa:	441e      	add	r6, r3
 80031ac:	9621      	str	r6, [sp, #132]	; 0x84
 80031ae:	e642      	b.n	8002e36 <_svfprintf_r+0x7ce>
 80031b0:	0800719f 	.word	0x0800719f
 80031b4:	0800715d 	.word	0x0800715d
 80031b8:	9b04      	ldr	r3, [sp, #16]
 80031ba:	2b01      	cmp	r3, #1
 80031bc:	dc01      	bgt.n	80031c2 <_svfprintf_r+0xb5a>
 80031be:	07ea      	lsls	r2, r5, #31
 80031c0:	d573      	bpl.n	80032aa <_svfprintf_r+0xc42>
 80031c2:	2301      	movs	r3, #1
 80031c4:	6063      	str	r3, [r4, #4]
 80031c6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80031c8:	f8c4 8000 	str.w	r8, [r4]
 80031cc:	3301      	adds	r3, #1
 80031ce:	9321      	str	r3, [sp, #132]	; 0x84
 80031d0:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80031d2:	3301      	adds	r3, #1
 80031d4:	2b07      	cmp	r3, #7
 80031d6:	9320      	str	r3, [sp, #128]	; 0x80
 80031d8:	dc01      	bgt.n	80031de <_svfprintf_r+0xb76>
 80031da:	3408      	adds	r4, #8
 80031dc:	e008      	b.n	80031f0 <_svfprintf_r+0xb88>
 80031de:	aa1f      	add	r2, sp, #124	; 0x7c
 80031e0:	4659      	mov	r1, fp
 80031e2:	4650      	mov	r0, sl
 80031e4:	f003 f975 	bl	80064d2 <__ssprint_r>
 80031e8:	2800      	cmp	r0, #0
 80031ea:	f040 80bf 	bne.w	800336c <_svfprintf_r+0xd04>
 80031ee:	ac2c      	add	r4, sp, #176	; 0xb0
 80031f0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80031f2:	6023      	str	r3, [r4, #0]
 80031f4:	9b08      	ldr	r3, [sp, #32]
 80031f6:	6063      	str	r3, [r4, #4]
 80031f8:	9a08      	ldr	r2, [sp, #32]
 80031fa:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80031fc:	4413      	add	r3, r2
 80031fe:	9321      	str	r3, [sp, #132]	; 0x84
 8003200:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003202:	3301      	adds	r3, #1
 8003204:	2b07      	cmp	r3, #7
 8003206:	9320      	str	r3, [sp, #128]	; 0x80
 8003208:	dc01      	bgt.n	800320e <_svfprintf_r+0xba6>
 800320a:	3408      	adds	r4, #8
 800320c:	e008      	b.n	8003220 <_svfprintf_r+0xbb8>
 800320e:	aa1f      	add	r2, sp, #124	; 0x7c
 8003210:	4659      	mov	r1, fp
 8003212:	4650      	mov	r0, sl
 8003214:	f003 f95d 	bl	80064d2 <__ssprint_r>
 8003218:	2800      	cmp	r0, #0
 800321a:	f040 80a7 	bne.w	800336c <_svfprintf_r+0xd04>
 800321e:	ac2c      	add	r4, sp, #176	; 0xb0
 8003220:	2300      	movs	r3, #0
 8003222:	2200      	movs	r2, #0
 8003224:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003228:	f7fd fc6a 	bl	8000b00 <__aeabi_dcmpeq>
 800322c:	9b04      	ldr	r3, [sp, #16]
 800322e:	1e5e      	subs	r6, r3, #1
 8003230:	b9b8      	cbnz	r0, 8003262 <_svfprintf_r+0xbfa>
 8003232:	f108 0301 	add.w	r3, r8, #1
 8003236:	e884 0048 	stmia.w	r4, {r3, r6}
 800323a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800323c:	9a04      	ldr	r2, [sp, #16]
 800323e:	3b01      	subs	r3, #1
 8003240:	4413      	add	r3, r2
 8003242:	9321      	str	r3, [sp, #132]	; 0x84
 8003244:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003246:	3301      	adds	r3, #1
 8003248:	2b07      	cmp	r3, #7
 800324a:	9320      	str	r3, [sp, #128]	; 0x80
 800324c:	dd34      	ble.n	80032b8 <_svfprintf_r+0xc50>
 800324e:	aa1f      	add	r2, sp, #124	; 0x7c
 8003250:	4659      	mov	r1, fp
 8003252:	4650      	mov	r0, sl
 8003254:	f003 f93d 	bl	80064d2 <__ssprint_r>
 8003258:	2800      	cmp	r0, #0
 800325a:	f040 8087 	bne.w	800336c <_svfprintf_r+0xd04>
 800325e:	ac2c      	add	r4, sp, #176	; 0xb0
 8003260:	e02b      	b.n	80032ba <_svfprintf_r+0xc52>
 8003262:	2e00      	cmp	r6, #0
 8003264:	dd29      	ble.n	80032ba <_svfprintf_r+0xc52>
 8003266:	4fa7      	ldr	r7, [pc, #668]	; (8003504 <_svfprintf_r+0xe9c>)
 8003268:	f04f 0810 	mov.w	r8, #16
 800326c:	2e10      	cmp	r6, #16
 800326e:	dd15      	ble.n	800329c <_svfprintf_r+0xc34>
 8003270:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003272:	3310      	adds	r3, #16
 8003274:	9321      	str	r3, [sp, #132]	; 0x84
 8003276:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003278:	3301      	adds	r3, #1
 800327a:	2b07      	cmp	r3, #7
 800327c:	e884 0180 	stmia.w	r4, {r7, r8}
 8003280:	9320      	str	r3, [sp, #128]	; 0x80
 8003282:	dc01      	bgt.n	8003288 <_svfprintf_r+0xc20>
 8003284:	3408      	adds	r4, #8
 8003286:	e007      	b.n	8003298 <_svfprintf_r+0xc30>
 8003288:	aa1f      	add	r2, sp, #124	; 0x7c
 800328a:	4659      	mov	r1, fp
 800328c:	4650      	mov	r0, sl
 800328e:	f003 f920 	bl	80064d2 <__ssprint_r>
 8003292:	2800      	cmp	r0, #0
 8003294:	d16a      	bne.n	800336c <_svfprintf_r+0xd04>
 8003296:	ac2c      	add	r4, sp, #176	; 0xb0
 8003298:	3e10      	subs	r6, #16
 800329a:	e7e7      	b.n	800326c <_svfprintf_r+0xc04>
 800329c:	4b99      	ldr	r3, [pc, #612]	; (8003504 <_svfprintf_r+0xe9c>)
 800329e:	e884 0048 	stmia.w	r4, {r3, r6}
 80032a2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80032a4:	441e      	add	r6, r3
 80032a6:	9621      	str	r6, [sp, #132]	; 0x84
 80032a8:	e7cc      	b.n	8003244 <_svfprintf_r+0xbdc>
 80032aa:	2301      	movs	r3, #1
 80032ac:	6063      	str	r3, [r4, #4]
 80032ae:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80032b0:	f8c4 8000 	str.w	r8, [r4]
 80032b4:	3301      	adds	r3, #1
 80032b6:	e7c4      	b.n	8003242 <_svfprintf_r+0xbda>
 80032b8:	3408      	adds	r4, #8
 80032ba:	ab1b      	add	r3, sp, #108	; 0x6c
 80032bc:	6023      	str	r3, [r4, #0]
 80032be:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80032c0:	6063      	str	r3, [r4, #4]
 80032c2:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80032c4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80032c6:	4413      	add	r3, r2
 80032c8:	e5b4      	b.n	8002e34 <_svfprintf_r+0x7cc>
 80032ca:	3408      	adds	r4, #8
 80032cc:	076b      	lsls	r3, r5, #29
 80032ce:	d40b      	bmi.n	80032e8 <_svfprintf_r+0xc80>
 80032d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80032d2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80032d4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80032d6:	428a      	cmp	r2, r1
 80032d8:	bfac      	ite	ge
 80032da:	189b      	addge	r3, r3, r2
 80032dc:	185b      	addlt	r3, r3, r1
 80032de:	930a      	str	r3, [sp, #40]	; 0x28
 80032e0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d035      	beq.n	8003352 <_svfprintf_r+0xcea>
 80032e6:	e02e      	b.n	8003346 <_svfprintf_r+0xcde>
 80032e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80032ea:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80032ec:	1a9d      	subs	r5, r3, r2
 80032ee:	2d00      	cmp	r5, #0
 80032f0:	ddee      	ble.n	80032d0 <_svfprintf_r+0xc68>
 80032f2:	2610      	movs	r6, #16
 80032f4:	4b84      	ldr	r3, [pc, #528]	; (8003508 <_svfprintf_r+0xea0>)
 80032f6:	6023      	str	r3, [r4, #0]
 80032f8:	2d10      	cmp	r5, #16
 80032fa:	dd13      	ble.n	8003324 <_svfprintf_r+0xcbc>
 80032fc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80032fe:	6066      	str	r6, [r4, #4]
 8003300:	3310      	adds	r3, #16
 8003302:	9321      	str	r3, [sp, #132]	; 0x84
 8003304:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003306:	3301      	adds	r3, #1
 8003308:	2b07      	cmp	r3, #7
 800330a:	9320      	str	r3, [sp, #128]	; 0x80
 800330c:	dc01      	bgt.n	8003312 <_svfprintf_r+0xcaa>
 800330e:	3408      	adds	r4, #8
 8003310:	e006      	b.n	8003320 <_svfprintf_r+0xcb8>
 8003312:	aa1f      	add	r2, sp, #124	; 0x7c
 8003314:	4659      	mov	r1, fp
 8003316:	4650      	mov	r0, sl
 8003318:	f003 f8db 	bl	80064d2 <__ssprint_r>
 800331c:	bb30      	cbnz	r0, 800336c <_svfprintf_r+0xd04>
 800331e:	ac2c      	add	r4, sp, #176	; 0xb0
 8003320:	3d10      	subs	r5, #16
 8003322:	e7e7      	b.n	80032f4 <_svfprintf_r+0xc8c>
 8003324:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003326:	6065      	str	r5, [r4, #4]
 8003328:	441d      	add	r5, r3
 800332a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800332c:	9521      	str	r5, [sp, #132]	; 0x84
 800332e:	3301      	adds	r3, #1
 8003330:	2b07      	cmp	r3, #7
 8003332:	9320      	str	r3, [sp, #128]	; 0x80
 8003334:	ddcc      	ble.n	80032d0 <_svfprintf_r+0xc68>
 8003336:	aa1f      	add	r2, sp, #124	; 0x7c
 8003338:	4659      	mov	r1, fp
 800333a:	4650      	mov	r0, sl
 800333c:	f003 f8c9 	bl	80064d2 <__ssprint_r>
 8003340:	2800      	cmp	r0, #0
 8003342:	d0c5      	beq.n	80032d0 <_svfprintf_r+0xc68>
 8003344:	e012      	b.n	800336c <_svfprintf_r+0xd04>
 8003346:	aa1f      	add	r2, sp, #124	; 0x7c
 8003348:	4659      	mov	r1, fp
 800334a:	4650      	mov	r0, sl
 800334c:	f003 f8c1 	bl	80064d2 <__ssprint_r>
 8003350:	b960      	cbnz	r0, 800336c <_svfprintf_r+0xd04>
 8003352:	2300      	movs	r3, #0
 8003354:	9320      	str	r3, [sp, #128]	; 0x80
 8003356:	9f03      	ldr	r7, [sp, #12]
 8003358:	ac2c      	add	r4, sp, #176	; 0xb0
 800335a:	f7ff b9bb 	b.w	80026d4 <_svfprintf_r+0x6c>
 800335e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003360:	b123      	cbz	r3, 800336c <_svfprintf_r+0xd04>
 8003362:	aa1f      	add	r2, sp, #124	; 0x7c
 8003364:	4659      	mov	r1, fp
 8003366:	4650      	mov	r0, sl
 8003368:	f003 f8b3 	bl	80064d2 <__ssprint_r>
 800336c:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 8003370:	f013 0f40 	tst.w	r3, #64	; 0x40
 8003374:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003376:	bf18      	it	ne
 8003378:	f04f 33ff 	movne.w	r3, #4294967295
 800337c:	4618      	mov	r0, r3
 800337e:	e12e      	b.n	80035de <_svfprintf_r+0xf76>
 8003380:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8003384:	4610      	mov	r0, r2
 8003386:	4619      	mov	r1, r3
 8003388:	f7fd fbec 	bl	8000b64 <__aeabi_dcmpun>
 800338c:	b160      	cbz	r0, 80033a8 <_svfprintf_r+0xd40>
 800338e:	4b5f      	ldr	r3, [pc, #380]	; (800350c <_svfprintf_r+0xea4>)
 8003390:	4a5f      	ldr	r2, [pc, #380]	; (8003510 <_svfprintf_r+0xea8>)
 8003392:	9902      	ldr	r1, [sp, #8]
 8003394:	f025 0580 	bic.w	r5, r5, #128	; 0x80
 8003398:	2947      	cmp	r1, #71	; 0x47
 800339a:	bfcc      	ite	gt
 800339c:	4690      	movgt	r8, r2
 800339e:	4698      	movle	r8, r3
 80033a0:	f04f 0903 	mov.w	r9, #3
 80033a4:	2600      	movs	r6, #0
 80033a6:	e44e      	b.n	8002c46 <_svfprintf_r+0x5de>
 80033a8:	f1b9 3fff 	cmp.w	r9, #4294967295
 80033ac:	d00a      	beq.n	80033c4 <_svfprintf_r+0xd5c>
 80033ae:	9b02      	ldr	r3, [sp, #8]
 80033b0:	f023 0320 	bic.w	r3, r3, #32
 80033b4:	2b47      	cmp	r3, #71	; 0x47
 80033b6:	d107      	bne.n	80033c8 <_svfprintf_r+0xd60>
 80033b8:	f1b9 0f00 	cmp.w	r9, #0
 80033bc:	bf08      	it	eq
 80033be:	f04f 0901 	moveq.w	r9, #1
 80033c2:	e001      	b.n	80033c8 <_svfprintf_r+0xd60>
 80033c4:	f04f 0906 	mov.w	r9, #6
 80033c8:	f445 7380 	orr.w	r3, r5, #256	; 0x100
 80033cc:	930c      	str	r3, [sp, #48]	; 0x30
 80033ce:	9b07      	ldr	r3, [sp, #28]
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	da07      	bge.n	80033e4 <_svfprintf_r+0xd7c>
 80033d4:	9b06      	ldr	r3, [sp, #24]
 80033d6:	930e      	str	r3, [sp, #56]	; 0x38
 80033d8:	9b07      	ldr	r3, [sp, #28]
 80033da:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80033de:	930f      	str	r3, [sp, #60]	; 0x3c
 80033e0:	232d      	movs	r3, #45	; 0x2d
 80033e2:	e004      	b.n	80033ee <_svfprintf_r+0xd86>
 80033e4:	ed9d 7b06 	vldr	d7, [sp, #24]
 80033e8:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
 80033ec:	2300      	movs	r3, #0
 80033ee:	930b      	str	r3, [sp, #44]	; 0x2c
 80033f0:	9b02      	ldr	r3, [sp, #8]
 80033f2:	f023 0720 	bic.w	r7, r3, #32
 80033f6:	2f46      	cmp	r7, #70	; 0x46
 80033f8:	d004      	beq.n	8003404 <_svfprintf_r+0xd9c>
 80033fa:	2f45      	cmp	r7, #69	; 0x45
 80033fc:	d105      	bne.n	800340a <_svfprintf_r+0xda2>
 80033fe:	f109 0601 	add.w	r6, r9, #1
 8003402:	e003      	b.n	800340c <_svfprintf_r+0xda4>
 8003404:	464e      	mov	r6, r9
 8003406:	2103      	movs	r1, #3
 8003408:	e001      	b.n	800340e <_svfprintf_r+0xda6>
 800340a:	464e      	mov	r6, r9
 800340c:	2102      	movs	r1, #2
 800340e:	ab1d      	add	r3, sp, #116	; 0x74
 8003410:	9301      	str	r3, [sp, #4]
 8003412:	ab1a      	add	r3, sp, #104	; 0x68
 8003414:	9300      	str	r3, [sp, #0]
 8003416:	4632      	mov	r2, r6
 8003418:	ab19      	add	r3, sp, #100	; 0x64
 800341a:	ed9d 0b0e 	vldr	d0, [sp, #56]	; 0x38
 800341e:	4650      	mov	r0, sl
 8003420:	f001 fa2a 	bl	8004878 <_dtoa_r>
 8003424:	2f47      	cmp	r7, #71	; 0x47
 8003426:	4680      	mov	r8, r0
 8003428:	d102      	bne.n	8003430 <_svfprintf_r+0xdc8>
 800342a:	07eb      	lsls	r3, r5, #31
 800342c:	f140 80cd 	bpl.w	80035ca <_svfprintf_r+0xf62>
 8003430:	eb08 0306 	add.w	r3, r8, r6
 8003434:	2f46      	cmp	r7, #70	; 0x46
 8003436:	9304      	str	r3, [sp, #16]
 8003438:	d111      	bne.n	800345e <_svfprintf_r+0xdf6>
 800343a:	f898 3000 	ldrb.w	r3, [r8]
 800343e:	2b30      	cmp	r3, #48	; 0x30
 8003440:	d109      	bne.n	8003456 <_svfprintf_r+0xdee>
 8003442:	2200      	movs	r2, #0
 8003444:	2300      	movs	r3, #0
 8003446:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800344a:	f7fd fb59 	bl	8000b00 <__aeabi_dcmpeq>
 800344e:	b910      	cbnz	r0, 8003456 <_svfprintf_r+0xdee>
 8003450:	f1c6 0601 	rsb	r6, r6, #1
 8003454:	9619      	str	r6, [sp, #100]	; 0x64
 8003456:	9a04      	ldr	r2, [sp, #16]
 8003458:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800345a:	441a      	add	r2, r3
 800345c:	9204      	str	r2, [sp, #16]
 800345e:	2200      	movs	r2, #0
 8003460:	2300      	movs	r3, #0
 8003462:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8003466:	f7fd fb4b 	bl	8000b00 <__aeabi_dcmpeq>
 800346a:	b908      	cbnz	r0, 8003470 <_svfprintf_r+0xe08>
 800346c:	2230      	movs	r2, #48	; 0x30
 800346e:	e002      	b.n	8003476 <_svfprintf_r+0xe0e>
 8003470:	9b04      	ldr	r3, [sp, #16]
 8003472:	931d      	str	r3, [sp, #116]	; 0x74
 8003474:	e007      	b.n	8003486 <_svfprintf_r+0xe1e>
 8003476:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8003478:	9904      	ldr	r1, [sp, #16]
 800347a:	4299      	cmp	r1, r3
 800347c:	d903      	bls.n	8003486 <_svfprintf_r+0xe1e>
 800347e:	1c59      	adds	r1, r3, #1
 8003480:	911d      	str	r1, [sp, #116]	; 0x74
 8003482:	701a      	strb	r2, [r3, #0]
 8003484:	e7f7      	b.n	8003476 <_svfprintf_r+0xe0e>
 8003486:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8003488:	2f47      	cmp	r7, #71	; 0x47
 800348a:	ebc8 0303 	rsb	r3, r8, r3
 800348e:	9304      	str	r3, [sp, #16]
 8003490:	d108      	bne.n	80034a4 <_svfprintf_r+0xe3c>
 8003492:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8003494:	1cdf      	adds	r7, r3, #3
 8003496:	db01      	blt.n	800349c <_svfprintf_r+0xe34>
 8003498:	4599      	cmp	r9, r3
 800349a:	da68      	bge.n	800356e <_svfprintf_r+0xf06>
 800349c:	9b02      	ldr	r3, [sp, #8]
 800349e:	3b02      	subs	r3, #2
 80034a0:	9302      	str	r3, [sp, #8]
 80034a2:	e002      	b.n	80034aa <_svfprintf_r+0xe42>
 80034a4:	9b02      	ldr	r3, [sp, #8]
 80034a6:	2b65      	cmp	r3, #101	; 0x65
 80034a8:	dc4a      	bgt.n	8003540 <_svfprintf_r+0xed8>
 80034aa:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80034ac:	f89d 2008 	ldrb.w	r2, [sp, #8]
 80034b0:	f88d 206c 	strb.w	r2, [sp, #108]	; 0x6c
 80034b4:	3b01      	subs	r3, #1
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	9319      	str	r3, [sp, #100]	; 0x64
 80034ba:	bfba      	itte	lt
 80034bc:	425b      	neglt	r3, r3
 80034be:	222d      	movlt	r2, #45	; 0x2d
 80034c0:	222b      	movge	r2, #43	; 0x2b
 80034c2:	2b09      	cmp	r3, #9
 80034c4:	f88d 206d 	strb.w	r2, [sp, #109]	; 0x6d
 80034c8:	dd24      	ble.n	8003514 <_svfprintf_r+0xeac>
 80034ca:	f10d 027b 	add.w	r2, sp, #123	; 0x7b
 80034ce:	200a      	movs	r0, #10
 80034d0:	fb93 f1f0 	sdiv	r1, r3, r0
 80034d4:	fb00 3311 	mls	r3, r0, r1, r3
 80034d8:	3330      	adds	r3, #48	; 0x30
 80034da:	2909      	cmp	r1, #9
 80034dc:	f802 3d01 	strb.w	r3, [r2, #-1]!
 80034e0:	460b      	mov	r3, r1
 80034e2:	dcf5      	bgt.n	80034d0 <_svfprintf_r+0xe68>
 80034e4:	3330      	adds	r3, #48	; 0x30
 80034e6:	f802 3c01 	strb.w	r3, [r2, #-1]
 80034ea:	1e51      	subs	r1, r2, #1
 80034ec:	f10d 036e 	add.w	r3, sp, #110	; 0x6e
 80034f0:	f10d 007b 	add.w	r0, sp, #123	; 0x7b
 80034f4:	4281      	cmp	r1, r0
 80034f6:	461a      	mov	r2, r3
 80034f8:	d213      	bcs.n	8003522 <_svfprintf_r+0xeba>
 80034fa:	f811 2b01 	ldrb.w	r2, [r1], #1
 80034fe:	f803 2b01 	strb.w	r2, [r3], #1
 8003502:	e7f7      	b.n	80034f4 <_svfprintf_r+0xe8c>
 8003504:	0800715d 	.word	0x0800715d
 8003508:	080071a1 	.word	0x080071a1
 800350c:	08007175 	.word	0x08007175
 8003510:	08007179 	.word	0x08007179
 8003514:	2230      	movs	r2, #48	; 0x30
 8003516:	4413      	add	r3, r2
 8003518:	f88d 206e 	strb.w	r2, [sp, #110]	; 0x6e
 800351c:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
 8003520:	aa1c      	add	r2, sp, #112	; 0x70
 8003522:	ab1b      	add	r3, sp, #108	; 0x6c
 8003524:	1ad3      	subs	r3, r2, r3
 8003526:	9a04      	ldr	r2, [sp, #16]
 8003528:	9310      	str	r3, [sp, #64]	; 0x40
 800352a:	2a01      	cmp	r2, #1
 800352c:	eb03 0902 	add.w	r9, r3, r2
 8003530:	dc02      	bgt.n	8003538 <_svfprintf_r+0xed0>
 8003532:	f015 0701 	ands.w	r7, r5, #1
 8003536:	d032      	beq.n	800359e <_svfprintf_r+0xf36>
 8003538:	9b08      	ldr	r3, [sp, #32]
 800353a:	2700      	movs	r7, #0
 800353c:	4499      	add	r9, r3
 800353e:	e02e      	b.n	800359e <_svfprintf_r+0xf36>
 8003540:	9b02      	ldr	r3, [sp, #8]
 8003542:	2b66      	cmp	r3, #102	; 0x66
 8003544:	d113      	bne.n	800356e <_svfprintf_r+0xf06>
 8003546:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8003548:	2b00      	cmp	r3, #0
 800354a:	dd07      	ble.n	800355c <_svfprintf_r+0xef4>
 800354c:	f1b9 0f00 	cmp.w	r9, #0
 8003550:	d101      	bne.n	8003556 <_svfprintf_r+0xeee>
 8003552:	07ee      	lsls	r6, r5, #31
 8003554:	d521      	bpl.n	800359a <_svfprintf_r+0xf32>
 8003556:	9a08      	ldr	r2, [sp, #32]
 8003558:	4413      	add	r3, r2
 800355a:	e006      	b.n	800356a <_svfprintf_r+0xf02>
 800355c:	f1b9 0f00 	cmp.w	r9, #0
 8003560:	d101      	bne.n	8003566 <_svfprintf_r+0xefe>
 8003562:	07ed      	lsls	r5, r5, #31
 8003564:	d514      	bpl.n	8003590 <_svfprintf_r+0xf28>
 8003566:	9b08      	ldr	r3, [sp, #32]
 8003568:	3301      	adds	r3, #1
 800356a:	444b      	add	r3, r9
 800356c:	e015      	b.n	800359a <_svfprintf_r+0xf32>
 800356e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8003570:	9a04      	ldr	r2, [sp, #16]
 8003572:	4293      	cmp	r3, r2
 8003574:	db03      	blt.n	800357e <_svfprintf_r+0xf16>
 8003576:	07e8      	lsls	r0, r5, #31
 8003578:	d50d      	bpl.n	8003596 <_svfprintf_r+0xf2e>
 800357a:	9a08      	ldr	r2, [sp, #32]
 800357c:	e006      	b.n	800358c <_svfprintf_r+0xf24>
 800357e:	9a04      	ldr	r2, [sp, #16]
 8003580:	9908      	ldr	r1, [sp, #32]
 8003582:	2b00      	cmp	r3, #0
 8003584:	440a      	add	r2, r1
 8003586:	dc05      	bgt.n	8003594 <_svfprintf_r+0xf2c>
 8003588:	f1c3 0301 	rsb	r3, r3, #1
 800358c:	4413      	add	r3, r2
 800358e:	e002      	b.n	8003596 <_svfprintf_r+0xf2e>
 8003590:	2301      	movs	r3, #1
 8003592:	e002      	b.n	800359a <_svfprintf_r+0xf32>
 8003594:	4613      	mov	r3, r2
 8003596:	2267      	movs	r2, #103	; 0x67
 8003598:	9202      	str	r2, [sp, #8]
 800359a:	9f19      	ldr	r7, [sp, #100]	; 0x64
 800359c:	4699      	mov	r9, r3
 800359e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80035a0:	b113      	cbz	r3, 80035a8 <_svfprintf_r+0xf40>
 80035a2:	232d      	movs	r3, #45	; 0x2d
 80035a4:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 80035a8:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80035aa:	2600      	movs	r6, #0
 80035ac:	f7ff bb4c 	b.w	8002c48 <_svfprintf_r+0x5e0>
 80035b0:	2200      	movs	r2, #0
 80035b2:	2300      	movs	r3, #0
 80035b4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80035b8:	f7fd faac 	bl	8000b14 <__aeabi_dcmplt>
 80035bc:	b110      	cbz	r0, 80035c4 <_svfprintf_r+0xf5c>
 80035be:	232d      	movs	r3, #45	; 0x2d
 80035c0:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 80035c4:	4b07      	ldr	r3, [pc, #28]	; (80035e4 <_svfprintf_r+0xf7c>)
 80035c6:	4a08      	ldr	r2, [pc, #32]	; (80035e8 <_svfprintf_r+0xf80>)
 80035c8:	e6e3      	b.n	8003392 <_svfprintf_r+0xd2a>
 80035ca:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80035cc:	1a1b      	subs	r3, r3, r0
 80035ce:	9304      	str	r3, [sp, #16]
 80035d0:	e75f      	b.n	8003492 <_svfprintf_r+0xe2a>
 80035d2:	ea56 0207 	orrs.w	r2, r6, r7
 80035d6:	f47f aaaa 	bne.w	8002b2e <_svfprintf_r+0x4c6>
 80035da:	f7ff baaf 	b.w	8002b3c <_svfprintf_r+0x4d4>
 80035de:	b03d      	add	sp, #244	; 0xf4
 80035e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80035e4:	0800716d 	.word	0x0800716d
 80035e8:	08007171 	.word	0x08007171

080035ec <time>:
 80035ec:	b513      	push	{r0, r1, r4, lr}
 80035ee:	4b08      	ldr	r3, [pc, #32]	; (8003610 <time+0x24>)
 80035f0:	4604      	mov	r4, r0
 80035f2:	2200      	movs	r2, #0
 80035f4:	4669      	mov	r1, sp
 80035f6:	6818      	ldr	r0, [r3, #0]
 80035f8:	f002 f97c 	bl	80058f4 <_gettimeofday_r>
 80035fc:	2800      	cmp	r0, #0
 80035fe:	db03      	blt.n	8003608 <time+0x1c>
 8003600:	9800      	ldr	r0, [sp, #0]
 8003602:	b11c      	cbz	r4, 800360c <time+0x20>
 8003604:	6020      	str	r0, [r4, #0]
 8003606:	e001      	b.n	800360c <time+0x20>
 8003608:	f04f 30ff 	mov.w	r0, #4294967295
 800360c:	b002      	add	sp, #8
 800360e:	bd10      	pop	{r4, pc}
 8003610:	2000010c 	.word	0x2000010c
 8003614:	00000000 	.word	0x00000000

08003618 <_vfprintf_r>:
 8003618:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800361c:	b0bd      	sub	sp, #244	; 0xf4
 800361e:	468b      	mov	fp, r1
 8003620:	9205      	str	r2, [sp, #20]
 8003622:	461c      	mov	r4, r3
 8003624:	461f      	mov	r7, r3
 8003626:	4682      	mov	sl, r0
 8003628:	f002 f980 	bl	800592c <_localeconv_r>
 800362c:	6803      	ldr	r3, [r0, #0]
 800362e:	930d      	str	r3, [sp, #52]	; 0x34
 8003630:	4618      	mov	r0, r3
 8003632:	f7fc fded 	bl	8000210 <strlen>
 8003636:	9008      	str	r0, [sp, #32]
 8003638:	f1ba 0f00 	cmp.w	sl, #0
 800363c:	d005      	beq.n	800364a <_vfprintf_r+0x32>
 800363e:	f8da 3018 	ldr.w	r3, [sl, #24]
 8003642:	b913      	cbnz	r3, 800364a <_vfprintf_r+0x32>
 8003644:	4650      	mov	r0, sl
 8003646:	f001 ffb1 	bl	80055ac <__sinit>
 800364a:	4b9d      	ldr	r3, [pc, #628]	; (80038c0 <_vfprintf_r+0x2a8>)
 800364c:	459b      	cmp	fp, r3
 800364e:	d102      	bne.n	8003656 <_vfprintf_r+0x3e>
 8003650:	f8da b004 	ldr.w	fp, [sl, #4]
 8003654:	e00a      	b.n	800366c <_vfprintf_r+0x54>
 8003656:	4b9b      	ldr	r3, [pc, #620]	; (80038c4 <_vfprintf_r+0x2ac>)
 8003658:	459b      	cmp	fp, r3
 800365a:	d102      	bne.n	8003662 <_vfprintf_r+0x4a>
 800365c:	f8da b008 	ldr.w	fp, [sl, #8]
 8003660:	e004      	b.n	800366c <_vfprintf_r+0x54>
 8003662:	4b99      	ldr	r3, [pc, #612]	; (80038c8 <_vfprintf_r+0x2b0>)
 8003664:	459b      	cmp	fp, r3
 8003666:	bf08      	it	eq
 8003668:	f8da b00c 	ldreq.w	fp, [sl, #12]
 800366c:	f9bb 300c 	ldrsh.w	r3, [fp, #12]
 8003670:	0498      	lsls	r0, r3, #18
 8003672:	d409      	bmi.n	8003688 <_vfprintf_r+0x70>
 8003674:	f8db 2064 	ldr.w	r2, [fp, #100]	; 0x64
 8003678:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800367c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003680:	f8ab 300c 	strh.w	r3, [fp, #12]
 8003684:	f8cb 2064 	str.w	r2, [fp, #100]	; 0x64
 8003688:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 800368c:	0719      	lsls	r1, r3, #28
 800368e:	d509      	bpl.n	80036a4 <_vfprintf_r+0x8c>
 8003690:	f8db 3010 	ldr.w	r3, [fp, #16]
 8003694:	b133      	cbz	r3, 80036a4 <_vfprintf_r+0x8c>
 8003696:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 800369a:	f003 031a 	and.w	r3, r3, #26
 800369e:	2b0a      	cmp	r3, #10
 80036a0:	d116      	bne.n	80036d0 <_vfprintf_r+0xb8>
 80036a2:	e009      	b.n	80036b8 <_vfprintf_r+0xa0>
 80036a4:	4659      	mov	r1, fp
 80036a6:	4650      	mov	r0, sl
 80036a8:	f000 ffe6 	bl	8004678 <__swsetup_r>
 80036ac:	2800      	cmp	r0, #0
 80036ae:	d0f2      	beq.n	8003696 <_vfprintf_r+0x7e>
 80036b0:	f04f 30ff 	mov.w	r0, #4294967295
 80036b4:	f000 bfa3 	b.w	80045fe <_vfprintf_r+0xfe6>
 80036b8:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
 80036bc:	2b00      	cmp	r3, #0
 80036be:	db07      	blt.n	80036d0 <_vfprintf_r+0xb8>
 80036c0:	4623      	mov	r3, r4
 80036c2:	9a05      	ldr	r2, [sp, #20]
 80036c4:	4659      	mov	r1, fp
 80036c6:	4650      	mov	r0, sl
 80036c8:	f000 ffa0 	bl	800460c <__sbprintf>
 80036cc:	f000 bf97 	b.w	80045fe <_vfprintf_r+0xfe6>
 80036d0:	ed9f 7b79 	vldr	d7, [pc, #484]	; 80038b8 <_vfprintf_r+0x2a0>
 80036d4:	ed8d 7b06 	vstr	d7, [sp, #24]
 80036d8:	2300      	movs	r3, #0
 80036da:	ac2c      	add	r4, sp, #176	; 0xb0
 80036dc:	941f      	str	r4, [sp, #124]	; 0x7c
 80036de:	9321      	str	r3, [sp, #132]	; 0x84
 80036e0:	9320      	str	r3, [sp, #128]	; 0x80
 80036e2:	9304      	str	r3, [sp, #16]
 80036e4:	9311      	str	r3, [sp, #68]	; 0x44
 80036e6:	9310      	str	r3, [sp, #64]	; 0x40
 80036e8:	930a      	str	r3, [sp, #40]	; 0x28
 80036ea:	9d05      	ldr	r5, [sp, #20]
 80036ec:	462b      	mov	r3, r5
 80036ee:	f813 2b01 	ldrb.w	r2, [r3], #1
 80036f2:	b11a      	cbz	r2, 80036fc <_vfprintf_r+0xe4>
 80036f4:	2a25      	cmp	r2, #37	; 0x25
 80036f6:	d001      	beq.n	80036fc <_vfprintf_r+0xe4>
 80036f8:	461d      	mov	r5, r3
 80036fa:	e7f7      	b.n	80036ec <_vfprintf_r+0xd4>
 80036fc:	9b05      	ldr	r3, [sp, #20]
 80036fe:	1aee      	subs	r6, r5, r3
 8003700:	d017      	beq.n	8003732 <_vfprintf_r+0x11a>
 8003702:	e884 0048 	stmia.w	r4, {r3, r6}
 8003706:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003708:	4433      	add	r3, r6
 800370a:	9321      	str	r3, [sp, #132]	; 0x84
 800370c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800370e:	3301      	adds	r3, #1
 8003710:	2b07      	cmp	r3, #7
 8003712:	9320      	str	r3, [sp, #128]	; 0x80
 8003714:	dc01      	bgt.n	800371a <_vfprintf_r+0x102>
 8003716:	3408      	adds	r4, #8
 8003718:	e008      	b.n	800372c <_vfprintf_r+0x114>
 800371a:	aa1f      	add	r2, sp, #124	; 0x7c
 800371c:	4659      	mov	r1, fp
 800371e:	4650      	mov	r0, sl
 8003720:	f002 ff56 	bl	80065d0 <__sprint_r>
 8003724:	2800      	cmp	r0, #0
 8003726:	f040 8633 	bne.w	8004390 <_vfprintf_r+0xd78>
 800372a:	ac2c      	add	r4, sp, #176	; 0xb0
 800372c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800372e:	4433      	add	r3, r6
 8003730:	930a      	str	r3, [sp, #40]	; 0x28
 8003732:	782b      	ldrb	r3, [r5, #0]
 8003734:	2b00      	cmp	r3, #0
 8003736:	f000 8624 	beq.w	8004382 <_vfprintf_r+0xd6a>
 800373a:	2200      	movs	r2, #0
 800373c:	1c6b      	adds	r3, r5, #1
 800373e:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8003742:	4611      	mov	r1, r2
 8003744:	f04f 39ff 	mov.w	r9, #4294967295
 8003748:	9209      	str	r2, [sp, #36]	; 0x24
 800374a:	4615      	mov	r5, r2
 800374c:	200a      	movs	r0, #10
 800374e:	1c5e      	adds	r6, r3, #1
 8003750:	781b      	ldrb	r3, [r3, #0]
 8003752:	9605      	str	r6, [sp, #20]
 8003754:	9302      	str	r3, [sp, #8]
 8003756:	9b02      	ldr	r3, [sp, #8]
 8003758:	3b20      	subs	r3, #32
 800375a:	2b58      	cmp	r3, #88	; 0x58
 800375c:	f200 826a 	bhi.w	8003c34 <_vfprintf_r+0x61c>
 8003760:	e8df f013 	tbh	[pc, r3, lsl #1]
 8003764:	0268005c 	.word	0x0268005c
 8003768:	006c0268 	.word	0x006c0268
 800376c:	02680268 	.word	0x02680268
 8003770:	02680268 	.word	0x02680268
 8003774:	02680268 	.word	0x02680268
 8003778:	0059006f 	.word	0x0059006f
 800377c:	007a0268 	.word	0x007a0268
 8003780:	0268007d 	.word	0x0268007d
 8003784:	00b600a4 	.word	0x00b600a4
 8003788:	00b600b6 	.word	0x00b600b6
 800378c:	00b600b6 	.word	0x00b600b6
 8003790:	00b600b6 	.word	0x00b600b6
 8003794:	00b600b6 	.word	0x00b600b6
 8003798:	02680268 	.word	0x02680268
 800379c:	02680268 	.word	0x02680268
 80037a0:	02680268 	.word	0x02680268
 80037a4:	02680268 	.word	0x02680268
 80037a8:	02680268 	.word	0x02680268
 80037ac:	011200e6 	.word	0x011200e6
 80037b0:	01120268 	.word	0x01120268
 80037b4:	02680268 	.word	0x02680268
 80037b8:	02680268 	.word	0x02680268
 80037bc:	026800c9 	.word	0x026800c9
 80037c0:	01590268 	.word	0x01590268
 80037c4:	02680268 	.word	0x02680268
 80037c8:	02680268 	.word	0x02680268
 80037cc:	01a00268 	.word	0x01a00268
 80037d0:	02680268 	.word	0x02680268
 80037d4:	02680067 	.word	0x02680067
 80037d8:	02680268 	.word	0x02680268
 80037dc:	02680268 	.word	0x02680268
 80037e0:	02680268 	.word	0x02680268
 80037e4:	02680268 	.word	0x02680268
 80037e8:	00dd0268 	.word	0x00dd0268
 80037ec:	01120061 	.word	0x01120061
 80037f0:	01120112 	.word	0x01120112
 80037f4:	006100cc 	.word	0x006100cc
 80037f8:	02680268 	.word	0x02680268
 80037fc:	026800cf 	.word	0x026800cf
 8003800:	015b013b 	.word	0x015b013b
 8003804:	00da0176 	.word	0x00da0176
 8003808:	01870268 	.word	0x01870268
 800380c:	01a20268 	.word	0x01a20268
 8003810:	02680268 	.word	0x02680268
 8003814:	01ba      	.short	0x01ba
 8003816:	2201      	movs	r2, #1
 8003818:	212b      	movs	r1, #43	; 0x2b
 800381a:	e002      	b.n	8003822 <_vfprintf_r+0x20a>
 800381c:	b909      	cbnz	r1, 8003822 <_vfprintf_r+0x20a>
 800381e:	2201      	movs	r2, #1
 8003820:	2120      	movs	r1, #32
 8003822:	9b05      	ldr	r3, [sp, #20]
 8003824:	e793      	b.n	800374e <_vfprintf_r+0x136>
 8003826:	2a00      	cmp	r2, #0
 8003828:	f000 8087 	beq.w	800393a <_vfprintf_r+0x322>
 800382c:	f88d 105f 	strb.w	r1, [sp, #95]	; 0x5f
 8003830:	e083      	b.n	800393a <_vfprintf_r+0x322>
 8003832:	b10a      	cbz	r2, 8003838 <_vfprintf_r+0x220>
 8003834:	f88d 105f 	strb.w	r1, [sp, #95]	; 0x5f
 8003838:	4b24      	ldr	r3, [pc, #144]	; (80038cc <_vfprintf_r+0x2b4>)
 800383a:	e151      	b.n	8003ae0 <_vfprintf_r+0x4c8>
 800383c:	f045 0501 	orr.w	r5, r5, #1
 8003840:	e7ef      	b.n	8003822 <_vfprintf_r+0x20a>
 8003842:	683e      	ldr	r6, [r7, #0]
 8003844:	9609      	str	r6, [sp, #36]	; 0x24
 8003846:	2e00      	cmp	r6, #0
 8003848:	f107 0304 	add.w	r3, r7, #4
 800384c:	db01      	blt.n	8003852 <_vfprintf_r+0x23a>
 800384e:	461f      	mov	r7, r3
 8003850:	e7e7      	b.n	8003822 <_vfprintf_r+0x20a>
 8003852:	4276      	negs	r6, r6
 8003854:	9609      	str	r6, [sp, #36]	; 0x24
 8003856:	461f      	mov	r7, r3
 8003858:	f045 0504 	orr.w	r5, r5, #4
 800385c:	e7e1      	b.n	8003822 <_vfprintf_r+0x20a>
 800385e:	9e05      	ldr	r6, [sp, #20]
 8003860:	9b05      	ldr	r3, [sp, #20]
 8003862:	7836      	ldrb	r6, [r6, #0]
 8003864:	9602      	str	r6, [sp, #8]
 8003866:	2e2a      	cmp	r6, #42	; 0x2a
 8003868:	f103 0301 	add.w	r3, r3, #1
 800386c:	d002      	beq.n	8003874 <_vfprintf_r+0x25c>
 800386e:	f04f 0900 	mov.w	r9, #0
 8003872:	e00a      	b.n	800388a <_vfprintf_r+0x272>
 8003874:	f8d7 9000 	ldr.w	r9, [r7]
 8003878:	9305      	str	r3, [sp, #20]
 800387a:	1d3e      	adds	r6, r7, #4
 800387c:	f1b9 0f00 	cmp.w	r9, #0
 8003880:	4637      	mov	r7, r6
 8003882:	dace      	bge.n	8003822 <_vfprintf_r+0x20a>
 8003884:	f04f 39ff 	mov.w	r9, #4294967295
 8003888:	e7cb      	b.n	8003822 <_vfprintf_r+0x20a>
 800388a:	9305      	str	r3, [sp, #20]
 800388c:	9b02      	ldr	r3, [sp, #8]
 800388e:	3b30      	subs	r3, #48	; 0x30
 8003890:	2b09      	cmp	r3, #9
 8003892:	d808      	bhi.n	80038a6 <_vfprintf_r+0x28e>
 8003894:	fb00 3909 	mla	r9, r0, r9, r3
 8003898:	9b05      	ldr	r3, [sp, #20]
 800389a:	461e      	mov	r6, r3
 800389c:	f816 3b01 	ldrb.w	r3, [r6], #1
 80038a0:	9302      	str	r3, [sp, #8]
 80038a2:	4633      	mov	r3, r6
 80038a4:	e7f1      	b.n	800388a <_vfprintf_r+0x272>
 80038a6:	ea49 79e9 	orr.w	r9, r9, r9, asr #31
 80038aa:	e754      	b.n	8003756 <_vfprintf_r+0x13e>
 80038ac:	f045 0580 	orr.w	r5, r5, #128	; 0x80
 80038b0:	e7b7      	b.n	8003822 <_vfprintf_r+0x20a>
 80038b2:	bf00      	nop
 80038b4:	f3af 8000 	nop.w
	...
 80038c0:	080071e0 	.word	0x080071e0
 80038c4:	08007200 	.word	0x08007200
 80038c8:	08007220 	.word	0x08007220
 80038cc:	0800717d 	.word	0x0800717d
 80038d0:	2300      	movs	r3, #0
 80038d2:	9309      	str	r3, [sp, #36]	; 0x24
 80038d4:	9b02      	ldr	r3, [sp, #8]
 80038d6:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80038d8:	3b30      	subs	r3, #48	; 0x30
 80038da:	fb00 3306 	mla	r3, r0, r6, r3
 80038de:	9309      	str	r3, [sp, #36]	; 0x24
 80038e0:	9b05      	ldr	r3, [sp, #20]
 80038e2:	461e      	mov	r6, r3
 80038e4:	f816 3b01 	ldrb.w	r3, [r6], #1
 80038e8:	9302      	str	r3, [sp, #8]
 80038ea:	9b02      	ldr	r3, [sp, #8]
 80038ec:	9605      	str	r6, [sp, #20]
 80038ee:	3b30      	subs	r3, #48	; 0x30
 80038f0:	2b09      	cmp	r3, #9
 80038f2:	d9ef      	bls.n	80038d4 <_vfprintf_r+0x2bc>
 80038f4:	e72f      	b.n	8003756 <_vfprintf_r+0x13e>
 80038f6:	f045 0508 	orr.w	r5, r5, #8
 80038fa:	e792      	b.n	8003822 <_vfprintf_r+0x20a>
 80038fc:	f045 0540 	orr.w	r5, r5, #64	; 0x40
 8003900:	e78f      	b.n	8003822 <_vfprintf_r+0x20a>
 8003902:	9b05      	ldr	r3, [sp, #20]
 8003904:	781b      	ldrb	r3, [r3, #0]
 8003906:	2b6c      	cmp	r3, #108	; 0x6c
 8003908:	d103      	bne.n	8003912 <_vfprintf_r+0x2fa>
 800390a:	9b05      	ldr	r3, [sp, #20]
 800390c:	3301      	adds	r3, #1
 800390e:	9305      	str	r3, [sp, #20]
 8003910:	e002      	b.n	8003918 <_vfprintf_r+0x300>
 8003912:	f045 0510 	orr.w	r5, r5, #16
 8003916:	e784      	b.n	8003822 <_vfprintf_r+0x20a>
 8003918:	f045 0520 	orr.w	r5, r5, #32
 800391c:	e781      	b.n	8003822 <_vfprintf_r+0x20a>
 800391e:	1d3b      	adds	r3, r7, #4
 8003920:	9303      	str	r3, [sp, #12]
 8003922:	2600      	movs	r6, #0
 8003924:	683b      	ldr	r3, [r7, #0]
 8003926:	f88d 3088 	strb.w	r3, [sp, #136]	; 0x88
 800392a:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 800392e:	e190      	b.n	8003c52 <_vfprintf_r+0x63a>
 8003930:	b10a      	cbz	r2, 8003936 <_vfprintf_r+0x31e>
 8003932:	f88d 105f 	strb.w	r1, [sp, #95]	; 0x5f
 8003936:	f045 0510 	orr.w	r5, r5, #16
 800393a:	06aa      	lsls	r2, r5, #26
 800393c:	d508      	bpl.n	8003950 <_vfprintf_r+0x338>
 800393e:	3707      	adds	r7, #7
 8003940:	f027 0707 	bic.w	r7, r7, #7
 8003944:	f107 0308 	add.w	r3, r7, #8
 8003948:	9303      	str	r3, [sp, #12]
 800394a:	e9d7 6700 	ldrd	r6, r7, [r7]
 800394e:	e00e      	b.n	800396e <_vfprintf_r+0x356>
 8003950:	f015 0f10 	tst.w	r5, #16
 8003954:	f107 0304 	add.w	r3, r7, #4
 8003958:	d002      	beq.n	8003960 <_vfprintf_r+0x348>
 800395a:	9303      	str	r3, [sp, #12]
 800395c:	683e      	ldr	r6, [r7, #0]
 800395e:	e005      	b.n	800396c <_vfprintf_r+0x354>
 8003960:	683e      	ldr	r6, [r7, #0]
 8003962:	9303      	str	r3, [sp, #12]
 8003964:	f015 0f40 	tst.w	r5, #64	; 0x40
 8003968:	bf18      	it	ne
 800396a:	b236      	sxthne	r6, r6
 800396c:	17f7      	asrs	r7, r6, #31
 800396e:	2e00      	cmp	r6, #0
 8003970:	f177 0300 	sbcs.w	r3, r7, #0
 8003974:	f280 80de 	bge.w	8003b34 <_vfprintf_r+0x51c>
 8003978:	4276      	negs	r6, r6
 800397a:	f04f 032d 	mov.w	r3, #45	; 0x2d
 800397e:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 8003982:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 8003986:	e0d5      	b.n	8003b34 <_vfprintf_r+0x51c>
 8003988:	b10a      	cbz	r2, 800398e <_vfprintf_r+0x376>
 800398a:	f88d 105f 	strb.w	r1, [sp, #95]	; 0x5f
 800398e:	3707      	adds	r7, #7
 8003990:	f027 0707 	bic.w	r7, r7, #7
 8003994:	f107 0308 	add.w	r3, r7, #8
 8003998:	9303      	str	r3, [sp, #12]
 800399a:	ed97 7b00 	vldr	d7, [r7]
 800399e:	ed8d 7b06 	vstr	d7, [sp, #24]
 80039a2:	9b06      	ldr	r3, [sp, #24]
 80039a4:	9312      	str	r3, [sp, #72]	; 0x48
 80039a6:	9b07      	ldr	r3, [sp, #28]
 80039a8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80039ac:	9313      	str	r3, [sp, #76]	; 0x4c
 80039ae:	f04f 32ff 	mov.w	r2, #4294967295
 80039b2:	4bab      	ldr	r3, [pc, #684]	; (8003c60 <_vfprintf_r+0x648>)
 80039b4:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 80039b8:	f7fd f8d4 	bl	8000b64 <__aeabi_dcmpun>
 80039bc:	2800      	cmp	r0, #0
 80039be:	f040 84ee 	bne.w	800439e <_vfprintf_r+0xd86>
 80039c2:	f04f 32ff 	mov.w	r2, #4294967295
 80039c6:	4ba6      	ldr	r3, [pc, #664]	; (8003c60 <_vfprintf_r+0x648>)
 80039c8:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 80039cc:	f7fd f8ac 	bl	8000b28 <__aeabi_dcmple>
 80039d0:	2800      	cmp	r0, #0
 80039d2:	f040 84e4 	bne.w	800439e <_vfprintf_r+0xd86>
 80039d6:	f000 bdfb 	b.w	80045d0 <_vfprintf_r+0xfb8>
 80039da:	b10a      	cbz	r2, 80039e0 <_vfprintf_r+0x3c8>
 80039dc:	f88d 105f 	strb.w	r1, [sp, #95]	; 0x5f
 80039e0:	f015 0f20 	tst.w	r5, #32
 80039e4:	f107 0304 	add.w	r3, r7, #4
 80039e8:	d007      	beq.n	80039fa <_vfprintf_r+0x3e2>
 80039ea:	990a      	ldr	r1, [sp, #40]	; 0x28
 80039ec:	683a      	ldr	r2, [r7, #0]
 80039ee:	17ce      	asrs	r6, r1, #31
 80039f0:	4608      	mov	r0, r1
 80039f2:	4631      	mov	r1, r6
 80039f4:	e9c2 0100 	strd	r0, r1, [r2]
 80039f8:	e00b      	b.n	8003a12 <_vfprintf_r+0x3fa>
 80039fa:	06e9      	lsls	r1, r5, #27
 80039fc:	d406      	bmi.n	8003a0c <_vfprintf_r+0x3f4>
 80039fe:	066a      	lsls	r2, r5, #25
 8003a00:	d504      	bpl.n	8003a0c <_vfprintf_r+0x3f4>
 8003a02:	683a      	ldr	r2, [r7, #0]
 8003a04:	f8bd 1028 	ldrh.w	r1, [sp, #40]	; 0x28
 8003a08:	8011      	strh	r1, [r2, #0]
 8003a0a:	e002      	b.n	8003a12 <_vfprintf_r+0x3fa>
 8003a0c:	683a      	ldr	r2, [r7, #0]
 8003a0e:	990a      	ldr	r1, [sp, #40]	; 0x28
 8003a10:	6011      	str	r1, [r2, #0]
 8003a12:	461f      	mov	r7, r3
 8003a14:	e669      	b.n	80036ea <_vfprintf_r+0xd2>
 8003a16:	f045 0510 	orr.w	r5, r5, #16
 8003a1a:	f015 0320 	ands.w	r3, r5, #32
 8003a1e:	d009      	beq.n	8003a34 <_vfprintf_r+0x41c>
 8003a20:	3707      	adds	r7, #7
 8003a22:	f027 0707 	bic.w	r7, r7, #7
 8003a26:	f107 0308 	add.w	r3, r7, #8
 8003a2a:	e9d7 6700 	ldrd	r6, r7, [r7]
 8003a2e:	9303      	str	r3, [sp, #12]
 8003a30:	2300      	movs	r3, #0
 8003a32:	e07b      	b.n	8003b2c <_vfprintf_r+0x514>
 8003a34:	1d3a      	adds	r2, r7, #4
 8003a36:	f015 0110 	ands.w	r1, r5, #16
 8003a3a:	9203      	str	r2, [sp, #12]
 8003a3c:	d105      	bne.n	8003a4a <_vfprintf_r+0x432>
 8003a3e:	f015 0340 	ands.w	r3, r5, #64	; 0x40
 8003a42:	d002      	beq.n	8003a4a <_vfprintf_r+0x432>
 8003a44:	883e      	ldrh	r6, [r7, #0]
 8003a46:	2700      	movs	r7, #0
 8003a48:	e7f2      	b.n	8003a30 <_vfprintf_r+0x418>
 8003a4a:	683e      	ldr	r6, [r7, #0]
 8003a4c:	2700      	movs	r7, #0
 8003a4e:	e06d      	b.n	8003b2c <_vfprintf_r+0x514>
 8003a50:	1d3b      	adds	r3, r7, #4
 8003a52:	9303      	str	r3, [sp, #12]
 8003a54:	2330      	movs	r3, #48	; 0x30
 8003a56:	2278      	movs	r2, #120	; 0x78
 8003a58:	f88d 3060 	strb.w	r3, [sp, #96]	; 0x60
 8003a5c:	4b81      	ldr	r3, [pc, #516]	; (8003c64 <_vfprintf_r+0x64c>)
 8003a5e:	683e      	ldr	r6, [r7, #0]
 8003a60:	9311      	str	r3, [sp, #68]	; 0x44
 8003a62:	2700      	movs	r7, #0
 8003a64:	f045 0502 	orr.w	r5, r5, #2
 8003a68:	f88d 2061 	strb.w	r2, [sp, #97]	; 0x61
 8003a6c:	2302      	movs	r3, #2
 8003a6e:	9202      	str	r2, [sp, #8]
 8003a70:	e05c      	b.n	8003b2c <_vfprintf_r+0x514>
 8003a72:	2600      	movs	r6, #0
 8003a74:	1d3b      	adds	r3, r7, #4
 8003a76:	45b1      	cmp	r9, r6
 8003a78:	9303      	str	r3, [sp, #12]
 8003a7a:	f8d7 8000 	ldr.w	r8, [r7]
 8003a7e:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 8003a82:	db0a      	blt.n	8003a9a <_vfprintf_r+0x482>
 8003a84:	464a      	mov	r2, r9
 8003a86:	4631      	mov	r1, r6
 8003a88:	4640      	mov	r0, r8
 8003a8a:	f7fc fbc9 	bl	8000220 <memchr>
 8003a8e:	2800      	cmp	r0, #0
 8003a90:	f000 80ea 	beq.w	8003c68 <_vfprintf_r+0x650>
 8003a94:	ebc8 0900 	rsb	r9, r8, r0
 8003a98:	e0e7      	b.n	8003c6a <_vfprintf_r+0x652>
 8003a9a:	4640      	mov	r0, r8
 8003a9c:	f7fc fbb8 	bl	8000210 <strlen>
 8003aa0:	4681      	mov	r9, r0
 8003aa2:	e0e2      	b.n	8003c6a <_vfprintf_r+0x652>
 8003aa4:	f045 0510 	orr.w	r5, r5, #16
 8003aa8:	06ae      	lsls	r6, r5, #26
 8003aaa:	d508      	bpl.n	8003abe <_vfprintf_r+0x4a6>
 8003aac:	3707      	adds	r7, #7
 8003aae:	f027 0707 	bic.w	r7, r7, #7
 8003ab2:	f107 0308 	add.w	r3, r7, #8
 8003ab6:	9303      	str	r3, [sp, #12]
 8003ab8:	e9d7 6700 	ldrd	r6, r7, [r7]
 8003abc:	e00a      	b.n	8003ad4 <_vfprintf_r+0x4bc>
 8003abe:	1d3b      	adds	r3, r7, #4
 8003ac0:	f015 0f10 	tst.w	r5, #16
 8003ac4:	9303      	str	r3, [sp, #12]
 8003ac6:	d103      	bne.n	8003ad0 <_vfprintf_r+0x4b8>
 8003ac8:	0668      	lsls	r0, r5, #25
 8003aca:	d501      	bpl.n	8003ad0 <_vfprintf_r+0x4b8>
 8003acc:	883e      	ldrh	r6, [r7, #0]
 8003ace:	e000      	b.n	8003ad2 <_vfprintf_r+0x4ba>
 8003ad0:	683e      	ldr	r6, [r7, #0]
 8003ad2:	2700      	movs	r7, #0
 8003ad4:	2301      	movs	r3, #1
 8003ad6:	e029      	b.n	8003b2c <_vfprintf_r+0x514>
 8003ad8:	b10a      	cbz	r2, 8003ade <_vfprintf_r+0x4c6>
 8003ada:	f88d 105f 	strb.w	r1, [sp, #95]	; 0x5f
 8003ade:	4b61      	ldr	r3, [pc, #388]	; (8003c64 <_vfprintf_r+0x64c>)
 8003ae0:	9311      	str	r3, [sp, #68]	; 0x44
 8003ae2:	06a9      	lsls	r1, r5, #26
 8003ae4:	d508      	bpl.n	8003af8 <_vfprintf_r+0x4e0>
 8003ae6:	3707      	adds	r7, #7
 8003ae8:	f027 0707 	bic.w	r7, r7, #7
 8003aec:	f107 0308 	add.w	r3, r7, #8
 8003af0:	9303      	str	r3, [sp, #12]
 8003af2:	e9d7 6700 	ldrd	r6, r7, [r7]
 8003af6:	e00a      	b.n	8003b0e <_vfprintf_r+0x4f6>
 8003af8:	1d3b      	adds	r3, r7, #4
 8003afa:	f015 0f10 	tst.w	r5, #16
 8003afe:	9303      	str	r3, [sp, #12]
 8003b00:	d103      	bne.n	8003b0a <_vfprintf_r+0x4f2>
 8003b02:	066a      	lsls	r2, r5, #25
 8003b04:	d501      	bpl.n	8003b0a <_vfprintf_r+0x4f2>
 8003b06:	883e      	ldrh	r6, [r7, #0]
 8003b08:	e000      	b.n	8003b0c <_vfprintf_r+0x4f4>
 8003b0a:	683e      	ldr	r6, [r7, #0]
 8003b0c:	2700      	movs	r7, #0
 8003b0e:	07eb      	lsls	r3, r5, #31
 8003b10:	d50b      	bpl.n	8003b2a <_vfprintf_r+0x512>
 8003b12:	ea56 0307 	orrs.w	r3, r6, r7
 8003b16:	d008      	beq.n	8003b2a <_vfprintf_r+0x512>
 8003b18:	2330      	movs	r3, #48	; 0x30
 8003b1a:	f88d 3060 	strb.w	r3, [sp, #96]	; 0x60
 8003b1e:	f89d 3008 	ldrb.w	r3, [sp, #8]
 8003b22:	f88d 3061 	strb.w	r3, [sp, #97]	; 0x61
 8003b26:	f045 0502 	orr.w	r5, r5, #2
 8003b2a:	2302      	movs	r3, #2
 8003b2c:	2200      	movs	r2, #0
 8003b2e:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8003b32:	e000      	b.n	8003b36 <_vfprintf_r+0x51e>
 8003b34:	2301      	movs	r3, #1
 8003b36:	f1b9 0f00 	cmp.w	r9, #0
 8003b3a:	f2c0 855a 	blt.w	80045f2 <_vfprintf_r+0xfda>
 8003b3e:	ea56 0207 	orrs.w	r2, r6, r7
 8003b42:	f025 0180 	bic.w	r1, r5, #128	; 0x80
 8003b46:	d103      	bne.n	8003b50 <_vfprintf_r+0x538>
 8003b48:	f1b9 0f00 	cmp.w	r9, #0
 8003b4c:	d05f      	beq.n	8003c0e <_vfprintf_r+0x5f6>
 8003b4e:	e006      	b.n	8003b5e <_vfprintf_r+0x546>
 8003b50:	460d      	mov	r5, r1
 8003b52:	2b01      	cmp	r3, #1
 8003b54:	d025      	beq.n	8003ba2 <_vfprintf_r+0x58a>
 8003b56:	2b02      	cmp	r3, #2
 8003b58:	d046      	beq.n	8003be8 <_vfprintf_r+0x5d0>
 8003b5a:	4629      	mov	r1, r5
 8003b5c:	e007      	b.n	8003b6e <_vfprintf_r+0x556>
 8003b5e:	460d      	mov	r5, r1
 8003b60:	2b01      	cmp	r3, #1
 8003b62:	d022      	beq.n	8003baa <_vfprintf_r+0x592>
 8003b64:	2b02      	cmp	r3, #2
 8003b66:	d03d      	beq.n	8003be4 <_vfprintf_r+0x5cc>
 8003b68:	4629      	mov	r1, r5
 8003b6a:	2600      	movs	r6, #0
 8003b6c:	2700      	movs	r7, #0
 8003b6e:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
 8003b72:	08f2      	lsrs	r2, r6, #3
 8003b74:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
 8003b78:	08f8      	lsrs	r0, r7, #3
 8003b7a:	f006 0307 	and.w	r3, r6, #7
 8003b7e:	4607      	mov	r7, r0
 8003b80:	4616      	mov	r6, r2
 8003b82:	3330      	adds	r3, #48	; 0x30
 8003b84:	ea56 0207 	orrs.w	r2, r6, r7
 8003b88:	f808 3d01 	strb.w	r3, [r8, #-1]!
 8003b8c:	d1f1      	bne.n	8003b72 <_vfprintf_r+0x55a>
 8003b8e:	07e8      	lsls	r0, r5, #31
 8003b90:	d548      	bpl.n	8003c24 <_vfprintf_r+0x60c>
 8003b92:	2b30      	cmp	r3, #48	; 0x30
 8003b94:	d046      	beq.n	8003c24 <_vfprintf_r+0x60c>
 8003b96:	2330      	movs	r3, #48	; 0x30
 8003b98:	f808 3c01 	strb.w	r3, [r8, #-1]
 8003b9c:	f108 38ff 	add.w	r8, r8, #4294967295
 8003ba0:	e040      	b.n	8003c24 <_vfprintf_r+0x60c>
 8003ba2:	2f00      	cmp	r7, #0
 8003ba4:	bf08      	it	eq
 8003ba6:	2e0a      	cmpeq	r6, #10
 8003ba8:	d205      	bcs.n	8003bb6 <_vfprintf_r+0x59e>
 8003baa:	f10d 08f0 	add.w	r8, sp, #240	; 0xf0
 8003bae:	3630      	adds	r6, #48	; 0x30
 8003bb0:	f808 6d41 	strb.w	r6, [r8, #-65]!
 8003bb4:	e029      	b.n	8003c0a <_vfprintf_r+0x5f2>
 8003bb6:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
 8003bba:	4630      	mov	r0, r6
 8003bbc:	4639      	mov	r1, r7
 8003bbe:	220a      	movs	r2, #10
 8003bc0:	2300      	movs	r3, #0
 8003bc2:	f7fd f80d 	bl	8000be0 <__aeabi_uldivmod>
 8003bc6:	3230      	adds	r2, #48	; 0x30
 8003bc8:	f808 2d01 	strb.w	r2, [r8, #-1]!
 8003bcc:	2300      	movs	r3, #0
 8003bce:	4630      	mov	r0, r6
 8003bd0:	4639      	mov	r1, r7
 8003bd2:	220a      	movs	r2, #10
 8003bd4:	f7fd f804 	bl	8000be0 <__aeabi_uldivmod>
 8003bd8:	4606      	mov	r6, r0
 8003bda:	460f      	mov	r7, r1
 8003bdc:	ea56 0307 	orrs.w	r3, r6, r7
 8003be0:	d1eb      	bne.n	8003bba <_vfprintf_r+0x5a2>
 8003be2:	e012      	b.n	8003c0a <_vfprintf_r+0x5f2>
 8003be4:	2600      	movs	r6, #0
 8003be6:	2700      	movs	r7, #0
 8003be8:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
 8003bec:	f006 030f 	and.w	r3, r6, #15
 8003bf0:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8003bf2:	5cd3      	ldrb	r3, [r2, r3]
 8003bf4:	f808 3d01 	strb.w	r3, [r8, #-1]!
 8003bf8:	0933      	lsrs	r3, r6, #4
 8003bfa:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 8003bfe:	093a      	lsrs	r2, r7, #4
 8003c00:	461e      	mov	r6, r3
 8003c02:	4617      	mov	r7, r2
 8003c04:	ea56 0307 	orrs.w	r3, r6, r7
 8003c08:	d1f0      	bne.n	8003bec <_vfprintf_r+0x5d4>
 8003c0a:	4629      	mov	r1, r5
 8003c0c:	e00a      	b.n	8003c24 <_vfprintf_r+0x60c>
 8003c0e:	b93b      	cbnz	r3, 8003c20 <_vfprintf_r+0x608>
 8003c10:	07ea      	lsls	r2, r5, #31
 8003c12:	d505      	bpl.n	8003c20 <_vfprintf_r+0x608>
 8003c14:	f10d 08f0 	add.w	r8, sp, #240	; 0xf0
 8003c18:	2330      	movs	r3, #48	; 0x30
 8003c1a:	f808 3d41 	strb.w	r3, [r8, #-65]!
 8003c1e:	e001      	b.n	8003c24 <_vfprintf_r+0x60c>
 8003c20:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
 8003c24:	464e      	mov	r6, r9
 8003c26:	f10d 09b0 	add.w	r9, sp, #176	; 0xb0
 8003c2a:	ebc8 0909 	rsb	r9, r8, r9
 8003c2e:	460d      	mov	r5, r1
 8003c30:	2700      	movs	r7, #0
 8003c32:	e01b      	b.n	8003c6c <_vfprintf_r+0x654>
 8003c34:	b10a      	cbz	r2, 8003c3a <_vfprintf_r+0x622>
 8003c36:	f88d 105f 	strb.w	r1, [sp, #95]	; 0x5f
 8003c3a:	9b02      	ldr	r3, [sp, #8]
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	f000 83a0 	beq.w	8004382 <_vfprintf_r+0xd6a>
 8003c42:	f89d 3008 	ldrb.w	r3, [sp, #8]
 8003c46:	f88d 3088 	strb.w	r3, [sp, #136]	; 0x88
 8003c4a:	2600      	movs	r6, #0
 8003c4c:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 8003c50:	9703      	str	r7, [sp, #12]
 8003c52:	f04f 0901 	mov.w	r9, #1
 8003c56:	4637      	mov	r7, r6
 8003c58:	f10d 0888 	add.w	r8, sp, #136	; 0x88
 8003c5c:	e006      	b.n	8003c6c <_vfprintf_r+0x654>
 8003c5e:	bf00      	nop
 8003c60:	7fefffff 	.word	0x7fefffff
 8003c64:	0800718e 	.word	0x0800718e
 8003c68:	4606      	mov	r6, r0
 8003c6a:	4637      	mov	r7, r6
 8003c6c:	454e      	cmp	r6, r9
 8003c6e:	4633      	mov	r3, r6
 8003c70:	bfb8      	it	lt
 8003c72:	464b      	movlt	r3, r9
 8003c74:	930b      	str	r3, [sp, #44]	; 0x2c
 8003c76:	f89d 305f 	ldrb.w	r3, [sp, #95]	; 0x5f
 8003c7a:	b113      	cbz	r3, 8003c82 <_vfprintf_r+0x66a>
 8003c7c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003c7e:	3301      	adds	r3, #1
 8003c80:	930b      	str	r3, [sp, #44]	; 0x2c
 8003c82:	f015 0302 	ands.w	r3, r5, #2
 8003c86:	9314      	str	r3, [sp, #80]	; 0x50
 8003c88:	bf1e      	ittt	ne
 8003c8a:	9b0b      	ldrne	r3, [sp, #44]	; 0x2c
 8003c8c:	3302      	addne	r3, #2
 8003c8e:	930b      	strne	r3, [sp, #44]	; 0x2c
 8003c90:	f015 0384 	ands.w	r3, r5, #132	; 0x84
 8003c94:	9315      	str	r3, [sp, #84]	; 0x54
 8003c96:	d139      	bne.n	8003d0c <_vfprintf_r+0x6f4>
 8003c98:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003c9a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8003c9c:	1a9b      	subs	r3, r3, r2
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	930c      	str	r3, [sp, #48]	; 0x30
 8003ca2:	dd33      	ble.n	8003d0c <_vfprintf_r+0x6f4>
 8003ca4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8003ca6:	2b10      	cmp	r3, #16
 8003ca8:	4ba6      	ldr	r3, [pc, #664]	; (8003f44 <_vfprintf_r+0x92c>)
 8003caa:	6023      	str	r3, [r4, #0]
 8003cac:	dd18      	ble.n	8003ce0 <_vfprintf_r+0x6c8>
 8003cae:	2310      	movs	r3, #16
 8003cb0:	6063      	str	r3, [r4, #4]
 8003cb2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003cb4:	3310      	adds	r3, #16
 8003cb6:	9321      	str	r3, [sp, #132]	; 0x84
 8003cb8:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003cba:	3301      	adds	r3, #1
 8003cbc:	2b07      	cmp	r3, #7
 8003cbe:	9320      	str	r3, [sp, #128]	; 0x80
 8003cc0:	dc01      	bgt.n	8003cc6 <_vfprintf_r+0x6ae>
 8003cc2:	3408      	adds	r4, #8
 8003cc4:	e008      	b.n	8003cd8 <_vfprintf_r+0x6c0>
 8003cc6:	aa1f      	add	r2, sp, #124	; 0x7c
 8003cc8:	4659      	mov	r1, fp
 8003cca:	4650      	mov	r0, sl
 8003ccc:	f002 fc80 	bl	80065d0 <__sprint_r>
 8003cd0:	2800      	cmp	r0, #0
 8003cd2:	f040 835d 	bne.w	8004390 <_vfprintf_r+0xd78>
 8003cd6:	ac2c      	add	r4, sp, #176	; 0xb0
 8003cd8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8003cda:	3b10      	subs	r3, #16
 8003cdc:	930c      	str	r3, [sp, #48]	; 0x30
 8003cde:	e7e1      	b.n	8003ca4 <_vfprintf_r+0x68c>
 8003ce0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8003ce2:	6063      	str	r3, [r4, #4]
 8003ce4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8003ce6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003ce8:	4413      	add	r3, r2
 8003cea:	9321      	str	r3, [sp, #132]	; 0x84
 8003cec:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003cee:	3301      	adds	r3, #1
 8003cf0:	2b07      	cmp	r3, #7
 8003cf2:	9320      	str	r3, [sp, #128]	; 0x80
 8003cf4:	dc01      	bgt.n	8003cfa <_vfprintf_r+0x6e2>
 8003cf6:	3408      	adds	r4, #8
 8003cf8:	e008      	b.n	8003d0c <_vfprintf_r+0x6f4>
 8003cfa:	aa1f      	add	r2, sp, #124	; 0x7c
 8003cfc:	4659      	mov	r1, fp
 8003cfe:	4650      	mov	r0, sl
 8003d00:	f002 fc66 	bl	80065d0 <__sprint_r>
 8003d04:	2800      	cmp	r0, #0
 8003d06:	f040 8343 	bne.w	8004390 <_vfprintf_r+0xd78>
 8003d0a:	ac2c      	add	r4, sp, #176	; 0xb0
 8003d0c:	f89d 305f 	ldrb.w	r3, [sp, #95]	; 0x5f
 8003d10:	b1bb      	cbz	r3, 8003d42 <_vfprintf_r+0x72a>
 8003d12:	f10d 035f 	add.w	r3, sp, #95	; 0x5f
 8003d16:	6023      	str	r3, [r4, #0]
 8003d18:	2301      	movs	r3, #1
 8003d1a:	6063      	str	r3, [r4, #4]
 8003d1c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003d1e:	3301      	adds	r3, #1
 8003d20:	9321      	str	r3, [sp, #132]	; 0x84
 8003d22:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003d24:	3301      	adds	r3, #1
 8003d26:	2b07      	cmp	r3, #7
 8003d28:	9320      	str	r3, [sp, #128]	; 0x80
 8003d2a:	dc01      	bgt.n	8003d30 <_vfprintf_r+0x718>
 8003d2c:	3408      	adds	r4, #8
 8003d2e:	e008      	b.n	8003d42 <_vfprintf_r+0x72a>
 8003d30:	aa1f      	add	r2, sp, #124	; 0x7c
 8003d32:	4659      	mov	r1, fp
 8003d34:	4650      	mov	r0, sl
 8003d36:	f002 fc4b 	bl	80065d0 <__sprint_r>
 8003d3a:	2800      	cmp	r0, #0
 8003d3c:	f040 8328 	bne.w	8004390 <_vfprintf_r+0xd78>
 8003d40:	ac2c      	add	r4, sp, #176	; 0xb0
 8003d42:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8003d44:	b1b3      	cbz	r3, 8003d74 <_vfprintf_r+0x75c>
 8003d46:	ab18      	add	r3, sp, #96	; 0x60
 8003d48:	6023      	str	r3, [r4, #0]
 8003d4a:	2302      	movs	r3, #2
 8003d4c:	6063      	str	r3, [r4, #4]
 8003d4e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003d50:	3302      	adds	r3, #2
 8003d52:	9321      	str	r3, [sp, #132]	; 0x84
 8003d54:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003d56:	3301      	adds	r3, #1
 8003d58:	2b07      	cmp	r3, #7
 8003d5a:	9320      	str	r3, [sp, #128]	; 0x80
 8003d5c:	dc01      	bgt.n	8003d62 <_vfprintf_r+0x74a>
 8003d5e:	3408      	adds	r4, #8
 8003d60:	e008      	b.n	8003d74 <_vfprintf_r+0x75c>
 8003d62:	aa1f      	add	r2, sp, #124	; 0x7c
 8003d64:	4659      	mov	r1, fp
 8003d66:	4650      	mov	r0, sl
 8003d68:	f002 fc32 	bl	80065d0 <__sprint_r>
 8003d6c:	2800      	cmp	r0, #0
 8003d6e:	f040 830f 	bne.w	8004390 <_vfprintf_r+0xd78>
 8003d72:	ac2c      	add	r4, sp, #176	; 0xb0
 8003d74:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8003d76:	2b80      	cmp	r3, #128	; 0x80
 8003d78:	d135      	bne.n	8003de6 <_vfprintf_r+0x7ce>
 8003d7a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003d7c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8003d7e:	1a9b      	subs	r3, r3, r2
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	dd30      	ble.n	8003de6 <_vfprintf_r+0x7ce>
 8003d84:	4a70      	ldr	r2, [pc, #448]	; (8003f48 <_vfprintf_r+0x930>)
 8003d86:	6022      	str	r2, [r4, #0]
 8003d88:	2b10      	cmp	r3, #16
 8003d8a:	dd18      	ble.n	8003dbe <_vfprintf_r+0x7a6>
 8003d8c:	2210      	movs	r2, #16
 8003d8e:	6062      	str	r2, [r4, #4]
 8003d90:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8003d92:	3210      	adds	r2, #16
 8003d94:	9221      	str	r2, [sp, #132]	; 0x84
 8003d96:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8003d98:	3201      	adds	r2, #1
 8003d9a:	2a07      	cmp	r2, #7
 8003d9c:	9220      	str	r2, [sp, #128]	; 0x80
 8003d9e:	dc01      	bgt.n	8003da4 <_vfprintf_r+0x78c>
 8003da0:	3408      	adds	r4, #8
 8003da2:	e00a      	b.n	8003dba <_vfprintf_r+0x7a2>
 8003da4:	aa1f      	add	r2, sp, #124	; 0x7c
 8003da6:	4659      	mov	r1, fp
 8003da8:	4650      	mov	r0, sl
 8003daa:	930c      	str	r3, [sp, #48]	; 0x30
 8003dac:	f002 fc10 	bl	80065d0 <__sprint_r>
 8003db0:	2800      	cmp	r0, #0
 8003db2:	f040 82ed 	bne.w	8004390 <_vfprintf_r+0xd78>
 8003db6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8003db8:	ac2c      	add	r4, sp, #176	; 0xb0
 8003dba:	3b10      	subs	r3, #16
 8003dbc:	e7e2      	b.n	8003d84 <_vfprintf_r+0x76c>
 8003dbe:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8003dc0:	6063      	str	r3, [r4, #4]
 8003dc2:	4413      	add	r3, r2
 8003dc4:	9321      	str	r3, [sp, #132]	; 0x84
 8003dc6:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003dc8:	3301      	adds	r3, #1
 8003dca:	2b07      	cmp	r3, #7
 8003dcc:	9320      	str	r3, [sp, #128]	; 0x80
 8003dce:	dc01      	bgt.n	8003dd4 <_vfprintf_r+0x7bc>
 8003dd0:	3408      	adds	r4, #8
 8003dd2:	e008      	b.n	8003de6 <_vfprintf_r+0x7ce>
 8003dd4:	aa1f      	add	r2, sp, #124	; 0x7c
 8003dd6:	4659      	mov	r1, fp
 8003dd8:	4650      	mov	r0, sl
 8003dda:	f002 fbf9 	bl	80065d0 <__sprint_r>
 8003dde:	2800      	cmp	r0, #0
 8003de0:	f040 82d6 	bne.w	8004390 <_vfprintf_r+0xd78>
 8003de4:	ac2c      	add	r4, sp, #176	; 0xb0
 8003de6:	ebc9 0606 	rsb	r6, r9, r6
 8003dea:	2e00      	cmp	r6, #0
 8003dec:	dd2e      	ble.n	8003e4c <_vfprintf_r+0x834>
 8003dee:	4b56      	ldr	r3, [pc, #344]	; (8003f48 <_vfprintf_r+0x930>)
 8003df0:	6023      	str	r3, [r4, #0]
 8003df2:	2e10      	cmp	r6, #16
 8003df4:	dd16      	ble.n	8003e24 <_vfprintf_r+0x80c>
 8003df6:	2310      	movs	r3, #16
 8003df8:	6063      	str	r3, [r4, #4]
 8003dfa:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003dfc:	3310      	adds	r3, #16
 8003dfe:	9321      	str	r3, [sp, #132]	; 0x84
 8003e00:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003e02:	3301      	adds	r3, #1
 8003e04:	2b07      	cmp	r3, #7
 8003e06:	9320      	str	r3, [sp, #128]	; 0x80
 8003e08:	dc01      	bgt.n	8003e0e <_vfprintf_r+0x7f6>
 8003e0a:	3408      	adds	r4, #8
 8003e0c:	e008      	b.n	8003e20 <_vfprintf_r+0x808>
 8003e0e:	aa1f      	add	r2, sp, #124	; 0x7c
 8003e10:	4659      	mov	r1, fp
 8003e12:	4650      	mov	r0, sl
 8003e14:	f002 fbdc 	bl	80065d0 <__sprint_r>
 8003e18:	2800      	cmp	r0, #0
 8003e1a:	f040 82b9 	bne.w	8004390 <_vfprintf_r+0xd78>
 8003e1e:	ac2c      	add	r4, sp, #176	; 0xb0
 8003e20:	3e10      	subs	r6, #16
 8003e22:	e7e4      	b.n	8003dee <_vfprintf_r+0x7d6>
 8003e24:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003e26:	9821      	ldr	r0, [sp, #132]	; 0x84
 8003e28:	6066      	str	r6, [r4, #4]
 8003e2a:	3301      	adds	r3, #1
 8003e2c:	4406      	add	r6, r0
 8003e2e:	2b07      	cmp	r3, #7
 8003e30:	9621      	str	r6, [sp, #132]	; 0x84
 8003e32:	9320      	str	r3, [sp, #128]	; 0x80
 8003e34:	dc01      	bgt.n	8003e3a <_vfprintf_r+0x822>
 8003e36:	3408      	adds	r4, #8
 8003e38:	e008      	b.n	8003e4c <_vfprintf_r+0x834>
 8003e3a:	aa1f      	add	r2, sp, #124	; 0x7c
 8003e3c:	4659      	mov	r1, fp
 8003e3e:	4650      	mov	r0, sl
 8003e40:	f002 fbc6 	bl	80065d0 <__sprint_r>
 8003e44:	2800      	cmp	r0, #0
 8003e46:	f040 82a3 	bne.w	8004390 <_vfprintf_r+0xd78>
 8003e4a:	ac2c      	add	r4, sp, #176	; 0xb0
 8003e4c:	05eb      	lsls	r3, r5, #23
 8003e4e:	d414      	bmi.n	8003e7a <_vfprintf_r+0x862>
 8003e50:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003e52:	e884 0300 	stmia.w	r4, {r8, r9}
 8003e56:	444b      	add	r3, r9
 8003e58:	9321      	str	r3, [sp, #132]	; 0x84
 8003e5a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003e5c:	3301      	adds	r3, #1
 8003e5e:	2b07      	cmp	r3, #7
 8003e60:	9320      	str	r3, [sp, #128]	; 0x80
 8003e62:	f340 8244 	ble.w	80042ee <_vfprintf_r+0xcd6>
 8003e66:	aa1f      	add	r2, sp, #124	; 0x7c
 8003e68:	4659      	mov	r1, fp
 8003e6a:	4650      	mov	r0, sl
 8003e6c:	f002 fbb0 	bl	80065d0 <__sprint_r>
 8003e70:	2800      	cmp	r0, #0
 8003e72:	f040 828d 	bne.w	8004390 <_vfprintf_r+0xd78>
 8003e76:	ac2c      	add	r4, sp, #176	; 0xb0
 8003e78:	e23a      	b.n	80042f0 <_vfprintf_r+0xcd8>
 8003e7a:	9b02      	ldr	r3, [sp, #8]
 8003e7c:	2b65      	cmp	r3, #101	; 0x65
 8003e7e:	f340 81ad 	ble.w	80041dc <_vfprintf_r+0xbc4>
 8003e82:	2200      	movs	r2, #0
 8003e84:	2300      	movs	r3, #0
 8003e86:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003e8a:	f7fc fe39 	bl	8000b00 <__aeabi_dcmpeq>
 8003e8e:	2800      	cmp	r0, #0
 8003e90:	d05e      	beq.n	8003f50 <_vfprintf_r+0x938>
 8003e92:	4b2e      	ldr	r3, [pc, #184]	; (8003f4c <_vfprintf_r+0x934>)
 8003e94:	6023      	str	r3, [r4, #0]
 8003e96:	2301      	movs	r3, #1
 8003e98:	6063      	str	r3, [r4, #4]
 8003e9a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003e9c:	3301      	adds	r3, #1
 8003e9e:	9321      	str	r3, [sp, #132]	; 0x84
 8003ea0:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003ea2:	3301      	adds	r3, #1
 8003ea4:	2b07      	cmp	r3, #7
 8003ea6:	9320      	str	r3, [sp, #128]	; 0x80
 8003ea8:	dc01      	bgt.n	8003eae <_vfprintf_r+0x896>
 8003eaa:	3408      	adds	r4, #8
 8003eac:	e008      	b.n	8003ec0 <_vfprintf_r+0x8a8>
 8003eae:	aa1f      	add	r2, sp, #124	; 0x7c
 8003eb0:	4659      	mov	r1, fp
 8003eb2:	4650      	mov	r0, sl
 8003eb4:	f002 fb8c 	bl	80065d0 <__sprint_r>
 8003eb8:	2800      	cmp	r0, #0
 8003eba:	f040 8269 	bne.w	8004390 <_vfprintf_r+0xd78>
 8003ebe:	ac2c      	add	r4, sp, #176	; 0xb0
 8003ec0:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8003ec2:	9a04      	ldr	r2, [sp, #16]
 8003ec4:	4293      	cmp	r3, r2
 8003ec6:	db02      	blt.n	8003ece <_vfprintf_r+0x8b6>
 8003ec8:	07ef      	lsls	r7, r5, #31
 8003eca:	f140 8211 	bpl.w	80042f0 <_vfprintf_r+0xcd8>
 8003ece:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003ed0:	6023      	str	r3, [r4, #0]
 8003ed2:	9b08      	ldr	r3, [sp, #32]
 8003ed4:	6063      	str	r3, [r4, #4]
 8003ed6:	9a08      	ldr	r2, [sp, #32]
 8003ed8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003eda:	4413      	add	r3, r2
 8003edc:	9321      	str	r3, [sp, #132]	; 0x84
 8003ede:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003ee0:	3301      	adds	r3, #1
 8003ee2:	2b07      	cmp	r3, #7
 8003ee4:	9320      	str	r3, [sp, #128]	; 0x80
 8003ee6:	dc01      	bgt.n	8003eec <_vfprintf_r+0x8d4>
 8003ee8:	3408      	adds	r4, #8
 8003eea:	e008      	b.n	8003efe <_vfprintf_r+0x8e6>
 8003eec:	aa1f      	add	r2, sp, #124	; 0x7c
 8003eee:	4659      	mov	r1, fp
 8003ef0:	4650      	mov	r0, sl
 8003ef2:	f002 fb6d 	bl	80065d0 <__sprint_r>
 8003ef6:	2800      	cmp	r0, #0
 8003ef8:	f040 824a 	bne.w	8004390 <_vfprintf_r+0xd78>
 8003efc:	ac2c      	add	r4, sp, #176	; 0xb0
 8003efe:	9b04      	ldr	r3, [sp, #16]
 8003f00:	1e5e      	subs	r6, r3, #1
 8003f02:	2e00      	cmp	r6, #0
 8003f04:	f340 81f4 	ble.w	80042f0 <_vfprintf_r+0xcd8>
 8003f08:	4f0f      	ldr	r7, [pc, #60]	; (8003f48 <_vfprintf_r+0x930>)
 8003f0a:	f04f 0810 	mov.w	r8, #16
 8003f0e:	2e10      	cmp	r6, #16
 8003f10:	f340 8159 	ble.w	80041c6 <_vfprintf_r+0xbae>
 8003f14:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003f16:	3310      	adds	r3, #16
 8003f18:	9321      	str	r3, [sp, #132]	; 0x84
 8003f1a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003f1c:	3301      	adds	r3, #1
 8003f1e:	2b07      	cmp	r3, #7
 8003f20:	e884 0180 	stmia.w	r4, {r7, r8}
 8003f24:	9320      	str	r3, [sp, #128]	; 0x80
 8003f26:	dc01      	bgt.n	8003f2c <_vfprintf_r+0x914>
 8003f28:	3408      	adds	r4, #8
 8003f2a:	e008      	b.n	8003f3e <_vfprintf_r+0x926>
 8003f2c:	aa1f      	add	r2, sp, #124	; 0x7c
 8003f2e:	4659      	mov	r1, fp
 8003f30:	4650      	mov	r0, sl
 8003f32:	f002 fb4d 	bl	80065d0 <__sprint_r>
 8003f36:	2800      	cmp	r0, #0
 8003f38:	f040 822a 	bne.w	8004390 <_vfprintf_r+0xd78>
 8003f3c:	ac2c      	add	r4, sp, #176	; 0xb0
 8003f3e:	3e10      	subs	r6, #16
 8003f40:	e7e5      	b.n	8003f0e <_vfprintf_r+0x8f6>
 8003f42:	bf00      	nop
 8003f44:	080071b1 	.word	0x080071b1
 8003f48:	080071c1 	.word	0x080071c1
 8003f4c:	0800719f 	.word	0x0800719f
 8003f50:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	dc7c      	bgt.n	8004050 <_vfprintf_r+0xa38>
 8003f56:	4b9f      	ldr	r3, [pc, #636]	; (80041d4 <_vfprintf_r+0xbbc>)
 8003f58:	6023      	str	r3, [r4, #0]
 8003f5a:	2301      	movs	r3, #1
 8003f5c:	6063      	str	r3, [r4, #4]
 8003f5e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003f60:	3301      	adds	r3, #1
 8003f62:	9321      	str	r3, [sp, #132]	; 0x84
 8003f64:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003f66:	3301      	adds	r3, #1
 8003f68:	2b07      	cmp	r3, #7
 8003f6a:	9320      	str	r3, [sp, #128]	; 0x80
 8003f6c:	dc01      	bgt.n	8003f72 <_vfprintf_r+0x95a>
 8003f6e:	3408      	adds	r4, #8
 8003f70:	e008      	b.n	8003f84 <_vfprintf_r+0x96c>
 8003f72:	aa1f      	add	r2, sp, #124	; 0x7c
 8003f74:	4659      	mov	r1, fp
 8003f76:	4650      	mov	r0, sl
 8003f78:	f002 fb2a 	bl	80065d0 <__sprint_r>
 8003f7c:	2800      	cmp	r0, #0
 8003f7e:	f040 8207 	bne.w	8004390 <_vfprintf_r+0xd78>
 8003f82:	ac2c      	add	r4, sp, #176	; 0xb0
 8003f84:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8003f86:	b923      	cbnz	r3, 8003f92 <_vfprintf_r+0x97a>
 8003f88:	9b04      	ldr	r3, [sp, #16]
 8003f8a:	b913      	cbnz	r3, 8003f92 <_vfprintf_r+0x97a>
 8003f8c:	07ee      	lsls	r6, r5, #31
 8003f8e:	f140 81af 	bpl.w	80042f0 <_vfprintf_r+0xcd8>
 8003f92:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003f94:	6023      	str	r3, [r4, #0]
 8003f96:	9b08      	ldr	r3, [sp, #32]
 8003f98:	6063      	str	r3, [r4, #4]
 8003f9a:	9a08      	ldr	r2, [sp, #32]
 8003f9c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003f9e:	4413      	add	r3, r2
 8003fa0:	9321      	str	r3, [sp, #132]	; 0x84
 8003fa2:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003fa4:	3301      	adds	r3, #1
 8003fa6:	2b07      	cmp	r3, #7
 8003fa8:	9320      	str	r3, [sp, #128]	; 0x80
 8003faa:	dc02      	bgt.n	8003fb2 <_vfprintf_r+0x99a>
 8003fac:	f104 0308 	add.w	r3, r4, #8
 8003fb0:	e008      	b.n	8003fc4 <_vfprintf_r+0x9ac>
 8003fb2:	aa1f      	add	r2, sp, #124	; 0x7c
 8003fb4:	4659      	mov	r1, fp
 8003fb6:	4650      	mov	r0, sl
 8003fb8:	f002 fb0a 	bl	80065d0 <__sprint_r>
 8003fbc:	2800      	cmp	r0, #0
 8003fbe:	f040 81e7 	bne.w	8004390 <_vfprintf_r+0xd78>
 8003fc2:	ab2c      	add	r3, sp, #176	; 0xb0
 8003fc4:	9e19      	ldr	r6, [sp, #100]	; 0x64
 8003fc6:	4276      	negs	r6, r6
 8003fc8:	2e00      	cmp	r6, #0
 8003fca:	dd30      	ble.n	800402e <_vfprintf_r+0xa16>
 8003fcc:	4f82      	ldr	r7, [pc, #520]	; (80041d8 <_vfprintf_r+0xbc0>)
 8003fce:	2410      	movs	r4, #16
 8003fd0:	2e10      	cmp	r6, #16
 8003fd2:	dd16      	ble.n	8004002 <_vfprintf_r+0x9ea>
 8003fd4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8003fd6:	601f      	str	r7, [r3, #0]
 8003fd8:	3210      	adds	r2, #16
 8003fda:	9221      	str	r2, [sp, #132]	; 0x84
 8003fdc:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8003fde:	605c      	str	r4, [r3, #4]
 8003fe0:	3201      	adds	r2, #1
 8003fe2:	2a07      	cmp	r2, #7
 8003fe4:	9220      	str	r2, [sp, #128]	; 0x80
 8003fe6:	dc01      	bgt.n	8003fec <_vfprintf_r+0x9d4>
 8003fe8:	3308      	adds	r3, #8
 8003fea:	e008      	b.n	8003ffe <_vfprintf_r+0x9e6>
 8003fec:	aa1f      	add	r2, sp, #124	; 0x7c
 8003fee:	4659      	mov	r1, fp
 8003ff0:	4650      	mov	r0, sl
 8003ff2:	f002 faed 	bl	80065d0 <__sprint_r>
 8003ff6:	2800      	cmp	r0, #0
 8003ff8:	f040 81ca 	bne.w	8004390 <_vfprintf_r+0xd78>
 8003ffc:	ab2c      	add	r3, sp, #176	; 0xb0
 8003ffe:	3e10      	subs	r6, #16
 8004000:	e7e6      	b.n	8003fd0 <_vfprintf_r+0x9b8>
 8004002:	4a75      	ldr	r2, [pc, #468]	; (80041d8 <_vfprintf_r+0xbc0>)
 8004004:	e883 0044 	stmia.w	r3, {r2, r6}
 8004008:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800400a:	4416      	add	r6, r2
 800400c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800400e:	9621      	str	r6, [sp, #132]	; 0x84
 8004010:	3201      	adds	r2, #1
 8004012:	2a07      	cmp	r2, #7
 8004014:	9220      	str	r2, [sp, #128]	; 0x80
 8004016:	dc01      	bgt.n	800401c <_vfprintf_r+0xa04>
 8004018:	3308      	adds	r3, #8
 800401a:	e008      	b.n	800402e <_vfprintf_r+0xa16>
 800401c:	aa1f      	add	r2, sp, #124	; 0x7c
 800401e:	4659      	mov	r1, fp
 8004020:	4650      	mov	r0, sl
 8004022:	f002 fad5 	bl	80065d0 <__sprint_r>
 8004026:	2800      	cmp	r0, #0
 8004028:	f040 81b2 	bne.w	8004390 <_vfprintf_r+0xd78>
 800402c:	ab2c      	add	r3, sp, #176	; 0xb0
 800402e:	9a04      	ldr	r2, [sp, #16]
 8004030:	605a      	str	r2, [r3, #4]
 8004032:	9904      	ldr	r1, [sp, #16]
 8004034:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8004036:	f8c3 8000 	str.w	r8, [r3]
 800403a:	440a      	add	r2, r1
 800403c:	9221      	str	r2, [sp, #132]	; 0x84
 800403e:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8004040:	3201      	adds	r2, #1
 8004042:	2a07      	cmp	r2, #7
 8004044:	9220      	str	r2, [sp, #128]	; 0x80
 8004046:	f73f af0e 	bgt.w	8003e66 <_vfprintf_r+0x84e>
 800404a:	f103 0408 	add.w	r4, r3, #8
 800404e:	e14f      	b.n	80042f0 <_vfprintf_r+0xcd8>
 8004050:	9b04      	ldr	r3, [sp, #16]
 8004052:	42bb      	cmp	r3, r7
 8004054:	bfa8      	it	ge
 8004056:	463b      	movge	r3, r7
 8004058:	2b00      	cmp	r3, #0
 800405a:	461e      	mov	r6, r3
 800405c:	dd15      	ble.n	800408a <_vfprintf_r+0xa72>
 800405e:	6063      	str	r3, [r4, #4]
 8004060:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004062:	f8c4 8000 	str.w	r8, [r4]
 8004066:	4433      	add	r3, r6
 8004068:	9321      	str	r3, [sp, #132]	; 0x84
 800406a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800406c:	3301      	adds	r3, #1
 800406e:	2b07      	cmp	r3, #7
 8004070:	9320      	str	r3, [sp, #128]	; 0x80
 8004072:	dc01      	bgt.n	8004078 <_vfprintf_r+0xa60>
 8004074:	3408      	adds	r4, #8
 8004076:	e008      	b.n	800408a <_vfprintf_r+0xa72>
 8004078:	aa1f      	add	r2, sp, #124	; 0x7c
 800407a:	4659      	mov	r1, fp
 800407c:	4650      	mov	r0, sl
 800407e:	f002 faa7 	bl	80065d0 <__sprint_r>
 8004082:	2800      	cmp	r0, #0
 8004084:	f040 8184 	bne.w	8004390 <_vfprintf_r+0xd78>
 8004088:	ac2c      	add	r4, sp, #176	; 0xb0
 800408a:	2e00      	cmp	r6, #0
 800408c:	bfac      	ite	ge
 800408e:	1bbe      	subge	r6, r7, r6
 8004090:	463e      	movlt	r6, r7
 8004092:	2e00      	cmp	r6, #0
 8004094:	dd30      	ble.n	80040f8 <_vfprintf_r+0xae0>
 8004096:	f04f 0910 	mov.w	r9, #16
 800409a:	4b4f      	ldr	r3, [pc, #316]	; (80041d8 <_vfprintf_r+0xbc0>)
 800409c:	6023      	str	r3, [r4, #0]
 800409e:	2e10      	cmp	r6, #16
 80040a0:	dd16      	ble.n	80040d0 <_vfprintf_r+0xab8>
 80040a2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80040a4:	f8c4 9004 	str.w	r9, [r4, #4]
 80040a8:	3310      	adds	r3, #16
 80040aa:	9321      	str	r3, [sp, #132]	; 0x84
 80040ac:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80040ae:	3301      	adds	r3, #1
 80040b0:	2b07      	cmp	r3, #7
 80040b2:	9320      	str	r3, [sp, #128]	; 0x80
 80040b4:	dc01      	bgt.n	80040ba <_vfprintf_r+0xaa2>
 80040b6:	3408      	adds	r4, #8
 80040b8:	e008      	b.n	80040cc <_vfprintf_r+0xab4>
 80040ba:	aa1f      	add	r2, sp, #124	; 0x7c
 80040bc:	4659      	mov	r1, fp
 80040be:	4650      	mov	r0, sl
 80040c0:	f002 fa86 	bl	80065d0 <__sprint_r>
 80040c4:	2800      	cmp	r0, #0
 80040c6:	f040 8163 	bne.w	8004390 <_vfprintf_r+0xd78>
 80040ca:	ac2c      	add	r4, sp, #176	; 0xb0
 80040cc:	3e10      	subs	r6, #16
 80040ce:	e7e4      	b.n	800409a <_vfprintf_r+0xa82>
 80040d0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80040d2:	6066      	str	r6, [r4, #4]
 80040d4:	441e      	add	r6, r3
 80040d6:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80040d8:	9621      	str	r6, [sp, #132]	; 0x84
 80040da:	3301      	adds	r3, #1
 80040dc:	2b07      	cmp	r3, #7
 80040de:	9320      	str	r3, [sp, #128]	; 0x80
 80040e0:	dc01      	bgt.n	80040e6 <_vfprintf_r+0xace>
 80040e2:	3408      	adds	r4, #8
 80040e4:	e008      	b.n	80040f8 <_vfprintf_r+0xae0>
 80040e6:	aa1f      	add	r2, sp, #124	; 0x7c
 80040e8:	4659      	mov	r1, fp
 80040ea:	4650      	mov	r0, sl
 80040ec:	f002 fa70 	bl	80065d0 <__sprint_r>
 80040f0:	2800      	cmp	r0, #0
 80040f2:	f040 814d 	bne.w	8004390 <_vfprintf_r+0xd78>
 80040f6:	ac2c      	add	r4, sp, #176	; 0xb0
 80040f8:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80040fa:	9a04      	ldr	r2, [sp, #16]
 80040fc:	4293      	cmp	r3, r2
 80040fe:	4447      	add	r7, r8
 8004100:	db01      	blt.n	8004106 <_vfprintf_r+0xaee>
 8004102:	07e8      	lsls	r0, r5, #31
 8004104:	d517      	bpl.n	8004136 <_vfprintf_r+0xb1e>
 8004106:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004108:	6023      	str	r3, [r4, #0]
 800410a:	9b08      	ldr	r3, [sp, #32]
 800410c:	6063      	str	r3, [r4, #4]
 800410e:	9a08      	ldr	r2, [sp, #32]
 8004110:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004112:	4413      	add	r3, r2
 8004114:	9321      	str	r3, [sp, #132]	; 0x84
 8004116:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8004118:	3301      	adds	r3, #1
 800411a:	2b07      	cmp	r3, #7
 800411c:	9320      	str	r3, [sp, #128]	; 0x80
 800411e:	dc01      	bgt.n	8004124 <_vfprintf_r+0xb0c>
 8004120:	3408      	adds	r4, #8
 8004122:	e008      	b.n	8004136 <_vfprintf_r+0xb1e>
 8004124:	aa1f      	add	r2, sp, #124	; 0x7c
 8004126:	4659      	mov	r1, fp
 8004128:	4650      	mov	r0, sl
 800412a:	f002 fa51 	bl	80065d0 <__sprint_r>
 800412e:	2800      	cmp	r0, #0
 8004130:	f040 812e 	bne.w	8004390 <_vfprintf_r+0xd78>
 8004134:	ac2c      	add	r4, sp, #176	; 0xb0
 8004136:	9b04      	ldr	r3, [sp, #16]
 8004138:	9a04      	ldr	r2, [sp, #16]
 800413a:	eb08 0603 	add.w	r6, r8, r3
 800413e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004140:	1bf6      	subs	r6, r6, r7
 8004142:	1ad3      	subs	r3, r2, r3
 8004144:	429e      	cmp	r6, r3
 8004146:	bfa8      	it	ge
 8004148:	461e      	movge	r6, r3
 800414a:	2e00      	cmp	r6, #0
 800414c:	dd14      	ble.n	8004178 <_vfprintf_r+0xb60>
 800414e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004150:	6027      	str	r7, [r4, #0]
 8004152:	4433      	add	r3, r6
 8004154:	9321      	str	r3, [sp, #132]	; 0x84
 8004156:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8004158:	6066      	str	r6, [r4, #4]
 800415a:	3301      	adds	r3, #1
 800415c:	2b07      	cmp	r3, #7
 800415e:	9320      	str	r3, [sp, #128]	; 0x80
 8004160:	dc01      	bgt.n	8004166 <_vfprintf_r+0xb4e>
 8004162:	3408      	adds	r4, #8
 8004164:	e008      	b.n	8004178 <_vfprintf_r+0xb60>
 8004166:	aa1f      	add	r2, sp, #124	; 0x7c
 8004168:	4659      	mov	r1, fp
 800416a:	4650      	mov	r0, sl
 800416c:	f002 fa30 	bl	80065d0 <__sprint_r>
 8004170:	2800      	cmp	r0, #0
 8004172:	f040 810d 	bne.w	8004390 <_vfprintf_r+0xd78>
 8004176:	ac2c      	add	r4, sp, #176	; 0xb0
 8004178:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800417a:	9a04      	ldr	r2, [sp, #16]
 800417c:	2e00      	cmp	r6, #0
 800417e:	eba2 0303 	sub.w	r3, r2, r3
 8004182:	bfac      	ite	ge
 8004184:	1b9e      	subge	r6, r3, r6
 8004186:	461e      	movlt	r6, r3
 8004188:	2e00      	cmp	r6, #0
 800418a:	f340 80b1 	ble.w	80042f0 <_vfprintf_r+0xcd8>
 800418e:	4f12      	ldr	r7, [pc, #72]	; (80041d8 <_vfprintf_r+0xbc0>)
 8004190:	f04f 0810 	mov.w	r8, #16
 8004194:	2e10      	cmp	r6, #16
 8004196:	dd16      	ble.n	80041c6 <_vfprintf_r+0xbae>
 8004198:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800419a:	3310      	adds	r3, #16
 800419c:	9321      	str	r3, [sp, #132]	; 0x84
 800419e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80041a0:	3301      	adds	r3, #1
 80041a2:	2b07      	cmp	r3, #7
 80041a4:	e884 0180 	stmia.w	r4, {r7, r8}
 80041a8:	9320      	str	r3, [sp, #128]	; 0x80
 80041aa:	dc01      	bgt.n	80041b0 <_vfprintf_r+0xb98>
 80041ac:	3408      	adds	r4, #8
 80041ae:	e008      	b.n	80041c2 <_vfprintf_r+0xbaa>
 80041b0:	aa1f      	add	r2, sp, #124	; 0x7c
 80041b2:	4659      	mov	r1, fp
 80041b4:	4650      	mov	r0, sl
 80041b6:	f002 fa0b 	bl	80065d0 <__sprint_r>
 80041ba:	2800      	cmp	r0, #0
 80041bc:	f040 80e8 	bne.w	8004390 <_vfprintf_r+0xd78>
 80041c0:	ac2c      	add	r4, sp, #176	; 0xb0
 80041c2:	3e10      	subs	r6, #16
 80041c4:	e7e6      	b.n	8004194 <_vfprintf_r+0xb7c>
 80041c6:	4b04      	ldr	r3, [pc, #16]	; (80041d8 <_vfprintf_r+0xbc0>)
 80041c8:	e884 0048 	stmia.w	r4, {r3, r6}
 80041cc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80041ce:	441e      	add	r6, r3
 80041d0:	9621      	str	r6, [sp, #132]	; 0x84
 80041d2:	e642      	b.n	8003e5a <_vfprintf_r+0x842>
 80041d4:	0800719f 	.word	0x0800719f
 80041d8:	080071c1 	.word	0x080071c1
 80041dc:	9b04      	ldr	r3, [sp, #16]
 80041de:	2b01      	cmp	r3, #1
 80041e0:	dc01      	bgt.n	80041e6 <_vfprintf_r+0xbce>
 80041e2:	07e9      	lsls	r1, r5, #31
 80041e4:	d573      	bpl.n	80042ce <_vfprintf_r+0xcb6>
 80041e6:	2301      	movs	r3, #1
 80041e8:	6063      	str	r3, [r4, #4]
 80041ea:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80041ec:	f8c4 8000 	str.w	r8, [r4]
 80041f0:	3301      	adds	r3, #1
 80041f2:	9321      	str	r3, [sp, #132]	; 0x84
 80041f4:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80041f6:	3301      	adds	r3, #1
 80041f8:	2b07      	cmp	r3, #7
 80041fa:	9320      	str	r3, [sp, #128]	; 0x80
 80041fc:	dc01      	bgt.n	8004202 <_vfprintf_r+0xbea>
 80041fe:	3408      	adds	r4, #8
 8004200:	e008      	b.n	8004214 <_vfprintf_r+0xbfc>
 8004202:	aa1f      	add	r2, sp, #124	; 0x7c
 8004204:	4659      	mov	r1, fp
 8004206:	4650      	mov	r0, sl
 8004208:	f002 f9e2 	bl	80065d0 <__sprint_r>
 800420c:	2800      	cmp	r0, #0
 800420e:	f040 80bf 	bne.w	8004390 <_vfprintf_r+0xd78>
 8004212:	ac2c      	add	r4, sp, #176	; 0xb0
 8004214:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004216:	6023      	str	r3, [r4, #0]
 8004218:	9b08      	ldr	r3, [sp, #32]
 800421a:	6063      	str	r3, [r4, #4]
 800421c:	9a08      	ldr	r2, [sp, #32]
 800421e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004220:	4413      	add	r3, r2
 8004222:	9321      	str	r3, [sp, #132]	; 0x84
 8004224:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8004226:	3301      	adds	r3, #1
 8004228:	2b07      	cmp	r3, #7
 800422a:	9320      	str	r3, [sp, #128]	; 0x80
 800422c:	dc01      	bgt.n	8004232 <_vfprintf_r+0xc1a>
 800422e:	3408      	adds	r4, #8
 8004230:	e008      	b.n	8004244 <_vfprintf_r+0xc2c>
 8004232:	aa1f      	add	r2, sp, #124	; 0x7c
 8004234:	4659      	mov	r1, fp
 8004236:	4650      	mov	r0, sl
 8004238:	f002 f9ca 	bl	80065d0 <__sprint_r>
 800423c:	2800      	cmp	r0, #0
 800423e:	f040 80a7 	bne.w	8004390 <_vfprintf_r+0xd78>
 8004242:	ac2c      	add	r4, sp, #176	; 0xb0
 8004244:	2300      	movs	r3, #0
 8004246:	2200      	movs	r2, #0
 8004248:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800424c:	f7fc fc58 	bl	8000b00 <__aeabi_dcmpeq>
 8004250:	9b04      	ldr	r3, [sp, #16]
 8004252:	1e5e      	subs	r6, r3, #1
 8004254:	b9b8      	cbnz	r0, 8004286 <_vfprintf_r+0xc6e>
 8004256:	f108 0301 	add.w	r3, r8, #1
 800425a:	e884 0048 	stmia.w	r4, {r3, r6}
 800425e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004260:	9a04      	ldr	r2, [sp, #16]
 8004262:	3b01      	subs	r3, #1
 8004264:	4413      	add	r3, r2
 8004266:	9321      	str	r3, [sp, #132]	; 0x84
 8004268:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800426a:	3301      	adds	r3, #1
 800426c:	2b07      	cmp	r3, #7
 800426e:	9320      	str	r3, [sp, #128]	; 0x80
 8004270:	dd34      	ble.n	80042dc <_vfprintf_r+0xcc4>
 8004272:	aa1f      	add	r2, sp, #124	; 0x7c
 8004274:	4659      	mov	r1, fp
 8004276:	4650      	mov	r0, sl
 8004278:	f002 f9aa 	bl	80065d0 <__sprint_r>
 800427c:	2800      	cmp	r0, #0
 800427e:	f040 8087 	bne.w	8004390 <_vfprintf_r+0xd78>
 8004282:	ac2c      	add	r4, sp, #176	; 0xb0
 8004284:	e02b      	b.n	80042de <_vfprintf_r+0xcc6>
 8004286:	2e00      	cmp	r6, #0
 8004288:	dd29      	ble.n	80042de <_vfprintf_r+0xcc6>
 800428a:	4fa6      	ldr	r7, [pc, #664]	; (8004524 <_vfprintf_r+0xf0c>)
 800428c:	f04f 0810 	mov.w	r8, #16
 8004290:	2e10      	cmp	r6, #16
 8004292:	dd15      	ble.n	80042c0 <_vfprintf_r+0xca8>
 8004294:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004296:	3310      	adds	r3, #16
 8004298:	9321      	str	r3, [sp, #132]	; 0x84
 800429a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800429c:	3301      	adds	r3, #1
 800429e:	2b07      	cmp	r3, #7
 80042a0:	e884 0180 	stmia.w	r4, {r7, r8}
 80042a4:	9320      	str	r3, [sp, #128]	; 0x80
 80042a6:	dc01      	bgt.n	80042ac <_vfprintf_r+0xc94>
 80042a8:	3408      	adds	r4, #8
 80042aa:	e007      	b.n	80042bc <_vfprintf_r+0xca4>
 80042ac:	aa1f      	add	r2, sp, #124	; 0x7c
 80042ae:	4659      	mov	r1, fp
 80042b0:	4650      	mov	r0, sl
 80042b2:	f002 f98d 	bl	80065d0 <__sprint_r>
 80042b6:	2800      	cmp	r0, #0
 80042b8:	d16a      	bne.n	8004390 <_vfprintf_r+0xd78>
 80042ba:	ac2c      	add	r4, sp, #176	; 0xb0
 80042bc:	3e10      	subs	r6, #16
 80042be:	e7e7      	b.n	8004290 <_vfprintf_r+0xc78>
 80042c0:	4b98      	ldr	r3, [pc, #608]	; (8004524 <_vfprintf_r+0xf0c>)
 80042c2:	e884 0048 	stmia.w	r4, {r3, r6}
 80042c6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80042c8:	441e      	add	r6, r3
 80042ca:	9621      	str	r6, [sp, #132]	; 0x84
 80042cc:	e7cc      	b.n	8004268 <_vfprintf_r+0xc50>
 80042ce:	2301      	movs	r3, #1
 80042d0:	6063      	str	r3, [r4, #4]
 80042d2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80042d4:	f8c4 8000 	str.w	r8, [r4]
 80042d8:	3301      	adds	r3, #1
 80042da:	e7c4      	b.n	8004266 <_vfprintf_r+0xc4e>
 80042dc:	3408      	adds	r4, #8
 80042de:	ab1b      	add	r3, sp, #108	; 0x6c
 80042e0:	6023      	str	r3, [r4, #0]
 80042e2:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80042e4:	6063      	str	r3, [r4, #4]
 80042e6:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80042e8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80042ea:	4413      	add	r3, r2
 80042ec:	e5b4      	b.n	8003e58 <_vfprintf_r+0x840>
 80042ee:	3408      	adds	r4, #8
 80042f0:	076a      	lsls	r2, r5, #29
 80042f2:	d40b      	bmi.n	800430c <_vfprintf_r+0xcf4>
 80042f4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80042f6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80042f8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80042fa:	428a      	cmp	r2, r1
 80042fc:	bfac      	ite	ge
 80042fe:	189b      	addge	r3, r3, r2
 8004300:	185b      	addlt	r3, r3, r1
 8004302:	930a      	str	r3, [sp, #40]	; 0x28
 8004304:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004306:	2b00      	cmp	r3, #0
 8004308:	d035      	beq.n	8004376 <_vfprintf_r+0xd5e>
 800430a:	e02e      	b.n	800436a <_vfprintf_r+0xd52>
 800430c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800430e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8004310:	1a9d      	subs	r5, r3, r2
 8004312:	2d00      	cmp	r5, #0
 8004314:	ddee      	ble.n	80042f4 <_vfprintf_r+0xcdc>
 8004316:	2610      	movs	r6, #16
 8004318:	4b83      	ldr	r3, [pc, #524]	; (8004528 <_vfprintf_r+0xf10>)
 800431a:	6023      	str	r3, [r4, #0]
 800431c:	2d10      	cmp	r5, #16
 800431e:	dd13      	ble.n	8004348 <_vfprintf_r+0xd30>
 8004320:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004322:	6066      	str	r6, [r4, #4]
 8004324:	3310      	adds	r3, #16
 8004326:	9321      	str	r3, [sp, #132]	; 0x84
 8004328:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800432a:	3301      	adds	r3, #1
 800432c:	2b07      	cmp	r3, #7
 800432e:	9320      	str	r3, [sp, #128]	; 0x80
 8004330:	dc01      	bgt.n	8004336 <_vfprintf_r+0xd1e>
 8004332:	3408      	adds	r4, #8
 8004334:	e006      	b.n	8004344 <_vfprintf_r+0xd2c>
 8004336:	aa1f      	add	r2, sp, #124	; 0x7c
 8004338:	4659      	mov	r1, fp
 800433a:	4650      	mov	r0, sl
 800433c:	f002 f948 	bl	80065d0 <__sprint_r>
 8004340:	bb30      	cbnz	r0, 8004390 <_vfprintf_r+0xd78>
 8004342:	ac2c      	add	r4, sp, #176	; 0xb0
 8004344:	3d10      	subs	r5, #16
 8004346:	e7e7      	b.n	8004318 <_vfprintf_r+0xd00>
 8004348:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800434a:	6065      	str	r5, [r4, #4]
 800434c:	441d      	add	r5, r3
 800434e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8004350:	9521      	str	r5, [sp, #132]	; 0x84
 8004352:	3301      	adds	r3, #1
 8004354:	2b07      	cmp	r3, #7
 8004356:	9320      	str	r3, [sp, #128]	; 0x80
 8004358:	ddcc      	ble.n	80042f4 <_vfprintf_r+0xcdc>
 800435a:	aa1f      	add	r2, sp, #124	; 0x7c
 800435c:	4659      	mov	r1, fp
 800435e:	4650      	mov	r0, sl
 8004360:	f002 f936 	bl	80065d0 <__sprint_r>
 8004364:	2800      	cmp	r0, #0
 8004366:	d0c5      	beq.n	80042f4 <_vfprintf_r+0xcdc>
 8004368:	e012      	b.n	8004390 <_vfprintf_r+0xd78>
 800436a:	aa1f      	add	r2, sp, #124	; 0x7c
 800436c:	4659      	mov	r1, fp
 800436e:	4650      	mov	r0, sl
 8004370:	f002 f92e 	bl	80065d0 <__sprint_r>
 8004374:	b960      	cbnz	r0, 8004390 <_vfprintf_r+0xd78>
 8004376:	2300      	movs	r3, #0
 8004378:	9320      	str	r3, [sp, #128]	; 0x80
 800437a:	9f03      	ldr	r7, [sp, #12]
 800437c:	ac2c      	add	r4, sp, #176	; 0xb0
 800437e:	f7ff b9b4 	b.w	80036ea <_vfprintf_r+0xd2>
 8004382:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004384:	b123      	cbz	r3, 8004390 <_vfprintf_r+0xd78>
 8004386:	aa1f      	add	r2, sp, #124	; 0x7c
 8004388:	4659      	mov	r1, fp
 800438a:	4650      	mov	r0, sl
 800438c:	f002 f920 	bl	80065d0 <__sprint_r>
 8004390:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 8004394:	065b      	lsls	r3, r3, #25
 8004396:	f53f a98b 	bmi.w	80036b0 <_vfprintf_r+0x98>
 800439a:	980a      	ldr	r0, [sp, #40]	; 0x28
 800439c:	e12f      	b.n	80045fe <_vfprintf_r+0xfe6>
 800439e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80043a2:	4610      	mov	r0, r2
 80043a4:	4619      	mov	r1, r3
 80043a6:	f7fc fbdd 	bl	8000b64 <__aeabi_dcmpun>
 80043aa:	b160      	cbz	r0, 80043c6 <_vfprintf_r+0xdae>
 80043ac:	4b5f      	ldr	r3, [pc, #380]	; (800452c <_vfprintf_r+0xf14>)
 80043ae:	4a60      	ldr	r2, [pc, #384]	; (8004530 <_vfprintf_r+0xf18>)
 80043b0:	9902      	ldr	r1, [sp, #8]
 80043b2:	f025 0580 	bic.w	r5, r5, #128	; 0x80
 80043b6:	2947      	cmp	r1, #71	; 0x47
 80043b8:	bfcc      	ite	gt
 80043ba:	4690      	movgt	r8, r2
 80043bc:	4698      	movle	r8, r3
 80043be:	f04f 0903 	mov.w	r9, #3
 80043c2:	2600      	movs	r6, #0
 80043c4:	e451      	b.n	8003c6a <_vfprintf_r+0x652>
 80043c6:	f1b9 3fff 	cmp.w	r9, #4294967295
 80043ca:	d00a      	beq.n	80043e2 <_vfprintf_r+0xdca>
 80043cc:	9b02      	ldr	r3, [sp, #8]
 80043ce:	f023 0320 	bic.w	r3, r3, #32
 80043d2:	2b47      	cmp	r3, #71	; 0x47
 80043d4:	d107      	bne.n	80043e6 <_vfprintf_r+0xdce>
 80043d6:	f1b9 0f00 	cmp.w	r9, #0
 80043da:	bf08      	it	eq
 80043dc:	f04f 0901 	moveq.w	r9, #1
 80043e0:	e001      	b.n	80043e6 <_vfprintf_r+0xdce>
 80043e2:	f04f 0906 	mov.w	r9, #6
 80043e6:	f445 7380 	orr.w	r3, r5, #256	; 0x100
 80043ea:	930c      	str	r3, [sp, #48]	; 0x30
 80043ec:	9b07      	ldr	r3, [sp, #28]
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	da07      	bge.n	8004402 <_vfprintf_r+0xdea>
 80043f2:	9b06      	ldr	r3, [sp, #24]
 80043f4:	930e      	str	r3, [sp, #56]	; 0x38
 80043f6:	9b07      	ldr	r3, [sp, #28]
 80043f8:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80043fc:	930f      	str	r3, [sp, #60]	; 0x3c
 80043fe:	232d      	movs	r3, #45	; 0x2d
 8004400:	e004      	b.n	800440c <_vfprintf_r+0xdf4>
 8004402:	ed9d 7b06 	vldr	d7, [sp, #24]
 8004406:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
 800440a:	2300      	movs	r3, #0
 800440c:	930b      	str	r3, [sp, #44]	; 0x2c
 800440e:	9b02      	ldr	r3, [sp, #8]
 8004410:	f023 0720 	bic.w	r7, r3, #32
 8004414:	2f46      	cmp	r7, #70	; 0x46
 8004416:	d004      	beq.n	8004422 <_vfprintf_r+0xe0a>
 8004418:	2f45      	cmp	r7, #69	; 0x45
 800441a:	d105      	bne.n	8004428 <_vfprintf_r+0xe10>
 800441c:	f109 0601 	add.w	r6, r9, #1
 8004420:	e003      	b.n	800442a <_vfprintf_r+0xe12>
 8004422:	464e      	mov	r6, r9
 8004424:	2103      	movs	r1, #3
 8004426:	e001      	b.n	800442c <_vfprintf_r+0xe14>
 8004428:	464e      	mov	r6, r9
 800442a:	2102      	movs	r1, #2
 800442c:	ab1d      	add	r3, sp, #116	; 0x74
 800442e:	9301      	str	r3, [sp, #4]
 8004430:	ab1a      	add	r3, sp, #104	; 0x68
 8004432:	9300      	str	r3, [sp, #0]
 8004434:	4632      	mov	r2, r6
 8004436:	ab19      	add	r3, sp, #100	; 0x64
 8004438:	ed9d 0b0e 	vldr	d0, [sp, #56]	; 0x38
 800443c:	4650      	mov	r0, sl
 800443e:	f000 fa1b 	bl	8004878 <_dtoa_r>
 8004442:	2f47      	cmp	r7, #71	; 0x47
 8004444:	4680      	mov	r8, r0
 8004446:	d102      	bne.n	800444e <_vfprintf_r+0xe36>
 8004448:	07eb      	lsls	r3, r5, #31
 800444a:	f140 80ce 	bpl.w	80045ea <_vfprintf_r+0xfd2>
 800444e:	eb08 0306 	add.w	r3, r8, r6
 8004452:	2f46      	cmp	r7, #70	; 0x46
 8004454:	9304      	str	r3, [sp, #16]
 8004456:	d111      	bne.n	800447c <_vfprintf_r+0xe64>
 8004458:	f898 3000 	ldrb.w	r3, [r8]
 800445c:	2b30      	cmp	r3, #48	; 0x30
 800445e:	d109      	bne.n	8004474 <_vfprintf_r+0xe5c>
 8004460:	2200      	movs	r2, #0
 8004462:	2300      	movs	r3, #0
 8004464:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8004468:	f7fc fb4a 	bl	8000b00 <__aeabi_dcmpeq>
 800446c:	b910      	cbnz	r0, 8004474 <_vfprintf_r+0xe5c>
 800446e:	f1c6 0601 	rsb	r6, r6, #1
 8004472:	9619      	str	r6, [sp, #100]	; 0x64
 8004474:	9a04      	ldr	r2, [sp, #16]
 8004476:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004478:	441a      	add	r2, r3
 800447a:	9204      	str	r2, [sp, #16]
 800447c:	2200      	movs	r2, #0
 800447e:	2300      	movs	r3, #0
 8004480:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8004484:	f7fc fb3c 	bl	8000b00 <__aeabi_dcmpeq>
 8004488:	b908      	cbnz	r0, 800448e <_vfprintf_r+0xe76>
 800448a:	2230      	movs	r2, #48	; 0x30
 800448c:	e002      	b.n	8004494 <_vfprintf_r+0xe7c>
 800448e:	9b04      	ldr	r3, [sp, #16]
 8004490:	931d      	str	r3, [sp, #116]	; 0x74
 8004492:	e007      	b.n	80044a4 <_vfprintf_r+0xe8c>
 8004494:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8004496:	9904      	ldr	r1, [sp, #16]
 8004498:	4299      	cmp	r1, r3
 800449a:	d903      	bls.n	80044a4 <_vfprintf_r+0xe8c>
 800449c:	1c59      	adds	r1, r3, #1
 800449e:	911d      	str	r1, [sp, #116]	; 0x74
 80044a0:	701a      	strb	r2, [r3, #0]
 80044a2:	e7f7      	b.n	8004494 <_vfprintf_r+0xe7c>
 80044a4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80044a6:	2f47      	cmp	r7, #71	; 0x47
 80044a8:	ebc8 0303 	rsb	r3, r8, r3
 80044ac:	9304      	str	r3, [sp, #16]
 80044ae:	d108      	bne.n	80044c2 <_vfprintf_r+0xeaa>
 80044b0:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80044b2:	1cdf      	adds	r7, r3, #3
 80044b4:	db01      	blt.n	80044ba <_vfprintf_r+0xea2>
 80044b6:	4599      	cmp	r9, r3
 80044b8:	da69      	bge.n	800458e <_vfprintf_r+0xf76>
 80044ba:	9b02      	ldr	r3, [sp, #8]
 80044bc:	3b02      	subs	r3, #2
 80044be:	9302      	str	r3, [sp, #8]
 80044c0:	e002      	b.n	80044c8 <_vfprintf_r+0xeb0>
 80044c2:	9b02      	ldr	r3, [sp, #8]
 80044c4:	2b65      	cmp	r3, #101	; 0x65
 80044c6:	dc4b      	bgt.n	8004560 <_vfprintf_r+0xf48>
 80044c8:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80044ca:	f89d 2008 	ldrb.w	r2, [sp, #8]
 80044ce:	f88d 206c 	strb.w	r2, [sp, #108]	; 0x6c
 80044d2:	3b01      	subs	r3, #1
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	9319      	str	r3, [sp, #100]	; 0x64
 80044d8:	bfba      	itte	lt
 80044da:	425b      	neglt	r3, r3
 80044dc:	222d      	movlt	r2, #45	; 0x2d
 80044de:	222b      	movge	r2, #43	; 0x2b
 80044e0:	2b09      	cmp	r3, #9
 80044e2:	f88d 206d 	strb.w	r2, [sp, #109]	; 0x6d
 80044e6:	dd25      	ble.n	8004534 <_vfprintf_r+0xf1c>
 80044e8:	f10d 027b 	add.w	r2, sp, #123	; 0x7b
 80044ec:	200a      	movs	r0, #10
 80044ee:	fb93 f1f0 	sdiv	r1, r3, r0
 80044f2:	fb00 3311 	mls	r3, r0, r1, r3
 80044f6:	3330      	adds	r3, #48	; 0x30
 80044f8:	2909      	cmp	r1, #9
 80044fa:	f802 3d01 	strb.w	r3, [r2, #-1]!
 80044fe:	460b      	mov	r3, r1
 8004500:	dcf5      	bgt.n	80044ee <_vfprintf_r+0xed6>
 8004502:	3330      	adds	r3, #48	; 0x30
 8004504:	f802 3c01 	strb.w	r3, [r2, #-1]
 8004508:	1e51      	subs	r1, r2, #1
 800450a:	f10d 036e 	add.w	r3, sp, #110	; 0x6e
 800450e:	f10d 007b 	add.w	r0, sp, #123	; 0x7b
 8004512:	4281      	cmp	r1, r0
 8004514:	461a      	mov	r2, r3
 8004516:	d214      	bcs.n	8004542 <_vfprintf_r+0xf2a>
 8004518:	f811 2b01 	ldrb.w	r2, [r1], #1
 800451c:	f803 2b01 	strb.w	r2, [r3], #1
 8004520:	e7f7      	b.n	8004512 <_vfprintf_r+0xefa>
 8004522:	bf00      	nop
 8004524:	080071c1 	.word	0x080071c1
 8004528:	080071b1 	.word	0x080071b1
 800452c:	08007175 	.word	0x08007175
 8004530:	08007179 	.word	0x08007179
 8004534:	2230      	movs	r2, #48	; 0x30
 8004536:	4413      	add	r3, r2
 8004538:	f88d 206e 	strb.w	r2, [sp, #110]	; 0x6e
 800453c:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
 8004540:	aa1c      	add	r2, sp, #112	; 0x70
 8004542:	ab1b      	add	r3, sp, #108	; 0x6c
 8004544:	1ad3      	subs	r3, r2, r3
 8004546:	9a04      	ldr	r2, [sp, #16]
 8004548:	9310      	str	r3, [sp, #64]	; 0x40
 800454a:	2a01      	cmp	r2, #1
 800454c:	eb03 0902 	add.w	r9, r3, r2
 8004550:	dc02      	bgt.n	8004558 <_vfprintf_r+0xf40>
 8004552:	f015 0701 	ands.w	r7, r5, #1
 8004556:	d032      	beq.n	80045be <_vfprintf_r+0xfa6>
 8004558:	9b08      	ldr	r3, [sp, #32]
 800455a:	2700      	movs	r7, #0
 800455c:	4499      	add	r9, r3
 800455e:	e02e      	b.n	80045be <_vfprintf_r+0xfa6>
 8004560:	9b02      	ldr	r3, [sp, #8]
 8004562:	2b66      	cmp	r3, #102	; 0x66
 8004564:	d113      	bne.n	800458e <_vfprintf_r+0xf76>
 8004566:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004568:	2b00      	cmp	r3, #0
 800456a:	dd07      	ble.n	800457c <_vfprintf_r+0xf64>
 800456c:	f1b9 0f00 	cmp.w	r9, #0
 8004570:	d101      	bne.n	8004576 <_vfprintf_r+0xf5e>
 8004572:	07ee      	lsls	r6, r5, #31
 8004574:	d521      	bpl.n	80045ba <_vfprintf_r+0xfa2>
 8004576:	9a08      	ldr	r2, [sp, #32]
 8004578:	4413      	add	r3, r2
 800457a:	e006      	b.n	800458a <_vfprintf_r+0xf72>
 800457c:	f1b9 0f00 	cmp.w	r9, #0
 8004580:	d101      	bne.n	8004586 <_vfprintf_r+0xf6e>
 8004582:	07ed      	lsls	r5, r5, #31
 8004584:	d514      	bpl.n	80045b0 <_vfprintf_r+0xf98>
 8004586:	9b08      	ldr	r3, [sp, #32]
 8004588:	3301      	adds	r3, #1
 800458a:	444b      	add	r3, r9
 800458c:	e015      	b.n	80045ba <_vfprintf_r+0xfa2>
 800458e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004590:	9a04      	ldr	r2, [sp, #16]
 8004592:	4293      	cmp	r3, r2
 8004594:	db03      	blt.n	800459e <_vfprintf_r+0xf86>
 8004596:	07e8      	lsls	r0, r5, #31
 8004598:	d50d      	bpl.n	80045b6 <_vfprintf_r+0xf9e>
 800459a:	9a08      	ldr	r2, [sp, #32]
 800459c:	e006      	b.n	80045ac <_vfprintf_r+0xf94>
 800459e:	9a04      	ldr	r2, [sp, #16]
 80045a0:	9908      	ldr	r1, [sp, #32]
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	440a      	add	r2, r1
 80045a6:	dc05      	bgt.n	80045b4 <_vfprintf_r+0xf9c>
 80045a8:	f1c3 0301 	rsb	r3, r3, #1
 80045ac:	4413      	add	r3, r2
 80045ae:	e002      	b.n	80045b6 <_vfprintf_r+0xf9e>
 80045b0:	2301      	movs	r3, #1
 80045b2:	e002      	b.n	80045ba <_vfprintf_r+0xfa2>
 80045b4:	4613      	mov	r3, r2
 80045b6:	2267      	movs	r2, #103	; 0x67
 80045b8:	9202      	str	r2, [sp, #8]
 80045ba:	9f19      	ldr	r7, [sp, #100]	; 0x64
 80045bc:	4699      	mov	r9, r3
 80045be:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80045c0:	b113      	cbz	r3, 80045c8 <_vfprintf_r+0xfb0>
 80045c2:	232d      	movs	r3, #45	; 0x2d
 80045c4:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 80045c8:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80045ca:	2600      	movs	r6, #0
 80045cc:	f7ff bb4e 	b.w	8003c6c <_vfprintf_r+0x654>
 80045d0:	2200      	movs	r2, #0
 80045d2:	2300      	movs	r3, #0
 80045d4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80045d8:	f7fc fa9c 	bl	8000b14 <__aeabi_dcmplt>
 80045dc:	b110      	cbz	r0, 80045e4 <_vfprintf_r+0xfcc>
 80045de:	232d      	movs	r3, #45	; 0x2d
 80045e0:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 80045e4:	4b07      	ldr	r3, [pc, #28]	; (8004604 <_vfprintf_r+0xfec>)
 80045e6:	4a08      	ldr	r2, [pc, #32]	; (8004608 <_vfprintf_r+0xff0>)
 80045e8:	e6e2      	b.n	80043b0 <_vfprintf_r+0xd98>
 80045ea:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80045ec:	1a1b      	subs	r3, r3, r0
 80045ee:	9304      	str	r3, [sp, #16]
 80045f0:	e75e      	b.n	80044b0 <_vfprintf_r+0xe98>
 80045f2:	ea56 0207 	orrs.w	r2, r6, r7
 80045f6:	f47f aaac 	bne.w	8003b52 <_vfprintf_r+0x53a>
 80045fa:	f7ff bab1 	b.w	8003b60 <_vfprintf_r+0x548>
 80045fe:	b03d      	add	sp, #244	; 0xf4
 8004600:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004604:	0800716d 	.word	0x0800716d
 8004608:	08007171 	.word	0x08007171

0800460c <__sbprintf>:
 800460c:	b570      	push	{r4, r5, r6, lr}
 800460e:	460c      	mov	r4, r1
 8004610:	8989      	ldrh	r1, [r1, #12]
 8004612:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
 8004616:	f021 0102 	bic.w	r1, r1, #2
 800461a:	f8ad 100c 	strh.w	r1, [sp, #12]
 800461e:	6e61      	ldr	r1, [r4, #100]	; 0x64
 8004620:	9119      	str	r1, [sp, #100]	; 0x64
 8004622:	89e1      	ldrh	r1, [r4, #14]
 8004624:	f8ad 100e 	strh.w	r1, [sp, #14]
 8004628:	6a21      	ldr	r1, [r4, #32]
 800462a:	9108      	str	r1, [sp, #32]
 800462c:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 800462e:	910a      	str	r1, [sp, #40]	; 0x28
 8004630:	a91a      	add	r1, sp, #104	; 0x68
 8004632:	9100      	str	r1, [sp, #0]
 8004634:	9104      	str	r1, [sp, #16]
 8004636:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800463a:	9102      	str	r1, [sp, #8]
 800463c:	9105      	str	r1, [sp, #20]
 800463e:	2100      	movs	r1, #0
 8004640:	9106      	str	r1, [sp, #24]
 8004642:	4669      	mov	r1, sp
 8004644:	4606      	mov	r6, r0
 8004646:	f7fe ffe7 	bl	8003618 <_vfprintf_r>
 800464a:	1e05      	subs	r5, r0, #0
 800464c:	db07      	blt.n	800465e <__sbprintf+0x52>
 800464e:	4669      	mov	r1, sp
 8004650:	4630      	mov	r0, r6
 8004652:	f000 ff41 	bl	80054d8 <_fflush_r>
 8004656:	2800      	cmp	r0, #0
 8004658:	bf18      	it	ne
 800465a:	f04f 35ff 	movne.w	r5, #4294967295
 800465e:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 8004662:	065b      	lsls	r3, r3, #25
 8004664:	bf48      	it	mi
 8004666:	89a3      	ldrhmi	r3, [r4, #12]
 8004668:	4628      	mov	r0, r5
 800466a:	bf44      	itt	mi
 800466c:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 8004670:	81a3      	strhmi	r3, [r4, #12]
 8004672:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
 8004676:	bd70      	pop	{r4, r5, r6, pc}

08004678 <__swsetup_r>:
 8004678:	4b32      	ldr	r3, [pc, #200]	; (8004744 <__swsetup_r+0xcc>)
 800467a:	b570      	push	{r4, r5, r6, lr}
 800467c:	681d      	ldr	r5, [r3, #0]
 800467e:	4606      	mov	r6, r0
 8004680:	460c      	mov	r4, r1
 8004682:	b125      	cbz	r5, 800468e <__swsetup_r+0x16>
 8004684:	69ab      	ldr	r3, [r5, #24]
 8004686:	b913      	cbnz	r3, 800468e <__swsetup_r+0x16>
 8004688:	4628      	mov	r0, r5
 800468a:	f000 ff8f 	bl	80055ac <__sinit>
 800468e:	4b2e      	ldr	r3, [pc, #184]	; (8004748 <__swsetup_r+0xd0>)
 8004690:	429c      	cmp	r4, r3
 8004692:	d101      	bne.n	8004698 <__swsetup_r+0x20>
 8004694:	686c      	ldr	r4, [r5, #4]
 8004696:	e008      	b.n	80046aa <__swsetup_r+0x32>
 8004698:	4b2c      	ldr	r3, [pc, #176]	; (800474c <__swsetup_r+0xd4>)
 800469a:	429c      	cmp	r4, r3
 800469c:	d101      	bne.n	80046a2 <__swsetup_r+0x2a>
 800469e:	68ac      	ldr	r4, [r5, #8]
 80046a0:	e003      	b.n	80046aa <__swsetup_r+0x32>
 80046a2:	4b2b      	ldr	r3, [pc, #172]	; (8004750 <__swsetup_r+0xd8>)
 80046a4:	429c      	cmp	r4, r3
 80046a6:	bf08      	it	eq
 80046a8:	68ec      	ldreq	r4, [r5, #12]
 80046aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80046ae:	b29a      	uxth	r2, r3
 80046b0:	0715      	lsls	r5, r2, #28
 80046b2:	d41d      	bmi.n	80046f0 <__swsetup_r+0x78>
 80046b4:	06d0      	lsls	r0, r2, #27
 80046b6:	d402      	bmi.n	80046be <__swsetup_r+0x46>
 80046b8:	2209      	movs	r2, #9
 80046ba:	6032      	str	r2, [r6, #0]
 80046bc:	e03a      	b.n	8004734 <__swsetup_r+0xbc>
 80046be:	0751      	lsls	r1, r2, #29
 80046c0:	d512      	bpl.n	80046e8 <__swsetup_r+0x70>
 80046c2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80046c4:	b141      	cbz	r1, 80046d8 <__swsetup_r+0x60>
 80046c6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80046ca:	4299      	cmp	r1, r3
 80046cc:	d002      	beq.n	80046d4 <__swsetup_r+0x5c>
 80046ce:	4630      	mov	r0, r6
 80046d0:	f001 f834 	bl	800573c <_free_r>
 80046d4:	2300      	movs	r3, #0
 80046d6:	6363      	str	r3, [r4, #52]	; 0x34
 80046d8:	89a3      	ldrh	r3, [r4, #12]
 80046da:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80046de:	81a3      	strh	r3, [r4, #12]
 80046e0:	2300      	movs	r3, #0
 80046e2:	6063      	str	r3, [r4, #4]
 80046e4:	6923      	ldr	r3, [r4, #16]
 80046e6:	6023      	str	r3, [r4, #0]
 80046e8:	89a3      	ldrh	r3, [r4, #12]
 80046ea:	f043 0308 	orr.w	r3, r3, #8
 80046ee:	81a3      	strh	r3, [r4, #12]
 80046f0:	6923      	ldr	r3, [r4, #16]
 80046f2:	b94b      	cbnz	r3, 8004708 <__swsetup_r+0x90>
 80046f4:	89a3      	ldrh	r3, [r4, #12]
 80046f6:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80046fa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80046fe:	d003      	beq.n	8004708 <__swsetup_r+0x90>
 8004700:	4621      	mov	r1, r4
 8004702:	4630      	mov	r0, r6
 8004704:	f001 f942 	bl	800598c <__smakebuf_r>
 8004708:	89a2      	ldrh	r2, [r4, #12]
 800470a:	f012 0301 	ands.w	r3, r2, #1
 800470e:	d005      	beq.n	800471c <__swsetup_r+0xa4>
 8004710:	2300      	movs	r3, #0
 8004712:	60a3      	str	r3, [r4, #8]
 8004714:	6963      	ldr	r3, [r4, #20]
 8004716:	425b      	negs	r3, r3
 8004718:	61a3      	str	r3, [r4, #24]
 800471a:	e003      	b.n	8004724 <__swsetup_r+0xac>
 800471c:	0792      	lsls	r2, r2, #30
 800471e:	bf58      	it	pl
 8004720:	6963      	ldrpl	r3, [r4, #20]
 8004722:	60a3      	str	r3, [r4, #8]
 8004724:	6923      	ldr	r3, [r4, #16]
 8004726:	b95b      	cbnz	r3, 8004740 <__swsetup_r+0xc8>
 8004728:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800472c:	f003 0080 	and.w	r0, r3, #128	; 0x80
 8004730:	b280      	uxth	r0, r0
 8004732:	b130      	cbz	r0, 8004742 <__swsetup_r+0xca>
 8004734:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004738:	81a3      	strh	r3, [r4, #12]
 800473a:	f04f 30ff 	mov.w	r0, #4294967295
 800473e:	bd70      	pop	{r4, r5, r6, pc}
 8004740:	2000      	movs	r0, #0
 8004742:	bd70      	pop	{r4, r5, r6, pc}
 8004744:	2000010c 	.word	0x2000010c
 8004748:	080071e0 	.word	0x080071e0
 800474c:	08007200 	.word	0x08007200
 8004750:	08007220 	.word	0x08007220

08004754 <quorem>:
 8004754:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004758:	6903      	ldr	r3, [r0, #16]
 800475a:	690c      	ldr	r4, [r1, #16]
 800475c:	429c      	cmp	r4, r3
 800475e:	4680      	mov	r8, r0
 8004760:	f300 8083 	bgt.w	800486a <quorem+0x116>
 8004764:	3c01      	subs	r4, #1
 8004766:	f101 0714 	add.w	r7, r1, #20
 800476a:	ea4f 0e84 	mov.w	lr, r4, lsl #2
 800476e:	f100 0614 	add.w	r6, r0, #20
 8004772:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8004776:	eb06 030e 	add.w	r3, r6, lr
 800477a:	9301      	str	r3, [sp, #4]
 800477c:	3501      	adds	r5, #1
 800477e:	f856 3024 	ldr.w	r3, [r6, r4, lsl #2]
 8004782:	fbb3 f5f5 	udiv	r5, r3, r5
 8004786:	eb07 090e 	add.w	r9, r7, lr
 800478a:	2d00      	cmp	r5, #0
 800478c:	d039      	beq.n	8004802 <quorem+0xae>
 800478e:	f04f 0a00 	mov.w	sl, #0
 8004792:	4638      	mov	r0, r7
 8004794:	46b4      	mov	ip, r6
 8004796:	46d3      	mov	fp, sl
 8004798:	f850 2b04 	ldr.w	r2, [r0], #4
 800479c:	b293      	uxth	r3, r2
 800479e:	fb05 a303 	mla	r3, r5, r3, sl
 80047a2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80047a6:	b29b      	uxth	r3, r3
 80047a8:	ebc3 030b 	rsb	r3, r3, fp
 80047ac:	0c12      	lsrs	r2, r2, #16
 80047ae:	f8bc b000 	ldrh.w	fp, [ip]
 80047b2:	fb05 a202 	mla	r2, r5, r2, sl
 80047b6:	fa13 f38b 	uxtah	r3, r3, fp
 80047ba:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 80047be:	fa1f fb82 	uxth.w	fp, r2
 80047c2:	f8dc 2000 	ldr.w	r2, [ip]
 80047c6:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 80047ca:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80047ce:	b29b      	uxth	r3, r3
 80047d0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80047d4:	4581      	cmp	r9, r0
 80047d6:	ea4f 4b22 	mov.w	fp, r2, asr #16
 80047da:	f84c 3b04 	str.w	r3, [ip], #4
 80047de:	d2db      	bcs.n	8004798 <quorem+0x44>
 80047e0:	f856 300e 	ldr.w	r3, [r6, lr]
 80047e4:	b96b      	cbnz	r3, 8004802 <quorem+0xae>
 80047e6:	9b01      	ldr	r3, [sp, #4]
 80047e8:	3b04      	subs	r3, #4
 80047ea:	429e      	cmp	r6, r3
 80047ec:	461a      	mov	r2, r3
 80047ee:	d302      	bcc.n	80047f6 <quorem+0xa2>
 80047f0:	f8c8 4010 	str.w	r4, [r8, #16]
 80047f4:	e005      	b.n	8004802 <quorem+0xae>
 80047f6:	6812      	ldr	r2, [r2, #0]
 80047f8:	3b04      	subs	r3, #4
 80047fa:	2a00      	cmp	r2, #0
 80047fc:	d1f8      	bne.n	80047f0 <quorem+0x9c>
 80047fe:	3c01      	subs	r4, #1
 8004800:	e7f3      	b.n	80047ea <quorem+0x96>
 8004802:	4640      	mov	r0, r8
 8004804:	f001 fd49 	bl	800629a <__mcmp>
 8004808:	2800      	cmp	r0, #0
 800480a:	db2c      	blt.n	8004866 <quorem+0x112>
 800480c:	3501      	adds	r5, #1
 800480e:	4630      	mov	r0, r6
 8004810:	f04f 0e00 	mov.w	lr, #0
 8004814:	f857 1b04 	ldr.w	r1, [r7], #4
 8004818:	f8d0 c000 	ldr.w	ip, [r0]
 800481c:	b28a      	uxth	r2, r1
 800481e:	ebc2 030e 	rsb	r3, r2, lr
 8004822:	0c09      	lsrs	r1, r1, #16
 8004824:	fa13 f38c 	uxtah	r3, r3, ip
 8004828:	ebc1 421c 	rsb	r2, r1, ip, lsr #16
 800482c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004830:	b29b      	uxth	r3, r3
 8004832:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004836:	45b9      	cmp	r9, r7
 8004838:	ea4f 4e22 	mov.w	lr, r2, asr #16
 800483c:	f840 3b04 	str.w	r3, [r0], #4
 8004840:	d2e8      	bcs.n	8004814 <quorem+0xc0>
 8004842:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8004846:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800484a:	b962      	cbnz	r2, 8004866 <quorem+0x112>
 800484c:	3b04      	subs	r3, #4
 800484e:	429e      	cmp	r6, r3
 8004850:	461a      	mov	r2, r3
 8004852:	d302      	bcc.n	800485a <quorem+0x106>
 8004854:	f8c8 4010 	str.w	r4, [r8, #16]
 8004858:	e005      	b.n	8004866 <quorem+0x112>
 800485a:	6812      	ldr	r2, [r2, #0]
 800485c:	3b04      	subs	r3, #4
 800485e:	2a00      	cmp	r2, #0
 8004860:	d1f8      	bne.n	8004854 <quorem+0x100>
 8004862:	3c01      	subs	r4, #1
 8004864:	e7f3      	b.n	800484e <quorem+0xfa>
 8004866:	4628      	mov	r0, r5
 8004868:	e000      	b.n	800486c <quorem+0x118>
 800486a:	2000      	movs	r0, #0
 800486c:	b003      	add	sp, #12
 800486e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004872:	0000      	movs	r0, r0
 8004874:	0000      	movs	r0, r0
	...

08004878 <_dtoa_r>:
 8004878:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800487c:	ec59 8b10 	vmov	r8, r9, d0
 8004880:	b097      	sub	sp, #92	; 0x5c
 8004882:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8004884:	9106      	str	r1, [sp, #24]
 8004886:	4682      	mov	sl, r0
 8004888:	9209      	str	r2, [sp, #36]	; 0x24
 800488a:	9310      	str	r3, [sp, #64]	; 0x40
 800488c:	9c20      	ldr	r4, [sp, #128]	; 0x80
 800488e:	e9cd 8900 	strd	r8, r9, [sp]
 8004892:	b945      	cbnz	r5, 80048a6 <_dtoa_r+0x2e>
 8004894:	2010      	movs	r0, #16
 8004896:	f001 f8b5 	bl	8005a04 <malloc>
 800489a:	f8ca 0024 	str.w	r0, [sl, #36]	; 0x24
 800489e:	6045      	str	r5, [r0, #4]
 80048a0:	6085      	str	r5, [r0, #8]
 80048a2:	6005      	str	r5, [r0, #0]
 80048a4:	60c5      	str	r5, [r0, #12]
 80048a6:	f8da 3024 	ldr.w	r3, [sl, #36]	; 0x24
 80048aa:	6819      	ldr	r1, [r3, #0]
 80048ac:	b159      	cbz	r1, 80048c6 <_dtoa_r+0x4e>
 80048ae:	685a      	ldr	r2, [r3, #4]
 80048b0:	604a      	str	r2, [r1, #4]
 80048b2:	2301      	movs	r3, #1
 80048b4:	4093      	lsls	r3, r2
 80048b6:	608b      	str	r3, [r1, #8]
 80048b8:	4650      	mov	r0, sl
 80048ba:	f001 fb15 	bl	8005ee8 <_Bfree>
 80048be:	f8da 3024 	ldr.w	r3, [sl, #36]	; 0x24
 80048c2:	2200      	movs	r2, #0
 80048c4:	601a      	str	r2, [r3, #0]
 80048c6:	9b01      	ldr	r3, [sp, #4]
 80048c8:	4a9f      	ldr	r2, [pc, #636]	; (8004b48 <_dtoa_r+0x2d0>)
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	bfbf      	itttt	lt
 80048ce:	2301      	movlt	r3, #1
 80048d0:	6023      	strlt	r3, [r4, #0]
 80048d2:	9b01      	ldrlt	r3, [sp, #4]
 80048d4:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80048d8:	bfb8      	it	lt
 80048da:	9301      	strlt	r3, [sp, #4]
 80048dc:	9f01      	ldr	r7, [sp, #4]
 80048de:	bfa4      	itt	ge
 80048e0:	2300      	movge	r3, #0
 80048e2:	6023      	strge	r3, [r4, #0]
 80048e4:	f027 4300 	bic.w	r3, r7, #2147483648	; 0x80000000
 80048e8:	0d1b      	lsrs	r3, r3, #20
 80048ea:	051b      	lsls	r3, r3, #20
 80048ec:	4293      	cmp	r3, r2
 80048ee:	d11d      	bne.n	800492c <_dtoa_r+0xb4>
 80048f0:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80048f2:	f242 730f 	movw	r3, #9999	; 0x270f
 80048f6:	6013      	str	r3, [r2, #0]
 80048f8:	9b00      	ldr	r3, [sp, #0]
 80048fa:	b943      	cbnz	r3, 800490e <_dtoa_r+0x96>
 80048fc:	4a93      	ldr	r2, [pc, #588]	; (8004b4c <_dtoa_r+0x2d4>)
 80048fe:	4b94      	ldr	r3, [pc, #592]	; (8004b50 <_dtoa_r+0x2d8>)
 8004900:	f3c7 0013 	ubfx	r0, r7, #0, #20
 8004904:	2800      	cmp	r0, #0
 8004906:	bf14      	ite	ne
 8004908:	4618      	movne	r0, r3
 800490a:	4610      	moveq	r0, r2
 800490c:	e000      	b.n	8004910 <_dtoa_r+0x98>
 800490e:	4890      	ldr	r0, [pc, #576]	; (8004b50 <_dtoa_r+0x2d8>)
 8004910:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004912:	2b00      	cmp	r3, #0
 8004914:	f000 854a 	beq.w	80053ac <_dtoa_r+0xb34>
 8004918:	78c3      	ldrb	r3, [r0, #3]
 800491a:	b113      	cbz	r3, 8004922 <_dtoa_r+0xaa>
 800491c:	f100 0308 	add.w	r3, r0, #8
 8004920:	e000      	b.n	8004924 <_dtoa_r+0xac>
 8004922:	1cc3      	adds	r3, r0, #3
 8004924:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8004926:	6013      	str	r3, [r2, #0]
 8004928:	f000 bd40 	b.w	80053ac <_dtoa_r+0xb34>
 800492c:	e9dd 4500 	ldrd	r4, r5, [sp]
 8004930:	2200      	movs	r2, #0
 8004932:	2300      	movs	r3, #0
 8004934:	4620      	mov	r0, r4
 8004936:	4629      	mov	r1, r5
 8004938:	f7fc f8e2 	bl	8000b00 <__aeabi_dcmpeq>
 800493c:	4680      	mov	r8, r0
 800493e:	b158      	cbz	r0, 8004958 <_dtoa_r+0xe0>
 8004940:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8004942:	2301      	movs	r3, #1
 8004944:	6013      	str	r3, [r2, #0]
 8004946:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004948:	2b00      	cmp	r3, #0
 800494a:	f000 8522 	beq.w	8005392 <_dtoa_r+0xb1a>
 800494e:	4881      	ldr	r0, [pc, #516]	; (8004b54 <_dtoa_r+0x2dc>)
 8004950:	6018      	str	r0, [r3, #0]
 8004952:	3801      	subs	r0, #1
 8004954:	f000 bd2a 	b.w	80053ac <_dtoa_r+0xb34>
 8004958:	aa14      	add	r2, sp, #80	; 0x50
 800495a:	a915      	add	r1, sp, #84	; 0x54
 800495c:	ec45 4b10 	vmov	d0, r4, r5
 8004960:	4650      	mov	r0, sl
 8004962:	f001 fd15 	bl	8006390 <__d2b>
 8004966:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800496a:	9002      	str	r0, [sp, #8]
 800496c:	b15e      	cbz	r6, 8004986 <_dtoa_r+0x10e>
 800496e:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8004972:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8004976:	4620      	mov	r0, r4
 8004978:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800497c:	f2a6 36ff 	subw	r6, r6, #1023	; 0x3ff
 8004980:	f8cd 8044 	str.w	r8, [sp, #68]	; 0x44
 8004984:	e01d      	b.n	80049c2 <_dtoa_r+0x14a>
 8004986:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8004988:	9e14      	ldr	r6, [sp, #80]	; 0x50
 800498a:	441e      	add	r6, r3
 800498c:	f206 4332 	addw	r3, r6, #1074	; 0x432
 8004990:	2b20      	cmp	r3, #32
 8004992:	dd0a      	ble.n	80049aa <_dtoa_r+0x132>
 8004994:	9a00      	ldr	r2, [sp, #0]
 8004996:	f206 4012 	addw	r0, r6, #1042	; 0x412
 800499a:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 800499e:	fa22 f000 	lsr.w	r0, r2, r0
 80049a2:	fa07 f303 	lsl.w	r3, r7, r3
 80049a6:	4318      	orrs	r0, r3
 80049a8:	e004      	b.n	80049b4 <_dtoa_r+0x13c>
 80049aa:	f1c3 0020 	rsb	r0, r3, #32
 80049ae:	9b00      	ldr	r3, [sp, #0]
 80049b0:	fa03 f000 	lsl.w	r0, r3, r0
 80049b4:	f7fb fdc6 	bl	8000544 <__aeabi_ui2d>
 80049b8:	2301      	movs	r3, #1
 80049ba:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 80049be:	3e01      	subs	r6, #1
 80049c0:	9311      	str	r3, [sp, #68]	; 0x44
 80049c2:	2200      	movs	r2, #0
 80049c4:	4b64      	ldr	r3, [pc, #400]	; (8004b58 <_dtoa_r+0x2e0>)
 80049c6:	f7fb fc7f 	bl	80002c8 <__aeabi_dsub>
 80049ca:	a359      	add	r3, pc, #356	; (adr r3, 8004b30 <_dtoa_r+0x2b8>)
 80049cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049d0:	f7fb fe2e 	bl	8000630 <__aeabi_dmul>
 80049d4:	a358      	add	r3, pc, #352	; (adr r3, 8004b38 <_dtoa_r+0x2c0>)
 80049d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049da:	f7fb fc77 	bl	80002cc <__adddf3>
 80049de:	4604      	mov	r4, r0
 80049e0:	4630      	mov	r0, r6
 80049e2:	460d      	mov	r5, r1
 80049e4:	f7fb fdbe 	bl	8000564 <__aeabi_i2d>
 80049e8:	a355      	add	r3, pc, #340	; (adr r3, 8004b40 <_dtoa_r+0x2c8>)
 80049ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049ee:	f7fb fe1f 	bl	8000630 <__aeabi_dmul>
 80049f2:	4602      	mov	r2, r0
 80049f4:	460b      	mov	r3, r1
 80049f6:	4620      	mov	r0, r4
 80049f8:	4629      	mov	r1, r5
 80049fa:	f7fb fc67 	bl	80002cc <__adddf3>
 80049fe:	4604      	mov	r4, r0
 8004a00:	460d      	mov	r5, r1
 8004a02:	f7fc f8c5 	bl	8000b90 <__aeabi_d2iz>
 8004a06:	2200      	movs	r2, #0
 8004a08:	4683      	mov	fp, r0
 8004a0a:	2300      	movs	r3, #0
 8004a0c:	4620      	mov	r0, r4
 8004a0e:	4629      	mov	r1, r5
 8004a10:	f7fc f880 	bl	8000b14 <__aeabi_dcmplt>
 8004a14:	b158      	cbz	r0, 8004a2e <_dtoa_r+0x1b6>
 8004a16:	4658      	mov	r0, fp
 8004a18:	f7fb fda4 	bl	8000564 <__aeabi_i2d>
 8004a1c:	4602      	mov	r2, r0
 8004a1e:	460b      	mov	r3, r1
 8004a20:	4620      	mov	r0, r4
 8004a22:	4629      	mov	r1, r5
 8004a24:	f7fc f86c 	bl	8000b00 <__aeabi_dcmpeq>
 8004a28:	b908      	cbnz	r0, 8004a2e <_dtoa_r+0x1b6>
 8004a2a:	f10b 3bff 	add.w	fp, fp, #4294967295
 8004a2e:	f1bb 0f16 	cmp.w	fp, #22
 8004a32:	d80d      	bhi.n	8004a50 <_dtoa_r+0x1d8>
 8004a34:	4949      	ldr	r1, [pc, #292]	; (8004b5c <_dtoa_r+0x2e4>)
 8004a36:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 8004a3a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004a3e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004a42:	f7fc f885 	bl	8000b50 <__aeabi_dcmpgt>
 8004a46:	b130      	cbz	r0, 8004a56 <_dtoa_r+0x1de>
 8004a48:	f10b 3bff 	add.w	fp, fp, #4294967295
 8004a4c:	2300      	movs	r3, #0
 8004a4e:	e000      	b.n	8004a52 <_dtoa_r+0x1da>
 8004a50:	2301      	movs	r3, #1
 8004a52:	930d      	str	r3, [sp, #52]	; 0x34
 8004a54:	e000      	b.n	8004a58 <_dtoa_r+0x1e0>
 8004a56:	900d      	str	r0, [sp, #52]	; 0x34
 8004a58:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8004a5a:	1b9e      	subs	r6, r3, r6
 8004a5c:	1e73      	subs	r3, r6, #1
 8004a5e:	9305      	str	r3, [sp, #20]
 8004a60:	bf43      	ittte	mi
 8004a62:	f1c3 0900 	rsbmi	r9, r3, #0
 8004a66:	2300      	movmi	r3, #0
 8004a68:	9305      	strmi	r3, [sp, #20]
 8004a6a:	f04f 0900 	movpl.w	r9, #0
 8004a6e:	f1bb 0f00 	cmp.w	fp, #0
 8004a72:	db07      	blt.n	8004a84 <_dtoa_r+0x20c>
 8004a74:	9b05      	ldr	r3, [sp, #20]
 8004a76:	f8cd b030 	str.w	fp, [sp, #48]	; 0x30
 8004a7a:	445b      	add	r3, fp
 8004a7c:	9305      	str	r3, [sp, #20]
 8004a7e:	2300      	movs	r3, #0
 8004a80:	9307      	str	r3, [sp, #28]
 8004a82:	e006      	b.n	8004a92 <_dtoa_r+0x21a>
 8004a84:	f1cb 0300 	rsb	r3, fp, #0
 8004a88:	9307      	str	r3, [sp, #28]
 8004a8a:	2300      	movs	r3, #0
 8004a8c:	ebcb 0909 	rsb	r9, fp, r9
 8004a90:	930c      	str	r3, [sp, #48]	; 0x30
 8004a92:	9b06      	ldr	r3, [sp, #24]
 8004a94:	2b09      	cmp	r3, #9
 8004a96:	d827      	bhi.n	8004ae8 <_dtoa_r+0x270>
 8004a98:	2b05      	cmp	r3, #5
 8004a9a:	bfc4      	itt	gt
 8004a9c:	3b04      	subgt	r3, #4
 8004a9e:	9306      	strgt	r3, [sp, #24]
 8004aa0:	9b06      	ldr	r3, [sp, #24]
 8004aa2:	f1a3 0302 	sub.w	r3, r3, #2
 8004aa6:	bfcc      	ite	gt
 8004aa8:	2500      	movgt	r5, #0
 8004aaa:	2501      	movle	r5, #1
 8004aac:	2b03      	cmp	r3, #3
 8004aae:	d820      	bhi.n	8004af2 <_dtoa_r+0x27a>
 8004ab0:	e8df f003 	tbb	[pc, r3]
 8004ab4:	04020e06 	.word	0x04020e06
 8004ab8:	2301      	movs	r3, #1
 8004aba:	e002      	b.n	8004ac2 <_dtoa_r+0x24a>
 8004abc:	2301      	movs	r3, #1
 8004abe:	e008      	b.n	8004ad2 <_dtoa_r+0x25a>
 8004ac0:	2300      	movs	r3, #0
 8004ac2:	9308      	str	r3, [sp, #32]
 8004ac4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	dd1c      	ble.n	8004b04 <_dtoa_r+0x28c>
 8004aca:	9303      	str	r3, [sp, #12]
 8004acc:	4698      	mov	r8, r3
 8004ace:	e01e      	b.n	8004b0e <_dtoa_r+0x296>
 8004ad0:	2300      	movs	r3, #0
 8004ad2:	9308      	str	r3, [sp, #32]
 8004ad4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004ad6:	445b      	add	r3, fp
 8004ad8:	f103 0801 	add.w	r8, r3, #1
 8004adc:	9303      	str	r3, [sp, #12]
 8004ade:	4643      	mov	r3, r8
 8004ae0:	2b01      	cmp	r3, #1
 8004ae2:	bfb8      	it	lt
 8004ae4:	2301      	movlt	r3, #1
 8004ae6:	e012      	b.n	8004b0e <_dtoa_r+0x296>
 8004ae8:	2501      	movs	r5, #1
 8004aea:	2300      	movs	r3, #0
 8004aec:	9306      	str	r3, [sp, #24]
 8004aee:	9508      	str	r5, [sp, #32]
 8004af0:	e001      	b.n	8004af6 <_dtoa_r+0x27e>
 8004af2:	2301      	movs	r3, #1
 8004af4:	9308      	str	r3, [sp, #32]
 8004af6:	f04f 33ff 	mov.w	r3, #4294967295
 8004afa:	9303      	str	r3, [sp, #12]
 8004afc:	4698      	mov	r8, r3
 8004afe:	2200      	movs	r2, #0
 8004b00:	2312      	movs	r3, #18
 8004b02:	e003      	b.n	8004b0c <_dtoa_r+0x294>
 8004b04:	2301      	movs	r3, #1
 8004b06:	9303      	str	r3, [sp, #12]
 8004b08:	4698      	mov	r8, r3
 8004b0a:	461a      	mov	r2, r3
 8004b0c:	9209      	str	r2, [sp, #36]	; 0x24
 8004b0e:	f8da 4024 	ldr.w	r4, [sl, #36]	; 0x24
 8004b12:	2200      	movs	r2, #0
 8004b14:	6062      	str	r2, [r4, #4]
 8004b16:	2104      	movs	r1, #4
 8004b18:	f101 0214 	add.w	r2, r1, #20
 8004b1c:	429a      	cmp	r2, r3
 8004b1e:	d81f      	bhi.n	8004b60 <_dtoa_r+0x2e8>
 8004b20:	6862      	ldr	r2, [r4, #4]
 8004b22:	3201      	adds	r2, #1
 8004b24:	6062      	str	r2, [r4, #4]
 8004b26:	0049      	lsls	r1, r1, #1
 8004b28:	e7f6      	b.n	8004b18 <_dtoa_r+0x2a0>
 8004b2a:	bf00      	nop
 8004b2c:	f3af 8000 	nop.w
 8004b30:	636f4361 	.word	0x636f4361
 8004b34:	3fd287a7 	.word	0x3fd287a7
 8004b38:	8b60c8b3 	.word	0x8b60c8b3
 8004b3c:	3fc68a28 	.word	0x3fc68a28
 8004b40:	509f79fb 	.word	0x509f79fb
 8004b44:	3fd34413 	.word	0x3fd34413
 8004b48:	7ff00000 	.word	0x7ff00000
 8004b4c:	080071d1 	.word	0x080071d1
 8004b50:	080071da 	.word	0x080071da
 8004b54:	080071a0 	.word	0x080071a0
 8004b58:	3ff80000 	.word	0x3ff80000
 8004b5c:	08007250 	.word	0x08007250
 8004b60:	6861      	ldr	r1, [r4, #4]
 8004b62:	4650      	mov	r0, sl
 8004b64:	f001 f98b 	bl	8005e7e <_Balloc>
 8004b68:	f8da 3024 	ldr.w	r3, [sl, #36]	; 0x24
 8004b6c:	6020      	str	r0, [r4, #0]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	9304      	str	r3, [sp, #16]
 8004b72:	f1b8 0f0e 	cmp.w	r8, #14
 8004b76:	f200 815d 	bhi.w	8004e34 <_dtoa_r+0x5bc>
 8004b7a:	2d00      	cmp	r5, #0
 8004b7c:	f000 815a 	beq.w	8004e34 <_dtoa_r+0x5bc>
 8004b80:	ed9d 7b00 	vldr	d7, [sp]
 8004b84:	f1bb 0f00 	cmp.w	fp, #0
 8004b88:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
 8004b8c:	dd31      	ble.n	8004bf2 <_dtoa_r+0x37a>
 8004b8e:	4aa0      	ldr	r2, [pc, #640]	; (8004e10 <_dtoa_r+0x598>)
 8004b90:	f00b 030f 	and.w	r3, fp, #15
 8004b94:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8004b98:	ed93 7b00 	vldr	d7, [r3]
 8004b9c:	ea4f 142b 	mov.w	r4, fp, asr #4
 8004ba0:	06e2      	lsls	r2, r4, #27
 8004ba2:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8004ba6:	d50c      	bpl.n	8004bc2 <_dtoa_r+0x34a>
 8004ba8:	4b9a      	ldr	r3, [pc, #616]	; (8004e14 <_dtoa_r+0x59c>)
 8004baa:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8004bae:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8004bb2:	f7fb fe67 	bl	8000884 <__aeabi_ddiv>
 8004bb6:	f004 040f 	and.w	r4, r4, #15
 8004bba:	e9cd 0100 	strd	r0, r1, [sp]
 8004bbe:	2603      	movs	r6, #3
 8004bc0:	e000      	b.n	8004bc4 <_dtoa_r+0x34c>
 8004bc2:	2602      	movs	r6, #2
 8004bc4:	4d93      	ldr	r5, [pc, #588]	; (8004e14 <_dtoa_r+0x59c>)
 8004bc6:	b16c      	cbz	r4, 8004be4 <_dtoa_r+0x36c>
 8004bc8:	07e3      	lsls	r3, r4, #31
 8004bca:	d508      	bpl.n	8004bde <_dtoa_r+0x366>
 8004bcc:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8004bd0:	e9d5 2300 	ldrd	r2, r3, [r5]
 8004bd4:	f7fb fd2c 	bl	8000630 <__aeabi_dmul>
 8004bd8:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8004bdc:	3601      	adds	r6, #1
 8004bde:	1064      	asrs	r4, r4, #1
 8004be0:	3508      	adds	r5, #8
 8004be2:	e7f0      	b.n	8004bc6 <_dtoa_r+0x34e>
 8004be4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8004be8:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004bec:	f7fb fe4a 	bl	8000884 <__aeabi_ddiv>
 8004bf0:	e020      	b.n	8004c34 <_dtoa_r+0x3bc>
 8004bf2:	f1cb 0400 	rsb	r4, fp, #0
 8004bf6:	b304      	cbz	r4, 8004c3a <_dtoa_r+0x3c2>
 8004bf8:	4b85      	ldr	r3, [pc, #532]	; (8004e10 <_dtoa_r+0x598>)
 8004bfa:	4d86      	ldr	r5, [pc, #536]	; (8004e14 <_dtoa_r+0x59c>)
 8004bfc:	f004 020f 	and.w	r2, r4, #15
 8004c00:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004c04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c08:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8004c0c:	f7fb fd10 	bl	8000630 <__aeabi_dmul>
 8004c10:	e9cd 0100 	strd	r0, r1, [sp]
 8004c14:	1124      	asrs	r4, r4, #4
 8004c16:	2300      	movs	r3, #0
 8004c18:	2602      	movs	r6, #2
 8004c1a:	b154      	cbz	r4, 8004c32 <_dtoa_r+0x3ba>
 8004c1c:	07e7      	lsls	r7, r4, #31
 8004c1e:	d505      	bpl.n	8004c2c <_dtoa_r+0x3b4>
 8004c20:	e9d5 2300 	ldrd	r2, r3, [r5]
 8004c24:	f7fb fd04 	bl	8000630 <__aeabi_dmul>
 8004c28:	3601      	adds	r6, #1
 8004c2a:	2301      	movs	r3, #1
 8004c2c:	1064      	asrs	r4, r4, #1
 8004c2e:	3508      	adds	r5, #8
 8004c30:	e7f3      	b.n	8004c1a <_dtoa_r+0x3a2>
 8004c32:	b11b      	cbz	r3, 8004c3c <_dtoa_r+0x3c4>
 8004c34:	e9cd 0100 	strd	r0, r1, [sp]
 8004c38:	e000      	b.n	8004c3c <_dtoa_r+0x3c4>
 8004c3a:	2602      	movs	r6, #2
 8004c3c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004c3e:	b1eb      	cbz	r3, 8004c7c <_dtoa_r+0x404>
 8004c40:	e9dd 4500 	ldrd	r4, r5, [sp]
 8004c44:	2200      	movs	r2, #0
 8004c46:	4b74      	ldr	r3, [pc, #464]	; (8004e18 <_dtoa_r+0x5a0>)
 8004c48:	4620      	mov	r0, r4
 8004c4a:	4629      	mov	r1, r5
 8004c4c:	f7fb ff62 	bl	8000b14 <__aeabi_dcmplt>
 8004c50:	b1a0      	cbz	r0, 8004c7c <_dtoa_r+0x404>
 8004c52:	f1b8 0f00 	cmp.w	r8, #0
 8004c56:	d011      	beq.n	8004c7c <_dtoa_r+0x404>
 8004c58:	9b03      	ldr	r3, [sp, #12]
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	f340 80e6 	ble.w	8004e2c <_dtoa_r+0x5b4>
 8004c60:	f10b 33ff 	add.w	r3, fp, #4294967295
 8004c64:	930a      	str	r3, [sp, #40]	; 0x28
 8004c66:	2200      	movs	r2, #0
 8004c68:	4b6c      	ldr	r3, [pc, #432]	; (8004e1c <_dtoa_r+0x5a4>)
 8004c6a:	4620      	mov	r0, r4
 8004c6c:	4629      	mov	r1, r5
 8004c6e:	f7fb fcdf 	bl	8000630 <__aeabi_dmul>
 8004c72:	3601      	adds	r6, #1
 8004c74:	e9cd 0100 	strd	r0, r1, [sp]
 8004c78:	9f03      	ldr	r7, [sp, #12]
 8004c7a:	e002      	b.n	8004c82 <_dtoa_r+0x40a>
 8004c7c:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 8004c80:	4647      	mov	r7, r8
 8004c82:	4630      	mov	r0, r6
 8004c84:	f7fb fc6e 	bl	8000564 <__aeabi_i2d>
 8004c88:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004c8c:	f7fb fcd0 	bl	8000630 <__aeabi_dmul>
 8004c90:	2200      	movs	r2, #0
 8004c92:	4b63      	ldr	r3, [pc, #396]	; (8004e20 <_dtoa_r+0x5a8>)
 8004c94:	f7fb fb1a 	bl	80002cc <__adddf3>
 8004c98:	4604      	mov	r4, r0
 8004c9a:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
 8004c9e:	b9cf      	cbnz	r7, 8004cd4 <_dtoa_r+0x45c>
 8004ca0:	2200      	movs	r2, #0
 8004ca2:	4b60      	ldr	r3, [pc, #384]	; (8004e24 <_dtoa_r+0x5ac>)
 8004ca4:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004ca8:	f7fb fb0e 	bl	80002c8 <__aeabi_dsub>
 8004cac:	4622      	mov	r2, r4
 8004cae:	462b      	mov	r3, r5
 8004cb0:	e9cd 0100 	strd	r0, r1, [sp]
 8004cb4:	f7fb ff4c 	bl	8000b50 <__aeabi_dcmpgt>
 8004cb8:	2800      	cmp	r0, #0
 8004cba:	f040 8241 	bne.w	8005140 <_dtoa_r+0x8c8>
 8004cbe:	4622      	mov	r2, r4
 8004cc0:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8004cc4:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004cc8:	f7fb ff24 	bl	8000b14 <__aeabi_dcmplt>
 8004ccc:	2800      	cmp	r0, #0
 8004cce:	f040 822e 	bne.w	800512e <_dtoa_r+0x8b6>
 8004cd2:	e0ab      	b.n	8004e2c <_dtoa_r+0x5b4>
 8004cd4:	9a08      	ldr	r2, [sp, #32]
 8004cd6:	4b4e      	ldr	r3, [pc, #312]	; (8004e10 <_dtoa_r+0x598>)
 8004cd8:	1e79      	subs	r1, r7, #1
 8004cda:	2a00      	cmp	r2, #0
 8004cdc:	d04a      	beq.n	8004d74 <_dtoa_r+0x4fc>
 8004cde:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 8004ce2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ce6:	2000      	movs	r0, #0
 8004ce8:	494f      	ldr	r1, [pc, #316]	; (8004e28 <_dtoa_r+0x5b0>)
 8004cea:	f7fb fdcb 	bl	8000884 <__aeabi_ddiv>
 8004cee:	4622      	mov	r2, r4
 8004cf0:	462b      	mov	r3, r5
 8004cf2:	f7fb fae9 	bl	80002c8 <__aeabi_dsub>
 8004cf6:	9c04      	ldr	r4, [sp, #16]
 8004cf8:	4605      	mov	r5, r0
 8004cfa:	460e      	mov	r6, r1
 8004cfc:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004d00:	f7fb ff46 	bl	8000b90 <__aeabi_d2iz>
 8004d04:	9012      	str	r0, [sp, #72]	; 0x48
 8004d06:	f7fb fc2d 	bl	8000564 <__aeabi_i2d>
 8004d0a:	4602      	mov	r2, r0
 8004d0c:	460b      	mov	r3, r1
 8004d0e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004d12:	f7fb fad9 	bl	80002c8 <__aeabi_dsub>
 8004d16:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8004d18:	3330      	adds	r3, #48	; 0x30
 8004d1a:	f804 3b01 	strb.w	r3, [r4], #1
 8004d1e:	462a      	mov	r2, r5
 8004d20:	4633      	mov	r3, r6
 8004d22:	e9cd 0100 	strd	r0, r1, [sp]
 8004d26:	f7fb fef5 	bl	8000b14 <__aeabi_dcmplt>
 8004d2a:	2800      	cmp	r0, #0
 8004d2c:	f040 8321 	bne.w	8005372 <_dtoa_r+0xafa>
 8004d30:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004d34:	2000      	movs	r0, #0
 8004d36:	4938      	ldr	r1, [pc, #224]	; (8004e18 <_dtoa_r+0x5a0>)
 8004d38:	f7fb fac6 	bl	80002c8 <__aeabi_dsub>
 8004d3c:	462a      	mov	r2, r5
 8004d3e:	4633      	mov	r3, r6
 8004d40:	f7fb fee8 	bl	8000b14 <__aeabi_dcmplt>
 8004d44:	2800      	cmp	r0, #0
 8004d46:	f040 80d2 	bne.w	8004eee <_dtoa_r+0x676>
 8004d4a:	9b04      	ldr	r3, [sp, #16]
 8004d4c:	1ae3      	subs	r3, r4, r3
 8004d4e:	42bb      	cmp	r3, r7
 8004d50:	da6c      	bge.n	8004e2c <_dtoa_r+0x5b4>
 8004d52:	2200      	movs	r2, #0
 8004d54:	4b31      	ldr	r3, [pc, #196]	; (8004e1c <_dtoa_r+0x5a4>)
 8004d56:	4628      	mov	r0, r5
 8004d58:	4631      	mov	r1, r6
 8004d5a:	f7fb fc69 	bl	8000630 <__aeabi_dmul>
 8004d5e:	2200      	movs	r2, #0
 8004d60:	4605      	mov	r5, r0
 8004d62:	460e      	mov	r6, r1
 8004d64:	4b2d      	ldr	r3, [pc, #180]	; (8004e1c <_dtoa_r+0x5a4>)
 8004d66:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004d6a:	f7fb fc61 	bl	8000630 <__aeabi_dmul>
 8004d6e:	e9cd 0100 	strd	r0, r1, [sp]
 8004d72:	e7c3      	b.n	8004cfc <_dtoa_r+0x484>
 8004d74:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 8004d78:	4622      	mov	r2, r4
 8004d7a:	462b      	mov	r3, r5
 8004d7c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004d80:	f7fb fc56 	bl	8000630 <__aeabi_dmul>
 8004d84:	9b04      	ldr	r3, [sp, #16]
 8004d86:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
 8004d8a:	19dc      	adds	r4, r3, r7
 8004d8c:	461d      	mov	r5, r3
 8004d8e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004d92:	f7fb fefd 	bl	8000b90 <__aeabi_d2iz>
 8004d96:	4606      	mov	r6, r0
 8004d98:	f7fb fbe4 	bl	8000564 <__aeabi_i2d>
 8004d9c:	3630      	adds	r6, #48	; 0x30
 8004d9e:	4602      	mov	r2, r0
 8004da0:	460b      	mov	r3, r1
 8004da2:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004da6:	f7fb fa8f 	bl	80002c8 <__aeabi_dsub>
 8004daa:	f805 6b01 	strb.w	r6, [r5], #1
 8004dae:	42ac      	cmp	r4, r5
 8004db0:	e9cd 0100 	strd	r0, r1, [sp]
 8004db4:	f04f 0200 	mov.w	r2, #0
 8004db8:	d123      	bne.n	8004e02 <_dtoa_r+0x58a>
 8004dba:	4b1b      	ldr	r3, [pc, #108]	; (8004e28 <_dtoa_r+0x5b0>)
 8004dbc:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 8004dc0:	f7fb fa84 	bl	80002cc <__adddf3>
 8004dc4:	4602      	mov	r2, r0
 8004dc6:	460b      	mov	r3, r1
 8004dc8:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004dcc:	f7fb fec0 	bl	8000b50 <__aeabi_dcmpgt>
 8004dd0:	2800      	cmp	r0, #0
 8004dd2:	f040 808c 	bne.w	8004eee <_dtoa_r+0x676>
 8004dd6:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 8004dda:	2000      	movs	r0, #0
 8004ddc:	4912      	ldr	r1, [pc, #72]	; (8004e28 <_dtoa_r+0x5b0>)
 8004dde:	f7fb fa73 	bl	80002c8 <__aeabi_dsub>
 8004de2:	4602      	mov	r2, r0
 8004de4:	460b      	mov	r3, r1
 8004de6:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004dea:	f7fb fe93 	bl	8000b14 <__aeabi_dcmplt>
 8004dee:	b1e8      	cbz	r0, 8004e2c <_dtoa_r+0x5b4>
 8004df0:	f814 3c01 	ldrb.w	r3, [r4, #-1]
 8004df4:	2b30      	cmp	r3, #48	; 0x30
 8004df6:	f104 32ff 	add.w	r2, r4, #4294967295
 8004dfa:	f040 82ba 	bne.w	8005372 <_dtoa_r+0xafa>
 8004dfe:	4614      	mov	r4, r2
 8004e00:	e7f6      	b.n	8004df0 <_dtoa_r+0x578>
 8004e02:	4b06      	ldr	r3, [pc, #24]	; (8004e1c <_dtoa_r+0x5a4>)
 8004e04:	f7fb fc14 	bl	8000630 <__aeabi_dmul>
 8004e08:	e9cd 0100 	strd	r0, r1, [sp]
 8004e0c:	e7bf      	b.n	8004d8e <_dtoa_r+0x516>
 8004e0e:	bf00      	nop
 8004e10:	08007250 	.word	0x08007250
 8004e14:	08007318 	.word	0x08007318
 8004e18:	3ff00000 	.word	0x3ff00000
 8004e1c:	40240000 	.word	0x40240000
 8004e20:	401c0000 	.word	0x401c0000
 8004e24:	40140000 	.word	0x40140000
 8004e28:	3fe00000 	.word	0x3fe00000
 8004e2c:	e9dd 340e 	ldrd	r3, r4, [sp, #56]	; 0x38
 8004e30:	e88d 0018 	stmia.w	sp, {r3, r4}
 8004e34:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	db7c      	blt.n	8004f34 <_dtoa_r+0x6bc>
 8004e3a:	f1bb 0f0e 	cmp.w	fp, #14
 8004e3e:	dc79      	bgt.n	8004f34 <_dtoa_r+0x6bc>
 8004e40:	4b8f      	ldr	r3, [pc, #572]	; (8005080 <_dtoa_r+0x808>)
 8004e42:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8004e46:	e9d3 6700 	ldrd	r6, r7, [r3]
 8004e4a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	da14      	bge.n	8004e7a <_dtoa_r+0x602>
 8004e50:	f1b8 0f00 	cmp.w	r8, #0
 8004e54:	dc11      	bgt.n	8004e7a <_dtoa_r+0x602>
 8004e56:	f040 816c 	bne.w	8005132 <_dtoa_r+0x8ba>
 8004e5a:	2200      	movs	r2, #0
 8004e5c:	4b89      	ldr	r3, [pc, #548]	; (8005084 <_dtoa_r+0x80c>)
 8004e5e:	4630      	mov	r0, r6
 8004e60:	4639      	mov	r1, r7
 8004e62:	f7fb fbe5 	bl	8000630 <__aeabi_dmul>
 8004e66:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004e6a:	f7fb fe67 	bl	8000b3c <__aeabi_dcmpge>
 8004e6e:	4645      	mov	r5, r8
 8004e70:	4646      	mov	r6, r8
 8004e72:	2800      	cmp	r0, #0
 8004e74:	f040 815f 	bne.w	8005136 <_dtoa_r+0x8be>
 8004e78:	e166      	b.n	8005148 <_dtoa_r+0x8d0>
 8004e7a:	9c04      	ldr	r4, [sp, #16]
 8004e7c:	4632      	mov	r2, r6
 8004e7e:	463b      	mov	r3, r7
 8004e80:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004e84:	f7fb fcfe 	bl	8000884 <__aeabi_ddiv>
 8004e88:	f7fb fe82 	bl	8000b90 <__aeabi_d2iz>
 8004e8c:	4605      	mov	r5, r0
 8004e8e:	f7fb fb69 	bl	8000564 <__aeabi_i2d>
 8004e92:	4632      	mov	r2, r6
 8004e94:	463b      	mov	r3, r7
 8004e96:	f7fb fbcb 	bl	8000630 <__aeabi_dmul>
 8004e9a:	460b      	mov	r3, r1
 8004e9c:	4602      	mov	r2, r0
 8004e9e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004ea2:	f7fb fa11 	bl	80002c8 <__aeabi_dsub>
 8004ea6:	f105 0e30 	add.w	lr, r5, #48	; 0x30
 8004eaa:	f804 eb01 	strb.w	lr, [r4], #1
 8004eae:	9b04      	ldr	r3, [sp, #16]
 8004eb0:	ebc3 0e04 	rsb	lr, r3, r4
 8004eb4:	45f0      	cmp	r8, lr
 8004eb6:	e9cd 0100 	strd	r0, r1, [sp]
 8004eba:	d12e      	bne.n	8004f1a <_dtoa_r+0x6a2>
 8004ebc:	4602      	mov	r2, r0
 8004ebe:	460b      	mov	r3, r1
 8004ec0:	f7fb fa04 	bl	80002cc <__adddf3>
 8004ec4:	4680      	mov	r8, r0
 8004ec6:	4689      	mov	r9, r1
 8004ec8:	4602      	mov	r2, r0
 8004eca:	460b      	mov	r3, r1
 8004ecc:	4630      	mov	r0, r6
 8004ece:	4639      	mov	r1, r7
 8004ed0:	f7fb fe20 	bl	8000b14 <__aeabi_dcmplt>
 8004ed4:	b978      	cbnz	r0, 8004ef6 <_dtoa_r+0x67e>
 8004ed6:	4642      	mov	r2, r8
 8004ed8:	464b      	mov	r3, r9
 8004eda:	4630      	mov	r0, r6
 8004edc:	4639      	mov	r1, r7
 8004ede:	f7fb fe0f 	bl	8000b00 <__aeabi_dcmpeq>
 8004ee2:	2800      	cmp	r0, #0
 8004ee4:	f000 8247 	beq.w	8005376 <_dtoa_r+0xafe>
 8004ee8:	07e9      	lsls	r1, r5, #31
 8004eea:	d404      	bmi.n	8004ef6 <_dtoa_r+0x67e>
 8004eec:	e243      	b.n	8005376 <_dtoa_r+0xafe>
 8004eee:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
 8004ef2:	e000      	b.n	8004ef6 <_dtoa_r+0x67e>
 8004ef4:	461c      	mov	r4, r3
 8004ef6:	f814 2c01 	ldrb.w	r2, [r4, #-1]
 8004efa:	2a39      	cmp	r2, #57	; 0x39
 8004efc:	f104 33ff 	add.w	r3, r4, #4294967295
 8004f00:	d107      	bne.n	8004f12 <_dtoa_r+0x69a>
 8004f02:	9a04      	ldr	r2, [sp, #16]
 8004f04:	429a      	cmp	r2, r3
 8004f06:	d1f5      	bne.n	8004ef4 <_dtoa_r+0x67c>
 8004f08:	9904      	ldr	r1, [sp, #16]
 8004f0a:	2230      	movs	r2, #48	; 0x30
 8004f0c:	f10b 0b01 	add.w	fp, fp, #1
 8004f10:	700a      	strb	r2, [r1, #0]
 8004f12:	781a      	ldrb	r2, [r3, #0]
 8004f14:	3201      	adds	r2, #1
 8004f16:	701a      	strb	r2, [r3, #0]
 8004f18:	e22d      	b.n	8005376 <_dtoa_r+0xafe>
 8004f1a:	2200      	movs	r2, #0
 8004f1c:	4b5a      	ldr	r3, [pc, #360]	; (8005088 <_dtoa_r+0x810>)
 8004f1e:	f7fb fb87 	bl	8000630 <__aeabi_dmul>
 8004f22:	2200      	movs	r2, #0
 8004f24:	2300      	movs	r3, #0
 8004f26:	e9cd 0100 	strd	r0, r1, [sp]
 8004f2a:	f7fb fde9 	bl	8000b00 <__aeabi_dcmpeq>
 8004f2e:	2800      	cmp	r0, #0
 8004f30:	d0a4      	beq.n	8004e7c <_dtoa_r+0x604>
 8004f32:	e220      	b.n	8005376 <_dtoa_r+0xafe>
 8004f34:	9a08      	ldr	r2, [sp, #32]
 8004f36:	2a00      	cmp	r2, #0
 8004f38:	d02d      	beq.n	8004f96 <_dtoa_r+0x71e>
 8004f3a:	9a06      	ldr	r2, [sp, #24]
 8004f3c:	2a01      	cmp	r2, #1
 8004f3e:	dc0a      	bgt.n	8004f56 <_dtoa_r+0x6de>
 8004f40:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8004f42:	b112      	cbz	r2, 8004f4a <_dtoa_r+0x6d2>
 8004f44:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8004f48:	e002      	b.n	8004f50 <_dtoa_r+0x6d8>
 8004f4a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8004f4c:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8004f50:	9d07      	ldr	r5, [sp, #28]
 8004f52:	464c      	mov	r4, r9
 8004f54:	e015      	b.n	8004f82 <_dtoa_r+0x70a>
 8004f56:	9b07      	ldr	r3, [sp, #28]
 8004f58:	f108 35ff 	add.w	r5, r8, #4294967295
 8004f5c:	42ab      	cmp	r3, r5
 8004f5e:	bfbf      	itttt	lt
 8004f60:	9b07      	ldrlt	r3, [sp, #28]
 8004f62:	9507      	strlt	r5, [sp, #28]
 8004f64:	1aea      	sublt	r2, r5, r3
 8004f66:	9b0c      	ldrlt	r3, [sp, #48]	; 0x30
 8004f68:	bfb7      	itett	lt
 8004f6a:	189b      	addlt	r3, r3, r2
 8004f6c:	1b5d      	subge	r5, r3, r5
 8004f6e:	930c      	strlt	r3, [sp, #48]	; 0x30
 8004f70:	2500      	movlt	r5, #0
 8004f72:	f1b8 0f00 	cmp.w	r8, #0
 8004f76:	bfb9      	ittee	lt
 8004f78:	ebc8 0409 	rsblt	r4, r8, r9
 8004f7c:	2300      	movlt	r3, #0
 8004f7e:	464c      	movge	r4, r9
 8004f80:	4643      	movge	r3, r8
 8004f82:	9a05      	ldr	r2, [sp, #20]
 8004f84:	2101      	movs	r1, #1
 8004f86:	441a      	add	r2, r3
 8004f88:	4650      	mov	r0, sl
 8004f8a:	4499      	add	r9, r3
 8004f8c:	9205      	str	r2, [sp, #20]
 8004f8e:	f001 f84a 	bl	8006026 <__i2b>
 8004f92:	4606      	mov	r6, r0
 8004f94:	e002      	b.n	8004f9c <_dtoa_r+0x724>
 8004f96:	9d07      	ldr	r5, [sp, #28]
 8004f98:	9e08      	ldr	r6, [sp, #32]
 8004f9a:	464c      	mov	r4, r9
 8004f9c:	b15c      	cbz	r4, 8004fb6 <_dtoa_r+0x73e>
 8004f9e:	9b05      	ldr	r3, [sp, #20]
 8004fa0:	2b00      	cmp	r3, #0
 8004fa2:	dd08      	ble.n	8004fb6 <_dtoa_r+0x73e>
 8004fa4:	42a3      	cmp	r3, r4
 8004fa6:	9a05      	ldr	r2, [sp, #20]
 8004fa8:	bfa8      	it	ge
 8004faa:	4623      	movge	r3, r4
 8004fac:	ebc3 0909 	rsb	r9, r3, r9
 8004fb0:	1ae4      	subs	r4, r4, r3
 8004fb2:	1ad3      	subs	r3, r2, r3
 8004fb4:	9305      	str	r3, [sp, #20]
 8004fb6:	9b07      	ldr	r3, [sp, #28]
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	dd1d      	ble.n	8004ff8 <_dtoa_r+0x780>
 8004fbc:	9b08      	ldr	r3, [sp, #32]
 8004fbe:	b1ab      	cbz	r3, 8004fec <_dtoa_r+0x774>
 8004fc0:	b185      	cbz	r5, 8004fe4 <_dtoa_r+0x76c>
 8004fc2:	4631      	mov	r1, r6
 8004fc4:	462a      	mov	r2, r5
 8004fc6:	4650      	mov	r0, sl
 8004fc8:	f001 f8c8 	bl	800615c <__pow5mult>
 8004fcc:	9a02      	ldr	r2, [sp, #8]
 8004fce:	4601      	mov	r1, r0
 8004fd0:	4606      	mov	r6, r0
 8004fd2:	4650      	mov	r0, sl
 8004fd4:	f001 f830 	bl	8006038 <__multiply>
 8004fd8:	9902      	ldr	r1, [sp, #8]
 8004fda:	4607      	mov	r7, r0
 8004fdc:	4650      	mov	r0, sl
 8004fde:	f000 ff83 	bl	8005ee8 <_Bfree>
 8004fe2:	9702      	str	r7, [sp, #8]
 8004fe4:	9b07      	ldr	r3, [sp, #28]
 8004fe6:	1b5a      	subs	r2, r3, r5
 8004fe8:	d006      	beq.n	8004ff8 <_dtoa_r+0x780>
 8004fea:	e000      	b.n	8004fee <_dtoa_r+0x776>
 8004fec:	9a07      	ldr	r2, [sp, #28]
 8004fee:	9902      	ldr	r1, [sp, #8]
 8004ff0:	4650      	mov	r0, sl
 8004ff2:	f001 f8b3 	bl	800615c <__pow5mult>
 8004ff6:	9002      	str	r0, [sp, #8]
 8004ff8:	2101      	movs	r1, #1
 8004ffa:	4650      	mov	r0, sl
 8004ffc:	f001 f813 	bl	8006026 <__i2b>
 8005000:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005002:	4605      	mov	r5, r0
 8005004:	b35b      	cbz	r3, 800505e <_dtoa_r+0x7e6>
 8005006:	461a      	mov	r2, r3
 8005008:	4601      	mov	r1, r0
 800500a:	4650      	mov	r0, sl
 800500c:	f001 f8a6 	bl	800615c <__pow5mult>
 8005010:	9b06      	ldr	r3, [sp, #24]
 8005012:	2b01      	cmp	r3, #1
 8005014:	4605      	mov	r5, r0
 8005016:	dc18      	bgt.n	800504a <_dtoa_r+0x7d2>
 8005018:	9b00      	ldr	r3, [sp, #0]
 800501a:	b983      	cbnz	r3, 800503e <_dtoa_r+0x7c6>
 800501c:	9b01      	ldr	r3, [sp, #4]
 800501e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005022:	b973      	cbnz	r3, 8005042 <_dtoa_r+0x7ca>
 8005024:	9b01      	ldr	r3, [sp, #4]
 8005026:	f023 4700 	bic.w	r7, r3, #2147483648	; 0x80000000
 800502a:	0d3f      	lsrs	r7, r7, #20
 800502c:	053f      	lsls	r7, r7, #20
 800502e:	b14f      	cbz	r7, 8005044 <_dtoa_r+0x7cc>
 8005030:	9b05      	ldr	r3, [sp, #20]
 8005032:	3301      	adds	r3, #1
 8005034:	f109 0901 	add.w	r9, r9, #1
 8005038:	9305      	str	r3, [sp, #20]
 800503a:	2701      	movs	r7, #1
 800503c:	e002      	b.n	8005044 <_dtoa_r+0x7cc>
 800503e:	2700      	movs	r7, #0
 8005040:	e000      	b.n	8005044 <_dtoa_r+0x7cc>
 8005042:	9f00      	ldr	r7, [sp, #0]
 8005044:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005046:	b173      	cbz	r3, 8005066 <_dtoa_r+0x7ee>
 8005048:	e000      	b.n	800504c <_dtoa_r+0x7d4>
 800504a:	2700      	movs	r7, #0
 800504c:	692b      	ldr	r3, [r5, #16]
 800504e:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8005052:	6918      	ldr	r0, [r3, #16]
 8005054:	f000 ff9a 	bl	8005f8c <__hi0bits>
 8005058:	f1c0 0020 	rsb	r0, r0, #32
 800505c:	e004      	b.n	8005068 <_dtoa_r+0x7f0>
 800505e:	9b06      	ldr	r3, [sp, #24]
 8005060:	2b01      	cmp	r3, #1
 8005062:	ddd9      	ble.n	8005018 <_dtoa_r+0x7a0>
 8005064:	9f0c      	ldr	r7, [sp, #48]	; 0x30
 8005066:	2001      	movs	r0, #1
 8005068:	9b05      	ldr	r3, [sp, #20]
 800506a:	4418      	add	r0, r3
 800506c:	f010 001f 	ands.w	r0, r0, #31
 8005070:	d00e      	beq.n	8005090 <_dtoa_r+0x818>
 8005072:	f1c0 0320 	rsb	r3, r0, #32
 8005076:	2b04      	cmp	r3, #4
 8005078:	dd08      	ble.n	800508c <_dtoa_r+0x814>
 800507a:	f1c0 001c 	rsb	r0, r0, #28
 800507e:	e008      	b.n	8005092 <_dtoa_r+0x81a>
 8005080:	08007250 	.word	0x08007250
 8005084:	40140000 	.word	0x40140000
 8005088:	40240000 	.word	0x40240000
 800508c:	d006      	beq.n	800509c <_dtoa_r+0x824>
 800508e:	4618      	mov	r0, r3
 8005090:	301c      	adds	r0, #28
 8005092:	9b05      	ldr	r3, [sp, #20]
 8005094:	4403      	add	r3, r0
 8005096:	4481      	add	r9, r0
 8005098:	4404      	add	r4, r0
 800509a:	9305      	str	r3, [sp, #20]
 800509c:	f1b9 0f00 	cmp.w	r9, #0
 80050a0:	dd05      	ble.n	80050ae <_dtoa_r+0x836>
 80050a2:	464a      	mov	r2, r9
 80050a4:	9902      	ldr	r1, [sp, #8]
 80050a6:	4650      	mov	r0, sl
 80050a8:	f001 f8a6 	bl	80061f8 <__lshift>
 80050ac:	9002      	str	r0, [sp, #8]
 80050ae:	9b05      	ldr	r3, [sp, #20]
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	dd05      	ble.n	80050c0 <_dtoa_r+0x848>
 80050b4:	4629      	mov	r1, r5
 80050b6:	461a      	mov	r2, r3
 80050b8:	4650      	mov	r0, sl
 80050ba:	f001 f89d 	bl	80061f8 <__lshift>
 80050be:	4605      	mov	r5, r0
 80050c0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80050c2:	b1eb      	cbz	r3, 8005100 <_dtoa_r+0x888>
 80050c4:	4629      	mov	r1, r5
 80050c6:	9802      	ldr	r0, [sp, #8]
 80050c8:	f001 f8e7 	bl	800629a <__mcmp>
 80050cc:	2800      	cmp	r0, #0
 80050ce:	da17      	bge.n	8005100 <_dtoa_r+0x888>
 80050d0:	2300      	movs	r3, #0
 80050d2:	220a      	movs	r2, #10
 80050d4:	9902      	ldr	r1, [sp, #8]
 80050d6:	4650      	mov	r0, sl
 80050d8:	f000 ff1d 	bl	8005f16 <__multadd>
 80050dc:	9b08      	ldr	r3, [sp, #32]
 80050de:	9002      	str	r0, [sp, #8]
 80050e0:	f10b 3bff 	add.w	fp, fp, #4294967295
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	f000 8158 	beq.w	800539a <_dtoa_r+0xb22>
 80050ea:	2300      	movs	r3, #0
 80050ec:	4631      	mov	r1, r6
 80050ee:	220a      	movs	r2, #10
 80050f0:	4650      	mov	r0, sl
 80050f2:	f000 ff10 	bl	8005f16 <__multadd>
 80050f6:	9b03      	ldr	r3, [sp, #12]
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	4606      	mov	r6, r0
 80050fc:	dc37      	bgt.n	800516e <_dtoa_r+0x8f6>
 80050fe:	e033      	b.n	8005168 <_dtoa_r+0x8f0>
 8005100:	f1b8 0f00 	cmp.w	r8, #0
 8005104:	dc2a      	bgt.n	800515c <_dtoa_r+0x8e4>
 8005106:	9b06      	ldr	r3, [sp, #24]
 8005108:	2b02      	cmp	r3, #2
 800510a:	dd27      	ble.n	800515c <_dtoa_r+0x8e4>
 800510c:	f8cd 800c 	str.w	r8, [sp, #12]
 8005110:	9b03      	ldr	r3, [sp, #12]
 8005112:	b983      	cbnz	r3, 8005136 <_dtoa_r+0x8be>
 8005114:	4629      	mov	r1, r5
 8005116:	2205      	movs	r2, #5
 8005118:	4650      	mov	r0, sl
 800511a:	f000 fefc 	bl	8005f16 <__multadd>
 800511e:	4601      	mov	r1, r0
 8005120:	4605      	mov	r5, r0
 8005122:	9802      	ldr	r0, [sp, #8]
 8005124:	f001 f8b9 	bl	800629a <__mcmp>
 8005128:	2800      	cmp	r0, #0
 800512a:	dc0d      	bgt.n	8005148 <_dtoa_r+0x8d0>
 800512c:	e003      	b.n	8005136 <_dtoa_r+0x8be>
 800512e:	463d      	mov	r5, r7
 8005130:	e000      	b.n	8005134 <_dtoa_r+0x8bc>
 8005132:	2500      	movs	r5, #0
 8005134:	462e      	mov	r6, r5
 8005136:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005138:	9c04      	ldr	r4, [sp, #16]
 800513a:	ea6f 0b03 	mvn.w	fp, r3
 800513e:	e00a      	b.n	8005156 <_dtoa_r+0x8de>
 8005140:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
 8005144:	463d      	mov	r5, r7
 8005146:	463e      	mov	r6, r7
 8005148:	9b04      	ldr	r3, [sp, #16]
 800514a:	9a04      	ldr	r2, [sp, #16]
 800514c:	1c5c      	adds	r4, r3, #1
 800514e:	2331      	movs	r3, #49	; 0x31
 8005150:	7013      	strb	r3, [r2, #0]
 8005152:	f10b 0b01 	add.w	fp, fp, #1
 8005156:	46b0      	mov	r8, r6
 8005158:	2600      	movs	r6, #0
 800515a:	e0f7      	b.n	800534c <_dtoa_r+0xad4>
 800515c:	9b08      	ldr	r3, [sp, #32]
 800515e:	f8cd 800c 	str.w	r8, [sp, #12]
 8005162:	b923      	cbnz	r3, 800516e <_dtoa_r+0x8f6>
 8005164:	9c04      	ldr	r4, [sp, #16]
 8005166:	e0b1      	b.n	80052cc <_dtoa_r+0xa54>
 8005168:	9b06      	ldr	r3, [sp, #24]
 800516a:	2b02      	cmp	r3, #2
 800516c:	dcd0      	bgt.n	8005110 <_dtoa_r+0x898>
 800516e:	2c00      	cmp	r4, #0
 8005170:	dd05      	ble.n	800517e <_dtoa_r+0x906>
 8005172:	4631      	mov	r1, r6
 8005174:	4622      	mov	r2, r4
 8005176:	4650      	mov	r0, sl
 8005178:	f001 f83e 	bl	80061f8 <__lshift>
 800517c:	4606      	mov	r6, r0
 800517e:	b19f      	cbz	r7, 80051a8 <_dtoa_r+0x930>
 8005180:	6871      	ldr	r1, [r6, #4]
 8005182:	4650      	mov	r0, sl
 8005184:	f000 fe7b 	bl	8005e7e <_Balloc>
 8005188:	6932      	ldr	r2, [r6, #16]
 800518a:	3202      	adds	r2, #2
 800518c:	4604      	mov	r4, r0
 800518e:	0092      	lsls	r2, r2, #2
 8005190:	f106 010c 	add.w	r1, r6, #12
 8005194:	300c      	adds	r0, #12
 8005196:	f000 fe5d 	bl	8005e54 <memcpy>
 800519a:	2201      	movs	r2, #1
 800519c:	4621      	mov	r1, r4
 800519e:	4650      	mov	r0, sl
 80051a0:	f001 f82a 	bl	80061f8 <__lshift>
 80051a4:	4680      	mov	r8, r0
 80051a6:	e000      	b.n	80051aa <_dtoa_r+0x932>
 80051a8:	46b0      	mov	r8, r6
 80051aa:	9b00      	ldr	r3, [sp, #0]
 80051ac:	f8dd 9010 	ldr.w	r9, [sp, #16]
 80051b0:	f003 0301 	and.w	r3, r3, #1
 80051b4:	9305      	str	r3, [sp, #20]
 80051b6:	4629      	mov	r1, r5
 80051b8:	9802      	ldr	r0, [sp, #8]
 80051ba:	f7ff facb 	bl	8004754 <quorem>
 80051be:	4631      	mov	r1, r6
 80051c0:	4604      	mov	r4, r0
 80051c2:	f100 0730 	add.w	r7, r0, #48	; 0x30
 80051c6:	9802      	ldr	r0, [sp, #8]
 80051c8:	f001 f867 	bl	800629a <__mcmp>
 80051cc:	4642      	mov	r2, r8
 80051ce:	9000      	str	r0, [sp, #0]
 80051d0:	4629      	mov	r1, r5
 80051d2:	4650      	mov	r0, sl
 80051d4:	f001 f87d 	bl	80062d2 <__mdiff>
 80051d8:	68c3      	ldr	r3, [r0, #12]
 80051da:	4602      	mov	r2, r0
 80051dc:	b93b      	cbnz	r3, 80051ee <_dtoa_r+0x976>
 80051de:	4601      	mov	r1, r0
 80051e0:	9007      	str	r0, [sp, #28]
 80051e2:	9802      	ldr	r0, [sp, #8]
 80051e4:	f001 f859 	bl	800629a <__mcmp>
 80051e8:	9a07      	ldr	r2, [sp, #28]
 80051ea:	4603      	mov	r3, r0
 80051ec:	e000      	b.n	80051f0 <_dtoa_r+0x978>
 80051ee:	2301      	movs	r3, #1
 80051f0:	4611      	mov	r1, r2
 80051f2:	4650      	mov	r0, sl
 80051f4:	9307      	str	r3, [sp, #28]
 80051f6:	f000 fe77 	bl	8005ee8 <_Bfree>
 80051fa:	9b07      	ldr	r3, [sp, #28]
 80051fc:	b94b      	cbnz	r3, 8005212 <_dtoa_r+0x99a>
 80051fe:	9a06      	ldr	r2, [sp, #24]
 8005200:	b93a      	cbnz	r2, 8005212 <_dtoa_r+0x99a>
 8005202:	9a05      	ldr	r2, [sp, #20]
 8005204:	b92a      	cbnz	r2, 8005212 <_dtoa_r+0x99a>
 8005206:	2f39      	cmp	r7, #57	; 0x39
 8005208:	d028      	beq.n	800525c <_dtoa_r+0x9e4>
 800520a:	9b00      	ldr	r3, [sp, #0]
 800520c:	2b00      	cmp	r3, #0
 800520e:	dc1a      	bgt.n	8005246 <_dtoa_r+0x9ce>
 8005210:	e01b      	b.n	800524a <_dtoa_r+0x9d2>
 8005212:	9a00      	ldr	r2, [sp, #0]
 8005214:	2a00      	cmp	r2, #0
 8005216:	db04      	blt.n	8005222 <_dtoa_r+0x9aa>
 8005218:	d11a      	bne.n	8005250 <_dtoa_r+0x9d8>
 800521a:	9a06      	ldr	r2, [sp, #24]
 800521c:	b9c2      	cbnz	r2, 8005250 <_dtoa_r+0x9d8>
 800521e:	9a05      	ldr	r2, [sp, #20]
 8005220:	b9b2      	cbnz	r2, 8005250 <_dtoa_r+0x9d8>
 8005222:	2b00      	cmp	r3, #0
 8005224:	dd11      	ble.n	800524a <_dtoa_r+0x9d2>
 8005226:	2201      	movs	r2, #1
 8005228:	9902      	ldr	r1, [sp, #8]
 800522a:	4650      	mov	r0, sl
 800522c:	f000 ffe4 	bl	80061f8 <__lshift>
 8005230:	4629      	mov	r1, r5
 8005232:	9002      	str	r0, [sp, #8]
 8005234:	f001 f831 	bl	800629a <__mcmp>
 8005238:	2800      	cmp	r0, #0
 800523a:	dc02      	bgt.n	8005242 <_dtoa_r+0x9ca>
 800523c:	d105      	bne.n	800524a <_dtoa_r+0x9d2>
 800523e:	07fa      	lsls	r2, r7, #31
 8005240:	d503      	bpl.n	800524a <_dtoa_r+0x9d2>
 8005242:	2f39      	cmp	r7, #57	; 0x39
 8005244:	d00a      	beq.n	800525c <_dtoa_r+0x9e4>
 8005246:	f104 0731 	add.w	r7, r4, #49	; 0x31
 800524a:	f109 0401 	add.w	r4, r9, #1
 800524e:	e00c      	b.n	800526a <_dtoa_r+0x9f2>
 8005250:	2b00      	cmp	r3, #0
 8005252:	f109 0401 	add.w	r4, r9, #1
 8005256:	dd0b      	ble.n	8005270 <_dtoa_r+0x9f8>
 8005258:	2f39      	cmp	r7, #57	; 0x39
 800525a:	d105      	bne.n	8005268 <_dtoa_r+0x9f0>
 800525c:	2339      	movs	r3, #57	; 0x39
 800525e:	f889 3000 	strb.w	r3, [r9]
 8005262:	f109 0901 	add.w	r9, r9, #1
 8005266:	e054      	b.n	8005312 <_dtoa_r+0xa9a>
 8005268:	3701      	adds	r7, #1
 800526a:	f889 7000 	strb.w	r7, [r9]
 800526e:	e06d      	b.n	800534c <_dtoa_r+0xad4>
 8005270:	9b04      	ldr	r3, [sp, #16]
 8005272:	9a03      	ldr	r2, [sp, #12]
 8005274:	f804 7c01 	strb.w	r7, [r4, #-1]
 8005278:	1ae3      	subs	r3, r4, r3
 800527a:	4293      	cmp	r3, r2
 800527c:	46a1      	mov	r9, r4
 800527e:	d03a      	beq.n	80052f6 <_dtoa_r+0xa7e>
 8005280:	2300      	movs	r3, #0
 8005282:	220a      	movs	r2, #10
 8005284:	9902      	ldr	r1, [sp, #8]
 8005286:	4650      	mov	r0, sl
 8005288:	f000 fe45 	bl	8005f16 <__multadd>
 800528c:	4546      	cmp	r6, r8
 800528e:	9002      	str	r0, [sp, #8]
 8005290:	f04f 0300 	mov.w	r3, #0
 8005294:	f04f 020a 	mov.w	r2, #10
 8005298:	4631      	mov	r1, r6
 800529a:	4650      	mov	r0, sl
 800529c:	d104      	bne.n	80052a8 <_dtoa_r+0xa30>
 800529e:	f000 fe3a 	bl	8005f16 <__multadd>
 80052a2:	4606      	mov	r6, r0
 80052a4:	4680      	mov	r8, r0
 80052a6:	e786      	b.n	80051b6 <_dtoa_r+0x93e>
 80052a8:	f000 fe35 	bl	8005f16 <__multadd>
 80052ac:	4641      	mov	r1, r8
 80052ae:	4606      	mov	r6, r0
 80052b0:	2300      	movs	r3, #0
 80052b2:	220a      	movs	r2, #10
 80052b4:	4650      	mov	r0, sl
 80052b6:	f000 fe2e 	bl	8005f16 <__multadd>
 80052ba:	4680      	mov	r8, r0
 80052bc:	e77b      	b.n	80051b6 <_dtoa_r+0x93e>
 80052be:	2300      	movs	r3, #0
 80052c0:	220a      	movs	r2, #10
 80052c2:	9902      	ldr	r1, [sp, #8]
 80052c4:	4650      	mov	r0, sl
 80052c6:	f000 fe26 	bl	8005f16 <__multadd>
 80052ca:	9002      	str	r0, [sp, #8]
 80052cc:	4629      	mov	r1, r5
 80052ce:	9802      	ldr	r0, [sp, #8]
 80052d0:	f7ff fa40 	bl	8004754 <quorem>
 80052d4:	f100 0730 	add.w	r7, r0, #48	; 0x30
 80052d8:	f804 7b01 	strb.w	r7, [r4], #1
 80052dc:	9b04      	ldr	r3, [sp, #16]
 80052de:	9a03      	ldr	r2, [sp, #12]
 80052e0:	1ae3      	subs	r3, r4, r3
 80052e2:	4293      	cmp	r3, r2
 80052e4:	dbeb      	blt.n	80052be <_dtoa_r+0xa46>
 80052e6:	9b04      	ldr	r3, [sp, #16]
 80052e8:	2a01      	cmp	r2, #1
 80052ea:	bfac      	ite	ge
 80052ec:	189b      	addge	r3, r3, r2
 80052ee:	3301      	addlt	r3, #1
 80052f0:	46b0      	mov	r8, r6
 80052f2:	4699      	mov	r9, r3
 80052f4:	2600      	movs	r6, #0
 80052f6:	2201      	movs	r2, #1
 80052f8:	9902      	ldr	r1, [sp, #8]
 80052fa:	4650      	mov	r0, sl
 80052fc:	f000 ff7c 	bl	80061f8 <__lshift>
 8005300:	4629      	mov	r1, r5
 8005302:	9002      	str	r0, [sp, #8]
 8005304:	f000 ffc9 	bl	800629a <__mcmp>
 8005308:	2800      	cmp	r0, #0
 800530a:	dc02      	bgt.n	8005312 <_dtoa_r+0xa9a>
 800530c:	d115      	bne.n	800533a <_dtoa_r+0xac2>
 800530e:	07fb      	lsls	r3, r7, #31
 8005310:	d513      	bpl.n	800533a <_dtoa_r+0xac2>
 8005312:	464c      	mov	r4, r9
 8005314:	f814 3c01 	ldrb.w	r3, [r4, #-1]
 8005318:	2b39      	cmp	r3, #57	; 0x39
 800531a:	f104 32ff 	add.w	r2, r4, #4294967295
 800531e:	d109      	bne.n	8005334 <_dtoa_r+0xabc>
 8005320:	9b04      	ldr	r3, [sp, #16]
 8005322:	4293      	cmp	r3, r2
 8005324:	d104      	bne.n	8005330 <_dtoa_r+0xab8>
 8005326:	f10b 0b01 	add.w	fp, fp, #1
 800532a:	2331      	movs	r3, #49	; 0x31
 800532c:	9a04      	ldr	r2, [sp, #16]
 800532e:	e002      	b.n	8005336 <_dtoa_r+0xabe>
 8005330:	4614      	mov	r4, r2
 8005332:	e7ef      	b.n	8005314 <_dtoa_r+0xa9c>
 8005334:	3301      	adds	r3, #1
 8005336:	7013      	strb	r3, [r2, #0]
 8005338:	e008      	b.n	800534c <_dtoa_r+0xad4>
 800533a:	464c      	mov	r4, r9
 800533c:	f814 3c01 	ldrb.w	r3, [r4, #-1]
 8005340:	2b30      	cmp	r3, #48	; 0x30
 8005342:	f104 32ff 	add.w	r2, r4, #4294967295
 8005346:	d101      	bne.n	800534c <_dtoa_r+0xad4>
 8005348:	4614      	mov	r4, r2
 800534a:	e7f7      	b.n	800533c <_dtoa_r+0xac4>
 800534c:	4629      	mov	r1, r5
 800534e:	4650      	mov	r0, sl
 8005350:	f000 fdca 	bl	8005ee8 <_Bfree>
 8005354:	f1b8 0f00 	cmp.w	r8, #0
 8005358:	d00d      	beq.n	8005376 <_dtoa_r+0xafe>
 800535a:	b12e      	cbz	r6, 8005368 <_dtoa_r+0xaf0>
 800535c:	4546      	cmp	r6, r8
 800535e:	d003      	beq.n	8005368 <_dtoa_r+0xaf0>
 8005360:	4631      	mov	r1, r6
 8005362:	4650      	mov	r0, sl
 8005364:	f000 fdc0 	bl	8005ee8 <_Bfree>
 8005368:	4641      	mov	r1, r8
 800536a:	4650      	mov	r0, sl
 800536c:	f000 fdbc 	bl	8005ee8 <_Bfree>
 8005370:	e001      	b.n	8005376 <_dtoa_r+0xafe>
 8005372:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
 8005376:	9902      	ldr	r1, [sp, #8]
 8005378:	4650      	mov	r0, sl
 800537a:	f000 fdb5 	bl	8005ee8 <_Bfree>
 800537e:	2300      	movs	r3, #0
 8005380:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8005382:	7023      	strb	r3, [r4, #0]
 8005384:	f10b 0301 	add.w	r3, fp, #1
 8005388:	6013      	str	r3, [r2, #0]
 800538a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800538c:	b11b      	cbz	r3, 8005396 <_dtoa_r+0xb1e>
 800538e:	601c      	str	r4, [r3, #0]
 8005390:	e001      	b.n	8005396 <_dtoa_r+0xb1e>
 8005392:	4808      	ldr	r0, [pc, #32]	; (80053b4 <_dtoa_r+0xb3c>)
 8005394:	e00a      	b.n	80053ac <_dtoa_r+0xb34>
 8005396:	9804      	ldr	r0, [sp, #16]
 8005398:	e008      	b.n	80053ac <_dtoa_r+0xb34>
 800539a:	9b03      	ldr	r3, [sp, #12]
 800539c:	2b00      	cmp	r3, #0
 800539e:	f73f aee1 	bgt.w	8005164 <_dtoa_r+0x8ec>
 80053a2:	9b06      	ldr	r3, [sp, #24]
 80053a4:	2b02      	cmp	r3, #2
 80053a6:	f77f aedd 	ble.w	8005164 <_dtoa_r+0x8ec>
 80053aa:	e6b1      	b.n	8005110 <_dtoa_r+0x898>
 80053ac:	b017      	add	sp, #92	; 0x5c
 80053ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80053b2:	bf00      	nop
 80053b4:	0800719f 	.word	0x0800719f

080053b8 <__sflush_r>:
 80053b8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80053bc:	b293      	uxth	r3, r2
 80053be:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80053c2:	4605      	mov	r5, r0
 80053c4:	0718      	lsls	r0, r3, #28
 80053c6:	460c      	mov	r4, r1
 80053c8:	d460      	bmi.n	800548c <__sflush_r+0xd4>
 80053ca:	684b      	ldr	r3, [r1, #4]
 80053cc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	818a      	strh	r2, [r1, #12]
 80053d4:	dc02      	bgt.n	80053dc <__sflush_r+0x24>
 80053d6:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80053d8:	2b00      	cmp	r3, #0
 80053da:	dd17      	ble.n	800540c <__sflush_r+0x54>
 80053dc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80053de:	b1ae      	cbz	r6, 800540c <__sflush_r+0x54>
 80053e0:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 80053e4:	2300      	movs	r3, #0
 80053e6:	b292      	uxth	r2, r2
 80053e8:	682f      	ldr	r7, [r5, #0]
 80053ea:	602b      	str	r3, [r5, #0]
 80053ec:	b10a      	cbz	r2, 80053f2 <__sflush_r+0x3a>
 80053ee:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80053f0:	e015      	b.n	800541e <__sflush_r+0x66>
 80053f2:	6a21      	ldr	r1, [r4, #32]
 80053f4:	2301      	movs	r3, #1
 80053f6:	4628      	mov	r0, r5
 80053f8:	47b0      	blx	r6
 80053fa:	1c41      	adds	r1, r0, #1
 80053fc:	d10f      	bne.n	800541e <__sflush_r+0x66>
 80053fe:	682b      	ldr	r3, [r5, #0]
 8005400:	b16b      	cbz	r3, 800541e <__sflush_r+0x66>
 8005402:	2b1d      	cmp	r3, #29
 8005404:	d001      	beq.n	800540a <__sflush_r+0x52>
 8005406:	2b16      	cmp	r3, #22
 8005408:	d103      	bne.n	8005412 <__sflush_r+0x5a>
 800540a:	602f      	str	r7, [r5, #0]
 800540c:	2000      	movs	r0, #0
 800540e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005412:	89a3      	ldrh	r3, [r4, #12]
 8005414:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005418:	81a3      	strh	r3, [r4, #12]
 800541a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800541e:	89a3      	ldrh	r3, [r4, #12]
 8005420:	075a      	lsls	r2, r3, #29
 8005422:	d505      	bpl.n	8005430 <__sflush_r+0x78>
 8005424:	6863      	ldr	r3, [r4, #4]
 8005426:	1ac0      	subs	r0, r0, r3
 8005428:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800542a:	b10b      	cbz	r3, 8005430 <__sflush_r+0x78>
 800542c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800542e:	1ac0      	subs	r0, r0, r3
 8005430:	2300      	movs	r3, #0
 8005432:	4602      	mov	r2, r0
 8005434:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005436:	6a21      	ldr	r1, [r4, #32]
 8005438:	4628      	mov	r0, r5
 800543a:	47b0      	blx	r6
 800543c:	1c43      	adds	r3, r0, #1
 800543e:	89a3      	ldrh	r3, [r4, #12]
 8005440:	d106      	bne.n	8005450 <__sflush_r+0x98>
 8005442:	6829      	ldr	r1, [r5, #0]
 8005444:	291d      	cmp	r1, #29
 8005446:	d83e      	bhi.n	80054c6 <__sflush_r+0x10e>
 8005448:	4a22      	ldr	r2, [pc, #136]	; (80054d4 <__sflush_r+0x11c>)
 800544a:	40ca      	lsrs	r2, r1
 800544c:	07d6      	lsls	r6, r2, #31
 800544e:	d53a      	bpl.n	80054c6 <__sflush_r+0x10e>
 8005450:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005454:	b21b      	sxth	r3, r3
 8005456:	2200      	movs	r2, #0
 8005458:	6062      	str	r2, [r4, #4]
 800545a:	04d9      	lsls	r1, r3, #19
 800545c:	6922      	ldr	r2, [r4, #16]
 800545e:	81a3      	strh	r3, [r4, #12]
 8005460:	6022      	str	r2, [r4, #0]
 8005462:	d504      	bpl.n	800546e <__sflush_r+0xb6>
 8005464:	1c42      	adds	r2, r0, #1
 8005466:	d101      	bne.n	800546c <__sflush_r+0xb4>
 8005468:	682b      	ldr	r3, [r5, #0]
 800546a:	b903      	cbnz	r3, 800546e <__sflush_r+0xb6>
 800546c:	6560      	str	r0, [r4, #84]	; 0x54
 800546e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005470:	602f      	str	r7, [r5, #0]
 8005472:	2900      	cmp	r1, #0
 8005474:	d0ca      	beq.n	800540c <__sflush_r+0x54>
 8005476:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800547a:	4299      	cmp	r1, r3
 800547c:	d002      	beq.n	8005484 <__sflush_r+0xcc>
 800547e:	4628      	mov	r0, r5
 8005480:	f000 f95c 	bl	800573c <_free_r>
 8005484:	2000      	movs	r0, #0
 8005486:	6360      	str	r0, [r4, #52]	; 0x34
 8005488:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800548c:	690f      	ldr	r7, [r1, #16]
 800548e:	2f00      	cmp	r7, #0
 8005490:	d0bc      	beq.n	800540c <__sflush_r+0x54>
 8005492:	079b      	lsls	r3, r3, #30
 8005494:	680e      	ldr	r6, [r1, #0]
 8005496:	bf08      	it	eq
 8005498:	694b      	ldreq	r3, [r1, #20]
 800549a:	600f      	str	r7, [r1, #0]
 800549c:	bf18      	it	ne
 800549e:	2300      	movne	r3, #0
 80054a0:	ebc7 0806 	rsb	r8, r7, r6
 80054a4:	608b      	str	r3, [r1, #8]
 80054a6:	e002      	b.n	80054ae <__sflush_r+0xf6>
 80054a8:	4407      	add	r7, r0
 80054aa:	ebc0 0808 	rsb	r8, r0, r8
 80054ae:	f1b8 0f00 	cmp.w	r8, #0
 80054b2:	ddab      	ble.n	800540c <__sflush_r+0x54>
 80054b4:	4643      	mov	r3, r8
 80054b6:	463a      	mov	r2, r7
 80054b8:	6a21      	ldr	r1, [r4, #32]
 80054ba:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80054bc:	4628      	mov	r0, r5
 80054be:	47b0      	blx	r6
 80054c0:	2800      	cmp	r0, #0
 80054c2:	dcf1      	bgt.n	80054a8 <__sflush_r+0xf0>
 80054c4:	89a3      	ldrh	r3, [r4, #12]
 80054c6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80054ca:	81a3      	strh	r3, [r4, #12]
 80054cc:	f04f 30ff 	mov.w	r0, #4294967295
 80054d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80054d4:	20400001 	.word	0x20400001

080054d8 <_fflush_r>:
 80054d8:	b538      	push	{r3, r4, r5, lr}
 80054da:	690b      	ldr	r3, [r1, #16]
 80054dc:	4605      	mov	r5, r0
 80054de:	460c      	mov	r4, r1
 80054e0:	b1db      	cbz	r3, 800551a <_fflush_r+0x42>
 80054e2:	b118      	cbz	r0, 80054ec <_fflush_r+0x14>
 80054e4:	6983      	ldr	r3, [r0, #24]
 80054e6:	b90b      	cbnz	r3, 80054ec <_fflush_r+0x14>
 80054e8:	f000 f860 	bl	80055ac <__sinit>
 80054ec:	4b0c      	ldr	r3, [pc, #48]	; (8005520 <_fflush_r+0x48>)
 80054ee:	429c      	cmp	r4, r3
 80054f0:	d101      	bne.n	80054f6 <_fflush_r+0x1e>
 80054f2:	686c      	ldr	r4, [r5, #4]
 80054f4:	e008      	b.n	8005508 <_fflush_r+0x30>
 80054f6:	4b0b      	ldr	r3, [pc, #44]	; (8005524 <_fflush_r+0x4c>)
 80054f8:	429c      	cmp	r4, r3
 80054fa:	d101      	bne.n	8005500 <_fflush_r+0x28>
 80054fc:	68ac      	ldr	r4, [r5, #8]
 80054fe:	e003      	b.n	8005508 <_fflush_r+0x30>
 8005500:	4b09      	ldr	r3, [pc, #36]	; (8005528 <_fflush_r+0x50>)
 8005502:	429c      	cmp	r4, r3
 8005504:	bf08      	it	eq
 8005506:	68ec      	ldreq	r4, [r5, #12]
 8005508:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800550c:	b12b      	cbz	r3, 800551a <_fflush_r+0x42>
 800550e:	4621      	mov	r1, r4
 8005510:	4628      	mov	r0, r5
 8005512:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005516:	f7ff bf4f 	b.w	80053b8 <__sflush_r>
 800551a:	2000      	movs	r0, #0
 800551c:	bd38      	pop	{r3, r4, r5, pc}
 800551e:	bf00      	nop
 8005520:	080071e0 	.word	0x080071e0
 8005524:	08007200 	.word	0x08007200
 8005528:	08007220 	.word	0x08007220

0800552c <_cleanup_r>:
 800552c:	4901      	ldr	r1, [pc, #4]	; (8005534 <_cleanup_r+0x8>)
 800552e:	f000 b9c3 	b.w	80058b8 <_fwalk_reent>
 8005532:	bf00      	nop
 8005534:	080066d5 	.word	0x080066d5

08005538 <std.isra.0>:
 8005538:	2300      	movs	r3, #0
 800553a:	b510      	push	{r4, lr}
 800553c:	4604      	mov	r4, r0
 800553e:	6003      	str	r3, [r0, #0]
 8005540:	6043      	str	r3, [r0, #4]
 8005542:	6083      	str	r3, [r0, #8]
 8005544:	8181      	strh	r1, [r0, #12]
 8005546:	6643      	str	r3, [r0, #100]	; 0x64
 8005548:	81c2      	strh	r2, [r0, #14]
 800554a:	6103      	str	r3, [r0, #16]
 800554c:	6143      	str	r3, [r0, #20]
 800554e:	6183      	str	r3, [r0, #24]
 8005550:	4619      	mov	r1, r3
 8005552:	2208      	movs	r2, #8
 8005554:	305c      	adds	r0, #92	; 0x5c
 8005556:	f000 fc88 	bl	8005e6a <memset>
 800555a:	4b05      	ldr	r3, [pc, #20]	; (8005570 <std.isra.0+0x38>)
 800555c:	6263      	str	r3, [r4, #36]	; 0x24
 800555e:	4b05      	ldr	r3, [pc, #20]	; (8005574 <std.isra.0+0x3c>)
 8005560:	62a3      	str	r3, [r4, #40]	; 0x28
 8005562:	4b05      	ldr	r3, [pc, #20]	; (8005578 <std.isra.0+0x40>)
 8005564:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005566:	4b05      	ldr	r3, [pc, #20]	; (800557c <std.isra.0+0x44>)
 8005568:	6224      	str	r4, [r4, #32]
 800556a:	6323      	str	r3, [r4, #48]	; 0x30
 800556c:	bd10      	pop	{r4, pc}
 800556e:	bf00      	nop
 8005570:	0800644d 	.word	0x0800644d
 8005574:	0800646f 	.word	0x0800646f
 8005578:	080064a7 	.word	0x080064a7
 800557c:	080064cb 	.word	0x080064cb

08005580 <__sfmoreglue>:
 8005580:	b570      	push	{r4, r5, r6, lr}
 8005582:	2368      	movs	r3, #104	; 0x68
 8005584:	1e4d      	subs	r5, r1, #1
 8005586:	435d      	muls	r5, r3
 8005588:	460e      	mov	r6, r1
 800558a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800558e:	f000 fa41 	bl	8005a14 <_malloc_r>
 8005592:	4604      	mov	r4, r0
 8005594:	b140      	cbz	r0, 80055a8 <__sfmoreglue+0x28>
 8005596:	2100      	movs	r1, #0
 8005598:	e880 0042 	stmia.w	r0, {r1, r6}
 800559c:	300c      	adds	r0, #12
 800559e:	60a0      	str	r0, [r4, #8]
 80055a0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80055a4:	f000 fc61 	bl	8005e6a <memset>
 80055a8:	4620      	mov	r0, r4
 80055aa:	bd70      	pop	{r4, r5, r6, pc}

080055ac <__sinit>:
 80055ac:	6983      	ldr	r3, [r0, #24]
 80055ae:	b510      	push	{r4, lr}
 80055b0:	4604      	mov	r4, r0
 80055b2:	bb4b      	cbnz	r3, 8005608 <__sinit+0x5c>
 80055b4:	f8c0 30d8 	str.w	r3, [r0, #216]	; 0xd8
 80055b8:	f8c0 30dc 	str.w	r3, [r0, #220]	; 0xdc
 80055bc:	f8c0 30e0 	str.w	r3, [r0, #224]	; 0xe0
 80055c0:	4b12      	ldr	r3, [pc, #72]	; (800560c <__sinit+0x60>)
 80055c2:	4a13      	ldr	r2, [pc, #76]	; (8005610 <__sinit+0x64>)
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	6282      	str	r2, [r0, #40]	; 0x28
 80055c8:	4298      	cmp	r0, r3
 80055ca:	bf04      	itt	eq
 80055cc:	2301      	moveq	r3, #1
 80055ce:	6183      	streq	r3, [r0, #24]
 80055d0:	f000 f820 	bl	8005614 <__sfp>
 80055d4:	6060      	str	r0, [r4, #4]
 80055d6:	4620      	mov	r0, r4
 80055d8:	f000 f81c 	bl	8005614 <__sfp>
 80055dc:	60a0      	str	r0, [r4, #8]
 80055de:	4620      	mov	r0, r4
 80055e0:	f000 f818 	bl	8005614 <__sfp>
 80055e4:	2200      	movs	r2, #0
 80055e6:	60e0      	str	r0, [r4, #12]
 80055e8:	2104      	movs	r1, #4
 80055ea:	6860      	ldr	r0, [r4, #4]
 80055ec:	f7ff ffa4 	bl	8005538 <std.isra.0>
 80055f0:	2201      	movs	r2, #1
 80055f2:	2109      	movs	r1, #9
 80055f4:	68a0      	ldr	r0, [r4, #8]
 80055f6:	f7ff ff9f 	bl	8005538 <std.isra.0>
 80055fa:	2202      	movs	r2, #2
 80055fc:	2112      	movs	r1, #18
 80055fe:	68e0      	ldr	r0, [r4, #12]
 8005600:	f7ff ff9a 	bl	8005538 <std.isra.0>
 8005604:	2301      	movs	r3, #1
 8005606:	61a3      	str	r3, [r4, #24]
 8005608:	bd10      	pop	{r4, pc}
 800560a:	bf00      	nop
 800560c:	08007244 	.word	0x08007244
 8005610:	0800552d 	.word	0x0800552d

08005614 <__sfp>:
 8005614:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005616:	4b1c      	ldr	r3, [pc, #112]	; (8005688 <__sfp+0x74>)
 8005618:	681e      	ldr	r6, [r3, #0]
 800561a:	69b3      	ldr	r3, [r6, #24]
 800561c:	4607      	mov	r7, r0
 800561e:	b913      	cbnz	r3, 8005626 <__sfp+0x12>
 8005620:	4630      	mov	r0, r6
 8005622:	f7ff ffc3 	bl	80055ac <__sinit>
 8005626:	36d8      	adds	r6, #216	; 0xd8
 8005628:	68b4      	ldr	r4, [r6, #8]
 800562a:	6873      	ldr	r3, [r6, #4]
 800562c:	3b01      	subs	r3, #1
 800562e:	d404      	bmi.n	800563a <__sfp+0x26>
 8005630:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8005634:	b17d      	cbz	r5, 8005656 <__sfp+0x42>
 8005636:	3468      	adds	r4, #104	; 0x68
 8005638:	e7f8      	b.n	800562c <__sfp+0x18>
 800563a:	6833      	ldr	r3, [r6, #0]
 800563c:	b10b      	cbz	r3, 8005642 <__sfp+0x2e>
 800563e:	6836      	ldr	r6, [r6, #0]
 8005640:	e7f2      	b.n	8005628 <__sfp+0x14>
 8005642:	2104      	movs	r1, #4
 8005644:	4638      	mov	r0, r7
 8005646:	f7ff ff9b 	bl	8005580 <__sfmoreglue>
 800564a:	6030      	str	r0, [r6, #0]
 800564c:	2800      	cmp	r0, #0
 800564e:	d1f6      	bne.n	800563e <__sfp+0x2a>
 8005650:	230c      	movs	r3, #12
 8005652:	603b      	str	r3, [r7, #0]
 8005654:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005656:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800565a:	81e3      	strh	r3, [r4, #14]
 800565c:	2301      	movs	r3, #1
 800565e:	81a3      	strh	r3, [r4, #12]
 8005660:	6665      	str	r5, [r4, #100]	; 0x64
 8005662:	6025      	str	r5, [r4, #0]
 8005664:	60a5      	str	r5, [r4, #8]
 8005666:	6065      	str	r5, [r4, #4]
 8005668:	6125      	str	r5, [r4, #16]
 800566a:	6165      	str	r5, [r4, #20]
 800566c:	61a5      	str	r5, [r4, #24]
 800566e:	2208      	movs	r2, #8
 8005670:	4629      	mov	r1, r5
 8005672:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8005676:	f000 fbf8 	bl	8005e6a <memset>
 800567a:	6365      	str	r5, [r4, #52]	; 0x34
 800567c:	63a5      	str	r5, [r4, #56]	; 0x38
 800567e:	64a5      	str	r5, [r4, #72]	; 0x48
 8005680:	64e5      	str	r5, [r4, #76]	; 0x4c
 8005682:	4620      	mov	r0, r4
 8005684:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005686:	bf00      	nop
 8005688:	08007244 	.word	0x08007244

0800568c <__sfp_lock_acquire>:
 800568c:	4770      	bx	lr

0800568e <__sfp_lock_release>:
 800568e:	4770      	bx	lr

08005690 <_malloc_trim_r>:
 8005690:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005694:	4f25      	ldr	r7, [pc, #148]	; (800572c <_malloc_trim_r+0x9c>)
 8005696:	f8df 80a0 	ldr.w	r8, [pc, #160]	; 8005738 <_malloc_trim_r+0xa8>
 800569a:	4689      	mov	r9, r1
 800569c:	4606      	mov	r6, r0
 800569e:	f000 fbec 	bl	8005e7a <__malloc_lock>
 80056a2:	68bb      	ldr	r3, [r7, #8]
 80056a4:	685d      	ldr	r5, [r3, #4]
 80056a6:	f1a8 0411 	sub.w	r4, r8, #17
 80056aa:	f025 0503 	bic.w	r5, r5, #3
 80056ae:	442c      	add	r4, r5
 80056b0:	ebc9 0404 	rsb	r4, r9, r4
 80056b4:	fbb4 f4f8 	udiv	r4, r4, r8
 80056b8:	3c01      	subs	r4, #1
 80056ba:	fb08 f404 	mul.w	r4, r8, r4
 80056be:	4544      	cmp	r4, r8
 80056c0:	da05      	bge.n	80056ce <_malloc_trim_r+0x3e>
 80056c2:	4630      	mov	r0, r6
 80056c4:	f000 fbda 	bl	8005e7c <__malloc_unlock>
 80056c8:	2000      	movs	r0, #0
 80056ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80056ce:	2100      	movs	r1, #0
 80056d0:	4630      	mov	r0, r6
 80056d2:	f000 feab 	bl	800642c <_sbrk_r>
 80056d6:	68bb      	ldr	r3, [r7, #8]
 80056d8:	442b      	add	r3, r5
 80056da:	4298      	cmp	r0, r3
 80056dc:	d1f1      	bne.n	80056c2 <_malloc_trim_r+0x32>
 80056de:	4261      	negs	r1, r4
 80056e0:	4630      	mov	r0, r6
 80056e2:	f000 fea3 	bl	800642c <_sbrk_r>
 80056e6:	3001      	adds	r0, #1
 80056e8:	d110      	bne.n	800570c <_malloc_trim_r+0x7c>
 80056ea:	2100      	movs	r1, #0
 80056ec:	4630      	mov	r0, r6
 80056ee:	f000 fe9d 	bl	800642c <_sbrk_r>
 80056f2:	68ba      	ldr	r2, [r7, #8]
 80056f4:	1a83      	subs	r3, r0, r2
 80056f6:	2b0f      	cmp	r3, #15
 80056f8:	dde3      	ble.n	80056c2 <_malloc_trim_r+0x32>
 80056fa:	490d      	ldr	r1, [pc, #52]	; (8005730 <_malloc_trim_r+0xa0>)
 80056fc:	6809      	ldr	r1, [r1, #0]
 80056fe:	1a40      	subs	r0, r0, r1
 8005700:	490c      	ldr	r1, [pc, #48]	; (8005734 <_malloc_trim_r+0xa4>)
 8005702:	f043 0301 	orr.w	r3, r3, #1
 8005706:	6008      	str	r0, [r1, #0]
 8005708:	6053      	str	r3, [r2, #4]
 800570a:	e7da      	b.n	80056c2 <_malloc_trim_r+0x32>
 800570c:	68bb      	ldr	r3, [r7, #8]
 800570e:	4a09      	ldr	r2, [pc, #36]	; (8005734 <_malloc_trim_r+0xa4>)
 8005710:	1b2d      	subs	r5, r5, r4
 8005712:	f045 0501 	orr.w	r5, r5, #1
 8005716:	605d      	str	r5, [r3, #4]
 8005718:	6813      	ldr	r3, [r2, #0]
 800571a:	4630      	mov	r0, r6
 800571c:	1b1c      	subs	r4, r3, r4
 800571e:	6014      	str	r4, [r2, #0]
 8005720:	f000 fbac 	bl	8005e7c <__malloc_unlock>
 8005724:	2001      	movs	r0, #1
 8005726:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800572a:	bf00      	nop
 800572c:	2000016c 	.word	0x2000016c
 8005730:	20000578 	.word	0x20000578
 8005734:	200005a8 	.word	0x200005a8
 8005738:	00000080 	.word	0x00000080

0800573c <_free_r>:
 800573c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005740:	4604      	mov	r4, r0
 8005742:	4688      	mov	r8, r1
 8005744:	2900      	cmp	r1, #0
 8005746:	f000 80ad 	beq.w	80058a4 <_free_r+0x168>
 800574a:	f000 fb96 	bl	8005e7a <__malloc_lock>
 800574e:	f858 2c04 	ldr.w	r2, [r8, #-4]
 8005752:	4d55      	ldr	r5, [pc, #340]	; (80058a8 <_free_r+0x16c>)
 8005754:	f022 0001 	bic.w	r0, r2, #1
 8005758:	f1a8 0308 	sub.w	r3, r8, #8
 800575c:	181f      	adds	r7, r3, r0
 800575e:	68a9      	ldr	r1, [r5, #8]
 8005760:	687e      	ldr	r6, [r7, #4]
 8005762:	428f      	cmp	r7, r1
 8005764:	f026 0603 	bic.w	r6, r6, #3
 8005768:	f002 0201 	and.w	r2, r2, #1
 800576c:	d11b      	bne.n	80057a6 <_free_r+0x6a>
 800576e:	4430      	add	r0, r6
 8005770:	b93a      	cbnz	r2, 8005782 <_free_r+0x46>
 8005772:	f858 2c08 	ldr.w	r2, [r8, #-8]
 8005776:	1a9b      	subs	r3, r3, r2
 8005778:	4410      	add	r0, r2
 800577a:	6899      	ldr	r1, [r3, #8]
 800577c:	68da      	ldr	r2, [r3, #12]
 800577e:	60ca      	str	r2, [r1, #12]
 8005780:	6091      	str	r1, [r2, #8]
 8005782:	f040 0201 	orr.w	r2, r0, #1
 8005786:	605a      	str	r2, [r3, #4]
 8005788:	60ab      	str	r3, [r5, #8]
 800578a:	4b48      	ldr	r3, [pc, #288]	; (80058ac <_free_r+0x170>)
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	4298      	cmp	r0, r3
 8005790:	d304      	bcc.n	800579c <_free_r+0x60>
 8005792:	4b47      	ldr	r3, [pc, #284]	; (80058b0 <_free_r+0x174>)
 8005794:	4620      	mov	r0, r4
 8005796:	6819      	ldr	r1, [r3, #0]
 8005798:	f7ff ff7a 	bl	8005690 <_malloc_trim_r>
 800579c:	4620      	mov	r0, r4
 800579e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80057a2:	f000 bb6b 	b.w	8005e7c <__malloc_unlock>
 80057a6:	607e      	str	r6, [r7, #4]
 80057a8:	b97a      	cbnz	r2, 80057ca <_free_r+0x8e>
 80057aa:	f858 1c08 	ldr.w	r1, [r8, #-8]
 80057ae:	1a5b      	subs	r3, r3, r1
 80057b0:	4408      	add	r0, r1
 80057b2:	6899      	ldr	r1, [r3, #8]
 80057b4:	f105 0e08 	add.w	lr, r5, #8
 80057b8:	4571      	cmp	r1, lr
 80057ba:	d008      	beq.n	80057ce <_free_r+0x92>
 80057bc:	f8d3 e00c 	ldr.w	lr, [r3, #12]
 80057c0:	f8c1 e00c 	str.w	lr, [r1, #12]
 80057c4:	f8ce 1008 	str.w	r1, [lr, #8]
 80057c8:	e002      	b.n	80057d0 <_free_r+0x94>
 80057ca:	2200      	movs	r2, #0
 80057cc:	e000      	b.n	80057d0 <_free_r+0x94>
 80057ce:	2201      	movs	r2, #1
 80057d0:	19b9      	adds	r1, r7, r6
 80057d2:	6849      	ldr	r1, [r1, #4]
 80057d4:	07c9      	lsls	r1, r1, #31
 80057d6:	d40e      	bmi.n	80057f6 <_free_r+0xba>
 80057d8:	4430      	add	r0, r6
 80057da:	68b9      	ldr	r1, [r7, #8]
 80057dc:	b942      	cbnz	r2, 80057f0 <_free_r+0xb4>
 80057de:	4e35      	ldr	r6, [pc, #212]	; (80058b4 <_free_r+0x178>)
 80057e0:	42b1      	cmp	r1, r6
 80057e2:	d105      	bne.n	80057f0 <_free_r+0xb4>
 80057e4:	616b      	str	r3, [r5, #20]
 80057e6:	612b      	str	r3, [r5, #16]
 80057e8:	2201      	movs	r2, #1
 80057ea:	60d9      	str	r1, [r3, #12]
 80057ec:	6099      	str	r1, [r3, #8]
 80057ee:	e002      	b.n	80057f6 <_free_r+0xba>
 80057f0:	68fe      	ldr	r6, [r7, #12]
 80057f2:	60ce      	str	r6, [r1, #12]
 80057f4:	60b1      	str	r1, [r6, #8]
 80057f6:	f040 0101 	orr.w	r1, r0, #1
 80057fa:	6059      	str	r1, [r3, #4]
 80057fc:	5018      	str	r0, [r3, r0]
 80057fe:	2a00      	cmp	r2, #0
 8005800:	d1cc      	bne.n	800579c <_free_r+0x60>
 8005802:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8005806:	d212      	bcs.n	800582e <_free_r+0xf2>
 8005808:	08c0      	lsrs	r0, r0, #3
 800580a:	1081      	asrs	r1, r0, #2
 800580c:	2201      	movs	r2, #1
 800580e:	fa02 f101 	lsl.w	r1, r2, r1
 8005812:	686a      	ldr	r2, [r5, #4]
 8005814:	3001      	adds	r0, #1
 8005816:	430a      	orrs	r2, r1
 8005818:	606a      	str	r2, [r5, #4]
 800581a:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 800581e:	f855 1030 	ldr.w	r1, [r5, r0, lsl #3]
 8005822:	6099      	str	r1, [r3, #8]
 8005824:	3a08      	subs	r2, #8
 8005826:	60da      	str	r2, [r3, #12]
 8005828:	f845 3030 	str.w	r3, [r5, r0, lsl #3]
 800582c:	e038      	b.n	80058a0 <_free_r+0x164>
 800582e:	0a42      	lsrs	r2, r0, #9
 8005830:	2a04      	cmp	r2, #4
 8005832:	d802      	bhi.n	800583a <_free_r+0xfe>
 8005834:	0982      	lsrs	r2, r0, #6
 8005836:	3238      	adds	r2, #56	; 0x38
 8005838:	e015      	b.n	8005866 <_free_r+0x12a>
 800583a:	2a14      	cmp	r2, #20
 800583c:	d801      	bhi.n	8005842 <_free_r+0x106>
 800583e:	325b      	adds	r2, #91	; 0x5b
 8005840:	e011      	b.n	8005866 <_free_r+0x12a>
 8005842:	2a54      	cmp	r2, #84	; 0x54
 8005844:	d802      	bhi.n	800584c <_free_r+0x110>
 8005846:	0b02      	lsrs	r2, r0, #12
 8005848:	326e      	adds	r2, #110	; 0x6e
 800584a:	e00c      	b.n	8005866 <_free_r+0x12a>
 800584c:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8005850:	d802      	bhi.n	8005858 <_free_r+0x11c>
 8005852:	0bc2      	lsrs	r2, r0, #15
 8005854:	3277      	adds	r2, #119	; 0x77
 8005856:	e006      	b.n	8005866 <_free_r+0x12a>
 8005858:	f240 5154 	movw	r1, #1364	; 0x554
 800585c:	428a      	cmp	r2, r1
 800585e:	bf9a      	itte	ls
 8005860:	0c82      	lsrls	r2, r0, #18
 8005862:	327c      	addls	r2, #124	; 0x7c
 8005864:	227e      	movhi	r2, #126	; 0x7e
 8005866:	1c51      	adds	r1, r2, #1
 8005868:	eb05 06c2 	add.w	r6, r5, r2, lsl #3
 800586c:	f855 1031 	ldr.w	r1, [r5, r1, lsl #3]
 8005870:	4f0d      	ldr	r7, [pc, #52]	; (80058a8 <_free_r+0x16c>)
 8005872:	428e      	cmp	r6, r1
 8005874:	d10b      	bne.n	800588e <_free_r+0x152>
 8005876:	2101      	movs	r1, #1
 8005878:	1092      	asrs	r2, r2, #2
 800587a:	fa01 f202 	lsl.w	r2, r1, r2
 800587e:	6879      	ldr	r1, [r7, #4]
 8005880:	4311      	orrs	r1, r2
 8005882:	6079      	str	r1, [r7, #4]
 8005884:	4631      	mov	r1, r6
 8005886:	e008      	b.n	800589a <_free_r+0x15e>
 8005888:	6889      	ldr	r1, [r1, #8]
 800588a:	428e      	cmp	r6, r1
 800588c:	d004      	beq.n	8005898 <_free_r+0x15c>
 800588e:	684a      	ldr	r2, [r1, #4]
 8005890:	f022 0203 	bic.w	r2, r2, #3
 8005894:	4290      	cmp	r0, r2
 8005896:	d3f7      	bcc.n	8005888 <_free_r+0x14c>
 8005898:	68ce      	ldr	r6, [r1, #12]
 800589a:	60de      	str	r6, [r3, #12]
 800589c:	6099      	str	r1, [r3, #8]
 800589e:	60b3      	str	r3, [r6, #8]
 80058a0:	60cb      	str	r3, [r1, #12]
 80058a2:	e77b      	b.n	800579c <_free_r+0x60>
 80058a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80058a8:	2000016c 	.word	0x2000016c
 80058ac:	20000574 	.word	0x20000574
 80058b0:	200005a4 	.word	0x200005a4
 80058b4:	20000174 	.word	0x20000174

080058b8 <_fwalk_reent>:
 80058b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80058bc:	4680      	mov	r8, r0
 80058be:	4689      	mov	r9, r1
 80058c0:	f100 04d8 	add.w	r4, r0, #216	; 0xd8
 80058c4:	2600      	movs	r6, #0
 80058c6:	b194      	cbz	r4, 80058ee <_fwalk_reent+0x36>
 80058c8:	68a5      	ldr	r5, [r4, #8]
 80058ca:	6867      	ldr	r7, [r4, #4]
 80058cc:	3f01      	subs	r7, #1
 80058ce:	d40c      	bmi.n	80058ea <_fwalk_reent+0x32>
 80058d0:	89ab      	ldrh	r3, [r5, #12]
 80058d2:	2b01      	cmp	r3, #1
 80058d4:	d907      	bls.n	80058e6 <_fwalk_reent+0x2e>
 80058d6:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80058da:	3301      	adds	r3, #1
 80058dc:	d003      	beq.n	80058e6 <_fwalk_reent+0x2e>
 80058de:	4629      	mov	r1, r5
 80058e0:	4640      	mov	r0, r8
 80058e2:	47c8      	blx	r9
 80058e4:	4306      	orrs	r6, r0
 80058e6:	3568      	adds	r5, #104	; 0x68
 80058e8:	e7f0      	b.n	80058cc <_fwalk_reent+0x14>
 80058ea:	6824      	ldr	r4, [r4, #0]
 80058ec:	e7eb      	b.n	80058c6 <_fwalk_reent+0xe>
 80058ee:	4630      	mov	r0, r6
 80058f0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

080058f4 <_gettimeofday_r>:
 80058f4:	b538      	push	{r3, r4, r5, lr}
 80058f6:	4c07      	ldr	r4, [pc, #28]	; (8005914 <_gettimeofday_r+0x20>)
 80058f8:	2300      	movs	r3, #0
 80058fa:	4605      	mov	r5, r0
 80058fc:	4608      	mov	r0, r1
 80058fe:	4611      	mov	r1, r2
 8005900:	6023      	str	r3, [r4, #0]
 8005902:	f001 fb7d 	bl	8007000 <_gettimeofday>
 8005906:	1c43      	adds	r3, r0, #1
 8005908:	d102      	bne.n	8005910 <_gettimeofday_r+0x1c>
 800590a:	6823      	ldr	r3, [r4, #0]
 800590c:	b103      	cbz	r3, 8005910 <_gettimeofday_r+0x1c>
 800590e:	602b      	str	r3, [r5, #0]
 8005910:	bd38      	pop	{r3, r4, r5, pc}
 8005912:	bf00      	nop
 8005914:	2000062c 	.word	0x2000062c

08005918 <__locale_charset>:
 8005918:	4800      	ldr	r0, [pc, #0]	; (800591c <__locale_charset+0x4>)
 800591a:	4770      	bx	lr
 800591c:	20000148 	.word	0x20000148

08005920 <__locale_mb_cur_max>:
 8005920:	4b01      	ldr	r3, [pc, #4]	; (8005928 <__locale_mb_cur_max+0x8>)
 8005922:	6818      	ldr	r0, [r3, #0]
 8005924:	4770      	bx	lr
 8005926:	bf00      	nop
 8005928:	20000168 	.word	0x20000168

0800592c <_localeconv_r>:
 800592c:	4800      	ldr	r0, [pc, #0]	; (8005930 <_localeconv_r+0x4>)
 800592e:	4770      	bx	lr
 8005930:	20000110 	.word	0x20000110

08005934 <__swhatbuf_r>:
 8005934:	b570      	push	{r4, r5, r6, lr}
 8005936:	460e      	mov	r6, r1
 8005938:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800593c:	2900      	cmp	r1, #0
 800593e:	b090      	sub	sp, #64	; 0x40
 8005940:	4614      	mov	r4, r2
 8005942:	461d      	mov	r5, r3
 8005944:	da0a      	bge.n	800595c <__swhatbuf_r+0x28>
 8005946:	89b3      	ldrh	r3, [r6, #12]
 8005948:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800594c:	2200      	movs	r2, #0
 800594e:	b298      	uxth	r0, r3
 8005950:	602a      	str	r2, [r5, #0]
 8005952:	b1b0      	cbz	r0, 8005982 <__swhatbuf_r+0x4e>
 8005954:	2340      	movs	r3, #64	; 0x40
 8005956:	6023      	str	r3, [r4, #0]
 8005958:	4610      	mov	r0, r2
 800595a:	e015      	b.n	8005988 <__swhatbuf_r+0x54>
 800595c:	aa01      	add	r2, sp, #4
 800595e:	f000 ff5b 	bl	8006818 <_fstat_r>
 8005962:	2800      	cmp	r0, #0
 8005964:	dbef      	blt.n	8005946 <__swhatbuf_r+0x12>
 8005966:	9a02      	ldr	r2, [sp, #8]
 8005968:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800596c:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8005970:	425a      	negs	r2, r3
 8005972:	415a      	adcs	r2, r3
 8005974:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005978:	602a      	str	r2, [r5, #0]
 800597a:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800597e:	6023      	str	r3, [r4, #0]
 8005980:	e002      	b.n	8005988 <__swhatbuf_r+0x54>
 8005982:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005986:	6023      	str	r3, [r4, #0]
 8005988:	b010      	add	sp, #64	; 0x40
 800598a:	bd70      	pop	{r4, r5, r6, pc}

0800598c <__smakebuf_r>:
 800598c:	898b      	ldrh	r3, [r1, #12]
 800598e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005990:	079e      	lsls	r6, r3, #30
 8005992:	4605      	mov	r5, r0
 8005994:	460c      	mov	r4, r1
 8005996:	d410      	bmi.n	80059ba <__smakebuf_r+0x2e>
 8005998:	ab01      	add	r3, sp, #4
 800599a:	466a      	mov	r2, sp
 800599c:	f7ff ffca 	bl	8005934 <__swhatbuf_r>
 80059a0:	9900      	ldr	r1, [sp, #0]
 80059a2:	4606      	mov	r6, r0
 80059a4:	4628      	mov	r0, r5
 80059a6:	f000 f835 	bl	8005a14 <_malloc_r>
 80059aa:	b968      	cbnz	r0, 80059c8 <__smakebuf_r+0x3c>
 80059ac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80059b0:	059a      	lsls	r2, r3, #22
 80059b2:	d422      	bmi.n	80059fa <__smakebuf_r+0x6e>
 80059b4:	f043 0302 	orr.w	r3, r3, #2
 80059b8:	81a3      	strh	r3, [r4, #12]
 80059ba:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80059be:	6023      	str	r3, [r4, #0]
 80059c0:	6123      	str	r3, [r4, #16]
 80059c2:	2301      	movs	r3, #1
 80059c4:	6163      	str	r3, [r4, #20]
 80059c6:	e018      	b.n	80059fa <__smakebuf_r+0x6e>
 80059c8:	4b0d      	ldr	r3, [pc, #52]	; (8005a00 <__smakebuf_r+0x74>)
 80059ca:	62ab      	str	r3, [r5, #40]	; 0x28
 80059cc:	89a3      	ldrh	r3, [r4, #12]
 80059ce:	6020      	str	r0, [r4, #0]
 80059d0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80059d4:	81a3      	strh	r3, [r4, #12]
 80059d6:	9b00      	ldr	r3, [sp, #0]
 80059d8:	6163      	str	r3, [r4, #20]
 80059da:	9b01      	ldr	r3, [sp, #4]
 80059dc:	6120      	str	r0, [r4, #16]
 80059de:	b14b      	cbz	r3, 80059f4 <__smakebuf_r+0x68>
 80059e0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80059e4:	4628      	mov	r0, r5
 80059e6:	f001 f873 	bl	8006ad0 <_isatty_r>
 80059ea:	b118      	cbz	r0, 80059f4 <__smakebuf_r+0x68>
 80059ec:	89a3      	ldrh	r3, [r4, #12]
 80059ee:	f043 0301 	orr.w	r3, r3, #1
 80059f2:	81a3      	strh	r3, [r4, #12]
 80059f4:	89a0      	ldrh	r0, [r4, #12]
 80059f6:	4330      	orrs	r0, r6
 80059f8:	81a0      	strh	r0, [r4, #12]
 80059fa:	b002      	add	sp, #8
 80059fc:	bd70      	pop	{r4, r5, r6, pc}
 80059fe:	bf00      	nop
 8005a00:	0800552d 	.word	0x0800552d

08005a04 <malloc>:
 8005a04:	4b02      	ldr	r3, [pc, #8]	; (8005a10 <malloc+0xc>)
 8005a06:	4601      	mov	r1, r0
 8005a08:	6818      	ldr	r0, [r3, #0]
 8005a0a:	f000 b803 	b.w	8005a14 <_malloc_r>
 8005a0e:	bf00      	nop
 8005a10:	2000010c 	.word	0x2000010c

08005a14 <_malloc_r>:
 8005a14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a18:	f101 040b 	add.w	r4, r1, #11
 8005a1c:	2c16      	cmp	r4, #22
 8005a1e:	b085      	sub	sp, #20
 8005a20:	4681      	mov	r9, r0
 8005a22:	d903      	bls.n	8005a2c <_malloc_r+0x18>
 8005a24:	f034 0407 	bics.w	r4, r4, #7
 8005a28:	d501      	bpl.n	8005a2e <_malloc_r+0x1a>
 8005a2a:	e002      	b.n	8005a32 <_malloc_r+0x1e>
 8005a2c:	2410      	movs	r4, #16
 8005a2e:	428c      	cmp	r4, r1
 8005a30:	d203      	bcs.n	8005a3a <_malloc_r+0x26>
 8005a32:	230c      	movs	r3, #12
 8005a34:	f8c9 3000 	str.w	r3, [r9]
 8005a38:	e1ea      	b.n	8005e10 <_malloc_r+0x3fc>
 8005a3a:	4648      	mov	r0, r9
 8005a3c:	f000 fa1d 	bl	8005e7a <__malloc_lock>
 8005a40:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
 8005a44:	4d9e      	ldr	r5, [pc, #632]	; (8005cc0 <_malloc_r+0x2ac>)
 8005a46:	d217      	bcs.n	8005a78 <_malloc_r+0x64>
 8005a48:	f104 0208 	add.w	r2, r4, #8
 8005a4c:	442a      	add	r2, r5
 8005a4e:	f1a2 0108 	sub.w	r1, r2, #8
 8005a52:	6856      	ldr	r6, [r2, #4]
 8005a54:	428e      	cmp	r6, r1
 8005a56:	ea4f 03d4 	mov.w	r3, r4, lsr #3
 8005a5a:	d102      	bne.n	8005a62 <_malloc_r+0x4e>
 8005a5c:	68d6      	ldr	r6, [r2, #12]
 8005a5e:	42b2      	cmp	r2, r6
 8005a60:	d008      	beq.n	8005a74 <_malloc_r+0x60>
 8005a62:	6873      	ldr	r3, [r6, #4]
 8005a64:	68f2      	ldr	r2, [r6, #12]
 8005a66:	68b1      	ldr	r1, [r6, #8]
 8005a68:	f023 0303 	bic.w	r3, r3, #3
 8005a6c:	60ca      	str	r2, [r1, #12]
 8005a6e:	4433      	add	r3, r6
 8005a70:	6091      	str	r1, [r2, #8]
 8005a72:	e02f      	b.n	8005ad4 <_malloc_r+0xc0>
 8005a74:	3302      	adds	r3, #2
 8005a76:	e03d      	b.n	8005af4 <_malloc_r+0xe0>
 8005a78:	0a63      	lsrs	r3, r4, #9
 8005a7a:	d01a      	beq.n	8005ab2 <_malloc_r+0x9e>
 8005a7c:	2b04      	cmp	r3, #4
 8005a7e:	d802      	bhi.n	8005a86 <_malloc_r+0x72>
 8005a80:	09a3      	lsrs	r3, r4, #6
 8005a82:	3338      	adds	r3, #56	; 0x38
 8005a84:	e018      	b.n	8005ab8 <_malloc_r+0xa4>
 8005a86:	2b14      	cmp	r3, #20
 8005a88:	d801      	bhi.n	8005a8e <_malloc_r+0x7a>
 8005a8a:	335b      	adds	r3, #91	; 0x5b
 8005a8c:	e014      	b.n	8005ab8 <_malloc_r+0xa4>
 8005a8e:	2b54      	cmp	r3, #84	; 0x54
 8005a90:	d802      	bhi.n	8005a98 <_malloc_r+0x84>
 8005a92:	0b23      	lsrs	r3, r4, #12
 8005a94:	336e      	adds	r3, #110	; 0x6e
 8005a96:	e00f      	b.n	8005ab8 <_malloc_r+0xa4>
 8005a98:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 8005a9c:	d802      	bhi.n	8005aa4 <_malloc_r+0x90>
 8005a9e:	0be3      	lsrs	r3, r4, #15
 8005aa0:	3377      	adds	r3, #119	; 0x77
 8005aa2:	e009      	b.n	8005ab8 <_malloc_r+0xa4>
 8005aa4:	f240 5254 	movw	r2, #1364	; 0x554
 8005aa8:	4293      	cmp	r3, r2
 8005aaa:	d804      	bhi.n	8005ab6 <_malloc_r+0xa2>
 8005aac:	0ca3      	lsrs	r3, r4, #18
 8005aae:	337c      	adds	r3, #124	; 0x7c
 8005ab0:	e002      	b.n	8005ab8 <_malloc_r+0xa4>
 8005ab2:	233f      	movs	r3, #63	; 0x3f
 8005ab4:	e000      	b.n	8005ab8 <_malloc_r+0xa4>
 8005ab6:	237e      	movs	r3, #126	; 0x7e
 8005ab8:	1c5a      	adds	r2, r3, #1
 8005aba:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 8005abe:	f1a2 0008 	sub.w	r0, r2, #8
 8005ac2:	6856      	ldr	r6, [r2, #4]
 8005ac4:	e00c      	b.n	8005ae0 <_malloc_r+0xcc>
 8005ac6:	2900      	cmp	r1, #0
 8005ac8:	68f1      	ldr	r1, [r6, #12]
 8005aca:	db08      	blt.n	8005ade <_malloc_r+0xca>
 8005acc:	68b3      	ldr	r3, [r6, #8]
 8005ace:	60d9      	str	r1, [r3, #12]
 8005ad0:	608b      	str	r3, [r1, #8]
 8005ad2:	18b3      	adds	r3, r6, r2
 8005ad4:	685a      	ldr	r2, [r3, #4]
 8005ad6:	f042 0201 	orr.w	r2, r2, #1
 8005ada:	605a      	str	r2, [r3, #4]
 8005adc:	e1a3      	b.n	8005e26 <_malloc_r+0x412>
 8005ade:	460e      	mov	r6, r1
 8005ae0:	4286      	cmp	r6, r0
 8005ae2:	d006      	beq.n	8005af2 <_malloc_r+0xde>
 8005ae4:	6872      	ldr	r2, [r6, #4]
 8005ae6:	f022 0203 	bic.w	r2, r2, #3
 8005aea:	1b11      	subs	r1, r2, r4
 8005aec:	290f      	cmp	r1, #15
 8005aee:	ddea      	ble.n	8005ac6 <_malloc_r+0xb2>
 8005af0:	3b01      	subs	r3, #1
 8005af2:	3301      	adds	r3, #1
 8005af4:	4a72      	ldr	r2, [pc, #456]	; (8005cc0 <_malloc_r+0x2ac>)
 8005af6:	692e      	ldr	r6, [r5, #16]
 8005af8:	f102 0708 	add.w	r7, r2, #8
 8005afc:	42be      	cmp	r6, r7
 8005afe:	4639      	mov	r1, r7
 8005b00:	d079      	beq.n	8005bf6 <_malloc_r+0x1e2>
 8005b02:	6870      	ldr	r0, [r6, #4]
 8005b04:	f020 0003 	bic.w	r0, r0, #3
 8005b08:	ebc4 0e00 	rsb	lr, r4, r0
 8005b0c:	f1be 0f0f 	cmp.w	lr, #15
 8005b10:	dd0d      	ble.n	8005b2e <_malloc_r+0x11a>
 8005b12:	1933      	adds	r3, r6, r4
 8005b14:	f044 0401 	orr.w	r4, r4, #1
 8005b18:	6074      	str	r4, [r6, #4]
 8005b1a:	6153      	str	r3, [r2, #20]
 8005b1c:	6113      	str	r3, [r2, #16]
 8005b1e:	f04e 0201 	orr.w	r2, lr, #1
 8005b22:	60df      	str	r7, [r3, #12]
 8005b24:	609f      	str	r7, [r3, #8]
 8005b26:	605a      	str	r2, [r3, #4]
 8005b28:	f843 e00e 	str.w	lr, [r3, lr]
 8005b2c:	e17b      	b.n	8005e26 <_malloc_r+0x412>
 8005b2e:	f1be 0f00 	cmp.w	lr, #0
 8005b32:	6157      	str	r7, [r2, #20]
 8005b34:	6117      	str	r7, [r2, #16]
 8005b36:	db05      	blt.n	8005b44 <_malloc_r+0x130>
 8005b38:	4430      	add	r0, r6
 8005b3a:	6843      	ldr	r3, [r0, #4]
 8005b3c:	f043 0301 	orr.w	r3, r3, #1
 8005b40:	6043      	str	r3, [r0, #4]
 8005b42:	e170      	b.n	8005e26 <_malloc_r+0x412>
 8005b44:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8005b48:	d215      	bcs.n	8005b76 <_malloc_r+0x162>
 8005b4a:	08c0      	lsrs	r0, r0, #3
 8005b4c:	ea4f 0ea0 	mov.w	lr, r0, asr #2
 8005b50:	2701      	movs	r7, #1
 8005b52:	fa07 fe0e 	lsl.w	lr, r7, lr
 8005b56:	6857      	ldr	r7, [r2, #4]
 8005b58:	3001      	adds	r0, #1
 8005b5a:	ea4e 0707 	orr.w	r7, lr, r7
 8005b5e:	6057      	str	r7, [r2, #4]
 8005b60:	eb02 07c0 	add.w	r7, r2, r0, lsl #3
 8005b64:	f852 e030 	ldr.w	lr, [r2, r0, lsl #3]
 8005b68:	f8c6 e008 	str.w	lr, [r6, #8]
 8005b6c:	3f08      	subs	r7, #8
 8005b6e:	60f7      	str	r7, [r6, #12]
 8005b70:	f842 6030 	str.w	r6, [r2, r0, lsl #3]
 8005b74:	e03d      	b.n	8005bf2 <_malloc_r+0x1de>
 8005b76:	0a42      	lsrs	r2, r0, #9
 8005b78:	2a04      	cmp	r2, #4
 8005b7a:	d802      	bhi.n	8005b82 <_malloc_r+0x16e>
 8005b7c:	0982      	lsrs	r2, r0, #6
 8005b7e:	3238      	adds	r2, #56	; 0x38
 8005b80:	e015      	b.n	8005bae <_malloc_r+0x19a>
 8005b82:	2a14      	cmp	r2, #20
 8005b84:	d801      	bhi.n	8005b8a <_malloc_r+0x176>
 8005b86:	325b      	adds	r2, #91	; 0x5b
 8005b88:	e011      	b.n	8005bae <_malloc_r+0x19a>
 8005b8a:	2a54      	cmp	r2, #84	; 0x54
 8005b8c:	d802      	bhi.n	8005b94 <_malloc_r+0x180>
 8005b8e:	0b02      	lsrs	r2, r0, #12
 8005b90:	326e      	adds	r2, #110	; 0x6e
 8005b92:	e00c      	b.n	8005bae <_malloc_r+0x19a>
 8005b94:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8005b98:	d802      	bhi.n	8005ba0 <_malloc_r+0x18c>
 8005b9a:	0bc2      	lsrs	r2, r0, #15
 8005b9c:	3277      	adds	r2, #119	; 0x77
 8005b9e:	e006      	b.n	8005bae <_malloc_r+0x19a>
 8005ba0:	f240 5754 	movw	r7, #1364	; 0x554
 8005ba4:	42ba      	cmp	r2, r7
 8005ba6:	bf9a      	itte	ls
 8005ba8:	0c82      	lsrls	r2, r0, #18
 8005baa:	327c      	addls	r2, #124	; 0x7c
 8005bac:	227e      	movhi	r2, #126	; 0x7e
 8005bae:	1c57      	adds	r7, r2, #1
 8005bb0:	eb05 0ec2 	add.w	lr, r5, r2, lsl #3
 8005bb4:	f855 7037 	ldr.w	r7, [r5, r7, lsl #3]
 8005bb8:	f8df c104 	ldr.w	ip, [pc, #260]	; 8005cc0 <_malloc_r+0x2ac>
 8005bbc:	45be      	cmp	lr, r7
 8005bbe:	d10d      	bne.n	8005bdc <_malloc_r+0x1c8>
 8005bc0:	2001      	movs	r0, #1
 8005bc2:	1092      	asrs	r2, r2, #2
 8005bc4:	fa00 f202 	lsl.w	r2, r0, r2
 8005bc8:	f8dc 0004 	ldr.w	r0, [ip, #4]
 8005bcc:	4310      	orrs	r0, r2
 8005bce:	f8cc 0004 	str.w	r0, [ip, #4]
 8005bd2:	4672      	mov	r2, lr
 8005bd4:	e009      	b.n	8005bea <_malloc_r+0x1d6>
 8005bd6:	68bf      	ldr	r7, [r7, #8]
 8005bd8:	45be      	cmp	lr, r7
 8005bda:	d004      	beq.n	8005be6 <_malloc_r+0x1d2>
 8005bdc:	687a      	ldr	r2, [r7, #4]
 8005bde:	f022 0203 	bic.w	r2, r2, #3
 8005be2:	4290      	cmp	r0, r2
 8005be4:	d3f7      	bcc.n	8005bd6 <_malloc_r+0x1c2>
 8005be6:	68fa      	ldr	r2, [r7, #12]
 8005be8:	46be      	mov	lr, r7
 8005bea:	60f2      	str	r2, [r6, #12]
 8005bec:	f8c6 e008 	str.w	lr, [r6, #8]
 8005bf0:	6096      	str	r6, [r2, #8]
 8005bf2:	f8ce 600c 	str.w	r6, [lr, #12]
 8005bf6:	2001      	movs	r0, #1
 8005bf8:	109a      	asrs	r2, r3, #2
 8005bfa:	fa00 f202 	lsl.w	r2, r0, r2
 8005bfe:	6868      	ldr	r0, [r5, #4]
 8005c00:	4282      	cmp	r2, r0
 8005c02:	d85f      	bhi.n	8005cc4 <_malloc_r+0x2b0>
 8005c04:	4202      	tst	r2, r0
 8005c06:	d106      	bne.n	8005c16 <_malloc_r+0x202>
 8005c08:	f023 0303 	bic.w	r3, r3, #3
 8005c0c:	0052      	lsls	r2, r2, #1
 8005c0e:	4202      	tst	r2, r0
 8005c10:	f103 0304 	add.w	r3, r3, #4
 8005c14:	d0fa      	beq.n	8005c0c <_malloc_r+0x1f8>
 8005c16:	eb05 08c3 	add.w	r8, r5, r3, lsl #3
 8005c1a:	46c2      	mov	sl, r8
 8005c1c:	469c      	mov	ip, r3
 8005c1e:	f8da 600c 	ldr.w	r6, [sl, #12]
 8005c22:	4556      	cmp	r6, sl
 8005c24:	d02c      	beq.n	8005c80 <_malloc_r+0x26c>
 8005c26:	6870      	ldr	r0, [r6, #4]
 8005c28:	68f7      	ldr	r7, [r6, #12]
 8005c2a:	f020 0003 	bic.w	r0, r0, #3
 8005c2e:	ebc4 0e00 	rsb	lr, r4, r0
 8005c32:	f1be 0f0f 	cmp.w	lr, #15
 8005c36:	dd11      	ble.n	8005c5c <_malloc_r+0x248>
 8005c38:	1933      	adds	r3, r6, r4
 8005c3a:	f044 0401 	orr.w	r4, r4, #1
 8005c3e:	6074      	str	r4, [r6, #4]
 8005c40:	f856 2f08 	ldr.w	r2, [r6, #8]!
 8005c44:	60d7      	str	r7, [r2, #12]
 8005c46:	60ba      	str	r2, [r7, #8]
 8005c48:	f04e 0201 	orr.w	r2, lr, #1
 8005c4c:	616b      	str	r3, [r5, #20]
 8005c4e:	612b      	str	r3, [r5, #16]
 8005c50:	60d9      	str	r1, [r3, #12]
 8005c52:	6099      	str	r1, [r3, #8]
 8005c54:	605a      	str	r2, [r3, #4]
 8005c56:	f843 e00e 	str.w	lr, [r3, lr]
 8005c5a:	e00b      	b.n	8005c74 <_malloc_r+0x260>
 8005c5c:	f1be 0f00 	cmp.w	lr, #0
 8005c60:	db0c      	blt.n	8005c7c <_malloc_r+0x268>
 8005c62:	1833      	adds	r3, r6, r0
 8005c64:	685a      	ldr	r2, [r3, #4]
 8005c66:	f042 0201 	orr.w	r2, r2, #1
 8005c6a:	605a      	str	r2, [r3, #4]
 8005c6c:	f856 3f08 	ldr.w	r3, [r6, #8]!
 8005c70:	60df      	str	r7, [r3, #12]
 8005c72:	60bb      	str	r3, [r7, #8]
 8005c74:	4648      	mov	r0, r9
 8005c76:	f000 f901 	bl	8005e7c <__malloc_unlock>
 8005c7a:	e0d8      	b.n	8005e2e <_malloc_r+0x41a>
 8005c7c:	463e      	mov	r6, r7
 8005c7e:	e7d0      	b.n	8005c22 <_malloc_r+0x20e>
 8005c80:	f10c 0c01 	add.w	ip, ip, #1
 8005c84:	f01c 0f03 	tst.w	ip, #3
 8005c88:	f10a 0a08 	add.w	sl, sl, #8
 8005c8c:	d1c7      	bne.n	8005c1e <_malloc_r+0x20a>
 8005c8e:	0798      	lsls	r0, r3, #30
 8005c90:	d104      	bne.n	8005c9c <_malloc_r+0x288>
 8005c92:	686b      	ldr	r3, [r5, #4]
 8005c94:	ea23 0302 	bic.w	r3, r3, r2
 8005c98:	606b      	str	r3, [r5, #4]
 8005c9a:	e005      	b.n	8005ca8 <_malloc_r+0x294>
 8005c9c:	f858 0908 	ldr.w	r0, [r8], #-8
 8005ca0:	4580      	cmp	r8, r0
 8005ca2:	f103 33ff 	add.w	r3, r3, #4294967295
 8005ca6:	d0f2      	beq.n	8005c8e <_malloc_r+0x27a>
 8005ca8:	6868      	ldr	r0, [r5, #4]
 8005caa:	0052      	lsls	r2, r2, #1
 8005cac:	4282      	cmp	r2, r0
 8005cae:	d809      	bhi.n	8005cc4 <_malloc_r+0x2b0>
 8005cb0:	b142      	cbz	r2, 8005cc4 <_malloc_r+0x2b0>
 8005cb2:	4663      	mov	r3, ip
 8005cb4:	4202      	tst	r2, r0
 8005cb6:	d1ae      	bne.n	8005c16 <_malloc_r+0x202>
 8005cb8:	3304      	adds	r3, #4
 8005cba:	0052      	lsls	r2, r2, #1
 8005cbc:	e7fa      	b.n	8005cb4 <_malloc_r+0x2a0>
 8005cbe:	bf00      	nop
 8005cc0:	2000016c 	.word	0x2000016c
 8005cc4:	f8d5 b008 	ldr.w	fp, [r5, #8]
 8005cc8:	f8db 6004 	ldr.w	r6, [fp, #4]
 8005ccc:	f026 0603 	bic.w	r6, r6, #3
 8005cd0:	42b4      	cmp	r4, r6
 8005cd2:	d803      	bhi.n	8005cdc <_malloc_r+0x2c8>
 8005cd4:	1b33      	subs	r3, r6, r4
 8005cd6:	2b0f      	cmp	r3, #15
 8005cd8:	f300 809c 	bgt.w	8005e14 <_malloc_r+0x400>
 8005cdc:	4a56      	ldr	r2, [pc, #344]	; (8005e38 <_malloc_r+0x424>)
 8005cde:	4957      	ldr	r1, [pc, #348]	; (8005e3c <_malloc_r+0x428>)
 8005ce0:	6812      	ldr	r2, [r2, #0]
 8005ce2:	6808      	ldr	r0, [r1, #0]
 8005ce4:	9101      	str	r1, [sp, #4]
 8005ce6:	f102 0810 	add.w	r8, r2, #16
 8005cea:	4a55      	ldr	r2, [pc, #340]	; (8005e40 <_malloc_r+0x42c>)
 8005cec:	9203      	str	r2, [sp, #12]
 8005cee:	3001      	adds	r0, #1
 8005cf0:	bf18      	it	ne
 8005cf2:	f102 31ff 	addne.w	r1, r2, #4294967295
 8005cf6:	44a0      	add	r8, r4
 8005cf8:	bf1e      	ittt	ne
 8005cfa:	4488      	addne	r8, r1
 8005cfc:	4251      	negne	r1, r2
 8005cfe:	ea01 0808 	andne.w	r8, r1, r8
 8005d02:	eb0b 0306 	add.w	r3, fp, r6
 8005d06:	4641      	mov	r1, r8
 8005d08:	4648      	mov	r0, r9
 8005d0a:	9302      	str	r3, [sp, #8]
 8005d0c:	f000 fb8e 	bl	800642c <_sbrk_r>
 8005d10:	1c42      	adds	r2, r0, #1
 8005d12:	4607      	mov	r7, r0
 8005d14:	d06f      	beq.n	8005df6 <_malloc_r+0x3e2>
 8005d16:	9b02      	ldr	r3, [sp, #8]
 8005d18:	9a03      	ldr	r2, [sp, #12]
 8005d1a:	4283      	cmp	r3, r0
 8005d1c:	d901      	bls.n	8005d22 <_malloc_r+0x30e>
 8005d1e:	45ab      	cmp	fp, r5
 8005d20:	d169      	bne.n	8005df6 <_malloc_r+0x3e2>
 8005d22:	f8df a128 	ldr.w	sl, [pc, #296]	; 8005e4c <_malloc_r+0x438>
 8005d26:	f8df c128 	ldr.w	ip, [pc, #296]	; 8005e50 <_malloc_r+0x43c>
 8005d2a:	f8da 0000 	ldr.w	r0, [sl]
 8005d2e:	42bb      	cmp	r3, r7
 8005d30:	4440      	add	r0, r8
 8005d32:	f8ca 0000 	str.w	r0, [sl]
 8005d36:	d108      	bne.n	8005d4a <_malloc_r+0x336>
 8005d38:	ea13 0f0c 	tst.w	r3, ip
 8005d3c:	d105      	bne.n	8005d4a <_malloc_r+0x336>
 8005d3e:	68ab      	ldr	r3, [r5, #8]
 8005d40:	4446      	add	r6, r8
 8005d42:	f046 0601 	orr.w	r6, r6, #1
 8005d46:	605e      	str	r6, [r3, #4]
 8005d48:	e049      	b.n	8005dde <_malloc_r+0x3ca>
 8005d4a:	9901      	ldr	r1, [sp, #4]
 8005d4c:	f8d1 e000 	ldr.w	lr, [r1]
 8005d50:	f1be 3fff 	cmp.w	lr, #4294967295
 8005d54:	bf15      	itete	ne
 8005d56:	1afb      	subne	r3, r7, r3
 8005d58:	4b38      	ldreq	r3, [pc, #224]	; (8005e3c <_malloc_r+0x428>)
 8005d5a:	181b      	addne	r3, r3, r0
 8005d5c:	601f      	streq	r7, [r3, #0]
 8005d5e:	bf18      	it	ne
 8005d60:	f8ca 3000 	strne.w	r3, [sl]
 8005d64:	f017 0307 	ands.w	r3, r7, #7
 8005d68:	bf1c      	itt	ne
 8005d6a:	f1c3 0308 	rsbne	r3, r3, #8
 8005d6e:	18ff      	addne	r7, r7, r3
 8005d70:	44b8      	add	r8, r7
 8005d72:	441a      	add	r2, r3
 8005d74:	ea08 080c 	and.w	r8, r8, ip
 8005d78:	ebc8 0802 	rsb	r8, r8, r2
 8005d7c:	4641      	mov	r1, r8
 8005d7e:	4648      	mov	r0, r9
 8005d80:	f000 fb54 	bl	800642c <_sbrk_r>
 8005d84:	1c43      	adds	r3, r0, #1
 8005d86:	bf04      	itt	eq
 8005d88:	4638      	moveq	r0, r7
 8005d8a:	f04f 0800 	moveq.w	r8, #0
 8005d8e:	f8da 3000 	ldr.w	r3, [sl]
 8005d92:	60af      	str	r7, [r5, #8]
 8005d94:	1bc2      	subs	r2, r0, r7
 8005d96:	4442      	add	r2, r8
 8005d98:	4443      	add	r3, r8
 8005d9a:	f042 0201 	orr.w	r2, r2, #1
 8005d9e:	45ab      	cmp	fp, r5
 8005da0:	f8ca 3000 	str.w	r3, [sl]
 8005da4:	607a      	str	r2, [r7, #4]
 8005da6:	d01a      	beq.n	8005dde <_malloc_r+0x3ca>
 8005da8:	2e0f      	cmp	r6, #15
 8005daa:	d802      	bhi.n	8005db2 <_malloc_r+0x39e>
 8005dac:	2301      	movs	r3, #1
 8005dae:	607b      	str	r3, [r7, #4]
 8005db0:	e021      	b.n	8005df6 <_malloc_r+0x3e2>
 8005db2:	f8db 3004 	ldr.w	r3, [fp, #4]
 8005db6:	3e0c      	subs	r6, #12
 8005db8:	f026 0607 	bic.w	r6, r6, #7
 8005dbc:	f003 0301 	and.w	r3, r3, #1
 8005dc0:	4333      	orrs	r3, r6
 8005dc2:	f8cb 3004 	str.w	r3, [fp, #4]
 8005dc6:	eb0b 0306 	add.w	r3, fp, r6
 8005dca:	2205      	movs	r2, #5
 8005dcc:	2e0f      	cmp	r6, #15
 8005dce:	605a      	str	r2, [r3, #4]
 8005dd0:	609a      	str	r2, [r3, #8]
 8005dd2:	d904      	bls.n	8005dde <_malloc_r+0x3ca>
 8005dd4:	f10b 0108 	add.w	r1, fp, #8
 8005dd8:	4648      	mov	r0, r9
 8005dda:	f7ff fcaf 	bl	800573c <_free_r>
 8005dde:	4a19      	ldr	r2, [pc, #100]	; (8005e44 <_malloc_r+0x430>)
 8005de0:	f8da 3000 	ldr.w	r3, [sl]
 8005de4:	6811      	ldr	r1, [r2, #0]
 8005de6:	428b      	cmp	r3, r1
 8005de8:	bf88      	it	hi
 8005dea:	6013      	strhi	r3, [r2, #0]
 8005dec:	4a16      	ldr	r2, [pc, #88]	; (8005e48 <_malloc_r+0x434>)
 8005dee:	6811      	ldr	r1, [r2, #0]
 8005df0:	428b      	cmp	r3, r1
 8005df2:	bf88      	it	hi
 8005df4:	6013      	strhi	r3, [r2, #0]
 8005df6:	68ab      	ldr	r3, [r5, #8]
 8005df8:	685a      	ldr	r2, [r3, #4]
 8005dfa:	f022 0203 	bic.w	r2, r2, #3
 8005dfe:	4294      	cmp	r4, r2
 8005e00:	eba2 0304 	sub.w	r3, r2, r4
 8005e04:	d801      	bhi.n	8005e0a <_malloc_r+0x3f6>
 8005e06:	2b0f      	cmp	r3, #15
 8005e08:	dc04      	bgt.n	8005e14 <_malloc_r+0x400>
 8005e0a:	4648      	mov	r0, r9
 8005e0c:	f000 f836 	bl	8005e7c <__malloc_unlock>
 8005e10:	2600      	movs	r6, #0
 8005e12:	e00c      	b.n	8005e2e <_malloc_r+0x41a>
 8005e14:	68ae      	ldr	r6, [r5, #8]
 8005e16:	f044 0201 	orr.w	r2, r4, #1
 8005e1a:	4434      	add	r4, r6
 8005e1c:	f043 0301 	orr.w	r3, r3, #1
 8005e20:	6072      	str	r2, [r6, #4]
 8005e22:	60ac      	str	r4, [r5, #8]
 8005e24:	6063      	str	r3, [r4, #4]
 8005e26:	4648      	mov	r0, r9
 8005e28:	f000 f828 	bl	8005e7c <__malloc_unlock>
 8005e2c:	3608      	adds	r6, #8
 8005e2e:	4630      	mov	r0, r6
 8005e30:	b005      	add	sp, #20
 8005e32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005e36:	bf00      	nop
 8005e38:	200005a4 	.word	0x200005a4
 8005e3c:	20000578 	.word	0x20000578
 8005e40:	00000080 	.word	0x00000080
 8005e44:	200005a0 	.word	0x200005a0
 8005e48:	2000059c 	.word	0x2000059c
 8005e4c:	200005a8 	.word	0x200005a8
 8005e50:	0000007f 	.word	0x0000007f

08005e54 <memcpy>:
 8005e54:	b510      	push	{r4, lr}
 8005e56:	1e43      	subs	r3, r0, #1
 8005e58:	440a      	add	r2, r1
 8005e5a:	4291      	cmp	r1, r2
 8005e5c:	d004      	beq.n	8005e68 <memcpy+0x14>
 8005e5e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005e62:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005e66:	e7f8      	b.n	8005e5a <memcpy+0x6>
 8005e68:	bd10      	pop	{r4, pc}

08005e6a <memset>:
 8005e6a:	4402      	add	r2, r0
 8005e6c:	4603      	mov	r3, r0
 8005e6e:	4293      	cmp	r3, r2
 8005e70:	d002      	beq.n	8005e78 <memset+0xe>
 8005e72:	f803 1b01 	strb.w	r1, [r3], #1
 8005e76:	e7fa      	b.n	8005e6e <memset+0x4>
 8005e78:	4770      	bx	lr

08005e7a <__malloc_lock>:
 8005e7a:	4770      	bx	lr

08005e7c <__malloc_unlock>:
 8005e7c:	4770      	bx	lr

08005e7e <_Balloc>:
 8005e7e:	b570      	push	{r4, r5, r6, lr}
 8005e80:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8005e82:	4604      	mov	r4, r0
 8005e84:	460e      	mov	r6, r1
 8005e86:	b93d      	cbnz	r5, 8005e98 <_Balloc+0x1a>
 8005e88:	2010      	movs	r0, #16
 8005e8a:	f7ff fdbb 	bl	8005a04 <malloc>
 8005e8e:	6260      	str	r0, [r4, #36]	; 0x24
 8005e90:	6045      	str	r5, [r0, #4]
 8005e92:	6085      	str	r5, [r0, #8]
 8005e94:	6005      	str	r5, [r0, #0]
 8005e96:	60c5      	str	r5, [r0, #12]
 8005e98:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8005e9a:	68eb      	ldr	r3, [r5, #12]
 8005e9c:	b143      	cbz	r3, 8005eb0 <_Balloc+0x32>
 8005e9e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005ea0:	68db      	ldr	r3, [r3, #12]
 8005ea2:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8005ea6:	b178      	cbz	r0, 8005ec8 <_Balloc+0x4a>
 8005ea8:	6802      	ldr	r2, [r0, #0]
 8005eaa:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8005eae:	e017      	b.n	8005ee0 <_Balloc+0x62>
 8005eb0:	2221      	movs	r2, #33	; 0x21
 8005eb2:	2104      	movs	r1, #4
 8005eb4:	4620      	mov	r0, r4
 8005eb6:	f000 fbcf 	bl	8006658 <_calloc_r>
 8005eba:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005ebc:	60e8      	str	r0, [r5, #12]
 8005ebe:	68db      	ldr	r3, [r3, #12]
 8005ec0:	2b00      	cmp	r3, #0
 8005ec2:	d1ec      	bne.n	8005e9e <_Balloc+0x20>
 8005ec4:	2000      	movs	r0, #0
 8005ec6:	bd70      	pop	{r4, r5, r6, pc}
 8005ec8:	2101      	movs	r1, #1
 8005eca:	fa01 f506 	lsl.w	r5, r1, r6
 8005ece:	1d6a      	adds	r2, r5, #5
 8005ed0:	0092      	lsls	r2, r2, #2
 8005ed2:	4620      	mov	r0, r4
 8005ed4:	f000 fbc0 	bl	8006658 <_calloc_r>
 8005ed8:	2800      	cmp	r0, #0
 8005eda:	d0f3      	beq.n	8005ec4 <_Balloc+0x46>
 8005edc:	6046      	str	r6, [r0, #4]
 8005ede:	6085      	str	r5, [r0, #8]
 8005ee0:	2300      	movs	r3, #0
 8005ee2:	6103      	str	r3, [r0, #16]
 8005ee4:	60c3      	str	r3, [r0, #12]
 8005ee6:	bd70      	pop	{r4, r5, r6, pc}

08005ee8 <_Bfree>:
 8005ee8:	b570      	push	{r4, r5, r6, lr}
 8005eea:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8005eec:	4606      	mov	r6, r0
 8005eee:	460d      	mov	r5, r1
 8005ef0:	b93c      	cbnz	r4, 8005f02 <_Bfree+0x1a>
 8005ef2:	2010      	movs	r0, #16
 8005ef4:	f7ff fd86 	bl	8005a04 <malloc>
 8005ef8:	6270      	str	r0, [r6, #36]	; 0x24
 8005efa:	6044      	str	r4, [r0, #4]
 8005efc:	6084      	str	r4, [r0, #8]
 8005efe:	6004      	str	r4, [r0, #0]
 8005f00:	60c4      	str	r4, [r0, #12]
 8005f02:	b13d      	cbz	r5, 8005f14 <_Bfree+0x2c>
 8005f04:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8005f06:	686a      	ldr	r2, [r5, #4]
 8005f08:	68db      	ldr	r3, [r3, #12]
 8005f0a:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005f0e:	6029      	str	r1, [r5, #0]
 8005f10:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8005f14:	bd70      	pop	{r4, r5, r6, pc}

08005f16 <__multadd>:
 8005f16:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005f1a:	690d      	ldr	r5, [r1, #16]
 8005f1c:	461f      	mov	r7, r3
 8005f1e:	4606      	mov	r6, r0
 8005f20:	460c      	mov	r4, r1
 8005f22:	f101 0e14 	add.w	lr, r1, #20
 8005f26:	2300      	movs	r3, #0
 8005f28:	f8de 0000 	ldr.w	r0, [lr]
 8005f2c:	b281      	uxth	r1, r0
 8005f2e:	fb02 7101 	mla	r1, r2, r1, r7
 8005f32:	0c0f      	lsrs	r7, r1, #16
 8005f34:	0c00      	lsrs	r0, r0, #16
 8005f36:	fb02 7000 	mla	r0, r2, r0, r7
 8005f3a:	b289      	uxth	r1, r1
 8005f3c:	3301      	adds	r3, #1
 8005f3e:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8005f42:	429d      	cmp	r5, r3
 8005f44:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8005f48:	f84e 1b04 	str.w	r1, [lr], #4
 8005f4c:	dcec      	bgt.n	8005f28 <__multadd+0x12>
 8005f4e:	b1d7      	cbz	r7, 8005f86 <__multadd+0x70>
 8005f50:	68a3      	ldr	r3, [r4, #8]
 8005f52:	429d      	cmp	r5, r3
 8005f54:	db12      	blt.n	8005f7c <__multadd+0x66>
 8005f56:	6861      	ldr	r1, [r4, #4]
 8005f58:	4630      	mov	r0, r6
 8005f5a:	3101      	adds	r1, #1
 8005f5c:	f7ff ff8f 	bl	8005e7e <_Balloc>
 8005f60:	6922      	ldr	r2, [r4, #16]
 8005f62:	3202      	adds	r2, #2
 8005f64:	f104 010c 	add.w	r1, r4, #12
 8005f68:	4680      	mov	r8, r0
 8005f6a:	0092      	lsls	r2, r2, #2
 8005f6c:	300c      	adds	r0, #12
 8005f6e:	f7ff ff71 	bl	8005e54 <memcpy>
 8005f72:	4621      	mov	r1, r4
 8005f74:	4630      	mov	r0, r6
 8005f76:	f7ff ffb7 	bl	8005ee8 <_Bfree>
 8005f7a:	4644      	mov	r4, r8
 8005f7c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8005f80:	3501      	adds	r5, #1
 8005f82:	615f      	str	r7, [r3, #20]
 8005f84:	6125      	str	r5, [r4, #16]
 8005f86:	4620      	mov	r0, r4
 8005f88:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08005f8c <__hi0bits>:
 8005f8c:	0c03      	lsrs	r3, r0, #16
 8005f8e:	041b      	lsls	r3, r3, #16
 8005f90:	b913      	cbnz	r3, 8005f98 <__hi0bits+0xc>
 8005f92:	0400      	lsls	r0, r0, #16
 8005f94:	2310      	movs	r3, #16
 8005f96:	e000      	b.n	8005f9a <__hi0bits+0xe>
 8005f98:	2300      	movs	r3, #0
 8005f9a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8005f9e:	bf04      	itt	eq
 8005fa0:	0200      	lsleq	r0, r0, #8
 8005fa2:	3308      	addeq	r3, #8
 8005fa4:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8005fa8:	bf04      	itt	eq
 8005faa:	0100      	lsleq	r0, r0, #4
 8005fac:	3304      	addeq	r3, #4
 8005fae:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8005fb2:	bf04      	itt	eq
 8005fb4:	0080      	lsleq	r0, r0, #2
 8005fb6:	3302      	addeq	r3, #2
 8005fb8:	2800      	cmp	r0, #0
 8005fba:	db03      	blt.n	8005fc4 <__hi0bits+0x38>
 8005fbc:	0042      	lsls	r2, r0, #1
 8005fbe:	d503      	bpl.n	8005fc8 <__hi0bits+0x3c>
 8005fc0:	1c58      	adds	r0, r3, #1
 8005fc2:	4770      	bx	lr
 8005fc4:	4618      	mov	r0, r3
 8005fc6:	4770      	bx	lr
 8005fc8:	2020      	movs	r0, #32
 8005fca:	4770      	bx	lr

08005fcc <__lo0bits>:
 8005fcc:	6803      	ldr	r3, [r0, #0]
 8005fce:	f013 0207 	ands.w	r2, r3, #7
 8005fd2:	d00b      	beq.n	8005fec <__lo0bits+0x20>
 8005fd4:	07d9      	lsls	r1, r3, #31
 8005fd6:	d422      	bmi.n	800601e <__lo0bits+0x52>
 8005fd8:	079a      	lsls	r2, r3, #30
 8005fda:	bf4b      	itete	mi
 8005fdc:	085b      	lsrmi	r3, r3, #1
 8005fde:	089b      	lsrpl	r3, r3, #2
 8005fe0:	6003      	strmi	r3, [r0, #0]
 8005fe2:	6003      	strpl	r3, [r0, #0]
 8005fe4:	bf4c      	ite	mi
 8005fe6:	2001      	movmi	r0, #1
 8005fe8:	2002      	movpl	r0, #2
 8005fea:	4770      	bx	lr
 8005fec:	b299      	uxth	r1, r3
 8005fee:	b909      	cbnz	r1, 8005ff4 <__lo0bits+0x28>
 8005ff0:	0c1b      	lsrs	r3, r3, #16
 8005ff2:	2210      	movs	r2, #16
 8005ff4:	f013 0fff 	tst.w	r3, #255	; 0xff
 8005ff8:	bf04      	itt	eq
 8005ffa:	0a1b      	lsreq	r3, r3, #8
 8005ffc:	3208      	addeq	r2, #8
 8005ffe:	0719      	lsls	r1, r3, #28
 8006000:	bf04      	itt	eq
 8006002:	091b      	lsreq	r3, r3, #4
 8006004:	3204      	addeq	r2, #4
 8006006:	0799      	lsls	r1, r3, #30
 8006008:	bf04      	itt	eq
 800600a:	089b      	lsreq	r3, r3, #2
 800600c:	3202      	addeq	r2, #2
 800600e:	07d9      	lsls	r1, r3, #31
 8006010:	d402      	bmi.n	8006018 <__lo0bits+0x4c>
 8006012:	085b      	lsrs	r3, r3, #1
 8006014:	d005      	beq.n	8006022 <__lo0bits+0x56>
 8006016:	3201      	adds	r2, #1
 8006018:	6003      	str	r3, [r0, #0]
 800601a:	4610      	mov	r0, r2
 800601c:	4770      	bx	lr
 800601e:	2000      	movs	r0, #0
 8006020:	4770      	bx	lr
 8006022:	2020      	movs	r0, #32
 8006024:	4770      	bx	lr

08006026 <__i2b>:
 8006026:	b510      	push	{r4, lr}
 8006028:	460c      	mov	r4, r1
 800602a:	2101      	movs	r1, #1
 800602c:	f7ff ff27 	bl	8005e7e <_Balloc>
 8006030:	2201      	movs	r2, #1
 8006032:	6144      	str	r4, [r0, #20]
 8006034:	6102      	str	r2, [r0, #16]
 8006036:	bd10      	pop	{r4, pc}

08006038 <__multiply>:
 8006038:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800603c:	4614      	mov	r4, r2
 800603e:	690a      	ldr	r2, [r1, #16]
 8006040:	6923      	ldr	r3, [r4, #16]
 8006042:	429a      	cmp	r2, r3
 8006044:	bfb8      	it	lt
 8006046:	460b      	movlt	r3, r1
 8006048:	4688      	mov	r8, r1
 800604a:	bfbc      	itt	lt
 800604c:	46a0      	movlt	r8, r4
 800604e:	461c      	movlt	r4, r3
 8006050:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8006054:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8006058:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800605c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8006060:	eb07 0609 	add.w	r6, r7, r9
 8006064:	429e      	cmp	r6, r3
 8006066:	bfc8      	it	gt
 8006068:	3101      	addgt	r1, #1
 800606a:	f7ff ff08 	bl	8005e7e <_Balloc>
 800606e:	f100 0514 	add.w	r5, r0, #20
 8006072:	eb05 0c86 	add.w	ip, r5, r6, lsl #2
 8006076:	462b      	mov	r3, r5
 8006078:	2200      	movs	r2, #0
 800607a:	4563      	cmp	r3, ip
 800607c:	d202      	bcs.n	8006084 <__multiply+0x4c>
 800607e:	f843 2b04 	str.w	r2, [r3], #4
 8006082:	e7fa      	b.n	800607a <__multiply+0x42>
 8006084:	f104 0214 	add.w	r2, r4, #20
 8006088:	f108 0114 	add.w	r1, r8, #20
 800608c:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8006090:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8006094:	9300      	str	r3, [sp, #0]
 8006096:	9b00      	ldr	r3, [sp, #0]
 8006098:	9201      	str	r2, [sp, #4]
 800609a:	4293      	cmp	r3, r2
 800609c:	d957      	bls.n	800614e <__multiply+0x116>
 800609e:	f8b2 b000 	ldrh.w	fp, [r2]
 80060a2:	f1bb 0f00 	cmp.w	fp, #0
 80060a6:	d023      	beq.n	80060f0 <__multiply+0xb8>
 80060a8:	4689      	mov	r9, r1
 80060aa:	46ae      	mov	lr, r5
 80060ac:	f04f 0800 	mov.w	r8, #0
 80060b0:	f859 4b04 	ldr.w	r4, [r9], #4
 80060b4:	f8be a000 	ldrh.w	sl, [lr]
 80060b8:	b2a3      	uxth	r3, r4
 80060ba:	fb0b a303 	mla	r3, fp, r3, sl
 80060be:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 80060c2:	f8de 4000 	ldr.w	r4, [lr]
 80060c6:	4443      	add	r3, r8
 80060c8:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80060cc:	fb0b 840a 	mla	r4, fp, sl, r8
 80060d0:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 80060d4:	46f2      	mov	sl, lr
 80060d6:	b29b      	uxth	r3, r3
 80060d8:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80060dc:	454f      	cmp	r7, r9
 80060de:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80060e2:	f84a 3b04 	str.w	r3, [sl], #4
 80060e6:	d901      	bls.n	80060ec <__multiply+0xb4>
 80060e8:	46d6      	mov	lr, sl
 80060ea:	e7e1      	b.n	80060b0 <__multiply+0x78>
 80060ec:	f8ce 8004 	str.w	r8, [lr, #4]
 80060f0:	9b01      	ldr	r3, [sp, #4]
 80060f2:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 80060f6:	3204      	adds	r2, #4
 80060f8:	f1ba 0f00 	cmp.w	sl, #0
 80060fc:	d021      	beq.n	8006142 <__multiply+0x10a>
 80060fe:	682b      	ldr	r3, [r5, #0]
 8006100:	462c      	mov	r4, r5
 8006102:	4689      	mov	r9, r1
 8006104:	f04f 0800 	mov.w	r8, #0
 8006108:	f8b9 e000 	ldrh.w	lr, [r9]
 800610c:	f8b4 b002 	ldrh.w	fp, [r4, #2]
 8006110:	fb0a be0e 	mla	lr, sl, lr, fp
 8006114:	44f0      	add	r8, lr
 8006116:	46a3      	mov	fp, r4
 8006118:	b29b      	uxth	r3, r3
 800611a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800611e:	f84b 3b04 	str.w	r3, [fp], #4
 8006122:	f859 3b04 	ldr.w	r3, [r9], #4
 8006126:	f8b4 e004 	ldrh.w	lr, [r4, #4]
 800612a:	0c1b      	lsrs	r3, r3, #16
 800612c:	fb0a e303 	mla	r3, sl, r3, lr
 8006130:	eb03 4318 	add.w	r3, r3, r8, lsr #16
 8006134:	454f      	cmp	r7, r9
 8006136:	ea4f 4813 	mov.w	r8, r3, lsr #16
 800613a:	d901      	bls.n	8006140 <__multiply+0x108>
 800613c:	465c      	mov	r4, fp
 800613e:	e7e3      	b.n	8006108 <__multiply+0xd0>
 8006140:	6063      	str	r3, [r4, #4]
 8006142:	3504      	adds	r5, #4
 8006144:	e7a7      	b.n	8006096 <__multiply+0x5e>
 8006146:	f85c 3d04 	ldr.w	r3, [ip, #-4]!
 800614a:	b913      	cbnz	r3, 8006152 <__multiply+0x11a>
 800614c:	3e01      	subs	r6, #1
 800614e:	2e00      	cmp	r6, #0
 8006150:	dcf9      	bgt.n	8006146 <__multiply+0x10e>
 8006152:	6106      	str	r6, [r0, #16]
 8006154:	b003      	add	sp, #12
 8006156:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

0800615c <__pow5mult>:
 800615c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006160:	4615      	mov	r5, r2
 8006162:	f012 0203 	ands.w	r2, r2, #3
 8006166:	4606      	mov	r6, r0
 8006168:	460f      	mov	r7, r1
 800616a:	d007      	beq.n	800617c <__pow5mult+0x20>
 800616c:	3a01      	subs	r2, #1
 800616e:	4c21      	ldr	r4, [pc, #132]	; (80061f4 <__pow5mult+0x98>)
 8006170:	2300      	movs	r3, #0
 8006172:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006176:	f7ff fece 	bl	8005f16 <__multadd>
 800617a:	4607      	mov	r7, r0
 800617c:	10ad      	asrs	r5, r5, #2
 800617e:	d036      	beq.n	80061ee <__pow5mult+0x92>
 8006180:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8006182:	b93c      	cbnz	r4, 8006194 <__pow5mult+0x38>
 8006184:	2010      	movs	r0, #16
 8006186:	f7ff fc3d 	bl	8005a04 <malloc>
 800618a:	6270      	str	r0, [r6, #36]	; 0x24
 800618c:	6044      	str	r4, [r0, #4]
 800618e:	6084      	str	r4, [r0, #8]
 8006190:	6004      	str	r4, [r0, #0]
 8006192:	60c4      	str	r4, [r0, #12]
 8006194:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8006198:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800619c:	b94c      	cbnz	r4, 80061b2 <__pow5mult+0x56>
 800619e:	f240 2171 	movw	r1, #625	; 0x271
 80061a2:	4630      	mov	r0, r6
 80061a4:	f7ff ff3f 	bl	8006026 <__i2b>
 80061a8:	2300      	movs	r3, #0
 80061aa:	f8c8 0008 	str.w	r0, [r8, #8]
 80061ae:	4604      	mov	r4, r0
 80061b0:	6003      	str	r3, [r0, #0]
 80061b2:	f04f 0800 	mov.w	r8, #0
 80061b6:	07eb      	lsls	r3, r5, #31
 80061b8:	d50a      	bpl.n	80061d0 <__pow5mult+0x74>
 80061ba:	4639      	mov	r1, r7
 80061bc:	4622      	mov	r2, r4
 80061be:	4630      	mov	r0, r6
 80061c0:	f7ff ff3a 	bl	8006038 <__multiply>
 80061c4:	4639      	mov	r1, r7
 80061c6:	4681      	mov	r9, r0
 80061c8:	4630      	mov	r0, r6
 80061ca:	f7ff fe8d 	bl	8005ee8 <_Bfree>
 80061ce:	464f      	mov	r7, r9
 80061d0:	106d      	asrs	r5, r5, #1
 80061d2:	d00c      	beq.n	80061ee <__pow5mult+0x92>
 80061d4:	6820      	ldr	r0, [r4, #0]
 80061d6:	b108      	cbz	r0, 80061dc <__pow5mult+0x80>
 80061d8:	4604      	mov	r4, r0
 80061da:	e7ec      	b.n	80061b6 <__pow5mult+0x5a>
 80061dc:	4622      	mov	r2, r4
 80061de:	4621      	mov	r1, r4
 80061e0:	4630      	mov	r0, r6
 80061e2:	f7ff ff29 	bl	8006038 <__multiply>
 80061e6:	6020      	str	r0, [r4, #0]
 80061e8:	f8c0 8000 	str.w	r8, [r0]
 80061ec:	e7f4      	b.n	80061d8 <__pow5mult+0x7c>
 80061ee:	4638      	mov	r0, r7
 80061f0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80061f4:	08007340 	.word	0x08007340

080061f8 <__lshift>:
 80061f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80061fc:	460c      	mov	r4, r1
 80061fe:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006202:	6926      	ldr	r6, [r4, #16]
 8006204:	6849      	ldr	r1, [r1, #4]
 8006206:	68a3      	ldr	r3, [r4, #8]
 8006208:	4456      	add	r6, sl
 800620a:	4607      	mov	r7, r0
 800620c:	4691      	mov	r9, r2
 800620e:	1c75      	adds	r5, r6, #1
 8006210:	42ab      	cmp	r3, r5
 8006212:	da02      	bge.n	800621a <__lshift+0x22>
 8006214:	3101      	adds	r1, #1
 8006216:	005b      	lsls	r3, r3, #1
 8006218:	e7fa      	b.n	8006210 <__lshift+0x18>
 800621a:	4638      	mov	r0, r7
 800621c:	f7ff fe2f 	bl	8005e7e <_Balloc>
 8006220:	2300      	movs	r3, #0
 8006222:	4680      	mov	r8, r0
 8006224:	f100 0114 	add.w	r1, r0, #20
 8006228:	461a      	mov	r2, r3
 800622a:	4553      	cmp	r3, sl
 800622c:	da03      	bge.n	8006236 <__lshift+0x3e>
 800622e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8006232:	3301      	adds	r3, #1
 8006234:	e7f9      	b.n	800622a <__lshift+0x32>
 8006236:	ea2a 73ea 	bic.w	r3, sl, sl, asr #31
 800623a:	6920      	ldr	r0, [r4, #16]
 800623c:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 8006240:	f019 091f 	ands.w	r9, r9, #31
 8006244:	f104 0114 	add.w	r1, r4, #20
 8006248:	eb01 0e80 	add.w	lr, r1, r0, lsl #2
 800624c:	d014      	beq.n	8006278 <__lshift+0x80>
 800624e:	f1c9 0c20 	rsb	ip, r9, #32
 8006252:	2200      	movs	r2, #0
 8006254:	6808      	ldr	r0, [r1, #0]
 8006256:	fa00 f009 	lsl.w	r0, r0, r9
 800625a:	4302      	orrs	r2, r0
 800625c:	469a      	mov	sl, r3
 800625e:	f843 2b04 	str.w	r2, [r3], #4
 8006262:	f851 2b04 	ldr.w	r2, [r1], #4
 8006266:	458e      	cmp	lr, r1
 8006268:	fa22 f20c 	lsr.w	r2, r2, ip
 800626c:	d8f2      	bhi.n	8006254 <__lshift+0x5c>
 800626e:	f8ca 2004 	str.w	r2, [sl, #4]
 8006272:	b142      	cbz	r2, 8006286 <__lshift+0x8e>
 8006274:	1cb5      	adds	r5, r6, #2
 8006276:	e006      	b.n	8006286 <__lshift+0x8e>
 8006278:	3b04      	subs	r3, #4
 800627a:	f851 2b04 	ldr.w	r2, [r1], #4
 800627e:	f843 2f04 	str.w	r2, [r3, #4]!
 8006282:	458e      	cmp	lr, r1
 8006284:	d8f9      	bhi.n	800627a <__lshift+0x82>
 8006286:	3d01      	subs	r5, #1
 8006288:	4638      	mov	r0, r7
 800628a:	f8c8 5010 	str.w	r5, [r8, #16]
 800628e:	4621      	mov	r1, r4
 8006290:	f7ff fe2a 	bl	8005ee8 <_Bfree>
 8006294:	4640      	mov	r0, r8
 8006296:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800629a <__mcmp>:
 800629a:	6903      	ldr	r3, [r0, #16]
 800629c:	690a      	ldr	r2, [r1, #16]
 800629e:	1a9b      	subs	r3, r3, r2
 80062a0:	b510      	push	{r4, lr}
 80062a2:	d111      	bne.n	80062c8 <__mcmp+0x2e>
 80062a4:	0092      	lsls	r2, r2, #2
 80062a6:	3014      	adds	r0, #20
 80062a8:	3114      	adds	r1, #20
 80062aa:	1883      	adds	r3, r0, r2
 80062ac:	440a      	add	r2, r1
 80062ae:	f853 4d04 	ldr.w	r4, [r3, #-4]!
 80062b2:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 80062b6:	428c      	cmp	r4, r1
 80062b8:	d002      	beq.n	80062c0 <__mcmp+0x26>
 80062ba:	d307      	bcc.n	80062cc <__mcmp+0x32>
 80062bc:	2001      	movs	r0, #1
 80062be:	bd10      	pop	{r4, pc}
 80062c0:	4298      	cmp	r0, r3
 80062c2:	d3f4      	bcc.n	80062ae <__mcmp+0x14>
 80062c4:	2000      	movs	r0, #0
 80062c6:	bd10      	pop	{r4, pc}
 80062c8:	4618      	mov	r0, r3
 80062ca:	bd10      	pop	{r4, pc}
 80062cc:	f04f 30ff 	mov.w	r0, #4294967295
 80062d0:	bd10      	pop	{r4, pc}

080062d2 <__mdiff>:
 80062d2:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80062d6:	460c      	mov	r4, r1
 80062d8:	4607      	mov	r7, r0
 80062da:	4611      	mov	r1, r2
 80062dc:	4620      	mov	r0, r4
 80062de:	4615      	mov	r5, r2
 80062e0:	f7ff ffdb 	bl	800629a <__mcmp>
 80062e4:	1e06      	subs	r6, r0, #0
 80062e6:	d108      	bne.n	80062fa <__mdiff+0x28>
 80062e8:	4631      	mov	r1, r6
 80062ea:	4638      	mov	r0, r7
 80062ec:	f7ff fdc7 	bl	8005e7e <_Balloc>
 80062f0:	2301      	movs	r3, #1
 80062f2:	6103      	str	r3, [r0, #16]
 80062f4:	6146      	str	r6, [r0, #20]
 80062f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80062fa:	bfbc      	itt	lt
 80062fc:	4623      	movlt	r3, r4
 80062fe:	462c      	movlt	r4, r5
 8006300:	4638      	mov	r0, r7
 8006302:	6861      	ldr	r1, [r4, #4]
 8006304:	bfba      	itte	lt
 8006306:	461d      	movlt	r5, r3
 8006308:	2601      	movlt	r6, #1
 800630a:	2600      	movge	r6, #0
 800630c:	f7ff fdb7 	bl	8005e7e <_Balloc>
 8006310:	692b      	ldr	r3, [r5, #16]
 8006312:	60c6      	str	r6, [r0, #12]
 8006314:	6926      	ldr	r6, [r4, #16]
 8006316:	f105 0914 	add.w	r9, r5, #20
 800631a:	3414      	adds	r4, #20
 800631c:	eb04 0786 	add.w	r7, r4, r6, lsl #2
 8006320:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8006324:	f100 0514 	add.w	r5, r0, #20
 8006328:	f04f 0c00 	mov.w	ip, #0
 800632c:	f854 3b04 	ldr.w	r3, [r4], #4
 8006330:	f859 2b04 	ldr.w	r2, [r9], #4
 8006334:	fa1c f183 	uxtah	r1, ip, r3
 8006338:	fa1f fe82 	uxth.w	lr, r2
 800633c:	0c12      	lsrs	r2, r2, #16
 800633e:	ebce 0101 	rsb	r1, lr, r1
 8006342:	ebc2 4313 	rsb	r3, r2, r3, lsr #16
 8006346:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800634a:	b289      	uxth	r1, r1
 800634c:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8006350:	45c8      	cmp	r8, r9
 8006352:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8006356:	46a6      	mov	lr, r4
 8006358:	f845 3b04 	str.w	r3, [r5], #4
 800635c:	d8e6      	bhi.n	800632c <__mdiff+0x5a>
 800635e:	45be      	cmp	lr, r7
 8006360:	d20e      	bcs.n	8006380 <__mdiff+0xae>
 8006362:	f85e 1b04 	ldr.w	r1, [lr], #4
 8006366:	fa1c f281 	uxtah	r2, ip, r1
 800636a:	1413      	asrs	r3, r2, #16
 800636c:	eb03 4311 	add.w	r3, r3, r1, lsr #16
 8006370:	b292      	uxth	r2, r2
 8006372:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8006376:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800637a:	f845 2b04 	str.w	r2, [r5], #4
 800637e:	e7ee      	b.n	800635e <__mdiff+0x8c>
 8006380:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8006384:	b90b      	cbnz	r3, 800638a <__mdiff+0xb8>
 8006386:	3e01      	subs	r6, #1
 8006388:	e7fa      	b.n	8006380 <__mdiff+0xae>
 800638a:	6106      	str	r6, [r0, #16]
 800638c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08006390 <__d2b>:
 8006390:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006394:	460e      	mov	r6, r1
 8006396:	2101      	movs	r1, #1
 8006398:	ec59 8b10 	vmov	r8, r9, d0
 800639c:	4615      	mov	r5, r2
 800639e:	f7ff fd6e 	bl	8005e7e <_Balloc>
 80063a2:	f3c9 540a 	ubfx	r4, r9, #20, #11
 80063a6:	4607      	mov	r7, r0
 80063a8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80063ac:	b10c      	cbz	r4, 80063b2 <__d2b+0x22>
 80063ae:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80063b2:	9301      	str	r3, [sp, #4]
 80063b4:	f1b8 0f00 	cmp.w	r8, #0
 80063b8:	d019      	beq.n	80063ee <__d2b+0x5e>
 80063ba:	a802      	add	r0, sp, #8
 80063bc:	f840 8d08 	str.w	r8, [r0, #-8]!
 80063c0:	f7ff fe04 	bl	8005fcc <__lo0bits>
 80063c4:	9b00      	ldr	r3, [sp, #0]
 80063c6:	b148      	cbz	r0, 80063dc <__d2b+0x4c>
 80063c8:	9a01      	ldr	r2, [sp, #4]
 80063ca:	f1c0 0120 	rsb	r1, r0, #32
 80063ce:	fa02 f101 	lsl.w	r1, r2, r1
 80063d2:	430b      	orrs	r3, r1
 80063d4:	40c2      	lsrs	r2, r0
 80063d6:	617b      	str	r3, [r7, #20]
 80063d8:	9201      	str	r2, [sp, #4]
 80063da:	e000      	b.n	80063de <__d2b+0x4e>
 80063dc:	617b      	str	r3, [r7, #20]
 80063de:	9b01      	ldr	r3, [sp, #4]
 80063e0:	61bb      	str	r3, [r7, #24]
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	bf14      	ite	ne
 80063e6:	2102      	movne	r1, #2
 80063e8:	2101      	moveq	r1, #1
 80063ea:	6139      	str	r1, [r7, #16]
 80063ec:	e007      	b.n	80063fe <__d2b+0x6e>
 80063ee:	a801      	add	r0, sp, #4
 80063f0:	f7ff fdec 	bl	8005fcc <__lo0bits>
 80063f4:	9b01      	ldr	r3, [sp, #4]
 80063f6:	617b      	str	r3, [r7, #20]
 80063f8:	2101      	movs	r1, #1
 80063fa:	6139      	str	r1, [r7, #16]
 80063fc:	3020      	adds	r0, #32
 80063fe:	b134      	cbz	r4, 800640e <__d2b+0x7e>
 8006400:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8006404:	4404      	add	r4, r0
 8006406:	6034      	str	r4, [r6, #0]
 8006408:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800640c:	e009      	b.n	8006422 <__d2b+0x92>
 800640e:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8006412:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8006416:	6030      	str	r0, [r6, #0]
 8006418:	6918      	ldr	r0, [r3, #16]
 800641a:	f7ff fdb7 	bl	8005f8c <__hi0bits>
 800641e:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8006422:	6028      	str	r0, [r5, #0]
 8006424:	4638      	mov	r0, r7
 8006426:	b003      	add	sp, #12
 8006428:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0800642c <_sbrk_r>:
 800642c:	b538      	push	{r3, r4, r5, lr}
 800642e:	4c06      	ldr	r4, [pc, #24]	; (8006448 <_sbrk_r+0x1c>)
 8006430:	2300      	movs	r3, #0
 8006432:	4605      	mov	r5, r0
 8006434:	4608      	mov	r0, r1
 8006436:	6023      	str	r3, [r4, #0]
 8006438:	f000 fe02 	bl	8007040 <_sbrk>
 800643c:	1c43      	adds	r3, r0, #1
 800643e:	d102      	bne.n	8006446 <_sbrk_r+0x1a>
 8006440:	6823      	ldr	r3, [r4, #0]
 8006442:	b103      	cbz	r3, 8006446 <_sbrk_r+0x1a>
 8006444:	602b      	str	r3, [r5, #0]
 8006446:	bd38      	pop	{r3, r4, r5, pc}
 8006448:	2000062c 	.word	0x2000062c

0800644c <__sread>:
 800644c:	b510      	push	{r4, lr}
 800644e:	460c      	mov	r4, r1
 8006450:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006454:	f000 fb7a 	bl	8006b4c <_read_r>
 8006458:	2800      	cmp	r0, #0
 800645a:	bfab      	itete	ge
 800645c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800645e:	89a3      	ldrhlt	r3, [r4, #12]
 8006460:	181b      	addge	r3, r3, r0
 8006462:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006466:	bfac      	ite	ge
 8006468:	6563      	strge	r3, [r4, #84]	; 0x54
 800646a:	81a3      	strhlt	r3, [r4, #12]
 800646c:	bd10      	pop	{r4, pc}

0800646e <__swrite>:
 800646e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006472:	461f      	mov	r7, r3
 8006474:	898b      	ldrh	r3, [r1, #12]
 8006476:	05db      	lsls	r3, r3, #23
 8006478:	4605      	mov	r5, r0
 800647a:	460c      	mov	r4, r1
 800647c:	4616      	mov	r6, r2
 800647e:	d505      	bpl.n	800648c <__swrite+0x1e>
 8006480:	2302      	movs	r3, #2
 8006482:	2200      	movs	r2, #0
 8006484:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006488:	f000 fb32 	bl	8006af0 <_lseek_r>
 800648c:	89a3      	ldrh	r3, [r4, #12]
 800648e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006492:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006496:	81a3      	strh	r3, [r4, #12]
 8006498:	4632      	mov	r2, r6
 800649a:	463b      	mov	r3, r7
 800649c:	4628      	mov	r0, r5
 800649e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80064a2:	f000 b8c7 	b.w	8006634 <_write_r>

080064a6 <__sseek>:
 80064a6:	b510      	push	{r4, lr}
 80064a8:	460c      	mov	r4, r1
 80064aa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80064ae:	f000 fb1f 	bl	8006af0 <_lseek_r>
 80064b2:	1c43      	adds	r3, r0, #1
 80064b4:	89a3      	ldrh	r3, [r4, #12]
 80064b6:	bf15      	itete	ne
 80064b8:	6560      	strne	r0, [r4, #84]	; 0x54
 80064ba:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80064be:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80064c2:	81a3      	strheq	r3, [r4, #12]
 80064c4:	bf18      	it	ne
 80064c6:	81a3      	strhne	r3, [r4, #12]
 80064c8:	bd10      	pop	{r4, pc}

080064ca <__sclose>:
 80064ca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80064ce:	f000 b8f1 	b.w	80066b4 <_close_r>

080064d2 <__ssprint_r>:
 80064d2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80064d6:	4693      	mov	fp, r2
 80064d8:	6892      	ldr	r2, [r2, #8]
 80064da:	4681      	mov	r9, r0
 80064dc:	460c      	mov	r4, r1
 80064de:	b34a      	cbz	r2, 8006534 <__ssprint_r+0x62>
 80064e0:	2300      	movs	r3, #0
 80064e2:	f8db a000 	ldr.w	sl, [fp]
 80064e6:	9301      	str	r3, [sp, #4]
 80064e8:	461f      	mov	r7, r3
 80064ea:	e006      	b.n	80064fa <__ssprint_r+0x28>
 80064ec:	f8da 3000 	ldr.w	r3, [sl]
 80064f0:	f8da 7004 	ldr.w	r7, [sl, #4]
 80064f4:	9301      	str	r3, [sp, #4]
 80064f6:	f10a 0a08 	add.w	sl, sl, #8
 80064fa:	2f00      	cmp	r7, #0
 80064fc:	d0f6      	beq.n	80064ec <__ssprint_r+0x1a>
 80064fe:	68a6      	ldr	r6, [r4, #8]
 8006500:	42b7      	cmp	r7, r6
 8006502:	d360      	bcc.n	80065c6 <__ssprint_r+0xf4>
 8006504:	89a0      	ldrh	r0, [r4, #12]
 8006506:	f410 6f90 	tst.w	r0, #1152	; 0x480
 800650a:	d117      	bne.n	800653c <__ssprint_r+0x6a>
 800650c:	42b7      	cmp	r7, r6
 800650e:	d35a      	bcc.n	80065c6 <__ssprint_r+0xf4>
 8006510:	4632      	mov	r2, r6
 8006512:	9901      	ldr	r1, [sp, #4]
 8006514:	6820      	ldr	r0, [r4, #0]
 8006516:	f000 fafd 	bl	8006b14 <memmove>
 800651a:	68a2      	ldr	r2, [r4, #8]
 800651c:	1b92      	subs	r2, r2, r6
 800651e:	60a2      	str	r2, [r4, #8]
 8006520:	6822      	ldr	r2, [r4, #0]
 8006522:	4416      	add	r6, r2
 8006524:	f8db 2008 	ldr.w	r2, [fp, #8]
 8006528:	6026      	str	r6, [r4, #0]
 800652a:	1bd7      	subs	r7, r2, r7
 800652c:	f8cb 7008 	str.w	r7, [fp, #8]
 8006530:	2f00      	cmp	r7, #0
 8006532:	d1db      	bne.n	80064ec <__ssprint_r+0x1a>
 8006534:	2000      	movs	r0, #0
 8006536:	f8cb 0004 	str.w	r0, [fp, #4]
 800653a:	e046      	b.n	80065ca <__ssprint_r+0xf8>
 800653c:	6825      	ldr	r5, [r4, #0]
 800653e:	6921      	ldr	r1, [r4, #16]
 8006540:	ebc1 0805 	rsb	r8, r1, r5
 8006544:	f108 0201 	add.w	r2, r8, #1
 8006548:	6965      	ldr	r5, [r4, #20]
 800654a:	443a      	add	r2, r7
 800654c:	2302      	movs	r3, #2
 800654e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006552:	fb95 f5f3 	sdiv	r5, r5, r3
 8006556:	4295      	cmp	r5, r2
 8006558:	bf38      	it	cc
 800655a:	4615      	movcc	r5, r2
 800655c:	0543      	lsls	r3, r0, #21
 800655e:	d510      	bpl.n	8006582 <__ssprint_r+0xb0>
 8006560:	4629      	mov	r1, r5
 8006562:	4648      	mov	r0, r9
 8006564:	f7ff fa56 	bl	8005a14 <_malloc_r>
 8006568:	4606      	mov	r6, r0
 800656a:	b1a0      	cbz	r0, 8006596 <__ssprint_r+0xc4>
 800656c:	4642      	mov	r2, r8
 800656e:	6921      	ldr	r1, [r4, #16]
 8006570:	f7ff fc70 	bl	8005e54 <memcpy>
 8006574:	89a2      	ldrh	r2, [r4, #12]
 8006576:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 800657a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800657e:	81a2      	strh	r2, [r4, #12]
 8006580:	e018      	b.n	80065b4 <__ssprint_r+0xe2>
 8006582:	462a      	mov	r2, r5
 8006584:	4648      	mov	r0, r9
 8006586:	f000 faf3 	bl	8006b70 <_realloc_r>
 800658a:	4606      	mov	r6, r0
 800658c:	b990      	cbnz	r0, 80065b4 <__ssprint_r+0xe2>
 800658e:	6921      	ldr	r1, [r4, #16]
 8006590:	4648      	mov	r0, r9
 8006592:	f7ff f8d3 	bl	800573c <_free_r>
 8006596:	220c      	movs	r2, #12
 8006598:	f8c9 2000 	str.w	r2, [r9]
 800659c:	89a2      	ldrh	r2, [r4, #12]
 800659e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80065a2:	81a2      	strh	r2, [r4, #12]
 80065a4:	2200      	movs	r2, #0
 80065a6:	f8cb 2008 	str.w	r2, [fp, #8]
 80065aa:	f8cb 2004 	str.w	r2, [fp, #4]
 80065ae:	f04f 30ff 	mov.w	r0, #4294967295
 80065b2:	e00a      	b.n	80065ca <__ssprint_r+0xf8>
 80065b4:	6126      	str	r6, [r4, #16]
 80065b6:	6165      	str	r5, [r4, #20]
 80065b8:	4446      	add	r6, r8
 80065ba:	ebc8 0505 	rsb	r5, r8, r5
 80065be:	6026      	str	r6, [r4, #0]
 80065c0:	60a5      	str	r5, [r4, #8]
 80065c2:	463e      	mov	r6, r7
 80065c4:	e7a2      	b.n	800650c <__ssprint_r+0x3a>
 80065c6:	463e      	mov	r6, r7
 80065c8:	e7a2      	b.n	8006510 <__ssprint_r+0x3e>
 80065ca:	b003      	add	sp, #12
 80065cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080065d0 <__sprint_r>:
 80065d0:	6893      	ldr	r3, [r2, #8]
 80065d2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80065d6:	4680      	mov	r8, r0
 80065d8:	460f      	mov	r7, r1
 80065da:	4614      	mov	r4, r2
 80065dc:	b91b      	cbnz	r3, 80065e6 <__sprint_r+0x16>
 80065de:	6053      	str	r3, [r2, #4]
 80065e0:	4618      	mov	r0, r3
 80065e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80065e6:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 80065e8:	049d      	lsls	r5, r3, #18
 80065ea:	d51c      	bpl.n	8006626 <__sprint_r+0x56>
 80065ec:	6815      	ldr	r5, [r2, #0]
 80065ee:	68a0      	ldr	r0, [r4, #8]
 80065f0:	3508      	adds	r5, #8
 80065f2:	b1d0      	cbz	r0, 800662a <__sprint_r+0x5a>
 80065f4:	f855 6c04 	ldr.w	r6, [r5, #-4]
 80065f8:	f855 ac08 	ldr.w	sl, [r5, #-8]
 80065fc:	08b6      	lsrs	r6, r6, #2
 80065fe:	f04f 0900 	mov.w	r9, #0
 8006602:	454e      	cmp	r6, r9
 8006604:	dd0a      	ble.n	800661c <__sprint_r+0x4c>
 8006606:	463a      	mov	r2, r7
 8006608:	f85a 1029 	ldr.w	r1, [sl, r9, lsl #2]
 800660c:	4640      	mov	r0, r8
 800660e:	f000 f8f2 	bl	80067f6 <_fputwc_r>
 8006612:	1c43      	adds	r3, r0, #1
 8006614:	d009      	beq.n	800662a <__sprint_r+0x5a>
 8006616:	f109 0901 	add.w	r9, r9, #1
 800661a:	e7f2      	b.n	8006602 <__sprint_r+0x32>
 800661c:	68a3      	ldr	r3, [r4, #8]
 800661e:	eba3 0686 	sub.w	r6, r3, r6, lsl #2
 8006622:	60a6      	str	r6, [r4, #8]
 8006624:	e7e3      	b.n	80065ee <__sprint_r+0x1e>
 8006626:	f000 f909 	bl	800683c <__sfvwrite_r>
 800662a:	2300      	movs	r3, #0
 800662c:	60a3      	str	r3, [r4, #8]
 800662e:	6063      	str	r3, [r4, #4]
 8006630:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08006634 <_write_r>:
 8006634:	b538      	push	{r3, r4, r5, lr}
 8006636:	4c07      	ldr	r4, [pc, #28]	; (8006654 <_write_r+0x20>)
 8006638:	4605      	mov	r5, r0
 800663a:	4608      	mov	r0, r1
 800663c:	4611      	mov	r1, r2
 800663e:	2200      	movs	r2, #0
 8006640:	6022      	str	r2, [r4, #0]
 8006642:	461a      	mov	r2, r3
 8006644:	f000 fd0a 	bl	800705c <_write>
 8006648:	1c43      	adds	r3, r0, #1
 800664a:	d102      	bne.n	8006652 <_write_r+0x1e>
 800664c:	6823      	ldr	r3, [r4, #0]
 800664e:	b103      	cbz	r3, 8006652 <_write_r+0x1e>
 8006650:	602b      	str	r3, [r5, #0]
 8006652:	bd38      	pop	{r3, r4, r5, pc}
 8006654:	2000062c 	.word	0x2000062c

08006658 <_calloc_r>:
 8006658:	b510      	push	{r4, lr}
 800665a:	4351      	muls	r1, r2
 800665c:	f7ff f9da 	bl	8005a14 <_malloc_r>
 8006660:	4604      	mov	r4, r0
 8006662:	b320      	cbz	r0, 80066ae <_calloc_r+0x56>
 8006664:	f850 2c04 	ldr.w	r2, [r0, #-4]
 8006668:	f022 0203 	bic.w	r2, r2, #3
 800666c:	3a04      	subs	r2, #4
 800666e:	2a24      	cmp	r2, #36	; 0x24
 8006670:	d81a      	bhi.n	80066a8 <_calloc_r+0x50>
 8006672:	2a13      	cmp	r2, #19
 8006674:	d912      	bls.n	800669c <_calloc_r+0x44>
 8006676:	2100      	movs	r1, #0
 8006678:	2a1b      	cmp	r2, #27
 800667a:	6001      	str	r1, [r0, #0]
 800667c:	6041      	str	r1, [r0, #4]
 800667e:	d802      	bhi.n	8006686 <_calloc_r+0x2e>
 8006680:	f100 0308 	add.w	r3, r0, #8
 8006684:	e00b      	b.n	800669e <_calloc_r+0x46>
 8006686:	2a24      	cmp	r2, #36	; 0x24
 8006688:	6081      	str	r1, [r0, #8]
 800668a:	60c1      	str	r1, [r0, #12]
 800668c:	bf11      	iteee	ne
 800668e:	f100 0310 	addne.w	r3, r0, #16
 8006692:	6101      	streq	r1, [r0, #16]
 8006694:	f100 0318 	addeq.w	r3, r0, #24
 8006698:	6141      	streq	r1, [r0, #20]
 800669a:	e000      	b.n	800669e <_calloc_r+0x46>
 800669c:	4603      	mov	r3, r0
 800669e:	2200      	movs	r2, #0
 80066a0:	601a      	str	r2, [r3, #0]
 80066a2:	605a      	str	r2, [r3, #4]
 80066a4:	609a      	str	r2, [r3, #8]
 80066a6:	e002      	b.n	80066ae <_calloc_r+0x56>
 80066a8:	2100      	movs	r1, #0
 80066aa:	f7ff fbde 	bl	8005e6a <memset>
 80066ae:	4620      	mov	r0, r4
 80066b0:	bd10      	pop	{r4, pc}
	...

080066b4 <_close_r>:
 80066b4:	b538      	push	{r3, r4, r5, lr}
 80066b6:	4c06      	ldr	r4, [pc, #24]	; (80066d0 <_close_r+0x1c>)
 80066b8:	2300      	movs	r3, #0
 80066ba:	4605      	mov	r5, r0
 80066bc:	4608      	mov	r0, r1
 80066be:	6023      	str	r3, [r4, #0]
 80066c0:	f000 fc8e 	bl	8006fe0 <_close>
 80066c4:	1c43      	adds	r3, r0, #1
 80066c6:	d102      	bne.n	80066ce <_close_r+0x1a>
 80066c8:	6823      	ldr	r3, [r4, #0]
 80066ca:	b103      	cbz	r3, 80066ce <_close_r+0x1a>
 80066cc:	602b      	str	r3, [r5, #0]
 80066ce:	bd38      	pop	{r3, r4, r5, pc}
 80066d0:	2000062c 	.word	0x2000062c

080066d4 <_fclose_r>:
 80066d4:	b570      	push	{r4, r5, r6, lr}
 80066d6:	4605      	mov	r5, r0
 80066d8:	460c      	mov	r4, r1
 80066da:	b909      	cbnz	r1, 80066e0 <_fclose_r+0xc>
 80066dc:	2000      	movs	r0, #0
 80066de:	bd70      	pop	{r4, r5, r6, pc}
 80066e0:	b118      	cbz	r0, 80066ea <_fclose_r+0x16>
 80066e2:	6983      	ldr	r3, [r0, #24]
 80066e4:	b90b      	cbnz	r3, 80066ea <_fclose_r+0x16>
 80066e6:	f7fe ff61 	bl	80055ac <__sinit>
 80066ea:	4b20      	ldr	r3, [pc, #128]	; (800676c <_fclose_r+0x98>)
 80066ec:	429c      	cmp	r4, r3
 80066ee:	d101      	bne.n	80066f4 <_fclose_r+0x20>
 80066f0:	686c      	ldr	r4, [r5, #4]
 80066f2:	e008      	b.n	8006706 <_fclose_r+0x32>
 80066f4:	4b1e      	ldr	r3, [pc, #120]	; (8006770 <_fclose_r+0x9c>)
 80066f6:	429c      	cmp	r4, r3
 80066f8:	d101      	bne.n	80066fe <_fclose_r+0x2a>
 80066fa:	68ac      	ldr	r4, [r5, #8]
 80066fc:	e003      	b.n	8006706 <_fclose_r+0x32>
 80066fe:	4b1d      	ldr	r3, [pc, #116]	; (8006774 <_fclose_r+0xa0>)
 8006700:	429c      	cmp	r4, r3
 8006702:	bf08      	it	eq
 8006704:	68ec      	ldreq	r4, [r5, #12]
 8006706:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800670a:	2b00      	cmp	r3, #0
 800670c:	d0e6      	beq.n	80066dc <_fclose_r+0x8>
 800670e:	4621      	mov	r1, r4
 8006710:	4628      	mov	r0, r5
 8006712:	f7fe fe51 	bl	80053b8 <__sflush_r>
 8006716:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8006718:	4606      	mov	r6, r0
 800671a:	b133      	cbz	r3, 800672a <_fclose_r+0x56>
 800671c:	6a21      	ldr	r1, [r4, #32]
 800671e:	4628      	mov	r0, r5
 8006720:	4798      	blx	r3
 8006722:	2800      	cmp	r0, #0
 8006724:	bfb8      	it	lt
 8006726:	f04f 36ff 	movlt.w	r6, #4294967295
 800672a:	89a3      	ldrh	r3, [r4, #12]
 800672c:	061b      	lsls	r3, r3, #24
 800672e:	d503      	bpl.n	8006738 <_fclose_r+0x64>
 8006730:	6921      	ldr	r1, [r4, #16]
 8006732:	4628      	mov	r0, r5
 8006734:	f7ff f802 	bl	800573c <_free_r>
 8006738:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800673a:	b141      	cbz	r1, 800674e <_fclose_r+0x7a>
 800673c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006740:	4299      	cmp	r1, r3
 8006742:	d002      	beq.n	800674a <_fclose_r+0x76>
 8006744:	4628      	mov	r0, r5
 8006746:	f7fe fff9 	bl	800573c <_free_r>
 800674a:	2300      	movs	r3, #0
 800674c:	6363      	str	r3, [r4, #52]	; 0x34
 800674e:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8006750:	b121      	cbz	r1, 800675c <_fclose_r+0x88>
 8006752:	4628      	mov	r0, r5
 8006754:	f7fe fff2 	bl	800573c <_free_r>
 8006758:	2300      	movs	r3, #0
 800675a:	64a3      	str	r3, [r4, #72]	; 0x48
 800675c:	f7fe ff96 	bl	800568c <__sfp_lock_acquire>
 8006760:	2300      	movs	r3, #0
 8006762:	81a3      	strh	r3, [r4, #12]
 8006764:	f7fe ff93 	bl	800568e <__sfp_lock_release>
 8006768:	4630      	mov	r0, r6
 800676a:	bd70      	pop	{r4, r5, r6, pc}
 800676c:	080071e0 	.word	0x080071e0
 8006770:	08007200 	.word	0x08007200
 8006774:	08007220 	.word	0x08007220

08006778 <__fputwc>:
 8006778:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800677c:	4680      	mov	r8, r0
 800677e:	460e      	mov	r6, r1
 8006780:	4614      	mov	r4, r2
 8006782:	f7ff f8cd 	bl	8005920 <__locale_mb_cur_max>
 8006786:	2801      	cmp	r0, #1
 8006788:	d106      	bne.n	8006798 <__fputwc+0x20>
 800678a:	1e73      	subs	r3, r6, #1
 800678c:	2bfe      	cmp	r3, #254	; 0xfe
 800678e:	d803      	bhi.n	8006798 <__fputwc+0x20>
 8006790:	f88d 6004 	strb.w	r6, [sp, #4]
 8006794:	4605      	mov	r5, r0
 8006796:	e00e      	b.n	80067b6 <__fputwc+0x3e>
 8006798:	4632      	mov	r2, r6
 800679a:	f104 035c 	add.w	r3, r4, #92	; 0x5c
 800679e:	a901      	add	r1, sp, #4
 80067a0:	4640      	mov	r0, r8
 80067a2:	f000 fbeb 	bl	8006f7c <_wcrtomb_r>
 80067a6:	1c42      	adds	r2, r0, #1
 80067a8:	4605      	mov	r5, r0
 80067aa:	d104      	bne.n	80067b6 <__fputwc+0x3e>
 80067ac:	89a3      	ldrh	r3, [r4, #12]
 80067ae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80067b2:	81a3      	strh	r3, [r4, #12]
 80067b4:	e01c      	b.n	80067f0 <__fputwc+0x78>
 80067b6:	2700      	movs	r7, #0
 80067b8:	42af      	cmp	r7, r5
 80067ba:	d018      	beq.n	80067ee <__fputwc+0x76>
 80067bc:	ab01      	add	r3, sp, #4
 80067be:	5cf9      	ldrb	r1, [r7, r3]
 80067c0:	68a3      	ldr	r3, [r4, #8]
 80067c2:	3b01      	subs	r3, #1
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	60a3      	str	r3, [r4, #8]
 80067c8:	da04      	bge.n	80067d4 <__fputwc+0x5c>
 80067ca:	69a2      	ldr	r2, [r4, #24]
 80067cc:	4293      	cmp	r3, r2
 80067ce:	db06      	blt.n	80067de <__fputwc+0x66>
 80067d0:	290a      	cmp	r1, #10
 80067d2:	d004      	beq.n	80067de <__fputwc+0x66>
 80067d4:	6823      	ldr	r3, [r4, #0]
 80067d6:	1c5a      	adds	r2, r3, #1
 80067d8:	6022      	str	r2, [r4, #0]
 80067da:	7019      	strb	r1, [r3, #0]
 80067dc:	e005      	b.n	80067ea <__fputwc+0x72>
 80067de:	4622      	mov	r2, r4
 80067e0:	4640      	mov	r0, r8
 80067e2:	f000 fb6d 	bl	8006ec0 <__swbuf_r>
 80067e6:	1c43      	adds	r3, r0, #1
 80067e8:	d002      	beq.n	80067f0 <__fputwc+0x78>
 80067ea:	3701      	adds	r7, #1
 80067ec:	e7e4      	b.n	80067b8 <__fputwc+0x40>
 80067ee:	4630      	mov	r0, r6
 80067f0:	b002      	add	sp, #8
 80067f2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080067f6 <_fputwc_r>:
 80067f6:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
 80067fa:	b410      	push	{r4}
 80067fc:	049c      	lsls	r4, r3, #18
 80067fe:	d406      	bmi.n	800680e <_fputwc_r+0x18>
 8006800:	6e54      	ldr	r4, [r2, #100]	; 0x64
 8006802:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8006806:	f444 5400 	orr.w	r4, r4, #8192	; 0x2000
 800680a:	8193      	strh	r3, [r2, #12]
 800680c:	6654      	str	r4, [r2, #100]	; 0x64
 800680e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006812:	f7ff bfb1 	b.w	8006778 <__fputwc>
	...

08006818 <_fstat_r>:
 8006818:	b538      	push	{r3, r4, r5, lr}
 800681a:	4c07      	ldr	r4, [pc, #28]	; (8006838 <_fstat_r+0x20>)
 800681c:	2300      	movs	r3, #0
 800681e:	4605      	mov	r5, r0
 8006820:	4608      	mov	r0, r1
 8006822:	4611      	mov	r1, r2
 8006824:	6023      	str	r3, [r4, #0]
 8006826:	f000 fbe3 	bl	8006ff0 <_fstat>
 800682a:	1c43      	adds	r3, r0, #1
 800682c:	d102      	bne.n	8006834 <_fstat_r+0x1c>
 800682e:	6823      	ldr	r3, [r4, #0]
 8006830:	b103      	cbz	r3, 8006834 <_fstat_r+0x1c>
 8006832:	602b      	str	r3, [r5, #0]
 8006834:	bd38      	pop	{r3, r4, r5, pc}
 8006836:	bf00      	nop
 8006838:	2000062c 	.word	0x2000062c

0800683c <__sfvwrite_r>:
 800683c:	6893      	ldr	r3, [r2, #8]
 800683e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006842:	4606      	mov	r6, r0
 8006844:	460c      	mov	r4, r1
 8006846:	4690      	mov	r8, r2
 8006848:	b90b      	cbnz	r3, 800684e <__sfvwrite_r+0x12>
 800684a:	2000      	movs	r0, #0
 800684c:	e13b      	b.n	8006ac6 <__sfvwrite_r+0x28a>
 800684e:	898b      	ldrh	r3, [r1, #12]
 8006850:	0718      	lsls	r0, r3, #28
 8006852:	d50f      	bpl.n	8006874 <__sfvwrite_r+0x38>
 8006854:	690b      	ldr	r3, [r1, #16]
 8006856:	b16b      	cbz	r3, 8006874 <__sfvwrite_r+0x38>
 8006858:	f8b4 900c 	ldrh.w	r9, [r4, #12]
 800685c:	f8d8 b000 	ldr.w	fp, [r8]
 8006860:	f009 0502 	and.w	r5, r9, #2
 8006864:	b2ad      	uxth	r5, r5
 8006866:	b355      	cbz	r5, 80068be <__sfvwrite_r+0x82>
 8006868:	f04f 0900 	mov.w	r9, #0
 800686c:	464f      	mov	r7, r9
 800686e:	f8df a25c 	ldr.w	sl, [pc, #604]	; 8006acc <__sfvwrite_r+0x290>
 8006872:	e01b      	b.n	80068ac <__sfvwrite_r+0x70>
 8006874:	4621      	mov	r1, r4
 8006876:	4630      	mov	r0, r6
 8006878:	f7fd fefe 	bl	8004678 <__swsetup_r>
 800687c:	2800      	cmp	r0, #0
 800687e:	d0eb      	beq.n	8006858 <__sfvwrite_r+0x1c>
 8006880:	e11f      	b.n	8006ac2 <__sfvwrite_r+0x286>
 8006882:	4557      	cmp	r7, sl
 8006884:	463b      	mov	r3, r7
 8006886:	464a      	mov	r2, r9
 8006888:	bf28      	it	cs
 800688a:	4653      	movcs	r3, sl
 800688c:	6a21      	ldr	r1, [r4, #32]
 800688e:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 8006890:	4630      	mov	r0, r6
 8006892:	47a8      	blx	r5
 8006894:	2800      	cmp	r0, #0
 8006896:	f340 8110 	ble.w	8006aba <__sfvwrite_r+0x27e>
 800689a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800689e:	4481      	add	r9, r0
 80068a0:	1a3f      	subs	r7, r7, r0
 80068a2:	1a18      	subs	r0, r3, r0
 80068a4:	f8c8 0008 	str.w	r0, [r8, #8]
 80068a8:	2800      	cmp	r0, #0
 80068aa:	d0ce      	beq.n	800684a <__sfvwrite_r+0xe>
 80068ac:	2f00      	cmp	r7, #0
 80068ae:	d1e8      	bne.n	8006882 <__sfvwrite_r+0x46>
 80068b0:	f8db 9000 	ldr.w	r9, [fp]
 80068b4:	f8db 7004 	ldr.w	r7, [fp, #4]
 80068b8:	f10b 0b08 	add.w	fp, fp, #8
 80068bc:	e7f6      	b.n	80068ac <__sfvwrite_r+0x70>
 80068be:	f019 0901 	ands.w	r9, r9, #1
 80068c2:	d003      	beq.n	80068cc <__sfvwrite_r+0x90>
 80068c4:	9500      	str	r5, [sp, #0]
 80068c6:	46a9      	mov	r9, r5
 80068c8:	46aa      	mov	sl, r5
 80068ca:	e0bd      	b.n	8006a48 <__sfvwrite_r+0x20c>
 80068cc:	464f      	mov	r7, r9
 80068ce:	b937      	cbnz	r7, 80068de <__sfvwrite_r+0xa2>
 80068d0:	f8db 9000 	ldr.w	r9, [fp]
 80068d4:	f8db 7004 	ldr.w	r7, [fp, #4]
 80068d8:	f10b 0b08 	add.w	fp, fp, #8
 80068dc:	e7f7      	b.n	80068ce <__sfvwrite_r+0x92>
 80068de:	89a2      	ldrh	r2, [r4, #12]
 80068e0:	68a5      	ldr	r5, [r4, #8]
 80068e2:	0591      	lsls	r1, r2, #22
 80068e4:	d552      	bpl.n	800698c <__sfvwrite_r+0x150>
 80068e6:	42af      	cmp	r7, r5
 80068e8:	d342      	bcc.n	8006970 <__sfvwrite_r+0x134>
 80068ea:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80068ee:	d03d      	beq.n	800696c <__sfvwrite_r+0x130>
 80068f0:	6921      	ldr	r1, [r4, #16]
 80068f2:	6823      	ldr	r3, [r4, #0]
 80068f4:	1a5b      	subs	r3, r3, r1
 80068f6:	9300      	str	r3, [sp, #0]
 80068f8:	6963      	ldr	r3, [r4, #20]
 80068fa:	2002      	movs	r0, #2
 80068fc:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8006900:	fb93 faf0 	sdiv	sl, r3, r0
 8006904:	9b00      	ldr	r3, [sp, #0]
 8006906:	3301      	adds	r3, #1
 8006908:	443b      	add	r3, r7
 800690a:	459a      	cmp	sl, r3
 800690c:	bf38      	it	cc
 800690e:	469a      	movcc	sl, r3
 8006910:	0553      	lsls	r3, r2, #21
 8006912:	d510      	bpl.n	8006936 <__sfvwrite_r+0xfa>
 8006914:	4651      	mov	r1, sl
 8006916:	4630      	mov	r0, r6
 8006918:	f7ff f87c 	bl	8005a14 <_malloc_r>
 800691c:	4605      	mov	r5, r0
 800691e:	b1c0      	cbz	r0, 8006952 <__sfvwrite_r+0x116>
 8006920:	9a00      	ldr	r2, [sp, #0]
 8006922:	6921      	ldr	r1, [r4, #16]
 8006924:	f7ff fa96 	bl	8005e54 <memcpy>
 8006928:	89a3      	ldrh	r3, [r4, #12]
 800692a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800692e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006932:	81a3      	strh	r3, [r4, #12]
 8006934:	e010      	b.n	8006958 <__sfvwrite_r+0x11c>
 8006936:	4652      	mov	r2, sl
 8006938:	4630      	mov	r0, r6
 800693a:	f000 f919 	bl	8006b70 <_realloc_r>
 800693e:	4605      	mov	r5, r0
 8006940:	b950      	cbnz	r0, 8006958 <__sfvwrite_r+0x11c>
 8006942:	6921      	ldr	r1, [r4, #16]
 8006944:	4630      	mov	r0, r6
 8006946:	f7fe fef9 	bl	800573c <_free_r>
 800694a:	89a3      	ldrh	r3, [r4, #12]
 800694c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006950:	81a3      	strh	r3, [r4, #12]
 8006952:	230c      	movs	r3, #12
 8006954:	6033      	str	r3, [r6, #0]
 8006956:	e0b0      	b.n	8006aba <__sfvwrite_r+0x27e>
 8006958:	9b00      	ldr	r3, [sp, #0]
 800695a:	6125      	str	r5, [r4, #16]
 800695c:	441d      	add	r5, r3
 800695e:	ebc3 030a 	rsb	r3, r3, sl
 8006962:	6025      	str	r5, [r4, #0]
 8006964:	f8c4 a014 	str.w	sl, [r4, #20]
 8006968:	463d      	mov	r5, r7
 800696a:	60a3      	str	r3, [r4, #8]
 800696c:	42af      	cmp	r7, r5
 800696e:	d200      	bcs.n	8006972 <__sfvwrite_r+0x136>
 8006970:	463d      	mov	r5, r7
 8006972:	462a      	mov	r2, r5
 8006974:	4649      	mov	r1, r9
 8006976:	6820      	ldr	r0, [r4, #0]
 8006978:	f000 f8cc 	bl	8006b14 <memmove>
 800697c:	68a3      	ldr	r3, [r4, #8]
 800697e:	1b5b      	subs	r3, r3, r5
 8006980:	60a3      	str	r3, [r4, #8]
 8006982:	6823      	ldr	r3, [r4, #0]
 8006984:	441d      	add	r5, r3
 8006986:	6025      	str	r5, [r4, #0]
 8006988:	463d      	mov	r5, r7
 800698a:	e029      	b.n	80069e0 <__sfvwrite_r+0x1a4>
 800698c:	6820      	ldr	r0, [r4, #0]
 800698e:	6923      	ldr	r3, [r4, #16]
 8006990:	4298      	cmp	r0, r3
 8006992:	d802      	bhi.n	800699a <__sfvwrite_r+0x15e>
 8006994:	6962      	ldr	r2, [r4, #20]
 8006996:	4297      	cmp	r7, r2
 8006998:	d213      	bcs.n	80069c2 <__sfvwrite_r+0x186>
 800699a:	42bd      	cmp	r5, r7
 800699c:	bf28      	it	cs
 800699e:	463d      	movcs	r5, r7
 80069a0:	462a      	mov	r2, r5
 80069a2:	4649      	mov	r1, r9
 80069a4:	f000 f8b6 	bl	8006b14 <memmove>
 80069a8:	68a3      	ldr	r3, [r4, #8]
 80069aa:	6822      	ldr	r2, [r4, #0]
 80069ac:	1b5b      	subs	r3, r3, r5
 80069ae:	442a      	add	r2, r5
 80069b0:	60a3      	str	r3, [r4, #8]
 80069b2:	6022      	str	r2, [r4, #0]
 80069b4:	b9a3      	cbnz	r3, 80069e0 <__sfvwrite_r+0x1a4>
 80069b6:	4621      	mov	r1, r4
 80069b8:	4630      	mov	r0, r6
 80069ba:	f7fe fd8d 	bl	80054d8 <_fflush_r>
 80069be:	b178      	cbz	r0, 80069e0 <__sfvwrite_r+0x1a4>
 80069c0:	e07b      	b.n	8006aba <__sfvwrite_r+0x27e>
 80069c2:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 80069c6:	42bb      	cmp	r3, r7
 80069c8:	bf28      	it	cs
 80069ca:	463b      	movcs	r3, r7
 80069cc:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 80069ce:	fb93 f3f2 	sdiv	r3, r3, r2
 80069d2:	6a21      	ldr	r1, [r4, #32]
 80069d4:	4353      	muls	r3, r2
 80069d6:	4630      	mov	r0, r6
 80069d8:	464a      	mov	r2, r9
 80069da:	47a8      	blx	r5
 80069dc:	1e05      	subs	r5, r0, #0
 80069de:	dd6c      	ble.n	8006aba <__sfvwrite_r+0x27e>
 80069e0:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80069e4:	44a9      	add	r9, r5
 80069e6:	1b7f      	subs	r7, r7, r5
 80069e8:	1b5d      	subs	r5, r3, r5
 80069ea:	f8c8 5008 	str.w	r5, [r8, #8]
 80069ee:	2d00      	cmp	r5, #0
 80069f0:	f47f af6d 	bne.w	80068ce <__sfvwrite_r+0x92>
 80069f4:	e729      	b.n	800684a <__sfvwrite_r+0xe>
 80069f6:	9b00      	ldr	r3, [sp, #0]
 80069f8:	b383      	cbz	r3, 8006a5c <__sfvwrite_r+0x220>
 80069fa:	6820      	ldr	r0, [r4, #0]
 80069fc:	6921      	ldr	r1, [r4, #16]
 80069fe:	6962      	ldr	r2, [r4, #20]
 8006a00:	4555      	cmp	r5, sl
 8006a02:	462b      	mov	r3, r5
 8006a04:	bf28      	it	cs
 8006a06:	4653      	movcs	r3, sl
 8006a08:	4288      	cmp	r0, r1
 8006a0a:	d936      	bls.n	8006a7a <__sfvwrite_r+0x23e>
 8006a0c:	68a7      	ldr	r7, [r4, #8]
 8006a0e:	4417      	add	r7, r2
 8006a10:	42bb      	cmp	r3, r7
 8006a12:	dd32      	ble.n	8006a7a <__sfvwrite_r+0x23e>
 8006a14:	4649      	mov	r1, r9
 8006a16:	463a      	mov	r2, r7
 8006a18:	f000 f87c 	bl	8006b14 <memmove>
 8006a1c:	6823      	ldr	r3, [r4, #0]
 8006a1e:	443b      	add	r3, r7
 8006a20:	6023      	str	r3, [r4, #0]
 8006a22:	4621      	mov	r1, r4
 8006a24:	4630      	mov	r0, r6
 8006a26:	f7fe fd57 	bl	80054d8 <_fflush_r>
 8006a2a:	2800      	cmp	r0, #0
 8006a2c:	d145      	bne.n	8006aba <__sfvwrite_r+0x27e>
 8006a2e:	1bed      	subs	r5, r5, r7
 8006a30:	d03c      	beq.n	8006aac <__sfvwrite_r+0x270>
 8006a32:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8006a36:	44b9      	add	r9, r7
 8006a38:	ebc7 0a0a 	rsb	sl, r7, sl
 8006a3c:	1bdf      	subs	r7, r3, r7
 8006a3e:	f8c8 7008 	str.w	r7, [r8, #8]
 8006a42:	2f00      	cmp	r7, #0
 8006a44:	f43f af01 	beq.w	800684a <__sfvwrite_r+0xe>
 8006a48:	f1ba 0f00 	cmp.w	sl, #0
 8006a4c:	d1d3      	bne.n	80069f6 <__sfvwrite_r+0x1ba>
 8006a4e:	2300      	movs	r3, #0
 8006a50:	e89b 0600 	ldmia.w	fp, {r9, sl}
 8006a54:	9300      	str	r3, [sp, #0]
 8006a56:	f10b 0b08 	add.w	fp, fp, #8
 8006a5a:	e7f5      	b.n	8006a48 <__sfvwrite_r+0x20c>
 8006a5c:	4652      	mov	r2, sl
 8006a5e:	210a      	movs	r1, #10
 8006a60:	4648      	mov	r0, r9
 8006a62:	f7f9 fbdd 	bl	8000220 <memchr>
 8006a66:	b118      	cbz	r0, 8006a70 <__sfvwrite_r+0x234>
 8006a68:	3001      	adds	r0, #1
 8006a6a:	ebc9 0500 	rsb	r5, r9, r0
 8006a6e:	e001      	b.n	8006a74 <__sfvwrite_r+0x238>
 8006a70:	f10a 0501 	add.w	r5, sl, #1
 8006a74:	2301      	movs	r3, #1
 8006a76:	9300      	str	r3, [sp, #0]
 8006a78:	e7bf      	b.n	80069fa <__sfvwrite_r+0x1be>
 8006a7a:	4293      	cmp	r3, r2
 8006a7c:	db08      	blt.n	8006a90 <__sfvwrite_r+0x254>
 8006a7e:	6aa7      	ldr	r7, [r4, #40]	; 0x28
 8006a80:	6a21      	ldr	r1, [r4, #32]
 8006a82:	4613      	mov	r3, r2
 8006a84:	4630      	mov	r0, r6
 8006a86:	464a      	mov	r2, r9
 8006a88:	47b8      	blx	r7
 8006a8a:	1e07      	subs	r7, r0, #0
 8006a8c:	dccf      	bgt.n	8006a2e <__sfvwrite_r+0x1f2>
 8006a8e:	e014      	b.n	8006aba <__sfvwrite_r+0x27e>
 8006a90:	461a      	mov	r2, r3
 8006a92:	4649      	mov	r1, r9
 8006a94:	9301      	str	r3, [sp, #4]
 8006a96:	f000 f83d 	bl	8006b14 <memmove>
 8006a9a:	9b01      	ldr	r3, [sp, #4]
 8006a9c:	68a2      	ldr	r2, [r4, #8]
 8006a9e:	1ad2      	subs	r2, r2, r3
 8006aa0:	60a2      	str	r2, [r4, #8]
 8006aa2:	6822      	ldr	r2, [r4, #0]
 8006aa4:	441a      	add	r2, r3
 8006aa6:	6022      	str	r2, [r4, #0]
 8006aa8:	461f      	mov	r7, r3
 8006aaa:	e7c0      	b.n	8006a2e <__sfvwrite_r+0x1f2>
 8006aac:	4621      	mov	r1, r4
 8006aae:	4630      	mov	r0, r6
 8006ab0:	f7fe fd12 	bl	80054d8 <_fflush_r>
 8006ab4:	b908      	cbnz	r0, 8006aba <__sfvwrite_r+0x27e>
 8006ab6:	9500      	str	r5, [sp, #0]
 8006ab8:	e7bb      	b.n	8006a32 <__sfvwrite_r+0x1f6>
 8006aba:	89a3      	ldrh	r3, [r4, #12]
 8006abc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006ac0:	81a3      	strh	r3, [r4, #12]
 8006ac2:	f04f 30ff 	mov.w	r0, #4294967295
 8006ac6:	b003      	add	sp, #12
 8006ac8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006acc:	7ffffc00 	.word	0x7ffffc00

08006ad0 <_isatty_r>:
 8006ad0:	b538      	push	{r3, r4, r5, lr}
 8006ad2:	4c06      	ldr	r4, [pc, #24]	; (8006aec <_isatty_r+0x1c>)
 8006ad4:	2300      	movs	r3, #0
 8006ad6:	4605      	mov	r5, r0
 8006ad8:	4608      	mov	r0, r1
 8006ada:	6023      	str	r3, [r4, #0]
 8006adc:	f000 fa98 	bl	8007010 <_isatty>
 8006ae0:	1c43      	adds	r3, r0, #1
 8006ae2:	d102      	bne.n	8006aea <_isatty_r+0x1a>
 8006ae4:	6823      	ldr	r3, [r4, #0]
 8006ae6:	b103      	cbz	r3, 8006aea <_isatty_r+0x1a>
 8006ae8:	602b      	str	r3, [r5, #0]
 8006aea:	bd38      	pop	{r3, r4, r5, pc}
 8006aec:	2000062c 	.word	0x2000062c

08006af0 <_lseek_r>:
 8006af0:	b538      	push	{r3, r4, r5, lr}
 8006af2:	4c07      	ldr	r4, [pc, #28]	; (8006b10 <_lseek_r+0x20>)
 8006af4:	4605      	mov	r5, r0
 8006af6:	4608      	mov	r0, r1
 8006af8:	4611      	mov	r1, r2
 8006afa:	2200      	movs	r2, #0
 8006afc:	6022      	str	r2, [r4, #0]
 8006afe:	461a      	mov	r2, r3
 8006b00:	f000 fa8e 	bl	8007020 <_lseek>
 8006b04:	1c43      	adds	r3, r0, #1
 8006b06:	d102      	bne.n	8006b0e <_lseek_r+0x1e>
 8006b08:	6823      	ldr	r3, [r4, #0]
 8006b0a:	b103      	cbz	r3, 8006b0e <_lseek_r+0x1e>
 8006b0c:	602b      	str	r3, [r5, #0]
 8006b0e:	bd38      	pop	{r3, r4, r5, pc}
 8006b10:	2000062c 	.word	0x2000062c

08006b14 <memmove>:
 8006b14:	4288      	cmp	r0, r1
 8006b16:	b510      	push	{r4, lr}
 8006b18:	eb01 0302 	add.w	r3, r1, r2
 8006b1c:	d801      	bhi.n	8006b22 <memmove+0xe>
 8006b1e:	1e42      	subs	r2, r0, #1
 8006b20:	e00b      	b.n	8006b3a <memmove+0x26>
 8006b22:	4298      	cmp	r0, r3
 8006b24:	d2fb      	bcs.n	8006b1e <memmove+0xa>
 8006b26:	1881      	adds	r1, r0, r2
 8006b28:	1ad2      	subs	r2, r2, r3
 8006b2a:	42d3      	cmn	r3, r2
 8006b2c:	d004      	beq.n	8006b38 <memmove+0x24>
 8006b2e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006b32:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8006b36:	e7f8      	b.n	8006b2a <memmove+0x16>
 8006b38:	bd10      	pop	{r4, pc}
 8006b3a:	4299      	cmp	r1, r3
 8006b3c:	d004      	beq.n	8006b48 <memmove+0x34>
 8006b3e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006b42:	f802 4f01 	strb.w	r4, [r2, #1]!
 8006b46:	e7f8      	b.n	8006b3a <memmove+0x26>
 8006b48:	bd10      	pop	{r4, pc}
	...

08006b4c <_read_r>:
 8006b4c:	b538      	push	{r3, r4, r5, lr}
 8006b4e:	4c07      	ldr	r4, [pc, #28]	; (8006b6c <_read_r+0x20>)
 8006b50:	4605      	mov	r5, r0
 8006b52:	4608      	mov	r0, r1
 8006b54:	4611      	mov	r1, r2
 8006b56:	2200      	movs	r2, #0
 8006b58:	6022      	str	r2, [r4, #0]
 8006b5a:	461a      	mov	r2, r3
 8006b5c:	f000 fa68 	bl	8007030 <_read>
 8006b60:	1c43      	adds	r3, r0, #1
 8006b62:	d102      	bne.n	8006b6a <_read_r+0x1e>
 8006b64:	6823      	ldr	r3, [r4, #0]
 8006b66:	b103      	cbz	r3, 8006b6a <_read_r+0x1e>
 8006b68:	602b      	str	r3, [r5, #0]
 8006b6a:	bd38      	pop	{r3, r4, r5, pc}
 8006b6c:	2000062c 	.word	0x2000062c

08006b70 <_realloc_r>:
 8006b70:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b74:	4681      	mov	r9, r0
 8006b76:	460c      	mov	r4, r1
 8006b78:	b929      	cbnz	r1, 8006b86 <_realloc_r+0x16>
 8006b7a:	4611      	mov	r1, r2
 8006b7c:	b003      	add	sp, #12
 8006b7e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b82:	f7fe bf47 	b.w	8005a14 <_malloc_r>
 8006b86:	9201      	str	r2, [sp, #4]
 8006b88:	f7ff f977 	bl	8005e7a <__malloc_lock>
 8006b8c:	9a01      	ldr	r2, [sp, #4]
 8006b8e:	f854 ec04 	ldr.w	lr, [r4, #-4]
 8006b92:	f102 080b 	add.w	r8, r2, #11
 8006b96:	f1b8 0f16 	cmp.w	r8, #22
 8006b9a:	f1a4 0b08 	sub.w	fp, r4, #8
 8006b9e:	f02e 0503 	bic.w	r5, lr, #3
 8006ba2:	d903      	bls.n	8006bac <_realloc_r+0x3c>
 8006ba4:	f038 0807 	bics.w	r8, r8, #7
 8006ba8:	d502      	bpl.n	8006bb0 <_realloc_r+0x40>
 8006baa:	e003      	b.n	8006bb4 <_realloc_r+0x44>
 8006bac:	f04f 0810 	mov.w	r8, #16
 8006bb0:	4590      	cmp	r8, r2
 8006bb2:	d204      	bcs.n	8006bbe <_realloc_r+0x4e>
 8006bb4:	230c      	movs	r3, #12
 8006bb6:	f8c9 3000 	str.w	r3, [r9]
 8006bba:	2000      	movs	r0, #0
 8006bbc:	e17d      	b.n	8006eba <_realloc_r+0x34a>
 8006bbe:	45a8      	cmp	r8, r5
 8006bc0:	f340 8150 	ble.w	8006e64 <_realloc_r+0x2f4>
 8006bc4:	4ba6      	ldr	r3, [pc, #664]	; (8006e60 <_realloc_r+0x2f0>)
 8006bc6:	6898      	ldr	r0, [r3, #8]
 8006bc8:	eb0b 0105 	add.w	r1, fp, r5
 8006bcc:	4281      	cmp	r1, r0
 8006bce:	684f      	ldr	r7, [r1, #4]
 8006bd0:	d005      	beq.n	8006bde <_realloc_r+0x6e>
 8006bd2:	f027 0601 	bic.w	r6, r7, #1
 8006bd6:	440e      	add	r6, r1
 8006bd8:	6876      	ldr	r6, [r6, #4]
 8006bda:	07f6      	lsls	r6, r6, #31
 8006bdc:	d426      	bmi.n	8006c2c <_realloc_r+0xbc>
 8006bde:	f027 0a03 	bic.w	sl, r7, #3
 8006be2:	4281      	cmp	r1, r0
 8006be4:	eb05 070a 	add.w	r7, r5, sl
 8006be8:	d118      	bne.n	8006c1c <_realloc_r+0xac>
 8006bea:	f108 0610 	add.w	r6, r8, #16
 8006bee:	42b7      	cmp	r7, r6
 8006bf0:	db1f      	blt.n	8006c32 <_realloc_r+0xc2>
 8006bf2:	eb0b 0008 	add.w	r0, fp, r8
 8006bf6:	ebc8 0707 	rsb	r7, r8, r7
 8006bfa:	f047 0701 	orr.w	r7, r7, #1
 8006bfe:	6098      	str	r0, [r3, #8]
 8006c00:	6047      	str	r7, [r0, #4]
 8006c02:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8006c06:	f003 0301 	and.w	r3, r3, #1
 8006c0a:	ea43 0308 	orr.w	r3, r3, r8
 8006c0e:	4648      	mov	r0, r9
 8006c10:	f844 3c04 	str.w	r3, [r4, #-4]
 8006c14:	f7ff f932 	bl	8005e7c <__malloc_unlock>
 8006c18:	4620      	mov	r0, r4
 8006c1a:	e14e      	b.n	8006eba <_realloc_r+0x34a>
 8006c1c:	45b8      	cmp	r8, r7
 8006c1e:	dc08      	bgt.n	8006c32 <_realloc_r+0xc2>
 8006c20:	68cb      	ldr	r3, [r1, #12]
 8006c22:	688a      	ldr	r2, [r1, #8]
 8006c24:	463d      	mov	r5, r7
 8006c26:	60d3      	str	r3, [r2, #12]
 8006c28:	609a      	str	r2, [r3, #8]
 8006c2a:	e11b      	b.n	8006e64 <_realloc_r+0x2f4>
 8006c2c:	f04f 0a00 	mov.w	sl, #0
 8006c30:	4651      	mov	r1, sl
 8006c32:	f01e 0f01 	tst.w	lr, #1
 8006c36:	f040 80c3 	bne.w	8006dc0 <_realloc_r+0x250>
 8006c3a:	f854 7c08 	ldr.w	r7, [r4, #-8]
 8006c3e:	ebc7 070b 	rsb	r7, r7, fp
 8006c42:	687e      	ldr	r6, [r7, #4]
 8006c44:	f026 0603 	bic.w	r6, r6, #3
 8006c48:	442e      	add	r6, r5
 8006c4a:	2900      	cmp	r1, #0
 8006c4c:	f000 8083 	beq.w	8006d56 <_realloc_r+0x1e6>
 8006c50:	4281      	cmp	r1, r0
 8006c52:	44b2      	add	sl, r6
 8006c54:	d147      	bne.n	8006ce6 <_realloc_r+0x176>
 8006c56:	f108 0110 	add.w	r1, r8, #16
 8006c5a:	458a      	cmp	sl, r1
 8006c5c:	db7b      	blt.n	8006d56 <_realloc_r+0x1e6>
 8006c5e:	463e      	mov	r6, r7
 8006c60:	68fa      	ldr	r2, [r7, #12]
 8006c62:	f856 1f08 	ldr.w	r1, [r6, #8]!
 8006c66:	60ca      	str	r2, [r1, #12]
 8006c68:	6091      	str	r1, [r2, #8]
 8006c6a:	1f2a      	subs	r2, r5, #4
 8006c6c:	2a24      	cmp	r2, #36	; 0x24
 8006c6e:	d825      	bhi.n	8006cbc <_realloc_r+0x14c>
 8006c70:	2a13      	cmp	r2, #19
 8006c72:	d91b      	bls.n	8006cac <_realloc_r+0x13c>
 8006c74:	6821      	ldr	r1, [r4, #0]
 8006c76:	60b9      	str	r1, [r7, #8]
 8006c78:	6861      	ldr	r1, [r4, #4]
 8006c7a:	60f9      	str	r1, [r7, #12]
 8006c7c:	2a1b      	cmp	r2, #27
 8006c7e:	d803      	bhi.n	8006c88 <_realloc_r+0x118>
 8006c80:	f107 0210 	add.w	r2, r7, #16
 8006c84:	3408      	adds	r4, #8
 8006c86:	e012      	b.n	8006cae <_realloc_r+0x13e>
 8006c88:	68a1      	ldr	r1, [r4, #8]
 8006c8a:	6139      	str	r1, [r7, #16]
 8006c8c:	68e1      	ldr	r1, [r4, #12]
 8006c8e:	6179      	str	r1, [r7, #20]
 8006c90:	2a24      	cmp	r2, #36	; 0x24
 8006c92:	bf01      	itttt	eq
 8006c94:	6922      	ldreq	r2, [r4, #16]
 8006c96:	61ba      	streq	r2, [r7, #24]
 8006c98:	6961      	ldreq	r1, [r4, #20]
 8006c9a:	61f9      	streq	r1, [r7, #28]
 8006c9c:	bf19      	ittee	ne
 8006c9e:	f107 0218 	addne.w	r2, r7, #24
 8006ca2:	3410      	addne	r4, #16
 8006ca4:	f107 0220 	addeq.w	r2, r7, #32
 8006ca8:	3418      	addeq	r4, #24
 8006caa:	e000      	b.n	8006cae <_realloc_r+0x13e>
 8006cac:	4632      	mov	r2, r6
 8006cae:	6821      	ldr	r1, [r4, #0]
 8006cb0:	6011      	str	r1, [r2, #0]
 8006cb2:	6861      	ldr	r1, [r4, #4]
 8006cb4:	6051      	str	r1, [r2, #4]
 8006cb6:	68a1      	ldr	r1, [r4, #8]
 8006cb8:	6091      	str	r1, [r2, #8]
 8006cba:	e005      	b.n	8006cc8 <_realloc_r+0x158>
 8006cbc:	4621      	mov	r1, r4
 8006cbe:	4630      	mov	r0, r6
 8006cc0:	9301      	str	r3, [sp, #4]
 8006cc2:	f7ff ff27 	bl	8006b14 <memmove>
 8006cc6:	9b01      	ldr	r3, [sp, #4]
 8006cc8:	eb07 0208 	add.w	r2, r7, r8
 8006ccc:	ebc8 0a0a 	rsb	sl, r8, sl
 8006cd0:	609a      	str	r2, [r3, #8]
 8006cd2:	f04a 0301 	orr.w	r3, sl, #1
 8006cd6:	6053      	str	r3, [r2, #4]
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	f003 0301 	and.w	r3, r3, #1
 8006cde:	ea43 0308 	orr.w	r3, r3, r8
 8006ce2:	607b      	str	r3, [r7, #4]
 8006ce4:	e0b6      	b.n	8006e54 <_realloc_r+0x2e4>
 8006ce6:	45d0      	cmp	r8, sl
 8006ce8:	dc35      	bgt.n	8006d56 <_realloc_r+0x1e6>
 8006cea:	68cb      	ldr	r3, [r1, #12]
 8006cec:	688a      	ldr	r2, [r1, #8]
 8006cee:	4638      	mov	r0, r7
 8006cf0:	60d3      	str	r3, [r2, #12]
 8006cf2:	609a      	str	r2, [r3, #8]
 8006cf4:	f850 2f08 	ldr.w	r2, [r0, #8]!
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	60d3      	str	r3, [r2, #12]
 8006cfc:	609a      	str	r2, [r3, #8]
 8006cfe:	1f2a      	subs	r2, r5, #4
 8006d00:	2a24      	cmp	r2, #36	; 0x24
 8006d02:	d823      	bhi.n	8006d4c <_realloc_r+0x1dc>
 8006d04:	2a13      	cmp	r2, #19
 8006d06:	d91a      	bls.n	8006d3e <_realloc_r+0x1ce>
 8006d08:	6823      	ldr	r3, [r4, #0]
 8006d0a:	60bb      	str	r3, [r7, #8]
 8006d0c:	6863      	ldr	r3, [r4, #4]
 8006d0e:	60fb      	str	r3, [r7, #12]
 8006d10:	2a1b      	cmp	r2, #27
 8006d12:	d803      	bhi.n	8006d1c <_realloc_r+0x1ac>
 8006d14:	f107 0010 	add.w	r0, r7, #16
 8006d18:	3408      	adds	r4, #8
 8006d1a:	e010      	b.n	8006d3e <_realloc_r+0x1ce>
 8006d1c:	68a3      	ldr	r3, [r4, #8]
 8006d1e:	613b      	str	r3, [r7, #16]
 8006d20:	68e3      	ldr	r3, [r4, #12]
 8006d22:	617b      	str	r3, [r7, #20]
 8006d24:	2a24      	cmp	r2, #36	; 0x24
 8006d26:	bf01      	itttt	eq
 8006d28:	6923      	ldreq	r3, [r4, #16]
 8006d2a:	61bb      	streq	r3, [r7, #24]
 8006d2c:	6963      	ldreq	r3, [r4, #20]
 8006d2e:	61fb      	streq	r3, [r7, #28]
 8006d30:	bf19      	ittee	ne
 8006d32:	f107 0018 	addne.w	r0, r7, #24
 8006d36:	3410      	addne	r4, #16
 8006d38:	f107 0020 	addeq.w	r0, r7, #32
 8006d3c:	3418      	addeq	r4, #24
 8006d3e:	6823      	ldr	r3, [r4, #0]
 8006d40:	6003      	str	r3, [r0, #0]
 8006d42:	6863      	ldr	r3, [r4, #4]
 8006d44:	6043      	str	r3, [r0, #4]
 8006d46:	68a3      	ldr	r3, [r4, #8]
 8006d48:	6083      	str	r3, [r0, #8]
 8006d4a:	e002      	b.n	8006d52 <_realloc_r+0x1e2>
 8006d4c:	4621      	mov	r1, r4
 8006d4e:	f7ff fee1 	bl	8006b14 <memmove>
 8006d52:	4655      	mov	r5, sl
 8006d54:	e02e      	b.n	8006db4 <_realloc_r+0x244>
 8006d56:	45b0      	cmp	r8, r6
 8006d58:	dc32      	bgt.n	8006dc0 <_realloc_r+0x250>
 8006d5a:	4638      	mov	r0, r7
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	f850 2f08 	ldr.w	r2, [r0, #8]!
 8006d62:	60d3      	str	r3, [r2, #12]
 8006d64:	609a      	str	r2, [r3, #8]
 8006d66:	1f2a      	subs	r2, r5, #4
 8006d68:	2a24      	cmp	r2, #36	; 0x24
 8006d6a:	d825      	bhi.n	8006db8 <_realloc_r+0x248>
 8006d6c:	2a13      	cmp	r2, #19
 8006d6e:	d91a      	bls.n	8006da6 <_realloc_r+0x236>
 8006d70:	6823      	ldr	r3, [r4, #0]
 8006d72:	60bb      	str	r3, [r7, #8]
 8006d74:	6863      	ldr	r3, [r4, #4]
 8006d76:	60fb      	str	r3, [r7, #12]
 8006d78:	2a1b      	cmp	r2, #27
 8006d7a:	d803      	bhi.n	8006d84 <_realloc_r+0x214>
 8006d7c:	f107 0010 	add.w	r0, r7, #16
 8006d80:	3408      	adds	r4, #8
 8006d82:	e010      	b.n	8006da6 <_realloc_r+0x236>
 8006d84:	68a3      	ldr	r3, [r4, #8]
 8006d86:	613b      	str	r3, [r7, #16]
 8006d88:	68e3      	ldr	r3, [r4, #12]
 8006d8a:	617b      	str	r3, [r7, #20]
 8006d8c:	2a24      	cmp	r2, #36	; 0x24
 8006d8e:	bf01      	itttt	eq
 8006d90:	6923      	ldreq	r3, [r4, #16]
 8006d92:	61bb      	streq	r3, [r7, #24]
 8006d94:	6963      	ldreq	r3, [r4, #20]
 8006d96:	61fb      	streq	r3, [r7, #28]
 8006d98:	bf19      	ittee	ne
 8006d9a:	f107 0018 	addne.w	r0, r7, #24
 8006d9e:	3410      	addne	r4, #16
 8006da0:	f107 0020 	addeq.w	r0, r7, #32
 8006da4:	3418      	addeq	r4, #24
 8006da6:	6823      	ldr	r3, [r4, #0]
 8006da8:	6003      	str	r3, [r0, #0]
 8006daa:	6863      	ldr	r3, [r4, #4]
 8006dac:	6043      	str	r3, [r0, #4]
 8006dae:	68a3      	ldr	r3, [r4, #8]
 8006db0:	6083      	str	r3, [r0, #8]
 8006db2:	4635      	mov	r5, r6
 8006db4:	46bb      	mov	fp, r7
 8006db6:	e055      	b.n	8006e64 <_realloc_r+0x2f4>
 8006db8:	4621      	mov	r1, r4
 8006dba:	f7ff feab 	bl	8006b14 <memmove>
 8006dbe:	e7f8      	b.n	8006db2 <_realloc_r+0x242>
 8006dc0:	4611      	mov	r1, r2
 8006dc2:	4648      	mov	r0, r9
 8006dc4:	f7fe fe26 	bl	8005a14 <_malloc_r>
 8006dc8:	4606      	mov	r6, r0
 8006dca:	2800      	cmp	r0, #0
 8006dcc:	d042      	beq.n	8006e54 <_realloc_r+0x2e4>
 8006dce:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8006dd2:	f023 0301 	bic.w	r3, r3, #1
 8006dd6:	f1a0 0208 	sub.w	r2, r0, #8
 8006dda:	445b      	add	r3, fp
 8006ddc:	429a      	cmp	r2, r3
 8006dde:	d105      	bne.n	8006dec <_realloc_r+0x27c>
 8006de0:	f850 3c04 	ldr.w	r3, [r0, #-4]
 8006de4:	f023 0303 	bic.w	r3, r3, #3
 8006de8:	441d      	add	r5, r3
 8006dea:	e03b      	b.n	8006e64 <_realloc_r+0x2f4>
 8006dec:	1f2a      	subs	r2, r5, #4
 8006dee:	2a24      	cmp	r2, #36	; 0x24
 8006df0:	d829      	bhi.n	8006e46 <_realloc_r+0x2d6>
 8006df2:	2a13      	cmp	r2, #19
 8006df4:	d91e      	bls.n	8006e34 <_realloc_r+0x2c4>
 8006df6:	6823      	ldr	r3, [r4, #0]
 8006df8:	6003      	str	r3, [r0, #0]
 8006dfa:	6863      	ldr	r3, [r4, #4]
 8006dfc:	6043      	str	r3, [r0, #4]
 8006dfe:	2a1b      	cmp	r2, #27
 8006e00:	d804      	bhi.n	8006e0c <_realloc_r+0x29c>
 8006e02:	f100 0308 	add.w	r3, r0, #8
 8006e06:	f104 0208 	add.w	r2, r4, #8
 8006e0a:	e015      	b.n	8006e38 <_realloc_r+0x2c8>
 8006e0c:	68a3      	ldr	r3, [r4, #8]
 8006e0e:	6083      	str	r3, [r0, #8]
 8006e10:	68e3      	ldr	r3, [r4, #12]
 8006e12:	60c3      	str	r3, [r0, #12]
 8006e14:	2a24      	cmp	r2, #36	; 0x24
 8006e16:	bf01      	itttt	eq
 8006e18:	6923      	ldreq	r3, [r4, #16]
 8006e1a:	6103      	streq	r3, [r0, #16]
 8006e1c:	6961      	ldreq	r1, [r4, #20]
 8006e1e:	6141      	streq	r1, [r0, #20]
 8006e20:	bf19      	ittee	ne
 8006e22:	f100 0310 	addne.w	r3, r0, #16
 8006e26:	f104 0210 	addne.w	r2, r4, #16
 8006e2a:	f100 0318 	addeq.w	r3, r0, #24
 8006e2e:	f104 0218 	addeq.w	r2, r4, #24
 8006e32:	e001      	b.n	8006e38 <_realloc_r+0x2c8>
 8006e34:	4603      	mov	r3, r0
 8006e36:	4622      	mov	r2, r4
 8006e38:	6811      	ldr	r1, [r2, #0]
 8006e3a:	6019      	str	r1, [r3, #0]
 8006e3c:	6851      	ldr	r1, [r2, #4]
 8006e3e:	6059      	str	r1, [r3, #4]
 8006e40:	6892      	ldr	r2, [r2, #8]
 8006e42:	609a      	str	r2, [r3, #8]
 8006e44:	e002      	b.n	8006e4c <_realloc_r+0x2dc>
 8006e46:	4621      	mov	r1, r4
 8006e48:	f7ff fe64 	bl	8006b14 <memmove>
 8006e4c:	4621      	mov	r1, r4
 8006e4e:	4648      	mov	r0, r9
 8006e50:	f7fe fc74 	bl	800573c <_free_r>
 8006e54:	4648      	mov	r0, r9
 8006e56:	f7ff f811 	bl	8005e7c <__malloc_unlock>
 8006e5a:	4630      	mov	r0, r6
 8006e5c:	e02d      	b.n	8006eba <_realloc_r+0x34a>
 8006e5e:	bf00      	nop
 8006e60:	2000016c 	.word	0x2000016c
 8006e64:	ebc8 0205 	rsb	r2, r8, r5
 8006e68:	2a0f      	cmp	r2, #15
 8006e6a:	f8db 3004 	ldr.w	r3, [fp, #4]
 8006e6e:	d914      	bls.n	8006e9a <_realloc_r+0x32a>
 8006e70:	f003 0301 	and.w	r3, r3, #1
 8006e74:	eb0b 0108 	add.w	r1, fp, r8
 8006e78:	ea43 0308 	orr.w	r3, r3, r8
 8006e7c:	f8cb 3004 	str.w	r3, [fp, #4]
 8006e80:	f042 0301 	orr.w	r3, r2, #1
 8006e84:	440a      	add	r2, r1
 8006e86:	604b      	str	r3, [r1, #4]
 8006e88:	6853      	ldr	r3, [r2, #4]
 8006e8a:	f043 0301 	orr.w	r3, r3, #1
 8006e8e:	6053      	str	r3, [r2, #4]
 8006e90:	3108      	adds	r1, #8
 8006e92:	4648      	mov	r0, r9
 8006e94:	f7fe fc52 	bl	800573c <_free_r>
 8006e98:	e00a      	b.n	8006eb0 <_realloc_r+0x340>
 8006e9a:	f003 0301 	and.w	r3, r3, #1
 8006e9e:	432b      	orrs	r3, r5
 8006ea0:	eb0b 0205 	add.w	r2, fp, r5
 8006ea4:	f8cb 3004 	str.w	r3, [fp, #4]
 8006ea8:	6853      	ldr	r3, [r2, #4]
 8006eaa:	f043 0301 	orr.w	r3, r3, #1
 8006eae:	6053      	str	r3, [r2, #4]
 8006eb0:	4648      	mov	r0, r9
 8006eb2:	f7fe ffe3 	bl	8005e7c <__malloc_unlock>
 8006eb6:	f10b 0008 	add.w	r0, fp, #8
 8006eba:	b003      	add	sp, #12
 8006ebc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08006ec0 <__swbuf_r>:
 8006ec0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006ec2:	460f      	mov	r7, r1
 8006ec4:	4614      	mov	r4, r2
 8006ec6:	4606      	mov	r6, r0
 8006ec8:	b118      	cbz	r0, 8006ed2 <__swbuf_r+0x12>
 8006eca:	6983      	ldr	r3, [r0, #24]
 8006ecc:	b90b      	cbnz	r3, 8006ed2 <__swbuf_r+0x12>
 8006ece:	f7fe fb6d 	bl	80055ac <__sinit>
 8006ed2:	4b27      	ldr	r3, [pc, #156]	; (8006f70 <__swbuf_r+0xb0>)
 8006ed4:	429c      	cmp	r4, r3
 8006ed6:	d101      	bne.n	8006edc <__swbuf_r+0x1c>
 8006ed8:	6874      	ldr	r4, [r6, #4]
 8006eda:	e008      	b.n	8006eee <__swbuf_r+0x2e>
 8006edc:	4b25      	ldr	r3, [pc, #148]	; (8006f74 <__swbuf_r+0xb4>)
 8006ede:	429c      	cmp	r4, r3
 8006ee0:	d101      	bne.n	8006ee6 <__swbuf_r+0x26>
 8006ee2:	68b4      	ldr	r4, [r6, #8]
 8006ee4:	e003      	b.n	8006eee <__swbuf_r+0x2e>
 8006ee6:	4b24      	ldr	r3, [pc, #144]	; (8006f78 <__swbuf_r+0xb8>)
 8006ee8:	429c      	cmp	r4, r3
 8006eea:	bf08      	it	eq
 8006eec:	68f4      	ldreq	r4, [r6, #12]
 8006eee:	69a3      	ldr	r3, [r4, #24]
 8006ef0:	60a3      	str	r3, [r4, #8]
 8006ef2:	89a3      	ldrh	r3, [r4, #12]
 8006ef4:	0719      	lsls	r1, r3, #28
 8006ef6:	d50e      	bpl.n	8006f16 <__swbuf_r+0x56>
 8006ef8:	6923      	ldr	r3, [r4, #16]
 8006efa:	b163      	cbz	r3, 8006f16 <__swbuf_r+0x56>
 8006efc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006f00:	049a      	lsls	r2, r3, #18
 8006f02:	b2fd      	uxtb	r5, r7
 8006f04:	d410      	bmi.n	8006f28 <__swbuf_r+0x68>
 8006f06:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8006f0a:	81a3      	strh	r3, [r4, #12]
 8006f0c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006f0e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006f12:	6663      	str	r3, [r4, #100]	; 0x64
 8006f14:	e008      	b.n	8006f28 <__swbuf_r+0x68>
 8006f16:	4621      	mov	r1, r4
 8006f18:	4630      	mov	r0, r6
 8006f1a:	f7fd fbad 	bl	8004678 <__swsetup_r>
 8006f1e:	2800      	cmp	r0, #0
 8006f20:	d0ec      	beq.n	8006efc <__swbuf_r+0x3c>
 8006f22:	f04f 30ff 	mov.w	r0, #4294967295
 8006f26:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006f28:	6823      	ldr	r3, [r4, #0]
 8006f2a:	6920      	ldr	r0, [r4, #16]
 8006f2c:	1a18      	subs	r0, r3, r0
 8006f2e:	6963      	ldr	r3, [r4, #20]
 8006f30:	4298      	cmp	r0, r3
 8006f32:	db05      	blt.n	8006f40 <__swbuf_r+0x80>
 8006f34:	4621      	mov	r1, r4
 8006f36:	4630      	mov	r0, r6
 8006f38:	f7fe face 	bl	80054d8 <_fflush_r>
 8006f3c:	2800      	cmp	r0, #0
 8006f3e:	d1f0      	bne.n	8006f22 <__swbuf_r+0x62>
 8006f40:	68a3      	ldr	r3, [r4, #8]
 8006f42:	3b01      	subs	r3, #1
 8006f44:	60a3      	str	r3, [r4, #8]
 8006f46:	6823      	ldr	r3, [r4, #0]
 8006f48:	1c5a      	adds	r2, r3, #1
 8006f4a:	6022      	str	r2, [r4, #0]
 8006f4c:	701f      	strb	r7, [r3, #0]
 8006f4e:	6962      	ldr	r2, [r4, #20]
 8006f50:	1c43      	adds	r3, r0, #1
 8006f52:	4293      	cmp	r3, r2
 8006f54:	d004      	beq.n	8006f60 <__swbuf_r+0xa0>
 8006f56:	89a3      	ldrh	r3, [r4, #12]
 8006f58:	07db      	lsls	r3, r3, #31
 8006f5a:	d507      	bpl.n	8006f6c <__swbuf_r+0xac>
 8006f5c:	2d0a      	cmp	r5, #10
 8006f5e:	d105      	bne.n	8006f6c <__swbuf_r+0xac>
 8006f60:	4621      	mov	r1, r4
 8006f62:	4630      	mov	r0, r6
 8006f64:	f7fe fab8 	bl	80054d8 <_fflush_r>
 8006f68:	2800      	cmp	r0, #0
 8006f6a:	d1da      	bne.n	8006f22 <__swbuf_r+0x62>
 8006f6c:	4628      	mov	r0, r5
 8006f6e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006f70:	080071e0 	.word	0x080071e0
 8006f74:	08007200 	.word	0x08007200
 8006f78:	08007220 	.word	0x08007220

08006f7c <_wcrtomb_r>:
 8006f7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006f80:	461d      	mov	r5, r3
 8006f82:	4b0f      	ldr	r3, [pc, #60]	; (8006fc0 <_wcrtomb_r+0x44>)
 8006f84:	b086      	sub	sp, #24
 8006f86:	4604      	mov	r4, r0
 8006f88:	4690      	mov	r8, r2
 8006f8a:	460e      	mov	r6, r1
 8006f8c:	681f      	ldr	r7, [r3, #0]
 8006f8e:	b931      	cbnz	r1, 8006f9e <_wcrtomb_r+0x22>
 8006f90:	f7fe fcc2 	bl	8005918 <__locale_charset>
 8006f94:	9500      	str	r5, [sp, #0]
 8006f96:	4603      	mov	r3, r0
 8006f98:	4632      	mov	r2, r6
 8006f9a:	a903      	add	r1, sp, #12
 8006f9c:	e005      	b.n	8006faa <_wcrtomb_r+0x2e>
 8006f9e:	f7fe fcbb 	bl	8005918 <__locale_charset>
 8006fa2:	9500      	str	r5, [sp, #0]
 8006fa4:	4603      	mov	r3, r0
 8006fa6:	4642      	mov	r2, r8
 8006fa8:	4631      	mov	r1, r6
 8006faa:	4620      	mov	r0, r4
 8006fac:	47b8      	blx	r7
 8006fae:	1c43      	adds	r3, r0, #1
 8006fb0:	bf01      	itttt	eq
 8006fb2:	2300      	moveq	r3, #0
 8006fb4:	602b      	streq	r3, [r5, #0]
 8006fb6:	238a      	moveq	r3, #138	; 0x8a
 8006fb8:	6023      	streq	r3, [r4, #0]
 8006fba:	b006      	add	sp, #24
 8006fbc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006fc0:	2000057c 	.word	0x2000057c

08006fc4 <__ascii_wctomb>:
 8006fc4:	b149      	cbz	r1, 8006fda <__ascii_wctomb+0x16>
 8006fc6:	2aff      	cmp	r2, #255	; 0xff
 8006fc8:	bf85      	ittet	hi
 8006fca:	238a      	movhi	r3, #138	; 0x8a
 8006fcc:	6003      	strhi	r3, [r0, #0]
 8006fce:	700a      	strbls	r2, [r1, #0]
 8006fd0:	f04f 30ff 	movhi.w	r0, #4294967295
 8006fd4:	bf98      	it	ls
 8006fd6:	2001      	movls	r0, #1
 8006fd8:	4770      	bx	lr
 8006fda:	4608      	mov	r0, r1
 8006fdc:	4770      	bx	lr
	...

08006fe0 <_close>:
 8006fe0:	4b02      	ldr	r3, [pc, #8]	; (8006fec <_close+0xc>)
 8006fe2:	2258      	movs	r2, #88	; 0x58
 8006fe4:	601a      	str	r2, [r3, #0]
 8006fe6:	f04f 30ff 	mov.w	r0, #4294967295
 8006fea:	4770      	bx	lr
 8006fec:	2000062c 	.word	0x2000062c

08006ff0 <_fstat>:
 8006ff0:	4b02      	ldr	r3, [pc, #8]	; (8006ffc <_fstat+0xc>)
 8006ff2:	2258      	movs	r2, #88	; 0x58
 8006ff4:	601a      	str	r2, [r3, #0]
 8006ff6:	f04f 30ff 	mov.w	r0, #4294967295
 8006ffa:	4770      	bx	lr
 8006ffc:	2000062c 	.word	0x2000062c

08007000 <_gettimeofday>:
 8007000:	4b02      	ldr	r3, [pc, #8]	; (800700c <_gettimeofday+0xc>)
 8007002:	2258      	movs	r2, #88	; 0x58
 8007004:	601a      	str	r2, [r3, #0]
 8007006:	f04f 30ff 	mov.w	r0, #4294967295
 800700a:	4770      	bx	lr
 800700c:	2000062c 	.word	0x2000062c

08007010 <_isatty>:
 8007010:	4b02      	ldr	r3, [pc, #8]	; (800701c <_isatty+0xc>)
 8007012:	2258      	movs	r2, #88	; 0x58
 8007014:	601a      	str	r2, [r3, #0]
 8007016:	2000      	movs	r0, #0
 8007018:	4770      	bx	lr
 800701a:	bf00      	nop
 800701c:	2000062c 	.word	0x2000062c

08007020 <_lseek>:
 8007020:	4b02      	ldr	r3, [pc, #8]	; (800702c <_lseek+0xc>)
 8007022:	2258      	movs	r2, #88	; 0x58
 8007024:	601a      	str	r2, [r3, #0]
 8007026:	f04f 30ff 	mov.w	r0, #4294967295
 800702a:	4770      	bx	lr
 800702c:	2000062c 	.word	0x2000062c

08007030 <_read>:
 8007030:	4b02      	ldr	r3, [pc, #8]	; (800703c <_read+0xc>)
 8007032:	2258      	movs	r2, #88	; 0x58
 8007034:	601a      	str	r2, [r3, #0]
 8007036:	f04f 30ff 	mov.w	r0, #4294967295
 800703a:	4770      	bx	lr
 800703c:	2000062c 	.word	0x2000062c

08007040 <_sbrk>:
 8007040:	4b04      	ldr	r3, [pc, #16]	; (8007054 <_sbrk+0x14>)
 8007042:	6819      	ldr	r1, [r3, #0]
 8007044:	4602      	mov	r2, r0
 8007046:	b909      	cbnz	r1, 800704c <_sbrk+0xc>
 8007048:	4903      	ldr	r1, [pc, #12]	; (8007058 <_sbrk+0x18>)
 800704a:	6019      	str	r1, [r3, #0]
 800704c:	6818      	ldr	r0, [r3, #0]
 800704e:	4402      	add	r2, r0
 8007050:	601a      	str	r2, [r3, #0]
 8007052:	4770      	bx	lr
 8007054:	200005d0 	.word	0x200005d0
 8007058:	20000630 	.word	0x20000630

0800705c <_write>:
 800705c:	4b02      	ldr	r3, [pc, #8]	; (8007068 <_write+0xc>)
 800705e:	2258      	movs	r2, #88	; 0x58
 8007060:	601a      	str	r2, [r3, #0]
 8007062:	f04f 30ff 	mov.w	r0, #4294967295
 8007066:	4770      	bx	lr
 8007068:	2000062c 	.word	0x2000062c

0800706c <_init>:
 800706c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800706e:	bf00      	nop
 8007070:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007072:	bc08      	pop	{r3}
 8007074:	469e      	mov	lr, r3
 8007076:	4770      	bx	lr

08007078 <_fini>:
 8007078:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800707a:	bf00      	nop
 800707c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800707e:	bc08      	pop	{r3}
 8007080:	469e      	mov	lr, r3
 8007082:	4770      	bx	lr
