From fb17edcabdf7eba7677643603dc5a515c90744e5 Mon Sep 17 00:00:00 2001
From: Anson Huang <b20788@freescale.com>
Date: Thu, 23 Apr 2015 18:50:04 +0800
Subject: [PATCH 0430/1221] MLK-10724-1 ARM: dts: add i.mx6ul dts support

Add new SOC i.MX6UL dtb file support, including ddr3
arm2 board support, clock file and pinfunc head file.

Signed-off-by: Anson Huang <b20788@freescale.com>
Signed-off-by: Bai Ping <b51503@freescale.com>
Signed-off-by: Fugang Duan <B38611@freescale.com>
[zou:Original patch taken from
git.freescale.com/imx/fsl-arm-yocto-bsp.git-b imx-3.14.52-1.1.0_ga]
Signed-off-by: zou cao <cao.zou@windriver.com>
---
 arch/arm/boot/dts/Makefile               |    1 +
 arch/arm/boot/dts/imx6ul-ddr3-arm2.dts   |  149 +++++
 arch/arm/boot/dts/imx6ul-pinfunc.h       |  925 +++++++++++++++++++++++++++++
 arch/arm/boot/dts/imx6ul.dtsi            |  933 ++++++++++++++++++++++++++++++
 include/dt-bindings/clock/imx6ul-clock.h |  235 ++++++++
 5 files changed, 2243 insertions(+), 0 deletions(-)
 create mode 100644 arch/arm/boot/dts/imx6ul-ddr3-arm2.dts
 create mode 100755 arch/arm/boot/dts/imx6ul-pinfunc.h
 create mode 100644 arch/arm/boot/dts/imx6ul.dtsi
 create mode 100644 include/dt-bindings/clock/imx6ul-clock.h

diff --git a/arch/arm/boot/dts/Makefile b/arch/arm/boot/dts/Makefile
index ca07305..dd3dc21 100644
--- a/arch/arm/boot/dts/Makefile
+++ b/arch/arm/boot/dts/Makefile
@@ -207,6 +207,7 @@ dtb-$(CONFIG_ARCH_MXC) += \
 	imx6sx-sabreauto.dtb \
 	imx6sx-sabreauto-m4.dtb \
 	imx6sx-sdb-lcdif1.dtb \
+	imx6ul-ddr3-arm2.dtb \
 	vf610-cosmic.dtb \
 	imx6sx-sdb-emmc.dtb \
 	imx6sx-sdb-m4.dtb \
diff --git a/arch/arm/boot/dts/imx6ul-ddr3-arm2.dts b/arch/arm/boot/dts/imx6ul-ddr3-arm2.dts
new file mode 100644
index 0000000..5e205b9
--- /dev/null
+++ b/arch/arm/boot/dts/imx6ul-ddr3-arm2.dts
@@ -0,0 +1,149 @@
+/*
+ * Copyright (C) 2015 Freescale Semiconductor, Inc.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ */
+
+/dts-v1/;
+
+#include <dt-bindings/input/input.h>
+#include "imx6ul.dtsi"
+
+/ {
+	model = "Freescale i.MX6 UltraLite DDR3 ARM2 Board";
+	compatible = "fsl,imx6ul-ddr3-arm2", "fsl,imx6ul";
+
+	chosen {
+		stdout-path = &uart1;
+	};
+
+	memory {
+		reg = <0x80000000 0x40000000>;
+	};
+};
+
+&fec1 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_enet1>;
+	phy-mode = "rmii";
+	phy-handle = <&ethphy0>;
+	status = "okay";
+
+	mdio {
+		#address-cells = <1>;
+		#size-cells = <0>;
+
+		ethphy0: ethernet-phy@1 {
+			compatible = "ethernet-phy-ieee802.3-c22";
+			reg = <1>;
+		};
+
+		ethphy1: ethernet-phy@2 {
+			compatible = "ethernet-phy-ieee802.3-c22";
+			reg = <2>;
+		};
+	};
+};
+
+&gpc {
+	fsl,cpu_pupscr_sw2iso = <0x2>;
+	fsl,cpu_pupscr_sw = <0x1>;
+	fsl,cpu_pdnscr_iso2sw = <0x1>;
+	fsl,cpu_pdnscr_iso = <0x1>;
+	fsl,wdog-reset = <1>; /* watchdog select of reset source */
+	fsl,ldo-bypass = <1>; /* use ldo-bypass, u-boot will check it and configure */
+};
+
+&uart1 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_uart1>;
+	status = "okay";
+};
+
+&uart2 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_uart2>;
+	fsl,uart-has-rtscts;
+	status = "okay";
+};
+
+&usdhc1 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_usdhc1_1>;
+	non-removable;
+	/* need hw rework to enable signal voltage switch */
+	no-1-8-v;
+	keep-power-in-suspend;
+	enable-sdio-wakeup;
+	status = "okay";
+};
+
+&usdhc2 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_usdhc2_1>;
+	non-removable;
+	/* need hw rework to enable signal voltage switch */
+	no-1-8-v;
+	keep-power-in-suspend;
+	enable-sdio-wakeup;
+	status = "okay";
+};
+
+&iomuxc {
+	imx6ul-ddr3-arm2 {
+		pinctrl_enet1: enet1grp {
+			fsl,pins = <
+				MX6UL_PAD_GPIO1_IO07__ENET1_MDC		0x1b0b0
+				MX6UL_PAD_GPIO1_IO06__ENET1_MDIO	0x1b0b0
+				MX6UL_PAD_ENET1_RX_EN__ENET1_RX_EN	0x1b0b0
+				MX6UL_PAD_ENET1_RX_ER__ENET1_RX_ER	0x1b0b0
+				MX6UL_PAD_ENET1_RX_DATA0__ENET1_RDATA00	0x1b0b0
+				MX6UL_PAD_ENET1_RX_DATA1__ENET1_RDATA01	0x1b0b0
+				MX6UL_PAD_ENET1_TX_EN__ENET1_TX_EN	0x1b0b0
+				MX6UL_PAD_ENET1_TX_DATA0__ENET1_TDATA00	0x1b0b0
+				MX6UL_PAD_ENET1_TX_DATA1__ENET1_TDATA01	0x1b0b0
+				MX6UL_PAD_ENET1_TX_CLK__ENET1_REF_CLK1	0x4001b0a8
+			>;
+		};
+
+		pinctrl_uart1: uart1grp {
+			fsl,pins = <
+				MX6UL_PAD_UART1_TX_DATA__UART1_DCE_TX 0x1b0b1
+				MX6UL_PAD_UART1_RX_DATA__UART1_DCE_RX 0x1b0b1
+			>;
+		};
+
+		pinctrl_uart2: uart2grp {
+			fsl,pins = <
+				MX6UL_PAD_UART2_TX_DATA__UART2_DCE_TX 0x1b0b1
+				MX6UL_PAD_UART2_RX_DATA__UART2_DCE_RX 0x1b0b1
+				MX6UL_PAD_UART2_CTS_B__UART2_DCE_CTS  0x1b0b1
+				MX6UL_PAD_UART2_RTS_B__UART2_DCE_RTS  0x1b0b1
+			>;
+		};
+
+		pinctrl_usdhc1_1: usdhc1grp-1 {
+			fsl,pins = <
+				MX6UL_PAD_SD1_CMD__USDHC1_CMD     0x17059
+				MX6UL_PAD_SD1_CLK__USDHC1_CLK     0x10059
+				MX6UL_PAD_SD1_DATA0__USDHC1_DATA0 0x17059
+				MX6UL_PAD_SD1_DATA1__USDHC1_DATA1 0x17059
+				MX6UL_PAD_SD1_DATA2__USDHC1_DATA2 0x17059
+				MX6UL_PAD_SD1_DATA3__USDHC1_DATA3 0x17059
+			>;
+		};
+
+		pinctrl_usdhc2_1: usdhc2grp-1 {
+			fsl,pins = <
+				MX6UL_PAD_CSI_HSYNC__USDHC2_CMD     0x17059
+				MX6UL_PAD_CSI_VSYNC__USDHC2_CLK     0x10059
+				MX6UL_PAD_CSI_DATA00__USDHC2_DATA0 0x17059
+				MX6UL_PAD_CSI_DATA01__USDHC2_DATA1 0x17059
+				MX6UL_PAD_CSI_DATA02__USDHC2_DATA2 0x17059
+				MX6UL_PAD_CSI_DATA03__USDHC2_DATA3 0x17059
+			>;
+		};
+	};
+};
diff --git a/arch/arm/boot/dts/imx6ul-pinfunc.h b/arch/arm/boot/dts/imx6ul-pinfunc.h
new file mode 100755
index 0000000..fd88bc0
--- /dev/null
+++ b/arch/arm/boot/dts/imx6ul-pinfunc.h
@@ -0,0 +1,925 @@
+/*
+ * Copyright (C) 2015 Freescale Semiconductor, Inc.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ *
+ */
+
+#ifndef __DTS_IMX6UL_PINFUNC_H
+#define __DTS_IMX6UL_PINFUNC_H
+
+/*
+ * The pin function ID is a tuple of
+ * <mux_reg conf_reg input_reg mux_mode input_val>
+ */
+
+#define	MX6UL_PAD_JTAG_MOD__SJC_MOD                              	0x0044 0x02D0 0x0000 0 0
+#define	MX6UL_PAD_JTAG_MOD__GPT2_CLK                             	0x0044 0x02D0 0x05A0 1 0
+#define	MX6UL_PAD_JTAG_MOD__SPDIF_OUT                            	0x0044 0x02D0 0x0000 2 0
+#define	MX6UL_PAD_JTAG_MOD__ENET1_REF_CLK_25M                    	0x0044 0x02D0 0x0000 3 0
+#define	MX6UL_PAD_JTAG_MOD__CCM_PMIC_RDY                         	0x0044 0x02D0 0x04C0 4 0
+#define	MX6UL_PAD_JTAG_MOD__GPIO1_IO10                           	0x0044 0x02D0 0x0000 5 0
+#define	MX6UL_PAD_JTAG_MOD__SDMA_EXT_EVENT00                     	0x0044 0x02D0 0x0000 6 0
+#define	MX6UL_PAD_JTAG_TMS__SJC_TMS                              	0x0048 0x02D4 0x0000 0 0
+#define	MX6UL_PAD_JTAG_TMS__GPT2_CAPTURE1                        	0x0048 0x02D4 0x0598 1 0
+#define	MX6UL_PAD_JTAG_TMS__SAI2_MCLK                            	0x0048 0x02D4 0x0000 2 0
+#define	MX6UL_PAD_JTAG_TMS__CCM_CLKO1                            	0x0048 0x02D4 0x0000 3 0
+#define	MX6UL_PAD_JTAG_TMS__CCM_WAIT                             	0x0048 0x02D4 0x0000 4 0
+#define	MX6UL_PAD_JTAG_TMS__GPIO1_IO11                           	0x0048 0x02D4 0x0000 5 0
+#define	MX6UL_PAD_JTAG_TMS__SDMA_EXT_EVENT01                     	0x0048 0x02D4 0x0000 6 0
+#define	MX6UL_PAD_JTAG_TMS__EPIT1_OUT                            	0x0048 0x02D4 0x0000 8 0
+#define	MX6UL_PAD_JTAG_TDO__SJC_TDO                              	0x004C 0x02D8 0x0000 0 0
+#define	MX6UL_PAD_JTAG_TDO__GPT2_CAPTURE2                        	0x004C 0x02D8 0x059C 1 0
+#define	MX6UL_PAD_JTAG_TDO__SAI2_TX_SYNC                         	0x004C 0x02D8 0x05FC 2 0
+#define	MX6UL_PAD_JTAG_TDO__CCM_CLKO2                            	0x004C 0x02D8 0x0000 3 0
+#define	MX6UL_PAD_JTAG_TDO__CCM_STOP                             	0x004C 0x02D8 0x0000 4 0
+#define	MX6UL_PAD_JTAG_TDO__GPIO1_IO12                           	0x004C 0x02D8 0x0000 5 0
+#define	MX6UL_PAD_JTAG_TDO__MQS_RIGHT                            	0x004C 0x02D8 0x0000 6 0
+#define	MX6UL_PAD_JTAG_TDO__EPIT2_OUT                            	0x004C 0x02D8 0x0000 8 0
+#define	MX6UL_PAD_JTAG_TDI__SJC_TDI                              	0x0050 0x02DC 0x0000 0 0
+#define	MX6UL_PAD_JTAG_TDI__GPT2_COMPARE1                        	0x0050 0x02DC 0x0000 1 0
+#define	MX6UL_PAD_JTAG_TDI__SAI2_TX_BCLK                         	0x0050 0x02DC 0x05F8 2 0
+#define	MX6UL_PAD_JTAG_TDI__PWM6_OUT                             	0x0050 0x02DC 0x0000 4 0
+#define	MX6UL_PAD_JTAG_TDI__GPIO1_IO13                           	0x0050 0x02DC 0x0000 5 0
+#define	MX6UL_PAD_JTAG_TDI__MQS_LEFT                             	0x0050 0x02DC 0x0000 6 0
+#define	MX6UL_PAD_JTAG_TDI__SIM1_POWER_FAIL                      	0x0050 0x02DC 0x0000 8 0
+#define	MX6UL_PAD_JTAG_TCK__SJC_TCK                              	0x0054 0x02E0 0x0000 0 0
+#define	MX6UL_PAD_JTAG_TCK__GPT2_COMPARE2                        	0x0054 0x02E0 0x0000 1 0
+#define	MX6UL_PAD_JTAG_TCK__SAI2_RX_DATA                         	0x0054 0x02E0 0x0000 2 0
+#define	MX6UL_PAD_JTAG_TCK__PWM7_OUT                             	0x0054 0x02E0 0x0000 4 0
+#define	MX6UL_PAD_JTAG_TCK__GPIO1_IO14                           	0x0054 0x02E0 0x0000 5 0
+#define	MX6UL_PAD_JTAG_TCK__SIM2_POWER_FAIL                      	0x0054 0x02E0 0x0000 8 0
+#define	MX6UL_PAD_JTAG_TRST_B__SJC_TRSTB                         	0x0058 0x02E4 0x0000 0 0
+#define	MX6UL_PAD_JTAG_TRST_B__GPT2_COMPARE3                     	0x0058 0x02E4 0x0000 1 0
+#define	MX6UL_PAD_JTAG_TRST_B__SAI2_TX_DATA                      	0x0058 0x02E4 0x0000 2 0
+#define	MX6UL_PAD_JTAG_TRST_B__PWM8_OUT                          	0x0058 0x02E4 0x0000 4 0
+#define	MX6UL_PAD_JTAG_TRST_B__GPIO1_IO15                        	0x0058 0x02E4 0x0000 5 0
+#define	MX6UL_PAD_JTAG_TRST_B__CAAM_RNG_OSC_OBS                  	0x0058 0x02E4 0x0000 8 0
+#define	MX6UL_PAD_GPIO1_IO00__I2C2_SCL                           	0x005C 0x02E8 0x05AC 0 1
+#define	MX6UL_PAD_GPIO1_IO00__GPT1_CAPTURE1                      	0x005C 0x02E8 0x058C 1 0
+#define	MX6UL_PAD_GPIO1_IO00__ANATOP_OTG1_ID                     	0x005C 0x02E8 0x04B8 2 0
+#define	MX6UL_PAD_GPIO1_IO00__ENET1_REF_CLK1                     	0x005C 0x02E8 0x0574 3 0
+#define	MX6UL_PAD_GPIO1_IO00__MQS_RIGHT                          	0x005C 0x02E8 0x0000 4 0
+#define	MX6UL_PAD_GPIO1_IO00__GPIO1_IO00                         	0x005C 0x02E8 0x0000 5 0
+#define	MX6UL_PAD_GPIO1_IO00__ENET1_1588_EVENT0_IN               	0x005C 0x02E8 0x0000 6 0
+#define	MX6UL_PAD_GPIO1_IO00__SRC_SYSTEM_RESET                   	0x005C 0x02E8 0x0000 7 0
+#define	MX6UL_PAD_GPIO1_IO00__WDOG3_WDOG_B                       	0x005C 0x02E8 0x0000 8 0
+#define	MX6UL_PAD_GPIO1_IO01__I2C2_SDA                           	0x0060 0x02EC 0x05B0 0 1
+#define	MX6UL_PAD_GPIO1_IO01__GPT1_COMPARE1                      	0x0060 0x02EC 0x0000 1 0
+#define	MX6UL_PAD_GPIO1_IO01__USB_OTG1_OC                        	0x0060 0x02EC 0x0664 2 0
+#define	MX6UL_PAD_GPIO1_IO01__ENET2_REF_CLK2                     	0x0060 0x02EC 0x057C 3 0
+#define	MX6UL_PAD_GPIO1_IO01__MQS_LEFT                           	0x0060 0x02EC 0x0000 4 0
+#define	MX6UL_PAD_GPIO1_IO01__GPIO1_IO01                         	0x0060 0x02EC 0x0000 5 0
+#define	MX6UL_PAD_GPIO1_IO01__ENET1_1588_EVENT0_OUT              	0x0060 0x02EC 0x0000 6 0
+#define	MX6UL_PAD_GPIO1_IO01__SRC_EARLY_RESET                    	0x0060 0x02EC 0x0000 7 0
+#define	MX6UL_PAD_GPIO1_IO01__WDOG1_WDOG_B                       	0x0060 0x02EC 0x0000 8 0
+#define	MX6UL_PAD_GPIO1_IO02__I2C1_SCL                           	0x0064 0x02F0 0x05A4 0 0
+#define	MX6UL_PAD_GPIO1_IO02__GPT1_COMPARE2                      	0x0064 0x02F0 0x0000 1 0
+#define	MX6UL_PAD_GPIO1_IO02__USB_OTG2_PWR                       	0x0064 0x02F0 0x0000 2 0
+#define	MX6UL_PAD_GPIO1_IO02__ENET1_REF_CLK_25M                  	0x0064 0x02F0 0x0000 3 0
+#define	MX6UL_PAD_GPIO1_IO02__USDHC1_WP                          	0x0064 0x02F0 0x066C 4 0
+#define	MX6UL_PAD_GPIO1_IO02__GPIO1_IO02                         	0x0064 0x02F0 0x0000 5 0
+#define	MX6UL_PAD_GPIO1_IO02__SDMA_EXT_EVENT00                   	0x0064 0x02F0 0x0000 6 0
+#define	MX6UL_PAD_GPIO1_IO02__SRC_ANY_PU_RESET                   	0x0064 0x02F0 0x0000 7 0
+#define	MX6UL_PAD_GPIO1_IO02__UART1_DCE_TX                           	0x0064 0x02F0 0x0000 8 0
+#define	MX6UL_PAD_GPIO1_IO02__UART1_DTE_RX                           	0x0064 0x02F0 0x0624 8 0
+#define	MX6UL_PAD_GPIO1_IO03__I2C1_SDA                           	0x0068 0x02F4 0x05A8 0 1
+#define	MX6UL_PAD_GPIO1_IO03__GPT1_COMPARE3                      	0x0068 0x02F4 0x0000 1 0
+#define	MX6UL_PAD_GPIO1_IO03__USB_OTG2_OC                        	0x0068 0x02F4 0x0660 2 0
+#define	MX6UL_PAD_GPIO1_IO03__USDHC1_CD_B                        	0x0068 0x02F4 0x0668 4 0
+#define	MX6UL_PAD_GPIO1_IO03__GPIO1_IO03                         	0x0068 0x02F4 0x0000 5 0
+#define	MX6UL_PAD_GPIO1_IO03__CCM_DI0_EXT_CLK                    	0x0068 0x02F4 0x0000 6 0
+#define	MX6UL_PAD_GPIO1_IO03__SRC_TESTER_ACK                     	0x0068 0x02F4 0x0000 7 0
+#define	MX6UL_PAD_GPIO1_IO03__UART1_DTE_TX                           	0x0068 0x02F4 0x0000 8 0
+#define	MX6UL_PAD_GPIO1_IO03__UART1_DCE_RX                           	0x0068 0x02F4 0x0624 8 1
+#define	MX6UL_PAD_GPIO1_IO04__ENET1_REF_CLK1                     	0x006C 0x02F8 0x0574 0 1
+#define	MX6UL_PAD_GPIO1_IO04__PWM3_OUT                           	0x006C 0x02F8 0x0000 1 0
+#define	MX6UL_PAD_GPIO1_IO04__USB_OTG1_PWR                       	0x006C 0x02F8 0x0000 2 0
+#define	MX6UL_PAD_GPIO1_IO04__USDHC1_RESET_B                     	0x006C 0x02F8 0x0000 4 0
+#define	MX6UL_PAD_GPIO1_IO04__GPIO1_IO04                         	0x006C 0x02F8 0x0000 5 0
+#define	MX6UL_PAD_GPIO1_IO04__ENET2_1588_EVENT0_IN               	0x006C 0x02F8 0x0000 6 0
+#define	MX6UL_PAD_GPIO1_IO04__UART5_DCE_TX                           	0x006C 0x02F8 0x0000 8 0
+#define	MX6UL_PAD_GPIO1_IO04__UART5_DTE_RX                           	0x006C 0x02F8 0x0644 8 2
+#define	MX6UL_PAD_GPIO1_IO05__ENET2_REF_CLK2                     	0x0070 0x02FC 0x057C 0 1
+#define	MX6UL_PAD_GPIO1_IO05__PWM4_OUT                           	0x0070 0x02FC 0x0000 1 0
+#define	MX6UL_PAD_GPIO1_IO05__ANATOP_OTG2_ID                     	0x0070 0x02FC 0x04BC 2 0
+#define	MX6UL_PAD_GPIO1_IO05__CSI_FIELD                          	0x0070 0x02FC 0x0530 3 0
+#define	MX6UL_PAD_GPIO1_IO05__USDHC1_VSELECT                     	0x0070 0x02FC 0x0000 4 0
+#define	MX6UL_PAD_GPIO1_IO05__GPIO1_IO05                         	0x0070 0x02FC 0x0000 5 0
+#define	MX6UL_PAD_GPIO1_IO05__ENET2_1588_EVENT0_OUT              	0x0070 0x02FC 0x0000 6 0
+#define	MX6UL_PAD_GPIO1_IO05__UART5_DCE_RX                           	0x0070 0x02FC 0x0644 8 3
+#define	MX6UL_PAD_GPIO1_IO05__UART5_DTE_TX                           	0x0070 0x02FC 0x0000 8 0
+#define	MX6UL_PAD_GPIO1_IO06__ENET1_MDIO                         	0x0074 0x0300 0x0578 0 0
+#define	MX6UL_PAD_GPIO1_IO06__ENET2_MDIO                         	0x0074 0x0300 0x0580 1 0
+#define	MX6UL_PAD_GPIO1_IO06__USB_OTG_PWR_WAKE                   	0x0074 0x0300 0x0000 2 0
+#define	MX6UL_PAD_GPIO1_IO06__CSI_MCLK                           	0x0074 0x0300 0x0000 3 0
+#define	MX6UL_PAD_GPIO1_IO06__USDHC2_WP                          	0x0074 0x0300 0x069C 4 0
+#define	MX6UL_PAD_GPIO1_IO06__GPIO1_IO06                         	0x0074 0x0300 0x0000 5 0
+#define	MX6UL_PAD_GPIO1_IO06__CCM_WAIT                           	0x0074 0x0300 0x0000 6 0
+#define	MX6UL_PAD_GPIO1_IO06__CCM_REF_EN_B                       	0x0074 0x0300 0x0000 7 0
+#define	MX6UL_PAD_GPIO1_IO06__UART1_DCE_CTS                      	0x0074 0x0300 0x0000 8 0
+#define	MX6UL_PAD_GPIO1_IO06__UART1_DTE_RTS                      	0x0074 0x0300 0x0620 8 0
+#define	MX6UL_PAD_GPIO1_IO07__ENET1_MDC                          	0x0078 0x0304 0x0000 0 0
+#define	MX6UL_PAD_GPIO1_IO07__ENET2_MDC                          	0x0078 0x0304 0x0000 1 0
+#define	MX6UL_PAD_GPIO1_IO07__USB_OTG_HOST_MODE                  	0x0078 0x0304 0x0000 2 0
+#define	MX6UL_PAD_GPIO1_IO07__CSI_PIXCLK                         	0x0078 0x0304 0x0528 3 0
+#define	MX6UL_PAD_GPIO1_IO07__USDHC2_CD_B                        	0x0078 0x0304 0x0674 4 1
+#define	MX6UL_PAD_GPIO1_IO07__GPIO1_IO07                         	0x0078 0x0304 0x0000 5 0
+#define	MX6UL_PAD_GPIO1_IO07__CCM_STOP                           	0x0078 0x0304 0x0000 6 0
+#define	MX6UL_PAD_GPIO1_IO07__UART1_DCE_RTS                      	0x0078 0x0304 0x0620 8 1
+#define	MX6UL_PAD_GPIO1_IO07__UART1_DTE_CTS                      	0x0078 0x0304 0x0000 8 0
+#define	MX6UL_PAD_GPIO1_IO08__PWM1_OUT                           	0x007C 0x0308 0x0000 0 0
+#define	MX6UL_PAD_GPIO1_IO08__WDOG1_WDOG_B                       	0x007C 0x0308 0x0000 1 0
+#define	MX6UL_PAD_GPIO1_IO08__SPDIF_OUT                          	0x007C 0x0308 0x0000 2 0
+#define	MX6UL_PAD_GPIO1_IO08__CSI_VSYNC                          	0x007C 0x0308 0x052C 3 1
+#define	MX6UL_PAD_GPIO1_IO08__USDHC2_VSELECT                     	0x007C 0x0308 0x0000 4 0
+#define	MX6UL_PAD_GPIO1_IO08__GPIO1_IO08                         	0x007C 0x0308 0x0000 5 0
+#define	MX6UL_PAD_GPIO1_IO08__CCM_PMIC_RDY                       	0x007C 0x0308 0x04C0 6 1
+#define	MX6UL_PAD_GPIO1_IO08__UART5_DCE_RTS                      	0x007C 0x0308 0x0640 8 1
+#define	MX6UL_PAD_GPIO1_IO08__UART5_DTE_CTS                      	0x007C 0x0308 0x0000 8 0
+#define	MX6UL_PAD_GPIO1_IO09__PWM2_OUT                           	0x0080 0x030C 0x0000 0 0
+#define	MX6UL_PAD_GPIO1_IO09__WDOG1_WDOG_ANY                     	0x0080 0x030C 0x0000 1 0
+#define	MX6UL_PAD_GPIO1_IO09__SPDIF_IN                           	0x0080 0x030C 0x0618 2 0
+#define	MX6UL_PAD_GPIO1_IO09__CSI_HSYNC                          	0x0080 0x030C 0x0524 3 1
+#define	MX6UL_PAD_GPIO1_IO09__USDHC2_RESET_B                     	0x0080 0x030C 0x0000 4 0
+#define	MX6UL_PAD_GPIO1_IO09__GPIO1_IO09                         	0x0080 0x030C 0x0000 5 0
+#define	MX6UL_PAD_GPIO1_IO09__USDHC1_RESET_B                     	0x0080 0x030C 0x0000 6 0
+#define	MX6UL_PAD_GPIO1_IO09__UART5_DCE_CTS                      	0x0080 0x030C 0x0000 8 0
+#define	MX6UL_PAD_GPIO1_IO09__UART5_DTE_RTS                      	0x0080 0x030C 0x0640 8 2
+#define	MX6UL_PAD_UART1_TX_DATA__UART1_DCE_TX                        	0x0084 0x0310 0x0000 0 0
+#define	MX6UL_PAD_UART1_TX_DATA__UART1_DTE_RX                        	0x0084 0x0310 0x0624 0 2
+#define	MX6UL_PAD_UART1_TX_DATA__ENET1_RDATA02                   	0x0084 0x0310 0x0000 1 0
+#define	MX6UL_PAD_UART1_TX_DATA__I2C3_SCL                        	0x0084 0x0310 0x05B4 2 0
+#define	MX6UL_PAD_UART1_TX_DATA__CSI_DATA02                      	0x0084 0x0310 0x0000 3 0
+#define	MX6UL_PAD_UART1_TX_DATA__GPT1_COMPARE1                   	0x0084 0x0310 0x0000 4 0
+#define	MX6UL_PAD_UART1_TX_DATA__GPIO1_IO16                      	0x0084 0x0310 0x0000 5 0
+#define	MX6UL_PAD_UART1_TX_DATA__SPDIF_OUT                       	0x0084 0x0310 0x0000 8 0
+#define	MX6UL_PAD_UART1_RX_DATA__UART1_DCE_RX                        	0x0088 0x0314 0x0624 0 3
+#define	MX6UL_PAD_UART1_RX_DATA__UART1_DTE_TX                        	0x0088 0x0314 0x0000 0 0
+#define	MX6UL_PAD_UART1_RX_DATA__ENET1_RDATA03                   	0x0088 0x0314 0x0000 1 0
+#define	MX6UL_PAD_UART1_RX_DATA__I2C3_SDA                        	0x0088 0x0314 0x05B8 2 0
+#define	MX6UL_PAD_UART1_RX_DATA__CSI_DATA03                      	0x0088 0x0314 0x0000 3 0
+#define	MX6UL_PAD_UART1_RX_DATA__GPT1_CLK                        	0x0088 0x0314 0x0594 4 0
+#define	MX6UL_PAD_UART1_RX_DATA__GPIO1_IO17                      	0x0088 0x0314 0x0000 5 0
+#define	MX6UL_PAD_UART1_RX_DATA__SPDIF_IN                        	0x0088 0x0314 0x0000 8 0
+#define	MX6UL_PAD_UART1_CTS_B__UART1_DCE_CTS                     	0x008C 0x0318 0x0000 0 0
+#define	MX6UL_PAD_UART1_CTS_B__UART1_DTE_RTS                     	0x008C 0x0318 0x0620 0 2
+#define	MX6UL_PAD_UART1_CTS_B__ENET1_RX_CLK                      	0x008C 0x0318 0x0000 1 0
+#define	MX6UL_PAD_UART1_CTS_B__USDHC1_WP                         	0x008C 0x0318 0x066C 2 1
+#define	MX6UL_PAD_UART1_CTS_B__CSI_DATA04                        	0x008C 0x0318 0x0000 3 0
+#define	MX6UL_PAD_UART1_CTS_B__ENET2_1588_EVENT1_IN              	0x008C 0x0318 0x0000 4 0
+#define	MX6UL_PAD_UART1_CTS_B__GPIO1_IO18                        	0x008C 0x0318 0x0000 5 0
+#define	MX6UL_PAD_UART1_CTS_B__USDHC2_WP                         	0x008C 0x0318 0x0000 8 0
+#define	MX6UL_PAD_UART1_RTS_B__UART1_DCE_RTS                     	0x0090 0x031C 0x0620 0 3
+#define	MX6UL_PAD_UART1_RTS_B__UART1_DTE_CTS                     	0x0090 0x031C 0x0000 0 0
+#define	MX6UL_PAD_UART1_RTS_B__ENET1_TX_ER                       	0x0090 0x031C 0x0000 1 0
+#define	MX6UL_PAD_UART1_RTS_B__USDHC1_CD_B                       	0x0090 0x031C 0x0668 2 1
+#define	MX6UL_PAD_UART1_RTS_B__CSI_DATA05                        	0x0090 0x031C 0x0000 3 0
+#define	MX6UL_PAD_UART1_RTS_B__ENET2_1588_EVENT1_OUT             	0x0090 0x031C 0x0000 4 0
+#define	MX6UL_PAD_UART1_RTS_B__GPIO1_IO19                        	0x0090 0x031C 0x0000 5 0
+#define	MX6UL_PAD_UART1_RTS_B__USDHC2_CD_B                       	0x0090 0x031C 0x0000 8 0
+#define	MX6UL_PAD_UART2_TX_DATA__UART2_DCE_TX                        	0x0094 0x0320 0x0000 0 0
+#define	MX6UL_PAD_UART2_TX_DATA__UART2_DTE_RX                        	0x0094 0x0320 0x062C 0 0
+#define	MX6UL_PAD_UART2_TX_DATA__ENET1_TDATA02                   	0x0094 0x0320 0x0000 1 0
+#define	MX6UL_PAD_UART2_TX_DATA__I2C4_SCL                        	0x0094 0x0320 0x05BC 2 0
+#define	MX6UL_PAD_UART2_TX_DATA__CSI_DATA06                      	0x0094 0x0320 0x0000 3 0
+#define	MX6UL_PAD_UART2_TX_DATA__GPT1_CAPTURE1                   	0x0094 0x0320 0x058C 4 1
+#define	MX6UL_PAD_UART2_TX_DATA__GPIO1_IO20                      	0x0094 0x0320 0x0000 5 0
+#define	MX6UL_PAD_UART2_TX_DATA__ECSPI3_SS0                      	0x0094 0x0320 0x0000 8 0
+#define	MX6UL_PAD_UART2_RX_DATA__UART2_DCE_RX                        	0x0098 0x0324 0x062C 0 1
+#define	MX6UL_PAD_UART2_RX_DATA__UART2_DTE_TX                        	0x0098 0x0324 0x0000 0 0
+#define	MX6UL_PAD_UART2_RX_DATA__ENET1_TDATA03                   	0x0098 0x0324 0x0000 1 0
+#define	MX6UL_PAD_UART2_RX_DATA__I2C4_SDA                        	0x0098 0x0324 0x05C0 2 0
+#define	MX6UL_PAD_UART2_RX_DATA__CSI_DATA07                      	0x0098 0x0324 0x0000 3 0
+#define	MX6UL_PAD_UART2_RX_DATA__GPT1_CAPTURE2                   	0x0098 0x0324 0x0590 4 0
+#define	MX6UL_PAD_UART2_RX_DATA__GPIO1_IO21                      	0x0098 0x0324 0x0000 5 0
+#define	MX6UL_PAD_UART2_RX_DATA__SJC_DONE                        	0x0098 0x0324 0x0000 7 0
+#define	MX6UL_PAD_UART2_RX_DATA__ECSPI3_SCLK                     	0x0098 0x0324 0x0000 8 0
+#define	MX6UL_PAD_UART2_CTS_B__UART2_DCE_CTS                     	0x009C 0x0328 0x0000 0 0
+#define	MX6UL_PAD_UART2_CTS_B__UART2_DTE_RTS                     	0x009C 0x0328 0x0628 0 0
+#define	MX6UL_PAD_UART2_CTS_B__ENET1_CRS                         	0x009C 0x0328 0x0000 1 0
+#define	MX6UL_PAD_UART2_CTS_B__FLEXCAN2_TX                       	0x009C 0x0328 0x0000 2 0
+#define	MX6UL_PAD_UART2_CTS_B__CSI_DATA08                        	0x009C 0x0328 0x0000 3 0
+#define	MX6UL_PAD_UART2_CTS_B__GPT1_COMPARE2                     	0x009C 0x0328 0x0000 4 0
+#define	MX6UL_PAD_UART2_CTS_B__GPIO1_IO22                        	0x009C 0x0328 0x0000 5 0
+#define	MX6UL_PAD_UART2_CTS_B__SJC_DE_B                          	0x009C 0x0328 0x0000 7 0
+#define	MX6UL_PAD_UART2_CTS_B__ECSPI3_MOSI                       	0x009C 0x0328 0x0000 8 0
+#define	MX6UL_PAD_UART2_RTS_B__UART2_DCE_RTS                     	0x00A0 0x032C 0x0628 0 1
+#define	MX6UL_PAD_UART2_RTS_B__UART2_DTE_CTS                     	0x00A0 0x032C 0x0000 0 0
+#define	MX6UL_PAD_UART2_RTS_B__ENET1_COL                         	0x00A0 0x032C 0x0000 1 0
+#define	MX6UL_PAD_UART2_RTS_B__FLEXCAN2_RX                       	0x00A0 0x032C 0x0588 2 0
+#define	MX6UL_PAD_UART2_RTS_B__CSI_DATA09                        	0x00A0 0x032C 0x0000 3 0
+#define	MX6UL_PAD_UART2_RTS_B__GPT1_COMPARE3                     	0x00A0 0x032C 0x0000 4 0
+#define	MX6UL_PAD_UART2_RTS_B__GPIO1_IO23                        	0x00A0 0x032C 0x0000 5 0
+#define	MX6UL_PAD_UART2_RTS_B__SJC_FAIL                          	0x00A0 0x032C 0x0000 7 0
+#define	MX6UL_PAD_UART2_RTS_B__ECSPI3_MISO                       	0x00A0 0x032C 0x0000 8 0
+#define	MX6UL_PAD_UART3_TX_DATA__UART3_DCE_TX                        	0x00A4 0x0330 0x0000 0 0
+#define	MX6UL_PAD_UART3_TX_DATA__UART3_DTE_RX                        	0x00A4 0x0330 0x0634 0 0
+#define	MX6UL_PAD_UART3_TX_DATA__ENET2_RDATA02                   	0x00A4 0x0330 0x0000 1 0
+#define	MX6UL_PAD_UART3_TX_DATA__SIM1_PORT0_PD                   	0x00A4 0x0330 0x0000 2 0
+#define	MX6UL_PAD_UART3_TX_DATA__CSI_DATA01                      	0x00A4 0x0330 0x0000 3 0
+#define	MX6UL_PAD_UART3_TX_DATA__UART2_DCE_CTS                   	0x00A4 0x0330 0x0000 4 0
+#define	MX6UL_PAD_UART3_TX_DATA__UART2_DTE_RTS                   	0x00A4 0x0330 0x0628 4 2
+#define	MX6UL_PAD_UART3_TX_DATA__GPIO1_IO24                      	0x00A4 0x0330 0x0000 5 0
+#define	MX6UL_PAD_UART3_TX_DATA__SJC_JTAG_ACT                    	0x00A4 0x0330 0x0000 7 0
+#define	MX6UL_PAD_UART3_TX_DATA__ANATOP_OTG1_ID                  	0x00A4 0x0330 0x0000 8 0
+#define	MX6UL_PAD_UART3_RX_DATA__UART3_DCE_RX                        	0x00A8 0x0334 0x0634 0 1
+#define	MX6UL_PAD_UART3_RX_DATA__UART3_DTE_TX                        	0x00A8 0x0334 0x0000 0 0
+#define	MX6UL_PAD_UART3_RX_DATA__ENET2_RDATA03                   	0x00A8 0x0334 0x0000 1 0
+#define	MX6UL_PAD_UART3_RX_DATA__SIM2_PORT0_PD                   	0x00A8 0x0334 0x0000 2 0
+#define	MX6UL_PAD_UART3_RX_DATA__CSI_DATA00                      	0x00A8 0x0334 0x0000 3 0
+#define	MX6UL_PAD_UART3_RX_DATA__UART2_DCE_RTS                   	0x00A8 0x0334 0x0628 4 3
+#define	MX6UL_PAD_UART3_RX_DATA__UART2_DTE_CTS                   	0x00A8 0x0334 0x0000 4 0
+#define	MX6UL_PAD_UART3_RX_DATA__GPIO1_IO25                      	0x00A8 0x0334 0x0000 5 0
+#define	MX6UL_PAD_UART3_RX_DATA__EPIT1_OUT                       	0x00A8 0x0334 0x0000 8 0
+#define	MX6UL_PAD_UART3_CTS_B__UART3_DCE_CTS                     	0x00AC 0x0338 0x0000 0 0
+#define	MX6UL_PAD_UART3_CTS_B__UART3_DTE_RTS                     	0x00AC 0x0338 0x0630 0 0
+#define	MX6UL_PAD_UART3_CTS_B__ENET2_RX_CLK                      	0x00AC 0x0338 0x0000 1 0
+#define	MX6UL_PAD_UART3_CTS_B__FLEXCAN1_TX                       	0x00AC 0x0338 0x0000 2 0
+#define	MX6UL_PAD_UART3_CTS_B__CSI_DATA10                        	0x00AC 0x0338 0x0000 3 0
+#define	MX6UL_PAD_UART3_CTS_B__ENET1_1588_EVENT1_IN              	0x00AC 0x0338 0x0000 4 0
+#define	MX6UL_PAD_UART3_CTS_B__GPIO1_IO26                        	0x00AC 0x0338 0x0000 5 0
+#define	MX6UL_PAD_UART3_CTS_B__EPIT2_OUT                         	0x00AC 0x0338 0x0000 8 0
+#define	MX6UL_PAD_UART3_RTS_B__UART3_DCE_RTS                     	0x00B0 0x033C 0x0630 0 1
+#define	MX6UL_PAD_UART3_RTS_B__UART3_DTE_CTS                     	0x00B0 0x033C 0x0000 0 0
+#define	MX6UL_PAD_UART3_RTS_B__ENET2_TX_ER                       	0x00B0 0x033C 0x0000 1 0
+#define	MX6UL_PAD_UART3_RTS_B__FLEXCAN1_RX                       	0x00B0 0x033C 0x0584 2 0
+#define	MX6UL_PAD_UART3_RTS_B__CSI_DATA11                        	0x00B0 0x033C 0x0000 3 0
+#define	MX6UL_PAD_UART3_RTS_B__ENET1_1588_EVENT1_OUT             	0x00B0 0x033C 0x0000 4 0
+#define	MX6UL_PAD_UART3_RTS_B__GPIO1_IO27                        	0x00B0 0x033C 0x0000 5 0
+#define	MX6UL_PAD_UART3_RTS_B__WDOG1_WDOG_B                      	0x00B0 0x033C 0x0000 8 0
+#define	MX6UL_PAD_UART4_TX_DATA__UART4_DCE_TX                        	0x00B4 0x0340 0x0000 0 0
+#define	MX6UL_PAD_UART4_TX_DATA__UART4_DTE_RX                        	0x00B4 0x0340 0x063C 0 0
+#define	MX6UL_PAD_UART4_TX_DATA__ENET2_TDATA02                   	0x00B4 0x0340 0x0000 1 0
+#define	MX6UL_PAD_UART4_TX_DATA__I2C1_SCL                        	0x00B4 0x0340 0x05A4 2 1
+#define	MX6UL_PAD_UART4_TX_DATA__CSI_DATA12                      	0x00B4 0x0340 0x0000 3 0
+#define	MX6UL_PAD_UART4_TX_DATA__CSU_CSU_ALARM_AUT02             	0x00B4 0x0340 0x0000 4 0
+#define	MX6UL_PAD_UART4_TX_DATA__GPIO1_IO28                      	0x00B4 0x0340 0x0000 5 0
+#define	MX6UL_PAD_UART4_TX_DATA__ECSPI2_SCLK                     	0x00B4 0x0340 0x0000 8 0
+#define	MX6UL_PAD_UART4_RX_DATA__UART4_DCE_RX                        	0x00B8 0x0344 0x063C 0 1
+#define	MX6UL_PAD_UART4_RX_DATA__UART4_DTE_TX                        	0x00B8 0x0344 0x0000 0 0
+#define	MX6UL_PAD_UART4_RX_DATA__ENET2_TDATA03                   	0x00B8 0x0344 0x0000 1 0
+#define	MX6UL_PAD_UART4_RX_DATA__I2C1_SDA                        	0x00B8 0x0344 0x05A8 2 2
+#define	MX6UL_PAD_UART4_RX_DATA__CSI_DATA13                      	0x00B8 0x0344 0x0000 3 0
+#define	MX6UL_PAD_UART4_RX_DATA__CSU_CSU_ALARM_AUT01             	0x00B8 0x0344 0x0000 4 0
+#define	MX6UL_PAD_UART4_RX_DATA__GPIO1_IO29                      	0x00B8 0x0344 0x0000 5 0
+#define	MX6UL_PAD_UART4_RX_DATA__ECSPI2_SS0                      	0x00B8 0x0344 0x0000 8 0
+#define	MX6UL_PAD_UART5_TX_DATA__GPIO1_IO30                      	0x00BC 0x0348 0x0000 5 0
+#define	MX6UL_PAD_UART5_TX_DATA__ECSPI2_MOSI                     	0x00BC 0x0348 0x0000 8 0
+#define	MX6UL_PAD_UART5_TX_DATA__UART5_DCE_TX                        	0x00BC 0x0348 0x0000 0 0
+#define	MX6UL_PAD_UART5_TX_DATA__UART5_DTE_RX                        	0x00BC 0x0348 0x0644 0 4
+#define	MX6UL_PAD_UART5_TX_DATA__ENET2_CRS                       	0x00BC 0x0348 0x0000 1 0
+#define	MX6UL_PAD_UART5_TX_DATA__I2C2_SCL                        	0x00BC 0x0348 0x05AC 2 2
+#define	MX6UL_PAD_UART5_TX_DATA__CSI_DATA14                      	0x00BC 0x0348 0x0000 3 0
+#define	MX6UL_PAD_UART5_TX_DATA__CSU_CSU_ALARM_AUT00             	0x00BC 0x0348 0x0000 4 0
+#define	MX6UL_PAD_UART5_RX_DATA__UART5_DCE_RX                        	0x00C0 0x034C 0x0644 0 5
+#define	MX6UL_PAD_UART5_RX_DATA__UART5_DTE_TX                        	0x00C0 0x034C 0x0000 0 0
+#define	MX6UL_PAD_UART5_RX_DATA__ENET2_COL                       	0x00C0 0x034C 0x0000 1 0
+#define	MX6UL_PAD_UART5_RX_DATA__I2C2_SDA                        	0x00C0 0x034C 0x05B0 2 2
+#define	MX6UL_PAD_UART5_RX_DATA__CSI_DATA15                      	0x00C0 0x034C 0x0000 3 0
+#define	MX6UL_PAD_UART5_RX_DATA__CSU_CSU_INT_DEB                 	0x00C0 0x034C 0x0000 4 0
+#define	MX6UL_PAD_UART5_RX_DATA__GPIO1_IO31                      	0x00C0 0x034C 0x0000 5 0
+#define	MX6UL_PAD_UART5_RX_DATA__ECSPI2_MISO                     	0x00C0 0x034C 0x0000 8 0
+#define	MX6UL_PAD_ENET1_RX_DATA0__ENET1_RDATA00                  	0x00C4 0x0350 0x0000 0 0
+#define	MX6UL_PAD_ENET1_RX_DATA0__UART4_DCE_RTS                  	0x00C4 0x0350 0x0638 1 0
+#define	MX6UL_PAD_ENET1_RX_DATA0__UART4_DTE_CTS                  	0x00C4 0x0350 0x0000 1 0
+#define	MX6UL_PAD_ENET1_RX_DATA0__PWM1_OUT                       	0x00C4 0x0350 0x0000 2 0
+#define	MX6UL_PAD_ENET1_RX_DATA0__CSI_DATA16                     	0x00C4 0x0350 0x0000 3 0
+#define	MX6UL_PAD_ENET1_RX_DATA0__FLEXCAN1_TX                    	0x00C4 0x0350 0x0000 4 0
+#define	MX6UL_PAD_ENET1_RX_DATA0__GPIO2_IO00                     	0x00C4 0x0350 0x0000 5 0
+#define	MX6UL_PAD_ENET1_RX_DATA0__KPP_ROW00                      	0x00C4 0x0350 0x0000 6 0
+#define	MX6UL_PAD_ENET1_RX_DATA0__USDHC1_LCTL                    	0x00C4 0x0350 0x0000 8 0
+#define	MX6UL_PAD_ENET1_RX_DATA1__ENET1_RDATA01                  	0x00C8 0x0354 0x0000 0 0
+#define	MX6UL_PAD_ENET1_RX_DATA1__UART4_DCE_CTS                  	0x00C8 0x0354 0x0000 1 0
+#define	MX6UL_PAD_ENET1_RX_DATA1__UART4_DTE_RTS                  	0x00C8 0x0354 0x0638 1 1
+#define	MX6UL_PAD_ENET1_RX_DATA1__PWM2_OUT                       	0x00C8 0x0354 0x0000 2 0
+#define	MX6UL_PAD_ENET1_RX_DATA1__CSI_DATA17                     	0x00C8 0x0354 0x0000 3 0
+#define	MX6UL_PAD_ENET1_RX_DATA1__FLEXCAN1_RX                    	0x00C8 0x0354 0x0584 4 1
+#define	MX6UL_PAD_ENET1_RX_DATA1__GPIO2_IO01                     	0x00C8 0x0354 0x0000 5 0
+#define	MX6UL_PAD_ENET1_RX_DATA1__KPP_COL00                      	0x00C8 0x0354 0x0000 6 0
+#define	MX6UL_PAD_ENET1_RX_DATA1__USDHC2_LCTL                    	0x00C8 0x0354 0x0000 8 0
+#define	MX6UL_PAD_ENET1_RX_EN__ENET1_RX_EN                       	0x00CC 0x0358 0x0000 0 0
+#define	MX6UL_PAD_ENET1_RX_EN__UART5_DCE_RTS                     	0x00CC 0x0358 0x0640 1 3
+#define	MX6UL_PAD_ENET1_RX_EN__UART5_DTE_CTS                     	0x00CC 0x0358 0x0000 1 0
+#define	MX6UL_PAD_ENET1_RX_EN__CSI_DATA18                        	0x00CC 0x0358 0x0000 3 0
+#define	MX6UL_PAD_ENET1_RX_EN__FLEXCAN2_TX                       	0x00CC 0x0358 0x0000 4 0
+#define	MX6UL_PAD_ENET1_RX_EN__GPIO2_IO02                        	0x00CC 0x0358 0x0000 5 0
+#define	MX6UL_PAD_ENET1_RX_EN__KPP_ROW01                         	0x00CC 0x0358 0x0000 6 0
+#define	MX6UL_PAD_ENET1_RX_EN__USDHC1_VSELECT                    	0x00CC 0x0358 0x0000 8 0
+#define	MX6UL_PAD_ENET1_TX_DATA0__ENET1_TDATA00                  	0x00D0 0x035C 0x0000 0 0
+#define	MX6UL_PAD_ENET1_TX_DATA0__UART5_DCE_CTS                  	0x00D0 0x035C 0x0000 1 0
+#define	MX6UL_PAD_ENET1_TX_DATA0__UART5_DTE_RTS                  	0x00D0 0x035C 0x0640 1 4
+#define	MX6UL_PAD_ENET1_TX_DATA0__CSI_DATA19                     	0x00D0 0x035C 0x0000 3 0
+#define	MX6UL_PAD_ENET1_TX_DATA0__FLEXCAN2_RX                    	0x00D0 0x035C 0x0588 4 1
+#define	MX6UL_PAD_ENET1_TX_DATA0__GPIO2_IO03                     	0x00D0 0x035C 0x0000 5 0
+#define	MX6UL_PAD_ENET1_TX_DATA0__KPP_COL01                      	0x00D0 0x035C 0x0000 6 0
+#define	MX6UL_PAD_ENET1_TX_DATA0__USDHC2_VSELECT                 	0x00D0 0x035C 0x0000 8 0
+#define	MX6UL_PAD_ENET1_TX_DATA1__ENET1_TDATA01                  	0x00D4 0x0360 0x0000 0 0
+#define	MX6UL_PAD_ENET1_TX_DATA1__UART6_DCE_CTS                  	0x00D4 0x0360 0x0000 1 0
+#define	MX6UL_PAD_ENET1_TX_DATA1__UART6_DTE_RTS                  	0x00D4 0x0360 0x0648 1 2
+#define	MX6UL_PAD_ENET1_TX_DATA1__PWM5_OUT                       	0x00D4 0x0360 0x0000 2 0
+#define	MX6UL_PAD_ENET1_TX_DATA1__CSI_DATA20                     	0x00D4 0x0360 0x0000 3 0
+#define	MX6UL_PAD_ENET1_TX_DATA1__ENET2_MDIO                     	0x00D4 0x0360 0x0580 4 1
+#define	MX6UL_PAD_ENET1_TX_DATA1__GPIO2_IO04                     	0x00D4 0x0360 0x0000 5 0
+#define	MX6UL_PAD_ENET1_TX_DATA1__KPP_ROW02                      	0x00D4 0x0360 0x0000 6 0
+#define	MX6UL_PAD_ENET1_TX_DATA1__WDOG1_WDOG_RST_B_DEB           	0x00D4 0x0360 0x0000 8 0
+#define	MX6UL_PAD_ENET1_TX_EN__ENET1_TX_EN                       	0x00D8 0x0364 0x0000 0 0
+#define	MX6UL_PAD_ENET1_TX_EN__UART6_DCE_RTS                     	0x00D8 0x0364 0x0648 1 3
+#define	MX6UL_PAD_ENET1_TX_EN__UART6_DTE_CTS                     	0x00D8 0x0364 0x0000 1 0
+#define	MX6UL_PAD_ENET1_TX_EN__PWM6_OUT                          	0x00D8 0x0364 0x0000 2 0
+#define	MX6UL_PAD_ENET1_TX_EN__CSI_DATA21                        	0x00D8 0x0364 0x0000 3 0
+#define	MX6UL_PAD_ENET1_TX_EN__ENET2_MDC                         	0x00D8 0x0364 0x0000 4 0
+#define	MX6UL_PAD_ENET1_TX_EN__GPIO2_IO05                        	0x00D8 0x0364 0x0000 5 0
+#define	MX6UL_PAD_ENET1_TX_EN__KPP_COL02                         	0x00D8 0x0364 0x0000 6 0
+#define	MX6UL_PAD_ENET1_TX_EN__WDOG2_WDOG_RST_B_DEB              	0x00D8 0x0364 0x0000 8 0
+#define	MX6UL_PAD_ENET1_TX_CLK__ENET1_TX_CLK                     	0x00DC 0x0368 0x0000 0 0
+#define	MX6UL_PAD_ENET1_TX_CLK__UART7_DCE_CTS                    	0x00DC 0x0368 0x0000 1 0
+#define	MX6UL_PAD_ENET1_TX_CLK__UART7_DTE_RTS                    	0x00DC 0x0368 0x0650 1 0
+#define	MX6UL_PAD_ENET1_TX_CLK__PWM7_OUT                         	0x00DC 0x0368 0x0000 2 0
+#define	MX6UL_PAD_ENET1_TX_CLK__CSI_DATA22                       	0x00DC 0x0368 0x0000 3 0
+#define	MX6UL_PAD_ENET1_TX_CLK__ENET1_REF_CLK1                   	0x00DC 0x0368 0x0574 4 2
+#define	MX6UL_PAD_ENET1_TX_CLK__GPIO2_IO06                       	0x00DC 0x0368 0x0000 5 0
+#define	MX6UL_PAD_ENET1_TX_CLK__KPP_ROW03                        	0x00DC 0x0368 0x0000 6 0
+#define	MX6UL_PAD_ENET1_TX_CLK__GPT1_CLK                         	0x00DC 0x0368 0x0000 8 0
+#define	MX6UL_PAD_ENET1_RX_ER__ENET1_RX_ER                       	0x00E0 0x036C 0x0000 0 0
+#define	MX6UL_PAD_ENET1_RX_ER__UART7_DCE_RTS                     	0x00E0 0x036C 0x0650 1 1
+#define	MX6UL_PAD_ENET1_RX_ER__UART7_DTE_CTS                     	0x00E0 0x036C 0x0000 1 0
+#define	MX6UL_PAD_ENET1_RX_ER__PWM8_OUT                          	0x00E0 0x036C 0x0000 2 0
+#define	MX6UL_PAD_ENET1_RX_ER__CSI_DATA23                        	0x00E0 0x036C 0x0000 3 0
+#define	MX6UL_PAD_ENET1_RX_ER__EIM_CRE                           	0x00E0 0x036C 0x0000 4 0
+#define	MX6UL_PAD_ENET1_RX_ER__GPIO2_IO07                        	0x00E0 0x036C 0x0000 5 0
+#define	MX6UL_PAD_ENET1_RX_ER__KPP_COL03                         	0x00E0 0x036C 0x0000 6 0
+#define	MX6UL_PAD_ENET1_RX_ER__GPT1_CAPTURE2                     	0x00E0 0x036C 0x0000 8 0
+#define	MX6UL_PAD_ENET2_RX_DATA0__ENET2_RDATA00                  	0x00E4 0x0370 0x0000 0 0
+#define	MX6UL_PAD_ENET2_RX_DATA0__UART6_DCE_TX                       	0x00E4 0x0370 0x0000 1 0
+#define	MX6UL_PAD_ENET2_RX_DATA0__UART6_DCE_RX                       	0x00E4 0x0370 0x064C 1 1
+#define	MX6UL_PAD_ENET2_RX_DATA0__SIM1_PORT0_TRXD                	0x00E4 0x0370 0x0000 2 0
+#define	MX6UL_PAD_ENET2_RX_DATA0__I2C3_SCL                       	0x00E4 0x0370 0x05B4 3 1
+#define	MX6UL_PAD_ENET2_RX_DATA0__ENET1_MDIO                     	0x00E4 0x0370 0x0578 4 1
+#define	MX6UL_PAD_ENET2_RX_DATA0__GPIO2_IO08                     	0x00E4 0x0370 0x0000 5 0
+#define	MX6UL_PAD_ENET2_RX_DATA0__KPP_ROW04                      	0x00E4 0x0370 0x0000 6 0
+#define	MX6UL_PAD_ENET2_RX_DATA0__USB_OTG1_PWR                   	0x00E4 0x0370 0x0000 8 0
+#define	MX6UL_PAD_ENET2_RX_DATA1__ENET2_RDATA01                  	0x00E8 0x0374 0x0000 0 0
+#define	MX6UL_PAD_ENET2_RX_DATA1__UART6_DCE_RX                       	0x00E8 0x0374 0x064C 1 2
+#define	MX6UL_PAD_ENET2_RX_DATA1__UART6_DTE_TX                       	0x00E8 0x0374 0x0000 1 0
+#define	MX6UL_PAD_ENET2_RX_DATA1__SIM1_PORT0_CLK                 	0x00E8 0x0374 0x0000 2 0
+#define	MX6UL_PAD_ENET2_RX_DATA1__I2C3_SDA                       	0x00E8 0x0374 0x05B8 3 1
+#define	MX6UL_PAD_ENET2_RX_DATA1__ENET1_MDC                      	0x00E8 0x0374 0x0000 4 0
+#define	MX6UL_PAD_ENET2_RX_DATA1__GPIO2_IO09                     	0x00E8 0x0374 0x0000 5 0
+#define	MX6UL_PAD_ENET2_RX_DATA1__KPP_COL04                      	0x00E8 0x0374 0x0000 6 0
+#define	MX6UL_PAD_ENET2_RX_DATA1__USB_OTG1_OC                    	0x00E8 0x0374 0x0000 8 0
+#define	MX6UL_PAD_ENET2_RX_EN__ENET2_RX_EN                       	0x00EC 0x0378 0x0000 0 0
+#define	MX6UL_PAD_ENET2_RX_EN__UART7_DCE_TX                          	0x00EC 0x0378 0x0000 1 0
+#define	MX6UL_PAD_ENET2_RX_EN__UART7_DTE_RX                          	0x00EC 0x0378 0x0654 1 0
+#define	MX6UL_PAD_ENET2_RX_EN__SIM1_PORT0_RST_B                  	0x00EC 0x0378 0x0000 2 0
+#define	MX6UL_PAD_ENET2_RX_EN__I2C4_SCL                          	0x00EC 0x0378 0x05BC 3 1
+#define	MX6UL_PAD_ENET2_RX_EN__EIM_ADDR26                        	0x00EC 0x0378 0x0000 4 0
+#define	MX6UL_PAD_ENET2_RX_EN__GPIO2_IO10                        	0x00EC 0x0378 0x0000 5 0
+#define	MX6UL_PAD_ENET2_RX_EN__KPP_ROW05                         	0x00EC 0x0378 0x0000 6 0
+#define	MX6UL_PAD_ENET2_RX_EN__ENET1_REF_CLK_25M                 	0x00EC 0x0378 0x0000 8 0
+#define	MX6UL_PAD_ENET2_TX_DATA0__ENET2_TDATA00                  	0x00F0 0x037C 0x0000 0 0
+#define	MX6UL_PAD_ENET2_TX_DATA0__UART7_DCE_RX                       	0x00F0 0x037C 0x0654 1 1
+#define	MX6UL_PAD_ENET2_TX_DATA0__UART7_DTE_TX                       	0x00F0 0x037C 0x0000 1 0
+#define	MX6UL_PAD_ENET2_TX_DATA0__SIM1_PORT0_SVEN                	0x00F0 0x037C 0x0000 2 0
+#define	MX6UL_PAD_ENET2_TX_DATA0__I2C4_SDA                       	0x00F0 0x037C 0x05C0 3 1
+#define	MX6UL_PAD_ENET2_TX_DATA0__EIM_EB_B02                     	0x00F0 0x037C 0x0000 4 0
+#define	MX6UL_PAD_ENET2_TX_DATA0__GPIO2_IO11                     	0x00F0 0x037C 0x0000 5 0
+#define	MX6UL_PAD_ENET2_TX_DATA0__KPP_COL05                      	0x00F0 0x037C 0x0000 6 0
+#define	MX6UL_PAD_ENET2_TX_DATA1__ENET2_TDATA01                  	0x00F4 0x0380 0x0000 0 0
+#define	MX6UL_PAD_ENET2_TX_DATA1__UART8_DCE_TX                       	0x00F4 0x0380 0x0000 1 0
+#define	MX6UL_PAD_ENET2_TX_DATA1__UART8_DTE_RX                       	0x00F4 0x0380 0x065C 1 0
+#define	MX6UL_PAD_ENET2_TX_DATA1__SIM2_PORT0_TRXD                	0x00F4 0x0380 0x0000 2 0
+#define	MX6UL_PAD_ENET2_TX_DATA1__ECSPI4_SCLK                    	0x00F4 0x0380 0x0564 3 0
+#define	MX6UL_PAD_ENET2_TX_DATA1__EIM_EB_B03                     	0x00F4 0x0380 0x0000 4 0
+#define	MX6UL_PAD_ENET2_TX_DATA1__GPIO2_IO12                     	0x00F4 0x0380 0x0000 5 0
+#define	MX6UL_PAD_ENET2_TX_DATA1__KPP_ROW06                      	0x00F4 0x0380 0x0000 6 0
+#define	MX6UL_PAD_ENET2_TX_DATA1__USB_OTG2_PWR                   	0x00F4 0x0380 0x0000 8 0
+#define	MX6UL_PAD_ENET2_TX_EN__ENET2_TX_EN                       	0x00F8 0x0384 0x0000 0 0
+#define	MX6UL_PAD_ENET2_TX_EN__UART8_DCE_RX                          	0x00F8 0x0384 0x065C 1 1
+#define	MX6UL_PAD_ENET2_TX_EN__UART8_DTE_TX                          	0x00F8 0x0384 0x0000 1 0
+#define	MX6UL_PAD_ENET2_TX_EN__SIM2_PORT0_CLK                    	0x00F8 0x0384 0x0000 2 0
+#define	MX6UL_PAD_ENET2_TX_EN__ECSPI4_MOSI                       	0x00F8 0x0384 0x056C 3 0
+#define	MX6UL_PAD_ENET2_TX_EN__EIM_ACLK_FREERUN                  	0x00F8 0x0384 0x0000 4 0
+#define	MX6UL_PAD_ENET2_TX_EN__GPIO2_IO13                        	0x00F8 0x0384 0x0000 5 0
+#define	MX6UL_PAD_ENET2_TX_EN__KPP_COL06                         	0x00F8 0x0384 0x0000 6 0
+#define	MX6UL_PAD_ENET2_TX_EN__USB_OTG2_OC                       	0x00F8 0x0384 0x0000 8 0
+#define	MX6UL_PAD_ENET2_TX_CLK__ENET2_TX_CLK                     	0x00FC 0x0388 0x0000 0 0
+#define	MX6UL_PAD_ENET2_TX_CLK__UART8_DCE_CTS                    	0x00FC 0x0388 0x0000 1 0
+#define	MX6UL_PAD_ENET2_TX_CLK__UART8_DTE_RTS                    	0x00FC 0x0388 0x0658 1 0
+#define	MX6UL_PAD_ENET2_TX_CLK__SIM2_PORT0_RST_B                 	0x00FC 0x0388 0x0000 2 0
+#define	MX6UL_PAD_ENET2_TX_CLK__ECSPI4_MISO                      	0x00FC 0x0388 0x0568 3 0
+#define	MX6UL_PAD_ENET2_TX_CLK__ENET2_REF_CLK2                   	0x00FC 0x0388 0x057C 4 2
+#define	MX6UL_PAD_ENET2_TX_CLK__GPIO2_IO14                       	0x00FC 0x0388 0x0000 5 0
+#define	MX6UL_PAD_ENET2_TX_CLK__KPP_ROW07                        	0x00FC 0x0388 0x0000 6 0
+#define	MX6UL_PAD_ENET2_TX_CLK__ANATOP_OTG2_ID                   	0x00FC 0x0388 0x0000 8 0
+#define	MX6UL_PAD_ENET2_RX_ER__ENET2_RX_ER                       	0x0100 0x038C 0x0000 0 0
+#define	MX6UL_PAD_ENET2_RX_ER__UART8_DCE_RTS                     	0x0100 0x038C 0x0658 1 1
+#define	MX6UL_PAD_ENET2_RX_ER__UART8_DTE_CTS                     	0x0100 0x038C 0x0000 1 0
+#define	MX6UL_PAD_ENET2_RX_ER__SIM2_PORT0_SVEN                   	0x0100 0x038C 0x0000 2 0
+#define	MX6UL_PAD_ENET2_RX_ER__ECSPI4_SS0                        	0x0100 0x038C 0x0000 3 0
+#define	MX6UL_PAD_ENET2_RX_ER__EIM_ADDR25                        	0x0100 0x038C 0x0000 4 0
+#define	MX6UL_PAD_ENET2_RX_ER__GPIO2_IO15                        	0x0100 0x038C 0x0000 5 0
+#define	MX6UL_PAD_ENET2_RX_ER__KPP_COL07                         	0x0100 0x038C 0x0000 6 0
+#define	MX6UL_PAD_ENET2_RX_ER__WDOG1_WDOG_ANY                    	0x0100 0x038C 0x0000 8 0
+#define	MX6UL_PAD_LCD_CLK__LCDIF_CLK                             	0x0104 0x0390 0x0000 0 0
+#define	MX6UL_PAD_LCD_CLK__LCDIF_WR_RWN                          	0x0104 0x0390 0x0000 1 0
+#define	MX6UL_PAD_LCD_CLK__UART4_DCE_TX                              	0x0104 0x0390 0x0000 2 0
+#define	MX6UL_PAD_LCD_CLK__UART4_DTE_RX                              	0x0104 0x0390 0x063C 2 2
+#define	MX6UL_PAD_LCD_CLK__SAI3_MCLK                             	0x0104 0x0390 0x0000 3 0
+#define	MX6UL_PAD_LCD_CLK__EIM_CS2_B                             	0x0104 0x0390 0x0000 4 0
+#define	MX6UL_PAD_LCD_CLK__GPIO3_IO00                            	0x0104 0x0390 0x0000 5 0
+#define	MX6UL_PAD_LCD_CLK__WDOG1_WDOG_RST_B_DEB                  	0x0104 0x0390 0x0000 8 0
+#define	MX6UL_PAD_LCD_ENABLE__LCDIF_ENABLE                       	0x0108 0x0394 0x0000 0 0
+#define	MX6UL_PAD_LCD_ENABLE__LCDIF_RD_E                         	0x0108 0x0394 0x0000 1 0
+#define	MX6UL_PAD_LCD_ENABLE__UART4_DCE_RX                           	0x0108 0x0394 0x063C 2 3
+#define	MX6UL_PAD_LCD_ENABLE__UART4_DTE_TX                           	0x0108 0x0394 0x0000 2 0
+#define	MX6UL_PAD_LCD_ENABLE__SAI3_TX_SYNC                       	0x0108 0x0394 0x060C 3 0
+#define	MX6UL_PAD_LCD_ENABLE__EIM_CS3_B                          	0x0108 0x0394 0x0000 4 0
+#define	MX6UL_PAD_LCD_ENABLE__GPIO3_IO01                         	0x0108 0x0394 0x0000 5 0
+#define	MX6UL_PAD_LCD_ENABLE__ECSPI2_RDY                         	0x0108 0x0394 0x0000 8 0
+#define	MX6UL_PAD_LCD_HSYNC__LCDIF_HSYNC                         	0x010C 0x0398 0x05DC 0 0
+#define	MX6UL_PAD_LCD_HSYNC__LCDIF_RS                            	0x010C 0x0398 0x0000 1 0
+#define	MX6UL_PAD_LCD_HSYNC__UART4_DCE_CTS                       	0x010C 0x0398 0x0000 2 0
+#define	MX6UL_PAD_LCD_HSYNC__UART4_DTE_RTS                       	0x010C 0x0398 0x0638 2 2
+#define	MX6UL_PAD_LCD_HSYNC__SAI3_TX_BCLK                        	0x010C 0x0398 0x0608 3 0
+#define	MX6UL_PAD_LCD_HSYNC__WDOG3_WDOG_RST_B_DEB                	0x010C 0x0398 0x0000 4 0
+#define	MX6UL_PAD_LCD_HSYNC__GPIO3_IO02                          	0x010C 0x0398 0x0000 5 0
+#define	MX6UL_PAD_LCD_HSYNC__ECSPI2_SS1                          	0x010C 0x0398 0x0000 8 0
+#define	MX6UL_PAD_LCD_VSYNC__LCDIF_VSYNC                         	0x0110 0x039C 0x0000 0 0
+#define	MX6UL_PAD_LCD_VSYNC__LCDIF_BUSY                          	0x0110 0x039C 0x05DC 1 1
+#define	MX6UL_PAD_LCD_VSYNC__UART4_DCE_RTS                       	0x0110 0x039C 0x0638 2 3
+#define	MX6UL_PAD_LCD_VSYNC__UART4_DTE_CTS                       	0x0110 0x039C 0x0000 2 0
+#define	MX6UL_PAD_LCD_VSYNC__SAI3_RX_DATA                        	0x0110 0x039C 0x0000 3 0
+#define	MX6UL_PAD_LCD_VSYNC__WDOG2_WDOG_B                        	0x0110 0x039C 0x0000 4 0
+#define	MX6UL_PAD_LCD_VSYNC__GPIO3_IO03                          	0x0110 0x039C 0x0000 5 0
+#define	MX6UL_PAD_LCD_VSYNC__ECSPI2_SS2                          	0x0110 0x039C 0x0000 8 0
+#define	MX6UL_PAD_LCD_RESET__LCDIF_RESET                         	0x0114 0x03A0 0x0000 0 0
+#define	MX6UL_PAD_LCD_RESET__LCDIF_CS                            	0x0114 0x03A0 0x0000 1 0
+#define	MX6UL_PAD_LCD_RESET__CA7_MX6UL_EVENTI                    	0x0114 0x03A0 0x0000 2 0
+#define	MX6UL_PAD_LCD_RESET__SAI3_TX_DATA                        	0x0114 0x03A0 0x0000 3 0
+#define	MX6UL_PAD_LCD_RESET__WDOG1_WDOG_ANY                      	0x0114 0x03A0 0x0000 4 0
+#define	MX6UL_PAD_LCD_RESET__GPIO3_IO04                          	0x0114 0x03A0 0x0000 5 0
+#define	MX6UL_PAD_LCD_RESET__ECSPI2_SS3                          	0x0114 0x03A0 0x0000 8 0
+#define	MX6UL_PAD_LCD_DATA00__LCDIF_DATA00                       	0x0118 0x03A4 0x0000 0 0
+#define	MX6UL_PAD_LCD_DATA00__PWM1_OUT                           	0x0118 0x03A4 0x0000 1 0
+#define	MX6UL_PAD_LCD_DATA00__ENET1_1588_EVENT2_IN               	0x0118 0x03A4 0x0000 3 0
+#define	MX6UL_PAD_LCD_DATA00__I2C3_SDA                           	0x0118 0x03A4 0x05B8 4 2
+#define	MX6UL_PAD_LCD_DATA00__GPIO3_IO05                         	0x0118 0x03A4 0x0000 5 0
+#define	MX6UL_PAD_LCD_DATA00__SRC_BT_CFG00                       	0x0118 0x03A4 0x0000 6 0
+#define	MX6UL_PAD_LCD_DATA00__SAI1_MCLK                          	0x0118 0x03A4 0x0000 8 0
+#define	MX6UL_PAD_LCD_DATA01__LCDIF_DATA01                       	0x011C 0x03A8 0x0000 0 0
+#define	MX6UL_PAD_LCD_DATA01__PWM2_OUT                           	0x011C 0x03A8 0x0000 1 0
+#define	MX6UL_PAD_LCD_DATA01__ENET1_1588_EVENT2_OUT              	0x011C 0x03A8 0x0000 3 0
+#define	MX6UL_PAD_LCD_DATA01__I2C3_SCL                           	0x011C 0x03A8 0x05B4 4 2
+#define	MX6UL_PAD_LCD_DATA01__GPIO3_IO06                         	0x011C 0x03A8 0x0000 5 0
+#define	MX6UL_PAD_LCD_DATA01__SRC_BT_CFG01                       	0x011C 0x03A8 0x0000 6 0
+#define	MX6UL_PAD_LCD_DATA01__SAI1_TX_SYNC                       	0x011C 0x03A8 0x0000 8 0
+#define	MX6UL_PAD_LCD_DATA02__LCDIF_DATA02                       	0x0120 0x03AC 0x0000 0 0
+#define	MX6UL_PAD_LCD_DATA02__PWM3_OUT                           	0x0120 0x03AC 0x0000 1 0
+#define	MX6UL_PAD_LCD_DATA02__ENET1_1588_EVENT3_IN               	0x0120 0x03AC 0x0000 3 0
+#define	MX6UL_PAD_LCD_DATA02__I2C4_SDA                           	0x0120 0x03AC 0x05C0 4 2
+#define	MX6UL_PAD_LCD_DATA02__GPIO3_IO07                         	0x0120 0x03AC 0x0000 5 0
+#define	MX6UL_PAD_LCD_DATA02__SRC_BT_CFG02                       	0x0120 0x03AC 0x0000 6 0
+#define	MX6UL_PAD_LCD_DATA02__SAI1_TX_BCLK                       	0x0120 0x03AC 0x0000 8 0
+#define	MX6UL_PAD_LCD_DATA03__LCDIF_DATA03                       	0x0124 0x03B0 0x0000 0 0
+#define	MX6UL_PAD_LCD_DATA03__PWM4_OUT                           	0x0124 0x03B0 0x0000 1 0
+#define	MX6UL_PAD_LCD_DATA03__ENET1_1588_EVENT3_OUT              	0x0124 0x03B0 0x0000 3 0
+#define	MX6UL_PAD_LCD_DATA03__I2C4_SCL                           	0x0124 0x03B0 0x05BC 4 2
+#define	MX6UL_PAD_LCD_DATA03__GPIO3_IO08                         	0x0124 0x03B0 0x0000 5 0
+#define	MX6UL_PAD_LCD_DATA03__SRC_BT_CFG03                       	0x0124 0x03B0 0x0000 6 0
+#define	MX6UL_PAD_LCD_DATA03__SAI1_RX_DATA                       	0x0124 0x03B0 0x0000 8 0
+#define	MX6UL_PAD_LCD_DATA04__LCDIF_DATA04                       	0x0128 0x03B4 0x0000 0 0
+#define	MX6UL_PAD_LCD_DATA04__UART8_DCE_CTS                      	0x0128 0x03B4 0x0000 1 0
+#define	MX6UL_PAD_LCD_DATA04__UART8_DTE_RTS                      	0x0128 0x03B4 0x0658 1 2
+#define	MX6UL_PAD_LCD_DATA04__ENET2_1588_EVENT2_IN               	0x0128 0x03B4 0x0000 3 0
+#define	MX6UL_PAD_LCD_DATA04__SPDIF_SR_CLK                       	0x0128 0x03B4 0x0000 4 0
+#define	MX6UL_PAD_LCD_DATA04__GPIO3_IO09                         	0x0128 0x03B4 0x0000 5 0
+#define	MX6UL_PAD_LCD_DATA04__SRC_BT_CFG04                       	0x0128 0x03B4 0x0000 6 0
+#define	MX6UL_PAD_LCD_DATA04__SAI1_TX_DATA                       	0x0128 0x03B4 0x0000 8 0
+#define	MX6UL_PAD_LCD_DATA05__LCDIF_DATA05                       	0x012C 0x03B8 0x0000 0 0
+#define	MX6UL_PAD_LCD_DATA05__UART8_DCE_RTS                      	0x012C 0x03B8 0x0658 1 3
+#define	MX6UL_PAD_LCD_DATA05__UART8_DTE_CTS                      	0x012C 0x03B8 0x0000 1 0
+#define	MX6UL_PAD_LCD_DATA05__ENET2_1588_EVENT2_OUT              	0x012C 0x03B8 0x0000 3 0
+#define	MX6UL_PAD_LCD_DATA05__SPDIF_OUT                          	0x012C 0x03B8 0x0000 4 0
+#define	MX6UL_PAD_LCD_DATA05__GPIO3_IO10                         	0x012C 0x03B8 0x0000 5 0
+#define	MX6UL_PAD_LCD_DATA05__SRC_BT_CFG05                       	0x012C 0x03B8 0x0000 6 0
+#define	MX6UL_PAD_LCD_DATA05__ECSPI1_SS1                         	0x012C 0x03B8 0x0000 8 0
+#define	MX6UL_PAD_LCD_DATA06__LCDIF_DATA06                       	0x0130 0x03BC 0x0000 0 0
+#define	MX6UL_PAD_LCD_DATA06__UART7_DCE_CTS                      	0x0130 0x03BC 0x0000 1 0
+#define	MX6UL_PAD_LCD_DATA06__UART7_DTE_RTS                      	0x0130 0x03BC 0x0650 1 2
+#define	MX6UL_PAD_LCD_DATA06__ENET2_1588_EVENT3_IN               	0x0130 0x03BC 0x0000 3 0
+#define	MX6UL_PAD_LCD_DATA06__SPDIF_LOCK                         	0x0130 0x03BC 0x0000 4 0
+#define	MX6UL_PAD_LCD_DATA06__GPIO3_IO11                         	0x0130 0x03BC 0x0000 5 0
+#define	MX6UL_PAD_LCD_DATA06__SRC_BT_CFG06                       	0x0130 0x03BC 0x0000 6 0
+#define	MX6UL_PAD_LCD_DATA06__ECSPI1_SS2                         	0x0130 0x03BC 0x0000 8 0
+#define	MX6UL_PAD_LCD_DATA07__LCDIF_DATA07                       	0x0134 0x03C0 0x0000 0 0
+#define	MX6UL_PAD_LCD_DATA07__UART7_DCE_RTS                      	0x0134 0x03C0 0x0650 1 3
+#define	MX6UL_PAD_LCD_DATA07__UART7_DTE_CTS                      	0x0134 0x03C0 0x0000 1 0
+#define	MX6UL_PAD_LCD_DATA07__ENET2_1588_EVENT3_OUT              	0x0134 0x03C0 0x0000 3 0
+#define	MX6UL_PAD_LCD_DATA07__SPDIF_EXT_CLK                      	0x0134 0x03C0 0x061C 4 0
+#define	MX6UL_PAD_LCD_DATA07__GPIO3_IO12                         	0x0134 0x03C0 0x0000 5 0
+#define	MX6UL_PAD_LCD_DATA07__SRC_BT_CFG07                       	0x0134 0x03C0 0x0000 6 0
+#define	MX6UL_PAD_LCD_DATA07__ECSPI1_SS3                         	0x0134 0x03C0 0x0000 8 0
+#define	MX6UL_PAD_LCD_DATA08__LCDIF_DATA08                       	0x0138 0x03C4 0x0000 0 0
+#define	MX6UL_PAD_LCD_DATA08__SPDIF_IN                           	0x0138 0x03C4 0x0618 1 2
+#define	MX6UL_PAD_LCD_DATA08__CSI_DATA16                         	0x0138 0x03C4 0x0000 3 0
+#define	MX6UL_PAD_LCD_DATA08__EIM_DATA00                         	0x0138 0x03C4 0x0000 4 0
+#define	MX6UL_PAD_LCD_DATA08__GPIO3_IO13                         	0x0138 0x03C4 0x0000 5 0
+#define	MX6UL_PAD_LCD_DATA08__SRC_BT_CFG08                       	0x0138 0x03C4 0x0000 6 0
+#define	MX6UL_PAD_LCD_DATA08__FLEXCAN1_TX                        	0x0138 0x03C4 0x0000 8 0
+#define	MX6UL_PAD_LCD_DATA09__LCDIF_DATA09                       	0x013C 0x03C8 0x0000 0 0
+#define	MX6UL_PAD_LCD_DATA09__SAI3_MCLK                          	0x013C 0x03C8 0x0000 1 0
+#define	MX6UL_PAD_LCD_DATA09__CSI_DATA17                         	0x013C 0x03C8 0x0000 3 0
+#define	MX6UL_PAD_LCD_DATA09__EIM_DATA01                         	0x013C 0x03C8 0x0000 4 0
+#define	MX6UL_PAD_LCD_DATA09__GPIO3_IO14                         	0x013C 0x03C8 0x0000 5 0
+#define	MX6UL_PAD_LCD_DATA09__SRC_BT_CFG09                       	0x013C 0x03C8 0x0000 6 0
+#define	MX6UL_PAD_LCD_DATA09__FLEXCAN1_RX                        	0x013C 0x03C8 0x0000 8 0
+#define	MX6UL_PAD_LCD_DATA10__LCDIF_DATA10                       	0x0140 0x03CC 0x0000 0 0
+#define	MX6UL_PAD_LCD_DATA10__SAI3_RX_SYNC                       	0x0140 0x03CC 0x0000 1 0
+#define	MX6UL_PAD_LCD_DATA10__CSI_DATA18                         	0x0140 0x03CC 0x0000 3 0
+#define	MX6UL_PAD_LCD_DATA10__EIM_DATA02                         	0x0140 0x03CC 0x0000 4 0
+#define	MX6UL_PAD_LCD_DATA10__GPIO3_IO15                         	0x0140 0x03CC 0x0000 5 0
+#define	MX6UL_PAD_LCD_DATA10__SRC_BT_CFG10                       	0x0140 0x03CC 0x0000 6 0
+#define	MX6UL_PAD_LCD_DATA10__FLEXCAN2_TX                        	0x0140 0x03CC 0x0000 8 0
+#define	MX6UL_PAD_LCD_DATA11__LCDIF_DATA11                       	0x0144 0x03D0 0x0000 0 0
+#define	MX6UL_PAD_LCD_DATA11__SAI3_RX_BCLK                       	0x0144 0x03D0 0x0000 1 0
+#define	MX6UL_PAD_LCD_DATA11__CSI_DATA19                         	0x0144 0x03D0 0x0000 3 0
+#define	MX6UL_PAD_LCD_DATA11__EIM_DATA03                         	0x0144 0x03D0 0x0000 4 0
+#define	MX6UL_PAD_LCD_DATA11__GPIO3_IO16                         	0x0144 0x03D0 0x0000 5 0
+#define	MX6UL_PAD_LCD_DATA11__SRC_BT_CFG11                       	0x0144 0x03D0 0x0000 6 0
+#define	MX6UL_PAD_LCD_DATA11__FLEXCAN2_RX                        	0x0144 0x03D0 0x0000 8 0
+#define	MX6UL_PAD_LCD_DATA12__LCDIF_DATA12                       	0x0148 0x03D4 0x0000 0 0
+#define	MX6UL_PAD_LCD_DATA12__SAI3_TX_SYNC                       	0x0148 0x03D4 0x060C 1 1
+#define	MX6UL_PAD_LCD_DATA12__CSI_DATA20                         	0x0148 0x03D4 0x0000 3 0
+#define	MX6UL_PAD_LCD_DATA12__EIM_DATA04                         	0x0148 0x03D4 0x0000 4 0
+#define	MX6UL_PAD_LCD_DATA12__GPIO3_IO17                         	0x0148 0x03D4 0x0000 5 0
+#define	MX6UL_PAD_LCD_DATA12__SRC_BT_CFG12                       	0x0148 0x03D4 0x0000 6 0
+#define	MX6UL_PAD_LCD_DATA12__ECSPI1_RDY                         	0x0148 0x03D4 0x0000 8 0
+#define	MX6UL_PAD_LCD_DATA13__LCDIF_DATA13                       	0x014C 0x03D8 0x0000 0 0
+#define	MX6UL_PAD_LCD_DATA13__SAI3_TX_BCLK                       	0x014C 0x03D8 0x0608 1 1
+#define	MX6UL_PAD_LCD_DATA13__CSI_DATA21                         	0x014C 0x03D8 0x0000 3 0
+#define	MX6UL_PAD_LCD_DATA13__EIM_DATA05                         	0x014C 0x03D8 0x0000 4 0
+#define	MX6UL_PAD_LCD_DATA13__GPIO3_IO18                         	0x014C 0x03D8 0x0000 5 0
+#define	MX6UL_PAD_LCD_DATA13__SRC_BT_CFG13                       	0x014C 0x03D8 0x0000 6 0
+#define	MX6UL_PAD_LCD_DATA13__USDHC2_RESET_B                     	0x014C 0x03D8 0x0000 8 0
+#define	MX6UL_PAD_LCD_DATA14__LCDIF_DATA14                       	0x0150 0x03DC 0x0000 0 0
+#define	MX6UL_PAD_LCD_DATA14__SAI3_RX_DATA                       	0x0150 0x03DC 0x0000 1 0
+#define	MX6UL_PAD_LCD_DATA14__CSI_DATA22                         	0x0150 0x03DC 0x0000 3 0
+#define	MX6UL_PAD_LCD_DATA14__EIM_DATA06                         	0x0150 0x03DC 0x0000 4 0
+#define	MX6UL_PAD_LCD_DATA14__GPIO3_IO19                         	0x0150 0x03DC 0x0000 5 0
+#define	MX6UL_PAD_LCD_DATA14__SRC_BT_CFG14                       	0x0150 0x03DC 0x0000 6 0
+#define	MX6UL_PAD_LCD_DATA14__USDHC2_DATA4                       	0x0150 0x03DC 0x0000 8 0
+#define	MX6UL_PAD_LCD_DATA15__LCDIF_DATA15                       	0x0154 0x03E0 0x0000 0 0
+#define	MX6UL_PAD_LCD_DATA15__SAI3_TX_DATA                       	0x0154 0x03E0 0x0000 1 0
+#define	MX6UL_PAD_LCD_DATA15__CSI_DATA23                         	0x0154 0x03E0 0x0000 3 0
+#define	MX6UL_PAD_LCD_DATA15__EIM_DATA07                         	0x0154 0x03E0 0x0000 4 0
+#define	MX6UL_PAD_LCD_DATA15__GPIO3_IO20                         	0x0154 0x03E0 0x0000 5 0
+#define	MX6UL_PAD_LCD_DATA15__SRC_BT_CFG15                       	0x0154 0x03E0 0x0000 6 0
+#define	MX6UL_PAD_LCD_DATA15__USDHC2_DATA5                       	0x0154 0x03E0 0x0000 8 0
+#define	MX6UL_PAD_LCD_DATA16__LCDIF_DATA16                       	0x0158 0x03E4 0x0000 0 0
+#define	MX6UL_PAD_LCD_DATA16__UART7_DCE_TX                           	0x0158 0x03E4 0x0000 1 0
+#define	MX6UL_PAD_LCD_DATA16__UART7_DTE_RX                           	0x0158 0x03E4 0x0654 1 2
+#define	MX6UL_PAD_LCD_DATA16__CSI_DATA01                         	0x0158 0x03E4 0x0000 3 0
+#define	MX6UL_PAD_LCD_DATA16__EIM_DATA08                         	0x0158 0x03E4 0x0000 4 0
+#define	MX6UL_PAD_LCD_DATA16__GPIO3_IO21                         	0x0158 0x03E4 0x0000 5 0
+#define	MX6UL_PAD_LCD_DATA16__SRC_BT_CFG24                       	0x0158 0x03E4 0x0000 6 0
+#define	MX6UL_PAD_LCD_DATA16__USDHC2_DATA6                       	0x0158 0x03E4 0x0000 8 0
+#define	MX6UL_PAD_LCD_DATA17__LCDIF_DATA17                       	0x015C 0x03E8 0x0000 0 0
+#define	MX6UL_PAD_LCD_DATA17__UART7_DCE_RX                           	0x015C 0x03E8 0x0654 1 3
+#define	MX6UL_PAD_LCD_DATA17__UART7_DTE_TX                           	0x015C 0x03E8 0x0000 1 0
+#define	MX6UL_PAD_LCD_DATA17__CSI_DATA00                         	0x015C 0x03E8 0x0000 3 0
+#define	MX6UL_PAD_LCD_DATA17__EIM_DATA09                         	0x015C 0x03E8 0x0000 4 0
+#define	MX6UL_PAD_LCD_DATA17__GPIO3_IO22                         	0x015C 0x03E8 0x0000 5 0
+#define	MX6UL_PAD_LCD_DATA17__SRC_BT_CFG25                       	0x015C 0x03E8 0x0000 6 0
+#define	MX6UL_PAD_LCD_DATA17__USDHC2_DATA7                       	0x015C 0x03E8 0x0000 8 0
+#define	MX6UL_PAD_LCD_DATA18__LCDIF_DATA18                       	0x0160 0x03EC 0x0000 0 0
+#define	MX6UL_PAD_LCD_DATA18__PWM5_OUT                           	0x0160 0x03EC 0x0000 1 0
+#define	MX6UL_PAD_LCD_DATA18__CA7_MX6UL_EVENTO                   	0x0160 0x03EC 0x0000 2 0
+#define	MX6UL_PAD_LCD_DATA18__CSI_DATA10                         	0x0160 0x03EC 0x0000 3 0
+#define	MX6UL_PAD_LCD_DATA18__EIM_DATA10                         	0x0160 0x03EC 0x0000 4 0
+#define	MX6UL_PAD_LCD_DATA18__GPIO3_IO23                         	0x0160 0x03EC 0x0000 5 0
+#define	MX6UL_PAD_LCD_DATA18__SRC_BT_CFG26                       	0x0160 0x03EC 0x0000 6 0
+#define	MX6UL_PAD_LCD_DATA18__USDHC2_CMD                         	0x0160 0x03EC 0x0000 8 0
+#define	MX6UL_PAD_LCD_DATA19__EIM_DATA11                         	0x0164 0x03F0 0x0000 4 0
+#define	MX6UL_PAD_LCD_DATA19__GPIO3_IO24                         	0x0164 0x03F0 0x0000 5 0
+#define	MX6UL_PAD_LCD_DATA19__SRC_BT_CFG27                       	0x0164 0x03F0 0x0000 6 0
+#define	MX6UL_PAD_LCD_DATA19__USDHC2_CLK                         	0x0164 0x03F0 0x0000 8 0
+#define	MX6UL_PAD_LCD_DATA19__LCDIF_DATA19                       	0x0164 0x03F0 0x0000 0 0
+#define	MX6UL_PAD_LCD_DATA19__PWM6_OUT                           	0x0164 0x03F0 0x0000 1 0
+#define	MX6UL_PAD_LCD_DATA19__WDOG1_WDOG_ANY                     	0x0164 0x03F0 0x0000 2 0
+#define	MX6UL_PAD_LCD_DATA19__CSI_DATA11                         	0x0164 0x03F0 0x0000 3 0
+#define	MX6UL_PAD_LCD_DATA20__EIM_DATA12                         	0x0168 0x03F4 0x0000 4 0
+#define	MX6UL_PAD_LCD_DATA20__GPIO3_IO25                         	0x0168 0x03F4 0x0000 5 0
+#define	MX6UL_PAD_LCD_DATA20__SRC_BT_CFG28                       	0x0168 0x03F4 0x0000 6 0
+#define	MX6UL_PAD_LCD_DATA20__USDHC2_DATA0                       	0x0168 0x03F4 0x0000 8 0
+#define	MX6UL_PAD_LCD_DATA20__LCDIF_DATA20                       	0x0168 0x03F4 0x0000 0 0
+#define	MX6UL_PAD_LCD_DATA20__UART8_DCE_TX                           	0x0168 0x03F4 0x0000 1 0
+#define	MX6UL_PAD_LCD_DATA20__UART8_DTE_RX                           	0x0168 0x03F4 0x065C 1 2
+#define	MX6UL_PAD_LCD_DATA20__ECSPI1_SCLK                        	0x0168 0x03F4 0x0534 2 0
+#define	MX6UL_PAD_LCD_DATA20__CSI_DATA12                         	0x0168 0x03F4 0x0000 3 0
+#define	MX6UL_PAD_LCD_DATA21__LCDIF_DATA21                       	0x016C 0x03F8 0x0000 0 0
+#define	MX6UL_PAD_LCD_DATA21__UART8_DCE_RX                           	0x016C 0x03F8 0x065C 1 3
+#define	MX6UL_PAD_LCD_DATA21__UART8_DTE_TX                           	0x016C 0x03F8 0x0000 1 0
+#define	MX6UL_PAD_LCD_DATA21__ECSPI1_SS0                         	0x016C 0x03F8 0x0000 2 0
+#define	MX6UL_PAD_LCD_DATA21__CSI_DATA13                         	0x016C 0x03F8 0x0000 3 0
+#define	MX6UL_PAD_LCD_DATA21__EIM_DATA13                         	0x016C 0x03F8 0x0000 4 0
+#define	MX6UL_PAD_LCD_DATA21__GPIO3_IO26                         	0x016C 0x03F8 0x0000 5 0
+#define	MX6UL_PAD_LCD_DATA21__SRC_BT_CFG29                       	0x016C 0x03F8 0x0000 6 0
+#define	MX6UL_PAD_LCD_DATA21__USDHC2_DATA1                       	0x016C 0x03F8 0x0000 8 0
+#define	MX6UL_PAD_LCD_DATA22__LCDIF_DATA22                       	0x0170 0x03FC 0x0000 0 0
+#define	MX6UL_PAD_LCD_DATA22__MQS_RIGHT                          	0x0170 0x03FC 0x0000 1 0
+#define	MX6UL_PAD_LCD_DATA22__ECSPI1_MOSI                        	0x0170 0x03FC 0x053C 2 0
+#define	MX6UL_PAD_LCD_DATA22__CSI_DATA14                         	0x0170 0x03FC 0x0000 3 0
+#define	MX6UL_PAD_LCD_DATA22__EIM_DATA14                         	0x0170 0x03FC 0x0000 4 0
+#define	MX6UL_PAD_LCD_DATA22__GPIO3_IO27                         	0x0170 0x03FC 0x0000 5 0
+#define	MX6UL_PAD_LCD_DATA22__SRC_BT_CFG30                       	0x0170 0x03FC 0x0000 6 0
+#define	MX6UL_PAD_LCD_DATA22__USDHC2_DATA2                       	0x0170 0x03FC 0x0000 8 0
+#define	MX6UL_PAD_LCD_DATA23__LCDIF_DATA23                       	0x0174 0x0400 0x0000 0 0
+#define	MX6UL_PAD_LCD_DATA23__MQS_LEFT                           	0x0174 0x0400 0x0000 1 0
+#define	MX6UL_PAD_LCD_DATA23__ECSPI1_MISO                        	0x0174 0x0400 0x0538 2 0
+#define	MX6UL_PAD_LCD_DATA23__CSI_DATA15                         	0x0174 0x0400 0x0000 3 0
+#define	MX6UL_PAD_LCD_DATA23__EIM_DATA15                         	0x0174 0x0400 0x0000 4 0
+#define	MX6UL_PAD_LCD_DATA23__GPIO3_IO28                         	0x0174 0x0400 0x0000 5 0
+#define	MX6UL_PAD_LCD_DATA23__SRC_BT_CFG31                       	0x0174 0x0400 0x0000 6 0
+#define	MX6UL_PAD_LCD_DATA23__USDHC2_DATA3                       	0x0174 0x0400 0x0000 8 0
+#define	MX6UL_PAD_NAND_RE_B__RAWNAND_RE_B                        	0x0178 0x0404 0x0000 0 0
+#define	MX6UL_PAD_NAND_RE_B__USDHC2_CLK                          	0x0178 0x0404 0x0670 1 2
+#define	MX6UL_PAD_NAND_RE_B__QSPI_B_SCLK                         	0x0178 0x0404 0x0000 2 0
+#define	MX6UL_PAD_NAND_RE_B__KPP_ROW00                           	0x0178 0x0404 0x0000 3 0
+#define	MX6UL_PAD_NAND_RE_B__EIM_EB_B00                          	0x0178 0x0404 0x0000 4 0
+#define	MX6UL_PAD_NAND_RE_B__GPIO4_IO00                          	0x0178 0x0404 0x0000 5 0
+#define	MX6UL_PAD_NAND_RE_B__ECSPI3_SS2                          	0x0178 0x0404 0x0000 8 0
+#define	MX6UL_PAD_NAND_WE_B__RAWNAND_WE_B                        	0x017C 0x0408 0x0000 0 0
+#define	MX6UL_PAD_NAND_WE_B__USDHC2_CMD                          	0x017C 0x0408 0x0678 1 2
+#define	MX6UL_PAD_NAND_WE_B__QSPI_B_SS0_B                        	0x017C 0x0408 0x0000 2 0
+#define	MX6UL_PAD_NAND_WE_B__KPP_COL00                           	0x017C 0x0408 0x0000 3 0
+#define	MX6UL_PAD_NAND_WE_B__EIM_EB_B01                          	0x017C 0x0408 0x0000 4 0
+#define	MX6UL_PAD_NAND_WE_B__GPIO4_IO01                          	0x017C 0x0408 0x0000 5 0
+#define	MX6UL_PAD_NAND_WE_B__ECSPI3_SS3                          	0x017C 0x0408 0x0000 8 0
+#define	MX6UL_PAD_NAND_DATA00__RAWNAND_DATA00                    	0x0180 0x040C 0x0000 0 0
+#define	MX6UL_PAD_NAND_DATA00__USDHC2_DATA0                      	0x0180 0x040C 0x067C 1 2
+#define	MX6UL_PAD_NAND_DATA00__QSPI_B_SS1_B                      	0x0180 0x040C 0x0000 2 0
+#define	MX6UL_PAD_NAND_DATA00__KPP_ROW01                         	0x0180 0x040C 0x0000 3 0
+#define	MX6UL_PAD_NAND_DATA00__EIM_AD08                          	0x0180 0x040C 0x0000 4 0
+#define	MX6UL_PAD_NAND_DATA00__GPIO4_IO02                        	0x0180 0x040C 0x0000 5 0
+#define	MX6UL_PAD_NAND_DATA00__ECSPI4_RDY                        	0x0180 0x040C 0x0000 8 0
+#define	MX6UL_PAD_NAND_DATA01__RAWNAND_DATA01                    	0x0184 0x0410 0x0000 0 0
+#define	MX6UL_PAD_NAND_DATA01__USDHC2_DATA1                      	0x0184 0x0410 0x0680 1 2
+#define	MX6UL_PAD_NAND_DATA01__QSPI_B_DQS                        	0x0184 0x0410 0x0000 2 0
+#define	MX6UL_PAD_NAND_DATA01__KPP_COL01                         	0x0184 0x0410 0x0000 3 0
+#define	MX6UL_PAD_NAND_DATA01__EIM_AD09                          	0x0184 0x0410 0x0000 4 0
+#define	MX6UL_PAD_NAND_DATA01__GPIO4_IO03                        	0x0184 0x0410 0x0000 5 0
+#define	MX6UL_PAD_NAND_DATA01__ECSPI4_SS1                        	0x0184 0x0410 0x0000 8 0
+#define	MX6UL_PAD_NAND_DATA02__RAWNAND_DATA02                    	0x0188 0x0414 0x0000 0 0
+#define	MX6UL_PAD_NAND_DATA02__USDHC2_DATA2                      	0x0188 0x0414 0x0684 1 1
+#define	MX6UL_PAD_NAND_DATA02__QSPI_B_DATA00                     	0x0188 0x0414 0x0000 2 0
+#define	MX6UL_PAD_NAND_DATA02__KPP_ROW02                         	0x0188 0x0414 0x0000 3 0
+#define	MX6UL_PAD_NAND_DATA02__EIM_AD10                          	0x0188 0x0414 0x0000 4 0
+#define	MX6UL_PAD_NAND_DATA02__GPIO4_IO04                        	0x0188 0x0414 0x0000 5 0
+#define	MX6UL_PAD_NAND_DATA02__ECSPI4_SS2                        	0x0188 0x0414 0x0000 8 0
+#define	MX6UL_PAD_NAND_DATA03__RAWNAND_DATA03                    	0x018C 0x0418 0x0000 0 0
+#define	MX6UL_PAD_NAND_DATA03__USDHC2_DATA3                      	0x018C 0x0418 0x0688 1 2
+#define	MX6UL_PAD_NAND_DATA03__QSPI_B_DATA01                     	0x018C 0x0418 0x0000 2 0
+#define	MX6UL_PAD_NAND_DATA03__KPP_COL02                         	0x018C 0x0418 0x0000 3 0
+#define	MX6UL_PAD_NAND_DATA03__EIM_AD11                          	0x018C 0x0418 0x0000 4 0
+#define	MX6UL_PAD_NAND_DATA03__GPIO4_IO05                        	0x018C 0x0418 0x0000 5 0
+#define	MX6UL_PAD_NAND_DATA03__ECSPI4_SS3                        	0x018C 0x0418 0x0000 8 0
+#define	MX6UL_PAD_NAND_DATA04__RAWNAND_DATA04                    	0x0190 0x041C 0x0000 0 0
+#define	MX6UL_PAD_NAND_DATA04__USDHC2_DATA4                      	0x0190 0x041C 0x068C 1 1
+#define	MX6UL_PAD_NAND_DATA04__QSPI_B_DATA02                     	0x0190 0x041C 0x0000 2 0
+#define	MX6UL_PAD_NAND_DATA04__ECSPI4_SCLK                       	0x0190 0x041C 0x0564 3 1
+#define	MX6UL_PAD_NAND_DATA04__EIM_AD12                          	0x0190 0x041C 0x0000 4 0
+#define	MX6UL_PAD_NAND_DATA04__GPIO4_IO06                        	0x0190 0x041C 0x0000 5 0
+#define	MX6UL_PAD_NAND_DATA04__UART2_DCE_TX                          	0x0190 0x041C 0x0000 8 0
+#define	MX6UL_PAD_NAND_DATA04__UART2_DTE_RX                          	0x0190 0x041C 0x062C 8 2
+#define	MX6UL_PAD_NAND_DATA05__RAWNAND_DATA05                    	0x0194 0x0420 0x0000 0 0
+#define	MX6UL_PAD_NAND_DATA05__USDHC2_DATA5                      	0x0194 0x0420 0x0690 1 1
+#define	MX6UL_PAD_NAND_DATA05__QSPI_B_DATA03                     	0x0194 0x0420 0x0000 2 0
+#define	MX6UL_PAD_NAND_DATA05__ECSPI4_MOSI                       	0x0194 0x0420 0x056C 3 1
+#define	MX6UL_PAD_NAND_DATA05__EIM_AD13                          	0x0194 0x0420 0x0000 4 0
+#define	MX6UL_PAD_NAND_DATA05__GPIO4_IO07                        	0x0194 0x0420 0x0000 5 0
+#define	MX6UL_PAD_NAND_DATA05__UART2_DCE_RX                          	0x0194 0x0420 0x062C 8 3
+#define	MX6UL_PAD_NAND_DATA05__UART2_DTE_TX                          	0x0194 0x0420 0x0000 8 0
+#define	MX6UL_PAD_NAND_DATA06__RAWNAND_DATA06                    	0x0198 0x0424 0x0000 0 0
+#define	MX6UL_PAD_NAND_DATA06__USDHC2_DATA6                      	0x0198 0x0424 0x0694 1 1
+#define	MX6UL_PAD_NAND_DATA06__SAI2_RX_BCLK                      	0x0198 0x0424 0x0000 2 0
+#define	MX6UL_PAD_NAND_DATA06__ECSPI4_MISO                       	0x0198 0x0424 0x0568 3 1
+#define	MX6UL_PAD_NAND_DATA06__EIM_AD14                          	0x0198 0x0424 0x0000 4 0
+#define	MX6UL_PAD_NAND_DATA06__GPIO4_IO08                        	0x0198 0x0424 0x0000 5 0
+#define	MX6UL_PAD_NAND_DATA06__UART2_DCE_CTS                     	0x0198 0x0424 0x0000 8 0
+#define	MX6UL_PAD_NAND_DATA06__UART2_DTE_RTS                     	0x0198 0x0424 0x0628 8 4
+#define	MX6UL_PAD_NAND_DATA07__RAWNAND_DATA07                    	0x019C 0x0428 0x0000 0 0
+#define	MX6UL_PAD_NAND_DATA07__USDHC2_DATA7                      	0x019C 0x0428 0x0698 1 1
+#define	MX6UL_PAD_NAND_DATA07__QSPI_A_SS1_B                      	0x019C 0x0428 0x0000 2 0
+#define	MX6UL_PAD_NAND_DATA07__ECSPI4_SS0                        	0x019C 0x0428 0x0000 3 0
+#define	MX6UL_PAD_NAND_DATA07__EIM_AD15                          	0x019C 0x0428 0x0000 4 0
+#define	MX6UL_PAD_NAND_DATA07__GPIO4_IO09                        	0x019C 0x0428 0x0000 5 0
+#define	MX6UL_PAD_NAND_DATA07__UART2_DCE_RTS                     	0x019C 0x0428 0x0628 8 5
+#define	MX6UL_PAD_NAND_DATA07__UART2_DTE_CTS                     	0x019C 0x0428 0x0000 8 0
+#define	MX6UL_PAD_NAND_ALE__RAWNAND_ALE                          	0x01A0 0x042C 0x0000 0 0
+#define	MX6UL_PAD_NAND_ALE__USDHC2_RESET_B                       	0x01A0 0x042C 0x0000 1 0
+#define	MX6UL_PAD_NAND_ALE__QSPI_A_DQS                           	0x01A0 0x042C 0x0000 2 0
+#define	MX6UL_PAD_NAND_ALE__PWM3_OUT                             	0x01A0 0x042C 0x0000 3 0
+#define	MX6UL_PAD_NAND_ALE__EIM_ADDR17                           	0x01A0 0x042C 0x0000 4 0
+#define	MX6UL_PAD_NAND_ALE__GPIO4_IO10                           	0x01A0 0x042C 0x0000 5 0
+#define	MX6UL_PAD_NAND_ALE__ECSPI3_SS1                           	0x01A0 0x042C 0x0000 8 0
+#define	MX6UL_PAD_NAND_WP_B__RAWNAND_WP_B                        	0x01A4 0x0430 0x0000 0 0
+#define	MX6UL_PAD_NAND_WP_B__USDHC1_RESET_B                      	0x01A4 0x0430 0x0000 1 0
+#define	MX6UL_PAD_NAND_WP_B__QSPI_A_SCLK                         	0x01A4 0x0430 0x0000 2 0
+#define	MX6UL_PAD_NAND_WP_B__PWM4_OUT                            	0x01A4 0x0430 0x0000 3 0
+#define	MX6UL_PAD_NAND_WP_B__EIM_BCLK                            	0x01A4 0x0430 0x0000 4 0
+#define	MX6UL_PAD_NAND_WP_B__GPIO4_IO11                          	0x01A4 0x0430 0x0000 5 0
+#define	MX6UL_PAD_NAND_WP_B__ECSPI3_RDY                          	0x01A4 0x0430 0x0000 8 0
+#define	MX6UL_PAD_NAND_READY_B__RAWNAND_READY_B                  	0x01A8 0x0434 0x0000 0 0
+#define	MX6UL_PAD_NAND_READY_B__USDHC1_DATA4                     	0x01A8 0x0434 0x0000 1 0
+#define	MX6UL_PAD_NAND_READY_B__QSPI_A_DATA00                    	0x01A8 0x0434 0x0000 2 0
+#define	MX6UL_PAD_NAND_READY_B__ECSPI3_SS0                       	0x01A8 0x0434 0x0000 3 0
+#define	MX6UL_PAD_NAND_READY_B__EIM_CS1_B                        	0x01A8 0x0434 0x0000 4 0
+#define	MX6UL_PAD_NAND_READY_B__GPIO4_IO12                       	0x01A8 0x0434 0x0000 5 0
+#define	MX6UL_PAD_NAND_READY_B__UART3_DCE_TX                         	0x01A8 0x0434 0x0000 8 0
+#define	MX6UL_PAD_NAND_READY_B__UART3_DTE_RX                         	0x01A8 0x0434 0x0634 8 2
+#define	MX6UL_PAD_NAND_CE0_B__RAWNAND_CE0_B                      	0x01AC 0x0438 0x0000 0 0
+#define	MX6UL_PAD_NAND_CE0_B__USDHC1_DATA5                       	0x01AC 0x0438 0x0000 1 0
+#define	MX6UL_PAD_NAND_CE0_B__QSPI_A_DATA01                      	0x01AC 0x0438 0x0000 2 0
+#define	MX6UL_PAD_NAND_CE0_B__ECSPI3_SCLK                        	0x01AC 0x0438 0x0554 3 1
+#define	MX6UL_PAD_NAND_CE0_B__EIM_DTACK_B                        	0x01AC 0x0438 0x0000 4 0
+#define	MX6UL_PAD_NAND_CE0_B__GPIO4_IO13                         	0x01AC 0x0438 0x0000 5 0
+#define	MX6UL_PAD_NAND_CE0_B__UART3_DCE_RX                           	0x01AC 0x0438 0x0634 8 3
+#define	MX6UL_PAD_NAND_CE0_B__UART3_DTE_TX                           	0x01AC 0x0438 0x0000 8 0
+#define	MX6UL_PAD_NAND_CE1_B__RAWNAND_CE1_B                      	0x01B0 0x043C 0x0000 0 0
+#define	MX6UL_PAD_NAND_CE1_B__USDHC1_DATA6                       	0x01B0 0x043C 0x0000 1 0
+#define	MX6UL_PAD_NAND_CE1_B__QSPI_A_DATA02                      	0x01B0 0x043C 0x0000 2 0
+#define	MX6UL_PAD_NAND_CE1_B__ECSPI3_MOSI                        	0x01B0 0x043C 0x055C 3 1
+#define	MX6UL_PAD_NAND_CE1_B__EIM_ADDR18                         	0x01B0 0x043C 0x0000 4 0
+#define	MX6UL_PAD_NAND_CE1_B__GPIO4_IO14                         	0x01B0 0x043C 0x0000 5 0
+#define	MX6UL_PAD_NAND_CE1_B__UART3_DCE_CTS                      	0x01B0 0x043C 0x0000 8 0
+#define	MX6UL_PAD_NAND_CE1_B__UART3_DTE_RTS                      	0x01B0 0x043C 0x0630 8 2
+#define	MX6UL_PAD_NAND_CLE__RAWNAND_CLE                          	0x01B4 0x0440 0x0000 0 0
+#define	MX6UL_PAD_NAND_CLE__USDHC1_DATA7                         	0x01B4 0x0440 0x0000 1 0
+#define	MX6UL_PAD_NAND_CLE__QSPI_A_DATA03                        	0x01B4 0x0440 0x0000 2 0
+#define	MX6UL_PAD_NAND_CLE__ECSPI3_MISO                          	0x01B4 0x0440 0x0558 3 1
+#define	MX6UL_PAD_NAND_CLE__EIM_ADDR16                           	0x01B4 0x0440 0x0000 4 0
+#define	MX6UL_PAD_NAND_CLE__GPIO4_IO15                           	0x01B4 0x0440 0x0000 5 0
+#define	MX6UL_PAD_NAND_CLE__UART3_DCE_RTS                        	0x01B4 0x0440 0x0630 8 3
+#define	MX6UL_PAD_NAND_CLE__UART3_DTE_CTS                        	0x01B4 0x0440 0x0000 8 0
+#define	MX6UL_PAD_NAND_DQS__RAWNAND_DQS                          	0x01B8 0x0444 0x0000 0 0
+#define	MX6UL_PAD_NAND_DQS__CSI_FIELD                            	0x01B8 0x0444 0x0530 1 1
+#define	MX6UL_PAD_NAND_DQS__QSPI_A_SS0_B                         	0x01B8 0x0444 0x0000 2 0
+#define	MX6UL_PAD_NAND_DQS__PWM5_OUT                             	0x01B8 0x0444 0x0000 3 0
+#define	MX6UL_PAD_NAND_DQS__EIM_WAIT                             	0x01B8 0x0444 0x0000 4 0
+#define	MX6UL_PAD_NAND_DQS__GPIO4_IO16                           	0x01B8 0x0444 0x0000 5 0
+#define	MX6UL_PAD_NAND_DQS__SDMA_EXT_EVENT01                     	0x01B8 0x0444 0x0000 6 0
+#define	MX6UL_PAD_NAND_DQS__SPDIF_EXT_CLK                        	0x01B8 0x0444 0x0000 8 0
+#define	MX6UL_PAD_SD1_CMD__USDHC1_CMD                            	0x01BC 0x0448 0x0000 0 0
+#define	MX6UL_PAD_SD1_CMD__GPT2_COMPARE1                         	0x01BC 0x0448 0x0000 1 0
+#define	MX6UL_PAD_SD1_CMD__SAI2_RX_SYNC                          	0x01BC 0x0448 0x0000 2 0
+#define	MX6UL_PAD_SD1_CMD__SPDIF_OUT                             	0x01BC 0x0448 0x0000 3 0
+#define	MX6UL_PAD_SD1_CMD__EIM_ADDR19                            	0x01BC 0x0448 0x0000 4 0
+#define	MX6UL_PAD_SD1_CMD__GPIO2_IO16                            	0x01BC 0x0448 0x0000 5 0
+#define	MX6UL_PAD_SD1_CMD__SDMA_EXT_EVENT00                      	0x01BC 0x0448 0x0000 6 0
+#define	MX6UL_PAD_SD1_CMD__USB_OTG1_PWR                          	0x01BC 0x0448 0x0000 8 0
+#define	MX6UL_PAD_SD1_CLK__USDHC1_CLK                            	0x01C0 0x044C 0x0000 0 0
+#define	MX6UL_PAD_SD1_CLK__GPT2_COMPARE2                         	0x01C0 0x044C 0x0000 1 0
+#define	MX6UL_PAD_SD1_CLK__SAI2_MCLK                             	0x01C0 0x044C 0x0000 2 0
+#define	MX6UL_PAD_SD1_CLK__SPDIF_IN                              	0x01C0 0x044C 0x0618 3 3
+#define	MX6UL_PAD_SD1_CLK__EIM_ADDR20                            	0x01C0 0x044C 0x0000 4 0
+#define	MX6UL_PAD_SD1_CLK__GPIO2_IO17                            	0x01C0 0x044C 0x0000 5 0
+#define	MX6UL_PAD_SD1_CLK__USB_OTG1_OC                           	0x01C0 0x044C 0x0000 8 0
+#define	MX6UL_PAD_SD1_DATA0__USDHC1_DATA0                        	0x01C4 0x0450 0x0000 0 0
+#define	MX6UL_PAD_SD1_DATA0__GPT2_COMPARE3                       	0x01C4 0x0450 0x0000 1 0
+#define	MX6UL_PAD_SD1_DATA0__SAI2_TX_SYNC                        	0x01C4 0x0450 0x05FC 2 1
+#define	MX6UL_PAD_SD1_DATA0__FLEXCAN1_TX                         	0x01C4 0x0450 0x0000 3 0
+#define	MX6UL_PAD_SD1_DATA0__EIM_ADDR21                          	0x01C4 0x0450 0x0000 4 0
+#define	MX6UL_PAD_SD1_DATA0__GPIO2_IO18                          	0x01C4 0x0450 0x0000 5 0
+#define	MX6UL_PAD_SD1_DATA0__ANATOP_OTG1_ID                      	0x01C4 0x0450 0x0000 8 0
+#define	MX6UL_PAD_SD1_DATA1__USDHC1_DATA1                        	0x01C8 0x0454 0x0000 0 0
+#define	MX6UL_PAD_SD1_DATA1__GPT2_CLK                            	0x01C8 0x0454 0x05A0 1 1
+#define	MX6UL_PAD_SD1_DATA1__SAI2_TX_BCLK                        	0x01C8 0x0454 0x05F8 2 1
+#define	MX6UL_PAD_SD1_DATA1__FLEXCAN1_RX                         	0x01C8 0x0454 0x0584 3 3
+#define	MX6UL_PAD_SD1_DATA1__EIM_ADDR22                          	0x01C8 0x0454 0x0000 4 0
+#define	MX6UL_PAD_SD1_DATA1__GPIO2_IO19                          	0x01C8 0x0454 0x0000 5 0
+#define	MX6UL_PAD_SD1_DATA1__USB_OTG2_PWR                        	0x01C8 0x0454 0x0000 8 0
+#define	MX6UL_PAD_SD1_DATA2__USDHC1_DATA2                        	0x01CC 0x0458 0x0000 0 0
+#define	MX6UL_PAD_SD1_DATA2__GPT2_CAPTURE1                       	0x01CC 0x0458 0x0598 1 1
+#define	MX6UL_PAD_SD1_DATA2__SAI2_RX_DATA                        	0x01CC 0x0458 0x0000 2 0
+#define	MX6UL_PAD_SD1_DATA2__FLEXCAN2_TX                         	0x01CC 0x0458 0x0000 3 0
+#define	MX6UL_PAD_SD1_DATA2__EIM_ADDR23                          	0x01CC 0x0458 0x0000 4 0
+#define	MX6UL_PAD_SD1_DATA2__GPIO2_IO20                          	0x01CC 0x0458 0x0000 5 0
+#define	MX6UL_PAD_SD1_DATA2__CCM_CLKO1                           	0x01CC 0x0458 0x0000 6 0
+#define	MX6UL_PAD_SD1_DATA2__USB_OTG2_OC                         	0x01CC 0x0458 0x0000 8 0
+#define	MX6UL_PAD_SD1_DATA3__USDHC1_DATA3                        	0x01D0 0x045C 0x0000 0 0
+#define	MX6UL_PAD_SD1_DATA3__GPT2_CAPTURE2                       	0x01D0 0x045C 0x059C 1 1
+#define	MX6UL_PAD_SD1_DATA3__SAI2_TX_DATA                        	0x01D0 0x045C 0x0000 2 0
+#define	MX6UL_PAD_SD1_DATA3__FLEXCAN2_RX                         	0x01D0 0x045C 0x0588 3 3
+#define	MX6UL_PAD_SD1_DATA3__EIM_ADDR24                          	0x01D0 0x045C 0x0000 4 0
+#define	MX6UL_PAD_SD1_DATA3__GPIO2_IO21                          	0x01D0 0x045C 0x0000 5 0
+#define	MX6UL_PAD_SD1_DATA3__CCM_CLKO2                           	0x01D0 0x045C 0x0000 6 0
+#define	MX6UL_PAD_SD1_DATA3__ANATOP_OTG2_ID                      	0x01D0 0x045C 0x0000 8 0
+#define	MX6UL_PAD_CSI_MCLK__CSI_MCLK                             	0x01D4 0x0460 0x0000 0 0
+#define	MX6UL_PAD_CSI_MCLK__USDHC2_CD_B                          	0x01D4 0x0460 0x0674 1 0
+#define	MX6UL_PAD_CSI_MCLK__RAWNAND_CE2_B                        	0x01D4 0x0460 0x0000 2 0
+#define	MX6UL_PAD_CSI_MCLK__I2C1_SDA                             	0x01D4 0x0460 0x05A8 3 0
+#define	MX6UL_PAD_CSI_MCLK__EIM_CS0_B                            	0x01D4 0x0460 0x0000 4 0
+#define	MX6UL_PAD_CSI_MCLK__GPIO4_IO17                           	0x01D4 0x0460 0x0000 5 0
+#define	MX6UL_PAD_CSI_MCLK__SNVS_HP_VIO_5_CTL                    	0x01D4 0x0460 0x0000 6 0
+#define	MX6UL_PAD_CSI_MCLK__UART6_DCE_TX                             	0x01D4 0x0460 0x0000 8 0
+#define	MX6UL_PAD_CSI_MCLK__UART6_DTE_RX                             	0x01D4 0x0460 0x064C 8 0
+#define	MX6UL_PAD_CSI_PIXCLK__CSI_PIXCLK                         	0x01D8 0x0464 0x0528 0 1
+#define	MX6UL_PAD_CSI_PIXCLK__USDHC2_WP                          	0x01D8 0x0464 0x069C 1 2
+#define	MX6UL_PAD_CSI_PIXCLK__RAWNAND_CE3_B                      	0x01D8 0x0464 0x0000 2 0
+#define	MX6UL_PAD_CSI_PIXCLK__I2C1_SCL                           	0x01D8 0x0464 0x05A4 3 2
+#define	MX6UL_PAD_CSI_PIXCLK__EIM_OE                             	0x01D8 0x0464 0x0000 4 0
+#define	MX6UL_PAD_CSI_PIXCLK__GPIO4_IO18                         	0x01D8 0x0464 0x0000 5 0
+#define	MX6UL_PAD_CSI_PIXCLK__SNVS_HP_VIO_5                      	0x01D8 0x0464 0x0000 6 0
+#define	MX6UL_PAD_CSI_PIXCLK__UART6_DCE_RX                           	0x01D8 0x0464 0x064C 8 3
+#define	MX6UL_PAD_CSI_PIXCLK__UART6_DTE_TX                           	0x01D8 0x0464 0x0000 8 0
+#define	MX6UL_PAD_CSI_VSYNC__CSI_VSYNC                           	0x01DC 0x0468 0x052C 0 0
+#define	MX6UL_PAD_CSI_VSYNC__USDHC2_CLK                          	0x01DC 0x0468 0x0670 1 0
+#define	MX6UL_PAD_CSI_VSYNC__SIM1_PORT1_CLK                      	0x01DC 0x0468 0x0000 2 0
+#define	MX6UL_PAD_CSI_VSYNC__I2C2_SDA                            	0x01DC 0x0468 0x05B0 3 0
+#define	MX6UL_PAD_CSI_VSYNC__EIM_RW                              	0x01DC 0x0468 0x0000 4 0
+#define	MX6UL_PAD_CSI_VSYNC__GPIO4_IO19                          	0x01DC 0x0468 0x0000 5 0
+#define	MX6UL_PAD_CSI_VSYNC__PWM7_OUT                            	0x01DC 0x0468 0x0000 6 0
+#define	MX6UL_PAD_CSI_VSYNC__UART6_DCE_RTS                       	0x01DC 0x0468 0x0648 8 0
+#define	MX6UL_PAD_CSI_VSYNC__UART6_DTE_CTS                       	0x01DC 0x0468 0x0000 8 0
+#define	MX6UL_PAD_CSI_HSYNC__CSI_HSYNC                           	0x01E0 0x046C 0x0524 0 0
+#define	MX6UL_PAD_CSI_HSYNC__USDHC2_CMD                          	0x01E0 0x046C 0x0678 1 0
+#define	MX6UL_PAD_CSI_HSYNC__SIM1_PORT1_PD                       	0x01E0 0x046C 0x0000 2 0
+#define	MX6UL_PAD_CSI_HSYNC__I2C2_SCL                            	0x01E0 0x046C 0x05AC 3 0
+#define	MX6UL_PAD_CSI_HSYNC__EIM_LBA_B                           	0x01E0 0x046C 0x0000 4 0
+#define	MX6UL_PAD_CSI_HSYNC__GPIO4_IO20                          	0x01E0 0x046C 0x0000 5 0
+#define	MX6UL_PAD_CSI_HSYNC__PWM8_OUT                            	0x01E0 0x046C 0x0000 6 0
+#define	MX6UL_PAD_CSI_HSYNC__UART6_DCE_CTS                       	0x01E0 0x046C 0x0000 8 0
+#define	MX6UL_PAD_CSI_HSYNC__UART6_DTE_RTS                       	0x01E0 0x046C 0x0648 8 1
+#define	MX6UL_PAD_CSI_DATA00__CSI_DATA02                         	0x01E4 0x0470 0x0000 0 0
+#define	MX6UL_PAD_CSI_DATA00__USDHC2_DATA0                       	0x01E4 0x0470 0x067C 1 0
+#define	MX6UL_PAD_CSI_DATA00__SIM1_PORT1_RST_B                   	0x01E4 0x0470 0x0000 2 0
+#define	MX6UL_PAD_CSI_DATA00__ECSPI2_SCLK                        	0x01E4 0x0470 0x0544 3 0
+#define	MX6UL_PAD_CSI_DATA00__EIM_AD00                           	0x01E4 0x0470 0x0000 4 0
+#define	MX6UL_PAD_CSI_DATA00__GPIO4_IO21                         	0x01E4 0x0470 0x0000 5 0
+#define	MX6UL_PAD_CSI_DATA00__SRC_INT_BOOT                       	0x01E4 0x0470 0x0000 6 0
+#define	MX6UL_PAD_CSI_DATA00__UART5_DCE_TX                           	0x01E4 0x0470 0x0000 8 0
+#define	MX6UL_PAD_CSI_DATA00__UART5_DTE_RX                           	0x01E4 0x0470 0x0644 8 0
+#define	MX6UL_PAD_CSI_DATA01__CSI_DATA03                         	0x01E8 0x0474 0x0000 0 0
+#define	MX6UL_PAD_CSI_DATA01__USDHC2_DATA1                       	0x01E8 0x0474 0x0680 1 0
+#define	MX6UL_PAD_CSI_DATA01__SIM1_PORT1_SVEN                    	0x01E8 0x0474 0x0000 2 0
+#define	MX6UL_PAD_CSI_DATA01__ECSPI2_SS0                         	0x01E8 0x0474 0x0000 3 0
+#define	MX6UL_PAD_CSI_DATA01__EIM_AD01                           	0x01E8 0x0474 0x0000 4 0
+#define	MX6UL_PAD_CSI_DATA01__GPIO4_IO22                         	0x01E8 0x0474 0x0000 5 0
+#define	MX6UL_PAD_CSI_DATA01__SAI1_MCLK                          	0x01E8 0x0474 0x0000 6 0
+#define	MX6UL_PAD_CSI_DATA01__UART5_DCE_RX                           	0x01E8 0x0474 0x0644 8 1
+#define	MX6UL_PAD_CSI_DATA01__UART5_DTE_TX                           	0x01E8 0x0474 0x0000 8 0
+#define	MX6UL_PAD_CSI_DATA02__CSI_DATA04                         	0x01EC 0x0478 0x0000 0 0
+#define	MX6UL_PAD_CSI_DATA02__USDHC2_DATA2                       	0x01EC 0x0478 0x0684 1 2
+#define	MX6UL_PAD_CSI_DATA02__SIM1_PORT1_TRXD                    	0x01EC 0x0478 0x0000 2 0
+#define	MX6UL_PAD_CSI_DATA02__ECSPI2_MOSI                        	0x01EC 0x0478 0x054C 3 1
+#define	MX6UL_PAD_CSI_DATA02__EIM_AD02                           	0x01EC 0x0478 0x0000 4 0
+#define	MX6UL_PAD_CSI_DATA02__GPIO4_IO23                         	0x01EC 0x0478 0x0000 5 0
+#define	MX6UL_PAD_CSI_DATA02__SAI1_RX_SYNC                       	0x01EC 0x0478 0x0000 6 0
+#define	MX6UL_PAD_CSI_DATA02__UART5_DCE_RTS                      	0x01EC 0x0478 0x0640 8 3
+#define	MX6UL_PAD_CSI_DATA02__UART5_DTE_CTS                      	0x01EC 0x0478 0x0000 8 0
+#define	MX6UL_PAD_CSI_DATA03__CSI_DATA05                         	0x01F0 0x047C 0x0000 0 0
+#define	MX6UL_PAD_CSI_DATA03__USDHC2_DATA3                       	0x01F0 0x047C 0x0688 1 0
+#define	MX6UL_PAD_CSI_DATA03__SIM2_PORT1_PD                      	0x01F0 0x047C 0x0000 2 0
+#define	MX6UL_PAD_CSI_DATA03__ECSPI2_MISO                        	0x01F0 0x047C 0x0548 3 0
+#define	MX6UL_PAD_CSI_DATA03__EIM_AD03                           	0x01F0 0x047C 0x0000 4 0
+#define	MX6UL_PAD_CSI_DATA03__GPIO4_IO24                         	0x01F0 0x047C 0x0000 5 0
+#define	MX6UL_PAD_CSI_DATA03__SAI1_RX_BCLK                       	0x01F0 0x047C 0x0000 6 0
+#define	MX6UL_PAD_CSI_DATA03__UART5_DCE_CTS                      	0x01F0 0x047C 0x0000 8 0
+#define	MX6UL_PAD_CSI_DATA03__UART5_DTE_RTS                      	0x01F0 0x047C 0x0640 8 0
+#define	MX6UL_PAD_CSI_DATA04__CSI_DATA06                         	0x01F4 0x0480 0x0000 0 0
+#define	MX6UL_PAD_CSI_DATA04__USDHC2_DATA4                       	0x01F4 0x0480 0x068C 1 2
+#define	MX6UL_PAD_CSI_DATA04__SIM2_PORT1_CLK                     	0x01F4 0x0480 0x0000 2 0
+#define	MX6UL_PAD_CSI_DATA04__ECSPI1_SCLK                        	0x01F4 0x0480 0x0534 3 1
+#define	MX6UL_PAD_CSI_DATA04__EIM_AD04                           	0x01F4 0x0480 0x0000 4 0
+#define	MX6UL_PAD_CSI_DATA04__GPIO4_IO25                         	0x01F4 0x0480 0x0000 5 0
+#define	MX6UL_PAD_CSI_DATA04__SAI1_TX_SYNC                       	0x01F4 0x0480 0x05EC 6 1
+#define	MX6UL_PAD_CSI_DATA04__USDHC1_WP                          	0x01F4 0x0480 0x0000 8 0
+#define	MX6UL_PAD_CSI_DATA05__CSI_DATA07                         	0x01F8 0x0484 0x0000 0 0
+#define	MX6UL_PAD_CSI_DATA05__USDHC2_DATA5                       	0x01F8 0x0484 0x0690 1 2
+#define	MX6UL_PAD_CSI_DATA05__SIM2_PORT1_RST_B                   	0x01F8 0x0484 0x0000 2 0
+#define	MX6UL_PAD_CSI_DATA05__ECSPI1_SS0                         	0x01F8 0x0484 0x0000 3 0
+#define	MX6UL_PAD_CSI_DATA05__EIM_AD05                           	0x01F8 0x0484 0x0000 4 0
+#define	MX6UL_PAD_CSI_DATA05__GPIO4_IO26                         	0x01F8 0x0484 0x0000 5 0
+#define	MX6UL_PAD_CSI_DATA05__SAI1_TX_BCLK                       	0x01F8 0x0484 0x05E8 6 1
+#define	MX6UL_PAD_CSI_DATA05__USDHC1_CD_B                        	0x01F8 0x0484 0x0000 8 0
+#define	MX6UL_PAD_CSI_DATA06__CSI_DATA08                         	0x01FC 0x0488 0x0000 0 0
+#define	MX6UL_PAD_CSI_DATA06__USDHC2_DATA6                       	0x01FC 0x0488 0x0694 1 2
+#define	MX6UL_PAD_CSI_DATA06__SIM2_PORT1_SVEN                    	0x01FC 0x0488 0x0000 2 0
+#define	MX6UL_PAD_CSI_DATA06__ECSPI1_MOSI                        	0x01FC 0x0488 0x053C 3 1
+#define	MX6UL_PAD_CSI_DATA06__EIM_AD06                           	0x01FC 0x0488 0x0000 4 0
+#define	MX6UL_PAD_CSI_DATA06__GPIO4_IO27                         	0x01FC 0x0488 0x0000 5 0
+#define	MX6UL_PAD_CSI_DATA06__SAI1_RX_DATA                       	0x01FC 0x0488 0x0000 6 0
+#define	MX6UL_PAD_CSI_DATA06__USDHC1_RESET_B                     	0x01FC 0x0488 0x0000 8 0
+#define	MX6UL_PAD_CSI_DATA07__CSI_DATA09                         	0x0200 0x048C 0x0000 0 0
+#define	MX6UL_PAD_CSI_DATA07__USDHC2_DATA7                       	0x0200 0x048C 0x0698 1 2
+#define	MX6UL_PAD_CSI_DATA07__SIM2_PORT1_TRXD                    	0x0200 0x048C 0x0000 2 0
+#define	MX6UL_PAD_CSI_DATA07__ECSPI1_MISO                        	0x0200 0x048C 0x0538 3 1
+#define	MX6UL_PAD_CSI_DATA07__EIM_AD07                           	0x0200 0x048C 0x0000 4 0
+#define	MX6UL_PAD_CSI_DATA07__GPIO4_IO28                         	0x0200 0x048C 0x0000 5 0
+#define	MX6UL_PAD_CSI_DATA07__SAI1_TX_DATA                       	0x0200 0x048C 0x0000 6 0
+#define	MX6UL_PAD_CSI_DATA07__USDHC1_VSELECT                     	0x0200 0x048C 0x0000 8 0
+
+#endif /* __DTS_IMX6UL_PINFUNC_H */
diff --git a/arch/arm/boot/dts/imx6ul.dtsi b/arch/arm/boot/dts/imx6ul.dtsi
new file mode 100644
index 0000000..9becea7
--- /dev/null
+++ b/arch/arm/boot/dts/imx6ul.dtsi
@@ -0,0 +1,933 @@
+/*
+ * Copyright 2015 Freescale Semiconductor, Inc.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ */
+
+#include <dt-bindings/clock/imx6ul-clock.h>
+#include <dt-bindings/gpio/gpio.h>
+#include <dt-bindings/interrupt-controller/arm-gic.h>
+#include "imx6ul-pinfunc.h"
+#include "skeleton.dtsi"
+
+/ {
+	aliases {
+		can0 = &flexcan1;
+		can1 = &flexcan2;
+		ethernet0 = &fec1;
+		ethernet1 = &fec2;
+		gpio0 = &gpio1;
+		gpio1 = &gpio2;
+		gpio2 = &gpio3;
+		gpio3 = &gpio4;
+		gpio4 = &gpio5;
+		i2c0 = &i2c1;
+		i2c1 = &i2c2;
+		i2c2 = &i2c3;
+		i2c3 = &i2c4;
+		mmc0 = &usdhc1;
+		mmc1 = &usdhc2;
+		serial0 = &uart1;
+		serial1 = &uart2;
+		serial2 = &uart3;
+		serial3 = &uart4;
+		serial4 = &uart5;
+		serial5 = &uart6;
+		spi0 = &ecspi1;
+		spi1 = &ecspi2;
+		spi2 = &ecspi3;
+		spi3 = &ecspi4;
+	};
+
+	cpus {
+		#address-cells = <1>;
+		#size-cells = <0>;
+
+		cpu0: cpu@0 {
+			compatible = "arm,cortex-a7";
+			device_type = "cpu";
+			reg = <0>;
+			clock-latency = <61036>; /* two CLK32 periods */
+		};
+	};
+
+	intc: interrupt-controller@00a01000 {
+		compatible = "arm,cortex-a7-gic";
+		#interrupt-cells = <3>;
+		interrupt-controller;
+		reg = <0x00a01000 0x1000>,
+		      <0x00a02000 0x100>;
+	};
+
+	clocks {
+		#address-cells = <1>;
+		#size-cells = <0>;
+
+		ckil: clock@0 {
+			compatible = "fixed-clock";
+			reg = <0>;
+			#clock-cells = <0>;
+			clock-frequency = <32768>;
+			clock-output-names = "ckil";
+		};
+
+		osc: clock@1 {
+			compatible = "fixed-clock";
+			reg = <1>;
+			#clock-cells = <0>;
+			clock-frequency = <24000000>;
+			clock-output-names = "osc";
+		};
+
+		ipp_di0: clock@2 {
+			compatible = "fixed-clock";
+			reg = <2>;
+			#clock-cells = <0>;
+			clock-frequency = <0>;
+			clock-output-names = "ipp_di0";
+		};
+
+		ipp_di1: clock@3 {
+			compatible = "fixed-clock";
+			reg = <3>;
+			#clock-cells = <0>;
+			clock-frequency = <0>;
+			clock-output-names = "ipp_di1";
+		};
+	};
+
+	soc {
+		#address-cells = <1>;
+		#size-cells = <1>;
+		compatible = "simple-bus";
+		interrupt-parent = <&intc>;
+		ranges;
+
+		pmu {
+			compatible = "arm,cortex-a7-pmu";
+			interrupts = <GIC_SPI 94 IRQ_TYPE_LEVEL_HIGH>;
+			status = "disabled";
+		};
+
+		ocrams: sram@00900000 {
+			compatible = "fsl,lpm-sram";
+			reg = <0x00900000 0x4000>;
+		};
+
+		ocrams_ddr: sram@00901000 {
+			compatible = "fsl,ddr-lpm-sram";
+			reg = <0x00901000 0x1000>;
+		};
+
+		ocram: sram@00905000 {
+			compatible = "mmio-sram";
+			reg = <0x00905000 0x1B000>;
+		};
+
+		aips1: aips-bus@02000000 {
+			compatible = "fsl,aips-bus", "simple-bus";
+			#address-cells = <1>;
+			#size-cells = <1>;
+			reg = <0x02000000 0x100000>;
+			ranges;
+
+			spba-bus@02000000 {
+				compatible = "fsl,spba-bus", "simple-bus";
+				#address-cells = <1>;
+				#size-cells = <1>;
+				reg = <0x02000000 0x40000>;
+				ranges;
+
+				spdif: spdif@02004000 {
+					compatible = "fsl,imx6ul-spdif", "fsl,imx35-spdif";
+					reg = <0x02004000 0x4000>;
+					interrupts = <GIC_SPI 52 IRQ_TYPE_LEVEL_HIGH>;
+					clocks = <&clks IMX6UL_CLK_DUMMY>,
+						 <&clks IMX6UL_CLK_DUMMY>,
+						 <&clks IMX6UL_CLK_DUMMY>,
+						 <&clks IMX6UL_CLK_DUMMY>, <&clks IMX6UL_CLK_DUMMY>, <&clks IMX6UL_CLK_DUMMY>,
+						 <&clks IMX6UL_CLK_DUMMY>,
+						 <&clks IMX6UL_CLK_DUMMY>, <&clks IMX6UL_CLK_DUMMY>,
+						 <&clks IMX6UL_CLK_DUMMY>;
+					clock-names = "core", "rxtx0",
+						      "rxtx1", "rxtx2",
+						      "rxtx3", "rxtx4",
+						      "rxtx5", "rxtx6",
+						      "rxtx7", "dma";
+					status = "disabled";
+				};
+
+				ecspi1: ecspi@02008000 {
+					#address-cells = <1>;
+					#size-cells = <0>;
+					compatible = "fsl,imx6ul-ecspi", "fsl,imx51-ecspi";
+					reg = <0x02008000 0x4000>;
+					interrupts = <GIC_SPI 31 IRQ_TYPE_LEVEL_HIGH>;
+					clocks = <&clks IMX6UL_CLK_DUMMY>,
+						 <&clks IMX6UL_CLK_DUMMY>;
+					clock-names = "ipg", "per";
+					status = "disabled";
+				};
+
+				ecspi2: ecspi@0200c000 {
+					#address-cells = <1>;
+					#size-cells = <0>;
+					compatible = "fsl,imx6ul-ecspi", "fsl,imx51-ecspi";
+					reg = <0x0200c000 0x4000>;
+					interrupts = <GIC_SPI 32 IRQ_TYPE_LEVEL_HIGH>;
+					clocks = <&clks IMX6UL_CLK_DUMMY>,
+						 <&clks IMX6UL_CLK_DUMMY>;
+					clock-names = "ipg", "per";
+					status = "disabled";
+				};
+
+				ecspi3: ecspi@02010000 {
+					#address-cells = <1>;
+					#size-cells = <0>;
+					compatible = "fsl,imx6ul-ecspi", "fsl,imx51-ecspi";
+					reg = <0x02010000 0x4000>;
+					interrupts = <GIC_SPI 33 IRQ_TYPE_LEVEL_HIGH>;
+					clocks = <&clks IMX6UL_CLK_DUMMY>,
+						 <&clks IMX6UL_CLK_DUMMY>;
+					clock-names = "ipg", "per";
+					status = "disabled";
+				};
+
+				ecspi4: ecspi@02014000 {
+					#address-cells = <1>;
+					#size-cells = <0>;
+					compatible = "fsl,imx6ul-ecspi", "fsl,imx51-ecspi";
+					reg = <0x02014000 0x4000>;
+					interrupts = <GIC_SPI 34 IRQ_TYPE_LEVEL_HIGH>;
+					clocks = <&clks IMX6UL_CLK_DUMMY>,
+						 <&clks IMX6UL_CLK_DUMMY>;
+					clock-names = "ipg", "per";
+					status = "disabled";
+				};
+
+				uart7: serial@02018000 {
+					compatible = "fsl,imx6ul-uart",
+						     "fsl,imx6q-uart", "fsl,imx21-uart";
+					reg = <0x02018000 0x4000>;
+					interrupts = <GIC_SPI 39 IRQ_TYPE_LEVEL_HIGH>;
+					clocks = <&clks IMX6UL_CLK_UART7_IPG>,
+						 <&clks IMX6UL_CLK_UART7_SERIAL>;
+					clock-names = "ipg", "per";
+					status = "disabled";
+				};
+
+				uart1: serial@02020000 {
+					compatible = "fsl,imx6ul-uart",
+						     "fsl,imx6q-uart", "fsl,imx21-uart";
+					reg = <0x02020000 0x4000>;
+					interrupts = <GIC_SPI 26 IRQ_TYPE_LEVEL_HIGH>;
+					clocks = <&clks IMX6UL_CLK_UART1_IPG>,
+						 <&clks IMX6UL_CLK_UART1_SERIAL>;
+					clock-names = "ipg", "per";
+					status = "disabled";
+				};
+
+				uart8: serial@02024000 {
+					compatible = "fsl,imx6ul-uart",
+						     "fsl,imx6q-uart", "fsl,imx21-uart";
+					reg = <0x02024000 0x4000>;
+					interrupts = <GIC_SPI 40 IRQ_TYPE_LEVEL_HIGH>;
+					clocks = <&clks IMX6UL_CLK_UART8_IPG>,
+						 <&clks IMX6UL_CLK_UART8_SERIAL>;
+					clock-names = "ipg", "per";
+					status = "disabled";
+				};
+
+				sai1: sai@02028000 {
+					compatible = "fsl,imx6ul-sai";
+					reg = <0x02028000 0x4000>;
+					interrupts = <GIC_SPI 97 IRQ_TYPE_LEVEL_HIGH>;
+					clocks = <&clks IMX6UL_CLK_DUMMY>,
+						 <&clks IMX6UL_CLK_DUMMY>,
+						 <&clks 0>, <&clks 0>;
+					clock-names = "bus", "mclk1", "mclk2", "mclk3";
+					status = "disabled";
+				};
+
+				sai2: sai@0202c000 {
+					compatible = "fsl,imx6ul-sai";
+					reg = <0x0202c000 0x4000>;
+					interrupts = <GIC_SPI 98 IRQ_TYPE_LEVEL_HIGH>;
+					clocks = <&clks IMX6UL_CLK_DUMMY>,
+						 <&clks IMX6UL_CLK_DUMMY>,
+						 <&clks 0>, <&clks 0>;
+					clock-names = "bus", "mclk1", "mclk2", "mclk3";
+					status = "disabled";
+				};
+
+				sai3: sai@02030000 {
+					compatible = "fsl,imx6ul-sai";
+					reg = <0x02030000 0x4000>;
+					interrupts = <GIC_SPI 24 IRQ_TYPE_LEVEL_HIGH>;
+					clocks = <&clks IMX6UL_CLK_DUMMY>,
+						 <&clks IMX6UL_CLK_DUMMY>,
+						 <&clks 0>, <&clks 0>;
+					clock-names = "bus", "mclk1", "mclk2", "mclk3";
+					status = "disabled";
+				};
+
+				asrc: asrc@02034000 {
+					compatible = "fsl,imx53-asrc";
+					reg = <0x02034000 0x4000>;
+					interrupts = <GIC_SPI 50 IRQ_TYPE_LEVEL_HIGH>;
+					clocks = <&clks IMX6UL_CLK_DUMMY>,
+						<&clks IMX6UL_CLK_DUMMY>, <&clks 0>,
+						<&clks 0>, <&clks 0>, <&clks 0>, <&clks 0>,
+						<&clks 0>, <&clks 0>, <&clks 0>, <&clks 0>,
+						<&clks 0>, <&clks 0>, <&clks 0>, <&clks 0>,
+						<&clks IMX6UL_CLK_DUMMY>, <&clks 0>, <&clks 0>,
+						<&clks IMX6UL_CLK_DUMMY>;
+					clock-names = "mem", "ipg", "asrck_0",
+						"asrck_1", "asrck_2", "asrck_3", "asrck_4",
+						"asrck_5", "asrck_6", "asrck_7", "asrck_8",
+						"asrck_9", "asrck_a", "asrck_b", "asrck_c",
+						"asrck_d", "asrck_e", "asrck_f", "dma";
+					fsl,asrc-rate  = <48000>;
+					fsl,asrc-width = <16>;
+					status = "okay";
+				};
+
+				asrc_p2p: asrc_p2p {
+					compatible = "fsl,imx6q-asrc-p2p";
+					fsl,p2p-rate  = <48000>;
+					fsl,p2p-width = <16>;
+					fsl,asrc-dma-rx-events = <17 18 19>;
+					fsl,asrc-dma-tx-events = <20 21 22>;
+					status = "okay";
+				};
+			};
+
+			touchctrl: touchctrl@02040000 {
+				compatible = "fsl,imx6ul-touchctrl";
+				reg = <0x02040000 0x4000>;
+				status = "disabled";
+			};
+
+			bee: bee@02044000 {
+				compatible = "fsl,imx6ul-bee";
+				reg = <0x02044000 0x4000>;
+				interrupts = <GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH>;
+				status = "disabled";
+			};
+
+			pwm1: pwm@02080000 {
+				compatible = "fsl,imx6ul-pwm", "fsl,imx27-pwm";
+				reg = <0x02080000 0x4000>;
+				interrupts = <GIC_SPI 83 IRQ_TYPE_LEVEL_HIGH>;
+				clocks = <&clks IMX6UL_CLK_DUMMY>,
+					 <&clks IMX6UL_CLK_DUMMY>;
+				clock-names = "ipg", "per";
+				#pwm-cells = <2>;
+			};
+
+			pwm2: pwm@02084000 {
+				compatible = "fsl,imx6ul-pwm", "fsl,imx27-pwm";
+				reg = <0x02084000 0x4000>;
+				interrupts = <GIC_SPI 84 IRQ_TYPE_LEVEL_HIGH>;
+				clocks = <&clks IMX6UL_CLK_DUMMY>,
+					 <&clks IMX6UL_CLK_DUMMY>;
+				clock-names = "ipg", "per";
+				#pwm-cells = <2>;
+			};
+
+			pwm3: pwm@02088000 {
+				compatible = "fsl,imx6ul-pwm", "fsl,imx27-pwm";
+				reg = <0x02088000 0x4000>;
+				interrupts = <GIC_SPI 85 IRQ_TYPE_LEVEL_HIGH>;
+				clocks = <&clks IMX6UL_CLK_DUMMY>,
+					 <&clks IMX6UL_CLK_DUMMY>;
+				clock-names = "ipg", "per";
+				#pwm-cells = <2>;
+			};
+
+			pwm4: pwm@0208c000 {
+				compatible = "fsl,imx6ul-pwm", "fsl,imx27-pwm";
+				reg = <0x0208c000 0x4000>;
+				interrupts = <GIC_SPI 86 IRQ_TYPE_LEVEL_HIGH>;
+				clocks = <&clks IMX6UL_CLK_DUMMY>,
+					 <&clks IMX6UL_CLK_DUMMY>;
+				clock-names = "ipg", "per";
+				#pwm-cells = <2>;
+			};
+
+			flexcan1: can@02090000 {
+				compatible = "fsl,imx6ul-flexcan", "fsl,imx6q-flexcan";
+				reg = <0x02090000 0x4000>;
+				interrupts = <GIC_SPI 110 IRQ_TYPE_LEVEL_HIGH>;
+				clocks = <&clks IMX6UL_CLK_DUMMY>,
+					 <&clks IMX6UL_CLK_DUMMY>;
+				clock-names = "ipg", "per";
+				stop-mode = <&gpr 0x10 1 0x10 17>;
+				status = "disabled";
+			};
+
+			flexcan2: can@02094000 {
+				compatible = "fsl,imx6ul-flexcan", "fsl,imx6q-flexcan";
+				reg = <0x02094000 0x4000>;
+				interrupts = <GIC_SPI 111 IRQ_TYPE_LEVEL_HIGH>;
+				clocks = <&clks IMX6UL_CLK_DUMMY>,
+					 <&clks IMX6UL_CLK_DUMMY>;
+				clock-names = "ipg", "per";
+				stop-mode = <&gpr 0x10 2 0x10 18>;
+				status = "disabled";
+			};
+
+			gpt1: gpt@02098000 {
+				compatible = "fsl,imx6ul-gpt", "fsl,imx31-gpt";
+				reg = <0x02098000 0x4000>;
+				interrupts = <GIC_SPI 55 IRQ_TYPE_LEVEL_HIGH>;
+				clocks = <&clks IMX6UL_CLK_DUMMY>,
+					 <&clks IMX6UL_CLK_DUMMY>;
+				clock-names = "ipg", "per";
+			};
+
+			gpio1: gpio@0209c000 {
+				compatible = "fsl,imx6ul-gpio", "fsl,imx35-gpio";
+				reg = <0x0209c000 0x4000>;
+				interrupts = <GIC_SPI 66 IRQ_TYPE_LEVEL_HIGH>,
+					     <GIC_SPI 67 IRQ_TYPE_LEVEL_HIGH>;
+				gpio-controller;
+				#gpio-cells = <2>;
+				interrupt-controller;
+				#interrupt-cells = <2>;
+			};
+
+			gpio2: gpio@020a0000 {
+				compatible = "fsl,imx6ul-gpio", "fsl,imx35-gpio";
+				reg = <0x020a0000 0x4000>;
+				interrupts = <GIC_SPI 68 IRQ_TYPE_LEVEL_HIGH>,
+					     <GIC_SPI 69 IRQ_TYPE_LEVEL_HIGH>;
+				gpio-controller;
+				#gpio-cells = <2>;
+				interrupt-controller;
+				#interrupt-cells = <2>;
+			};
+
+			gpio3: gpio@020a4000 {
+				compatible = "fsl,imx6ul-gpio", "fsl,imx35-gpio";
+				reg = <0x020a4000 0x4000>;
+				interrupts = <GIC_SPI 70 IRQ_TYPE_LEVEL_HIGH>,
+					     <GIC_SPI 71 IRQ_TYPE_LEVEL_HIGH>;
+				gpio-controller;
+				#gpio-cells = <2>;
+				interrupt-controller;
+				#interrupt-cells = <2>;
+			};
+
+			gpio4: gpio@020a8000 {
+				compatible = "fsl,imx6ul-gpio", "fsl,imx35-gpio";
+				reg = <0x020a8000 0x4000>;
+				interrupts = <GIC_SPI 72 IRQ_TYPE_LEVEL_HIGH>,
+					     <GIC_SPI 73 IRQ_TYPE_LEVEL_HIGH>;
+				gpio-controller;
+				#gpio-cells = <2>;
+				interrupt-controller;
+				#interrupt-cells = <2>;
+			};
+
+			gpio5: gpio@020ac000 {
+				compatible = "fsl,imx6ul-gpio", "fsl,imx35-gpio";
+				reg = <0x020ac000 0x4000>;
+				interrupts = <GIC_SPI 74 IRQ_TYPE_LEVEL_HIGH>,
+					     <GIC_SPI 75 IRQ_TYPE_LEVEL_HIGH>;
+				gpio-controller;
+				#gpio-cells = <2>;
+				interrupt-controller;
+				#interrupt-cells = <2>;
+			};
+
+			snvslp: snvs@020b0000 {
+				compatible = "fsl,imx6ul-snvs";
+				reg = <0x020b0000 0x4000>;
+				interrupts = <GIC_SPI 4 IRQ_TYPE_LEVEL_HIGH>;
+			};
+
+			fec2: ethernet@020b4000 {
+				compatible = "fsl,imx6ul-fec", "fsl,imx6q-fec";
+				reg = <0x020b4000 0x4000>;
+				interrupts = <GIC_SPI 120 IRQ_TYPE_LEVEL_HIGH>,
+					     <GIC_SPI 121 IRQ_TYPE_LEVEL_HIGH>;
+				clocks = <&clks IMX6UL_CLK_ENET>,
+					 <&clks IMX6UL_CLK_ENET_AHB>,
+					 <&clks IMX6UL_CLK_ENET_PTP>,
+					 <&clks IMX6UL_CLK_ENET2_REF_125M>,
+					 <&clks IMX6UL_CLK_ENET2_REF_125M>;
+				clock-names = "ipg", "ahb", "ptp",
+					      "enet_clk_ref", "enet_out";
+				fsl,num-tx-queues=<1>;
+				fsl,num-rx-queues=<1>;
+				status = "disabled";
+			};
+
+			kpp: kpp@020b8000 {
+				compatible = "fsl,imx6ul-kpp", "fsl,imx21-kpp";
+				reg = <0x020b8000 0x4000>;
+				interrupts = <GIC_SPI 82 IRQ_TYPE_LEVEL_HIGH>;
+				clocks = <&clks IMX6UL_CLK_DUMMY>;
+				status = "disabled";
+			};
+
+			wdog1: wdog@020bc000 {
+				compatible = "fsl,imx6ul-wdt", "fsl,imx21-wdt";
+				reg = <0x020bc000 0x4000>;
+				interrupts = <GIC_SPI 80 IRQ_TYPE_LEVEL_HIGH>;
+				clocks = <&clks IMX6UL_CLK_DUMMY>;
+			};
+
+			wdog2: wdog@020c0000 {
+				compatible = "fsl,imx6ul-wdt", "fsl,imx21-wdt";
+				reg = <0x020c0000 0x4000>;
+				interrupts = <GIC_SPI 81 IRQ_TYPE_LEVEL_HIGH>;
+				clocks = <&clks IMX6UL_CLK_DUMMY>;
+				status = "disabled";
+			};
+
+			clks: ccm@020c4000 {
+				compatible = "fsl,imx6ul-ccm";
+				reg = <0x020c4000 0x4000>;
+				interrupts = <GIC_SPI 87 IRQ_TYPE_LEVEL_HIGH>,
+					     <GIC_SPI 88 IRQ_TYPE_LEVEL_HIGH>;
+				#clock-cells = <1>;
+				clocks = <&ckil>, <&osc>, <&ipp_di0>, <&ipp_di1>;
+				clock-names = "ckil", "osc", "ipp_di0", "ipp_di1";
+			};
+
+			anatop: anatop@020c8000 {
+				compatible = "fsl,imx6ul-anatop", "fsl,imx6q-anatop",
+					     "syscon", "simple-bus";
+				reg = <0x020c8000 0x1000>;
+				interrupts = <GIC_SPI 49 IRQ_TYPE_LEVEL_HIGH>,
+					     <GIC_SPI 54 IRQ_TYPE_LEVEL_HIGH>,
+					     <GIC_SPI 127 IRQ_TYPE_LEVEL_HIGH>;
+			};
+
+			tempmon: tempmon {
+				compatible = "fsl,imx6ul-tempmon";
+				interrupts = <GIC_SPI 49 IRQ_TYPE_LEVEL_HIGH>;
+				fsl,tempmon = <&anatop>;
+				fsl,tempmon-data = <&ocotp>;
+				clocks = <&clks IMX6UL_CLK_DUMMY>;
+			};
+
+			snvs: snvs@020cc000 {
+				compatible = "fsl,sec-v4.0-mon", "simple-bus";
+				#address-cells = <1>;
+				#size-cells = <1>;
+				ranges = <0 0x020cc000 0x4000>;
+
+				snvs-rtc-lp@34 {
+					compatible = "fsl,sec-v4.0-mon-rtc-lp";
+					reg = <0x34 0x58>;
+					interrupts = <GIC_SPI 19 IRQ_TYPE_LEVEL_HIGH>, <GIC_SPI 20 IRQ_TYPE_LEVEL_HIGH>;
+				};
+			};
+
+			snvs-pwrkey@0x020cc000 {
+				compatible = "fsl,imx6ul-snvs-pwrkey", "fsl,imx6sx-snvs-pwrkey";
+				reg = <0x020cc000 0x4000>;
+				interrupts = <GIC_SPI 4 IRQ_TYPE_LEVEL_HIGH>;
+				fsl,keycode = <116>; /* KEY_POWER */
+				fsl,wakeup;
+			};
+
+			epit1: epit@020d0000 {
+				reg = <0x020d0000 0x4000>;
+				interrupts = <GIC_SPI 56 IRQ_TYPE_LEVEL_HIGH>;
+			};
+
+			epit2: epit@020d4000 {
+				reg = <0x020d4000 0x4000>;
+				interrupts = <GIC_SPI 57 IRQ_TYPE_LEVEL_HIGH>;
+			};
+
+			src: src@020d8000 {
+				compatible = "fsl,imx6ul-src", "fsl,imx51-src";
+				reg = <0x020d8000 0x4000>;
+				interrupts = <GIC_SPI 91 IRQ_TYPE_LEVEL_HIGH>,
+					     <GIC_SPI 96 IRQ_TYPE_LEVEL_HIGH>;
+				#reset-cells = <1>;
+			};
+
+			gpc: gpc@020dc000 {
+				compatible = "fsl,imx6ul-gpc", "fsl,imx6q-gpc";
+				reg = <0x020dc000 0x4000>;
+				interrupts = <GIC_SPI 89 IRQ_TYPE_LEVEL_HIGH>;
+				fsl,mf-mix-wakeup-irq = <0x7c00000 0x3d00 0x0 0x400240>;
+				#power-domain-cells = <1>;
+			};
+
+			iomuxc: iomuxc@020e0000 {
+				compatible = "fsl,imx6ul-iomuxc";
+				reg = <0x020e0000 0x4000>;
+			};
+
+			gpr: iomuxc-gpr@020e4000 {
+				compatible = "fsl,imx6ul-iomuxc-gpr", "syscon";
+				reg = <0x020e4000 0x4000>;
+			};
+
+			gpt2: gpt@020e8000 {
+				compatible = "fsl,imx6ul-gpt", "fsl,imx31-gpt";
+				reg = <0x020e8000 0x4000>;
+				interrupts = <GIC_SPI 109 IRQ_TYPE_LEVEL_HIGH>;
+				clocks = <&clks IMX6UL_CLK_DUMMY>,
+					 <&clks IMX6UL_CLK_DUMMY>;
+				clock-names = "ipg", "per";
+			};
+
+			sdma: sdma@020ec000 {
+				compatible = "fsl,imx6ul-sdma", "fsl,imx35-sdma";
+				reg = <0x020ec000 0x4000>;
+				interrupts = <GIC_SPI 2 IRQ_TYPE_LEVEL_HIGH>;
+				clocks = <&clks IMX6UL_CLK_DUMMY>,
+					 <&clks IMX6UL_CLK_DUMMY>;
+				clock-names = "ipg", "ahb";
+				#dma-cells = <3>;
+				fsl,sdma-ram-script-name = "imx/sdma/sdma-imx6q.bin";
+			};
+
+			pwm5: pwm@020f0000 {
+				compatible = "fsl,imx6ul-pwm", "fsl,imx27-pwm";
+				reg = <0x020f0000 0x4000>;
+				interrupts = <GIC_SPI 114 IRQ_TYPE_LEVEL_HIGH>;
+				clocks = <&clks IMX6UL_CLK_DUMMY>,
+					 <&clks IMX6UL_CLK_DUMMY>;
+				clock-names = "ipg", "per";
+				#pwm-cells = <2>;
+			};
+
+			pwm6: pwm@020f4000 {
+				compatible = "fsl,imx6ul-pwm", "fsl,imx27-pwm";
+				reg = <0x020f4000 0x4000>;
+				interrupts = <GIC_SPI 115 IRQ_TYPE_LEVEL_HIGH>;
+				clocks = <&clks IMX6UL_CLK_DUMMY>,
+					 <&clks IMX6UL_CLK_DUMMY>;
+				clock-names = "ipg", "per";
+				#pwm-cells = <2>;
+			};
+
+			pwm7: pwm@020f8000 {
+				compatible = "fsl,imx6ul-pwm", "fsl,imx27-pwm";
+				reg = <0x020f8000 0x4000>;
+				interrupts = <GIC_SPI 116 IRQ_TYPE_LEVEL_HIGH>;
+				clocks = <&clks IMX6UL_CLK_DUMMY>,
+					 <&clks IMX6UL_CLK_DUMMY>;
+				clock-names = "ipg", "per";
+				#pwm-cells = <2>;
+			};
+
+			pwm8: pwm@020fc000 {
+				compatible = "fsl,imx6ul-pwm", "fsl,imx27-pwm";
+				reg = <0x020fc000 0x4000>;
+				interrupts = <GIC_SPI 117 IRQ_TYPE_LEVEL_HIGH>;
+				clocks = <&clks IMX6UL_CLK_DUMMY>,
+					 <&clks IMX6UL_CLK_DUMMY>;
+				clock-names = "ipg", "per";
+				#pwm-cells = <2>;
+			};
+		};
+
+		aips2: aips-bus@02100000 {
+			compatible = "fsl,aips-bus", "simple-bus";
+			#address-cells = <1>;
+			#size-cells = <1>;
+			reg = <0x02100000 0x100000>;
+			ranges;
+
+			crypto: caam@2140000 {
+				compatible = "fsl,sec-v4.0";
+				#address-cells = <1>;
+				#size-cells = <1>;
+				reg = <0x2140000 0x3c000>;
+				ranges = <0 0x2140000 0x3c000>;
+				interrupt-parent = <&intc>; /* interrupts = <0 92 0x4>; */
+				clocks = <&clks IMX6UL_CLK_DUMMY>, <&clks IMX6UL_CLK_DUMMY>,
+					 <&clks IMX6UL_CLK_DUMMY> ,<&clks IMX6UL_CLK_DUMMY>;
+				clock-names = "caam_mem", "caam_aclk", "caam_ipg", "caam_emi_slow";
+				status = "disabled";
+
+				sec_jr0: jr0@1000 {
+					compatible = "fsl,sec-v4.0-job-ring";
+					reg = <0x1000 0x1000>;
+					interrupt-parent = <&intc>;
+					interrupts = <0 105 0x4>;
+					status = "disabled";
+				};
+
+				sec_jr1: jr1@2000 {
+					compatible = "fsl,sec-v4.0-job-ring";
+					reg = <0x2000 0x1000>;
+					interrupt-parent = <&intc>;
+					interrupts = <0 106 0x4>;
+					status = "disabled";
+				};
+			};
+
+			fec1: ethernet@02188000 {
+				compatible = "fsl,imx6ul-fec", "fsl,imx6q-fec";
+				reg = <0x02188000 0x4000>;
+				interrupts = <GIC_SPI 118 IRQ_TYPE_LEVEL_HIGH>,
+					     <GIC_SPI 119 IRQ_TYPE_LEVEL_HIGH>;
+				clocks = <&clks IMX6UL_CLK_ENET>,
+					 <&clks IMX6UL_CLK_ENET_AHB>,
+					 <&clks IMX6UL_CLK_ENET_PTP>,
+					 <&clks IMX6UL_CLK_ENET_REF>,
+					 <&clks IMX6UL_CLK_ENET_REF>;
+				clock-names = "ipg", "ahb", "ptp",
+					      "enet_clk_ref", "enet_out";
+				fsl,num-tx-queues=<1>;
+				fsl,num-rx-queues=<1>;
+				status = "disabled";
+                        };
+
+			sim1: sim@0218c000 {
+				compatible = "fsl,imx6ul-sim";
+				reg = <0x0218c000 0x4000>;
+				interrupts = <GIC_SPI 112 IRQ_TYPE_LEVEL_HIGH>;
+				status = "disabled";
+			};
+
+			usdhc1: usdhc@02190000 {
+				compatible = "fsl,imx6ul-usdhc", "fsl,imx6sl-usdhc";
+				reg = <0x02190000 0x4000>;
+				interrupts = <GIC_SPI 22 IRQ_TYPE_LEVEL_HIGH>;
+				clocks = <&clks IMX6UL_CLK_USDHC1>,
+					 <&clks IMX6UL_CLK_USDHC1>,
+					 <&clks IMX6UL_CLK_USDHC1>;
+				clock-names = "ipg", "ahb", "per";
+				bus-width = <4>;
+				status = "disabled";
+			};
+
+			usdhc2: usdhc@02194000 {
+				compatible = "fsl,imx6ul-usdhc", "fsl,imx6sl-usdhc";
+				reg = <0x02194000 0x4000>;
+				interrupts = <GIC_SPI 23 IRQ_TYPE_LEVEL_HIGH>;
+				clocks = <&clks IMX6UL_CLK_USDHC2>,
+					 <&clks IMX6UL_CLK_USDHC2>,
+					 <&clks IMX6UL_CLK_USDHC2>;
+				clock-names = "ipg", "ahb", "per";
+				bus-width = <4>;
+				status = "disabled";
+			};
+
+			adc1: adc@02198000 {
+				compatible = "fsl,imx6ul-adc", "fsl,vf610-adc";
+				reg = <0x02198000 0x4000>;
+				interrupts = <GIC_SPI 100 IRQ_TYPE_LEVEL_HIGH>;
+				clocks = <&clks IMX6UL_CLK_DUMMY>;
+				num-channels = <4>;
+				clock-names = "adc";
+				status = "disabled";
+                        };
+
+			adc2: adc@0219c000 {
+				compatible = "fsl,imx6ul-adc", "fsl,vf610-adc";
+				reg = <0x0219c000 0x4000>;
+				interrupts = <GIC_SPI 101 IRQ_TYPE_LEVEL_HIGH>;
+				clocks = <&clks IMX6UL_CLK_DUMMY>;
+				num-channels = <4>;
+				clock-names = "adc";
+				status = "disabled";
+                        };
+
+			i2c1: i2c@021a0000 {
+				#address-cells = <1>;
+				#size-cells = <0>;
+				compatible = "fsl,imx6ul-i2c", "fsl,imx21-i2c";
+				reg = <0x021a0000 0x4000>;
+				interrupts = <GIC_SPI 36 IRQ_TYPE_LEVEL_HIGH>;
+				clocks = <&clks IMX6UL_CLK_I2C1>;
+				status = "disabled";
+			};
+
+			i2c2: i2c@021a4000 {
+				#address-cells = <1>;
+				#size-cells = <0>;
+				compatible = "fsl,imx6ul-i2c", "fsl,imx21-i2c";
+				reg = <0x021a4000 0x4000>;
+				interrupts = <GIC_SPI 37 IRQ_TYPE_LEVEL_HIGH>;
+				clocks = <&clks IMX6UL_CLK_I2C2>;
+				status = "disabled";
+			};
+
+			i2c3: i2c@021a8000 {
+				#address-cells = <1>;
+				#size-cells = <0>;
+				compatible = "fsl,imx6ul-i2c", "fsl,imx21-i2c";
+				reg = <0x021a8000 0x4000>;
+				interrupts = <GIC_SPI 38 IRQ_TYPE_LEVEL_HIGH>;
+				clocks = <&clks IMX6UL_CLK_I2C3>;
+				status = "disabled";
+			};
+
+			romcp@021ac000 {
+				compatible = "fsl,imx6ul-romcp", "syscon";
+				reg = <0x021ac000 0x4000>;
+			};
+
+			mmdc: mmdc@021b0000 {
+				compatible = "fsl,imx6ul-mmdc", "fsl,imx6q-mmdc";
+				reg = <0x021b0000 0x4000>;
+			};
+
+			sim2: sim@021b4000 {
+				compatible = "fsl,imx6ul-sim";
+				reg = <0x021b4000 0x4000>;
+				interrupts = <GIC_SPI 113 IRQ_TYPE_LEVEL_HIGH>;
+				status = "disabled";
+			};
+
+			weim: weim@021b8000 {
+				compatible = "fsl,imx6ul-weim", "fsl,imx6q-weim";
+				reg = <0x021b8000 0x4000>;
+				interrupts = <GIC_SPI 14 IRQ_TYPE_LEVEL_HIGH>;
+				clocks = <&clks IMX6UL_CLK_DUMMY>;
+			};
+
+			ocotp: ocotp-ctrl@021bc000 {
+				compatible = "syscon";
+				reg = <0x021bc000 0x4000>;
+				clocks = <&clks IMX6UL_CLK_DUMMY>;
+			};
+
+			ocotp-fuse@021bc000 {
+				compatible = "fsl,imx6ul-ocotp", "fsl,imx6q-ocotp";
+				reg = <0x021bc000 0x4000>;
+				clocks = <&clks IMX6UL_CLK_DUMMY>;
+			};
+
+			csu: csu@021c0000 {
+				compatible = "fsl,imx6ul-csu";
+				reg = <0x021c0000 0x4000>;
+				interrupts = <GIC_SPI 21 IRQ_TYPE_LEVEL_HIGH>;
+				status = "disabled";
+			};
+
+			csi: csi@021c4000 {
+				compatible = "fsl,imx6ul-csi";
+				reg = <0x021c4000 0x4000>;
+				interrupts = <GIC_SPI 7 IRQ_TYPE_LEVEL_HIGH>;
+				status = "disabled";
+			};
+
+			lcdif: lcdif@021c8000 {
+				compatible = "fsl,imx6ul-lcdif", "fsl,imx28-lcdif";
+				reg = <0x021c8000 0x4000>;
+				interrupts = <GIC_SPI 5 IRQ_TYPE_LEVEL_HIGH>;
+				clocks = <&clks IMX6UL_CLK_DUMMY>,
+					 <&clks IMX6UL_CLK_DUMMY>,
+					 <&clks IMX6UL_CLK_DUMMY>;
+				clock-names = "pix", "axi", "disp_axi";
+				power-domains = <&gpc 2>;
+				status = "disabled";
+			};
+
+			pxp: pxp@021cc000 {
+				compatible = "fsl,imx6ul-pxp-dma", "fsl,imx6sl-pxp-dma", "fsl,imx6dl-pxp-dma";
+				reg = <0x021cc000 0x4000>;
+				interrupts = <GIC_SPI 8 IRQ_TYPE_LEVEL_HIGH>;
+				clocks = <&clks IMX6UL_CLK_DUMMY>,
+					 <&clks IMX6UL_CLK_DUMMY>;
+				clock-names = "pxp-axi", "disp-axi";
+				power-domains = <&gpc 2>;
+				status = "disabled";
+			};
+
+			qspi: qspi@021e0000 {
+				#address-cells = <1>;
+				#size-cells = <0>;
+				compatible = "fsl,imx6ul-qspi";
+				reg = <0x021e0000 0x4000>, <0x60000000 0x10000000>;
+				reg-names = "QuadSPI", "QuadSPI-memory";
+				interrupts = <GIC_SPI 107 IRQ_TYPE_LEVEL_HIGH>;
+				clocks = <&clks IMX6UL_CLK_DUMMY>,
+					 <&clks IMX6UL_CLK_DUMMY>;
+				clock-names = "qspi_en", "qspi";
+				status = "disabled";
+			};
+
+			uart2: serial@021e8000 {
+				compatible = "fsl,imx6ul-uart",
+					     "fsl,imx6q-uart", "fsl,imx21-uart";
+				reg = <0x021e8000 0x4000>;
+				interrupts = <GIC_SPI 27 IRQ_TYPE_LEVEL_HIGH>;
+				clocks = <&clks IMX6UL_CLK_UART2_IPG>,
+					 <&clks IMX6UL_CLK_UART2_SERIAL>;
+				clock-names = "ipg", "per";
+				dmas = <&sdma 27 4 0>, <&sdma 28 4 0>;
+				dma-names = "rx", "tx";
+				status = "disabled";
+			};
+
+			uart3: serial@021ec000 {
+				compatible = "fsl,imx6ul-uart",
+					     "fsl,imx6q-uart", "fsl,imx21-uart";
+				reg = <0x021ec000 0x4000>;
+				interrupts = <GIC_SPI 28 IRQ_TYPE_LEVEL_HIGH>;
+				clocks = <&clks IMX6UL_CLK_UART3_IPG>,
+					 <&clks IMX6UL_CLK_UART3_SERIAL>;
+				clock-names = "ipg", "per";
+				dmas = <&sdma 29 4 0>, <&sdma 30 4 0>;
+				dma-names = "rx", "tx";
+				status = "disabled";
+			};
+
+			uart4: serial@021f0000 {
+				compatible = "fsl,imx6ul-uart",
+					     "fsl,imx6q-uart", "fsl,imx21-uart";
+				reg = <0x021f0000 0x4000>;
+				interrupts = <GIC_SPI 29 IRQ_TYPE_LEVEL_HIGH>;
+				clocks = <&clks IMX6UL_CLK_UART4_IPG>,
+					 <&clks IMX6UL_CLK_UART4_SERIAL>;
+				clock-names = "ipg", "per";
+				dmas = <&sdma 31 4 0>, <&sdma 32 4 0>;
+				dma-names = "rx", "tx";
+				status = "disabled";
+			};
+
+			uart5: serial@021f4000 {
+				compatible = "fsl,imx6ul-uart",
+					     "fsl,imx6q-uart", "fsl,imx21-uart";
+				reg = <0x021f4000 0x4000>;
+				interrupts = <GIC_SPI 30 IRQ_TYPE_LEVEL_HIGH>;
+				clocks = <&clks IMX6UL_CLK_UART5_IPG>,
+					 <&clks IMX6UL_CLK_UART5_SERIAL>;
+				clock-names = "ipg", "per";
+				dmas = <&sdma 33 4 0>, <&sdma 34 4 0>;
+				dma-names = "rx", "tx";
+				status = "disabled";
+			};
+
+			i2c4: i2c@021f8000 {
+				#address-cells = <1>;
+				#size-cells = <0>;
+				compatible = "fsl,imx6ul-i2c", "fsl,imx21-i2c";
+				reg = <0x021f8000 0x4000>;
+				interrupts = <GIC_SPI 35 IRQ_TYPE_LEVEL_HIGH>;
+				clocks = <&clks IMX6UL_CLK_I2C4>;
+				status = "disabled";
+			};
+
+			uart6: serial@021fc000 {
+				compatible = "fsl,imx6ul-uart",
+					     "fsl,imx6q-uart", "fsl,imx21-uart";
+				reg = <0x021fc000 0x4000>;
+				interrupts = <GIC_SPI 17 IRQ_TYPE_LEVEL_HIGH>;
+				clocks = <&clks IMX6UL_CLK_UART6_IPG>,
+					 <&clks IMX6UL_CLK_UART6_SERIAL>;
+				clock-names = "ipg", "per";
+				dmas = <&sdma 33 4 0>, <&sdma 34 4 0>;
+				dma-names = "rx", "tx";
+				status = "disabled";
+			};
+		};
+	};
+};
diff --git a/include/dt-bindings/clock/imx6ul-clock.h b/include/dt-bindings/clock/imx6ul-clock.h
new file mode 100644
index 0000000..e24f0e8
--- /dev/null
+++ b/include/dt-bindings/clock/imx6ul-clock.h
@@ -0,0 +1,235 @@
+/*
+ * Copyright (C) 2015 Freescale Semiconductor, Inc.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ *
+ */
+
+#ifndef __DT_BINDINGS_CLOCK_IMX6UL_H
+#define __DT_BINDINGS_CLOCK_IMX6UL_H
+
+#define IMX6UL_CLK_DUMMY		0
+#define IMX6UL_CLK_CKIL			1
+#define IMX6UL_CLK_CKIH			2
+#define IMX6UL_CLK_OSC			3
+#define IMX6UL_PLL1_BYPASS_SRC		4
+#define IMX6UL_PLL2_BYPASS_SRC		5
+#define IMX6UL_PLL3_BYPASS_SRC		6
+#define IMX6UL_PLL4_BYPASS_SRC		7
+#define IMX6UL_PLL5_BYPASS_SRC		8
+#define IMX6UL_PLL6_BYPASS_SRC		9
+#define IMX6UL_PLL7_BYPASS_SRC		10
+#define IMX6UL_CLK_PLL1 		11
+#define IMX6UL_CLK_PLL2 		12
+#define IMX6UL_CLK_PLL3 		13
+#define IMX6UL_CLK_PLL4 		14
+#define IMX6UL_CLK_PLL5 		15
+#define IMX6UL_CLK_PLL6 		16
+#define IMX6UL_CLK_PLL7 		17
+#define IMX6UL_PLL1_BYPASS		18
+#define IMX6UL_PLL2_BYPASS		19
+#define IMX6UL_PLL3_BYPASS		20
+#define IMX6UL_PLL4_BYPASS		21
+#define IMX6UL_PLL5_BYPASS		22
+#define IMX6UL_PLL6_BYPASS		23
+#define IMX6UL_PLL7_BYPASS		24
+#define IMX6UL_CLK_PLL1_SYS		25
+#define IMX6UL_CLK_PLL2_BUS		26
+#define IMX6UL_CLK_PLL3_USB_OTG 	27
+#define IMX6UL_CLK_PLL4_AUDIO		28
+#define IMX6UL_CLK_PLL5_VIDEO		29
+#define IMX6UL_CLK_PLL6_ENET		30
+#define IMX6UL_CLK_PLL7_USB_HOST	31
+#define IMX6UL_CLK_USBPHY1		32
+#define IMX6UL_CLK_USBPHY2		33
+#define IMX6UL_CLK_USBPHY1_GATE		34
+#define IMX6UL_CLK_USBPHY2_GATE		35
+#define IMX6UL_CLK_PLL2_PFD0		36
+#define IMX6UL_CLK_PLL2_PFD1		37
+#define IMX6UL_CLK_PLL2_PFD2		38
+#define IMX6UL_CLK_PLL2_PFD3		39
+#define IMX6UL_CLK_PLL3_PFD0		40
+#define IMX6UL_CLK_PLL3_PFD1		41
+#define IMX6UL_CLK_PLL3_PFD2		42
+#define IMX6UL_CLK_PLL3_PFD3		43
+#define IMX6UL_CLK_ENET_REF		44
+#define IMX6UL_CLK_ENET2_REF		45
+#define IMX6UL_CLK_ENET2_REF_125M	46
+#define IMX6UL_CLK_ENET_PTP_REF		47
+#define IMX6UL_CLK_ENET_PTP		48
+#define IMX6UL_CLK_PLL4_POST_DIV	49
+#define IMX6UL_CLK_PLL4_AUDIO_DIV	50
+#define IMX6UL_CLK_PLL5_POST_DIV	51
+#define IMX6UL_CLK_PLL5_VIDEO_DIV	52
+#define IMX6UL_CLK_PLL2_198M		53
+#define IMX6UL_CLK_PLL3_80M		54
+#define IMX6UL_CLK_PLL3_60M		55
+#define IMX6UL_CLK_STEP 		56
+#define IMX6UL_CLK_PLL1_SW		57
+#define IMX6UL_CLK_AXI_ALT_SEL		58
+#define IMX6UL_CLK_AXI_SEL		59
+#define IMX6UL_CLK_PERIPH_PRE		60
+#define IMX6UL_CLK_PERIPH2_PRE		61
+#define IMX6UL_CLK_PERIPH_CLK2_SEL	62
+#define IMX6UL_CLK_PERIPH2_CLK2_SEL	63
+#define IMX6UL_CLK_USDHC1_SEL		64
+#define IMX6UL_CLK_USDHC2_SEL		65
+#define IMX6UL_CLK_BCH_SEL		66
+#define IMX6UL_CLK_GPMI_SEL		67
+#define IMX6UL_CLK_EIM_SLOW_SEL 	68
+#define IMX6UL_CLK_SPDIF_SEL		69
+#define IMX6UL_CLK_SAI1_SEL		70
+#define IMX6UL_CLK_SAI2_SEL		71
+#define IMX6UL_CLK_SAI3_SEL		72
+#define IMX6UL_CLK_LCDIF_PRE_SEL	73
+#define IMX6UL_CLK_SIM_PRE_SEL		74
+#define IMX6UL_CLK_LDB_DI0_SEL		75
+#define IMX6UL_CLK_LDB_DI1_SEL		76
+#define IMX6UL_CLK_ENFC_SEL		77
+#define IMX6UL_CLK_CAN_SEL		78
+#define IMX6UL_CLK_ECSPI_SEL		79
+#define IMX6UL_CLK_UART_SEL		80
+#define IMX6UL_CLK_QSPI1_SEL		81
+#define IMX6UL_CLK_PERCLK_SEL		82
+#define IMX6UL_CLK_LCDIF_SEL		83
+#define IMX6UL_CLK_SIM_SEL		84
+#define IMX6UL_CLK_PERIPH		85
+#define IMX6UL_CLK_PERIPH2		86
+#define IMX6UL_CLK_LDB_DI0_DIV_3_5	87
+#define IMX6UL_CLK_LDB_DI0_DIV_7	88
+#define IMX6UL_CLK_LDB_DI1_DIV_3_5	89
+#define IMX6UL_CLK_LDB_DI1_DIV_7	90
+#define IMX6UL_CLK_LDB_DI0_DIV_SEL	91
+#define IMX6UL_CLK_LDB_DI1_DIV_SEL	92
+#define IMX6UL_CLK_ARM			93
+#define IMX6UL_CLK_PERIPH_CLK2		94
+#define IMX6UL_CLK_PERIPH2_CLK2 	95
+#define IMX6UL_CLK_AHB			96
+#define IMX6UL_CLK_MMDC_PODF 		97
+#define IMX6UL_CLK_AXI_PODF		98
+#define IMX6UL_CLK_PERCLK		99
+#define IMX6UL_CLK_IPG			100
+#define IMX6UL_CLK_USDHC1_PODF		101
+#define IMX6UL_CLK_USDHC2_PODF		102
+#define IMX6UL_CLK_BCH_PODF		103
+#define IMX6UL_CLK_GPMI_PODF		104
+#define IMX6UL_CLK_EIM_SLOW_PODF	105
+#define IMX6UL_CLK_SPDIF_PRED		106
+#define IMX6UL_CLK_SPDIF_PODF		107
+#define IMX6UL_CLK_SAI1_PRED		108
+#define IMX6UL_CLK_SAI1_PODF		109
+#define IMX6UL_CLK_SAI2_PRED		110
+#define IMX6UL_CLK_SAI2_PODF		111
+#define IMX6UL_CLK_SAI3_PRED		112
+#define IMX6UL_CLK_SAI3_PODF		113
+#define IMX6UL_CLK_LCDIF_PRED		114
+#define IMX6UL_CLK_LCDIF_PODF		115
+#define IMX6UL_CLK_SIM_PODF		116
+#define IMX6UL_CLK_QSPI1_PDOF		117
+#define IMX6UL_CLK_ENFC_PRED		118
+#define IMX6UL_CLK_ENFC_PODF		119
+#define IMX6UL_CLK_CAN_PODF		120
+#define IMX6UL_CLK_ECSPI_PODF		121
+#define IMX6UL_CLK_UART_PODF		122
+#define IMX6UL_CLK_ADC1 		123
+#define IMX6UL_CLK_ADC2 		124
+#define IMX6UL_CLK_AIPSTZ1		125
+#define IMX6UL_CLK_AIPSTZ2		126
+#define IMX6UL_CLK_AIPSTZ3		127
+#define IMX6UL_CLK_APBHDMA		128
+#define IMX6UL_CLK_ASRC_IPG		129
+#define IMX6UL_CLK_ASRC_MEM		130
+#define IMX6UL_CLK_GPMI_BCH_APB  	131
+#define IMX6UL_CLK_GPMI_BCH 		132
+#define IMX6UL_CLK_GPMI_IO		133
+#define IMX6UL_CLK_GPMI_APB		134
+#define IMX6UL_CLK_CAAM_MEM		135
+#define IMX6UL_CLK_CAAM_ACLK		136
+#define IMX6UL_CLK_CAAM_IPG		137
+#define IMX6UL_CLK_CSI			138
+#define IMX6UL_CLK_ECSPI1		139
+#define IMX6UL_CLK_ECSPI2		140
+#define IMX6UL_CLK_ECSPI3		141
+#define IMX6UL_CLK_ECSPI4		142
+#define IMX6UL_CLK_EIM			143
+#define IMX6UL_CLK_ENET  		144
+#define IMX6UL_CLK_ENET_AHB		145
+#define IMX6UL_CLK_EPIT1		146
+#define IMX6UL_CLK_EPIT2		147
+#define IMX6UL_CLK_CAN1_IPG		148
+#define IMX6UL_CLK_CAN1_SERIAL		149
+#define IMX6UL_CLK_CAN2_IPG		150
+#define IMX6UL_CLK_CAN2_SERIAL		151
+#define IMX6UL_CLK_GPT1_BUS		152
+#define IMX6UL_CLK_GPT1_SERIAL		153
+#define IMX6UL_CLK_GPT2_BUS		154
+#define IMX6UL_CLK_GPT2_SERIAL		155
+#define IMX6UL_CLK_I2C1 		156
+#define IMX6UL_CLK_I2C2 		157
+#define IMX6UL_CLK_I2C3 		158
+#define IMX6UL_CLK_I2C4 		159
+#define IMX6UL_CLK_IOMUXC 		160
+#define IMX6UL_CLK_LCDIF_APB 		161
+#define IMX6UL_CLK_LCDIF_PIX 		162
+#define IMX6UL_CLK_MMDC_P0_FAST 	163
+#define IMX6UL_CLK_MMDC_P0_IPG  	164
+#define IMX6UL_CLK_OCOTP 		165
+#define IMX6UL_CLK_OCRAM 		166
+#define IMX6UL_CLK_PWM1 		167
+#define IMX6UL_CLK_PWM2 		168
+#define IMX6UL_CLK_PWM3 		169
+#define IMX6UL_CLK_PWM4 		170
+#define IMX6UL_CLK_PWM5 		171
+#define IMX6UL_CLK_PWM6 		172
+#define IMX6UL_CLK_PWM7 		173
+#define IMX6UL_CLK_PWM8 		174
+#define IMX6UL_CLK_PXP  		175
+#define IMX6UL_CLK_QSPI 		176
+#define IMX6UL_CLK_ROM  		177
+#define IMX6UL_CLK_SAI1 		178
+#define IMX6UL_CLK_SAI1_IPG 		179
+#define IMX6UL_CLK_SAI2 		180
+#define IMX6UL_CLK_SAI2_IPG 		181
+#define IMX6UL_CLK_SAI3 		182
+#define IMX6UL_CLK_SAI3_IPG 		183
+#define IMX6UL_CLK_SDMA 		184
+#define IMX6UL_CLK_SIM  		185
+#define IMX6UL_CLK_SIM_S 		186
+#define IMX6UL_CLK_SPBA 		187
+#define IMX6UL_CLK_SPDIF 		188
+#define IMX6UL_CLK_UART1_IPG 		189
+#define IMX6UL_CLK_UART1_SERIAL 	190
+#define IMX6UL_CLK_UART2_IPG 		191
+#define IMX6UL_CLK_UART2_SERIAL 	192
+#define IMX6UL_CLK_UART3_IPG 		193
+#define IMX6UL_CLK_UART3_SERIAL 	194
+#define IMX6UL_CLK_UART4_IPG 		195
+#define IMX6UL_CLK_UART4_SERIAL 	196
+#define IMX6UL_CLK_UART5_IPG 		197
+#define IMX6UL_CLK_UART5_SERIAL 	198
+#define IMX6UL_CLK_UART6_IPG 		199
+#define IMX6UL_CLK_UART6_SERIAL 	200
+#define IMX6UL_CLK_UART7_IPG 		201
+#define IMX6UL_CLK_UART7_SERIAL 	202
+#define IMX6UL_CLK_UART8_IPG 		203
+#define IMX6UL_CLK_UART8_SERIAL 	204
+#define IMX6UL_CLK_USBOH3 		205
+#define IMX6UL_CLK_USDHC1 		206
+#define IMX6UL_CLK_USDHC2 		207
+#define IMX6UL_CLK_WDOG1 		208
+#define IMX6UL_CLK_WDOG2 		209
+#define IMX6UL_CLK_WDOG3 		210
+#define IMX6UL_CLK_LDB_DI0		211
+#define IMX6UL_CLK_AXI  		212
+#define IMX6UL_CLK_SPDIF_GCLK		213
+#define IMX6UL_CLK_GPT_3M		214
+#define IMX6UL_CLK_GPMI 		215
+#define IMX6UL_CLK_BCH			216
+#define IMX6UL_CLK_IPP_DI0		217
+#define IMX6UL_CLK_IPP_DI1		218
+
+#define IMX6UL_CLK_END			219
+
+#endif /* __DT_BINDINGS_CLOCK_IMX6UL_H */
-- 
1.7.5.4

