// Seed: 347232867
module module_0 (
    input wire id_0,
    input uwire id_1,
    output uwire id_2,
    output tri0 id_3,
    input tri id_4,
    input supply1 id_5,
    input wire id_6,
    input uwire id_7,
    input supply1 id_8,
    input wire id_9,
    input wand id_10,
    output supply1 id_11,
    output wire id_12,
    output supply1 id_13,
    input uwire id_14,
    output tri1 id_15,
    input tri id_16,
    output wor id_17,
    input tri id_18,
    output supply1 id_19
);
  wire id_21;
  ;
endmodule
module module_1 (
    input tri id_0,
    input tri1 id_1,
    input wor id_2,
    input wand id_3,
    output supply1 id_4,
    output logic id_5
);
  initial id_5 = $clog2(56);
  ;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_4,
      id_4,
      id_0,
      id_3,
      id_3,
      id_3,
      id_2,
      id_1,
      id_3,
      id_4,
      id_4,
      id_4,
      id_3,
      id_4,
      id_0,
      id_4,
      id_2,
      id_4
  );
  assign modCall_1.id_12 = 0;
endmodule
