

================================================================
== Vivado HLS Report for 'exp_generic_double_s'
================================================================
* Date:           Wed Apr 10 13:49:48 2024

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        FaceClassifier
* Solution:       solution1
* Product family: aartix7
* Target device:  xa7a12tcsg325-1q


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+--------+----------+------------+
    |  Clock | Target | Estimated| Uncertainty|
    +--------+--------+----------+------------+
    |ap_clk  |  100.00|    61.208|       12.50|
    +--------+--------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT |
+-----------------+---------+-------+-------+------+
|DSP              |        -|      1|      -|     -|
|Expression       |        -|     33|      0|  2617|
|FIFO             |        -|      -|      -|     -|
|Instance         |        -|      -|      -|     -|
|Memory           |        5|      -|      0|     0|
|Multiplexer      |        -|      -|      -|     -|
|Register         |        -|      -|     72|     -|
+-----------------+---------+-------+-------+------+
|Total            |        5|     34|     72|  2617|
+-----------------+---------+-------+-------+------+
|Available        |       40|     40|  16000|  8000|
+-----------------+---------+-------+-------+------+
|Utilization (%)  |       12|     85|   ~0  |    32|
+-----------------+---------+-------+-------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |face_classifier_cmb6_U56  |face_classifier_cmb6  | i0 * i1 + i2 |
    +--------------------------+----------------------+--------------+

    * Memory: 
    +------------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |         Memory         |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +------------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |table_exp_Z1_array_s_U  |exp_generic_doubljbC  |        2|  0|   0|   256|   58|     1|        14848|
    |table_f_Z3_array_V_U    |exp_generic_doublkbM  |        1|  0|   0|   256|   26|     1|         6656|
    |table_f_Z2_array_V_U    |exp_generic_doubllbW  |        2|  0|   0|   256|   42|     1|        10752|
    +------------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total                   |                      |        5|  0|   0|   768|  126|     3|        32256|
    +------------------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+-----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+-----+------------+------------+
    |p_Val2_13_fu_875_p2            |     *    |      6|  0|   21|          50|          50|
    |p_Val2_18_fu_719_p2            |     *    |      6|  0|   23|          36|          43|
    |p_Val2_23_fu_786_p2            |     *    |      6|  0|   21|          44|          49|
    |p_Val2_9_fu_532_p2             |     *    |     15|  0|   73|          71|          13|
    |m_exp_fu_319_p2                |     +    |      0|  0|   19|          11|          12|
    |out_exp_V_fu_978_p2            |     +    |      0|  0|   18|          10|          11|
    |p_Val2_12_fu_861_p2            |     +    |      0|  0|   66|           5|          59|
    |p_Val2_14_fu_893_p2            |     +    |      0|  0|  115|         108|         108|
    |p_Val2_20_fu_753_p2            |     +    |      0|  0|   51|          44|          44|
    |p_Val2_24_fu_831_p2            |     +    |      0|  0|   59|          52|          52|
    |r_V_1_fu_696_p2                |     +    |      0|  0|   43|          36|          36|
    |r_exp_V_fu_907_p2              |     +    |      0|  0|   20|           2|          13|
    |tmp6_fu_821_p2                 |     +    |      0|  0|   51|          44|          44|
    |tmp_20_fu_506_p2               |     +    |      0|  0|   20|           1|          13|
    |tmp_fu_743_p2                  |     +    |      0|  0|   43|          36|          36|
    |p_Val2_7_fu_580_p2             |     -    |      0|  0|   80|          73|          73|
    |p_Val2_s_116_fu_333_p2         |     -    |      0|  0|   61|           1|          54|
    |tmp_s_fu_367_p2                |     -    |      0|  0|   18|          10|          11|
    |ap_block_pp0_stage0_11001      |    and   |      0|  0|    8|           1|           1|
    |not_demorgan_fu_297_p2         |    and   |      0|  0|    8|           1|           1|
    |sel_tmp11_fu_1077_p2           |    and   |      0|  0|    8|           1|           1|
    |sel_tmp13_fu_1094_p2           |    and   |      0|  0|    8|           1|           1|
    |sel_tmp2_fu_1005_p2            |    and   |      0|  0|    8|           1|           1|
    |sel_tmp4_fu_1038_p2            |    and   |      0|  0|    8|           1|           1|
    |sel_tmp6_fu_1049_p2            |    and   |      0|  0|    8|           1|           1|
    |sel_tmp7_fu_1010_p2            |    and   |      0|  0|    8|           1|           1|
    |sel_tmp9_fu_1059_p2            |    and   |      0|  0|    8|           1|           1|
    |tmp10_fu_1083_p2               |    and   |      0|  0|    8|           1|           1|
    |tmp11_fu_1116_p2               |    and   |      0|  0|    8|           1|           1|
    |tmp7_fu_999_p2                 |    and   |      0|  0|    8|           1|           1|
    |tmp8_fu_1032_p2                |    and   |      0|  0|    8|           1|           1|
    |tmp9_fu_1071_p2                |    and   |      0|  0|    8|           1|           1|
    |tmp_32_i_fu_309_p2             |    and   |      0|  0|    8|           1|           1|
    |tmp_39_fu_1175_p2              |    and   |      0|  0|    8|           1|           1|
    |x_is_ninf_fu_675_p2            |    and   |      0|  0|    8|           1|           1|
    |tmp_100_fu_441_p2              |   ashr   |      0|  0|  182|          64|          64|
    |tmp_95_fu_397_p2               |   ashr   |      0|  0|  176|          61|          61|
    |icmp_fu_929_p2                 |   icmp   |      0|  0|    9|           3|           1|
    |tmp_103_fu_500_p2              |   icmp   |      0|  0|   18|          18|           1|
    |tmp_111_fu_650_p2              |   icmp   |      0|  0|   13|          12|           1|
    |tmp_112_fu_656_p2              |   icmp   |      0|  0|   50|          71|          71|
    |tmp_113_fu_940_p2              |   icmp   |      0|  0|   13|          13|          11|
    |tmp_i1_fu_303_p2               |   icmp   |      0|  0|   29|          52|           1|
    |tmp_i_115_fu_291_p2            |   icmp   |      0|  0|   29|          52|           1|
    |tmp_i_fu_285_p2                |   icmp   |      0|  0|   13|          11|           2|
    |ap_block_pp0_stage0_subdone    |    or    |      0|  0|    8|           1|           1|
    |or_cond_fu_935_p2              |    or    |      0|  0|    8|           1|           1|
    |sel_tmp10_fu_1065_p2           |    or    |      0|  0|    8|           1|           1|
    |sel_tmp15_fu_1110_p2           |    or    |      0|  0|    8|           1|           1|
    |sel_tmp16_fu_1169_p2           |    or    |      0|  0|    8|           1|           1|
    |sel_tmp44_demorgan_fu_1099_p2  |    or    |      0|  0|    8|           1|           1|
    |sel_tmp_fu_1021_p2             |    or    |      0|  0|    8|           1|           1|
    |tmp_34_fu_1134_p2              |    or    |      0|  0|    8|           1|           1|
    |tmp_37_fu_1155_p2              |    or    |      0|  0|    8|           1|           1|
    |ap_return                      |  select  |      0|  0|   64|           1|           1|
    |loc_V_4_fu_966_p3              |  select  |      0|  0|   52|           1|          52|
    |p_Val2_1_fu_339_p3             |  select  |      0|  0|   54|           1|          54|
    |p_Val2_3_fu_413_p3             |  select  |      0|  0|   71|           1|          71|
    |r_exp_V_2_fu_912_p3            |  select  |      0|  0|   13|           1|          13|
    |r_exp_V_3_fu_520_p3            |  select  |      0|  0|   13|           1|          13|
    |sh_assign_1_fu_377_p3          |  select  |      0|  0|   12|           1|          12|
    |tmp_1_fu_538_p3                |  select  |      0|  0|   64|           1|          64|
    |tmp_21_fu_512_p3               |  select  |      0|  0|   13|           1|          13|
    |tmp_33_fu_1126_p3              |  select  |      0|  0|   63|           1|          63|
    |tmp_35_fu_1139_p3              |  select  |      0|  0|   64|           1|          64|
    |tmp_36_fu_1147_p3              |  select  |      0|  0|   63|           1|          63|
    |tmp_38_fu_1161_p3              |  select  |      0|  0|   64|           1|          64|
    |tmp_96_fu_407_p2               |    shl   |      0|  0|  211|          71|          71|
    |tmp_99_fu_435_p2               |    shl   |      0|  0|  182|          64|          64|
    |ap_enable_pp0                  |    xor   |      0|  0|    8|           1|           2|
    |not_Result_i4_fu_670_p2        |    xor   |      0|  0|    8|           1|           2|
    |sel_tmp12_fu_1088_p2           |    xor   |      0|  0|    8|           1|           2|
    |sel_tmp14_fu_1104_p2           |    xor   |      0|  0|    8|           1|           2|
    |sel_tmp1_fu_994_p2             |    xor   |      0|  0|    8|           1|           2|
    |sel_tmp3_fu_1026_p2            |    xor   |      0|  0|    8|           1|           2|
    |sel_tmp5_fu_1044_p2            |    xor   |      0|  0|    8|           1|           2|
    |sel_tmp8_fu_1054_p2            |    xor   |      0|  0|    8|           1|           2|
    |tmp_32_i_not_fu_1016_p2        |    xor   |      0|  0|    8|           1|           2|
    +-------------------------------+----------+-------+---+-----+------------+------------+
    |Total                          |          |     33|  0| 2617|        1174|        1661|
    +-------------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |not_demorgan_reg_1207    |   1|   0|    1|          0|
    |p_Result_s_reg_1200      |   1|   0|    1|          0|
    |p_Val2_11_reg_1242       |  35|   0|   35|          0|
    |p_Val2_17_reg_1237       |   8|   0|    8|          0|
    |p_Val2_22_reg_1231       |   8|   0|    8|          0|
    |r_exp_V_3_reg_1220       |  13|   0|   13|          0|
    |tmp_111_reg_1262         |   1|   0|    1|          0|
    |tmp_112_reg_1270         |   1|   0|    1|          0|
    |tmp_123_reg_1275         |   1|   0|    1|          0|
    |tmp_32_i_reg_1213        |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  72|   0|   72|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+---------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------+-----+-----+------------+---------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | exp_generic<double> | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | exp_generic<double> | return value |
|ap_start   |  in |    1| ap_ctrl_hs | exp_generic<double> | return value |
|ap_done    | out |    1| ap_ctrl_hs | exp_generic<double> | return value |
|ap_idle    | out |    1| ap_ctrl_hs | exp_generic<double> | return value |
|ap_ready   | out |    1| ap_ctrl_hs | exp_generic<double> | return value |
|ap_ce      |  in |    1| ap_ctrl_hs | exp_generic<double> | return value |
|ap_return  | out |   64| ap_ctrl_hs | exp_generic<double> | return value |
|x          |  in |   64|   ap_none  |          x          |    scalar    |
+-----------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 40.4>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%x_read = call double @_ssdm_op_Read.ap_auto.double(double %x) nounwind"   --->   Operation 3 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast double %x_read to i64" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:438->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:442->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:182]   --->   Operation 4 'bitcast' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_s, i32 63)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:439->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:442->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:182]   --->   Operation 5 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%loc_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_s, i32 52, i32 62)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:440->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:442->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:182]   --->   Operation 6 'partselect' 'loc_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%loc_V_3 = trunc i64 %p_Val2_s to i52" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:441->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:442->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:16->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:202]   --->   Operation 7 'trunc' 'loc_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.81ns)   --->   "%tmp_i = icmp eq i11 %loc_V, -1" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:202]   --->   Operation 8 'icmp' 'tmp_i' <Predicate = true> <Delay = 1.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (2.77ns)   --->   "%tmp_i_115 = icmp ne i52 %loc_V_3, 0" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:202]   --->   Operation 9 'icmp' 'tmp_i_115' <Predicate = true> <Delay = 2.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.94ns)   --->   "%not_demorgan = and i1 %tmp_i, %tmp_i_115" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:202]   --->   Operation 10 'and' 'not_demorgan' <Predicate = true> <Delay = 0.94> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (2.77ns)   --->   "%tmp_i1 = icmp eq i52 %loc_V_3, 0" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isinf.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:203]   --->   Operation 11 'icmp' 'tmp_i1' <Predicate = true> <Delay = 2.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.94ns)   --->   "%tmp_32_i = and i1 %tmp_i, %tmp_i1" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isinf.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:203]   --->   Operation 12 'and' 'tmp_32_i' <Predicate = true> <Delay = 0.94> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_i1_cast = zext i11 %loc_V to i12" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:465->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:230]   --->   Operation 13 'zext' 'tmp_i1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (2.12ns)   --->   "%m_exp = add i12 -1023, %tmp_i1_cast" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:465->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:230]   --->   Operation 14 'add' 'm_exp' <Predicate = true> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_Result_18 = call i54 @_ssdm_op_BitConcatenate.i54.i2.i52(i2 1, i52 %loc_V_3)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:245]   --->   Operation 15 'bitconcatenate' 'p_Result_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (3.29ns)   --->   "%p_Val2_s_116 = sub i54 0, %p_Result_18" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:246]   --->   Operation 16 'sub' 'p_Val2_s_116' <Predicate = true> <Delay = 3.29> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (1.37ns)   --->   "%p_Val2_1 = select i1 %p_Result_s, i54 %p_Val2_s_116, i54 %p_Result_18" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:246]   --->   Operation 17 'select' 'p_Val2_1' <Predicate = true> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_Val2_2 = call i61 @_ssdm_op_BitConcatenate.i61.i54.i7(i54 %p_Val2_1, i7 0)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:249]   --->   Operation 18 'bitconcatenate' 'p_Val2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_Val2_2_cast = sext i61 %p_Val2_2 to i71" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:249]   --->   Operation 19 'sext' 'p_Val2_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%isNeg = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %m_exp, i32 11)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:251]   --->   Operation 20 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (2.12ns)   --->   "%tmp_s = sub i11 1023, %loc_V" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:251]   --->   Operation 21 'sub' 'tmp_s' <Predicate = true> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_98_cast = sext i11 %tmp_s to i12" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:251]   --->   Operation 22 'sext' 'tmp_98_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.37ns)   --->   "%sh_assign_1 = select i1 %isNeg, i12 %tmp_98_cast, i12 %m_exp" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:251]   --->   Operation 23 'select' 'sh_assign_1' <Predicate = true> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%sh_assign_1_cast = sext i12 %sh_assign_1 to i32" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:251]   --->   Operation 24 'sext' 'sh_assign_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3)   --->   "%tmp_94 = zext i32 %sh_assign_1_cast to i71" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:251]   --->   Operation 25 'zext' 'tmp_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3)   --->   "%tmp_99_cast = zext i32 %sh_assign_1_cast to i61" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:251]   --->   Operation 26 'zext' 'tmp_99_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3)   --->   "%tmp_95 = ashr i61 %p_Val2_2, %tmp_99_cast" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:251]   --->   Operation 27 'ashr' 'tmp_95' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3)   --->   "%tmp_100_cast = sext i61 %tmp_95 to i71" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:251]   --->   Operation 28 'sext' 'tmp_100_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3)   --->   "%tmp_96 = shl i71 %p_Val2_2_cast, %tmp_94" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:251]   --->   Operation 29 'shl' 'tmp_96' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (4.28ns) (out node of the LUT)   --->   "%p_Val2_3 = select i1 %isNeg, i71 %tmp_100_cast, i71 %tmp_96" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:251]   --->   Operation 30 'select' 'p_Val2_3' <Predicate = true> <Delay = 4.28> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_97 = call i64 @_ssdm_op_PartSelect.i64.i71.i32.i32(i71 %p_Val2_3, i32 7, i32 70)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:251]   --->   Operation 31 'partselect' 'tmp_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_98 = zext i32 %sh_assign_1_cast to i64" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:252]   --->   Operation 32 'zext' 'tmp_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node tmp_112)   --->   "%tmp_99 = shl i64 %tmp_97, %tmp_98" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:252]   --->   Operation 33 'shl' 'tmp_99' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node tmp_112)   --->   "%tmp_100 = ashr i64 %tmp_97, %tmp_98" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:252]   --->   Operation 34 'ashr' 'tmp_100' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_101 = call i16 @_ssdm_op_PartSelect.i16.i71.i32.i32(i71 %p_Val2_3, i32 55, i32 70)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:257]   --->   Operation 35 'partselect' 'tmp_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_117 = call i1 @_ssdm_op_BitSelect.i1.i71.i32(i71 %p_Val2_3, i32 70)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:262]   --->   Operation 36 'bitselect' 'tmp_117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%OP1_V = sext i16 %tmp_101 to i31" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:265]   --->   Operation 37 'sext' 'OP1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (3.36ns)   --->   "%p_Val2_5 = mul i31 23637, %OP1_V" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:265]   --->   Operation 38 'mul' 'p_Val2_5' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_102 = call i19 @_ssdm_op_BitConcatenate.i19.i1.i18(i1 %tmp_117, i18 -131072)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:265]   --->   Operation 39 'bitconcatenate' 'tmp_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_111_cast = sext i19 %tmp_102 to i31" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:265]   --->   Operation 40 'sext' 'tmp_111_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (3.82ns)   --->   "%r_V = add i31 %p_Val2_5, %tmp_111_cast" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:265]   --->   Operation 41 'add' 'r_V' <Predicate = true> <Delay = 3.82> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_19 = call i13 @_ssdm_op_PartSelect.i13.i31.i32.i32(i31 %r_V, i32 18, i32 30)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:265]   --->   Operation 42 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node r_exp_V_3)   --->   "%tmp_118 = call i1 @_ssdm_op_BitSelect.i1.i31.i32(i31 %r_V, i32 30)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:265]   --->   Operation 43 'bitselect' 'tmp_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_119 = trunc i31 %r_V to i18" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:265]   --->   Operation 44 'trunc' 'tmp_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (2.38ns)   --->   "%tmp_103 = icmp eq i18 %tmp_119, 0" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:265]   --->   Operation 45 'icmp' 'tmp_103' <Predicate = true> <Delay = 2.38> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (2.13ns)   --->   "%tmp_20 = add i13 1, %tmp_19" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:265]   --->   Operation 46 'add' 'tmp_20' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node r_exp_V_3)   --->   "%tmp_21 = select i1 %tmp_103, i13 %tmp_19, i13 %tmp_20" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:265]   --->   Operation 47 'select' 'tmp_21' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (1.37ns) (out node of the LUT)   --->   "%r_exp_V_3 = select i1 %tmp_118, i13 %tmp_21, i13 %tmp_19" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:265]   --->   Operation 48 'select' 'r_exp_V_3' <Predicate = true> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%OP1_V_1 = sext i13 %r_exp_V_3 to i84" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:271]   --->   Operation 49 'sext' 'OP1_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (13.4ns)   --->   "%p_Val2_9 = mul i84 1636647506585939924452, %OP1_V_1" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:271]   --->   Operation 50 'mul' 'p_Val2_9' <Predicate = true> <Delay = 13.4> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node tmp_112)   --->   "%tmp_1 = select i1 %isNeg, i64 %tmp_99, i64 %tmp_100" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:252]   --->   Operation 51 'select' 'tmp_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node tmp_112)   --->   "%tmp_104 = call i71 @_ssdm_op_BitConcatenate.i71.i64.i7(i64 %tmp_1, i7 0)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:273]   --->   Operation 52 'bitconcatenate' 'tmp_104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_105 = sext i71 %p_Val2_3 to i73" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:275]   --->   Operation 53 'sext' 'tmp_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_2 = call i71 @_ssdm_op_PartSelect.i71.i84.i32.i32(i84 %p_Val2_9, i32 13, i32 83)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:271]   --->   Operation 54 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_106 = call i72 @_ssdm_op_BitConcatenate.i72.i71.i1(i71 %tmp_2, i1 false)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:275]   --->   Operation 55 'bitconcatenate' 'tmp_106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_119_cast = sext i72 %tmp_106 to i73" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:275]   --->   Operation 56 'sext' 'tmp_119_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (3.78ns)   --->   "%p_Val2_7 = sub nsw i73 %tmp_105, %tmp_119_cast" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:275]   --->   Operation 57 'sub' 'p_Val2_7' <Predicate = true> <Delay = 3.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%m_diff_hi_V = call i8 @_ssdm_op_PartSelect.i8.i73.i32.i32(i73 %p_Val2_7, i32 51, i32 58)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:306]   --->   Operation 58 'partselect' 'm_diff_hi_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_107 = zext i8 %m_diff_hi_V to i64" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:312]   --->   Operation 59 'zext' 'tmp_107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%table_exp_Z1_array_1 = getelementptr [256 x i58]* @table_exp_Z1_array_s, i64 0, i64 %tmp_107" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:312]   --->   Operation 60 'getelementptr' 'table_exp_Z1_array_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [2/2] (3.25ns)   --->   "%p_Val2_25 = load i58* %table_exp_Z1_array_1, align 8" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:312]   --->   Operation 61 'load' 'p_Val2_25' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%p_Val2_22 = call i8 @_ssdm_op_PartSelect.i8.i73.i32.i32(i73 %p_Val2_7, i32 43, i32 50)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:122->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:313]   --->   Operation 62 'partselect' 'p_Val2_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%p_Val2_17 = call i8 @_ssdm_op_PartSelect.i8.i73.i32.i32(i73 %p_Val2_7, i32 35, i32 42)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:124->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:313]   --->   Operation 63 'partselect' 'p_Val2_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%p_Val2_11 = trunc i73 %p_Val2_7 to i35" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:125->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:313]   --->   Operation 64 'trunc' 'p_Val2_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%Z4_ind_V = call i8 @_ssdm_op_PartSelect.i8.i73.i32.i32(i73 %p_Val2_7, i32 27, i32 34)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:139->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:313]   --->   Operation 65 'partselect' 'Z4_ind_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_101_i = zext i8 %Z4_ind_V to i64" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:140->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:313]   --->   Operation 66 'zext' 'tmp_101_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%table_f_Z3_array_V_s = getelementptr [256 x i26]* @table_f_Z3_array_V, i64 0, i64 %tmp_101_i" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:140->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:313]   --->   Operation 67 'getelementptr' 'table_f_Z3_array_V_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [2/2] (3.25ns)   --->   "%table_f_Z3_array_V_1 = load i26* %table_f_Z3_array_V_s, align 4" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:140->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:313]   --->   Operation 68 'load' 'table_f_Z3_array_V_1' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_104_i = zext i8 %p_Val2_17 to i64" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:145->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:313]   --->   Operation 69 'zext' 'tmp_104_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%table_f_Z3_array_V_2 = getelementptr [256 x i26]* @table_f_Z3_array_V, i64 0, i64 %tmp_104_i" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:145->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:313]   --->   Operation 70 'getelementptr' 'table_f_Z3_array_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [2/2] (3.25ns)   --->   "%p_Val2_16 = load i26* %table_f_Z3_array_V_2, align 4" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:145->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:313]   --->   Operation 71 'load' 'p_Val2_16' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_109_i = zext i8 %p_Val2_22 to i64" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:162->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:313]   --->   Operation 72 'zext' 'tmp_109_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%table_f_Z2_array_V_s = getelementptr [256 x i42]* @table_f_Z2_array_V, i64 0, i64 %tmp_109_i" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:162->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:313]   --->   Operation 73 'getelementptr' 'table_f_Z2_array_V_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [2/2] (3.25ns)   --->   "%p_Val2_21 = load i42* %table_f_Z2_array_V_s, align 8" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:162->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:313]   --->   Operation 74 'load' 'p_Val2_21' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>
ST_1 : Operation 75 [1/1] (1.92ns)   --->   "%tmp_111 = icmp sgt i12 %m_exp, 0" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:327]   --->   Operation 75 'icmp' 'tmp_111' <Predicate = true> <Delay = 1.92> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (4.27ns) (out node of the LUT)   --->   "%tmp_112 = icmp ne i71 %tmp_104, %p_Val2_2_cast" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:327]   --->   Operation 76 'icmp' 'tmp_112' <Predicate = true> <Delay = 4.27> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_123 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %p_Val2_1, i32 53)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:328]   --->   Operation 77 'bitselect' 'tmp_123' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 61.2>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str126) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:180]   --->   Operation 78 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp2)   --->   "%not_Result_i4 = xor i1 %p_Result_s, true" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:204]   --->   Operation 79 'xor' 'not_Result_i4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.94ns)   --->   "%x_is_ninf = and i1 %tmp_32_i, %p_Result_s" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:205]   --->   Operation 80 'and' 'x_is_ninf' <Predicate = true> <Delay = 0.94> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/2] (3.25ns)   --->   "%p_Val2_25 = load i58* %table_exp_Z1_array_1, align 8" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:312]   --->   Operation 81 'load' 'p_Val2_25' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>
ST_2 : Operation 82 [1/2] (3.25ns)   --->   "%table_f_Z3_array_V_1 = load i26* %table_f_Z3_array_V_s, align 4" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:140->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:313]   --->   Operation 82 'load' 'table_f_Z3_array_V_1' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%p_Val2_15 = call i10 @_ssdm_op_PartSelect.i10.i26.i32.i32(i26 %table_f_Z3_array_V_1, i32 16, i32 25)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:140->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:313]   --->   Operation 83 'partselect' 'p_Val2_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_102_i = zext i35 %p_Val2_11 to i36" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:141->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:313]   --->   Operation 84 'zext' 'tmp_102_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_103_i = zext i10 %p_Val2_15 to i36" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:141->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:313]   --->   Operation 85 'zext' 'tmp_103_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (2.76ns)   --->   "%r_V_1 = add i36 %tmp_103_i, %tmp_102_i" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:141->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:313]   --->   Operation 86 'add' 'r_V_1' <Predicate = true> <Delay = 2.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/2] (3.25ns)   --->   "%p_Val2_16 = load i26* %table_f_Z3_array_V_2, align 4" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:145->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:313]   --->   Operation 87 'load' 'p_Val2_16' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_99_i = call i43 @_ssdm_op_BitConcatenate.i43.i8.i9.i26(i8 %p_Val2_17, i9 0, i26 %p_Val2_16) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:124->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:313]   --->   Operation 88 'bitconcatenate' 'tmp_99_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%OP1_V_2_cast = zext i43 %tmp_99_i to i79" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:149->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:313]   --->   Operation 89 'zext' 'OP1_V_2_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%OP2_V_1_cast = zext i36 %r_V_1 to i79" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:149->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:313]   --->   Operation 90 'zext' 'OP2_V_1_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (9.68ns)   --->   "%p_Val2_18 = mul i79 %OP2_V_1_cast, %OP1_V_2_cast" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:149->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:313]   --->   Operation 91 'mul' 'p_Val2_18' <Predicate = true> <Delay = 9.68> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_3 = call i20 @_ssdm_op_PartSelect.i20.i79.i32.i32(i79 %p_Val2_18, i32 59, i32 78)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:149->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:313]   --->   Operation 92 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_106_i = zext i43 %tmp_99_i to i44" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:124->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:313]   --->   Operation 93 'zext' 'tmp_106_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_108_i_cast = zext i20 %tmp_3 to i36" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:154->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:313]   --->   Operation 94 'zext' 'tmp_108_i_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (2.79ns)   --->   "%tmp = add i36 %tmp_108_i_cast, %r_V_1" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:154->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:313]   --->   Operation 95 'add' 'tmp' <Predicate = true> <Delay = 2.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_cast = zext i36 %tmp to i44" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:154->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:313]   --->   Operation 96 'zext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (2.97ns)   --->   "%p_Val2_20 = add i44 %tmp_106_i, %tmp_cast" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:154->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:313]   --->   Operation 97 'add' 'p_Val2_20' <Predicate = true> <Delay = 2.97> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/2] (3.25ns)   --->   "%p_Val2_21 = load i42* %table_f_Z2_array_V_s, align 8" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:162->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:313]   --->   Operation 98 'load' 'p_Val2_21' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_4 = call i40 @_ssdm_op_PartSelect.i40.i42.i32.i32(i42 %p_Val2_21, i32 2, i32 41)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:162->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:313]   --->   Operation 99 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_111_i = call i49 @_ssdm_op_BitConcatenate.i49.i8.i1.i40(i8 %p_Val2_22, i1 false, i40 %tmp_4)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:163->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:313]   --->   Operation 100 'bitconcatenate' 'tmp_111_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%OP1_V_4_cast = zext i49 %tmp_111_i to i93" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:166->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:313]   --->   Operation 101 'zext' 'OP1_V_4_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%OP2_V_2_cast = zext i44 %p_Val2_20 to i93" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:166->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:313]   --->   Operation 102 'zext' 'OP2_V_2_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (10.3ns)   --->   "%p_Val2_23 = mul i93 %OP2_V_2_cast, %OP1_V_4_cast" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:166->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:313]   --->   Operation 103 'mul' 'p_Val2_23' <Predicate = true> <Delay = 10.3> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_5 = call i36 @_ssdm_op_PartSelect.i36.i93.i32.i32(i93 %p_Val2_23, i32 57, i32 92)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:166->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:313]   --->   Operation 104 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_114_i = call i51 @_ssdm_op_BitConcatenate.i51.i8.i1.i40.i2(i8 %p_Val2_22, i1 false, i40 %tmp_4, i2 0)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:169->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:313]   --->   Operation 105 'bitconcatenate' 'tmp_114_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_114_i_cast = zext i51 %tmp_114_i to i52" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:169->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:313]   --->   Operation 106 'zext' 'tmp_114_i_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_116_i_cast = zext i36 %tmp_5 to i44" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:169->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:313]   --->   Operation 107 'zext' 'tmp_116_i_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (3.00ns)   --->   "%tmp6 = add i44 %tmp_116_i_cast, %p_Val2_20" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:169->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:313]   --->   Operation 108 'add' 'tmp6' <Predicate = true> <Delay = 3.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%tmp51_cast = zext i44 %tmp6 to i52" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:169->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:313]   --->   Operation 109 'zext' 'tmp51_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (3.22ns)   --->   "%p_Val2_24 = add i52 %tmp_114_i_cast, %tmp51_cast" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:169->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:313]   --->   Operation 110 'add' 'p_Val2_24' <Predicate = true> <Delay = 3.22> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%exp_Z1P_m_1_V = call i50 @_ssdm_op_PartSelect.i50.i52.i32.i32(i52 %p_Val2_24, i32 2, i32 51)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:171->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:313]   --->   Operation 111 'partselect' 'exp_Z1P_m_1_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_108 = call i50 @_ssdm_op_PartSelect.i50.i58.i32.i32(i58 %p_Val2_25, i32 8, i32 57)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:314]   --->   Operation 112 'partselect' 'tmp_108' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_109 = zext i58 %p_Val2_25 to i59" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:317]   --->   Operation 113 'zext' 'tmp_109' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (3.40ns)   --->   "%p_Val2_12 = add i59 16, %tmp_109" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:317]   --->   Operation 114 'add' 'p_Val2_12' <Predicate = true> <Delay = 3.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%OP1_V_2 = zext i50 %tmp_108 to i100" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:317]   --->   Operation 115 'zext' 'OP1_V_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%OP2_V = zext i50 %exp_Z1P_m_1_V to i100" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:317]   --->   Operation 116 'zext' 'OP2_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (10.2ns)   --->   "%p_Val2_13 = mul i100 %OP1_V_2, %OP2_V" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:317]   --->   Operation 117 'mul' 'p_Val2_13' <Predicate = true> <Delay = 10.2> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 13.3> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_110 = call i108 @_ssdm_op_BitConcatenate.i108.i59.i49(i59 %p_Val2_12, i49 0)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:317]   --->   Operation 118 'bitconcatenate' 'tmp_110' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_126_cast = zext i100 %p_Val2_13 to i108" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:317]   --->   Operation 119 'zext' 'tmp_126_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (4.81ns)   --->   "%p_Val2_14 = add i108 %tmp_126_cast, %tmp_110" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:317]   --->   Operation 120 'add' 'p_Val2_14' <Predicate = true> <Delay = 4.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_121 = call i1 @_ssdm_op_BitSelect.i1.i108.i32(i108 %p_Val2_14, i32 106)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:321]   --->   Operation 121 'bitselect' 'tmp_121' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (2.13ns)   --->   "%r_exp_V = add i13 -1, %r_exp_V_3" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:323]   --->   Operation 122 'add' 'r_exp_V' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (1.37ns)   --->   "%r_exp_V_2 = select i1 %tmp_121, i13 %r_exp_V_3, i13 %r_exp_V" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:321]   --->   Operation 123 'select' 'r_exp_V_2' <Predicate = true> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_122 = call i3 @_ssdm_op_PartSelect.i3.i13.i32.i32(i13 %r_exp_V_2, i32 10, i32 12)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:327]   --->   Operation 124 'partselect' 'tmp_122' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (1.18ns)   --->   "%icmp = icmp sgt i3 %tmp_122, 0" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:327]   --->   Operation 125 'icmp' 'icmp' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (0.94ns)   --->   "%or_cond = or i1 %tmp_112, %icmp" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:327]   --->   Operation 126 'or' 'or_cond' <Predicate = true> <Delay = 0.94> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 127 [1/1] (2.04ns)   --->   "%tmp_113 = icmp slt i13 %r_exp_V_2, -1022" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:344]   --->   Operation 127 'icmp' 'tmp_113' <Predicate = true> <Delay = 2.04> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node tmp_35)   --->   "%tmp_24 = call i52 @_ssdm_op_PartSelect.i52.i108.i32.i32(i108 %p_Val2_14, i32 54, i32 105)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:353]   --->   Operation 128 'partselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node tmp_35)   --->   "%tmp_25 = call i52 @_ssdm_op_PartSelect.i52.i108.i32.i32(i108 %p_Val2_14, i32 53, i32 104)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:353]   --->   Operation 129 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node tmp_35)   --->   "%loc_V_4 = select i1 %tmp_121, i52 %tmp_24, i52 %tmp_25" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:353]   --->   Operation 130 'select' 'loc_V_4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_124 = trunc i13 %r_exp_V_2 to i11" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:354]   --->   Operation 131 'trunc' 'tmp_124' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (2.12ns)   --->   "%out_exp_V = add i11 1023, %tmp_124" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:354]   --->   Operation 132 'add' 'out_exp_V' <Predicate = true> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node tmp_35)   --->   "%p_Result_19 = call i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52(i1 false, i11 %out_exp_V, i52 %loc_V_4) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:458->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:475->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:489->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:355]   --->   Operation 133 'bitconcatenate' 'p_Result_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.94ns)   --->   "%sel_tmp1 = xor i1 %not_demorgan, true" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:202]   --->   Operation 134 'xor' 'sel_tmp1' <Predicate = true> <Delay = 0.94> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp2)   --->   "%tmp7 = and i1 %not_Result_i4, %sel_tmp1" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:204]   --->   Operation 135 'and' 'tmp7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 136 [1/1] (0.94ns) (out node of the LUT)   --->   "%sel_tmp2 = and i1 %tmp7, %tmp_32_i" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:204]   --->   Operation 136 'and' 'sel_tmp2' <Predicate = true> <Delay = 0.94> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node tmp_38)   --->   "%sel_tmp7 = and i1 %x_is_ninf, %sel_tmp1" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:205]   --->   Operation 137 'and' 'sel_tmp7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp4)   --->   "%tmp_32_i_not = xor i1 %tmp_32_i, true" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:204]   --->   Operation 138 'xor' 'tmp_32_i_not' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp4)   --->   "%sel_tmp = or i1 %p_Result_s, %tmp_32_i_not" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:204]   --->   Operation 139 'or' 'sel_tmp' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp4)   --->   "%sel_tmp3 = xor i1 %x_is_ninf, true" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:205]   --->   Operation 140 'xor' 'sel_tmp3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp4)   --->   "%tmp8 = and i1 %sel_tmp1, %sel_tmp3" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:202]   --->   Operation 141 'and' 'tmp8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 142 [1/1] (0.94ns) (out node of the LUT)   --->   "%sel_tmp4 = and i1 %tmp8, %sel_tmp" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:202]   --->   Operation 142 'and' 'sel_tmp4' <Predicate = true> <Delay = 0.94> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp11)   --->   "%sel_tmp5 = xor i1 %tmp_123, true" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:328]   --->   Operation 143 'xor' 'sel_tmp5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp10)   --->   "%sel_tmp6 = and i1 %tmp_111, %or_cond" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:327]   --->   Operation 144 'and' 'sel_tmp6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp10)   --->   "%sel_tmp8 = xor i1 %tmp_111, true" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:327]   --->   Operation 145 'xor' 'sel_tmp8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp10)   --->   "%sel_tmp9 = and i1 %icmp, %sel_tmp8" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:327]   --->   Operation 146 'and' 'sel_tmp9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 147 [1/1] (0.94ns) (out node of the LUT)   --->   "%sel_tmp10 = or i1 %sel_tmp6, %sel_tmp9" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:327]   --->   Operation 147 'or' 'sel_tmp10' <Predicate = true> <Delay = 0.94> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp11)   --->   "%tmp9 = and i1 %sel_tmp10, %sel_tmp5" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:327]   --->   Operation 148 'and' 'tmp9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 149 [1/1] (0.94ns) (out node of the LUT)   --->   "%sel_tmp11 = and i1 %tmp9, %sel_tmp4" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:327]   --->   Operation 149 'and' 'sel_tmp11' <Predicate = true> <Delay = 0.94> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node p_1)   --->   "%tmp10 = and i1 %tmp_123, %sel_tmp10" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:328]   --->   Operation 150 'and' 'tmp10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node tmp11)   --->   "%sel_tmp12 = xor i1 %or_cond, true" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:327]   --->   Operation 151 'xor' 'sel_tmp12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node tmp11)   --->   "%sel_tmp13 = and i1 %tmp_111, %sel_tmp12" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:327]   --->   Operation 152 'and' 'sel_tmp13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node tmp11)   --->   "%sel_tmp44_demorgan = or i1 %tmp_111, %icmp" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:327]   --->   Operation 153 'or' 'sel_tmp44_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node tmp11)   --->   "%sel_tmp14 = xor i1 %sel_tmp44_demorgan, true" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:327]   --->   Operation 154 'xor' 'sel_tmp14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node tmp11)   --->   "%sel_tmp15 = or i1 %sel_tmp13, %sel_tmp14" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:327]   --->   Operation 155 'or' 'sel_tmp15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 156 [1/1] (0.94ns) (out node of the LUT)   --->   "%tmp11 = and i1 %tmp_113, %sel_tmp15" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:344]   --->   Operation 156 'and' 'tmp11' <Predicate = true> <Delay = 0.94> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node tmp_35)   --->   "%tmp_32 = bitcast i64 %p_Result_19 to double" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:475->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:489->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:355]   --->   Operation 157 'bitcast' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node tmp_35)   --->   "%tmp_33 = select i1 %sel_tmp2, double 0x7FF0000000000000, double 0x7FFFFFFFFFFFFFFF" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:475->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:489->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:355]   --->   Operation 158 'select' 'tmp_33' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node tmp_35)   --->   "%tmp_34 = or i1 %sel_tmp2, %not_demorgan" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:475->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:489->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:355]   --->   Operation 159 'or' 'tmp_34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 160 [1/1] (1.37ns) (out node of the LUT)   --->   "%tmp_35 = select i1 %tmp_34, double %tmp_33, double %tmp_32" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:475->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:489->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:355]   --->   Operation 160 'select' 'tmp_35' <Predicate = true> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node tmp_38)   --->   "%tmp_36 = select i1 %sel_tmp11, double 0x7FF0000000000000, double 0.000000e+00" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:475->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:489->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:355]   --->   Operation 161 'select' 'tmp_36' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node tmp_38)   --->   "%tmp_37 = or i1 %sel_tmp11, %sel_tmp7" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:475->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:489->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:355]   --->   Operation 162 'or' 'tmp_37' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 163 [1/1] (1.37ns) (out node of the LUT)   --->   "%tmp_38 = select i1 %tmp_37, double %tmp_36, double %tmp_35" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:475->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:489->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:355]   --->   Operation 163 'select' 'tmp_38' <Predicate = true> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node p_1)   --->   "%sel_tmp16 = or i1 %tmp11, %tmp10" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:475->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:489->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:355]   --->   Operation 164 'or' 'sel_tmp16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node p_1)   --->   "%tmp_39 = and i1 %sel_tmp16, %sel_tmp4" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:475->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:489->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:355]   --->   Operation 165 'and' 'tmp_39' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 166 [1/1] (1.37ns) (out node of the LUT)   --->   "%p_1 = select i1 %tmp_39, double 0.000000e+00, double %tmp_38" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:475->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:489->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:355]   --->   Operation 166 'select' 'p_1' <Predicate = true> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "ret double %p_1" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:357]   --->   Operation 167 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ table_exp_Z1_array_s]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ table_f_Z3_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ table_f_Z2_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_read               (read          ) [ 000]
p_Val2_s             (bitcast       ) [ 000]
p_Result_s           (bitselect     ) [ 011]
loc_V                (partselect    ) [ 000]
loc_V_3              (trunc         ) [ 000]
tmp_i                (icmp          ) [ 000]
tmp_i_115            (icmp          ) [ 000]
not_demorgan         (and           ) [ 011]
tmp_i1               (icmp          ) [ 000]
tmp_32_i             (and           ) [ 011]
tmp_i1_cast          (zext          ) [ 000]
m_exp                (add           ) [ 000]
p_Result_18          (bitconcatenate) [ 000]
p_Val2_s_116         (sub           ) [ 000]
p_Val2_1             (select        ) [ 000]
p_Val2_2             (bitconcatenate) [ 000]
p_Val2_2_cast        (sext          ) [ 000]
isNeg                (bitselect     ) [ 000]
tmp_s                (sub           ) [ 000]
tmp_98_cast          (sext          ) [ 000]
sh_assign_1          (select        ) [ 000]
sh_assign_1_cast     (sext          ) [ 000]
tmp_94               (zext          ) [ 000]
tmp_99_cast          (zext          ) [ 000]
tmp_95               (ashr          ) [ 000]
tmp_100_cast         (sext          ) [ 000]
tmp_96               (shl           ) [ 000]
p_Val2_3             (select        ) [ 000]
tmp_97               (partselect    ) [ 000]
tmp_98               (zext          ) [ 000]
tmp_99               (shl           ) [ 000]
tmp_100              (ashr          ) [ 000]
tmp_101              (partselect    ) [ 000]
tmp_117              (bitselect     ) [ 000]
OP1_V                (sext          ) [ 000]
p_Val2_5             (mul           ) [ 000]
tmp_102              (bitconcatenate) [ 000]
tmp_111_cast         (sext          ) [ 000]
r_V                  (add           ) [ 000]
tmp_19               (partselect    ) [ 000]
tmp_118              (bitselect     ) [ 000]
tmp_119              (trunc         ) [ 000]
tmp_103              (icmp          ) [ 000]
tmp_20               (add           ) [ 000]
tmp_21               (select        ) [ 000]
r_exp_V_3            (select        ) [ 011]
OP1_V_1              (sext          ) [ 000]
p_Val2_9             (mul           ) [ 000]
tmp_1                (select        ) [ 000]
tmp_104              (bitconcatenate) [ 000]
tmp_105              (sext          ) [ 000]
tmp_2                (partselect    ) [ 000]
tmp_106              (bitconcatenate) [ 000]
tmp_119_cast         (sext          ) [ 000]
p_Val2_7             (sub           ) [ 000]
m_diff_hi_V          (partselect    ) [ 000]
tmp_107              (zext          ) [ 000]
table_exp_Z1_array_1 (getelementptr ) [ 011]
p_Val2_22            (partselect    ) [ 011]
p_Val2_17            (partselect    ) [ 011]
p_Val2_11            (trunc         ) [ 011]
Z4_ind_V             (partselect    ) [ 000]
tmp_101_i            (zext          ) [ 000]
table_f_Z3_array_V_s (getelementptr ) [ 011]
tmp_104_i            (zext          ) [ 000]
table_f_Z3_array_V_2 (getelementptr ) [ 011]
tmp_109_i            (zext          ) [ 000]
table_f_Z2_array_V_s (getelementptr ) [ 011]
tmp_111              (icmp          ) [ 011]
tmp_112              (icmp          ) [ 011]
tmp_123              (bitselect     ) [ 011]
StgValue_78          (specpipeline  ) [ 000]
not_Result_i4        (xor           ) [ 000]
x_is_ninf            (and           ) [ 000]
p_Val2_25            (load          ) [ 000]
table_f_Z3_array_V_1 (load          ) [ 000]
p_Val2_15            (partselect    ) [ 000]
tmp_102_i            (zext          ) [ 000]
tmp_103_i            (zext          ) [ 000]
r_V_1                (add           ) [ 000]
p_Val2_16            (load          ) [ 000]
tmp_99_i             (bitconcatenate) [ 000]
OP1_V_2_cast         (zext          ) [ 000]
OP2_V_1_cast         (zext          ) [ 000]
p_Val2_18            (mul           ) [ 000]
tmp_3                (partselect    ) [ 000]
tmp_106_i            (zext          ) [ 000]
tmp_108_i_cast       (zext          ) [ 000]
tmp                  (add           ) [ 000]
tmp_cast             (zext          ) [ 000]
p_Val2_20            (add           ) [ 000]
p_Val2_21            (load          ) [ 000]
tmp_4                (partselect    ) [ 000]
tmp_111_i            (bitconcatenate) [ 000]
OP1_V_4_cast         (zext          ) [ 000]
OP2_V_2_cast         (zext          ) [ 000]
p_Val2_23            (mul           ) [ 000]
tmp_5                (partselect    ) [ 000]
tmp_114_i            (bitconcatenate) [ 000]
tmp_114_i_cast       (zext          ) [ 000]
tmp_116_i_cast       (zext          ) [ 000]
tmp6                 (add           ) [ 000]
tmp51_cast           (zext          ) [ 000]
p_Val2_24            (add           ) [ 000]
exp_Z1P_m_1_V        (partselect    ) [ 000]
tmp_108              (partselect    ) [ 000]
tmp_109              (zext          ) [ 000]
p_Val2_12            (add           ) [ 000]
OP1_V_2              (zext          ) [ 000]
OP2_V                (zext          ) [ 000]
p_Val2_13            (mul           ) [ 000]
tmp_110              (bitconcatenate) [ 000]
tmp_126_cast         (zext          ) [ 000]
p_Val2_14            (add           ) [ 000]
tmp_121              (bitselect     ) [ 000]
r_exp_V              (add           ) [ 000]
r_exp_V_2            (select        ) [ 000]
tmp_122              (partselect    ) [ 000]
icmp                 (icmp          ) [ 000]
or_cond              (or            ) [ 000]
tmp_113              (icmp          ) [ 000]
tmp_24               (partselect    ) [ 000]
tmp_25               (partselect    ) [ 000]
loc_V_4              (select        ) [ 000]
tmp_124              (trunc         ) [ 000]
out_exp_V            (add           ) [ 000]
p_Result_19          (bitconcatenate) [ 000]
sel_tmp1             (xor           ) [ 000]
tmp7                 (and           ) [ 000]
sel_tmp2             (and           ) [ 000]
sel_tmp7             (and           ) [ 000]
tmp_32_i_not         (xor           ) [ 000]
sel_tmp              (or            ) [ 000]
sel_tmp3             (xor           ) [ 000]
tmp8                 (and           ) [ 000]
sel_tmp4             (and           ) [ 000]
sel_tmp5             (xor           ) [ 000]
sel_tmp6             (and           ) [ 000]
sel_tmp8             (xor           ) [ 000]
sel_tmp9             (and           ) [ 000]
sel_tmp10            (or            ) [ 000]
tmp9                 (and           ) [ 000]
sel_tmp11            (and           ) [ 000]
tmp10                (and           ) [ 000]
sel_tmp12            (xor           ) [ 000]
sel_tmp13            (and           ) [ 000]
sel_tmp44_demorgan   (or            ) [ 000]
sel_tmp14            (xor           ) [ 000]
sel_tmp15            (or            ) [ 000]
tmp11                (and           ) [ 000]
tmp_32               (bitcast       ) [ 000]
tmp_33               (select        ) [ 000]
tmp_34               (or            ) [ 000]
tmp_35               (select        ) [ 000]
tmp_36               (select        ) [ 000]
tmp_37               (or            ) [ 000]
tmp_38               (select        ) [ 000]
sel_tmp16            (or            ) [ 000]
tmp_39               (and           ) [ 000]
p_1                  (select        ) [ 000]
StgValue_167         (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="table_exp_Z1_array_s">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="table_exp_Z1_array_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="table_f_Z3_array_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="table_f_Z3_array_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="table_f_Z2_array_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="table_f_Z2_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i54.i2.i52"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i61.i54.i7"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i71.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i71.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i71.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i1.i18"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i31.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i31.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i71.i64.i7"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i71.i84.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i72.i71.i1"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i73.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i54.i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str126"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i26.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i43.i8.i9.i26"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i20.i79.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i40.i42.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i49.i8.i1.i40"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i36.i93.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i51.i8.i1.i40.i2"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i50.i52.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i50.i58.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i108.i59.i49"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i108.i32"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i13.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i52.i108.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i11.i52"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="202" class="1004" name="x_read_read_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="64" slack="0"/>
<pin id="204" dir="0" index="1" bw="64" slack="0"/>
<pin id="205" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="table_exp_Z1_array_1_gep_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="58" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="0" index="2" bw="8" slack="0"/>
<pin id="212" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="table_exp_Z1_array_1/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="grp_access_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="8" slack="0"/>
<pin id="217" dir="0" index="1" bw="58" slack="2147483647"/>
<pin id="218" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="219" dir="1" index="3" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_25/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="table_f_Z3_array_V_s_gep_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="26" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="0" index="2" bw="8" slack="0"/>
<pin id="225" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="table_f_Z3_array_V_s/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="grp_access_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="8" slack="0"/>
<pin id="230" dir="0" index="1" bw="26" slack="2147483647"/>
<pin id="231" dir="0" index="2" bw="0" slack="0"/>
<pin id="241" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="242" dir="0" index="5" bw="26" slack="2147483647"/>
<pin id="243" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="232" dir="1" index="3" bw="26" slack="0"/>
<pin id="244" dir="1" index="7" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="table_f_Z3_array_V_1/1 p_Val2_16/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="table_f_Z3_array_V_2_gep_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="26" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="0" index="2" bw="8" slack="0"/>
<pin id="238" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="table_f_Z3_array_V_2/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="table_f_Z2_array_V_s_gep_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="42" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="0" index="2" bw="8" slack="0"/>
<pin id="250" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="table_f_Z2_array_V_s/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="grp_access_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="8" slack="0"/>
<pin id="255" dir="0" index="1" bw="42" slack="2147483647"/>
<pin id="256" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="257" dir="1" index="3" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_21/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="p_Val2_s_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="64" slack="0"/>
<pin id="261" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="p_Result_s_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="0"/>
<pin id="265" dir="0" index="1" bw="64" slack="0"/>
<pin id="266" dir="0" index="2" bw="7" slack="0"/>
<pin id="267" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="loc_V_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="11" slack="0"/>
<pin id="273" dir="0" index="1" bw="64" slack="0"/>
<pin id="274" dir="0" index="2" bw="7" slack="0"/>
<pin id="275" dir="0" index="3" bw="7" slack="0"/>
<pin id="276" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="loc_V/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="loc_V_3_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="64" slack="0"/>
<pin id="283" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="loc_V_3/1 "/>
</bind>
</comp>

<comp id="285" class="1004" name="tmp_i_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="11" slack="0"/>
<pin id="287" dir="0" index="1" bw="11" slack="0"/>
<pin id="288" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="291" class="1004" name="tmp_i_115_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="52" slack="0"/>
<pin id="293" dir="0" index="1" bw="52" slack="0"/>
<pin id="294" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i_115/1 "/>
</bind>
</comp>

<comp id="297" class="1004" name="not_demorgan_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="0"/>
<pin id="299" dir="0" index="1" bw="1" slack="0"/>
<pin id="300" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="not_demorgan/1 "/>
</bind>
</comp>

<comp id="303" class="1004" name="tmp_i1_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="52" slack="0"/>
<pin id="305" dir="0" index="1" bw="52" slack="0"/>
<pin id="306" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i1/1 "/>
</bind>
</comp>

<comp id="309" class="1004" name="tmp_32_i_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="0"/>
<pin id="311" dir="0" index="1" bw="1" slack="0"/>
<pin id="312" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_32_i/1 "/>
</bind>
</comp>

<comp id="315" class="1004" name="tmp_i1_cast_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="11" slack="0"/>
<pin id="317" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i1_cast/1 "/>
</bind>
</comp>

<comp id="319" class="1004" name="m_exp_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="11" slack="0"/>
<pin id="321" dir="0" index="1" bw="11" slack="0"/>
<pin id="322" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_exp/1 "/>
</bind>
</comp>

<comp id="325" class="1004" name="p_Result_18_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="54" slack="0"/>
<pin id="327" dir="0" index="1" bw="1" slack="0"/>
<pin id="328" dir="0" index="2" bw="52" slack="0"/>
<pin id="329" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_18/1 "/>
</bind>
</comp>

<comp id="333" class="1004" name="p_Val2_s_116_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="0"/>
<pin id="335" dir="0" index="1" bw="54" slack="0"/>
<pin id="336" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_s_116/1 "/>
</bind>
</comp>

<comp id="339" class="1004" name="p_Val2_1_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="0"/>
<pin id="341" dir="0" index="1" bw="54" slack="0"/>
<pin id="342" dir="0" index="2" bw="54" slack="0"/>
<pin id="343" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_1/1 "/>
</bind>
</comp>

<comp id="347" class="1004" name="p_Val2_2_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="61" slack="0"/>
<pin id="349" dir="0" index="1" bw="54" slack="0"/>
<pin id="350" dir="0" index="2" bw="1" slack="0"/>
<pin id="351" dir="1" index="3" bw="61" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Val2_2/1 "/>
</bind>
</comp>

<comp id="355" class="1004" name="p_Val2_2_cast_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="61" slack="0"/>
<pin id="357" dir="1" index="1" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_Val2_2_cast/1 "/>
</bind>
</comp>

<comp id="359" class="1004" name="isNeg_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="0"/>
<pin id="361" dir="0" index="1" bw="12" slack="0"/>
<pin id="362" dir="0" index="2" bw="5" slack="0"/>
<pin id="363" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/1 "/>
</bind>
</comp>

<comp id="367" class="1004" name="tmp_s_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="11" slack="0"/>
<pin id="369" dir="0" index="1" bw="11" slack="0"/>
<pin id="370" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="373" class="1004" name="tmp_98_cast_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="11" slack="0"/>
<pin id="375" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_98_cast/1 "/>
</bind>
</comp>

<comp id="377" class="1004" name="sh_assign_1_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="0"/>
<pin id="379" dir="0" index="1" bw="12" slack="0"/>
<pin id="380" dir="0" index="2" bw="12" slack="0"/>
<pin id="381" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_assign_1/1 "/>
</bind>
</comp>

<comp id="385" class="1004" name="sh_assign_1_cast_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="12" slack="0"/>
<pin id="387" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_assign_1_cast/1 "/>
</bind>
</comp>

<comp id="389" class="1004" name="tmp_94_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="12" slack="0"/>
<pin id="391" dir="1" index="1" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_94/1 "/>
</bind>
</comp>

<comp id="393" class="1004" name="tmp_99_cast_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="12" slack="0"/>
<pin id="395" dir="1" index="1" bw="61" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_99_cast/1 "/>
</bind>
</comp>

<comp id="397" class="1004" name="tmp_95_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="61" slack="0"/>
<pin id="399" dir="0" index="1" bw="32" slack="0"/>
<pin id="400" dir="1" index="2" bw="61" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="tmp_95/1 "/>
</bind>
</comp>

<comp id="403" class="1004" name="tmp_100_cast_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="61" slack="0"/>
<pin id="405" dir="1" index="1" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_100_cast/1 "/>
</bind>
</comp>

<comp id="407" class="1004" name="tmp_96_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="61" slack="0"/>
<pin id="409" dir="0" index="1" bw="32" slack="0"/>
<pin id="410" dir="1" index="2" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_96/1 "/>
</bind>
</comp>

<comp id="413" class="1004" name="p_Val2_3_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="1" slack="0"/>
<pin id="415" dir="0" index="1" bw="71" slack="0"/>
<pin id="416" dir="0" index="2" bw="71" slack="0"/>
<pin id="417" dir="1" index="3" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_3/1 "/>
</bind>
</comp>

<comp id="421" class="1004" name="tmp_97_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="64" slack="0"/>
<pin id="423" dir="0" index="1" bw="71" slack="0"/>
<pin id="424" dir="0" index="2" bw="4" slack="0"/>
<pin id="425" dir="0" index="3" bw="8" slack="0"/>
<pin id="426" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_97/1 "/>
</bind>
</comp>

<comp id="431" class="1004" name="tmp_98_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="12" slack="0"/>
<pin id="433" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_98/1 "/>
</bind>
</comp>

<comp id="435" class="1004" name="tmp_99_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="64" slack="0"/>
<pin id="437" dir="0" index="1" bw="32" slack="0"/>
<pin id="438" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_99/1 "/>
</bind>
</comp>

<comp id="441" class="1004" name="tmp_100_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="64" slack="0"/>
<pin id="443" dir="0" index="1" bw="32" slack="0"/>
<pin id="444" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="tmp_100/1 "/>
</bind>
</comp>

<comp id="447" class="1004" name="tmp_101_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="16" slack="0"/>
<pin id="449" dir="0" index="1" bw="71" slack="0"/>
<pin id="450" dir="0" index="2" bw="7" slack="0"/>
<pin id="451" dir="0" index="3" bw="8" slack="0"/>
<pin id="452" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_101/1 "/>
</bind>
</comp>

<comp id="457" class="1004" name="tmp_117_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="1" slack="0"/>
<pin id="459" dir="0" index="1" bw="71" slack="0"/>
<pin id="460" dir="0" index="2" bw="8" slack="0"/>
<pin id="461" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_117/1 "/>
</bind>
</comp>

<comp id="465" class="1004" name="OP1_V_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="16" slack="0"/>
<pin id="467" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V/1 "/>
</bind>
</comp>

<comp id="469" class="1004" name="tmp_102_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="19" slack="0"/>
<pin id="471" dir="0" index="1" bw="1" slack="0"/>
<pin id="472" dir="0" index="2" bw="18" slack="0"/>
<pin id="473" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_102/1 "/>
</bind>
</comp>

<comp id="477" class="1004" name="tmp_111_cast_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="19" slack="0"/>
<pin id="479" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_111_cast/1 "/>
</bind>
</comp>

<comp id="481" class="1004" name="tmp_19_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="13" slack="0"/>
<pin id="483" dir="0" index="1" bw="31" slack="0"/>
<pin id="484" dir="0" index="2" bw="6" slack="0"/>
<pin id="485" dir="0" index="3" bw="6" slack="0"/>
<pin id="486" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_19/1 "/>
</bind>
</comp>

<comp id="490" class="1004" name="tmp_118_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="1" slack="0"/>
<pin id="492" dir="0" index="1" bw="31" slack="0"/>
<pin id="493" dir="0" index="2" bw="6" slack="0"/>
<pin id="494" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_118/1 "/>
</bind>
</comp>

<comp id="497" class="1004" name="tmp_119_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="31" slack="0"/>
<pin id="499" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_119/1 "/>
</bind>
</comp>

<comp id="500" class="1004" name="tmp_103_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="18" slack="0"/>
<pin id="502" dir="0" index="1" bw="18" slack="0"/>
<pin id="503" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_103/1 "/>
</bind>
</comp>

<comp id="506" class="1004" name="tmp_20_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="1" slack="0"/>
<pin id="508" dir="0" index="1" bw="13" slack="0"/>
<pin id="509" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_20/1 "/>
</bind>
</comp>

<comp id="512" class="1004" name="tmp_21_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="1" slack="0"/>
<pin id="514" dir="0" index="1" bw="13" slack="0"/>
<pin id="515" dir="0" index="2" bw="13" slack="0"/>
<pin id="516" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_21/1 "/>
</bind>
</comp>

<comp id="520" class="1004" name="r_exp_V_3_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="1" slack="0"/>
<pin id="522" dir="0" index="1" bw="13" slack="0"/>
<pin id="523" dir="0" index="2" bw="13" slack="0"/>
<pin id="524" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_exp_V_3/1 "/>
</bind>
</comp>

<comp id="528" class="1004" name="OP1_V_1_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="13" slack="0"/>
<pin id="530" dir="1" index="1" bw="84" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_1/1 "/>
</bind>
</comp>

<comp id="532" class="1004" name="p_Val2_9_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="72" slack="0"/>
<pin id="534" dir="0" index="1" bw="13" slack="0"/>
<pin id="535" dir="1" index="2" bw="84" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_9/1 "/>
</bind>
</comp>

<comp id="538" class="1004" name="tmp_1_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="1" slack="0"/>
<pin id="540" dir="0" index="1" bw="64" slack="0"/>
<pin id="541" dir="0" index="2" bw="64" slack="0"/>
<pin id="542" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="546" class="1004" name="tmp_104_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="71" slack="0"/>
<pin id="548" dir="0" index="1" bw="64" slack="0"/>
<pin id="549" dir="0" index="2" bw="1" slack="0"/>
<pin id="550" dir="1" index="3" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_104/1 "/>
</bind>
</comp>

<comp id="554" class="1004" name="tmp_105_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="71" slack="0"/>
<pin id="556" dir="1" index="1" bw="73" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_105/1 "/>
</bind>
</comp>

<comp id="558" class="1004" name="tmp_2_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="71" slack="0"/>
<pin id="560" dir="0" index="1" bw="84" slack="0"/>
<pin id="561" dir="0" index="2" bw="5" slack="0"/>
<pin id="562" dir="0" index="3" bw="8" slack="0"/>
<pin id="563" dir="1" index="4" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="568" class="1004" name="tmp_106_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="72" slack="0"/>
<pin id="570" dir="0" index="1" bw="71" slack="0"/>
<pin id="571" dir="0" index="2" bw="1" slack="0"/>
<pin id="572" dir="1" index="3" bw="72" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_106/1 "/>
</bind>
</comp>

<comp id="576" class="1004" name="tmp_119_cast_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="72" slack="0"/>
<pin id="578" dir="1" index="1" bw="73" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_119_cast/1 "/>
</bind>
</comp>

<comp id="580" class="1004" name="p_Val2_7_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="71" slack="0"/>
<pin id="582" dir="0" index="1" bw="72" slack="0"/>
<pin id="583" dir="1" index="2" bw="73" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_7/1 "/>
</bind>
</comp>

<comp id="586" class="1004" name="m_diff_hi_V_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="8" slack="0"/>
<pin id="588" dir="0" index="1" bw="73" slack="0"/>
<pin id="589" dir="0" index="2" bw="7" slack="0"/>
<pin id="590" dir="0" index="3" bw="7" slack="0"/>
<pin id="591" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_diff_hi_V/1 "/>
</bind>
</comp>

<comp id="596" class="1004" name="tmp_107_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="8" slack="0"/>
<pin id="598" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_107/1 "/>
</bind>
</comp>

<comp id="601" class="1004" name="p_Val2_22_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="8" slack="0"/>
<pin id="603" dir="0" index="1" bw="73" slack="0"/>
<pin id="604" dir="0" index="2" bw="7" slack="0"/>
<pin id="605" dir="0" index="3" bw="7" slack="0"/>
<pin id="606" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_22/1 "/>
</bind>
</comp>

<comp id="611" class="1004" name="p_Val2_17_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="8" slack="0"/>
<pin id="613" dir="0" index="1" bw="73" slack="0"/>
<pin id="614" dir="0" index="2" bw="7" slack="0"/>
<pin id="615" dir="0" index="3" bw="7" slack="0"/>
<pin id="616" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_17/1 "/>
</bind>
</comp>

<comp id="621" class="1004" name="p_Val2_11_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="73" slack="0"/>
<pin id="623" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Val2_11/1 "/>
</bind>
</comp>

<comp id="625" class="1004" name="Z4_ind_V_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="8" slack="0"/>
<pin id="627" dir="0" index="1" bw="73" slack="0"/>
<pin id="628" dir="0" index="2" bw="6" slack="0"/>
<pin id="629" dir="0" index="3" bw="7" slack="0"/>
<pin id="630" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Z4_ind_V/1 "/>
</bind>
</comp>

<comp id="635" class="1004" name="tmp_101_i_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="8" slack="0"/>
<pin id="637" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_101_i/1 "/>
</bind>
</comp>

<comp id="640" class="1004" name="tmp_104_i_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="8" slack="0"/>
<pin id="642" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_104_i/1 "/>
</bind>
</comp>

<comp id="645" class="1004" name="tmp_109_i_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="8" slack="0"/>
<pin id="647" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_109_i/1 "/>
</bind>
</comp>

<comp id="650" class="1004" name="tmp_111_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="12" slack="0"/>
<pin id="652" dir="0" index="1" bw="12" slack="0"/>
<pin id="653" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_111/1 "/>
</bind>
</comp>

<comp id="656" class="1004" name="tmp_112_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="71" slack="0"/>
<pin id="658" dir="0" index="1" bw="71" slack="0"/>
<pin id="659" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_112/1 "/>
</bind>
</comp>

<comp id="662" class="1004" name="tmp_123_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="1" slack="0"/>
<pin id="664" dir="0" index="1" bw="54" slack="0"/>
<pin id="665" dir="0" index="2" bw="7" slack="0"/>
<pin id="666" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_123/1 "/>
</bind>
</comp>

<comp id="670" class="1004" name="not_Result_i4_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="1" slack="1"/>
<pin id="672" dir="0" index="1" bw="1" slack="0"/>
<pin id="673" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_Result_i4/2 "/>
</bind>
</comp>

<comp id="675" class="1004" name="x_is_ninf_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="1" slack="1"/>
<pin id="677" dir="0" index="1" bw="1" slack="1"/>
<pin id="678" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="x_is_ninf/2 "/>
</bind>
</comp>

<comp id="679" class="1004" name="p_Val2_15_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="10" slack="0"/>
<pin id="681" dir="0" index="1" bw="26" slack="0"/>
<pin id="682" dir="0" index="2" bw="6" slack="0"/>
<pin id="683" dir="0" index="3" bw="6" slack="0"/>
<pin id="684" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_15/2 "/>
</bind>
</comp>

<comp id="689" class="1004" name="tmp_102_i_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="35" slack="1"/>
<pin id="691" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_102_i/2 "/>
</bind>
</comp>

<comp id="692" class="1004" name="tmp_103_i_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="10" slack="0"/>
<pin id="694" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_103_i/2 "/>
</bind>
</comp>

<comp id="696" class="1004" name="r_V_1_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="10" slack="0"/>
<pin id="698" dir="0" index="1" bw="35" slack="0"/>
<pin id="699" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_1/2 "/>
</bind>
</comp>

<comp id="702" class="1004" name="tmp_99_i_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="43" slack="0"/>
<pin id="704" dir="0" index="1" bw="8" slack="1"/>
<pin id="705" dir="0" index="2" bw="1" slack="0"/>
<pin id="706" dir="0" index="3" bw="26" slack="0"/>
<pin id="707" dir="1" index="4" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_99_i/2 "/>
</bind>
</comp>

<comp id="711" class="1004" name="OP1_V_2_cast_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="43" slack="0"/>
<pin id="713" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_2_cast/2 "/>
</bind>
</comp>

<comp id="715" class="1004" name="OP2_V_1_cast_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="36" slack="0"/>
<pin id="717" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP2_V_1_cast/2 "/>
</bind>
</comp>

<comp id="719" class="1004" name="p_Val2_18_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="36" slack="0"/>
<pin id="721" dir="0" index="1" bw="43" slack="0"/>
<pin id="722" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_18/2 "/>
</bind>
</comp>

<comp id="725" class="1004" name="tmp_3_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="20" slack="0"/>
<pin id="727" dir="0" index="1" bw="79" slack="0"/>
<pin id="728" dir="0" index="2" bw="7" slack="0"/>
<pin id="729" dir="0" index="3" bw="8" slack="0"/>
<pin id="730" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="735" class="1004" name="tmp_106_i_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="43" slack="0"/>
<pin id="737" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_106_i/2 "/>
</bind>
</comp>

<comp id="739" class="1004" name="tmp_108_i_cast_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="20" slack="0"/>
<pin id="741" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_108_i_cast/2 "/>
</bind>
</comp>

<comp id="743" class="1004" name="tmp_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="20" slack="0"/>
<pin id="745" dir="0" index="1" bw="36" slack="0"/>
<pin id="746" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="749" class="1004" name="tmp_cast_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="36" slack="0"/>
<pin id="751" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/2 "/>
</bind>
</comp>

<comp id="753" class="1004" name="p_Val2_20_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="43" slack="0"/>
<pin id="755" dir="0" index="1" bw="36" slack="0"/>
<pin id="756" dir="1" index="2" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_20/2 "/>
</bind>
</comp>

<comp id="759" class="1004" name="tmp_4_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="40" slack="0"/>
<pin id="761" dir="0" index="1" bw="42" slack="0"/>
<pin id="762" dir="0" index="2" bw="3" slack="0"/>
<pin id="763" dir="0" index="3" bw="7" slack="0"/>
<pin id="764" dir="1" index="4" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="769" class="1004" name="tmp_111_i_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="49" slack="0"/>
<pin id="771" dir="0" index="1" bw="8" slack="1"/>
<pin id="772" dir="0" index="2" bw="1" slack="0"/>
<pin id="773" dir="0" index="3" bw="40" slack="0"/>
<pin id="774" dir="1" index="4" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_111_i/2 "/>
</bind>
</comp>

<comp id="778" class="1004" name="OP1_V_4_cast_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="49" slack="0"/>
<pin id="780" dir="1" index="1" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_4_cast/2 "/>
</bind>
</comp>

<comp id="782" class="1004" name="OP2_V_2_cast_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="44" slack="0"/>
<pin id="784" dir="1" index="1" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP2_V_2_cast/2 "/>
</bind>
</comp>

<comp id="786" class="1004" name="p_Val2_23_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="44" slack="0"/>
<pin id="788" dir="0" index="1" bw="49" slack="0"/>
<pin id="789" dir="1" index="2" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_23/2 "/>
</bind>
</comp>

<comp id="792" class="1004" name="tmp_5_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="36" slack="0"/>
<pin id="794" dir="0" index="1" bw="93" slack="0"/>
<pin id="795" dir="0" index="2" bw="7" slack="0"/>
<pin id="796" dir="0" index="3" bw="8" slack="0"/>
<pin id="797" dir="1" index="4" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="802" class="1004" name="tmp_114_i_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="51" slack="0"/>
<pin id="804" dir="0" index="1" bw="8" slack="1"/>
<pin id="805" dir="0" index="2" bw="1" slack="0"/>
<pin id="806" dir="0" index="3" bw="40" slack="0"/>
<pin id="807" dir="0" index="4" bw="1" slack="0"/>
<pin id="808" dir="1" index="5" bw="51" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_114_i/2 "/>
</bind>
</comp>

<comp id="813" class="1004" name="tmp_114_i_cast_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="51" slack="0"/>
<pin id="815" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_114_i_cast/2 "/>
</bind>
</comp>

<comp id="817" class="1004" name="tmp_116_i_cast_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="36" slack="0"/>
<pin id="819" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_116_i_cast/2 "/>
</bind>
</comp>

<comp id="821" class="1004" name="tmp6_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="36" slack="0"/>
<pin id="823" dir="0" index="1" bw="44" slack="0"/>
<pin id="824" dir="1" index="2" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp6/2 "/>
</bind>
</comp>

<comp id="827" class="1004" name="tmp51_cast_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="44" slack="0"/>
<pin id="829" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp51_cast/2 "/>
</bind>
</comp>

<comp id="831" class="1004" name="p_Val2_24_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="51" slack="0"/>
<pin id="833" dir="0" index="1" bw="44" slack="0"/>
<pin id="834" dir="1" index="2" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_24/2 "/>
</bind>
</comp>

<comp id="837" class="1004" name="exp_Z1P_m_1_V_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="50" slack="0"/>
<pin id="839" dir="0" index="1" bw="52" slack="0"/>
<pin id="840" dir="0" index="2" bw="3" slack="0"/>
<pin id="841" dir="0" index="3" bw="7" slack="0"/>
<pin id="842" dir="1" index="4" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_Z1P_m_1_V/2 "/>
</bind>
</comp>

<comp id="847" class="1004" name="tmp_108_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="50" slack="0"/>
<pin id="849" dir="0" index="1" bw="58" slack="0"/>
<pin id="850" dir="0" index="2" bw="5" slack="0"/>
<pin id="851" dir="0" index="3" bw="7" slack="0"/>
<pin id="852" dir="1" index="4" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_108/2 "/>
</bind>
</comp>

<comp id="857" class="1004" name="tmp_109_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="58" slack="0"/>
<pin id="859" dir="1" index="1" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_109/2 "/>
</bind>
</comp>

<comp id="861" class="1004" name="p_Val2_12_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="6" slack="0"/>
<pin id="863" dir="0" index="1" bw="58" slack="0"/>
<pin id="864" dir="1" index="2" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_12/2 "/>
</bind>
</comp>

<comp id="867" class="1004" name="OP1_V_2_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="50" slack="0"/>
<pin id="869" dir="1" index="1" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_2/2 "/>
</bind>
</comp>

<comp id="871" class="1004" name="OP2_V_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="50" slack="0"/>
<pin id="873" dir="1" index="1" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP2_V/2 "/>
</bind>
</comp>

<comp id="875" class="1004" name="p_Val2_13_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="50" slack="0"/>
<pin id="877" dir="0" index="1" bw="50" slack="0"/>
<pin id="878" dir="1" index="2" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_13/2 "/>
</bind>
</comp>

<comp id="881" class="1004" name="tmp_110_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="108" slack="0"/>
<pin id="883" dir="0" index="1" bw="59" slack="0"/>
<pin id="884" dir="0" index="2" bw="1" slack="0"/>
<pin id="885" dir="1" index="3" bw="108" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_110/2 "/>
</bind>
</comp>

<comp id="889" class="1004" name="tmp_126_cast_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="100" slack="0"/>
<pin id="891" dir="1" index="1" bw="108" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_126_cast/2 "/>
</bind>
</comp>

<comp id="893" class="1004" name="p_Val2_14_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="100" slack="0"/>
<pin id="895" dir="0" index="1" bw="108" slack="0"/>
<pin id="896" dir="1" index="2" bw="108" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_14/2 "/>
</bind>
</comp>

<comp id="899" class="1004" name="tmp_121_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="1" slack="0"/>
<pin id="901" dir="0" index="1" bw="108" slack="0"/>
<pin id="902" dir="0" index="2" bw="8" slack="0"/>
<pin id="903" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_121/2 "/>
</bind>
</comp>

<comp id="907" class="1004" name="r_exp_V_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="1" slack="0"/>
<pin id="909" dir="0" index="1" bw="13" slack="1"/>
<pin id="910" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_exp_V/2 "/>
</bind>
</comp>

<comp id="912" class="1004" name="r_exp_V_2_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="1" slack="0"/>
<pin id="914" dir="0" index="1" bw="13" slack="1"/>
<pin id="915" dir="0" index="2" bw="13" slack="0"/>
<pin id="916" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_exp_V_2/2 "/>
</bind>
</comp>

<comp id="919" class="1004" name="tmp_122_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="3" slack="0"/>
<pin id="921" dir="0" index="1" bw="13" slack="0"/>
<pin id="922" dir="0" index="2" bw="5" slack="0"/>
<pin id="923" dir="0" index="3" bw="5" slack="0"/>
<pin id="924" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_122/2 "/>
</bind>
</comp>

<comp id="929" class="1004" name="icmp_fu_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="3" slack="0"/>
<pin id="931" dir="0" index="1" bw="3" slack="0"/>
<pin id="932" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/2 "/>
</bind>
</comp>

<comp id="935" class="1004" name="or_cond_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="1" slack="1"/>
<pin id="937" dir="0" index="1" bw="1" slack="0"/>
<pin id="938" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond/2 "/>
</bind>
</comp>

<comp id="940" class="1004" name="tmp_113_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="13" slack="0"/>
<pin id="942" dir="0" index="1" bw="13" slack="0"/>
<pin id="943" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_113/2 "/>
</bind>
</comp>

<comp id="946" class="1004" name="tmp_24_fu_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="52" slack="0"/>
<pin id="948" dir="0" index="1" bw="108" slack="0"/>
<pin id="949" dir="0" index="2" bw="7" slack="0"/>
<pin id="950" dir="0" index="3" bw="8" slack="0"/>
<pin id="951" dir="1" index="4" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_24/2 "/>
</bind>
</comp>

<comp id="956" class="1004" name="tmp_25_fu_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="52" slack="0"/>
<pin id="958" dir="0" index="1" bw="108" slack="0"/>
<pin id="959" dir="0" index="2" bw="7" slack="0"/>
<pin id="960" dir="0" index="3" bw="8" slack="0"/>
<pin id="961" dir="1" index="4" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_25/2 "/>
</bind>
</comp>

<comp id="966" class="1004" name="loc_V_4_fu_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="1" slack="0"/>
<pin id="968" dir="0" index="1" bw="52" slack="0"/>
<pin id="969" dir="0" index="2" bw="52" slack="0"/>
<pin id="970" dir="1" index="3" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="loc_V_4/2 "/>
</bind>
</comp>

<comp id="974" class="1004" name="tmp_124_fu_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="13" slack="0"/>
<pin id="976" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_124/2 "/>
</bind>
</comp>

<comp id="978" class="1004" name="out_exp_V_fu_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="11" slack="0"/>
<pin id="980" dir="0" index="1" bw="11" slack="0"/>
<pin id="981" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_exp_V/2 "/>
</bind>
</comp>

<comp id="984" class="1004" name="p_Result_19_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="64" slack="0"/>
<pin id="986" dir="0" index="1" bw="1" slack="0"/>
<pin id="987" dir="0" index="2" bw="11" slack="0"/>
<pin id="988" dir="0" index="3" bw="52" slack="0"/>
<pin id="989" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_19/2 "/>
</bind>
</comp>

<comp id="994" class="1004" name="sel_tmp1_fu_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="1" slack="1"/>
<pin id="996" dir="0" index="1" bw="1" slack="0"/>
<pin id="997" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp1/2 "/>
</bind>
</comp>

<comp id="999" class="1004" name="tmp7_fu_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="1" slack="0"/>
<pin id="1001" dir="0" index="1" bw="1" slack="0"/>
<pin id="1002" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp7/2 "/>
</bind>
</comp>

<comp id="1005" class="1004" name="sel_tmp2_fu_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="1" slack="0"/>
<pin id="1007" dir="0" index="1" bw="1" slack="1"/>
<pin id="1008" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp2/2 "/>
</bind>
</comp>

<comp id="1010" class="1004" name="sel_tmp7_fu_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="1" slack="0"/>
<pin id="1012" dir="0" index="1" bw="1" slack="0"/>
<pin id="1013" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp7/2 "/>
</bind>
</comp>

<comp id="1016" class="1004" name="tmp_32_i_not_fu_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="1" slack="1"/>
<pin id="1018" dir="0" index="1" bw="1" slack="0"/>
<pin id="1019" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_32_i_not/2 "/>
</bind>
</comp>

<comp id="1021" class="1004" name="sel_tmp_fu_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="1" slack="1"/>
<pin id="1023" dir="0" index="1" bw="1" slack="0"/>
<pin id="1024" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp/2 "/>
</bind>
</comp>

<comp id="1026" class="1004" name="sel_tmp3_fu_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="1" slack="0"/>
<pin id="1028" dir="0" index="1" bw="1" slack="0"/>
<pin id="1029" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp3/2 "/>
</bind>
</comp>

<comp id="1032" class="1004" name="tmp8_fu_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="1" slack="0"/>
<pin id="1034" dir="0" index="1" bw="1" slack="0"/>
<pin id="1035" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp8/2 "/>
</bind>
</comp>

<comp id="1038" class="1004" name="sel_tmp4_fu_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="1" slack="0"/>
<pin id="1040" dir="0" index="1" bw="1" slack="0"/>
<pin id="1041" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp4/2 "/>
</bind>
</comp>

<comp id="1044" class="1004" name="sel_tmp5_fu_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="1" slack="1"/>
<pin id="1046" dir="0" index="1" bw="1" slack="0"/>
<pin id="1047" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp5/2 "/>
</bind>
</comp>

<comp id="1049" class="1004" name="sel_tmp6_fu_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="1" slack="1"/>
<pin id="1051" dir="0" index="1" bw="1" slack="0"/>
<pin id="1052" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp6/2 "/>
</bind>
</comp>

<comp id="1054" class="1004" name="sel_tmp8_fu_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="1" slack="1"/>
<pin id="1056" dir="0" index="1" bw="1" slack="0"/>
<pin id="1057" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp8/2 "/>
</bind>
</comp>

<comp id="1059" class="1004" name="sel_tmp9_fu_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="1" slack="0"/>
<pin id="1061" dir="0" index="1" bw="1" slack="0"/>
<pin id="1062" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp9/2 "/>
</bind>
</comp>

<comp id="1065" class="1004" name="sel_tmp10_fu_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="1" slack="0"/>
<pin id="1067" dir="0" index="1" bw="1" slack="0"/>
<pin id="1068" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp10/2 "/>
</bind>
</comp>

<comp id="1071" class="1004" name="tmp9_fu_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="1" slack="0"/>
<pin id="1073" dir="0" index="1" bw="1" slack="0"/>
<pin id="1074" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp9/2 "/>
</bind>
</comp>

<comp id="1077" class="1004" name="sel_tmp11_fu_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="1" slack="0"/>
<pin id="1079" dir="0" index="1" bw="1" slack="0"/>
<pin id="1080" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp11/2 "/>
</bind>
</comp>

<comp id="1083" class="1004" name="tmp10_fu_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="1" slack="1"/>
<pin id="1085" dir="0" index="1" bw="1" slack="0"/>
<pin id="1086" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp10/2 "/>
</bind>
</comp>

<comp id="1088" class="1004" name="sel_tmp12_fu_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="1" slack="0"/>
<pin id="1090" dir="0" index="1" bw="1" slack="0"/>
<pin id="1091" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp12/2 "/>
</bind>
</comp>

<comp id="1094" class="1004" name="sel_tmp13_fu_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="1" slack="1"/>
<pin id="1096" dir="0" index="1" bw="1" slack="0"/>
<pin id="1097" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp13/2 "/>
</bind>
</comp>

<comp id="1099" class="1004" name="sel_tmp44_demorgan_fu_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="1" slack="1"/>
<pin id="1101" dir="0" index="1" bw="1" slack="0"/>
<pin id="1102" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp44_demorgan/2 "/>
</bind>
</comp>

<comp id="1104" class="1004" name="sel_tmp14_fu_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="1" slack="0"/>
<pin id="1106" dir="0" index="1" bw="1" slack="0"/>
<pin id="1107" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp14/2 "/>
</bind>
</comp>

<comp id="1110" class="1004" name="sel_tmp15_fu_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="1" slack="0"/>
<pin id="1112" dir="0" index="1" bw="1" slack="0"/>
<pin id="1113" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp15/2 "/>
</bind>
</comp>

<comp id="1116" class="1004" name="tmp11_fu_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="1" slack="0"/>
<pin id="1118" dir="0" index="1" bw="1" slack="0"/>
<pin id="1119" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp11/2 "/>
</bind>
</comp>

<comp id="1122" class="1004" name="tmp_32_fu_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="64" slack="0"/>
<pin id="1124" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_32/2 "/>
</bind>
</comp>

<comp id="1126" class="1004" name="tmp_33_fu_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="1" slack="0"/>
<pin id="1128" dir="0" index="1" bw="64" slack="0"/>
<pin id="1129" dir="0" index="2" bw="64" slack="0"/>
<pin id="1130" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_33/2 "/>
</bind>
</comp>

<comp id="1134" class="1004" name="tmp_34_fu_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="1" slack="0"/>
<pin id="1136" dir="0" index="1" bw="1" slack="1"/>
<pin id="1137" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_34/2 "/>
</bind>
</comp>

<comp id="1139" class="1004" name="tmp_35_fu_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="1" slack="0"/>
<pin id="1141" dir="0" index="1" bw="64" slack="0"/>
<pin id="1142" dir="0" index="2" bw="64" slack="0"/>
<pin id="1143" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_35/2 "/>
</bind>
</comp>

<comp id="1147" class="1004" name="tmp_36_fu_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="1" slack="0"/>
<pin id="1149" dir="0" index="1" bw="64" slack="0"/>
<pin id="1150" dir="0" index="2" bw="64" slack="0"/>
<pin id="1151" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_36/2 "/>
</bind>
</comp>

<comp id="1155" class="1004" name="tmp_37_fu_1155">
<pin_list>
<pin id="1156" dir="0" index="0" bw="1" slack="0"/>
<pin id="1157" dir="0" index="1" bw="1" slack="0"/>
<pin id="1158" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_37/2 "/>
</bind>
</comp>

<comp id="1161" class="1004" name="tmp_38_fu_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="1" slack="0"/>
<pin id="1163" dir="0" index="1" bw="64" slack="0"/>
<pin id="1164" dir="0" index="2" bw="64" slack="0"/>
<pin id="1165" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_38/2 "/>
</bind>
</comp>

<comp id="1169" class="1004" name="sel_tmp16_fu_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="1" slack="0"/>
<pin id="1171" dir="0" index="1" bw="1" slack="0"/>
<pin id="1172" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp16/2 "/>
</bind>
</comp>

<comp id="1175" class="1004" name="tmp_39_fu_1175">
<pin_list>
<pin id="1176" dir="0" index="0" bw="1" slack="0"/>
<pin id="1177" dir="0" index="1" bw="1" slack="0"/>
<pin id="1178" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_39/2 "/>
</bind>
</comp>

<comp id="1181" class="1004" name="p_1_fu_1181">
<pin_list>
<pin id="1182" dir="0" index="0" bw="1" slack="0"/>
<pin id="1183" dir="0" index="1" bw="64" slack="0"/>
<pin id="1184" dir="0" index="2" bw="64" slack="0"/>
<pin id="1185" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_1/2 "/>
</bind>
</comp>

<comp id="1189" class="1007" name="grp_fu_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="31" slack="0"/>
<pin id="1191" dir="0" index="1" bw="16" slack="0"/>
<pin id="1192" dir="0" index="2" bw="19" slack="0"/>
<pin id="1193" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="p_Val2_5/1 r_V/1 "/>
</bind>
</comp>

<comp id="1200" class="1005" name="p_Result_s_reg_1200">
<pin_list>
<pin id="1201" dir="0" index="0" bw="1" slack="1"/>
<pin id="1202" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="1207" class="1005" name="not_demorgan_reg_1207">
<pin_list>
<pin id="1208" dir="0" index="0" bw="1" slack="1"/>
<pin id="1209" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="not_demorgan "/>
</bind>
</comp>

<comp id="1213" class="1005" name="tmp_32_i_reg_1213">
<pin_list>
<pin id="1214" dir="0" index="0" bw="1" slack="1"/>
<pin id="1215" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_32_i "/>
</bind>
</comp>

<comp id="1220" class="1005" name="r_exp_V_3_reg_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="13" slack="1"/>
<pin id="1222" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="r_exp_V_3 "/>
</bind>
</comp>

<comp id="1226" class="1005" name="table_exp_Z1_array_1_reg_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="8" slack="1"/>
<pin id="1228" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="table_exp_Z1_array_1 "/>
</bind>
</comp>

<comp id="1231" class="1005" name="p_Val2_22_reg_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="8" slack="1"/>
<pin id="1233" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_22 "/>
</bind>
</comp>

<comp id="1237" class="1005" name="p_Val2_17_reg_1237">
<pin_list>
<pin id="1238" dir="0" index="0" bw="8" slack="1"/>
<pin id="1239" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_17 "/>
</bind>
</comp>

<comp id="1242" class="1005" name="p_Val2_11_reg_1242">
<pin_list>
<pin id="1243" dir="0" index="0" bw="35" slack="1"/>
<pin id="1244" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_11 "/>
</bind>
</comp>

<comp id="1247" class="1005" name="table_f_Z3_array_V_s_reg_1247">
<pin_list>
<pin id="1248" dir="0" index="0" bw="8" slack="1"/>
<pin id="1249" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="table_f_Z3_array_V_s "/>
</bind>
</comp>

<comp id="1252" class="1005" name="table_f_Z3_array_V_2_reg_1252">
<pin_list>
<pin id="1253" dir="0" index="0" bw="8" slack="1"/>
<pin id="1254" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="table_f_Z3_array_V_2 "/>
</bind>
</comp>

<comp id="1257" class="1005" name="table_f_Z2_array_V_s_reg_1257">
<pin_list>
<pin id="1258" dir="0" index="0" bw="8" slack="1"/>
<pin id="1259" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="table_f_Z2_array_V_s "/>
</bind>
</comp>

<comp id="1262" class="1005" name="tmp_111_reg_1262">
<pin_list>
<pin id="1263" dir="0" index="0" bw="1" slack="1"/>
<pin id="1264" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_111 "/>
</bind>
</comp>

<comp id="1270" class="1005" name="tmp_112_reg_1270">
<pin_list>
<pin id="1271" dir="0" index="0" bw="1" slack="1"/>
<pin id="1272" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_112 "/>
</bind>
</comp>

<comp id="1275" class="1005" name="tmp_123_reg_1275">
<pin_list>
<pin id="1276" dir="0" index="0" bw="1" slack="1"/>
<pin id="1277" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_123 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="206"><net_src comp="8" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="0" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="213"><net_src comp="2" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="92" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="220"><net_src comp="208" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="226"><net_src comp="4" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="92" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="233"><net_src comp="221" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="239"><net_src comp="4" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="92" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="245"><net_src comp="234" pin="3"/><net_sink comp="228" pin=2"/></net>

<net id="251"><net_src comp="6" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="92" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="258"><net_src comp="246" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="262"><net_src comp="202" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="268"><net_src comp="10" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="259" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="270"><net_src comp="12" pin="0"/><net_sink comp="263" pin=2"/></net>

<net id="277"><net_src comp="14" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="278"><net_src comp="259" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="279"><net_src comp="16" pin="0"/><net_sink comp="271" pin=2"/></net>

<net id="280"><net_src comp="18" pin="0"/><net_sink comp="271" pin=3"/></net>

<net id="284"><net_src comp="259" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="289"><net_src comp="271" pin="4"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="20" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="295"><net_src comp="281" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="22" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="301"><net_src comp="285" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="291" pin="2"/><net_sink comp="297" pin=1"/></net>

<net id="307"><net_src comp="281" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="22" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="313"><net_src comp="285" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="303" pin="2"/><net_sink comp="309" pin=1"/></net>

<net id="318"><net_src comp="271" pin="4"/><net_sink comp="315" pin=0"/></net>

<net id="323"><net_src comp="24" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="315" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="330"><net_src comp="26" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="331"><net_src comp="28" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="332"><net_src comp="281" pin="1"/><net_sink comp="325" pin=2"/></net>

<net id="337"><net_src comp="30" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="325" pin="3"/><net_sink comp="333" pin=1"/></net>

<net id="344"><net_src comp="263" pin="3"/><net_sink comp="339" pin=0"/></net>

<net id="345"><net_src comp="333" pin="2"/><net_sink comp="339" pin=1"/></net>

<net id="346"><net_src comp="325" pin="3"/><net_sink comp="339" pin=2"/></net>

<net id="352"><net_src comp="32" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="353"><net_src comp="339" pin="3"/><net_sink comp="347" pin=1"/></net>

<net id="354"><net_src comp="34" pin="0"/><net_sink comp="347" pin=2"/></net>

<net id="358"><net_src comp="347" pin="3"/><net_sink comp="355" pin=0"/></net>

<net id="364"><net_src comp="36" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="365"><net_src comp="319" pin="2"/><net_sink comp="359" pin=1"/></net>

<net id="366"><net_src comp="38" pin="0"/><net_sink comp="359" pin=2"/></net>

<net id="371"><net_src comp="40" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="271" pin="4"/><net_sink comp="367" pin=1"/></net>

<net id="376"><net_src comp="367" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="382"><net_src comp="359" pin="3"/><net_sink comp="377" pin=0"/></net>

<net id="383"><net_src comp="373" pin="1"/><net_sink comp="377" pin=1"/></net>

<net id="384"><net_src comp="319" pin="2"/><net_sink comp="377" pin=2"/></net>

<net id="388"><net_src comp="377" pin="3"/><net_sink comp="385" pin=0"/></net>

<net id="392"><net_src comp="385" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="396"><net_src comp="385" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="401"><net_src comp="347" pin="3"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="393" pin="1"/><net_sink comp="397" pin=1"/></net>

<net id="406"><net_src comp="397" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="411"><net_src comp="355" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="389" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="418"><net_src comp="359" pin="3"/><net_sink comp="413" pin=0"/></net>

<net id="419"><net_src comp="403" pin="1"/><net_sink comp="413" pin=1"/></net>

<net id="420"><net_src comp="407" pin="2"/><net_sink comp="413" pin=2"/></net>

<net id="427"><net_src comp="42" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="428"><net_src comp="413" pin="3"/><net_sink comp="421" pin=1"/></net>

<net id="429"><net_src comp="44" pin="0"/><net_sink comp="421" pin=2"/></net>

<net id="430"><net_src comp="46" pin="0"/><net_sink comp="421" pin=3"/></net>

<net id="434"><net_src comp="385" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="439"><net_src comp="421" pin="4"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="431" pin="1"/><net_sink comp="435" pin=1"/></net>

<net id="445"><net_src comp="421" pin="4"/><net_sink comp="441" pin=0"/></net>

<net id="446"><net_src comp="431" pin="1"/><net_sink comp="441" pin=1"/></net>

<net id="453"><net_src comp="48" pin="0"/><net_sink comp="447" pin=0"/></net>

<net id="454"><net_src comp="413" pin="3"/><net_sink comp="447" pin=1"/></net>

<net id="455"><net_src comp="50" pin="0"/><net_sink comp="447" pin=2"/></net>

<net id="456"><net_src comp="46" pin="0"/><net_sink comp="447" pin=3"/></net>

<net id="462"><net_src comp="52" pin="0"/><net_sink comp="457" pin=0"/></net>

<net id="463"><net_src comp="413" pin="3"/><net_sink comp="457" pin=1"/></net>

<net id="464"><net_src comp="46" pin="0"/><net_sink comp="457" pin=2"/></net>

<net id="468"><net_src comp="447" pin="4"/><net_sink comp="465" pin=0"/></net>

<net id="474"><net_src comp="56" pin="0"/><net_sink comp="469" pin=0"/></net>

<net id="475"><net_src comp="457" pin="3"/><net_sink comp="469" pin=1"/></net>

<net id="476"><net_src comp="58" pin="0"/><net_sink comp="469" pin=2"/></net>

<net id="480"><net_src comp="469" pin="3"/><net_sink comp="477" pin=0"/></net>

<net id="487"><net_src comp="60" pin="0"/><net_sink comp="481" pin=0"/></net>

<net id="488"><net_src comp="62" pin="0"/><net_sink comp="481" pin=2"/></net>

<net id="489"><net_src comp="64" pin="0"/><net_sink comp="481" pin=3"/></net>

<net id="495"><net_src comp="66" pin="0"/><net_sink comp="490" pin=0"/></net>

<net id="496"><net_src comp="64" pin="0"/><net_sink comp="490" pin=2"/></net>

<net id="504"><net_src comp="497" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="68" pin="0"/><net_sink comp="500" pin=1"/></net>

<net id="510"><net_src comp="70" pin="0"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="481" pin="4"/><net_sink comp="506" pin=1"/></net>

<net id="517"><net_src comp="500" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="518"><net_src comp="481" pin="4"/><net_sink comp="512" pin=1"/></net>

<net id="519"><net_src comp="506" pin="2"/><net_sink comp="512" pin=2"/></net>

<net id="525"><net_src comp="490" pin="3"/><net_sink comp="520" pin=0"/></net>

<net id="526"><net_src comp="512" pin="3"/><net_sink comp="520" pin=1"/></net>

<net id="527"><net_src comp="481" pin="4"/><net_sink comp="520" pin=2"/></net>

<net id="531"><net_src comp="520" pin="3"/><net_sink comp="528" pin=0"/></net>

<net id="536"><net_src comp="72" pin="0"/><net_sink comp="532" pin=0"/></net>

<net id="537"><net_src comp="528" pin="1"/><net_sink comp="532" pin=1"/></net>

<net id="543"><net_src comp="359" pin="3"/><net_sink comp="538" pin=0"/></net>

<net id="544"><net_src comp="435" pin="2"/><net_sink comp="538" pin=1"/></net>

<net id="545"><net_src comp="441" pin="2"/><net_sink comp="538" pin=2"/></net>

<net id="551"><net_src comp="74" pin="0"/><net_sink comp="546" pin=0"/></net>

<net id="552"><net_src comp="538" pin="3"/><net_sink comp="546" pin=1"/></net>

<net id="553"><net_src comp="34" pin="0"/><net_sink comp="546" pin=2"/></net>

<net id="557"><net_src comp="413" pin="3"/><net_sink comp="554" pin=0"/></net>

<net id="564"><net_src comp="76" pin="0"/><net_sink comp="558" pin=0"/></net>

<net id="565"><net_src comp="532" pin="2"/><net_sink comp="558" pin=1"/></net>

<net id="566"><net_src comp="78" pin="0"/><net_sink comp="558" pin=2"/></net>

<net id="567"><net_src comp="80" pin="0"/><net_sink comp="558" pin=3"/></net>

<net id="573"><net_src comp="82" pin="0"/><net_sink comp="568" pin=0"/></net>

<net id="574"><net_src comp="558" pin="4"/><net_sink comp="568" pin=1"/></net>

<net id="575"><net_src comp="84" pin="0"/><net_sink comp="568" pin=2"/></net>

<net id="579"><net_src comp="568" pin="3"/><net_sink comp="576" pin=0"/></net>

<net id="584"><net_src comp="554" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="585"><net_src comp="576" pin="1"/><net_sink comp="580" pin=1"/></net>

<net id="592"><net_src comp="86" pin="0"/><net_sink comp="586" pin=0"/></net>

<net id="593"><net_src comp="580" pin="2"/><net_sink comp="586" pin=1"/></net>

<net id="594"><net_src comp="88" pin="0"/><net_sink comp="586" pin=2"/></net>

<net id="595"><net_src comp="90" pin="0"/><net_sink comp="586" pin=3"/></net>

<net id="599"><net_src comp="586" pin="4"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="607"><net_src comp="86" pin="0"/><net_sink comp="601" pin=0"/></net>

<net id="608"><net_src comp="580" pin="2"/><net_sink comp="601" pin=1"/></net>

<net id="609"><net_src comp="94" pin="0"/><net_sink comp="601" pin=2"/></net>

<net id="610"><net_src comp="96" pin="0"/><net_sink comp="601" pin=3"/></net>

<net id="617"><net_src comp="86" pin="0"/><net_sink comp="611" pin=0"/></net>

<net id="618"><net_src comp="580" pin="2"/><net_sink comp="611" pin=1"/></net>

<net id="619"><net_src comp="98" pin="0"/><net_sink comp="611" pin=2"/></net>

<net id="620"><net_src comp="100" pin="0"/><net_sink comp="611" pin=3"/></net>

<net id="624"><net_src comp="580" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="631"><net_src comp="86" pin="0"/><net_sink comp="625" pin=0"/></net>

<net id="632"><net_src comp="580" pin="2"/><net_sink comp="625" pin=1"/></net>

<net id="633"><net_src comp="102" pin="0"/><net_sink comp="625" pin=2"/></net>

<net id="634"><net_src comp="104" pin="0"/><net_sink comp="625" pin=3"/></net>

<net id="638"><net_src comp="625" pin="4"/><net_sink comp="635" pin=0"/></net>

<net id="639"><net_src comp="635" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="643"><net_src comp="611" pin="4"/><net_sink comp="640" pin=0"/></net>

<net id="644"><net_src comp="640" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="648"><net_src comp="601" pin="4"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="654"><net_src comp="319" pin="2"/><net_sink comp="650" pin=0"/></net>

<net id="655"><net_src comp="106" pin="0"/><net_sink comp="650" pin=1"/></net>

<net id="660"><net_src comp="546" pin="3"/><net_sink comp="656" pin=0"/></net>

<net id="661"><net_src comp="355" pin="1"/><net_sink comp="656" pin=1"/></net>

<net id="667"><net_src comp="108" pin="0"/><net_sink comp="662" pin=0"/></net>

<net id="668"><net_src comp="339" pin="3"/><net_sink comp="662" pin=1"/></net>

<net id="669"><net_src comp="110" pin="0"/><net_sink comp="662" pin=2"/></net>

<net id="674"><net_src comp="122" pin="0"/><net_sink comp="670" pin=1"/></net>

<net id="685"><net_src comp="124" pin="0"/><net_sink comp="679" pin=0"/></net>

<net id="686"><net_src comp="228" pin="3"/><net_sink comp="679" pin=1"/></net>

<net id="687"><net_src comp="126" pin="0"/><net_sink comp="679" pin=2"/></net>

<net id="688"><net_src comp="128" pin="0"/><net_sink comp="679" pin=3"/></net>

<net id="695"><net_src comp="679" pin="4"/><net_sink comp="692" pin=0"/></net>

<net id="700"><net_src comp="692" pin="1"/><net_sink comp="696" pin=0"/></net>

<net id="701"><net_src comp="689" pin="1"/><net_sink comp="696" pin=1"/></net>

<net id="708"><net_src comp="130" pin="0"/><net_sink comp="702" pin=0"/></net>

<net id="709"><net_src comp="132" pin="0"/><net_sink comp="702" pin=2"/></net>

<net id="710"><net_src comp="228" pin="7"/><net_sink comp="702" pin=3"/></net>

<net id="714"><net_src comp="702" pin="4"/><net_sink comp="711" pin=0"/></net>

<net id="718"><net_src comp="696" pin="2"/><net_sink comp="715" pin=0"/></net>

<net id="723"><net_src comp="715" pin="1"/><net_sink comp="719" pin=0"/></net>

<net id="724"><net_src comp="711" pin="1"/><net_sink comp="719" pin=1"/></net>

<net id="731"><net_src comp="134" pin="0"/><net_sink comp="725" pin=0"/></net>

<net id="732"><net_src comp="719" pin="2"/><net_sink comp="725" pin=1"/></net>

<net id="733"><net_src comp="136" pin="0"/><net_sink comp="725" pin=2"/></net>

<net id="734"><net_src comp="138" pin="0"/><net_sink comp="725" pin=3"/></net>

<net id="738"><net_src comp="702" pin="4"/><net_sink comp="735" pin=0"/></net>

<net id="742"><net_src comp="725" pin="4"/><net_sink comp="739" pin=0"/></net>

<net id="747"><net_src comp="739" pin="1"/><net_sink comp="743" pin=0"/></net>

<net id="748"><net_src comp="696" pin="2"/><net_sink comp="743" pin=1"/></net>

<net id="752"><net_src comp="743" pin="2"/><net_sink comp="749" pin=0"/></net>

<net id="757"><net_src comp="735" pin="1"/><net_sink comp="753" pin=0"/></net>

<net id="758"><net_src comp="749" pin="1"/><net_sink comp="753" pin=1"/></net>

<net id="765"><net_src comp="140" pin="0"/><net_sink comp="759" pin=0"/></net>

<net id="766"><net_src comp="253" pin="3"/><net_sink comp="759" pin=1"/></net>

<net id="767"><net_src comp="142" pin="0"/><net_sink comp="759" pin=2"/></net>

<net id="768"><net_src comp="144" pin="0"/><net_sink comp="759" pin=3"/></net>

<net id="775"><net_src comp="146" pin="0"/><net_sink comp="769" pin=0"/></net>

<net id="776"><net_src comp="84" pin="0"/><net_sink comp="769" pin=2"/></net>

<net id="777"><net_src comp="759" pin="4"/><net_sink comp="769" pin=3"/></net>

<net id="781"><net_src comp="769" pin="4"/><net_sink comp="778" pin=0"/></net>

<net id="785"><net_src comp="753" pin="2"/><net_sink comp="782" pin=0"/></net>

<net id="790"><net_src comp="782" pin="1"/><net_sink comp="786" pin=0"/></net>

<net id="791"><net_src comp="778" pin="1"/><net_sink comp="786" pin=1"/></net>

<net id="798"><net_src comp="148" pin="0"/><net_sink comp="792" pin=0"/></net>

<net id="799"><net_src comp="786" pin="2"/><net_sink comp="792" pin=1"/></net>

<net id="800"><net_src comp="150" pin="0"/><net_sink comp="792" pin=2"/></net>

<net id="801"><net_src comp="152" pin="0"/><net_sink comp="792" pin=3"/></net>

<net id="809"><net_src comp="154" pin="0"/><net_sink comp="802" pin=0"/></net>

<net id="810"><net_src comp="84" pin="0"/><net_sink comp="802" pin=2"/></net>

<net id="811"><net_src comp="759" pin="4"/><net_sink comp="802" pin=3"/></net>

<net id="812"><net_src comp="156" pin="0"/><net_sink comp="802" pin=4"/></net>

<net id="816"><net_src comp="802" pin="5"/><net_sink comp="813" pin=0"/></net>

<net id="820"><net_src comp="792" pin="4"/><net_sink comp="817" pin=0"/></net>

<net id="825"><net_src comp="817" pin="1"/><net_sink comp="821" pin=0"/></net>

<net id="826"><net_src comp="753" pin="2"/><net_sink comp="821" pin=1"/></net>

<net id="830"><net_src comp="821" pin="2"/><net_sink comp="827" pin=0"/></net>

<net id="835"><net_src comp="813" pin="1"/><net_sink comp="831" pin=0"/></net>

<net id="836"><net_src comp="827" pin="1"/><net_sink comp="831" pin=1"/></net>

<net id="843"><net_src comp="158" pin="0"/><net_sink comp="837" pin=0"/></net>

<net id="844"><net_src comp="831" pin="2"/><net_sink comp="837" pin=1"/></net>

<net id="845"><net_src comp="142" pin="0"/><net_sink comp="837" pin=2"/></net>

<net id="846"><net_src comp="88" pin="0"/><net_sink comp="837" pin=3"/></net>

<net id="853"><net_src comp="160" pin="0"/><net_sink comp="847" pin=0"/></net>

<net id="854"><net_src comp="215" pin="3"/><net_sink comp="847" pin=1"/></net>

<net id="855"><net_src comp="162" pin="0"/><net_sink comp="847" pin=2"/></net>

<net id="856"><net_src comp="150" pin="0"/><net_sink comp="847" pin=3"/></net>

<net id="860"><net_src comp="215" pin="3"/><net_sink comp="857" pin=0"/></net>

<net id="865"><net_src comp="164" pin="0"/><net_sink comp="861" pin=0"/></net>

<net id="866"><net_src comp="857" pin="1"/><net_sink comp="861" pin=1"/></net>

<net id="870"><net_src comp="847" pin="4"/><net_sink comp="867" pin=0"/></net>

<net id="874"><net_src comp="837" pin="4"/><net_sink comp="871" pin=0"/></net>

<net id="879"><net_src comp="867" pin="1"/><net_sink comp="875" pin=0"/></net>

<net id="880"><net_src comp="871" pin="1"/><net_sink comp="875" pin=1"/></net>

<net id="886"><net_src comp="166" pin="0"/><net_sink comp="881" pin=0"/></net>

<net id="887"><net_src comp="861" pin="2"/><net_sink comp="881" pin=1"/></net>

<net id="888"><net_src comp="168" pin="0"/><net_sink comp="881" pin=2"/></net>

<net id="892"><net_src comp="875" pin="2"/><net_sink comp="889" pin=0"/></net>

<net id="897"><net_src comp="889" pin="1"/><net_sink comp="893" pin=0"/></net>

<net id="898"><net_src comp="881" pin="3"/><net_sink comp="893" pin=1"/></net>

<net id="904"><net_src comp="170" pin="0"/><net_sink comp="899" pin=0"/></net>

<net id="905"><net_src comp="893" pin="2"/><net_sink comp="899" pin=1"/></net>

<net id="906"><net_src comp="172" pin="0"/><net_sink comp="899" pin=2"/></net>

<net id="911"><net_src comp="174" pin="0"/><net_sink comp="907" pin=0"/></net>

<net id="917"><net_src comp="899" pin="3"/><net_sink comp="912" pin=0"/></net>

<net id="918"><net_src comp="907" pin="2"/><net_sink comp="912" pin=2"/></net>

<net id="925"><net_src comp="176" pin="0"/><net_sink comp="919" pin=0"/></net>

<net id="926"><net_src comp="912" pin="3"/><net_sink comp="919" pin=1"/></net>

<net id="927"><net_src comp="178" pin="0"/><net_sink comp="919" pin=2"/></net>

<net id="928"><net_src comp="180" pin="0"/><net_sink comp="919" pin=3"/></net>

<net id="933"><net_src comp="919" pin="4"/><net_sink comp="929" pin=0"/></net>

<net id="934"><net_src comp="182" pin="0"/><net_sink comp="929" pin=1"/></net>

<net id="939"><net_src comp="929" pin="2"/><net_sink comp="935" pin=1"/></net>

<net id="944"><net_src comp="912" pin="3"/><net_sink comp="940" pin=0"/></net>

<net id="945"><net_src comp="184" pin="0"/><net_sink comp="940" pin=1"/></net>

<net id="952"><net_src comp="186" pin="0"/><net_sink comp="946" pin=0"/></net>

<net id="953"><net_src comp="893" pin="2"/><net_sink comp="946" pin=1"/></net>

<net id="954"><net_src comp="188" pin="0"/><net_sink comp="946" pin=2"/></net>

<net id="955"><net_src comp="190" pin="0"/><net_sink comp="946" pin=3"/></net>

<net id="962"><net_src comp="186" pin="0"/><net_sink comp="956" pin=0"/></net>

<net id="963"><net_src comp="893" pin="2"/><net_sink comp="956" pin=1"/></net>

<net id="964"><net_src comp="110" pin="0"/><net_sink comp="956" pin=2"/></net>

<net id="965"><net_src comp="192" pin="0"/><net_sink comp="956" pin=3"/></net>

<net id="971"><net_src comp="899" pin="3"/><net_sink comp="966" pin=0"/></net>

<net id="972"><net_src comp="946" pin="4"/><net_sink comp="966" pin=1"/></net>

<net id="973"><net_src comp="956" pin="4"/><net_sink comp="966" pin=2"/></net>

<net id="977"><net_src comp="912" pin="3"/><net_sink comp="974" pin=0"/></net>

<net id="982"><net_src comp="40" pin="0"/><net_sink comp="978" pin=0"/></net>

<net id="983"><net_src comp="974" pin="1"/><net_sink comp="978" pin=1"/></net>

<net id="990"><net_src comp="194" pin="0"/><net_sink comp="984" pin=0"/></net>

<net id="991"><net_src comp="84" pin="0"/><net_sink comp="984" pin=1"/></net>

<net id="992"><net_src comp="978" pin="2"/><net_sink comp="984" pin=2"/></net>

<net id="993"><net_src comp="966" pin="3"/><net_sink comp="984" pin=3"/></net>

<net id="998"><net_src comp="122" pin="0"/><net_sink comp="994" pin=1"/></net>

<net id="1003"><net_src comp="670" pin="2"/><net_sink comp="999" pin=0"/></net>

<net id="1004"><net_src comp="994" pin="2"/><net_sink comp="999" pin=1"/></net>

<net id="1009"><net_src comp="999" pin="2"/><net_sink comp="1005" pin=0"/></net>

<net id="1014"><net_src comp="675" pin="2"/><net_sink comp="1010" pin=0"/></net>

<net id="1015"><net_src comp="994" pin="2"/><net_sink comp="1010" pin=1"/></net>

<net id="1020"><net_src comp="122" pin="0"/><net_sink comp="1016" pin=1"/></net>

<net id="1025"><net_src comp="1016" pin="2"/><net_sink comp="1021" pin=1"/></net>

<net id="1030"><net_src comp="675" pin="2"/><net_sink comp="1026" pin=0"/></net>

<net id="1031"><net_src comp="122" pin="0"/><net_sink comp="1026" pin=1"/></net>

<net id="1036"><net_src comp="994" pin="2"/><net_sink comp="1032" pin=0"/></net>

<net id="1037"><net_src comp="1026" pin="2"/><net_sink comp="1032" pin=1"/></net>

<net id="1042"><net_src comp="1032" pin="2"/><net_sink comp="1038" pin=0"/></net>

<net id="1043"><net_src comp="1021" pin="2"/><net_sink comp="1038" pin=1"/></net>

<net id="1048"><net_src comp="122" pin="0"/><net_sink comp="1044" pin=1"/></net>

<net id="1053"><net_src comp="935" pin="2"/><net_sink comp="1049" pin=1"/></net>

<net id="1058"><net_src comp="122" pin="0"/><net_sink comp="1054" pin=1"/></net>

<net id="1063"><net_src comp="929" pin="2"/><net_sink comp="1059" pin=0"/></net>

<net id="1064"><net_src comp="1054" pin="2"/><net_sink comp="1059" pin=1"/></net>

<net id="1069"><net_src comp="1049" pin="2"/><net_sink comp="1065" pin=0"/></net>

<net id="1070"><net_src comp="1059" pin="2"/><net_sink comp="1065" pin=1"/></net>

<net id="1075"><net_src comp="1065" pin="2"/><net_sink comp="1071" pin=0"/></net>

<net id="1076"><net_src comp="1044" pin="2"/><net_sink comp="1071" pin=1"/></net>

<net id="1081"><net_src comp="1071" pin="2"/><net_sink comp="1077" pin=0"/></net>

<net id="1082"><net_src comp="1038" pin="2"/><net_sink comp="1077" pin=1"/></net>

<net id="1087"><net_src comp="1065" pin="2"/><net_sink comp="1083" pin=1"/></net>

<net id="1092"><net_src comp="935" pin="2"/><net_sink comp="1088" pin=0"/></net>

<net id="1093"><net_src comp="122" pin="0"/><net_sink comp="1088" pin=1"/></net>

<net id="1098"><net_src comp="1088" pin="2"/><net_sink comp="1094" pin=1"/></net>

<net id="1103"><net_src comp="929" pin="2"/><net_sink comp="1099" pin=1"/></net>

<net id="1108"><net_src comp="1099" pin="2"/><net_sink comp="1104" pin=0"/></net>

<net id="1109"><net_src comp="122" pin="0"/><net_sink comp="1104" pin=1"/></net>

<net id="1114"><net_src comp="1094" pin="2"/><net_sink comp="1110" pin=0"/></net>

<net id="1115"><net_src comp="1104" pin="2"/><net_sink comp="1110" pin=1"/></net>

<net id="1120"><net_src comp="940" pin="2"/><net_sink comp="1116" pin=0"/></net>

<net id="1121"><net_src comp="1110" pin="2"/><net_sink comp="1116" pin=1"/></net>

<net id="1125"><net_src comp="984" pin="4"/><net_sink comp="1122" pin=0"/></net>

<net id="1131"><net_src comp="1005" pin="2"/><net_sink comp="1126" pin=0"/></net>

<net id="1132"><net_src comp="196" pin="0"/><net_sink comp="1126" pin=1"/></net>

<net id="1133"><net_src comp="198" pin="0"/><net_sink comp="1126" pin=2"/></net>

<net id="1138"><net_src comp="1005" pin="2"/><net_sink comp="1134" pin=0"/></net>

<net id="1144"><net_src comp="1134" pin="2"/><net_sink comp="1139" pin=0"/></net>

<net id="1145"><net_src comp="1126" pin="3"/><net_sink comp="1139" pin=1"/></net>

<net id="1146"><net_src comp="1122" pin="1"/><net_sink comp="1139" pin=2"/></net>

<net id="1152"><net_src comp="1077" pin="2"/><net_sink comp="1147" pin=0"/></net>

<net id="1153"><net_src comp="196" pin="0"/><net_sink comp="1147" pin=1"/></net>

<net id="1154"><net_src comp="200" pin="0"/><net_sink comp="1147" pin=2"/></net>

<net id="1159"><net_src comp="1077" pin="2"/><net_sink comp="1155" pin=0"/></net>

<net id="1160"><net_src comp="1010" pin="2"/><net_sink comp="1155" pin=1"/></net>

<net id="1166"><net_src comp="1155" pin="2"/><net_sink comp="1161" pin=0"/></net>

<net id="1167"><net_src comp="1147" pin="3"/><net_sink comp="1161" pin=1"/></net>

<net id="1168"><net_src comp="1139" pin="3"/><net_sink comp="1161" pin=2"/></net>

<net id="1173"><net_src comp="1116" pin="2"/><net_sink comp="1169" pin=0"/></net>

<net id="1174"><net_src comp="1083" pin="2"/><net_sink comp="1169" pin=1"/></net>

<net id="1179"><net_src comp="1169" pin="2"/><net_sink comp="1175" pin=0"/></net>

<net id="1180"><net_src comp="1038" pin="2"/><net_sink comp="1175" pin=1"/></net>

<net id="1186"><net_src comp="1175" pin="2"/><net_sink comp="1181" pin=0"/></net>

<net id="1187"><net_src comp="200" pin="0"/><net_sink comp="1181" pin=1"/></net>

<net id="1188"><net_src comp="1161" pin="3"/><net_sink comp="1181" pin=2"/></net>

<net id="1194"><net_src comp="54" pin="0"/><net_sink comp="1189" pin=0"/></net>

<net id="1195"><net_src comp="465" pin="1"/><net_sink comp="1189" pin=1"/></net>

<net id="1196"><net_src comp="477" pin="1"/><net_sink comp="1189" pin=2"/></net>

<net id="1197"><net_src comp="1189" pin="3"/><net_sink comp="481" pin=1"/></net>

<net id="1198"><net_src comp="1189" pin="3"/><net_sink comp="490" pin=1"/></net>

<net id="1199"><net_src comp="1189" pin="3"/><net_sink comp="497" pin=0"/></net>

<net id="1203"><net_src comp="263" pin="3"/><net_sink comp="1200" pin=0"/></net>

<net id="1204"><net_src comp="1200" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="1205"><net_src comp="1200" pin="1"/><net_sink comp="675" pin=1"/></net>

<net id="1206"><net_src comp="1200" pin="1"/><net_sink comp="1021" pin=0"/></net>

<net id="1210"><net_src comp="297" pin="2"/><net_sink comp="1207" pin=0"/></net>

<net id="1211"><net_src comp="1207" pin="1"/><net_sink comp="994" pin=0"/></net>

<net id="1212"><net_src comp="1207" pin="1"/><net_sink comp="1134" pin=1"/></net>

<net id="1216"><net_src comp="309" pin="2"/><net_sink comp="1213" pin=0"/></net>

<net id="1217"><net_src comp="1213" pin="1"/><net_sink comp="675" pin=0"/></net>

<net id="1218"><net_src comp="1213" pin="1"/><net_sink comp="1005" pin=1"/></net>

<net id="1219"><net_src comp="1213" pin="1"/><net_sink comp="1016" pin=0"/></net>

<net id="1223"><net_src comp="520" pin="3"/><net_sink comp="1220" pin=0"/></net>

<net id="1224"><net_src comp="1220" pin="1"/><net_sink comp="907" pin=1"/></net>

<net id="1225"><net_src comp="1220" pin="1"/><net_sink comp="912" pin=1"/></net>

<net id="1229"><net_src comp="208" pin="3"/><net_sink comp="1226" pin=0"/></net>

<net id="1230"><net_src comp="1226" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="1234"><net_src comp="601" pin="4"/><net_sink comp="1231" pin=0"/></net>

<net id="1235"><net_src comp="1231" pin="1"/><net_sink comp="769" pin=1"/></net>

<net id="1236"><net_src comp="1231" pin="1"/><net_sink comp="802" pin=1"/></net>

<net id="1240"><net_src comp="611" pin="4"/><net_sink comp="1237" pin=0"/></net>

<net id="1241"><net_src comp="1237" pin="1"/><net_sink comp="702" pin=1"/></net>

<net id="1245"><net_src comp="621" pin="1"/><net_sink comp="1242" pin=0"/></net>

<net id="1246"><net_src comp="1242" pin="1"/><net_sink comp="689" pin=0"/></net>

<net id="1250"><net_src comp="221" pin="3"/><net_sink comp="1247" pin=0"/></net>

<net id="1251"><net_src comp="1247" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="1255"><net_src comp="234" pin="3"/><net_sink comp="1252" pin=0"/></net>

<net id="1256"><net_src comp="1252" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="1260"><net_src comp="246" pin="3"/><net_sink comp="1257" pin=0"/></net>

<net id="1261"><net_src comp="1257" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="1265"><net_src comp="650" pin="2"/><net_sink comp="1262" pin=0"/></net>

<net id="1266"><net_src comp="1262" pin="1"/><net_sink comp="1049" pin=0"/></net>

<net id="1267"><net_src comp="1262" pin="1"/><net_sink comp="1054" pin=0"/></net>

<net id="1268"><net_src comp="1262" pin="1"/><net_sink comp="1094" pin=0"/></net>

<net id="1269"><net_src comp="1262" pin="1"/><net_sink comp="1099" pin=0"/></net>

<net id="1273"><net_src comp="656" pin="2"/><net_sink comp="1270" pin=0"/></net>

<net id="1274"><net_src comp="1270" pin="1"/><net_sink comp="935" pin=0"/></net>

<net id="1278"><net_src comp="662" pin="3"/><net_sink comp="1275" pin=0"/></net>

<net id="1279"><net_src comp="1275" pin="1"/><net_sink comp="1044" pin=0"/></net>

<net id="1280"><net_src comp="1275" pin="1"/><net_sink comp="1083" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: x | {}
	Port: table_exp_Z1_array_s | {}
	Port: table_f_Z3_array_V | {}
	Port: table_f_Z2_array_V | {}
 - Input state : 
	Port: exp_generic<double> : x | {1 }
	Port: exp_generic<double> : table_exp_Z1_array_s | {1 2 }
	Port: exp_generic<double> : table_f_Z3_array_V | {1 2 }
	Port: exp_generic<double> : table_f_Z2_array_V | {1 2 }
  - Chain level:
	State 1
		p_Result_s : 1
		loc_V : 1
		loc_V_3 : 1
		tmp_i : 2
		tmp_i_115 : 2
		not_demorgan : 3
		tmp_i1 : 2
		tmp_32_i : 3
		tmp_i1_cast : 2
		m_exp : 3
		p_Result_18 : 2
		p_Val2_s_116 : 3
		p_Val2_1 : 4
		p_Val2_2 : 5
		p_Val2_2_cast : 6
		isNeg : 4
		tmp_s : 2
		tmp_98_cast : 3
		sh_assign_1 : 5
		sh_assign_1_cast : 6
		tmp_94 : 7
		tmp_99_cast : 7
		tmp_95 : 8
		tmp_100_cast : 9
		tmp_96 : 8
		p_Val2_3 : 10
		tmp_97 : 11
		tmp_98 : 7
		tmp_99 : 12
		tmp_100 : 12
		tmp_101 : 11
		tmp_117 : 11
		OP1_V : 12
		p_Val2_5 : 13
		tmp_102 : 12
		tmp_111_cast : 13
		r_V : 14
		tmp_19 : 15
		tmp_118 : 15
		tmp_119 : 15
		tmp_103 : 16
		tmp_20 : 16
		tmp_21 : 17
		r_exp_V_3 : 18
		OP1_V_1 : 19
		p_Val2_9 : 20
		tmp_1 : 13
		tmp_104 : 14
		tmp_105 : 11
		tmp_2 : 21
		tmp_106 : 22
		tmp_119_cast : 23
		p_Val2_7 : 24
		m_diff_hi_V : 25
		tmp_107 : 26
		table_exp_Z1_array_1 : 27
		p_Val2_25 : 28
		p_Val2_22 : 25
		p_Val2_17 : 25
		p_Val2_11 : 25
		Z4_ind_V : 25
		tmp_101_i : 26
		table_f_Z3_array_V_s : 27
		table_f_Z3_array_V_1 : 28
		tmp_104_i : 26
		table_f_Z3_array_V_2 : 27
		p_Val2_16 : 28
		tmp_109_i : 26
		table_f_Z2_array_V_s : 27
		p_Val2_21 : 28
		tmp_111 : 4
		tmp_112 : 15
		tmp_123 : 5
	State 2
		p_Val2_15 : 1
		tmp_103_i : 2
		r_V_1 : 3
		tmp_99_i : 1
		OP1_V_2_cast : 2
		OP2_V_1_cast : 4
		p_Val2_18 : 5
		tmp_3 : 6
		tmp_106_i : 2
		tmp_108_i_cast : 7
		tmp : 8
		tmp_cast : 9
		p_Val2_20 : 10
		tmp_4 : 1
		tmp_111_i : 2
		OP1_V_4_cast : 3
		OP2_V_2_cast : 11
		p_Val2_23 : 12
		tmp_5 : 13
		tmp_114_i : 2
		tmp_114_i_cast : 3
		tmp_116_i_cast : 14
		tmp6 : 15
		tmp51_cast : 16
		p_Val2_24 : 17
		exp_Z1P_m_1_V : 18
		tmp_108 : 1
		tmp_109 : 1
		p_Val2_12 : 2
		OP1_V_2 : 2
		OP2_V : 19
		p_Val2_13 : 20
		tmp_110 : 3
		tmp_126_cast : 21
		p_Val2_14 : 22
		tmp_121 : 23
		r_exp_V_2 : 24
		tmp_122 : 25
		icmp : 26
		or_cond : 27
		tmp_113 : 25
		tmp_24 : 23
		tmp_25 : 23
		loc_V_4 : 24
		tmp_124 : 25
		out_exp_V : 26
		p_Result_19 : 27
		sel_tmp6 : 27
		sel_tmp9 : 27
		sel_tmp10 : 27
		tmp9 : 27
		sel_tmp11 : 27
		tmp10 : 27
		sel_tmp12 : 27
		sel_tmp13 : 27
		sel_tmp44_demorgan : 27
		sel_tmp14 : 27
		sel_tmp15 : 27
		tmp11 : 27
		tmp_32 : 28
		tmp_35 : 29
		tmp_36 : 27
		tmp_37 : 27
		tmp_38 : 27
		sel_tmp16 : 27
		tmp_39 : 27
		p_1 : 27
		StgValue_167 : 28


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          |       p_Val2_1_fu_339      |    0    |    0    |    54   |
|          |     sh_assign_1_fu_377     |    0    |    0    |    12   |
|          |       p_Val2_3_fu_413      |    0    |    0    |    71   |
|          |        tmp_21_fu_512       |    0    |    0    |    13   |
|          |      r_exp_V_3_fu_520      |    0    |    0    |    13   |
|          |        tmp_1_fu_538        |    0    |    0    |    64   |
|  select  |      r_exp_V_2_fu_912      |    0    |    0    |    13   |
|          |       loc_V_4_fu_966       |    0    |    0    |    52   |
|          |       tmp_33_fu_1126       |    0    |    0    |    64   |
|          |       tmp_35_fu_1139       |    0    |    0    |    64   |
|          |       tmp_36_fu_1147       |    0    |    0    |    64   |
|          |       tmp_38_fu_1161       |    0    |    0    |    64   |
|          |         p_1_fu_1181        |    0    |    0    |    64   |
|----------|----------------------------|---------|---------|---------|
|          |        m_exp_fu_319        |    0    |    0    |    18   |
|          |        tmp_20_fu_506       |    0    |    0    |    20   |
|          |        r_V_1_fu_696        |    0    |    0    |    42   |
|          |         tmp_fu_743         |    0    |    0    |    43   |
|          |      p_Val2_20_fu_753      |    0    |    0    |    50   |
|    add   |         tmp6_fu_821        |    0    |    0    |    51   |
|          |      p_Val2_24_fu_831      |    0    |    0    |    58   |
|          |      p_Val2_12_fu_861      |    0    |    0    |    65   |
|          |      p_Val2_14_fu_893      |    0    |    0    |   115   |
|          |       r_exp_V_fu_907       |    0    |    0    |    20   |
|          |      out_exp_V_fu_978      |    0    |    0    |    18   |
|----------|----------------------------|---------|---------|---------|
|   ashr   |        tmp_95_fu_397       |    0    |    0    |   176   |
|          |       tmp_100_fu_441       |    0    |    0    |   182   |
|----------|----------------------------|---------|---------|---------|
|    shl   |        tmp_96_fu_407       |    0    |    0    |   176   |
|          |        tmp_99_fu_435       |    0    |    0    |   182   |
|----------|----------------------------|---------|---------|---------|
|          |        tmp_i_fu_285        |    0    |    0    |    13   |
|          |      tmp_i_115_fu_291      |    0    |    0    |    29   |
|          |        tmp_i1_fu_303       |    0    |    0    |    29   |
|   icmp   |       tmp_103_fu_500       |    0    |    0    |    18   |
|          |       tmp_111_fu_650       |    0    |    0    |    13   |
|          |       tmp_112_fu_656       |    0    |    0    |    50   |
|          |         icmp_fu_929        |    0    |    0    |    9    |
|          |       tmp_113_fu_940       |    0    |    0    |    13   |
|----------|----------------------------|---------|---------|---------|
|          |       p_Val2_9_fu_532      |    15   |    0    |    75   |
|    mul   |      p_Val2_18_fu_719      |    6    |    0    |    23   |
|          |      p_Val2_23_fu_786      |    6    |    0    |    21   |
|          |      p_Val2_13_fu_875      |    6    |    0    |    21   |
|----------|----------------------------|---------|---------|---------|
|          |     p_Val2_s_116_fu_333    |    0    |    0    |    61   |
|    sub   |        tmp_s_fu_367        |    0    |    0    |    18   |
|          |       p_Val2_7_fu_580      |    0    |    0    |    79   |
|----------|----------------------------|---------|---------|---------|
|          |     not_demorgan_fu_297    |    0    |    0    |    8    |
|          |       tmp_32_i_fu_309      |    0    |    0    |    8    |
|          |      x_is_ninf_fu_675      |    0    |    0    |    8    |
|          |         tmp7_fu_999        |    0    |    0    |    8    |
|          |      sel_tmp2_fu_1005      |    0    |    0    |    8    |
|          |      sel_tmp7_fu_1010      |    0    |    0    |    8    |
|          |        tmp8_fu_1032        |    0    |    0    |    8    |
|    and   |      sel_tmp4_fu_1038      |    0    |    0    |    8    |
|          |      sel_tmp6_fu_1049      |    0    |    0    |    8    |
|          |      sel_tmp9_fu_1059      |    0    |    0    |    8    |
|          |        tmp9_fu_1071        |    0    |    0    |    8    |
|          |      sel_tmp11_fu_1077     |    0    |    0    |    8    |
|          |        tmp10_fu_1083       |    0    |    0    |    8    |
|          |      sel_tmp13_fu_1094     |    0    |    0    |    8    |
|          |        tmp11_fu_1116       |    0    |    0    |    8    |
|          |       tmp_39_fu_1175       |    0    |    0    |    8    |
|----------|----------------------------|---------|---------|---------|
|          |    not_Result_i4_fu_670    |    0    |    0    |    8    |
|          |       sel_tmp1_fu_994      |    0    |    0    |    8    |
|          |    tmp_32_i_not_fu_1016    |    0    |    0    |    8    |
|    xor   |      sel_tmp3_fu_1026      |    0    |    0    |    8    |
|          |      sel_tmp5_fu_1044      |    0    |    0    |    8    |
|          |      sel_tmp8_fu_1054      |    0    |    0    |    8    |
|          |      sel_tmp12_fu_1088     |    0    |    0    |    8    |
|          |      sel_tmp14_fu_1104     |    0    |    0    |    8    |
|----------|----------------------------|---------|---------|---------|
|          |       or_cond_fu_935       |    0    |    0    |    8    |
|          |       sel_tmp_fu_1021      |    0    |    0    |    8    |
|          |      sel_tmp10_fu_1065     |    0    |    0    |    8    |
|    or    | sel_tmp44_demorgan_fu_1099 |    0    |    0    |    8    |
|          |      sel_tmp15_fu_1110     |    0    |    0    |    8    |
|          |       tmp_34_fu_1134       |    0    |    0    |    8    |
|          |       tmp_37_fu_1155       |    0    |    0    |    8    |
|          |      sel_tmp16_fu_1169     |    0    |    0    |    8    |
|----------|----------------------------|---------|---------|---------|
|  muladd  |         grp_fu_1189        |    1    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   read   |     x_read_read_fu_202     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |      p_Result_s_fu_263     |    0    |    0    |    0    |
|          |        isNeg_fu_359        |    0    |    0    |    0    |
| bitselect|       tmp_117_fu_457       |    0    |    0    |    0    |
|          |       tmp_118_fu_490       |    0    |    0    |    0    |
|          |       tmp_123_fu_662       |    0    |    0    |    0    |
|          |       tmp_121_fu_899       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |        loc_V_fu_271        |    0    |    0    |    0    |
|          |        tmp_97_fu_421       |    0    |    0    |    0    |
|          |       tmp_101_fu_447       |    0    |    0    |    0    |
|          |        tmp_19_fu_481       |    0    |    0    |    0    |
|          |        tmp_2_fu_558        |    0    |    0    |    0    |
|          |     m_diff_hi_V_fu_586     |    0    |    0    |    0    |
|          |      p_Val2_22_fu_601      |    0    |    0    |    0    |
|          |      p_Val2_17_fu_611      |    0    |    0    |    0    |
|partselect|       Z4_ind_V_fu_625      |    0    |    0    |    0    |
|          |      p_Val2_15_fu_679      |    0    |    0    |    0    |
|          |        tmp_3_fu_725        |    0    |    0    |    0    |
|          |        tmp_4_fu_759        |    0    |    0    |    0    |
|          |        tmp_5_fu_792        |    0    |    0    |    0    |
|          |    exp_Z1P_m_1_V_fu_837    |    0    |    0    |    0    |
|          |       tmp_108_fu_847       |    0    |    0    |    0    |
|          |       tmp_122_fu_919       |    0    |    0    |    0    |
|          |        tmp_24_fu_946       |    0    |    0    |    0    |
|          |        tmp_25_fu_956       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |       loc_V_3_fu_281       |    0    |    0    |    0    |
|   trunc  |       tmp_119_fu_497       |    0    |    0    |    0    |
|          |      p_Val2_11_fu_621      |    0    |    0    |    0    |
|          |       tmp_124_fu_974       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |     tmp_i1_cast_fu_315     |    0    |    0    |    0    |
|          |        tmp_94_fu_389       |    0    |    0    |    0    |
|          |     tmp_99_cast_fu_393     |    0    |    0    |    0    |
|          |        tmp_98_fu_431       |    0    |    0    |    0    |
|          |       tmp_107_fu_596       |    0    |    0    |    0    |
|          |      tmp_101_i_fu_635      |    0    |    0    |    0    |
|          |      tmp_104_i_fu_640      |    0    |    0    |    0    |
|          |      tmp_109_i_fu_645      |    0    |    0    |    0    |
|          |      tmp_102_i_fu_689      |    0    |    0    |    0    |
|          |      tmp_103_i_fu_692      |    0    |    0    |    0    |
|          |     OP1_V_2_cast_fu_711    |    0    |    0    |    0    |
|   zext   |     OP2_V_1_cast_fu_715    |    0    |    0    |    0    |
|          |      tmp_106_i_fu_735      |    0    |    0    |    0    |
|          |    tmp_108_i_cast_fu_739   |    0    |    0    |    0    |
|          |       tmp_cast_fu_749      |    0    |    0    |    0    |
|          |     OP1_V_4_cast_fu_778    |    0    |    0    |    0    |
|          |     OP2_V_2_cast_fu_782    |    0    |    0    |    0    |
|          |    tmp_114_i_cast_fu_813   |    0    |    0    |    0    |
|          |    tmp_116_i_cast_fu_817   |    0    |    0    |    0    |
|          |      tmp51_cast_fu_827     |    0    |    0    |    0    |
|          |       tmp_109_fu_857       |    0    |    0    |    0    |
|          |       OP1_V_2_fu_867       |    0    |    0    |    0    |
|          |        OP2_V_fu_871        |    0    |    0    |    0    |
|          |     tmp_126_cast_fu_889    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |     p_Result_18_fu_325     |    0    |    0    |    0    |
|          |       p_Val2_2_fu_347      |    0    |    0    |    0    |
|          |       tmp_102_fu_469       |    0    |    0    |    0    |
|          |       tmp_104_fu_546       |    0    |    0    |    0    |
|bitconcatenate|       tmp_106_fu_568       |    0    |    0    |    0    |
|          |       tmp_99_i_fu_702      |    0    |    0    |    0    |
|          |      tmp_111_i_fu_769      |    0    |    0    |    0    |
|          |      tmp_114_i_fu_802      |    0    |    0    |    0    |
|          |       tmp_110_fu_881       |    0    |    0    |    0    |
|          |     p_Result_19_fu_984     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |    p_Val2_2_cast_fu_355    |    0    |    0    |    0    |
|          |     tmp_98_cast_fu_373     |    0    |    0    |    0    |
|          |   sh_assign_1_cast_fu_385  |    0    |    0    |    0    |
|          |     tmp_100_cast_fu_403    |    0    |    0    |    0    |
|   sext   |        OP1_V_fu_465        |    0    |    0    |    0    |
|          |     tmp_111_cast_fu_477    |    0    |    0    |    0    |
|          |       OP1_V_1_fu_528       |    0    |    0    |    0    |
|          |       tmp_105_fu_554       |    0    |    0    |    0    |
|          |     tmp_119_cast_fu_576    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    34   |    0    |   2556  |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|    not_demorgan_reg_1207    |    1   |
|     p_Result_s_reg_1200     |    1   |
|      p_Val2_11_reg_1242     |   35   |
|      p_Val2_17_reg_1237     |    8   |
|      p_Val2_22_reg_1231     |    8   |
|      r_exp_V_3_reg_1220     |   13   |
|table_exp_Z1_array_1_reg_1226|    8   |
|table_f_Z2_array_V_s_reg_1257|    8   |
|table_f_Z3_array_V_2_reg_1252|    8   |
|table_f_Z3_array_V_s_reg_1247|    8   |
|       tmp_111_reg_1262      |    1   |
|       tmp_112_reg_1270      |    1   |
|       tmp_123_reg_1275      |    1   |
|      tmp_32_i_reg_1213      |    1   |
+-----------------------------+--------+
|            Total            |   102  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_215 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_228 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_228 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_253 |  p0  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   48   ||  6.656  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   34   |    -   |    0   |  2556  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    -   |   36   |
|  Register |    -   |    -   |   102  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   34   |    6   |   102  |  2592  |
+-----------+--------+--------+--------+--------+
