var areaJSON='{"columns":["", "ALUTs", "FFs", "RAMs", "DSPs", "MLABs", "Details"], "debug_enabled":"true", "type":"module", "total_percent":[4.62106, 2.24079, 2.48573, 4.86344, 1.64141], "total":[26033, 69871, 333, 65, 273], "name":"Kernel System", "max_resources":[1405440, 2810880, 6847, 3960, 70272], "children":[{"name":"Static Partition", "type":"partition", "children":[{"name":"Board interface", "type":"resource", "data":[13132, 20030, 112, 0, 0], "details":[{"type":"text", "text":"Platform interface logic."}]}]}, {"name":"Global interconnect", "type":"resource", "data":[4121, 5284, 0, 0, 0], "details":[{"type":"text", "text":"Global interconnect for 2 global loads and 1 global store. Reduce number of global loads and stores to simplify global interconnect."}, {"type":"brief", "text":"For 2 global loads and 1 global store."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Global Memory Interconnect", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#hnj1476724450050"}]}]}, {"name":"System description ROM", "type":"resource", "data":[2, 71, 2, 0, 0], "details":[{"type":"text", "text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program."}, {"type":"brief", "text":"Contains information for the host."}]}, {"name":"DotProduct", "compute_units":1, "type":"function", "total_percent":[2.5939, 1.01306, 1.58264, 3.19848, 1.64141], "total_kernel_resources":[8778, 44486, 219, 65, 273], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1463, 1467, 0, 0, 6], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Private Variable: \\n - \'i\' (dot_mx.cl:14)", "type":"resource", "data":[14, 73, 0, 0, 0], "debug":[[{"filename":"dot_mx.cl", "line":14}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth"}]}, {"name":"DotProduct.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[1, 165, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1, 131, 0, 0, 0]}, {"name":"dot_mx.cl:14", "type":"resource", "data":[0, 34, 0, 0, 0], "debug":[[{"filename":"dot_mx.cl", "line":14}]]}]}, {"name":"Feedback", "type":"resource", "data":[7, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[7, 2, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[9, 7, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"dot_mx.cl:12", "type":"resource", "data":[64, 0, 0, 0, 0], "debug":[[{"filename":"dot_mx.cl", "line":12}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[64, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"dot_mx.cl:14", "type":"resource", "data":[84, 1, 0, 0, 0], "debug":[[{"filename":"dot_mx.cl", "line":14}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[35, 1, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"DotProduct.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[1306, 9957, 100, 0, 48], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1306, 9925, 100, 0, 48]}, {"name":"dot_mx.cl:24", "type":"resource", "data":[0, 32, 0, 0, 0], "debug":[[{"filename":"dot_mx.cl", "line":24}]]}]}, {"name":"Feedback", "type":"resource", "data":[9, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"dot_mx.cl:14", "type":"resource", "data":[9, 7, 0, 0, 0], "debug":[[{"filename":"dot_mx.cl", "line":14}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[91, 151, 1, 0, 7], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"dot_mx.cl:14", "type":"resource", "data":[104, 0, 0, 0, 0], "debug":[[{"filename":"dot_mx.cl", "line":14}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":2, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"dot_mx.cl:21", "type":"resource", "data":[5248, 30964, 108, 64, 206], "debug":[[{"filename":"dot_mx.cl", "line":21}]], "children":[{"name":"Hardened Dot Product of Size 2", "type":"resource", "count":32, "data":[0, 0, 0, 64, 0]}, {"name":"Load", "type":"resource", "count":2, "data":[5248, 30964, 108, 0, 206], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"dot_mx.cl:24", "type":"resource", "data":[0, 0, 0, 1, 0], "debug":[[{"filename":"dot_mx.cl", "line":24}]], "children":[{"name":"Hardened Floating-Point Accumulator", "type":"resource", "count":1, "data":[0, 0, 0, 1, 0]}], "replace_name":"true"}]}]}, {"name":"DotProduct.B2", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"dot_mx.cl:29", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"dot_mx.cl", "line":29}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[56, 102, 0, 0, 5], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"dot_mx.cl:24", "type":"resource", "data":[26, 0, 0, 0, 0], "debug":[[{"filename":"dot_mx.cl", "line":24}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[26, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"dot_mx.cl:27", "type":"resource", "data":[291, 1582, 10, 0, 0], "debug":[[{"filename":"dot_mx.cl", "line":27}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[291, 1582, 10, 0, 0], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}]}]}]}]}';
var area_srcJSON='{"children":[{"children":[{"data":[13132,20030,112,0,0],"details":[{"text":"Platform interface logic.","type":"text"}],"name":"Board interface","type":"resource"}],"name":"Static Partition","type":"partition"},{"data":[4121,5284,0,0,0],"details":[{"text":"Global interconnect for 2 global loads and 1 global store. Reduce number of global loads and stores to simplify global interconnect.","type":"text"},{"text":"For 2 global loads and 1 global store.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Global Memory Interconnect","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#hnj1476724450050"}],"text":"See %L for more information","type":"text"}],"name":"Global interconnect","type":"resource"},{"data":[2,71,2,0,0],"details":[{"text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program.","type":"text"},{"text":"Contains information for the host.","type":"brief"}],"name":"System description ROM","type":"resource"},{"children":[{"data":[177,277,1,0,13],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1463,1467,0,0,6],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[14,73,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'i\' (dot_mx.cl:14)","type":"resource"},{"children":[{"count":2,"data":[1307,10056,100,0,48],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"}],"data":[1307,10056,100,0,48],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[0,34,0,0,0],"debug":[[{"filename":"dot_mx.cl","line":14}]],"name":"State","type":"resource"},{"count":2,"data":[35,1,0,0,0],"debug":[[{"filename":"dot_mx.cl","line":14}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"dot_mx.cl","line":14}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"dot_mx.cl","line":14}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"dot_mx.cl","line":14}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"dot_mx.cl","line":14}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"dot_mx.cl","line":14}]],"name":"33-bit Integer Compare","type":"resource"},{"count":2,"data":[27,0,0,0,0],"debug":[[{"filename":"dot_mx.cl","line":14}]],"name":"33-bit Select","type":"resource"}],"data":[188,35,0,0,0],"debug":[[{"filename":"dot_mx.cl","line":14}]],"name":"dot_mx.cl:14","type":"resource"},{"children":[{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"dot_mx.cl","line":12}]],"name":"32-bit Integer Add","type":"resource"}],"data":[64,0,0,0,0],"debug":[[{"filename":"dot_mx.cl","line":12}]],"name":"dot_mx.cl:12","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0,32,0,0,0],"debug":[[{"filename":"dot_mx.cl","line":24}]],"name":"State","type":"resource"},{"count":1,"data":[0,0,0,1,0],"debug":[[{"filename":"dot_mx.cl","line":24}]],"name":"Hardened Floating-Point Accumulator","type":"resource"},{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"dot_mx.cl","line":24}]],"name":"32-bit Select","type":"resource"}],"data":[26,32,0,1,0],"debug":[[{"filename":"dot_mx.cl","line":24}]],"name":"dot_mx.cl:24","type":"resource"},{"children":[{"count":32,"data":[0,0,0,64,0],"debug":[[{"filename":"dot_mx.cl","line":21}]],"name":"Hardened Dot Product of Size 2","type":"resource"},{"count":2,"data":[5248,30964,108,0,206],"debug":[[{"filename":"dot_mx.cl","line":21}]],"name":"Load","type":"resource"}],"data":[5248,30964,108,64,206],"debug":[[{"filename":"dot_mx.cl","line":21}]],"name":"dot_mx.cl:21","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[291,1582,10,0,0],"debug":[[{"filename":"dot_mx.cl","line":27}]],"name":"Store","type":"resource"}],"data":[291,1582,10,0,0],"debug":[[{"filename":"dot_mx.cl","line":27}]],"name":"dot_mx.cl:27","replace_name":"true","type":"resource"}],"compute_units":1,"data":[8778,44486,219,65,273],"debug":[[{"filename":"dot_mx.cl","line":14}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"DotProduct","total_kernel_resources":[8778,44486,219,65,273],"total_percent":[2.5939,1.01306,1.58264,3.19848,1.64141],"type":"function"}],"columns":["","ALUTs","FFs","RAMs","DSPs","MLABs","Details"],"data":[12901,49841,221,65,273],"debug_enabled":"true","max_resources":[1405440,2810880,6847,3960,70272],"name":"Kernel System","total":[26033,69871,333,65,273],"total_percent":[4.62106,2.24079,2.48573,4.86344,1.64141],"type":"module"}';
var mavJSON='{"nodes":[{"type":"kernel", "id":2, "name":"DotProduct", "children":[{"type":"bb", "id":3, "name":"DotProduct.B0", "details":[{"type":"table", "Latency":"10"}]}, {"type":"bb", "id":4, "name":"DotProduct.B1", "children":[{"type":"inst", "id":6, "name":"Load", "debug":[[{"filename":"dot_mx.cl", "line":21}]], "details":[{"type":"table", "Width":"2048 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"10", "Latency":"313", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":7, "name":"Load", "debug":[[{"filename":"dot_mx.cl", "line":21}]], "details":[{"type":"table", "Width":"2048 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"10", "Latency":"313", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":9, "name":"Loop Input", "debug":[[{"filename":"dot_mx.cl", "line":14}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"10"}]}, {"type":"inst", "id":10, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"524", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"524", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":5, "name":"DotProduct.B2", "children":[{"type":"inst", "id":8, "name":"Store", "debug":[[{"filename":"dot_mx.cl", "line":27}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"5", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":11, "name":"Begin", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}, {"type":"inst", "id":12, "name":"End", "details":[{"type":"table", "Start Cycle":"6", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"6"}]}]}, {"type":"memtype", "id":1, "name":"Global Memory", "children":[{"type":"memsys", "id":13, "name":"HBM2", "details":[{"type":"table", "Number of banks":"1"}]}, {"type":"memsys", "id":14, "name":"HBM1", "details":[{"type":"table", "Number of banks":"1"}]}, {"type":"memsys", "id":15, "name":"HBM3", "details":[{"type":"table", "Number of banks":"1"}]}]}], "links":[{"from":10, "to":9}, {"from":3, "to":9}, {"from":6, "to":10}, {"from":7, "to":10}, {"from":10, "to":11}, {"from":8, "to":12}, {"from":9, "to":6}, {"from":9, "to":7}, {"from":11, "to":8}, {"from":13, "to":7}, {"from":14, "to":6}, {"from":8, "to":15}]}';
var loopsJSON='{"columns":["", "Pipelined", "II", "Speculated iterations", "Details"], "children":[{"name":"Kernel: DotProduct", "data":["", "", ""], "debug":[[{"filename":"dot_mx.cl", "line":3}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: DotProduct.B1"}, {"type":"text", "text":"Use the %L report to view more details", "links":[{"view":"Fmax II Report"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"DotProduct.B1", "data":["Yes", "~1", "0"], "debug":[[{"filename":"dot_mx.cl", "line":14}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: disabled."}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"dot_mx.cl", "line":"21"}]}, {"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"dot_mx.cl", "line":"21"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"dot_mx.cl", "line":19}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}]}';
var fmax_iiJSON='{"basicblocks":{"DotProduct.B0":{"name":"DotProduct.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":10, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "DotProduct.B1":{"name":"DotProduct.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"432.0", "achieved_ii":1, "latency":524, "max_interleaving":1, "is_fmax_bottleneck":"Yes", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":1, "details":[{"type":"text", "text":"Variable on loop carried feedback path"}], "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"dot_mx.cl", "line":"14"}]}]}}, "DotProduct.B2":{"name":"DotProduct.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":6, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}}, "functions":{"DotProduct":{"debug":[{"filename":"dot_mx.cl", "line":3}], "loop_hierachy":{"DotProduct__no_loop":["DotProduct.B0", "DotProduct.B2"], "DotProduct.B1":["DotProduct.B1"]}}}}';
var summaryJSON='{"performanceSummary":{"name":"Kernel Summary", "columns":["Kernel Name", "Kernel Type", "Autorun", "Workgroup Size", "# Compute Units", "Hyper-Optimized Handshaking"], "children":[{"name":"DotProduct", "data":["Single work-item", "No", [1, 1, 1], 1, "Off"], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}, {"type":"text", "text":"Hyper-optimized handshaking disabled due to loop orchestration compiler optimization being disabled in loop DotProduct.B1."}], "debug":[[{"filename":"dot_mx.cl", "line":3}]]}]}, "estimatedResources":{"name":"Estimated Resource Usage", "columns":["Kernel Name", "ALUTs ", "FFs  ", "RAMs ", "DSPs ", "MLABs"], "children":[{"name":"DotProduct", "data":[8778, 44486, 219, 65, 273], "debug":[[{"filename":"dot_mx.cl", "line":3}]]}, {"name":"Global Interconnect", "classes":["summary-highlight", "nohover"], "data":[4121, 5284, 0, 0, 0]}, {"name":"Board Interface", "classes":["summary-highlight", "nohover"], "data":[13132, 20030, 112, 0, 0]}, {"name":"System description ROM", "classes":["summary-highlight", "nohover"], "data":[2, 71, 2, 0, 0]}, {"name":"Total", "classes":["summary-highlight", "nohover"], "data":[26033, 69871, 333, 65, 273], "data_percent":[1.8523, 2.48573, 4.86344, 1.64141]}, {"name":"Available", "classes":["summary-highlight", "nohover"], "data":[1405440, 2810880, 6847, 3960, 0]}]}, "compileWarnings":{"name":"Compile Warnings", "children":[]}}';
var infoJSON='{"name":"Info","rows":[{"classes":["info-table"],"data":["dot_mx"],"name":"Project Name"},{"data":["Stratix 10, 1SM21BHU2F53E2VGS1, s10mx_ref:s10mx_hbm_es"],"name":"Target Family, Device, Board"},{"data":["19.4.0 Build 64"],"name":"AOC Version"},{"data":["19.4.0 Build 64 Pro"],"name":"Quartus Version"},{"data":["aoc -profile=all -report -v dot_mx.cl"],"name":"Command"},{"data":["Tue Sep 22 12:01:56 2020"],"name":"Reports Generated At"}]}';
var warningsJSON='{"rows":[{"debug":[[{"filename":"dot_mx.cl","line":3}]],"details":["Compiler Warning: dot_mx.cl:3: declaring global argument \'Z\' with no \'restrict\' may lead to low performance for kernel \'DotProduct\'"],"name":"dot_mx.cl:3: declaring global argument \'Z\' with no \'restrict\' may lead to low performance for kernel \'DotProduct\'"}]}';
var quartusJSON='{"quartusFitClockSummary":{"children":[{"details":[{"text":"This section contains a summary of the area and f<sub>MAX</sub> data generated by compiling the kernels through Quartus. \\nTo generate the data, run a Quartus compile on the project created for this design. \\nTo run the Quartus compile, please run command without flag -c, -rtl or -march=emulator","type":"text"}],"name":"Run Quartus compile to populate this section. See details for more information."}],"name":"Quartus Fit Summary"}}';
var fileJSON=[{"path":"/home/angelica/Documents/exm_MX/benchmark/DOT/dot_mx.cl", "name":"dot_mx.cl", "has_active_debug_locs":false, "absName":"/home/angelica/Documents/exm_MX/benchmark/DOT/dot_mx.cl", "content":"#define W 64\012\012__kernel void DotProduct(\012                        __global __attribute((buffer_location(\"HBM1\"))) float* restrict X_vector,\012                        __global __attribute((buffer_location(\"HBM2\"))) float* restrict Y_vector,\012                        __global __attribute((buffer_location(\"HBM3\"))) float* Z,\012                        int N)\012{\012		float acc_o=0;\012\012//        const int outer_loop_limit=1+(int)((N-1)/W); //ceiling\012        const int outer_loop_limit=1+(int)((N-1)/W); //ceiling\012        //Strip mine the computation loop to exploit unrolling\012        for(int i=0; i<outer_loop_limit; i++)\012        {\012\012            float acc_i=0;\012            #pragma unroll\012            for(int j=0;j<W;j++)\012            {\012				acc_i+= X_vector[j+i*W] * Y_vector[j+i*W];\012\012            }\012                acc_o+=acc_i;\012        }\012    //write to the sink\012    Z[0]=acc_o;\012\012}\012"}];