static void F_1 ( T_1 V_1 , int V_2 , T_1 V_3 ,\r\nT_1 V_4 , T_1 V_5 )\r\n{\r\nT_1 V_6 ;\r\nV_6 = ( ( V_3 << V_7 ) |\r\n( ( V_2 & V_8 ) << V_9 ) |\r\n( V_1 << V_10 ) |\r\nV_11 |\r\nV_5 |\r\nV_4 ) ;\r\nF_2 ( V_6 , V_12 ) ;\r\nF_2 ( V_6 | V_13 , V_12 ) ;\r\nF_2 ( V_6 | V_13 | V_14 ,\r\nV_12 ) ;\r\n}\r\nstatic void F_3 ( T_1 V_15 , T_1 V_16 )\r\n{\r\nT_1 V_17 ;\r\nV_17 = F_4 ( V_18 ) ;\r\nV_17 |= V_15 ;\r\nV_17 &= ~ V_16 ;\r\nF_2 ( V_17 , V_18 ) ;\r\n}\r\nstatic void F_5 ( void )\r\n{\r\nT_1 V_19 ;\r\nenum V_20 V_20 ;\r\nunsigned long V_21 ;\r\nF_6 ( & V_22 , V_21 ) ;\r\nV_23 ++ ;\r\nif ( V_23 != 1 ) {\r\nF_7 ( & V_22 , V_21 ) ;\r\nreturn;\r\n}\r\nV_20 = F_8 () ;\r\nswitch ( V_20 ) {\r\ncase V_24 :\r\nF_1 ( 0x0000 , - 15 , 0x02 , 0 , 0 ) ;\r\nV_19 = V_25 |\r\nV_26 ;\r\nbreak;\r\ncase V_27 :\r\ncase V_28 :\r\nF_3 ( 0 , V_29 ) ;\r\nF_1 ( 0x8000 , - 14 , 0x03 , V_30 ,\r\nV_31 ) ;\r\nV_19 = V_25 |\r\nV_26 ;\r\nbreak;\r\ncase V_32 :\r\nF_1 ( 0x0000 , - 15 , 0x02 , V_30 ,\r\nV_31 ) ;\r\nswitch ( F_9 () ) {\r\ncase V_33 :\r\nbreak;\r\ncase V_34 :\r\nF_3 ( V_35 |\r\nV_36 |\r\nV_37 |\r\nV_38 , 0 ) ;\r\nbreak;\r\ndefault:\r\nF_3 ( V_35 |\r\nV_36 , 0 ) ;\r\nbreak;\r\n}\r\nV_19 = V_39 |\r\nV_25 |\r\nV_26 ;\r\nbreak;\r\ncase V_40 :\r\nF_1 ( 0x8000 , - 14 , 0x03 , V_30 ,\r\nV_31 ) ;\r\nV_19 = V_39 |\r\nV_25 |\r\nV_26 ;\r\nbreak;\r\ndefault:\r\nF_10 ( L_1 , V_20 ) ;\r\nV_19 = 0 ;\r\nbreak;\r\n}\r\nF_2 ( 0 , V_41 ) ;\r\nF_2 ( V_19 , V_42 ) ;\r\nF_2 ( V_43 , V_44 ) ;\r\nF_2 ( V_45 , V_46 ) ;\r\nF_2 ( V_47 , V_48 ) ;\r\nF_7 ( & V_22 , V_21 ) ;\r\n}\r\nstatic void F_11 ( void )\r\n{\r\nunsigned long V_21 ;\r\nF_6 ( & V_22 , V_21 ) ;\r\nV_23 -- ;\r\nif ( V_23 == 0 )\r\nF_2 ( V_49 , V_41 ) ;\r\nF_7 ( & V_22 , V_21 ) ;\r\n}\r\nvoid F_12 ()\r\n{\r\nF_5 () ;\r\n}\r\nvoid F_13 ()\r\n{\r\nF_5 () ;\r\n}\r\nvoid F_14 ()\r\n{\r\nF_11 () ;\r\n}\r\nvoid F_15 ()\r\n{\r\nF_11 () ;\r\n}\r\nint T_2 F_16 ( struct V_50 * * V_51 ,\r\nstruct V_50 * * V_52 )\r\n{\r\n* V_51 = & V_53 ;\r\nV_54 [ 0 ] . V_55 = F_17 ( V_56 ) ;\r\nV_54 [ 0 ] . V_57 += V_54 [ 0 ] . V_55 ;\r\n* V_52 = & V_58 ;\r\nV_59 [ 0 ] . V_55 = F_17 ( V_60 ) ;\r\nV_59 [ 0 ] . V_57 += V_59 [ 0 ] . V_55 ;\r\nreturn 0 ;\r\n}
