-- Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
-- Date        : Thu Mar 18 12:19:12 2021
-- Host        : Chaim running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_cnn_2d_conv_d4x4_k3x3_0_0_sim_netlist.vhdl
-- Design      : design_1_cnn_2d_conv_d4x4_k3x3_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg484-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_bkb_MulnS_0 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \int_kernelData_8_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_56_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_bkb_MulnS_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_bkb_MulnS_0 is
  signal \a_reg0_reg_n_0_[17]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[18]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[19]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[20]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[21]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[22]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[23]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[24]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[25]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[26]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[27]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[28]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[29]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[30]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[31]\ : STD_LOGIC;
  signal buff0_reg_n_100 : STD_LOGIC;
  signal buff0_reg_n_101 : STD_LOGIC;
  signal buff0_reg_n_102 : STD_LOGIC;
  signal buff0_reg_n_103 : STD_LOGIC;
  signal buff0_reg_n_104 : STD_LOGIC;
  signal buff0_reg_n_105 : STD_LOGIC;
  signal buff0_reg_n_106 : STD_LOGIC;
  signal buff0_reg_n_107 : STD_LOGIC;
  signal buff0_reg_n_108 : STD_LOGIC;
  signal buff0_reg_n_109 : STD_LOGIC;
  signal buff0_reg_n_110 : STD_LOGIC;
  signal buff0_reg_n_111 : STD_LOGIC;
  signal buff0_reg_n_112 : STD_LOGIC;
  signal buff0_reg_n_113 : STD_LOGIC;
  signal buff0_reg_n_114 : STD_LOGIC;
  signal buff0_reg_n_115 : STD_LOGIC;
  signal buff0_reg_n_116 : STD_LOGIC;
  signal buff0_reg_n_117 : STD_LOGIC;
  signal buff0_reg_n_118 : STD_LOGIC;
  signal buff0_reg_n_119 : STD_LOGIC;
  signal buff0_reg_n_120 : STD_LOGIC;
  signal buff0_reg_n_121 : STD_LOGIC;
  signal buff0_reg_n_122 : STD_LOGIC;
  signal buff0_reg_n_123 : STD_LOGIC;
  signal buff0_reg_n_124 : STD_LOGIC;
  signal buff0_reg_n_125 : STD_LOGIC;
  signal buff0_reg_n_126 : STD_LOGIC;
  signal buff0_reg_n_127 : STD_LOGIC;
  signal buff0_reg_n_128 : STD_LOGIC;
  signal buff0_reg_n_129 : STD_LOGIC;
  signal buff0_reg_n_130 : STD_LOGIC;
  signal buff0_reg_n_131 : STD_LOGIC;
  signal buff0_reg_n_132 : STD_LOGIC;
  signal buff0_reg_n_133 : STD_LOGIC;
  signal buff0_reg_n_134 : STD_LOGIC;
  signal buff0_reg_n_135 : STD_LOGIC;
  signal buff0_reg_n_136 : STD_LOGIC;
  signal buff0_reg_n_137 : STD_LOGIC;
  signal buff0_reg_n_138 : STD_LOGIC;
  signal buff0_reg_n_139 : STD_LOGIC;
  signal buff0_reg_n_140 : STD_LOGIC;
  signal buff0_reg_n_141 : STD_LOGIC;
  signal buff0_reg_n_142 : STD_LOGIC;
  signal buff0_reg_n_143 : STD_LOGIC;
  signal buff0_reg_n_144 : STD_LOGIC;
  signal buff0_reg_n_145 : STD_LOGIC;
  signal buff0_reg_n_146 : STD_LOGIC;
  signal buff0_reg_n_147 : STD_LOGIC;
  signal buff0_reg_n_148 : STD_LOGIC;
  signal buff0_reg_n_149 : STD_LOGIC;
  signal buff0_reg_n_150 : STD_LOGIC;
  signal buff0_reg_n_151 : STD_LOGIC;
  signal buff0_reg_n_152 : STD_LOGIC;
  signal buff0_reg_n_153 : STD_LOGIC;
  signal buff0_reg_n_24 : STD_LOGIC;
  signal buff0_reg_n_25 : STD_LOGIC;
  signal buff0_reg_n_26 : STD_LOGIC;
  signal buff0_reg_n_27 : STD_LOGIC;
  signal buff0_reg_n_28 : STD_LOGIC;
  signal buff0_reg_n_29 : STD_LOGIC;
  signal buff0_reg_n_30 : STD_LOGIC;
  signal buff0_reg_n_31 : STD_LOGIC;
  signal buff0_reg_n_32 : STD_LOGIC;
  signal buff0_reg_n_33 : STD_LOGIC;
  signal buff0_reg_n_34 : STD_LOGIC;
  signal buff0_reg_n_35 : STD_LOGIC;
  signal buff0_reg_n_36 : STD_LOGIC;
  signal buff0_reg_n_37 : STD_LOGIC;
  signal buff0_reg_n_38 : STD_LOGIC;
  signal buff0_reg_n_39 : STD_LOGIC;
  signal buff0_reg_n_40 : STD_LOGIC;
  signal buff0_reg_n_41 : STD_LOGIC;
  signal buff0_reg_n_42 : STD_LOGIC;
  signal buff0_reg_n_43 : STD_LOGIC;
  signal buff0_reg_n_44 : STD_LOGIC;
  signal buff0_reg_n_45 : STD_LOGIC;
  signal buff0_reg_n_46 : STD_LOGIC;
  signal buff0_reg_n_47 : STD_LOGIC;
  signal buff0_reg_n_48 : STD_LOGIC;
  signal buff0_reg_n_49 : STD_LOGIC;
  signal buff0_reg_n_50 : STD_LOGIC;
  signal buff0_reg_n_51 : STD_LOGIC;
  signal buff0_reg_n_52 : STD_LOGIC;
  signal buff0_reg_n_53 : STD_LOGIC;
  signal buff0_reg_n_58 : STD_LOGIC;
  signal buff0_reg_n_59 : STD_LOGIC;
  signal buff0_reg_n_60 : STD_LOGIC;
  signal buff0_reg_n_61 : STD_LOGIC;
  signal buff0_reg_n_62 : STD_LOGIC;
  signal buff0_reg_n_63 : STD_LOGIC;
  signal buff0_reg_n_64 : STD_LOGIC;
  signal buff0_reg_n_65 : STD_LOGIC;
  signal buff0_reg_n_66 : STD_LOGIC;
  signal buff0_reg_n_67 : STD_LOGIC;
  signal buff0_reg_n_68 : STD_LOGIC;
  signal buff0_reg_n_69 : STD_LOGIC;
  signal buff0_reg_n_70 : STD_LOGIC;
  signal buff0_reg_n_71 : STD_LOGIC;
  signal buff0_reg_n_72 : STD_LOGIC;
  signal buff0_reg_n_73 : STD_LOGIC;
  signal buff0_reg_n_74 : STD_LOGIC;
  signal buff0_reg_n_75 : STD_LOGIC;
  signal buff0_reg_n_76 : STD_LOGIC;
  signal buff0_reg_n_77 : STD_LOGIC;
  signal buff0_reg_n_78 : STD_LOGIC;
  signal buff0_reg_n_79 : STD_LOGIC;
  signal buff0_reg_n_80 : STD_LOGIC;
  signal buff0_reg_n_81 : STD_LOGIC;
  signal buff0_reg_n_82 : STD_LOGIC;
  signal buff0_reg_n_83 : STD_LOGIC;
  signal buff0_reg_n_84 : STD_LOGIC;
  signal buff0_reg_n_85 : STD_LOGIC;
  signal buff0_reg_n_86 : STD_LOGIC;
  signal buff0_reg_n_87 : STD_LOGIC;
  signal buff0_reg_n_88 : STD_LOGIC;
  signal buff0_reg_n_89 : STD_LOGIC;
  signal buff0_reg_n_90 : STD_LOGIC;
  signal buff0_reg_n_91 : STD_LOGIC;
  signal buff0_reg_n_92 : STD_LOGIC;
  signal buff0_reg_n_93 : STD_LOGIC;
  signal buff0_reg_n_94 : STD_LOGIC;
  signal buff0_reg_n_95 : STD_LOGIC;
  signal buff0_reg_n_96 : STD_LOGIC;
  signal buff0_reg_n_97 : STD_LOGIC;
  signal buff0_reg_n_98 : STD_LOGIC;
  signal buff0_reg_n_99 : STD_LOGIC;
  signal \buff1_reg__0_n_106\ : STD_LOGIC;
  signal \buff1_reg__0_n_107\ : STD_LOGIC;
  signal \buff1_reg__0_n_108\ : STD_LOGIC;
  signal \buff1_reg__0_n_109\ : STD_LOGIC;
  signal \buff1_reg__0_n_110\ : STD_LOGIC;
  signal \buff1_reg__0_n_111\ : STD_LOGIC;
  signal \buff1_reg__0_n_112\ : STD_LOGIC;
  signal \buff1_reg__0_n_113\ : STD_LOGIC;
  signal \buff1_reg__0_n_114\ : STD_LOGIC;
  signal \buff1_reg__0_n_115\ : STD_LOGIC;
  signal \buff1_reg__0_n_116\ : STD_LOGIC;
  signal \buff1_reg__0_n_117\ : STD_LOGIC;
  signal \buff1_reg__0_n_118\ : STD_LOGIC;
  signal \buff1_reg__0_n_119\ : STD_LOGIC;
  signal \buff1_reg__0_n_120\ : STD_LOGIC;
  signal \buff1_reg__0_n_121\ : STD_LOGIC;
  signal \buff1_reg__0_n_122\ : STD_LOGIC;
  signal \buff1_reg__0_n_123\ : STD_LOGIC;
  signal \buff1_reg__0_n_124\ : STD_LOGIC;
  signal \buff1_reg__0_n_125\ : STD_LOGIC;
  signal \buff1_reg__0_n_126\ : STD_LOGIC;
  signal \buff1_reg__0_n_127\ : STD_LOGIC;
  signal \buff1_reg__0_n_128\ : STD_LOGIC;
  signal \buff1_reg__0_n_129\ : STD_LOGIC;
  signal \buff1_reg__0_n_130\ : STD_LOGIC;
  signal \buff1_reg__0_n_131\ : STD_LOGIC;
  signal \buff1_reg__0_n_132\ : STD_LOGIC;
  signal \buff1_reg__0_n_133\ : STD_LOGIC;
  signal \buff1_reg__0_n_134\ : STD_LOGIC;
  signal \buff1_reg__0_n_135\ : STD_LOGIC;
  signal \buff1_reg__0_n_136\ : STD_LOGIC;
  signal \buff1_reg__0_n_137\ : STD_LOGIC;
  signal \buff1_reg__0_n_138\ : STD_LOGIC;
  signal \buff1_reg__0_n_139\ : STD_LOGIC;
  signal \buff1_reg__0_n_140\ : STD_LOGIC;
  signal \buff1_reg__0_n_141\ : STD_LOGIC;
  signal \buff1_reg__0_n_142\ : STD_LOGIC;
  signal \buff1_reg__0_n_143\ : STD_LOGIC;
  signal \buff1_reg__0_n_144\ : STD_LOGIC;
  signal \buff1_reg__0_n_145\ : STD_LOGIC;
  signal \buff1_reg__0_n_146\ : STD_LOGIC;
  signal \buff1_reg__0_n_147\ : STD_LOGIC;
  signal \buff1_reg__0_n_148\ : STD_LOGIC;
  signal \buff1_reg__0_n_149\ : STD_LOGIC;
  signal \buff1_reg__0_n_150\ : STD_LOGIC;
  signal \buff1_reg__0_n_151\ : STD_LOGIC;
  signal \buff1_reg__0_n_152\ : STD_LOGIC;
  signal \buff1_reg__0_n_153\ : STD_LOGIC;
  signal \buff2_reg__0_n_100\ : STD_LOGIC;
  signal \buff2_reg__0_n_101\ : STD_LOGIC;
  signal \buff2_reg__0_n_102\ : STD_LOGIC;
  signal \buff2_reg__0_n_103\ : STD_LOGIC;
  signal \buff2_reg__0_n_104\ : STD_LOGIC;
  signal \buff2_reg__0_n_105\ : STD_LOGIC;
  signal \buff2_reg__0_n_58\ : STD_LOGIC;
  signal \buff2_reg__0_n_59\ : STD_LOGIC;
  signal \buff2_reg__0_n_60\ : STD_LOGIC;
  signal \buff2_reg__0_n_61\ : STD_LOGIC;
  signal \buff2_reg__0_n_62\ : STD_LOGIC;
  signal \buff2_reg__0_n_63\ : STD_LOGIC;
  signal \buff2_reg__0_n_64\ : STD_LOGIC;
  signal \buff2_reg__0_n_65\ : STD_LOGIC;
  signal \buff2_reg__0_n_66\ : STD_LOGIC;
  signal \buff2_reg__0_n_67\ : STD_LOGIC;
  signal \buff2_reg__0_n_68\ : STD_LOGIC;
  signal \buff2_reg__0_n_69\ : STD_LOGIC;
  signal \buff2_reg__0_n_70\ : STD_LOGIC;
  signal \buff2_reg__0_n_71\ : STD_LOGIC;
  signal \buff2_reg__0_n_72\ : STD_LOGIC;
  signal \buff2_reg__0_n_73\ : STD_LOGIC;
  signal \buff2_reg__0_n_74\ : STD_LOGIC;
  signal \buff2_reg__0_n_75\ : STD_LOGIC;
  signal \buff2_reg__0_n_76\ : STD_LOGIC;
  signal \buff2_reg__0_n_77\ : STD_LOGIC;
  signal \buff2_reg__0_n_78\ : STD_LOGIC;
  signal \buff2_reg__0_n_79\ : STD_LOGIC;
  signal \buff2_reg__0_n_80\ : STD_LOGIC;
  signal \buff2_reg__0_n_81\ : STD_LOGIC;
  signal \buff2_reg__0_n_82\ : STD_LOGIC;
  signal \buff2_reg__0_n_83\ : STD_LOGIC;
  signal \buff2_reg__0_n_84\ : STD_LOGIC;
  signal \buff2_reg__0_n_85\ : STD_LOGIC;
  signal \buff2_reg__0_n_86\ : STD_LOGIC;
  signal \buff2_reg__0_n_87\ : STD_LOGIC;
  signal \buff2_reg__0_n_88\ : STD_LOGIC;
  signal \buff2_reg__0_n_89\ : STD_LOGIC;
  signal \buff2_reg__0_n_90\ : STD_LOGIC;
  signal \buff2_reg__0_n_91\ : STD_LOGIC;
  signal \buff2_reg__0_n_92\ : STD_LOGIC;
  signal \buff2_reg__0_n_93\ : STD_LOGIC;
  signal \buff2_reg__0_n_94\ : STD_LOGIC;
  signal \buff2_reg__0_n_95\ : STD_LOGIC;
  signal \buff2_reg__0_n_96\ : STD_LOGIC;
  signal \buff2_reg__0_n_97\ : STD_LOGIC;
  signal \buff2_reg__0_n_98\ : STD_LOGIC;
  signal \buff2_reg__0_n_99\ : STD_LOGIC;
  signal NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff0_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff1_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff1_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff1_reg__0_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff2_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff2_reg__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \buff3_reg[0]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U8/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg ";
  attribute srl_name : string;
  attribute srl_name of \buff3_reg[0]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U8/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg[0]_srl3 ";
  attribute srl_bus_name of \buff3_reg[10]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U8/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[10]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U8/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg[10]_srl3 ";
  attribute srl_bus_name of \buff3_reg[11]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U8/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[11]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U8/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg[11]_srl3 ";
  attribute srl_bus_name of \buff3_reg[12]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U8/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[12]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U8/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg[12]_srl3 ";
  attribute srl_bus_name of \buff3_reg[13]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U8/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[13]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U8/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg[13]_srl3 ";
  attribute srl_bus_name of \buff3_reg[14]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U8/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[14]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U8/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg[14]_srl3 ";
  attribute srl_bus_name of \buff3_reg[15]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U8/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[15]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U8/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg[15]_srl3 ";
  attribute srl_bus_name of \buff3_reg[16]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U8/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[16]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U8/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg[16]_srl3 ";
  attribute srl_bus_name of \buff3_reg[1]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U8/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[1]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U8/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg[1]_srl3 ";
  attribute srl_bus_name of \buff3_reg[2]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U8/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[2]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U8/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg[2]_srl3 ";
  attribute srl_bus_name of \buff3_reg[3]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U8/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[3]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U8/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg[3]_srl3 ";
  attribute srl_bus_name of \buff3_reg[4]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U8/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[4]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U8/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg[4]_srl3 ";
  attribute srl_bus_name of \buff3_reg[5]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U8/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[5]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U8/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg[5]_srl3 ";
  attribute srl_bus_name of \buff3_reg[6]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U8/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[6]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U8/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg[6]_srl3 ";
  attribute srl_bus_name of \buff3_reg[7]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U8/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[7]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U8/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg[7]_srl3 ";
  attribute srl_bus_name of \buff3_reg[8]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U8/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[8]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U8/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg[8]_srl3 ";
  attribute srl_bus_name of \buff3_reg[9]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U8/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[9]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U8/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg[9]_srl3 ";
begin
\a_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \int_kernelData_8_reg[31]\(17),
      Q => \a_reg0_reg_n_0_[17]\,
      R => '0'
    );
\a_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \int_kernelData_8_reg[31]\(18),
      Q => \a_reg0_reg_n_0_[18]\,
      R => '0'
    );
\a_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \int_kernelData_8_reg[31]\(19),
      Q => \a_reg0_reg_n_0_[19]\,
      R => '0'
    );
\a_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \int_kernelData_8_reg[31]\(20),
      Q => \a_reg0_reg_n_0_[20]\,
      R => '0'
    );
\a_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \int_kernelData_8_reg[31]\(21),
      Q => \a_reg0_reg_n_0_[21]\,
      R => '0'
    );
\a_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \int_kernelData_8_reg[31]\(22),
      Q => \a_reg0_reg_n_0_[22]\,
      R => '0'
    );
\a_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \int_kernelData_8_reg[31]\(23),
      Q => \a_reg0_reg_n_0_[23]\,
      R => '0'
    );
\a_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \int_kernelData_8_reg[31]\(24),
      Q => \a_reg0_reg_n_0_[24]\,
      R => '0'
    );
\a_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \int_kernelData_8_reg[31]\(25),
      Q => \a_reg0_reg_n_0_[25]\,
      R => '0'
    );
\a_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \int_kernelData_8_reg[31]\(26),
      Q => \a_reg0_reg_n_0_[26]\,
      R => '0'
    );
\a_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \int_kernelData_8_reg[31]\(27),
      Q => \a_reg0_reg_n_0_[27]\,
      R => '0'
    );
\a_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \int_kernelData_8_reg[31]\(28),
      Q => \a_reg0_reg_n_0_[28]\,
      R => '0'
    );
\a_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \int_kernelData_8_reg[31]\(29),
      Q => \a_reg0_reg_n_0_[29]\,
      R => '0'
    );
\a_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \int_kernelData_8_reg[31]\(30),
      Q => \a_reg0_reg_n_0_[30]\,
      R => '0'
    );
\a_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \int_kernelData_8_reg[31]\(31),
      Q => \a_reg0_reg_n_0_[31]\,
      R => '0'
    );
buff0_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \int_kernelData_8_reg[31]\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29) => buff0_reg_n_24,
      ACOUT(28) => buff0_reg_n_25,
      ACOUT(27) => buff0_reg_n_26,
      ACOUT(26) => buff0_reg_n_27,
      ACOUT(25) => buff0_reg_n_28,
      ACOUT(24) => buff0_reg_n_29,
      ACOUT(23) => buff0_reg_n_30,
      ACOUT(22) => buff0_reg_n_31,
      ACOUT(21) => buff0_reg_n_32,
      ACOUT(20) => buff0_reg_n_33,
      ACOUT(19) => buff0_reg_n_34,
      ACOUT(18) => buff0_reg_n_35,
      ACOUT(17) => buff0_reg_n_36,
      ACOUT(16) => buff0_reg_n_37,
      ACOUT(15) => buff0_reg_n_38,
      ACOUT(14) => buff0_reg_n_39,
      ACOUT(13) => buff0_reg_n_40,
      ACOUT(12) => buff0_reg_n_41,
      ACOUT(11) => buff0_reg_n_42,
      ACOUT(10) => buff0_reg_n_43,
      ACOUT(9) => buff0_reg_n_44,
      ACOUT(8) => buff0_reg_n_45,
      ACOUT(7) => buff0_reg_n_46,
      ACOUT(6) => buff0_reg_n_47,
      ACOUT(5) => buff0_reg_n_48,
      ACOUT(4) => buff0_reg_n_49,
      ACOUT(3) => buff0_reg_n_50,
      ACOUT(2) => buff0_reg_n_51,
      ACOUT(1) => buff0_reg_n_52,
      ACOUT(0) => buff0_reg_n_53,
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => Q(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff0_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff0_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => p_56_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_56_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_56_in,
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_buff0_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff0_reg_n_58,
      P(46) => buff0_reg_n_59,
      P(45) => buff0_reg_n_60,
      P(44) => buff0_reg_n_61,
      P(43) => buff0_reg_n_62,
      P(42) => buff0_reg_n_63,
      P(41) => buff0_reg_n_64,
      P(40) => buff0_reg_n_65,
      P(39) => buff0_reg_n_66,
      P(38) => buff0_reg_n_67,
      P(37) => buff0_reg_n_68,
      P(36) => buff0_reg_n_69,
      P(35) => buff0_reg_n_70,
      P(34) => buff0_reg_n_71,
      P(33) => buff0_reg_n_72,
      P(32) => buff0_reg_n_73,
      P(31) => buff0_reg_n_74,
      P(30) => buff0_reg_n_75,
      P(29) => buff0_reg_n_76,
      P(28) => buff0_reg_n_77,
      P(27) => buff0_reg_n_78,
      P(26) => buff0_reg_n_79,
      P(25) => buff0_reg_n_80,
      P(24) => buff0_reg_n_81,
      P(23) => buff0_reg_n_82,
      P(22) => buff0_reg_n_83,
      P(21) => buff0_reg_n_84,
      P(20) => buff0_reg_n_85,
      P(19) => buff0_reg_n_86,
      P(18) => buff0_reg_n_87,
      P(17) => buff0_reg_n_88,
      P(16) => buff0_reg_n_89,
      P(15) => buff0_reg_n_90,
      P(14) => buff0_reg_n_91,
      P(13) => buff0_reg_n_92,
      P(12) => buff0_reg_n_93,
      P(11) => buff0_reg_n_94,
      P(10) => buff0_reg_n_95,
      P(9) => buff0_reg_n_96,
      P(8) => buff0_reg_n_97,
      P(7) => buff0_reg_n_98,
      P(6) => buff0_reg_n_99,
      P(5) => buff0_reg_n_100,
      P(4) => buff0_reg_n_101,
      P(3) => buff0_reg_n_102,
      P(2) => buff0_reg_n_103,
      P(1) => buff0_reg_n_104,
      P(0) => buff0_reg_n_105,
      PATTERNBDETECT => NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff0_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => buff0_reg_n_106,
      PCOUT(46) => buff0_reg_n_107,
      PCOUT(45) => buff0_reg_n_108,
      PCOUT(44) => buff0_reg_n_109,
      PCOUT(43) => buff0_reg_n_110,
      PCOUT(42) => buff0_reg_n_111,
      PCOUT(41) => buff0_reg_n_112,
      PCOUT(40) => buff0_reg_n_113,
      PCOUT(39) => buff0_reg_n_114,
      PCOUT(38) => buff0_reg_n_115,
      PCOUT(37) => buff0_reg_n_116,
      PCOUT(36) => buff0_reg_n_117,
      PCOUT(35) => buff0_reg_n_118,
      PCOUT(34) => buff0_reg_n_119,
      PCOUT(33) => buff0_reg_n_120,
      PCOUT(32) => buff0_reg_n_121,
      PCOUT(31) => buff0_reg_n_122,
      PCOUT(30) => buff0_reg_n_123,
      PCOUT(29) => buff0_reg_n_124,
      PCOUT(28) => buff0_reg_n_125,
      PCOUT(27) => buff0_reg_n_126,
      PCOUT(26) => buff0_reg_n_127,
      PCOUT(25) => buff0_reg_n_128,
      PCOUT(24) => buff0_reg_n_129,
      PCOUT(23) => buff0_reg_n_130,
      PCOUT(22) => buff0_reg_n_131,
      PCOUT(21) => buff0_reg_n_132,
      PCOUT(20) => buff0_reg_n_133,
      PCOUT(19) => buff0_reg_n_134,
      PCOUT(18) => buff0_reg_n_135,
      PCOUT(17) => buff0_reg_n_136,
      PCOUT(16) => buff0_reg_n_137,
      PCOUT(15) => buff0_reg_n_138,
      PCOUT(14) => buff0_reg_n_139,
      PCOUT(13) => buff0_reg_n_140,
      PCOUT(12) => buff0_reg_n_141,
      PCOUT(11) => buff0_reg_n_142,
      PCOUT(10) => buff0_reg_n_143,
      PCOUT(9) => buff0_reg_n_144,
      PCOUT(8) => buff0_reg_n_145,
      PCOUT(7) => buff0_reg_n_146,
      PCOUT(6) => buff0_reg_n_147,
      PCOUT(5) => buff0_reg_n_148,
      PCOUT(4) => buff0_reg_n_149,
      PCOUT(3) => buff0_reg_n_150,
      PCOUT(2) => buff0_reg_n_151,
      PCOUT(1) => buff0_reg_n_152,
      PCOUT(0) => buff0_reg_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff0_reg_UNDERFLOW_UNCONNECTED
    );
\buff1_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "CASCADE",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29) => buff0_reg_n_24,
      ACIN(28) => buff0_reg_n_25,
      ACIN(27) => buff0_reg_n_26,
      ACIN(26) => buff0_reg_n_27,
      ACIN(25) => buff0_reg_n_28,
      ACIN(24) => buff0_reg_n_29,
      ACIN(23) => buff0_reg_n_30,
      ACIN(22) => buff0_reg_n_31,
      ACIN(21) => buff0_reg_n_32,
      ACIN(20) => buff0_reg_n_33,
      ACIN(19) => buff0_reg_n_34,
      ACIN(18) => buff0_reg_n_35,
      ACIN(17) => buff0_reg_n_36,
      ACIN(16) => buff0_reg_n_37,
      ACIN(15) => buff0_reg_n_38,
      ACIN(14) => buff0_reg_n_39,
      ACIN(13) => buff0_reg_n_40,
      ACIN(12) => buff0_reg_n_41,
      ACIN(11) => buff0_reg_n_42,
      ACIN(10) => buff0_reg_n_43,
      ACIN(9) => buff0_reg_n_44,
      ACIN(8) => buff0_reg_n_45,
      ACIN(7) => buff0_reg_n_46,
      ACIN(6) => buff0_reg_n_47,
      ACIN(5) => buff0_reg_n_48,
      ACIN(4) => buff0_reg_n_49,
      ACIN(3) => buff0_reg_n_50,
      ACIN(2) => buff0_reg_n_51,
      ACIN(1) => buff0_reg_n_52,
      ACIN(0) => buff0_reg_n_53,
      ACOUT(29 downto 0) => \NLW_buff1_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(31),
      B(16) => Q(31),
      B(15) => Q(31),
      B(14 downto 0) => Q(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff1_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff1_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_56_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_56_in,
      CEP => p_56_in,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_buff1_reg__0_OVERFLOW_UNCONNECTED\,
      P(47 downto 0) => \NLW_buff1_reg__0_P_UNCONNECTED\(47 downto 0),
      PATTERNBDETECT => \NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => buff0_reg_n_106,
      PCIN(46) => buff0_reg_n_107,
      PCIN(45) => buff0_reg_n_108,
      PCIN(44) => buff0_reg_n_109,
      PCIN(43) => buff0_reg_n_110,
      PCIN(42) => buff0_reg_n_111,
      PCIN(41) => buff0_reg_n_112,
      PCIN(40) => buff0_reg_n_113,
      PCIN(39) => buff0_reg_n_114,
      PCIN(38) => buff0_reg_n_115,
      PCIN(37) => buff0_reg_n_116,
      PCIN(36) => buff0_reg_n_117,
      PCIN(35) => buff0_reg_n_118,
      PCIN(34) => buff0_reg_n_119,
      PCIN(33) => buff0_reg_n_120,
      PCIN(32) => buff0_reg_n_121,
      PCIN(31) => buff0_reg_n_122,
      PCIN(30) => buff0_reg_n_123,
      PCIN(29) => buff0_reg_n_124,
      PCIN(28) => buff0_reg_n_125,
      PCIN(27) => buff0_reg_n_126,
      PCIN(26) => buff0_reg_n_127,
      PCIN(25) => buff0_reg_n_128,
      PCIN(24) => buff0_reg_n_129,
      PCIN(23) => buff0_reg_n_130,
      PCIN(22) => buff0_reg_n_131,
      PCIN(21) => buff0_reg_n_132,
      PCIN(20) => buff0_reg_n_133,
      PCIN(19) => buff0_reg_n_134,
      PCIN(18) => buff0_reg_n_135,
      PCIN(17) => buff0_reg_n_136,
      PCIN(16) => buff0_reg_n_137,
      PCIN(15) => buff0_reg_n_138,
      PCIN(14) => buff0_reg_n_139,
      PCIN(13) => buff0_reg_n_140,
      PCIN(12) => buff0_reg_n_141,
      PCIN(11) => buff0_reg_n_142,
      PCIN(10) => buff0_reg_n_143,
      PCIN(9) => buff0_reg_n_144,
      PCIN(8) => buff0_reg_n_145,
      PCIN(7) => buff0_reg_n_146,
      PCIN(6) => buff0_reg_n_147,
      PCIN(5) => buff0_reg_n_148,
      PCIN(4) => buff0_reg_n_149,
      PCIN(3) => buff0_reg_n_150,
      PCIN(2) => buff0_reg_n_151,
      PCIN(1) => buff0_reg_n_152,
      PCIN(0) => buff0_reg_n_153,
      PCOUT(47) => \buff1_reg__0_n_106\,
      PCOUT(46) => \buff1_reg__0_n_107\,
      PCOUT(45) => \buff1_reg__0_n_108\,
      PCOUT(44) => \buff1_reg__0_n_109\,
      PCOUT(43) => \buff1_reg__0_n_110\,
      PCOUT(42) => \buff1_reg__0_n_111\,
      PCOUT(41) => \buff1_reg__0_n_112\,
      PCOUT(40) => \buff1_reg__0_n_113\,
      PCOUT(39) => \buff1_reg__0_n_114\,
      PCOUT(38) => \buff1_reg__0_n_115\,
      PCOUT(37) => \buff1_reg__0_n_116\,
      PCOUT(36) => \buff1_reg__0_n_117\,
      PCOUT(35) => \buff1_reg__0_n_118\,
      PCOUT(34) => \buff1_reg__0_n_119\,
      PCOUT(33) => \buff1_reg__0_n_120\,
      PCOUT(32) => \buff1_reg__0_n_121\,
      PCOUT(31) => \buff1_reg__0_n_122\,
      PCOUT(30) => \buff1_reg__0_n_123\,
      PCOUT(29) => \buff1_reg__0_n_124\,
      PCOUT(28) => \buff1_reg__0_n_125\,
      PCOUT(27) => \buff1_reg__0_n_126\,
      PCOUT(26) => \buff1_reg__0_n_127\,
      PCOUT(25) => \buff1_reg__0_n_128\,
      PCOUT(24) => \buff1_reg__0_n_129\,
      PCOUT(23) => \buff1_reg__0_n_130\,
      PCOUT(22) => \buff1_reg__0_n_131\,
      PCOUT(21) => \buff1_reg__0_n_132\,
      PCOUT(20) => \buff1_reg__0_n_133\,
      PCOUT(19) => \buff1_reg__0_n_134\,
      PCOUT(18) => \buff1_reg__0_n_135\,
      PCOUT(17) => \buff1_reg__0_n_136\,
      PCOUT(16) => \buff1_reg__0_n_137\,
      PCOUT(15) => \buff1_reg__0_n_138\,
      PCOUT(14) => \buff1_reg__0_n_139\,
      PCOUT(13) => \buff1_reg__0_n_140\,
      PCOUT(12) => \buff1_reg__0_n_141\,
      PCOUT(11) => \buff1_reg__0_n_142\,
      PCOUT(10) => \buff1_reg__0_n_143\,
      PCOUT(9) => \buff1_reg__0_n_144\,
      PCOUT(8) => \buff1_reg__0_n_145\,
      PCOUT(7) => \buff1_reg__0_n_146\,
      PCOUT(6) => \buff1_reg__0_n_147\,
      PCOUT(5) => \buff1_reg__0_n_148\,
      PCOUT(4) => \buff1_reg__0_n_149\,
      PCOUT(3) => \buff1_reg__0_n_150\,
      PCOUT(2) => \buff1_reg__0_n_151\,
      PCOUT(1) => \buff1_reg__0_n_152\,
      PCOUT(0) => \buff1_reg__0_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff2_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => Q(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff2_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \a_reg0_reg_n_0_[31]\,
      B(16) => \a_reg0_reg_n_0_[31]\,
      B(15) => \a_reg0_reg_n_0_[31]\,
      B(14) => \a_reg0_reg_n_0_[31]\,
      B(13) => \a_reg0_reg_n_0_[30]\,
      B(12) => \a_reg0_reg_n_0_[29]\,
      B(11) => \a_reg0_reg_n_0_[28]\,
      B(10) => \a_reg0_reg_n_0_[27]\,
      B(9) => \a_reg0_reg_n_0_[26]\,
      B(8) => \a_reg0_reg_n_0_[25]\,
      B(7) => \a_reg0_reg_n_0_[24]\,
      B(6) => \a_reg0_reg_n_0_[23]\,
      B(5) => \a_reg0_reg_n_0_[22]\,
      B(4) => \a_reg0_reg_n_0_[21]\,
      B(3) => \a_reg0_reg_n_0_[20]\,
      B(2) => \a_reg0_reg_n_0_[19]\,
      B(1) => \a_reg0_reg_n_0_[18]\,
      B(0) => \a_reg0_reg_n_0_[17]\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff2_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => p_56_in,
      CEA2 => p_56_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_56_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_56_in,
      CEP => p_56_in,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\,
      P(47) => \buff2_reg__0_n_58\,
      P(46) => \buff2_reg__0_n_59\,
      P(45) => \buff2_reg__0_n_60\,
      P(44) => \buff2_reg__0_n_61\,
      P(43) => \buff2_reg__0_n_62\,
      P(42) => \buff2_reg__0_n_63\,
      P(41) => \buff2_reg__0_n_64\,
      P(40) => \buff2_reg__0_n_65\,
      P(39) => \buff2_reg__0_n_66\,
      P(38) => \buff2_reg__0_n_67\,
      P(37) => \buff2_reg__0_n_68\,
      P(36) => \buff2_reg__0_n_69\,
      P(35) => \buff2_reg__0_n_70\,
      P(34) => \buff2_reg__0_n_71\,
      P(33) => \buff2_reg__0_n_72\,
      P(32) => \buff2_reg__0_n_73\,
      P(31) => \buff2_reg__0_n_74\,
      P(30) => \buff2_reg__0_n_75\,
      P(29) => \buff2_reg__0_n_76\,
      P(28) => \buff2_reg__0_n_77\,
      P(27) => \buff2_reg__0_n_78\,
      P(26) => \buff2_reg__0_n_79\,
      P(25) => \buff2_reg__0_n_80\,
      P(24) => \buff2_reg__0_n_81\,
      P(23) => \buff2_reg__0_n_82\,
      P(22) => \buff2_reg__0_n_83\,
      P(21) => \buff2_reg__0_n_84\,
      P(20) => \buff2_reg__0_n_85\,
      P(19) => \buff2_reg__0_n_86\,
      P(18) => \buff2_reg__0_n_87\,
      P(17) => \buff2_reg__0_n_88\,
      P(16) => \buff2_reg__0_n_89\,
      P(15) => \buff2_reg__0_n_90\,
      P(14) => \buff2_reg__0_n_91\,
      P(13) => \buff2_reg__0_n_92\,
      P(12) => \buff2_reg__0_n_93\,
      P(11) => \buff2_reg__0_n_94\,
      P(10) => \buff2_reg__0_n_95\,
      P(9) => \buff2_reg__0_n_96\,
      P(8) => \buff2_reg__0_n_97\,
      P(7) => \buff2_reg__0_n_98\,
      P(6) => \buff2_reg__0_n_99\,
      P(5) => \buff2_reg__0_n_100\,
      P(4) => \buff2_reg__0_n_101\,
      P(3) => \buff2_reg__0_n_102\,
      P(2) => \buff2_reg__0_n_103\,
      P(1) => \buff2_reg__0_n_104\,
      P(0) => \buff2_reg__0_n_105\,
      PATTERNBDETECT => \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \buff1_reg__0_n_106\,
      PCIN(46) => \buff1_reg__0_n_107\,
      PCIN(45) => \buff1_reg__0_n_108\,
      PCIN(44) => \buff1_reg__0_n_109\,
      PCIN(43) => \buff1_reg__0_n_110\,
      PCIN(42) => \buff1_reg__0_n_111\,
      PCIN(41) => \buff1_reg__0_n_112\,
      PCIN(40) => \buff1_reg__0_n_113\,
      PCIN(39) => \buff1_reg__0_n_114\,
      PCIN(38) => \buff1_reg__0_n_115\,
      PCIN(37) => \buff1_reg__0_n_116\,
      PCIN(36) => \buff1_reg__0_n_117\,
      PCIN(35) => \buff1_reg__0_n_118\,
      PCIN(34) => \buff1_reg__0_n_119\,
      PCIN(33) => \buff1_reg__0_n_120\,
      PCIN(32) => \buff1_reg__0_n_121\,
      PCIN(31) => \buff1_reg__0_n_122\,
      PCIN(30) => \buff1_reg__0_n_123\,
      PCIN(29) => \buff1_reg__0_n_124\,
      PCIN(28) => \buff1_reg__0_n_125\,
      PCIN(27) => \buff1_reg__0_n_126\,
      PCIN(26) => \buff1_reg__0_n_127\,
      PCIN(25) => \buff1_reg__0_n_128\,
      PCIN(24) => \buff1_reg__0_n_129\,
      PCIN(23) => \buff1_reg__0_n_130\,
      PCIN(22) => \buff1_reg__0_n_131\,
      PCIN(21) => \buff1_reg__0_n_132\,
      PCIN(20) => \buff1_reg__0_n_133\,
      PCIN(19) => \buff1_reg__0_n_134\,
      PCIN(18) => \buff1_reg__0_n_135\,
      PCIN(17) => \buff1_reg__0_n_136\,
      PCIN(16) => \buff1_reg__0_n_137\,
      PCIN(15) => \buff1_reg__0_n_138\,
      PCIN(14) => \buff1_reg__0_n_139\,
      PCIN(13) => \buff1_reg__0_n_140\,
      PCIN(12) => \buff1_reg__0_n_141\,
      PCIN(11) => \buff1_reg__0_n_142\,
      PCIN(10) => \buff1_reg__0_n_143\,
      PCIN(9) => \buff1_reg__0_n_144\,
      PCIN(8) => \buff1_reg__0_n_145\,
      PCIN(7) => \buff1_reg__0_n_146\,
      PCIN(6) => \buff1_reg__0_n_147\,
      PCIN(5) => \buff1_reg__0_n_148\,
      PCIN(4) => \buff1_reg__0_n_149\,
      PCIN(3) => \buff1_reg__0_n_150\,
      PCIN(2) => \buff1_reg__0_n_151\,
      PCIN(1) => \buff1_reg__0_n_152\,
      PCIN(0) => \buff1_reg__0_n_153\,
      PCOUT(47 downto 0) => \NLW_buff2_reg__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff3_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg__0_n_105\,
      Q => D(17),
      R => '0'
    );
\buff3_reg[0]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_56_in,
      CLK => ap_clk,
      D => buff0_reg_n_105,
      Q => D(0)
    );
\buff3_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg__0_n_95\,
      Q => D(27),
      R => '0'
    );
\buff3_reg[10]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_56_in,
      CLK => ap_clk,
      D => buff0_reg_n_95,
      Q => D(10)
    );
\buff3_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg__0_n_94\,
      Q => D(28),
      R => '0'
    );
\buff3_reg[11]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_56_in,
      CLK => ap_clk,
      D => buff0_reg_n_94,
      Q => D(11)
    );
\buff3_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg__0_n_93\,
      Q => D(29),
      R => '0'
    );
\buff3_reg[12]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_56_in,
      CLK => ap_clk,
      D => buff0_reg_n_93,
      Q => D(12)
    );
\buff3_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg__0_n_92\,
      Q => D(30),
      R => '0'
    );
\buff3_reg[13]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_56_in,
      CLK => ap_clk,
      D => buff0_reg_n_92,
      Q => D(13)
    );
\buff3_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg__0_n_91\,
      Q => D(31),
      R => '0'
    );
\buff3_reg[14]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_56_in,
      CLK => ap_clk,
      D => buff0_reg_n_91,
      Q => D(14)
    );
\buff3_reg[15]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_56_in,
      CLK => ap_clk,
      D => buff0_reg_n_90,
      Q => D(15)
    );
\buff3_reg[16]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_56_in,
      CLK => ap_clk,
      D => buff0_reg_n_89,
      Q => D(16)
    );
\buff3_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg__0_n_104\,
      Q => D(18),
      R => '0'
    );
\buff3_reg[1]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_56_in,
      CLK => ap_clk,
      D => buff0_reg_n_104,
      Q => D(1)
    );
\buff3_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg__0_n_103\,
      Q => D(19),
      R => '0'
    );
\buff3_reg[2]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_56_in,
      CLK => ap_clk,
      D => buff0_reg_n_103,
      Q => D(2)
    );
\buff3_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg__0_n_102\,
      Q => D(20),
      R => '0'
    );
\buff3_reg[3]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_56_in,
      CLK => ap_clk,
      D => buff0_reg_n_102,
      Q => D(3)
    );
\buff3_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg__0_n_101\,
      Q => D(21),
      R => '0'
    );
\buff3_reg[4]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_56_in,
      CLK => ap_clk,
      D => buff0_reg_n_101,
      Q => D(4)
    );
\buff3_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg__0_n_100\,
      Q => D(22),
      R => '0'
    );
\buff3_reg[5]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_56_in,
      CLK => ap_clk,
      D => buff0_reg_n_100,
      Q => D(5)
    );
\buff3_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg__0_n_99\,
      Q => D(23),
      R => '0'
    );
\buff3_reg[6]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_56_in,
      CLK => ap_clk,
      D => buff0_reg_n_99,
      Q => D(6)
    );
\buff3_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg__0_n_98\,
      Q => D(24),
      R => '0'
    );
\buff3_reg[7]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_56_in,
      CLK => ap_clk,
      D => buff0_reg_n_98,
      Q => D(7)
    );
\buff3_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg__0_n_97\,
      Q => D(25),
      R => '0'
    );
\buff3_reg[8]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_56_in,
      CLK => ap_clk,
      D => buff0_reg_n_97,
      Q => D(8)
    );
\buff3_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg__0_n_96\,
      Q => D(26),
      R => '0'
    );
\buff3_reg[9]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_56_in,
      CLK => ap_clk,
      D => buff0_reg_n_96,
      Q => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_bkb_MulnS_0_10 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \int_kernelData_6_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_56_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_bkb_MulnS_0_10 : entity is "cnn_2d_conv_d4x4_bkb_MulnS_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_bkb_MulnS_0_10;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_bkb_MulnS_0_10 is
  signal \a_reg0_reg_n_0_[17]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[18]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[19]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[20]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[21]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[22]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[23]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[24]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[25]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[26]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[27]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[28]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[29]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[30]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[31]\ : STD_LOGIC;
  signal buff0_reg_n_100 : STD_LOGIC;
  signal buff0_reg_n_101 : STD_LOGIC;
  signal buff0_reg_n_102 : STD_LOGIC;
  signal buff0_reg_n_103 : STD_LOGIC;
  signal buff0_reg_n_104 : STD_LOGIC;
  signal buff0_reg_n_105 : STD_LOGIC;
  signal buff0_reg_n_106 : STD_LOGIC;
  signal buff0_reg_n_107 : STD_LOGIC;
  signal buff0_reg_n_108 : STD_LOGIC;
  signal buff0_reg_n_109 : STD_LOGIC;
  signal buff0_reg_n_110 : STD_LOGIC;
  signal buff0_reg_n_111 : STD_LOGIC;
  signal buff0_reg_n_112 : STD_LOGIC;
  signal buff0_reg_n_113 : STD_LOGIC;
  signal buff0_reg_n_114 : STD_LOGIC;
  signal buff0_reg_n_115 : STD_LOGIC;
  signal buff0_reg_n_116 : STD_LOGIC;
  signal buff0_reg_n_117 : STD_LOGIC;
  signal buff0_reg_n_118 : STD_LOGIC;
  signal buff0_reg_n_119 : STD_LOGIC;
  signal buff0_reg_n_120 : STD_LOGIC;
  signal buff0_reg_n_121 : STD_LOGIC;
  signal buff0_reg_n_122 : STD_LOGIC;
  signal buff0_reg_n_123 : STD_LOGIC;
  signal buff0_reg_n_124 : STD_LOGIC;
  signal buff0_reg_n_125 : STD_LOGIC;
  signal buff0_reg_n_126 : STD_LOGIC;
  signal buff0_reg_n_127 : STD_LOGIC;
  signal buff0_reg_n_128 : STD_LOGIC;
  signal buff0_reg_n_129 : STD_LOGIC;
  signal buff0_reg_n_130 : STD_LOGIC;
  signal buff0_reg_n_131 : STD_LOGIC;
  signal buff0_reg_n_132 : STD_LOGIC;
  signal buff0_reg_n_133 : STD_LOGIC;
  signal buff0_reg_n_134 : STD_LOGIC;
  signal buff0_reg_n_135 : STD_LOGIC;
  signal buff0_reg_n_136 : STD_LOGIC;
  signal buff0_reg_n_137 : STD_LOGIC;
  signal buff0_reg_n_138 : STD_LOGIC;
  signal buff0_reg_n_139 : STD_LOGIC;
  signal buff0_reg_n_140 : STD_LOGIC;
  signal buff0_reg_n_141 : STD_LOGIC;
  signal buff0_reg_n_142 : STD_LOGIC;
  signal buff0_reg_n_143 : STD_LOGIC;
  signal buff0_reg_n_144 : STD_LOGIC;
  signal buff0_reg_n_145 : STD_LOGIC;
  signal buff0_reg_n_146 : STD_LOGIC;
  signal buff0_reg_n_147 : STD_LOGIC;
  signal buff0_reg_n_148 : STD_LOGIC;
  signal buff0_reg_n_149 : STD_LOGIC;
  signal buff0_reg_n_150 : STD_LOGIC;
  signal buff0_reg_n_151 : STD_LOGIC;
  signal buff0_reg_n_152 : STD_LOGIC;
  signal buff0_reg_n_153 : STD_LOGIC;
  signal buff0_reg_n_24 : STD_LOGIC;
  signal buff0_reg_n_25 : STD_LOGIC;
  signal buff0_reg_n_26 : STD_LOGIC;
  signal buff0_reg_n_27 : STD_LOGIC;
  signal buff0_reg_n_28 : STD_LOGIC;
  signal buff0_reg_n_29 : STD_LOGIC;
  signal buff0_reg_n_30 : STD_LOGIC;
  signal buff0_reg_n_31 : STD_LOGIC;
  signal buff0_reg_n_32 : STD_LOGIC;
  signal buff0_reg_n_33 : STD_LOGIC;
  signal buff0_reg_n_34 : STD_LOGIC;
  signal buff0_reg_n_35 : STD_LOGIC;
  signal buff0_reg_n_36 : STD_LOGIC;
  signal buff0_reg_n_37 : STD_LOGIC;
  signal buff0_reg_n_38 : STD_LOGIC;
  signal buff0_reg_n_39 : STD_LOGIC;
  signal buff0_reg_n_40 : STD_LOGIC;
  signal buff0_reg_n_41 : STD_LOGIC;
  signal buff0_reg_n_42 : STD_LOGIC;
  signal buff0_reg_n_43 : STD_LOGIC;
  signal buff0_reg_n_44 : STD_LOGIC;
  signal buff0_reg_n_45 : STD_LOGIC;
  signal buff0_reg_n_46 : STD_LOGIC;
  signal buff0_reg_n_47 : STD_LOGIC;
  signal buff0_reg_n_48 : STD_LOGIC;
  signal buff0_reg_n_49 : STD_LOGIC;
  signal buff0_reg_n_50 : STD_LOGIC;
  signal buff0_reg_n_51 : STD_LOGIC;
  signal buff0_reg_n_52 : STD_LOGIC;
  signal buff0_reg_n_53 : STD_LOGIC;
  signal buff0_reg_n_58 : STD_LOGIC;
  signal buff0_reg_n_59 : STD_LOGIC;
  signal buff0_reg_n_60 : STD_LOGIC;
  signal buff0_reg_n_61 : STD_LOGIC;
  signal buff0_reg_n_62 : STD_LOGIC;
  signal buff0_reg_n_63 : STD_LOGIC;
  signal buff0_reg_n_64 : STD_LOGIC;
  signal buff0_reg_n_65 : STD_LOGIC;
  signal buff0_reg_n_66 : STD_LOGIC;
  signal buff0_reg_n_67 : STD_LOGIC;
  signal buff0_reg_n_68 : STD_LOGIC;
  signal buff0_reg_n_69 : STD_LOGIC;
  signal buff0_reg_n_70 : STD_LOGIC;
  signal buff0_reg_n_71 : STD_LOGIC;
  signal buff0_reg_n_72 : STD_LOGIC;
  signal buff0_reg_n_73 : STD_LOGIC;
  signal buff0_reg_n_74 : STD_LOGIC;
  signal buff0_reg_n_75 : STD_LOGIC;
  signal buff0_reg_n_76 : STD_LOGIC;
  signal buff0_reg_n_77 : STD_LOGIC;
  signal buff0_reg_n_78 : STD_LOGIC;
  signal buff0_reg_n_79 : STD_LOGIC;
  signal buff0_reg_n_80 : STD_LOGIC;
  signal buff0_reg_n_81 : STD_LOGIC;
  signal buff0_reg_n_82 : STD_LOGIC;
  signal buff0_reg_n_83 : STD_LOGIC;
  signal buff0_reg_n_84 : STD_LOGIC;
  signal buff0_reg_n_85 : STD_LOGIC;
  signal buff0_reg_n_86 : STD_LOGIC;
  signal buff0_reg_n_87 : STD_LOGIC;
  signal buff0_reg_n_88 : STD_LOGIC;
  signal buff0_reg_n_89 : STD_LOGIC;
  signal buff0_reg_n_90 : STD_LOGIC;
  signal buff0_reg_n_91 : STD_LOGIC;
  signal buff0_reg_n_92 : STD_LOGIC;
  signal buff0_reg_n_93 : STD_LOGIC;
  signal buff0_reg_n_94 : STD_LOGIC;
  signal buff0_reg_n_95 : STD_LOGIC;
  signal buff0_reg_n_96 : STD_LOGIC;
  signal buff0_reg_n_97 : STD_LOGIC;
  signal buff0_reg_n_98 : STD_LOGIC;
  signal buff0_reg_n_99 : STD_LOGIC;
  signal \buff1_reg__0_n_106\ : STD_LOGIC;
  signal \buff1_reg__0_n_107\ : STD_LOGIC;
  signal \buff1_reg__0_n_108\ : STD_LOGIC;
  signal \buff1_reg__0_n_109\ : STD_LOGIC;
  signal \buff1_reg__0_n_110\ : STD_LOGIC;
  signal \buff1_reg__0_n_111\ : STD_LOGIC;
  signal \buff1_reg__0_n_112\ : STD_LOGIC;
  signal \buff1_reg__0_n_113\ : STD_LOGIC;
  signal \buff1_reg__0_n_114\ : STD_LOGIC;
  signal \buff1_reg__0_n_115\ : STD_LOGIC;
  signal \buff1_reg__0_n_116\ : STD_LOGIC;
  signal \buff1_reg__0_n_117\ : STD_LOGIC;
  signal \buff1_reg__0_n_118\ : STD_LOGIC;
  signal \buff1_reg__0_n_119\ : STD_LOGIC;
  signal \buff1_reg__0_n_120\ : STD_LOGIC;
  signal \buff1_reg__0_n_121\ : STD_LOGIC;
  signal \buff1_reg__0_n_122\ : STD_LOGIC;
  signal \buff1_reg__0_n_123\ : STD_LOGIC;
  signal \buff1_reg__0_n_124\ : STD_LOGIC;
  signal \buff1_reg__0_n_125\ : STD_LOGIC;
  signal \buff1_reg__0_n_126\ : STD_LOGIC;
  signal \buff1_reg__0_n_127\ : STD_LOGIC;
  signal \buff1_reg__0_n_128\ : STD_LOGIC;
  signal \buff1_reg__0_n_129\ : STD_LOGIC;
  signal \buff1_reg__0_n_130\ : STD_LOGIC;
  signal \buff1_reg__0_n_131\ : STD_LOGIC;
  signal \buff1_reg__0_n_132\ : STD_LOGIC;
  signal \buff1_reg__0_n_133\ : STD_LOGIC;
  signal \buff1_reg__0_n_134\ : STD_LOGIC;
  signal \buff1_reg__0_n_135\ : STD_LOGIC;
  signal \buff1_reg__0_n_136\ : STD_LOGIC;
  signal \buff1_reg__0_n_137\ : STD_LOGIC;
  signal \buff1_reg__0_n_138\ : STD_LOGIC;
  signal \buff1_reg__0_n_139\ : STD_LOGIC;
  signal \buff1_reg__0_n_140\ : STD_LOGIC;
  signal \buff1_reg__0_n_141\ : STD_LOGIC;
  signal \buff1_reg__0_n_142\ : STD_LOGIC;
  signal \buff1_reg__0_n_143\ : STD_LOGIC;
  signal \buff1_reg__0_n_144\ : STD_LOGIC;
  signal \buff1_reg__0_n_145\ : STD_LOGIC;
  signal \buff1_reg__0_n_146\ : STD_LOGIC;
  signal \buff1_reg__0_n_147\ : STD_LOGIC;
  signal \buff1_reg__0_n_148\ : STD_LOGIC;
  signal \buff1_reg__0_n_149\ : STD_LOGIC;
  signal \buff1_reg__0_n_150\ : STD_LOGIC;
  signal \buff1_reg__0_n_151\ : STD_LOGIC;
  signal \buff1_reg__0_n_152\ : STD_LOGIC;
  signal \buff1_reg__0_n_153\ : STD_LOGIC;
  signal \buff2_reg__0_n_100\ : STD_LOGIC;
  signal \buff2_reg__0_n_101\ : STD_LOGIC;
  signal \buff2_reg__0_n_102\ : STD_LOGIC;
  signal \buff2_reg__0_n_103\ : STD_LOGIC;
  signal \buff2_reg__0_n_104\ : STD_LOGIC;
  signal \buff2_reg__0_n_105\ : STD_LOGIC;
  signal \buff2_reg__0_n_58\ : STD_LOGIC;
  signal \buff2_reg__0_n_59\ : STD_LOGIC;
  signal \buff2_reg__0_n_60\ : STD_LOGIC;
  signal \buff2_reg__0_n_61\ : STD_LOGIC;
  signal \buff2_reg__0_n_62\ : STD_LOGIC;
  signal \buff2_reg__0_n_63\ : STD_LOGIC;
  signal \buff2_reg__0_n_64\ : STD_LOGIC;
  signal \buff2_reg__0_n_65\ : STD_LOGIC;
  signal \buff2_reg__0_n_66\ : STD_LOGIC;
  signal \buff2_reg__0_n_67\ : STD_LOGIC;
  signal \buff2_reg__0_n_68\ : STD_LOGIC;
  signal \buff2_reg__0_n_69\ : STD_LOGIC;
  signal \buff2_reg__0_n_70\ : STD_LOGIC;
  signal \buff2_reg__0_n_71\ : STD_LOGIC;
  signal \buff2_reg__0_n_72\ : STD_LOGIC;
  signal \buff2_reg__0_n_73\ : STD_LOGIC;
  signal \buff2_reg__0_n_74\ : STD_LOGIC;
  signal \buff2_reg__0_n_75\ : STD_LOGIC;
  signal \buff2_reg__0_n_76\ : STD_LOGIC;
  signal \buff2_reg__0_n_77\ : STD_LOGIC;
  signal \buff2_reg__0_n_78\ : STD_LOGIC;
  signal \buff2_reg__0_n_79\ : STD_LOGIC;
  signal \buff2_reg__0_n_80\ : STD_LOGIC;
  signal \buff2_reg__0_n_81\ : STD_LOGIC;
  signal \buff2_reg__0_n_82\ : STD_LOGIC;
  signal \buff2_reg__0_n_83\ : STD_LOGIC;
  signal \buff2_reg__0_n_84\ : STD_LOGIC;
  signal \buff2_reg__0_n_85\ : STD_LOGIC;
  signal \buff2_reg__0_n_86\ : STD_LOGIC;
  signal \buff2_reg__0_n_87\ : STD_LOGIC;
  signal \buff2_reg__0_n_88\ : STD_LOGIC;
  signal \buff2_reg__0_n_89\ : STD_LOGIC;
  signal \buff2_reg__0_n_90\ : STD_LOGIC;
  signal \buff2_reg__0_n_91\ : STD_LOGIC;
  signal \buff2_reg__0_n_92\ : STD_LOGIC;
  signal \buff2_reg__0_n_93\ : STD_LOGIC;
  signal \buff2_reg__0_n_94\ : STD_LOGIC;
  signal \buff2_reg__0_n_95\ : STD_LOGIC;
  signal \buff2_reg__0_n_96\ : STD_LOGIC;
  signal \buff2_reg__0_n_97\ : STD_LOGIC;
  signal \buff2_reg__0_n_98\ : STD_LOGIC;
  signal \buff2_reg__0_n_99\ : STD_LOGIC;
  signal NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff0_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff1_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff1_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff1_reg__0_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff2_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff2_reg__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \buff3_reg[0]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U6/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg ";
  attribute srl_name : string;
  attribute srl_name of \buff3_reg[0]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U6/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg[0]_srl3 ";
  attribute srl_bus_name of \buff3_reg[10]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U6/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[10]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U6/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg[10]_srl3 ";
  attribute srl_bus_name of \buff3_reg[11]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U6/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[11]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U6/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg[11]_srl3 ";
  attribute srl_bus_name of \buff3_reg[12]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U6/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[12]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U6/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg[12]_srl3 ";
  attribute srl_bus_name of \buff3_reg[13]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U6/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[13]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U6/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg[13]_srl3 ";
  attribute srl_bus_name of \buff3_reg[14]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U6/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[14]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U6/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg[14]_srl3 ";
  attribute srl_bus_name of \buff3_reg[15]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U6/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[15]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U6/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg[15]_srl3 ";
  attribute srl_bus_name of \buff3_reg[16]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U6/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[16]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U6/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg[16]_srl3 ";
  attribute srl_bus_name of \buff3_reg[1]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U6/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[1]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U6/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg[1]_srl3 ";
  attribute srl_bus_name of \buff3_reg[2]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U6/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[2]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U6/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg[2]_srl3 ";
  attribute srl_bus_name of \buff3_reg[3]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U6/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[3]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U6/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg[3]_srl3 ";
  attribute srl_bus_name of \buff3_reg[4]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U6/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[4]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U6/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg[4]_srl3 ";
  attribute srl_bus_name of \buff3_reg[5]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U6/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[5]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U6/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg[5]_srl3 ";
  attribute srl_bus_name of \buff3_reg[6]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U6/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[6]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U6/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg[6]_srl3 ";
  attribute srl_bus_name of \buff3_reg[7]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U6/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[7]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U6/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg[7]_srl3 ";
  attribute srl_bus_name of \buff3_reg[8]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U6/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[8]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U6/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg[8]_srl3 ";
  attribute srl_bus_name of \buff3_reg[9]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U6/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[9]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U6/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg[9]_srl3 ";
begin
\a_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \int_kernelData_6_reg[31]\(17),
      Q => \a_reg0_reg_n_0_[17]\,
      R => '0'
    );
\a_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \int_kernelData_6_reg[31]\(18),
      Q => \a_reg0_reg_n_0_[18]\,
      R => '0'
    );
\a_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \int_kernelData_6_reg[31]\(19),
      Q => \a_reg0_reg_n_0_[19]\,
      R => '0'
    );
\a_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \int_kernelData_6_reg[31]\(20),
      Q => \a_reg0_reg_n_0_[20]\,
      R => '0'
    );
\a_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \int_kernelData_6_reg[31]\(21),
      Q => \a_reg0_reg_n_0_[21]\,
      R => '0'
    );
\a_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \int_kernelData_6_reg[31]\(22),
      Q => \a_reg0_reg_n_0_[22]\,
      R => '0'
    );
\a_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \int_kernelData_6_reg[31]\(23),
      Q => \a_reg0_reg_n_0_[23]\,
      R => '0'
    );
\a_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \int_kernelData_6_reg[31]\(24),
      Q => \a_reg0_reg_n_0_[24]\,
      R => '0'
    );
\a_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \int_kernelData_6_reg[31]\(25),
      Q => \a_reg0_reg_n_0_[25]\,
      R => '0'
    );
\a_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \int_kernelData_6_reg[31]\(26),
      Q => \a_reg0_reg_n_0_[26]\,
      R => '0'
    );
\a_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \int_kernelData_6_reg[31]\(27),
      Q => \a_reg0_reg_n_0_[27]\,
      R => '0'
    );
\a_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \int_kernelData_6_reg[31]\(28),
      Q => \a_reg0_reg_n_0_[28]\,
      R => '0'
    );
\a_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \int_kernelData_6_reg[31]\(29),
      Q => \a_reg0_reg_n_0_[29]\,
      R => '0'
    );
\a_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \int_kernelData_6_reg[31]\(30),
      Q => \a_reg0_reg_n_0_[30]\,
      R => '0'
    );
\a_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \int_kernelData_6_reg[31]\(31),
      Q => \a_reg0_reg_n_0_[31]\,
      R => '0'
    );
buff0_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \int_kernelData_6_reg[31]\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29) => buff0_reg_n_24,
      ACOUT(28) => buff0_reg_n_25,
      ACOUT(27) => buff0_reg_n_26,
      ACOUT(26) => buff0_reg_n_27,
      ACOUT(25) => buff0_reg_n_28,
      ACOUT(24) => buff0_reg_n_29,
      ACOUT(23) => buff0_reg_n_30,
      ACOUT(22) => buff0_reg_n_31,
      ACOUT(21) => buff0_reg_n_32,
      ACOUT(20) => buff0_reg_n_33,
      ACOUT(19) => buff0_reg_n_34,
      ACOUT(18) => buff0_reg_n_35,
      ACOUT(17) => buff0_reg_n_36,
      ACOUT(16) => buff0_reg_n_37,
      ACOUT(15) => buff0_reg_n_38,
      ACOUT(14) => buff0_reg_n_39,
      ACOUT(13) => buff0_reg_n_40,
      ACOUT(12) => buff0_reg_n_41,
      ACOUT(11) => buff0_reg_n_42,
      ACOUT(10) => buff0_reg_n_43,
      ACOUT(9) => buff0_reg_n_44,
      ACOUT(8) => buff0_reg_n_45,
      ACOUT(7) => buff0_reg_n_46,
      ACOUT(6) => buff0_reg_n_47,
      ACOUT(5) => buff0_reg_n_48,
      ACOUT(4) => buff0_reg_n_49,
      ACOUT(3) => buff0_reg_n_50,
      ACOUT(2) => buff0_reg_n_51,
      ACOUT(1) => buff0_reg_n_52,
      ACOUT(0) => buff0_reg_n_53,
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => Q(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff0_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff0_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => p_56_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_56_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_56_in,
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_buff0_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff0_reg_n_58,
      P(46) => buff0_reg_n_59,
      P(45) => buff0_reg_n_60,
      P(44) => buff0_reg_n_61,
      P(43) => buff0_reg_n_62,
      P(42) => buff0_reg_n_63,
      P(41) => buff0_reg_n_64,
      P(40) => buff0_reg_n_65,
      P(39) => buff0_reg_n_66,
      P(38) => buff0_reg_n_67,
      P(37) => buff0_reg_n_68,
      P(36) => buff0_reg_n_69,
      P(35) => buff0_reg_n_70,
      P(34) => buff0_reg_n_71,
      P(33) => buff0_reg_n_72,
      P(32) => buff0_reg_n_73,
      P(31) => buff0_reg_n_74,
      P(30) => buff0_reg_n_75,
      P(29) => buff0_reg_n_76,
      P(28) => buff0_reg_n_77,
      P(27) => buff0_reg_n_78,
      P(26) => buff0_reg_n_79,
      P(25) => buff0_reg_n_80,
      P(24) => buff0_reg_n_81,
      P(23) => buff0_reg_n_82,
      P(22) => buff0_reg_n_83,
      P(21) => buff0_reg_n_84,
      P(20) => buff0_reg_n_85,
      P(19) => buff0_reg_n_86,
      P(18) => buff0_reg_n_87,
      P(17) => buff0_reg_n_88,
      P(16) => buff0_reg_n_89,
      P(15) => buff0_reg_n_90,
      P(14) => buff0_reg_n_91,
      P(13) => buff0_reg_n_92,
      P(12) => buff0_reg_n_93,
      P(11) => buff0_reg_n_94,
      P(10) => buff0_reg_n_95,
      P(9) => buff0_reg_n_96,
      P(8) => buff0_reg_n_97,
      P(7) => buff0_reg_n_98,
      P(6) => buff0_reg_n_99,
      P(5) => buff0_reg_n_100,
      P(4) => buff0_reg_n_101,
      P(3) => buff0_reg_n_102,
      P(2) => buff0_reg_n_103,
      P(1) => buff0_reg_n_104,
      P(0) => buff0_reg_n_105,
      PATTERNBDETECT => NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff0_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => buff0_reg_n_106,
      PCOUT(46) => buff0_reg_n_107,
      PCOUT(45) => buff0_reg_n_108,
      PCOUT(44) => buff0_reg_n_109,
      PCOUT(43) => buff0_reg_n_110,
      PCOUT(42) => buff0_reg_n_111,
      PCOUT(41) => buff0_reg_n_112,
      PCOUT(40) => buff0_reg_n_113,
      PCOUT(39) => buff0_reg_n_114,
      PCOUT(38) => buff0_reg_n_115,
      PCOUT(37) => buff0_reg_n_116,
      PCOUT(36) => buff0_reg_n_117,
      PCOUT(35) => buff0_reg_n_118,
      PCOUT(34) => buff0_reg_n_119,
      PCOUT(33) => buff0_reg_n_120,
      PCOUT(32) => buff0_reg_n_121,
      PCOUT(31) => buff0_reg_n_122,
      PCOUT(30) => buff0_reg_n_123,
      PCOUT(29) => buff0_reg_n_124,
      PCOUT(28) => buff0_reg_n_125,
      PCOUT(27) => buff0_reg_n_126,
      PCOUT(26) => buff0_reg_n_127,
      PCOUT(25) => buff0_reg_n_128,
      PCOUT(24) => buff0_reg_n_129,
      PCOUT(23) => buff0_reg_n_130,
      PCOUT(22) => buff0_reg_n_131,
      PCOUT(21) => buff0_reg_n_132,
      PCOUT(20) => buff0_reg_n_133,
      PCOUT(19) => buff0_reg_n_134,
      PCOUT(18) => buff0_reg_n_135,
      PCOUT(17) => buff0_reg_n_136,
      PCOUT(16) => buff0_reg_n_137,
      PCOUT(15) => buff0_reg_n_138,
      PCOUT(14) => buff0_reg_n_139,
      PCOUT(13) => buff0_reg_n_140,
      PCOUT(12) => buff0_reg_n_141,
      PCOUT(11) => buff0_reg_n_142,
      PCOUT(10) => buff0_reg_n_143,
      PCOUT(9) => buff0_reg_n_144,
      PCOUT(8) => buff0_reg_n_145,
      PCOUT(7) => buff0_reg_n_146,
      PCOUT(6) => buff0_reg_n_147,
      PCOUT(5) => buff0_reg_n_148,
      PCOUT(4) => buff0_reg_n_149,
      PCOUT(3) => buff0_reg_n_150,
      PCOUT(2) => buff0_reg_n_151,
      PCOUT(1) => buff0_reg_n_152,
      PCOUT(0) => buff0_reg_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff0_reg_UNDERFLOW_UNCONNECTED
    );
\buff1_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "CASCADE",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29) => buff0_reg_n_24,
      ACIN(28) => buff0_reg_n_25,
      ACIN(27) => buff0_reg_n_26,
      ACIN(26) => buff0_reg_n_27,
      ACIN(25) => buff0_reg_n_28,
      ACIN(24) => buff0_reg_n_29,
      ACIN(23) => buff0_reg_n_30,
      ACIN(22) => buff0_reg_n_31,
      ACIN(21) => buff0_reg_n_32,
      ACIN(20) => buff0_reg_n_33,
      ACIN(19) => buff0_reg_n_34,
      ACIN(18) => buff0_reg_n_35,
      ACIN(17) => buff0_reg_n_36,
      ACIN(16) => buff0_reg_n_37,
      ACIN(15) => buff0_reg_n_38,
      ACIN(14) => buff0_reg_n_39,
      ACIN(13) => buff0_reg_n_40,
      ACIN(12) => buff0_reg_n_41,
      ACIN(11) => buff0_reg_n_42,
      ACIN(10) => buff0_reg_n_43,
      ACIN(9) => buff0_reg_n_44,
      ACIN(8) => buff0_reg_n_45,
      ACIN(7) => buff0_reg_n_46,
      ACIN(6) => buff0_reg_n_47,
      ACIN(5) => buff0_reg_n_48,
      ACIN(4) => buff0_reg_n_49,
      ACIN(3) => buff0_reg_n_50,
      ACIN(2) => buff0_reg_n_51,
      ACIN(1) => buff0_reg_n_52,
      ACIN(0) => buff0_reg_n_53,
      ACOUT(29 downto 0) => \NLW_buff1_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(31),
      B(16) => Q(31),
      B(15) => Q(31),
      B(14 downto 0) => Q(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff1_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff1_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_56_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_56_in,
      CEP => p_56_in,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_buff1_reg__0_OVERFLOW_UNCONNECTED\,
      P(47 downto 0) => \NLW_buff1_reg__0_P_UNCONNECTED\(47 downto 0),
      PATTERNBDETECT => \NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => buff0_reg_n_106,
      PCIN(46) => buff0_reg_n_107,
      PCIN(45) => buff0_reg_n_108,
      PCIN(44) => buff0_reg_n_109,
      PCIN(43) => buff0_reg_n_110,
      PCIN(42) => buff0_reg_n_111,
      PCIN(41) => buff0_reg_n_112,
      PCIN(40) => buff0_reg_n_113,
      PCIN(39) => buff0_reg_n_114,
      PCIN(38) => buff0_reg_n_115,
      PCIN(37) => buff0_reg_n_116,
      PCIN(36) => buff0_reg_n_117,
      PCIN(35) => buff0_reg_n_118,
      PCIN(34) => buff0_reg_n_119,
      PCIN(33) => buff0_reg_n_120,
      PCIN(32) => buff0_reg_n_121,
      PCIN(31) => buff0_reg_n_122,
      PCIN(30) => buff0_reg_n_123,
      PCIN(29) => buff0_reg_n_124,
      PCIN(28) => buff0_reg_n_125,
      PCIN(27) => buff0_reg_n_126,
      PCIN(26) => buff0_reg_n_127,
      PCIN(25) => buff0_reg_n_128,
      PCIN(24) => buff0_reg_n_129,
      PCIN(23) => buff0_reg_n_130,
      PCIN(22) => buff0_reg_n_131,
      PCIN(21) => buff0_reg_n_132,
      PCIN(20) => buff0_reg_n_133,
      PCIN(19) => buff0_reg_n_134,
      PCIN(18) => buff0_reg_n_135,
      PCIN(17) => buff0_reg_n_136,
      PCIN(16) => buff0_reg_n_137,
      PCIN(15) => buff0_reg_n_138,
      PCIN(14) => buff0_reg_n_139,
      PCIN(13) => buff0_reg_n_140,
      PCIN(12) => buff0_reg_n_141,
      PCIN(11) => buff0_reg_n_142,
      PCIN(10) => buff0_reg_n_143,
      PCIN(9) => buff0_reg_n_144,
      PCIN(8) => buff0_reg_n_145,
      PCIN(7) => buff0_reg_n_146,
      PCIN(6) => buff0_reg_n_147,
      PCIN(5) => buff0_reg_n_148,
      PCIN(4) => buff0_reg_n_149,
      PCIN(3) => buff0_reg_n_150,
      PCIN(2) => buff0_reg_n_151,
      PCIN(1) => buff0_reg_n_152,
      PCIN(0) => buff0_reg_n_153,
      PCOUT(47) => \buff1_reg__0_n_106\,
      PCOUT(46) => \buff1_reg__0_n_107\,
      PCOUT(45) => \buff1_reg__0_n_108\,
      PCOUT(44) => \buff1_reg__0_n_109\,
      PCOUT(43) => \buff1_reg__0_n_110\,
      PCOUT(42) => \buff1_reg__0_n_111\,
      PCOUT(41) => \buff1_reg__0_n_112\,
      PCOUT(40) => \buff1_reg__0_n_113\,
      PCOUT(39) => \buff1_reg__0_n_114\,
      PCOUT(38) => \buff1_reg__0_n_115\,
      PCOUT(37) => \buff1_reg__0_n_116\,
      PCOUT(36) => \buff1_reg__0_n_117\,
      PCOUT(35) => \buff1_reg__0_n_118\,
      PCOUT(34) => \buff1_reg__0_n_119\,
      PCOUT(33) => \buff1_reg__0_n_120\,
      PCOUT(32) => \buff1_reg__0_n_121\,
      PCOUT(31) => \buff1_reg__0_n_122\,
      PCOUT(30) => \buff1_reg__0_n_123\,
      PCOUT(29) => \buff1_reg__0_n_124\,
      PCOUT(28) => \buff1_reg__0_n_125\,
      PCOUT(27) => \buff1_reg__0_n_126\,
      PCOUT(26) => \buff1_reg__0_n_127\,
      PCOUT(25) => \buff1_reg__0_n_128\,
      PCOUT(24) => \buff1_reg__0_n_129\,
      PCOUT(23) => \buff1_reg__0_n_130\,
      PCOUT(22) => \buff1_reg__0_n_131\,
      PCOUT(21) => \buff1_reg__0_n_132\,
      PCOUT(20) => \buff1_reg__0_n_133\,
      PCOUT(19) => \buff1_reg__0_n_134\,
      PCOUT(18) => \buff1_reg__0_n_135\,
      PCOUT(17) => \buff1_reg__0_n_136\,
      PCOUT(16) => \buff1_reg__0_n_137\,
      PCOUT(15) => \buff1_reg__0_n_138\,
      PCOUT(14) => \buff1_reg__0_n_139\,
      PCOUT(13) => \buff1_reg__0_n_140\,
      PCOUT(12) => \buff1_reg__0_n_141\,
      PCOUT(11) => \buff1_reg__0_n_142\,
      PCOUT(10) => \buff1_reg__0_n_143\,
      PCOUT(9) => \buff1_reg__0_n_144\,
      PCOUT(8) => \buff1_reg__0_n_145\,
      PCOUT(7) => \buff1_reg__0_n_146\,
      PCOUT(6) => \buff1_reg__0_n_147\,
      PCOUT(5) => \buff1_reg__0_n_148\,
      PCOUT(4) => \buff1_reg__0_n_149\,
      PCOUT(3) => \buff1_reg__0_n_150\,
      PCOUT(2) => \buff1_reg__0_n_151\,
      PCOUT(1) => \buff1_reg__0_n_152\,
      PCOUT(0) => \buff1_reg__0_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff2_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => Q(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff2_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \a_reg0_reg_n_0_[31]\,
      B(16) => \a_reg0_reg_n_0_[31]\,
      B(15) => \a_reg0_reg_n_0_[31]\,
      B(14) => \a_reg0_reg_n_0_[31]\,
      B(13) => \a_reg0_reg_n_0_[30]\,
      B(12) => \a_reg0_reg_n_0_[29]\,
      B(11) => \a_reg0_reg_n_0_[28]\,
      B(10) => \a_reg0_reg_n_0_[27]\,
      B(9) => \a_reg0_reg_n_0_[26]\,
      B(8) => \a_reg0_reg_n_0_[25]\,
      B(7) => \a_reg0_reg_n_0_[24]\,
      B(6) => \a_reg0_reg_n_0_[23]\,
      B(5) => \a_reg0_reg_n_0_[22]\,
      B(4) => \a_reg0_reg_n_0_[21]\,
      B(3) => \a_reg0_reg_n_0_[20]\,
      B(2) => \a_reg0_reg_n_0_[19]\,
      B(1) => \a_reg0_reg_n_0_[18]\,
      B(0) => \a_reg0_reg_n_0_[17]\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff2_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => p_56_in,
      CEA2 => p_56_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_56_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_56_in,
      CEP => p_56_in,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\,
      P(47) => \buff2_reg__0_n_58\,
      P(46) => \buff2_reg__0_n_59\,
      P(45) => \buff2_reg__0_n_60\,
      P(44) => \buff2_reg__0_n_61\,
      P(43) => \buff2_reg__0_n_62\,
      P(42) => \buff2_reg__0_n_63\,
      P(41) => \buff2_reg__0_n_64\,
      P(40) => \buff2_reg__0_n_65\,
      P(39) => \buff2_reg__0_n_66\,
      P(38) => \buff2_reg__0_n_67\,
      P(37) => \buff2_reg__0_n_68\,
      P(36) => \buff2_reg__0_n_69\,
      P(35) => \buff2_reg__0_n_70\,
      P(34) => \buff2_reg__0_n_71\,
      P(33) => \buff2_reg__0_n_72\,
      P(32) => \buff2_reg__0_n_73\,
      P(31) => \buff2_reg__0_n_74\,
      P(30) => \buff2_reg__0_n_75\,
      P(29) => \buff2_reg__0_n_76\,
      P(28) => \buff2_reg__0_n_77\,
      P(27) => \buff2_reg__0_n_78\,
      P(26) => \buff2_reg__0_n_79\,
      P(25) => \buff2_reg__0_n_80\,
      P(24) => \buff2_reg__0_n_81\,
      P(23) => \buff2_reg__0_n_82\,
      P(22) => \buff2_reg__0_n_83\,
      P(21) => \buff2_reg__0_n_84\,
      P(20) => \buff2_reg__0_n_85\,
      P(19) => \buff2_reg__0_n_86\,
      P(18) => \buff2_reg__0_n_87\,
      P(17) => \buff2_reg__0_n_88\,
      P(16) => \buff2_reg__0_n_89\,
      P(15) => \buff2_reg__0_n_90\,
      P(14) => \buff2_reg__0_n_91\,
      P(13) => \buff2_reg__0_n_92\,
      P(12) => \buff2_reg__0_n_93\,
      P(11) => \buff2_reg__0_n_94\,
      P(10) => \buff2_reg__0_n_95\,
      P(9) => \buff2_reg__0_n_96\,
      P(8) => \buff2_reg__0_n_97\,
      P(7) => \buff2_reg__0_n_98\,
      P(6) => \buff2_reg__0_n_99\,
      P(5) => \buff2_reg__0_n_100\,
      P(4) => \buff2_reg__0_n_101\,
      P(3) => \buff2_reg__0_n_102\,
      P(2) => \buff2_reg__0_n_103\,
      P(1) => \buff2_reg__0_n_104\,
      P(0) => \buff2_reg__0_n_105\,
      PATTERNBDETECT => \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \buff1_reg__0_n_106\,
      PCIN(46) => \buff1_reg__0_n_107\,
      PCIN(45) => \buff1_reg__0_n_108\,
      PCIN(44) => \buff1_reg__0_n_109\,
      PCIN(43) => \buff1_reg__0_n_110\,
      PCIN(42) => \buff1_reg__0_n_111\,
      PCIN(41) => \buff1_reg__0_n_112\,
      PCIN(40) => \buff1_reg__0_n_113\,
      PCIN(39) => \buff1_reg__0_n_114\,
      PCIN(38) => \buff1_reg__0_n_115\,
      PCIN(37) => \buff1_reg__0_n_116\,
      PCIN(36) => \buff1_reg__0_n_117\,
      PCIN(35) => \buff1_reg__0_n_118\,
      PCIN(34) => \buff1_reg__0_n_119\,
      PCIN(33) => \buff1_reg__0_n_120\,
      PCIN(32) => \buff1_reg__0_n_121\,
      PCIN(31) => \buff1_reg__0_n_122\,
      PCIN(30) => \buff1_reg__0_n_123\,
      PCIN(29) => \buff1_reg__0_n_124\,
      PCIN(28) => \buff1_reg__0_n_125\,
      PCIN(27) => \buff1_reg__0_n_126\,
      PCIN(26) => \buff1_reg__0_n_127\,
      PCIN(25) => \buff1_reg__0_n_128\,
      PCIN(24) => \buff1_reg__0_n_129\,
      PCIN(23) => \buff1_reg__0_n_130\,
      PCIN(22) => \buff1_reg__0_n_131\,
      PCIN(21) => \buff1_reg__0_n_132\,
      PCIN(20) => \buff1_reg__0_n_133\,
      PCIN(19) => \buff1_reg__0_n_134\,
      PCIN(18) => \buff1_reg__0_n_135\,
      PCIN(17) => \buff1_reg__0_n_136\,
      PCIN(16) => \buff1_reg__0_n_137\,
      PCIN(15) => \buff1_reg__0_n_138\,
      PCIN(14) => \buff1_reg__0_n_139\,
      PCIN(13) => \buff1_reg__0_n_140\,
      PCIN(12) => \buff1_reg__0_n_141\,
      PCIN(11) => \buff1_reg__0_n_142\,
      PCIN(10) => \buff1_reg__0_n_143\,
      PCIN(9) => \buff1_reg__0_n_144\,
      PCIN(8) => \buff1_reg__0_n_145\,
      PCIN(7) => \buff1_reg__0_n_146\,
      PCIN(6) => \buff1_reg__0_n_147\,
      PCIN(5) => \buff1_reg__0_n_148\,
      PCIN(4) => \buff1_reg__0_n_149\,
      PCIN(3) => \buff1_reg__0_n_150\,
      PCIN(2) => \buff1_reg__0_n_151\,
      PCIN(1) => \buff1_reg__0_n_152\,
      PCIN(0) => \buff1_reg__0_n_153\,
      PCOUT(47 downto 0) => \NLW_buff2_reg__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff3_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg__0_n_105\,
      Q => D(17),
      R => '0'
    );
\buff3_reg[0]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_56_in,
      CLK => ap_clk,
      D => buff0_reg_n_105,
      Q => D(0)
    );
\buff3_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg__0_n_95\,
      Q => D(27),
      R => '0'
    );
\buff3_reg[10]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_56_in,
      CLK => ap_clk,
      D => buff0_reg_n_95,
      Q => D(10)
    );
\buff3_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg__0_n_94\,
      Q => D(28),
      R => '0'
    );
\buff3_reg[11]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_56_in,
      CLK => ap_clk,
      D => buff0_reg_n_94,
      Q => D(11)
    );
\buff3_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg__0_n_93\,
      Q => D(29),
      R => '0'
    );
\buff3_reg[12]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_56_in,
      CLK => ap_clk,
      D => buff0_reg_n_93,
      Q => D(12)
    );
\buff3_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg__0_n_92\,
      Q => D(30),
      R => '0'
    );
\buff3_reg[13]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_56_in,
      CLK => ap_clk,
      D => buff0_reg_n_92,
      Q => D(13)
    );
\buff3_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg__0_n_91\,
      Q => D(31),
      R => '0'
    );
\buff3_reg[14]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_56_in,
      CLK => ap_clk,
      D => buff0_reg_n_91,
      Q => D(14)
    );
\buff3_reg[15]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_56_in,
      CLK => ap_clk,
      D => buff0_reg_n_90,
      Q => D(15)
    );
\buff3_reg[16]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_56_in,
      CLK => ap_clk,
      D => buff0_reg_n_89,
      Q => D(16)
    );
\buff3_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg__0_n_104\,
      Q => D(18),
      R => '0'
    );
\buff3_reg[1]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_56_in,
      CLK => ap_clk,
      D => buff0_reg_n_104,
      Q => D(1)
    );
\buff3_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg__0_n_103\,
      Q => D(19),
      R => '0'
    );
\buff3_reg[2]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_56_in,
      CLK => ap_clk,
      D => buff0_reg_n_103,
      Q => D(2)
    );
\buff3_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg__0_n_102\,
      Q => D(20),
      R => '0'
    );
\buff3_reg[3]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_56_in,
      CLK => ap_clk,
      D => buff0_reg_n_102,
      Q => D(3)
    );
\buff3_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg__0_n_101\,
      Q => D(21),
      R => '0'
    );
\buff3_reg[4]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_56_in,
      CLK => ap_clk,
      D => buff0_reg_n_101,
      Q => D(4)
    );
\buff3_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg__0_n_100\,
      Q => D(22),
      R => '0'
    );
\buff3_reg[5]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_56_in,
      CLK => ap_clk,
      D => buff0_reg_n_100,
      Q => D(5)
    );
\buff3_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg__0_n_99\,
      Q => D(23),
      R => '0'
    );
\buff3_reg[6]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_56_in,
      CLK => ap_clk,
      D => buff0_reg_n_99,
      Q => D(6)
    );
\buff3_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg__0_n_98\,
      Q => D(24),
      R => '0'
    );
\buff3_reg[7]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_56_in,
      CLK => ap_clk,
      D => buff0_reg_n_98,
      Q => D(7)
    );
\buff3_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg__0_n_97\,
      Q => D(25),
      R => '0'
    );
\buff3_reg[8]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_56_in,
      CLK => ap_clk,
      D => buff0_reg_n_97,
      Q => D(8)
    );
\buff3_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg__0_n_96\,
      Q => D(26),
      R => '0'
    );
\buff3_reg[9]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_56_in,
      CLK => ap_clk,
      D => buff0_reg_n_96,
      Q => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_bkb_MulnS_0_11 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_56_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \lineBuffer_0_3_15_reg_1666_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_enable_reg_pp3_iter3 : in STD_LOGIC;
    \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1554_reg[0]\ : in STD_LOGIC;
    \window_1_1_reg_555_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_bkb_MulnS_0_11 : entity is "cnn_2d_conv_d4x4_bkb_MulnS_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_bkb_MulnS_0_11;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_bkb_MulnS_0_11 is
  signal \a_reg0_reg_n_0_[17]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[18]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[19]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[20]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[21]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[22]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[23]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[24]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[25]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[26]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[27]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[28]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[29]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[30]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[31]\ : STD_LOGIC;
  signal buff0_reg_n_100 : STD_LOGIC;
  signal buff0_reg_n_101 : STD_LOGIC;
  signal buff0_reg_n_102 : STD_LOGIC;
  signal buff0_reg_n_103 : STD_LOGIC;
  signal buff0_reg_n_104 : STD_LOGIC;
  signal buff0_reg_n_105 : STD_LOGIC;
  signal buff0_reg_n_106 : STD_LOGIC;
  signal buff0_reg_n_107 : STD_LOGIC;
  signal buff0_reg_n_108 : STD_LOGIC;
  signal buff0_reg_n_109 : STD_LOGIC;
  signal buff0_reg_n_110 : STD_LOGIC;
  signal buff0_reg_n_111 : STD_LOGIC;
  signal buff0_reg_n_112 : STD_LOGIC;
  signal buff0_reg_n_113 : STD_LOGIC;
  signal buff0_reg_n_114 : STD_LOGIC;
  signal buff0_reg_n_115 : STD_LOGIC;
  signal buff0_reg_n_116 : STD_LOGIC;
  signal buff0_reg_n_117 : STD_LOGIC;
  signal buff0_reg_n_118 : STD_LOGIC;
  signal buff0_reg_n_119 : STD_LOGIC;
  signal buff0_reg_n_120 : STD_LOGIC;
  signal buff0_reg_n_121 : STD_LOGIC;
  signal buff0_reg_n_122 : STD_LOGIC;
  signal buff0_reg_n_123 : STD_LOGIC;
  signal buff0_reg_n_124 : STD_LOGIC;
  signal buff0_reg_n_125 : STD_LOGIC;
  signal buff0_reg_n_126 : STD_LOGIC;
  signal buff0_reg_n_127 : STD_LOGIC;
  signal buff0_reg_n_128 : STD_LOGIC;
  signal buff0_reg_n_129 : STD_LOGIC;
  signal buff0_reg_n_130 : STD_LOGIC;
  signal buff0_reg_n_131 : STD_LOGIC;
  signal buff0_reg_n_132 : STD_LOGIC;
  signal buff0_reg_n_133 : STD_LOGIC;
  signal buff0_reg_n_134 : STD_LOGIC;
  signal buff0_reg_n_135 : STD_LOGIC;
  signal buff0_reg_n_136 : STD_LOGIC;
  signal buff0_reg_n_137 : STD_LOGIC;
  signal buff0_reg_n_138 : STD_LOGIC;
  signal buff0_reg_n_139 : STD_LOGIC;
  signal buff0_reg_n_140 : STD_LOGIC;
  signal buff0_reg_n_141 : STD_LOGIC;
  signal buff0_reg_n_142 : STD_LOGIC;
  signal buff0_reg_n_143 : STD_LOGIC;
  signal buff0_reg_n_144 : STD_LOGIC;
  signal buff0_reg_n_145 : STD_LOGIC;
  signal buff0_reg_n_146 : STD_LOGIC;
  signal buff0_reg_n_147 : STD_LOGIC;
  signal buff0_reg_n_148 : STD_LOGIC;
  signal buff0_reg_n_149 : STD_LOGIC;
  signal buff0_reg_n_150 : STD_LOGIC;
  signal buff0_reg_n_151 : STD_LOGIC;
  signal buff0_reg_n_152 : STD_LOGIC;
  signal buff0_reg_n_153 : STD_LOGIC;
  signal buff0_reg_n_24 : STD_LOGIC;
  signal buff0_reg_n_25 : STD_LOGIC;
  signal buff0_reg_n_26 : STD_LOGIC;
  signal buff0_reg_n_27 : STD_LOGIC;
  signal buff0_reg_n_28 : STD_LOGIC;
  signal buff0_reg_n_29 : STD_LOGIC;
  signal buff0_reg_n_30 : STD_LOGIC;
  signal buff0_reg_n_31 : STD_LOGIC;
  signal buff0_reg_n_32 : STD_LOGIC;
  signal buff0_reg_n_33 : STD_LOGIC;
  signal buff0_reg_n_34 : STD_LOGIC;
  signal buff0_reg_n_35 : STD_LOGIC;
  signal buff0_reg_n_36 : STD_LOGIC;
  signal buff0_reg_n_37 : STD_LOGIC;
  signal buff0_reg_n_38 : STD_LOGIC;
  signal buff0_reg_n_39 : STD_LOGIC;
  signal buff0_reg_n_40 : STD_LOGIC;
  signal buff0_reg_n_41 : STD_LOGIC;
  signal buff0_reg_n_42 : STD_LOGIC;
  signal buff0_reg_n_43 : STD_LOGIC;
  signal buff0_reg_n_44 : STD_LOGIC;
  signal buff0_reg_n_45 : STD_LOGIC;
  signal buff0_reg_n_46 : STD_LOGIC;
  signal buff0_reg_n_47 : STD_LOGIC;
  signal buff0_reg_n_48 : STD_LOGIC;
  signal buff0_reg_n_49 : STD_LOGIC;
  signal buff0_reg_n_50 : STD_LOGIC;
  signal buff0_reg_n_51 : STD_LOGIC;
  signal buff0_reg_n_52 : STD_LOGIC;
  signal buff0_reg_n_53 : STD_LOGIC;
  signal buff0_reg_n_58 : STD_LOGIC;
  signal buff0_reg_n_59 : STD_LOGIC;
  signal buff0_reg_n_60 : STD_LOGIC;
  signal buff0_reg_n_61 : STD_LOGIC;
  signal buff0_reg_n_62 : STD_LOGIC;
  signal buff0_reg_n_63 : STD_LOGIC;
  signal buff0_reg_n_64 : STD_LOGIC;
  signal buff0_reg_n_65 : STD_LOGIC;
  signal buff0_reg_n_66 : STD_LOGIC;
  signal buff0_reg_n_67 : STD_LOGIC;
  signal buff0_reg_n_68 : STD_LOGIC;
  signal buff0_reg_n_69 : STD_LOGIC;
  signal buff0_reg_n_70 : STD_LOGIC;
  signal buff0_reg_n_71 : STD_LOGIC;
  signal buff0_reg_n_72 : STD_LOGIC;
  signal buff0_reg_n_73 : STD_LOGIC;
  signal buff0_reg_n_74 : STD_LOGIC;
  signal buff0_reg_n_75 : STD_LOGIC;
  signal buff0_reg_n_76 : STD_LOGIC;
  signal buff0_reg_n_77 : STD_LOGIC;
  signal buff0_reg_n_78 : STD_LOGIC;
  signal buff0_reg_n_79 : STD_LOGIC;
  signal buff0_reg_n_80 : STD_LOGIC;
  signal buff0_reg_n_81 : STD_LOGIC;
  signal buff0_reg_n_82 : STD_LOGIC;
  signal buff0_reg_n_83 : STD_LOGIC;
  signal buff0_reg_n_84 : STD_LOGIC;
  signal buff0_reg_n_85 : STD_LOGIC;
  signal buff0_reg_n_86 : STD_LOGIC;
  signal buff0_reg_n_87 : STD_LOGIC;
  signal buff0_reg_n_88 : STD_LOGIC;
  signal buff0_reg_n_89 : STD_LOGIC;
  signal buff0_reg_n_90 : STD_LOGIC;
  signal buff0_reg_n_91 : STD_LOGIC;
  signal buff0_reg_n_92 : STD_LOGIC;
  signal buff0_reg_n_93 : STD_LOGIC;
  signal buff0_reg_n_94 : STD_LOGIC;
  signal buff0_reg_n_95 : STD_LOGIC;
  signal buff0_reg_n_96 : STD_LOGIC;
  signal buff0_reg_n_97 : STD_LOGIC;
  signal buff0_reg_n_98 : STD_LOGIC;
  signal buff0_reg_n_99 : STD_LOGIC;
  signal \buff1_reg__0_n_106\ : STD_LOGIC;
  signal \buff1_reg__0_n_107\ : STD_LOGIC;
  signal \buff1_reg__0_n_108\ : STD_LOGIC;
  signal \buff1_reg__0_n_109\ : STD_LOGIC;
  signal \buff1_reg__0_n_110\ : STD_LOGIC;
  signal \buff1_reg__0_n_111\ : STD_LOGIC;
  signal \buff1_reg__0_n_112\ : STD_LOGIC;
  signal \buff1_reg__0_n_113\ : STD_LOGIC;
  signal \buff1_reg__0_n_114\ : STD_LOGIC;
  signal \buff1_reg__0_n_115\ : STD_LOGIC;
  signal \buff1_reg__0_n_116\ : STD_LOGIC;
  signal \buff1_reg__0_n_117\ : STD_LOGIC;
  signal \buff1_reg__0_n_118\ : STD_LOGIC;
  signal \buff1_reg__0_n_119\ : STD_LOGIC;
  signal \buff1_reg__0_n_120\ : STD_LOGIC;
  signal \buff1_reg__0_n_121\ : STD_LOGIC;
  signal \buff1_reg__0_n_122\ : STD_LOGIC;
  signal \buff1_reg__0_n_123\ : STD_LOGIC;
  signal \buff1_reg__0_n_124\ : STD_LOGIC;
  signal \buff1_reg__0_n_125\ : STD_LOGIC;
  signal \buff1_reg__0_n_126\ : STD_LOGIC;
  signal \buff1_reg__0_n_127\ : STD_LOGIC;
  signal \buff1_reg__0_n_128\ : STD_LOGIC;
  signal \buff1_reg__0_n_129\ : STD_LOGIC;
  signal \buff1_reg__0_n_130\ : STD_LOGIC;
  signal \buff1_reg__0_n_131\ : STD_LOGIC;
  signal \buff1_reg__0_n_132\ : STD_LOGIC;
  signal \buff1_reg__0_n_133\ : STD_LOGIC;
  signal \buff1_reg__0_n_134\ : STD_LOGIC;
  signal \buff1_reg__0_n_135\ : STD_LOGIC;
  signal \buff1_reg__0_n_136\ : STD_LOGIC;
  signal \buff1_reg__0_n_137\ : STD_LOGIC;
  signal \buff1_reg__0_n_138\ : STD_LOGIC;
  signal \buff1_reg__0_n_139\ : STD_LOGIC;
  signal \buff1_reg__0_n_140\ : STD_LOGIC;
  signal \buff1_reg__0_n_141\ : STD_LOGIC;
  signal \buff1_reg__0_n_142\ : STD_LOGIC;
  signal \buff1_reg__0_n_143\ : STD_LOGIC;
  signal \buff1_reg__0_n_144\ : STD_LOGIC;
  signal \buff1_reg__0_n_145\ : STD_LOGIC;
  signal \buff1_reg__0_n_146\ : STD_LOGIC;
  signal \buff1_reg__0_n_147\ : STD_LOGIC;
  signal \buff1_reg__0_n_148\ : STD_LOGIC;
  signal \buff1_reg__0_n_149\ : STD_LOGIC;
  signal \buff1_reg__0_n_150\ : STD_LOGIC;
  signal \buff1_reg__0_n_151\ : STD_LOGIC;
  signal \buff1_reg__0_n_152\ : STD_LOGIC;
  signal \buff1_reg__0_n_153\ : STD_LOGIC;
  signal \buff2_reg__0_n_100\ : STD_LOGIC;
  signal \buff2_reg__0_n_101\ : STD_LOGIC;
  signal \buff2_reg__0_n_102\ : STD_LOGIC;
  signal \buff2_reg__0_n_103\ : STD_LOGIC;
  signal \buff2_reg__0_n_104\ : STD_LOGIC;
  signal \buff2_reg__0_n_105\ : STD_LOGIC;
  signal \buff2_reg__0_n_58\ : STD_LOGIC;
  signal \buff2_reg__0_n_59\ : STD_LOGIC;
  signal \buff2_reg__0_n_60\ : STD_LOGIC;
  signal \buff2_reg__0_n_61\ : STD_LOGIC;
  signal \buff2_reg__0_n_62\ : STD_LOGIC;
  signal \buff2_reg__0_n_63\ : STD_LOGIC;
  signal \buff2_reg__0_n_64\ : STD_LOGIC;
  signal \buff2_reg__0_n_65\ : STD_LOGIC;
  signal \buff2_reg__0_n_66\ : STD_LOGIC;
  signal \buff2_reg__0_n_67\ : STD_LOGIC;
  signal \buff2_reg__0_n_68\ : STD_LOGIC;
  signal \buff2_reg__0_n_69\ : STD_LOGIC;
  signal \buff2_reg__0_n_70\ : STD_LOGIC;
  signal \buff2_reg__0_n_71\ : STD_LOGIC;
  signal \buff2_reg__0_n_72\ : STD_LOGIC;
  signal \buff2_reg__0_n_73\ : STD_LOGIC;
  signal \buff2_reg__0_n_74\ : STD_LOGIC;
  signal \buff2_reg__0_n_75\ : STD_LOGIC;
  signal \buff2_reg__0_n_76\ : STD_LOGIC;
  signal \buff2_reg__0_n_77\ : STD_LOGIC;
  signal \buff2_reg__0_n_78\ : STD_LOGIC;
  signal \buff2_reg__0_n_79\ : STD_LOGIC;
  signal \buff2_reg__0_n_80\ : STD_LOGIC;
  signal \buff2_reg__0_n_81\ : STD_LOGIC;
  signal \buff2_reg__0_n_82\ : STD_LOGIC;
  signal \buff2_reg__0_n_83\ : STD_LOGIC;
  signal \buff2_reg__0_n_84\ : STD_LOGIC;
  signal \buff2_reg__0_n_85\ : STD_LOGIC;
  signal \buff2_reg__0_n_86\ : STD_LOGIC;
  signal \buff2_reg__0_n_87\ : STD_LOGIC;
  signal \buff2_reg__0_n_88\ : STD_LOGIC;
  signal \buff2_reg__0_n_89\ : STD_LOGIC;
  signal \buff2_reg__0_n_90\ : STD_LOGIC;
  signal \buff2_reg__0_n_91\ : STD_LOGIC;
  signal \buff2_reg__0_n_92\ : STD_LOGIC;
  signal \buff2_reg__0_n_93\ : STD_LOGIC;
  signal \buff2_reg__0_n_94\ : STD_LOGIC;
  signal \buff2_reg__0_n_95\ : STD_LOGIC;
  signal \buff2_reg__0_n_96\ : STD_LOGIC;
  signal \buff2_reg__0_n_97\ : STD_LOGIC;
  signal \buff2_reg__0_n_98\ : STD_LOGIC;
  signal \buff2_reg__0_n_99\ : STD_LOGIC;
  signal window_1_1_phi_fu_558_p4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of window_1_1_phi_fu_558_p4 : signal is "true";
  signal NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff0_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff1_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff1_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff1_reg__0_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff2_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff2_reg__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \buff3_reg[0]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U5/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg ";
  attribute srl_name : string;
  attribute srl_name of \buff3_reg[0]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U5/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg[0]_srl3 ";
  attribute srl_bus_name of \buff3_reg[10]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U5/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[10]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U5/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg[10]_srl3 ";
  attribute srl_bus_name of \buff3_reg[11]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U5/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[11]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U5/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg[11]_srl3 ";
  attribute srl_bus_name of \buff3_reg[12]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U5/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[12]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U5/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg[12]_srl3 ";
  attribute srl_bus_name of \buff3_reg[13]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U5/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[13]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U5/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg[13]_srl3 ";
  attribute srl_bus_name of \buff3_reg[14]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U5/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[14]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U5/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg[14]_srl3 ";
  attribute srl_bus_name of \buff3_reg[15]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U5/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[15]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U5/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg[15]_srl3 ";
  attribute srl_bus_name of \buff3_reg[16]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U5/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[16]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U5/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg[16]_srl3 ";
  attribute srl_bus_name of \buff3_reg[1]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U5/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[1]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U5/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg[1]_srl3 ";
  attribute srl_bus_name of \buff3_reg[2]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U5/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[2]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U5/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg[2]_srl3 ";
  attribute srl_bus_name of \buff3_reg[3]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U5/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[3]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U5/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg[3]_srl3 ";
  attribute srl_bus_name of \buff3_reg[4]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U5/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[4]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U5/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg[4]_srl3 ";
  attribute srl_bus_name of \buff3_reg[5]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U5/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[5]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U5/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg[5]_srl3 ";
  attribute srl_bus_name of \buff3_reg[6]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U5/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[6]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U5/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg[6]_srl3 ";
  attribute srl_bus_name of \buff3_reg[7]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U5/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[7]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U5/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg[7]_srl3 ";
  attribute srl_bus_name of \buff3_reg[8]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U5/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[8]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U5/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg[8]_srl3 ";
  attribute srl_bus_name of \buff3_reg[9]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U5/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[9]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U5/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg[9]_srl3 ";
begin
\a_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => Q(17),
      Q => \a_reg0_reg_n_0_[17]\,
      R => '0'
    );
\a_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => Q(18),
      Q => \a_reg0_reg_n_0_[18]\,
      R => '0'
    );
\a_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => Q(19),
      Q => \a_reg0_reg_n_0_[19]\,
      R => '0'
    );
\a_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => Q(20),
      Q => \a_reg0_reg_n_0_[20]\,
      R => '0'
    );
\a_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => Q(21),
      Q => \a_reg0_reg_n_0_[21]\,
      R => '0'
    );
\a_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => Q(22),
      Q => \a_reg0_reg_n_0_[22]\,
      R => '0'
    );
\a_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => Q(23),
      Q => \a_reg0_reg_n_0_[23]\,
      R => '0'
    );
\a_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => Q(24),
      Q => \a_reg0_reg_n_0_[24]\,
      R => '0'
    );
\a_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => Q(25),
      Q => \a_reg0_reg_n_0_[25]\,
      R => '0'
    );
\a_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => Q(26),
      Q => \a_reg0_reg_n_0_[26]\,
      R => '0'
    );
\a_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => Q(27),
      Q => \a_reg0_reg_n_0_[27]\,
      R => '0'
    );
\a_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => Q(28),
      Q => \a_reg0_reg_n_0_[28]\,
      R => '0'
    );
\a_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => Q(29),
      Q => \a_reg0_reg_n_0_[29]\,
      R => '0'
    );
\a_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => Q(30),
      Q => \a_reg0_reg_n_0_[30]\,
      R => '0'
    );
\a_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => Q(31),
      Q => \a_reg0_reg_n_0_[31]\,
      R => '0'
    );
\b_inferred_i_10__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \lineBuffer_0_3_15_reg_1666_reg[31]\(22),
      I1 => ap_enable_reg_pp3_iter3,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1554_reg[0]\,
      I3 => \window_1_1_reg_555_reg[31]\(22),
      O => window_1_1_phi_fu_558_p4(22)
    );
\b_inferred_i_11__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \lineBuffer_0_3_15_reg_1666_reg[31]\(21),
      I1 => ap_enable_reg_pp3_iter3,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1554_reg[0]\,
      I3 => \window_1_1_reg_555_reg[31]\(21),
      O => window_1_1_phi_fu_558_p4(21)
    );
\b_inferred_i_12__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \lineBuffer_0_3_15_reg_1666_reg[31]\(20),
      I1 => ap_enable_reg_pp3_iter3,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1554_reg[0]\,
      I3 => \window_1_1_reg_555_reg[31]\(20),
      O => window_1_1_phi_fu_558_p4(20)
    );
\b_inferred_i_13__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \lineBuffer_0_3_15_reg_1666_reg[31]\(19),
      I1 => ap_enable_reg_pp3_iter3,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1554_reg[0]\,
      I3 => \window_1_1_reg_555_reg[31]\(19),
      O => window_1_1_phi_fu_558_p4(19)
    );
\b_inferred_i_14__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \lineBuffer_0_3_15_reg_1666_reg[31]\(18),
      I1 => ap_enable_reg_pp3_iter3,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1554_reg[0]\,
      I3 => \window_1_1_reg_555_reg[31]\(18),
      O => window_1_1_phi_fu_558_p4(18)
    );
\b_inferred_i_15__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \lineBuffer_0_3_15_reg_1666_reg[31]\(17),
      I1 => ap_enable_reg_pp3_iter3,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1554_reg[0]\,
      I3 => \window_1_1_reg_555_reg[31]\(17),
      O => window_1_1_phi_fu_558_p4(17)
    );
\b_inferred_i_16__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \lineBuffer_0_3_15_reg_1666_reg[31]\(16),
      I1 => ap_enable_reg_pp3_iter3,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1554_reg[0]\,
      I3 => \window_1_1_reg_555_reg[31]\(16),
      O => window_1_1_phi_fu_558_p4(16)
    );
\b_inferred_i_17__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \lineBuffer_0_3_15_reg_1666_reg[31]\(15),
      I1 => ap_enable_reg_pp3_iter3,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1554_reg[0]\,
      I3 => \window_1_1_reg_555_reg[31]\(15),
      O => window_1_1_phi_fu_558_p4(15)
    );
\b_inferred_i_18__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \lineBuffer_0_3_15_reg_1666_reg[31]\(14),
      I1 => ap_enable_reg_pp3_iter3,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1554_reg[0]\,
      I3 => \window_1_1_reg_555_reg[31]\(14),
      O => window_1_1_phi_fu_558_p4(14)
    );
\b_inferred_i_19__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \lineBuffer_0_3_15_reg_1666_reg[31]\(13),
      I1 => ap_enable_reg_pp3_iter3,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1554_reg[0]\,
      I3 => \window_1_1_reg_555_reg[31]\(13),
      O => window_1_1_phi_fu_558_p4(13)
    );
\b_inferred_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \lineBuffer_0_3_15_reg_1666_reg[31]\(31),
      I1 => ap_enable_reg_pp3_iter3,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1554_reg[0]\,
      I3 => \window_1_1_reg_555_reg[31]\(31),
      O => window_1_1_phi_fu_558_p4(31)
    );
\b_inferred_i_20__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \lineBuffer_0_3_15_reg_1666_reg[31]\(12),
      I1 => ap_enable_reg_pp3_iter3,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1554_reg[0]\,
      I3 => \window_1_1_reg_555_reg[31]\(12),
      O => window_1_1_phi_fu_558_p4(12)
    );
\b_inferred_i_21__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \lineBuffer_0_3_15_reg_1666_reg[31]\(11),
      I1 => ap_enable_reg_pp3_iter3,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1554_reg[0]\,
      I3 => \window_1_1_reg_555_reg[31]\(11),
      O => window_1_1_phi_fu_558_p4(11)
    );
\b_inferred_i_22__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \lineBuffer_0_3_15_reg_1666_reg[31]\(10),
      I1 => ap_enable_reg_pp3_iter3,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1554_reg[0]\,
      I3 => \window_1_1_reg_555_reg[31]\(10),
      O => window_1_1_phi_fu_558_p4(10)
    );
\b_inferred_i_23__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \lineBuffer_0_3_15_reg_1666_reg[31]\(9),
      I1 => ap_enable_reg_pp3_iter3,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1554_reg[0]\,
      I3 => \window_1_1_reg_555_reg[31]\(9),
      O => window_1_1_phi_fu_558_p4(9)
    );
\b_inferred_i_24__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \lineBuffer_0_3_15_reg_1666_reg[31]\(8),
      I1 => ap_enable_reg_pp3_iter3,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1554_reg[0]\,
      I3 => \window_1_1_reg_555_reg[31]\(8),
      O => window_1_1_phi_fu_558_p4(8)
    );
\b_inferred_i_25__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \lineBuffer_0_3_15_reg_1666_reg[31]\(7),
      I1 => ap_enable_reg_pp3_iter3,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1554_reg[0]\,
      I3 => \window_1_1_reg_555_reg[31]\(7),
      O => window_1_1_phi_fu_558_p4(7)
    );
\b_inferred_i_26__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \lineBuffer_0_3_15_reg_1666_reg[31]\(6),
      I1 => ap_enable_reg_pp3_iter3,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1554_reg[0]\,
      I3 => \window_1_1_reg_555_reg[31]\(6),
      O => window_1_1_phi_fu_558_p4(6)
    );
\b_inferred_i_27__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \lineBuffer_0_3_15_reg_1666_reg[31]\(5),
      I1 => ap_enable_reg_pp3_iter3,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1554_reg[0]\,
      I3 => \window_1_1_reg_555_reg[31]\(5),
      O => window_1_1_phi_fu_558_p4(5)
    );
\b_inferred_i_28__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \lineBuffer_0_3_15_reg_1666_reg[31]\(4),
      I1 => ap_enable_reg_pp3_iter3,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1554_reg[0]\,
      I3 => \window_1_1_reg_555_reg[31]\(4),
      O => window_1_1_phi_fu_558_p4(4)
    );
\b_inferred_i_29__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \lineBuffer_0_3_15_reg_1666_reg[31]\(3),
      I1 => ap_enable_reg_pp3_iter3,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1554_reg[0]\,
      I3 => \window_1_1_reg_555_reg[31]\(3),
      O => window_1_1_phi_fu_558_p4(3)
    );
\b_inferred_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \lineBuffer_0_3_15_reg_1666_reg[31]\(30),
      I1 => ap_enable_reg_pp3_iter3,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1554_reg[0]\,
      I3 => \window_1_1_reg_555_reg[31]\(30),
      O => window_1_1_phi_fu_558_p4(30)
    );
\b_inferred_i_30__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \lineBuffer_0_3_15_reg_1666_reg[31]\(2),
      I1 => ap_enable_reg_pp3_iter3,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1554_reg[0]\,
      I3 => \window_1_1_reg_555_reg[31]\(2),
      O => window_1_1_phi_fu_558_p4(2)
    );
\b_inferred_i_31__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \lineBuffer_0_3_15_reg_1666_reg[31]\(1),
      I1 => ap_enable_reg_pp3_iter3,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1554_reg[0]\,
      I3 => \window_1_1_reg_555_reg[31]\(1),
      O => window_1_1_phi_fu_558_p4(1)
    );
\b_inferred_i_32__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \lineBuffer_0_3_15_reg_1666_reg[31]\(0),
      I1 => ap_enable_reg_pp3_iter3,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1554_reg[0]\,
      I3 => \window_1_1_reg_555_reg[31]\(0),
      O => window_1_1_phi_fu_558_p4(0)
    );
\b_inferred_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \lineBuffer_0_3_15_reg_1666_reg[31]\(29),
      I1 => ap_enable_reg_pp3_iter3,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1554_reg[0]\,
      I3 => \window_1_1_reg_555_reg[31]\(29),
      O => window_1_1_phi_fu_558_p4(29)
    );
\b_inferred_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \lineBuffer_0_3_15_reg_1666_reg[31]\(28),
      I1 => ap_enable_reg_pp3_iter3,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1554_reg[0]\,
      I3 => \window_1_1_reg_555_reg[31]\(28),
      O => window_1_1_phi_fu_558_p4(28)
    );
\b_inferred_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \lineBuffer_0_3_15_reg_1666_reg[31]\(27),
      I1 => ap_enable_reg_pp3_iter3,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1554_reg[0]\,
      I3 => \window_1_1_reg_555_reg[31]\(27),
      O => window_1_1_phi_fu_558_p4(27)
    );
\b_inferred_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \lineBuffer_0_3_15_reg_1666_reg[31]\(26),
      I1 => ap_enable_reg_pp3_iter3,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1554_reg[0]\,
      I3 => \window_1_1_reg_555_reg[31]\(26),
      O => window_1_1_phi_fu_558_p4(26)
    );
\b_inferred_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \lineBuffer_0_3_15_reg_1666_reg[31]\(25),
      I1 => ap_enable_reg_pp3_iter3,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1554_reg[0]\,
      I3 => \window_1_1_reg_555_reg[31]\(25),
      O => window_1_1_phi_fu_558_p4(25)
    );
\b_inferred_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \lineBuffer_0_3_15_reg_1666_reg[31]\(24),
      I1 => ap_enable_reg_pp3_iter3,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1554_reg[0]\,
      I3 => \window_1_1_reg_555_reg[31]\(24),
      O => window_1_1_phi_fu_558_p4(24)
    );
\b_inferred_i_9__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \lineBuffer_0_3_15_reg_1666_reg[31]\(23),
      I1 => ap_enable_reg_pp3_iter3,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1554_reg[0]\,
      I3 => \window_1_1_reg_555_reg[31]\(23),
      O => window_1_1_phi_fu_558_p4(23)
    );
buff0_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => Q(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29) => buff0_reg_n_24,
      ACOUT(28) => buff0_reg_n_25,
      ACOUT(27) => buff0_reg_n_26,
      ACOUT(26) => buff0_reg_n_27,
      ACOUT(25) => buff0_reg_n_28,
      ACOUT(24) => buff0_reg_n_29,
      ACOUT(23) => buff0_reg_n_30,
      ACOUT(22) => buff0_reg_n_31,
      ACOUT(21) => buff0_reg_n_32,
      ACOUT(20) => buff0_reg_n_33,
      ACOUT(19) => buff0_reg_n_34,
      ACOUT(18) => buff0_reg_n_35,
      ACOUT(17) => buff0_reg_n_36,
      ACOUT(16) => buff0_reg_n_37,
      ACOUT(15) => buff0_reg_n_38,
      ACOUT(14) => buff0_reg_n_39,
      ACOUT(13) => buff0_reg_n_40,
      ACOUT(12) => buff0_reg_n_41,
      ACOUT(11) => buff0_reg_n_42,
      ACOUT(10) => buff0_reg_n_43,
      ACOUT(9) => buff0_reg_n_44,
      ACOUT(8) => buff0_reg_n_45,
      ACOUT(7) => buff0_reg_n_46,
      ACOUT(6) => buff0_reg_n_47,
      ACOUT(5) => buff0_reg_n_48,
      ACOUT(4) => buff0_reg_n_49,
      ACOUT(3) => buff0_reg_n_50,
      ACOUT(2) => buff0_reg_n_51,
      ACOUT(1) => buff0_reg_n_52,
      ACOUT(0) => buff0_reg_n_53,
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => window_1_1_phi_fu_558_p4(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff0_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff0_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => p_56_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_56_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_56_in,
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_buff0_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff0_reg_n_58,
      P(46) => buff0_reg_n_59,
      P(45) => buff0_reg_n_60,
      P(44) => buff0_reg_n_61,
      P(43) => buff0_reg_n_62,
      P(42) => buff0_reg_n_63,
      P(41) => buff0_reg_n_64,
      P(40) => buff0_reg_n_65,
      P(39) => buff0_reg_n_66,
      P(38) => buff0_reg_n_67,
      P(37) => buff0_reg_n_68,
      P(36) => buff0_reg_n_69,
      P(35) => buff0_reg_n_70,
      P(34) => buff0_reg_n_71,
      P(33) => buff0_reg_n_72,
      P(32) => buff0_reg_n_73,
      P(31) => buff0_reg_n_74,
      P(30) => buff0_reg_n_75,
      P(29) => buff0_reg_n_76,
      P(28) => buff0_reg_n_77,
      P(27) => buff0_reg_n_78,
      P(26) => buff0_reg_n_79,
      P(25) => buff0_reg_n_80,
      P(24) => buff0_reg_n_81,
      P(23) => buff0_reg_n_82,
      P(22) => buff0_reg_n_83,
      P(21) => buff0_reg_n_84,
      P(20) => buff0_reg_n_85,
      P(19) => buff0_reg_n_86,
      P(18) => buff0_reg_n_87,
      P(17) => buff0_reg_n_88,
      P(16) => buff0_reg_n_89,
      P(15) => buff0_reg_n_90,
      P(14) => buff0_reg_n_91,
      P(13) => buff0_reg_n_92,
      P(12) => buff0_reg_n_93,
      P(11) => buff0_reg_n_94,
      P(10) => buff0_reg_n_95,
      P(9) => buff0_reg_n_96,
      P(8) => buff0_reg_n_97,
      P(7) => buff0_reg_n_98,
      P(6) => buff0_reg_n_99,
      P(5) => buff0_reg_n_100,
      P(4) => buff0_reg_n_101,
      P(3) => buff0_reg_n_102,
      P(2) => buff0_reg_n_103,
      P(1) => buff0_reg_n_104,
      P(0) => buff0_reg_n_105,
      PATTERNBDETECT => NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff0_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => buff0_reg_n_106,
      PCOUT(46) => buff0_reg_n_107,
      PCOUT(45) => buff0_reg_n_108,
      PCOUT(44) => buff0_reg_n_109,
      PCOUT(43) => buff0_reg_n_110,
      PCOUT(42) => buff0_reg_n_111,
      PCOUT(41) => buff0_reg_n_112,
      PCOUT(40) => buff0_reg_n_113,
      PCOUT(39) => buff0_reg_n_114,
      PCOUT(38) => buff0_reg_n_115,
      PCOUT(37) => buff0_reg_n_116,
      PCOUT(36) => buff0_reg_n_117,
      PCOUT(35) => buff0_reg_n_118,
      PCOUT(34) => buff0_reg_n_119,
      PCOUT(33) => buff0_reg_n_120,
      PCOUT(32) => buff0_reg_n_121,
      PCOUT(31) => buff0_reg_n_122,
      PCOUT(30) => buff0_reg_n_123,
      PCOUT(29) => buff0_reg_n_124,
      PCOUT(28) => buff0_reg_n_125,
      PCOUT(27) => buff0_reg_n_126,
      PCOUT(26) => buff0_reg_n_127,
      PCOUT(25) => buff0_reg_n_128,
      PCOUT(24) => buff0_reg_n_129,
      PCOUT(23) => buff0_reg_n_130,
      PCOUT(22) => buff0_reg_n_131,
      PCOUT(21) => buff0_reg_n_132,
      PCOUT(20) => buff0_reg_n_133,
      PCOUT(19) => buff0_reg_n_134,
      PCOUT(18) => buff0_reg_n_135,
      PCOUT(17) => buff0_reg_n_136,
      PCOUT(16) => buff0_reg_n_137,
      PCOUT(15) => buff0_reg_n_138,
      PCOUT(14) => buff0_reg_n_139,
      PCOUT(13) => buff0_reg_n_140,
      PCOUT(12) => buff0_reg_n_141,
      PCOUT(11) => buff0_reg_n_142,
      PCOUT(10) => buff0_reg_n_143,
      PCOUT(9) => buff0_reg_n_144,
      PCOUT(8) => buff0_reg_n_145,
      PCOUT(7) => buff0_reg_n_146,
      PCOUT(6) => buff0_reg_n_147,
      PCOUT(5) => buff0_reg_n_148,
      PCOUT(4) => buff0_reg_n_149,
      PCOUT(3) => buff0_reg_n_150,
      PCOUT(2) => buff0_reg_n_151,
      PCOUT(1) => buff0_reg_n_152,
      PCOUT(0) => buff0_reg_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff0_reg_UNDERFLOW_UNCONNECTED
    );
\buff1_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "CASCADE",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29) => buff0_reg_n_24,
      ACIN(28) => buff0_reg_n_25,
      ACIN(27) => buff0_reg_n_26,
      ACIN(26) => buff0_reg_n_27,
      ACIN(25) => buff0_reg_n_28,
      ACIN(24) => buff0_reg_n_29,
      ACIN(23) => buff0_reg_n_30,
      ACIN(22) => buff0_reg_n_31,
      ACIN(21) => buff0_reg_n_32,
      ACIN(20) => buff0_reg_n_33,
      ACIN(19) => buff0_reg_n_34,
      ACIN(18) => buff0_reg_n_35,
      ACIN(17) => buff0_reg_n_36,
      ACIN(16) => buff0_reg_n_37,
      ACIN(15) => buff0_reg_n_38,
      ACIN(14) => buff0_reg_n_39,
      ACIN(13) => buff0_reg_n_40,
      ACIN(12) => buff0_reg_n_41,
      ACIN(11) => buff0_reg_n_42,
      ACIN(10) => buff0_reg_n_43,
      ACIN(9) => buff0_reg_n_44,
      ACIN(8) => buff0_reg_n_45,
      ACIN(7) => buff0_reg_n_46,
      ACIN(6) => buff0_reg_n_47,
      ACIN(5) => buff0_reg_n_48,
      ACIN(4) => buff0_reg_n_49,
      ACIN(3) => buff0_reg_n_50,
      ACIN(2) => buff0_reg_n_51,
      ACIN(1) => buff0_reg_n_52,
      ACIN(0) => buff0_reg_n_53,
      ACOUT(29 downto 0) => \NLW_buff1_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => window_1_1_phi_fu_558_p4(31),
      B(16) => window_1_1_phi_fu_558_p4(31),
      B(15) => window_1_1_phi_fu_558_p4(31),
      B(14 downto 0) => window_1_1_phi_fu_558_p4(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff1_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff1_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_56_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_56_in,
      CEP => p_56_in,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_buff1_reg__0_OVERFLOW_UNCONNECTED\,
      P(47 downto 0) => \NLW_buff1_reg__0_P_UNCONNECTED\(47 downto 0),
      PATTERNBDETECT => \NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => buff0_reg_n_106,
      PCIN(46) => buff0_reg_n_107,
      PCIN(45) => buff0_reg_n_108,
      PCIN(44) => buff0_reg_n_109,
      PCIN(43) => buff0_reg_n_110,
      PCIN(42) => buff0_reg_n_111,
      PCIN(41) => buff0_reg_n_112,
      PCIN(40) => buff0_reg_n_113,
      PCIN(39) => buff0_reg_n_114,
      PCIN(38) => buff0_reg_n_115,
      PCIN(37) => buff0_reg_n_116,
      PCIN(36) => buff0_reg_n_117,
      PCIN(35) => buff0_reg_n_118,
      PCIN(34) => buff0_reg_n_119,
      PCIN(33) => buff0_reg_n_120,
      PCIN(32) => buff0_reg_n_121,
      PCIN(31) => buff0_reg_n_122,
      PCIN(30) => buff0_reg_n_123,
      PCIN(29) => buff0_reg_n_124,
      PCIN(28) => buff0_reg_n_125,
      PCIN(27) => buff0_reg_n_126,
      PCIN(26) => buff0_reg_n_127,
      PCIN(25) => buff0_reg_n_128,
      PCIN(24) => buff0_reg_n_129,
      PCIN(23) => buff0_reg_n_130,
      PCIN(22) => buff0_reg_n_131,
      PCIN(21) => buff0_reg_n_132,
      PCIN(20) => buff0_reg_n_133,
      PCIN(19) => buff0_reg_n_134,
      PCIN(18) => buff0_reg_n_135,
      PCIN(17) => buff0_reg_n_136,
      PCIN(16) => buff0_reg_n_137,
      PCIN(15) => buff0_reg_n_138,
      PCIN(14) => buff0_reg_n_139,
      PCIN(13) => buff0_reg_n_140,
      PCIN(12) => buff0_reg_n_141,
      PCIN(11) => buff0_reg_n_142,
      PCIN(10) => buff0_reg_n_143,
      PCIN(9) => buff0_reg_n_144,
      PCIN(8) => buff0_reg_n_145,
      PCIN(7) => buff0_reg_n_146,
      PCIN(6) => buff0_reg_n_147,
      PCIN(5) => buff0_reg_n_148,
      PCIN(4) => buff0_reg_n_149,
      PCIN(3) => buff0_reg_n_150,
      PCIN(2) => buff0_reg_n_151,
      PCIN(1) => buff0_reg_n_152,
      PCIN(0) => buff0_reg_n_153,
      PCOUT(47) => \buff1_reg__0_n_106\,
      PCOUT(46) => \buff1_reg__0_n_107\,
      PCOUT(45) => \buff1_reg__0_n_108\,
      PCOUT(44) => \buff1_reg__0_n_109\,
      PCOUT(43) => \buff1_reg__0_n_110\,
      PCOUT(42) => \buff1_reg__0_n_111\,
      PCOUT(41) => \buff1_reg__0_n_112\,
      PCOUT(40) => \buff1_reg__0_n_113\,
      PCOUT(39) => \buff1_reg__0_n_114\,
      PCOUT(38) => \buff1_reg__0_n_115\,
      PCOUT(37) => \buff1_reg__0_n_116\,
      PCOUT(36) => \buff1_reg__0_n_117\,
      PCOUT(35) => \buff1_reg__0_n_118\,
      PCOUT(34) => \buff1_reg__0_n_119\,
      PCOUT(33) => \buff1_reg__0_n_120\,
      PCOUT(32) => \buff1_reg__0_n_121\,
      PCOUT(31) => \buff1_reg__0_n_122\,
      PCOUT(30) => \buff1_reg__0_n_123\,
      PCOUT(29) => \buff1_reg__0_n_124\,
      PCOUT(28) => \buff1_reg__0_n_125\,
      PCOUT(27) => \buff1_reg__0_n_126\,
      PCOUT(26) => \buff1_reg__0_n_127\,
      PCOUT(25) => \buff1_reg__0_n_128\,
      PCOUT(24) => \buff1_reg__0_n_129\,
      PCOUT(23) => \buff1_reg__0_n_130\,
      PCOUT(22) => \buff1_reg__0_n_131\,
      PCOUT(21) => \buff1_reg__0_n_132\,
      PCOUT(20) => \buff1_reg__0_n_133\,
      PCOUT(19) => \buff1_reg__0_n_134\,
      PCOUT(18) => \buff1_reg__0_n_135\,
      PCOUT(17) => \buff1_reg__0_n_136\,
      PCOUT(16) => \buff1_reg__0_n_137\,
      PCOUT(15) => \buff1_reg__0_n_138\,
      PCOUT(14) => \buff1_reg__0_n_139\,
      PCOUT(13) => \buff1_reg__0_n_140\,
      PCOUT(12) => \buff1_reg__0_n_141\,
      PCOUT(11) => \buff1_reg__0_n_142\,
      PCOUT(10) => \buff1_reg__0_n_143\,
      PCOUT(9) => \buff1_reg__0_n_144\,
      PCOUT(8) => \buff1_reg__0_n_145\,
      PCOUT(7) => \buff1_reg__0_n_146\,
      PCOUT(6) => \buff1_reg__0_n_147\,
      PCOUT(5) => \buff1_reg__0_n_148\,
      PCOUT(4) => \buff1_reg__0_n_149\,
      PCOUT(3) => \buff1_reg__0_n_150\,
      PCOUT(2) => \buff1_reg__0_n_151\,
      PCOUT(1) => \buff1_reg__0_n_152\,
      PCOUT(0) => \buff1_reg__0_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff2_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => window_1_1_phi_fu_558_p4(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff2_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \a_reg0_reg_n_0_[31]\,
      B(16) => \a_reg0_reg_n_0_[31]\,
      B(15) => \a_reg0_reg_n_0_[31]\,
      B(14) => \a_reg0_reg_n_0_[31]\,
      B(13) => \a_reg0_reg_n_0_[30]\,
      B(12) => \a_reg0_reg_n_0_[29]\,
      B(11) => \a_reg0_reg_n_0_[28]\,
      B(10) => \a_reg0_reg_n_0_[27]\,
      B(9) => \a_reg0_reg_n_0_[26]\,
      B(8) => \a_reg0_reg_n_0_[25]\,
      B(7) => \a_reg0_reg_n_0_[24]\,
      B(6) => \a_reg0_reg_n_0_[23]\,
      B(5) => \a_reg0_reg_n_0_[22]\,
      B(4) => \a_reg0_reg_n_0_[21]\,
      B(3) => \a_reg0_reg_n_0_[20]\,
      B(2) => \a_reg0_reg_n_0_[19]\,
      B(1) => \a_reg0_reg_n_0_[18]\,
      B(0) => \a_reg0_reg_n_0_[17]\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff2_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => p_56_in,
      CEA2 => p_56_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_56_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_56_in,
      CEP => p_56_in,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\,
      P(47) => \buff2_reg__0_n_58\,
      P(46) => \buff2_reg__0_n_59\,
      P(45) => \buff2_reg__0_n_60\,
      P(44) => \buff2_reg__0_n_61\,
      P(43) => \buff2_reg__0_n_62\,
      P(42) => \buff2_reg__0_n_63\,
      P(41) => \buff2_reg__0_n_64\,
      P(40) => \buff2_reg__0_n_65\,
      P(39) => \buff2_reg__0_n_66\,
      P(38) => \buff2_reg__0_n_67\,
      P(37) => \buff2_reg__0_n_68\,
      P(36) => \buff2_reg__0_n_69\,
      P(35) => \buff2_reg__0_n_70\,
      P(34) => \buff2_reg__0_n_71\,
      P(33) => \buff2_reg__0_n_72\,
      P(32) => \buff2_reg__0_n_73\,
      P(31) => \buff2_reg__0_n_74\,
      P(30) => \buff2_reg__0_n_75\,
      P(29) => \buff2_reg__0_n_76\,
      P(28) => \buff2_reg__0_n_77\,
      P(27) => \buff2_reg__0_n_78\,
      P(26) => \buff2_reg__0_n_79\,
      P(25) => \buff2_reg__0_n_80\,
      P(24) => \buff2_reg__0_n_81\,
      P(23) => \buff2_reg__0_n_82\,
      P(22) => \buff2_reg__0_n_83\,
      P(21) => \buff2_reg__0_n_84\,
      P(20) => \buff2_reg__0_n_85\,
      P(19) => \buff2_reg__0_n_86\,
      P(18) => \buff2_reg__0_n_87\,
      P(17) => \buff2_reg__0_n_88\,
      P(16) => \buff2_reg__0_n_89\,
      P(15) => \buff2_reg__0_n_90\,
      P(14) => \buff2_reg__0_n_91\,
      P(13) => \buff2_reg__0_n_92\,
      P(12) => \buff2_reg__0_n_93\,
      P(11) => \buff2_reg__0_n_94\,
      P(10) => \buff2_reg__0_n_95\,
      P(9) => \buff2_reg__0_n_96\,
      P(8) => \buff2_reg__0_n_97\,
      P(7) => \buff2_reg__0_n_98\,
      P(6) => \buff2_reg__0_n_99\,
      P(5) => \buff2_reg__0_n_100\,
      P(4) => \buff2_reg__0_n_101\,
      P(3) => \buff2_reg__0_n_102\,
      P(2) => \buff2_reg__0_n_103\,
      P(1) => \buff2_reg__0_n_104\,
      P(0) => \buff2_reg__0_n_105\,
      PATTERNBDETECT => \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \buff1_reg__0_n_106\,
      PCIN(46) => \buff1_reg__0_n_107\,
      PCIN(45) => \buff1_reg__0_n_108\,
      PCIN(44) => \buff1_reg__0_n_109\,
      PCIN(43) => \buff1_reg__0_n_110\,
      PCIN(42) => \buff1_reg__0_n_111\,
      PCIN(41) => \buff1_reg__0_n_112\,
      PCIN(40) => \buff1_reg__0_n_113\,
      PCIN(39) => \buff1_reg__0_n_114\,
      PCIN(38) => \buff1_reg__0_n_115\,
      PCIN(37) => \buff1_reg__0_n_116\,
      PCIN(36) => \buff1_reg__0_n_117\,
      PCIN(35) => \buff1_reg__0_n_118\,
      PCIN(34) => \buff1_reg__0_n_119\,
      PCIN(33) => \buff1_reg__0_n_120\,
      PCIN(32) => \buff1_reg__0_n_121\,
      PCIN(31) => \buff1_reg__0_n_122\,
      PCIN(30) => \buff1_reg__0_n_123\,
      PCIN(29) => \buff1_reg__0_n_124\,
      PCIN(28) => \buff1_reg__0_n_125\,
      PCIN(27) => \buff1_reg__0_n_126\,
      PCIN(26) => \buff1_reg__0_n_127\,
      PCIN(25) => \buff1_reg__0_n_128\,
      PCIN(24) => \buff1_reg__0_n_129\,
      PCIN(23) => \buff1_reg__0_n_130\,
      PCIN(22) => \buff1_reg__0_n_131\,
      PCIN(21) => \buff1_reg__0_n_132\,
      PCIN(20) => \buff1_reg__0_n_133\,
      PCIN(19) => \buff1_reg__0_n_134\,
      PCIN(18) => \buff1_reg__0_n_135\,
      PCIN(17) => \buff1_reg__0_n_136\,
      PCIN(16) => \buff1_reg__0_n_137\,
      PCIN(15) => \buff1_reg__0_n_138\,
      PCIN(14) => \buff1_reg__0_n_139\,
      PCIN(13) => \buff1_reg__0_n_140\,
      PCIN(12) => \buff1_reg__0_n_141\,
      PCIN(11) => \buff1_reg__0_n_142\,
      PCIN(10) => \buff1_reg__0_n_143\,
      PCIN(9) => \buff1_reg__0_n_144\,
      PCIN(8) => \buff1_reg__0_n_145\,
      PCIN(7) => \buff1_reg__0_n_146\,
      PCIN(6) => \buff1_reg__0_n_147\,
      PCIN(5) => \buff1_reg__0_n_148\,
      PCIN(4) => \buff1_reg__0_n_149\,
      PCIN(3) => \buff1_reg__0_n_150\,
      PCIN(2) => \buff1_reg__0_n_151\,
      PCIN(1) => \buff1_reg__0_n_152\,
      PCIN(0) => \buff1_reg__0_n_153\,
      PCOUT(47 downto 0) => \NLW_buff2_reg__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff3_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg__0_n_105\,
      Q => D(17),
      R => '0'
    );
\buff3_reg[0]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_56_in,
      CLK => ap_clk,
      D => buff0_reg_n_105,
      Q => D(0)
    );
\buff3_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg__0_n_95\,
      Q => D(27),
      R => '0'
    );
\buff3_reg[10]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_56_in,
      CLK => ap_clk,
      D => buff0_reg_n_95,
      Q => D(10)
    );
\buff3_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg__0_n_94\,
      Q => D(28),
      R => '0'
    );
\buff3_reg[11]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_56_in,
      CLK => ap_clk,
      D => buff0_reg_n_94,
      Q => D(11)
    );
\buff3_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg__0_n_93\,
      Q => D(29),
      R => '0'
    );
\buff3_reg[12]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_56_in,
      CLK => ap_clk,
      D => buff0_reg_n_93,
      Q => D(12)
    );
\buff3_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg__0_n_92\,
      Q => D(30),
      R => '0'
    );
\buff3_reg[13]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_56_in,
      CLK => ap_clk,
      D => buff0_reg_n_92,
      Q => D(13)
    );
\buff3_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg__0_n_91\,
      Q => D(31),
      R => '0'
    );
\buff3_reg[14]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_56_in,
      CLK => ap_clk,
      D => buff0_reg_n_91,
      Q => D(14)
    );
\buff3_reg[15]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_56_in,
      CLK => ap_clk,
      D => buff0_reg_n_90,
      Q => D(15)
    );
\buff3_reg[16]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_56_in,
      CLK => ap_clk,
      D => buff0_reg_n_89,
      Q => D(16)
    );
\buff3_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg__0_n_104\,
      Q => D(18),
      R => '0'
    );
\buff3_reg[1]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_56_in,
      CLK => ap_clk,
      D => buff0_reg_n_104,
      Q => D(1)
    );
\buff3_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg__0_n_103\,
      Q => D(19),
      R => '0'
    );
\buff3_reg[2]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_56_in,
      CLK => ap_clk,
      D => buff0_reg_n_103,
      Q => D(2)
    );
\buff3_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg__0_n_102\,
      Q => D(20),
      R => '0'
    );
\buff3_reg[3]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_56_in,
      CLK => ap_clk,
      D => buff0_reg_n_102,
      Q => D(3)
    );
\buff3_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg__0_n_101\,
      Q => D(21),
      R => '0'
    );
\buff3_reg[4]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_56_in,
      CLK => ap_clk,
      D => buff0_reg_n_101,
      Q => D(4)
    );
\buff3_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg__0_n_100\,
      Q => D(22),
      R => '0'
    );
\buff3_reg[5]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_56_in,
      CLK => ap_clk,
      D => buff0_reg_n_100,
      Q => D(5)
    );
\buff3_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg__0_n_99\,
      Q => D(23),
      R => '0'
    );
\buff3_reg[6]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_56_in,
      CLK => ap_clk,
      D => buff0_reg_n_99,
      Q => D(6)
    );
\buff3_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg__0_n_98\,
      Q => D(24),
      R => '0'
    );
\buff3_reg[7]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_56_in,
      CLK => ap_clk,
      D => buff0_reg_n_98,
      Q => D(7)
    );
\buff3_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg__0_n_97\,
      Q => D(25),
      R => '0'
    );
\buff3_reg[8]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_56_in,
      CLK => ap_clk,
      D => buff0_reg_n_97,
      Q => D(8)
    );
\buff3_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg__0_n_96\,
      Q => D(26),
      R => '0'
    );
\buff3_reg[9]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_56_in,
      CLK => ap_clk,
      D => buff0_reg_n_96,
      Q => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_bkb_MulnS_0_12 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \tmp_8_1_1_i_reg_1701_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_56_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \window_1_1_reg_555_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_enable_reg_pp3_iter3 : in STD_LOGIC;
    \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1554_reg[0]\ : in STD_LOGIC;
    \window_1_0_reg_566_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_bkb_MulnS_0_12 : entity is "cnn_2d_conv_d4x4_bkb_MulnS_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_bkb_MulnS_0_12;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_bkb_MulnS_0_12 is
  signal \^d\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of D : signal is "true";
  signal \a_reg0_reg_n_0_[17]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[18]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[19]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[20]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[21]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[22]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[23]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[24]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[25]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[26]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[27]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[28]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[29]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[30]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[31]\ : STD_LOGIC;
  signal buff0_reg_n_100 : STD_LOGIC;
  signal buff0_reg_n_101 : STD_LOGIC;
  signal buff0_reg_n_102 : STD_LOGIC;
  signal buff0_reg_n_103 : STD_LOGIC;
  signal buff0_reg_n_104 : STD_LOGIC;
  signal buff0_reg_n_105 : STD_LOGIC;
  signal buff0_reg_n_106 : STD_LOGIC;
  signal buff0_reg_n_107 : STD_LOGIC;
  signal buff0_reg_n_108 : STD_LOGIC;
  signal buff0_reg_n_109 : STD_LOGIC;
  signal buff0_reg_n_110 : STD_LOGIC;
  signal buff0_reg_n_111 : STD_LOGIC;
  signal buff0_reg_n_112 : STD_LOGIC;
  signal buff0_reg_n_113 : STD_LOGIC;
  signal buff0_reg_n_114 : STD_LOGIC;
  signal buff0_reg_n_115 : STD_LOGIC;
  signal buff0_reg_n_116 : STD_LOGIC;
  signal buff0_reg_n_117 : STD_LOGIC;
  signal buff0_reg_n_118 : STD_LOGIC;
  signal buff0_reg_n_119 : STD_LOGIC;
  signal buff0_reg_n_120 : STD_LOGIC;
  signal buff0_reg_n_121 : STD_LOGIC;
  signal buff0_reg_n_122 : STD_LOGIC;
  signal buff0_reg_n_123 : STD_LOGIC;
  signal buff0_reg_n_124 : STD_LOGIC;
  signal buff0_reg_n_125 : STD_LOGIC;
  signal buff0_reg_n_126 : STD_LOGIC;
  signal buff0_reg_n_127 : STD_LOGIC;
  signal buff0_reg_n_128 : STD_LOGIC;
  signal buff0_reg_n_129 : STD_LOGIC;
  signal buff0_reg_n_130 : STD_LOGIC;
  signal buff0_reg_n_131 : STD_LOGIC;
  signal buff0_reg_n_132 : STD_LOGIC;
  signal buff0_reg_n_133 : STD_LOGIC;
  signal buff0_reg_n_134 : STD_LOGIC;
  signal buff0_reg_n_135 : STD_LOGIC;
  signal buff0_reg_n_136 : STD_LOGIC;
  signal buff0_reg_n_137 : STD_LOGIC;
  signal buff0_reg_n_138 : STD_LOGIC;
  signal buff0_reg_n_139 : STD_LOGIC;
  signal buff0_reg_n_140 : STD_LOGIC;
  signal buff0_reg_n_141 : STD_LOGIC;
  signal buff0_reg_n_142 : STD_LOGIC;
  signal buff0_reg_n_143 : STD_LOGIC;
  signal buff0_reg_n_144 : STD_LOGIC;
  signal buff0_reg_n_145 : STD_LOGIC;
  signal buff0_reg_n_146 : STD_LOGIC;
  signal buff0_reg_n_147 : STD_LOGIC;
  signal buff0_reg_n_148 : STD_LOGIC;
  signal buff0_reg_n_149 : STD_LOGIC;
  signal buff0_reg_n_150 : STD_LOGIC;
  signal buff0_reg_n_151 : STD_LOGIC;
  signal buff0_reg_n_152 : STD_LOGIC;
  signal buff0_reg_n_153 : STD_LOGIC;
  signal buff0_reg_n_24 : STD_LOGIC;
  signal buff0_reg_n_25 : STD_LOGIC;
  signal buff0_reg_n_26 : STD_LOGIC;
  signal buff0_reg_n_27 : STD_LOGIC;
  signal buff0_reg_n_28 : STD_LOGIC;
  signal buff0_reg_n_29 : STD_LOGIC;
  signal buff0_reg_n_30 : STD_LOGIC;
  signal buff0_reg_n_31 : STD_LOGIC;
  signal buff0_reg_n_32 : STD_LOGIC;
  signal buff0_reg_n_33 : STD_LOGIC;
  signal buff0_reg_n_34 : STD_LOGIC;
  signal buff0_reg_n_35 : STD_LOGIC;
  signal buff0_reg_n_36 : STD_LOGIC;
  signal buff0_reg_n_37 : STD_LOGIC;
  signal buff0_reg_n_38 : STD_LOGIC;
  signal buff0_reg_n_39 : STD_LOGIC;
  signal buff0_reg_n_40 : STD_LOGIC;
  signal buff0_reg_n_41 : STD_LOGIC;
  signal buff0_reg_n_42 : STD_LOGIC;
  signal buff0_reg_n_43 : STD_LOGIC;
  signal buff0_reg_n_44 : STD_LOGIC;
  signal buff0_reg_n_45 : STD_LOGIC;
  signal buff0_reg_n_46 : STD_LOGIC;
  signal buff0_reg_n_47 : STD_LOGIC;
  signal buff0_reg_n_48 : STD_LOGIC;
  signal buff0_reg_n_49 : STD_LOGIC;
  signal buff0_reg_n_50 : STD_LOGIC;
  signal buff0_reg_n_51 : STD_LOGIC;
  signal buff0_reg_n_52 : STD_LOGIC;
  signal buff0_reg_n_53 : STD_LOGIC;
  signal buff0_reg_n_58 : STD_LOGIC;
  signal buff0_reg_n_59 : STD_LOGIC;
  signal buff0_reg_n_60 : STD_LOGIC;
  signal buff0_reg_n_61 : STD_LOGIC;
  signal buff0_reg_n_62 : STD_LOGIC;
  signal buff0_reg_n_63 : STD_LOGIC;
  signal buff0_reg_n_64 : STD_LOGIC;
  signal buff0_reg_n_65 : STD_LOGIC;
  signal buff0_reg_n_66 : STD_LOGIC;
  signal buff0_reg_n_67 : STD_LOGIC;
  signal buff0_reg_n_68 : STD_LOGIC;
  signal buff0_reg_n_69 : STD_LOGIC;
  signal buff0_reg_n_70 : STD_LOGIC;
  signal buff0_reg_n_71 : STD_LOGIC;
  signal buff0_reg_n_72 : STD_LOGIC;
  signal buff0_reg_n_73 : STD_LOGIC;
  signal buff0_reg_n_74 : STD_LOGIC;
  signal buff0_reg_n_75 : STD_LOGIC;
  signal buff0_reg_n_76 : STD_LOGIC;
  signal buff0_reg_n_77 : STD_LOGIC;
  signal buff0_reg_n_78 : STD_LOGIC;
  signal buff0_reg_n_79 : STD_LOGIC;
  signal buff0_reg_n_80 : STD_LOGIC;
  signal buff0_reg_n_81 : STD_LOGIC;
  signal buff0_reg_n_82 : STD_LOGIC;
  signal buff0_reg_n_83 : STD_LOGIC;
  signal buff0_reg_n_84 : STD_LOGIC;
  signal buff0_reg_n_85 : STD_LOGIC;
  signal buff0_reg_n_86 : STD_LOGIC;
  signal buff0_reg_n_87 : STD_LOGIC;
  signal buff0_reg_n_88 : STD_LOGIC;
  signal buff0_reg_n_89 : STD_LOGIC;
  signal buff0_reg_n_90 : STD_LOGIC;
  signal buff0_reg_n_91 : STD_LOGIC;
  signal buff0_reg_n_92 : STD_LOGIC;
  signal buff0_reg_n_93 : STD_LOGIC;
  signal buff0_reg_n_94 : STD_LOGIC;
  signal buff0_reg_n_95 : STD_LOGIC;
  signal buff0_reg_n_96 : STD_LOGIC;
  signal buff0_reg_n_97 : STD_LOGIC;
  signal buff0_reg_n_98 : STD_LOGIC;
  signal buff0_reg_n_99 : STD_LOGIC;
  signal \buff1_reg__0_n_106\ : STD_LOGIC;
  signal \buff1_reg__0_n_107\ : STD_LOGIC;
  signal \buff1_reg__0_n_108\ : STD_LOGIC;
  signal \buff1_reg__0_n_109\ : STD_LOGIC;
  signal \buff1_reg__0_n_110\ : STD_LOGIC;
  signal \buff1_reg__0_n_111\ : STD_LOGIC;
  signal \buff1_reg__0_n_112\ : STD_LOGIC;
  signal \buff1_reg__0_n_113\ : STD_LOGIC;
  signal \buff1_reg__0_n_114\ : STD_LOGIC;
  signal \buff1_reg__0_n_115\ : STD_LOGIC;
  signal \buff1_reg__0_n_116\ : STD_LOGIC;
  signal \buff1_reg__0_n_117\ : STD_LOGIC;
  signal \buff1_reg__0_n_118\ : STD_LOGIC;
  signal \buff1_reg__0_n_119\ : STD_LOGIC;
  signal \buff1_reg__0_n_120\ : STD_LOGIC;
  signal \buff1_reg__0_n_121\ : STD_LOGIC;
  signal \buff1_reg__0_n_122\ : STD_LOGIC;
  signal \buff1_reg__0_n_123\ : STD_LOGIC;
  signal \buff1_reg__0_n_124\ : STD_LOGIC;
  signal \buff1_reg__0_n_125\ : STD_LOGIC;
  signal \buff1_reg__0_n_126\ : STD_LOGIC;
  signal \buff1_reg__0_n_127\ : STD_LOGIC;
  signal \buff1_reg__0_n_128\ : STD_LOGIC;
  signal \buff1_reg__0_n_129\ : STD_LOGIC;
  signal \buff1_reg__0_n_130\ : STD_LOGIC;
  signal \buff1_reg__0_n_131\ : STD_LOGIC;
  signal \buff1_reg__0_n_132\ : STD_LOGIC;
  signal \buff1_reg__0_n_133\ : STD_LOGIC;
  signal \buff1_reg__0_n_134\ : STD_LOGIC;
  signal \buff1_reg__0_n_135\ : STD_LOGIC;
  signal \buff1_reg__0_n_136\ : STD_LOGIC;
  signal \buff1_reg__0_n_137\ : STD_LOGIC;
  signal \buff1_reg__0_n_138\ : STD_LOGIC;
  signal \buff1_reg__0_n_139\ : STD_LOGIC;
  signal \buff1_reg__0_n_140\ : STD_LOGIC;
  signal \buff1_reg__0_n_141\ : STD_LOGIC;
  signal \buff1_reg__0_n_142\ : STD_LOGIC;
  signal \buff1_reg__0_n_143\ : STD_LOGIC;
  signal \buff1_reg__0_n_144\ : STD_LOGIC;
  signal \buff1_reg__0_n_145\ : STD_LOGIC;
  signal \buff1_reg__0_n_146\ : STD_LOGIC;
  signal \buff1_reg__0_n_147\ : STD_LOGIC;
  signal \buff1_reg__0_n_148\ : STD_LOGIC;
  signal \buff1_reg__0_n_149\ : STD_LOGIC;
  signal \buff1_reg__0_n_150\ : STD_LOGIC;
  signal \buff1_reg__0_n_151\ : STD_LOGIC;
  signal \buff1_reg__0_n_152\ : STD_LOGIC;
  signal \buff1_reg__0_n_153\ : STD_LOGIC;
  signal \buff2_reg__0_n_100\ : STD_LOGIC;
  signal \buff2_reg__0_n_101\ : STD_LOGIC;
  signal \buff2_reg__0_n_102\ : STD_LOGIC;
  signal \buff2_reg__0_n_103\ : STD_LOGIC;
  signal \buff2_reg__0_n_104\ : STD_LOGIC;
  signal \buff2_reg__0_n_105\ : STD_LOGIC;
  signal \buff2_reg__0_n_58\ : STD_LOGIC;
  signal \buff2_reg__0_n_59\ : STD_LOGIC;
  signal \buff2_reg__0_n_60\ : STD_LOGIC;
  signal \buff2_reg__0_n_61\ : STD_LOGIC;
  signal \buff2_reg__0_n_62\ : STD_LOGIC;
  signal \buff2_reg__0_n_63\ : STD_LOGIC;
  signal \buff2_reg__0_n_64\ : STD_LOGIC;
  signal \buff2_reg__0_n_65\ : STD_LOGIC;
  signal \buff2_reg__0_n_66\ : STD_LOGIC;
  signal \buff2_reg__0_n_67\ : STD_LOGIC;
  signal \buff2_reg__0_n_68\ : STD_LOGIC;
  signal \buff2_reg__0_n_69\ : STD_LOGIC;
  signal \buff2_reg__0_n_70\ : STD_LOGIC;
  signal \buff2_reg__0_n_71\ : STD_LOGIC;
  signal \buff2_reg__0_n_72\ : STD_LOGIC;
  signal \buff2_reg__0_n_73\ : STD_LOGIC;
  signal \buff2_reg__0_n_74\ : STD_LOGIC;
  signal \buff2_reg__0_n_75\ : STD_LOGIC;
  signal \buff2_reg__0_n_76\ : STD_LOGIC;
  signal \buff2_reg__0_n_77\ : STD_LOGIC;
  signal \buff2_reg__0_n_78\ : STD_LOGIC;
  signal \buff2_reg__0_n_79\ : STD_LOGIC;
  signal \buff2_reg__0_n_80\ : STD_LOGIC;
  signal \buff2_reg__0_n_81\ : STD_LOGIC;
  signal \buff2_reg__0_n_82\ : STD_LOGIC;
  signal \buff2_reg__0_n_83\ : STD_LOGIC;
  signal \buff2_reg__0_n_84\ : STD_LOGIC;
  signal \buff2_reg__0_n_85\ : STD_LOGIC;
  signal \buff2_reg__0_n_86\ : STD_LOGIC;
  signal \buff2_reg__0_n_87\ : STD_LOGIC;
  signal \buff2_reg__0_n_88\ : STD_LOGIC;
  signal \buff2_reg__0_n_89\ : STD_LOGIC;
  signal \buff2_reg__0_n_90\ : STD_LOGIC;
  signal \buff2_reg__0_n_91\ : STD_LOGIC;
  signal \buff2_reg__0_n_92\ : STD_LOGIC;
  signal \buff2_reg__0_n_93\ : STD_LOGIC;
  signal \buff2_reg__0_n_94\ : STD_LOGIC;
  signal \buff2_reg__0_n_95\ : STD_LOGIC;
  signal \buff2_reg__0_n_96\ : STD_LOGIC;
  signal \buff2_reg__0_n_97\ : STD_LOGIC;
  signal \buff2_reg__0_n_98\ : STD_LOGIC;
  signal \buff2_reg__0_n_99\ : STD_LOGIC;
  signal NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff0_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff1_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff1_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff1_reg__0_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff2_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff2_reg__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \buff3_reg[0]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U4/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg ";
  attribute srl_name : string;
  attribute srl_name of \buff3_reg[0]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U4/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg[0]_srl3 ";
  attribute srl_bus_name of \buff3_reg[10]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U4/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[10]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U4/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg[10]_srl3 ";
  attribute srl_bus_name of \buff3_reg[11]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U4/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[11]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U4/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg[11]_srl3 ";
  attribute srl_bus_name of \buff3_reg[12]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U4/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[12]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U4/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg[12]_srl3 ";
  attribute srl_bus_name of \buff3_reg[13]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U4/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[13]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U4/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg[13]_srl3 ";
  attribute srl_bus_name of \buff3_reg[14]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U4/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[14]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U4/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg[14]_srl3 ";
  attribute srl_bus_name of \buff3_reg[15]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U4/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[15]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U4/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg[15]_srl3 ";
  attribute srl_bus_name of \buff3_reg[16]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U4/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[16]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U4/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg[16]_srl3 ";
  attribute srl_bus_name of \buff3_reg[1]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U4/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[1]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U4/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg[1]_srl3 ";
  attribute srl_bus_name of \buff3_reg[2]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U4/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[2]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U4/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg[2]_srl3 ";
  attribute srl_bus_name of \buff3_reg[3]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U4/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[3]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U4/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg[3]_srl3 ";
  attribute srl_bus_name of \buff3_reg[4]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U4/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[4]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U4/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg[4]_srl3 ";
  attribute srl_bus_name of \buff3_reg[5]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U4/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[5]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U4/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg[5]_srl3 ";
  attribute srl_bus_name of \buff3_reg[6]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U4/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[6]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U4/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg[6]_srl3 ";
  attribute srl_bus_name of \buff3_reg[7]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U4/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[7]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U4/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg[7]_srl3 ";
  attribute srl_bus_name of \buff3_reg[8]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U4/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[8]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U4/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg[8]_srl3 ";
  attribute srl_bus_name of \buff3_reg[9]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U4/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[9]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U4/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg[9]_srl3 ";
begin
  D(31 downto 0) <= \^d\(31 downto 0);
\a_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => Q(17),
      Q => \a_reg0_reg_n_0_[17]\,
      R => '0'
    );
\a_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => Q(18),
      Q => \a_reg0_reg_n_0_[18]\,
      R => '0'
    );
\a_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => Q(19),
      Q => \a_reg0_reg_n_0_[19]\,
      R => '0'
    );
\a_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => Q(20),
      Q => \a_reg0_reg_n_0_[20]\,
      R => '0'
    );
\a_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => Q(21),
      Q => \a_reg0_reg_n_0_[21]\,
      R => '0'
    );
\a_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => Q(22),
      Q => \a_reg0_reg_n_0_[22]\,
      R => '0'
    );
\a_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => Q(23),
      Q => \a_reg0_reg_n_0_[23]\,
      R => '0'
    );
\a_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => Q(24),
      Q => \a_reg0_reg_n_0_[24]\,
      R => '0'
    );
\a_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => Q(25),
      Q => \a_reg0_reg_n_0_[25]\,
      R => '0'
    );
\a_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => Q(26),
      Q => \a_reg0_reg_n_0_[26]\,
      R => '0'
    );
\a_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => Q(27),
      Q => \a_reg0_reg_n_0_[27]\,
      R => '0'
    );
\a_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => Q(28),
      Q => \a_reg0_reg_n_0_[28]\,
      R => '0'
    );
\a_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => Q(29),
      Q => \a_reg0_reg_n_0_[29]\,
      R => '0'
    );
\a_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => Q(30),
      Q => \a_reg0_reg_n_0_[30]\,
      R => '0'
    );
\a_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => Q(31),
      Q => \a_reg0_reg_n_0_[31]\,
      R => '0'
    );
b_inferred_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \window_1_1_reg_555_reg[31]\(31),
      I1 => ap_enable_reg_pp3_iter3,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1554_reg[0]\,
      I3 => \window_1_0_reg_566_reg[31]\(31),
      O => \^d\(31)
    );
b_inferred_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \window_1_1_reg_555_reg[31]\(22),
      I1 => ap_enable_reg_pp3_iter3,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1554_reg[0]\,
      I3 => \window_1_0_reg_566_reg[31]\(22),
      O => \^d\(22)
    );
b_inferred_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \window_1_1_reg_555_reg[31]\(21),
      I1 => ap_enable_reg_pp3_iter3,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1554_reg[0]\,
      I3 => \window_1_0_reg_566_reg[31]\(21),
      O => \^d\(21)
    );
b_inferred_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \window_1_1_reg_555_reg[31]\(20),
      I1 => ap_enable_reg_pp3_iter3,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1554_reg[0]\,
      I3 => \window_1_0_reg_566_reg[31]\(20),
      O => \^d\(20)
    );
b_inferred_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \window_1_1_reg_555_reg[31]\(19),
      I1 => ap_enable_reg_pp3_iter3,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1554_reg[0]\,
      I3 => \window_1_0_reg_566_reg[31]\(19),
      O => \^d\(19)
    );
b_inferred_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \window_1_1_reg_555_reg[31]\(18),
      I1 => ap_enable_reg_pp3_iter3,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1554_reg[0]\,
      I3 => \window_1_0_reg_566_reg[31]\(18),
      O => \^d\(18)
    );
b_inferred_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \window_1_1_reg_555_reg[31]\(17),
      I1 => ap_enable_reg_pp3_iter3,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1554_reg[0]\,
      I3 => \window_1_0_reg_566_reg[31]\(17),
      O => \^d\(17)
    );
b_inferred_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \window_1_1_reg_555_reg[31]\(16),
      I1 => ap_enable_reg_pp3_iter3,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1554_reg[0]\,
      I3 => \window_1_0_reg_566_reg[31]\(16),
      O => \^d\(16)
    );
b_inferred_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \window_1_1_reg_555_reg[31]\(15),
      I1 => ap_enable_reg_pp3_iter3,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1554_reg[0]\,
      I3 => \window_1_0_reg_566_reg[31]\(15),
      O => \^d\(15)
    );
b_inferred_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \window_1_1_reg_555_reg[31]\(14),
      I1 => ap_enable_reg_pp3_iter3,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1554_reg[0]\,
      I3 => \window_1_0_reg_566_reg[31]\(14),
      O => \^d\(14)
    );
b_inferred_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \window_1_1_reg_555_reg[31]\(13),
      I1 => ap_enable_reg_pp3_iter3,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1554_reg[0]\,
      I3 => \window_1_0_reg_566_reg[31]\(13),
      O => \^d\(13)
    );
b_inferred_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \window_1_1_reg_555_reg[31]\(30),
      I1 => ap_enable_reg_pp3_iter3,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1554_reg[0]\,
      I3 => \window_1_0_reg_566_reg[31]\(30),
      O => \^d\(30)
    );
b_inferred_i_20: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \window_1_1_reg_555_reg[31]\(12),
      I1 => ap_enable_reg_pp3_iter3,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1554_reg[0]\,
      I3 => \window_1_0_reg_566_reg[31]\(12),
      O => \^d\(12)
    );
b_inferred_i_21: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \window_1_1_reg_555_reg[31]\(11),
      I1 => ap_enable_reg_pp3_iter3,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1554_reg[0]\,
      I3 => \window_1_0_reg_566_reg[31]\(11),
      O => \^d\(11)
    );
b_inferred_i_22: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \window_1_1_reg_555_reg[31]\(10),
      I1 => ap_enable_reg_pp3_iter3,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1554_reg[0]\,
      I3 => \window_1_0_reg_566_reg[31]\(10),
      O => \^d\(10)
    );
b_inferred_i_23: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \window_1_1_reg_555_reg[31]\(9),
      I1 => ap_enable_reg_pp3_iter3,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1554_reg[0]\,
      I3 => \window_1_0_reg_566_reg[31]\(9),
      O => \^d\(9)
    );
b_inferred_i_24: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \window_1_1_reg_555_reg[31]\(8),
      I1 => ap_enable_reg_pp3_iter3,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1554_reg[0]\,
      I3 => \window_1_0_reg_566_reg[31]\(8),
      O => \^d\(8)
    );
b_inferred_i_25: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \window_1_1_reg_555_reg[31]\(7),
      I1 => ap_enable_reg_pp3_iter3,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1554_reg[0]\,
      I3 => \window_1_0_reg_566_reg[31]\(7),
      O => \^d\(7)
    );
b_inferred_i_26: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \window_1_1_reg_555_reg[31]\(6),
      I1 => ap_enable_reg_pp3_iter3,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1554_reg[0]\,
      I3 => \window_1_0_reg_566_reg[31]\(6),
      O => \^d\(6)
    );
b_inferred_i_27: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \window_1_1_reg_555_reg[31]\(5),
      I1 => ap_enable_reg_pp3_iter3,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1554_reg[0]\,
      I3 => \window_1_0_reg_566_reg[31]\(5),
      O => \^d\(5)
    );
b_inferred_i_28: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \window_1_1_reg_555_reg[31]\(4),
      I1 => ap_enable_reg_pp3_iter3,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1554_reg[0]\,
      I3 => \window_1_0_reg_566_reg[31]\(4),
      O => \^d\(4)
    );
b_inferred_i_29: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \window_1_1_reg_555_reg[31]\(3),
      I1 => ap_enable_reg_pp3_iter3,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1554_reg[0]\,
      I3 => \window_1_0_reg_566_reg[31]\(3),
      O => \^d\(3)
    );
b_inferred_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \window_1_1_reg_555_reg[31]\(29),
      I1 => ap_enable_reg_pp3_iter3,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1554_reg[0]\,
      I3 => \window_1_0_reg_566_reg[31]\(29),
      O => \^d\(29)
    );
b_inferred_i_30: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \window_1_1_reg_555_reg[31]\(2),
      I1 => ap_enable_reg_pp3_iter3,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1554_reg[0]\,
      I3 => \window_1_0_reg_566_reg[31]\(2),
      O => \^d\(2)
    );
b_inferred_i_31: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \window_1_1_reg_555_reg[31]\(1),
      I1 => ap_enable_reg_pp3_iter3,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1554_reg[0]\,
      I3 => \window_1_0_reg_566_reg[31]\(1),
      O => \^d\(1)
    );
b_inferred_i_32: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \window_1_1_reg_555_reg[31]\(0),
      I1 => ap_enable_reg_pp3_iter3,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1554_reg[0]\,
      I3 => \window_1_0_reg_566_reg[31]\(0),
      O => \^d\(0)
    );
b_inferred_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \window_1_1_reg_555_reg[31]\(28),
      I1 => ap_enable_reg_pp3_iter3,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1554_reg[0]\,
      I3 => \window_1_0_reg_566_reg[31]\(28),
      O => \^d\(28)
    );
b_inferred_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \window_1_1_reg_555_reg[31]\(27),
      I1 => ap_enable_reg_pp3_iter3,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1554_reg[0]\,
      I3 => \window_1_0_reg_566_reg[31]\(27),
      O => \^d\(27)
    );
b_inferred_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \window_1_1_reg_555_reg[31]\(26),
      I1 => ap_enable_reg_pp3_iter3,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1554_reg[0]\,
      I3 => \window_1_0_reg_566_reg[31]\(26),
      O => \^d\(26)
    );
b_inferred_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \window_1_1_reg_555_reg[31]\(25),
      I1 => ap_enable_reg_pp3_iter3,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1554_reg[0]\,
      I3 => \window_1_0_reg_566_reg[31]\(25),
      O => \^d\(25)
    );
b_inferred_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \window_1_1_reg_555_reg[31]\(24),
      I1 => ap_enable_reg_pp3_iter3,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1554_reg[0]\,
      I3 => \window_1_0_reg_566_reg[31]\(24),
      O => \^d\(24)
    );
b_inferred_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \window_1_1_reg_555_reg[31]\(23),
      I1 => ap_enable_reg_pp3_iter3,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1554_reg[0]\,
      I3 => \window_1_0_reg_566_reg[31]\(23),
      O => \^d\(23)
    );
buff0_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => Q(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29) => buff0_reg_n_24,
      ACOUT(28) => buff0_reg_n_25,
      ACOUT(27) => buff0_reg_n_26,
      ACOUT(26) => buff0_reg_n_27,
      ACOUT(25) => buff0_reg_n_28,
      ACOUT(24) => buff0_reg_n_29,
      ACOUT(23) => buff0_reg_n_30,
      ACOUT(22) => buff0_reg_n_31,
      ACOUT(21) => buff0_reg_n_32,
      ACOUT(20) => buff0_reg_n_33,
      ACOUT(19) => buff0_reg_n_34,
      ACOUT(18) => buff0_reg_n_35,
      ACOUT(17) => buff0_reg_n_36,
      ACOUT(16) => buff0_reg_n_37,
      ACOUT(15) => buff0_reg_n_38,
      ACOUT(14) => buff0_reg_n_39,
      ACOUT(13) => buff0_reg_n_40,
      ACOUT(12) => buff0_reg_n_41,
      ACOUT(11) => buff0_reg_n_42,
      ACOUT(10) => buff0_reg_n_43,
      ACOUT(9) => buff0_reg_n_44,
      ACOUT(8) => buff0_reg_n_45,
      ACOUT(7) => buff0_reg_n_46,
      ACOUT(6) => buff0_reg_n_47,
      ACOUT(5) => buff0_reg_n_48,
      ACOUT(4) => buff0_reg_n_49,
      ACOUT(3) => buff0_reg_n_50,
      ACOUT(2) => buff0_reg_n_51,
      ACOUT(1) => buff0_reg_n_52,
      ACOUT(0) => buff0_reg_n_53,
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => \^d\(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff0_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff0_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => p_56_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_56_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_56_in,
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_buff0_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff0_reg_n_58,
      P(46) => buff0_reg_n_59,
      P(45) => buff0_reg_n_60,
      P(44) => buff0_reg_n_61,
      P(43) => buff0_reg_n_62,
      P(42) => buff0_reg_n_63,
      P(41) => buff0_reg_n_64,
      P(40) => buff0_reg_n_65,
      P(39) => buff0_reg_n_66,
      P(38) => buff0_reg_n_67,
      P(37) => buff0_reg_n_68,
      P(36) => buff0_reg_n_69,
      P(35) => buff0_reg_n_70,
      P(34) => buff0_reg_n_71,
      P(33) => buff0_reg_n_72,
      P(32) => buff0_reg_n_73,
      P(31) => buff0_reg_n_74,
      P(30) => buff0_reg_n_75,
      P(29) => buff0_reg_n_76,
      P(28) => buff0_reg_n_77,
      P(27) => buff0_reg_n_78,
      P(26) => buff0_reg_n_79,
      P(25) => buff0_reg_n_80,
      P(24) => buff0_reg_n_81,
      P(23) => buff0_reg_n_82,
      P(22) => buff0_reg_n_83,
      P(21) => buff0_reg_n_84,
      P(20) => buff0_reg_n_85,
      P(19) => buff0_reg_n_86,
      P(18) => buff0_reg_n_87,
      P(17) => buff0_reg_n_88,
      P(16) => buff0_reg_n_89,
      P(15) => buff0_reg_n_90,
      P(14) => buff0_reg_n_91,
      P(13) => buff0_reg_n_92,
      P(12) => buff0_reg_n_93,
      P(11) => buff0_reg_n_94,
      P(10) => buff0_reg_n_95,
      P(9) => buff0_reg_n_96,
      P(8) => buff0_reg_n_97,
      P(7) => buff0_reg_n_98,
      P(6) => buff0_reg_n_99,
      P(5) => buff0_reg_n_100,
      P(4) => buff0_reg_n_101,
      P(3) => buff0_reg_n_102,
      P(2) => buff0_reg_n_103,
      P(1) => buff0_reg_n_104,
      P(0) => buff0_reg_n_105,
      PATTERNBDETECT => NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff0_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => buff0_reg_n_106,
      PCOUT(46) => buff0_reg_n_107,
      PCOUT(45) => buff0_reg_n_108,
      PCOUT(44) => buff0_reg_n_109,
      PCOUT(43) => buff0_reg_n_110,
      PCOUT(42) => buff0_reg_n_111,
      PCOUT(41) => buff0_reg_n_112,
      PCOUT(40) => buff0_reg_n_113,
      PCOUT(39) => buff0_reg_n_114,
      PCOUT(38) => buff0_reg_n_115,
      PCOUT(37) => buff0_reg_n_116,
      PCOUT(36) => buff0_reg_n_117,
      PCOUT(35) => buff0_reg_n_118,
      PCOUT(34) => buff0_reg_n_119,
      PCOUT(33) => buff0_reg_n_120,
      PCOUT(32) => buff0_reg_n_121,
      PCOUT(31) => buff0_reg_n_122,
      PCOUT(30) => buff0_reg_n_123,
      PCOUT(29) => buff0_reg_n_124,
      PCOUT(28) => buff0_reg_n_125,
      PCOUT(27) => buff0_reg_n_126,
      PCOUT(26) => buff0_reg_n_127,
      PCOUT(25) => buff0_reg_n_128,
      PCOUT(24) => buff0_reg_n_129,
      PCOUT(23) => buff0_reg_n_130,
      PCOUT(22) => buff0_reg_n_131,
      PCOUT(21) => buff0_reg_n_132,
      PCOUT(20) => buff0_reg_n_133,
      PCOUT(19) => buff0_reg_n_134,
      PCOUT(18) => buff0_reg_n_135,
      PCOUT(17) => buff0_reg_n_136,
      PCOUT(16) => buff0_reg_n_137,
      PCOUT(15) => buff0_reg_n_138,
      PCOUT(14) => buff0_reg_n_139,
      PCOUT(13) => buff0_reg_n_140,
      PCOUT(12) => buff0_reg_n_141,
      PCOUT(11) => buff0_reg_n_142,
      PCOUT(10) => buff0_reg_n_143,
      PCOUT(9) => buff0_reg_n_144,
      PCOUT(8) => buff0_reg_n_145,
      PCOUT(7) => buff0_reg_n_146,
      PCOUT(6) => buff0_reg_n_147,
      PCOUT(5) => buff0_reg_n_148,
      PCOUT(4) => buff0_reg_n_149,
      PCOUT(3) => buff0_reg_n_150,
      PCOUT(2) => buff0_reg_n_151,
      PCOUT(1) => buff0_reg_n_152,
      PCOUT(0) => buff0_reg_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff0_reg_UNDERFLOW_UNCONNECTED
    );
\buff1_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "CASCADE",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29) => buff0_reg_n_24,
      ACIN(28) => buff0_reg_n_25,
      ACIN(27) => buff0_reg_n_26,
      ACIN(26) => buff0_reg_n_27,
      ACIN(25) => buff0_reg_n_28,
      ACIN(24) => buff0_reg_n_29,
      ACIN(23) => buff0_reg_n_30,
      ACIN(22) => buff0_reg_n_31,
      ACIN(21) => buff0_reg_n_32,
      ACIN(20) => buff0_reg_n_33,
      ACIN(19) => buff0_reg_n_34,
      ACIN(18) => buff0_reg_n_35,
      ACIN(17) => buff0_reg_n_36,
      ACIN(16) => buff0_reg_n_37,
      ACIN(15) => buff0_reg_n_38,
      ACIN(14) => buff0_reg_n_39,
      ACIN(13) => buff0_reg_n_40,
      ACIN(12) => buff0_reg_n_41,
      ACIN(11) => buff0_reg_n_42,
      ACIN(10) => buff0_reg_n_43,
      ACIN(9) => buff0_reg_n_44,
      ACIN(8) => buff0_reg_n_45,
      ACIN(7) => buff0_reg_n_46,
      ACIN(6) => buff0_reg_n_47,
      ACIN(5) => buff0_reg_n_48,
      ACIN(4) => buff0_reg_n_49,
      ACIN(3) => buff0_reg_n_50,
      ACIN(2) => buff0_reg_n_51,
      ACIN(1) => buff0_reg_n_52,
      ACIN(0) => buff0_reg_n_53,
      ACOUT(29 downto 0) => \NLW_buff1_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \^d\(31),
      B(16) => \^d\(31),
      B(15) => \^d\(31),
      B(14 downto 0) => \^d\(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff1_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff1_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_56_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_56_in,
      CEP => p_56_in,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_buff1_reg__0_OVERFLOW_UNCONNECTED\,
      P(47 downto 0) => \NLW_buff1_reg__0_P_UNCONNECTED\(47 downto 0),
      PATTERNBDETECT => \NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => buff0_reg_n_106,
      PCIN(46) => buff0_reg_n_107,
      PCIN(45) => buff0_reg_n_108,
      PCIN(44) => buff0_reg_n_109,
      PCIN(43) => buff0_reg_n_110,
      PCIN(42) => buff0_reg_n_111,
      PCIN(41) => buff0_reg_n_112,
      PCIN(40) => buff0_reg_n_113,
      PCIN(39) => buff0_reg_n_114,
      PCIN(38) => buff0_reg_n_115,
      PCIN(37) => buff0_reg_n_116,
      PCIN(36) => buff0_reg_n_117,
      PCIN(35) => buff0_reg_n_118,
      PCIN(34) => buff0_reg_n_119,
      PCIN(33) => buff0_reg_n_120,
      PCIN(32) => buff0_reg_n_121,
      PCIN(31) => buff0_reg_n_122,
      PCIN(30) => buff0_reg_n_123,
      PCIN(29) => buff0_reg_n_124,
      PCIN(28) => buff0_reg_n_125,
      PCIN(27) => buff0_reg_n_126,
      PCIN(26) => buff0_reg_n_127,
      PCIN(25) => buff0_reg_n_128,
      PCIN(24) => buff0_reg_n_129,
      PCIN(23) => buff0_reg_n_130,
      PCIN(22) => buff0_reg_n_131,
      PCIN(21) => buff0_reg_n_132,
      PCIN(20) => buff0_reg_n_133,
      PCIN(19) => buff0_reg_n_134,
      PCIN(18) => buff0_reg_n_135,
      PCIN(17) => buff0_reg_n_136,
      PCIN(16) => buff0_reg_n_137,
      PCIN(15) => buff0_reg_n_138,
      PCIN(14) => buff0_reg_n_139,
      PCIN(13) => buff0_reg_n_140,
      PCIN(12) => buff0_reg_n_141,
      PCIN(11) => buff0_reg_n_142,
      PCIN(10) => buff0_reg_n_143,
      PCIN(9) => buff0_reg_n_144,
      PCIN(8) => buff0_reg_n_145,
      PCIN(7) => buff0_reg_n_146,
      PCIN(6) => buff0_reg_n_147,
      PCIN(5) => buff0_reg_n_148,
      PCIN(4) => buff0_reg_n_149,
      PCIN(3) => buff0_reg_n_150,
      PCIN(2) => buff0_reg_n_151,
      PCIN(1) => buff0_reg_n_152,
      PCIN(0) => buff0_reg_n_153,
      PCOUT(47) => \buff1_reg__0_n_106\,
      PCOUT(46) => \buff1_reg__0_n_107\,
      PCOUT(45) => \buff1_reg__0_n_108\,
      PCOUT(44) => \buff1_reg__0_n_109\,
      PCOUT(43) => \buff1_reg__0_n_110\,
      PCOUT(42) => \buff1_reg__0_n_111\,
      PCOUT(41) => \buff1_reg__0_n_112\,
      PCOUT(40) => \buff1_reg__0_n_113\,
      PCOUT(39) => \buff1_reg__0_n_114\,
      PCOUT(38) => \buff1_reg__0_n_115\,
      PCOUT(37) => \buff1_reg__0_n_116\,
      PCOUT(36) => \buff1_reg__0_n_117\,
      PCOUT(35) => \buff1_reg__0_n_118\,
      PCOUT(34) => \buff1_reg__0_n_119\,
      PCOUT(33) => \buff1_reg__0_n_120\,
      PCOUT(32) => \buff1_reg__0_n_121\,
      PCOUT(31) => \buff1_reg__0_n_122\,
      PCOUT(30) => \buff1_reg__0_n_123\,
      PCOUT(29) => \buff1_reg__0_n_124\,
      PCOUT(28) => \buff1_reg__0_n_125\,
      PCOUT(27) => \buff1_reg__0_n_126\,
      PCOUT(26) => \buff1_reg__0_n_127\,
      PCOUT(25) => \buff1_reg__0_n_128\,
      PCOUT(24) => \buff1_reg__0_n_129\,
      PCOUT(23) => \buff1_reg__0_n_130\,
      PCOUT(22) => \buff1_reg__0_n_131\,
      PCOUT(21) => \buff1_reg__0_n_132\,
      PCOUT(20) => \buff1_reg__0_n_133\,
      PCOUT(19) => \buff1_reg__0_n_134\,
      PCOUT(18) => \buff1_reg__0_n_135\,
      PCOUT(17) => \buff1_reg__0_n_136\,
      PCOUT(16) => \buff1_reg__0_n_137\,
      PCOUT(15) => \buff1_reg__0_n_138\,
      PCOUT(14) => \buff1_reg__0_n_139\,
      PCOUT(13) => \buff1_reg__0_n_140\,
      PCOUT(12) => \buff1_reg__0_n_141\,
      PCOUT(11) => \buff1_reg__0_n_142\,
      PCOUT(10) => \buff1_reg__0_n_143\,
      PCOUT(9) => \buff1_reg__0_n_144\,
      PCOUT(8) => \buff1_reg__0_n_145\,
      PCOUT(7) => \buff1_reg__0_n_146\,
      PCOUT(6) => \buff1_reg__0_n_147\,
      PCOUT(5) => \buff1_reg__0_n_148\,
      PCOUT(4) => \buff1_reg__0_n_149\,
      PCOUT(3) => \buff1_reg__0_n_150\,
      PCOUT(2) => \buff1_reg__0_n_151\,
      PCOUT(1) => \buff1_reg__0_n_152\,
      PCOUT(0) => \buff1_reg__0_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff2_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \^d\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff2_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \a_reg0_reg_n_0_[31]\,
      B(16) => \a_reg0_reg_n_0_[31]\,
      B(15) => \a_reg0_reg_n_0_[31]\,
      B(14) => \a_reg0_reg_n_0_[31]\,
      B(13) => \a_reg0_reg_n_0_[30]\,
      B(12) => \a_reg0_reg_n_0_[29]\,
      B(11) => \a_reg0_reg_n_0_[28]\,
      B(10) => \a_reg0_reg_n_0_[27]\,
      B(9) => \a_reg0_reg_n_0_[26]\,
      B(8) => \a_reg0_reg_n_0_[25]\,
      B(7) => \a_reg0_reg_n_0_[24]\,
      B(6) => \a_reg0_reg_n_0_[23]\,
      B(5) => \a_reg0_reg_n_0_[22]\,
      B(4) => \a_reg0_reg_n_0_[21]\,
      B(3) => \a_reg0_reg_n_0_[20]\,
      B(2) => \a_reg0_reg_n_0_[19]\,
      B(1) => \a_reg0_reg_n_0_[18]\,
      B(0) => \a_reg0_reg_n_0_[17]\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff2_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => p_56_in,
      CEA2 => p_56_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_56_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_56_in,
      CEP => p_56_in,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\,
      P(47) => \buff2_reg__0_n_58\,
      P(46) => \buff2_reg__0_n_59\,
      P(45) => \buff2_reg__0_n_60\,
      P(44) => \buff2_reg__0_n_61\,
      P(43) => \buff2_reg__0_n_62\,
      P(42) => \buff2_reg__0_n_63\,
      P(41) => \buff2_reg__0_n_64\,
      P(40) => \buff2_reg__0_n_65\,
      P(39) => \buff2_reg__0_n_66\,
      P(38) => \buff2_reg__0_n_67\,
      P(37) => \buff2_reg__0_n_68\,
      P(36) => \buff2_reg__0_n_69\,
      P(35) => \buff2_reg__0_n_70\,
      P(34) => \buff2_reg__0_n_71\,
      P(33) => \buff2_reg__0_n_72\,
      P(32) => \buff2_reg__0_n_73\,
      P(31) => \buff2_reg__0_n_74\,
      P(30) => \buff2_reg__0_n_75\,
      P(29) => \buff2_reg__0_n_76\,
      P(28) => \buff2_reg__0_n_77\,
      P(27) => \buff2_reg__0_n_78\,
      P(26) => \buff2_reg__0_n_79\,
      P(25) => \buff2_reg__0_n_80\,
      P(24) => \buff2_reg__0_n_81\,
      P(23) => \buff2_reg__0_n_82\,
      P(22) => \buff2_reg__0_n_83\,
      P(21) => \buff2_reg__0_n_84\,
      P(20) => \buff2_reg__0_n_85\,
      P(19) => \buff2_reg__0_n_86\,
      P(18) => \buff2_reg__0_n_87\,
      P(17) => \buff2_reg__0_n_88\,
      P(16) => \buff2_reg__0_n_89\,
      P(15) => \buff2_reg__0_n_90\,
      P(14) => \buff2_reg__0_n_91\,
      P(13) => \buff2_reg__0_n_92\,
      P(12) => \buff2_reg__0_n_93\,
      P(11) => \buff2_reg__0_n_94\,
      P(10) => \buff2_reg__0_n_95\,
      P(9) => \buff2_reg__0_n_96\,
      P(8) => \buff2_reg__0_n_97\,
      P(7) => \buff2_reg__0_n_98\,
      P(6) => \buff2_reg__0_n_99\,
      P(5) => \buff2_reg__0_n_100\,
      P(4) => \buff2_reg__0_n_101\,
      P(3) => \buff2_reg__0_n_102\,
      P(2) => \buff2_reg__0_n_103\,
      P(1) => \buff2_reg__0_n_104\,
      P(0) => \buff2_reg__0_n_105\,
      PATTERNBDETECT => \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \buff1_reg__0_n_106\,
      PCIN(46) => \buff1_reg__0_n_107\,
      PCIN(45) => \buff1_reg__0_n_108\,
      PCIN(44) => \buff1_reg__0_n_109\,
      PCIN(43) => \buff1_reg__0_n_110\,
      PCIN(42) => \buff1_reg__0_n_111\,
      PCIN(41) => \buff1_reg__0_n_112\,
      PCIN(40) => \buff1_reg__0_n_113\,
      PCIN(39) => \buff1_reg__0_n_114\,
      PCIN(38) => \buff1_reg__0_n_115\,
      PCIN(37) => \buff1_reg__0_n_116\,
      PCIN(36) => \buff1_reg__0_n_117\,
      PCIN(35) => \buff1_reg__0_n_118\,
      PCIN(34) => \buff1_reg__0_n_119\,
      PCIN(33) => \buff1_reg__0_n_120\,
      PCIN(32) => \buff1_reg__0_n_121\,
      PCIN(31) => \buff1_reg__0_n_122\,
      PCIN(30) => \buff1_reg__0_n_123\,
      PCIN(29) => \buff1_reg__0_n_124\,
      PCIN(28) => \buff1_reg__0_n_125\,
      PCIN(27) => \buff1_reg__0_n_126\,
      PCIN(26) => \buff1_reg__0_n_127\,
      PCIN(25) => \buff1_reg__0_n_128\,
      PCIN(24) => \buff1_reg__0_n_129\,
      PCIN(23) => \buff1_reg__0_n_130\,
      PCIN(22) => \buff1_reg__0_n_131\,
      PCIN(21) => \buff1_reg__0_n_132\,
      PCIN(20) => \buff1_reg__0_n_133\,
      PCIN(19) => \buff1_reg__0_n_134\,
      PCIN(18) => \buff1_reg__0_n_135\,
      PCIN(17) => \buff1_reg__0_n_136\,
      PCIN(16) => \buff1_reg__0_n_137\,
      PCIN(15) => \buff1_reg__0_n_138\,
      PCIN(14) => \buff1_reg__0_n_139\,
      PCIN(13) => \buff1_reg__0_n_140\,
      PCIN(12) => \buff1_reg__0_n_141\,
      PCIN(11) => \buff1_reg__0_n_142\,
      PCIN(10) => \buff1_reg__0_n_143\,
      PCIN(9) => \buff1_reg__0_n_144\,
      PCIN(8) => \buff1_reg__0_n_145\,
      PCIN(7) => \buff1_reg__0_n_146\,
      PCIN(6) => \buff1_reg__0_n_147\,
      PCIN(5) => \buff1_reg__0_n_148\,
      PCIN(4) => \buff1_reg__0_n_149\,
      PCIN(3) => \buff1_reg__0_n_150\,
      PCIN(2) => \buff1_reg__0_n_151\,
      PCIN(1) => \buff1_reg__0_n_152\,
      PCIN(0) => \buff1_reg__0_n_153\,
      PCOUT(47 downto 0) => \NLW_buff2_reg__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff3_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg__0_n_105\,
      Q => \tmp_8_1_1_i_reg_1701_reg[31]\(17),
      R => '0'
    );
\buff3_reg[0]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_56_in,
      CLK => ap_clk,
      D => buff0_reg_n_105,
      Q => \tmp_8_1_1_i_reg_1701_reg[31]\(0)
    );
\buff3_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg__0_n_95\,
      Q => \tmp_8_1_1_i_reg_1701_reg[31]\(27),
      R => '0'
    );
\buff3_reg[10]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_56_in,
      CLK => ap_clk,
      D => buff0_reg_n_95,
      Q => \tmp_8_1_1_i_reg_1701_reg[31]\(10)
    );
\buff3_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg__0_n_94\,
      Q => \tmp_8_1_1_i_reg_1701_reg[31]\(28),
      R => '0'
    );
\buff3_reg[11]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_56_in,
      CLK => ap_clk,
      D => buff0_reg_n_94,
      Q => \tmp_8_1_1_i_reg_1701_reg[31]\(11)
    );
\buff3_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg__0_n_93\,
      Q => \tmp_8_1_1_i_reg_1701_reg[31]\(29),
      R => '0'
    );
\buff3_reg[12]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_56_in,
      CLK => ap_clk,
      D => buff0_reg_n_93,
      Q => \tmp_8_1_1_i_reg_1701_reg[31]\(12)
    );
\buff3_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg__0_n_92\,
      Q => \tmp_8_1_1_i_reg_1701_reg[31]\(30),
      R => '0'
    );
\buff3_reg[13]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_56_in,
      CLK => ap_clk,
      D => buff0_reg_n_92,
      Q => \tmp_8_1_1_i_reg_1701_reg[31]\(13)
    );
\buff3_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg__0_n_91\,
      Q => \tmp_8_1_1_i_reg_1701_reg[31]\(31),
      R => '0'
    );
\buff3_reg[14]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_56_in,
      CLK => ap_clk,
      D => buff0_reg_n_91,
      Q => \tmp_8_1_1_i_reg_1701_reg[31]\(14)
    );
\buff3_reg[15]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_56_in,
      CLK => ap_clk,
      D => buff0_reg_n_90,
      Q => \tmp_8_1_1_i_reg_1701_reg[31]\(15)
    );
\buff3_reg[16]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_56_in,
      CLK => ap_clk,
      D => buff0_reg_n_89,
      Q => \tmp_8_1_1_i_reg_1701_reg[31]\(16)
    );
\buff3_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg__0_n_104\,
      Q => \tmp_8_1_1_i_reg_1701_reg[31]\(18),
      R => '0'
    );
\buff3_reg[1]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_56_in,
      CLK => ap_clk,
      D => buff0_reg_n_104,
      Q => \tmp_8_1_1_i_reg_1701_reg[31]\(1)
    );
\buff3_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg__0_n_103\,
      Q => \tmp_8_1_1_i_reg_1701_reg[31]\(19),
      R => '0'
    );
\buff3_reg[2]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_56_in,
      CLK => ap_clk,
      D => buff0_reg_n_103,
      Q => \tmp_8_1_1_i_reg_1701_reg[31]\(2)
    );
\buff3_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg__0_n_102\,
      Q => \tmp_8_1_1_i_reg_1701_reg[31]\(20),
      R => '0'
    );
\buff3_reg[3]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_56_in,
      CLK => ap_clk,
      D => buff0_reg_n_102,
      Q => \tmp_8_1_1_i_reg_1701_reg[31]\(3)
    );
\buff3_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg__0_n_101\,
      Q => \tmp_8_1_1_i_reg_1701_reg[31]\(21),
      R => '0'
    );
\buff3_reg[4]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_56_in,
      CLK => ap_clk,
      D => buff0_reg_n_101,
      Q => \tmp_8_1_1_i_reg_1701_reg[31]\(4)
    );
\buff3_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg__0_n_100\,
      Q => \tmp_8_1_1_i_reg_1701_reg[31]\(22),
      R => '0'
    );
\buff3_reg[5]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_56_in,
      CLK => ap_clk,
      D => buff0_reg_n_100,
      Q => \tmp_8_1_1_i_reg_1701_reg[31]\(5)
    );
\buff3_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg__0_n_99\,
      Q => \tmp_8_1_1_i_reg_1701_reg[31]\(23),
      R => '0'
    );
\buff3_reg[6]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_56_in,
      CLK => ap_clk,
      D => buff0_reg_n_99,
      Q => \tmp_8_1_1_i_reg_1701_reg[31]\(6)
    );
\buff3_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg__0_n_98\,
      Q => \tmp_8_1_1_i_reg_1701_reg[31]\(24),
      R => '0'
    );
\buff3_reg[7]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_56_in,
      CLK => ap_clk,
      D => buff0_reg_n_98,
      Q => \tmp_8_1_1_i_reg_1701_reg[31]\(7)
    );
\buff3_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg__0_n_97\,
      Q => \tmp_8_1_1_i_reg_1701_reg[31]\(25),
      R => '0'
    );
\buff3_reg[8]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_56_in,
      CLK => ap_clk,
      D => buff0_reg_n_97,
      Q => \tmp_8_1_1_i_reg_1701_reg[31]\(8)
    );
\buff3_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg__0_n_96\,
      Q => \tmp_8_1_1_i_reg_1701_reg[31]\(26),
      R => '0'
    );
\buff3_reg[9]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_56_in,
      CLK => ap_clk,
      D => buff0_reg_n_96,
      Q => \tmp_8_1_1_i_reg_1701_reg[31]\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_bkb_MulnS_0_13 is
  port (
    buff3_reg : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \int_kernelData_3_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_56_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_bkb_MulnS_0_13 : entity is "cnn_2d_conv_d4x4_bkb_MulnS_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_bkb_MulnS_0_13;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_bkb_MulnS_0_13 is
  signal \a_reg0_reg_n_0_[17]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[18]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[19]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[20]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[21]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[22]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[23]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[24]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[25]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[26]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[27]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[28]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[29]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[30]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[31]\ : STD_LOGIC;
  signal buff0_reg_n_100 : STD_LOGIC;
  signal buff0_reg_n_101 : STD_LOGIC;
  signal buff0_reg_n_102 : STD_LOGIC;
  signal buff0_reg_n_103 : STD_LOGIC;
  signal buff0_reg_n_104 : STD_LOGIC;
  signal buff0_reg_n_105 : STD_LOGIC;
  signal buff0_reg_n_106 : STD_LOGIC;
  signal buff0_reg_n_107 : STD_LOGIC;
  signal buff0_reg_n_108 : STD_LOGIC;
  signal buff0_reg_n_109 : STD_LOGIC;
  signal buff0_reg_n_110 : STD_LOGIC;
  signal buff0_reg_n_111 : STD_LOGIC;
  signal buff0_reg_n_112 : STD_LOGIC;
  signal buff0_reg_n_113 : STD_LOGIC;
  signal buff0_reg_n_114 : STD_LOGIC;
  signal buff0_reg_n_115 : STD_LOGIC;
  signal buff0_reg_n_116 : STD_LOGIC;
  signal buff0_reg_n_117 : STD_LOGIC;
  signal buff0_reg_n_118 : STD_LOGIC;
  signal buff0_reg_n_119 : STD_LOGIC;
  signal buff0_reg_n_120 : STD_LOGIC;
  signal buff0_reg_n_121 : STD_LOGIC;
  signal buff0_reg_n_122 : STD_LOGIC;
  signal buff0_reg_n_123 : STD_LOGIC;
  signal buff0_reg_n_124 : STD_LOGIC;
  signal buff0_reg_n_125 : STD_LOGIC;
  signal buff0_reg_n_126 : STD_LOGIC;
  signal buff0_reg_n_127 : STD_LOGIC;
  signal buff0_reg_n_128 : STD_LOGIC;
  signal buff0_reg_n_129 : STD_LOGIC;
  signal buff0_reg_n_130 : STD_LOGIC;
  signal buff0_reg_n_131 : STD_LOGIC;
  signal buff0_reg_n_132 : STD_LOGIC;
  signal buff0_reg_n_133 : STD_LOGIC;
  signal buff0_reg_n_134 : STD_LOGIC;
  signal buff0_reg_n_135 : STD_LOGIC;
  signal buff0_reg_n_136 : STD_LOGIC;
  signal buff0_reg_n_137 : STD_LOGIC;
  signal buff0_reg_n_138 : STD_LOGIC;
  signal buff0_reg_n_139 : STD_LOGIC;
  signal buff0_reg_n_140 : STD_LOGIC;
  signal buff0_reg_n_141 : STD_LOGIC;
  signal buff0_reg_n_142 : STD_LOGIC;
  signal buff0_reg_n_143 : STD_LOGIC;
  signal buff0_reg_n_144 : STD_LOGIC;
  signal buff0_reg_n_145 : STD_LOGIC;
  signal buff0_reg_n_146 : STD_LOGIC;
  signal buff0_reg_n_147 : STD_LOGIC;
  signal buff0_reg_n_148 : STD_LOGIC;
  signal buff0_reg_n_149 : STD_LOGIC;
  signal buff0_reg_n_150 : STD_LOGIC;
  signal buff0_reg_n_151 : STD_LOGIC;
  signal buff0_reg_n_152 : STD_LOGIC;
  signal buff0_reg_n_153 : STD_LOGIC;
  signal buff0_reg_n_24 : STD_LOGIC;
  signal buff0_reg_n_25 : STD_LOGIC;
  signal buff0_reg_n_26 : STD_LOGIC;
  signal buff0_reg_n_27 : STD_LOGIC;
  signal buff0_reg_n_28 : STD_LOGIC;
  signal buff0_reg_n_29 : STD_LOGIC;
  signal buff0_reg_n_30 : STD_LOGIC;
  signal buff0_reg_n_31 : STD_LOGIC;
  signal buff0_reg_n_32 : STD_LOGIC;
  signal buff0_reg_n_33 : STD_LOGIC;
  signal buff0_reg_n_34 : STD_LOGIC;
  signal buff0_reg_n_35 : STD_LOGIC;
  signal buff0_reg_n_36 : STD_LOGIC;
  signal buff0_reg_n_37 : STD_LOGIC;
  signal buff0_reg_n_38 : STD_LOGIC;
  signal buff0_reg_n_39 : STD_LOGIC;
  signal buff0_reg_n_40 : STD_LOGIC;
  signal buff0_reg_n_41 : STD_LOGIC;
  signal buff0_reg_n_42 : STD_LOGIC;
  signal buff0_reg_n_43 : STD_LOGIC;
  signal buff0_reg_n_44 : STD_LOGIC;
  signal buff0_reg_n_45 : STD_LOGIC;
  signal buff0_reg_n_46 : STD_LOGIC;
  signal buff0_reg_n_47 : STD_LOGIC;
  signal buff0_reg_n_48 : STD_LOGIC;
  signal buff0_reg_n_49 : STD_LOGIC;
  signal buff0_reg_n_50 : STD_LOGIC;
  signal buff0_reg_n_51 : STD_LOGIC;
  signal buff0_reg_n_52 : STD_LOGIC;
  signal buff0_reg_n_53 : STD_LOGIC;
  signal buff0_reg_n_58 : STD_LOGIC;
  signal buff0_reg_n_59 : STD_LOGIC;
  signal buff0_reg_n_60 : STD_LOGIC;
  signal buff0_reg_n_61 : STD_LOGIC;
  signal buff0_reg_n_62 : STD_LOGIC;
  signal buff0_reg_n_63 : STD_LOGIC;
  signal buff0_reg_n_64 : STD_LOGIC;
  signal buff0_reg_n_65 : STD_LOGIC;
  signal buff0_reg_n_66 : STD_LOGIC;
  signal buff0_reg_n_67 : STD_LOGIC;
  signal buff0_reg_n_68 : STD_LOGIC;
  signal buff0_reg_n_69 : STD_LOGIC;
  signal buff0_reg_n_70 : STD_LOGIC;
  signal buff0_reg_n_71 : STD_LOGIC;
  signal buff0_reg_n_72 : STD_LOGIC;
  signal buff0_reg_n_73 : STD_LOGIC;
  signal buff0_reg_n_74 : STD_LOGIC;
  signal buff0_reg_n_75 : STD_LOGIC;
  signal buff0_reg_n_76 : STD_LOGIC;
  signal buff0_reg_n_77 : STD_LOGIC;
  signal buff0_reg_n_78 : STD_LOGIC;
  signal buff0_reg_n_79 : STD_LOGIC;
  signal buff0_reg_n_80 : STD_LOGIC;
  signal buff0_reg_n_81 : STD_LOGIC;
  signal buff0_reg_n_82 : STD_LOGIC;
  signal buff0_reg_n_83 : STD_LOGIC;
  signal buff0_reg_n_84 : STD_LOGIC;
  signal buff0_reg_n_85 : STD_LOGIC;
  signal buff0_reg_n_86 : STD_LOGIC;
  signal buff0_reg_n_87 : STD_LOGIC;
  signal buff0_reg_n_88 : STD_LOGIC;
  signal buff0_reg_n_89 : STD_LOGIC;
  signal buff0_reg_n_90 : STD_LOGIC;
  signal buff0_reg_n_91 : STD_LOGIC;
  signal buff0_reg_n_92 : STD_LOGIC;
  signal buff0_reg_n_93 : STD_LOGIC;
  signal buff0_reg_n_94 : STD_LOGIC;
  signal buff0_reg_n_95 : STD_LOGIC;
  signal buff0_reg_n_96 : STD_LOGIC;
  signal buff0_reg_n_97 : STD_LOGIC;
  signal buff0_reg_n_98 : STD_LOGIC;
  signal buff0_reg_n_99 : STD_LOGIC;
  signal \buff1_reg__0_n_106\ : STD_LOGIC;
  signal \buff1_reg__0_n_107\ : STD_LOGIC;
  signal \buff1_reg__0_n_108\ : STD_LOGIC;
  signal \buff1_reg__0_n_109\ : STD_LOGIC;
  signal \buff1_reg__0_n_110\ : STD_LOGIC;
  signal \buff1_reg__0_n_111\ : STD_LOGIC;
  signal \buff1_reg__0_n_112\ : STD_LOGIC;
  signal \buff1_reg__0_n_113\ : STD_LOGIC;
  signal \buff1_reg__0_n_114\ : STD_LOGIC;
  signal \buff1_reg__0_n_115\ : STD_LOGIC;
  signal \buff1_reg__0_n_116\ : STD_LOGIC;
  signal \buff1_reg__0_n_117\ : STD_LOGIC;
  signal \buff1_reg__0_n_118\ : STD_LOGIC;
  signal \buff1_reg__0_n_119\ : STD_LOGIC;
  signal \buff1_reg__0_n_120\ : STD_LOGIC;
  signal \buff1_reg__0_n_121\ : STD_LOGIC;
  signal \buff1_reg__0_n_122\ : STD_LOGIC;
  signal \buff1_reg__0_n_123\ : STD_LOGIC;
  signal \buff1_reg__0_n_124\ : STD_LOGIC;
  signal \buff1_reg__0_n_125\ : STD_LOGIC;
  signal \buff1_reg__0_n_126\ : STD_LOGIC;
  signal \buff1_reg__0_n_127\ : STD_LOGIC;
  signal \buff1_reg__0_n_128\ : STD_LOGIC;
  signal \buff1_reg__0_n_129\ : STD_LOGIC;
  signal \buff1_reg__0_n_130\ : STD_LOGIC;
  signal \buff1_reg__0_n_131\ : STD_LOGIC;
  signal \buff1_reg__0_n_132\ : STD_LOGIC;
  signal \buff1_reg__0_n_133\ : STD_LOGIC;
  signal \buff1_reg__0_n_134\ : STD_LOGIC;
  signal \buff1_reg__0_n_135\ : STD_LOGIC;
  signal \buff1_reg__0_n_136\ : STD_LOGIC;
  signal \buff1_reg__0_n_137\ : STD_LOGIC;
  signal \buff1_reg__0_n_138\ : STD_LOGIC;
  signal \buff1_reg__0_n_139\ : STD_LOGIC;
  signal \buff1_reg__0_n_140\ : STD_LOGIC;
  signal \buff1_reg__0_n_141\ : STD_LOGIC;
  signal \buff1_reg__0_n_142\ : STD_LOGIC;
  signal \buff1_reg__0_n_143\ : STD_LOGIC;
  signal \buff1_reg__0_n_144\ : STD_LOGIC;
  signal \buff1_reg__0_n_145\ : STD_LOGIC;
  signal \buff1_reg__0_n_146\ : STD_LOGIC;
  signal \buff1_reg__0_n_147\ : STD_LOGIC;
  signal \buff1_reg__0_n_148\ : STD_LOGIC;
  signal \buff1_reg__0_n_149\ : STD_LOGIC;
  signal \buff1_reg__0_n_150\ : STD_LOGIC;
  signal \buff1_reg__0_n_151\ : STD_LOGIC;
  signal \buff1_reg__0_n_152\ : STD_LOGIC;
  signal \buff1_reg__0_n_153\ : STD_LOGIC;
  signal \buff2_reg[0]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[10]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[11]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[12]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[13]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[14]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[15]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[16]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[1]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[2]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[3]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[4]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[5]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[6]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[7]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[8]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[9]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg__0_n_100\ : STD_LOGIC;
  signal \buff2_reg__0_n_101\ : STD_LOGIC;
  signal \buff2_reg__0_n_102\ : STD_LOGIC;
  signal \buff2_reg__0_n_103\ : STD_LOGIC;
  signal \buff2_reg__0_n_104\ : STD_LOGIC;
  signal \buff2_reg__0_n_105\ : STD_LOGIC;
  signal \buff2_reg__0_n_58\ : STD_LOGIC;
  signal \buff2_reg__0_n_59\ : STD_LOGIC;
  signal \buff2_reg__0_n_60\ : STD_LOGIC;
  signal \buff2_reg__0_n_61\ : STD_LOGIC;
  signal \buff2_reg__0_n_62\ : STD_LOGIC;
  signal \buff2_reg__0_n_63\ : STD_LOGIC;
  signal \buff2_reg__0_n_64\ : STD_LOGIC;
  signal \buff2_reg__0_n_65\ : STD_LOGIC;
  signal \buff2_reg__0_n_66\ : STD_LOGIC;
  signal \buff2_reg__0_n_67\ : STD_LOGIC;
  signal \buff2_reg__0_n_68\ : STD_LOGIC;
  signal \buff2_reg__0_n_69\ : STD_LOGIC;
  signal \buff2_reg__0_n_70\ : STD_LOGIC;
  signal \buff2_reg__0_n_71\ : STD_LOGIC;
  signal \buff2_reg__0_n_72\ : STD_LOGIC;
  signal \buff2_reg__0_n_73\ : STD_LOGIC;
  signal \buff2_reg__0_n_74\ : STD_LOGIC;
  signal \buff2_reg__0_n_75\ : STD_LOGIC;
  signal \buff2_reg__0_n_76\ : STD_LOGIC;
  signal \buff2_reg__0_n_77\ : STD_LOGIC;
  signal \buff2_reg__0_n_78\ : STD_LOGIC;
  signal \buff2_reg__0_n_79\ : STD_LOGIC;
  signal \buff2_reg__0_n_80\ : STD_LOGIC;
  signal \buff2_reg__0_n_81\ : STD_LOGIC;
  signal \buff2_reg__0_n_82\ : STD_LOGIC;
  signal \buff2_reg__0_n_83\ : STD_LOGIC;
  signal \buff2_reg__0_n_84\ : STD_LOGIC;
  signal \buff2_reg__0_n_85\ : STD_LOGIC;
  signal \buff2_reg__0_n_86\ : STD_LOGIC;
  signal \buff2_reg__0_n_87\ : STD_LOGIC;
  signal \buff2_reg__0_n_88\ : STD_LOGIC;
  signal \buff2_reg__0_n_89\ : STD_LOGIC;
  signal \buff2_reg__0_n_90\ : STD_LOGIC;
  signal \buff2_reg__0_n_91\ : STD_LOGIC;
  signal \buff2_reg__0_n_92\ : STD_LOGIC;
  signal \buff2_reg__0_n_93\ : STD_LOGIC;
  signal \buff2_reg__0_n_94\ : STD_LOGIC;
  signal \buff2_reg__0_n_95\ : STD_LOGIC;
  signal \buff2_reg__0_n_96\ : STD_LOGIC;
  signal \buff2_reg__0_n_97\ : STD_LOGIC;
  signal \buff2_reg__0_n_98\ : STD_LOGIC;
  signal \buff2_reg__0_n_99\ : STD_LOGIC;
  signal NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff0_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff1_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff1_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff1_reg__0_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff2_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff2_reg__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \buff2_reg[0]_srl2\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U3/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff2_reg ";
  attribute srl_name : string;
  attribute srl_name of \buff2_reg[0]_srl2\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U3/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff2_reg[0]_srl2 ";
  attribute srl_bus_name of \buff2_reg[10]_srl2\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U3/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[10]_srl2\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U3/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff2_reg[10]_srl2 ";
  attribute srl_bus_name of \buff2_reg[11]_srl2\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U3/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[11]_srl2\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U3/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff2_reg[11]_srl2 ";
  attribute srl_bus_name of \buff2_reg[12]_srl2\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U3/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[12]_srl2\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U3/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff2_reg[12]_srl2 ";
  attribute srl_bus_name of \buff2_reg[13]_srl2\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U3/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[13]_srl2\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U3/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff2_reg[13]_srl2 ";
  attribute srl_bus_name of \buff2_reg[14]_srl2\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U3/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[14]_srl2\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U3/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff2_reg[14]_srl2 ";
  attribute srl_bus_name of \buff2_reg[15]_srl2\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U3/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[15]_srl2\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U3/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff2_reg[15]_srl2 ";
  attribute srl_bus_name of \buff2_reg[16]_srl2\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U3/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[16]_srl2\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U3/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff2_reg[16]_srl2 ";
  attribute srl_bus_name of \buff2_reg[1]_srl2\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U3/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[1]_srl2\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U3/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff2_reg[1]_srl2 ";
  attribute srl_bus_name of \buff2_reg[2]_srl2\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U3/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[2]_srl2\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U3/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff2_reg[2]_srl2 ";
  attribute srl_bus_name of \buff2_reg[3]_srl2\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U3/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[3]_srl2\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U3/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff2_reg[3]_srl2 ";
  attribute srl_bus_name of \buff2_reg[4]_srl2\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U3/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[4]_srl2\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U3/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff2_reg[4]_srl2 ";
  attribute srl_bus_name of \buff2_reg[5]_srl2\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U3/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[5]_srl2\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U3/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff2_reg[5]_srl2 ";
  attribute srl_bus_name of \buff2_reg[6]_srl2\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U3/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[6]_srl2\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U3/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff2_reg[6]_srl2 ";
  attribute srl_bus_name of \buff2_reg[7]_srl2\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U3/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[7]_srl2\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U3/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff2_reg[7]_srl2 ";
  attribute srl_bus_name of \buff2_reg[8]_srl2\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U3/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[8]_srl2\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U3/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff2_reg[8]_srl2 ";
  attribute srl_bus_name of \buff2_reg[9]_srl2\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U3/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[9]_srl2\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U3/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff2_reg[9]_srl2 ";
begin
\a_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \int_kernelData_3_reg[31]\(17),
      Q => \a_reg0_reg_n_0_[17]\,
      R => '0'
    );
\a_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \int_kernelData_3_reg[31]\(18),
      Q => \a_reg0_reg_n_0_[18]\,
      R => '0'
    );
\a_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \int_kernelData_3_reg[31]\(19),
      Q => \a_reg0_reg_n_0_[19]\,
      R => '0'
    );
\a_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \int_kernelData_3_reg[31]\(20),
      Q => \a_reg0_reg_n_0_[20]\,
      R => '0'
    );
\a_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \int_kernelData_3_reg[31]\(21),
      Q => \a_reg0_reg_n_0_[21]\,
      R => '0'
    );
\a_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \int_kernelData_3_reg[31]\(22),
      Q => \a_reg0_reg_n_0_[22]\,
      R => '0'
    );
\a_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \int_kernelData_3_reg[31]\(23),
      Q => \a_reg0_reg_n_0_[23]\,
      R => '0'
    );
\a_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \int_kernelData_3_reg[31]\(24),
      Q => \a_reg0_reg_n_0_[24]\,
      R => '0'
    );
\a_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \int_kernelData_3_reg[31]\(25),
      Q => \a_reg0_reg_n_0_[25]\,
      R => '0'
    );
\a_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \int_kernelData_3_reg[31]\(26),
      Q => \a_reg0_reg_n_0_[26]\,
      R => '0'
    );
\a_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \int_kernelData_3_reg[31]\(27),
      Q => \a_reg0_reg_n_0_[27]\,
      R => '0'
    );
\a_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \int_kernelData_3_reg[31]\(28),
      Q => \a_reg0_reg_n_0_[28]\,
      R => '0'
    );
\a_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \int_kernelData_3_reg[31]\(29),
      Q => \a_reg0_reg_n_0_[29]\,
      R => '0'
    );
\a_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \int_kernelData_3_reg[31]\(30),
      Q => \a_reg0_reg_n_0_[30]\,
      R => '0'
    );
\a_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \int_kernelData_3_reg[31]\(31),
      Q => \a_reg0_reg_n_0_[31]\,
      R => '0'
    );
buff0_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \int_kernelData_3_reg[31]\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29) => buff0_reg_n_24,
      ACOUT(28) => buff0_reg_n_25,
      ACOUT(27) => buff0_reg_n_26,
      ACOUT(26) => buff0_reg_n_27,
      ACOUT(25) => buff0_reg_n_28,
      ACOUT(24) => buff0_reg_n_29,
      ACOUT(23) => buff0_reg_n_30,
      ACOUT(22) => buff0_reg_n_31,
      ACOUT(21) => buff0_reg_n_32,
      ACOUT(20) => buff0_reg_n_33,
      ACOUT(19) => buff0_reg_n_34,
      ACOUT(18) => buff0_reg_n_35,
      ACOUT(17) => buff0_reg_n_36,
      ACOUT(16) => buff0_reg_n_37,
      ACOUT(15) => buff0_reg_n_38,
      ACOUT(14) => buff0_reg_n_39,
      ACOUT(13) => buff0_reg_n_40,
      ACOUT(12) => buff0_reg_n_41,
      ACOUT(11) => buff0_reg_n_42,
      ACOUT(10) => buff0_reg_n_43,
      ACOUT(9) => buff0_reg_n_44,
      ACOUT(8) => buff0_reg_n_45,
      ACOUT(7) => buff0_reg_n_46,
      ACOUT(6) => buff0_reg_n_47,
      ACOUT(5) => buff0_reg_n_48,
      ACOUT(4) => buff0_reg_n_49,
      ACOUT(3) => buff0_reg_n_50,
      ACOUT(2) => buff0_reg_n_51,
      ACOUT(1) => buff0_reg_n_52,
      ACOUT(0) => buff0_reg_n_53,
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => Q(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff0_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff0_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => p_56_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_56_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_56_in,
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_buff0_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff0_reg_n_58,
      P(46) => buff0_reg_n_59,
      P(45) => buff0_reg_n_60,
      P(44) => buff0_reg_n_61,
      P(43) => buff0_reg_n_62,
      P(42) => buff0_reg_n_63,
      P(41) => buff0_reg_n_64,
      P(40) => buff0_reg_n_65,
      P(39) => buff0_reg_n_66,
      P(38) => buff0_reg_n_67,
      P(37) => buff0_reg_n_68,
      P(36) => buff0_reg_n_69,
      P(35) => buff0_reg_n_70,
      P(34) => buff0_reg_n_71,
      P(33) => buff0_reg_n_72,
      P(32) => buff0_reg_n_73,
      P(31) => buff0_reg_n_74,
      P(30) => buff0_reg_n_75,
      P(29) => buff0_reg_n_76,
      P(28) => buff0_reg_n_77,
      P(27) => buff0_reg_n_78,
      P(26) => buff0_reg_n_79,
      P(25) => buff0_reg_n_80,
      P(24) => buff0_reg_n_81,
      P(23) => buff0_reg_n_82,
      P(22) => buff0_reg_n_83,
      P(21) => buff0_reg_n_84,
      P(20) => buff0_reg_n_85,
      P(19) => buff0_reg_n_86,
      P(18) => buff0_reg_n_87,
      P(17) => buff0_reg_n_88,
      P(16) => buff0_reg_n_89,
      P(15) => buff0_reg_n_90,
      P(14) => buff0_reg_n_91,
      P(13) => buff0_reg_n_92,
      P(12) => buff0_reg_n_93,
      P(11) => buff0_reg_n_94,
      P(10) => buff0_reg_n_95,
      P(9) => buff0_reg_n_96,
      P(8) => buff0_reg_n_97,
      P(7) => buff0_reg_n_98,
      P(6) => buff0_reg_n_99,
      P(5) => buff0_reg_n_100,
      P(4) => buff0_reg_n_101,
      P(3) => buff0_reg_n_102,
      P(2) => buff0_reg_n_103,
      P(1) => buff0_reg_n_104,
      P(0) => buff0_reg_n_105,
      PATTERNBDETECT => NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff0_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => buff0_reg_n_106,
      PCOUT(46) => buff0_reg_n_107,
      PCOUT(45) => buff0_reg_n_108,
      PCOUT(44) => buff0_reg_n_109,
      PCOUT(43) => buff0_reg_n_110,
      PCOUT(42) => buff0_reg_n_111,
      PCOUT(41) => buff0_reg_n_112,
      PCOUT(40) => buff0_reg_n_113,
      PCOUT(39) => buff0_reg_n_114,
      PCOUT(38) => buff0_reg_n_115,
      PCOUT(37) => buff0_reg_n_116,
      PCOUT(36) => buff0_reg_n_117,
      PCOUT(35) => buff0_reg_n_118,
      PCOUT(34) => buff0_reg_n_119,
      PCOUT(33) => buff0_reg_n_120,
      PCOUT(32) => buff0_reg_n_121,
      PCOUT(31) => buff0_reg_n_122,
      PCOUT(30) => buff0_reg_n_123,
      PCOUT(29) => buff0_reg_n_124,
      PCOUT(28) => buff0_reg_n_125,
      PCOUT(27) => buff0_reg_n_126,
      PCOUT(26) => buff0_reg_n_127,
      PCOUT(25) => buff0_reg_n_128,
      PCOUT(24) => buff0_reg_n_129,
      PCOUT(23) => buff0_reg_n_130,
      PCOUT(22) => buff0_reg_n_131,
      PCOUT(21) => buff0_reg_n_132,
      PCOUT(20) => buff0_reg_n_133,
      PCOUT(19) => buff0_reg_n_134,
      PCOUT(18) => buff0_reg_n_135,
      PCOUT(17) => buff0_reg_n_136,
      PCOUT(16) => buff0_reg_n_137,
      PCOUT(15) => buff0_reg_n_138,
      PCOUT(14) => buff0_reg_n_139,
      PCOUT(13) => buff0_reg_n_140,
      PCOUT(12) => buff0_reg_n_141,
      PCOUT(11) => buff0_reg_n_142,
      PCOUT(10) => buff0_reg_n_143,
      PCOUT(9) => buff0_reg_n_144,
      PCOUT(8) => buff0_reg_n_145,
      PCOUT(7) => buff0_reg_n_146,
      PCOUT(6) => buff0_reg_n_147,
      PCOUT(5) => buff0_reg_n_148,
      PCOUT(4) => buff0_reg_n_149,
      PCOUT(3) => buff0_reg_n_150,
      PCOUT(2) => buff0_reg_n_151,
      PCOUT(1) => buff0_reg_n_152,
      PCOUT(0) => buff0_reg_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff0_reg_UNDERFLOW_UNCONNECTED
    );
\buff1_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "CASCADE",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29) => buff0_reg_n_24,
      ACIN(28) => buff0_reg_n_25,
      ACIN(27) => buff0_reg_n_26,
      ACIN(26) => buff0_reg_n_27,
      ACIN(25) => buff0_reg_n_28,
      ACIN(24) => buff0_reg_n_29,
      ACIN(23) => buff0_reg_n_30,
      ACIN(22) => buff0_reg_n_31,
      ACIN(21) => buff0_reg_n_32,
      ACIN(20) => buff0_reg_n_33,
      ACIN(19) => buff0_reg_n_34,
      ACIN(18) => buff0_reg_n_35,
      ACIN(17) => buff0_reg_n_36,
      ACIN(16) => buff0_reg_n_37,
      ACIN(15) => buff0_reg_n_38,
      ACIN(14) => buff0_reg_n_39,
      ACIN(13) => buff0_reg_n_40,
      ACIN(12) => buff0_reg_n_41,
      ACIN(11) => buff0_reg_n_42,
      ACIN(10) => buff0_reg_n_43,
      ACIN(9) => buff0_reg_n_44,
      ACIN(8) => buff0_reg_n_45,
      ACIN(7) => buff0_reg_n_46,
      ACIN(6) => buff0_reg_n_47,
      ACIN(5) => buff0_reg_n_48,
      ACIN(4) => buff0_reg_n_49,
      ACIN(3) => buff0_reg_n_50,
      ACIN(2) => buff0_reg_n_51,
      ACIN(1) => buff0_reg_n_52,
      ACIN(0) => buff0_reg_n_53,
      ACOUT(29 downto 0) => \NLW_buff1_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(31),
      B(16) => Q(31),
      B(15) => Q(31),
      B(14 downto 0) => Q(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff1_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff1_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_56_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_56_in,
      CEP => p_56_in,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_buff1_reg__0_OVERFLOW_UNCONNECTED\,
      P(47 downto 0) => \NLW_buff1_reg__0_P_UNCONNECTED\(47 downto 0),
      PATTERNBDETECT => \NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => buff0_reg_n_106,
      PCIN(46) => buff0_reg_n_107,
      PCIN(45) => buff0_reg_n_108,
      PCIN(44) => buff0_reg_n_109,
      PCIN(43) => buff0_reg_n_110,
      PCIN(42) => buff0_reg_n_111,
      PCIN(41) => buff0_reg_n_112,
      PCIN(40) => buff0_reg_n_113,
      PCIN(39) => buff0_reg_n_114,
      PCIN(38) => buff0_reg_n_115,
      PCIN(37) => buff0_reg_n_116,
      PCIN(36) => buff0_reg_n_117,
      PCIN(35) => buff0_reg_n_118,
      PCIN(34) => buff0_reg_n_119,
      PCIN(33) => buff0_reg_n_120,
      PCIN(32) => buff0_reg_n_121,
      PCIN(31) => buff0_reg_n_122,
      PCIN(30) => buff0_reg_n_123,
      PCIN(29) => buff0_reg_n_124,
      PCIN(28) => buff0_reg_n_125,
      PCIN(27) => buff0_reg_n_126,
      PCIN(26) => buff0_reg_n_127,
      PCIN(25) => buff0_reg_n_128,
      PCIN(24) => buff0_reg_n_129,
      PCIN(23) => buff0_reg_n_130,
      PCIN(22) => buff0_reg_n_131,
      PCIN(21) => buff0_reg_n_132,
      PCIN(20) => buff0_reg_n_133,
      PCIN(19) => buff0_reg_n_134,
      PCIN(18) => buff0_reg_n_135,
      PCIN(17) => buff0_reg_n_136,
      PCIN(16) => buff0_reg_n_137,
      PCIN(15) => buff0_reg_n_138,
      PCIN(14) => buff0_reg_n_139,
      PCIN(13) => buff0_reg_n_140,
      PCIN(12) => buff0_reg_n_141,
      PCIN(11) => buff0_reg_n_142,
      PCIN(10) => buff0_reg_n_143,
      PCIN(9) => buff0_reg_n_144,
      PCIN(8) => buff0_reg_n_145,
      PCIN(7) => buff0_reg_n_146,
      PCIN(6) => buff0_reg_n_147,
      PCIN(5) => buff0_reg_n_148,
      PCIN(4) => buff0_reg_n_149,
      PCIN(3) => buff0_reg_n_150,
      PCIN(2) => buff0_reg_n_151,
      PCIN(1) => buff0_reg_n_152,
      PCIN(0) => buff0_reg_n_153,
      PCOUT(47) => \buff1_reg__0_n_106\,
      PCOUT(46) => \buff1_reg__0_n_107\,
      PCOUT(45) => \buff1_reg__0_n_108\,
      PCOUT(44) => \buff1_reg__0_n_109\,
      PCOUT(43) => \buff1_reg__0_n_110\,
      PCOUT(42) => \buff1_reg__0_n_111\,
      PCOUT(41) => \buff1_reg__0_n_112\,
      PCOUT(40) => \buff1_reg__0_n_113\,
      PCOUT(39) => \buff1_reg__0_n_114\,
      PCOUT(38) => \buff1_reg__0_n_115\,
      PCOUT(37) => \buff1_reg__0_n_116\,
      PCOUT(36) => \buff1_reg__0_n_117\,
      PCOUT(35) => \buff1_reg__0_n_118\,
      PCOUT(34) => \buff1_reg__0_n_119\,
      PCOUT(33) => \buff1_reg__0_n_120\,
      PCOUT(32) => \buff1_reg__0_n_121\,
      PCOUT(31) => \buff1_reg__0_n_122\,
      PCOUT(30) => \buff1_reg__0_n_123\,
      PCOUT(29) => \buff1_reg__0_n_124\,
      PCOUT(28) => \buff1_reg__0_n_125\,
      PCOUT(27) => \buff1_reg__0_n_126\,
      PCOUT(26) => \buff1_reg__0_n_127\,
      PCOUT(25) => \buff1_reg__0_n_128\,
      PCOUT(24) => \buff1_reg__0_n_129\,
      PCOUT(23) => \buff1_reg__0_n_130\,
      PCOUT(22) => \buff1_reg__0_n_131\,
      PCOUT(21) => \buff1_reg__0_n_132\,
      PCOUT(20) => \buff1_reg__0_n_133\,
      PCOUT(19) => \buff1_reg__0_n_134\,
      PCOUT(18) => \buff1_reg__0_n_135\,
      PCOUT(17) => \buff1_reg__0_n_136\,
      PCOUT(16) => \buff1_reg__0_n_137\,
      PCOUT(15) => \buff1_reg__0_n_138\,
      PCOUT(14) => \buff1_reg__0_n_139\,
      PCOUT(13) => \buff1_reg__0_n_140\,
      PCOUT(12) => \buff1_reg__0_n_141\,
      PCOUT(11) => \buff1_reg__0_n_142\,
      PCOUT(10) => \buff1_reg__0_n_143\,
      PCOUT(9) => \buff1_reg__0_n_144\,
      PCOUT(8) => \buff1_reg__0_n_145\,
      PCOUT(7) => \buff1_reg__0_n_146\,
      PCOUT(6) => \buff1_reg__0_n_147\,
      PCOUT(5) => \buff1_reg__0_n_148\,
      PCOUT(4) => \buff1_reg__0_n_149\,
      PCOUT(3) => \buff1_reg__0_n_150\,
      PCOUT(2) => \buff1_reg__0_n_151\,
      PCOUT(1) => \buff1_reg__0_n_152\,
      PCOUT(0) => \buff1_reg__0_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff2_reg[0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_56_in,
      CLK => ap_clk,
      D => buff0_reg_n_105,
      Q => \buff2_reg[0]_srl2_n_0\
    );
\buff2_reg[10]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_56_in,
      CLK => ap_clk,
      D => buff0_reg_n_95,
      Q => \buff2_reg[10]_srl2_n_0\
    );
\buff2_reg[11]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_56_in,
      CLK => ap_clk,
      D => buff0_reg_n_94,
      Q => \buff2_reg[11]_srl2_n_0\
    );
\buff2_reg[12]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_56_in,
      CLK => ap_clk,
      D => buff0_reg_n_93,
      Q => \buff2_reg[12]_srl2_n_0\
    );
\buff2_reg[13]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_56_in,
      CLK => ap_clk,
      D => buff0_reg_n_92,
      Q => \buff2_reg[13]_srl2_n_0\
    );
\buff2_reg[14]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_56_in,
      CLK => ap_clk,
      D => buff0_reg_n_91,
      Q => \buff2_reg[14]_srl2_n_0\
    );
\buff2_reg[15]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_56_in,
      CLK => ap_clk,
      D => buff0_reg_n_90,
      Q => \buff2_reg[15]_srl2_n_0\
    );
\buff2_reg[16]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_56_in,
      CLK => ap_clk,
      D => buff0_reg_n_89,
      Q => \buff2_reg[16]_srl2_n_0\
    );
\buff2_reg[1]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_56_in,
      CLK => ap_clk,
      D => buff0_reg_n_104,
      Q => \buff2_reg[1]_srl2_n_0\
    );
\buff2_reg[2]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_56_in,
      CLK => ap_clk,
      D => buff0_reg_n_103,
      Q => \buff2_reg[2]_srl2_n_0\
    );
\buff2_reg[3]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_56_in,
      CLK => ap_clk,
      D => buff0_reg_n_102,
      Q => \buff2_reg[3]_srl2_n_0\
    );
\buff2_reg[4]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_56_in,
      CLK => ap_clk,
      D => buff0_reg_n_101,
      Q => \buff2_reg[4]_srl2_n_0\
    );
\buff2_reg[5]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_56_in,
      CLK => ap_clk,
      D => buff0_reg_n_100,
      Q => \buff2_reg[5]_srl2_n_0\
    );
\buff2_reg[6]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_56_in,
      CLK => ap_clk,
      D => buff0_reg_n_99,
      Q => \buff2_reg[6]_srl2_n_0\
    );
\buff2_reg[7]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_56_in,
      CLK => ap_clk,
      D => buff0_reg_n_98,
      Q => \buff2_reg[7]_srl2_n_0\
    );
\buff2_reg[8]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_56_in,
      CLK => ap_clk,
      D => buff0_reg_n_97,
      Q => \buff2_reg[8]_srl2_n_0\
    );
\buff2_reg[9]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_56_in,
      CLK => ap_clk,
      D => buff0_reg_n_96,
      Q => \buff2_reg[9]_srl2_n_0\
    );
\buff2_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => Q(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff2_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \a_reg0_reg_n_0_[31]\,
      B(16) => \a_reg0_reg_n_0_[31]\,
      B(15) => \a_reg0_reg_n_0_[31]\,
      B(14) => \a_reg0_reg_n_0_[31]\,
      B(13) => \a_reg0_reg_n_0_[30]\,
      B(12) => \a_reg0_reg_n_0_[29]\,
      B(11) => \a_reg0_reg_n_0_[28]\,
      B(10) => \a_reg0_reg_n_0_[27]\,
      B(9) => \a_reg0_reg_n_0_[26]\,
      B(8) => \a_reg0_reg_n_0_[25]\,
      B(7) => \a_reg0_reg_n_0_[24]\,
      B(6) => \a_reg0_reg_n_0_[23]\,
      B(5) => \a_reg0_reg_n_0_[22]\,
      B(4) => \a_reg0_reg_n_0_[21]\,
      B(3) => \a_reg0_reg_n_0_[20]\,
      B(2) => \a_reg0_reg_n_0_[19]\,
      B(1) => \a_reg0_reg_n_0_[18]\,
      B(0) => \a_reg0_reg_n_0_[17]\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff2_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => p_56_in,
      CEA2 => p_56_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_56_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_56_in,
      CEP => p_56_in,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\,
      P(47) => \buff2_reg__0_n_58\,
      P(46) => \buff2_reg__0_n_59\,
      P(45) => \buff2_reg__0_n_60\,
      P(44) => \buff2_reg__0_n_61\,
      P(43) => \buff2_reg__0_n_62\,
      P(42) => \buff2_reg__0_n_63\,
      P(41) => \buff2_reg__0_n_64\,
      P(40) => \buff2_reg__0_n_65\,
      P(39) => \buff2_reg__0_n_66\,
      P(38) => \buff2_reg__0_n_67\,
      P(37) => \buff2_reg__0_n_68\,
      P(36) => \buff2_reg__0_n_69\,
      P(35) => \buff2_reg__0_n_70\,
      P(34) => \buff2_reg__0_n_71\,
      P(33) => \buff2_reg__0_n_72\,
      P(32) => \buff2_reg__0_n_73\,
      P(31) => \buff2_reg__0_n_74\,
      P(30) => \buff2_reg__0_n_75\,
      P(29) => \buff2_reg__0_n_76\,
      P(28) => \buff2_reg__0_n_77\,
      P(27) => \buff2_reg__0_n_78\,
      P(26) => \buff2_reg__0_n_79\,
      P(25) => \buff2_reg__0_n_80\,
      P(24) => \buff2_reg__0_n_81\,
      P(23) => \buff2_reg__0_n_82\,
      P(22) => \buff2_reg__0_n_83\,
      P(21) => \buff2_reg__0_n_84\,
      P(20) => \buff2_reg__0_n_85\,
      P(19) => \buff2_reg__0_n_86\,
      P(18) => \buff2_reg__0_n_87\,
      P(17) => \buff2_reg__0_n_88\,
      P(16) => \buff2_reg__0_n_89\,
      P(15) => \buff2_reg__0_n_90\,
      P(14) => \buff2_reg__0_n_91\,
      P(13) => \buff2_reg__0_n_92\,
      P(12) => \buff2_reg__0_n_93\,
      P(11) => \buff2_reg__0_n_94\,
      P(10) => \buff2_reg__0_n_95\,
      P(9) => \buff2_reg__0_n_96\,
      P(8) => \buff2_reg__0_n_97\,
      P(7) => \buff2_reg__0_n_98\,
      P(6) => \buff2_reg__0_n_99\,
      P(5) => \buff2_reg__0_n_100\,
      P(4) => \buff2_reg__0_n_101\,
      P(3) => \buff2_reg__0_n_102\,
      P(2) => \buff2_reg__0_n_103\,
      P(1) => \buff2_reg__0_n_104\,
      P(0) => \buff2_reg__0_n_105\,
      PATTERNBDETECT => \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \buff1_reg__0_n_106\,
      PCIN(46) => \buff1_reg__0_n_107\,
      PCIN(45) => \buff1_reg__0_n_108\,
      PCIN(44) => \buff1_reg__0_n_109\,
      PCIN(43) => \buff1_reg__0_n_110\,
      PCIN(42) => \buff1_reg__0_n_111\,
      PCIN(41) => \buff1_reg__0_n_112\,
      PCIN(40) => \buff1_reg__0_n_113\,
      PCIN(39) => \buff1_reg__0_n_114\,
      PCIN(38) => \buff1_reg__0_n_115\,
      PCIN(37) => \buff1_reg__0_n_116\,
      PCIN(36) => \buff1_reg__0_n_117\,
      PCIN(35) => \buff1_reg__0_n_118\,
      PCIN(34) => \buff1_reg__0_n_119\,
      PCIN(33) => \buff1_reg__0_n_120\,
      PCIN(32) => \buff1_reg__0_n_121\,
      PCIN(31) => \buff1_reg__0_n_122\,
      PCIN(30) => \buff1_reg__0_n_123\,
      PCIN(29) => \buff1_reg__0_n_124\,
      PCIN(28) => \buff1_reg__0_n_125\,
      PCIN(27) => \buff1_reg__0_n_126\,
      PCIN(26) => \buff1_reg__0_n_127\,
      PCIN(25) => \buff1_reg__0_n_128\,
      PCIN(24) => \buff1_reg__0_n_129\,
      PCIN(23) => \buff1_reg__0_n_130\,
      PCIN(22) => \buff1_reg__0_n_131\,
      PCIN(21) => \buff1_reg__0_n_132\,
      PCIN(20) => \buff1_reg__0_n_133\,
      PCIN(19) => \buff1_reg__0_n_134\,
      PCIN(18) => \buff1_reg__0_n_135\,
      PCIN(17) => \buff1_reg__0_n_136\,
      PCIN(16) => \buff1_reg__0_n_137\,
      PCIN(15) => \buff1_reg__0_n_138\,
      PCIN(14) => \buff1_reg__0_n_139\,
      PCIN(13) => \buff1_reg__0_n_140\,
      PCIN(12) => \buff1_reg__0_n_141\,
      PCIN(11) => \buff1_reg__0_n_142\,
      PCIN(10) => \buff1_reg__0_n_143\,
      PCIN(9) => \buff1_reg__0_n_144\,
      PCIN(8) => \buff1_reg__0_n_145\,
      PCIN(7) => \buff1_reg__0_n_146\,
      PCIN(6) => \buff1_reg__0_n_147\,
      PCIN(5) => \buff1_reg__0_n_148\,
      PCIN(4) => \buff1_reg__0_n_149\,
      PCIN(3) => \buff1_reg__0_n_150\,
      PCIN(2) => \buff1_reg__0_n_151\,
      PCIN(1) => \buff1_reg__0_n_152\,
      PCIN(0) => \buff1_reg__0_n_153\,
      PCOUT(47 downto 0) => \NLW_buff2_reg__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg[0]_srl2_n_0\,
      Q => buff3_reg(0),
      R => '0'
    );
\buff3_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg__0_n_105\,
      Q => buff3_reg(17),
      R => '0'
    );
\buff3_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg[10]_srl2_n_0\,
      Q => buff3_reg(10),
      R => '0'
    );
\buff3_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg__0_n_95\,
      Q => buff3_reg(27),
      R => '0'
    );
\buff3_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg[11]_srl2_n_0\,
      Q => buff3_reg(11),
      R => '0'
    );
\buff3_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg__0_n_94\,
      Q => buff3_reg(28),
      R => '0'
    );
\buff3_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg[12]_srl2_n_0\,
      Q => buff3_reg(12),
      R => '0'
    );
\buff3_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg__0_n_93\,
      Q => buff3_reg(29),
      R => '0'
    );
\buff3_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg[13]_srl2_n_0\,
      Q => buff3_reg(13),
      R => '0'
    );
\buff3_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg__0_n_92\,
      Q => buff3_reg(30),
      R => '0'
    );
\buff3_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg[14]_srl2_n_0\,
      Q => buff3_reg(14),
      R => '0'
    );
\buff3_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg__0_n_91\,
      Q => buff3_reg(31),
      R => '0'
    );
\buff3_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg[15]_srl2_n_0\,
      Q => buff3_reg(15),
      R => '0'
    );
\buff3_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg[16]_srl2_n_0\,
      Q => buff3_reg(16),
      R => '0'
    );
\buff3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg[1]_srl2_n_0\,
      Q => buff3_reg(1),
      R => '0'
    );
\buff3_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg__0_n_104\,
      Q => buff3_reg(18),
      R => '0'
    );
\buff3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg[2]_srl2_n_0\,
      Q => buff3_reg(2),
      R => '0'
    );
\buff3_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg__0_n_103\,
      Q => buff3_reg(19),
      R => '0'
    );
\buff3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg[3]_srl2_n_0\,
      Q => buff3_reg(3),
      R => '0'
    );
\buff3_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg__0_n_102\,
      Q => buff3_reg(20),
      R => '0'
    );
\buff3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg[4]_srl2_n_0\,
      Q => buff3_reg(4),
      R => '0'
    );
\buff3_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg__0_n_101\,
      Q => buff3_reg(21),
      R => '0'
    );
\buff3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg[5]_srl2_n_0\,
      Q => buff3_reg(5),
      R => '0'
    );
\buff3_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg__0_n_100\,
      Q => buff3_reg(22),
      R => '0'
    );
\buff3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg[6]_srl2_n_0\,
      Q => buff3_reg(6),
      R => '0'
    );
\buff3_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg__0_n_99\,
      Q => buff3_reg(23),
      R => '0'
    );
\buff3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg[7]_srl2_n_0\,
      Q => buff3_reg(7),
      R => '0'
    );
\buff3_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg__0_n_98\,
      Q => buff3_reg(24),
      R => '0'
    );
\buff3_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg[8]_srl2_n_0\,
      Q => buff3_reg(8),
      R => '0'
    );
\buff3_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg__0_n_97\,
      Q => buff3_reg(25),
      R => '0'
    );
\buff3_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg[9]_srl2_n_0\,
      Q => buff3_reg(9),
      R => '0'
    );
\buff3_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg__0_n_96\,
      Q => buff3_reg(26),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_bkb_MulnS_0_14 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \buff3_reg[0]_0\ : out STD_LOGIC;
    ap_enable_reg_pp3_iter3_reg : out STD_LOGIC;
    tmp4_fu_1332_p2 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \int_kernelData_2_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    \ap_CS_fsm_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp3_iter1_reg : in STD_LOGIC;
    icmp_reg_1563 : in STD_LOGIC;
    \inStream_V_data_V_0_state_reg[0]\ : in STD_LOGIC;
    \exitcond_flatten8_reg_1554_reg[0]\ : in STD_LOGIC;
    \ap_pipeline_reg_pp3_iter8_p_i_reg_1578_reg[0]\ : in STD_LOGIC;
    ap_enable_reg_pp3_iter9_reg : in STD_LOGIC;
    ap_enable_reg_pp3_iter8 : in STD_LOGIC;
    \ap_pipeline_reg_pp3_iter7_p_i_reg_1578_reg[0]\ : in STD_LOGIC;
    \outStream_V_data_V_1_state_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    buff3_reg : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_bkb_MulnS_0_14 : entity is "cnn_2d_conv_d4x4_bkb_MulnS_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_bkb_MulnS_0_14;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_bkb_MulnS_0_14 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \a_reg0_reg_n_0_[17]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[18]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[19]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[20]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[21]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[22]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[23]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[24]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[25]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[26]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[27]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[28]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[29]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[30]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[31]\ : STD_LOGIC;
  signal \^ap_enable_reg_pp3_iter3_reg\ : STD_LOGIC;
  signal buff0_reg_n_100 : STD_LOGIC;
  signal buff0_reg_n_101 : STD_LOGIC;
  signal buff0_reg_n_102 : STD_LOGIC;
  signal buff0_reg_n_103 : STD_LOGIC;
  signal buff0_reg_n_104 : STD_LOGIC;
  signal buff0_reg_n_105 : STD_LOGIC;
  signal buff0_reg_n_106 : STD_LOGIC;
  signal buff0_reg_n_107 : STD_LOGIC;
  signal buff0_reg_n_108 : STD_LOGIC;
  signal buff0_reg_n_109 : STD_LOGIC;
  signal buff0_reg_n_110 : STD_LOGIC;
  signal buff0_reg_n_111 : STD_LOGIC;
  signal buff0_reg_n_112 : STD_LOGIC;
  signal buff0_reg_n_113 : STD_LOGIC;
  signal buff0_reg_n_114 : STD_LOGIC;
  signal buff0_reg_n_115 : STD_LOGIC;
  signal buff0_reg_n_116 : STD_LOGIC;
  signal buff0_reg_n_117 : STD_LOGIC;
  signal buff0_reg_n_118 : STD_LOGIC;
  signal buff0_reg_n_119 : STD_LOGIC;
  signal buff0_reg_n_120 : STD_LOGIC;
  signal buff0_reg_n_121 : STD_LOGIC;
  signal buff0_reg_n_122 : STD_LOGIC;
  signal buff0_reg_n_123 : STD_LOGIC;
  signal buff0_reg_n_124 : STD_LOGIC;
  signal buff0_reg_n_125 : STD_LOGIC;
  signal buff0_reg_n_126 : STD_LOGIC;
  signal buff0_reg_n_127 : STD_LOGIC;
  signal buff0_reg_n_128 : STD_LOGIC;
  signal buff0_reg_n_129 : STD_LOGIC;
  signal buff0_reg_n_130 : STD_LOGIC;
  signal buff0_reg_n_131 : STD_LOGIC;
  signal buff0_reg_n_132 : STD_LOGIC;
  signal buff0_reg_n_133 : STD_LOGIC;
  signal buff0_reg_n_134 : STD_LOGIC;
  signal buff0_reg_n_135 : STD_LOGIC;
  signal buff0_reg_n_136 : STD_LOGIC;
  signal buff0_reg_n_137 : STD_LOGIC;
  signal buff0_reg_n_138 : STD_LOGIC;
  signal buff0_reg_n_139 : STD_LOGIC;
  signal buff0_reg_n_140 : STD_LOGIC;
  signal buff0_reg_n_141 : STD_LOGIC;
  signal buff0_reg_n_142 : STD_LOGIC;
  signal buff0_reg_n_143 : STD_LOGIC;
  signal buff0_reg_n_144 : STD_LOGIC;
  signal buff0_reg_n_145 : STD_LOGIC;
  signal buff0_reg_n_146 : STD_LOGIC;
  signal buff0_reg_n_147 : STD_LOGIC;
  signal buff0_reg_n_148 : STD_LOGIC;
  signal buff0_reg_n_149 : STD_LOGIC;
  signal buff0_reg_n_150 : STD_LOGIC;
  signal buff0_reg_n_151 : STD_LOGIC;
  signal buff0_reg_n_152 : STD_LOGIC;
  signal buff0_reg_n_153 : STD_LOGIC;
  signal buff0_reg_n_24 : STD_LOGIC;
  signal buff0_reg_n_25 : STD_LOGIC;
  signal buff0_reg_n_26 : STD_LOGIC;
  signal buff0_reg_n_27 : STD_LOGIC;
  signal buff0_reg_n_28 : STD_LOGIC;
  signal buff0_reg_n_29 : STD_LOGIC;
  signal buff0_reg_n_30 : STD_LOGIC;
  signal buff0_reg_n_31 : STD_LOGIC;
  signal buff0_reg_n_32 : STD_LOGIC;
  signal buff0_reg_n_33 : STD_LOGIC;
  signal buff0_reg_n_34 : STD_LOGIC;
  signal buff0_reg_n_35 : STD_LOGIC;
  signal buff0_reg_n_36 : STD_LOGIC;
  signal buff0_reg_n_37 : STD_LOGIC;
  signal buff0_reg_n_38 : STD_LOGIC;
  signal buff0_reg_n_39 : STD_LOGIC;
  signal buff0_reg_n_40 : STD_LOGIC;
  signal buff0_reg_n_41 : STD_LOGIC;
  signal buff0_reg_n_42 : STD_LOGIC;
  signal buff0_reg_n_43 : STD_LOGIC;
  signal buff0_reg_n_44 : STD_LOGIC;
  signal buff0_reg_n_45 : STD_LOGIC;
  signal buff0_reg_n_46 : STD_LOGIC;
  signal buff0_reg_n_47 : STD_LOGIC;
  signal buff0_reg_n_48 : STD_LOGIC;
  signal buff0_reg_n_49 : STD_LOGIC;
  signal buff0_reg_n_50 : STD_LOGIC;
  signal buff0_reg_n_51 : STD_LOGIC;
  signal buff0_reg_n_52 : STD_LOGIC;
  signal buff0_reg_n_53 : STD_LOGIC;
  signal buff0_reg_n_58 : STD_LOGIC;
  signal buff0_reg_n_59 : STD_LOGIC;
  signal buff0_reg_n_60 : STD_LOGIC;
  signal buff0_reg_n_61 : STD_LOGIC;
  signal buff0_reg_n_62 : STD_LOGIC;
  signal buff0_reg_n_63 : STD_LOGIC;
  signal buff0_reg_n_64 : STD_LOGIC;
  signal buff0_reg_n_65 : STD_LOGIC;
  signal buff0_reg_n_66 : STD_LOGIC;
  signal buff0_reg_n_67 : STD_LOGIC;
  signal buff0_reg_n_68 : STD_LOGIC;
  signal buff0_reg_n_69 : STD_LOGIC;
  signal buff0_reg_n_70 : STD_LOGIC;
  signal buff0_reg_n_71 : STD_LOGIC;
  signal buff0_reg_n_72 : STD_LOGIC;
  signal buff0_reg_n_73 : STD_LOGIC;
  signal buff0_reg_n_74 : STD_LOGIC;
  signal buff0_reg_n_75 : STD_LOGIC;
  signal buff0_reg_n_76 : STD_LOGIC;
  signal buff0_reg_n_77 : STD_LOGIC;
  signal buff0_reg_n_78 : STD_LOGIC;
  signal buff0_reg_n_79 : STD_LOGIC;
  signal buff0_reg_n_80 : STD_LOGIC;
  signal buff0_reg_n_81 : STD_LOGIC;
  signal buff0_reg_n_82 : STD_LOGIC;
  signal buff0_reg_n_83 : STD_LOGIC;
  signal buff0_reg_n_84 : STD_LOGIC;
  signal buff0_reg_n_85 : STD_LOGIC;
  signal buff0_reg_n_86 : STD_LOGIC;
  signal buff0_reg_n_87 : STD_LOGIC;
  signal buff0_reg_n_88 : STD_LOGIC;
  signal buff0_reg_n_89 : STD_LOGIC;
  signal buff0_reg_n_90 : STD_LOGIC;
  signal buff0_reg_n_91 : STD_LOGIC;
  signal buff0_reg_n_92 : STD_LOGIC;
  signal buff0_reg_n_93 : STD_LOGIC;
  signal buff0_reg_n_94 : STD_LOGIC;
  signal buff0_reg_n_95 : STD_LOGIC;
  signal buff0_reg_n_96 : STD_LOGIC;
  signal buff0_reg_n_97 : STD_LOGIC;
  signal buff0_reg_n_98 : STD_LOGIC;
  signal buff0_reg_n_99 : STD_LOGIC;
  signal \buff1_reg__0_n_106\ : STD_LOGIC;
  signal \buff1_reg__0_n_107\ : STD_LOGIC;
  signal \buff1_reg__0_n_108\ : STD_LOGIC;
  signal \buff1_reg__0_n_109\ : STD_LOGIC;
  signal \buff1_reg__0_n_110\ : STD_LOGIC;
  signal \buff1_reg__0_n_111\ : STD_LOGIC;
  signal \buff1_reg__0_n_112\ : STD_LOGIC;
  signal \buff1_reg__0_n_113\ : STD_LOGIC;
  signal \buff1_reg__0_n_114\ : STD_LOGIC;
  signal \buff1_reg__0_n_115\ : STD_LOGIC;
  signal \buff1_reg__0_n_116\ : STD_LOGIC;
  signal \buff1_reg__0_n_117\ : STD_LOGIC;
  signal \buff1_reg__0_n_118\ : STD_LOGIC;
  signal \buff1_reg__0_n_119\ : STD_LOGIC;
  signal \buff1_reg__0_n_120\ : STD_LOGIC;
  signal \buff1_reg__0_n_121\ : STD_LOGIC;
  signal \buff1_reg__0_n_122\ : STD_LOGIC;
  signal \buff1_reg__0_n_123\ : STD_LOGIC;
  signal \buff1_reg__0_n_124\ : STD_LOGIC;
  signal \buff1_reg__0_n_125\ : STD_LOGIC;
  signal \buff1_reg__0_n_126\ : STD_LOGIC;
  signal \buff1_reg__0_n_127\ : STD_LOGIC;
  signal \buff1_reg__0_n_128\ : STD_LOGIC;
  signal \buff1_reg__0_n_129\ : STD_LOGIC;
  signal \buff1_reg__0_n_130\ : STD_LOGIC;
  signal \buff1_reg__0_n_131\ : STD_LOGIC;
  signal \buff1_reg__0_n_132\ : STD_LOGIC;
  signal \buff1_reg__0_n_133\ : STD_LOGIC;
  signal \buff1_reg__0_n_134\ : STD_LOGIC;
  signal \buff1_reg__0_n_135\ : STD_LOGIC;
  signal \buff1_reg__0_n_136\ : STD_LOGIC;
  signal \buff1_reg__0_n_137\ : STD_LOGIC;
  signal \buff1_reg__0_n_138\ : STD_LOGIC;
  signal \buff1_reg__0_n_139\ : STD_LOGIC;
  signal \buff1_reg__0_n_140\ : STD_LOGIC;
  signal \buff1_reg__0_n_141\ : STD_LOGIC;
  signal \buff1_reg__0_n_142\ : STD_LOGIC;
  signal \buff1_reg__0_n_143\ : STD_LOGIC;
  signal \buff1_reg__0_n_144\ : STD_LOGIC;
  signal \buff1_reg__0_n_145\ : STD_LOGIC;
  signal \buff1_reg__0_n_146\ : STD_LOGIC;
  signal \buff1_reg__0_n_147\ : STD_LOGIC;
  signal \buff1_reg__0_n_148\ : STD_LOGIC;
  signal \buff1_reg__0_n_149\ : STD_LOGIC;
  signal \buff1_reg__0_n_150\ : STD_LOGIC;
  signal \buff1_reg__0_n_151\ : STD_LOGIC;
  signal \buff1_reg__0_n_152\ : STD_LOGIC;
  signal \buff1_reg__0_n_153\ : STD_LOGIC;
  signal \buff2_reg[0]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[10]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[11]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[12]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[13]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[14]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[15]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[16]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[1]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[2]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[3]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[4]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[5]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[6]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[7]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[8]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[9]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg__0_n_100\ : STD_LOGIC;
  signal \buff2_reg__0_n_101\ : STD_LOGIC;
  signal \buff2_reg__0_n_102\ : STD_LOGIC;
  signal \buff2_reg__0_n_103\ : STD_LOGIC;
  signal \buff2_reg__0_n_104\ : STD_LOGIC;
  signal \buff2_reg__0_n_105\ : STD_LOGIC;
  signal \buff2_reg__0_n_58\ : STD_LOGIC;
  signal \buff2_reg__0_n_59\ : STD_LOGIC;
  signal \buff2_reg__0_n_60\ : STD_LOGIC;
  signal \buff2_reg__0_n_61\ : STD_LOGIC;
  signal \buff2_reg__0_n_62\ : STD_LOGIC;
  signal \buff2_reg__0_n_63\ : STD_LOGIC;
  signal \buff2_reg__0_n_64\ : STD_LOGIC;
  signal \buff2_reg__0_n_65\ : STD_LOGIC;
  signal \buff2_reg__0_n_66\ : STD_LOGIC;
  signal \buff2_reg__0_n_67\ : STD_LOGIC;
  signal \buff2_reg__0_n_68\ : STD_LOGIC;
  signal \buff2_reg__0_n_69\ : STD_LOGIC;
  signal \buff2_reg__0_n_70\ : STD_LOGIC;
  signal \buff2_reg__0_n_71\ : STD_LOGIC;
  signal \buff2_reg__0_n_72\ : STD_LOGIC;
  signal \buff2_reg__0_n_73\ : STD_LOGIC;
  signal \buff2_reg__0_n_74\ : STD_LOGIC;
  signal \buff2_reg__0_n_75\ : STD_LOGIC;
  signal \buff2_reg__0_n_76\ : STD_LOGIC;
  signal \buff2_reg__0_n_77\ : STD_LOGIC;
  signal \buff2_reg__0_n_78\ : STD_LOGIC;
  signal \buff2_reg__0_n_79\ : STD_LOGIC;
  signal \buff2_reg__0_n_80\ : STD_LOGIC;
  signal \buff2_reg__0_n_81\ : STD_LOGIC;
  signal \buff2_reg__0_n_82\ : STD_LOGIC;
  signal \buff2_reg__0_n_83\ : STD_LOGIC;
  signal \buff2_reg__0_n_84\ : STD_LOGIC;
  signal \buff2_reg__0_n_85\ : STD_LOGIC;
  signal \buff2_reg__0_n_86\ : STD_LOGIC;
  signal \buff2_reg__0_n_87\ : STD_LOGIC;
  signal \buff2_reg__0_n_88\ : STD_LOGIC;
  signal \buff2_reg__0_n_89\ : STD_LOGIC;
  signal \buff2_reg__0_n_90\ : STD_LOGIC;
  signal \buff2_reg__0_n_91\ : STD_LOGIC;
  signal \buff2_reg__0_n_92\ : STD_LOGIC;
  signal \buff2_reg__0_n_93\ : STD_LOGIC;
  signal \buff2_reg__0_n_94\ : STD_LOGIC;
  signal \buff2_reg__0_n_95\ : STD_LOGIC;
  signal \buff2_reg__0_n_96\ : STD_LOGIC;
  signal \buff2_reg__0_n_97\ : STD_LOGIC;
  signal \buff2_reg__0_n_98\ : STD_LOGIC;
  signal \buff2_reg__0_n_99\ : STD_LOGIC;
  signal \^buff3_reg[0]_0\ : STD_LOGIC;
  signal buff3_reg_0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \tmp4_reg_1731[11]_i_2_n_0\ : STD_LOGIC;
  signal \tmp4_reg_1731[11]_i_3_n_0\ : STD_LOGIC;
  signal \tmp4_reg_1731[11]_i_4_n_0\ : STD_LOGIC;
  signal \tmp4_reg_1731[11]_i_5_n_0\ : STD_LOGIC;
  signal \tmp4_reg_1731[15]_i_2_n_0\ : STD_LOGIC;
  signal \tmp4_reg_1731[15]_i_3_n_0\ : STD_LOGIC;
  signal \tmp4_reg_1731[15]_i_4_n_0\ : STD_LOGIC;
  signal \tmp4_reg_1731[15]_i_5_n_0\ : STD_LOGIC;
  signal \tmp4_reg_1731[19]_i_2_n_0\ : STD_LOGIC;
  signal \tmp4_reg_1731[19]_i_3_n_0\ : STD_LOGIC;
  signal \tmp4_reg_1731[19]_i_4_n_0\ : STD_LOGIC;
  signal \tmp4_reg_1731[19]_i_5_n_0\ : STD_LOGIC;
  signal \tmp4_reg_1731[23]_i_2_n_0\ : STD_LOGIC;
  signal \tmp4_reg_1731[23]_i_3_n_0\ : STD_LOGIC;
  signal \tmp4_reg_1731[23]_i_4_n_0\ : STD_LOGIC;
  signal \tmp4_reg_1731[23]_i_5_n_0\ : STD_LOGIC;
  signal \tmp4_reg_1731[27]_i_2_n_0\ : STD_LOGIC;
  signal \tmp4_reg_1731[27]_i_3_n_0\ : STD_LOGIC;
  signal \tmp4_reg_1731[27]_i_4_n_0\ : STD_LOGIC;
  signal \tmp4_reg_1731[27]_i_5_n_0\ : STD_LOGIC;
  signal \tmp4_reg_1731[31]_i_2_n_0\ : STD_LOGIC;
  signal \tmp4_reg_1731[31]_i_3_n_0\ : STD_LOGIC;
  signal \tmp4_reg_1731[31]_i_4_n_0\ : STD_LOGIC;
  signal \tmp4_reg_1731[31]_i_5_n_0\ : STD_LOGIC;
  signal \tmp4_reg_1731[3]_i_2_n_0\ : STD_LOGIC;
  signal \tmp4_reg_1731[3]_i_3_n_0\ : STD_LOGIC;
  signal \tmp4_reg_1731[3]_i_4_n_0\ : STD_LOGIC;
  signal \tmp4_reg_1731[3]_i_5_n_0\ : STD_LOGIC;
  signal \tmp4_reg_1731[7]_i_2_n_0\ : STD_LOGIC;
  signal \tmp4_reg_1731[7]_i_3_n_0\ : STD_LOGIC;
  signal \tmp4_reg_1731[7]_i_4_n_0\ : STD_LOGIC;
  signal \tmp4_reg_1731[7]_i_5_n_0\ : STD_LOGIC;
  signal \tmp4_reg_1731_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \tmp4_reg_1731_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \tmp4_reg_1731_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \tmp4_reg_1731_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \tmp4_reg_1731_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \tmp4_reg_1731_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \tmp4_reg_1731_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \tmp4_reg_1731_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \tmp4_reg_1731_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \tmp4_reg_1731_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \tmp4_reg_1731_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \tmp4_reg_1731_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \tmp4_reg_1731_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \tmp4_reg_1731_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \tmp4_reg_1731_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \tmp4_reg_1731_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \tmp4_reg_1731_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \tmp4_reg_1731_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \tmp4_reg_1731_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \tmp4_reg_1731_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \tmp4_reg_1731_reg[31]_i_1_n_1\ : STD_LOGIC;
  signal \tmp4_reg_1731_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \tmp4_reg_1731_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \tmp4_reg_1731_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \tmp4_reg_1731_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \tmp4_reg_1731_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \tmp4_reg_1731_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \tmp4_reg_1731_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \tmp4_reg_1731_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \tmp4_reg_1731_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \tmp4_reg_1731_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff0_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff1_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff1_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff1_reg__0_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff2_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff2_reg__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_tmp4_reg_1731_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \buff2_reg[0]_srl2\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U2/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff2_reg ";
  attribute srl_name : string;
  attribute srl_name of \buff2_reg[0]_srl2\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U2/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff2_reg[0]_srl2 ";
  attribute srl_bus_name of \buff2_reg[10]_srl2\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U2/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[10]_srl2\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U2/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff2_reg[10]_srl2 ";
  attribute srl_bus_name of \buff2_reg[11]_srl2\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U2/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[11]_srl2\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U2/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff2_reg[11]_srl2 ";
  attribute srl_bus_name of \buff2_reg[12]_srl2\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U2/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[12]_srl2\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U2/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff2_reg[12]_srl2 ";
  attribute srl_bus_name of \buff2_reg[13]_srl2\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U2/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[13]_srl2\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U2/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff2_reg[13]_srl2 ";
  attribute srl_bus_name of \buff2_reg[14]_srl2\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U2/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[14]_srl2\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U2/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff2_reg[14]_srl2 ";
  attribute srl_bus_name of \buff2_reg[15]_srl2\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U2/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[15]_srl2\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U2/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff2_reg[15]_srl2 ";
  attribute srl_bus_name of \buff2_reg[16]_srl2\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U2/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[16]_srl2\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U2/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff2_reg[16]_srl2 ";
  attribute srl_bus_name of \buff2_reg[1]_srl2\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U2/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[1]_srl2\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U2/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff2_reg[1]_srl2 ";
  attribute srl_bus_name of \buff2_reg[2]_srl2\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U2/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[2]_srl2\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U2/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff2_reg[2]_srl2 ";
  attribute srl_bus_name of \buff2_reg[3]_srl2\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U2/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[3]_srl2\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U2/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff2_reg[3]_srl2 ";
  attribute srl_bus_name of \buff2_reg[4]_srl2\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U2/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[4]_srl2\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U2/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff2_reg[4]_srl2 ";
  attribute srl_bus_name of \buff2_reg[5]_srl2\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U2/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[5]_srl2\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U2/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff2_reg[5]_srl2 ";
  attribute srl_bus_name of \buff2_reg[6]_srl2\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U2/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[6]_srl2\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U2/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff2_reg[6]_srl2 ";
  attribute srl_bus_name of \buff2_reg[7]_srl2\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U2/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[7]_srl2\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U2/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff2_reg[7]_srl2 ";
  attribute srl_bus_name of \buff2_reg[8]_srl2\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U2/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[8]_srl2\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U2/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff2_reg[8]_srl2 ";
  attribute srl_bus_name of \buff2_reg[9]_srl2\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U2/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[9]_srl2\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U2/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff2_reg[9]_srl2 ";
begin
  E(0) <= \^e\(0);
  ap_enable_reg_pp3_iter3_reg <= \^ap_enable_reg_pp3_iter3_reg\;
  \buff3_reg[0]_0\ <= \^buff3_reg[0]_0\;
\a_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \int_kernelData_2_reg[31]\(17),
      Q => \a_reg0_reg_n_0_[17]\,
      R => '0'
    );
\a_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \int_kernelData_2_reg[31]\(18),
      Q => \a_reg0_reg_n_0_[18]\,
      R => '0'
    );
\a_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \int_kernelData_2_reg[31]\(19),
      Q => \a_reg0_reg_n_0_[19]\,
      R => '0'
    );
\a_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \int_kernelData_2_reg[31]\(20),
      Q => \a_reg0_reg_n_0_[20]\,
      R => '0'
    );
\a_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \int_kernelData_2_reg[31]\(21),
      Q => \a_reg0_reg_n_0_[21]\,
      R => '0'
    );
\a_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \int_kernelData_2_reg[31]\(22),
      Q => \a_reg0_reg_n_0_[22]\,
      R => '0'
    );
\a_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \int_kernelData_2_reg[31]\(23),
      Q => \a_reg0_reg_n_0_[23]\,
      R => '0'
    );
\a_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \int_kernelData_2_reg[31]\(24),
      Q => \a_reg0_reg_n_0_[24]\,
      R => '0'
    );
\a_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \int_kernelData_2_reg[31]\(25),
      Q => \a_reg0_reg_n_0_[25]\,
      R => '0'
    );
\a_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \int_kernelData_2_reg[31]\(26),
      Q => \a_reg0_reg_n_0_[26]\,
      R => '0'
    );
\a_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \int_kernelData_2_reg[31]\(27),
      Q => \a_reg0_reg_n_0_[27]\,
      R => '0'
    );
\a_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \int_kernelData_2_reg[31]\(28),
      Q => \a_reg0_reg_n_0_[28]\,
      R => '0'
    );
\a_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \int_kernelData_2_reg[31]\(29),
      Q => \a_reg0_reg_n_0_[29]\,
      R => '0'
    );
\a_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \int_kernelData_2_reg[31]\(30),
      Q => \a_reg0_reg_n_0_[30]\,
      R => '0'
    );
\a_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \int_kernelData_2_reg[31]\(31),
      Q => \a_reg0_reg_n_0_[31]\,
      R => '0'
    );
ap_enable_reg_pp3_iter3_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000044F4"
    )
        port map (
      I0 => \ap_pipeline_reg_pp3_iter8_p_i_reg_1578_reg[0]\,
      I1 => ap_enable_reg_pp3_iter9_reg,
      I2 => ap_enable_reg_pp3_iter8,
      I3 => \ap_pipeline_reg_pp3_iter7_p_i_reg_1578_reg[0]\,
      I4 => \outStream_V_data_V_1_state_reg[1]\(0),
      O => \^ap_enable_reg_pp3_iter3_reg\
    );
buff0_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \int_kernelData_2_reg[31]\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29) => buff0_reg_n_24,
      ACOUT(28) => buff0_reg_n_25,
      ACOUT(27) => buff0_reg_n_26,
      ACOUT(26) => buff0_reg_n_27,
      ACOUT(25) => buff0_reg_n_28,
      ACOUT(24) => buff0_reg_n_29,
      ACOUT(23) => buff0_reg_n_30,
      ACOUT(22) => buff0_reg_n_31,
      ACOUT(21) => buff0_reg_n_32,
      ACOUT(20) => buff0_reg_n_33,
      ACOUT(19) => buff0_reg_n_34,
      ACOUT(18) => buff0_reg_n_35,
      ACOUT(17) => buff0_reg_n_36,
      ACOUT(16) => buff0_reg_n_37,
      ACOUT(15) => buff0_reg_n_38,
      ACOUT(14) => buff0_reg_n_39,
      ACOUT(13) => buff0_reg_n_40,
      ACOUT(12) => buff0_reg_n_41,
      ACOUT(11) => buff0_reg_n_42,
      ACOUT(10) => buff0_reg_n_43,
      ACOUT(9) => buff0_reg_n_44,
      ACOUT(8) => buff0_reg_n_45,
      ACOUT(7) => buff0_reg_n_46,
      ACOUT(6) => buff0_reg_n_47,
      ACOUT(5) => buff0_reg_n_48,
      ACOUT(4) => buff0_reg_n_49,
      ACOUT(3) => buff0_reg_n_50,
      ACOUT(2) => buff0_reg_n_51,
      ACOUT(1) => buff0_reg_n_52,
      ACOUT(0) => buff0_reg_n_53,
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => Q(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff0_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff0_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => \^e\(0),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \^e\(0),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => \^e\(0),
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_buff0_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff0_reg_n_58,
      P(46) => buff0_reg_n_59,
      P(45) => buff0_reg_n_60,
      P(44) => buff0_reg_n_61,
      P(43) => buff0_reg_n_62,
      P(42) => buff0_reg_n_63,
      P(41) => buff0_reg_n_64,
      P(40) => buff0_reg_n_65,
      P(39) => buff0_reg_n_66,
      P(38) => buff0_reg_n_67,
      P(37) => buff0_reg_n_68,
      P(36) => buff0_reg_n_69,
      P(35) => buff0_reg_n_70,
      P(34) => buff0_reg_n_71,
      P(33) => buff0_reg_n_72,
      P(32) => buff0_reg_n_73,
      P(31) => buff0_reg_n_74,
      P(30) => buff0_reg_n_75,
      P(29) => buff0_reg_n_76,
      P(28) => buff0_reg_n_77,
      P(27) => buff0_reg_n_78,
      P(26) => buff0_reg_n_79,
      P(25) => buff0_reg_n_80,
      P(24) => buff0_reg_n_81,
      P(23) => buff0_reg_n_82,
      P(22) => buff0_reg_n_83,
      P(21) => buff0_reg_n_84,
      P(20) => buff0_reg_n_85,
      P(19) => buff0_reg_n_86,
      P(18) => buff0_reg_n_87,
      P(17) => buff0_reg_n_88,
      P(16) => buff0_reg_n_89,
      P(15) => buff0_reg_n_90,
      P(14) => buff0_reg_n_91,
      P(13) => buff0_reg_n_92,
      P(12) => buff0_reg_n_93,
      P(11) => buff0_reg_n_94,
      P(10) => buff0_reg_n_95,
      P(9) => buff0_reg_n_96,
      P(8) => buff0_reg_n_97,
      P(7) => buff0_reg_n_98,
      P(6) => buff0_reg_n_99,
      P(5) => buff0_reg_n_100,
      P(4) => buff0_reg_n_101,
      P(3) => buff0_reg_n_102,
      P(2) => buff0_reg_n_103,
      P(1) => buff0_reg_n_104,
      P(0) => buff0_reg_n_105,
      PATTERNBDETECT => NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff0_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => buff0_reg_n_106,
      PCOUT(46) => buff0_reg_n_107,
      PCOUT(45) => buff0_reg_n_108,
      PCOUT(44) => buff0_reg_n_109,
      PCOUT(43) => buff0_reg_n_110,
      PCOUT(42) => buff0_reg_n_111,
      PCOUT(41) => buff0_reg_n_112,
      PCOUT(40) => buff0_reg_n_113,
      PCOUT(39) => buff0_reg_n_114,
      PCOUT(38) => buff0_reg_n_115,
      PCOUT(37) => buff0_reg_n_116,
      PCOUT(36) => buff0_reg_n_117,
      PCOUT(35) => buff0_reg_n_118,
      PCOUT(34) => buff0_reg_n_119,
      PCOUT(33) => buff0_reg_n_120,
      PCOUT(32) => buff0_reg_n_121,
      PCOUT(31) => buff0_reg_n_122,
      PCOUT(30) => buff0_reg_n_123,
      PCOUT(29) => buff0_reg_n_124,
      PCOUT(28) => buff0_reg_n_125,
      PCOUT(27) => buff0_reg_n_126,
      PCOUT(26) => buff0_reg_n_127,
      PCOUT(25) => buff0_reg_n_128,
      PCOUT(24) => buff0_reg_n_129,
      PCOUT(23) => buff0_reg_n_130,
      PCOUT(22) => buff0_reg_n_131,
      PCOUT(21) => buff0_reg_n_132,
      PCOUT(20) => buff0_reg_n_133,
      PCOUT(19) => buff0_reg_n_134,
      PCOUT(18) => buff0_reg_n_135,
      PCOUT(17) => buff0_reg_n_136,
      PCOUT(16) => buff0_reg_n_137,
      PCOUT(15) => buff0_reg_n_138,
      PCOUT(14) => buff0_reg_n_139,
      PCOUT(13) => buff0_reg_n_140,
      PCOUT(12) => buff0_reg_n_141,
      PCOUT(11) => buff0_reg_n_142,
      PCOUT(10) => buff0_reg_n_143,
      PCOUT(9) => buff0_reg_n_144,
      PCOUT(8) => buff0_reg_n_145,
      PCOUT(7) => buff0_reg_n_146,
      PCOUT(6) => buff0_reg_n_147,
      PCOUT(5) => buff0_reg_n_148,
      PCOUT(4) => buff0_reg_n_149,
      PCOUT(3) => buff0_reg_n_150,
      PCOUT(2) => buff0_reg_n_151,
      PCOUT(1) => buff0_reg_n_152,
      PCOUT(0) => buff0_reg_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff0_reg_UNDERFLOW_UNCONNECTED
    );
\buff1_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "CASCADE",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29) => buff0_reg_n_24,
      ACIN(28) => buff0_reg_n_25,
      ACIN(27) => buff0_reg_n_26,
      ACIN(26) => buff0_reg_n_27,
      ACIN(25) => buff0_reg_n_28,
      ACIN(24) => buff0_reg_n_29,
      ACIN(23) => buff0_reg_n_30,
      ACIN(22) => buff0_reg_n_31,
      ACIN(21) => buff0_reg_n_32,
      ACIN(20) => buff0_reg_n_33,
      ACIN(19) => buff0_reg_n_34,
      ACIN(18) => buff0_reg_n_35,
      ACIN(17) => buff0_reg_n_36,
      ACIN(16) => buff0_reg_n_37,
      ACIN(15) => buff0_reg_n_38,
      ACIN(14) => buff0_reg_n_39,
      ACIN(13) => buff0_reg_n_40,
      ACIN(12) => buff0_reg_n_41,
      ACIN(11) => buff0_reg_n_42,
      ACIN(10) => buff0_reg_n_43,
      ACIN(9) => buff0_reg_n_44,
      ACIN(8) => buff0_reg_n_45,
      ACIN(7) => buff0_reg_n_46,
      ACIN(6) => buff0_reg_n_47,
      ACIN(5) => buff0_reg_n_48,
      ACIN(4) => buff0_reg_n_49,
      ACIN(3) => buff0_reg_n_50,
      ACIN(2) => buff0_reg_n_51,
      ACIN(1) => buff0_reg_n_52,
      ACIN(0) => buff0_reg_n_53,
      ACOUT(29 downto 0) => \NLW_buff1_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(31),
      B(16) => Q(31),
      B(15) => Q(31),
      B(14 downto 0) => Q(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff1_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff1_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \^e\(0),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => \^e\(0),
      CEP => \^e\(0),
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_buff1_reg__0_OVERFLOW_UNCONNECTED\,
      P(47 downto 0) => \NLW_buff1_reg__0_P_UNCONNECTED\(47 downto 0),
      PATTERNBDETECT => \NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => buff0_reg_n_106,
      PCIN(46) => buff0_reg_n_107,
      PCIN(45) => buff0_reg_n_108,
      PCIN(44) => buff0_reg_n_109,
      PCIN(43) => buff0_reg_n_110,
      PCIN(42) => buff0_reg_n_111,
      PCIN(41) => buff0_reg_n_112,
      PCIN(40) => buff0_reg_n_113,
      PCIN(39) => buff0_reg_n_114,
      PCIN(38) => buff0_reg_n_115,
      PCIN(37) => buff0_reg_n_116,
      PCIN(36) => buff0_reg_n_117,
      PCIN(35) => buff0_reg_n_118,
      PCIN(34) => buff0_reg_n_119,
      PCIN(33) => buff0_reg_n_120,
      PCIN(32) => buff0_reg_n_121,
      PCIN(31) => buff0_reg_n_122,
      PCIN(30) => buff0_reg_n_123,
      PCIN(29) => buff0_reg_n_124,
      PCIN(28) => buff0_reg_n_125,
      PCIN(27) => buff0_reg_n_126,
      PCIN(26) => buff0_reg_n_127,
      PCIN(25) => buff0_reg_n_128,
      PCIN(24) => buff0_reg_n_129,
      PCIN(23) => buff0_reg_n_130,
      PCIN(22) => buff0_reg_n_131,
      PCIN(21) => buff0_reg_n_132,
      PCIN(20) => buff0_reg_n_133,
      PCIN(19) => buff0_reg_n_134,
      PCIN(18) => buff0_reg_n_135,
      PCIN(17) => buff0_reg_n_136,
      PCIN(16) => buff0_reg_n_137,
      PCIN(15) => buff0_reg_n_138,
      PCIN(14) => buff0_reg_n_139,
      PCIN(13) => buff0_reg_n_140,
      PCIN(12) => buff0_reg_n_141,
      PCIN(11) => buff0_reg_n_142,
      PCIN(10) => buff0_reg_n_143,
      PCIN(9) => buff0_reg_n_144,
      PCIN(8) => buff0_reg_n_145,
      PCIN(7) => buff0_reg_n_146,
      PCIN(6) => buff0_reg_n_147,
      PCIN(5) => buff0_reg_n_148,
      PCIN(4) => buff0_reg_n_149,
      PCIN(3) => buff0_reg_n_150,
      PCIN(2) => buff0_reg_n_151,
      PCIN(1) => buff0_reg_n_152,
      PCIN(0) => buff0_reg_n_153,
      PCOUT(47) => \buff1_reg__0_n_106\,
      PCOUT(46) => \buff1_reg__0_n_107\,
      PCOUT(45) => \buff1_reg__0_n_108\,
      PCOUT(44) => \buff1_reg__0_n_109\,
      PCOUT(43) => \buff1_reg__0_n_110\,
      PCOUT(42) => \buff1_reg__0_n_111\,
      PCOUT(41) => \buff1_reg__0_n_112\,
      PCOUT(40) => \buff1_reg__0_n_113\,
      PCOUT(39) => \buff1_reg__0_n_114\,
      PCOUT(38) => \buff1_reg__0_n_115\,
      PCOUT(37) => \buff1_reg__0_n_116\,
      PCOUT(36) => \buff1_reg__0_n_117\,
      PCOUT(35) => \buff1_reg__0_n_118\,
      PCOUT(34) => \buff1_reg__0_n_119\,
      PCOUT(33) => \buff1_reg__0_n_120\,
      PCOUT(32) => \buff1_reg__0_n_121\,
      PCOUT(31) => \buff1_reg__0_n_122\,
      PCOUT(30) => \buff1_reg__0_n_123\,
      PCOUT(29) => \buff1_reg__0_n_124\,
      PCOUT(28) => \buff1_reg__0_n_125\,
      PCOUT(27) => \buff1_reg__0_n_126\,
      PCOUT(26) => \buff1_reg__0_n_127\,
      PCOUT(25) => \buff1_reg__0_n_128\,
      PCOUT(24) => \buff1_reg__0_n_129\,
      PCOUT(23) => \buff1_reg__0_n_130\,
      PCOUT(22) => \buff1_reg__0_n_131\,
      PCOUT(21) => \buff1_reg__0_n_132\,
      PCOUT(20) => \buff1_reg__0_n_133\,
      PCOUT(19) => \buff1_reg__0_n_134\,
      PCOUT(18) => \buff1_reg__0_n_135\,
      PCOUT(17) => \buff1_reg__0_n_136\,
      PCOUT(16) => \buff1_reg__0_n_137\,
      PCOUT(15) => \buff1_reg__0_n_138\,
      PCOUT(14) => \buff1_reg__0_n_139\,
      PCOUT(13) => \buff1_reg__0_n_140\,
      PCOUT(12) => \buff1_reg__0_n_141\,
      PCOUT(11) => \buff1_reg__0_n_142\,
      PCOUT(10) => \buff1_reg__0_n_143\,
      PCOUT(9) => \buff1_reg__0_n_144\,
      PCOUT(8) => \buff1_reg__0_n_145\,
      PCOUT(7) => \buff1_reg__0_n_146\,
      PCOUT(6) => \buff1_reg__0_n_147\,
      PCOUT(5) => \buff1_reg__0_n_148\,
      PCOUT(4) => \buff1_reg__0_n_149\,
      PCOUT(3) => \buff1_reg__0_n_150\,
      PCOUT(2) => \buff1_reg__0_n_151\,
      PCOUT(1) => \buff1_reg__0_n_152\,
      PCOUT(0) => \buff1_reg__0_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff2_reg[0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^e\(0),
      CLK => ap_clk,
      D => buff0_reg_n_105,
      Q => \buff2_reg[0]_srl2_n_0\
    );
\buff2_reg[10]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^e\(0),
      CLK => ap_clk,
      D => buff0_reg_n_95,
      Q => \buff2_reg[10]_srl2_n_0\
    );
\buff2_reg[11]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^e\(0),
      CLK => ap_clk,
      D => buff0_reg_n_94,
      Q => \buff2_reg[11]_srl2_n_0\
    );
\buff2_reg[12]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^e\(0),
      CLK => ap_clk,
      D => buff0_reg_n_93,
      Q => \buff2_reg[12]_srl2_n_0\
    );
\buff2_reg[13]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^e\(0),
      CLK => ap_clk,
      D => buff0_reg_n_92,
      Q => \buff2_reg[13]_srl2_n_0\
    );
\buff2_reg[14]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^e\(0),
      CLK => ap_clk,
      D => buff0_reg_n_91,
      Q => \buff2_reg[14]_srl2_n_0\
    );
\buff2_reg[15]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^e\(0),
      CLK => ap_clk,
      D => buff0_reg_n_90,
      Q => \buff2_reg[15]_srl2_n_0\
    );
\buff2_reg[16]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^e\(0),
      CLK => ap_clk,
      D => buff0_reg_n_89,
      Q => \buff2_reg[16]_srl2_n_0\
    );
\buff2_reg[1]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^e\(0),
      CLK => ap_clk,
      D => buff0_reg_n_104,
      Q => \buff2_reg[1]_srl2_n_0\
    );
\buff2_reg[2]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^e\(0),
      CLK => ap_clk,
      D => buff0_reg_n_103,
      Q => \buff2_reg[2]_srl2_n_0\
    );
\buff2_reg[3]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^e\(0),
      CLK => ap_clk,
      D => buff0_reg_n_102,
      Q => \buff2_reg[3]_srl2_n_0\
    );
\buff2_reg[4]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^e\(0),
      CLK => ap_clk,
      D => buff0_reg_n_101,
      Q => \buff2_reg[4]_srl2_n_0\
    );
\buff2_reg[5]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^e\(0),
      CLK => ap_clk,
      D => buff0_reg_n_100,
      Q => \buff2_reg[5]_srl2_n_0\
    );
\buff2_reg[6]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^e\(0),
      CLK => ap_clk,
      D => buff0_reg_n_99,
      Q => \buff2_reg[6]_srl2_n_0\
    );
\buff2_reg[7]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^e\(0),
      CLK => ap_clk,
      D => buff0_reg_n_98,
      Q => \buff2_reg[7]_srl2_n_0\
    );
\buff2_reg[8]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^e\(0),
      CLK => ap_clk,
      D => buff0_reg_n_97,
      Q => \buff2_reg[8]_srl2_n_0\
    );
\buff2_reg[9]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^e\(0),
      CLK => ap_clk,
      D => buff0_reg_n_96,
      Q => \buff2_reg[9]_srl2_n_0\
    );
\buff2_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => Q(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff2_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \a_reg0_reg_n_0_[31]\,
      B(16) => \a_reg0_reg_n_0_[31]\,
      B(15) => \a_reg0_reg_n_0_[31]\,
      B(14) => \a_reg0_reg_n_0_[31]\,
      B(13) => \a_reg0_reg_n_0_[30]\,
      B(12) => \a_reg0_reg_n_0_[29]\,
      B(11) => \a_reg0_reg_n_0_[28]\,
      B(10) => \a_reg0_reg_n_0_[27]\,
      B(9) => \a_reg0_reg_n_0_[26]\,
      B(8) => \a_reg0_reg_n_0_[25]\,
      B(7) => \a_reg0_reg_n_0_[24]\,
      B(6) => \a_reg0_reg_n_0_[23]\,
      B(5) => \a_reg0_reg_n_0_[22]\,
      B(4) => \a_reg0_reg_n_0_[21]\,
      B(3) => \a_reg0_reg_n_0_[20]\,
      B(2) => \a_reg0_reg_n_0_[19]\,
      B(1) => \a_reg0_reg_n_0_[18]\,
      B(0) => \a_reg0_reg_n_0_[17]\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff2_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => \^e\(0),
      CEA2 => \^e\(0),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \^e\(0),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => \^e\(0),
      CEP => \^e\(0),
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\,
      P(47) => \buff2_reg__0_n_58\,
      P(46) => \buff2_reg__0_n_59\,
      P(45) => \buff2_reg__0_n_60\,
      P(44) => \buff2_reg__0_n_61\,
      P(43) => \buff2_reg__0_n_62\,
      P(42) => \buff2_reg__0_n_63\,
      P(41) => \buff2_reg__0_n_64\,
      P(40) => \buff2_reg__0_n_65\,
      P(39) => \buff2_reg__0_n_66\,
      P(38) => \buff2_reg__0_n_67\,
      P(37) => \buff2_reg__0_n_68\,
      P(36) => \buff2_reg__0_n_69\,
      P(35) => \buff2_reg__0_n_70\,
      P(34) => \buff2_reg__0_n_71\,
      P(33) => \buff2_reg__0_n_72\,
      P(32) => \buff2_reg__0_n_73\,
      P(31) => \buff2_reg__0_n_74\,
      P(30) => \buff2_reg__0_n_75\,
      P(29) => \buff2_reg__0_n_76\,
      P(28) => \buff2_reg__0_n_77\,
      P(27) => \buff2_reg__0_n_78\,
      P(26) => \buff2_reg__0_n_79\,
      P(25) => \buff2_reg__0_n_80\,
      P(24) => \buff2_reg__0_n_81\,
      P(23) => \buff2_reg__0_n_82\,
      P(22) => \buff2_reg__0_n_83\,
      P(21) => \buff2_reg__0_n_84\,
      P(20) => \buff2_reg__0_n_85\,
      P(19) => \buff2_reg__0_n_86\,
      P(18) => \buff2_reg__0_n_87\,
      P(17) => \buff2_reg__0_n_88\,
      P(16) => \buff2_reg__0_n_89\,
      P(15) => \buff2_reg__0_n_90\,
      P(14) => \buff2_reg__0_n_91\,
      P(13) => \buff2_reg__0_n_92\,
      P(12) => \buff2_reg__0_n_93\,
      P(11) => \buff2_reg__0_n_94\,
      P(10) => \buff2_reg__0_n_95\,
      P(9) => \buff2_reg__0_n_96\,
      P(8) => \buff2_reg__0_n_97\,
      P(7) => \buff2_reg__0_n_98\,
      P(6) => \buff2_reg__0_n_99\,
      P(5) => \buff2_reg__0_n_100\,
      P(4) => \buff2_reg__0_n_101\,
      P(3) => \buff2_reg__0_n_102\,
      P(2) => \buff2_reg__0_n_103\,
      P(1) => \buff2_reg__0_n_104\,
      P(0) => \buff2_reg__0_n_105\,
      PATTERNBDETECT => \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \buff1_reg__0_n_106\,
      PCIN(46) => \buff1_reg__0_n_107\,
      PCIN(45) => \buff1_reg__0_n_108\,
      PCIN(44) => \buff1_reg__0_n_109\,
      PCIN(43) => \buff1_reg__0_n_110\,
      PCIN(42) => \buff1_reg__0_n_111\,
      PCIN(41) => \buff1_reg__0_n_112\,
      PCIN(40) => \buff1_reg__0_n_113\,
      PCIN(39) => \buff1_reg__0_n_114\,
      PCIN(38) => \buff1_reg__0_n_115\,
      PCIN(37) => \buff1_reg__0_n_116\,
      PCIN(36) => \buff1_reg__0_n_117\,
      PCIN(35) => \buff1_reg__0_n_118\,
      PCIN(34) => \buff1_reg__0_n_119\,
      PCIN(33) => \buff1_reg__0_n_120\,
      PCIN(32) => \buff1_reg__0_n_121\,
      PCIN(31) => \buff1_reg__0_n_122\,
      PCIN(30) => \buff1_reg__0_n_123\,
      PCIN(29) => \buff1_reg__0_n_124\,
      PCIN(28) => \buff1_reg__0_n_125\,
      PCIN(27) => \buff1_reg__0_n_126\,
      PCIN(26) => \buff1_reg__0_n_127\,
      PCIN(25) => \buff1_reg__0_n_128\,
      PCIN(24) => \buff1_reg__0_n_129\,
      PCIN(23) => \buff1_reg__0_n_130\,
      PCIN(22) => \buff1_reg__0_n_131\,
      PCIN(21) => \buff1_reg__0_n_132\,
      PCIN(20) => \buff1_reg__0_n_133\,
      PCIN(19) => \buff1_reg__0_n_134\,
      PCIN(18) => \buff1_reg__0_n_135\,
      PCIN(17) => \buff1_reg__0_n_136\,
      PCIN(16) => \buff1_reg__0_n_137\,
      PCIN(15) => \buff1_reg__0_n_138\,
      PCIN(14) => \buff1_reg__0_n_139\,
      PCIN(13) => \buff1_reg__0_n_140\,
      PCIN(12) => \buff1_reg__0_n_141\,
      PCIN(11) => \buff1_reg__0_n_142\,
      PCIN(10) => \buff1_reg__0_n_143\,
      PCIN(9) => \buff1_reg__0_n_144\,
      PCIN(8) => \buff1_reg__0_n_145\,
      PCIN(7) => \buff1_reg__0_n_146\,
      PCIN(6) => \buff1_reg__0_n_147\,
      PCIN(5) => \buff1_reg__0_n_148\,
      PCIN(4) => \buff1_reg__0_n_149\,
      PCIN(3) => \buff1_reg__0_n_150\,
      PCIN(2) => \buff1_reg__0_n_151\,
      PCIN(1) => \buff1_reg__0_n_152\,
      PCIN(0) => \buff1_reg__0_n_153\,
      PCOUT(47 downto 0) => \NLW_buff2_reg__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \buff2_reg[0]_srl2_n_0\,
      Q => buff3_reg_0(0),
      R => '0'
    );
\buff3_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \buff2_reg__0_n_105\,
      Q => buff3_reg_0(17),
      R => '0'
    );
\buff3_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \buff2_reg[10]_srl2_n_0\,
      Q => buff3_reg_0(10),
      R => '0'
    );
\buff3_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \buff2_reg__0_n_95\,
      Q => buff3_reg_0(27),
      R => '0'
    );
\buff3_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \buff2_reg[11]_srl2_n_0\,
      Q => buff3_reg_0(11),
      R => '0'
    );
\buff3_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \buff2_reg__0_n_94\,
      Q => buff3_reg_0(28),
      R => '0'
    );
\buff3_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \buff2_reg[12]_srl2_n_0\,
      Q => buff3_reg_0(12),
      R => '0'
    );
\buff3_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \buff2_reg__0_n_93\,
      Q => buff3_reg_0(29),
      R => '0'
    );
\buff3_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \buff2_reg[13]_srl2_n_0\,
      Q => buff3_reg_0(13),
      R => '0'
    );
\buff3_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \buff2_reg__0_n_92\,
      Q => buff3_reg_0(30),
      R => '0'
    );
\buff3_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \buff2_reg[14]_srl2_n_0\,
      Q => buff3_reg_0(14),
      R => '0'
    );
\buff3_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \buff2_reg__0_n_91\,
      Q => buff3_reg_0(31),
      R => '0'
    );
\buff3_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \buff2_reg[15]_srl2_n_0\,
      Q => buff3_reg_0(15),
      R => '0'
    );
\buff3_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \buff2_reg[16]_srl2_n_0\,
      Q => buff3_reg_0(16),
      R => '0'
    );
\buff3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \buff2_reg[1]_srl2_n_0\,
      Q => buff3_reg_0(1),
      R => '0'
    );
\buff3_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \buff2_reg__0_n_104\,
      Q => buff3_reg_0(18),
      R => '0'
    );
\buff3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \buff2_reg[2]_srl2_n_0\,
      Q => buff3_reg_0(2),
      R => '0'
    );
\buff3_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \buff2_reg__0_n_103\,
      Q => buff3_reg_0(19),
      R => '0'
    );
\buff3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \buff2_reg[3]_srl2_n_0\,
      Q => buff3_reg_0(3),
      R => '0'
    );
\buff3_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \buff2_reg__0_n_102\,
      Q => buff3_reg_0(20),
      R => '0'
    );
\buff3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \buff2_reg[4]_srl2_n_0\,
      Q => buff3_reg_0(4),
      R => '0'
    );
\buff3_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \buff2_reg__0_n_101\,
      Q => buff3_reg_0(21),
      R => '0'
    );
\buff3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \buff2_reg[5]_srl2_n_0\,
      Q => buff3_reg_0(5),
      R => '0'
    );
\buff3_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \buff2_reg__0_n_100\,
      Q => buff3_reg_0(22),
      R => '0'
    );
\buff3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \buff2_reg[6]_srl2_n_0\,
      Q => buff3_reg_0(6),
      R => '0'
    );
\buff3_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \buff2_reg__0_n_99\,
      Q => buff3_reg_0(23),
      R => '0'
    );
\buff3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \buff2_reg[7]_srl2_n_0\,
      Q => buff3_reg_0(7),
      R => '0'
    );
\buff3_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \buff2_reg__0_n_98\,
      Q => buff3_reg_0(24),
      R => '0'
    );
\buff3_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \buff2_reg[8]_srl2_n_0\,
      Q => buff3_reg_0(8),
      R => '0'
    );
\buff3_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \buff2_reg__0_n_97\,
      Q => buff3_reg_0(25),
      R => '0'
    );
\buff3_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \buff2_reg[9]_srl2_n_0\,
      Q => buff3_reg_0(9),
      R => '0'
    );
\buff3_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \buff2_reg__0_n_96\,
      Q => buff3_reg_0(26),
      R => '0'
    );
\exitcond_flatten8_reg_1554[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ap_CS_fsm_reg[7]\(0),
      I1 => \^buff3_reg[0]_0\,
      O => \^e\(0)
    );
\exitcond_flatten8_reg_1554[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0008"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter1_reg,
      I1 => icmp_reg_1563,
      I2 => \inStream_V_data_V_0_state_reg[0]\,
      I3 => \exitcond_flatten8_reg_1554_reg[0]\,
      I4 => \^ap_enable_reg_pp3_iter3_reg\,
      O => \^buff3_reg[0]_0\
    );
\tmp4_reg_1731[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(11),
      I1 => buff3_reg(11),
      O => \tmp4_reg_1731[11]_i_2_n_0\
    );
\tmp4_reg_1731[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(10),
      I1 => buff3_reg(10),
      O => \tmp4_reg_1731[11]_i_3_n_0\
    );
\tmp4_reg_1731[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(9),
      I1 => buff3_reg(9),
      O => \tmp4_reg_1731[11]_i_4_n_0\
    );
\tmp4_reg_1731[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(8),
      I1 => buff3_reg(8),
      O => \tmp4_reg_1731[11]_i_5_n_0\
    );
\tmp4_reg_1731[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(15),
      I1 => buff3_reg(15),
      O => \tmp4_reg_1731[15]_i_2_n_0\
    );
\tmp4_reg_1731[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(14),
      I1 => buff3_reg(14),
      O => \tmp4_reg_1731[15]_i_3_n_0\
    );
\tmp4_reg_1731[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(13),
      I1 => buff3_reg(13),
      O => \tmp4_reg_1731[15]_i_4_n_0\
    );
\tmp4_reg_1731[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(12),
      I1 => buff3_reg(12),
      O => \tmp4_reg_1731[15]_i_5_n_0\
    );
\tmp4_reg_1731[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(19),
      I1 => buff3_reg(19),
      O => \tmp4_reg_1731[19]_i_2_n_0\
    );
\tmp4_reg_1731[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(18),
      I1 => buff3_reg(18),
      O => \tmp4_reg_1731[19]_i_3_n_0\
    );
\tmp4_reg_1731[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(17),
      I1 => buff3_reg(17),
      O => \tmp4_reg_1731[19]_i_4_n_0\
    );
\tmp4_reg_1731[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(16),
      I1 => buff3_reg(16),
      O => \tmp4_reg_1731[19]_i_5_n_0\
    );
\tmp4_reg_1731[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(23),
      I1 => buff3_reg(23),
      O => \tmp4_reg_1731[23]_i_2_n_0\
    );
\tmp4_reg_1731[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(22),
      I1 => buff3_reg(22),
      O => \tmp4_reg_1731[23]_i_3_n_0\
    );
\tmp4_reg_1731[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(21),
      I1 => buff3_reg(21),
      O => \tmp4_reg_1731[23]_i_4_n_0\
    );
\tmp4_reg_1731[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(20),
      I1 => buff3_reg(20),
      O => \tmp4_reg_1731[23]_i_5_n_0\
    );
\tmp4_reg_1731[27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(27),
      I1 => buff3_reg(27),
      O => \tmp4_reg_1731[27]_i_2_n_0\
    );
\tmp4_reg_1731[27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(26),
      I1 => buff3_reg(26),
      O => \tmp4_reg_1731[27]_i_3_n_0\
    );
\tmp4_reg_1731[27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(25),
      I1 => buff3_reg(25),
      O => \tmp4_reg_1731[27]_i_4_n_0\
    );
\tmp4_reg_1731[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(24),
      I1 => buff3_reg(24),
      O => \tmp4_reg_1731[27]_i_5_n_0\
    );
\tmp4_reg_1731[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(31),
      I1 => buff3_reg(31),
      O => \tmp4_reg_1731[31]_i_2_n_0\
    );
\tmp4_reg_1731[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(30),
      I1 => buff3_reg(30),
      O => \tmp4_reg_1731[31]_i_3_n_0\
    );
\tmp4_reg_1731[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(29),
      I1 => buff3_reg(29),
      O => \tmp4_reg_1731[31]_i_4_n_0\
    );
\tmp4_reg_1731[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(28),
      I1 => buff3_reg(28),
      O => \tmp4_reg_1731[31]_i_5_n_0\
    );
\tmp4_reg_1731[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(3),
      I1 => buff3_reg(3),
      O => \tmp4_reg_1731[3]_i_2_n_0\
    );
\tmp4_reg_1731[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(2),
      I1 => buff3_reg(2),
      O => \tmp4_reg_1731[3]_i_3_n_0\
    );
\tmp4_reg_1731[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(1),
      I1 => buff3_reg(1),
      O => \tmp4_reg_1731[3]_i_4_n_0\
    );
\tmp4_reg_1731[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(0),
      I1 => buff3_reg(0),
      O => \tmp4_reg_1731[3]_i_5_n_0\
    );
\tmp4_reg_1731[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(7),
      I1 => buff3_reg(7),
      O => \tmp4_reg_1731[7]_i_2_n_0\
    );
\tmp4_reg_1731[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(6),
      I1 => buff3_reg(6),
      O => \tmp4_reg_1731[7]_i_3_n_0\
    );
\tmp4_reg_1731[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(5),
      I1 => buff3_reg(5),
      O => \tmp4_reg_1731[7]_i_4_n_0\
    );
\tmp4_reg_1731[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(4),
      I1 => buff3_reg(4),
      O => \tmp4_reg_1731[7]_i_5_n_0\
    );
\tmp4_reg_1731_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp4_reg_1731_reg[7]_i_1_n_0\,
      CO(3) => \tmp4_reg_1731_reg[11]_i_1_n_0\,
      CO(2) => \tmp4_reg_1731_reg[11]_i_1_n_1\,
      CO(1) => \tmp4_reg_1731_reg[11]_i_1_n_2\,
      CO(0) => \tmp4_reg_1731_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => buff3_reg_0(11 downto 8),
      O(3 downto 0) => tmp4_fu_1332_p2(11 downto 8),
      S(3) => \tmp4_reg_1731[11]_i_2_n_0\,
      S(2) => \tmp4_reg_1731[11]_i_3_n_0\,
      S(1) => \tmp4_reg_1731[11]_i_4_n_0\,
      S(0) => \tmp4_reg_1731[11]_i_5_n_0\
    );
\tmp4_reg_1731_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp4_reg_1731_reg[11]_i_1_n_0\,
      CO(3) => \tmp4_reg_1731_reg[15]_i_1_n_0\,
      CO(2) => \tmp4_reg_1731_reg[15]_i_1_n_1\,
      CO(1) => \tmp4_reg_1731_reg[15]_i_1_n_2\,
      CO(0) => \tmp4_reg_1731_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => buff3_reg_0(15 downto 12),
      O(3 downto 0) => tmp4_fu_1332_p2(15 downto 12),
      S(3) => \tmp4_reg_1731[15]_i_2_n_0\,
      S(2) => \tmp4_reg_1731[15]_i_3_n_0\,
      S(1) => \tmp4_reg_1731[15]_i_4_n_0\,
      S(0) => \tmp4_reg_1731[15]_i_5_n_0\
    );
\tmp4_reg_1731_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp4_reg_1731_reg[15]_i_1_n_0\,
      CO(3) => \tmp4_reg_1731_reg[19]_i_1_n_0\,
      CO(2) => \tmp4_reg_1731_reg[19]_i_1_n_1\,
      CO(1) => \tmp4_reg_1731_reg[19]_i_1_n_2\,
      CO(0) => \tmp4_reg_1731_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => buff3_reg_0(19 downto 16),
      O(3 downto 0) => tmp4_fu_1332_p2(19 downto 16),
      S(3) => \tmp4_reg_1731[19]_i_2_n_0\,
      S(2) => \tmp4_reg_1731[19]_i_3_n_0\,
      S(1) => \tmp4_reg_1731[19]_i_4_n_0\,
      S(0) => \tmp4_reg_1731[19]_i_5_n_0\
    );
\tmp4_reg_1731_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp4_reg_1731_reg[19]_i_1_n_0\,
      CO(3) => \tmp4_reg_1731_reg[23]_i_1_n_0\,
      CO(2) => \tmp4_reg_1731_reg[23]_i_1_n_1\,
      CO(1) => \tmp4_reg_1731_reg[23]_i_1_n_2\,
      CO(0) => \tmp4_reg_1731_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => buff3_reg_0(23 downto 20),
      O(3 downto 0) => tmp4_fu_1332_p2(23 downto 20),
      S(3) => \tmp4_reg_1731[23]_i_2_n_0\,
      S(2) => \tmp4_reg_1731[23]_i_3_n_0\,
      S(1) => \tmp4_reg_1731[23]_i_4_n_0\,
      S(0) => \tmp4_reg_1731[23]_i_5_n_0\
    );
\tmp4_reg_1731_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp4_reg_1731_reg[23]_i_1_n_0\,
      CO(3) => \tmp4_reg_1731_reg[27]_i_1_n_0\,
      CO(2) => \tmp4_reg_1731_reg[27]_i_1_n_1\,
      CO(1) => \tmp4_reg_1731_reg[27]_i_1_n_2\,
      CO(0) => \tmp4_reg_1731_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => buff3_reg_0(27 downto 24),
      O(3 downto 0) => tmp4_fu_1332_p2(27 downto 24),
      S(3) => \tmp4_reg_1731[27]_i_2_n_0\,
      S(2) => \tmp4_reg_1731[27]_i_3_n_0\,
      S(1) => \tmp4_reg_1731[27]_i_4_n_0\,
      S(0) => \tmp4_reg_1731[27]_i_5_n_0\
    );
\tmp4_reg_1731_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp4_reg_1731_reg[27]_i_1_n_0\,
      CO(3) => \NLW_tmp4_reg_1731_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \tmp4_reg_1731_reg[31]_i_1_n_1\,
      CO(1) => \tmp4_reg_1731_reg[31]_i_1_n_2\,
      CO(0) => \tmp4_reg_1731_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => buff3_reg_0(30 downto 28),
      O(3 downto 0) => tmp4_fu_1332_p2(31 downto 28),
      S(3) => \tmp4_reg_1731[31]_i_2_n_0\,
      S(2) => \tmp4_reg_1731[31]_i_3_n_0\,
      S(1) => \tmp4_reg_1731[31]_i_4_n_0\,
      S(0) => \tmp4_reg_1731[31]_i_5_n_0\
    );
\tmp4_reg_1731_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp4_reg_1731_reg[3]_i_1_n_0\,
      CO(2) => \tmp4_reg_1731_reg[3]_i_1_n_1\,
      CO(1) => \tmp4_reg_1731_reg[3]_i_1_n_2\,
      CO(0) => \tmp4_reg_1731_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => buff3_reg_0(3 downto 0),
      O(3 downto 0) => tmp4_fu_1332_p2(3 downto 0),
      S(3) => \tmp4_reg_1731[3]_i_2_n_0\,
      S(2) => \tmp4_reg_1731[3]_i_3_n_0\,
      S(1) => \tmp4_reg_1731[3]_i_4_n_0\,
      S(0) => \tmp4_reg_1731[3]_i_5_n_0\
    );
\tmp4_reg_1731_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp4_reg_1731_reg[3]_i_1_n_0\,
      CO(3) => \tmp4_reg_1731_reg[7]_i_1_n_0\,
      CO(2) => \tmp4_reg_1731_reg[7]_i_1_n_1\,
      CO(1) => \tmp4_reg_1731_reg[7]_i_1_n_2\,
      CO(0) => \tmp4_reg_1731_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => buff3_reg_0(7 downto 4),
      O(3 downto 0) => tmp4_fu_1332_p2(7 downto 4),
      S(3) => \tmp4_reg_1731[7]_i_2_n_0\,
      S(2) => \tmp4_reg_1731[7]_i_3_n_0\,
      S(1) => \tmp4_reg_1731[7]_i_4_n_0\,
      S(0) => \tmp4_reg_1731[7]_i_5_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_bkb_MulnS_0_15 is
  port (
    tmp3_fu_1326_p2 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \int_kernelData_1_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_56_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    buff3_reg : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_bkb_MulnS_0_15 : entity is "cnn_2d_conv_d4x4_bkb_MulnS_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_bkb_MulnS_0_15;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_bkb_MulnS_0_15 is
  signal \a_reg0_reg_n_0_[17]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[18]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[19]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[20]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[21]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[22]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[23]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[24]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[25]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[26]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[27]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[28]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[29]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[30]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[31]\ : STD_LOGIC;
  signal buff0_reg_n_100 : STD_LOGIC;
  signal buff0_reg_n_101 : STD_LOGIC;
  signal buff0_reg_n_102 : STD_LOGIC;
  signal buff0_reg_n_103 : STD_LOGIC;
  signal buff0_reg_n_104 : STD_LOGIC;
  signal buff0_reg_n_105 : STD_LOGIC;
  signal buff0_reg_n_106 : STD_LOGIC;
  signal buff0_reg_n_107 : STD_LOGIC;
  signal buff0_reg_n_108 : STD_LOGIC;
  signal buff0_reg_n_109 : STD_LOGIC;
  signal buff0_reg_n_110 : STD_LOGIC;
  signal buff0_reg_n_111 : STD_LOGIC;
  signal buff0_reg_n_112 : STD_LOGIC;
  signal buff0_reg_n_113 : STD_LOGIC;
  signal buff0_reg_n_114 : STD_LOGIC;
  signal buff0_reg_n_115 : STD_LOGIC;
  signal buff0_reg_n_116 : STD_LOGIC;
  signal buff0_reg_n_117 : STD_LOGIC;
  signal buff0_reg_n_118 : STD_LOGIC;
  signal buff0_reg_n_119 : STD_LOGIC;
  signal buff0_reg_n_120 : STD_LOGIC;
  signal buff0_reg_n_121 : STD_LOGIC;
  signal buff0_reg_n_122 : STD_LOGIC;
  signal buff0_reg_n_123 : STD_LOGIC;
  signal buff0_reg_n_124 : STD_LOGIC;
  signal buff0_reg_n_125 : STD_LOGIC;
  signal buff0_reg_n_126 : STD_LOGIC;
  signal buff0_reg_n_127 : STD_LOGIC;
  signal buff0_reg_n_128 : STD_LOGIC;
  signal buff0_reg_n_129 : STD_LOGIC;
  signal buff0_reg_n_130 : STD_LOGIC;
  signal buff0_reg_n_131 : STD_LOGIC;
  signal buff0_reg_n_132 : STD_LOGIC;
  signal buff0_reg_n_133 : STD_LOGIC;
  signal buff0_reg_n_134 : STD_LOGIC;
  signal buff0_reg_n_135 : STD_LOGIC;
  signal buff0_reg_n_136 : STD_LOGIC;
  signal buff0_reg_n_137 : STD_LOGIC;
  signal buff0_reg_n_138 : STD_LOGIC;
  signal buff0_reg_n_139 : STD_LOGIC;
  signal buff0_reg_n_140 : STD_LOGIC;
  signal buff0_reg_n_141 : STD_LOGIC;
  signal buff0_reg_n_142 : STD_LOGIC;
  signal buff0_reg_n_143 : STD_LOGIC;
  signal buff0_reg_n_144 : STD_LOGIC;
  signal buff0_reg_n_145 : STD_LOGIC;
  signal buff0_reg_n_146 : STD_LOGIC;
  signal buff0_reg_n_147 : STD_LOGIC;
  signal buff0_reg_n_148 : STD_LOGIC;
  signal buff0_reg_n_149 : STD_LOGIC;
  signal buff0_reg_n_150 : STD_LOGIC;
  signal buff0_reg_n_151 : STD_LOGIC;
  signal buff0_reg_n_152 : STD_LOGIC;
  signal buff0_reg_n_153 : STD_LOGIC;
  signal buff0_reg_n_24 : STD_LOGIC;
  signal buff0_reg_n_25 : STD_LOGIC;
  signal buff0_reg_n_26 : STD_LOGIC;
  signal buff0_reg_n_27 : STD_LOGIC;
  signal buff0_reg_n_28 : STD_LOGIC;
  signal buff0_reg_n_29 : STD_LOGIC;
  signal buff0_reg_n_30 : STD_LOGIC;
  signal buff0_reg_n_31 : STD_LOGIC;
  signal buff0_reg_n_32 : STD_LOGIC;
  signal buff0_reg_n_33 : STD_LOGIC;
  signal buff0_reg_n_34 : STD_LOGIC;
  signal buff0_reg_n_35 : STD_LOGIC;
  signal buff0_reg_n_36 : STD_LOGIC;
  signal buff0_reg_n_37 : STD_LOGIC;
  signal buff0_reg_n_38 : STD_LOGIC;
  signal buff0_reg_n_39 : STD_LOGIC;
  signal buff0_reg_n_40 : STD_LOGIC;
  signal buff0_reg_n_41 : STD_LOGIC;
  signal buff0_reg_n_42 : STD_LOGIC;
  signal buff0_reg_n_43 : STD_LOGIC;
  signal buff0_reg_n_44 : STD_LOGIC;
  signal buff0_reg_n_45 : STD_LOGIC;
  signal buff0_reg_n_46 : STD_LOGIC;
  signal buff0_reg_n_47 : STD_LOGIC;
  signal buff0_reg_n_48 : STD_LOGIC;
  signal buff0_reg_n_49 : STD_LOGIC;
  signal buff0_reg_n_50 : STD_LOGIC;
  signal buff0_reg_n_51 : STD_LOGIC;
  signal buff0_reg_n_52 : STD_LOGIC;
  signal buff0_reg_n_53 : STD_LOGIC;
  signal buff0_reg_n_58 : STD_LOGIC;
  signal buff0_reg_n_59 : STD_LOGIC;
  signal buff0_reg_n_60 : STD_LOGIC;
  signal buff0_reg_n_61 : STD_LOGIC;
  signal buff0_reg_n_62 : STD_LOGIC;
  signal buff0_reg_n_63 : STD_LOGIC;
  signal buff0_reg_n_64 : STD_LOGIC;
  signal buff0_reg_n_65 : STD_LOGIC;
  signal buff0_reg_n_66 : STD_LOGIC;
  signal buff0_reg_n_67 : STD_LOGIC;
  signal buff0_reg_n_68 : STD_LOGIC;
  signal buff0_reg_n_69 : STD_LOGIC;
  signal buff0_reg_n_70 : STD_LOGIC;
  signal buff0_reg_n_71 : STD_LOGIC;
  signal buff0_reg_n_72 : STD_LOGIC;
  signal buff0_reg_n_73 : STD_LOGIC;
  signal buff0_reg_n_74 : STD_LOGIC;
  signal buff0_reg_n_75 : STD_LOGIC;
  signal buff0_reg_n_76 : STD_LOGIC;
  signal buff0_reg_n_77 : STD_LOGIC;
  signal buff0_reg_n_78 : STD_LOGIC;
  signal buff0_reg_n_79 : STD_LOGIC;
  signal buff0_reg_n_80 : STD_LOGIC;
  signal buff0_reg_n_81 : STD_LOGIC;
  signal buff0_reg_n_82 : STD_LOGIC;
  signal buff0_reg_n_83 : STD_LOGIC;
  signal buff0_reg_n_84 : STD_LOGIC;
  signal buff0_reg_n_85 : STD_LOGIC;
  signal buff0_reg_n_86 : STD_LOGIC;
  signal buff0_reg_n_87 : STD_LOGIC;
  signal buff0_reg_n_88 : STD_LOGIC;
  signal buff0_reg_n_89 : STD_LOGIC;
  signal buff0_reg_n_90 : STD_LOGIC;
  signal buff0_reg_n_91 : STD_LOGIC;
  signal buff0_reg_n_92 : STD_LOGIC;
  signal buff0_reg_n_93 : STD_LOGIC;
  signal buff0_reg_n_94 : STD_LOGIC;
  signal buff0_reg_n_95 : STD_LOGIC;
  signal buff0_reg_n_96 : STD_LOGIC;
  signal buff0_reg_n_97 : STD_LOGIC;
  signal buff0_reg_n_98 : STD_LOGIC;
  signal buff0_reg_n_99 : STD_LOGIC;
  signal \buff1_reg__0_n_106\ : STD_LOGIC;
  signal \buff1_reg__0_n_107\ : STD_LOGIC;
  signal \buff1_reg__0_n_108\ : STD_LOGIC;
  signal \buff1_reg__0_n_109\ : STD_LOGIC;
  signal \buff1_reg__0_n_110\ : STD_LOGIC;
  signal \buff1_reg__0_n_111\ : STD_LOGIC;
  signal \buff1_reg__0_n_112\ : STD_LOGIC;
  signal \buff1_reg__0_n_113\ : STD_LOGIC;
  signal \buff1_reg__0_n_114\ : STD_LOGIC;
  signal \buff1_reg__0_n_115\ : STD_LOGIC;
  signal \buff1_reg__0_n_116\ : STD_LOGIC;
  signal \buff1_reg__0_n_117\ : STD_LOGIC;
  signal \buff1_reg__0_n_118\ : STD_LOGIC;
  signal \buff1_reg__0_n_119\ : STD_LOGIC;
  signal \buff1_reg__0_n_120\ : STD_LOGIC;
  signal \buff1_reg__0_n_121\ : STD_LOGIC;
  signal \buff1_reg__0_n_122\ : STD_LOGIC;
  signal \buff1_reg__0_n_123\ : STD_LOGIC;
  signal \buff1_reg__0_n_124\ : STD_LOGIC;
  signal \buff1_reg__0_n_125\ : STD_LOGIC;
  signal \buff1_reg__0_n_126\ : STD_LOGIC;
  signal \buff1_reg__0_n_127\ : STD_LOGIC;
  signal \buff1_reg__0_n_128\ : STD_LOGIC;
  signal \buff1_reg__0_n_129\ : STD_LOGIC;
  signal \buff1_reg__0_n_130\ : STD_LOGIC;
  signal \buff1_reg__0_n_131\ : STD_LOGIC;
  signal \buff1_reg__0_n_132\ : STD_LOGIC;
  signal \buff1_reg__0_n_133\ : STD_LOGIC;
  signal \buff1_reg__0_n_134\ : STD_LOGIC;
  signal \buff1_reg__0_n_135\ : STD_LOGIC;
  signal \buff1_reg__0_n_136\ : STD_LOGIC;
  signal \buff1_reg__0_n_137\ : STD_LOGIC;
  signal \buff1_reg__0_n_138\ : STD_LOGIC;
  signal \buff1_reg__0_n_139\ : STD_LOGIC;
  signal \buff1_reg__0_n_140\ : STD_LOGIC;
  signal \buff1_reg__0_n_141\ : STD_LOGIC;
  signal \buff1_reg__0_n_142\ : STD_LOGIC;
  signal \buff1_reg__0_n_143\ : STD_LOGIC;
  signal \buff1_reg__0_n_144\ : STD_LOGIC;
  signal \buff1_reg__0_n_145\ : STD_LOGIC;
  signal \buff1_reg__0_n_146\ : STD_LOGIC;
  signal \buff1_reg__0_n_147\ : STD_LOGIC;
  signal \buff1_reg__0_n_148\ : STD_LOGIC;
  signal \buff1_reg__0_n_149\ : STD_LOGIC;
  signal \buff1_reg__0_n_150\ : STD_LOGIC;
  signal \buff1_reg__0_n_151\ : STD_LOGIC;
  signal \buff1_reg__0_n_152\ : STD_LOGIC;
  signal \buff1_reg__0_n_153\ : STD_LOGIC;
  signal \buff2_reg[0]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[10]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[11]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[12]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[13]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[14]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[15]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[16]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[1]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[2]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[3]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[4]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[5]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[6]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[7]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[8]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[9]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg__0_n_100\ : STD_LOGIC;
  signal \buff2_reg__0_n_101\ : STD_LOGIC;
  signal \buff2_reg__0_n_102\ : STD_LOGIC;
  signal \buff2_reg__0_n_103\ : STD_LOGIC;
  signal \buff2_reg__0_n_104\ : STD_LOGIC;
  signal \buff2_reg__0_n_105\ : STD_LOGIC;
  signal \buff2_reg__0_n_58\ : STD_LOGIC;
  signal \buff2_reg__0_n_59\ : STD_LOGIC;
  signal \buff2_reg__0_n_60\ : STD_LOGIC;
  signal \buff2_reg__0_n_61\ : STD_LOGIC;
  signal \buff2_reg__0_n_62\ : STD_LOGIC;
  signal \buff2_reg__0_n_63\ : STD_LOGIC;
  signal \buff2_reg__0_n_64\ : STD_LOGIC;
  signal \buff2_reg__0_n_65\ : STD_LOGIC;
  signal \buff2_reg__0_n_66\ : STD_LOGIC;
  signal \buff2_reg__0_n_67\ : STD_LOGIC;
  signal \buff2_reg__0_n_68\ : STD_LOGIC;
  signal \buff2_reg__0_n_69\ : STD_LOGIC;
  signal \buff2_reg__0_n_70\ : STD_LOGIC;
  signal \buff2_reg__0_n_71\ : STD_LOGIC;
  signal \buff2_reg__0_n_72\ : STD_LOGIC;
  signal \buff2_reg__0_n_73\ : STD_LOGIC;
  signal \buff2_reg__0_n_74\ : STD_LOGIC;
  signal \buff2_reg__0_n_75\ : STD_LOGIC;
  signal \buff2_reg__0_n_76\ : STD_LOGIC;
  signal \buff2_reg__0_n_77\ : STD_LOGIC;
  signal \buff2_reg__0_n_78\ : STD_LOGIC;
  signal \buff2_reg__0_n_79\ : STD_LOGIC;
  signal \buff2_reg__0_n_80\ : STD_LOGIC;
  signal \buff2_reg__0_n_81\ : STD_LOGIC;
  signal \buff2_reg__0_n_82\ : STD_LOGIC;
  signal \buff2_reg__0_n_83\ : STD_LOGIC;
  signal \buff2_reg__0_n_84\ : STD_LOGIC;
  signal \buff2_reg__0_n_85\ : STD_LOGIC;
  signal \buff2_reg__0_n_86\ : STD_LOGIC;
  signal \buff2_reg__0_n_87\ : STD_LOGIC;
  signal \buff2_reg__0_n_88\ : STD_LOGIC;
  signal \buff2_reg__0_n_89\ : STD_LOGIC;
  signal \buff2_reg__0_n_90\ : STD_LOGIC;
  signal \buff2_reg__0_n_91\ : STD_LOGIC;
  signal \buff2_reg__0_n_92\ : STD_LOGIC;
  signal \buff2_reg__0_n_93\ : STD_LOGIC;
  signal \buff2_reg__0_n_94\ : STD_LOGIC;
  signal \buff2_reg__0_n_95\ : STD_LOGIC;
  signal \buff2_reg__0_n_96\ : STD_LOGIC;
  signal \buff2_reg__0_n_97\ : STD_LOGIC;
  signal \buff2_reg__0_n_98\ : STD_LOGIC;
  signal \buff2_reg__0_n_99\ : STD_LOGIC;
  signal buff3_reg_0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \tmp3_reg_1726[11]_i_2_n_0\ : STD_LOGIC;
  signal \tmp3_reg_1726[11]_i_3_n_0\ : STD_LOGIC;
  signal \tmp3_reg_1726[11]_i_4_n_0\ : STD_LOGIC;
  signal \tmp3_reg_1726[11]_i_5_n_0\ : STD_LOGIC;
  signal \tmp3_reg_1726[15]_i_2_n_0\ : STD_LOGIC;
  signal \tmp3_reg_1726[15]_i_3_n_0\ : STD_LOGIC;
  signal \tmp3_reg_1726[15]_i_4_n_0\ : STD_LOGIC;
  signal \tmp3_reg_1726[15]_i_5_n_0\ : STD_LOGIC;
  signal \tmp3_reg_1726[19]_i_2_n_0\ : STD_LOGIC;
  signal \tmp3_reg_1726[19]_i_3_n_0\ : STD_LOGIC;
  signal \tmp3_reg_1726[19]_i_4_n_0\ : STD_LOGIC;
  signal \tmp3_reg_1726[19]_i_5_n_0\ : STD_LOGIC;
  signal \tmp3_reg_1726[23]_i_2_n_0\ : STD_LOGIC;
  signal \tmp3_reg_1726[23]_i_3_n_0\ : STD_LOGIC;
  signal \tmp3_reg_1726[23]_i_4_n_0\ : STD_LOGIC;
  signal \tmp3_reg_1726[23]_i_5_n_0\ : STD_LOGIC;
  signal \tmp3_reg_1726[27]_i_2_n_0\ : STD_LOGIC;
  signal \tmp3_reg_1726[27]_i_3_n_0\ : STD_LOGIC;
  signal \tmp3_reg_1726[27]_i_4_n_0\ : STD_LOGIC;
  signal \tmp3_reg_1726[27]_i_5_n_0\ : STD_LOGIC;
  signal \tmp3_reg_1726[31]_i_3_n_0\ : STD_LOGIC;
  signal \tmp3_reg_1726[31]_i_4_n_0\ : STD_LOGIC;
  signal \tmp3_reg_1726[31]_i_5_n_0\ : STD_LOGIC;
  signal \tmp3_reg_1726[31]_i_6_n_0\ : STD_LOGIC;
  signal \tmp3_reg_1726[3]_i_2_n_0\ : STD_LOGIC;
  signal \tmp3_reg_1726[3]_i_3_n_0\ : STD_LOGIC;
  signal \tmp3_reg_1726[3]_i_4_n_0\ : STD_LOGIC;
  signal \tmp3_reg_1726[3]_i_5_n_0\ : STD_LOGIC;
  signal \tmp3_reg_1726[7]_i_2_n_0\ : STD_LOGIC;
  signal \tmp3_reg_1726[7]_i_3_n_0\ : STD_LOGIC;
  signal \tmp3_reg_1726[7]_i_4_n_0\ : STD_LOGIC;
  signal \tmp3_reg_1726[7]_i_5_n_0\ : STD_LOGIC;
  signal \tmp3_reg_1726_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \tmp3_reg_1726_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \tmp3_reg_1726_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \tmp3_reg_1726_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \tmp3_reg_1726_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \tmp3_reg_1726_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \tmp3_reg_1726_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \tmp3_reg_1726_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \tmp3_reg_1726_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \tmp3_reg_1726_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \tmp3_reg_1726_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \tmp3_reg_1726_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \tmp3_reg_1726_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \tmp3_reg_1726_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \tmp3_reg_1726_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \tmp3_reg_1726_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \tmp3_reg_1726_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \tmp3_reg_1726_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \tmp3_reg_1726_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \tmp3_reg_1726_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \tmp3_reg_1726_reg[31]_i_2_n_1\ : STD_LOGIC;
  signal \tmp3_reg_1726_reg[31]_i_2_n_2\ : STD_LOGIC;
  signal \tmp3_reg_1726_reg[31]_i_2_n_3\ : STD_LOGIC;
  signal \tmp3_reg_1726_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \tmp3_reg_1726_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \tmp3_reg_1726_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \tmp3_reg_1726_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \tmp3_reg_1726_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \tmp3_reg_1726_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \tmp3_reg_1726_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \tmp3_reg_1726_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff0_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff1_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff1_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff1_reg__0_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff2_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff2_reg__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_tmp3_reg_1726_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \buff2_reg[0]_srl2\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U1/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff2_reg ";
  attribute srl_name : string;
  attribute srl_name of \buff2_reg[0]_srl2\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U1/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff2_reg[0]_srl2 ";
  attribute srl_bus_name of \buff2_reg[10]_srl2\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U1/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[10]_srl2\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U1/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff2_reg[10]_srl2 ";
  attribute srl_bus_name of \buff2_reg[11]_srl2\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U1/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[11]_srl2\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U1/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff2_reg[11]_srl2 ";
  attribute srl_bus_name of \buff2_reg[12]_srl2\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U1/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[12]_srl2\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U1/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff2_reg[12]_srl2 ";
  attribute srl_bus_name of \buff2_reg[13]_srl2\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U1/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[13]_srl2\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U1/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff2_reg[13]_srl2 ";
  attribute srl_bus_name of \buff2_reg[14]_srl2\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U1/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[14]_srl2\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U1/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff2_reg[14]_srl2 ";
  attribute srl_bus_name of \buff2_reg[15]_srl2\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U1/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[15]_srl2\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U1/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff2_reg[15]_srl2 ";
  attribute srl_bus_name of \buff2_reg[16]_srl2\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U1/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[16]_srl2\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U1/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff2_reg[16]_srl2 ";
  attribute srl_bus_name of \buff2_reg[1]_srl2\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U1/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[1]_srl2\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U1/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff2_reg[1]_srl2 ";
  attribute srl_bus_name of \buff2_reg[2]_srl2\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U1/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[2]_srl2\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U1/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff2_reg[2]_srl2 ";
  attribute srl_bus_name of \buff2_reg[3]_srl2\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U1/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[3]_srl2\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U1/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff2_reg[3]_srl2 ";
  attribute srl_bus_name of \buff2_reg[4]_srl2\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U1/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[4]_srl2\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U1/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff2_reg[4]_srl2 ";
  attribute srl_bus_name of \buff2_reg[5]_srl2\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U1/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[5]_srl2\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U1/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff2_reg[5]_srl2 ";
  attribute srl_bus_name of \buff2_reg[6]_srl2\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U1/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[6]_srl2\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U1/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff2_reg[6]_srl2 ";
  attribute srl_bus_name of \buff2_reg[7]_srl2\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U1/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[7]_srl2\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U1/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff2_reg[7]_srl2 ";
  attribute srl_bus_name of \buff2_reg[8]_srl2\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U1/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[8]_srl2\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U1/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff2_reg[8]_srl2 ";
  attribute srl_bus_name of \buff2_reg[9]_srl2\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U1/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[9]_srl2\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U1/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff2_reg[9]_srl2 ";
begin
\a_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \int_kernelData_1_reg[31]\(17),
      Q => \a_reg0_reg_n_0_[17]\,
      R => '0'
    );
\a_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \int_kernelData_1_reg[31]\(18),
      Q => \a_reg0_reg_n_0_[18]\,
      R => '0'
    );
\a_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \int_kernelData_1_reg[31]\(19),
      Q => \a_reg0_reg_n_0_[19]\,
      R => '0'
    );
\a_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \int_kernelData_1_reg[31]\(20),
      Q => \a_reg0_reg_n_0_[20]\,
      R => '0'
    );
\a_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \int_kernelData_1_reg[31]\(21),
      Q => \a_reg0_reg_n_0_[21]\,
      R => '0'
    );
\a_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \int_kernelData_1_reg[31]\(22),
      Q => \a_reg0_reg_n_0_[22]\,
      R => '0'
    );
\a_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \int_kernelData_1_reg[31]\(23),
      Q => \a_reg0_reg_n_0_[23]\,
      R => '0'
    );
\a_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \int_kernelData_1_reg[31]\(24),
      Q => \a_reg0_reg_n_0_[24]\,
      R => '0'
    );
\a_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \int_kernelData_1_reg[31]\(25),
      Q => \a_reg0_reg_n_0_[25]\,
      R => '0'
    );
\a_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \int_kernelData_1_reg[31]\(26),
      Q => \a_reg0_reg_n_0_[26]\,
      R => '0'
    );
\a_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \int_kernelData_1_reg[31]\(27),
      Q => \a_reg0_reg_n_0_[27]\,
      R => '0'
    );
\a_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \int_kernelData_1_reg[31]\(28),
      Q => \a_reg0_reg_n_0_[28]\,
      R => '0'
    );
\a_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \int_kernelData_1_reg[31]\(29),
      Q => \a_reg0_reg_n_0_[29]\,
      R => '0'
    );
\a_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \int_kernelData_1_reg[31]\(30),
      Q => \a_reg0_reg_n_0_[30]\,
      R => '0'
    );
\a_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \int_kernelData_1_reg[31]\(31),
      Q => \a_reg0_reg_n_0_[31]\,
      R => '0'
    );
buff0_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \int_kernelData_1_reg[31]\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29) => buff0_reg_n_24,
      ACOUT(28) => buff0_reg_n_25,
      ACOUT(27) => buff0_reg_n_26,
      ACOUT(26) => buff0_reg_n_27,
      ACOUT(25) => buff0_reg_n_28,
      ACOUT(24) => buff0_reg_n_29,
      ACOUT(23) => buff0_reg_n_30,
      ACOUT(22) => buff0_reg_n_31,
      ACOUT(21) => buff0_reg_n_32,
      ACOUT(20) => buff0_reg_n_33,
      ACOUT(19) => buff0_reg_n_34,
      ACOUT(18) => buff0_reg_n_35,
      ACOUT(17) => buff0_reg_n_36,
      ACOUT(16) => buff0_reg_n_37,
      ACOUT(15) => buff0_reg_n_38,
      ACOUT(14) => buff0_reg_n_39,
      ACOUT(13) => buff0_reg_n_40,
      ACOUT(12) => buff0_reg_n_41,
      ACOUT(11) => buff0_reg_n_42,
      ACOUT(10) => buff0_reg_n_43,
      ACOUT(9) => buff0_reg_n_44,
      ACOUT(8) => buff0_reg_n_45,
      ACOUT(7) => buff0_reg_n_46,
      ACOUT(6) => buff0_reg_n_47,
      ACOUT(5) => buff0_reg_n_48,
      ACOUT(4) => buff0_reg_n_49,
      ACOUT(3) => buff0_reg_n_50,
      ACOUT(2) => buff0_reg_n_51,
      ACOUT(1) => buff0_reg_n_52,
      ACOUT(0) => buff0_reg_n_53,
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => Q(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff0_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff0_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => p_56_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_56_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_56_in,
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_buff0_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff0_reg_n_58,
      P(46) => buff0_reg_n_59,
      P(45) => buff0_reg_n_60,
      P(44) => buff0_reg_n_61,
      P(43) => buff0_reg_n_62,
      P(42) => buff0_reg_n_63,
      P(41) => buff0_reg_n_64,
      P(40) => buff0_reg_n_65,
      P(39) => buff0_reg_n_66,
      P(38) => buff0_reg_n_67,
      P(37) => buff0_reg_n_68,
      P(36) => buff0_reg_n_69,
      P(35) => buff0_reg_n_70,
      P(34) => buff0_reg_n_71,
      P(33) => buff0_reg_n_72,
      P(32) => buff0_reg_n_73,
      P(31) => buff0_reg_n_74,
      P(30) => buff0_reg_n_75,
      P(29) => buff0_reg_n_76,
      P(28) => buff0_reg_n_77,
      P(27) => buff0_reg_n_78,
      P(26) => buff0_reg_n_79,
      P(25) => buff0_reg_n_80,
      P(24) => buff0_reg_n_81,
      P(23) => buff0_reg_n_82,
      P(22) => buff0_reg_n_83,
      P(21) => buff0_reg_n_84,
      P(20) => buff0_reg_n_85,
      P(19) => buff0_reg_n_86,
      P(18) => buff0_reg_n_87,
      P(17) => buff0_reg_n_88,
      P(16) => buff0_reg_n_89,
      P(15) => buff0_reg_n_90,
      P(14) => buff0_reg_n_91,
      P(13) => buff0_reg_n_92,
      P(12) => buff0_reg_n_93,
      P(11) => buff0_reg_n_94,
      P(10) => buff0_reg_n_95,
      P(9) => buff0_reg_n_96,
      P(8) => buff0_reg_n_97,
      P(7) => buff0_reg_n_98,
      P(6) => buff0_reg_n_99,
      P(5) => buff0_reg_n_100,
      P(4) => buff0_reg_n_101,
      P(3) => buff0_reg_n_102,
      P(2) => buff0_reg_n_103,
      P(1) => buff0_reg_n_104,
      P(0) => buff0_reg_n_105,
      PATTERNBDETECT => NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff0_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => buff0_reg_n_106,
      PCOUT(46) => buff0_reg_n_107,
      PCOUT(45) => buff0_reg_n_108,
      PCOUT(44) => buff0_reg_n_109,
      PCOUT(43) => buff0_reg_n_110,
      PCOUT(42) => buff0_reg_n_111,
      PCOUT(41) => buff0_reg_n_112,
      PCOUT(40) => buff0_reg_n_113,
      PCOUT(39) => buff0_reg_n_114,
      PCOUT(38) => buff0_reg_n_115,
      PCOUT(37) => buff0_reg_n_116,
      PCOUT(36) => buff0_reg_n_117,
      PCOUT(35) => buff0_reg_n_118,
      PCOUT(34) => buff0_reg_n_119,
      PCOUT(33) => buff0_reg_n_120,
      PCOUT(32) => buff0_reg_n_121,
      PCOUT(31) => buff0_reg_n_122,
      PCOUT(30) => buff0_reg_n_123,
      PCOUT(29) => buff0_reg_n_124,
      PCOUT(28) => buff0_reg_n_125,
      PCOUT(27) => buff0_reg_n_126,
      PCOUT(26) => buff0_reg_n_127,
      PCOUT(25) => buff0_reg_n_128,
      PCOUT(24) => buff0_reg_n_129,
      PCOUT(23) => buff0_reg_n_130,
      PCOUT(22) => buff0_reg_n_131,
      PCOUT(21) => buff0_reg_n_132,
      PCOUT(20) => buff0_reg_n_133,
      PCOUT(19) => buff0_reg_n_134,
      PCOUT(18) => buff0_reg_n_135,
      PCOUT(17) => buff0_reg_n_136,
      PCOUT(16) => buff0_reg_n_137,
      PCOUT(15) => buff0_reg_n_138,
      PCOUT(14) => buff0_reg_n_139,
      PCOUT(13) => buff0_reg_n_140,
      PCOUT(12) => buff0_reg_n_141,
      PCOUT(11) => buff0_reg_n_142,
      PCOUT(10) => buff0_reg_n_143,
      PCOUT(9) => buff0_reg_n_144,
      PCOUT(8) => buff0_reg_n_145,
      PCOUT(7) => buff0_reg_n_146,
      PCOUT(6) => buff0_reg_n_147,
      PCOUT(5) => buff0_reg_n_148,
      PCOUT(4) => buff0_reg_n_149,
      PCOUT(3) => buff0_reg_n_150,
      PCOUT(2) => buff0_reg_n_151,
      PCOUT(1) => buff0_reg_n_152,
      PCOUT(0) => buff0_reg_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff0_reg_UNDERFLOW_UNCONNECTED
    );
\buff1_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "CASCADE",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29) => buff0_reg_n_24,
      ACIN(28) => buff0_reg_n_25,
      ACIN(27) => buff0_reg_n_26,
      ACIN(26) => buff0_reg_n_27,
      ACIN(25) => buff0_reg_n_28,
      ACIN(24) => buff0_reg_n_29,
      ACIN(23) => buff0_reg_n_30,
      ACIN(22) => buff0_reg_n_31,
      ACIN(21) => buff0_reg_n_32,
      ACIN(20) => buff0_reg_n_33,
      ACIN(19) => buff0_reg_n_34,
      ACIN(18) => buff0_reg_n_35,
      ACIN(17) => buff0_reg_n_36,
      ACIN(16) => buff0_reg_n_37,
      ACIN(15) => buff0_reg_n_38,
      ACIN(14) => buff0_reg_n_39,
      ACIN(13) => buff0_reg_n_40,
      ACIN(12) => buff0_reg_n_41,
      ACIN(11) => buff0_reg_n_42,
      ACIN(10) => buff0_reg_n_43,
      ACIN(9) => buff0_reg_n_44,
      ACIN(8) => buff0_reg_n_45,
      ACIN(7) => buff0_reg_n_46,
      ACIN(6) => buff0_reg_n_47,
      ACIN(5) => buff0_reg_n_48,
      ACIN(4) => buff0_reg_n_49,
      ACIN(3) => buff0_reg_n_50,
      ACIN(2) => buff0_reg_n_51,
      ACIN(1) => buff0_reg_n_52,
      ACIN(0) => buff0_reg_n_53,
      ACOUT(29 downto 0) => \NLW_buff1_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(31),
      B(16) => Q(31),
      B(15) => Q(31),
      B(14 downto 0) => Q(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff1_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff1_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_56_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_56_in,
      CEP => p_56_in,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_buff1_reg__0_OVERFLOW_UNCONNECTED\,
      P(47 downto 0) => \NLW_buff1_reg__0_P_UNCONNECTED\(47 downto 0),
      PATTERNBDETECT => \NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => buff0_reg_n_106,
      PCIN(46) => buff0_reg_n_107,
      PCIN(45) => buff0_reg_n_108,
      PCIN(44) => buff0_reg_n_109,
      PCIN(43) => buff0_reg_n_110,
      PCIN(42) => buff0_reg_n_111,
      PCIN(41) => buff0_reg_n_112,
      PCIN(40) => buff0_reg_n_113,
      PCIN(39) => buff0_reg_n_114,
      PCIN(38) => buff0_reg_n_115,
      PCIN(37) => buff0_reg_n_116,
      PCIN(36) => buff0_reg_n_117,
      PCIN(35) => buff0_reg_n_118,
      PCIN(34) => buff0_reg_n_119,
      PCIN(33) => buff0_reg_n_120,
      PCIN(32) => buff0_reg_n_121,
      PCIN(31) => buff0_reg_n_122,
      PCIN(30) => buff0_reg_n_123,
      PCIN(29) => buff0_reg_n_124,
      PCIN(28) => buff0_reg_n_125,
      PCIN(27) => buff0_reg_n_126,
      PCIN(26) => buff0_reg_n_127,
      PCIN(25) => buff0_reg_n_128,
      PCIN(24) => buff0_reg_n_129,
      PCIN(23) => buff0_reg_n_130,
      PCIN(22) => buff0_reg_n_131,
      PCIN(21) => buff0_reg_n_132,
      PCIN(20) => buff0_reg_n_133,
      PCIN(19) => buff0_reg_n_134,
      PCIN(18) => buff0_reg_n_135,
      PCIN(17) => buff0_reg_n_136,
      PCIN(16) => buff0_reg_n_137,
      PCIN(15) => buff0_reg_n_138,
      PCIN(14) => buff0_reg_n_139,
      PCIN(13) => buff0_reg_n_140,
      PCIN(12) => buff0_reg_n_141,
      PCIN(11) => buff0_reg_n_142,
      PCIN(10) => buff0_reg_n_143,
      PCIN(9) => buff0_reg_n_144,
      PCIN(8) => buff0_reg_n_145,
      PCIN(7) => buff0_reg_n_146,
      PCIN(6) => buff0_reg_n_147,
      PCIN(5) => buff0_reg_n_148,
      PCIN(4) => buff0_reg_n_149,
      PCIN(3) => buff0_reg_n_150,
      PCIN(2) => buff0_reg_n_151,
      PCIN(1) => buff0_reg_n_152,
      PCIN(0) => buff0_reg_n_153,
      PCOUT(47) => \buff1_reg__0_n_106\,
      PCOUT(46) => \buff1_reg__0_n_107\,
      PCOUT(45) => \buff1_reg__0_n_108\,
      PCOUT(44) => \buff1_reg__0_n_109\,
      PCOUT(43) => \buff1_reg__0_n_110\,
      PCOUT(42) => \buff1_reg__0_n_111\,
      PCOUT(41) => \buff1_reg__0_n_112\,
      PCOUT(40) => \buff1_reg__0_n_113\,
      PCOUT(39) => \buff1_reg__0_n_114\,
      PCOUT(38) => \buff1_reg__0_n_115\,
      PCOUT(37) => \buff1_reg__0_n_116\,
      PCOUT(36) => \buff1_reg__0_n_117\,
      PCOUT(35) => \buff1_reg__0_n_118\,
      PCOUT(34) => \buff1_reg__0_n_119\,
      PCOUT(33) => \buff1_reg__0_n_120\,
      PCOUT(32) => \buff1_reg__0_n_121\,
      PCOUT(31) => \buff1_reg__0_n_122\,
      PCOUT(30) => \buff1_reg__0_n_123\,
      PCOUT(29) => \buff1_reg__0_n_124\,
      PCOUT(28) => \buff1_reg__0_n_125\,
      PCOUT(27) => \buff1_reg__0_n_126\,
      PCOUT(26) => \buff1_reg__0_n_127\,
      PCOUT(25) => \buff1_reg__0_n_128\,
      PCOUT(24) => \buff1_reg__0_n_129\,
      PCOUT(23) => \buff1_reg__0_n_130\,
      PCOUT(22) => \buff1_reg__0_n_131\,
      PCOUT(21) => \buff1_reg__0_n_132\,
      PCOUT(20) => \buff1_reg__0_n_133\,
      PCOUT(19) => \buff1_reg__0_n_134\,
      PCOUT(18) => \buff1_reg__0_n_135\,
      PCOUT(17) => \buff1_reg__0_n_136\,
      PCOUT(16) => \buff1_reg__0_n_137\,
      PCOUT(15) => \buff1_reg__0_n_138\,
      PCOUT(14) => \buff1_reg__0_n_139\,
      PCOUT(13) => \buff1_reg__0_n_140\,
      PCOUT(12) => \buff1_reg__0_n_141\,
      PCOUT(11) => \buff1_reg__0_n_142\,
      PCOUT(10) => \buff1_reg__0_n_143\,
      PCOUT(9) => \buff1_reg__0_n_144\,
      PCOUT(8) => \buff1_reg__0_n_145\,
      PCOUT(7) => \buff1_reg__0_n_146\,
      PCOUT(6) => \buff1_reg__0_n_147\,
      PCOUT(5) => \buff1_reg__0_n_148\,
      PCOUT(4) => \buff1_reg__0_n_149\,
      PCOUT(3) => \buff1_reg__0_n_150\,
      PCOUT(2) => \buff1_reg__0_n_151\,
      PCOUT(1) => \buff1_reg__0_n_152\,
      PCOUT(0) => \buff1_reg__0_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff2_reg[0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_56_in,
      CLK => ap_clk,
      D => buff0_reg_n_105,
      Q => \buff2_reg[0]_srl2_n_0\
    );
\buff2_reg[10]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_56_in,
      CLK => ap_clk,
      D => buff0_reg_n_95,
      Q => \buff2_reg[10]_srl2_n_0\
    );
\buff2_reg[11]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_56_in,
      CLK => ap_clk,
      D => buff0_reg_n_94,
      Q => \buff2_reg[11]_srl2_n_0\
    );
\buff2_reg[12]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_56_in,
      CLK => ap_clk,
      D => buff0_reg_n_93,
      Q => \buff2_reg[12]_srl2_n_0\
    );
\buff2_reg[13]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_56_in,
      CLK => ap_clk,
      D => buff0_reg_n_92,
      Q => \buff2_reg[13]_srl2_n_0\
    );
\buff2_reg[14]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_56_in,
      CLK => ap_clk,
      D => buff0_reg_n_91,
      Q => \buff2_reg[14]_srl2_n_0\
    );
\buff2_reg[15]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_56_in,
      CLK => ap_clk,
      D => buff0_reg_n_90,
      Q => \buff2_reg[15]_srl2_n_0\
    );
\buff2_reg[16]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_56_in,
      CLK => ap_clk,
      D => buff0_reg_n_89,
      Q => \buff2_reg[16]_srl2_n_0\
    );
\buff2_reg[1]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_56_in,
      CLK => ap_clk,
      D => buff0_reg_n_104,
      Q => \buff2_reg[1]_srl2_n_0\
    );
\buff2_reg[2]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_56_in,
      CLK => ap_clk,
      D => buff0_reg_n_103,
      Q => \buff2_reg[2]_srl2_n_0\
    );
\buff2_reg[3]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_56_in,
      CLK => ap_clk,
      D => buff0_reg_n_102,
      Q => \buff2_reg[3]_srl2_n_0\
    );
\buff2_reg[4]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_56_in,
      CLK => ap_clk,
      D => buff0_reg_n_101,
      Q => \buff2_reg[4]_srl2_n_0\
    );
\buff2_reg[5]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_56_in,
      CLK => ap_clk,
      D => buff0_reg_n_100,
      Q => \buff2_reg[5]_srl2_n_0\
    );
\buff2_reg[6]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_56_in,
      CLK => ap_clk,
      D => buff0_reg_n_99,
      Q => \buff2_reg[6]_srl2_n_0\
    );
\buff2_reg[7]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_56_in,
      CLK => ap_clk,
      D => buff0_reg_n_98,
      Q => \buff2_reg[7]_srl2_n_0\
    );
\buff2_reg[8]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_56_in,
      CLK => ap_clk,
      D => buff0_reg_n_97,
      Q => \buff2_reg[8]_srl2_n_0\
    );
\buff2_reg[9]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_56_in,
      CLK => ap_clk,
      D => buff0_reg_n_96,
      Q => \buff2_reg[9]_srl2_n_0\
    );
\buff2_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => Q(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff2_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \a_reg0_reg_n_0_[31]\,
      B(16) => \a_reg0_reg_n_0_[31]\,
      B(15) => \a_reg0_reg_n_0_[31]\,
      B(14) => \a_reg0_reg_n_0_[31]\,
      B(13) => \a_reg0_reg_n_0_[30]\,
      B(12) => \a_reg0_reg_n_0_[29]\,
      B(11) => \a_reg0_reg_n_0_[28]\,
      B(10) => \a_reg0_reg_n_0_[27]\,
      B(9) => \a_reg0_reg_n_0_[26]\,
      B(8) => \a_reg0_reg_n_0_[25]\,
      B(7) => \a_reg0_reg_n_0_[24]\,
      B(6) => \a_reg0_reg_n_0_[23]\,
      B(5) => \a_reg0_reg_n_0_[22]\,
      B(4) => \a_reg0_reg_n_0_[21]\,
      B(3) => \a_reg0_reg_n_0_[20]\,
      B(2) => \a_reg0_reg_n_0_[19]\,
      B(1) => \a_reg0_reg_n_0_[18]\,
      B(0) => \a_reg0_reg_n_0_[17]\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff2_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => p_56_in,
      CEA2 => p_56_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_56_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_56_in,
      CEP => p_56_in,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\,
      P(47) => \buff2_reg__0_n_58\,
      P(46) => \buff2_reg__0_n_59\,
      P(45) => \buff2_reg__0_n_60\,
      P(44) => \buff2_reg__0_n_61\,
      P(43) => \buff2_reg__0_n_62\,
      P(42) => \buff2_reg__0_n_63\,
      P(41) => \buff2_reg__0_n_64\,
      P(40) => \buff2_reg__0_n_65\,
      P(39) => \buff2_reg__0_n_66\,
      P(38) => \buff2_reg__0_n_67\,
      P(37) => \buff2_reg__0_n_68\,
      P(36) => \buff2_reg__0_n_69\,
      P(35) => \buff2_reg__0_n_70\,
      P(34) => \buff2_reg__0_n_71\,
      P(33) => \buff2_reg__0_n_72\,
      P(32) => \buff2_reg__0_n_73\,
      P(31) => \buff2_reg__0_n_74\,
      P(30) => \buff2_reg__0_n_75\,
      P(29) => \buff2_reg__0_n_76\,
      P(28) => \buff2_reg__0_n_77\,
      P(27) => \buff2_reg__0_n_78\,
      P(26) => \buff2_reg__0_n_79\,
      P(25) => \buff2_reg__0_n_80\,
      P(24) => \buff2_reg__0_n_81\,
      P(23) => \buff2_reg__0_n_82\,
      P(22) => \buff2_reg__0_n_83\,
      P(21) => \buff2_reg__0_n_84\,
      P(20) => \buff2_reg__0_n_85\,
      P(19) => \buff2_reg__0_n_86\,
      P(18) => \buff2_reg__0_n_87\,
      P(17) => \buff2_reg__0_n_88\,
      P(16) => \buff2_reg__0_n_89\,
      P(15) => \buff2_reg__0_n_90\,
      P(14) => \buff2_reg__0_n_91\,
      P(13) => \buff2_reg__0_n_92\,
      P(12) => \buff2_reg__0_n_93\,
      P(11) => \buff2_reg__0_n_94\,
      P(10) => \buff2_reg__0_n_95\,
      P(9) => \buff2_reg__0_n_96\,
      P(8) => \buff2_reg__0_n_97\,
      P(7) => \buff2_reg__0_n_98\,
      P(6) => \buff2_reg__0_n_99\,
      P(5) => \buff2_reg__0_n_100\,
      P(4) => \buff2_reg__0_n_101\,
      P(3) => \buff2_reg__0_n_102\,
      P(2) => \buff2_reg__0_n_103\,
      P(1) => \buff2_reg__0_n_104\,
      P(0) => \buff2_reg__0_n_105\,
      PATTERNBDETECT => \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \buff1_reg__0_n_106\,
      PCIN(46) => \buff1_reg__0_n_107\,
      PCIN(45) => \buff1_reg__0_n_108\,
      PCIN(44) => \buff1_reg__0_n_109\,
      PCIN(43) => \buff1_reg__0_n_110\,
      PCIN(42) => \buff1_reg__0_n_111\,
      PCIN(41) => \buff1_reg__0_n_112\,
      PCIN(40) => \buff1_reg__0_n_113\,
      PCIN(39) => \buff1_reg__0_n_114\,
      PCIN(38) => \buff1_reg__0_n_115\,
      PCIN(37) => \buff1_reg__0_n_116\,
      PCIN(36) => \buff1_reg__0_n_117\,
      PCIN(35) => \buff1_reg__0_n_118\,
      PCIN(34) => \buff1_reg__0_n_119\,
      PCIN(33) => \buff1_reg__0_n_120\,
      PCIN(32) => \buff1_reg__0_n_121\,
      PCIN(31) => \buff1_reg__0_n_122\,
      PCIN(30) => \buff1_reg__0_n_123\,
      PCIN(29) => \buff1_reg__0_n_124\,
      PCIN(28) => \buff1_reg__0_n_125\,
      PCIN(27) => \buff1_reg__0_n_126\,
      PCIN(26) => \buff1_reg__0_n_127\,
      PCIN(25) => \buff1_reg__0_n_128\,
      PCIN(24) => \buff1_reg__0_n_129\,
      PCIN(23) => \buff1_reg__0_n_130\,
      PCIN(22) => \buff1_reg__0_n_131\,
      PCIN(21) => \buff1_reg__0_n_132\,
      PCIN(20) => \buff1_reg__0_n_133\,
      PCIN(19) => \buff1_reg__0_n_134\,
      PCIN(18) => \buff1_reg__0_n_135\,
      PCIN(17) => \buff1_reg__0_n_136\,
      PCIN(16) => \buff1_reg__0_n_137\,
      PCIN(15) => \buff1_reg__0_n_138\,
      PCIN(14) => \buff1_reg__0_n_139\,
      PCIN(13) => \buff1_reg__0_n_140\,
      PCIN(12) => \buff1_reg__0_n_141\,
      PCIN(11) => \buff1_reg__0_n_142\,
      PCIN(10) => \buff1_reg__0_n_143\,
      PCIN(9) => \buff1_reg__0_n_144\,
      PCIN(8) => \buff1_reg__0_n_145\,
      PCIN(7) => \buff1_reg__0_n_146\,
      PCIN(6) => \buff1_reg__0_n_147\,
      PCIN(5) => \buff1_reg__0_n_148\,
      PCIN(4) => \buff1_reg__0_n_149\,
      PCIN(3) => \buff1_reg__0_n_150\,
      PCIN(2) => \buff1_reg__0_n_151\,
      PCIN(1) => \buff1_reg__0_n_152\,
      PCIN(0) => \buff1_reg__0_n_153\,
      PCOUT(47 downto 0) => \NLW_buff2_reg__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg[0]_srl2_n_0\,
      Q => buff3_reg_0(0),
      R => '0'
    );
\buff3_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg__0_n_105\,
      Q => buff3_reg_0(17),
      R => '0'
    );
\buff3_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg[10]_srl2_n_0\,
      Q => buff3_reg_0(10),
      R => '0'
    );
\buff3_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg__0_n_95\,
      Q => buff3_reg_0(27),
      R => '0'
    );
\buff3_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg[11]_srl2_n_0\,
      Q => buff3_reg_0(11),
      R => '0'
    );
\buff3_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg__0_n_94\,
      Q => buff3_reg_0(28),
      R => '0'
    );
\buff3_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg[12]_srl2_n_0\,
      Q => buff3_reg_0(12),
      R => '0'
    );
\buff3_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg__0_n_93\,
      Q => buff3_reg_0(29),
      R => '0'
    );
\buff3_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg[13]_srl2_n_0\,
      Q => buff3_reg_0(13),
      R => '0'
    );
\buff3_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg__0_n_92\,
      Q => buff3_reg_0(30),
      R => '0'
    );
\buff3_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg[14]_srl2_n_0\,
      Q => buff3_reg_0(14),
      R => '0'
    );
\buff3_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg__0_n_91\,
      Q => buff3_reg_0(31),
      R => '0'
    );
\buff3_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg[15]_srl2_n_0\,
      Q => buff3_reg_0(15),
      R => '0'
    );
\buff3_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg[16]_srl2_n_0\,
      Q => buff3_reg_0(16),
      R => '0'
    );
\buff3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg[1]_srl2_n_0\,
      Q => buff3_reg_0(1),
      R => '0'
    );
\buff3_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg__0_n_104\,
      Q => buff3_reg_0(18),
      R => '0'
    );
\buff3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg[2]_srl2_n_0\,
      Q => buff3_reg_0(2),
      R => '0'
    );
\buff3_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg__0_n_103\,
      Q => buff3_reg_0(19),
      R => '0'
    );
\buff3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg[3]_srl2_n_0\,
      Q => buff3_reg_0(3),
      R => '0'
    );
\buff3_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg__0_n_102\,
      Q => buff3_reg_0(20),
      R => '0'
    );
\buff3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg[4]_srl2_n_0\,
      Q => buff3_reg_0(4),
      R => '0'
    );
\buff3_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg__0_n_101\,
      Q => buff3_reg_0(21),
      R => '0'
    );
\buff3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg[5]_srl2_n_0\,
      Q => buff3_reg_0(5),
      R => '0'
    );
\buff3_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg__0_n_100\,
      Q => buff3_reg_0(22),
      R => '0'
    );
\buff3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg[6]_srl2_n_0\,
      Q => buff3_reg_0(6),
      R => '0'
    );
\buff3_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg__0_n_99\,
      Q => buff3_reg_0(23),
      R => '0'
    );
\buff3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg[7]_srl2_n_0\,
      Q => buff3_reg_0(7),
      R => '0'
    );
\buff3_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg__0_n_98\,
      Q => buff3_reg_0(24),
      R => '0'
    );
\buff3_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg[8]_srl2_n_0\,
      Q => buff3_reg_0(8),
      R => '0'
    );
\buff3_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg__0_n_97\,
      Q => buff3_reg_0(25),
      R => '0'
    );
\buff3_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg[9]_srl2_n_0\,
      Q => buff3_reg_0(9),
      R => '0'
    );
\buff3_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg__0_n_96\,
      Q => buff3_reg_0(26),
      R => '0'
    );
\tmp3_reg_1726[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(11),
      I1 => buff3_reg(11),
      O => \tmp3_reg_1726[11]_i_2_n_0\
    );
\tmp3_reg_1726[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(10),
      I1 => buff3_reg(10),
      O => \tmp3_reg_1726[11]_i_3_n_0\
    );
\tmp3_reg_1726[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(9),
      I1 => buff3_reg(9),
      O => \tmp3_reg_1726[11]_i_4_n_0\
    );
\tmp3_reg_1726[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(8),
      I1 => buff3_reg(8),
      O => \tmp3_reg_1726[11]_i_5_n_0\
    );
\tmp3_reg_1726[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(15),
      I1 => buff3_reg(15),
      O => \tmp3_reg_1726[15]_i_2_n_0\
    );
\tmp3_reg_1726[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(14),
      I1 => buff3_reg(14),
      O => \tmp3_reg_1726[15]_i_3_n_0\
    );
\tmp3_reg_1726[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(13),
      I1 => buff3_reg(13),
      O => \tmp3_reg_1726[15]_i_4_n_0\
    );
\tmp3_reg_1726[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(12),
      I1 => buff3_reg(12),
      O => \tmp3_reg_1726[15]_i_5_n_0\
    );
\tmp3_reg_1726[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(19),
      I1 => buff3_reg(19),
      O => \tmp3_reg_1726[19]_i_2_n_0\
    );
\tmp3_reg_1726[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(18),
      I1 => buff3_reg(18),
      O => \tmp3_reg_1726[19]_i_3_n_0\
    );
\tmp3_reg_1726[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(17),
      I1 => buff3_reg(17),
      O => \tmp3_reg_1726[19]_i_4_n_0\
    );
\tmp3_reg_1726[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(16),
      I1 => buff3_reg(16),
      O => \tmp3_reg_1726[19]_i_5_n_0\
    );
\tmp3_reg_1726[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(23),
      I1 => buff3_reg(23),
      O => \tmp3_reg_1726[23]_i_2_n_0\
    );
\tmp3_reg_1726[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(22),
      I1 => buff3_reg(22),
      O => \tmp3_reg_1726[23]_i_3_n_0\
    );
\tmp3_reg_1726[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(21),
      I1 => buff3_reg(21),
      O => \tmp3_reg_1726[23]_i_4_n_0\
    );
\tmp3_reg_1726[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(20),
      I1 => buff3_reg(20),
      O => \tmp3_reg_1726[23]_i_5_n_0\
    );
\tmp3_reg_1726[27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(27),
      I1 => buff3_reg(27),
      O => \tmp3_reg_1726[27]_i_2_n_0\
    );
\tmp3_reg_1726[27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(26),
      I1 => buff3_reg(26),
      O => \tmp3_reg_1726[27]_i_3_n_0\
    );
\tmp3_reg_1726[27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(25),
      I1 => buff3_reg(25),
      O => \tmp3_reg_1726[27]_i_4_n_0\
    );
\tmp3_reg_1726[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(24),
      I1 => buff3_reg(24),
      O => \tmp3_reg_1726[27]_i_5_n_0\
    );
\tmp3_reg_1726[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(31),
      I1 => buff3_reg(31),
      O => \tmp3_reg_1726[31]_i_3_n_0\
    );
\tmp3_reg_1726[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(30),
      I1 => buff3_reg(30),
      O => \tmp3_reg_1726[31]_i_4_n_0\
    );
\tmp3_reg_1726[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(29),
      I1 => buff3_reg(29),
      O => \tmp3_reg_1726[31]_i_5_n_0\
    );
\tmp3_reg_1726[31]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(28),
      I1 => buff3_reg(28),
      O => \tmp3_reg_1726[31]_i_6_n_0\
    );
\tmp3_reg_1726[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(3),
      I1 => buff3_reg(3),
      O => \tmp3_reg_1726[3]_i_2_n_0\
    );
\tmp3_reg_1726[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(2),
      I1 => buff3_reg(2),
      O => \tmp3_reg_1726[3]_i_3_n_0\
    );
\tmp3_reg_1726[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(1),
      I1 => buff3_reg(1),
      O => \tmp3_reg_1726[3]_i_4_n_0\
    );
\tmp3_reg_1726[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(0),
      I1 => buff3_reg(0),
      O => \tmp3_reg_1726[3]_i_5_n_0\
    );
\tmp3_reg_1726[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(7),
      I1 => buff3_reg(7),
      O => \tmp3_reg_1726[7]_i_2_n_0\
    );
\tmp3_reg_1726[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(6),
      I1 => buff3_reg(6),
      O => \tmp3_reg_1726[7]_i_3_n_0\
    );
\tmp3_reg_1726[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(5),
      I1 => buff3_reg(5),
      O => \tmp3_reg_1726[7]_i_4_n_0\
    );
\tmp3_reg_1726[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff3_reg_0(4),
      I1 => buff3_reg(4),
      O => \tmp3_reg_1726[7]_i_5_n_0\
    );
\tmp3_reg_1726_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp3_reg_1726_reg[7]_i_1_n_0\,
      CO(3) => \tmp3_reg_1726_reg[11]_i_1_n_0\,
      CO(2) => \tmp3_reg_1726_reg[11]_i_1_n_1\,
      CO(1) => \tmp3_reg_1726_reg[11]_i_1_n_2\,
      CO(0) => \tmp3_reg_1726_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => buff3_reg_0(11 downto 8),
      O(3 downto 0) => tmp3_fu_1326_p2(11 downto 8),
      S(3) => \tmp3_reg_1726[11]_i_2_n_0\,
      S(2) => \tmp3_reg_1726[11]_i_3_n_0\,
      S(1) => \tmp3_reg_1726[11]_i_4_n_0\,
      S(0) => \tmp3_reg_1726[11]_i_5_n_0\
    );
\tmp3_reg_1726_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp3_reg_1726_reg[11]_i_1_n_0\,
      CO(3) => \tmp3_reg_1726_reg[15]_i_1_n_0\,
      CO(2) => \tmp3_reg_1726_reg[15]_i_1_n_1\,
      CO(1) => \tmp3_reg_1726_reg[15]_i_1_n_2\,
      CO(0) => \tmp3_reg_1726_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => buff3_reg_0(15 downto 12),
      O(3 downto 0) => tmp3_fu_1326_p2(15 downto 12),
      S(3) => \tmp3_reg_1726[15]_i_2_n_0\,
      S(2) => \tmp3_reg_1726[15]_i_3_n_0\,
      S(1) => \tmp3_reg_1726[15]_i_4_n_0\,
      S(0) => \tmp3_reg_1726[15]_i_5_n_0\
    );
\tmp3_reg_1726_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp3_reg_1726_reg[15]_i_1_n_0\,
      CO(3) => \tmp3_reg_1726_reg[19]_i_1_n_0\,
      CO(2) => \tmp3_reg_1726_reg[19]_i_1_n_1\,
      CO(1) => \tmp3_reg_1726_reg[19]_i_1_n_2\,
      CO(0) => \tmp3_reg_1726_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => buff3_reg_0(19 downto 16),
      O(3 downto 0) => tmp3_fu_1326_p2(19 downto 16),
      S(3) => \tmp3_reg_1726[19]_i_2_n_0\,
      S(2) => \tmp3_reg_1726[19]_i_3_n_0\,
      S(1) => \tmp3_reg_1726[19]_i_4_n_0\,
      S(0) => \tmp3_reg_1726[19]_i_5_n_0\
    );
\tmp3_reg_1726_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp3_reg_1726_reg[19]_i_1_n_0\,
      CO(3) => \tmp3_reg_1726_reg[23]_i_1_n_0\,
      CO(2) => \tmp3_reg_1726_reg[23]_i_1_n_1\,
      CO(1) => \tmp3_reg_1726_reg[23]_i_1_n_2\,
      CO(0) => \tmp3_reg_1726_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => buff3_reg_0(23 downto 20),
      O(3 downto 0) => tmp3_fu_1326_p2(23 downto 20),
      S(3) => \tmp3_reg_1726[23]_i_2_n_0\,
      S(2) => \tmp3_reg_1726[23]_i_3_n_0\,
      S(1) => \tmp3_reg_1726[23]_i_4_n_0\,
      S(0) => \tmp3_reg_1726[23]_i_5_n_0\
    );
\tmp3_reg_1726_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp3_reg_1726_reg[23]_i_1_n_0\,
      CO(3) => \tmp3_reg_1726_reg[27]_i_1_n_0\,
      CO(2) => \tmp3_reg_1726_reg[27]_i_1_n_1\,
      CO(1) => \tmp3_reg_1726_reg[27]_i_1_n_2\,
      CO(0) => \tmp3_reg_1726_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => buff3_reg_0(27 downto 24),
      O(3 downto 0) => tmp3_fu_1326_p2(27 downto 24),
      S(3) => \tmp3_reg_1726[27]_i_2_n_0\,
      S(2) => \tmp3_reg_1726[27]_i_3_n_0\,
      S(1) => \tmp3_reg_1726[27]_i_4_n_0\,
      S(0) => \tmp3_reg_1726[27]_i_5_n_0\
    );
\tmp3_reg_1726_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp3_reg_1726_reg[27]_i_1_n_0\,
      CO(3) => \NLW_tmp3_reg_1726_reg[31]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \tmp3_reg_1726_reg[31]_i_2_n_1\,
      CO(1) => \tmp3_reg_1726_reg[31]_i_2_n_2\,
      CO(0) => \tmp3_reg_1726_reg[31]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => buff3_reg_0(30 downto 28),
      O(3 downto 0) => tmp3_fu_1326_p2(31 downto 28),
      S(3) => \tmp3_reg_1726[31]_i_3_n_0\,
      S(2) => \tmp3_reg_1726[31]_i_4_n_0\,
      S(1) => \tmp3_reg_1726[31]_i_5_n_0\,
      S(0) => \tmp3_reg_1726[31]_i_6_n_0\
    );
\tmp3_reg_1726_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp3_reg_1726_reg[3]_i_1_n_0\,
      CO(2) => \tmp3_reg_1726_reg[3]_i_1_n_1\,
      CO(1) => \tmp3_reg_1726_reg[3]_i_1_n_2\,
      CO(0) => \tmp3_reg_1726_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => buff3_reg_0(3 downto 0),
      O(3 downto 0) => tmp3_fu_1326_p2(3 downto 0),
      S(3) => \tmp3_reg_1726[3]_i_2_n_0\,
      S(2) => \tmp3_reg_1726[3]_i_3_n_0\,
      S(1) => \tmp3_reg_1726[3]_i_4_n_0\,
      S(0) => \tmp3_reg_1726[3]_i_5_n_0\
    );
\tmp3_reg_1726_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp3_reg_1726_reg[3]_i_1_n_0\,
      CO(3) => \tmp3_reg_1726_reg[7]_i_1_n_0\,
      CO(2) => \tmp3_reg_1726_reg[7]_i_1_n_1\,
      CO(1) => \tmp3_reg_1726_reg[7]_i_1_n_2\,
      CO(0) => \tmp3_reg_1726_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => buff3_reg_0(7 downto 4),
      O(3 downto 0) => tmp3_fu_1326_p2(7 downto 4),
      S(3) => \tmp3_reg_1726[7]_i_2_n_0\,
      S(2) => \tmp3_reg_1726[7]_i_3_n_0\,
      S(1) => \tmp3_reg_1726[7]_i_4_n_0\,
      S(0) => \tmp3_reg_1726[7]_i_5_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_bkb_MulnS_0_16 is
  port (
    buff3_reg : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \int_kernelData_0_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_56_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_bkb_MulnS_0_16 : entity is "cnn_2d_conv_d4x4_bkb_MulnS_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_bkb_MulnS_0_16;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_bkb_MulnS_0_16 is
  signal a_reg0 : STD_LOGIC_VECTOR ( 31 downto 17 );
  signal buff0_reg_n_100 : STD_LOGIC;
  signal buff0_reg_n_101 : STD_LOGIC;
  signal buff0_reg_n_102 : STD_LOGIC;
  signal buff0_reg_n_103 : STD_LOGIC;
  signal buff0_reg_n_104 : STD_LOGIC;
  signal buff0_reg_n_105 : STD_LOGIC;
  signal buff0_reg_n_106 : STD_LOGIC;
  signal buff0_reg_n_107 : STD_LOGIC;
  signal buff0_reg_n_108 : STD_LOGIC;
  signal buff0_reg_n_109 : STD_LOGIC;
  signal buff0_reg_n_110 : STD_LOGIC;
  signal buff0_reg_n_111 : STD_LOGIC;
  signal buff0_reg_n_112 : STD_LOGIC;
  signal buff0_reg_n_113 : STD_LOGIC;
  signal buff0_reg_n_114 : STD_LOGIC;
  signal buff0_reg_n_115 : STD_LOGIC;
  signal buff0_reg_n_116 : STD_LOGIC;
  signal buff0_reg_n_117 : STD_LOGIC;
  signal buff0_reg_n_118 : STD_LOGIC;
  signal buff0_reg_n_119 : STD_LOGIC;
  signal buff0_reg_n_120 : STD_LOGIC;
  signal buff0_reg_n_121 : STD_LOGIC;
  signal buff0_reg_n_122 : STD_LOGIC;
  signal buff0_reg_n_123 : STD_LOGIC;
  signal buff0_reg_n_124 : STD_LOGIC;
  signal buff0_reg_n_125 : STD_LOGIC;
  signal buff0_reg_n_126 : STD_LOGIC;
  signal buff0_reg_n_127 : STD_LOGIC;
  signal buff0_reg_n_128 : STD_LOGIC;
  signal buff0_reg_n_129 : STD_LOGIC;
  signal buff0_reg_n_130 : STD_LOGIC;
  signal buff0_reg_n_131 : STD_LOGIC;
  signal buff0_reg_n_132 : STD_LOGIC;
  signal buff0_reg_n_133 : STD_LOGIC;
  signal buff0_reg_n_134 : STD_LOGIC;
  signal buff0_reg_n_135 : STD_LOGIC;
  signal buff0_reg_n_136 : STD_LOGIC;
  signal buff0_reg_n_137 : STD_LOGIC;
  signal buff0_reg_n_138 : STD_LOGIC;
  signal buff0_reg_n_139 : STD_LOGIC;
  signal buff0_reg_n_140 : STD_LOGIC;
  signal buff0_reg_n_141 : STD_LOGIC;
  signal buff0_reg_n_142 : STD_LOGIC;
  signal buff0_reg_n_143 : STD_LOGIC;
  signal buff0_reg_n_144 : STD_LOGIC;
  signal buff0_reg_n_145 : STD_LOGIC;
  signal buff0_reg_n_146 : STD_LOGIC;
  signal buff0_reg_n_147 : STD_LOGIC;
  signal buff0_reg_n_148 : STD_LOGIC;
  signal buff0_reg_n_149 : STD_LOGIC;
  signal buff0_reg_n_150 : STD_LOGIC;
  signal buff0_reg_n_151 : STD_LOGIC;
  signal buff0_reg_n_152 : STD_LOGIC;
  signal buff0_reg_n_153 : STD_LOGIC;
  signal buff0_reg_n_24 : STD_LOGIC;
  signal buff0_reg_n_25 : STD_LOGIC;
  signal buff0_reg_n_26 : STD_LOGIC;
  signal buff0_reg_n_27 : STD_LOGIC;
  signal buff0_reg_n_28 : STD_LOGIC;
  signal buff0_reg_n_29 : STD_LOGIC;
  signal buff0_reg_n_30 : STD_LOGIC;
  signal buff0_reg_n_31 : STD_LOGIC;
  signal buff0_reg_n_32 : STD_LOGIC;
  signal buff0_reg_n_33 : STD_LOGIC;
  signal buff0_reg_n_34 : STD_LOGIC;
  signal buff0_reg_n_35 : STD_LOGIC;
  signal buff0_reg_n_36 : STD_LOGIC;
  signal buff0_reg_n_37 : STD_LOGIC;
  signal buff0_reg_n_38 : STD_LOGIC;
  signal buff0_reg_n_39 : STD_LOGIC;
  signal buff0_reg_n_40 : STD_LOGIC;
  signal buff0_reg_n_41 : STD_LOGIC;
  signal buff0_reg_n_42 : STD_LOGIC;
  signal buff0_reg_n_43 : STD_LOGIC;
  signal buff0_reg_n_44 : STD_LOGIC;
  signal buff0_reg_n_45 : STD_LOGIC;
  signal buff0_reg_n_46 : STD_LOGIC;
  signal buff0_reg_n_47 : STD_LOGIC;
  signal buff0_reg_n_48 : STD_LOGIC;
  signal buff0_reg_n_49 : STD_LOGIC;
  signal buff0_reg_n_50 : STD_LOGIC;
  signal buff0_reg_n_51 : STD_LOGIC;
  signal buff0_reg_n_52 : STD_LOGIC;
  signal buff0_reg_n_53 : STD_LOGIC;
  signal buff0_reg_n_58 : STD_LOGIC;
  signal buff0_reg_n_59 : STD_LOGIC;
  signal buff0_reg_n_60 : STD_LOGIC;
  signal buff0_reg_n_61 : STD_LOGIC;
  signal buff0_reg_n_62 : STD_LOGIC;
  signal buff0_reg_n_63 : STD_LOGIC;
  signal buff0_reg_n_64 : STD_LOGIC;
  signal buff0_reg_n_65 : STD_LOGIC;
  signal buff0_reg_n_66 : STD_LOGIC;
  signal buff0_reg_n_67 : STD_LOGIC;
  signal buff0_reg_n_68 : STD_LOGIC;
  signal buff0_reg_n_69 : STD_LOGIC;
  signal buff0_reg_n_70 : STD_LOGIC;
  signal buff0_reg_n_71 : STD_LOGIC;
  signal buff0_reg_n_72 : STD_LOGIC;
  signal buff0_reg_n_73 : STD_LOGIC;
  signal buff0_reg_n_74 : STD_LOGIC;
  signal buff0_reg_n_75 : STD_LOGIC;
  signal buff0_reg_n_76 : STD_LOGIC;
  signal buff0_reg_n_77 : STD_LOGIC;
  signal buff0_reg_n_78 : STD_LOGIC;
  signal buff0_reg_n_79 : STD_LOGIC;
  signal buff0_reg_n_80 : STD_LOGIC;
  signal buff0_reg_n_81 : STD_LOGIC;
  signal buff0_reg_n_82 : STD_LOGIC;
  signal buff0_reg_n_83 : STD_LOGIC;
  signal buff0_reg_n_84 : STD_LOGIC;
  signal buff0_reg_n_85 : STD_LOGIC;
  signal buff0_reg_n_86 : STD_LOGIC;
  signal buff0_reg_n_87 : STD_LOGIC;
  signal buff0_reg_n_88 : STD_LOGIC;
  signal buff0_reg_n_89 : STD_LOGIC;
  signal buff0_reg_n_90 : STD_LOGIC;
  signal buff0_reg_n_91 : STD_LOGIC;
  signal buff0_reg_n_92 : STD_LOGIC;
  signal buff0_reg_n_93 : STD_LOGIC;
  signal buff0_reg_n_94 : STD_LOGIC;
  signal buff0_reg_n_95 : STD_LOGIC;
  signal buff0_reg_n_96 : STD_LOGIC;
  signal buff0_reg_n_97 : STD_LOGIC;
  signal buff0_reg_n_98 : STD_LOGIC;
  signal buff0_reg_n_99 : STD_LOGIC;
  signal \buff1_reg__0_n_106\ : STD_LOGIC;
  signal \buff1_reg__0_n_107\ : STD_LOGIC;
  signal \buff1_reg__0_n_108\ : STD_LOGIC;
  signal \buff1_reg__0_n_109\ : STD_LOGIC;
  signal \buff1_reg__0_n_110\ : STD_LOGIC;
  signal \buff1_reg__0_n_111\ : STD_LOGIC;
  signal \buff1_reg__0_n_112\ : STD_LOGIC;
  signal \buff1_reg__0_n_113\ : STD_LOGIC;
  signal \buff1_reg__0_n_114\ : STD_LOGIC;
  signal \buff1_reg__0_n_115\ : STD_LOGIC;
  signal \buff1_reg__0_n_116\ : STD_LOGIC;
  signal \buff1_reg__0_n_117\ : STD_LOGIC;
  signal \buff1_reg__0_n_118\ : STD_LOGIC;
  signal \buff1_reg__0_n_119\ : STD_LOGIC;
  signal \buff1_reg__0_n_120\ : STD_LOGIC;
  signal \buff1_reg__0_n_121\ : STD_LOGIC;
  signal \buff1_reg__0_n_122\ : STD_LOGIC;
  signal \buff1_reg__0_n_123\ : STD_LOGIC;
  signal \buff1_reg__0_n_124\ : STD_LOGIC;
  signal \buff1_reg__0_n_125\ : STD_LOGIC;
  signal \buff1_reg__0_n_126\ : STD_LOGIC;
  signal \buff1_reg__0_n_127\ : STD_LOGIC;
  signal \buff1_reg__0_n_128\ : STD_LOGIC;
  signal \buff1_reg__0_n_129\ : STD_LOGIC;
  signal \buff1_reg__0_n_130\ : STD_LOGIC;
  signal \buff1_reg__0_n_131\ : STD_LOGIC;
  signal \buff1_reg__0_n_132\ : STD_LOGIC;
  signal \buff1_reg__0_n_133\ : STD_LOGIC;
  signal \buff1_reg__0_n_134\ : STD_LOGIC;
  signal \buff1_reg__0_n_135\ : STD_LOGIC;
  signal \buff1_reg__0_n_136\ : STD_LOGIC;
  signal \buff1_reg__0_n_137\ : STD_LOGIC;
  signal \buff1_reg__0_n_138\ : STD_LOGIC;
  signal \buff1_reg__0_n_139\ : STD_LOGIC;
  signal \buff1_reg__0_n_140\ : STD_LOGIC;
  signal \buff1_reg__0_n_141\ : STD_LOGIC;
  signal \buff1_reg__0_n_142\ : STD_LOGIC;
  signal \buff1_reg__0_n_143\ : STD_LOGIC;
  signal \buff1_reg__0_n_144\ : STD_LOGIC;
  signal \buff1_reg__0_n_145\ : STD_LOGIC;
  signal \buff1_reg__0_n_146\ : STD_LOGIC;
  signal \buff1_reg__0_n_147\ : STD_LOGIC;
  signal \buff1_reg__0_n_148\ : STD_LOGIC;
  signal \buff1_reg__0_n_149\ : STD_LOGIC;
  signal \buff1_reg__0_n_150\ : STD_LOGIC;
  signal \buff1_reg__0_n_151\ : STD_LOGIC;
  signal \buff1_reg__0_n_152\ : STD_LOGIC;
  signal \buff1_reg__0_n_153\ : STD_LOGIC;
  signal \buff2_reg[0]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[10]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[11]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[12]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[13]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[14]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[15]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[16]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[1]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[2]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[3]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[4]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[5]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[6]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[7]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[8]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg[9]_srl2_n_0\ : STD_LOGIC;
  signal \buff2_reg__0_n_100\ : STD_LOGIC;
  signal \buff2_reg__0_n_101\ : STD_LOGIC;
  signal \buff2_reg__0_n_102\ : STD_LOGIC;
  signal \buff2_reg__0_n_103\ : STD_LOGIC;
  signal \buff2_reg__0_n_104\ : STD_LOGIC;
  signal \buff2_reg__0_n_105\ : STD_LOGIC;
  signal \buff2_reg__0_n_58\ : STD_LOGIC;
  signal \buff2_reg__0_n_59\ : STD_LOGIC;
  signal \buff2_reg__0_n_60\ : STD_LOGIC;
  signal \buff2_reg__0_n_61\ : STD_LOGIC;
  signal \buff2_reg__0_n_62\ : STD_LOGIC;
  signal \buff2_reg__0_n_63\ : STD_LOGIC;
  signal \buff2_reg__0_n_64\ : STD_LOGIC;
  signal \buff2_reg__0_n_65\ : STD_LOGIC;
  signal \buff2_reg__0_n_66\ : STD_LOGIC;
  signal \buff2_reg__0_n_67\ : STD_LOGIC;
  signal \buff2_reg__0_n_68\ : STD_LOGIC;
  signal \buff2_reg__0_n_69\ : STD_LOGIC;
  signal \buff2_reg__0_n_70\ : STD_LOGIC;
  signal \buff2_reg__0_n_71\ : STD_LOGIC;
  signal \buff2_reg__0_n_72\ : STD_LOGIC;
  signal \buff2_reg__0_n_73\ : STD_LOGIC;
  signal \buff2_reg__0_n_74\ : STD_LOGIC;
  signal \buff2_reg__0_n_75\ : STD_LOGIC;
  signal \buff2_reg__0_n_76\ : STD_LOGIC;
  signal \buff2_reg__0_n_77\ : STD_LOGIC;
  signal \buff2_reg__0_n_78\ : STD_LOGIC;
  signal \buff2_reg__0_n_79\ : STD_LOGIC;
  signal \buff2_reg__0_n_80\ : STD_LOGIC;
  signal \buff2_reg__0_n_81\ : STD_LOGIC;
  signal \buff2_reg__0_n_82\ : STD_LOGIC;
  signal \buff2_reg__0_n_83\ : STD_LOGIC;
  signal \buff2_reg__0_n_84\ : STD_LOGIC;
  signal \buff2_reg__0_n_85\ : STD_LOGIC;
  signal \buff2_reg__0_n_86\ : STD_LOGIC;
  signal \buff2_reg__0_n_87\ : STD_LOGIC;
  signal \buff2_reg__0_n_88\ : STD_LOGIC;
  signal \buff2_reg__0_n_89\ : STD_LOGIC;
  signal \buff2_reg__0_n_90\ : STD_LOGIC;
  signal \buff2_reg__0_n_91\ : STD_LOGIC;
  signal \buff2_reg__0_n_92\ : STD_LOGIC;
  signal \buff2_reg__0_n_93\ : STD_LOGIC;
  signal \buff2_reg__0_n_94\ : STD_LOGIC;
  signal \buff2_reg__0_n_95\ : STD_LOGIC;
  signal \buff2_reg__0_n_96\ : STD_LOGIC;
  signal \buff2_reg__0_n_97\ : STD_LOGIC;
  signal \buff2_reg__0_n_98\ : STD_LOGIC;
  signal \buff2_reg__0_n_99\ : STD_LOGIC;
  signal NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff0_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff1_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff1_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff1_reg__0_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff2_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff2_reg__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \buff2_reg[0]_srl2\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U0/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff2_reg ";
  attribute srl_name : string;
  attribute srl_name of \buff2_reg[0]_srl2\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U0/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff2_reg[0]_srl2 ";
  attribute srl_bus_name of \buff2_reg[10]_srl2\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U0/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[10]_srl2\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U0/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff2_reg[10]_srl2 ";
  attribute srl_bus_name of \buff2_reg[11]_srl2\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U0/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[11]_srl2\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U0/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff2_reg[11]_srl2 ";
  attribute srl_bus_name of \buff2_reg[12]_srl2\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U0/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[12]_srl2\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U0/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff2_reg[12]_srl2 ";
  attribute srl_bus_name of \buff2_reg[13]_srl2\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U0/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[13]_srl2\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U0/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff2_reg[13]_srl2 ";
  attribute srl_bus_name of \buff2_reg[14]_srl2\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U0/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[14]_srl2\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U0/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff2_reg[14]_srl2 ";
  attribute srl_bus_name of \buff2_reg[15]_srl2\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U0/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[15]_srl2\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U0/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff2_reg[15]_srl2 ";
  attribute srl_bus_name of \buff2_reg[16]_srl2\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U0/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[16]_srl2\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U0/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff2_reg[16]_srl2 ";
  attribute srl_bus_name of \buff2_reg[1]_srl2\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U0/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[1]_srl2\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U0/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff2_reg[1]_srl2 ";
  attribute srl_bus_name of \buff2_reg[2]_srl2\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U0/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[2]_srl2\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U0/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff2_reg[2]_srl2 ";
  attribute srl_bus_name of \buff2_reg[3]_srl2\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U0/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[3]_srl2\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U0/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff2_reg[3]_srl2 ";
  attribute srl_bus_name of \buff2_reg[4]_srl2\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U0/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[4]_srl2\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U0/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff2_reg[4]_srl2 ";
  attribute srl_bus_name of \buff2_reg[5]_srl2\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U0/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[5]_srl2\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U0/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff2_reg[5]_srl2 ";
  attribute srl_bus_name of \buff2_reg[6]_srl2\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U0/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[6]_srl2\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U0/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff2_reg[6]_srl2 ";
  attribute srl_bus_name of \buff2_reg[7]_srl2\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U0/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[7]_srl2\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U0/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff2_reg[7]_srl2 ";
  attribute srl_bus_name of \buff2_reg[8]_srl2\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U0/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[8]_srl2\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U0/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff2_reg[8]_srl2 ";
  attribute srl_bus_name of \buff2_reg[9]_srl2\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U0/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff2_reg ";
  attribute srl_name of \buff2_reg[9]_srl2\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U0/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff2_reg[9]_srl2 ";
begin
\a_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \int_kernelData_0_reg[31]\(17),
      Q => a_reg0(17),
      R => '0'
    );
\a_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \int_kernelData_0_reg[31]\(18),
      Q => a_reg0(18),
      R => '0'
    );
\a_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \int_kernelData_0_reg[31]\(19),
      Q => a_reg0(19),
      R => '0'
    );
\a_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \int_kernelData_0_reg[31]\(20),
      Q => a_reg0(20),
      R => '0'
    );
\a_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \int_kernelData_0_reg[31]\(21),
      Q => a_reg0(21),
      R => '0'
    );
\a_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \int_kernelData_0_reg[31]\(22),
      Q => a_reg0(22),
      R => '0'
    );
\a_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \int_kernelData_0_reg[31]\(23),
      Q => a_reg0(23),
      R => '0'
    );
\a_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \int_kernelData_0_reg[31]\(24),
      Q => a_reg0(24),
      R => '0'
    );
\a_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \int_kernelData_0_reg[31]\(25),
      Q => a_reg0(25),
      R => '0'
    );
\a_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \int_kernelData_0_reg[31]\(26),
      Q => a_reg0(26),
      R => '0'
    );
\a_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \int_kernelData_0_reg[31]\(27),
      Q => a_reg0(27),
      R => '0'
    );
\a_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \int_kernelData_0_reg[31]\(28),
      Q => a_reg0(28),
      R => '0'
    );
\a_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \int_kernelData_0_reg[31]\(29),
      Q => a_reg0(29),
      R => '0'
    );
\a_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \int_kernelData_0_reg[31]\(30),
      Q => a_reg0(30),
      R => '0'
    );
\a_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \int_kernelData_0_reg[31]\(31),
      Q => a_reg0(31),
      R => '0'
    );
buff0_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \int_kernelData_0_reg[31]\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29) => buff0_reg_n_24,
      ACOUT(28) => buff0_reg_n_25,
      ACOUT(27) => buff0_reg_n_26,
      ACOUT(26) => buff0_reg_n_27,
      ACOUT(25) => buff0_reg_n_28,
      ACOUT(24) => buff0_reg_n_29,
      ACOUT(23) => buff0_reg_n_30,
      ACOUT(22) => buff0_reg_n_31,
      ACOUT(21) => buff0_reg_n_32,
      ACOUT(20) => buff0_reg_n_33,
      ACOUT(19) => buff0_reg_n_34,
      ACOUT(18) => buff0_reg_n_35,
      ACOUT(17) => buff0_reg_n_36,
      ACOUT(16) => buff0_reg_n_37,
      ACOUT(15) => buff0_reg_n_38,
      ACOUT(14) => buff0_reg_n_39,
      ACOUT(13) => buff0_reg_n_40,
      ACOUT(12) => buff0_reg_n_41,
      ACOUT(11) => buff0_reg_n_42,
      ACOUT(10) => buff0_reg_n_43,
      ACOUT(9) => buff0_reg_n_44,
      ACOUT(8) => buff0_reg_n_45,
      ACOUT(7) => buff0_reg_n_46,
      ACOUT(6) => buff0_reg_n_47,
      ACOUT(5) => buff0_reg_n_48,
      ACOUT(4) => buff0_reg_n_49,
      ACOUT(3) => buff0_reg_n_50,
      ACOUT(2) => buff0_reg_n_51,
      ACOUT(1) => buff0_reg_n_52,
      ACOUT(0) => buff0_reg_n_53,
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => Q(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff0_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff0_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => p_56_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_56_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_56_in,
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_buff0_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff0_reg_n_58,
      P(46) => buff0_reg_n_59,
      P(45) => buff0_reg_n_60,
      P(44) => buff0_reg_n_61,
      P(43) => buff0_reg_n_62,
      P(42) => buff0_reg_n_63,
      P(41) => buff0_reg_n_64,
      P(40) => buff0_reg_n_65,
      P(39) => buff0_reg_n_66,
      P(38) => buff0_reg_n_67,
      P(37) => buff0_reg_n_68,
      P(36) => buff0_reg_n_69,
      P(35) => buff0_reg_n_70,
      P(34) => buff0_reg_n_71,
      P(33) => buff0_reg_n_72,
      P(32) => buff0_reg_n_73,
      P(31) => buff0_reg_n_74,
      P(30) => buff0_reg_n_75,
      P(29) => buff0_reg_n_76,
      P(28) => buff0_reg_n_77,
      P(27) => buff0_reg_n_78,
      P(26) => buff0_reg_n_79,
      P(25) => buff0_reg_n_80,
      P(24) => buff0_reg_n_81,
      P(23) => buff0_reg_n_82,
      P(22) => buff0_reg_n_83,
      P(21) => buff0_reg_n_84,
      P(20) => buff0_reg_n_85,
      P(19) => buff0_reg_n_86,
      P(18) => buff0_reg_n_87,
      P(17) => buff0_reg_n_88,
      P(16) => buff0_reg_n_89,
      P(15) => buff0_reg_n_90,
      P(14) => buff0_reg_n_91,
      P(13) => buff0_reg_n_92,
      P(12) => buff0_reg_n_93,
      P(11) => buff0_reg_n_94,
      P(10) => buff0_reg_n_95,
      P(9) => buff0_reg_n_96,
      P(8) => buff0_reg_n_97,
      P(7) => buff0_reg_n_98,
      P(6) => buff0_reg_n_99,
      P(5) => buff0_reg_n_100,
      P(4) => buff0_reg_n_101,
      P(3) => buff0_reg_n_102,
      P(2) => buff0_reg_n_103,
      P(1) => buff0_reg_n_104,
      P(0) => buff0_reg_n_105,
      PATTERNBDETECT => NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff0_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => buff0_reg_n_106,
      PCOUT(46) => buff0_reg_n_107,
      PCOUT(45) => buff0_reg_n_108,
      PCOUT(44) => buff0_reg_n_109,
      PCOUT(43) => buff0_reg_n_110,
      PCOUT(42) => buff0_reg_n_111,
      PCOUT(41) => buff0_reg_n_112,
      PCOUT(40) => buff0_reg_n_113,
      PCOUT(39) => buff0_reg_n_114,
      PCOUT(38) => buff0_reg_n_115,
      PCOUT(37) => buff0_reg_n_116,
      PCOUT(36) => buff0_reg_n_117,
      PCOUT(35) => buff0_reg_n_118,
      PCOUT(34) => buff0_reg_n_119,
      PCOUT(33) => buff0_reg_n_120,
      PCOUT(32) => buff0_reg_n_121,
      PCOUT(31) => buff0_reg_n_122,
      PCOUT(30) => buff0_reg_n_123,
      PCOUT(29) => buff0_reg_n_124,
      PCOUT(28) => buff0_reg_n_125,
      PCOUT(27) => buff0_reg_n_126,
      PCOUT(26) => buff0_reg_n_127,
      PCOUT(25) => buff0_reg_n_128,
      PCOUT(24) => buff0_reg_n_129,
      PCOUT(23) => buff0_reg_n_130,
      PCOUT(22) => buff0_reg_n_131,
      PCOUT(21) => buff0_reg_n_132,
      PCOUT(20) => buff0_reg_n_133,
      PCOUT(19) => buff0_reg_n_134,
      PCOUT(18) => buff0_reg_n_135,
      PCOUT(17) => buff0_reg_n_136,
      PCOUT(16) => buff0_reg_n_137,
      PCOUT(15) => buff0_reg_n_138,
      PCOUT(14) => buff0_reg_n_139,
      PCOUT(13) => buff0_reg_n_140,
      PCOUT(12) => buff0_reg_n_141,
      PCOUT(11) => buff0_reg_n_142,
      PCOUT(10) => buff0_reg_n_143,
      PCOUT(9) => buff0_reg_n_144,
      PCOUT(8) => buff0_reg_n_145,
      PCOUT(7) => buff0_reg_n_146,
      PCOUT(6) => buff0_reg_n_147,
      PCOUT(5) => buff0_reg_n_148,
      PCOUT(4) => buff0_reg_n_149,
      PCOUT(3) => buff0_reg_n_150,
      PCOUT(2) => buff0_reg_n_151,
      PCOUT(1) => buff0_reg_n_152,
      PCOUT(0) => buff0_reg_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff0_reg_UNDERFLOW_UNCONNECTED
    );
\buff1_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "CASCADE",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29) => buff0_reg_n_24,
      ACIN(28) => buff0_reg_n_25,
      ACIN(27) => buff0_reg_n_26,
      ACIN(26) => buff0_reg_n_27,
      ACIN(25) => buff0_reg_n_28,
      ACIN(24) => buff0_reg_n_29,
      ACIN(23) => buff0_reg_n_30,
      ACIN(22) => buff0_reg_n_31,
      ACIN(21) => buff0_reg_n_32,
      ACIN(20) => buff0_reg_n_33,
      ACIN(19) => buff0_reg_n_34,
      ACIN(18) => buff0_reg_n_35,
      ACIN(17) => buff0_reg_n_36,
      ACIN(16) => buff0_reg_n_37,
      ACIN(15) => buff0_reg_n_38,
      ACIN(14) => buff0_reg_n_39,
      ACIN(13) => buff0_reg_n_40,
      ACIN(12) => buff0_reg_n_41,
      ACIN(11) => buff0_reg_n_42,
      ACIN(10) => buff0_reg_n_43,
      ACIN(9) => buff0_reg_n_44,
      ACIN(8) => buff0_reg_n_45,
      ACIN(7) => buff0_reg_n_46,
      ACIN(6) => buff0_reg_n_47,
      ACIN(5) => buff0_reg_n_48,
      ACIN(4) => buff0_reg_n_49,
      ACIN(3) => buff0_reg_n_50,
      ACIN(2) => buff0_reg_n_51,
      ACIN(1) => buff0_reg_n_52,
      ACIN(0) => buff0_reg_n_53,
      ACOUT(29 downto 0) => \NLW_buff1_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(31),
      B(16) => Q(31),
      B(15) => Q(31),
      B(14 downto 0) => Q(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff1_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff1_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_56_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_56_in,
      CEP => p_56_in,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_buff1_reg__0_OVERFLOW_UNCONNECTED\,
      P(47 downto 0) => \NLW_buff1_reg__0_P_UNCONNECTED\(47 downto 0),
      PATTERNBDETECT => \NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => buff0_reg_n_106,
      PCIN(46) => buff0_reg_n_107,
      PCIN(45) => buff0_reg_n_108,
      PCIN(44) => buff0_reg_n_109,
      PCIN(43) => buff0_reg_n_110,
      PCIN(42) => buff0_reg_n_111,
      PCIN(41) => buff0_reg_n_112,
      PCIN(40) => buff0_reg_n_113,
      PCIN(39) => buff0_reg_n_114,
      PCIN(38) => buff0_reg_n_115,
      PCIN(37) => buff0_reg_n_116,
      PCIN(36) => buff0_reg_n_117,
      PCIN(35) => buff0_reg_n_118,
      PCIN(34) => buff0_reg_n_119,
      PCIN(33) => buff0_reg_n_120,
      PCIN(32) => buff0_reg_n_121,
      PCIN(31) => buff0_reg_n_122,
      PCIN(30) => buff0_reg_n_123,
      PCIN(29) => buff0_reg_n_124,
      PCIN(28) => buff0_reg_n_125,
      PCIN(27) => buff0_reg_n_126,
      PCIN(26) => buff0_reg_n_127,
      PCIN(25) => buff0_reg_n_128,
      PCIN(24) => buff0_reg_n_129,
      PCIN(23) => buff0_reg_n_130,
      PCIN(22) => buff0_reg_n_131,
      PCIN(21) => buff0_reg_n_132,
      PCIN(20) => buff0_reg_n_133,
      PCIN(19) => buff0_reg_n_134,
      PCIN(18) => buff0_reg_n_135,
      PCIN(17) => buff0_reg_n_136,
      PCIN(16) => buff0_reg_n_137,
      PCIN(15) => buff0_reg_n_138,
      PCIN(14) => buff0_reg_n_139,
      PCIN(13) => buff0_reg_n_140,
      PCIN(12) => buff0_reg_n_141,
      PCIN(11) => buff0_reg_n_142,
      PCIN(10) => buff0_reg_n_143,
      PCIN(9) => buff0_reg_n_144,
      PCIN(8) => buff0_reg_n_145,
      PCIN(7) => buff0_reg_n_146,
      PCIN(6) => buff0_reg_n_147,
      PCIN(5) => buff0_reg_n_148,
      PCIN(4) => buff0_reg_n_149,
      PCIN(3) => buff0_reg_n_150,
      PCIN(2) => buff0_reg_n_151,
      PCIN(1) => buff0_reg_n_152,
      PCIN(0) => buff0_reg_n_153,
      PCOUT(47) => \buff1_reg__0_n_106\,
      PCOUT(46) => \buff1_reg__0_n_107\,
      PCOUT(45) => \buff1_reg__0_n_108\,
      PCOUT(44) => \buff1_reg__0_n_109\,
      PCOUT(43) => \buff1_reg__0_n_110\,
      PCOUT(42) => \buff1_reg__0_n_111\,
      PCOUT(41) => \buff1_reg__0_n_112\,
      PCOUT(40) => \buff1_reg__0_n_113\,
      PCOUT(39) => \buff1_reg__0_n_114\,
      PCOUT(38) => \buff1_reg__0_n_115\,
      PCOUT(37) => \buff1_reg__0_n_116\,
      PCOUT(36) => \buff1_reg__0_n_117\,
      PCOUT(35) => \buff1_reg__0_n_118\,
      PCOUT(34) => \buff1_reg__0_n_119\,
      PCOUT(33) => \buff1_reg__0_n_120\,
      PCOUT(32) => \buff1_reg__0_n_121\,
      PCOUT(31) => \buff1_reg__0_n_122\,
      PCOUT(30) => \buff1_reg__0_n_123\,
      PCOUT(29) => \buff1_reg__0_n_124\,
      PCOUT(28) => \buff1_reg__0_n_125\,
      PCOUT(27) => \buff1_reg__0_n_126\,
      PCOUT(26) => \buff1_reg__0_n_127\,
      PCOUT(25) => \buff1_reg__0_n_128\,
      PCOUT(24) => \buff1_reg__0_n_129\,
      PCOUT(23) => \buff1_reg__0_n_130\,
      PCOUT(22) => \buff1_reg__0_n_131\,
      PCOUT(21) => \buff1_reg__0_n_132\,
      PCOUT(20) => \buff1_reg__0_n_133\,
      PCOUT(19) => \buff1_reg__0_n_134\,
      PCOUT(18) => \buff1_reg__0_n_135\,
      PCOUT(17) => \buff1_reg__0_n_136\,
      PCOUT(16) => \buff1_reg__0_n_137\,
      PCOUT(15) => \buff1_reg__0_n_138\,
      PCOUT(14) => \buff1_reg__0_n_139\,
      PCOUT(13) => \buff1_reg__0_n_140\,
      PCOUT(12) => \buff1_reg__0_n_141\,
      PCOUT(11) => \buff1_reg__0_n_142\,
      PCOUT(10) => \buff1_reg__0_n_143\,
      PCOUT(9) => \buff1_reg__0_n_144\,
      PCOUT(8) => \buff1_reg__0_n_145\,
      PCOUT(7) => \buff1_reg__0_n_146\,
      PCOUT(6) => \buff1_reg__0_n_147\,
      PCOUT(5) => \buff1_reg__0_n_148\,
      PCOUT(4) => \buff1_reg__0_n_149\,
      PCOUT(3) => \buff1_reg__0_n_150\,
      PCOUT(2) => \buff1_reg__0_n_151\,
      PCOUT(1) => \buff1_reg__0_n_152\,
      PCOUT(0) => \buff1_reg__0_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff2_reg[0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_56_in,
      CLK => ap_clk,
      D => buff0_reg_n_105,
      Q => \buff2_reg[0]_srl2_n_0\
    );
\buff2_reg[10]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_56_in,
      CLK => ap_clk,
      D => buff0_reg_n_95,
      Q => \buff2_reg[10]_srl2_n_0\
    );
\buff2_reg[11]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_56_in,
      CLK => ap_clk,
      D => buff0_reg_n_94,
      Q => \buff2_reg[11]_srl2_n_0\
    );
\buff2_reg[12]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_56_in,
      CLK => ap_clk,
      D => buff0_reg_n_93,
      Q => \buff2_reg[12]_srl2_n_0\
    );
\buff2_reg[13]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_56_in,
      CLK => ap_clk,
      D => buff0_reg_n_92,
      Q => \buff2_reg[13]_srl2_n_0\
    );
\buff2_reg[14]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_56_in,
      CLK => ap_clk,
      D => buff0_reg_n_91,
      Q => \buff2_reg[14]_srl2_n_0\
    );
\buff2_reg[15]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_56_in,
      CLK => ap_clk,
      D => buff0_reg_n_90,
      Q => \buff2_reg[15]_srl2_n_0\
    );
\buff2_reg[16]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_56_in,
      CLK => ap_clk,
      D => buff0_reg_n_89,
      Q => \buff2_reg[16]_srl2_n_0\
    );
\buff2_reg[1]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_56_in,
      CLK => ap_clk,
      D => buff0_reg_n_104,
      Q => \buff2_reg[1]_srl2_n_0\
    );
\buff2_reg[2]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_56_in,
      CLK => ap_clk,
      D => buff0_reg_n_103,
      Q => \buff2_reg[2]_srl2_n_0\
    );
\buff2_reg[3]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_56_in,
      CLK => ap_clk,
      D => buff0_reg_n_102,
      Q => \buff2_reg[3]_srl2_n_0\
    );
\buff2_reg[4]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_56_in,
      CLK => ap_clk,
      D => buff0_reg_n_101,
      Q => \buff2_reg[4]_srl2_n_0\
    );
\buff2_reg[5]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_56_in,
      CLK => ap_clk,
      D => buff0_reg_n_100,
      Q => \buff2_reg[5]_srl2_n_0\
    );
\buff2_reg[6]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_56_in,
      CLK => ap_clk,
      D => buff0_reg_n_99,
      Q => \buff2_reg[6]_srl2_n_0\
    );
\buff2_reg[7]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_56_in,
      CLK => ap_clk,
      D => buff0_reg_n_98,
      Q => \buff2_reg[7]_srl2_n_0\
    );
\buff2_reg[8]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_56_in,
      CLK => ap_clk,
      D => buff0_reg_n_97,
      Q => \buff2_reg[8]_srl2_n_0\
    );
\buff2_reg[9]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => p_56_in,
      CLK => ap_clk,
      D => buff0_reg_n_96,
      Q => \buff2_reg[9]_srl2_n_0\
    );
\buff2_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => Q(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff2_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => a_reg0(31),
      B(16) => a_reg0(31),
      B(15) => a_reg0(31),
      B(14 downto 0) => a_reg0(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff2_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => p_56_in,
      CEA2 => p_56_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_56_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_56_in,
      CEP => p_56_in,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\,
      P(47) => \buff2_reg__0_n_58\,
      P(46) => \buff2_reg__0_n_59\,
      P(45) => \buff2_reg__0_n_60\,
      P(44) => \buff2_reg__0_n_61\,
      P(43) => \buff2_reg__0_n_62\,
      P(42) => \buff2_reg__0_n_63\,
      P(41) => \buff2_reg__0_n_64\,
      P(40) => \buff2_reg__0_n_65\,
      P(39) => \buff2_reg__0_n_66\,
      P(38) => \buff2_reg__0_n_67\,
      P(37) => \buff2_reg__0_n_68\,
      P(36) => \buff2_reg__0_n_69\,
      P(35) => \buff2_reg__0_n_70\,
      P(34) => \buff2_reg__0_n_71\,
      P(33) => \buff2_reg__0_n_72\,
      P(32) => \buff2_reg__0_n_73\,
      P(31) => \buff2_reg__0_n_74\,
      P(30) => \buff2_reg__0_n_75\,
      P(29) => \buff2_reg__0_n_76\,
      P(28) => \buff2_reg__0_n_77\,
      P(27) => \buff2_reg__0_n_78\,
      P(26) => \buff2_reg__0_n_79\,
      P(25) => \buff2_reg__0_n_80\,
      P(24) => \buff2_reg__0_n_81\,
      P(23) => \buff2_reg__0_n_82\,
      P(22) => \buff2_reg__0_n_83\,
      P(21) => \buff2_reg__0_n_84\,
      P(20) => \buff2_reg__0_n_85\,
      P(19) => \buff2_reg__0_n_86\,
      P(18) => \buff2_reg__0_n_87\,
      P(17) => \buff2_reg__0_n_88\,
      P(16) => \buff2_reg__0_n_89\,
      P(15) => \buff2_reg__0_n_90\,
      P(14) => \buff2_reg__0_n_91\,
      P(13) => \buff2_reg__0_n_92\,
      P(12) => \buff2_reg__0_n_93\,
      P(11) => \buff2_reg__0_n_94\,
      P(10) => \buff2_reg__0_n_95\,
      P(9) => \buff2_reg__0_n_96\,
      P(8) => \buff2_reg__0_n_97\,
      P(7) => \buff2_reg__0_n_98\,
      P(6) => \buff2_reg__0_n_99\,
      P(5) => \buff2_reg__0_n_100\,
      P(4) => \buff2_reg__0_n_101\,
      P(3) => \buff2_reg__0_n_102\,
      P(2) => \buff2_reg__0_n_103\,
      P(1) => \buff2_reg__0_n_104\,
      P(0) => \buff2_reg__0_n_105\,
      PATTERNBDETECT => \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \buff1_reg__0_n_106\,
      PCIN(46) => \buff1_reg__0_n_107\,
      PCIN(45) => \buff1_reg__0_n_108\,
      PCIN(44) => \buff1_reg__0_n_109\,
      PCIN(43) => \buff1_reg__0_n_110\,
      PCIN(42) => \buff1_reg__0_n_111\,
      PCIN(41) => \buff1_reg__0_n_112\,
      PCIN(40) => \buff1_reg__0_n_113\,
      PCIN(39) => \buff1_reg__0_n_114\,
      PCIN(38) => \buff1_reg__0_n_115\,
      PCIN(37) => \buff1_reg__0_n_116\,
      PCIN(36) => \buff1_reg__0_n_117\,
      PCIN(35) => \buff1_reg__0_n_118\,
      PCIN(34) => \buff1_reg__0_n_119\,
      PCIN(33) => \buff1_reg__0_n_120\,
      PCIN(32) => \buff1_reg__0_n_121\,
      PCIN(31) => \buff1_reg__0_n_122\,
      PCIN(30) => \buff1_reg__0_n_123\,
      PCIN(29) => \buff1_reg__0_n_124\,
      PCIN(28) => \buff1_reg__0_n_125\,
      PCIN(27) => \buff1_reg__0_n_126\,
      PCIN(26) => \buff1_reg__0_n_127\,
      PCIN(25) => \buff1_reg__0_n_128\,
      PCIN(24) => \buff1_reg__0_n_129\,
      PCIN(23) => \buff1_reg__0_n_130\,
      PCIN(22) => \buff1_reg__0_n_131\,
      PCIN(21) => \buff1_reg__0_n_132\,
      PCIN(20) => \buff1_reg__0_n_133\,
      PCIN(19) => \buff1_reg__0_n_134\,
      PCIN(18) => \buff1_reg__0_n_135\,
      PCIN(17) => \buff1_reg__0_n_136\,
      PCIN(16) => \buff1_reg__0_n_137\,
      PCIN(15) => \buff1_reg__0_n_138\,
      PCIN(14) => \buff1_reg__0_n_139\,
      PCIN(13) => \buff1_reg__0_n_140\,
      PCIN(12) => \buff1_reg__0_n_141\,
      PCIN(11) => \buff1_reg__0_n_142\,
      PCIN(10) => \buff1_reg__0_n_143\,
      PCIN(9) => \buff1_reg__0_n_144\,
      PCIN(8) => \buff1_reg__0_n_145\,
      PCIN(7) => \buff1_reg__0_n_146\,
      PCIN(6) => \buff1_reg__0_n_147\,
      PCIN(5) => \buff1_reg__0_n_148\,
      PCIN(4) => \buff1_reg__0_n_149\,
      PCIN(3) => \buff1_reg__0_n_150\,
      PCIN(2) => \buff1_reg__0_n_151\,
      PCIN(1) => \buff1_reg__0_n_152\,
      PCIN(0) => \buff1_reg__0_n_153\,
      PCOUT(47 downto 0) => \NLW_buff2_reg__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg[0]_srl2_n_0\,
      Q => buff3_reg(0),
      R => '0'
    );
\buff3_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg__0_n_105\,
      Q => buff3_reg(17),
      R => '0'
    );
\buff3_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg[10]_srl2_n_0\,
      Q => buff3_reg(10),
      R => '0'
    );
\buff3_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg__0_n_95\,
      Q => buff3_reg(27),
      R => '0'
    );
\buff3_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg[11]_srl2_n_0\,
      Q => buff3_reg(11),
      R => '0'
    );
\buff3_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg__0_n_94\,
      Q => buff3_reg(28),
      R => '0'
    );
\buff3_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg[12]_srl2_n_0\,
      Q => buff3_reg(12),
      R => '0'
    );
\buff3_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg__0_n_93\,
      Q => buff3_reg(29),
      R => '0'
    );
\buff3_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg[13]_srl2_n_0\,
      Q => buff3_reg(13),
      R => '0'
    );
\buff3_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg__0_n_92\,
      Q => buff3_reg(30),
      R => '0'
    );
\buff3_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg[14]_srl2_n_0\,
      Q => buff3_reg(14),
      R => '0'
    );
\buff3_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg__0_n_91\,
      Q => buff3_reg(31),
      R => '0'
    );
\buff3_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg[15]_srl2_n_0\,
      Q => buff3_reg(15),
      R => '0'
    );
\buff3_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg[16]_srl2_n_0\,
      Q => buff3_reg(16),
      R => '0'
    );
\buff3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg[1]_srl2_n_0\,
      Q => buff3_reg(1),
      R => '0'
    );
\buff3_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg__0_n_104\,
      Q => buff3_reg(18),
      R => '0'
    );
\buff3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg[2]_srl2_n_0\,
      Q => buff3_reg(2),
      R => '0'
    );
\buff3_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg__0_n_103\,
      Q => buff3_reg(19),
      R => '0'
    );
\buff3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg[3]_srl2_n_0\,
      Q => buff3_reg(3),
      R => '0'
    );
\buff3_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg__0_n_102\,
      Q => buff3_reg(20),
      R => '0'
    );
\buff3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg[4]_srl2_n_0\,
      Q => buff3_reg(4),
      R => '0'
    );
\buff3_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg__0_n_101\,
      Q => buff3_reg(21),
      R => '0'
    );
\buff3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg[5]_srl2_n_0\,
      Q => buff3_reg(5),
      R => '0'
    );
\buff3_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg__0_n_100\,
      Q => buff3_reg(22),
      R => '0'
    );
\buff3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg[6]_srl2_n_0\,
      Q => buff3_reg(6),
      R => '0'
    );
\buff3_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg__0_n_99\,
      Q => buff3_reg(23),
      R => '0'
    );
\buff3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg[7]_srl2_n_0\,
      Q => buff3_reg(7),
      R => '0'
    );
\buff3_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg__0_n_98\,
      Q => buff3_reg(24),
      R => '0'
    );
\buff3_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg[8]_srl2_n_0\,
      Q => buff3_reg(8),
      R => '0'
    );
\buff3_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg__0_n_97\,
      Q => buff3_reg(25),
      R => '0'
    );
\buff3_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg[9]_srl2_n_0\,
      Q => buff3_reg(9),
      R => '0'
    );
\buff3_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg__0_n_96\,
      Q => buff3_reg(26),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_bkb_MulnS_0_9 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \tmp_8_2_1_i_reg_1716_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_56_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_enable_reg_pp3_iter3 : in STD_LOGIC;
    \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1554_reg[0]\ : in STD_LOGIC;
    \window_2_0_reg_544_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_bkb_MulnS_0_9 : entity is "cnn_2d_conv_d4x4_bkb_MulnS_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_bkb_MulnS_0_9;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_bkb_MulnS_0_9 is
  signal \^d\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of D : signal is "true";
  signal \a_reg0_reg_n_0_[17]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[18]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[19]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[20]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[21]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[22]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[23]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[24]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[25]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[26]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[27]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[28]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[29]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[30]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[31]\ : STD_LOGIC;
  signal buff0_reg_n_100 : STD_LOGIC;
  signal buff0_reg_n_101 : STD_LOGIC;
  signal buff0_reg_n_102 : STD_LOGIC;
  signal buff0_reg_n_103 : STD_LOGIC;
  signal buff0_reg_n_104 : STD_LOGIC;
  signal buff0_reg_n_105 : STD_LOGIC;
  signal buff0_reg_n_106 : STD_LOGIC;
  signal buff0_reg_n_107 : STD_LOGIC;
  signal buff0_reg_n_108 : STD_LOGIC;
  signal buff0_reg_n_109 : STD_LOGIC;
  signal buff0_reg_n_110 : STD_LOGIC;
  signal buff0_reg_n_111 : STD_LOGIC;
  signal buff0_reg_n_112 : STD_LOGIC;
  signal buff0_reg_n_113 : STD_LOGIC;
  signal buff0_reg_n_114 : STD_LOGIC;
  signal buff0_reg_n_115 : STD_LOGIC;
  signal buff0_reg_n_116 : STD_LOGIC;
  signal buff0_reg_n_117 : STD_LOGIC;
  signal buff0_reg_n_118 : STD_LOGIC;
  signal buff0_reg_n_119 : STD_LOGIC;
  signal buff0_reg_n_120 : STD_LOGIC;
  signal buff0_reg_n_121 : STD_LOGIC;
  signal buff0_reg_n_122 : STD_LOGIC;
  signal buff0_reg_n_123 : STD_LOGIC;
  signal buff0_reg_n_124 : STD_LOGIC;
  signal buff0_reg_n_125 : STD_LOGIC;
  signal buff0_reg_n_126 : STD_LOGIC;
  signal buff0_reg_n_127 : STD_LOGIC;
  signal buff0_reg_n_128 : STD_LOGIC;
  signal buff0_reg_n_129 : STD_LOGIC;
  signal buff0_reg_n_130 : STD_LOGIC;
  signal buff0_reg_n_131 : STD_LOGIC;
  signal buff0_reg_n_132 : STD_LOGIC;
  signal buff0_reg_n_133 : STD_LOGIC;
  signal buff0_reg_n_134 : STD_LOGIC;
  signal buff0_reg_n_135 : STD_LOGIC;
  signal buff0_reg_n_136 : STD_LOGIC;
  signal buff0_reg_n_137 : STD_LOGIC;
  signal buff0_reg_n_138 : STD_LOGIC;
  signal buff0_reg_n_139 : STD_LOGIC;
  signal buff0_reg_n_140 : STD_LOGIC;
  signal buff0_reg_n_141 : STD_LOGIC;
  signal buff0_reg_n_142 : STD_LOGIC;
  signal buff0_reg_n_143 : STD_LOGIC;
  signal buff0_reg_n_144 : STD_LOGIC;
  signal buff0_reg_n_145 : STD_LOGIC;
  signal buff0_reg_n_146 : STD_LOGIC;
  signal buff0_reg_n_147 : STD_LOGIC;
  signal buff0_reg_n_148 : STD_LOGIC;
  signal buff0_reg_n_149 : STD_LOGIC;
  signal buff0_reg_n_150 : STD_LOGIC;
  signal buff0_reg_n_151 : STD_LOGIC;
  signal buff0_reg_n_152 : STD_LOGIC;
  signal buff0_reg_n_153 : STD_LOGIC;
  signal buff0_reg_n_24 : STD_LOGIC;
  signal buff0_reg_n_25 : STD_LOGIC;
  signal buff0_reg_n_26 : STD_LOGIC;
  signal buff0_reg_n_27 : STD_LOGIC;
  signal buff0_reg_n_28 : STD_LOGIC;
  signal buff0_reg_n_29 : STD_LOGIC;
  signal buff0_reg_n_30 : STD_LOGIC;
  signal buff0_reg_n_31 : STD_LOGIC;
  signal buff0_reg_n_32 : STD_LOGIC;
  signal buff0_reg_n_33 : STD_LOGIC;
  signal buff0_reg_n_34 : STD_LOGIC;
  signal buff0_reg_n_35 : STD_LOGIC;
  signal buff0_reg_n_36 : STD_LOGIC;
  signal buff0_reg_n_37 : STD_LOGIC;
  signal buff0_reg_n_38 : STD_LOGIC;
  signal buff0_reg_n_39 : STD_LOGIC;
  signal buff0_reg_n_40 : STD_LOGIC;
  signal buff0_reg_n_41 : STD_LOGIC;
  signal buff0_reg_n_42 : STD_LOGIC;
  signal buff0_reg_n_43 : STD_LOGIC;
  signal buff0_reg_n_44 : STD_LOGIC;
  signal buff0_reg_n_45 : STD_LOGIC;
  signal buff0_reg_n_46 : STD_LOGIC;
  signal buff0_reg_n_47 : STD_LOGIC;
  signal buff0_reg_n_48 : STD_LOGIC;
  signal buff0_reg_n_49 : STD_LOGIC;
  signal buff0_reg_n_50 : STD_LOGIC;
  signal buff0_reg_n_51 : STD_LOGIC;
  signal buff0_reg_n_52 : STD_LOGIC;
  signal buff0_reg_n_53 : STD_LOGIC;
  signal buff0_reg_n_58 : STD_LOGIC;
  signal buff0_reg_n_59 : STD_LOGIC;
  signal buff0_reg_n_60 : STD_LOGIC;
  signal buff0_reg_n_61 : STD_LOGIC;
  signal buff0_reg_n_62 : STD_LOGIC;
  signal buff0_reg_n_63 : STD_LOGIC;
  signal buff0_reg_n_64 : STD_LOGIC;
  signal buff0_reg_n_65 : STD_LOGIC;
  signal buff0_reg_n_66 : STD_LOGIC;
  signal buff0_reg_n_67 : STD_LOGIC;
  signal buff0_reg_n_68 : STD_LOGIC;
  signal buff0_reg_n_69 : STD_LOGIC;
  signal buff0_reg_n_70 : STD_LOGIC;
  signal buff0_reg_n_71 : STD_LOGIC;
  signal buff0_reg_n_72 : STD_LOGIC;
  signal buff0_reg_n_73 : STD_LOGIC;
  signal buff0_reg_n_74 : STD_LOGIC;
  signal buff0_reg_n_75 : STD_LOGIC;
  signal buff0_reg_n_76 : STD_LOGIC;
  signal buff0_reg_n_77 : STD_LOGIC;
  signal buff0_reg_n_78 : STD_LOGIC;
  signal buff0_reg_n_79 : STD_LOGIC;
  signal buff0_reg_n_80 : STD_LOGIC;
  signal buff0_reg_n_81 : STD_LOGIC;
  signal buff0_reg_n_82 : STD_LOGIC;
  signal buff0_reg_n_83 : STD_LOGIC;
  signal buff0_reg_n_84 : STD_LOGIC;
  signal buff0_reg_n_85 : STD_LOGIC;
  signal buff0_reg_n_86 : STD_LOGIC;
  signal buff0_reg_n_87 : STD_LOGIC;
  signal buff0_reg_n_88 : STD_LOGIC;
  signal buff0_reg_n_89 : STD_LOGIC;
  signal buff0_reg_n_90 : STD_LOGIC;
  signal buff0_reg_n_91 : STD_LOGIC;
  signal buff0_reg_n_92 : STD_LOGIC;
  signal buff0_reg_n_93 : STD_LOGIC;
  signal buff0_reg_n_94 : STD_LOGIC;
  signal buff0_reg_n_95 : STD_LOGIC;
  signal buff0_reg_n_96 : STD_LOGIC;
  signal buff0_reg_n_97 : STD_LOGIC;
  signal buff0_reg_n_98 : STD_LOGIC;
  signal buff0_reg_n_99 : STD_LOGIC;
  signal \buff1_reg__0_n_106\ : STD_LOGIC;
  signal \buff1_reg__0_n_107\ : STD_LOGIC;
  signal \buff1_reg__0_n_108\ : STD_LOGIC;
  signal \buff1_reg__0_n_109\ : STD_LOGIC;
  signal \buff1_reg__0_n_110\ : STD_LOGIC;
  signal \buff1_reg__0_n_111\ : STD_LOGIC;
  signal \buff1_reg__0_n_112\ : STD_LOGIC;
  signal \buff1_reg__0_n_113\ : STD_LOGIC;
  signal \buff1_reg__0_n_114\ : STD_LOGIC;
  signal \buff1_reg__0_n_115\ : STD_LOGIC;
  signal \buff1_reg__0_n_116\ : STD_LOGIC;
  signal \buff1_reg__0_n_117\ : STD_LOGIC;
  signal \buff1_reg__0_n_118\ : STD_LOGIC;
  signal \buff1_reg__0_n_119\ : STD_LOGIC;
  signal \buff1_reg__0_n_120\ : STD_LOGIC;
  signal \buff1_reg__0_n_121\ : STD_LOGIC;
  signal \buff1_reg__0_n_122\ : STD_LOGIC;
  signal \buff1_reg__0_n_123\ : STD_LOGIC;
  signal \buff1_reg__0_n_124\ : STD_LOGIC;
  signal \buff1_reg__0_n_125\ : STD_LOGIC;
  signal \buff1_reg__0_n_126\ : STD_LOGIC;
  signal \buff1_reg__0_n_127\ : STD_LOGIC;
  signal \buff1_reg__0_n_128\ : STD_LOGIC;
  signal \buff1_reg__0_n_129\ : STD_LOGIC;
  signal \buff1_reg__0_n_130\ : STD_LOGIC;
  signal \buff1_reg__0_n_131\ : STD_LOGIC;
  signal \buff1_reg__0_n_132\ : STD_LOGIC;
  signal \buff1_reg__0_n_133\ : STD_LOGIC;
  signal \buff1_reg__0_n_134\ : STD_LOGIC;
  signal \buff1_reg__0_n_135\ : STD_LOGIC;
  signal \buff1_reg__0_n_136\ : STD_LOGIC;
  signal \buff1_reg__0_n_137\ : STD_LOGIC;
  signal \buff1_reg__0_n_138\ : STD_LOGIC;
  signal \buff1_reg__0_n_139\ : STD_LOGIC;
  signal \buff1_reg__0_n_140\ : STD_LOGIC;
  signal \buff1_reg__0_n_141\ : STD_LOGIC;
  signal \buff1_reg__0_n_142\ : STD_LOGIC;
  signal \buff1_reg__0_n_143\ : STD_LOGIC;
  signal \buff1_reg__0_n_144\ : STD_LOGIC;
  signal \buff1_reg__0_n_145\ : STD_LOGIC;
  signal \buff1_reg__0_n_146\ : STD_LOGIC;
  signal \buff1_reg__0_n_147\ : STD_LOGIC;
  signal \buff1_reg__0_n_148\ : STD_LOGIC;
  signal \buff1_reg__0_n_149\ : STD_LOGIC;
  signal \buff1_reg__0_n_150\ : STD_LOGIC;
  signal \buff1_reg__0_n_151\ : STD_LOGIC;
  signal \buff1_reg__0_n_152\ : STD_LOGIC;
  signal \buff1_reg__0_n_153\ : STD_LOGIC;
  signal \buff2_reg__0_n_100\ : STD_LOGIC;
  signal \buff2_reg__0_n_101\ : STD_LOGIC;
  signal \buff2_reg__0_n_102\ : STD_LOGIC;
  signal \buff2_reg__0_n_103\ : STD_LOGIC;
  signal \buff2_reg__0_n_104\ : STD_LOGIC;
  signal \buff2_reg__0_n_105\ : STD_LOGIC;
  signal \buff2_reg__0_n_58\ : STD_LOGIC;
  signal \buff2_reg__0_n_59\ : STD_LOGIC;
  signal \buff2_reg__0_n_60\ : STD_LOGIC;
  signal \buff2_reg__0_n_61\ : STD_LOGIC;
  signal \buff2_reg__0_n_62\ : STD_LOGIC;
  signal \buff2_reg__0_n_63\ : STD_LOGIC;
  signal \buff2_reg__0_n_64\ : STD_LOGIC;
  signal \buff2_reg__0_n_65\ : STD_LOGIC;
  signal \buff2_reg__0_n_66\ : STD_LOGIC;
  signal \buff2_reg__0_n_67\ : STD_LOGIC;
  signal \buff2_reg__0_n_68\ : STD_LOGIC;
  signal \buff2_reg__0_n_69\ : STD_LOGIC;
  signal \buff2_reg__0_n_70\ : STD_LOGIC;
  signal \buff2_reg__0_n_71\ : STD_LOGIC;
  signal \buff2_reg__0_n_72\ : STD_LOGIC;
  signal \buff2_reg__0_n_73\ : STD_LOGIC;
  signal \buff2_reg__0_n_74\ : STD_LOGIC;
  signal \buff2_reg__0_n_75\ : STD_LOGIC;
  signal \buff2_reg__0_n_76\ : STD_LOGIC;
  signal \buff2_reg__0_n_77\ : STD_LOGIC;
  signal \buff2_reg__0_n_78\ : STD_LOGIC;
  signal \buff2_reg__0_n_79\ : STD_LOGIC;
  signal \buff2_reg__0_n_80\ : STD_LOGIC;
  signal \buff2_reg__0_n_81\ : STD_LOGIC;
  signal \buff2_reg__0_n_82\ : STD_LOGIC;
  signal \buff2_reg__0_n_83\ : STD_LOGIC;
  signal \buff2_reg__0_n_84\ : STD_LOGIC;
  signal \buff2_reg__0_n_85\ : STD_LOGIC;
  signal \buff2_reg__0_n_86\ : STD_LOGIC;
  signal \buff2_reg__0_n_87\ : STD_LOGIC;
  signal \buff2_reg__0_n_88\ : STD_LOGIC;
  signal \buff2_reg__0_n_89\ : STD_LOGIC;
  signal \buff2_reg__0_n_90\ : STD_LOGIC;
  signal \buff2_reg__0_n_91\ : STD_LOGIC;
  signal \buff2_reg__0_n_92\ : STD_LOGIC;
  signal \buff2_reg__0_n_93\ : STD_LOGIC;
  signal \buff2_reg__0_n_94\ : STD_LOGIC;
  signal \buff2_reg__0_n_95\ : STD_LOGIC;
  signal \buff2_reg__0_n_96\ : STD_LOGIC;
  signal \buff2_reg__0_n_97\ : STD_LOGIC;
  signal \buff2_reg__0_n_98\ : STD_LOGIC;
  signal \buff2_reg__0_n_99\ : STD_LOGIC;
  signal NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff0_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff1_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff1_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff1_reg__0_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff2_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff2_reg__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \buff3_reg[0]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U7/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg ";
  attribute srl_name : string;
  attribute srl_name of \buff3_reg[0]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U7/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg[0]_srl3 ";
  attribute srl_bus_name of \buff3_reg[10]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U7/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[10]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U7/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg[10]_srl3 ";
  attribute srl_bus_name of \buff3_reg[11]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U7/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[11]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U7/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg[11]_srl3 ";
  attribute srl_bus_name of \buff3_reg[12]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U7/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[12]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U7/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg[12]_srl3 ";
  attribute srl_bus_name of \buff3_reg[13]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U7/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[13]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U7/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg[13]_srl3 ";
  attribute srl_bus_name of \buff3_reg[14]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U7/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[14]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U7/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg[14]_srl3 ";
  attribute srl_bus_name of \buff3_reg[15]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U7/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[15]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U7/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg[15]_srl3 ";
  attribute srl_bus_name of \buff3_reg[16]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U7/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[16]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U7/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg[16]_srl3 ";
  attribute srl_bus_name of \buff3_reg[1]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U7/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[1]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U7/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg[1]_srl3 ";
  attribute srl_bus_name of \buff3_reg[2]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U7/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[2]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U7/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg[2]_srl3 ";
  attribute srl_bus_name of \buff3_reg[3]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U7/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[3]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U7/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg[3]_srl3 ";
  attribute srl_bus_name of \buff3_reg[4]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U7/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[4]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U7/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg[4]_srl3 ";
  attribute srl_bus_name of \buff3_reg[5]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U7/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[5]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U7/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg[5]_srl3 ";
  attribute srl_bus_name of \buff3_reg[6]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U7/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[6]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U7/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg[6]_srl3 ";
  attribute srl_bus_name of \buff3_reg[7]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U7/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[7]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U7/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg[7]_srl3 ";
  attribute srl_bus_name of \buff3_reg[8]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U7/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[8]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U7/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg[8]_srl3 ";
  attribute srl_bus_name of \buff3_reg[9]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U7/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[9]_srl3\ : label is "inst/\cnn_2d_conv_d4x4_bkb_U7/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg[9]_srl3 ";
begin
  D(31 downto 0) <= \^d\(31 downto 0);
\a_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => Q(17),
      Q => \a_reg0_reg_n_0_[17]\,
      R => '0'
    );
\a_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => Q(18),
      Q => \a_reg0_reg_n_0_[18]\,
      R => '0'
    );
\a_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => Q(19),
      Q => \a_reg0_reg_n_0_[19]\,
      R => '0'
    );
\a_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => Q(20),
      Q => \a_reg0_reg_n_0_[20]\,
      R => '0'
    );
\a_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => Q(21),
      Q => \a_reg0_reg_n_0_[21]\,
      R => '0'
    );
\a_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => Q(22),
      Q => \a_reg0_reg_n_0_[22]\,
      R => '0'
    );
\a_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => Q(23),
      Q => \a_reg0_reg_n_0_[23]\,
      R => '0'
    );
\a_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => Q(24),
      Q => \a_reg0_reg_n_0_[24]\,
      R => '0'
    );
\a_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => Q(25),
      Q => \a_reg0_reg_n_0_[25]\,
      R => '0'
    );
\a_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => Q(26),
      Q => \a_reg0_reg_n_0_[26]\,
      R => '0'
    );
\a_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => Q(27),
      Q => \a_reg0_reg_n_0_[27]\,
      R => '0'
    );
\a_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => Q(28),
      Q => \a_reg0_reg_n_0_[28]\,
      R => '0'
    );
\a_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => Q(29),
      Q => \a_reg0_reg_n_0_[29]\,
      R => '0'
    );
\a_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => Q(30),
      Q => \a_reg0_reg_n_0_[30]\,
      R => '0'
    );
\a_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => Q(31),
      Q => \a_reg0_reg_n_0_[31]\,
      R => '0'
    );
\b_inferred_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567_reg[31]\(22),
      I1 => ap_enable_reg_pp3_iter3,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1554_reg[0]\,
      I3 => \window_2_0_reg_544_reg[31]\(22),
      O => \^d\(22)
    );
\b_inferred_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567_reg[31]\(21),
      I1 => ap_enable_reg_pp3_iter3,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1554_reg[0]\,
      I3 => \window_2_0_reg_544_reg[31]\(21),
      O => \^d\(21)
    );
\b_inferred_i_12__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567_reg[31]\(20),
      I1 => ap_enable_reg_pp3_iter3,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1554_reg[0]\,
      I3 => \window_2_0_reg_544_reg[31]\(20),
      O => \^d\(20)
    );
\b_inferred_i_13__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567_reg[31]\(19),
      I1 => ap_enable_reg_pp3_iter3,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1554_reg[0]\,
      I3 => \window_2_0_reg_544_reg[31]\(19),
      O => \^d\(19)
    );
\b_inferred_i_14__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567_reg[31]\(18),
      I1 => ap_enable_reg_pp3_iter3,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1554_reg[0]\,
      I3 => \window_2_0_reg_544_reg[31]\(18),
      O => \^d\(18)
    );
\b_inferred_i_15__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567_reg[31]\(17),
      I1 => ap_enable_reg_pp3_iter3,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1554_reg[0]\,
      I3 => \window_2_0_reg_544_reg[31]\(17),
      O => \^d\(17)
    );
\b_inferred_i_16__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567_reg[31]\(16),
      I1 => ap_enable_reg_pp3_iter3,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1554_reg[0]\,
      I3 => \window_2_0_reg_544_reg[31]\(16),
      O => \^d\(16)
    );
\b_inferred_i_17__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567_reg[31]\(15),
      I1 => ap_enable_reg_pp3_iter3,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1554_reg[0]\,
      I3 => \window_2_0_reg_544_reg[31]\(15),
      O => \^d\(15)
    );
\b_inferred_i_18__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567_reg[31]\(14),
      I1 => ap_enable_reg_pp3_iter3,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1554_reg[0]\,
      I3 => \window_2_0_reg_544_reg[31]\(14),
      O => \^d\(14)
    );
\b_inferred_i_19__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567_reg[31]\(13),
      I1 => ap_enable_reg_pp3_iter3,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1554_reg[0]\,
      I3 => \window_2_0_reg_544_reg[31]\(13),
      O => \^d\(13)
    );
\b_inferred_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567_reg[31]\(31),
      I1 => ap_enable_reg_pp3_iter3,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1554_reg[0]\,
      I3 => \window_2_0_reg_544_reg[31]\(31),
      O => \^d\(31)
    );
\b_inferred_i_20__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567_reg[31]\(12),
      I1 => ap_enable_reg_pp3_iter3,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1554_reg[0]\,
      I3 => \window_2_0_reg_544_reg[31]\(12),
      O => \^d\(12)
    );
\b_inferred_i_21__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567_reg[31]\(11),
      I1 => ap_enable_reg_pp3_iter3,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1554_reg[0]\,
      I3 => \window_2_0_reg_544_reg[31]\(11),
      O => \^d\(11)
    );
\b_inferred_i_22__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567_reg[31]\(10),
      I1 => ap_enable_reg_pp3_iter3,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1554_reg[0]\,
      I3 => \window_2_0_reg_544_reg[31]\(10),
      O => \^d\(10)
    );
\b_inferred_i_23__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567_reg[31]\(9),
      I1 => ap_enable_reg_pp3_iter3,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1554_reg[0]\,
      I3 => \window_2_0_reg_544_reg[31]\(9),
      O => \^d\(9)
    );
\b_inferred_i_24__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567_reg[31]\(8),
      I1 => ap_enable_reg_pp3_iter3,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1554_reg[0]\,
      I3 => \window_2_0_reg_544_reg[31]\(8),
      O => \^d\(8)
    );
\b_inferred_i_25__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567_reg[31]\(7),
      I1 => ap_enable_reg_pp3_iter3,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1554_reg[0]\,
      I3 => \window_2_0_reg_544_reg[31]\(7),
      O => \^d\(7)
    );
\b_inferred_i_26__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567_reg[31]\(6),
      I1 => ap_enable_reg_pp3_iter3,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1554_reg[0]\,
      I3 => \window_2_0_reg_544_reg[31]\(6),
      O => \^d\(6)
    );
\b_inferred_i_27__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567_reg[31]\(5),
      I1 => ap_enable_reg_pp3_iter3,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1554_reg[0]\,
      I3 => \window_2_0_reg_544_reg[31]\(5),
      O => \^d\(5)
    );
\b_inferred_i_28__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567_reg[31]\(4),
      I1 => ap_enable_reg_pp3_iter3,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1554_reg[0]\,
      I3 => \window_2_0_reg_544_reg[31]\(4),
      O => \^d\(4)
    );
\b_inferred_i_29__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567_reg[31]\(3),
      I1 => ap_enable_reg_pp3_iter3,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1554_reg[0]\,
      I3 => \window_2_0_reg_544_reg[31]\(3),
      O => \^d\(3)
    );
\b_inferred_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567_reg[31]\(30),
      I1 => ap_enable_reg_pp3_iter3,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1554_reg[0]\,
      I3 => \window_2_0_reg_544_reg[31]\(30),
      O => \^d\(30)
    );
\b_inferred_i_30__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567_reg[31]\(2),
      I1 => ap_enable_reg_pp3_iter3,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1554_reg[0]\,
      I3 => \window_2_0_reg_544_reg[31]\(2),
      O => \^d\(2)
    );
\b_inferred_i_31__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567_reg[31]\(1),
      I1 => ap_enable_reg_pp3_iter3,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1554_reg[0]\,
      I3 => \window_2_0_reg_544_reg[31]\(1),
      O => \^d\(1)
    );
\b_inferred_i_32__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567_reg[31]\(0),
      I1 => ap_enable_reg_pp3_iter3,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1554_reg[0]\,
      I3 => \window_2_0_reg_544_reg[31]\(0),
      O => \^d\(0)
    );
\b_inferred_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567_reg[31]\(29),
      I1 => ap_enable_reg_pp3_iter3,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1554_reg[0]\,
      I3 => \window_2_0_reg_544_reg[31]\(29),
      O => \^d\(29)
    );
\b_inferred_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567_reg[31]\(28),
      I1 => ap_enable_reg_pp3_iter3,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1554_reg[0]\,
      I3 => \window_2_0_reg_544_reg[31]\(28),
      O => \^d\(28)
    );
\b_inferred_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567_reg[31]\(27),
      I1 => ap_enable_reg_pp3_iter3,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1554_reg[0]\,
      I3 => \window_2_0_reg_544_reg[31]\(27),
      O => \^d\(27)
    );
\b_inferred_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567_reg[31]\(26),
      I1 => ap_enable_reg_pp3_iter3,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1554_reg[0]\,
      I3 => \window_2_0_reg_544_reg[31]\(26),
      O => \^d\(26)
    );
\b_inferred_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567_reg[31]\(25),
      I1 => ap_enable_reg_pp3_iter3,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1554_reg[0]\,
      I3 => \window_2_0_reg_544_reg[31]\(25),
      O => \^d\(25)
    );
\b_inferred_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567_reg[31]\(24),
      I1 => ap_enable_reg_pp3_iter3,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1554_reg[0]\,
      I3 => \window_2_0_reg_544_reg[31]\(24),
      O => \^d\(24)
    );
\b_inferred_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567_reg[31]\(23),
      I1 => ap_enable_reg_pp3_iter3,
      I2 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1554_reg[0]\,
      I3 => \window_2_0_reg_544_reg[31]\(23),
      O => \^d\(23)
    );
buff0_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => Q(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29) => buff0_reg_n_24,
      ACOUT(28) => buff0_reg_n_25,
      ACOUT(27) => buff0_reg_n_26,
      ACOUT(26) => buff0_reg_n_27,
      ACOUT(25) => buff0_reg_n_28,
      ACOUT(24) => buff0_reg_n_29,
      ACOUT(23) => buff0_reg_n_30,
      ACOUT(22) => buff0_reg_n_31,
      ACOUT(21) => buff0_reg_n_32,
      ACOUT(20) => buff0_reg_n_33,
      ACOUT(19) => buff0_reg_n_34,
      ACOUT(18) => buff0_reg_n_35,
      ACOUT(17) => buff0_reg_n_36,
      ACOUT(16) => buff0_reg_n_37,
      ACOUT(15) => buff0_reg_n_38,
      ACOUT(14) => buff0_reg_n_39,
      ACOUT(13) => buff0_reg_n_40,
      ACOUT(12) => buff0_reg_n_41,
      ACOUT(11) => buff0_reg_n_42,
      ACOUT(10) => buff0_reg_n_43,
      ACOUT(9) => buff0_reg_n_44,
      ACOUT(8) => buff0_reg_n_45,
      ACOUT(7) => buff0_reg_n_46,
      ACOUT(6) => buff0_reg_n_47,
      ACOUT(5) => buff0_reg_n_48,
      ACOUT(4) => buff0_reg_n_49,
      ACOUT(3) => buff0_reg_n_50,
      ACOUT(2) => buff0_reg_n_51,
      ACOUT(1) => buff0_reg_n_52,
      ACOUT(0) => buff0_reg_n_53,
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => \^d\(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff0_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff0_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => p_56_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_56_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_56_in,
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_buff0_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff0_reg_n_58,
      P(46) => buff0_reg_n_59,
      P(45) => buff0_reg_n_60,
      P(44) => buff0_reg_n_61,
      P(43) => buff0_reg_n_62,
      P(42) => buff0_reg_n_63,
      P(41) => buff0_reg_n_64,
      P(40) => buff0_reg_n_65,
      P(39) => buff0_reg_n_66,
      P(38) => buff0_reg_n_67,
      P(37) => buff0_reg_n_68,
      P(36) => buff0_reg_n_69,
      P(35) => buff0_reg_n_70,
      P(34) => buff0_reg_n_71,
      P(33) => buff0_reg_n_72,
      P(32) => buff0_reg_n_73,
      P(31) => buff0_reg_n_74,
      P(30) => buff0_reg_n_75,
      P(29) => buff0_reg_n_76,
      P(28) => buff0_reg_n_77,
      P(27) => buff0_reg_n_78,
      P(26) => buff0_reg_n_79,
      P(25) => buff0_reg_n_80,
      P(24) => buff0_reg_n_81,
      P(23) => buff0_reg_n_82,
      P(22) => buff0_reg_n_83,
      P(21) => buff0_reg_n_84,
      P(20) => buff0_reg_n_85,
      P(19) => buff0_reg_n_86,
      P(18) => buff0_reg_n_87,
      P(17) => buff0_reg_n_88,
      P(16) => buff0_reg_n_89,
      P(15) => buff0_reg_n_90,
      P(14) => buff0_reg_n_91,
      P(13) => buff0_reg_n_92,
      P(12) => buff0_reg_n_93,
      P(11) => buff0_reg_n_94,
      P(10) => buff0_reg_n_95,
      P(9) => buff0_reg_n_96,
      P(8) => buff0_reg_n_97,
      P(7) => buff0_reg_n_98,
      P(6) => buff0_reg_n_99,
      P(5) => buff0_reg_n_100,
      P(4) => buff0_reg_n_101,
      P(3) => buff0_reg_n_102,
      P(2) => buff0_reg_n_103,
      P(1) => buff0_reg_n_104,
      P(0) => buff0_reg_n_105,
      PATTERNBDETECT => NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff0_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => buff0_reg_n_106,
      PCOUT(46) => buff0_reg_n_107,
      PCOUT(45) => buff0_reg_n_108,
      PCOUT(44) => buff0_reg_n_109,
      PCOUT(43) => buff0_reg_n_110,
      PCOUT(42) => buff0_reg_n_111,
      PCOUT(41) => buff0_reg_n_112,
      PCOUT(40) => buff0_reg_n_113,
      PCOUT(39) => buff0_reg_n_114,
      PCOUT(38) => buff0_reg_n_115,
      PCOUT(37) => buff0_reg_n_116,
      PCOUT(36) => buff0_reg_n_117,
      PCOUT(35) => buff0_reg_n_118,
      PCOUT(34) => buff0_reg_n_119,
      PCOUT(33) => buff0_reg_n_120,
      PCOUT(32) => buff0_reg_n_121,
      PCOUT(31) => buff0_reg_n_122,
      PCOUT(30) => buff0_reg_n_123,
      PCOUT(29) => buff0_reg_n_124,
      PCOUT(28) => buff0_reg_n_125,
      PCOUT(27) => buff0_reg_n_126,
      PCOUT(26) => buff0_reg_n_127,
      PCOUT(25) => buff0_reg_n_128,
      PCOUT(24) => buff0_reg_n_129,
      PCOUT(23) => buff0_reg_n_130,
      PCOUT(22) => buff0_reg_n_131,
      PCOUT(21) => buff0_reg_n_132,
      PCOUT(20) => buff0_reg_n_133,
      PCOUT(19) => buff0_reg_n_134,
      PCOUT(18) => buff0_reg_n_135,
      PCOUT(17) => buff0_reg_n_136,
      PCOUT(16) => buff0_reg_n_137,
      PCOUT(15) => buff0_reg_n_138,
      PCOUT(14) => buff0_reg_n_139,
      PCOUT(13) => buff0_reg_n_140,
      PCOUT(12) => buff0_reg_n_141,
      PCOUT(11) => buff0_reg_n_142,
      PCOUT(10) => buff0_reg_n_143,
      PCOUT(9) => buff0_reg_n_144,
      PCOUT(8) => buff0_reg_n_145,
      PCOUT(7) => buff0_reg_n_146,
      PCOUT(6) => buff0_reg_n_147,
      PCOUT(5) => buff0_reg_n_148,
      PCOUT(4) => buff0_reg_n_149,
      PCOUT(3) => buff0_reg_n_150,
      PCOUT(2) => buff0_reg_n_151,
      PCOUT(1) => buff0_reg_n_152,
      PCOUT(0) => buff0_reg_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff0_reg_UNDERFLOW_UNCONNECTED
    );
\buff1_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "CASCADE",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29) => buff0_reg_n_24,
      ACIN(28) => buff0_reg_n_25,
      ACIN(27) => buff0_reg_n_26,
      ACIN(26) => buff0_reg_n_27,
      ACIN(25) => buff0_reg_n_28,
      ACIN(24) => buff0_reg_n_29,
      ACIN(23) => buff0_reg_n_30,
      ACIN(22) => buff0_reg_n_31,
      ACIN(21) => buff0_reg_n_32,
      ACIN(20) => buff0_reg_n_33,
      ACIN(19) => buff0_reg_n_34,
      ACIN(18) => buff0_reg_n_35,
      ACIN(17) => buff0_reg_n_36,
      ACIN(16) => buff0_reg_n_37,
      ACIN(15) => buff0_reg_n_38,
      ACIN(14) => buff0_reg_n_39,
      ACIN(13) => buff0_reg_n_40,
      ACIN(12) => buff0_reg_n_41,
      ACIN(11) => buff0_reg_n_42,
      ACIN(10) => buff0_reg_n_43,
      ACIN(9) => buff0_reg_n_44,
      ACIN(8) => buff0_reg_n_45,
      ACIN(7) => buff0_reg_n_46,
      ACIN(6) => buff0_reg_n_47,
      ACIN(5) => buff0_reg_n_48,
      ACIN(4) => buff0_reg_n_49,
      ACIN(3) => buff0_reg_n_50,
      ACIN(2) => buff0_reg_n_51,
      ACIN(1) => buff0_reg_n_52,
      ACIN(0) => buff0_reg_n_53,
      ACOUT(29 downto 0) => \NLW_buff1_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \^d\(31),
      B(16) => \^d\(31),
      B(15) => \^d\(31),
      B(14 downto 0) => \^d\(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff1_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff1_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_56_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_56_in,
      CEP => p_56_in,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_buff1_reg__0_OVERFLOW_UNCONNECTED\,
      P(47 downto 0) => \NLW_buff1_reg__0_P_UNCONNECTED\(47 downto 0),
      PATTERNBDETECT => \NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => buff0_reg_n_106,
      PCIN(46) => buff0_reg_n_107,
      PCIN(45) => buff0_reg_n_108,
      PCIN(44) => buff0_reg_n_109,
      PCIN(43) => buff0_reg_n_110,
      PCIN(42) => buff0_reg_n_111,
      PCIN(41) => buff0_reg_n_112,
      PCIN(40) => buff0_reg_n_113,
      PCIN(39) => buff0_reg_n_114,
      PCIN(38) => buff0_reg_n_115,
      PCIN(37) => buff0_reg_n_116,
      PCIN(36) => buff0_reg_n_117,
      PCIN(35) => buff0_reg_n_118,
      PCIN(34) => buff0_reg_n_119,
      PCIN(33) => buff0_reg_n_120,
      PCIN(32) => buff0_reg_n_121,
      PCIN(31) => buff0_reg_n_122,
      PCIN(30) => buff0_reg_n_123,
      PCIN(29) => buff0_reg_n_124,
      PCIN(28) => buff0_reg_n_125,
      PCIN(27) => buff0_reg_n_126,
      PCIN(26) => buff0_reg_n_127,
      PCIN(25) => buff0_reg_n_128,
      PCIN(24) => buff0_reg_n_129,
      PCIN(23) => buff0_reg_n_130,
      PCIN(22) => buff0_reg_n_131,
      PCIN(21) => buff0_reg_n_132,
      PCIN(20) => buff0_reg_n_133,
      PCIN(19) => buff0_reg_n_134,
      PCIN(18) => buff0_reg_n_135,
      PCIN(17) => buff0_reg_n_136,
      PCIN(16) => buff0_reg_n_137,
      PCIN(15) => buff0_reg_n_138,
      PCIN(14) => buff0_reg_n_139,
      PCIN(13) => buff0_reg_n_140,
      PCIN(12) => buff0_reg_n_141,
      PCIN(11) => buff0_reg_n_142,
      PCIN(10) => buff0_reg_n_143,
      PCIN(9) => buff0_reg_n_144,
      PCIN(8) => buff0_reg_n_145,
      PCIN(7) => buff0_reg_n_146,
      PCIN(6) => buff0_reg_n_147,
      PCIN(5) => buff0_reg_n_148,
      PCIN(4) => buff0_reg_n_149,
      PCIN(3) => buff0_reg_n_150,
      PCIN(2) => buff0_reg_n_151,
      PCIN(1) => buff0_reg_n_152,
      PCIN(0) => buff0_reg_n_153,
      PCOUT(47) => \buff1_reg__0_n_106\,
      PCOUT(46) => \buff1_reg__0_n_107\,
      PCOUT(45) => \buff1_reg__0_n_108\,
      PCOUT(44) => \buff1_reg__0_n_109\,
      PCOUT(43) => \buff1_reg__0_n_110\,
      PCOUT(42) => \buff1_reg__0_n_111\,
      PCOUT(41) => \buff1_reg__0_n_112\,
      PCOUT(40) => \buff1_reg__0_n_113\,
      PCOUT(39) => \buff1_reg__0_n_114\,
      PCOUT(38) => \buff1_reg__0_n_115\,
      PCOUT(37) => \buff1_reg__0_n_116\,
      PCOUT(36) => \buff1_reg__0_n_117\,
      PCOUT(35) => \buff1_reg__0_n_118\,
      PCOUT(34) => \buff1_reg__0_n_119\,
      PCOUT(33) => \buff1_reg__0_n_120\,
      PCOUT(32) => \buff1_reg__0_n_121\,
      PCOUT(31) => \buff1_reg__0_n_122\,
      PCOUT(30) => \buff1_reg__0_n_123\,
      PCOUT(29) => \buff1_reg__0_n_124\,
      PCOUT(28) => \buff1_reg__0_n_125\,
      PCOUT(27) => \buff1_reg__0_n_126\,
      PCOUT(26) => \buff1_reg__0_n_127\,
      PCOUT(25) => \buff1_reg__0_n_128\,
      PCOUT(24) => \buff1_reg__0_n_129\,
      PCOUT(23) => \buff1_reg__0_n_130\,
      PCOUT(22) => \buff1_reg__0_n_131\,
      PCOUT(21) => \buff1_reg__0_n_132\,
      PCOUT(20) => \buff1_reg__0_n_133\,
      PCOUT(19) => \buff1_reg__0_n_134\,
      PCOUT(18) => \buff1_reg__0_n_135\,
      PCOUT(17) => \buff1_reg__0_n_136\,
      PCOUT(16) => \buff1_reg__0_n_137\,
      PCOUT(15) => \buff1_reg__0_n_138\,
      PCOUT(14) => \buff1_reg__0_n_139\,
      PCOUT(13) => \buff1_reg__0_n_140\,
      PCOUT(12) => \buff1_reg__0_n_141\,
      PCOUT(11) => \buff1_reg__0_n_142\,
      PCOUT(10) => \buff1_reg__0_n_143\,
      PCOUT(9) => \buff1_reg__0_n_144\,
      PCOUT(8) => \buff1_reg__0_n_145\,
      PCOUT(7) => \buff1_reg__0_n_146\,
      PCOUT(6) => \buff1_reg__0_n_147\,
      PCOUT(5) => \buff1_reg__0_n_148\,
      PCOUT(4) => \buff1_reg__0_n_149\,
      PCOUT(3) => \buff1_reg__0_n_150\,
      PCOUT(2) => \buff1_reg__0_n_151\,
      PCOUT(1) => \buff1_reg__0_n_152\,
      PCOUT(0) => \buff1_reg__0_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff2_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \^d\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff2_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \a_reg0_reg_n_0_[31]\,
      B(16) => \a_reg0_reg_n_0_[31]\,
      B(15) => \a_reg0_reg_n_0_[31]\,
      B(14) => \a_reg0_reg_n_0_[31]\,
      B(13) => \a_reg0_reg_n_0_[30]\,
      B(12) => \a_reg0_reg_n_0_[29]\,
      B(11) => \a_reg0_reg_n_0_[28]\,
      B(10) => \a_reg0_reg_n_0_[27]\,
      B(9) => \a_reg0_reg_n_0_[26]\,
      B(8) => \a_reg0_reg_n_0_[25]\,
      B(7) => \a_reg0_reg_n_0_[24]\,
      B(6) => \a_reg0_reg_n_0_[23]\,
      B(5) => \a_reg0_reg_n_0_[22]\,
      B(4) => \a_reg0_reg_n_0_[21]\,
      B(3) => \a_reg0_reg_n_0_[20]\,
      B(2) => \a_reg0_reg_n_0_[19]\,
      B(1) => \a_reg0_reg_n_0_[18]\,
      B(0) => \a_reg0_reg_n_0_[17]\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff2_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => p_56_in,
      CEA2 => p_56_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_56_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_56_in,
      CEP => p_56_in,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\,
      P(47) => \buff2_reg__0_n_58\,
      P(46) => \buff2_reg__0_n_59\,
      P(45) => \buff2_reg__0_n_60\,
      P(44) => \buff2_reg__0_n_61\,
      P(43) => \buff2_reg__0_n_62\,
      P(42) => \buff2_reg__0_n_63\,
      P(41) => \buff2_reg__0_n_64\,
      P(40) => \buff2_reg__0_n_65\,
      P(39) => \buff2_reg__0_n_66\,
      P(38) => \buff2_reg__0_n_67\,
      P(37) => \buff2_reg__0_n_68\,
      P(36) => \buff2_reg__0_n_69\,
      P(35) => \buff2_reg__0_n_70\,
      P(34) => \buff2_reg__0_n_71\,
      P(33) => \buff2_reg__0_n_72\,
      P(32) => \buff2_reg__0_n_73\,
      P(31) => \buff2_reg__0_n_74\,
      P(30) => \buff2_reg__0_n_75\,
      P(29) => \buff2_reg__0_n_76\,
      P(28) => \buff2_reg__0_n_77\,
      P(27) => \buff2_reg__0_n_78\,
      P(26) => \buff2_reg__0_n_79\,
      P(25) => \buff2_reg__0_n_80\,
      P(24) => \buff2_reg__0_n_81\,
      P(23) => \buff2_reg__0_n_82\,
      P(22) => \buff2_reg__0_n_83\,
      P(21) => \buff2_reg__0_n_84\,
      P(20) => \buff2_reg__0_n_85\,
      P(19) => \buff2_reg__0_n_86\,
      P(18) => \buff2_reg__0_n_87\,
      P(17) => \buff2_reg__0_n_88\,
      P(16) => \buff2_reg__0_n_89\,
      P(15) => \buff2_reg__0_n_90\,
      P(14) => \buff2_reg__0_n_91\,
      P(13) => \buff2_reg__0_n_92\,
      P(12) => \buff2_reg__0_n_93\,
      P(11) => \buff2_reg__0_n_94\,
      P(10) => \buff2_reg__0_n_95\,
      P(9) => \buff2_reg__0_n_96\,
      P(8) => \buff2_reg__0_n_97\,
      P(7) => \buff2_reg__0_n_98\,
      P(6) => \buff2_reg__0_n_99\,
      P(5) => \buff2_reg__0_n_100\,
      P(4) => \buff2_reg__0_n_101\,
      P(3) => \buff2_reg__0_n_102\,
      P(2) => \buff2_reg__0_n_103\,
      P(1) => \buff2_reg__0_n_104\,
      P(0) => \buff2_reg__0_n_105\,
      PATTERNBDETECT => \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \buff1_reg__0_n_106\,
      PCIN(46) => \buff1_reg__0_n_107\,
      PCIN(45) => \buff1_reg__0_n_108\,
      PCIN(44) => \buff1_reg__0_n_109\,
      PCIN(43) => \buff1_reg__0_n_110\,
      PCIN(42) => \buff1_reg__0_n_111\,
      PCIN(41) => \buff1_reg__0_n_112\,
      PCIN(40) => \buff1_reg__0_n_113\,
      PCIN(39) => \buff1_reg__0_n_114\,
      PCIN(38) => \buff1_reg__0_n_115\,
      PCIN(37) => \buff1_reg__0_n_116\,
      PCIN(36) => \buff1_reg__0_n_117\,
      PCIN(35) => \buff1_reg__0_n_118\,
      PCIN(34) => \buff1_reg__0_n_119\,
      PCIN(33) => \buff1_reg__0_n_120\,
      PCIN(32) => \buff1_reg__0_n_121\,
      PCIN(31) => \buff1_reg__0_n_122\,
      PCIN(30) => \buff1_reg__0_n_123\,
      PCIN(29) => \buff1_reg__0_n_124\,
      PCIN(28) => \buff1_reg__0_n_125\,
      PCIN(27) => \buff1_reg__0_n_126\,
      PCIN(26) => \buff1_reg__0_n_127\,
      PCIN(25) => \buff1_reg__0_n_128\,
      PCIN(24) => \buff1_reg__0_n_129\,
      PCIN(23) => \buff1_reg__0_n_130\,
      PCIN(22) => \buff1_reg__0_n_131\,
      PCIN(21) => \buff1_reg__0_n_132\,
      PCIN(20) => \buff1_reg__0_n_133\,
      PCIN(19) => \buff1_reg__0_n_134\,
      PCIN(18) => \buff1_reg__0_n_135\,
      PCIN(17) => \buff1_reg__0_n_136\,
      PCIN(16) => \buff1_reg__0_n_137\,
      PCIN(15) => \buff1_reg__0_n_138\,
      PCIN(14) => \buff1_reg__0_n_139\,
      PCIN(13) => \buff1_reg__0_n_140\,
      PCIN(12) => \buff1_reg__0_n_141\,
      PCIN(11) => \buff1_reg__0_n_142\,
      PCIN(10) => \buff1_reg__0_n_143\,
      PCIN(9) => \buff1_reg__0_n_144\,
      PCIN(8) => \buff1_reg__0_n_145\,
      PCIN(7) => \buff1_reg__0_n_146\,
      PCIN(6) => \buff1_reg__0_n_147\,
      PCIN(5) => \buff1_reg__0_n_148\,
      PCIN(4) => \buff1_reg__0_n_149\,
      PCIN(3) => \buff1_reg__0_n_150\,
      PCIN(2) => \buff1_reg__0_n_151\,
      PCIN(1) => \buff1_reg__0_n_152\,
      PCIN(0) => \buff1_reg__0_n_153\,
      PCOUT(47 downto 0) => \NLW_buff2_reg__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff3_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg__0_n_105\,
      Q => \tmp_8_2_1_i_reg_1716_reg[31]\(17),
      R => '0'
    );
\buff3_reg[0]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_56_in,
      CLK => ap_clk,
      D => buff0_reg_n_105,
      Q => \tmp_8_2_1_i_reg_1716_reg[31]\(0)
    );
\buff3_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg__0_n_95\,
      Q => \tmp_8_2_1_i_reg_1716_reg[31]\(27),
      R => '0'
    );
\buff3_reg[10]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_56_in,
      CLK => ap_clk,
      D => buff0_reg_n_95,
      Q => \tmp_8_2_1_i_reg_1716_reg[31]\(10)
    );
\buff3_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg__0_n_94\,
      Q => \tmp_8_2_1_i_reg_1716_reg[31]\(28),
      R => '0'
    );
\buff3_reg[11]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_56_in,
      CLK => ap_clk,
      D => buff0_reg_n_94,
      Q => \tmp_8_2_1_i_reg_1716_reg[31]\(11)
    );
\buff3_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg__0_n_93\,
      Q => \tmp_8_2_1_i_reg_1716_reg[31]\(29),
      R => '0'
    );
\buff3_reg[12]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_56_in,
      CLK => ap_clk,
      D => buff0_reg_n_93,
      Q => \tmp_8_2_1_i_reg_1716_reg[31]\(12)
    );
\buff3_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg__0_n_92\,
      Q => \tmp_8_2_1_i_reg_1716_reg[31]\(30),
      R => '0'
    );
\buff3_reg[13]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_56_in,
      CLK => ap_clk,
      D => buff0_reg_n_92,
      Q => \tmp_8_2_1_i_reg_1716_reg[31]\(13)
    );
\buff3_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg__0_n_91\,
      Q => \tmp_8_2_1_i_reg_1716_reg[31]\(31),
      R => '0'
    );
\buff3_reg[14]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_56_in,
      CLK => ap_clk,
      D => buff0_reg_n_91,
      Q => \tmp_8_2_1_i_reg_1716_reg[31]\(14)
    );
\buff3_reg[15]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_56_in,
      CLK => ap_clk,
      D => buff0_reg_n_90,
      Q => \tmp_8_2_1_i_reg_1716_reg[31]\(15)
    );
\buff3_reg[16]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_56_in,
      CLK => ap_clk,
      D => buff0_reg_n_89,
      Q => \tmp_8_2_1_i_reg_1716_reg[31]\(16)
    );
\buff3_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg__0_n_104\,
      Q => \tmp_8_2_1_i_reg_1716_reg[31]\(18),
      R => '0'
    );
\buff3_reg[1]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_56_in,
      CLK => ap_clk,
      D => buff0_reg_n_104,
      Q => \tmp_8_2_1_i_reg_1716_reg[31]\(1)
    );
\buff3_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg__0_n_103\,
      Q => \tmp_8_2_1_i_reg_1716_reg[31]\(19),
      R => '0'
    );
\buff3_reg[2]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_56_in,
      CLK => ap_clk,
      D => buff0_reg_n_103,
      Q => \tmp_8_2_1_i_reg_1716_reg[31]\(2)
    );
\buff3_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg__0_n_102\,
      Q => \tmp_8_2_1_i_reg_1716_reg[31]\(20),
      R => '0'
    );
\buff3_reg[3]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_56_in,
      CLK => ap_clk,
      D => buff0_reg_n_102,
      Q => \tmp_8_2_1_i_reg_1716_reg[31]\(3)
    );
\buff3_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg__0_n_101\,
      Q => \tmp_8_2_1_i_reg_1716_reg[31]\(21),
      R => '0'
    );
\buff3_reg[4]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_56_in,
      CLK => ap_clk,
      D => buff0_reg_n_101,
      Q => \tmp_8_2_1_i_reg_1716_reg[31]\(4)
    );
\buff3_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg__0_n_100\,
      Q => \tmp_8_2_1_i_reg_1716_reg[31]\(22),
      R => '0'
    );
\buff3_reg[5]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_56_in,
      CLK => ap_clk,
      D => buff0_reg_n_100,
      Q => \tmp_8_2_1_i_reg_1716_reg[31]\(5)
    );
\buff3_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg__0_n_99\,
      Q => \tmp_8_2_1_i_reg_1716_reg[31]\(23),
      R => '0'
    );
\buff3_reg[6]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_56_in,
      CLK => ap_clk,
      D => buff0_reg_n_99,
      Q => \tmp_8_2_1_i_reg_1716_reg[31]\(6)
    );
\buff3_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg__0_n_98\,
      Q => \tmp_8_2_1_i_reg_1716_reg[31]\(24),
      R => '0'
    );
\buff3_reg[7]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_56_in,
      CLK => ap_clk,
      D => buff0_reg_n_98,
      Q => \tmp_8_2_1_i_reg_1716_reg[31]\(7)
    );
\buff3_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg__0_n_97\,
      Q => \tmp_8_2_1_i_reg_1716_reg[31]\(25),
      R => '0'
    );
\buff3_reg[8]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_56_in,
      CLK => ap_clk,
      D => buff0_reg_n_97,
      Q => \tmp_8_2_1_i_reg_1716_reg[31]\(8)
    );
\buff3_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \buff2_reg__0_n_96\,
      Q => \tmp_8_2_1_i_reg_1716_reg[31]\(26),
      R => '0'
    );
\buff3_reg[9]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_56_in,
      CLK => ap_clk,
      D => buff0_reg_n_96,
      Q => \tmp_8_2_1_i_reg_1716_reg[31]\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_cud is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \lineBuffer_0_3_8_fu_170_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \lineBuffer_0_3_3_reg_524_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_CS_fsm_reg[6]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \lineBuffer_0_3_reg_288_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \lineBuffer_1_3_3_reg_484_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \lineBuffer_1_2_3_reg_494_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \lineBuffer_1_3_17_reg_504_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    tmp_6_reg_1582 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \lineBuffer_1_3_1_reg_514_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_cud;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_cud is
  signal \^linebuffer_0_3_8_fu_170_reg[31]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \lineBuffer_0_2_s_reg_534[0]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \lineBuffer_0_2_s_reg_534[10]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \lineBuffer_0_2_s_reg_534[11]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \lineBuffer_0_2_s_reg_534[12]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \lineBuffer_0_2_s_reg_534[13]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \lineBuffer_0_2_s_reg_534[14]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \lineBuffer_0_2_s_reg_534[15]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \lineBuffer_0_2_s_reg_534[16]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \lineBuffer_0_2_s_reg_534[17]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \lineBuffer_0_2_s_reg_534[18]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \lineBuffer_0_2_s_reg_534[19]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \lineBuffer_0_2_s_reg_534[1]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \lineBuffer_0_2_s_reg_534[20]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \lineBuffer_0_2_s_reg_534[21]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \lineBuffer_0_2_s_reg_534[22]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \lineBuffer_0_2_s_reg_534[23]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \lineBuffer_0_2_s_reg_534[24]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \lineBuffer_0_2_s_reg_534[25]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \lineBuffer_0_2_s_reg_534[26]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \lineBuffer_0_2_s_reg_534[27]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \lineBuffer_0_2_s_reg_534[28]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \lineBuffer_0_2_s_reg_534[29]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \lineBuffer_0_2_s_reg_534[2]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \lineBuffer_0_2_s_reg_534[30]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \lineBuffer_0_2_s_reg_534[31]_i_2\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \lineBuffer_0_2_s_reg_534[3]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \lineBuffer_0_2_s_reg_534[4]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \lineBuffer_0_2_s_reg_534[5]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \lineBuffer_0_2_s_reg_534[6]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \lineBuffer_0_2_s_reg_534[7]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \lineBuffer_0_2_s_reg_534[8]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \lineBuffer_0_2_s_reg_534[9]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \lineBuffer_0_3_3_reg_524[0]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \lineBuffer_0_3_3_reg_524[10]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \lineBuffer_0_3_3_reg_524[11]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \lineBuffer_0_3_3_reg_524[12]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \lineBuffer_0_3_3_reg_524[13]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \lineBuffer_0_3_3_reg_524[14]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \lineBuffer_0_3_3_reg_524[15]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \lineBuffer_0_3_3_reg_524[16]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \lineBuffer_0_3_3_reg_524[17]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \lineBuffer_0_3_3_reg_524[18]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \lineBuffer_0_3_3_reg_524[19]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \lineBuffer_0_3_3_reg_524[1]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \lineBuffer_0_3_3_reg_524[20]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \lineBuffer_0_3_3_reg_524[21]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \lineBuffer_0_3_3_reg_524[22]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \lineBuffer_0_3_3_reg_524[23]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \lineBuffer_0_3_3_reg_524[24]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \lineBuffer_0_3_3_reg_524[25]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \lineBuffer_0_3_3_reg_524[26]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \lineBuffer_0_3_3_reg_524[27]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \lineBuffer_0_3_3_reg_524[28]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \lineBuffer_0_3_3_reg_524[29]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \lineBuffer_0_3_3_reg_524[2]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \lineBuffer_0_3_3_reg_524[30]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \lineBuffer_0_3_3_reg_524[31]_i_2\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \lineBuffer_0_3_3_reg_524[3]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \lineBuffer_0_3_3_reg_524[4]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \lineBuffer_0_3_3_reg_524[5]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \lineBuffer_0_3_3_reg_524[6]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \lineBuffer_0_3_3_reg_524[7]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \lineBuffer_0_3_3_reg_524[8]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \lineBuffer_0_3_3_reg_524[9]_i_1\ : label is "soft_lutpair22";
begin
  \lineBuffer_0_3_8_fu_170_reg[31]\(31 downto 0) <= \^linebuffer_0_3_8_fu_170_reg[31]\(31 downto 0);
\lineBuffer_0_2_s_reg_534[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => \ap_CS_fsm_reg[6]\(0),
      I2 => \^linebuffer_0_3_8_fu_170_reg[31]\(0),
      O => D(0)
    );
\lineBuffer_0_2_s_reg_534[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(10),
      I1 => \ap_CS_fsm_reg[6]\(0),
      I2 => \^linebuffer_0_3_8_fu_170_reg[31]\(10),
      O => D(10)
    );
\lineBuffer_0_2_s_reg_534[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(11),
      I1 => \ap_CS_fsm_reg[6]\(0),
      I2 => \^linebuffer_0_3_8_fu_170_reg[31]\(11),
      O => D(11)
    );
\lineBuffer_0_2_s_reg_534[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(12),
      I1 => \ap_CS_fsm_reg[6]\(0),
      I2 => \^linebuffer_0_3_8_fu_170_reg[31]\(12),
      O => D(12)
    );
\lineBuffer_0_2_s_reg_534[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(13),
      I1 => \ap_CS_fsm_reg[6]\(0),
      I2 => \^linebuffer_0_3_8_fu_170_reg[31]\(13),
      O => D(13)
    );
\lineBuffer_0_2_s_reg_534[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(14),
      I1 => \ap_CS_fsm_reg[6]\(0),
      I2 => \^linebuffer_0_3_8_fu_170_reg[31]\(14),
      O => D(14)
    );
\lineBuffer_0_2_s_reg_534[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(15),
      I1 => \ap_CS_fsm_reg[6]\(0),
      I2 => \^linebuffer_0_3_8_fu_170_reg[31]\(15),
      O => D(15)
    );
\lineBuffer_0_2_s_reg_534[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(16),
      I1 => \ap_CS_fsm_reg[6]\(0),
      I2 => \^linebuffer_0_3_8_fu_170_reg[31]\(16),
      O => D(16)
    );
\lineBuffer_0_2_s_reg_534[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(17),
      I1 => \ap_CS_fsm_reg[6]\(0),
      I2 => \^linebuffer_0_3_8_fu_170_reg[31]\(17),
      O => D(17)
    );
\lineBuffer_0_2_s_reg_534[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(18),
      I1 => \ap_CS_fsm_reg[6]\(0),
      I2 => \^linebuffer_0_3_8_fu_170_reg[31]\(18),
      O => D(18)
    );
\lineBuffer_0_2_s_reg_534[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(19),
      I1 => \ap_CS_fsm_reg[6]\(0),
      I2 => \^linebuffer_0_3_8_fu_170_reg[31]\(19),
      O => D(19)
    );
\lineBuffer_0_2_s_reg_534[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(1),
      I1 => \ap_CS_fsm_reg[6]\(0),
      I2 => \^linebuffer_0_3_8_fu_170_reg[31]\(1),
      O => D(1)
    );
\lineBuffer_0_2_s_reg_534[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(20),
      I1 => \ap_CS_fsm_reg[6]\(0),
      I2 => \^linebuffer_0_3_8_fu_170_reg[31]\(20),
      O => D(20)
    );
\lineBuffer_0_2_s_reg_534[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(21),
      I1 => \ap_CS_fsm_reg[6]\(0),
      I2 => \^linebuffer_0_3_8_fu_170_reg[31]\(21),
      O => D(21)
    );
\lineBuffer_0_2_s_reg_534[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(22),
      I1 => \ap_CS_fsm_reg[6]\(0),
      I2 => \^linebuffer_0_3_8_fu_170_reg[31]\(22),
      O => D(22)
    );
\lineBuffer_0_2_s_reg_534[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(23),
      I1 => \ap_CS_fsm_reg[6]\(0),
      I2 => \^linebuffer_0_3_8_fu_170_reg[31]\(23),
      O => D(23)
    );
\lineBuffer_0_2_s_reg_534[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(24),
      I1 => \ap_CS_fsm_reg[6]\(0),
      I2 => \^linebuffer_0_3_8_fu_170_reg[31]\(24),
      O => D(24)
    );
\lineBuffer_0_2_s_reg_534[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(25),
      I1 => \ap_CS_fsm_reg[6]\(0),
      I2 => \^linebuffer_0_3_8_fu_170_reg[31]\(25),
      O => D(25)
    );
\lineBuffer_0_2_s_reg_534[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(26),
      I1 => \ap_CS_fsm_reg[6]\(0),
      I2 => \^linebuffer_0_3_8_fu_170_reg[31]\(26),
      O => D(26)
    );
\lineBuffer_0_2_s_reg_534[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(27),
      I1 => \ap_CS_fsm_reg[6]\(0),
      I2 => \^linebuffer_0_3_8_fu_170_reg[31]\(27),
      O => D(27)
    );
\lineBuffer_0_2_s_reg_534[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(28),
      I1 => \ap_CS_fsm_reg[6]\(0),
      I2 => \^linebuffer_0_3_8_fu_170_reg[31]\(28),
      O => D(28)
    );
\lineBuffer_0_2_s_reg_534[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(29),
      I1 => \ap_CS_fsm_reg[6]\(0),
      I2 => \^linebuffer_0_3_8_fu_170_reg[31]\(29),
      O => D(29)
    );
\lineBuffer_0_2_s_reg_534[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(2),
      I1 => \ap_CS_fsm_reg[6]\(0),
      I2 => \^linebuffer_0_3_8_fu_170_reg[31]\(2),
      O => D(2)
    );
\lineBuffer_0_2_s_reg_534[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(30),
      I1 => \ap_CS_fsm_reg[6]\(0),
      I2 => \^linebuffer_0_3_8_fu_170_reg[31]\(30),
      O => D(30)
    );
\lineBuffer_0_2_s_reg_534[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(31),
      I1 => \ap_CS_fsm_reg[6]\(0),
      I2 => \^linebuffer_0_3_8_fu_170_reg[31]\(31),
      O => D(31)
    );
\lineBuffer_0_2_s_reg_534[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(3),
      I1 => \ap_CS_fsm_reg[6]\(0),
      I2 => \^linebuffer_0_3_8_fu_170_reg[31]\(3),
      O => D(3)
    );
\lineBuffer_0_2_s_reg_534[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(4),
      I1 => \ap_CS_fsm_reg[6]\(0),
      I2 => \^linebuffer_0_3_8_fu_170_reg[31]\(4),
      O => D(4)
    );
\lineBuffer_0_2_s_reg_534[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(5),
      I1 => \ap_CS_fsm_reg[6]\(0),
      I2 => \^linebuffer_0_3_8_fu_170_reg[31]\(5),
      O => D(5)
    );
\lineBuffer_0_2_s_reg_534[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(6),
      I1 => \ap_CS_fsm_reg[6]\(0),
      I2 => \^linebuffer_0_3_8_fu_170_reg[31]\(6),
      O => D(6)
    );
\lineBuffer_0_2_s_reg_534[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(7),
      I1 => \ap_CS_fsm_reg[6]\(0),
      I2 => \^linebuffer_0_3_8_fu_170_reg[31]\(7),
      O => D(7)
    );
\lineBuffer_0_2_s_reg_534[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(8),
      I1 => \ap_CS_fsm_reg[6]\(0),
      I2 => \^linebuffer_0_3_8_fu_170_reg[31]\(8),
      O => D(8)
    );
\lineBuffer_0_2_s_reg_534[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(9),
      I1 => \ap_CS_fsm_reg[6]\(0),
      I2 => \^linebuffer_0_3_8_fu_170_reg[31]\(9),
      O => D(9)
    );
\lineBuffer_0_3_15_reg_1666[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \lineBuffer_1_3_3_reg_484_reg[31]\(0),
      I1 => \lineBuffer_1_2_3_reg_494_reg[31]\(0),
      I2 => \lineBuffer_1_3_17_reg_504_reg[31]\(0),
      I3 => tmp_6_reg_1582(0),
      I4 => \lineBuffer_1_3_1_reg_514_reg[31]\(0),
      I5 => tmp_6_reg_1582(1),
      O => \^linebuffer_0_3_8_fu_170_reg[31]\(0)
    );
\lineBuffer_0_3_15_reg_1666[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \lineBuffer_1_3_3_reg_484_reg[31]\(10),
      I1 => \lineBuffer_1_2_3_reg_494_reg[31]\(10),
      I2 => \lineBuffer_1_3_17_reg_504_reg[31]\(10),
      I3 => tmp_6_reg_1582(0),
      I4 => \lineBuffer_1_3_1_reg_514_reg[31]\(10),
      I5 => tmp_6_reg_1582(1),
      O => \^linebuffer_0_3_8_fu_170_reg[31]\(10)
    );
\lineBuffer_0_3_15_reg_1666[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \lineBuffer_1_3_3_reg_484_reg[31]\(11),
      I1 => \lineBuffer_1_2_3_reg_494_reg[31]\(11),
      I2 => \lineBuffer_1_3_17_reg_504_reg[31]\(11),
      I3 => tmp_6_reg_1582(0),
      I4 => \lineBuffer_1_3_1_reg_514_reg[31]\(11),
      I5 => tmp_6_reg_1582(1),
      O => \^linebuffer_0_3_8_fu_170_reg[31]\(11)
    );
\lineBuffer_0_3_15_reg_1666[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \lineBuffer_1_3_3_reg_484_reg[31]\(12),
      I1 => \lineBuffer_1_2_3_reg_494_reg[31]\(12),
      I2 => \lineBuffer_1_3_17_reg_504_reg[31]\(12),
      I3 => tmp_6_reg_1582(0),
      I4 => \lineBuffer_1_3_1_reg_514_reg[31]\(12),
      I5 => tmp_6_reg_1582(1),
      O => \^linebuffer_0_3_8_fu_170_reg[31]\(12)
    );
\lineBuffer_0_3_15_reg_1666[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \lineBuffer_1_3_3_reg_484_reg[31]\(13),
      I1 => \lineBuffer_1_2_3_reg_494_reg[31]\(13),
      I2 => \lineBuffer_1_3_17_reg_504_reg[31]\(13),
      I3 => tmp_6_reg_1582(0),
      I4 => \lineBuffer_1_3_1_reg_514_reg[31]\(13),
      I5 => tmp_6_reg_1582(1),
      O => \^linebuffer_0_3_8_fu_170_reg[31]\(13)
    );
\lineBuffer_0_3_15_reg_1666[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \lineBuffer_1_3_3_reg_484_reg[31]\(14),
      I1 => \lineBuffer_1_2_3_reg_494_reg[31]\(14),
      I2 => \lineBuffer_1_3_17_reg_504_reg[31]\(14),
      I3 => tmp_6_reg_1582(0),
      I4 => \lineBuffer_1_3_1_reg_514_reg[31]\(14),
      I5 => tmp_6_reg_1582(1),
      O => \^linebuffer_0_3_8_fu_170_reg[31]\(14)
    );
\lineBuffer_0_3_15_reg_1666[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \lineBuffer_1_3_3_reg_484_reg[31]\(15),
      I1 => \lineBuffer_1_2_3_reg_494_reg[31]\(15),
      I2 => \lineBuffer_1_3_17_reg_504_reg[31]\(15),
      I3 => tmp_6_reg_1582(0),
      I4 => \lineBuffer_1_3_1_reg_514_reg[31]\(15),
      I5 => tmp_6_reg_1582(1),
      O => \^linebuffer_0_3_8_fu_170_reg[31]\(15)
    );
\lineBuffer_0_3_15_reg_1666[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \lineBuffer_1_3_3_reg_484_reg[31]\(16),
      I1 => \lineBuffer_1_2_3_reg_494_reg[31]\(16),
      I2 => \lineBuffer_1_3_17_reg_504_reg[31]\(16),
      I3 => tmp_6_reg_1582(0),
      I4 => \lineBuffer_1_3_1_reg_514_reg[31]\(16),
      I5 => tmp_6_reg_1582(1),
      O => \^linebuffer_0_3_8_fu_170_reg[31]\(16)
    );
\lineBuffer_0_3_15_reg_1666[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \lineBuffer_1_3_3_reg_484_reg[31]\(17),
      I1 => \lineBuffer_1_2_3_reg_494_reg[31]\(17),
      I2 => \lineBuffer_1_3_17_reg_504_reg[31]\(17),
      I3 => tmp_6_reg_1582(0),
      I4 => \lineBuffer_1_3_1_reg_514_reg[31]\(17),
      I5 => tmp_6_reg_1582(1),
      O => \^linebuffer_0_3_8_fu_170_reg[31]\(17)
    );
\lineBuffer_0_3_15_reg_1666[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \lineBuffer_1_3_3_reg_484_reg[31]\(18),
      I1 => \lineBuffer_1_2_3_reg_494_reg[31]\(18),
      I2 => \lineBuffer_1_3_17_reg_504_reg[31]\(18),
      I3 => tmp_6_reg_1582(0),
      I4 => \lineBuffer_1_3_1_reg_514_reg[31]\(18),
      I5 => tmp_6_reg_1582(1),
      O => \^linebuffer_0_3_8_fu_170_reg[31]\(18)
    );
\lineBuffer_0_3_15_reg_1666[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \lineBuffer_1_3_3_reg_484_reg[31]\(19),
      I1 => \lineBuffer_1_2_3_reg_494_reg[31]\(19),
      I2 => \lineBuffer_1_3_17_reg_504_reg[31]\(19),
      I3 => tmp_6_reg_1582(0),
      I4 => \lineBuffer_1_3_1_reg_514_reg[31]\(19),
      I5 => tmp_6_reg_1582(1),
      O => \^linebuffer_0_3_8_fu_170_reg[31]\(19)
    );
\lineBuffer_0_3_15_reg_1666[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \lineBuffer_1_3_3_reg_484_reg[31]\(1),
      I1 => \lineBuffer_1_2_3_reg_494_reg[31]\(1),
      I2 => \lineBuffer_1_3_17_reg_504_reg[31]\(1),
      I3 => tmp_6_reg_1582(0),
      I4 => \lineBuffer_1_3_1_reg_514_reg[31]\(1),
      I5 => tmp_6_reg_1582(1),
      O => \^linebuffer_0_3_8_fu_170_reg[31]\(1)
    );
\lineBuffer_0_3_15_reg_1666[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \lineBuffer_1_3_3_reg_484_reg[31]\(20),
      I1 => \lineBuffer_1_2_3_reg_494_reg[31]\(20),
      I2 => \lineBuffer_1_3_17_reg_504_reg[31]\(20),
      I3 => tmp_6_reg_1582(0),
      I4 => \lineBuffer_1_3_1_reg_514_reg[31]\(20),
      I5 => tmp_6_reg_1582(1),
      O => \^linebuffer_0_3_8_fu_170_reg[31]\(20)
    );
\lineBuffer_0_3_15_reg_1666[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \lineBuffer_1_3_3_reg_484_reg[31]\(21),
      I1 => \lineBuffer_1_2_3_reg_494_reg[31]\(21),
      I2 => \lineBuffer_1_3_17_reg_504_reg[31]\(21),
      I3 => tmp_6_reg_1582(0),
      I4 => \lineBuffer_1_3_1_reg_514_reg[31]\(21),
      I5 => tmp_6_reg_1582(1),
      O => \^linebuffer_0_3_8_fu_170_reg[31]\(21)
    );
\lineBuffer_0_3_15_reg_1666[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \lineBuffer_1_3_3_reg_484_reg[31]\(22),
      I1 => \lineBuffer_1_2_3_reg_494_reg[31]\(22),
      I2 => \lineBuffer_1_3_17_reg_504_reg[31]\(22),
      I3 => tmp_6_reg_1582(0),
      I4 => \lineBuffer_1_3_1_reg_514_reg[31]\(22),
      I5 => tmp_6_reg_1582(1),
      O => \^linebuffer_0_3_8_fu_170_reg[31]\(22)
    );
\lineBuffer_0_3_15_reg_1666[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \lineBuffer_1_3_3_reg_484_reg[31]\(23),
      I1 => \lineBuffer_1_2_3_reg_494_reg[31]\(23),
      I2 => \lineBuffer_1_3_17_reg_504_reg[31]\(23),
      I3 => tmp_6_reg_1582(0),
      I4 => \lineBuffer_1_3_1_reg_514_reg[31]\(23),
      I5 => tmp_6_reg_1582(1),
      O => \^linebuffer_0_3_8_fu_170_reg[31]\(23)
    );
\lineBuffer_0_3_15_reg_1666[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \lineBuffer_1_3_3_reg_484_reg[31]\(24),
      I1 => \lineBuffer_1_2_3_reg_494_reg[31]\(24),
      I2 => \lineBuffer_1_3_17_reg_504_reg[31]\(24),
      I3 => tmp_6_reg_1582(0),
      I4 => \lineBuffer_1_3_1_reg_514_reg[31]\(24),
      I5 => tmp_6_reg_1582(1),
      O => \^linebuffer_0_3_8_fu_170_reg[31]\(24)
    );
\lineBuffer_0_3_15_reg_1666[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \lineBuffer_1_3_3_reg_484_reg[31]\(25),
      I1 => \lineBuffer_1_2_3_reg_494_reg[31]\(25),
      I2 => \lineBuffer_1_3_17_reg_504_reg[31]\(25),
      I3 => tmp_6_reg_1582(0),
      I4 => \lineBuffer_1_3_1_reg_514_reg[31]\(25),
      I5 => tmp_6_reg_1582(1),
      O => \^linebuffer_0_3_8_fu_170_reg[31]\(25)
    );
\lineBuffer_0_3_15_reg_1666[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \lineBuffer_1_3_3_reg_484_reg[31]\(26),
      I1 => \lineBuffer_1_2_3_reg_494_reg[31]\(26),
      I2 => \lineBuffer_1_3_17_reg_504_reg[31]\(26),
      I3 => tmp_6_reg_1582(0),
      I4 => \lineBuffer_1_3_1_reg_514_reg[31]\(26),
      I5 => tmp_6_reg_1582(1),
      O => \^linebuffer_0_3_8_fu_170_reg[31]\(26)
    );
\lineBuffer_0_3_15_reg_1666[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \lineBuffer_1_3_3_reg_484_reg[31]\(27),
      I1 => \lineBuffer_1_2_3_reg_494_reg[31]\(27),
      I2 => \lineBuffer_1_3_17_reg_504_reg[31]\(27),
      I3 => tmp_6_reg_1582(0),
      I4 => \lineBuffer_1_3_1_reg_514_reg[31]\(27),
      I5 => tmp_6_reg_1582(1),
      O => \^linebuffer_0_3_8_fu_170_reg[31]\(27)
    );
\lineBuffer_0_3_15_reg_1666[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \lineBuffer_1_3_3_reg_484_reg[31]\(28),
      I1 => \lineBuffer_1_2_3_reg_494_reg[31]\(28),
      I2 => \lineBuffer_1_3_17_reg_504_reg[31]\(28),
      I3 => tmp_6_reg_1582(0),
      I4 => \lineBuffer_1_3_1_reg_514_reg[31]\(28),
      I5 => tmp_6_reg_1582(1),
      O => \^linebuffer_0_3_8_fu_170_reg[31]\(28)
    );
\lineBuffer_0_3_15_reg_1666[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \lineBuffer_1_3_3_reg_484_reg[31]\(29),
      I1 => \lineBuffer_1_2_3_reg_494_reg[31]\(29),
      I2 => \lineBuffer_1_3_17_reg_504_reg[31]\(29),
      I3 => tmp_6_reg_1582(0),
      I4 => \lineBuffer_1_3_1_reg_514_reg[31]\(29),
      I5 => tmp_6_reg_1582(1),
      O => \^linebuffer_0_3_8_fu_170_reg[31]\(29)
    );
\lineBuffer_0_3_15_reg_1666[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \lineBuffer_1_3_3_reg_484_reg[31]\(2),
      I1 => \lineBuffer_1_2_3_reg_494_reg[31]\(2),
      I2 => \lineBuffer_1_3_17_reg_504_reg[31]\(2),
      I3 => tmp_6_reg_1582(0),
      I4 => \lineBuffer_1_3_1_reg_514_reg[31]\(2),
      I5 => tmp_6_reg_1582(1),
      O => \^linebuffer_0_3_8_fu_170_reg[31]\(2)
    );
\lineBuffer_0_3_15_reg_1666[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \lineBuffer_1_3_3_reg_484_reg[31]\(30),
      I1 => \lineBuffer_1_2_3_reg_494_reg[31]\(30),
      I2 => \lineBuffer_1_3_17_reg_504_reg[31]\(30),
      I3 => tmp_6_reg_1582(0),
      I4 => \lineBuffer_1_3_1_reg_514_reg[31]\(30),
      I5 => tmp_6_reg_1582(1),
      O => \^linebuffer_0_3_8_fu_170_reg[31]\(30)
    );
\lineBuffer_0_3_15_reg_1666[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \lineBuffer_1_3_3_reg_484_reg[31]\(31),
      I1 => \lineBuffer_1_2_3_reg_494_reg[31]\(31),
      I2 => \lineBuffer_1_3_17_reg_504_reg[31]\(31),
      I3 => tmp_6_reg_1582(0),
      I4 => \lineBuffer_1_3_1_reg_514_reg[31]\(31),
      I5 => tmp_6_reg_1582(1),
      O => \^linebuffer_0_3_8_fu_170_reg[31]\(31)
    );
\lineBuffer_0_3_15_reg_1666[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \lineBuffer_1_3_3_reg_484_reg[31]\(3),
      I1 => \lineBuffer_1_2_3_reg_494_reg[31]\(3),
      I2 => \lineBuffer_1_3_17_reg_504_reg[31]\(3),
      I3 => tmp_6_reg_1582(0),
      I4 => \lineBuffer_1_3_1_reg_514_reg[31]\(3),
      I5 => tmp_6_reg_1582(1),
      O => \^linebuffer_0_3_8_fu_170_reg[31]\(3)
    );
\lineBuffer_0_3_15_reg_1666[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \lineBuffer_1_3_3_reg_484_reg[31]\(4),
      I1 => \lineBuffer_1_2_3_reg_494_reg[31]\(4),
      I2 => \lineBuffer_1_3_17_reg_504_reg[31]\(4),
      I3 => tmp_6_reg_1582(0),
      I4 => \lineBuffer_1_3_1_reg_514_reg[31]\(4),
      I5 => tmp_6_reg_1582(1),
      O => \^linebuffer_0_3_8_fu_170_reg[31]\(4)
    );
\lineBuffer_0_3_15_reg_1666[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \lineBuffer_1_3_3_reg_484_reg[31]\(5),
      I1 => \lineBuffer_1_2_3_reg_494_reg[31]\(5),
      I2 => \lineBuffer_1_3_17_reg_504_reg[31]\(5),
      I3 => tmp_6_reg_1582(0),
      I4 => \lineBuffer_1_3_1_reg_514_reg[31]\(5),
      I5 => tmp_6_reg_1582(1),
      O => \^linebuffer_0_3_8_fu_170_reg[31]\(5)
    );
\lineBuffer_0_3_15_reg_1666[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \lineBuffer_1_3_3_reg_484_reg[31]\(6),
      I1 => \lineBuffer_1_2_3_reg_494_reg[31]\(6),
      I2 => \lineBuffer_1_3_17_reg_504_reg[31]\(6),
      I3 => tmp_6_reg_1582(0),
      I4 => \lineBuffer_1_3_1_reg_514_reg[31]\(6),
      I5 => tmp_6_reg_1582(1),
      O => \^linebuffer_0_3_8_fu_170_reg[31]\(6)
    );
\lineBuffer_0_3_15_reg_1666[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \lineBuffer_1_3_3_reg_484_reg[31]\(7),
      I1 => \lineBuffer_1_2_3_reg_494_reg[31]\(7),
      I2 => \lineBuffer_1_3_17_reg_504_reg[31]\(7),
      I3 => tmp_6_reg_1582(0),
      I4 => \lineBuffer_1_3_1_reg_514_reg[31]\(7),
      I5 => tmp_6_reg_1582(1),
      O => \^linebuffer_0_3_8_fu_170_reg[31]\(7)
    );
\lineBuffer_0_3_15_reg_1666[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \lineBuffer_1_3_3_reg_484_reg[31]\(8),
      I1 => \lineBuffer_1_2_3_reg_494_reg[31]\(8),
      I2 => \lineBuffer_1_3_17_reg_504_reg[31]\(8),
      I3 => tmp_6_reg_1582(0),
      I4 => \lineBuffer_1_3_1_reg_514_reg[31]\(8),
      I5 => tmp_6_reg_1582(1),
      O => \^linebuffer_0_3_8_fu_170_reg[31]\(8)
    );
\lineBuffer_0_3_15_reg_1666[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \lineBuffer_1_3_3_reg_484_reg[31]\(9),
      I1 => \lineBuffer_1_2_3_reg_494_reg[31]\(9),
      I2 => \lineBuffer_1_3_17_reg_504_reg[31]\(9),
      I3 => tmp_6_reg_1582(0),
      I4 => \lineBuffer_1_3_1_reg_514_reg[31]\(9),
      I5 => tmp_6_reg_1582(1),
      O => \^linebuffer_0_3_8_fu_170_reg[31]\(9)
    );
\lineBuffer_0_3_3_reg_524[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_0_3_reg_288_reg[31]\(0),
      I1 => \ap_CS_fsm_reg[6]\(0),
      I2 => \^linebuffer_0_3_8_fu_170_reg[31]\(0),
      O => \lineBuffer_0_3_3_reg_524_reg[31]\(0)
    );
\lineBuffer_0_3_3_reg_524[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_0_3_reg_288_reg[31]\(10),
      I1 => \ap_CS_fsm_reg[6]\(0),
      I2 => \^linebuffer_0_3_8_fu_170_reg[31]\(10),
      O => \lineBuffer_0_3_3_reg_524_reg[31]\(10)
    );
\lineBuffer_0_3_3_reg_524[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_0_3_reg_288_reg[31]\(11),
      I1 => \ap_CS_fsm_reg[6]\(0),
      I2 => \^linebuffer_0_3_8_fu_170_reg[31]\(11),
      O => \lineBuffer_0_3_3_reg_524_reg[31]\(11)
    );
\lineBuffer_0_3_3_reg_524[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_0_3_reg_288_reg[31]\(12),
      I1 => \ap_CS_fsm_reg[6]\(0),
      I2 => \^linebuffer_0_3_8_fu_170_reg[31]\(12),
      O => \lineBuffer_0_3_3_reg_524_reg[31]\(12)
    );
\lineBuffer_0_3_3_reg_524[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_0_3_reg_288_reg[31]\(13),
      I1 => \ap_CS_fsm_reg[6]\(0),
      I2 => \^linebuffer_0_3_8_fu_170_reg[31]\(13),
      O => \lineBuffer_0_3_3_reg_524_reg[31]\(13)
    );
\lineBuffer_0_3_3_reg_524[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_0_3_reg_288_reg[31]\(14),
      I1 => \ap_CS_fsm_reg[6]\(0),
      I2 => \^linebuffer_0_3_8_fu_170_reg[31]\(14),
      O => \lineBuffer_0_3_3_reg_524_reg[31]\(14)
    );
\lineBuffer_0_3_3_reg_524[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_0_3_reg_288_reg[31]\(15),
      I1 => \ap_CS_fsm_reg[6]\(0),
      I2 => \^linebuffer_0_3_8_fu_170_reg[31]\(15),
      O => \lineBuffer_0_3_3_reg_524_reg[31]\(15)
    );
\lineBuffer_0_3_3_reg_524[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_0_3_reg_288_reg[31]\(16),
      I1 => \ap_CS_fsm_reg[6]\(0),
      I2 => \^linebuffer_0_3_8_fu_170_reg[31]\(16),
      O => \lineBuffer_0_3_3_reg_524_reg[31]\(16)
    );
\lineBuffer_0_3_3_reg_524[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_0_3_reg_288_reg[31]\(17),
      I1 => \ap_CS_fsm_reg[6]\(0),
      I2 => \^linebuffer_0_3_8_fu_170_reg[31]\(17),
      O => \lineBuffer_0_3_3_reg_524_reg[31]\(17)
    );
\lineBuffer_0_3_3_reg_524[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_0_3_reg_288_reg[31]\(18),
      I1 => \ap_CS_fsm_reg[6]\(0),
      I2 => \^linebuffer_0_3_8_fu_170_reg[31]\(18),
      O => \lineBuffer_0_3_3_reg_524_reg[31]\(18)
    );
\lineBuffer_0_3_3_reg_524[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_0_3_reg_288_reg[31]\(19),
      I1 => \ap_CS_fsm_reg[6]\(0),
      I2 => \^linebuffer_0_3_8_fu_170_reg[31]\(19),
      O => \lineBuffer_0_3_3_reg_524_reg[31]\(19)
    );
\lineBuffer_0_3_3_reg_524[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_0_3_reg_288_reg[31]\(1),
      I1 => \ap_CS_fsm_reg[6]\(0),
      I2 => \^linebuffer_0_3_8_fu_170_reg[31]\(1),
      O => \lineBuffer_0_3_3_reg_524_reg[31]\(1)
    );
\lineBuffer_0_3_3_reg_524[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_0_3_reg_288_reg[31]\(20),
      I1 => \ap_CS_fsm_reg[6]\(0),
      I2 => \^linebuffer_0_3_8_fu_170_reg[31]\(20),
      O => \lineBuffer_0_3_3_reg_524_reg[31]\(20)
    );
\lineBuffer_0_3_3_reg_524[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_0_3_reg_288_reg[31]\(21),
      I1 => \ap_CS_fsm_reg[6]\(0),
      I2 => \^linebuffer_0_3_8_fu_170_reg[31]\(21),
      O => \lineBuffer_0_3_3_reg_524_reg[31]\(21)
    );
\lineBuffer_0_3_3_reg_524[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_0_3_reg_288_reg[31]\(22),
      I1 => \ap_CS_fsm_reg[6]\(0),
      I2 => \^linebuffer_0_3_8_fu_170_reg[31]\(22),
      O => \lineBuffer_0_3_3_reg_524_reg[31]\(22)
    );
\lineBuffer_0_3_3_reg_524[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_0_3_reg_288_reg[31]\(23),
      I1 => \ap_CS_fsm_reg[6]\(0),
      I2 => \^linebuffer_0_3_8_fu_170_reg[31]\(23),
      O => \lineBuffer_0_3_3_reg_524_reg[31]\(23)
    );
\lineBuffer_0_3_3_reg_524[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_0_3_reg_288_reg[31]\(24),
      I1 => \ap_CS_fsm_reg[6]\(0),
      I2 => \^linebuffer_0_3_8_fu_170_reg[31]\(24),
      O => \lineBuffer_0_3_3_reg_524_reg[31]\(24)
    );
\lineBuffer_0_3_3_reg_524[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_0_3_reg_288_reg[31]\(25),
      I1 => \ap_CS_fsm_reg[6]\(0),
      I2 => \^linebuffer_0_3_8_fu_170_reg[31]\(25),
      O => \lineBuffer_0_3_3_reg_524_reg[31]\(25)
    );
\lineBuffer_0_3_3_reg_524[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_0_3_reg_288_reg[31]\(26),
      I1 => \ap_CS_fsm_reg[6]\(0),
      I2 => \^linebuffer_0_3_8_fu_170_reg[31]\(26),
      O => \lineBuffer_0_3_3_reg_524_reg[31]\(26)
    );
\lineBuffer_0_3_3_reg_524[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_0_3_reg_288_reg[31]\(27),
      I1 => \ap_CS_fsm_reg[6]\(0),
      I2 => \^linebuffer_0_3_8_fu_170_reg[31]\(27),
      O => \lineBuffer_0_3_3_reg_524_reg[31]\(27)
    );
\lineBuffer_0_3_3_reg_524[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_0_3_reg_288_reg[31]\(28),
      I1 => \ap_CS_fsm_reg[6]\(0),
      I2 => \^linebuffer_0_3_8_fu_170_reg[31]\(28),
      O => \lineBuffer_0_3_3_reg_524_reg[31]\(28)
    );
\lineBuffer_0_3_3_reg_524[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_0_3_reg_288_reg[31]\(29),
      I1 => \ap_CS_fsm_reg[6]\(0),
      I2 => \^linebuffer_0_3_8_fu_170_reg[31]\(29),
      O => \lineBuffer_0_3_3_reg_524_reg[31]\(29)
    );
\lineBuffer_0_3_3_reg_524[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_0_3_reg_288_reg[31]\(2),
      I1 => \ap_CS_fsm_reg[6]\(0),
      I2 => \^linebuffer_0_3_8_fu_170_reg[31]\(2),
      O => \lineBuffer_0_3_3_reg_524_reg[31]\(2)
    );
\lineBuffer_0_3_3_reg_524[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_0_3_reg_288_reg[31]\(30),
      I1 => \ap_CS_fsm_reg[6]\(0),
      I2 => \^linebuffer_0_3_8_fu_170_reg[31]\(30),
      O => \lineBuffer_0_3_3_reg_524_reg[31]\(30)
    );
\lineBuffer_0_3_3_reg_524[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_0_3_reg_288_reg[31]\(31),
      I1 => \ap_CS_fsm_reg[6]\(0),
      I2 => \^linebuffer_0_3_8_fu_170_reg[31]\(31),
      O => \lineBuffer_0_3_3_reg_524_reg[31]\(31)
    );
\lineBuffer_0_3_3_reg_524[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_0_3_reg_288_reg[31]\(3),
      I1 => \ap_CS_fsm_reg[6]\(0),
      I2 => \^linebuffer_0_3_8_fu_170_reg[31]\(3),
      O => \lineBuffer_0_3_3_reg_524_reg[31]\(3)
    );
\lineBuffer_0_3_3_reg_524[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_0_3_reg_288_reg[31]\(4),
      I1 => \ap_CS_fsm_reg[6]\(0),
      I2 => \^linebuffer_0_3_8_fu_170_reg[31]\(4),
      O => \lineBuffer_0_3_3_reg_524_reg[31]\(4)
    );
\lineBuffer_0_3_3_reg_524[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_0_3_reg_288_reg[31]\(5),
      I1 => \ap_CS_fsm_reg[6]\(0),
      I2 => \^linebuffer_0_3_8_fu_170_reg[31]\(5),
      O => \lineBuffer_0_3_3_reg_524_reg[31]\(5)
    );
\lineBuffer_0_3_3_reg_524[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_0_3_reg_288_reg[31]\(6),
      I1 => \ap_CS_fsm_reg[6]\(0),
      I2 => \^linebuffer_0_3_8_fu_170_reg[31]\(6),
      O => \lineBuffer_0_3_3_reg_524_reg[31]\(6)
    );
\lineBuffer_0_3_3_reg_524[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_0_3_reg_288_reg[31]\(7),
      I1 => \ap_CS_fsm_reg[6]\(0),
      I2 => \^linebuffer_0_3_8_fu_170_reg[31]\(7),
      O => \lineBuffer_0_3_3_reg_524_reg[31]\(7)
    );
\lineBuffer_0_3_3_reg_524[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_0_3_reg_288_reg[31]\(8),
      I1 => \ap_CS_fsm_reg[6]\(0),
      I2 => \^linebuffer_0_3_8_fu_170_reg[31]\(8),
      O => \lineBuffer_0_3_3_reg_524_reg[31]\(8)
    );
\lineBuffer_0_3_3_reg_524[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_0_3_reg_288_reg[31]\(9),
      I1 => \ap_CS_fsm_reg[6]\(0),
      I2 => \^linebuffer_0_3_8_fu_170_reg[31]\(9),
      O => \lineBuffer_0_3_3_reg_524_reg[31]\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_cud_8 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \lineBuffer_0_2_s_reg_534_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \lineBuffer_0_3_8_fu_170_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    tmp_6_reg_1582 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \lineBuffer_0_3_5_fu_166_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_cud_8 : entity is "cnn_2d_conv_d4x4_cud";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_cud_8;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_cud_8 is
begin
\window_0_1_fu_154[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => Q(0),
      I1 => \lineBuffer_0_2_s_reg_534_reg[31]\(0),
      I2 => \lineBuffer_0_3_8_fu_170_reg[31]\(0),
      I3 => tmp_6_reg_1582(0),
      I4 => \lineBuffer_0_3_5_fu_166_reg[31]\(0),
      I5 => tmp_6_reg_1582(1),
      O => D(0)
    );
\window_0_1_fu_154[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => Q(10),
      I1 => \lineBuffer_0_2_s_reg_534_reg[31]\(10),
      I2 => \lineBuffer_0_3_8_fu_170_reg[31]\(10),
      I3 => tmp_6_reg_1582(0),
      I4 => \lineBuffer_0_3_5_fu_166_reg[31]\(10),
      I5 => tmp_6_reg_1582(1),
      O => D(10)
    );
\window_0_1_fu_154[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => Q(11),
      I1 => \lineBuffer_0_2_s_reg_534_reg[31]\(11),
      I2 => \lineBuffer_0_3_8_fu_170_reg[31]\(11),
      I3 => tmp_6_reg_1582(0),
      I4 => \lineBuffer_0_3_5_fu_166_reg[31]\(11),
      I5 => tmp_6_reg_1582(1),
      O => D(11)
    );
\window_0_1_fu_154[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => Q(12),
      I1 => \lineBuffer_0_2_s_reg_534_reg[31]\(12),
      I2 => \lineBuffer_0_3_8_fu_170_reg[31]\(12),
      I3 => tmp_6_reg_1582(0),
      I4 => \lineBuffer_0_3_5_fu_166_reg[31]\(12),
      I5 => tmp_6_reg_1582(1),
      O => D(12)
    );
\window_0_1_fu_154[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => Q(13),
      I1 => \lineBuffer_0_2_s_reg_534_reg[31]\(13),
      I2 => \lineBuffer_0_3_8_fu_170_reg[31]\(13),
      I3 => tmp_6_reg_1582(0),
      I4 => \lineBuffer_0_3_5_fu_166_reg[31]\(13),
      I5 => tmp_6_reg_1582(1),
      O => D(13)
    );
\window_0_1_fu_154[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => Q(14),
      I1 => \lineBuffer_0_2_s_reg_534_reg[31]\(14),
      I2 => \lineBuffer_0_3_8_fu_170_reg[31]\(14),
      I3 => tmp_6_reg_1582(0),
      I4 => \lineBuffer_0_3_5_fu_166_reg[31]\(14),
      I5 => tmp_6_reg_1582(1),
      O => D(14)
    );
\window_0_1_fu_154[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => Q(15),
      I1 => \lineBuffer_0_2_s_reg_534_reg[31]\(15),
      I2 => \lineBuffer_0_3_8_fu_170_reg[31]\(15),
      I3 => tmp_6_reg_1582(0),
      I4 => \lineBuffer_0_3_5_fu_166_reg[31]\(15),
      I5 => tmp_6_reg_1582(1),
      O => D(15)
    );
\window_0_1_fu_154[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => Q(16),
      I1 => \lineBuffer_0_2_s_reg_534_reg[31]\(16),
      I2 => \lineBuffer_0_3_8_fu_170_reg[31]\(16),
      I3 => tmp_6_reg_1582(0),
      I4 => \lineBuffer_0_3_5_fu_166_reg[31]\(16),
      I5 => tmp_6_reg_1582(1),
      O => D(16)
    );
\window_0_1_fu_154[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => Q(17),
      I1 => \lineBuffer_0_2_s_reg_534_reg[31]\(17),
      I2 => \lineBuffer_0_3_8_fu_170_reg[31]\(17),
      I3 => tmp_6_reg_1582(0),
      I4 => \lineBuffer_0_3_5_fu_166_reg[31]\(17),
      I5 => tmp_6_reg_1582(1),
      O => D(17)
    );
\window_0_1_fu_154[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => Q(18),
      I1 => \lineBuffer_0_2_s_reg_534_reg[31]\(18),
      I2 => \lineBuffer_0_3_8_fu_170_reg[31]\(18),
      I3 => tmp_6_reg_1582(0),
      I4 => \lineBuffer_0_3_5_fu_166_reg[31]\(18),
      I5 => tmp_6_reg_1582(1),
      O => D(18)
    );
\window_0_1_fu_154[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => Q(19),
      I1 => \lineBuffer_0_2_s_reg_534_reg[31]\(19),
      I2 => \lineBuffer_0_3_8_fu_170_reg[31]\(19),
      I3 => tmp_6_reg_1582(0),
      I4 => \lineBuffer_0_3_5_fu_166_reg[31]\(19),
      I5 => tmp_6_reg_1582(1),
      O => D(19)
    );
\window_0_1_fu_154[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => Q(1),
      I1 => \lineBuffer_0_2_s_reg_534_reg[31]\(1),
      I2 => \lineBuffer_0_3_8_fu_170_reg[31]\(1),
      I3 => tmp_6_reg_1582(0),
      I4 => \lineBuffer_0_3_5_fu_166_reg[31]\(1),
      I5 => tmp_6_reg_1582(1),
      O => D(1)
    );
\window_0_1_fu_154[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => Q(20),
      I1 => \lineBuffer_0_2_s_reg_534_reg[31]\(20),
      I2 => \lineBuffer_0_3_8_fu_170_reg[31]\(20),
      I3 => tmp_6_reg_1582(0),
      I4 => \lineBuffer_0_3_5_fu_166_reg[31]\(20),
      I5 => tmp_6_reg_1582(1),
      O => D(20)
    );
\window_0_1_fu_154[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => Q(21),
      I1 => \lineBuffer_0_2_s_reg_534_reg[31]\(21),
      I2 => \lineBuffer_0_3_8_fu_170_reg[31]\(21),
      I3 => tmp_6_reg_1582(0),
      I4 => \lineBuffer_0_3_5_fu_166_reg[31]\(21),
      I5 => tmp_6_reg_1582(1),
      O => D(21)
    );
\window_0_1_fu_154[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => Q(22),
      I1 => \lineBuffer_0_2_s_reg_534_reg[31]\(22),
      I2 => \lineBuffer_0_3_8_fu_170_reg[31]\(22),
      I3 => tmp_6_reg_1582(0),
      I4 => \lineBuffer_0_3_5_fu_166_reg[31]\(22),
      I5 => tmp_6_reg_1582(1),
      O => D(22)
    );
\window_0_1_fu_154[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => Q(23),
      I1 => \lineBuffer_0_2_s_reg_534_reg[31]\(23),
      I2 => \lineBuffer_0_3_8_fu_170_reg[31]\(23),
      I3 => tmp_6_reg_1582(0),
      I4 => \lineBuffer_0_3_5_fu_166_reg[31]\(23),
      I5 => tmp_6_reg_1582(1),
      O => D(23)
    );
\window_0_1_fu_154[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => Q(24),
      I1 => \lineBuffer_0_2_s_reg_534_reg[31]\(24),
      I2 => \lineBuffer_0_3_8_fu_170_reg[31]\(24),
      I3 => tmp_6_reg_1582(0),
      I4 => \lineBuffer_0_3_5_fu_166_reg[31]\(24),
      I5 => tmp_6_reg_1582(1),
      O => D(24)
    );
\window_0_1_fu_154[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => Q(25),
      I1 => \lineBuffer_0_2_s_reg_534_reg[31]\(25),
      I2 => \lineBuffer_0_3_8_fu_170_reg[31]\(25),
      I3 => tmp_6_reg_1582(0),
      I4 => \lineBuffer_0_3_5_fu_166_reg[31]\(25),
      I5 => tmp_6_reg_1582(1),
      O => D(25)
    );
\window_0_1_fu_154[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => Q(26),
      I1 => \lineBuffer_0_2_s_reg_534_reg[31]\(26),
      I2 => \lineBuffer_0_3_8_fu_170_reg[31]\(26),
      I3 => tmp_6_reg_1582(0),
      I4 => \lineBuffer_0_3_5_fu_166_reg[31]\(26),
      I5 => tmp_6_reg_1582(1),
      O => D(26)
    );
\window_0_1_fu_154[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => Q(27),
      I1 => \lineBuffer_0_2_s_reg_534_reg[31]\(27),
      I2 => \lineBuffer_0_3_8_fu_170_reg[31]\(27),
      I3 => tmp_6_reg_1582(0),
      I4 => \lineBuffer_0_3_5_fu_166_reg[31]\(27),
      I5 => tmp_6_reg_1582(1),
      O => D(27)
    );
\window_0_1_fu_154[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => Q(28),
      I1 => \lineBuffer_0_2_s_reg_534_reg[31]\(28),
      I2 => \lineBuffer_0_3_8_fu_170_reg[31]\(28),
      I3 => tmp_6_reg_1582(0),
      I4 => \lineBuffer_0_3_5_fu_166_reg[31]\(28),
      I5 => tmp_6_reg_1582(1),
      O => D(28)
    );
\window_0_1_fu_154[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => Q(29),
      I1 => \lineBuffer_0_2_s_reg_534_reg[31]\(29),
      I2 => \lineBuffer_0_3_8_fu_170_reg[31]\(29),
      I3 => tmp_6_reg_1582(0),
      I4 => \lineBuffer_0_3_5_fu_166_reg[31]\(29),
      I5 => tmp_6_reg_1582(1),
      O => D(29)
    );
\window_0_1_fu_154[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => Q(2),
      I1 => \lineBuffer_0_2_s_reg_534_reg[31]\(2),
      I2 => \lineBuffer_0_3_8_fu_170_reg[31]\(2),
      I3 => tmp_6_reg_1582(0),
      I4 => \lineBuffer_0_3_5_fu_166_reg[31]\(2),
      I5 => tmp_6_reg_1582(1),
      O => D(2)
    );
\window_0_1_fu_154[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => Q(30),
      I1 => \lineBuffer_0_2_s_reg_534_reg[31]\(30),
      I2 => \lineBuffer_0_3_8_fu_170_reg[31]\(30),
      I3 => tmp_6_reg_1582(0),
      I4 => \lineBuffer_0_3_5_fu_166_reg[31]\(30),
      I5 => tmp_6_reg_1582(1),
      O => D(30)
    );
\window_0_1_fu_154[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => Q(31),
      I1 => \lineBuffer_0_2_s_reg_534_reg[31]\(31),
      I2 => \lineBuffer_0_3_8_fu_170_reg[31]\(31),
      I3 => tmp_6_reg_1582(0),
      I4 => \lineBuffer_0_3_5_fu_166_reg[31]\(31),
      I5 => tmp_6_reg_1582(1),
      O => D(31)
    );
\window_0_1_fu_154[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => Q(3),
      I1 => \lineBuffer_0_2_s_reg_534_reg[31]\(3),
      I2 => \lineBuffer_0_3_8_fu_170_reg[31]\(3),
      I3 => tmp_6_reg_1582(0),
      I4 => \lineBuffer_0_3_5_fu_166_reg[31]\(3),
      I5 => tmp_6_reg_1582(1),
      O => D(3)
    );
\window_0_1_fu_154[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => Q(4),
      I1 => \lineBuffer_0_2_s_reg_534_reg[31]\(4),
      I2 => \lineBuffer_0_3_8_fu_170_reg[31]\(4),
      I3 => tmp_6_reg_1582(0),
      I4 => \lineBuffer_0_3_5_fu_166_reg[31]\(4),
      I5 => tmp_6_reg_1582(1),
      O => D(4)
    );
\window_0_1_fu_154[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => Q(5),
      I1 => \lineBuffer_0_2_s_reg_534_reg[31]\(5),
      I2 => \lineBuffer_0_3_8_fu_170_reg[31]\(5),
      I3 => tmp_6_reg_1582(0),
      I4 => \lineBuffer_0_3_5_fu_166_reg[31]\(5),
      I5 => tmp_6_reg_1582(1),
      O => D(5)
    );
\window_0_1_fu_154[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => Q(6),
      I1 => \lineBuffer_0_2_s_reg_534_reg[31]\(6),
      I2 => \lineBuffer_0_3_8_fu_170_reg[31]\(6),
      I3 => tmp_6_reg_1582(0),
      I4 => \lineBuffer_0_3_5_fu_166_reg[31]\(6),
      I5 => tmp_6_reg_1582(1),
      O => D(6)
    );
\window_0_1_fu_154[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => Q(7),
      I1 => \lineBuffer_0_2_s_reg_534_reg[31]\(7),
      I2 => \lineBuffer_0_3_8_fu_170_reg[31]\(7),
      I3 => tmp_6_reg_1582(0),
      I4 => \lineBuffer_0_3_5_fu_166_reg[31]\(7),
      I5 => tmp_6_reg_1582(1),
      O => D(7)
    );
\window_0_1_fu_154[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => Q(8),
      I1 => \lineBuffer_0_2_s_reg_534_reg[31]\(8),
      I2 => \lineBuffer_0_3_8_fu_170_reg[31]\(8),
      I3 => tmp_6_reg_1582(0),
      I4 => \lineBuffer_0_3_5_fu_166_reg[31]\(8),
      I5 => tmp_6_reg_1582(1),
      O => D(8)
    );
\window_0_1_fu_154[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => Q(9),
      I1 => \lineBuffer_0_2_s_reg_534_reg[31]\(9),
      I2 => \lineBuffer_0_3_8_fu_170_reg[31]\(9),
      I3 => tmp_6_reg_1582(0),
      I4 => \lineBuffer_0_3_5_fu_166_reg[31]\(9),
      I5 => tmp_6_reg_1582(1),
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_k3x3_CTRL_s_axi is
  port (
    \x_reg_312_reg[2]\ : out STD_LOGIC;
    \x_reg_312_reg[1]\ : out STD_LOGIC;
    \x_reg_312_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_rst_n_inv : out STD_LOGIC;
    \ap_CS_fsm_reg[0]\ : out STD_LOGIC;
    kernelData_0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg : out STD_LOGIC;
    s_axi_CTRL_ARREADY : out STD_LOGIC;
    s_axi_CTRL_RVALID : out STD_LOGIC;
    kernelData_1 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    kernelData_2 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    kernelData_3 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    kernelData_4 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    kernelData_5 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    kernelData_6 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    kernelData_7 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    kernelData_8 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CTRL_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CTRL_AWREADY : out STD_LOGIC;
    s_axi_CTRL_WREADY : out STD_LOGIC;
    interrupt : out STD_LOGIC;
    s_axi_CTRL_BVALID : out STD_LOGIC;
    p_62_in : in STD_LOGIC;
    \x_reg_312_reg[0]_0\ : in STD_LOGIC;
    \x_reg_312_reg[2]_0\ : in STD_LOGIC;
    \x_reg_312_reg[1]_0\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \x_reg_312_reg[0]_1\ : in STD_LOGIC;
    \inStream_V_data_V_0_state_reg[0]\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \outStream_V_strb_V_1_state_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \outStream_V_user_V_1_state_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \outStream_V_keep_V_1_state_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \outStream_V_dest_V_1_state_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \outStream_V_id_V_1_state_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \outStream_V_last_V_1_state_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \outStream_V_data_V_1_state_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_CTRL_ARADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    s_axi_CTRL_AWADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_CTRL_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CTRL_ARVALID : in STD_LOGIC;
    s_axi_CTRL_RREADY : in STD_LOGIC;
    s_axi_CTRL_AWVALID : in STD_LOGIC;
    s_axi_CTRL_WVALID : in STD_LOGIC;
    s_axi_CTRL_BREADY : in STD_LOGIC;
    s_axi_CTRL_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_k3x3_CTRL_s_axi;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_k3x3_CTRL_s_axi is
  signal \^ap_cs_fsm_reg[0]\ : STD_LOGIC;
  signal ap_done : STD_LOGIC;
  signal ap_enable_reg_pp0_iter00 : STD_LOGIC;
  signal \^ap_rst_n_inv\ : STD_LOGIC;
  signal ap_start : STD_LOGIC;
  signal ar_hs : STD_LOGIC;
  signal int_ap_done : STD_LOGIC;
  signal int_ap_done_i_1_n_0 : STD_LOGIC;
  signal int_ap_done_i_2_n_0 : STD_LOGIC;
  signal int_ap_done_i_3_n_0 : STD_LOGIC;
  signal int_ap_start1 : STD_LOGIC;
  signal int_ap_start_i_1_n_0 : STD_LOGIC;
  signal int_auto_restart_i_1_n_0 : STD_LOGIC;
  signal int_auto_restart_reg_n_0 : STD_LOGIC;
  signal int_ctrl0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_ctrl[31]_i_1_n_0\ : STD_LOGIC;
  signal \int_ctrl[31]_i_3_n_0\ : STD_LOGIC;
  signal \int_ctrl_reg_n_0_[0]\ : STD_LOGIC;
  signal \int_ctrl_reg_n_0_[10]\ : STD_LOGIC;
  signal \int_ctrl_reg_n_0_[11]\ : STD_LOGIC;
  signal \int_ctrl_reg_n_0_[12]\ : STD_LOGIC;
  signal \int_ctrl_reg_n_0_[13]\ : STD_LOGIC;
  signal \int_ctrl_reg_n_0_[14]\ : STD_LOGIC;
  signal \int_ctrl_reg_n_0_[15]\ : STD_LOGIC;
  signal \int_ctrl_reg_n_0_[16]\ : STD_LOGIC;
  signal \int_ctrl_reg_n_0_[17]\ : STD_LOGIC;
  signal \int_ctrl_reg_n_0_[18]\ : STD_LOGIC;
  signal \int_ctrl_reg_n_0_[19]\ : STD_LOGIC;
  signal \int_ctrl_reg_n_0_[1]\ : STD_LOGIC;
  signal \int_ctrl_reg_n_0_[20]\ : STD_LOGIC;
  signal \int_ctrl_reg_n_0_[21]\ : STD_LOGIC;
  signal \int_ctrl_reg_n_0_[22]\ : STD_LOGIC;
  signal \int_ctrl_reg_n_0_[23]\ : STD_LOGIC;
  signal \int_ctrl_reg_n_0_[24]\ : STD_LOGIC;
  signal \int_ctrl_reg_n_0_[25]\ : STD_LOGIC;
  signal \int_ctrl_reg_n_0_[26]\ : STD_LOGIC;
  signal \int_ctrl_reg_n_0_[27]\ : STD_LOGIC;
  signal \int_ctrl_reg_n_0_[28]\ : STD_LOGIC;
  signal \int_ctrl_reg_n_0_[29]\ : STD_LOGIC;
  signal \int_ctrl_reg_n_0_[2]\ : STD_LOGIC;
  signal \int_ctrl_reg_n_0_[30]\ : STD_LOGIC;
  signal \int_ctrl_reg_n_0_[31]\ : STD_LOGIC;
  signal \int_ctrl_reg_n_0_[3]\ : STD_LOGIC;
  signal \int_ctrl_reg_n_0_[4]\ : STD_LOGIC;
  signal \int_ctrl_reg_n_0_[5]\ : STD_LOGIC;
  signal \int_ctrl_reg_n_0_[6]\ : STD_LOGIC;
  signal \int_ctrl_reg_n_0_[7]\ : STD_LOGIC;
  signal \int_ctrl_reg_n_0_[8]\ : STD_LOGIC;
  signal \int_ctrl_reg_n_0_[9]\ : STD_LOGIC;
  signal int_gie_i_1_n_0 : STD_LOGIC;
  signal int_gie_i_2_n_0 : STD_LOGIC;
  signal int_gie_i_3_n_0 : STD_LOGIC;
  signal int_gie_reg_n_0 : STD_LOGIC;
  signal int_ier9_out : STD_LOGIC;
  signal \int_ier[0]_i_1_n_0\ : STD_LOGIC;
  signal \int_ier[1]_i_1_n_0\ : STD_LOGIC;
  signal \int_ier_reg_n_0_[0]\ : STD_LOGIC;
  signal int_isr6_out : STD_LOGIC;
  signal \int_isr[0]_i_1_n_0\ : STD_LOGIC;
  signal \int_isr[1]_i_1_n_0\ : STD_LOGIC;
  signal \int_isr_reg_n_0_[0]\ : STD_LOGIC;
  signal int_kernelData_00 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_kernelData_0[31]_i_1_n_0\ : STD_LOGIC;
  signal int_kernelData_10 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_kernelData_1[31]_i_1_n_0\ : STD_LOGIC;
  signal int_kernelData_20 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_kernelData_2[31]_i_1_n_0\ : STD_LOGIC;
  signal int_kernelData_30 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_kernelData_3[31]_i_1_n_0\ : STD_LOGIC;
  signal int_kernelData_40 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_kernelData_4[31]_i_1_n_0\ : STD_LOGIC;
  signal int_kernelData_50 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_kernelData_5[31]_i_1_n_0\ : STD_LOGIC;
  signal int_kernelData_60 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_kernelData_6[31]_i_1_n_0\ : STD_LOGIC;
  signal int_kernelData_70 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_kernelData_7[31]_i_1_n_0\ : STD_LOGIC;
  signal int_kernelData_80 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_kernelData_8[31]_i_1_n_0\ : STD_LOGIC;
  signal \^kerneldata_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^kerneldata_1\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^kerneldata_2\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^kerneldata_3\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^kerneldata_4\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^kerneldata_5\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^kerneldata_6\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^kerneldata_7\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^kerneldata_8\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal \rdata[0]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[0]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[0]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[0]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[0]_i_6_n_0\ : STD_LOGIC;
  signal \rdata[0]_i_7_n_0\ : STD_LOGIC;
  signal \rdata[0]_i_8_n_0\ : STD_LOGIC;
  signal \rdata[10]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[10]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[10]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[10]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[11]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[11]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[11]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[11]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[12]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[12]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[12]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[12]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[13]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[13]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[13]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[13]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[14]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[14]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[14]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[14]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[15]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[15]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[15]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[15]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[16]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[16]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[16]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[16]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[17]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[17]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[17]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[17]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[18]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[18]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[18]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[18]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[19]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[19]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[19]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[19]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_6_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_7_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_8_n_0\ : STD_LOGIC;
  signal \rdata[20]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[20]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[20]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[20]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[21]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[21]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[21]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[21]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[22]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[22]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[22]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[22]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[23]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[23]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[23]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[23]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[24]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[24]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[24]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[24]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[25]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[25]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[25]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[25]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[26]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[26]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[26]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[26]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[27]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[27]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[27]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[27]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[28]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[28]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[28]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[28]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[29]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[29]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[29]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[29]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[2]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[2]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[2]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[2]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[30]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[30]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[30]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[30]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_6_n_0\ : STD_LOGIC;
  signal \rdata[3]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[3]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[3]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[3]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[4]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[4]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[4]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[4]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[5]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[5]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[5]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[5]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[6]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[6]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[6]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[6]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[7]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[7]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[7]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[7]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[8]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[8]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[8]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[8]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[9]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[9]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[9]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[9]_i_4_n_0\ : STD_LOGIC;
  signal \rdata_reg[0]_i_4_n_0\ : STD_LOGIC;
  signal \rdata_reg[1]_i_5_n_0\ : STD_LOGIC;
  signal \rstate[0]_i_1_n_0\ : STD_LOGIC;
  signal \^s_axi_ctrl_rdata\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^s_axi_ctrl_rvalid\ : STD_LOGIC;
  signal waddr : STD_LOGIC;
  signal \waddr_reg_n_0_[0]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[1]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[2]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[3]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[4]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[5]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[6]\ : STD_LOGIC;
  signal wstate : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \wstate[0]_i_1_n_0\ : STD_LOGIC;
  signal \wstate[1]_i_1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ap_enable_reg_pp0_iter1_i_1 : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of int_ap_done_i_3 : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \int_ctrl[0]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \int_ctrl[10]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \int_ctrl[11]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \int_ctrl[12]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \int_ctrl[13]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \int_ctrl[14]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \int_ctrl[15]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \int_ctrl[16]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \int_ctrl[17]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \int_ctrl[18]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \int_ctrl[19]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \int_ctrl[1]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \int_ctrl[20]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \int_ctrl[21]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \int_ctrl[22]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \int_ctrl[23]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \int_ctrl[24]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \int_ctrl[25]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \int_ctrl[26]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \int_ctrl[27]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \int_ctrl[28]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \int_ctrl[29]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \int_ctrl[2]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \int_ctrl[30]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \int_ctrl[31]_i_2\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \int_ctrl[3]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \int_ctrl[4]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \int_ctrl[5]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \int_ctrl[6]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \int_ctrl[7]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \int_ctrl[8]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \int_ctrl[9]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of int_gie_i_1 : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of int_gie_i_3 : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \int_ier[0]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \int_ier[1]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \int_isr[0]_i_2\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \int_kernelData_0[0]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \int_kernelData_0[10]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \int_kernelData_0[11]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \int_kernelData_0[12]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \int_kernelData_0[13]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \int_kernelData_0[14]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \int_kernelData_0[15]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \int_kernelData_0[16]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \int_kernelData_0[17]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \int_kernelData_0[18]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \int_kernelData_0[19]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \int_kernelData_0[1]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \int_kernelData_0[20]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \int_kernelData_0[21]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \int_kernelData_0[22]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \int_kernelData_0[23]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \int_kernelData_0[24]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \int_kernelData_0[25]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \int_kernelData_0[26]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \int_kernelData_0[27]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \int_kernelData_0[28]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \int_kernelData_0[29]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \int_kernelData_0[2]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \int_kernelData_0[30]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \int_kernelData_0[31]_i_2\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \int_kernelData_0[3]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \int_kernelData_0[4]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \int_kernelData_0[5]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \int_kernelData_0[6]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \int_kernelData_0[7]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \int_kernelData_0[8]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \int_kernelData_0[9]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \int_kernelData_1[0]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \int_kernelData_1[10]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \int_kernelData_1[11]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \int_kernelData_1[12]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \int_kernelData_1[13]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \int_kernelData_1[14]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \int_kernelData_1[15]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \int_kernelData_1[16]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \int_kernelData_1[17]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \int_kernelData_1[18]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \int_kernelData_1[19]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \int_kernelData_1[1]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \int_kernelData_1[20]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \int_kernelData_1[21]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \int_kernelData_1[22]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \int_kernelData_1[23]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \int_kernelData_1[24]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \int_kernelData_1[25]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \int_kernelData_1[26]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \int_kernelData_1[27]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \int_kernelData_1[28]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \int_kernelData_1[29]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \int_kernelData_1[2]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \int_kernelData_1[30]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \int_kernelData_1[31]_i_2\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \int_kernelData_1[3]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \int_kernelData_1[4]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \int_kernelData_1[5]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \int_kernelData_1[6]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \int_kernelData_1[7]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \int_kernelData_1[8]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \int_kernelData_1[9]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \int_kernelData_2[0]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \int_kernelData_2[10]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \int_kernelData_2[11]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \int_kernelData_2[12]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \int_kernelData_2[13]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \int_kernelData_2[14]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \int_kernelData_2[15]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \int_kernelData_2[16]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \int_kernelData_2[17]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \int_kernelData_2[18]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \int_kernelData_2[19]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \int_kernelData_2[1]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \int_kernelData_2[20]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \int_kernelData_2[21]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \int_kernelData_2[22]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \int_kernelData_2[23]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \int_kernelData_2[24]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \int_kernelData_2[25]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \int_kernelData_2[26]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \int_kernelData_2[27]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \int_kernelData_2[28]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \int_kernelData_2[29]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \int_kernelData_2[2]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \int_kernelData_2[30]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \int_kernelData_2[31]_i_2\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \int_kernelData_2[3]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \int_kernelData_2[4]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \int_kernelData_2[5]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \int_kernelData_2[6]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \int_kernelData_2[7]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \int_kernelData_2[8]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \int_kernelData_2[9]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \int_kernelData_3[0]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \int_kernelData_3[10]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \int_kernelData_3[11]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \int_kernelData_3[12]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \int_kernelData_3[13]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \int_kernelData_3[14]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \int_kernelData_3[15]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \int_kernelData_3[16]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \int_kernelData_3[17]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \int_kernelData_3[18]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \int_kernelData_3[19]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \int_kernelData_3[1]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \int_kernelData_3[20]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \int_kernelData_3[21]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \int_kernelData_3[22]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \int_kernelData_3[23]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \int_kernelData_3[24]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \int_kernelData_3[25]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \int_kernelData_3[26]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \int_kernelData_3[27]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \int_kernelData_3[28]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \int_kernelData_3[29]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \int_kernelData_3[2]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \int_kernelData_3[30]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \int_kernelData_3[31]_i_2\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \int_kernelData_3[3]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \int_kernelData_3[4]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \int_kernelData_3[5]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \int_kernelData_3[6]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \int_kernelData_3[7]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \int_kernelData_3[8]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \int_kernelData_3[9]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \int_kernelData_4[0]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \int_kernelData_4[10]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \int_kernelData_4[11]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \int_kernelData_4[12]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \int_kernelData_4[13]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \int_kernelData_4[14]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \int_kernelData_4[15]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \int_kernelData_4[16]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \int_kernelData_4[17]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \int_kernelData_4[18]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \int_kernelData_4[19]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \int_kernelData_4[1]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \int_kernelData_4[20]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \int_kernelData_4[21]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \int_kernelData_4[22]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \int_kernelData_4[23]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \int_kernelData_4[24]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \int_kernelData_4[25]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \int_kernelData_4[26]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \int_kernelData_4[27]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \int_kernelData_4[28]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \int_kernelData_4[29]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \int_kernelData_4[2]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \int_kernelData_4[30]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \int_kernelData_4[31]_i_2\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \int_kernelData_4[3]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \int_kernelData_4[4]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \int_kernelData_4[5]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \int_kernelData_4[6]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \int_kernelData_4[7]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \int_kernelData_4[8]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \int_kernelData_4[9]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \int_kernelData_5[0]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \int_kernelData_5[10]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \int_kernelData_5[11]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \int_kernelData_5[12]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \int_kernelData_5[13]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \int_kernelData_5[14]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \int_kernelData_5[15]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \int_kernelData_5[16]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \int_kernelData_5[17]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \int_kernelData_5[18]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \int_kernelData_5[19]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \int_kernelData_5[1]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \int_kernelData_5[20]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \int_kernelData_5[21]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \int_kernelData_5[22]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \int_kernelData_5[23]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \int_kernelData_5[24]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \int_kernelData_5[25]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \int_kernelData_5[26]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \int_kernelData_5[27]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \int_kernelData_5[28]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \int_kernelData_5[29]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \int_kernelData_5[2]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \int_kernelData_5[30]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \int_kernelData_5[31]_i_2\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \int_kernelData_5[3]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \int_kernelData_5[4]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \int_kernelData_5[5]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \int_kernelData_5[6]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \int_kernelData_5[7]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \int_kernelData_5[8]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \int_kernelData_5[9]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \int_kernelData_6[0]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \int_kernelData_6[10]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \int_kernelData_6[11]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \int_kernelData_6[12]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \int_kernelData_6[13]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \int_kernelData_6[14]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \int_kernelData_6[15]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \int_kernelData_6[16]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \int_kernelData_6[17]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \int_kernelData_6[18]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \int_kernelData_6[19]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \int_kernelData_6[1]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \int_kernelData_6[20]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \int_kernelData_6[21]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \int_kernelData_6[22]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \int_kernelData_6[23]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \int_kernelData_6[24]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \int_kernelData_6[25]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \int_kernelData_6[26]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \int_kernelData_6[27]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \int_kernelData_6[28]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \int_kernelData_6[29]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \int_kernelData_6[2]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \int_kernelData_6[30]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \int_kernelData_6[31]_i_2\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \int_kernelData_6[3]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \int_kernelData_6[4]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \int_kernelData_6[5]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \int_kernelData_6[6]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \int_kernelData_6[7]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \int_kernelData_6[8]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \int_kernelData_6[9]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \int_kernelData_7[0]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \int_kernelData_7[10]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \int_kernelData_7[11]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \int_kernelData_7[12]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \int_kernelData_7[13]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \int_kernelData_7[14]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \int_kernelData_7[15]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \int_kernelData_7[16]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \int_kernelData_7[17]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \int_kernelData_7[18]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \int_kernelData_7[19]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \int_kernelData_7[1]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \int_kernelData_7[20]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \int_kernelData_7[21]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \int_kernelData_7[22]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \int_kernelData_7[23]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \int_kernelData_7[24]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \int_kernelData_7[25]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \int_kernelData_7[26]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \int_kernelData_7[27]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \int_kernelData_7[28]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \int_kernelData_7[29]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \int_kernelData_7[2]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \int_kernelData_7[30]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \int_kernelData_7[31]_i_2\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \int_kernelData_7[3]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \int_kernelData_7[4]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \int_kernelData_7[5]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \int_kernelData_7[6]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \int_kernelData_7[7]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \int_kernelData_7[8]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \int_kernelData_7[9]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \int_kernelData_8[0]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \int_kernelData_8[10]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \int_kernelData_8[11]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \int_kernelData_8[12]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \int_kernelData_8[13]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \int_kernelData_8[14]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \int_kernelData_8[15]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \int_kernelData_8[16]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \int_kernelData_8[17]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \int_kernelData_8[18]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \int_kernelData_8[19]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \int_kernelData_8[1]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \int_kernelData_8[20]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \int_kernelData_8[21]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \int_kernelData_8[22]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \int_kernelData_8[23]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \int_kernelData_8[24]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \int_kernelData_8[25]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \int_kernelData_8[26]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \int_kernelData_8[27]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \int_kernelData_8[28]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \int_kernelData_8[29]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \int_kernelData_8[2]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \int_kernelData_8[30]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \int_kernelData_8[31]_i_2\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \int_kernelData_8[3]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \int_kernelData_8[4]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \int_kernelData_8[5]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \int_kernelData_8[6]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \int_kernelData_8[7]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \int_kernelData_8[8]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \int_kernelData_8[9]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \rdata[0]_i_6\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \rdata[10]_i_4\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \rdata[1]_i_4\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \rstate[0]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of s_axi_CTRL_ARREADY_INST_0 : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of s_axi_CTRL_AWREADY_INST_0 : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of s_axi_CTRL_BVALID_INST_0 : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of s_axi_CTRL_WREADY_INST_0 : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \wstate[0]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \wstate[1]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \x_reg_312[2]_i_2\ : label is "soft_lutpair32";
begin
  \ap_CS_fsm_reg[0]\ <= \^ap_cs_fsm_reg[0]\;
  ap_rst_n_inv <= \^ap_rst_n_inv\;
  kernelData_0(31 downto 0) <= \^kerneldata_0\(31 downto 0);
  kernelData_1(31 downto 0) <= \^kerneldata_1\(31 downto 0);
  kernelData_2(31 downto 0) <= \^kerneldata_2\(31 downto 0);
  kernelData_3(31 downto 0) <= \^kerneldata_3\(31 downto 0);
  kernelData_4(31 downto 0) <= \^kerneldata_4\(31 downto 0);
  kernelData_5(31 downto 0) <= \^kerneldata_5\(31 downto 0);
  kernelData_6(31 downto 0) <= \^kerneldata_6\(31 downto 0);
  kernelData_7(31 downto 0) <= \^kerneldata_7\(31 downto 0);
  kernelData_8(31 downto 0) <= \^kerneldata_8\(31 downto 0);
  s_axi_CTRL_RDATA(31 downto 0) <= \^s_axi_ctrl_rdata\(31 downto 0);
  s_axi_CTRL_RVALID <= \^s_axi_ctrl_rvalid\;
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => ap_start,
      I1 => Q(0),
      I2 => ap_done,
      O => D(0)
    );
\ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFFFFF88888888"
    )
        port map (
      I0 => Q(0),
      I1 => ap_start,
      I2 => \inStream_V_data_V_0_state_reg[0]\,
      I3 => \x_reg_312_reg[0]_1\,
      I4 => ap_enable_reg_pp0_iter0,
      I5 => Q(1),
      O => D(1)
    );
ap_enable_reg_pp0_iter0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000EA00EA00EA00"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ap_start,
      I2 => Q(0),
      I3 => ap_rst_n,
      I4 => p_62_in,
      I5 => \x_reg_312_reg[0]_1\,
      O => ap_enable_reg_pp0_iter0_reg
    );
ap_enable_reg_pp0_iter1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"47774444"
    )
        port map (
      I0 => \x_reg_312_reg[0]_1\,
      I1 => p_62_in,
      I2 => Q(0),
      I3 => ap_start,
      I4 => ap_enable_reg_pp0_iter1,
      O => ap_enable_reg_pp0_iter1_reg
    );
\inStream_V_dest_V_0_state[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \^ap_rst_n_inv\
    );
int_ap_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFAAAAAAAA"
    )
        port map (
      I0 => ap_done,
      I1 => int_ap_done_i_2_n_0,
      I2 => s_axi_CTRL_ARVALID,
      I3 => \^s_axi_ctrl_rvalid\,
      I4 => ap_rst_n,
      I5 => int_ap_done,
      O => int_ap_done_i_1_n_0
    );
int_ap_done_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => int_ap_done_i_3_n_0,
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => s_axi_CTRL_ARADDR(1),
      I3 => s_axi_CTRL_ARADDR(2),
      I4 => s_axi_CTRL_ARADDR(0),
      I5 => s_axi_CTRL_ARADDR(6),
      O => int_ap_done_i_2_n_0
    );
int_ap_done_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(4),
      I1 => s_axi_CTRL_ARADDR(5),
      O => int_ap_done_i_3_n_0
    );
int_ap_done_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_done_i_1_n_0,
      Q => int_ap_done,
      R => \^ap_rst_n_inv\
    );
int_ap_start_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBBBF888"
    )
        port map (
      I0 => int_auto_restart_reg_n_0,
      I1 => ap_done,
      I2 => int_ap_start1,
      I3 => s_axi_CTRL_WDATA(0),
      I4 => ap_start,
      O => int_ap_start_i_1_n_0
    );
int_ap_start_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => Q(2),
      I1 => \^ap_cs_fsm_reg[0]\,
      I2 => \outStream_V_strb_V_1_state_reg[1]\(0),
      I3 => \outStream_V_user_V_1_state_reg[1]\(0),
      I4 => \outStream_V_keep_V_1_state_reg[1]\(0),
      O => ap_done
    );
int_ap_start_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \waddr_reg_n_0_[5]\,
      I1 => \int_ctrl[31]_i_3_n_0\,
      I2 => \waddr_reg_n_0_[6]\,
      I3 => \waddr_reg_n_0_[4]\,
      I4 => s_axi_CTRL_WSTRB(0),
      I5 => \waddr_reg_n_0_[3]\,
      O => int_ap_start1
    );
int_ap_start_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \outStream_V_dest_V_1_state_reg[1]\(0),
      I1 => \outStream_V_id_V_1_state_reg[1]\(0),
      I2 => \outStream_V_last_V_1_state_reg[1]\(0),
      I3 => \outStream_V_data_V_1_state_reg[1]\(0),
      O => \^ap_cs_fsm_reg[0]\
    );
int_ap_start_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_start_i_1_n_0,
      Q => ap_start,
      R => \^ap_rst_n_inv\
    );
int_auto_restart_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => int_ap_start1,
      I2 => int_auto_restart_reg_n_0,
      O => int_auto_restart_i_1_n_0
    );
int_auto_restart_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_auto_restart_i_1_n_0,
      Q => int_auto_restart_reg_n_0,
      R => \^ap_rst_n_inv\
    );
\int_ctrl[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \int_ctrl_reg_n_0_[0]\,
      O => int_ctrl0(0)
    );
\int_ctrl[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_ctrl_reg_n_0_[10]\,
      O => int_ctrl0(10)
    );
\int_ctrl[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_ctrl_reg_n_0_[11]\,
      O => int_ctrl0(11)
    );
\int_ctrl[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_ctrl_reg_n_0_[12]\,
      O => int_ctrl0(12)
    );
\int_ctrl[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_ctrl_reg_n_0_[13]\,
      O => int_ctrl0(13)
    );
\int_ctrl[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_ctrl_reg_n_0_[14]\,
      O => int_ctrl0(14)
    );
\int_ctrl[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_ctrl_reg_n_0_[15]\,
      O => int_ctrl0(15)
    );
\int_ctrl[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(16),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \int_ctrl_reg_n_0_[16]\,
      O => int_ctrl0(16)
    );
\int_ctrl[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(17),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \int_ctrl_reg_n_0_[17]\,
      O => int_ctrl0(17)
    );
\int_ctrl[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(18),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \int_ctrl_reg_n_0_[18]\,
      O => int_ctrl0(18)
    );
\int_ctrl[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(19),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \int_ctrl_reg_n_0_[19]\,
      O => int_ctrl0(19)
    );
\int_ctrl[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \int_ctrl_reg_n_0_[1]\,
      O => int_ctrl0(1)
    );
\int_ctrl[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(20),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \int_ctrl_reg_n_0_[20]\,
      O => int_ctrl0(20)
    );
\int_ctrl[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(21),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \int_ctrl_reg_n_0_[21]\,
      O => int_ctrl0(21)
    );
\int_ctrl[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(22),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \int_ctrl_reg_n_0_[22]\,
      O => int_ctrl0(22)
    );
\int_ctrl[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(23),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \int_ctrl_reg_n_0_[23]\,
      O => int_ctrl0(23)
    );
\int_ctrl[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(24),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \int_ctrl_reg_n_0_[24]\,
      O => int_ctrl0(24)
    );
\int_ctrl[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(25),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \int_ctrl_reg_n_0_[25]\,
      O => int_ctrl0(25)
    );
\int_ctrl[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(26),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \int_ctrl_reg_n_0_[26]\,
      O => int_ctrl0(26)
    );
\int_ctrl[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(27),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \int_ctrl_reg_n_0_[27]\,
      O => int_ctrl0(27)
    );
\int_ctrl[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(28),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \int_ctrl_reg_n_0_[28]\,
      O => int_ctrl0(28)
    );
\int_ctrl[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(29),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \int_ctrl_reg_n_0_[29]\,
      O => int_ctrl0(29)
    );
\int_ctrl[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \int_ctrl_reg_n_0_[2]\,
      O => int_ctrl0(2)
    );
\int_ctrl[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(30),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \int_ctrl_reg_n_0_[30]\,
      O => int_ctrl0(30)
    );
\int_ctrl[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \waddr_reg_n_0_[3]\,
      I1 => \waddr_reg_n_0_[4]\,
      I2 => \waddr_reg_n_0_[5]\,
      I3 => \int_ctrl[31]_i_3_n_0\,
      I4 => \waddr_reg_n_0_[6]\,
      O => \int_ctrl[31]_i_1_n_0\
    );
\int_ctrl[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(31),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \int_ctrl_reg_n_0_[31]\,
      O => int_ctrl0(31)
    );
\int_ctrl[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFFFFFFFFFF"
    )
        port map (
      I0 => \waddr_reg_n_0_[2]\,
      I1 => \waddr_reg_n_0_[0]\,
      I2 => \waddr_reg_n_0_[1]\,
      I3 => wstate(0),
      I4 => wstate(1),
      I5 => s_axi_CTRL_WVALID,
      O => \int_ctrl[31]_i_3_n_0\
    );
\int_ctrl[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \int_ctrl_reg_n_0_[3]\,
      O => int_ctrl0(3)
    );
\int_ctrl[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \int_ctrl_reg_n_0_[4]\,
      O => int_ctrl0(4)
    );
\int_ctrl[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \int_ctrl_reg_n_0_[5]\,
      O => int_ctrl0(5)
    );
\int_ctrl[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \int_ctrl_reg_n_0_[6]\,
      O => int_ctrl0(6)
    );
\int_ctrl[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \int_ctrl_reg_n_0_[7]\,
      O => int_ctrl0(7)
    );
\int_ctrl[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_ctrl_reg_n_0_[8]\,
      O => int_ctrl0(8)
    );
\int_ctrl[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_ctrl_reg_n_0_[9]\,
      O => int_ctrl0(9)
    );
\int_ctrl_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_ctrl[31]_i_1_n_0\,
      D => int_ctrl0(0),
      Q => \int_ctrl_reg_n_0_[0]\,
      R => \^ap_rst_n_inv\
    );
\int_ctrl_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_ctrl[31]_i_1_n_0\,
      D => int_ctrl0(10),
      Q => \int_ctrl_reg_n_0_[10]\,
      R => \^ap_rst_n_inv\
    );
\int_ctrl_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_ctrl[31]_i_1_n_0\,
      D => int_ctrl0(11),
      Q => \int_ctrl_reg_n_0_[11]\,
      R => \^ap_rst_n_inv\
    );
\int_ctrl_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_ctrl[31]_i_1_n_0\,
      D => int_ctrl0(12),
      Q => \int_ctrl_reg_n_0_[12]\,
      R => \^ap_rst_n_inv\
    );
\int_ctrl_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_ctrl[31]_i_1_n_0\,
      D => int_ctrl0(13),
      Q => \int_ctrl_reg_n_0_[13]\,
      R => \^ap_rst_n_inv\
    );
\int_ctrl_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_ctrl[31]_i_1_n_0\,
      D => int_ctrl0(14),
      Q => \int_ctrl_reg_n_0_[14]\,
      R => \^ap_rst_n_inv\
    );
\int_ctrl_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_ctrl[31]_i_1_n_0\,
      D => int_ctrl0(15),
      Q => \int_ctrl_reg_n_0_[15]\,
      R => \^ap_rst_n_inv\
    );
\int_ctrl_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_ctrl[31]_i_1_n_0\,
      D => int_ctrl0(16),
      Q => \int_ctrl_reg_n_0_[16]\,
      R => \^ap_rst_n_inv\
    );
\int_ctrl_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_ctrl[31]_i_1_n_0\,
      D => int_ctrl0(17),
      Q => \int_ctrl_reg_n_0_[17]\,
      R => \^ap_rst_n_inv\
    );
\int_ctrl_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_ctrl[31]_i_1_n_0\,
      D => int_ctrl0(18),
      Q => \int_ctrl_reg_n_0_[18]\,
      R => \^ap_rst_n_inv\
    );
\int_ctrl_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_ctrl[31]_i_1_n_0\,
      D => int_ctrl0(19),
      Q => \int_ctrl_reg_n_0_[19]\,
      R => \^ap_rst_n_inv\
    );
\int_ctrl_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_ctrl[31]_i_1_n_0\,
      D => int_ctrl0(1),
      Q => \int_ctrl_reg_n_0_[1]\,
      R => \^ap_rst_n_inv\
    );
\int_ctrl_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_ctrl[31]_i_1_n_0\,
      D => int_ctrl0(20),
      Q => \int_ctrl_reg_n_0_[20]\,
      R => \^ap_rst_n_inv\
    );
\int_ctrl_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_ctrl[31]_i_1_n_0\,
      D => int_ctrl0(21),
      Q => \int_ctrl_reg_n_0_[21]\,
      R => \^ap_rst_n_inv\
    );
\int_ctrl_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_ctrl[31]_i_1_n_0\,
      D => int_ctrl0(22),
      Q => \int_ctrl_reg_n_0_[22]\,
      R => \^ap_rst_n_inv\
    );
\int_ctrl_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_ctrl[31]_i_1_n_0\,
      D => int_ctrl0(23),
      Q => \int_ctrl_reg_n_0_[23]\,
      R => \^ap_rst_n_inv\
    );
\int_ctrl_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_ctrl[31]_i_1_n_0\,
      D => int_ctrl0(24),
      Q => \int_ctrl_reg_n_0_[24]\,
      R => \^ap_rst_n_inv\
    );
\int_ctrl_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_ctrl[31]_i_1_n_0\,
      D => int_ctrl0(25),
      Q => \int_ctrl_reg_n_0_[25]\,
      R => \^ap_rst_n_inv\
    );
\int_ctrl_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_ctrl[31]_i_1_n_0\,
      D => int_ctrl0(26),
      Q => \int_ctrl_reg_n_0_[26]\,
      R => \^ap_rst_n_inv\
    );
\int_ctrl_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_ctrl[31]_i_1_n_0\,
      D => int_ctrl0(27),
      Q => \int_ctrl_reg_n_0_[27]\,
      R => \^ap_rst_n_inv\
    );
\int_ctrl_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_ctrl[31]_i_1_n_0\,
      D => int_ctrl0(28),
      Q => \int_ctrl_reg_n_0_[28]\,
      R => \^ap_rst_n_inv\
    );
\int_ctrl_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_ctrl[31]_i_1_n_0\,
      D => int_ctrl0(29),
      Q => \int_ctrl_reg_n_0_[29]\,
      R => \^ap_rst_n_inv\
    );
\int_ctrl_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_ctrl[31]_i_1_n_0\,
      D => int_ctrl0(2),
      Q => \int_ctrl_reg_n_0_[2]\,
      R => \^ap_rst_n_inv\
    );
\int_ctrl_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_ctrl[31]_i_1_n_0\,
      D => int_ctrl0(30),
      Q => \int_ctrl_reg_n_0_[30]\,
      R => \^ap_rst_n_inv\
    );
\int_ctrl_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_ctrl[31]_i_1_n_0\,
      D => int_ctrl0(31),
      Q => \int_ctrl_reg_n_0_[31]\,
      R => \^ap_rst_n_inv\
    );
\int_ctrl_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_ctrl[31]_i_1_n_0\,
      D => int_ctrl0(3),
      Q => \int_ctrl_reg_n_0_[3]\,
      R => \^ap_rst_n_inv\
    );
\int_ctrl_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_ctrl[31]_i_1_n_0\,
      D => int_ctrl0(4),
      Q => \int_ctrl_reg_n_0_[4]\,
      R => \^ap_rst_n_inv\
    );
\int_ctrl_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_ctrl[31]_i_1_n_0\,
      D => int_ctrl0(5),
      Q => \int_ctrl_reg_n_0_[5]\,
      R => \^ap_rst_n_inv\
    );
\int_ctrl_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_ctrl[31]_i_1_n_0\,
      D => int_ctrl0(6),
      Q => \int_ctrl_reg_n_0_[6]\,
      R => \^ap_rst_n_inv\
    );
\int_ctrl_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_ctrl[31]_i_1_n_0\,
      D => int_ctrl0(7),
      Q => \int_ctrl_reg_n_0_[7]\,
      R => \^ap_rst_n_inv\
    );
\int_ctrl_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_ctrl[31]_i_1_n_0\,
      D => int_ctrl0(8),
      Q => \int_ctrl_reg_n_0_[8]\,
      R => \^ap_rst_n_inv\
    );
\int_ctrl_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_ctrl[31]_i_1_n_0\,
      D => int_ctrl0(9),
      Q => \int_ctrl_reg_n_0_[9]\,
      R => \^ap_rst_n_inv\
    );
int_gie_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => int_gie_i_2_n_0,
      I2 => s_axi_CTRL_WSTRB(0),
      I3 => \waddr_reg_n_0_[3]\,
      I4 => int_gie_reg_n_0,
      O => int_gie_i_1_n_0
    );
int_gie_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => int_gie_i_3_n_0,
      I1 => \waddr_reg_n_0_[6]\,
      I2 => \waddr_reg_n_0_[4]\,
      I3 => \waddr_reg_n_0_[5]\,
      I4 => \waddr_reg_n_0_[2]\,
      O => int_gie_i_2_n_0
    );
int_gie_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFDF"
    )
        port map (
      I0 => s_axi_CTRL_WVALID,
      I1 => wstate(1),
      I2 => wstate(0),
      I3 => \waddr_reg_n_0_[1]\,
      I4 => \waddr_reg_n_0_[0]\,
      O => int_gie_i_3_n_0
    );
int_gie_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_gie_i_1_n_0,
      Q => int_gie_reg_n_0,
      R => \^ap_rst_n_inv\
    );
\int_ier[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => int_ier9_out,
      I2 => \int_ier_reg_n_0_[0]\,
      O => \int_ier[0]_i_1_n_0\
    );
\int_ier[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => int_ier9_out,
      I2 => p_0_in,
      O => \int_ier[1]_i_1_n_0\
    );
\int_ier[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \waddr_reg_n_0_[5]\,
      I1 => \int_ctrl[31]_i_3_n_0\,
      I2 => \waddr_reg_n_0_[6]\,
      I3 => \waddr_reg_n_0_[4]\,
      I4 => \waddr_reg_n_0_[3]\,
      I5 => s_axi_CTRL_WSTRB(0),
      O => int_ier9_out
    );
\int_ier_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[0]_i_1_n_0\,
      Q => \int_ier_reg_n_0_[0]\,
      R => \^ap_rst_n_inv\
    );
\int_ier_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[1]_i_1_n_0\,
      Q => p_0_in,
      R => \^ap_rst_n_inv\
    );
\int_isr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777F888"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => int_isr6_out,
      I2 => \int_ier_reg_n_0_[0]\,
      I3 => ap_done,
      I4 => \int_isr_reg_n_0_[0]\,
      O => \int_isr[0]_i_1_n_0\
    );
\int_isr[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => int_gie_i_2_n_0,
      I1 => \waddr_reg_n_0_[3]\,
      I2 => s_axi_CTRL_WSTRB(0),
      O => int_isr6_out
    );
\int_isr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777F888"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => int_isr6_out,
      I2 => p_0_in,
      I3 => ap_done,
      I4 => p_1_in,
      O => \int_isr[1]_i_1_n_0\
    );
\int_isr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[0]_i_1_n_0\,
      Q => \int_isr_reg_n_0_[0]\,
      R => \^ap_rst_n_inv\
    );
\int_isr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[1]_i_1_n_0\,
      Q => p_1_in,
      R => \^ap_rst_n_inv\
    );
\int_kernelData_0[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_0\(0),
      O => int_kernelData_00(0)
    );
\int_kernelData_0[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_0\(10),
      O => int_kernelData_00(10)
    );
\int_kernelData_0[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_0\(11),
      O => int_kernelData_00(11)
    );
\int_kernelData_0[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_0\(12),
      O => int_kernelData_00(12)
    );
\int_kernelData_0[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_0\(13),
      O => int_kernelData_00(13)
    );
\int_kernelData_0[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_0\(14),
      O => int_kernelData_00(14)
    );
\int_kernelData_0[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_0\(15),
      O => int_kernelData_00(15)
    );
\int_kernelData_0[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(16),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_0\(16),
      O => int_kernelData_00(16)
    );
\int_kernelData_0[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(17),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_0\(17),
      O => int_kernelData_00(17)
    );
\int_kernelData_0[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(18),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_0\(18),
      O => int_kernelData_00(18)
    );
\int_kernelData_0[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(19),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_0\(19),
      O => int_kernelData_00(19)
    );
\int_kernelData_0[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_0\(1),
      O => int_kernelData_00(1)
    );
\int_kernelData_0[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(20),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_0\(20),
      O => int_kernelData_00(20)
    );
\int_kernelData_0[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(21),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_0\(21),
      O => int_kernelData_00(21)
    );
\int_kernelData_0[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(22),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_0\(22),
      O => int_kernelData_00(22)
    );
\int_kernelData_0[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(23),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_0\(23),
      O => int_kernelData_00(23)
    );
\int_kernelData_0[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(24),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_0\(24),
      O => int_kernelData_00(24)
    );
\int_kernelData_0[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(25),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_0\(25),
      O => int_kernelData_00(25)
    );
\int_kernelData_0[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(26),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_0\(26),
      O => int_kernelData_00(26)
    );
\int_kernelData_0[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(27),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_0\(27),
      O => int_kernelData_00(27)
    );
\int_kernelData_0[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(28),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_0\(28),
      O => int_kernelData_00(28)
    );
\int_kernelData_0[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(29),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_0\(29),
      O => int_kernelData_00(29)
    );
\int_kernelData_0[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_0\(2),
      O => int_kernelData_00(2)
    );
\int_kernelData_0[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(30),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_0\(30),
      O => int_kernelData_00(30)
    );
\int_kernelData_0[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \waddr_reg_n_0_[3]\,
      I1 => \waddr_reg_n_0_[4]\,
      I2 => \waddr_reg_n_0_[5]\,
      I3 => \int_ctrl[31]_i_3_n_0\,
      I4 => \waddr_reg_n_0_[6]\,
      O => \int_kernelData_0[31]_i_1_n_0\
    );
\int_kernelData_0[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(31),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_0\(31),
      O => int_kernelData_00(31)
    );
\int_kernelData_0[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_0\(3),
      O => int_kernelData_00(3)
    );
\int_kernelData_0[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_0\(4),
      O => int_kernelData_00(4)
    );
\int_kernelData_0[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_0\(5),
      O => int_kernelData_00(5)
    );
\int_kernelData_0[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_0\(6),
      O => int_kernelData_00(6)
    );
\int_kernelData_0[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_0\(7),
      O => int_kernelData_00(7)
    );
\int_kernelData_0[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_0\(8),
      O => int_kernelData_00(8)
    );
\int_kernelData_0[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_0\(9),
      O => int_kernelData_00(9)
    );
\int_kernelData_0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_0[31]_i_1_n_0\,
      D => int_kernelData_00(0),
      Q => \^kerneldata_0\(0),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_0[31]_i_1_n_0\,
      D => int_kernelData_00(10),
      Q => \^kerneldata_0\(10),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_0[31]_i_1_n_0\,
      D => int_kernelData_00(11),
      Q => \^kerneldata_0\(11),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_0[31]_i_1_n_0\,
      D => int_kernelData_00(12),
      Q => \^kerneldata_0\(12),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_0[31]_i_1_n_0\,
      D => int_kernelData_00(13),
      Q => \^kerneldata_0\(13),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_0[31]_i_1_n_0\,
      D => int_kernelData_00(14),
      Q => \^kerneldata_0\(14),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_0[31]_i_1_n_0\,
      D => int_kernelData_00(15),
      Q => \^kerneldata_0\(15),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_0[31]_i_1_n_0\,
      D => int_kernelData_00(16),
      Q => \^kerneldata_0\(16),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_0[31]_i_1_n_0\,
      D => int_kernelData_00(17),
      Q => \^kerneldata_0\(17),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_0[31]_i_1_n_0\,
      D => int_kernelData_00(18),
      Q => \^kerneldata_0\(18),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_0[31]_i_1_n_0\,
      D => int_kernelData_00(19),
      Q => \^kerneldata_0\(19),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_0[31]_i_1_n_0\,
      D => int_kernelData_00(1),
      Q => \^kerneldata_0\(1),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_0[31]_i_1_n_0\,
      D => int_kernelData_00(20),
      Q => \^kerneldata_0\(20),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_0[31]_i_1_n_0\,
      D => int_kernelData_00(21),
      Q => \^kerneldata_0\(21),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_0[31]_i_1_n_0\,
      D => int_kernelData_00(22),
      Q => \^kerneldata_0\(22),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_0[31]_i_1_n_0\,
      D => int_kernelData_00(23),
      Q => \^kerneldata_0\(23),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_0[31]_i_1_n_0\,
      D => int_kernelData_00(24),
      Q => \^kerneldata_0\(24),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_0[31]_i_1_n_0\,
      D => int_kernelData_00(25),
      Q => \^kerneldata_0\(25),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_0[31]_i_1_n_0\,
      D => int_kernelData_00(26),
      Q => \^kerneldata_0\(26),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_0[31]_i_1_n_0\,
      D => int_kernelData_00(27),
      Q => \^kerneldata_0\(27),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_0[31]_i_1_n_0\,
      D => int_kernelData_00(28),
      Q => \^kerneldata_0\(28),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_0[31]_i_1_n_0\,
      D => int_kernelData_00(29),
      Q => \^kerneldata_0\(29),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_0[31]_i_1_n_0\,
      D => int_kernelData_00(2),
      Q => \^kerneldata_0\(2),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_0[31]_i_1_n_0\,
      D => int_kernelData_00(30),
      Q => \^kerneldata_0\(30),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_0[31]_i_1_n_0\,
      D => int_kernelData_00(31),
      Q => \^kerneldata_0\(31),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_0[31]_i_1_n_0\,
      D => int_kernelData_00(3),
      Q => \^kerneldata_0\(3),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_0[31]_i_1_n_0\,
      D => int_kernelData_00(4),
      Q => \^kerneldata_0\(4),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_0[31]_i_1_n_0\,
      D => int_kernelData_00(5),
      Q => \^kerneldata_0\(5),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_0[31]_i_1_n_0\,
      D => int_kernelData_00(6),
      Q => \^kerneldata_0\(6),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_0[31]_i_1_n_0\,
      D => int_kernelData_00(7),
      Q => \^kerneldata_0\(7),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_0[31]_i_1_n_0\,
      D => int_kernelData_00(8),
      Q => \^kerneldata_0\(8),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_0[31]_i_1_n_0\,
      D => int_kernelData_00(9),
      Q => \^kerneldata_0\(9),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_1[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_1\(0),
      O => int_kernelData_10(0)
    );
\int_kernelData_1[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_1\(10),
      O => int_kernelData_10(10)
    );
\int_kernelData_1[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_1\(11),
      O => int_kernelData_10(11)
    );
\int_kernelData_1[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_1\(12),
      O => int_kernelData_10(12)
    );
\int_kernelData_1[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_1\(13),
      O => int_kernelData_10(13)
    );
\int_kernelData_1[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_1\(14),
      O => int_kernelData_10(14)
    );
\int_kernelData_1[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_1\(15),
      O => int_kernelData_10(15)
    );
\int_kernelData_1[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(16),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_1\(16),
      O => int_kernelData_10(16)
    );
\int_kernelData_1[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(17),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_1\(17),
      O => int_kernelData_10(17)
    );
\int_kernelData_1[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(18),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_1\(18),
      O => int_kernelData_10(18)
    );
\int_kernelData_1[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(19),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_1\(19),
      O => int_kernelData_10(19)
    );
\int_kernelData_1[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_1\(1),
      O => int_kernelData_10(1)
    );
\int_kernelData_1[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(20),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_1\(20),
      O => int_kernelData_10(20)
    );
\int_kernelData_1[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(21),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_1\(21),
      O => int_kernelData_10(21)
    );
\int_kernelData_1[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(22),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_1\(22),
      O => int_kernelData_10(22)
    );
\int_kernelData_1[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(23),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_1\(23),
      O => int_kernelData_10(23)
    );
\int_kernelData_1[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(24),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_1\(24),
      O => int_kernelData_10(24)
    );
\int_kernelData_1[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(25),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_1\(25),
      O => int_kernelData_10(25)
    );
\int_kernelData_1[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(26),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_1\(26),
      O => int_kernelData_10(26)
    );
\int_kernelData_1[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(27),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_1\(27),
      O => int_kernelData_10(27)
    );
\int_kernelData_1[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(28),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_1\(28),
      O => int_kernelData_10(28)
    );
\int_kernelData_1[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(29),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_1\(29),
      O => int_kernelData_10(29)
    );
\int_kernelData_1[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_1\(2),
      O => int_kernelData_10(2)
    );
\int_kernelData_1[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(30),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_1\(30),
      O => int_kernelData_10(30)
    );
\int_kernelData_1[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \waddr_reg_n_0_[3]\,
      I1 => \int_ctrl[31]_i_3_n_0\,
      I2 => \waddr_reg_n_0_[6]\,
      I3 => \waddr_reg_n_0_[5]\,
      I4 => \waddr_reg_n_0_[4]\,
      O => \int_kernelData_1[31]_i_1_n_0\
    );
\int_kernelData_1[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(31),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_1\(31),
      O => int_kernelData_10(31)
    );
\int_kernelData_1[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_1\(3),
      O => int_kernelData_10(3)
    );
\int_kernelData_1[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_1\(4),
      O => int_kernelData_10(4)
    );
\int_kernelData_1[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_1\(5),
      O => int_kernelData_10(5)
    );
\int_kernelData_1[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_1\(6),
      O => int_kernelData_10(6)
    );
\int_kernelData_1[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_1\(7),
      O => int_kernelData_10(7)
    );
\int_kernelData_1[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_1\(8),
      O => int_kernelData_10(8)
    );
\int_kernelData_1[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_1\(9),
      O => int_kernelData_10(9)
    );
\int_kernelData_1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_1[31]_i_1_n_0\,
      D => int_kernelData_10(0),
      Q => \^kerneldata_1\(0),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_1[31]_i_1_n_0\,
      D => int_kernelData_10(10),
      Q => \^kerneldata_1\(10),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_1[31]_i_1_n_0\,
      D => int_kernelData_10(11),
      Q => \^kerneldata_1\(11),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_1[31]_i_1_n_0\,
      D => int_kernelData_10(12),
      Q => \^kerneldata_1\(12),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_1[31]_i_1_n_0\,
      D => int_kernelData_10(13),
      Q => \^kerneldata_1\(13),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_1[31]_i_1_n_0\,
      D => int_kernelData_10(14),
      Q => \^kerneldata_1\(14),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_1[31]_i_1_n_0\,
      D => int_kernelData_10(15),
      Q => \^kerneldata_1\(15),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_1[31]_i_1_n_0\,
      D => int_kernelData_10(16),
      Q => \^kerneldata_1\(16),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_1[31]_i_1_n_0\,
      D => int_kernelData_10(17),
      Q => \^kerneldata_1\(17),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_1[31]_i_1_n_0\,
      D => int_kernelData_10(18),
      Q => \^kerneldata_1\(18),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_1[31]_i_1_n_0\,
      D => int_kernelData_10(19),
      Q => \^kerneldata_1\(19),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_1[31]_i_1_n_0\,
      D => int_kernelData_10(1),
      Q => \^kerneldata_1\(1),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_1[31]_i_1_n_0\,
      D => int_kernelData_10(20),
      Q => \^kerneldata_1\(20),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_1[31]_i_1_n_0\,
      D => int_kernelData_10(21),
      Q => \^kerneldata_1\(21),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_1[31]_i_1_n_0\,
      D => int_kernelData_10(22),
      Q => \^kerneldata_1\(22),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_1[31]_i_1_n_0\,
      D => int_kernelData_10(23),
      Q => \^kerneldata_1\(23),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_1[31]_i_1_n_0\,
      D => int_kernelData_10(24),
      Q => \^kerneldata_1\(24),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_1[31]_i_1_n_0\,
      D => int_kernelData_10(25),
      Q => \^kerneldata_1\(25),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_1[31]_i_1_n_0\,
      D => int_kernelData_10(26),
      Q => \^kerneldata_1\(26),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_1[31]_i_1_n_0\,
      D => int_kernelData_10(27),
      Q => \^kerneldata_1\(27),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_1[31]_i_1_n_0\,
      D => int_kernelData_10(28),
      Q => \^kerneldata_1\(28),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_1[31]_i_1_n_0\,
      D => int_kernelData_10(29),
      Q => \^kerneldata_1\(29),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_1[31]_i_1_n_0\,
      D => int_kernelData_10(2),
      Q => \^kerneldata_1\(2),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_1[31]_i_1_n_0\,
      D => int_kernelData_10(30),
      Q => \^kerneldata_1\(30),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_1[31]_i_1_n_0\,
      D => int_kernelData_10(31),
      Q => \^kerneldata_1\(31),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_1[31]_i_1_n_0\,
      D => int_kernelData_10(3),
      Q => \^kerneldata_1\(3),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_1[31]_i_1_n_0\,
      D => int_kernelData_10(4),
      Q => \^kerneldata_1\(4),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_1[31]_i_1_n_0\,
      D => int_kernelData_10(5),
      Q => \^kerneldata_1\(5),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_1[31]_i_1_n_0\,
      D => int_kernelData_10(6),
      Q => \^kerneldata_1\(6),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_1[31]_i_1_n_0\,
      D => int_kernelData_10(7),
      Q => \^kerneldata_1\(7),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_1[31]_i_1_n_0\,
      D => int_kernelData_10(8),
      Q => \^kerneldata_1\(8),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_1[31]_i_1_n_0\,
      D => int_kernelData_10(9),
      Q => \^kerneldata_1\(9),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_2[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_2\(0),
      O => int_kernelData_20(0)
    );
\int_kernelData_2[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_2\(10),
      O => int_kernelData_20(10)
    );
\int_kernelData_2[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_2\(11),
      O => int_kernelData_20(11)
    );
\int_kernelData_2[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_2\(12),
      O => int_kernelData_20(12)
    );
\int_kernelData_2[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_2\(13),
      O => int_kernelData_20(13)
    );
\int_kernelData_2[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_2\(14),
      O => int_kernelData_20(14)
    );
\int_kernelData_2[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_2\(15),
      O => int_kernelData_20(15)
    );
\int_kernelData_2[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(16),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_2\(16),
      O => int_kernelData_20(16)
    );
\int_kernelData_2[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(17),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_2\(17),
      O => int_kernelData_20(17)
    );
\int_kernelData_2[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(18),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_2\(18),
      O => int_kernelData_20(18)
    );
\int_kernelData_2[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(19),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_2\(19),
      O => int_kernelData_20(19)
    );
\int_kernelData_2[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_2\(1),
      O => int_kernelData_20(1)
    );
\int_kernelData_2[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(20),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_2\(20),
      O => int_kernelData_20(20)
    );
\int_kernelData_2[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(21),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_2\(21),
      O => int_kernelData_20(21)
    );
\int_kernelData_2[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(22),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_2\(22),
      O => int_kernelData_20(22)
    );
\int_kernelData_2[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(23),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_2\(23),
      O => int_kernelData_20(23)
    );
\int_kernelData_2[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(24),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_2\(24),
      O => int_kernelData_20(24)
    );
\int_kernelData_2[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(25),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_2\(25),
      O => int_kernelData_20(25)
    );
\int_kernelData_2[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(26),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_2\(26),
      O => int_kernelData_20(26)
    );
\int_kernelData_2[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(27),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_2\(27),
      O => int_kernelData_20(27)
    );
\int_kernelData_2[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(28),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_2\(28),
      O => int_kernelData_20(28)
    );
\int_kernelData_2[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(29),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_2\(29),
      O => int_kernelData_20(29)
    );
\int_kernelData_2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_2\(2),
      O => int_kernelData_20(2)
    );
\int_kernelData_2[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(30),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_2\(30),
      O => int_kernelData_20(30)
    );
\int_kernelData_2[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => \waddr_reg_n_0_[3]\,
      I1 => \int_ctrl[31]_i_3_n_0\,
      I2 => \waddr_reg_n_0_[6]\,
      I3 => \waddr_reg_n_0_[5]\,
      I4 => \waddr_reg_n_0_[4]\,
      O => \int_kernelData_2[31]_i_1_n_0\
    );
\int_kernelData_2[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(31),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_2\(31),
      O => int_kernelData_20(31)
    );
\int_kernelData_2[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_2\(3),
      O => int_kernelData_20(3)
    );
\int_kernelData_2[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_2\(4),
      O => int_kernelData_20(4)
    );
\int_kernelData_2[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_2\(5),
      O => int_kernelData_20(5)
    );
\int_kernelData_2[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_2\(6),
      O => int_kernelData_20(6)
    );
\int_kernelData_2[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_2\(7),
      O => int_kernelData_20(7)
    );
\int_kernelData_2[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_2\(8),
      O => int_kernelData_20(8)
    );
\int_kernelData_2[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_2\(9),
      O => int_kernelData_20(9)
    );
\int_kernelData_2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_2[31]_i_1_n_0\,
      D => int_kernelData_20(0),
      Q => \^kerneldata_2\(0),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_2[31]_i_1_n_0\,
      D => int_kernelData_20(10),
      Q => \^kerneldata_2\(10),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_2[31]_i_1_n_0\,
      D => int_kernelData_20(11),
      Q => \^kerneldata_2\(11),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_2[31]_i_1_n_0\,
      D => int_kernelData_20(12),
      Q => \^kerneldata_2\(12),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_2[31]_i_1_n_0\,
      D => int_kernelData_20(13),
      Q => \^kerneldata_2\(13),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_2[31]_i_1_n_0\,
      D => int_kernelData_20(14),
      Q => \^kerneldata_2\(14),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_2[31]_i_1_n_0\,
      D => int_kernelData_20(15),
      Q => \^kerneldata_2\(15),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_2[31]_i_1_n_0\,
      D => int_kernelData_20(16),
      Q => \^kerneldata_2\(16),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_2[31]_i_1_n_0\,
      D => int_kernelData_20(17),
      Q => \^kerneldata_2\(17),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_2[31]_i_1_n_0\,
      D => int_kernelData_20(18),
      Q => \^kerneldata_2\(18),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_2[31]_i_1_n_0\,
      D => int_kernelData_20(19),
      Q => \^kerneldata_2\(19),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_2[31]_i_1_n_0\,
      D => int_kernelData_20(1),
      Q => \^kerneldata_2\(1),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_2[31]_i_1_n_0\,
      D => int_kernelData_20(20),
      Q => \^kerneldata_2\(20),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_2[31]_i_1_n_0\,
      D => int_kernelData_20(21),
      Q => \^kerneldata_2\(21),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_2[31]_i_1_n_0\,
      D => int_kernelData_20(22),
      Q => \^kerneldata_2\(22),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_2[31]_i_1_n_0\,
      D => int_kernelData_20(23),
      Q => \^kerneldata_2\(23),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_2[31]_i_1_n_0\,
      D => int_kernelData_20(24),
      Q => \^kerneldata_2\(24),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_2[31]_i_1_n_0\,
      D => int_kernelData_20(25),
      Q => \^kerneldata_2\(25),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_2[31]_i_1_n_0\,
      D => int_kernelData_20(26),
      Q => \^kerneldata_2\(26),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_2[31]_i_1_n_0\,
      D => int_kernelData_20(27),
      Q => \^kerneldata_2\(27),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_2[31]_i_1_n_0\,
      D => int_kernelData_20(28),
      Q => \^kerneldata_2\(28),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_2[31]_i_1_n_0\,
      D => int_kernelData_20(29),
      Q => \^kerneldata_2\(29),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_2[31]_i_1_n_0\,
      D => int_kernelData_20(2),
      Q => \^kerneldata_2\(2),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_2[31]_i_1_n_0\,
      D => int_kernelData_20(30),
      Q => \^kerneldata_2\(30),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_2[31]_i_1_n_0\,
      D => int_kernelData_20(31),
      Q => \^kerneldata_2\(31),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_2[31]_i_1_n_0\,
      D => int_kernelData_20(3),
      Q => \^kerneldata_2\(3),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_2[31]_i_1_n_0\,
      D => int_kernelData_20(4),
      Q => \^kerneldata_2\(4),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_2[31]_i_1_n_0\,
      D => int_kernelData_20(5),
      Q => \^kerneldata_2\(5),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_2[31]_i_1_n_0\,
      D => int_kernelData_20(6),
      Q => \^kerneldata_2\(6),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_2[31]_i_1_n_0\,
      D => int_kernelData_20(7),
      Q => \^kerneldata_2\(7),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_2[31]_i_1_n_0\,
      D => int_kernelData_20(8),
      Q => \^kerneldata_2\(8),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_2[31]_i_1_n_0\,
      D => int_kernelData_20(9),
      Q => \^kerneldata_2\(9),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_3[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_3\(0),
      O => int_kernelData_30(0)
    );
\int_kernelData_3[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_3\(10),
      O => int_kernelData_30(10)
    );
\int_kernelData_3[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_3\(11),
      O => int_kernelData_30(11)
    );
\int_kernelData_3[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_3\(12),
      O => int_kernelData_30(12)
    );
\int_kernelData_3[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_3\(13),
      O => int_kernelData_30(13)
    );
\int_kernelData_3[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_3\(14),
      O => int_kernelData_30(14)
    );
\int_kernelData_3[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_3\(15),
      O => int_kernelData_30(15)
    );
\int_kernelData_3[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(16),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_3\(16),
      O => int_kernelData_30(16)
    );
\int_kernelData_3[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(17),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_3\(17),
      O => int_kernelData_30(17)
    );
\int_kernelData_3[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(18),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_3\(18),
      O => int_kernelData_30(18)
    );
\int_kernelData_3[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(19),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_3\(19),
      O => int_kernelData_30(19)
    );
\int_kernelData_3[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_3\(1),
      O => int_kernelData_30(1)
    );
\int_kernelData_3[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(20),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_3\(20),
      O => int_kernelData_30(20)
    );
\int_kernelData_3[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(21),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_3\(21),
      O => int_kernelData_30(21)
    );
\int_kernelData_3[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(22),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_3\(22),
      O => int_kernelData_30(22)
    );
\int_kernelData_3[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(23),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_3\(23),
      O => int_kernelData_30(23)
    );
\int_kernelData_3[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(24),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_3\(24),
      O => int_kernelData_30(24)
    );
\int_kernelData_3[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(25),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_3\(25),
      O => int_kernelData_30(25)
    );
\int_kernelData_3[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(26),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_3\(26),
      O => int_kernelData_30(26)
    );
\int_kernelData_3[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(27),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_3\(27),
      O => int_kernelData_30(27)
    );
\int_kernelData_3[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(28),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_3\(28),
      O => int_kernelData_30(28)
    );
\int_kernelData_3[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(29),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_3\(29),
      O => int_kernelData_30(29)
    );
\int_kernelData_3[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_3\(2),
      O => int_kernelData_30(2)
    );
\int_kernelData_3[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(30),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_3\(30),
      O => int_kernelData_30(30)
    );
\int_kernelData_3[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => \waddr_reg_n_0_[3]\,
      I1 => \waddr_reg_n_0_[4]\,
      I2 => \int_ctrl[31]_i_3_n_0\,
      I3 => \waddr_reg_n_0_[6]\,
      I4 => \waddr_reg_n_0_[5]\,
      O => \int_kernelData_3[31]_i_1_n_0\
    );
\int_kernelData_3[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(31),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_3\(31),
      O => int_kernelData_30(31)
    );
\int_kernelData_3[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_3\(3),
      O => int_kernelData_30(3)
    );
\int_kernelData_3[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_3\(4),
      O => int_kernelData_30(4)
    );
\int_kernelData_3[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_3\(5),
      O => int_kernelData_30(5)
    );
\int_kernelData_3[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_3\(6),
      O => int_kernelData_30(6)
    );
\int_kernelData_3[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_3\(7),
      O => int_kernelData_30(7)
    );
\int_kernelData_3[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_3\(8),
      O => int_kernelData_30(8)
    );
\int_kernelData_3[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_3\(9),
      O => int_kernelData_30(9)
    );
\int_kernelData_3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_3[31]_i_1_n_0\,
      D => int_kernelData_30(0),
      Q => \^kerneldata_3\(0),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_3_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_3[31]_i_1_n_0\,
      D => int_kernelData_30(10),
      Q => \^kerneldata_3\(10),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_3_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_3[31]_i_1_n_0\,
      D => int_kernelData_30(11),
      Q => \^kerneldata_3\(11),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_3_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_3[31]_i_1_n_0\,
      D => int_kernelData_30(12),
      Q => \^kerneldata_3\(12),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_3_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_3[31]_i_1_n_0\,
      D => int_kernelData_30(13),
      Q => \^kerneldata_3\(13),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_3_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_3[31]_i_1_n_0\,
      D => int_kernelData_30(14),
      Q => \^kerneldata_3\(14),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_3_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_3[31]_i_1_n_0\,
      D => int_kernelData_30(15),
      Q => \^kerneldata_3\(15),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_3_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_3[31]_i_1_n_0\,
      D => int_kernelData_30(16),
      Q => \^kerneldata_3\(16),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_3_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_3[31]_i_1_n_0\,
      D => int_kernelData_30(17),
      Q => \^kerneldata_3\(17),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_3_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_3[31]_i_1_n_0\,
      D => int_kernelData_30(18),
      Q => \^kerneldata_3\(18),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_3_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_3[31]_i_1_n_0\,
      D => int_kernelData_30(19),
      Q => \^kerneldata_3\(19),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_3[31]_i_1_n_0\,
      D => int_kernelData_30(1),
      Q => \^kerneldata_3\(1),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_3_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_3[31]_i_1_n_0\,
      D => int_kernelData_30(20),
      Q => \^kerneldata_3\(20),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_3_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_3[31]_i_1_n_0\,
      D => int_kernelData_30(21),
      Q => \^kerneldata_3\(21),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_3_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_3[31]_i_1_n_0\,
      D => int_kernelData_30(22),
      Q => \^kerneldata_3\(22),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_3_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_3[31]_i_1_n_0\,
      D => int_kernelData_30(23),
      Q => \^kerneldata_3\(23),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_3_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_3[31]_i_1_n_0\,
      D => int_kernelData_30(24),
      Q => \^kerneldata_3\(24),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_3_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_3[31]_i_1_n_0\,
      D => int_kernelData_30(25),
      Q => \^kerneldata_3\(25),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_3_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_3[31]_i_1_n_0\,
      D => int_kernelData_30(26),
      Q => \^kerneldata_3\(26),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_3_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_3[31]_i_1_n_0\,
      D => int_kernelData_30(27),
      Q => \^kerneldata_3\(27),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_3_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_3[31]_i_1_n_0\,
      D => int_kernelData_30(28),
      Q => \^kerneldata_3\(28),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_3_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_3[31]_i_1_n_0\,
      D => int_kernelData_30(29),
      Q => \^kerneldata_3\(29),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_3[31]_i_1_n_0\,
      D => int_kernelData_30(2),
      Q => \^kerneldata_3\(2),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_3_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_3[31]_i_1_n_0\,
      D => int_kernelData_30(30),
      Q => \^kerneldata_3\(30),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_3_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_3[31]_i_1_n_0\,
      D => int_kernelData_30(31),
      Q => \^kerneldata_3\(31),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_3[31]_i_1_n_0\,
      D => int_kernelData_30(3),
      Q => \^kerneldata_3\(3),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_3[31]_i_1_n_0\,
      D => int_kernelData_30(4),
      Q => \^kerneldata_3\(4),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_3[31]_i_1_n_0\,
      D => int_kernelData_30(5),
      Q => \^kerneldata_3\(5),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_3[31]_i_1_n_0\,
      D => int_kernelData_30(6),
      Q => \^kerneldata_3\(6),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_3[31]_i_1_n_0\,
      D => int_kernelData_30(7),
      Q => \^kerneldata_3\(7),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_3_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_3[31]_i_1_n_0\,
      D => int_kernelData_30(8),
      Q => \^kerneldata_3\(8),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_3_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_3[31]_i_1_n_0\,
      D => int_kernelData_30(9),
      Q => \^kerneldata_3\(9),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_4[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_4\(0),
      O => int_kernelData_40(0)
    );
\int_kernelData_4[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_4\(10),
      O => int_kernelData_40(10)
    );
\int_kernelData_4[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_4\(11),
      O => int_kernelData_40(11)
    );
\int_kernelData_4[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_4\(12),
      O => int_kernelData_40(12)
    );
\int_kernelData_4[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_4\(13),
      O => int_kernelData_40(13)
    );
\int_kernelData_4[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_4\(14),
      O => int_kernelData_40(14)
    );
\int_kernelData_4[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_4\(15),
      O => int_kernelData_40(15)
    );
\int_kernelData_4[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(16),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_4\(16),
      O => int_kernelData_40(16)
    );
\int_kernelData_4[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(17),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_4\(17),
      O => int_kernelData_40(17)
    );
\int_kernelData_4[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(18),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_4\(18),
      O => int_kernelData_40(18)
    );
\int_kernelData_4[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(19),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_4\(19),
      O => int_kernelData_40(19)
    );
\int_kernelData_4[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_4\(1),
      O => int_kernelData_40(1)
    );
\int_kernelData_4[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(20),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_4\(20),
      O => int_kernelData_40(20)
    );
\int_kernelData_4[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(21),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_4\(21),
      O => int_kernelData_40(21)
    );
\int_kernelData_4[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(22),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_4\(22),
      O => int_kernelData_40(22)
    );
\int_kernelData_4[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(23),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_4\(23),
      O => int_kernelData_40(23)
    );
\int_kernelData_4[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(24),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_4\(24),
      O => int_kernelData_40(24)
    );
\int_kernelData_4[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(25),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_4\(25),
      O => int_kernelData_40(25)
    );
\int_kernelData_4[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(26),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_4\(26),
      O => int_kernelData_40(26)
    );
\int_kernelData_4[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(27),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_4\(27),
      O => int_kernelData_40(27)
    );
\int_kernelData_4[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(28),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_4\(28),
      O => int_kernelData_40(28)
    );
\int_kernelData_4[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(29),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_4\(29),
      O => int_kernelData_40(29)
    );
\int_kernelData_4[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_4\(2),
      O => int_kernelData_40(2)
    );
\int_kernelData_4[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(30),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_4\(30),
      O => int_kernelData_40(30)
    );
\int_kernelData_4[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => \waddr_reg_n_0_[3]\,
      I1 => \waddr_reg_n_0_[4]\,
      I2 => \int_ctrl[31]_i_3_n_0\,
      I3 => \waddr_reg_n_0_[6]\,
      I4 => \waddr_reg_n_0_[5]\,
      O => \int_kernelData_4[31]_i_1_n_0\
    );
\int_kernelData_4[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(31),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_4\(31),
      O => int_kernelData_40(31)
    );
\int_kernelData_4[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_4\(3),
      O => int_kernelData_40(3)
    );
\int_kernelData_4[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_4\(4),
      O => int_kernelData_40(4)
    );
\int_kernelData_4[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_4\(5),
      O => int_kernelData_40(5)
    );
\int_kernelData_4[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_4\(6),
      O => int_kernelData_40(6)
    );
\int_kernelData_4[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_4\(7),
      O => int_kernelData_40(7)
    );
\int_kernelData_4[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_4\(8),
      O => int_kernelData_40(8)
    );
\int_kernelData_4[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_4\(9),
      O => int_kernelData_40(9)
    );
\int_kernelData_4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_4[31]_i_1_n_0\,
      D => int_kernelData_40(0),
      Q => \^kerneldata_4\(0),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_4_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_4[31]_i_1_n_0\,
      D => int_kernelData_40(10),
      Q => \^kerneldata_4\(10),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_4_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_4[31]_i_1_n_0\,
      D => int_kernelData_40(11),
      Q => \^kerneldata_4\(11),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_4_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_4[31]_i_1_n_0\,
      D => int_kernelData_40(12),
      Q => \^kerneldata_4\(12),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_4_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_4[31]_i_1_n_0\,
      D => int_kernelData_40(13),
      Q => \^kerneldata_4\(13),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_4_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_4[31]_i_1_n_0\,
      D => int_kernelData_40(14),
      Q => \^kerneldata_4\(14),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_4_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_4[31]_i_1_n_0\,
      D => int_kernelData_40(15),
      Q => \^kerneldata_4\(15),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_4_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_4[31]_i_1_n_0\,
      D => int_kernelData_40(16),
      Q => \^kerneldata_4\(16),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_4_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_4[31]_i_1_n_0\,
      D => int_kernelData_40(17),
      Q => \^kerneldata_4\(17),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_4_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_4[31]_i_1_n_0\,
      D => int_kernelData_40(18),
      Q => \^kerneldata_4\(18),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_4_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_4[31]_i_1_n_0\,
      D => int_kernelData_40(19),
      Q => \^kerneldata_4\(19),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_4_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_4[31]_i_1_n_0\,
      D => int_kernelData_40(1),
      Q => \^kerneldata_4\(1),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_4_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_4[31]_i_1_n_0\,
      D => int_kernelData_40(20),
      Q => \^kerneldata_4\(20),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_4_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_4[31]_i_1_n_0\,
      D => int_kernelData_40(21),
      Q => \^kerneldata_4\(21),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_4_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_4[31]_i_1_n_0\,
      D => int_kernelData_40(22),
      Q => \^kerneldata_4\(22),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_4_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_4[31]_i_1_n_0\,
      D => int_kernelData_40(23),
      Q => \^kerneldata_4\(23),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_4_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_4[31]_i_1_n_0\,
      D => int_kernelData_40(24),
      Q => \^kerneldata_4\(24),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_4_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_4[31]_i_1_n_0\,
      D => int_kernelData_40(25),
      Q => \^kerneldata_4\(25),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_4_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_4[31]_i_1_n_0\,
      D => int_kernelData_40(26),
      Q => \^kerneldata_4\(26),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_4_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_4[31]_i_1_n_0\,
      D => int_kernelData_40(27),
      Q => \^kerneldata_4\(27),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_4_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_4[31]_i_1_n_0\,
      D => int_kernelData_40(28),
      Q => \^kerneldata_4\(28),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_4_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_4[31]_i_1_n_0\,
      D => int_kernelData_40(29),
      Q => \^kerneldata_4\(29),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_4_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_4[31]_i_1_n_0\,
      D => int_kernelData_40(2),
      Q => \^kerneldata_4\(2),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_4_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_4[31]_i_1_n_0\,
      D => int_kernelData_40(30),
      Q => \^kerneldata_4\(30),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_4_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_4[31]_i_1_n_0\,
      D => int_kernelData_40(31),
      Q => \^kerneldata_4\(31),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_4_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_4[31]_i_1_n_0\,
      D => int_kernelData_40(3),
      Q => \^kerneldata_4\(3),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_4_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_4[31]_i_1_n_0\,
      D => int_kernelData_40(4),
      Q => \^kerneldata_4\(4),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_4_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_4[31]_i_1_n_0\,
      D => int_kernelData_40(5),
      Q => \^kerneldata_4\(5),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_4_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_4[31]_i_1_n_0\,
      D => int_kernelData_40(6),
      Q => \^kerneldata_4\(6),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_4_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_4[31]_i_1_n_0\,
      D => int_kernelData_40(7),
      Q => \^kerneldata_4\(7),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_4_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_4[31]_i_1_n_0\,
      D => int_kernelData_40(8),
      Q => \^kerneldata_4\(8),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_4_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_4[31]_i_1_n_0\,
      D => int_kernelData_40(9),
      Q => \^kerneldata_4\(9),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_5[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_5\(0),
      O => int_kernelData_50(0)
    );
\int_kernelData_5[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_5\(10),
      O => int_kernelData_50(10)
    );
\int_kernelData_5[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_5\(11),
      O => int_kernelData_50(11)
    );
\int_kernelData_5[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_5\(12),
      O => int_kernelData_50(12)
    );
\int_kernelData_5[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_5\(13),
      O => int_kernelData_50(13)
    );
\int_kernelData_5[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_5\(14),
      O => int_kernelData_50(14)
    );
\int_kernelData_5[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_5\(15),
      O => int_kernelData_50(15)
    );
\int_kernelData_5[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(16),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_5\(16),
      O => int_kernelData_50(16)
    );
\int_kernelData_5[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(17),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_5\(17),
      O => int_kernelData_50(17)
    );
\int_kernelData_5[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(18),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_5\(18),
      O => int_kernelData_50(18)
    );
\int_kernelData_5[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(19),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_5\(19),
      O => int_kernelData_50(19)
    );
\int_kernelData_5[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_5\(1),
      O => int_kernelData_50(1)
    );
\int_kernelData_5[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(20),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_5\(20),
      O => int_kernelData_50(20)
    );
\int_kernelData_5[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(21),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_5\(21),
      O => int_kernelData_50(21)
    );
\int_kernelData_5[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(22),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_5\(22),
      O => int_kernelData_50(22)
    );
\int_kernelData_5[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(23),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_5\(23),
      O => int_kernelData_50(23)
    );
\int_kernelData_5[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(24),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_5\(24),
      O => int_kernelData_50(24)
    );
\int_kernelData_5[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(25),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_5\(25),
      O => int_kernelData_50(25)
    );
\int_kernelData_5[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(26),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_5\(26),
      O => int_kernelData_50(26)
    );
\int_kernelData_5[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(27),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_5\(27),
      O => int_kernelData_50(27)
    );
\int_kernelData_5[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(28),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_5\(28),
      O => int_kernelData_50(28)
    );
\int_kernelData_5[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(29),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_5\(29),
      O => int_kernelData_50(29)
    );
\int_kernelData_5[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_5\(2),
      O => int_kernelData_50(2)
    );
\int_kernelData_5[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(30),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_5\(30),
      O => int_kernelData_50(30)
    );
\int_kernelData_5[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \waddr_reg_n_0_[3]\,
      I1 => \int_ctrl[31]_i_3_n_0\,
      I2 => \waddr_reg_n_0_[6]\,
      I3 => \waddr_reg_n_0_[5]\,
      I4 => \waddr_reg_n_0_[4]\,
      O => \int_kernelData_5[31]_i_1_n_0\
    );
\int_kernelData_5[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(31),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_5\(31),
      O => int_kernelData_50(31)
    );
\int_kernelData_5[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_5\(3),
      O => int_kernelData_50(3)
    );
\int_kernelData_5[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_5\(4),
      O => int_kernelData_50(4)
    );
\int_kernelData_5[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_5\(5),
      O => int_kernelData_50(5)
    );
\int_kernelData_5[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_5\(6),
      O => int_kernelData_50(6)
    );
\int_kernelData_5[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_5\(7),
      O => int_kernelData_50(7)
    );
\int_kernelData_5[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_5\(8),
      O => int_kernelData_50(8)
    );
\int_kernelData_5[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_5\(9),
      O => int_kernelData_50(9)
    );
\int_kernelData_5_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_5[31]_i_1_n_0\,
      D => int_kernelData_50(0),
      Q => \^kerneldata_5\(0),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_5_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_5[31]_i_1_n_0\,
      D => int_kernelData_50(10),
      Q => \^kerneldata_5\(10),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_5_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_5[31]_i_1_n_0\,
      D => int_kernelData_50(11),
      Q => \^kerneldata_5\(11),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_5_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_5[31]_i_1_n_0\,
      D => int_kernelData_50(12),
      Q => \^kerneldata_5\(12),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_5_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_5[31]_i_1_n_0\,
      D => int_kernelData_50(13),
      Q => \^kerneldata_5\(13),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_5_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_5[31]_i_1_n_0\,
      D => int_kernelData_50(14),
      Q => \^kerneldata_5\(14),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_5_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_5[31]_i_1_n_0\,
      D => int_kernelData_50(15),
      Q => \^kerneldata_5\(15),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_5_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_5[31]_i_1_n_0\,
      D => int_kernelData_50(16),
      Q => \^kerneldata_5\(16),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_5_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_5[31]_i_1_n_0\,
      D => int_kernelData_50(17),
      Q => \^kerneldata_5\(17),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_5_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_5[31]_i_1_n_0\,
      D => int_kernelData_50(18),
      Q => \^kerneldata_5\(18),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_5_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_5[31]_i_1_n_0\,
      D => int_kernelData_50(19),
      Q => \^kerneldata_5\(19),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_5_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_5[31]_i_1_n_0\,
      D => int_kernelData_50(1),
      Q => \^kerneldata_5\(1),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_5_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_5[31]_i_1_n_0\,
      D => int_kernelData_50(20),
      Q => \^kerneldata_5\(20),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_5_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_5[31]_i_1_n_0\,
      D => int_kernelData_50(21),
      Q => \^kerneldata_5\(21),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_5_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_5[31]_i_1_n_0\,
      D => int_kernelData_50(22),
      Q => \^kerneldata_5\(22),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_5_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_5[31]_i_1_n_0\,
      D => int_kernelData_50(23),
      Q => \^kerneldata_5\(23),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_5_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_5[31]_i_1_n_0\,
      D => int_kernelData_50(24),
      Q => \^kerneldata_5\(24),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_5_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_5[31]_i_1_n_0\,
      D => int_kernelData_50(25),
      Q => \^kerneldata_5\(25),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_5_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_5[31]_i_1_n_0\,
      D => int_kernelData_50(26),
      Q => \^kerneldata_5\(26),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_5_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_5[31]_i_1_n_0\,
      D => int_kernelData_50(27),
      Q => \^kerneldata_5\(27),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_5_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_5[31]_i_1_n_0\,
      D => int_kernelData_50(28),
      Q => \^kerneldata_5\(28),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_5_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_5[31]_i_1_n_0\,
      D => int_kernelData_50(29),
      Q => \^kerneldata_5\(29),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_5_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_5[31]_i_1_n_0\,
      D => int_kernelData_50(2),
      Q => \^kerneldata_5\(2),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_5_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_5[31]_i_1_n_0\,
      D => int_kernelData_50(30),
      Q => \^kerneldata_5\(30),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_5_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_5[31]_i_1_n_0\,
      D => int_kernelData_50(31),
      Q => \^kerneldata_5\(31),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_5_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_5[31]_i_1_n_0\,
      D => int_kernelData_50(3),
      Q => \^kerneldata_5\(3),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_5_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_5[31]_i_1_n_0\,
      D => int_kernelData_50(4),
      Q => \^kerneldata_5\(4),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_5_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_5[31]_i_1_n_0\,
      D => int_kernelData_50(5),
      Q => \^kerneldata_5\(5),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_5_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_5[31]_i_1_n_0\,
      D => int_kernelData_50(6),
      Q => \^kerneldata_5\(6),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_5_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_5[31]_i_1_n_0\,
      D => int_kernelData_50(7),
      Q => \^kerneldata_5\(7),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_5_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_5[31]_i_1_n_0\,
      D => int_kernelData_50(8),
      Q => \^kerneldata_5\(8),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_5_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_5[31]_i_1_n_0\,
      D => int_kernelData_50(9),
      Q => \^kerneldata_5\(9),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_6[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_6\(0),
      O => int_kernelData_60(0)
    );
\int_kernelData_6[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_6\(10),
      O => int_kernelData_60(10)
    );
\int_kernelData_6[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_6\(11),
      O => int_kernelData_60(11)
    );
\int_kernelData_6[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_6\(12),
      O => int_kernelData_60(12)
    );
\int_kernelData_6[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_6\(13),
      O => int_kernelData_60(13)
    );
\int_kernelData_6[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_6\(14),
      O => int_kernelData_60(14)
    );
\int_kernelData_6[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_6\(15),
      O => int_kernelData_60(15)
    );
\int_kernelData_6[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(16),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_6\(16),
      O => int_kernelData_60(16)
    );
\int_kernelData_6[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(17),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_6\(17),
      O => int_kernelData_60(17)
    );
\int_kernelData_6[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(18),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_6\(18),
      O => int_kernelData_60(18)
    );
\int_kernelData_6[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(19),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_6\(19),
      O => int_kernelData_60(19)
    );
\int_kernelData_6[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_6\(1),
      O => int_kernelData_60(1)
    );
\int_kernelData_6[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(20),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_6\(20),
      O => int_kernelData_60(20)
    );
\int_kernelData_6[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(21),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_6\(21),
      O => int_kernelData_60(21)
    );
\int_kernelData_6[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(22),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_6\(22),
      O => int_kernelData_60(22)
    );
\int_kernelData_6[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(23),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_6\(23),
      O => int_kernelData_60(23)
    );
\int_kernelData_6[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(24),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_6\(24),
      O => int_kernelData_60(24)
    );
\int_kernelData_6[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(25),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_6\(25),
      O => int_kernelData_60(25)
    );
\int_kernelData_6[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(26),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_6\(26),
      O => int_kernelData_60(26)
    );
\int_kernelData_6[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(27),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_6\(27),
      O => int_kernelData_60(27)
    );
\int_kernelData_6[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(28),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_6\(28),
      O => int_kernelData_60(28)
    );
\int_kernelData_6[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(29),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_6\(29),
      O => int_kernelData_60(29)
    );
\int_kernelData_6[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_6\(2),
      O => int_kernelData_60(2)
    );
\int_kernelData_6[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(30),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_6\(30),
      O => int_kernelData_60(30)
    );
\int_kernelData_6[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \waddr_reg_n_0_[3]\,
      I1 => \int_ctrl[31]_i_3_n_0\,
      I2 => \waddr_reg_n_0_[6]\,
      I3 => \waddr_reg_n_0_[5]\,
      I4 => \waddr_reg_n_0_[4]\,
      O => \int_kernelData_6[31]_i_1_n_0\
    );
\int_kernelData_6[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(31),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_6\(31),
      O => int_kernelData_60(31)
    );
\int_kernelData_6[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_6\(3),
      O => int_kernelData_60(3)
    );
\int_kernelData_6[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_6\(4),
      O => int_kernelData_60(4)
    );
\int_kernelData_6[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_6\(5),
      O => int_kernelData_60(5)
    );
\int_kernelData_6[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_6\(6),
      O => int_kernelData_60(6)
    );
\int_kernelData_6[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_6\(7),
      O => int_kernelData_60(7)
    );
\int_kernelData_6[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_6\(8),
      O => int_kernelData_60(8)
    );
\int_kernelData_6[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_6\(9),
      O => int_kernelData_60(9)
    );
\int_kernelData_6_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_6[31]_i_1_n_0\,
      D => int_kernelData_60(0),
      Q => \^kerneldata_6\(0),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_6_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_6[31]_i_1_n_0\,
      D => int_kernelData_60(10),
      Q => \^kerneldata_6\(10),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_6_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_6[31]_i_1_n_0\,
      D => int_kernelData_60(11),
      Q => \^kerneldata_6\(11),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_6_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_6[31]_i_1_n_0\,
      D => int_kernelData_60(12),
      Q => \^kerneldata_6\(12),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_6_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_6[31]_i_1_n_0\,
      D => int_kernelData_60(13),
      Q => \^kerneldata_6\(13),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_6_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_6[31]_i_1_n_0\,
      D => int_kernelData_60(14),
      Q => \^kerneldata_6\(14),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_6_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_6[31]_i_1_n_0\,
      D => int_kernelData_60(15),
      Q => \^kerneldata_6\(15),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_6_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_6[31]_i_1_n_0\,
      D => int_kernelData_60(16),
      Q => \^kerneldata_6\(16),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_6_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_6[31]_i_1_n_0\,
      D => int_kernelData_60(17),
      Q => \^kerneldata_6\(17),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_6_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_6[31]_i_1_n_0\,
      D => int_kernelData_60(18),
      Q => \^kerneldata_6\(18),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_6_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_6[31]_i_1_n_0\,
      D => int_kernelData_60(19),
      Q => \^kerneldata_6\(19),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_6_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_6[31]_i_1_n_0\,
      D => int_kernelData_60(1),
      Q => \^kerneldata_6\(1),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_6_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_6[31]_i_1_n_0\,
      D => int_kernelData_60(20),
      Q => \^kerneldata_6\(20),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_6_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_6[31]_i_1_n_0\,
      D => int_kernelData_60(21),
      Q => \^kerneldata_6\(21),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_6_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_6[31]_i_1_n_0\,
      D => int_kernelData_60(22),
      Q => \^kerneldata_6\(22),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_6_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_6[31]_i_1_n_0\,
      D => int_kernelData_60(23),
      Q => \^kerneldata_6\(23),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_6_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_6[31]_i_1_n_0\,
      D => int_kernelData_60(24),
      Q => \^kerneldata_6\(24),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_6_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_6[31]_i_1_n_0\,
      D => int_kernelData_60(25),
      Q => \^kerneldata_6\(25),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_6_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_6[31]_i_1_n_0\,
      D => int_kernelData_60(26),
      Q => \^kerneldata_6\(26),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_6_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_6[31]_i_1_n_0\,
      D => int_kernelData_60(27),
      Q => \^kerneldata_6\(27),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_6_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_6[31]_i_1_n_0\,
      D => int_kernelData_60(28),
      Q => \^kerneldata_6\(28),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_6_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_6[31]_i_1_n_0\,
      D => int_kernelData_60(29),
      Q => \^kerneldata_6\(29),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_6_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_6[31]_i_1_n_0\,
      D => int_kernelData_60(2),
      Q => \^kerneldata_6\(2),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_6_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_6[31]_i_1_n_0\,
      D => int_kernelData_60(30),
      Q => \^kerneldata_6\(30),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_6_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_6[31]_i_1_n_0\,
      D => int_kernelData_60(31),
      Q => \^kerneldata_6\(31),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_6_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_6[31]_i_1_n_0\,
      D => int_kernelData_60(3),
      Q => \^kerneldata_6\(3),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_6_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_6[31]_i_1_n_0\,
      D => int_kernelData_60(4),
      Q => \^kerneldata_6\(4),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_6_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_6[31]_i_1_n_0\,
      D => int_kernelData_60(5),
      Q => \^kerneldata_6\(5),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_6_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_6[31]_i_1_n_0\,
      D => int_kernelData_60(6),
      Q => \^kerneldata_6\(6),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_6_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_6[31]_i_1_n_0\,
      D => int_kernelData_60(7),
      Q => \^kerneldata_6\(7),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_6_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_6[31]_i_1_n_0\,
      D => int_kernelData_60(8),
      Q => \^kerneldata_6\(8),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_6_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_6[31]_i_1_n_0\,
      D => int_kernelData_60(9),
      Q => \^kerneldata_6\(9),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_7[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_7\(0),
      O => int_kernelData_70(0)
    );
\int_kernelData_7[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_7\(10),
      O => int_kernelData_70(10)
    );
\int_kernelData_7[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_7\(11),
      O => int_kernelData_70(11)
    );
\int_kernelData_7[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_7\(12),
      O => int_kernelData_70(12)
    );
\int_kernelData_7[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_7\(13),
      O => int_kernelData_70(13)
    );
\int_kernelData_7[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_7\(14),
      O => int_kernelData_70(14)
    );
\int_kernelData_7[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_7\(15),
      O => int_kernelData_70(15)
    );
\int_kernelData_7[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(16),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_7\(16),
      O => int_kernelData_70(16)
    );
\int_kernelData_7[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(17),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_7\(17),
      O => int_kernelData_70(17)
    );
\int_kernelData_7[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(18),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_7\(18),
      O => int_kernelData_70(18)
    );
\int_kernelData_7[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(19),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_7\(19),
      O => int_kernelData_70(19)
    );
\int_kernelData_7[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_7\(1),
      O => int_kernelData_70(1)
    );
\int_kernelData_7[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(20),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_7\(20),
      O => int_kernelData_70(20)
    );
\int_kernelData_7[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(21),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_7\(21),
      O => int_kernelData_70(21)
    );
\int_kernelData_7[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(22),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_7\(22),
      O => int_kernelData_70(22)
    );
\int_kernelData_7[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(23),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_7\(23),
      O => int_kernelData_70(23)
    );
\int_kernelData_7[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(24),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_7\(24),
      O => int_kernelData_70(24)
    );
\int_kernelData_7[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(25),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_7\(25),
      O => int_kernelData_70(25)
    );
\int_kernelData_7[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(26),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_7\(26),
      O => int_kernelData_70(26)
    );
\int_kernelData_7[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(27),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_7\(27),
      O => int_kernelData_70(27)
    );
\int_kernelData_7[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(28),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_7\(28),
      O => int_kernelData_70(28)
    );
\int_kernelData_7[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(29),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_7\(29),
      O => int_kernelData_70(29)
    );
\int_kernelData_7[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_7\(2),
      O => int_kernelData_70(2)
    );
\int_kernelData_7[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(30),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_7\(30),
      O => int_kernelData_70(30)
    );
\int_kernelData_7[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \waddr_reg_n_0_[3]\,
      I1 => \waddr_reg_n_0_[4]\,
      I2 => \int_ctrl[31]_i_3_n_0\,
      I3 => \waddr_reg_n_0_[6]\,
      I4 => \waddr_reg_n_0_[5]\,
      O => \int_kernelData_7[31]_i_1_n_0\
    );
\int_kernelData_7[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(31),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_7\(31),
      O => int_kernelData_70(31)
    );
\int_kernelData_7[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_7\(3),
      O => int_kernelData_70(3)
    );
\int_kernelData_7[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_7\(4),
      O => int_kernelData_70(4)
    );
\int_kernelData_7[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_7\(5),
      O => int_kernelData_70(5)
    );
\int_kernelData_7[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_7\(6),
      O => int_kernelData_70(6)
    );
\int_kernelData_7[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_7\(7),
      O => int_kernelData_70(7)
    );
\int_kernelData_7[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_7\(8),
      O => int_kernelData_70(8)
    );
\int_kernelData_7[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_7\(9),
      O => int_kernelData_70(9)
    );
\int_kernelData_7_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_7[31]_i_1_n_0\,
      D => int_kernelData_70(0),
      Q => \^kerneldata_7\(0),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_7_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_7[31]_i_1_n_0\,
      D => int_kernelData_70(10),
      Q => \^kerneldata_7\(10),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_7_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_7[31]_i_1_n_0\,
      D => int_kernelData_70(11),
      Q => \^kerneldata_7\(11),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_7_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_7[31]_i_1_n_0\,
      D => int_kernelData_70(12),
      Q => \^kerneldata_7\(12),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_7_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_7[31]_i_1_n_0\,
      D => int_kernelData_70(13),
      Q => \^kerneldata_7\(13),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_7_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_7[31]_i_1_n_0\,
      D => int_kernelData_70(14),
      Q => \^kerneldata_7\(14),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_7_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_7[31]_i_1_n_0\,
      D => int_kernelData_70(15),
      Q => \^kerneldata_7\(15),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_7_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_7[31]_i_1_n_0\,
      D => int_kernelData_70(16),
      Q => \^kerneldata_7\(16),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_7_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_7[31]_i_1_n_0\,
      D => int_kernelData_70(17),
      Q => \^kerneldata_7\(17),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_7_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_7[31]_i_1_n_0\,
      D => int_kernelData_70(18),
      Q => \^kerneldata_7\(18),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_7_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_7[31]_i_1_n_0\,
      D => int_kernelData_70(19),
      Q => \^kerneldata_7\(19),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_7_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_7[31]_i_1_n_0\,
      D => int_kernelData_70(1),
      Q => \^kerneldata_7\(1),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_7_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_7[31]_i_1_n_0\,
      D => int_kernelData_70(20),
      Q => \^kerneldata_7\(20),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_7_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_7[31]_i_1_n_0\,
      D => int_kernelData_70(21),
      Q => \^kerneldata_7\(21),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_7_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_7[31]_i_1_n_0\,
      D => int_kernelData_70(22),
      Q => \^kerneldata_7\(22),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_7_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_7[31]_i_1_n_0\,
      D => int_kernelData_70(23),
      Q => \^kerneldata_7\(23),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_7_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_7[31]_i_1_n_0\,
      D => int_kernelData_70(24),
      Q => \^kerneldata_7\(24),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_7_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_7[31]_i_1_n_0\,
      D => int_kernelData_70(25),
      Q => \^kerneldata_7\(25),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_7_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_7[31]_i_1_n_0\,
      D => int_kernelData_70(26),
      Q => \^kerneldata_7\(26),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_7_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_7[31]_i_1_n_0\,
      D => int_kernelData_70(27),
      Q => \^kerneldata_7\(27),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_7_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_7[31]_i_1_n_0\,
      D => int_kernelData_70(28),
      Q => \^kerneldata_7\(28),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_7_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_7[31]_i_1_n_0\,
      D => int_kernelData_70(29),
      Q => \^kerneldata_7\(29),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_7_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_7[31]_i_1_n_0\,
      D => int_kernelData_70(2),
      Q => \^kerneldata_7\(2),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_7_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_7[31]_i_1_n_0\,
      D => int_kernelData_70(30),
      Q => \^kerneldata_7\(30),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_7_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_7[31]_i_1_n_0\,
      D => int_kernelData_70(31),
      Q => \^kerneldata_7\(31),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_7_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_7[31]_i_1_n_0\,
      D => int_kernelData_70(3),
      Q => \^kerneldata_7\(3),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_7_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_7[31]_i_1_n_0\,
      D => int_kernelData_70(4),
      Q => \^kerneldata_7\(4),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_7_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_7[31]_i_1_n_0\,
      D => int_kernelData_70(5),
      Q => \^kerneldata_7\(5),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_7_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_7[31]_i_1_n_0\,
      D => int_kernelData_70(6),
      Q => \^kerneldata_7\(6),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_7_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_7[31]_i_1_n_0\,
      D => int_kernelData_70(7),
      Q => \^kerneldata_7\(7),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_7_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_7[31]_i_1_n_0\,
      D => int_kernelData_70(8),
      Q => \^kerneldata_7\(8),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_7_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_7[31]_i_1_n_0\,
      D => int_kernelData_70(9),
      Q => \^kerneldata_7\(9),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_8[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_8\(0),
      O => int_kernelData_80(0)
    );
\int_kernelData_8[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_8\(10),
      O => int_kernelData_80(10)
    );
\int_kernelData_8[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_8\(11),
      O => int_kernelData_80(11)
    );
\int_kernelData_8[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_8\(12),
      O => int_kernelData_80(12)
    );
\int_kernelData_8[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_8\(13),
      O => int_kernelData_80(13)
    );
\int_kernelData_8[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_8\(14),
      O => int_kernelData_80(14)
    );
\int_kernelData_8[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_8\(15),
      O => int_kernelData_80(15)
    );
\int_kernelData_8[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(16),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_8\(16),
      O => int_kernelData_80(16)
    );
\int_kernelData_8[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(17),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_8\(17),
      O => int_kernelData_80(17)
    );
\int_kernelData_8[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(18),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_8\(18),
      O => int_kernelData_80(18)
    );
\int_kernelData_8[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(19),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_8\(19),
      O => int_kernelData_80(19)
    );
\int_kernelData_8[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_8\(1),
      O => int_kernelData_80(1)
    );
\int_kernelData_8[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(20),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_8\(20),
      O => int_kernelData_80(20)
    );
\int_kernelData_8[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(21),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_8\(21),
      O => int_kernelData_80(21)
    );
\int_kernelData_8[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(22),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_8\(22),
      O => int_kernelData_80(22)
    );
\int_kernelData_8[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(23),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^kerneldata_8\(23),
      O => int_kernelData_80(23)
    );
\int_kernelData_8[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(24),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_8\(24),
      O => int_kernelData_80(24)
    );
\int_kernelData_8[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(25),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_8\(25),
      O => int_kernelData_80(25)
    );
\int_kernelData_8[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(26),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_8\(26),
      O => int_kernelData_80(26)
    );
\int_kernelData_8[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(27),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_8\(27),
      O => int_kernelData_80(27)
    );
\int_kernelData_8[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(28),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_8\(28),
      O => int_kernelData_80(28)
    );
\int_kernelData_8[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(29),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_8\(29),
      O => int_kernelData_80(29)
    );
\int_kernelData_8[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_8\(2),
      O => int_kernelData_80(2)
    );
\int_kernelData_8[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(30),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_8\(30),
      O => int_kernelData_80(30)
    );
\int_kernelData_8[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => \waddr_reg_n_0_[3]\,
      I1 => \waddr_reg_n_0_[4]\,
      I2 => \int_ctrl[31]_i_3_n_0\,
      I3 => \waddr_reg_n_0_[6]\,
      I4 => \waddr_reg_n_0_[5]\,
      O => \int_kernelData_8[31]_i_1_n_0\
    );
\int_kernelData_8[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(31),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^kerneldata_8\(31),
      O => int_kernelData_80(31)
    );
\int_kernelData_8[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_8\(3),
      O => int_kernelData_80(3)
    );
\int_kernelData_8[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_8\(4),
      O => int_kernelData_80(4)
    );
\int_kernelData_8[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_8\(5),
      O => int_kernelData_80(5)
    );
\int_kernelData_8[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_8\(6),
      O => int_kernelData_80(6)
    );
\int_kernelData_8[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^kerneldata_8\(7),
      O => int_kernelData_80(7)
    );
\int_kernelData_8[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_8\(8),
      O => int_kernelData_80(8)
    );
\int_kernelData_8[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^kerneldata_8\(9),
      O => int_kernelData_80(9)
    );
\int_kernelData_8_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_8[31]_i_1_n_0\,
      D => int_kernelData_80(0),
      Q => \^kerneldata_8\(0),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_8_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_8[31]_i_1_n_0\,
      D => int_kernelData_80(10),
      Q => \^kerneldata_8\(10),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_8_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_8[31]_i_1_n_0\,
      D => int_kernelData_80(11),
      Q => \^kerneldata_8\(11),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_8_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_8[31]_i_1_n_0\,
      D => int_kernelData_80(12),
      Q => \^kerneldata_8\(12),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_8_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_8[31]_i_1_n_0\,
      D => int_kernelData_80(13),
      Q => \^kerneldata_8\(13),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_8_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_8[31]_i_1_n_0\,
      D => int_kernelData_80(14),
      Q => \^kerneldata_8\(14),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_8_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_8[31]_i_1_n_0\,
      D => int_kernelData_80(15),
      Q => \^kerneldata_8\(15),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_8_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_8[31]_i_1_n_0\,
      D => int_kernelData_80(16),
      Q => \^kerneldata_8\(16),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_8_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_8[31]_i_1_n_0\,
      D => int_kernelData_80(17),
      Q => \^kerneldata_8\(17),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_8_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_8[31]_i_1_n_0\,
      D => int_kernelData_80(18),
      Q => \^kerneldata_8\(18),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_8_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_8[31]_i_1_n_0\,
      D => int_kernelData_80(19),
      Q => \^kerneldata_8\(19),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_8_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_8[31]_i_1_n_0\,
      D => int_kernelData_80(1),
      Q => \^kerneldata_8\(1),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_8_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_8[31]_i_1_n_0\,
      D => int_kernelData_80(20),
      Q => \^kerneldata_8\(20),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_8_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_8[31]_i_1_n_0\,
      D => int_kernelData_80(21),
      Q => \^kerneldata_8\(21),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_8_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_8[31]_i_1_n_0\,
      D => int_kernelData_80(22),
      Q => \^kerneldata_8\(22),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_8_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_8[31]_i_1_n_0\,
      D => int_kernelData_80(23),
      Q => \^kerneldata_8\(23),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_8_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_8[31]_i_1_n_0\,
      D => int_kernelData_80(24),
      Q => \^kerneldata_8\(24),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_8_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_8[31]_i_1_n_0\,
      D => int_kernelData_80(25),
      Q => \^kerneldata_8\(25),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_8_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_8[31]_i_1_n_0\,
      D => int_kernelData_80(26),
      Q => \^kerneldata_8\(26),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_8_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_8[31]_i_1_n_0\,
      D => int_kernelData_80(27),
      Q => \^kerneldata_8\(27),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_8_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_8[31]_i_1_n_0\,
      D => int_kernelData_80(28),
      Q => \^kerneldata_8\(28),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_8_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_8[31]_i_1_n_0\,
      D => int_kernelData_80(29),
      Q => \^kerneldata_8\(29),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_8_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_8[31]_i_1_n_0\,
      D => int_kernelData_80(2),
      Q => \^kerneldata_8\(2),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_8_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_8[31]_i_1_n_0\,
      D => int_kernelData_80(30),
      Q => \^kerneldata_8\(30),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_8_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_8[31]_i_1_n_0\,
      D => int_kernelData_80(31),
      Q => \^kerneldata_8\(31),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_8_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_8[31]_i_1_n_0\,
      D => int_kernelData_80(3),
      Q => \^kerneldata_8\(3),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_8_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_8[31]_i_1_n_0\,
      D => int_kernelData_80(4),
      Q => \^kerneldata_8\(4),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_8_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_8[31]_i_1_n_0\,
      D => int_kernelData_80(5),
      Q => \^kerneldata_8\(5),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_8_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_8[31]_i_1_n_0\,
      D => int_kernelData_80(6),
      Q => \^kerneldata_8\(6),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_8_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_8[31]_i_1_n_0\,
      D => int_kernelData_80(7),
      Q => \^kerneldata_8\(7),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_8_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_8[31]_i_1_n_0\,
      D => int_kernelData_80(8),
      Q => \^kerneldata_8\(8),
      R => \^ap_rst_n_inv\
    );
\int_kernelData_8_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_kernelData_8[31]_i_1_n_0\,
      D => int_kernelData_80(9),
      Q => \^kerneldata_8\(9),
      R => \^ap_rst_n_inv\
    );
interrupt_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => int_gie_reg_n_0,
      I1 => p_1_in,
      I2 => \int_isr_reg_n_0_[0]\,
      O => interrupt
    );
\rdata[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FF0200"
    )
        port map (
      I0 => \rdata[0]_i_2_n_0\,
      I1 => \rdata[0]_i_3_n_0\,
      I2 => \rdata[1]_i_4_n_0\,
      I3 => ar_hs,
      I4 => \^s_axi_ctrl_rdata\(0),
      O => \rdata[0]_i_1_n_0\
    );
\rdata[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22E222E2FFFF22E2"
    )
        port map (
      I0 => \rdata_reg[0]_i_4_n_0\,
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => \rdata[0]_i_5_n_0\,
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => s_axi_CTRL_ARADDR(2),
      I5 => s_axi_CTRL_ARADDR(0),
      O => \rdata[0]_i_2_n_0\
    );
\rdata[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8AAA8A8A8AAAAAA"
    )
        port map (
      I0 => \rdata[0]_i_6_n_0\,
      I1 => s_axi_CTRL_ARADDR(4),
      I2 => s_axi_CTRL_ARADDR(5),
      I3 => \int_isr_reg_n_0_[0]\,
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => int_gie_reg_n_0,
      O => \rdata[0]_i_3_n_0\
    );
\rdata[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_8\(0),
      I1 => \^kerneldata_7\(0),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_6\(0),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_5\(0),
      O => \rdata[0]_i_5_n_0\
    );
\rdata[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(2),
      I1 => s_axi_CTRL_ARADDR(0),
      O => \rdata[0]_i_6_n_0\
    );
\rdata[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_0\(0),
      I1 => \int_ctrl_reg_n_0_[0]\,
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \int_ier_reg_n_0_[0]\,
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => ap_start,
      O => \rdata[0]_i_7_n_0\
    );
\rdata[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_4\(0),
      I1 => \^kerneldata_3\(0),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_2\(0),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_1\(0),
      O => \rdata[0]_i_8_n_0\
    );
\rdata[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \rdata[10]_i_2_n_0\,
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => \rdata[10]_i_3_n_0\,
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => \rdata[10]_i_4_n_0\,
      O => \rdata[10]_i_1_n_0\
    );
\rdata[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_8\(10),
      I1 => \^kerneldata_7\(10),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_6\(10),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_5\(10),
      O => \rdata[10]_i_2_n_0\
    );
\rdata[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_4\(10),
      I1 => \^kerneldata_3\(10),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_2\(10),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_1\(10),
      O => \rdata[10]_i_3_n_0\
    );
\rdata[10]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \int_ctrl_reg_n_0_[10]\,
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => \^kerneldata_0\(10),
      I3 => s_axi_CTRL_ARADDR(4),
      O => \rdata[10]_i_4_n_0\
    );
\rdata[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \rdata[11]_i_2_n_0\,
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => \rdata[11]_i_3_n_0\,
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => \rdata[11]_i_4_n_0\,
      O => \rdata[11]_i_1_n_0\
    );
\rdata[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_8\(11),
      I1 => \^kerneldata_7\(11),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_6\(11),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_5\(11),
      O => \rdata[11]_i_2_n_0\
    );
\rdata[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_4\(11),
      I1 => \^kerneldata_3\(11),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_2\(11),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_1\(11),
      O => \rdata[11]_i_3_n_0\
    );
\rdata[11]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \int_ctrl_reg_n_0_[11]\,
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => \^kerneldata_0\(11),
      I3 => s_axi_CTRL_ARADDR(4),
      O => \rdata[11]_i_4_n_0\
    );
\rdata[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \rdata[12]_i_2_n_0\,
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => \rdata[12]_i_3_n_0\,
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => \rdata[12]_i_4_n_0\,
      O => \rdata[12]_i_1_n_0\
    );
\rdata[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_8\(12),
      I1 => \^kerneldata_7\(12),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_6\(12),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_5\(12),
      O => \rdata[12]_i_2_n_0\
    );
\rdata[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_4\(12),
      I1 => \^kerneldata_3\(12),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_2\(12),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_1\(12),
      O => \rdata[12]_i_3_n_0\
    );
\rdata[12]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \int_ctrl_reg_n_0_[12]\,
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => \^kerneldata_0\(12),
      I3 => s_axi_CTRL_ARADDR(4),
      O => \rdata[12]_i_4_n_0\
    );
\rdata[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \rdata[13]_i_2_n_0\,
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => \rdata[13]_i_3_n_0\,
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => \rdata[13]_i_4_n_0\,
      O => \rdata[13]_i_1_n_0\
    );
\rdata[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_8\(13),
      I1 => \^kerneldata_7\(13),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_6\(13),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_5\(13),
      O => \rdata[13]_i_2_n_0\
    );
\rdata[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_4\(13),
      I1 => \^kerneldata_3\(13),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_2\(13),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_1\(13),
      O => \rdata[13]_i_3_n_0\
    );
\rdata[13]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \int_ctrl_reg_n_0_[13]\,
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => \^kerneldata_0\(13),
      I3 => s_axi_CTRL_ARADDR(4),
      O => \rdata[13]_i_4_n_0\
    );
\rdata[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \rdata[14]_i_2_n_0\,
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => \rdata[14]_i_3_n_0\,
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => \rdata[14]_i_4_n_0\,
      O => \rdata[14]_i_1_n_0\
    );
\rdata[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_8\(14),
      I1 => \^kerneldata_7\(14),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_6\(14),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_5\(14),
      O => \rdata[14]_i_2_n_0\
    );
\rdata[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_4\(14),
      I1 => \^kerneldata_3\(14),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_2\(14),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_1\(14),
      O => \rdata[14]_i_3_n_0\
    );
\rdata[14]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \int_ctrl_reg_n_0_[14]\,
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => \^kerneldata_0\(14),
      I3 => s_axi_CTRL_ARADDR(4),
      O => \rdata[14]_i_4_n_0\
    );
\rdata[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \rdata[15]_i_2_n_0\,
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => \rdata[15]_i_3_n_0\,
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => \rdata[15]_i_4_n_0\,
      O => \rdata[15]_i_1_n_0\
    );
\rdata[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_8\(15),
      I1 => \^kerneldata_7\(15),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_6\(15),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_5\(15),
      O => \rdata[15]_i_2_n_0\
    );
\rdata[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_4\(15),
      I1 => \^kerneldata_3\(15),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_2\(15),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_1\(15),
      O => \rdata[15]_i_3_n_0\
    );
\rdata[15]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \int_ctrl_reg_n_0_[15]\,
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => \^kerneldata_0\(15),
      I3 => s_axi_CTRL_ARADDR(4),
      O => \rdata[15]_i_4_n_0\
    );
\rdata[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \rdata[16]_i_2_n_0\,
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => \rdata[16]_i_3_n_0\,
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => \rdata[16]_i_4_n_0\,
      O => \rdata[16]_i_1_n_0\
    );
\rdata[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_8\(16),
      I1 => \^kerneldata_7\(16),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_6\(16),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_5\(16),
      O => \rdata[16]_i_2_n_0\
    );
\rdata[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_4\(16),
      I1 => \^kerneldata_3\(16),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_2\(16),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_1\(16),
      O => \rdata[16]_i_3_n_0\
    );
\rdata[16]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \int_ctrl_reg_n_0_[16]\,
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => \^kerneldata_0\(16),
      I3 => s_axi_CTRL_ARADDR(4),
      O => \rdata[16]_i_4_n_0\
    );
\rdata[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \rdata[17]_i_2_n_0\,
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => \rdata[17]_i_3_n_0\,
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => \rdata[17]_i_4_n_0\,
      O => \rdata[17]_i_1_n_0\
    );
\rdata[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_8\(17),
      I1 => \^kerneldata_7\(17),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_6\(17),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_5\(17),
      O => \rdata[17]_i_2_n_0\
    );
\rdata[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_4\(17),
      I1 => \^kerneldata_3\(17),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_2\(17),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_1\(17),
      O => \rdata[17]_i_3_n_0\
    );
\rdata[17]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \int_ctrl_reg_n_0_[17]\,
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => \^kerneldata_0\(17),
      I3 => s_axi_CTRL_ARADDR(4),
      O => \rdata[17]_i_4_n_0\
    );
\rdata[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \rdata[18]_i_2_n_0\,
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => \rdata[18]_i_3_n_0\,
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => \rdata[18]_i_4_n_0\,
      O => \rdata[18]_i_1_n_0\
    );
\rdata[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_8\(18),
      I1 => \^kerneldata_7\(18),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_6\(18),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_5\(18),
      O => \rdata[18]_i_2_n_0\
    );
\rdata[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_4\(18),
      I1 => \^kerneldata_3\(18),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_2\(18),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_1\(18),
      O => \rdata[18]_i_3_n_0\
    );
\rdata[18]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \int_ctrl_reg_n_0_[18]\,
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => \^kerneldata_0\(18),
      I3 => s_axi_CTRL_ARADDR(4),
      O => \rdata[18]_i_4_n_0\
    );
\rdata[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \rdata[19]_i_2_n_0\,
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => \rdata[19]_i_3_n_0\,
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => \rdata[19]_i_4_n_0\,
      O => \rdata[19]_i_1_n_0\
    );
\rdata[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_8\(19),
      I1 => \^kerneldata_7\(19),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_6\(19),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_5\(19),
      O => \rdata[19]_i_2_n_0\
    );
\rdata[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_4\(19),
      I1 => \^kerneldata_3\(19),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_2\(19),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_1\(19),
      O => \rdata[19]_i_3_n_0\
    );
\rdata[19]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \int_ctrl_reg_n_0_[19]\,
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => \^kerneldata_0\(19),
      I3 => s_axi_CTRL_ARADDR(4),
      O => \rdata[19]_i_4_n_0\
    );
\rdata[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FF0200"
    )
        port map (
      I0 => \rdata[1]_i_2_n_0\,
      I1 => \rdata[1]_i_3_n_0\,
      I2 => \rdata[1]_i_4_n_0\,
      I3 => ar_hs,
      I4 => \^s_axi_ctrl_rdata\(1),
      O => \rdata[1]_i_1_n_0\
    );
\rdata[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22E222E2FFFF22E2"
    )
        port map (
      I0 => \rdata_reg[1]_i_5_n_0\,
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => \rdata[1]_i_6_n_0\,
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => s_axi_CTRL_ARADDR(2),
      I5 => s_axi_CTRL_ARADDR(0),
      O => \rdata[1]_i_2_n_0\
    );
\rdata[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440444444444444"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(0),
      I1 => s_axi_CTRL_ARADDR(2),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => p_1_in,
      I5 => s_axi_CTRL_ARADDR(3),
      O => \rdata[1]_i_3_n_0\
    );
\rdata[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEC"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(2),
      I1 => s_axi_CTRL_ARADDR(0),
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => s_axi_CTRL_ARADDR(1),
      O => \rdata[1]_i_4_n_0\
    );
\rdata[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_8\(1),
      I1 => \^kerneldata_7\(1),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_6\(1),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_5\(1),
      O => \rdata[1]_i_6_n_0\
    );
\rdata[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_0\(1),
      I1 => \int_ctrl_reg_n_0_[1]\,
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => p_0_in,
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => int_ap_done,
      O => \rdata[1]_i_7_n_0\
    );
\rdata[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_4\(1),
      I1 => \^kerneldata_3\(1),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_2\(1),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_1\(1),
      O => \rdata[1]_i_8_n_0\
    );
\rdata[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \rdata[20]_i_2_n_0\,
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => \rdata[20]_i_3_n_0\,
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => \rdata[20]_i_4_n_0\,
      O => \rdata[20]_i_1_n_0\
    );
\rdata[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_8\(20),
      I1 => \^kerneldata_7\(20),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_6\(20),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_5\(20),
      O => \rdata[20]_i_2_n_0\
    );
\rdata[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_4\(20),
      I1 => \^kerneldata_3\(20),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_2\(20),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_1\(20),
      O => \rdata[20]_i_3_n_0\
    );
\rdata[20]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \int_ctrl_reg_n_0_[20]\,
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => \^kerneldata_0\(20),
      I3 => s_axi_CTRL_ARADDR(4),
      O => \rdata[20]_i_4_n_0\
    );
\rdata[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \rdata[21]_i_2_n_0\,
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => \rdata[21]_i_3_n_0\,
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => \rdata[21]_i_4_n_0\,
      O => \rdata[21]_i_1_n_0\
    );
\rdata[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_8\(21),
      I1 => \^kerneldata_7\(21),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_6\(21),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_5\(21),
      O => \rdata[21]_i_2_n_0\
    );
\rdata[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_4\(21),
      I1 => \^kerneldata_3\(21),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_2\(21),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_1\(21),
      O => \rdata[21]_i_3_n_0\
    );
\rdata[21]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \int_ctrl_reg_n_0_[21]\,
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => \^kerneldata_0\(21),
      I3 => s_axi_CTRL_ARADDR(4),
      O => \rdata[21]_i_4_n_0\
    );
\rdata[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \rdata[22]_i_2_n_0\,
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => \rdata[22]_i_3_n_0\,
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => \rdata[22]_i_4_n_0\,
      O => \rdata[22]_i_1_n_0\
    );
\rdata[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_8\(22),
      I1 => \^kerneldata_7\(22),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_6\(22),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_5\(22),
      O => \rdata[22]_i_2_n_0\
    );
\rdata[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_4\(22),
      I1 => \^kerneldata_3\(22),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_2\(22),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_1\(22),
      O => \rdata[22]_i_3_n_0\
    );
\rdata[22]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \int_ctrl_reg_n_0_[22]\,
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => \^kerneldata_0\(22),
      I3 => s_axi_CTRL_ARADDR(4),
      O => \rdata[22]_i_4_n_0\
    );
\rdata[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \rdata[23]_i_2_n_0\,
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => \rdata[23]_i_3_n_0\,
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => \rdata[23]_i_4_n_0\,
      O => \rdata[23]_i_1_n_0\
    );
\rdata[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_8\(23),
      I1 => \^kerneldata_7\(23),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_6\(23),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_5\(23),
      O => \rdata[23]_i_2_n_0\
    );
\rdata[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_4\(23),
      I1 => \^kerneldata_3\(23),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_2\(23),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_1\(23),
      O => \rdata[23]_i_3_n_0\
    );
\rdata[23]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \int_ctrl_reg_n_0_[23]\,
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => \^kerneldata_0\(23),
      I3 => s_axi_CTRL_ARADDR(4),
      O => \rdata[23]_i_4_n_0\
    );
\rdata[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \rdata[24]_i_2_n_0\,
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => \rdata[24]_i_3_n_0\,
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => \rdata[24]_i_4_n_0\,
      O => \rdata[24]_i_1_n_0\
    );
\rdata[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_8\(24),
      I1 => \^kerneldata_7\(24),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_6\(24),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_5\(24),
      O => \rdata[24]_i_2_n_0\
    );
\rdata[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_4\(24),
      I1 => \^kerneldata_3\(24),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_2\(24),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_1\(24),
      O => \rdata[24]_i_3_n_0\
    );
\rdata[24]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \int_ctrl_reg_n_0_[24]\,
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => \^kerneldata_0\(24),
      I3 => s_axi_CTRL_ARADDR(4),
      O => \rdata[24]_i_4_n_0\
    );
\rdata[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \rdata[25]_i_2_n_0\,
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => \rdata[25]_i_3_n_0\,
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => \rdata[25]_i_4_n_0\,
      O => \rdata[25]_i_1_n_0\
    );
\rdata[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_8\(25),
      I1 => \^kerneldata_7\(25),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_6\(25),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_5\(25),
      O => \rdata[25]_i_2_n_0\
    );
\rdata[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_4\(25),
      I1 => \^kerneldata_3\(25),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_2\(25),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_1\(25),
      O => \rdata[25]_i_3_n_0\
    );
\rdata[25]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \int_ctrl_reg_n_0_[25]\,
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => \^kerneldata_0\(25),
      I3 => s_axi_CTRL_ARADDR(4),
      O => \rdata[25]_i_4_n_0\
    );
\rdata[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \rdata[26]_i_2_n_0\,
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => \rdata[26]_i_3_n_0\,
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => \rdata[26]_i_4_n_0\,
      O => \rdata[26]_i_1_n_0\
    );
\rdata[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_8\(26),
      I1 => \^kerneldata_7\(26),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_6\(26),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_5\(26),
      O => \rdata[26]_i_2_n_0\
    );
\rdata[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_4\(26),
      I1 => \^kerneldata_3\(26),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_2\(26),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_1\(26),
      O => \rdata[26]_i_3_n_0\
    );
\rdata[26]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \int_ctrl_reg_n_0_[26]\,
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => \^kerneldata_0\(26),
      I3 => s_axi_CTRL_ARADDR(4),
      O => \rdata[26]_i_4_n_0\
    );
\rdata[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \rdata[27]_i_2_n_0\,
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => \rdata[27]_i_3_n_0\,
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => \rdata[27]_i_4_n_0\,
      O => \rdata[27]_i_1_n_0\
    );
\rdata[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_8\(27),
      I1 => \^kerneldata_7\(27),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_6\(27),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_5\(27),
      O => \rdata[27]_i_2_n_0\
    );
\rdata[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_4\(27),
      I1 => \^kerneldata_3\(27),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_2\(27),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_1\(27),
      O => \rdata[27]_i_3_n_0\
    );
\rdata[27]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \int_ctrl_reg_n_0_[27]\,
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => \^kerneldata_0\(27),
      I3 => s_axi_CTRL_ARADDR(4),
      O => \rdata[27]_i_4_n_0\
    );
\rdata[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \rdata[28]_i_2_n_0\,
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => \rdata[28]_i_3_n_0\,
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => \rdata[28]_i_4_n_0\,
      O => \rdata[28]_i_1_n_0\
    );
\rdata[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_8\(28),
      I1 => \^kerneldata_7\(28),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_6\(28),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_5\(28),
      O => \rdata[28]_i_2_n_0\
    );
\rdata[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_4\(28),
      I1 => \^kerneldata_3\(28),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_2\(28),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_1\(28),
      O => \rdata[28]_i_3_n_0\
    );
\rdata[28]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \int_ctrl_reg_n_0_[28]\,
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => \^kerneldata_0\(28),
      I3 => s_axi_CTRL_ARADDR(4),
      O => \rdata[28]_i_4_n_0\
    );
\rdata[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \rdata[29]_i_2_n_0\,
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => \rdata[29]_i_3_n_0\,
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => \rdata[29]_i_4_n_0\,
      O => \rdata[29]_i_1_n_0\
    );
\rdata[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_8\(29),
      I1 => \^kerneldata_7\(29),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_6\(29),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_5\(29),
      O => \rdata[29]_i_2_n_0\
    );
\rdata[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_4\(29),
      I1 => \^kerneldata_3\(29),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_2\(29),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_1\(29),
      O => \rdata[29]_i_3_n_0\
    );
\rdata[29]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \int_ctrl_reg_n_0_[29]\,
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => \^kerneldata_0\(29),
      I3 => s_axi_CTRL_ARADDR(4),
      O => \rdata[29]_i_4_n_0\
    );
\rdata[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \rdata[2]_i_2_n_0\,
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => \rdata[2]_i_3_n_0\,
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => \rdata[2]_i_4_n_0\,
      O => \rdata[2]_i_1_n_0\
    );
\rdata[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_8\(2),
      I1 => \^kerneldata_7\(2),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_6\(2),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_5\(2),
      O => \rdata[2]_i_2_n_0\
    );
\rdata[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_4\(2),
      I1 => \^kerneldata_3\(2),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_2\(2),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_1\(2),
      O => \rdata[2]_i_3_n_0\
    );
\rdata[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A0C0CFC0C0"
    )
        port map (
      I0 => \^kerneldata_0\(2),
      I1 => \int_ctrl_reg_n_0_[2]\,
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => ap_start,
      I4 => Q(0),
      I5 => s_axi_CTRL_ARADDR(3),
      O => \rdata[2]_i_4_n_0\
    );
\rdata[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \rdata[30]_i_2_n_0\,
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => \rdata[30]_i_3_n_0\,
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => \rdata[30]_i_4_n_0\,
      O => \rdata[30]_i_1_n_0\
    );
\rdata[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_8\(30),
      I1 => \^kerneldata_7\(30),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_6\(30),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_5\(30),
      O => \rdata[30]_i_2_n_0\
    );
\rdata[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_4\(30),
      I1 => \^kerneldata_3\(30),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_2\(30),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_1\(30),
      O => \rdata[30]_i_3_n_0\
    );
\rdata[30]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \int_ctrl_reg_n_0_[30]\,
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => \^kerneldata_0\(30),
      I3 => s_axi_CTRL_ARADDR(4),
      O => \rdata[30]_i_4_n_0\
    );
\rdata[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FE0000000000"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(1),
      I1 => s_axi_CTRL_ARADDR(2),
      I2 => s_axi_CTRL_ARADDR(0),
      I3 => ap_rst_n,
      I4 => \^s_axi_ctrl_rvalid\,
      I5 => s_axi_CTRL_ARVALID,
      O => \rdata[31]_i_1_n_0\
    );
\rdata[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => s_axi_CTRL_ARVALID,
      I1 => \^s_axi_ctrl_rvalid\,
      I2 => ap_rst_n,
      O => ar_hs
    );
\rdata[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \rdata[31]_i_4_n_0\,
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => \rdata[31]_i_5_n_0\,
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => \rdata[31]_i_6_n_0\,
      O => \rdata[31]_i_3_n_0\
    );
\rdata[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_8\(31),
      I1 => \^kerneldata_7\(31),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_6\(31),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_5\(31),
      O => \rdata[31]_i_4_n_0\
    );
\rdata[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_4\(31),
      I1 => \^kerneldata_3\(31),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_2\(31),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_1\(31),
      O => \rdata[31]_i_5_n_0\
    );
\rdata[31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \int_ctrl_reg_n_0_[31]\,
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => \^kerneldata_0\(31),
      I3 => s_axi_CTRL_ARADDR(4),
      O => \rdata[31]_i_6_n_0\
    );
\rdata[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \rdata[3]_i_2_n_0\,
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => \rdata[3]_i_3_n_0\,
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => \rdata[3]_i_4_n_0\,
      O => \rdata[3]_i_1_n_0\
    );
\rdata[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_8\(3),
      I1 => \^kerneldata_7\(3),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_6\(3),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_5\(3),
      O => \rdata[3]_i_2_n_0\
    );
\rdata[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_4\(3),
      I1 => \^kerneldata_3\(3),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_2\(3),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_1\(3),
      O => \rdata[3]_i_3_n_0\
    );
\rdata[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \^kerneldata_0\(3),
      I1 => \int_ctrl_reg_n_0_[3]\,
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => ap_done,
      I4 => s_axi_CTRL_ARADDR(3),
      O => \rdata[3]_i_4_n_0\
    );
\rdata[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \rdata[4]_i_2_n_0\,
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => \rdata[4]_i_3_n_0\,
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => \rdata[4]_i_4_n_0\,
      O => \rdata[4]_i_1_n_0\
    );
\rdata[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_8\(4),
      I1 => \^kerneldata_7\(4),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_6\(4),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_5\(4),
      O => \rdata[4]_i_2_n_0\
    );
\rdata[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_4\(4),
      I1 => \^kerneldata_3\(4),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_2\(4),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_1\(4),
      O => \rdata[4]_i_3_n_0\
    );
\rdata[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \int_ctrl_reg_n_0_[4]\,
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => \^kerneldata_0\(4),
      I3 => s_axi_CTRL_ARADDR(4),
      O => \rdata[4]_i_4_n_0\
    );
\rdata[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \rdata[5]_i_2_n_0\,
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => \rdata[5]_i_3_n_0\,
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => \rdata[5]_i_4_n_0\,
      O => \rdata[5]_i_1_n_0\
    );
\rdata[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_8\(5),
      I1 => \^kerneldata_7\(5),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_6\(5),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_5\(5),
      O => \rdata[5]_i_2_n_0\
    );
\rdata[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_4\(5),
      I1 => \^kerneldata_3\(5),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_2\(5),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_1\(5),
      O => \rdata[5]_i_3_n_0\
    );
\rdata[5]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \int_ctrl_reg_n_0_[5]\,
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => \^kerneldata_0\(5),
      I3 => s_axi_CTRL_ARADDR(4),
      O => \rdata[5]_i_4_n_0\
    );
\rdata[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \rdata[6]_i_2_n_0\,
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => \rdata[6]_i_3_n_0\,
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => \rdata[6]_i_4_n_0\,
      O => \rdata[6]_i_1_n_0\
    );
\rdata[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_8\(6),
      I1 => \^kerneldata_7\(6),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_6\(6),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_5\(6),
      O => \rdata[6]_i_2_n_0\
    );
\rdata[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_4\(6),
      I1 => \^kerneldata_3\(6),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_2\(6),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_1\(6),
      O => \rdata[6]_i_3_n_0\
    );
\rdata[6]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \int_ctrl_reg_n_0_[6]\,
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => \^kerneldata_0\(6),
      I3 => s_axi_CTRL_ARADDR(4),
      O => \rdata[6]_i_4_n_0\
    );
\rdata[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \rdata[7]_i_2_n_0\,
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => \rdata[7]_i_3_n_0\,
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => \rdata[7]_i_4_n_0\,
      O => \rdata[7]_i_1_n_0\
    );
\rdata[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_8\(7),
      I1 => \^kerneldata_7\(7),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_6\(7),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_5\(7),
      O => \rdata[7]_i_2_n_0\
    );
\rdata[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_4\(7),
      I1 => \^kerneldata_3\(7),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_2\(7),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_1\(7),
      O => \rdata[7]_i_3_n_0\
    );
\rdata[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \^kerneldata_0\(7),
      I1 => \int_ctrl_reg_n_0_[7]\,
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => int_auto_restart_reg_n_0,
      I4 => s_axi_CTRL_ARADDR(3),
      O => \rdata[7]_i_4_n_0\
    );
\rdata[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \rdata[8]_i_2_n_0\,
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => \rdata[8]_i_3_n_0\,
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => \rdata[8]_i_4_n_0\,
      O => \rdata[8]_i_1_n_0\
    );
\rdata[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_8\(8),
      I1 => \^kerneldata_7\(8),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_6\(8),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_5\(8),
      O => \rdata[8]_i_2_n_0\
    );
\rdata[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_4\(8),
      I1 => \^kerneldata_3\(8),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_2\(8),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_1\(8),
      O => \rdata[8]_i_3_n_0\
    );
\rdata[8]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \int_ctrl_reg_n_0_[8]\,
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => \^kerneldata_0\(8),
      I3 => s_axi_CTRL_ARADDR(4),
      O => \rdata[8]_i_4_n_0\
    );
\rdata[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \rdata[9]_i_2_n_0\,
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => \rdata[9]_i_3_n_0\,
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => \rdata[9]_i_4_n_0\,
      O => \rdata[9]_i_1_n_0\
    );
\rdata[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_8\(9),
      I1 => \^kerneldata_7\(9),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_6\(9),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_5\(9),
      O => \rdata[9]_i_2_n_0\
    );
\rdata[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^kerneldata_4\(9),
      I1 => \^kerneldata_3\(9),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^kerneldata_2\(9),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^kerneldata_1\(9),
      O => \rdata[9]_i_3_n_0\
    );
\rdata[9]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \int_ctrl_reg_n_0_[9]\,
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => \^kerneldata_0\(9),
      I3 => s_axi_CTRL_ARADDR(4),
      O => \rdata[9]_i_4_n_0\
    );
\rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \rdata[0]_i_1_n_0\,
      Q => \^s_axi_ctrl_rdata\(0),
      R => '0'
    );
\rdata_reg[0]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[0]_i_7_n_0\,
      I1 => \rdata[0]_i_8_n_0\,
      O => \rdata_reg[0]_i_4_n_0\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[10]_i_1_n_0\,
      Q => \^s_axi_ctrl_rdata\(10),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[11]_i_1_n_0\,
      Q => \^s_axi_ctrl_rdata\(11),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[12]_i_1_n_0\,
      Q => \^s_axi_ctrl_rdata\(12),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[13]_i_1_n_0\,
      Q => \^s_axi_ctrl_rdata\(13),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[14]_i_1_n_0\,
      Q => \^s_axi_ctrl_rdata\(14),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[15]_i_1_n_0\,
      Q => \^s_axi_ctrl_rdata\(15),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[16]_i_1_n_0\,
      Q => \^s_axi_ctrl_rdata\(16),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[17]_i_1_n_0\,
      Q => \^s_axi_ctrl_rdata\(17),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[18]_i_1_n_0\,
      Q => \^s_axi_ctrl_rdata\(18),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[19]_i_1_n_0\,
      Q => \^s_axi_ctrl_rdata\(19),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \rdata[1]_i_1_n_0\,
      Q => \^s_axi_ctrl_rdata\(1),
      R => '0'
    );
\rdata_reg[1]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[1]_i_7_n_0\,
      I1 => \rdata[1]_i_8_n_0\,
      O => \rdata_reg[1]_i_5_n_0\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[20]_i_1_n_0\,
      Q => \^s_axi_ctrl_rdata\(20),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[21]_i_1_n_0\,
      Q => \^s_axi_ctrl_rdata\(21),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[22]_i_1_n_0\,
      Q => \^s_axi_ctrl_rdata\(22),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[23]_i_1_n_0\,
      Q => \^s_axi_ctrl_rdata\(23),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[24]_i_1_n_0\,
      Q => \^s_axi_ctrl_rdata\(24),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[25]_i_1_n_0\,
      Q => \^s_axi_ctrl_rdata\(25),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[26]_i_1_n_0\,
      Q => \^s_axi_ctrl_rdata\(26),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[27]_i_1_n_0\,
      Q => \^s_axi_ctrl_rdata\(27),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[28]_i_1_n_0\,
      Q => \^s_axi_ctrl_rdata\(28),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[29]_i_1_n_0\,
      Q => \^s_axi_ctrl_rdata\(29),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[2]_i_1_n_0\,
      Q => \^s_axi_ctrl_rdata\(2),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[30]_i_1_n_0\,
      Q => \^s_axi_ctrl_rdata\(30),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[31]_i_3_n_0\,
      Q => \^s_axi_ctrl_rdata\(31),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[3]_i_1_n_0\,
      Q => \^s_axi_ctrl_rdata\(3),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[4]_i_1_n_0\,
      Q => \^s_axi_ctrl_rdata\(4),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[5]_i_1_n_0\,
      Q => \^s_axi_ctrl_rdata\(5),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[6]_i_1_n_0\,
      Q => \^s_axi_ctrl_rdata\(6),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[7]_i_1_n_0\,
      Q => \^s_axi_ctrl_rdata\(7),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[8]_i_1_n_0\,
      Q => \^s_axi_ctrl_rdata\(8),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[9]_i_1_n_0\,
      Q => \^s_axi_ctrl_rdata\(9),
      R => \rdata[31]_i_1_n_0\
    );
\rstate[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => s_axi_CTRL_ARVALID,
      I1 => s_axi_CTRL_RREADY,
      I2 => \^s_axi_ctrl_rvalid\,
      O => \rstate[0]_i_1_n_0\
    );
\rstate_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \rstate[0]_i_1_n_0\,
      Q => \^s_axi_ctrl_rvalid\,
      R => \^ap_rst_n_inv\
    );
s_axi_CTRL_ARREADY_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^s_axi_ctrl_rvalid\,
      O => s_axi_CTRL_ARREADY
    );
s_axi_CTRL_AWREADY_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => wstate(0),
      I1 => ap_rst_n,
      I2 => wstate(1),
      O => s_axi_CTRL_AWREADY
    );
s_axi_CTRL_BVALID_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wstate(1),
      I1 => wstate(0),
      O => s_axi_CTRL_BVALID
    );
s_axi_CTRL_WREADY_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wstate(0),
      I1 => wstate(1),
      O => s_axi_CTRL_WREADY
    );
\waddr[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => s_axi_CTRL_AWVALID,
      I1 => wstate(1),
      I2 => ap_rst_n,
      I3 => wstate(0),
      O => waddr
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_AWADDR(0),
      Q => \waddr_reg_n_0_[0]\,
      R => '0'
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_AWADDR(1),
      Q => \waddr_reg_n_0_[1]\,
      R => '0'
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_AWADDR(2),
      Q => \waddr_reg_n_0_[2]\,
      R => '0'
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_AWADDR(3),
      Q => \waddr_reg_n_0_[3]\,
      R => '0'
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_AWADDR(4),
      Q => \waddr_reg_n_0_[4]\,
      R => '0'
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_AWADDR(5),
      Q => \waddr_reg_n_0_[5]\,
      R => '0'
    );
\waddr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_AWADDR(6),
      Q => \waddr_reg_n_0_[6]\,
      R => '0'
    );
\wstate[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"005C"
    )
        port map (
      I0 => s_axi_CTRL_WVALID,
      I1 => s_axi_CTRL_AWVALID,
      I2 => wstate(0),
      I3 => wstate(1),
      O => \wstate[0]_i_1_n_0\
    );
\wstate[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"202C"
    )
        port map (
      I0 => s_axi_CTRL_WVALID,
      I1 => wstate(1),
      I2 => wstate(0),
      I3 => s_axi_CTRL_BREADY,
      O => \wstate[1]_i_1_n_0\
    );
\wstate_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \wstate[0]_i_1_n_0\,
      Q => wstate(0),
      R => \^ap_rst_n_inv\
    );
\wstate_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \wstate[1]_i_1_n_0\,
      Q => wstate(1),
      R => \^ap_rst_n_inv\
    );
\x_reg_312[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2A552A2A2A2A2A"
    )
        port map (
      I0 => \x_reg_312_reg[0]_0\,
      I1 => ap_start,
      I2 => Q(0),
      I3 => p_62_in,
      I4 => \x_reg_312_reg[0]_1\,
      I5 => ap_enable_reg_pp0_iter0,
      O => \x_reg_312_reg[0]\
    );
\x_reg_312[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F3FEAE2FFFFAAAA"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter00,
      I1 => p_62_in,
      I2 => \x_reg_312_reg[0]_0\,
      I3 => \x_reg_312_reg[2]_0\,
      I4 => \x_reg_312_reg[1]_0\,
      I5 => ap_enable_reg_pp0_iter0,
      O => \x_reg_312_reg[1]\
    );
\x_reg_312[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DC0D50055005500"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter00,
      I1 => p_62_in,
      I2 => \x_reg_312_reg[0]_0\,
      I3 => \x_reg_312_reg[2]_0\,
      I4 => \x_reg_312_reg[1]_0\,
      I5 => ap_enable_reg_pp0_iter0,
      O => \x_reg_312_reg[2]\
    );
\x_reg_312[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_start,
      I1 => Q(0),
      O => ap_enable_reg_pp0_iter00
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_bkb is
  port (
    buff3_reg : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \int_kernelData_0_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_56_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_bkb;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_bkb is
begin
cnn_2d_conv_d4x4_bkb_MulnS_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_bkb_MulnS_0_16
     port map (
      Q(31 downto 0) => Q(31 downto 0),
      ap_clk => ap_clk,
      buff3_reg(31 downto 0) => buff3_reg(31 downto 0),
      \int_kernelData_0_reg[31]\(31 downto 0) => \int_kernelData_0_reg[31]\(31 downto 0),
      p_56_in => p_56_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_bkb_0 is
  port (
    tmp3_fu_1326_p2 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \int_kernelData_1_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_56_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    buff3_reg : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_bkb_0 : entity is "cnn_2d_conv_d4x4_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_bkb_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_bkb_0 is
begin
cnn_2d_conv_d4x4_bkb_MulnS_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_bkb_MulnS_0_15
     port map (
      Q(31 downto 0) => Q(31 downto 0),
      ap_clk => ap_clk,
      buff3_reg(31 downto 0) => buff3_reg(31 downto 0),
      \int_kernelData_1_reg[31]\(31 downto 0) => \int_kernelData_1_reg[31]\(31 downto 0),
      p_56_in => p_56_in,
      tmp3_fu_1326_p2(31 downto 0) => tmp3_fu_1326_p2(31 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_bkb_1 is
  port (
    p_56_in : out STD_LOGIC;
    \buff3_reg_0__s_port_]\ : out STD_LOGIC;
    ap_enable_reg_pp3_iter3_reg : out STD_LOGIC;
    tmp4_fu_1332_p2 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \int_kernelData_2_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    \ap_CS_fsm_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp3_iter1_reg : in STD_LOGIC;
    icmp_reg_1563 : in STD_LOGIC;
    \inStream_V_data_V_0_state_reg[0]\ : in STD_LOGIC;
    \exitcond_flatten8_reg_1554_reg[0]\ : in STD_LOGIC;
    \ap_pipeline_reg_pp3_iter8_p_i_reg_1578_reg[0]\ : in STD_LOGIC;
    ap_enable_reg_pp3_iter9_reg : in STD_LOGIC;
    ap_enable_reg_pp3_iter8 : in STD_LOGIC;
    \ap_pipeline_reg_pp3_iter7_p_i_reg_1578_reg[0]\ : in STD_LOGIC;
    \outStream_V_data_V_1_state_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    buff3_reg : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_bkb_1 : entity is "cnn_2d_conv_d4x4_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_bkb_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_bkb_1 is
  signal \buff3_reg_0__s_net_1\ : STD_LOGIC;
begin
  \buff3_reg_0__s_port_]\ <= \buff3_reg_0__s_net_1\;
cnn_2d_conv_d4x4_bkb_MulnS_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_bkb_MulnS_0_14
     port map (
      E(0) => p_56_in,
      Q(31 downto 0) => Q(31 downto 0),
      \ap_CS_fsm_reg[7]\(0) => \ap_CS_fsm_reg[7]\(0),
      ap_clk => ap_clk,
      ap_enable_reg_pp3_iter1_reg => ap_enable_reg_pp3_iter1_reg,
      ap_enable_reg_pp3_iter3_reg => ap_enable_reg_pp3_iter3_reg,
      ap_enable_reg_pp3_iter8 => ap_enable_reg_pp3_iter8,
      ap_enable_reg_pp3_iter9_reg => ap_enable_reg_pp3_iter9_reg,
      \ap_pipeline_reg_pp3_iter7_p_i_reg_1578_reg[0]\ => \ap_pipeline_reg_pp3_iter7_p_i_reg_1578_reg[0]\,
      \ap_pipeline_reg_pp3_iter8_p_i_reg_1578_reg[0]\ => \ap_pipeline_reg_pp3_iter8_p_i_reg_1578_reg[0]\,
      buff3_reg(31 downto 0) => buff3_reg(31 downto 0),
      \buff3_reg[0]_0\ => \buff3_reg_0__s_net_1\,
      \exitcond_flatten8_reg_1554_reg[0]\ => \exitcond_flatten8_reg_1554_reg[0]\,
      icmp_reg_1563 => icmp_reg_1563,
      \inStream_V_data_V_0_state_reg[0]\ => \inStream_V_data_V_0_state_reg[0]\,
      \int_kernelData_2_reg[31]\(31 downto 0) => \int_kernelData_2_reg[31]\(31 downto 0),
      \outStream_V_data_V_1_state_reg[1]\(0) => \outStream_V_data_V_1_state_reg[1]\(0),
      tmp4_fu_1332_p2(31 downto 0) => tmp4_fu_1332_p2(31 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_bkb_2 is
  port (
    buff3_reg : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \int_kernelData_3_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_56_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_bkb_2 : entity is "cnn_2d_conv_d4x4_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_bkb_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_bkb_2 is
begin
cnn_2d_conv_d4x4_bkb_MulnS_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_bkb_MulnS_0_13
     port map (
      Q(31 downto 0) => Q(31 downto 0),
      ap_clk => ap_clk,
      buff3_reg(31 downto 0) => buff3_reg(31 downto 0),
      \int_kernelData_3_reg[31]\(31 downto 0) => \int_kernelData_3_reg[31]\(31 downto 0),
      p_56_in => p_56_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_bkb_3 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \tmp_8_1_1_i_reg_1701_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_56_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \window_1_1_reg_555_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_enable_reg_pp3_iter3 : in STD_LOGIC;
    \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1554_reg[0]\ : in STD_LOGIC;
    \window_1_0_reg_566_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_bkb_3 : entity is "cnn_2d_conv_d4x4_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_bkb_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_bkb_3 is
begin
cnn_2d_conv_d4x4_bkb_MulnS_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_bkb_MulnS_0_12
     port map (
      D(31 downto 0) => D(31 downto 0),
      Q(31 downto 0) => Q(31 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp3_iter3 => ap_enable_reg_pp3_iter3,
      \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1554_reg[0]\ => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1554_reg[0]\,
      p_56_in => p_56_in,
      \tmp_8_1_1_i_reg_1701_reg[31]\(31 downto 0) => \tmp_8_1_1_i_reg_1701_reg[31]\(31 downto 0),
      \window_1_0_reg_566_reg[31]\(31 downto 0) => \window_1_0_reg_566_reg[31]\(31 downto 0),
      \window_1_1_reg_555_reg[31]\(31 downto 0) => \window_1_1_reg_555_reg[31]\(31 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_bkb_4 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_56_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \lineBuffer_0_3_15_reg_1666_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_enable_reg_pp3_iter3 : in STD_LOGIC;
    \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1554_reg[0]\ : in STD_LOGIC;
    \window_1_1_reg_555_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_bkb_4 : entity is "cnn_2d_conv_d4x4_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_bkb_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_bkb_4 is
begin
cnn_2d_conv_d4x4_bkb_MulnS_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_bkb_MulnS_0_11
     port map (
      D(31 downto 0) => D(31 downto 0),
      Q(31 downto 0) => Q(31 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp3_iter3 => ap_enable_reg_pp3_iter3,
      \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1554_reg[0]\ => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1554_reg[0]\,
      \lineBuffer_0_3_15_reg_1666_reg[31]\(31 downto 0) => \lineBuffer_0_3_15_reg_1666_reg[31]\(31 downto 0),
      p_56_in => p_56_in,
      \window_1_1_reg_555_reg[31]\(31 downto 0) => \window_1_1_reg_555_reg[31]\(31 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_bkb_5 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \int_kernelData_6_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_56_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_bkb_5 : entity is "cnn_2d_conv_d4x4_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_bkb_5;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_bkb_5 is
begin
cnn_2d_conv_d4x4_bkb_MulnS_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_bkb_MulnS_0_10
     port map (
      D(31 downto 0) => D(31 downto 0),
      Q(31 downto 0) => Q(31 downto 0),
      ap_clk => ap_clk,
      \int_kernelData_6_reg[31]\(31 downto 0) => \int_kernelData_6_reg[31]\(31 downto 0),
      p_56_in => p_56_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_bkb_6 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \tmp_8_2_1_i_reg_1716_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_56_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_enable_reg_pp3_iter3 : in STD_LOGIC;
    \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1554_reg[0]\ : in STD_LOGIC;
    \window_2_0_reg_544_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_bkb_6 : entity is "cnn_2d_conv_d4x4_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_bkb_6;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_bkb_6 is
begin
cnn_2d_conv_d4x4_bkb_MulnS_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_bkb_MulnS_0_9
     port map (
      D(31 downto 0) => D(31 downto 0),
      Q(31 downto 0) => Q(31 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp3_iter3 => ap_enable_reg_pp3_iter3,
      \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1554_reg[0]\ => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1554_reg[0]\,
      \ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567_reg[31]\(31 downto 0) => \ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567_reg[31]\(31 downto 0),
      p_56_in => p_56_in,
      \tmp_8_2_1_i_reg_1716_reg[31]\(31 downto 0) => \tmp_8_2_1_i_reg_1716_reg[31]\(31 downto 0),
      \window_2_0_reg_544_reg[31]\(31 downto 0) => \window_2_0_reg_544_reg[31]\(31 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_bkb_7 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \int_kernelData_8_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_56_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_bkb_7 : entity is "cnn_2d_conv_d4x4_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_bkb_7;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_bkb_7 is
begin
cnn_2d_conv_d4x4_bkb_MulnS_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_bkb_MulnS_0
     port map (
      D(31 downto 0) => D(31 downto 0),
      Q(31 downto 0) => Q(31 downto 0),
      ap_clk => ap_clk,
      \int_kernelData_8_reg[31]\(31 downto 0) => \int_kernelData_8_reg[31]\(31 downto 0),
      p_56_in => p_56_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_k3x3 is
  port (
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    inStream_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    inStream_TVALID : in STD_LOGIC;
    inStream_TREADY : out STD_LOGIC;
    inStream_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    inStream_TSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    inStream_TUSER : in STD_LOGIC_VECTOR ( 1 downto 0 );
    inStream_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    inStream_TID : in STD_LOGIC_VECTOR ( 4 downto 0 );
    inStream_TDEST : in STD_LOGIC_VECTOR ( 5 downto 0 );
    outStream_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    outStream_TVALID : out STD_LOGIC;
    outStream_TREADY : in STD_LOGIC;
    outStream_TKEEP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    outStream_TSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    outStream_TUSER : out STD_LOGIC_VECTOR ( 1 downto 0 );
    outStream_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    outStream_TID : out STD_LOGIC_VECTOR ( 4 downto 0 );
    outStream_TDEST : out STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_CTRL_AWVALID : in STD_LOGIC;
    s_axi_CTRL_AWREADY : out STD_LOGIC;
    s_axi_CTRL_AWADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_CTRL_WVALID : in STD_LOGIC;
    s_axi_CTRL_WREADY : out STD_LOGIC;
    s_axi_CTRL_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CTRL_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_CTRL_ARVALID : in STD_LOGIC;
    s_axi_CTRL_ARREADY : out STD_LOGIC;
    s_axi_CTRL_ARADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_CTRL_RVALID : out STD_LOGIC;
    s_axi_CTRL_RREADY : in STD_LOGIC;
    s_axi_CTRL_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CTRL_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_CTRL_BVALID : out STD_LOGIC;
    s_axi_CTRL_BREADY : in STD_LOGIC;
    s_axi_CTRL_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    interrupt : out STD_LOGIC
  );
  attribute C_S_AXI_CTRL_ADDR_WIDTH : integer;
  attribute C_S_AXI_CTRL_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_k3x3 : entity is 7;
  attribute C_S_AXI_CTRL_DATA_WIDTH : integer;
  attribute C_S_AXI_CTRL_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_k3x3 : entity is 32;
  attribute C_S_AXI_CTRL_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CTRL_WSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_k3x3 : entity is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_k3x3 : entity is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_k3x3 : entity is 4;
  attribute ap_ST_fsm_pp0_stage0 : string;
  attribute ap_ST_fsm_pp0_stage0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_k3x3 : entity is "9'b000000010";
  attribute ap_ST_fsm_pp1_stage0 : string;
  attribute ap_ST_fsm_pp1_stage0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_k3x3 : entity is "9'b000001000";
  attribute ap_ST_fsm_pp3_stage0 : string;
  attribute ap_ST_fsm_pp3_stage0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_k3x3 : entity is "9'b010000000";
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_k3x3 : entity is "9'b000000001";
  attribute ap_ST_fsm_state20 : string;
  attribute ap_ST_fsm_state20 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_k3x3 : entity is "9'b100000000";
  attribute ap_ST_fsm_state4 : string;
  attribute ap_ST_fsm_state4 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_k3x3 : entity is "9'b000000100";
  attribute ap_ST_fsm_state7 : string;
  attribute ap_ST_fsm_state7 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_k3x3 : entity is "9'b000010000";
  attribute ap_ST_fsm_state8 : string;
  attribute ap_ST_fsm_state8 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_k3x3 : entity is "9'b000100000";
  attribute ap_ST_fsm_state9 : string;
  attribute ap_ST_fsm_state9 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_k3x3 : entity is "9'b001000000";
  attribute ap_const_int64_8 : integer;
  attribute ap_const_int64_8 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_k3x3 : entity is 8;
  attribute ap_const_lv28_1 : string;
  attribute ap_const_lv28_1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_k3x3 : entity is "28'b0000000000000000000000000001";
  attribute ap_const_lv2_0 : string;
  attribute ap_const_lv2_0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_k3x3 : entity is "2'b00";
  attribute ap_const_lv2_1 : string;
  attribute ap_const_lv2_1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_k3x3 : entity is "2'b01";
  attribute ap_const_lv2_2 : string;
  attribute ap_const_lv2_2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_k3x3 : entity is "2'b10";
  attribute ap_const_lv2_3 : string;
  attribute ap_const_lv2_3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_k3x3 : entity is "2'b11";
  attribute ap_const_lv32_0 : integer;
  attribute ap_const_lv32_0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_k3x3 : entity is 0;
  attribute ap_const_lv32_1 : integer;
  attribute ap_const_lv32_1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_k3x3 : entity is 1;
  attribute ap_const_lv32_1F : integer;
  attribute ap_const_lv32_1F of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_k3x3 : entity is 31;
  attribute ap_const_lv32_2 : integer;
  attribute ap_const_lv32_2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_k3x3 : entity is 2;
  attribute ap_const_lv32_3 : integer;
  attribute ap_const_lv32_3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_k3x3 : entity is 3;
  attribute ap_const_lv32_4 : integer;
  attribute ap_const_lv32_4 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_k3x3 : entity is 4;
  attribute ap_const_lv32_5 : integer;
  attribute ap_const_lv32_5 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_k3x3 : entity is 5;
  attribute ap_const_lv32_6 : integer;
  attribute ap_const_lv32_6 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_k3x3 : entity is 6;
  attribute ap_const_lv32_7 : integer;
  attribute ap_const_lv32_7 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_k3x3 : entity is 7;
  attribute ap_const_lv32_8 : integer;
  attribute ap_const_lv32_8 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_k3x3 : entity is 8;
  attribute ap_const_lv3_0 : string;
  attribute ap_const_lv3_0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_k3x3 : entity is "3'b000";
  attribute ap_const_lv3_1 : string;
  attribute ap_const_lv3_1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_k3x3 : entity is "3'b001";
  attribute ap_const_lv3_2 : string;
  attribute ap_const_lv3_2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_k3x3 : entity is "3'b010";
  attribute ap_const_lv3_4 : string;
  attribute ap_const_lv3_4 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_k3x3 : entity is "3'b100";
  attribute ap_const_lv4_0 : string;
  attribute ap_const_lv4_0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_k3x3 : entity is "4'b0000";
  attribute ap_const_lv4_F : string;
  attribute ap_const_lv4_F of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_k3x3 : entity is "4'b1111";
  attribute ap_const_lv5_0 : string;
  attribute ap_const_lv5_0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_k3x3 : entity is "5'b00000";
  attribute ap_const_lv5_1 : string;
  attribute ap_const_lv5_1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_k3x3 : entity is "5'b00001";
  attribute ap_const_lv5_10 : string;
  attribute ap_const_lv5_10 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_k3x3 : entity is "5'b10000";
  attribute ap_const_lv6_0 : string;
  attribute ap_const_lv6_0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_k3x3 : entity is "6'b000000";
  attribute hls_module : string;
  attribute hls_module of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_k3x3 : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_k3x3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_k3x3 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_2_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_2_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_3_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[4]_i_2_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[8]_i_2_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[8]_i_3_n_0\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal ap_CS_fsm_pp1_stage0 : STD_LOGIC;
  signal ap_CS_fsm_pp3_stage0 : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state20 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_CS_fsm_state8 : STD_LOGIC;
  signal ap_CS_fsm_state9 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal ap_condition_988 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter0_i_1_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter1_i_1_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp3_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp3_iter0_i_1_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp3_iter1_i_1_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp3_iter1_reg_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp3_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp3_iter3 : STD_LOGIC;
  signal ap_enable_reg_pp3_iter3_i_1_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp3_iter4_reg_r_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp3_iter5_reg_r_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp3_iter6_reg_r_n_0 : STD_LOGIC;
  signal \ap_enable_reg_pp3_iter6_reg_srl3___ap_enable_reg_pp3_iter6_reg_r_n_0\ : STD_LOGIC;
  signal ap_enable_reg_pp3_iter7_reg_ap_enable_reg_pp3_iter7_reg_r_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp3_iter7_reg_gate_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp3_iter7_reg_r_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp3_iter8 : STD_LOGIC;
  signal ap_enable_reg_pp3_iter9_i_1_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp3_iter9_reg_n_0 : STD_LOGIC;
  signal \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1554_reg_n_0_[0]\ : STD_LOGIC;
  signal \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1554_reg_n_0_[0]\ : STD_LOGIC;
  signal ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \ap_pipeline_reg_pp3_iter5_p_i_reg_1578_reg[0]_srl4_n_0\ : STD_LOGIC;
  signal ap_pipeline_reg_pp3_iter6_p_i_reg_1578 : STD_LOGIC;
  signal \ap_pipeline_reg_pp3_iter7_p_i_reg_1578_reg_n_0_[0]\ : STD_LOGIC;
  signal \ap_pipeline_reg_pp3_iter8_p_i_reg_1578_reg_n_0_[0]\ : STD_LOGIC;
  signal ap_rst_n_inv : STD_LOGIC;
  signal \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_1\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_2\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_3\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_4\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_5\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal cnn_2d_conv_d4x4_bkb_U2_n_1 : STD_LOGIC;
  signal cnn_2d_conv_d4x4_bkb_U2_n_2 : STD_LOGIC;
  signal cnn_2d_conv_d4x4_cud_U10_n_0 : STD_LOGIC;
  signal cnn_2d_conv_d4x4_cud_U10_n_1 : STD_LOGIC;
  signal cnn_2d_conv_d4x4_cud_U10_n_10 : STD_LOGIC;
  signal cnn_2d_conv_d4x4_cud_U10_n_11 : STD_LOGIC;
  signal cnn_2d_conv_d4x4_cud_U10_n_12 : STD_LOGIC;
  signal cnn_2d_conv_d4x4_cud_U10_n_13 : STD_LOGIC;
  signal cnn_2d_conv_d4x4_cud_U10_n_14 : STD_LOGIC;
  signal cnn_2d_conv_d4x4_cud_U10_n_15 : STD_LOGIC;
  signal cnn_2d_conv_d4x4_cud_U10_n_16 : STD_LOGIC;
  signal cnn_2d_conv_d4x4_cud_U10_n_17 : STD_LOGIC;
  signal cnn_2d_conv_d4x4_cud_U10_n_18 : STD_LOGIC;
  signal cnn_2d_conv_d4x4_cud_U10_n_19 : STD_LOGIC;
  signal cnn_2d_conv_d4x4_cud_U10_n_2 : STD_LOGIC;
  signal cnn_2d_conv_d4x4_cud_U10_n_20 : STD_LOGIC;
  signal cnn_2d_conv_d4x4_cud_U10_n_21 : STD_LOGIC;
  signal cnn_2d_conv_d4x4_cud_U10_n_22 : STD_LOGIC;
  signal cnn_2d_conv_d4x4_cud_U10_n_23 : STD_LOGIC;
  signal cnn_2d_conv_d4x4_cud_U10_n_24 : STD_LOGIC;
  signal cnn_2d_conv_d4x4_cud_U10_n_25 : STD_LOGIC;
  signal cnn_2d_conv_d4x4_cud_U10_n_26 : STD_LOGIC;
  signal cnn_2d_conv_d4x4_cud_U10_n_27 : STD_LOGIC;
  signal cnn_2d_conv_d4x4_cud_U10_n_28 : STD_LOGIC;
  signal cnn_2d_conv_d4x4_cud_U10_n_29 : STD_LOGIC;
  signal cnn_2d_conv_d4x4_cud_U10_n_3 : STD_LOGIC;
  signal cnn_2d_conv_d4x4_cud_U10_n_30 : STD_LOGIC;
  signal cnn_2d_conv_d4x4_cud_U10_n_31 : STD_LOGIC;
  signal cnn_2d_conv_d4x4_cud_U10_n_4 : STD_LOGIC;
  signal cnn_2d_conv_d4x4_cud_U10_n_5 : STD_LOGIC;
  signal cnn_2d_conv_d4x4_cud_U10_n_6 : STD_LOGIC;
  signal cnn_2d_conv_d4x4_cud_U10_n_64 : STD_LOGIC;
  signal cnn_2d_conv_d4x4_cud_U10_n_65 : STD_LOGIC;
  signal cnn_2d_conv_d4x4_cud_U10_n_66 : STD_LOGIC;
  signal cnn_2d_conv_d4x4_cud_U10_n_67 : STD_LOGIC;
  signal cnn_2d_conv_d4x4_cud_U10_n_68 : STD_LOGIC;
  signal cnn_2d_conv_d4x4_cud_U10_n_69 : STD_LOGIC;
  signal cnn_2d_conv_d4x4_cud_U10_n_7 : STD_LOGIC;
  signal cnn_2d_conv_d4x4_cud_U10_n_70 : STD_LOGIC;
  signal cnn_2d_conv_d4x4_cud_U10_n_71 : STD_LOGIC;
  signal cnn_2d_conv_d4x4_cud_U10_n_72 : STD_LOGIC;
  signal cnn_2d_conv_d4x4_cud_U10_n_73 : STD_LOGIC;
  signal cnn_2d_conv_d4x4_cud_U10_n_74 : STD_LOGIC;
  signal cnn_2d_conv_d4x4_cud_U10_n_75 : STD_LOGIC;
  signal cnn_2d_conv_d4x4_cud_U10_n_76 : STD_LOGIC;
  signal cnn_2d_conv_d4x4_cud_U10_n_77 : STD_LOGIC;
  signal cnn_2d_conv_d4x4_cud_U10_n_78 : STD_LOGIC;
  signal cnn_2d_conv_d4x4_cud_U10_n_79 : STD_LOGIC;
  signal cnn_2d_conv_d4x4_cud_U10_n_8 : STD_LOGIC;
  signal cnn_2d_conv_d4x4_cud_U10_n_80 : STD_LOGIC;
  signal cnn_2d_conv_d4x4_cud_U10_n_81 : STD_LOGIC;
  signal cnn_2d_conv_d4x4_cud_U10_n_82 : STD_LOGIC;
  signal cnn_2d_conv_d4x4_cud_U10_n_83 : STD_LOGIC;
  signal cnn_2d_conv_d4x4_cud_U10_n_84 : STD_LOGIC;
  signal cnn_2d_conv_d4x4_cud_U10_n_85 : STD_LOGIC;
  signal cnn_2d_conv_d4x4_cud_U10_n_86 : STD_LOGIC;
  signal cnn_2d_conv_d4x4_cud_U10_n_87 : STD_LOGIC;
  signal cnn_2d_conv_d4x4_cud_U10_n_88 : STD_LOGIC;
  signal cnn_2d_conv_d4x4_cud_U10_n_89 : STD_LOGIC;
  signal cnn_2d_conv_d4x4_cud_U10_n_9 : STD_LOGIC;
  signal cnn_2d_conv_d4x4_cud_U10_n_90 : STD_LOGIC;
  signal cnn_2d_conv_d4x4_cud_U10_n_91 : STD_LOGIC;
  signal cnn_2d_conv_d4x4_cud_U10_n_92 : STD_LOGIC;
  signal cnn_2d_conv_d4x4_cud_U10_n_93 : STD_LOGIC;
  signal cnn_2d_conv_d4x4_cud_U10_n_94 : STD_LOGIC;
  signal cnn_2d_conv_d4x4_cud_U10_n_95 : STD_LOGIC;
  signal cnn_2d_conv_d4x4_k3x3_CTRL_s_axi_U_n_0 : STD_LOGIC;
  signal cnn_2d_conv_d4x4_k3x3_CTRL_s_axi_U_n_1 : STD_LOGIC;
  signal cnn_2d_conv_d4x4_k3x3_CTRL_s_axi_U_n_2 : STD_LOGIC;
  signal cnn_2d_conv_d4x4_k3x3_CTRL_s_axi_U_n_39 : STD_LOGIC;
  signal cnn_2d_conv_d4x4_k3x3_CTRL_s_axi_U_n_40 : STD_LOGIC;
  signal cnn_2d_conv_d4x4_k3x3_CTRL_s_axi_U_n_6 : STD_LOGIC;
  signal \cond_reg_1393[0]_i_1_n_0\ : STD_LOGIC;
  signal \cond_reg_1393_reg_n_0_[0]\ : STD_LOGIC;
  signal \exitcond1_reg_1389[0]_i_1_n_0\ : STD_LOGIC;
  signal \exitcond1_reg_1389_reg_n_0_[0]\ : STD_LOGIC;
  signal \exitcond4_reg_1414[0]_i_1_n_0\ : STD_LOGIC;
  signal \exitcond4_reg_1414_reg_n_0_[0]\ : STD_LOGIC;
  signal \exitcond_flatten8_reg_1554[0]_i_2_n_0\ : STD_LOGIC;
  signal \exitcond_flatten8_reg_1554_reg_n_0_[0]\ : STD_LOGIC;
  signal icmp_fu_919_p2 : STD_LOGIC;
  signal icmp_reg_1563 : STD_LOGIC;
  signal \icmp_reg_1563[0]_i_1_n_0\ : STD_LOGIC;
  signal \^instream_tready\ : STD_LOGIC;
  signal inStream_V_data_V_0_ack_in : STD_LOGIC;
  signal inStream_V_data_V_0_data_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal inStream_V_data_V_0_load_A : STD_LOGIC;
  signal inStream_V_data_V_0_load_B : STD_LOGIC;
  signal inStream_V_data_V_0_payload_A : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal inStream_V_data_V_0_payload_B : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal inStream_V_data_V_0_sel : STD_LOGIC;
  signal inStream_V_data_V_0_sel0 : STD_LOGIC;
  signal inStream_V_data_V_0_sel_rd_i_1_n_0 : STD_LOGIC;
  signal inStream_V_data_V_0_sel_wr : STD_LOGIC;
  signal inStream_V_data_V_0_sel_wr_i_1_n_0 : STD_LOGIC;
  signal inStream_V_data_V_0_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \inStream_V_data_V_0_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \inStream_V_data_V_0_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \inStream_V_data_V_0_state_reg_n_0_[0]\ : STD_LOGIC;
  signal inStream_V_dest_V_0_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \inStream_V_dest_V_0_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \inStream_V_dest_V_0_state[1]_i_4_n_0\ : STD_LOGIC;
  signal \inStream_V_dest_V_0_state_reg_n_0_[0]\ : STD_LOGIC;
  signal indvar_flatten6_reg_4510 : STD_LOGIC;
  signal \indvar_flatten6_reg_451_reg__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal indvar_flatten_next7_fu_900_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal indvar_flatten_next_fu_720_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal indvar_flatten_reg_382 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \indvar_flatten_reg_382[2]_i_1_n_0\ : STD_LOGIC;
  signal kernelData_0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal kernelData_1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal kernelData_2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal kernelData_3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal kernelData_4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal kernelData_5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal kernelData_6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal kernelData_7 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal kernelData_8 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal lineBuffer_0_2_reg_300 : STD_LOGIC;
  signal \lineBuffer_0_2_reg_300_reg_n_0_[0]\ : STD_LOGIC;
  signal \lineBuffer_0_2_reg_300_reg_n_0_[10]\ : STD_LOGIC;
  signal \lineBuffer_0_2_reg_300_reg_n_0_[11]\ : STD_LOGIC;
  signal \lineBuffer_0_2_reg_300_reg_n_0_[12]\ : STD_LOGIC;
  signal \lineBuffer_0_2_reg_300_reg_n_0_[13]\ : STD_LOGIC;
  signal \lineBuffer_0_2_reg_300_reg_n_0_[14]\ : STD_LOGIC;
  signal \lineBuffer_0_2_reg_300_reg_n_0_[15]\ : STD_LOGIC;
  signal \lineBuffer_0_2_reg_300_reg_n_0_[16]\ : STD_LOGIC;
  signal \lineBuffer_0_2_reg_300_reg_n_0_[17]\ : STD_LOGIC;
  signal \lineBuffer_0_2_reg_300_reg_n_0_[18]\ : STD_LOGIC;
  signal \lineBuffer_0_2_reg_300_reg_n_0_[19]\ : STD_LOGIC;
  signal \lineBuffer_0_2_reg_300_reg_n_0_[1]\ : STD_LOGIC;
  signal \lineBuffer_0_2_reg_300_reg_n_0_[20]\ : STD_LOGIC;
  signal \lineBuffer_0_2_reg_300_reg_n_0_[21]\ : STD_LOGIC;
  signal \lineBuffer_0_2_reg_300_reg_n_0_[22]\ : STD_LOGIC;
  signal \lineBuffer_0_2_reg_300_reg_n_0_[23]\ : STD_LOGIC;
  signal \lineBuffer_0_2_reg_300_reg_n_0_[24]\ : STD_LOGIC;
  signal \lineBuffer_0_2_reg_300_reg_n_0_[25]\ : STD_LOGIC;
  signal \lineBuffer_0_2_reg_300_reg_n_0_[26]\ : STD_LOGIC;
  signal \lineBuffer_0_2_reg_300_reg_n_0_[27]\ : STD_LOGIC;
  signal \lineBuffer_0_2_reg_300_reg_n_0_[28]\ : STD_LOGIC;
  signal \lineBuffer_0_2_reg_300_reg_n_0_[29]\ : STD_LOGIC;
  signal \lineBuffer_0_2_reg_300_reg_n_0_[2]\ : STD_LOGIC;
  signal \lineBuffer_0_2_reg_300_reg_n_0_[30]\ : STD_LOGIC;
  signal \lineBuffer_0_2_reg_300_reg_n_0_[31]\ : STD_LOGIC;
  signal \lineBuffer_0_2_reg_300_reg_n_0_[3]\ : STD_LOGIC;
  signal \lineBuffer_0_2_reg_300_reg_n_0_[4]\ : STD_LOGIC;
  signal \lineBuffer_0_2_reg_300_reg_n_0_[5]\ : STD_LOGIC;
  signal \lineBuffer_0_2_reg_300_reg_n_0_[6]\ : STD_LOGIC;
  signal \lineBuffer_0_2_reg_300_reg_n_0_[7]\ : STD_LOGIC;
  signal \lineBuffer_0_2_reg_300_reg_n_0_[8]\ : STD_LOGIC;
  signal \lineBuffer_0_2_reg_300_reg_n_0_[9]\ : STD_LOGIC;
  signal lineBuffer_0_2_s_reg_5341 : STD_LOGIC;
  signal \lineBuffer_0_2_s_reg_534_reg_n_0_[0]\ : STD_LOGIC;
  signal \lineBuffer_0_2_s_reg_534_reg_n_0_[10]\ : STD_LOGIC;
  signal \lineBuffer_0_2_s_reg_534_reg_n_0_[11]\ : STD_LOGIC;
  signal \lineBuffer_0_2_s_reg_534_reg_n_0_[12]\ : STD_LOGIC;
  signal \lineBuffer_0_2_s_reg_534_reg_n_0_[13]\ : STD_LOGIC;
  signal \lineBuffer_0_2_s_reg_534_reg_n_0_[14]\ : STD_LOGIC;
  signal \lineBuffer_0_2_s_reg_534_reg_n_0_[15]\ : STD_LOGIC;
  signal \lineBuffer_0_2_s_reg_534_reg_n_0_[16]\ : STD_LOGIC;
  signal \lineBuffer_0_2_s_reg_534_reg_n_0_[17]\ : STD_LOGIC;
  signal \lineBuffer_0_2_s_reg_534_reg_n_0_[18]\ : STD_LOGIC;
  signal \lineBuffer_0_2_s_reg_534_reg_n_0_[19]\ : STD_LOGIC;
  signal \lineBuffer_0_2_s_reg_534_reg_n_0_[1]\ : STD_LOGIC;
  signal \lineBuffer_0_2_s_reg_534_reg_n_0_[20]\ : STD_LOGIC;
  signal \lineBuffer_0_2_s_reg_534_reg_n_0_[21]\ : STD_LOGIC;
  signal \lineBuffer_0_2_s_reg_534_reg_n_0_[22]\ : STD_LOGIC;
  signal \lineBuffer_0_2_s_reg_534_reg_n_0_[23]\ : STD_LOGIC;
  signal \lineBuffer_0_2_s_reg_534_reg_n_0_[24]\ : STD_LOGIC;
  signal \lineBuffer_0_2_s_reg_534_reg_n_0_[25]\ : STD_LOGIC;
  signal \lineBuffer_0_2_s_reg_534_reg_n_0_[26]\ : STD_LOGIC;
  signal \lineBuffer_0_2_s_reg_534_reg_n_0_[27]\ : STD_LOGIC;
  signal \lineBuffer_0_2_s_reg_534_reg_n_0_[28]\ : STD_LOGIC;
  signal \lineBuffer_0_2_s_reg_534_reg_n_0_[29]\ : STD_LOGIC;
  signal \lineBuffer_0_2_s_reg_534_reg_n_0_[2]\ : STD_LOGIC;
  signal \lineBuffer_0_2_s_reg_534_reg_n_0_[30]\ : STD_LOGIC;
  signal \lineBuffer_0_2_s_reg_534_reg_n_0_[31]\ : STD_LOGIC;
  signal \lineBuffer_0_2_s_reg_534_reg_n_0_[3]\ : STD_LOGIC;
  signal \lineBuffer_0_2_s_reg_534_reg_n_0_[4]\ : STD_LOGIC;
  signal \lineBuffer_0_2_s_reg_534_reg_n_0_[5]\ : STD_LOGIC;
  signal \lineBuffer_0_2_s_reg_534_reg_n_0_[6]\ : STD_LOGIC;
  signal \lineBuffer_0_2_s_reg_534_reg_n_0_[7]\ : STD_LOGIC;
  signal \lineBuffer_0_2_s_reg_534_reg_n_0_[8]\ : STD_LOGIC;
  signal \lineBuffer_0_2_s_reg_534_reg_n_0_[9]\ : STD_LOGIC;
  signal lineBuffer_0_3_15_fu_1162_p6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal lineBuffer_0_3_15_reg_1666 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \lineBuffer_0_3_3_reg_524_reg_n_0_[0]\ : STD_LOGIC;
  signal \lineBuffer_0_3_3_reg_524_reg_n_0_[10]\ : STD_LOGIC;
  signal \lineBuffer_0_3_3_reg_524_reg_n_0_[11]\ : STD_LOGIC;
  signal \lineBuffer_0_3_3_reg_524_reg_n_0_[12]\ : STD_LOGIC;
  signal \lineBuffer_0_3_3_reg_524_reg_n_0_[13]\ : STD_LOGIC;
  signal \lineBuffer_0_3_3_reg_524_reg_n_0_[14]\ : STD_LOGIC;
  signal \lineBuffer_0_3_3_reg_524_reg_n_0_[15]\ : STD_LOGIC;
  signal \lineBuffer_0_3_3_reg_524_reg_n_0_[16]\ : STD_LOGIC;
  signal \lineBuffer_0_3_3_reg_524_reg_n_0_[17]\ : STD_LOGIC;
  signal \lineBuffer_0_3_3_reg_524_reg_n_0_[18]\ : STD_LOGIC;
  signal \lineBuffer_0_3_3_reg_524_reg_n_0_[19]\ : STD_LOGIC;
  signal \lineBuffer_0_3_3_reg_524_reg_n_0_[1]\ : STD_LOGIC;
  signal \lineBuffer_0_3_3_reg_524_reg_n_0_[20]\ : STD_LOGIC;
  signal \lineBuffer_0_3_3_reg_524_reg_n_0_[21]\ : STD_LOGIC;
  signal \lineBuffer_0_3_3_reg_524_reg_n_0_[22]\ : STD_LOGIC;
  signal \lineBuffer_0_3_3_reg_524_reg_n_0_[23]\ : STD_LOGIC;
  signal \lineBuffer_0_3_3_reg_524_reg_n_0_[24]\ : STD_LOGIC;
  signal \lineBuffer_0_3_3_reg_524_reg_n_0_[25]\ : STD_LOGIC;
  signal \lineBuffer_0_3_3_reg_524_reg_n_0_[26]\ : STD_LOGIC;
  signal \lineBuffer_0_3_3_reg_524_reg_n_0_[27]\ : STD_LOGIC;
  signal \lineBuffer_0_3_3_reg_524_reg_n_0_[28]\ : STD_LOGIC;
  signal \lineBuffer_0_3_3_reg_524_reg_n_0_[29]\ : STD_LOGIC;
  signal \lineBuffer_0_3_3_reg_524_reg_n_0_[2]\ : STD_LOGIC;
  signal \lineBuffer_0_3_3_reg_524_reg_n_0_[30]\ : STD_LOGIC;
  signal \lineBuffer_0_3_3_reg_524_reg_n_0_[31]\ : STD_LOGIC;
  signal \lineBuffer_0_3_3_reg_524_reg_n_0_[3]\ : STD_LOGIC;
  signal \lineBuffer_0_3_3_reg_524_reg_n_0_[4]\ : STD_LOGIC;
  signal \lineBuffer_0_3_3_reg_524_reg_n_0_[5]\ : STD_LOGIC;
  signal \lineBuffer_0_3_3_reg_524_reg_n_0_[6]\ : STD_LOGIC;
  signal \lineBuffer_0_3_3_reg_524_reg_n_0_[7]\ : STD_LOGIC;
  signal \lineBuffer_0_3_3_reg_524_reg_n_0_[8]\ : STD_LOGIC;
  signal \lineBuffer_0_3_3_reg_524_reg_n_0_[9]\ : STD_LOGIC;
  signal lineBuffer_0_3_5_fu_166 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \lineBuffer_0_3_5_fu_166[31]_i_1_n_0\ : STD_LOGIC;
  signal lineBuffer_0_3_8_fu_170 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \lineBuffer_0_3_8_fu_170[31]_i_1_n_0\ : STD_LOGIC;
  signal lineBuffer_0_3_reg_288 : STD_LOGIC;
  signal \lineBuffer_0_3_reg_288_reg_n_0_[0]\ : STD_LOGIC;
  signal \lineBuffer_0_3_reg_288_reg_n_0_[10]\ : STD_LOGIC;
  signal \lineBuffer_0_3_reg_288_reg_n_0_[11]\ : STD_LOGIC;
  signal \lineBuffer_0_3_reg_288_reg_n_0_[12]\ : STD_LOGIC;
  signal \lineBuffer_0_3_reg_288_reg_n_0_[13]\ : STD_LOGIC;
  signal \lineBuffer_0_3_reg_288_reg_n_0_[14]\ : STD_LOGIC;
  signal \lineBuffer_0_3_reg_288_reg_n_0_[15]\ : STD_LOGIC;
  signal \lineBuffer_0_3_reg_288_reg_n_0_[16]\ : STD_LOGIC;
  signal \lineBuffer_0_3_reg_288_reg_n_0_[17]\ : STD_LOGIC;
  signal \lineBuffer_0_3_reg_288_reg_n_0_[18]\ : STD_LOGIC;
  signal \lineBuffer_0_3_reg_288_reg_n_0_[19]\ : STD_LOGIC;
  signal \lineBuffer_0_3_reg_288_reg_n_0_[1]\ : STD_LOGIC;
  signal \lineBuffer_0_3_reg_288_reg_n_0_[20]\ : STD_LOGIC;
  signal \lineBuffer_0_3_reg_288_reg_n_0_[21]\ : STD_LOGIC;
  signal \lineBuffer_0_3_reg_288_reg_n_0_[22]\ : STD_LOGIC;
  signal \lineBuffer_0_3_reg_288_reg_n_0_[23]\ : STD_LOGIC;
  signal \lineBuffer_0_3_reg_288_reg_n_0_[24]\ : STD_LOGIC;
  signal \lineBuffer_0_3_reg_288_reg_n_0_[25]\ : STD_LOGIC;
  signal \lineBuffer_0_3_reg_288_reg_n_0_[26]\ : STD_LOGIC;
  signal \lineBuffer_0_3_reg_288_reg_n_0_[27]\ : STD_LOGIC;
  signal \lineBuffer_0_3_reg_288_reg_n_0_[28]\ : STD_LOGIC;
  signal \lineBuffer_0_3_reg_288_reg_n_0_[29]\ : STD_LOGIC;
  signal \lineBuffer_0_3_reg_288_reg_n_0_[2]\ : STD_LOGIC;
  signal \lineBuffer_0_3_reg_288_reg_n_0_[30]\ : STD_LOGIC;
  signal \lineBuffer_0_3_reg_288_reg_n_0_[31]\ : STD_LOGIC;
  signal \lineBuffer_0_3_reg_288_reg_n_0_[3]\ : STD_LOGIC;
  signal \lineBuffer_0_3_reg_288_reg_n_0_[4]\ : STD_LOGIC;
  signal \lineBuffer_0_3_reg_288_reg_n_0_[5]\ : STD_LOGIC;
  signal \lineBuffer_0_3_reg_288_reg_n_0_[6]\ : STD_LOGIC;
  signal \lineBuffer_0_3_reg_288_reg_n_0_[7]\ : STD_LOGIC;
  signal \lineBuffer_0_3_reg_288_reg_n_0_[8]\ : STD_LOGIC;
  signal \lineBuffer_0_3_reg_288_reg_n_0_[9]\ : STD_LOGIC;
  signal lineBuffer_1_2_3_reg_494 : STD_LOGIC;
  signal \lineBuffer_1_2_3_reg_494[0]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_2_3_reg_494[10]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_2_3_reg_494[11]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_2_3_reg_494[12]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_2_3_reg_494[13]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_2_3_reg_494[14]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_2_3_reg_494[15]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_2_3_reg_494[16]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_2_3_reg_494[17]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_2_3_reg_494[18]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_2_3_reg_494[19]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_2_3_reg_494[1]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_2_3_reg_494[20]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_2_3_reg_494[21]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_2_3_reg_494[22]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_2_3_reg_494[23]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_2_3_reg_494[24]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_2_3_reg_494[25]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_2_3_reg_494[26]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_2_3_reg_494[27]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_2_3_reg_494[28]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_2_3_reg_494[29]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_2_3_reg_494[2]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_2_3_reg_494[30]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_2_3_reg_494[31]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_2_3_reg_494[3]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_2_3_reg_494[4]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_2_3_reg_494[5]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_2_3_reg_494[6]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_2_3_reg_494[7]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_2_3_reg_494[8]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_2_3_reg_494[9]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_2_3_reg_494_reg_n_0_[0]\ : STD_LOGIC;
  signal \lineBuffer_1_2_3_reg_494_reg_n_0_[10]\ : STD_LOGIC;
  signal \lineBuffer_1_2_3_reg_494_reg_n_0_[11]\ : STD_LOGIC;
  signal \lineBuffer_1_2_3_reg_494_reg_n_0_[12]\ : STD_LOGIC;
  signal \lineBuffer_1_2_3_reg_494_reg_n_0_[13]\ : STD_LOGIC;
  signal \lineBuffer_1_2_3_reg_494_reg_n_0_[14]\ : STD_LOGIC;
  signal \lineBuffer_1_2_3_reg_494_reg_n_0_[15]\ : STD_LOGIC;
  signal \lineBuffer_1_2_3_reg_494_reg_n_0_[16]\ : STD_LOGIC;
  signal \lineBuffer_1_2_3_reg_494_reg_n_0_[17]\ : STD_LOGIC;
  signal \lineBuffer_1_2_3_reg_494_reg_n_0_[18]\ : STD_LOGIC;
  signal \lineBuffer_1_2_3_reg_494_reg_n_0_[19]\ : STD_LOGIC;
  signal \lineBuffer_1_2_3_reg_494_reg_n_0_[1]\ : STD_LOGIC;
  signal \lineBuffer_1_2_3_reg_494_reg_n_0_[20]\ : STD_LOGIC;
  signal \lineBuffer_1_2_3_reg_494_reg_n_0_[21]\ : STD_LOGIC;
  signal \lineBuffer_1_2_3_reg_494_reg_n_0_[22]\ : STD_LOGIC;
  signal \lineBuffer_1_2_3_reg_494_reg_n_0_[23]\ : STD_LOGIC;
  signal \lineBuffer_1_2_3_reg_494_reg_n_0_[24]\ : STD_LOGIC;
  signal \lineBuffer_1_2_3_reg_494_reg_n_0_[25]\ : STD_LOGIC;
  signal \lineBuffer_1_2_3_reg_494_reg_n_0_[26]\ : STD_LOGIC;
  signal \lineBuffer_1_2_3_reg_494_reg_n_0_[27]\ : STD_LOGIC;
  signal \lineBuffer_1_2_3_reg_494_reg_n_0_[28]\ : STD_LOGIC;
  signal \lineBuffer_1_2_3_reg_494_reg_n_0_[29]\ : STD_LOGIC;
  signal \lineBuffer_1_2_3_reg_494_reg_n_0_[2]\ : STD_LOGIC;
  signal \lineBuffer_1_2_3_reg_494_reg_n_0_[30]\ : STD_LOGIC;
  signal \lineBuffer_1_2_3_reg_494_reg_n_0_[31]\ : STD_LOGIC;
  signal \lineBuffer_1_2_3_reg_494_reg_n_0_[3]\ : STD_LOGIC;
  signal \lineBuffer_1_2_3_reg_494_reg_n_0_[4]\ : STD_LOGIC;
  signal \lineBuffer_1_2_3_reg_494_reg_n_0_[5]\ : STD_LOGIC;
  signal \lineBuffer_1_2_3_reg_494_reg_n_0_[6]\ : STD_LOGIC;
  signal \lineBuffer_1_2_3_reg_494_reg_n_0_[7]\ : STD_LOGIC;
  signal \lineBuffer_1_2_3_reg_494_reg_n_0_[8]\ : STD_LOGIC;
  signal \lineBuffer_1_2_3_reg_494_reg_n_0_[9]\ : STD_LOGIC;
  signal lineBuffer_1_2_reg_335 : STD_LOGIC;
  signal \lineBuffer_1_2_reg_335_reg_n_0_[0]\ : STD_LOGIC;
  signal \lineBuffer_1_2_reg_335_reg_n_0_[10]\ : STD_LOGIC;
  signal \lineBuffer_1_2_reg_335_reg_n_0_[11]\ : STD_LOGIC;
  signal \lineBuffer_1_2_reg_335_reg_n_0_[12]\ : STD_LOGIC;
  signal \lineBuffer_1_2_reg_335_reg_n_0_[13]\ : STD_LOGIC;
  signal \lineBuffer_1_2_reg_335_reg_n_0_[14]\ : STD_LOGIC;
  signal \lineBuffer_1_2_reg_335_reg_n_0_[15]\ : STD_LOGIC;
  signal \lineBuffer_1_2_reg_335_reg_n_0_[16]\ : STD_LOGIC;
  signal \lineBuffer_1_2_reg_335_reg_n_0_[17]\ : STD_LOGIC;
  signal \lineBuffer_1_2_reg_335_reg_n_0_[18]\ : STD_LOGIC;
  signal \lineBuffer_1_2_reg_335_reg_n_0_[19]\ : STD_LOGIC;
  signal \lineBuffer_1_2_reg_335_reg_n_0_[1]\ : STD_LOGIC;
  signal \lineBuffer_1_2_reg_335_reg_n_0_[20]\ : STD_LOGIC;
  signal \lineBuffer_1_2_reg_335_reg_n_0_[21]\ : STD_LOGIC;
  signal \lineBuffer_1_2_reg_335_reg_n_0_[22]\ : STD_LOGIC;
  signal \lineBuffer_1_2_reg_335_reg_n_0_[23]\ : STD_LOGIC;
  signal \lineBuffer_1_2_reg_335_reg_n_0_[24]\ : STD_LOGIC;
  signal \lineBuffer_1_2_reg_335_reg_n_0_[25]\ : STD_LOGIC;
  signal \lineBuffer_1_2_reg_335_reg_n_0_[26]\ : STD_LOGIC;
  signal \lineBuffer_1_2_reg_335_reg_n_0_[27]\ : STD_LOGIC;
  signal \lineBuffer_1_2_reg_335_reg_n_0_[28]\ : STD_LOGIC;
  signal \lineBuffer_1_2_reg_335_reg_n_0_[29]\ : STD_LOGIC;
  signal \lineBuffer_1_2_reg_335_reg_n_0_[2]\ : STD_LOGIC;
  signal \lineBuffer_1_2_reg_335_reg_n_0_[30]\ : STD_LOGIC;
  signal \lineBuffer_1_2_reg_335_reg_n_0_[31]\ : STD_LOGIC;
  signal \lineBuffer_1_2_reg_335_reg_n_0_[3]\ : STD_LOGIC;
  signal \lineBuffer_1_2_reg_335_reg_n_0_[4]\ : STD_LOGIC;
  signal \lineBuffer_1_2_reg_335_reg_n_0_[5]\ : STD_LOGIC;
  signal \lineBuffer_1_2_reg_335_reg_n_0_[6]\ : STD_LOGIC;
  signal \lineBuffer_1_2_reg_335_reg_n_0_[7]\ : STD_LOGIC;
  signal \lineBuffer_1_2_reg_335_reg_n_0_[8]\ : STD_LOGIC;
  signal \lineBuffer_1_2_reg_335_reg_n_0_[9]\ : STD_LOGIC;
  signal \lineBuffer_1_3_17_reg_504[0]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_17_reg_504[10]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_17_reg_504[11]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_17_reg_504[12]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_17_reg_504[13]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_17_reg_504[14]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_17_reg_504[15]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_17_reg_504[16]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_17_reg_504[17]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_17_reg_504[18]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_17_reg_504[19]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_17_reg_504[1]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_17_reg_504[20]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_17_reg_504[21]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_17_reg_504[22]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_17_reg_504[23]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_17_reg_504[24]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_17_reg_504[25]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_17_reg_504[26]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_17_reg_504[27]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_17_reg_504[28]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_17_reg_504[29]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_17_reg_504[2]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_17_reg_504[30]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_17_reg_504[31]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_17_reg_504[31]_i_2_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_17_reg_504[3]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_17_reg_504[4]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_17_reg_504[5]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_17_reg_504[6]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_17_reg_504[7]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_17_reg_504[8]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_17_reg_504[9]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_17_reg_504_reg_n_0_[0]\ : STD_LOGIC;
  signal \lineBuffer_1_3_17_reg_504_reg_n_0_[10]\ : STD_LOGIC;
  signal \lineBuffer_1_3_17_reg_504_reg_n_0_[11]\ : STD_LOGIC;
  signal \lineBuffer_1_3_17_reg_504_reg_n_0_[12]\ : STD_LOGIC;
  signal \lineBuffer_1_3_17_reg_504_reg_n_0_[13]\ : STD_LOGIC;
  signal \lineBuffer_1_3_17_reg_504_reg_n_0_[14]\ : STD_LOGIC;
  signal \lineBuffer_1_3_17_reg_504_reg_n_0_[15]\ : STD_LOGIC;
  signal \lineBuffer_1_3_17_reg_504_reg_n_0_[16]\ : STD_LOGIC;
  signal \lineBuffer_1_3_17_reg_504_reg_n_0_[17]\ : STD_LOGIC;
  signal \lineBuffer_1_3_17_reg_504_reg_n_0_[18]\ : STD_LOGIC;
  signal \lineBuffer_1_3_17_reg_504_reg_n_0_[19]\ : STD_LOGIC;
  signal \lineBuffer_1_3_17_reg_504_reg_n_0_[1]\ : STD_LOGIC;
  signal \lineBuffer_1_3_17_reg_504_reg_n_0_[20]\ : STD_LOGIC;
  signal \lineBuffer_1_3_17_reg_504_reg_n_0_[21]\ : STD_LOGIC;
  signal \lineBuffer_1_3_17_reg_504_reg_n_0_[22]\ : STD_LOGIC;
  signal \lineBuffer_1_3_17_reg_504_reg_n_0_[23]\ : STD_LOGIC;
  signal \lineBuffer_1_3_17_reg_504_reg_n_0_[24]\ : STD_LOGIC;
  signal \lineBuffer_1_3_17_reg_504_reg_n_0_[25]\ : STD_LOGIC;
  signal \lineBuffer_1_3_17_reg_504_reg_n_0_[26]\ : STD_LOGIC;
  signal \lineBuffer_1_3_17_reg_504_reg_n_0_[27]\ : STD_LOGIC;
  signal \lineBuffer_1_3_17_reg_504_reg_n_0_[28]\ : STD_LOGIC;
  signal \lineBuffer_1_3_17_reg_504_reg_n_0_[29]\ : STD_LOGIC;
  signal \lineBuffer_1_3_17_reg_504_reg_n_0_[2]\ : STD_LOGIC;
  signal \lineBuffer_1_3_17_reg_504_reg_n_0_[30]\ : STD_LOGIC;
  signal \lineBuffer_1_3_17_reg_504_reg_n_0_[31]\ : STD_LOGIC;
  signal \lineBuffer_1_3_17_reg_504_reg_n_0_[3]\ : STD_LOGIC;
  signal \lineBuffer_1_3_17_reg_504_reg_n_0_[4]\ : STD_LOGIC;
  signal \lineBuffer_1_3_17_reg_504_reg_n_0_[5]\ : STD_LOGIC;
  signal \lineBuffer_1_3_17_reg_504_reg_n_0_[6]\ : STD_LOGIC;
  signal \lineBuffer_1_3_17_reg_504_reg_n_0_[7]\ : STD_LOGIC;
  signal \lineBuffer_1_3_17_reg_504_reg_n_0_[8]\ : STD_LOGIC;
  signal \lineBuffer_1_3_17_reg_504_reg_n_0_[9]\ : STD_LOGIC;
  signal \lineBuffer_1_3_1_reg_514[0]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_1_reg_514[10]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_1_reg_514[11]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_1_reg_514[12]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_1_reg_514[13]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_1_reg_514[14]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_1_reg_514[15]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_1_reg_514[16]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_1_reg_514[17]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_1_reg_514[18]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_1_reg_514[19]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_1_reg_514[1]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_1_reg_514[20]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_1_reg_514[21]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_1_reg_514[22]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_1_reg_514[23]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_1_reg_514[24]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_1_reg_514[25]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_1_reg_514[26]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_1_reg_514[27]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_1_reg_514[28]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_1_reg_514[29]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_1_reg_514[2]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_1_reg_514[30]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_1_reg_514[31]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_1_reg_514[31]_i_2_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_1_reg_514[3]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_1_reg_514[4]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_1_reg_514[5]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_1_reg_514[6]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_1_reg_514[7]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_1_reg_514[8]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_1_reg_514[9]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_1_reg_514_reg_n_0_[0]\ : STD_LOGIC;
  signal \lineBuffer_1_3_1_reg_514_reg_n_0_[10]\ : STD_LOGIC;
  signal \lineBuffer_1_3_1_reg_514_reg_n_0_[11]\ : STD_LOGIC;
  signal \lineBuffer_1_3_1_reg_514_reg_n_0_[12]\ : STD_LOGIC;
  signal \lineBuffer_1_3_1_reg_514_reg_n_0_[13]\ : STD_LOGIC;
  signal \lineBuffer_1_3_1_reg_514_reg_n_0_[14]\ : STD_LOGIC;
  signal \lineBuffer_1_3_1_reg_514_reg_n_0_[15]\ : STD_LOGIC;
  signal \lineBuffer_1_3_1_reg_514_reg_n_0_[16]\ : STD_LOGIC;
  signal \lineBuffer_1_3_1_reg_514_reg_n_0_[17]\ : STD_LOGIC;
  signal \lineBuffer_1_3_1_reg_514_reg_n_0_[18]\ : STD_LOGIC;
  signal \lineBuffer_1_3_1_reg_514_reg_n_0_[19]\ : STD_LOGIC;
  signal \lineBuffer_1_3_1_reg_514_reg_n_0_[1]\ : STD_LOGIC;
  signal \lineBuffer_1_3_1_reg_514_reg_n_0_[20]\ : STD_LOGIC;
  signal \lineBuffer_1_3_1_reg_514_reg_n_0_[21]\ : STD_LOGIC;
  signal \lineBuffer_1_3_1_reg_514_reg_n_0_[22]\ : STD_LOGIC;
  signal \lineBuffer_1_3_1_reg_514_reg_n_0_[23]\ : STD_LOGIC;
  signal \lineBuffer_1_3_1_reg_514_reg_n_0_[24]\ : STD_LOGIC;
  signal \lineBuffer_1_3_1_reg_514_reg_n_0_[25]\ : STD_LOGIC;
  signal \lineBuffer_1_3_1_reg_514_reg_n_0_[26]\ : STD_LOGIC;
  signal \lineBuffer_1_3_1_reg_514_reg_n_0_[27]\ : STD_LOGIC;
  signal \lineBuffer_1_3_1_reg_514_reg_n_0_[28]\ : STD_LOGIC;
  signal \lineBuffer_1_3_1_reg_514_reg_n_0_[29]\ : STD_LOGIC;
  signal \lineBuffer_1_3_1_reg_514_reg_n_0_[2]\ : STD_LOGIC;
  signal \lineBuffer_1_3_1_reg_514_reg_n_0_[30]\ : STD_LOGIC;
  signal \lineBuffer_1_3_1_reg_514_reg_n_0_[31]\ : STD_LOGIC;
  signal \lineBuffer_1_3_1_reg_514_reg_n_0_[3]\ : STD_LOGIC;
  signal \lineBuffer_1_3_1_reg_514_reg_n_0_[4]\ : STD_LOGIC;
  signal \lineBuffer_1_3_1_reg_514_reg_n_0_[5]\ : STD_LOGIC;
  signal \lineBuffer_1_3_1_reg_514_reg_n_0_[6]\ : STD_LOGIC;
  signal \lineBuffer_1_3_1_reg_514_reg_n_0_[7]\ : STD_LOGIC;
  signal \lineBuffer_1_3_1_reg_514_reg_n_0_[8]\ : STD_LOGIC;
  signal \lineBuffer_1_3_1_reg_514_reg_n_0_[9]\ : STD_LOGIC;
  signal lineBuffer_1_3_3_reg_484 : STD_LOGIC;
  signal \lineBuffer_1_3_3_reg_484[0]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_3_reg_484[10]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_3_reg_484[11]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_3_reg_484[12]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_3_reg_484[13]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_3_reg_484[14]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_3_reg_484[15]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_3_reg_484[16]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_3_reg_484[17]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_3_reg_484[18]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_3_reg_484[19]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_3_reg_484[1]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_3_reg_484[20]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_3_reg_484[21]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_3_reg_484[22]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_3_reg_484[23]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_3_reg_484[24]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_3_reg_484[25]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_3_reg_484[26]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_3_reg_484[27]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_3_reg_484[28]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_3_reg_484[29]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_3_reg_484[2]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_3_reg_484[30]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_3_reg_484[31]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_3_reg_484[3]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_3_reg_484[4]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_3_reg_484[5]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_3_reg_484[6]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_3_reg_484[7]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_3_reg_484[8]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_3_reg_484[9]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_3_reg_484_reg_n_0_[0]\ : STD_LOGIC;
  signal \lineBuffer_1_3_3_reg_484_reg_n_0_[10]\ : STD_LOGIC;
  signal \lineBuffer_1_3_3_reg_484_reg_n_0_[11]\ : STD_LOGIC;
  signal \lineBuffer_1_3_3_reg_484_reg_n_0_[12]\ : STD_LOGIC;
  signal \lineBuffer_1_3_3_reg_484_reg_n_0_[13]\ : STD_LOGIC;
  signal \lineBuffer_1_3_3_reg_484_reg_n_0_[14]\ : STD_LOGIC;
  signal \lineBuffer_1_3_3_reg_484_reg_n_0_[15]\ : STD_LOGIC;
  signal \lineBuffer_1_3_3_reg_484_reg_n_0_[16]\ : STD_LOGIC;
  signal \lineBuffer_1_3_3_reg_484_reg_n_0_[17]\ : STD_LOGIC;
  signal \lineBuffer_1_3_3_reg_484_reg_n_0_[18]\ : STD_LOGIC;
  signal \lineBuffer_1_3_3_reg_484_reg_n_0_[19]\ : STD_LOGIC;
  signal \lineBuffer_1_3_3_reg_484_reg_n_0_[1]\ : STD_LOGIC;
  signal \lineBuffer_1_3_3_reg_484_reg_n_0_[20]\ : STD_LOGIC;
  signal \lineBuffer_1_3_3_reg_484_reg_n_0_[21]\ : STD_LOGIC;
  signal \lineBuffer_1_3_3_reg_484_reg_n_0_[22]\ : STD_LOGIC;
  signal \lineBuffer_1_3_3_reg_484_reg_n_0_[23]\ : STD_LOGIC;
  signal \lineBuffer_1_3_3_reg_484_reg_n_0_[24]\ : STD_LOGIC;
  signal \lineBuffer_1_3_3_reg_484_reg_n_0_[25]\ : STD_LOGIC;
  signal \lineBuffer_1_3_3_reg_484_reg_n_0_[26]\ : STD_LOGIC;
  signal \lineBuffer_1_3_3_reg_484_reg_n_0_[27]\ : STD_LOGIC;
  signal \lineBuffer_1_3_3_reg_484_reg_n_0_[28]\ : STD_LOGIC;
  signal \lineBuffer_1_3_3_reg_484_reg_n_0_[29]\ : STD_LOGIC;
  signal \lineBuffer_1_3_3_reg_484_reg_n_0_[2]\ : STD_LOGIC;
  signal \lineBuffer_1_3_3_reg_484_reg_n_0_[30]\ : STD_LOGIC;
  signal \lineBuffer_1_3_3_reg_484_reg_n_0_[31]\ : STD_LOGIC;
  signal \lineBuffer_1_3_3_reg_484_reg_n_0_[3]\ : STD_LOGIC;
  signal \lineBuffer_1_3_3_reg_484_reg_n_0_[4]\ : STD_LOGIC;
  signal \lineBuffer_1_3_3_reg_484_reg_n_0_[5]\ : STD_LOGIC;
  signal \lineBuffer_1_3_3_reg_484_reg_n_0_[6]\ : STD_LOGIC;
  signal \lineBuffer_1_3_3_reg_484_reg_n_0_[7]\ : STD_LOGIC;
  signal \lineBuffer_1_3_3_reg_484_reg_n_0_[8]\ : STD_LOGIC;
  signal \lineBuffer_1_3_3_reg_484_reg_n_0_[9]\ : STD_LOGIC;
  signal \lineBuffer_1_3_5_reg_347[31]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_5_reg_347_reg_n_0_[0]\ : STD_LOGIC;
  signal \lineBuffer_1_3_5_reg_347_reg_n_0_[10]\ : STD_LOGIC;
  signal \lineBuffer_1_3_5_reg_347_reg_n_0_[11]\ : STD_LOGIC;
  signal \lineBuffer_1_3_5_reg_347_reg_n_0_[12]\ : STD_LOGIC;
  signal \lineBuffer_1_3_5_reg_347_reg_n_0_[13]\ : STD_LOGIC;
  signal \lineBuffer_1_3_5_reg_347_reg_n_0_[14]\ : STD_LOGIC;
  signal \lineBuffer_1_3_5_reg_347_reg_n_0_[15]\ : STD_LOGIC;
  signal \lineBuffer_1_3_5_reg_347_reg_n_0_[16]\ : STD_LOGIC;
  signal \lineBuffer_1_3_5_reg_347_reg_n_0_[17]\ : STD_LOGIC;
  signal \lineBuffer_1_3_5_reg_347_reg_n_0_[18]\ : STD_LOGIC;
  signal \lineBuffer_1_3_5_reg_347_reg_n_0_[19]\ : STD_LOGIC;
  signal \lineBuffer_1_3_5_reg_347_reg_n_0_[1]\ : STD_LOGIC;
  signal \lineBuffer_1_3_5_reg_347_reg_n_0_[20]\ : STD_LOGIC;
  signal \lineBuffer_1_3_5_reg_347_reg_n_0_[21]\ : STD_LOGIC;
  signal \lineBuffer_1_3_5_reg_347_reg_n_0_[22]\ : STD_LOGIC;
  signal \lineBuffer_1_3_5_reg_347_reg_n_0_[23]\ : STD_LOGIC;
  signal \lineBuffer_1_3_5_reg_347_reg_n_0_[24]\ : STD_LOGIC;
  signal \lineBuffer_1_3_5_reg_347_reg_n_0_[25]\ : STD_LOGIC;
  signal \lineBuffer_1_3_5_reg_347_reg_n_0_[26]\ : STD_LOGIC;
  signal \lineBuffer_1_3_5_reg_347_reg_n_0_[27]\ : STD_LOGIC;
  signal \lineBuffer_1_3_5_reg_347_reg_n_0_[28]\ : STD_LOGIC;
  signal \lineBuffer_1_3_5_reg_347_reg_n_0_[29]\ : STD_LOGIC;
  signal \lineBuffer_1_3_5_reg_347_reg_n_0_[2]\ : STD_LOGIC;
  signal \lineBuffer_1_3_5_reg_347_reg_n_0_[30]\ : STD_LOGIC;
  signal \lineBuffer_1_3_5_reg_347_reg_n_0_[31]\ : STD_LOGIC;
  signal \lineBuffer_1_3_5_reg_347_reg_n_0_[3]\ : STD_LOGIC;
  signal \lineBuffer_1_3_5_reg_347_reg_n_0_[4]\ : STD_LOGIC;
  signal \lineBuffer_1_3_5_reg_347_reg_n_0_[5]\ : STD_LOGIC;
  signal \lineBuffer_1_3_5_reg_347_reg_n_0_[6]\ : STD_LOGIC;
  signal \lineBuffer_1_3_5_reg_347_reg_n_0_[7]\ : STD_LOGIC;
  signal \lineBuffer_1_3_5_reg_347_reg_n_0_[8]\ : STD_LOGIC;
  signal \lineBuffer_1_3_5_reg_347_reg_n_0_[9]\ : STD_LOGIC;
  signal \lineBuffer_1_3_8_reg_359[31]_i_1_n_0\ : STD_LOGIC;
  signal \lineBuffer_1_3_8_reg_359_reg_n_0_[0]\ : STD_LOGIC;
  signal \lineBuffer_1_3_8_reg_359_reg_n_0_[10]\ : STD_LOGIC;
  signal \lineBuffer_1_3_8_reg_359_reg_n_0_[11]\ : STD_LOGIC;
  signal \lineBuffer_1_3_8_reg_359_reg_n_0_[12]\ : STD_LOGIC;
  signal \lineBuffer_1_3_8_reg_359_reg_n_0_[13]\ : STD_LOGIC;
  signal \lineBuffer_1_3_8_reg_359_reg_n_0_[14]\ : STD_LOGIC;
  signal \lineBuffer_1_3_8_reg_359_reg_n_0_[15]\ : STD_LOGIC;
  signal \lineBuffer_1_3_8_reg_359_reg_n_0_[16]\ : STD_LOGIC;
  signal \lineBuffer_1_3_8_reg_359_reg_n_0_[17]\ : STD_LOGIC;
  signal \lineBuffer_1_3_8_reg_359_reg_n_0_[18]\ : STD_LOGIC;
  signal \lineBuffer_1_3_8_reg_359_reg_n_0_[19]\ : STD_LOGIC;
  signal \lineBuffer_1_3_8_reg_359_reg_n_0_[1]\ : STD_LOGIC;
  signal \lineBuffer_1_3_8_reg_359_reg_n_0_[20]\ : STD_LOGIC;
  signal \lineBuffer_1_3_8_reg_359_reg_n_0_[21]\ : STD_LOGIC;
  signal \lineBuffer_1_3_8_reg_359_reg_n_0_[22]\ : STD_LOGIC;
  signal \lineBuffer_1_3_8_reg_359_reg_n_0_[23]\ : STD_LOGIC;
  signal \lineBuffer_1_3_8_reg_359_reg_n_0_[24]\ : STD_LOGIC;
  signal \lineBuffer_1_3_8_reg_359_reg_n_0_[25]\ : STD_LOGIC;
  signal \lineBuffer_1_3_8_reg_359_reg_n_0_[26]\ : STD_LOGIC;
  signal \lineBuffer_1_3_8_reg_359_reg_n_0_[27]\ : STD_LOGIC;
  signal \lineBuffer_1_3_8_reg_359_reg_n_0_[28]\ : STD_LOGIC;
  signal \lineBuffer_1_3_8_reg_359_reg_n_0_[29]\ : STD_LOGIC;
  signal \lineBuffer_1_3_8_reg_359_reg_n_0_[2]\ : STD_LOGIC;
  signal \lineBuffer_1_3_8_reg_359_reg_n_0_[30]\ : STD_LOGIC;
  signal \lineBuffer_1_3_8_reg_359_reg_n_0_[31]\ : STD_LOGIC;
  signal \lineBuffer_1_3_8_reg_359_reg_n_0_[3]\ : STD_LOGIC;
  signal \lineBuffer_1_3_8_reg_359_reg_n_0_[4]\ : STD_LOGIC;
  signal \lineBuffer_1_3_8_reg_359_reg_n_0_[5]\ : STD_LOGIC;
  signal \lineBuffer_1_3_8_reg_359_reg_n_0_[6]\ : STD_LOGIC;
  signal \lineBuffer_1_3_8_reg_359_reg_n_0_[7]\ : STD_LOGIC;
  signal \lineBuffer_1_3_8_reg_359_reg_n_0_[8]\ : STD_LOGIC;
  signal \lineBuffer_1_3_8_reg_359_reg_n_0_[9]\ : STD_LOGIC;
  signal lineBuffer_1_3_reg_323 : STD_LOGIC;
  signal \lineBuffer_1_3_reg_323_reg_n_0_[0]\ : STD_LOGIC;
  signal \lineBuffer_1_3_reg_323_reg_n_0_[10]\ : STD_LOGIC;
  signal \lineBuffer_1_3_reg_323_reg_n_0_[11]\ : STD_LOGIC;
  signal \lineBuffer_1_3_reg_323_reg_n_0_[12]\ : STD_LOGIC;
  signal \lineBuffer_1_3_reg_323_reg_n_0_[13]\ : STD_LOGIC;
  signal \lineBuffer_1_3_reg_323_reg_n_0_[14]\ : STD_LOGIC;
  signal \lineBuffer_1_3_reg_323_reg_n_0_[15]\ : STD_LOGIC;
  signal \lineBuffer_1_3_reg_323_reg_n_0_[16]\ : STD_LOGIC;
  signal \lineBuffer_1_3_reg_323_reg_n_0_[17]\ : STD_LOGIC;
  signal \lineBuffer_1_3_reg_323_reg_n_0_[18]\ : STD_LOGIC;
  signal \lineBuffer_1_3_reg_323_reg_n_0_[19]\ : STD_LOGIC;
  signal \lineBuffer_1_3_reg_323_reg_n_0_[1]\ : STD_LOGIC;
  signal \lineBuffer_1_3_reg_323_reg_n_0_[20]\ : STD_LOGIC;
  signal \lineBuffer_1_3_reg_323_reg_n_0_[21]\ : STD_LOGIC;
  signal \lineBuffer_1_3_reg_323_reg_n_0_[22]\ : STD_LOGIC;
  signal \lineBuffer_1_3_reg_323_reg_n_0_[23]\ : STD_LOGIC;
  signal \lineBuffer_1_3_reg_323_reg_n_0_[24]\ : STD_LOGIC;
  signal \lineBuffer_1_3_reg_323_reg_n_0_[25]\ : STD_LOGIC;
  signal \lineBuffer_1_3_reg_323_reg_n_0_[26]\ : STD_LOGIC;
  signal \lineBuffer_1_3_reg_323_reg_n_0_[27]\ : STD_LOGIC;
  signal \lineBuffer_1_3_reg_323_reg_n_0_[28]\ : STD_LOGIC;
  signal \lineBuffer_1_3_reg_323_reg_n_0_[29]\ : STD_LOGIC;
  signal \lineBuffer_1_3_reg_323_reg_n_0_[2]\ : STD_LOGIC;
  signal \lineBuffer_1_3_reg_323_reg_n_0_[30]\ : STD_LOGIC;
  signal \lineBuffer_1_3_reg_323_reg_n_0_[31]\ : STD_LOGIC;
  signal \lineBuffer_1_3_reg_323_reg_n_0_[3]\ : STD_LOGIC;
  signal \lineBuffer_1_3_reg_323_reg_n_0_[4]\ : STD_LOGIC;
  signal \lineBuffer_1_3_reg_323_reg_n_0_[5]\ : STD_LOGIC;
  signal \lineBuffer_1_3_reg_323_reg_n_0_[6]\ : STD_LOGIC;
  signal \lineBuffer_1_3_reg_323_reg_n_0_[7]\ : STD_LOGIC;
  signal \lineBuffer_1_3_reg_323_reg_n_0_[8]\ : STD_LOGIC;
  signal \lineBuffer_1_3_reg_323_reg_n_0_[9]\ : STD_LOGIC;
  signal \^outstream_tvalid\ : STD_LOGIC;
  signal outStream_V_data_V_1_ack_in : STD_LOGIC;
  signal outStream_V_data_V_1_load_A : STD_LOGIC;
  signal outStream_V_data_V_1_load_B : STD_LOGIC;
  signal outStream_V_data_V_1_payload_A : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \outStream_V_data_V_1_payload_A[11]_i_12_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[11]_i_13_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[11]_i_14_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[11]_i_15_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[11]_i_16_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[11]_i_17_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[11]_i_18_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[11]_i_19_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[11]_i_20_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[11]_i_21_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[11]_i_22_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[11]_i_23_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[11]_i_24_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[11]_i_25_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[11]_i_26_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[11]_i_27_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[11]_i_2_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[11]_i_3_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[11]_i_4_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[11]_i_5_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[11]_i_6_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[11]_i_7_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[11]_i_8_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[11]_i_9_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[15]_i_12_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[15]_i_13_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[15]_i_14_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[15]_i_15_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[15]_i_16_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[15]_i_17_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[15]_i_18_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[15]_i_19_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[15]_i_20_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[15]_i_21_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[15]_i_22_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[15]_i_23_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[15]_i_24_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[15]_i_25_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[15]_i_26_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[15]_i_27_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[15]_i_2_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[15]_i_3_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[15]_i_4_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[15]_i_5_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[15]_i_6_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[15]_i_7_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[15]_i_8_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[15]_i_9_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[19]_i_12_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[19]_i_13_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[19]_i_14_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[19]_i_15_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[19]_i_16_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[19]_i_17_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[19]_i_18_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[19]_i_19_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[19]_i_20_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[19]_i_21_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[19]_i_22_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[19]_i_23_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[19]_i_24_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[19]_i_25_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[19]_i_26_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[19]_i_27_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[19]_i_2_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[19]_i_3_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[19]_i_4_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[19]_i_5_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[19]_i_6_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[19]_i_7_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[19]_i_8_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[19]_i_9_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[23]_i_12_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[23]_i_13_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[23]_i_14_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[23]_i_15_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[23]_i_16_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[23]_i_17_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[23]_i_18_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[23]_i_19_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[23]_i_20_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[23]_i_21_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[23]_i_22_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[23]_i_23_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[23]_i_24_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[23]_i_25_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[23]_i_26_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[23]_i_27_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[23]_i_2_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[23]_i_3_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[23]_i_4_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[23]_i_5_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[23]_i_6_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[23]_i_7_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[23]_i_8_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[23]_i_9_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[27]_i_12_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[27]_i_13_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[27]_i_14_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[27]_i_15_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[27]_i_16_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[27]_i_17_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[27]_i_18_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[27]_i_19_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[27]_i_20_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[27]_i_21_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[27]_i_22_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[27]_i_23_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[27]_i_24_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[27]_i_25_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[27]_i_26_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[27]_i_27_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[27]_i_2_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[27]_i_3_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[27]_i_4_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[27]_i_5_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[27]_i_6_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[27]_i_7_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[27]_i_8_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[27]_i_9_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[31]_i_14_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[31]_i_15_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[31]_i_16_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[31]_i_17_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[31]_i_18_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[31]_i_19_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[31]_i_20_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[31]_i_21_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[31]_i_22_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[31]_i_23_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[31]_i_24_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[31]_i_25_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[31]_i_26_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[31]_i_27_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[31]_i_28_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[31]_i_29_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[31]_i_30_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[31]_i_31_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[31]_i_32_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[31]_i_33_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[31]_i_34_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[31]_i_35_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[31]_i_36_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[31]_i_37_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[31]_i_38_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[31]_i_39_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[31]_i_3_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[31]_i_40_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[31]_i_41_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[31]_i_42_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[31]_i_43_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[31]_i_4_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[31]_i_5_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[31]_i_6_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[31]_i_7_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[31]_i_8_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[31]_i_9_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[3]_i_2_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[3]_i_3_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[3]_i_4_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[3]_i_5_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[3]_i_6_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[3]_i_7_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[3]_i_8_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[7]_i_12_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[7]_i_13_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[7]_i_14_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[7]_i_15_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[7]_i_16_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[7]_i_17_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[7]_i_18_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[7]_i_19_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[7]_i_20_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[7]_i_21_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[7]_i_22_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[7]_i_23_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[7]_i_24_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[7]_i_25_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[7]_i_2_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[7]_i_3_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[7]_i_4_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[7]_i_5_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[7]_i_6_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[7]_i_7_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[7]_i_8_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[7]_i_9_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[11]_i_10_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[11]_i_10_n_1\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[11]_i_10_n_2\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[11]_i_10_n_3\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[11]_i_10_n_4\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[11]_i_10_n_5\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[11]_i_10_n_6\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[11]_i_10_n_7\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[11]_i_11_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[11]_i_11_n_1\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[11]_i_11_n_2\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[11]_i_11_n_3\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[11]_i_11_n_4\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[11]_i_11_n_5\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[11]_i_11_n_6\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[11]_i_11_n_7\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[15]_i_10_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[15]_i_10_n_1\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[15]_i_10_n_2\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[15]_i_10_n_3\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[15]_i_10_n_4\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[15]_i_10_n_5\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[15]_i_10_n_6\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[15]_i_10_n_7\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[15]_i_11_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[15]_i_11_n_1\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[15]_i_11_n_2\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[15]_i_11_n_3\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[15]_i_11_n_4\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[15]_i_11_n_5\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[15]_i_11_n_6\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[15]_i_11_n_7\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[19]_i_10_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[19]_i_10_n_1\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[19]_i_10_n_2\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[19]_i_10_n_3\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[19]_i_10_n_4\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[19]_i_10_n_5\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[19]_i_10_n_6\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[19]_i_10_n_7\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[19]_i_11_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[19]_i_11_n_1\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[19]_i_11_n_2\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[19]_i_11_n_3\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[19]_i_11_n_4\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[19]_i_11_n_5\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[19]_i_11_n_6\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[19]_i_11_n_7\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[23]_i_10_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[23]_i_10_n_1\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[23]_i_10_n_2\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[23]_i_10_n_3\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[23]_i_10_n_4\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[23]_i_10_n_5\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[23]_i_10_n_6\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[23]_i_10_n_7\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[23]_i_11_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[23]_i_11_n_1\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[23]_i_11_n_2\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[23]_i_11_n_3\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[23]_i_11_n_4\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[23]_i_11_n_5\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[23]_i_11_n_6\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[23]_i_11_n_7\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[27]_i_10_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[27]_i_10_n_1\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[27]_i_10_n_2\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[27]_i_10_n_3\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[27]_i_10_n_4\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[27]_i_10_n_5\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[27]_i_10_n_6\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[27]_i_10_n_7\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[27]_i_11_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[27]_i_11_n_1\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[27]_i_11_n_2\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[27]_i_11_n_3\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[27]_i_11_n_4\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[27]_i_11_n_5\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[27]_i_11_n_6\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[27]_i_11_n_7\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[31]_i_10_n_1\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[31]_i_10_n_2\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[31]_i_10_n_3\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[31]_i_10_n_4\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[31]_i_10_n_5\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[31]_i_10_n_6\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[31]_i_10_n_7\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[31]_i_11_n_1\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[31]_i_11_n_2\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[31]_i_11_n_3\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[31]_i_11_n_4\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[31]_i_11_n_5\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[31]_i_11_n_6\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[31]_i_11_n_7\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[31]_i_12_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[31]_i_12_n_1\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[31]_i_12_n_2\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[31]_i_12_n_3\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[31]_i_12_n_4\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[31]_i_12_n_5\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[31]_i_12_n_6\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[31]_i_12_n_7\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[31]_i_13_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[31]_i_13_n_1\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[31]_i_13_n_2\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[31]_i_13_n_3\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[31]_i_13_n_4\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[31]_i_13_n_5\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[31]_i_13_n_6\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[31]_i_13_n_7\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[31]_i_2_n_1\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[31]_i_2_n_2\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[31]_i_2_n_3\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[7]_i_10_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[7]_i_10_n_1\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[7]_i_10_n_2\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[7]_i_10_n_3\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[7]_i_10_n_4\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[7]_i_10_n_5\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[7]_i_10_n_6\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[7]_i_10_n_7\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[7]_i_11_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[7]_i_11_n_1\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[7]_i_11_n_2\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[7]_i_11_n_3\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[7]_i_11_n_4\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[7]_i_11_n_5\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[7]_i_11_n_6\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[7]_i_11_n_7\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal outStream_V_data_V_1_payload_B : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal outStream_V_data_V_1_sel : STD_LOGIC;
  signal outStream_V_data_V_1_sel_rd_i_1_n_0 : STD_LOGIC;
  signal outStream_V_data_V_1_sel_wr : STD_LOGIC;
  signal outStream_V_data_V_1_sel_wr039_out : STD_LOGIC;
  signal outStream_V_data_V_1_sel_wr_i_1_n_0 : STD_LOGIC;
  signal \outStream_V_data_V_1_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \outStream_V_data_V_1_state_reg_n_0_[0]\ : STD_LOGIC;
  signal outStream_V_dest_V_1_ack_in : STD_LOGIC;
  signal \outStream_V_dest_V_1_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \outStream_V_dest_V_1_state[1]_i_1_n_0\ : STD_LOGIC;
  signal outStream_V_id_V_1_ack_in : STD_LOGIC;
  signal \outStream_V_id_V_1_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \outStream_V_id_V_1_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \outStream_V_id_V_1_state_reg_n_0_[0]\ : STD_LOGIC;
  signal outStream_V_keep_V_1_ack_in : STD_LOGIC;
  signal \outStream_V_keep_V_1_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \outStream_V_keep_V_1_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \outStream_V_keep_V_1_state_reg_n_0_[0]\ : STD_LOGIC;
  signal outStream_V_last_V_1_ack_in : STD_LOGIC;
  signal outStream_V_last_V_1_load_A : STD_LOGIC;
  signal outStream_V_last_V_1_load_B : STD_LOGIC;
  signal outStream_V_last_V_1_payload_A : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A[0]_i_11_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A[0]_i_15_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A[0]_i_17_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A[0]_i_18_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A[0]_i_19_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A[0]_i_1_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A[0]_i_20_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A[0]_i_21_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A[0]_i_22_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A[0]_i_23_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A[0]_i_24_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A[0]_i_25_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A[0]_i_26_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A[0]_i_27_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A[0]_i_28_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A[0]_i_29_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A[0]_i_2_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A[0]_i_30_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A[0]_i_31_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A[0]_i_32_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A[0]_i_33_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A[0]_i_34_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A[0]_i_35_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A[0]_i_36_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A[0]_i_37_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A[0]_i_38_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A[0]_i_39_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A[0]_i_3_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A[0]_i_40_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A[0]_i_41_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A[0]_i_42_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A[0]_i_43_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A[0]_i_44_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A[0]_i_45_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A[0]_i_46_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A[0]_i_47_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A[0]_i_48_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A[0]_i_49_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A[0]_i_4_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A[0]_i_5_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A_reg[0]_i_10_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A_reg[0]_i_10_n_1\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A_reg[0]_i_10_n_2\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A_reg[0]_i_10_n_3\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A_reg[0]_i_12_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A_reg[0]_i_12_n_1\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A_reg[0]_i_12_n_2\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A_reg[0]_i_12_n_3\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A_reg[0]_i_13_n_2\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A_reg[0]_i_13_n_3\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A_reg[0]_i_14_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A_reg[0]_i_14_n_1\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A_reg[0]_i_14_n_2\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A_reg[0]_i_14_n_3\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A_reg[0]_i_16_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A_reg[0]_i_16_n_1\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A_reg[0]_i_16_n_2\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A_reg[0]_i_16_n_3\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A_reg[0]_i_7_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A_reg[0]_i_7_n_1\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A_reg[0]_i_7_n_2\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A_reg[0]_i_7_n_3\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A_reg[0]_i_8_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A_reg[0]_i_8_n_1\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A_reg[0]_i_8_n_2\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A_reg[0]_i_8_n_3\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A_reg[0]_i_9_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A_reg[0]_i_9_n_1\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A_reg[0]_i_9_n_2\ : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A_reg[0]_i_9_n_3\ : STD_LOGIC;
  signal outStream_V_last_V_1_payload_B : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_B[0]_i_1_n_0\ : STD_LOGIC;
  signal outStream_V_last_V_1_sel : STD_LOGIC;
  signal outStream_V_last_V_1_sel_rd_i_1_n_0 : STD_LOGIC;
  signal outStream_V_last_V_1_sel_wr : STD_LOGIC;
  signal outStream_V_last_V_1_sel_wr_i_1_n_0 : STD_LOGIC;
  signal \outStream_V_last_V_1_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_state_reg_n_0_[0]\ : STD_LOGIC;
  signal outStream_V_strb_V_1_ack_in : STD_LOGIC;
  signal \outStream_V_strb_V_1_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \outStream_V_strb_V_1_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \outStream_V_strb_V_1_state_reg_n_0_[0]\ : STD_LOGIC;
  signal outStream_V_user_V_1_ack_in : STD_LOGIC;
  signal \outStream_V_user_V_1_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \outStream_V_user_V_1_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \outStream_V_user_V_1_state_reg_n_0_[0]\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_56_in : STD_LOGIC;
  signal p_62_in : STD_LOGIC;
  signal p_65_in : STD_LOGIC;
  signal p_i_fu_1031_p2 : STD_LOGIC;
  signal p_i_reg_1578 : STD_LOGIC;
  signal \p_i_reg_1578[0]_i_1_n_0\ : STD_LOGIC;
  signal readCount_1_fu_182 : STD_LOGIC;
  signal readCount_1_fu_1820 : STD_LOGIC;
  signal \readCount_1_fu_182[0]_i_10_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_182[0]_i_11_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_182[0]_i_13_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_182[0]_i_14_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_182[0]_i_15_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_182[0]_i_16_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_182[0]_i_18_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_182[0]_i_19_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_182[0]_i_20_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_182[0]_i_21_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_182[0]_i_22_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_182[0]_i_23_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_182[0]_i_24_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_182[0]_i_25_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_182[0]_i_26_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_182[0]_i_5_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_182[0]_i_6_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_182[0]_i_7_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_182[0]_i_8_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_182[12]_i_2_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_182[12]_i_3_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_182[12]_i_4_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_182[12]_i_5_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_182[16]_i_2_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_182[16]_i_3_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_182[16]_i_4_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_182[16]_i_5_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_182[20]_i_2_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_182[20]_i_3_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_182[20]_i_4_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_182[20]_i_5_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_182[24]_i_2_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_182[24]_i_3_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_182[24]_i_4_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_182[24]_i_5_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_182[28]_i_2_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_182[28]_i_3_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_182[28]_i_4_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_182[28]_i_5_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_182[4]_i_2_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_182[4]_i_3_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_182[4]_i_4_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_182[4]_i_5_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_182[8]_i_2_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_182[8]_i_3_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_182[8]_i_4_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_182[8]_i_5_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_182_reg[0]_i_12_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_182_reg[0]_i_12_n_1\ : STD_LOGIC;
  signal \readCount_1_fu_182_reg[0]_i_12_n_2\ : STD_LOGIC;
  signal \readCount_1_fu_182_reg[0]_i_12_n_3\ : STD_LOGIC;
  signal \readCount_1_fu_182_reg[0]_i_17_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_182_reg[0]_i_17_n_1\ : STD_LOGIC;
  signal \readCount_1_fu_182_reg[0]_i_17_n_2\ : STD_LOGIC;
  signal \readCount_1_fu_182_reg[0]_i_17_n_3\ : STD_LOGIC;
  signal \readCount_1_fu_182_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_182_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \readCount_1_fu_182_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \readCount_1_fu_182_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \readCount_1_fu_182_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \readCount_1_fu_182_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \readCount_1_fu_182_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \readCount_1_fu_182_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \readCount_1_fu_182_reg[0]_i_4_n_3\ : STD_LOGIC;
  signal \readCount_1_fu_182_reg[0]_i_9_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_182_reg[0]_i_9_n_1\ : STD_LOGIC;
  signal \readCount_1_fu_182_reg[0]_i_9_n_2\ : STD_LOGIC;
  signal \readCount_1_fu_182_reg[0]_i_9_n_3\ : STD_LOGIC;
  signal \readCount_1_fu_182_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_182_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \readCount_1_fu_182_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \readCount_1_fu_182_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \readCount_1_fu_182_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \readCount_1_fu_182_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \readCount_1_fu_182_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \readCount_1_fu_182_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \readCount_1_fu_182_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_182_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \readCount_1_fu_182_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \readCount_1_fu_182_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \readCount_1_fu_182_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \readCount_1_fu_182_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \readCount_1_fu_182_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \readCount_1_fu_182_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \readCount_1_fu_182_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_182_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \readCount_1_fu_182_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \readCount_1_fu_182_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \readCount_1_fu_182_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \readCount_1_fu_182_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \readCount_1_fu_182_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \readCount_1_fu_182_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \readCount_1_fu_182_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_182_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \readCount_1_fu_182_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \readCount_1_fu_182_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \readCount_1_fu_182_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \readCount_1_fu_182_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \readCount_1_fu_182_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \readCount_1_fu_182_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \readCount_1_fu_182_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \readCount_1_fu_182_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \readCount_1_fu_182_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \readCount_1_fu_182_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \readCount_1_fu_182_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \readCount_1_fu_182_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \readCount_1_fu_182_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \readCount_1_fu_182_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_182_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \readCount_1_fu_182_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \readCount_1_fu_182_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \readCount_1_fu_182_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \readCount_1_fu_182_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \readCount_1_fu_182_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \readCount_1_fu_182_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \readCount_1_fu_182_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \readCount_1_fu_182_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \readCount_1_fu_182_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \readCount_1_fu_182_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \readCount_1_fu_182_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \readCount_1_fu_182_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \readCount_1_fu_182_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \readCount_1_fu_182_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \readCount_1_fu_182_reg_n_0_[0]\ : STD_LOGIC;
  signal \readCount_1_fu_182_reg_n_0_[1]\ : STD_LOGIC;
  signal \readCount_1_fu_182_reg_n_0_[2]\ : STD_LOGIC;
  signal \readCount_1_fu_182_reg_n_0_[3]\ : STD_LOGIC;
  signal tmp3_fu_1326_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp3_reg_1726 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \tmp3_reg_1726[31]_i_1_n_0\ : STD_LOGIC;
  signal tmp4_fu_1332_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp4_reg_1731 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_3_reg_1423 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \tmp_3_reg_1423[0]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_3_reg_1423[1]_i_1_n_0\ : STD_LOGIC;
  signal tmp_6_reg_1582 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \tmp_6_reg_1582[0]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_1582[1]_i_1_n_0\ : STD_LOGIC;
  signal tmp_7_fu_909_p4 : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal tmp_8_1_1_i_reg_1701 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_8_1_2_i_reg_1706 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_8_2_1_i_reg_1716 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_8_2_2_i_reg_1721 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_8_2_i_reg_1711 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_data_V_fu_1370_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal windowRightCol_0_fu_1149_p6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal window_0_0_fu_150 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal window_0_0_read_as_fu_146 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal window_0_1_fu_154 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal window_1_0_phi_fu_569_p4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal window_1_0_read_as_fu_158 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal window_1_0_reg_566 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \window_1_0_reg_566[0]_i_1_n_0\ : STD_LOGIC;
  signal \window_1_0_reg_566[10]_i_1_n_0\ : STD_LOGIC;
  signal \window_1_0_reg_566[11]_i_1_n_0\ : STD_LOGIC;
  signal \window_1_0_reg_566[12]_i_1_n_0\ : STD_LOGIC;
  signal \window_1_0_reg_566[13]_i_1_n_0\ : STD_LOGIC;
  signal \window_1_0_reg_566[14]_i_1_n_0\ : STD_LOGIC;
  signal \window_1_0_reg_566[15]_i_1_n_0\ : STD_LOGIC;
  signal \window_1_0_reg_566[16]_i_1_n_0\ : STD_LOGIC;
  signal \window_1_0_reg_566[17]_i_1_n_0\ : STD_LOGIC;
  signal \window_1_0_reg_566[18]_i_1_n_0\ : STD_LOGIC;
  signal \window_1_0_reg_566[19]_i_1_n_0\ : STD_LOGIC;
  signal \window_1_0_reg_566[1]_i_1_n_0\ : STD_LOGIC;
  signal \window_1_0_reg_566[20]_i_1_n_0\ : STD_LOGIC;
  signal \window_1_0_reg_566[21]_i_1_n_0\ : STD_LOGIC;
  signal \window_1_0_reg_566[22]_i_1_n_0\ : STD_LOGIC;
  signal \window_1_0_reg_566[23]_i_1_n_0\ : STD_LOGIC;
  signal \window_1_0_reg_566[24]_i_1_n_0\ : STD_LOGIC;
  signal \window_1_0_reg_566[25]_i_1_n_0\ : STD_LOGIC;
  signal \window_1_0_reg_566[26]_i_1_n_0\ : STD_LOGIC;
  signal \window_1_0_reg_566[27]_i_1_n_0\ : STD_LOGIC;
  signal \window_1_0_reg_566[28]_i_1_n_0\ : STD_LOGIC;
  signal \window_1_0_reg_566[29]_i_1_n_0\ : STD_LOGIC;
  signal \window_1_0_reg_566[2]_i_1_n_0\ : STD_LOGIC;
  signal \window_1_0_reg_566[30]_i_1_n_0\ : STD_LOGIC;
  signal \window_1_0_reg_566[31]_i_1_n_0\ : STD_LOGIC;
  signal \window_1_0_reg_566[3]_i_1_n_0\ : STD_LOGIC;
  signal \window_1_0_reg_566[4]_i_1_n_0\ : STD_LOGIC;
  signal \window_1_0_reg_566[5]_i_1_n_0\ : STD_LOGIC;
  signal \window_1_0_reg_566[6]_i_1_n_0\ : STD_LOGIC;
  signal \window_1_0_reg_566[7]_i_1_n_0\ : STD_LOGIC;
  signal \window_1_0_reg_566[8]_i_1_n_0\ : STD_LOGIC;
  signal \window_1_0_reg_566[9]_i_1_n_0\ : STD_LOGIC;
  signal \window_1_1_1_reg_428[31]_i_1_n_0\ : STD_LOGIC;
  signal \window_1_1_1_reg_428_reg_n_0_[0]\ : STD_LOGIC;
  signal \window_1_1_1_reg_428_reg_n_0_[10]\ : STD_LOGIC;
  signal \window_1_1_1_reg_428_reg_n_0_[11]\ : STD_LOGIC;
  signal \window_1_1_1_reg_428_reg_n_0_[12]\ : STD_LOGIC;
  signal \window_1_1_1_reg_428_reg_n_0_[13]\ : STD_LOGIC;
  signal \window_1_1_1_reg_428_reg_n_0_[14]\ : STD_LOGIC;
  signal \window_1_1_1_reg_428_reg_n_0_[15]\ : STD_LOGIC;
  signal \window_1_1_1_reg_428_reg_n_0_[16]\ : STD_LOGIC;
  signal \window_1_1_1_reg_428_reg_n_0_[17]\ : STD_LOGIC;
  signal \window_1_1_1_reg_428_reg_n_0_[18]\ : STD_LOGIC;
  signal \window_1_1_1_reg_428_reg_n_0_[19]\ : STD_LOGIC;
  signal \window_1_1_1_reg_428_reg_n_0_[1]\ : STD_LOGIC;
  signal \window_1_1_1_reg_428_reg_n_0_[20]\ : STD_LOGIC;
  signal \window_1_1_1_reg_428_reg_n_0_[21]\ : STD_LOGIC;
  signal \window_1_1_1_reg_428_reg_n_0_[22]\ : STD_LOGIC;
  signal \window_1_1_1_reg_428_reg_n_0_[23]\ : STD_LOGIC;
  signal \window_1_1_1_reg_428_reg_n_0_[24]\ : STD_LOGIC;
  signal \window_1_1_1_reg_428_reg_n_0_[25]\ : STD_LOGIC;
  signal \window_1_1_1_reg_428_reg_n_0_[26]\ : STD_LOGIC;
  signal \window_1_1_1_reg_428_reg_n_0_[27]\ : STD_LOGIC;
  signal \window_1_1_1_reg_428_reg_n_0_[28]\ : STD_LOGIC;
  signal \window_1_1_1_reg_428_reg_n_0_[29]\ : STD_LOGIC;
  signal \window_1_1_1_reg_428_reg_n_0_[2]\ : STD_LOGIC;
  signal \window_1_1_1_reg_428_reg_n_0_[30]\ : STD_LOGIC;
  signal \window_1_1_1_reg_428_reg_n_0_[31]\ : STD_LOGIC;
  signal \window_1_1_1_reg_428_reg_n_0_[3]\ : STD_LOGIC;
  signal \window_1_1_1_reg_428_reg_n_0_[4]\ : STD_LOGIC;
  signal \window_1_1_1_reg_428_reg_n_0_[5]\ : STD_LOGIC;
  signal \window_1_1_1_reg_428_reg_n_0_[6]\ : STD_LOGIC;
  signal \window_1_1_1_reg_428_reg_n_0_[7]\ : STD_LOGIC;
  signal \window_1_1_1_reg_428_reg_n_0_[8]\ : STD_LOGIC;
  signal \window_1_1_1_reg_428_reg_n_0_[9]\ : STD_LOGIC;
  signal window_1_1_2_fu_802_p3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal window_1_1_reg_555 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \window_1_1_reg_555[0]_i_1_n_0\ : STD_LOGIC;
  signal \window_1_1_reg_555[10]_i_1_n_0\ : STD_LOGIC;
  signal \window_1_1_reg_555[11]_i_1_n_0\ : STD_LOGIC;
  signal \window_1_1_reg_555[12]_i_1_n_0\ : STD_LOGIC;
  signal \window_1_1_reg_555[13]_i_1_n_0\ : STD_LOGIC;
  signal \window_1_1_reg_555[14]_i_1_n_0\ : STD_LOGIC;
  signal \window_1_1_reg_555[15]_i_1_n_0\ : STD_LOGIC;
  signal \window_1_1_reg_555[16]_i_1_n_0\ : STD_LOGIC;
  signal \window_1_1_reg_555[17]_i_1_n_0\ : STD_LOGIC;
  signal \window_1_1_reg_555[18]_i_1_n_0\ : STD_LOGIC;
  signal \window_1_1_reg_555[19]_i_1_n_0\ : STD_LOGIC;
  signal \window_1_1_reg_555[1]_i_1_n_0\ : STD_LOGIC;
  signal \window_1_1_reg_555[20]_i_1_n_0\ : STD_LOGIC;
  signal \window_1_1_reg_555[21]_i_1_n_0\ : STD_LOGIC;
  signal \window_1_1_reg_555[22]_i_1_n_0\ : STD_LOGIC;
  signal \window_1_1_reg_555[23]_i_1_n_0\ : STD_LOGIC;
  signal \window_1_1_reg_555[24]_i_1_n_0\ : STD_LOGIC;
  signal \window_1_1_reg_555[25]_i_1_n_0\ : STD_LOGIC;
  signal \window_1_1_reg_555[26]_i_1_n_0\ : STD_LOGIC;
  signal \window_1_1_reg_555[27]_i_1_n_0\ : STD_LOGIC;
  signal \window_1_1_reg_555[28]_i_1_n_0\ : STD_LOGIC;
  signal \window_1_1_reg_555[29]_i_1_n_0\ : STD_LOGIC;
  signal \window_1_1_reg_555[2]_i_1_n_0\ : STD_LOGIC;
  signal \window_1_1_reg_555[30]_i_1_n_0\ : STD_LOGIC;
  signal \window_1_1_reg_555[31]_i_2_n_0\ : STD_LOGIC;
  signal \window_1_1_reg_555[3]_i_1_n_0\ : STD_LOGIC;
  signal \window_1_1_reg_555[4]_i_1_n_0\ : STD_LOGIC;
  signal \window_1_1_reg_555[5]_i_1_n_0\ : STD_LOGIC;
  signal \window_1_1_reg_555[6]_i_1_n_0\ : STD_LOGIC;
  signal \window_1_1_reg_555[7]_i_1_n_0\ : STD_LOGIC;
  signal \window_1_1_reg_555[8]_i_1_n_0\ : STD_LOGIC;
  signal \window_1_1_reg_555[9]_i_1_n_0\ : STD_LOGIC;
  signal \window_1_2_1_reg_416[0]_i_2_n_0\ : STD_LOGIC;
  signal \window_1_2_1_reg_416[10]_i_2_n_0\ : STD_LOGIC;
  signal \window_1_2_1_reg_416[11]_i_2_n_0\ : STD_LOGIC;
  signal \window_1_2_1_reg_416[12]_i_2_n_0\ : STD_LOGIC;
  signal \window_1_2_1_reg_416[13]_i_2_n_0\ : STD_LOGIC;
  signal \window_1_2_1_reg_416[14]_i_2_n_0\ : STD_LOGIC;
  signal \window_1_2_1_reg_416[15]_i_2_n_0\ : STD_LOGIC;
  signal \window_1_2_1_reg_416[16]_i_2_n_0\ : STD_LOGIC;
  signal \window_1_2_1_reg_416[17]_i_2_n_0\ : STD_LOGIC;
  signal \window_1_2_1_reg_416[18]_i_2_n_0\ : STD_LOGIC;
  signal \window_1_2_1_reg_416[19]_i_2_n_0\ : STD_LOGIC;
  signal \window_1_2_1_reg_416[1]_i_2_n_0\ : STD_LOGIC;
  signal \window_1_2_1_reg_416[20]_i_2_n_0\ : STD_LOGIC;
  signal \window_1_2_1_reg_416[21]_i_2_n_0\ : STD_LOGIC;
  signal \window_1_2_1_reg_416[22]_i_2_n_0\ : STD_LOGIC;
  signal \window_1_2_1_reg_416[23]_i_2_n_0\ : STD_LOGIC;
  signal \window_1_2_1_reg_416[24]_i_2_n_0\ : STD_LOGIC;
  signal \window_1_2_1_reg_416[25]_i_2_n_0\ : STD_LOGIC;
  signal \window_1_2_1_reg_416[26]_i_2_n_0\ : STD_LOGIC;
  signal \window_1_2_1_reg_416[27]_i_2_n_0\ : STD_LOGIC;
  signal \window_1_2_1_reg_416[28]_i_2_n_0\ : STD_LOGIC;
  signal \window_1_2_1_reg_416[29]_i_2_n_0\ : STD_LOGIC;
  signal \window_1_2_1_reg_416[2]_i_2_n_0\ : STD_LOGIC;
  signal \window_1_2_1_reg_416[30]_i_2_n_0\ : STD_LOGIC;
  signal \window_1_2_1_reg_416[31]_i_1_n_0\ : STD_LOGIC;
  signal \window_1_2_1_reg_416[31]_i_3_n_0\ : STD_LOGIC;
  signal \window_1_2_1_reg_416[3]_i_2_n_0\ : STD_LOGIC;
  signal \window_1_2_1_reg_416[4]_i_2_n_0\ : STD_LOGIC;
  signal \window_1_2_1_reg_416[5]_i_2_n_0\ : STD_LOGIC;
  signal \window_1_2_1_reg_416[6]_i_2_n_0\ : STD_LOGIC;
  signal \window_1_2_1_reg_416[7]_i_2_n_0\ : STD_LOGIC;
  signal \window_1_2_1_reg_416[8]_i_2_n_0\ : STD_LOGIC;
  signal \window_1_2_1_reg_416[9]_i_2_n_0\ : STD_LOGIC;
  signal \window_1_2_1_reg_416_reg_n_0_[0]\ : STD_LOGIC;
  signal \window_1_2_1_reg_416_reg_n_0_[10]\ : STD_LOGIC;
  signal \window_1_2_1_reg_416_reg_n_0_[11]\ : STD_LOGIC;
  signal \window_1_2_1_reg_416_reg_n_0_[12]\ : STD_LOGIC;
  signal \window_1_2_1_reg_416_reg_n_0_[13]\ : STD_LOGIC;
  signal \window_1_2_1_reg_416_reg_n_0_[14]\ : STD_LOGIC;
  signal \window_1_2_1_reg_416_reg_n_0_[15]\ : STD_LOGIC;
  signal \window_1_2_1_reg_416_reg_n_0_[16]\ : STD_LOGIC;
  signal \window_1_2_1_reg_416_reg_n_0_[17]\ : STD_LOGIC;
  signal \window_1_2_1_reg_416_reg_n_0_[18]\ : STD_LOGIC;
  signal \window_1_2_1_reg_416_reg_n_0_[19]\ : STD_LOGIC;
  signal \window_1_2_1_reg_416_reg_n_0_[1]\ : STD_LOGIC;
  signal \window_1_2_1_reg_416_reg_n_0_[20]\ : STD_LOGIC;
  signal \window_1_2_1_reg_416_reg_n_0_[21]\ : STD_LOGIC;
  signal \window_1_2_1_reg_416_reg_n_0_[22]\ : STD_LOGIC;
  signal \window_1_2_1_reg_416_reg_n_0_[23]\ : STD_LOGIC;
  signal \window_1_2_1_reg_416_reg_n_0_[24]\ : STD_LOGIC;
  signal \window_1_2_1_reg_416_reg_n_0_[25]\ : STD_LOGIC;
  signal \window_1_2_1_reg_416_reg_n_0_[26]\ : STD_LOGIC;
  signal \window_1_2_1_reg_416_reg_n_0_[27]\ : STD_LOGIC;
  signal \window_1_2_1_reg_416_reg_n_0_[28]\ : STD_LOGIC;
  signal \window_1_2_1_reg_416_reg_n_0_[29]\ : STD_LOGIC;
  signal \window_1_2_1_reg_416_reg_n_0_[2]\ : STD_LOGIC;
  signal \window_1_2_1_reg_416_reg_n_0_[30]\ : STD_LOGIC;
  signal \window_1_2_1_reg_416_reg_n_0_[31]\ : STD_LOGIC;
  signal \window_1_2_1_reg_416_reg_n_0_[3]\ : STD_LOGIC;
  signal \window_1_2_1_reg_416_reg_n_0_[4]\ : STD_LOGIC;
  signal \window_1_2_1_reg_416_reg_n_0_[5]\ : STD_LOGIC;
  signal \window_1_2_1_reg_416_reg_n_0_[6]\ : STD_LOGIC;
  signal \window_1_2_1_reg_416_reg_n_0_[7]\ : STD_LOGIC;
  signal \window_1_2_1_reg_416_reg_n_0_[8]\ : STD_LOGIC;
  signal \window_1_2_1_reg_416_reg_n_0_[9]\ : STD_LOGIC;
  signal window_2_0_phi_fu_547_p4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal window_2_0_read_as_fu_162 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal window_2_0_reg_544 : STD_LOGIC;
  signal \window_2_0_reg_544[0]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_0_reg_544[10]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_0_reg_544[11]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_0_reg_544[12]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_0_reg_544[13]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_0_reg_544[14]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_0_reg_544[15]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_0_reg_544[16]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_0_reg_544[17]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_0_reg_544[18]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_0_reg_544[19]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_0_reg_544[1]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_0_reg_544[20]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_0_reg_544[21]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_0_reg_544[22]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_0_reg_544[23]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_0_reg_544[24]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_0_reg_544[25]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_0_reg_544[26]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_0_reg_544[27]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_0_reg_544[28]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_0_reg_544[29]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_0_reg_544[2]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_0_reg_544[30]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_0_reg_544[31]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_0_reg_544[3]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_0_reg_544[4]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_0_reg_544[5]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_0_reg_544[6]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_0_reg_544[7]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_0_reg_544[8]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_0_reg_544[9]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_0_reg_544_reg_n_0_[0]\ : STD_LOGIC;
  signal \window_2_0_reg_544_reg_n_0_[10]\ : STD_LOGIC;
  signal \window_2_0_reg_544_reg_n_0_[11]\ : STD_LOGIC;
  signal \window_2_0_reg_544_reg_n_0_[12]\ : STD_LOGIC;
  signal \window_2_0_reg_544_reg_n_0_[13]\ : STD_LOGIC;
  signal \window_2_0_reg_544_reg_n_0_[14]\ : STD_LOGIC;
  signal \window_2_0_reg_544_reg_n_0_[15]\ : STD_LOGIC;
  signal \window_2_0_reg_544_reg_n_0_[16]\ : STD_LOGIC;
  signal \window_2_0_reg_544_reg_n_0_[17]\ : STD_LOGIC;
  signal \window_2_0_reg_544_reg_n_0_[18]\ : STD_LOGIC;
  signal \window_2_0_reg_544_reg_n_0_[19]\ : STD_LOGIC;
  signal \window_2_0_reg_544_reg_n_0_[1]\ : STD_LOGIC;
  signal \window_2_0_reg_544_reg_n_0_[20]\ : STD_LOGIC;
  signal \window_2_0_reg_544_reg_n_0_[21]\ : STD_LOGIC;
  signal \window_2_0_reg_544_reg_n_0_[22]\ : STD_LOGIC;
  signal \window_2_0_reg_544_reg_n_0_[23]\ : STD_LOGIC;
  signal \window_2_0_reg_544_reg_n_0_[24]\ : STD_LOGIC;
  signal \window_2_0_reg_544_reg_n_0_[25]\ : STD_LOGIC;
  signal \window_2_0_reg_544_reg_n_0_[26]\ : STD_LOGIC;
  signal \window_2_0_reg_544_reg_n_0_[27]\ : STD_LOGIC;
  signal \window_2_0_reg_544_reg_n_0_[28]\ : STD_LOGIC;
  signal \window_2_0_reg_544_reg_n_0_[29]\ : STD_LOGIC;
  signal \window_2_0_reg_544_reg_n_0_[2]\ : STD_LOGIC;
  signal \window_2_0_reg_544_reg_n_0_[30]\ : STD_LOGIC;
  signal \window_2_0_reg_544_reg_n_0_[31]\ : STD_LOGIC;
  signal \window_2_0_reg_544_reg_n_0_[3]\ : STD_LOGIC;
  signal \window_2_0_reg_544_reg_n_0_[4]\ : STD_LOGIC;
  signal \window_2_0_reg_544_reg_n_0_[5]\ : STD_LOGIC;
  signal \window_2_0_reg_544_reg_n_0_[6]\ : STD_LOGIC;
  signal \window_2_0_reg_544_reg_n_0_[7]\ : STD_LOGIC;
  signal \window_2_0_reg_544_reg_n_0_[8]\ : STD_LOGIC;
  signal \window_2_0_reg_544_reg_n_0_[9]\ : STD_LOGIC;
  signal window_2_1_1_reg_404 : STD_LOGIC;
  signal \window_2_1_1_reg_404_reg_n_0_[0]\ : STD_LOGIC;
  signal \window_2_1_1_reg_404_reg_n_0_[10]\ : STD_LOGIC;
  signal \window_2_1_1_reg_404_reg_n_0_[11]\ : STD_LOGIC;
  signal \window_2_1_1_reg_404_reg_n_0_[12]\ : STD_LOGIC;
  signal \window_2_1_1_reg_404_reg_n_0_[13]\ : STD_LOGIC;
  signal \window_2_1_1_reg_404_reg_n_0_[14]\ : STD_LOGIC;
  signal \window_2_1_1_reg_404_reg_n_0_[15]\ : STD_LOGIC;
  signal \window_2_1_1_reg_404_reg_n_0_[16]\ : STD_LOGIC;
  signal \window_2_1_1_reg_404_reg_n_0_[17]\ : STD_LOGIC;
  signal \window_2_1_1_reg_404_reg_n_0_[18]\ : STD_LOGIC;
  signal \window_2_1_1_reg_404_reg_n_0_[19]\ : STD_LOGIC;
  signal \window_2_1_1_reg_404_reg_n_0_[1]\ : STD_LOGIC;
  signal \window_2_1_1_reg_404_reg_n_0_[20]\ : STD_LOGIC;
  signal \window_2_1_1_reg_404_reg_n_0_[21]\ : STD_LOGIC;
  signal \window_2_1_1_reg_404_reg_n_0_[22]\ : STD_LOGIC;
  signal \window_2_1_1_reg_404_reg_n_0_[23]\ : STD_LOGIC;
  signal \window_2_1_1_reg_404_reg_n_0_[24]\ : STD_LOGIC;
  signal \window_2_1_1_reg_404_reg_n_0_[25]\ : STD_LOGIC;
  signal \window_2_1_1_reg_404_reg_n_0_[26]\ : STD_LOGIC;
  signal \window_2_1_1_reg_404_reg_n_0_[27]\ : STD_LOGIC;
  signal \window_2_1_1_reg_404_reg_n_0_[28]\ : STD_LOGIC;
  signal \window_2_1_1_reg_404_reg_n_0_[29]\ : STD_LOGIC;
  signal \window_2_1_1_reg_404_reg_n_0_[2]\ : STD_LOGIC;
  signal \window_2_1_1_reg_404_reg_n_0_[30]\ : STD_LOGIC;
  signal \window_2_1_1_reg_404_reg_n_0_[31]\ : STD_LOGIC;
  signal \window_2_1_1_reg_404_reg_n_0_[3]\ : STD_LOGIC;
  signal \window_2_1_1_reg_404_reg_n_0_[4]\ : STD_LOGIC;
  signal \window_2_1_1_reg_404_reg_n_0_[5]\ : STD_LOGIC;
  signal \window_2_1_1_reg_404_reg_n_0_[6]\ : STD_LOGIC;
  signal \window_2_1_1_reg_404_reg_n_0_[7]\ : STD_LOGIC;
  signal \window_2_1_1_reg_404_reg_n_0_[8]\ : STD_LOGIC;
  signal \window_2_1_1_reg_404_reg_n_0_[9]\ : STD_LOGIC;
  signal window_2_1_2_reg_1567 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \window_2_1_2_reg_1567[31]_i_1_n_0\ : STD_LOGIC;
  signal window_2_1_fu_174 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \window_2_1_fu_174[31]_i_1_n_0\ : STD_LOGIC;
  signal \window_2_1_fu_174[31]_i_3_n_0\ : STD_LOGIC;
  signal window_2_2_2_fu_142 : STD_LOGIC;
  signal \window_2_2_2_fu_142_reg_n_0_[0]\ : STD_LOGIC;
  signal \window_2_2_2_fu_142_reg_n_0_[10]\ : STD_LOGIC;
  signal \window_2_2_2_fu_142_reg_n_0_[11]\ : STD_LOGIC;
  signal \window_2_2_2_fu_142_reg_n_0_[12]\ : STD_LOGIC;
  signal \window_2_2_2_fu_142_reg_n_0_[13]\ : STD_LOGIC;
  signal \window_2_2_2_fu_142_reg_n_0_[14]\ : STD_LOGIC;
  signal \window_2_2_2_fu_142_reg_n_0_[15]\ : STD_LOGIC;
  signal \window_2_2_2_fu_142_reg_n_0_[16]\ : STD_LOGIC;
  signal \window_2_2_2_fu_142_reg_n_0_[17]\ : STD_LOGIC;
  signal \window_2_2_2_fu_142_reg_n_0_[18]\ : STD_LOGIC;
  signal \window_2_2_2_fu_142_reg_n_0_[19]\ : STD_LOGIC;
  signal \window_2_2_2_fu_142_reg_n_0_[1]\ : STD_LOGIC;
  signal \window_2_2_2_fu_142_reg_n_0_[20]\ : STD_LOGIC;
  signal \window_2_2_2_fu_142_reg_n_0_[21]\ : STD_LOGIC;
  signal \window_2_2_2_fu_142_reg_n_0_[22]\ : STD_LOGIC;
  signal \window_2_2_2_fu_142_reg_n_0_[23]\ : STD_LOGIC;
  signal \window_2_2_2_fu_142_reg_n_0_[24]\ : STD_LOGIC;
  signal \window_2_2_2_fu_142_reg_n_0_[25]\ : STD_LOGIC;
  signal \window_2_2_2_fu_142_reg_n_0_[26]\ : STD_LOGIC;
  signal \window_2_2_2_fu_142_reg_n_0_[27]\ : STD_LOGIC;
  signal \window_2_2_2_fu_142_reg_n_0_[28]\ : STD_LOGIC;
  signal \window_2_2_2_fu_142_reg_n_0_[29]\ : STD_LOGIC;
  signal \window_2_2_2_fu_142_reg_n_0_[2]\ : STD_LOGIC;
  signal \window_2_2_2_fu_142_reg_n_0_[30]\ : STD_LOGIC;
  signal \window_2_2_2_fu_142_reg_n_0_[31]\ : STD_LOGIC;
  signal \window_2_2_2_fu_142_reg_n_0_[3]\ : STD_LOGIC;
  signal \window_2_2_2_fu_142_reg_n_0_[4]\ : STD_LOGIC;
  signal \window_2_2_2_fu_142_reg_n_0_[5]\ : STD_LOGIC;
  signal \window_2_2_2_fu_142_reg_n_0_[6]\ : STD_LOGIC;
  signal \window_2_2_2_fu_142_reg_n_0_[7]\ : STD_LOGIC;
  signal \window_2_2_2_fu_142_reg_n_0_[8]\ : STD_LOGIC;
  signal \window_2_2_2_fu_142_reg_n_0_[9]\ : STD_LOGIC;
  signal writeCount_1_fu_178 : STD_LOGIC;
  signal \writeCount_1_fu_178[0]_i_4_n_0\ : STD_LOGIC;
  signal \writeCount_1_fu_178[0]_i_5_n_0\ : STD_LOGIC;
  signal \writeCount_1_fu_178[0]_i_6_n_0\ : STD_LOGIC;
  signal \writeCount_1_fu_178[0]_i_7_n_0\ : STD_LOGIC;
  signal \writeCount_1_fu_178[12]_i_2_n_0\ : STD_LOGIC;
  signal \writeCount_1_fu_178[12]_i_3_n_0\ : STD_LOGIC;
  signal \writeCount_1_fu_178[12]_i_4_n_0\ : STD_LOGIC;
  signal \writeCount_1_fu_178[12]_i_5_n_0\ : STD_LOGIC;
  signal \writeCount_1_fu_178[16]_i_2_n_0\ : STD_LOGIC;
  signal \writeCount_1_fu_178[16]_i_3_n_0\ : STD_LOGIC;
  signal \writeCount_1_fu_178[16]_i_4_n_0\ : STD_LOGIC;
  signal \writeCount_1_fu_178[16]_i_5_n_0\ : STD_LOGIC;
  signal \writeCount_1_fu_178[20]_i_2_n_0\ : STD_LOGIC;
  signal \writeCount_1_fu_178[20]_i_3_n_0\ : STD_LOGIC;
  signal \writeCount_1_fu_178[20]_i_4_n_0\ : STD_LOGIC;
  signal \writeCount_1_fu_178[20]_i_5_n_0\ : STD_LOGIC;
  signal \writeCount_1_fu_178[24]_i_2_n_0\ : STD_LOGIC;
  signal \writeCount_1_fu_178[24]_i_3_n_0\ : STD_LOGIC;
  signal \writeCount_1_fu_178[24]_i_4_n_0\ : STD_LOGIC;
  signal \writeCount_1_fu_178[24]_i_5_n_0\ : STD_LOGIC;
  signal \writeCount_1_fu_178[28]_i_2_n_0\ : STD_LOGIC;
  signal \writeCount_1_fu_178[28]_i_3_n_0\ : STD_LOGIC;
  signal \writeCount_1_fu_178[28]_i_4_n_0\ : STD_LOGIC;
  signal \writeCount_1_fu_178[28]_i_5_n_0\ : STD_LOGIC;
  signal \writeCount_1_fu_178[4]_i_2_n_0\ : STD_LOGIC;
  signal \writeCount_1_fu_178[4]_i_3_n_0\ : STD_LOGIC;
  signal \writeCount_1_fu_178[4]_i_4_n_0\ : STD_LOGIC;
  signal \writeCount_1_fu_178[4]_i_5_n_0\ : STD_LOGIC;
  signal \writeCount_1_fu_178[8]_i_2_n_0\ : STD_LOGIC;
  signal \writeCount_1_fu_178[8]_i_3_n_0\ : STD_LOGIC;
  signal \writeCount_1_fu_178[8]_i_4_n_0\ : STD_LOGIC;
  signal \writeCount_1_fu_178[8]_i_5_n_0\ : STD_LOGIC;
  signal writeCount_1_fu_178_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \writeCount_1_fu_178_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \writeCount_1_fu_178_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \writeCount_1_fu_178_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \writeCount_1_fu_178_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \writeCount_1_fu_178_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \writeCount_1_fu_178_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \writeCount_1_fu_178_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \writeCount_1_fu_178_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \writeCount_1_fu_178_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \writeCount_1_fu_178_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \writeCount_1_fu_178_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \writeCount_1_fu_178_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \writeCount_1_fu_178_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \writeCount_1_fu_178_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \writeCount_1_fu_178_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \writeCount_1_fu_178_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \writeCount_1_fu_178_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \writeCount_1_fu_178_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \writeCount_1_fu_178_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \writeCount_1_fu_178_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \writeCount_1_fu_178_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \writeCount_1_fu_178_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \writeCount_1_fu_178_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \writeCount_1_fu_178_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \writeCount_1_fu_178_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \writeCount_1_fu_178_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \writeCount_1_fu_178_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \writeCount_1_fu_178_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \writeCount_1_fu_178_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \writeCount_1_fu_178_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \writeCount_1_fu_178_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \writeCount_1_fu_178_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \writeCount_1_fu_178_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \writeCount_1_fu_178_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \writeCount_1_fu_178_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \writeCount_1_fu_178_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \writeCount_1_fu_178_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \writeCount_1_fu_178_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \writeCount_1_fu_178_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \writeCount_1_fu_178_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \writeCount_1_fu_178_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \writeCount_1_fu_178_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \writeCount_1_fu_178_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \writeCount_1_fu_178_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \writeCount_1_fu_178_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \writeCount_1_fu_178_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \writeCount_1_fu_178_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \writeCount_1_fu_178_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \writeCount_1_fu_178_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \writeCount_1_fu_178_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \writeCount_1_fu_178_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \writeCount_1_fu_178_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \writeCount_1_fu_178_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \writeCount_1_fu_178_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \writeCount_1_fu_178_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \writeCount_1_fu_178_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \writeCount_1_fu_178_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \writeCount_1_fu_178_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \writeCount_1_fu_178_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \writeCount_1_fu_178_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \writeCount_1_fu_178_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \writeCount_1_fu_178_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \writeCount_1_fu_178_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal writeCount_fu_1341_p2 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal x1_reg_371 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \x1_reg_371[0]_i_1_n_0\ : STD_LOGIC;
  signal \x1_reg_371[1]_i_1_n_0\ : STD_LOGIC;
  signal \x1_reg_371[2]_i_1_n_0\ : STD_LOGIC;
  signal x4_reg_440 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal x_3_fu_774_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal x_assign_reg_473 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal x_assign_reg_4730 : STD_LOGIC;
  signal \x_assign_reg_473[0]_i_1_n_0\ : STD_LOGIC;
  signal \x_assign_reg_473[1]_i_1_n_0\ : STD_LOGIC;
  signal \x_assign_reg_473[2]_i_1_n_0\ : STD_LOGIC;
  signal \x_reg_312[0]_i_2_n_0\ : STD_LOGIC;
  signal \x_reg_312_reg_n_0_[0]\ : STD_LOGIC;
  signal \x_reg_312_reg_n_0_[1]\ : STD_LOGIC;
  signal \x_reg_312_reg_n_0_[2]\ : STD_LOGIC;
  signal \y3_reg_393[0]_i_1_n_0\ : STD_LOGIC;
  signal \y3_reg_393[1]_i_1_n_0\ : STD_LOGIC;
  signal \y3_reg_393_reg_n_0_[0]\ : STD_LOGIC;
  signal \y3_reg_393_reg_n_0_[1]\ : STD_LOGIC;
  signal y_assign_reg_462 : STD_LOGIC;
  signal \y_assign_reg_462[0]_i_1_n_0\ : STD_LOGIC;
  signal \y_assign_reg_462[1]_i_1_n_0\ : STD_LOGIC;
  signal \y_assign_reg_462[2]_i_1_n_0\ : STD_LOGIC;
  signal \y_assign_reg_462_reg_n_0_[0]\ : STD_LOGIC;
  signal \y_assign_reg_462_reg_n_0_[1]\ : STD_LOGIC;
  signal \y_assign_reg_462_reg_n_0_[2]\ : STD_LOGIC;
  signal \NLW_outStream_V_data_V_1_payload_A_reg[31]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_outStream_V_data_V_1_payload_A_reg[31]_i_11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_outStream_V_data_V_1_payload_A_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_outStream_V_last_V_1_payload_A_reg[0]_i_13_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_outStream_V_last_V_1_payload_A_reg[0]_i_13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_readCount_1_fu_182_reg[0]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_readCount_1_fu_182_reg[0]_i_17_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_readCount_1_fu_182_reg[0]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_readCount_1_fu_182_reg[0]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_readCount_1_fu_182_reg[0]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_readCount_1_fu_182_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_writeCount_1_fu_178_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_2\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_2\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \ap_CS_fsm[4]_i_2\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \ap_CS_fsm[5]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \ap_CS_fsm[6]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \ap_CS_fsm[7]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \ap_CS_fsm[8]_i_1\ : label is "soft_lutpair244";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute srl_name : string;
  attribute srl_name of \ap_enable_reg_pp3_iter6_reg_srl3___ap_enable_reg_pp3_iter6_reg_r\ : label is "inst/ap_enable_reg_pp3_iter6_reg_srl3___ap_enable_reg_pp3_iter6_reg_r";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \ap_pipeline_reg_pp3_iter5_p_i_reg_1578_reg[0]_srl4\ : label is "inst/\ap_pipeline_reg_pp3_iter5_p_i_reg_1578_reg ";
  attribute srl_name of \ap_pipeline_reg_pp3_iter5_p_i_reg_1578_reg[0]_srl4\ : label is "inst/\ap_pipeline_reg_pp3_iter5_p_i_reg_1578_reg[0]_srl4 ";
  attribute SOFT_HLUTNM of \exitcond_flatten8_reg_1554[0]_i_2\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of inStream_V_data_V_0_sel_rd_i_1 : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of inStream_V_data_V_0_sel_wr_i_1 : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \inStream_V_data_V_0_state[1]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \inStream_V_dest_V_0_state[1]_i_2\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \inStream_V_dest_V_0_state[1]_i_4\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \indvar_flatten6_reg_451[0]_i_1\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \indvar_flatten6_reg_451[1]_i_1\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \indvar_flatten6_reg_451[2]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \indvar_flatten6_reg_451[3]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \indvar_flatten6_reg_451[4]_i_2\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \indvar_flatten_reg_382[1]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \indvar_flatten_reg_382[2]_i_2\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \lineBuffer_1_2_3_reg_494[0]_i_1\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \lineBuffer_1_2_3_reg_494[10]_i_1\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \lineBuffer_1_2_3_reg_494[11]_i_1\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \lineBuffer_1_2_3_reg_494[12]_i_1\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \lineBuffer_1_2_3_reg_494[13]_i_1\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \lineBuffer_1_2_3_reg_494[14]_i_1\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \lineBuffer_1_2_3_reg_494[15]_i_1\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \lineBuffer_1_2_3_reg_494[16]_i_1\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \lineBuffer_1_2_3_reg_494[17]_i_1\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \lineBuffer_1_2_3_reg_494[18]_i_1\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \lineBuffer_1_2_3_reg_494[19]_i_1\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \lineBuffer_1_2_3_reg_494[1]_i_1\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \lineBuffer_1_2_3_reg_494[20]_i_1\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \lineBuffer_1_2_3_reg_494[21]_i_1\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \lineBuffer_1_2_3_reg_494[22]_i_1\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \lineBuffer_1_2_3_reg_494[23]_i_1\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \lineBuffer_1_2_3_reg_494[24]_i_1\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \lineBuffer_1_2_3_reg_494[25]_i_1\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \lineBuffer_1_2_3_reg_494[26]_i_1\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \lineBuffer_1_2_3_reg_494[27]_i_1\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \lineBuffer_1_2_3_reg_494[28]_i_1\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \lineBuffer_1_2_3_reg_494[29]_i_1\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \lineBuffer_1_2_3_reg_494[2]_i_1\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \lineBuffer_1_2_3_reg_494[30]_i_1\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \lineBuffer_1_2_3_reg_494[31]_i_1\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \lineBuffer_1_2_3_reg_494[3]_i_1\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \lineBuffer_1_2_3_reg_494[4]_i_1\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \lineBuffer_1_2_3_reg_494[5]_i_1\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \lineBuffer_1_2_3_reg_494[6]_i_1\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \lineBuffer_1_2_3_reg_494[7]_i_1\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \lineBuffer_1_2_3_reg_494[8]_i_1\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \lineBuffer_1_2_3_reg_494[9]_i_1\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_17_reg_504[0]_i_1\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_17_reg_504[10]_i_1\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_17_reg_504[11]_i_1\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_17_reg_504[12]_i_1\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_17_reg_504[13]_i_1\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_17_reg_504[14]_i_1\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_17_reg_504[15]_i_1\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_17_reg_504[16]_i_1\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_17_reg_504[17]_i_1\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_17_reg_504[18]_i_1\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_17_reg_504[19]_i_1\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_17_reg_504[1]_i_1\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_17_reg_504[20]_i_1\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_17_reg_504[21]_i_1\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_17_reg_504[22]_i_1\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_17_reg_504[23]_i_1\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_17_reg_504[24]_i_1\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_17_reg_504[25]_i_1\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_17_reg_504[26]_i_1\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_17_reg_504[27]_i_1\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_17_reg_504[28]_i_1\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_17_reg_504[29]_i_1\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_17_reg_504[2]_i_1\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_17_reg_504[30]_i_1\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_17_reg_504[31]_i_2\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_17_reg_504[3]_i_1\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_17_reg_504[4]_i_1\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_17_reg_504[5]_i_1\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_17_reg_504[6]_i_1\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_17_reg_504[7]_i_1\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_17_reg_504[8]_i_1\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_17_reg_504[9]_i_1\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_1_reg_514[0]_i_1\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_1_reg_514[10]_i_1\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_1_reg_514[11]_i_1\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_1_reg_514[12]_i_1\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_1_reg_514[13]_i_1\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_1_reg_514[14]_i_1\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_1_reg_514[15]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_1_reg_514[16]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_1_reg_514[17]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_1_reg_514[18]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_1_reg_514[19]_i_1\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_1_reg_514[1]_i_1\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_1_reg_514[20]_i_1\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_1_reg_514[21]_i_1\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_1_reg_514[22]_i_1\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_1_reg_514[23]_i_1\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_1_reg_514[24]_i_1\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_1_reg_514[25]_i_1\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_1_reg_514[26]_i_1\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_1_reg_514[27]_i_1\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_1_reg_514[28]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_1_reg_514[29]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_1_reg_514[2]_i_1\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_1_reg_514[30]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_1_reg_514[31]_i_2\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_1_reg_514[3]_i_1\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_1_reg_514[4]_i_1\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_1_reg_514[5]_i_1\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_1_reg_514[6]_i_1\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_1_reg_514[7]_i_1\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_1_reg_514[8]_i_1\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_1_reg_514[9]_i_1\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_3_reg_484[0]_i_1\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_3_reg_484[10]_i_1\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_3_reg_484[11]_i_1\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_3_reg_484[12]_i_1\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_3_reg_484[13]_i_1\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_3_reg_484[14]_i_1\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_3_reg_484[15]_i_1\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_3_reg_484[16]_i_1\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_3_reg_484[17]_i_1\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_3_reg_484[18]_i_1\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_3_reg_484[19]_i_1\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_3_reg_484[1]_i_1\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_3_reg_484[20]_i_1\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_3_reg_484[21]_i_1\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_3_reg_484[22]_i_1\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_3_reg_484[23]_i_1\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_3_reg_484[24]_i_1\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_3_reg_484[25]_i_1\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_3_reg_484[26]_i_1\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_3_reg_484[27]_i_1\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_3_reg_484[28]_i_1\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_3_reg_484[29]_i_1\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_3_reg_484[2]_i_1\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_3_reg_484[30]_i_1\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_3_reg_484[31]_i_1\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_3_reg_484[3]_i_1\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_3_reg_484[4]_i_1\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_3_reg_484[5]_i_1\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_3_reg_484[6]_i_1\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_3_reg_484[7]_i_1\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_3_reg_484[8]_i_1\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_3_reg_484[9]_i_1\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_reg_323[0]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_reg_323[10]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_reg_323[11]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_reg_323[12]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_reg_323[13]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_reg_323[14]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_reg_323[15]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_reg_323[16]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_reg_323[17]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_reg_323[18]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_reg_323[19]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_reg_323[1]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_reg_323[20]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_reg_323[21]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_reg_323[22]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_reg_323[23]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_reg_323[24]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_reg_323[25]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_reg_323[26]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_reg_323[27]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_reg_323[28]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_reg_323[29]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_reg_323[2]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_reg_323[30]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_reg_323[31]_i_2\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_reg_323[3]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_reg_323[4]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_reg_323[5]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_reg_323[6]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_reg_323[7]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_reg_323[8]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \lineBuffer_1_3_reg_323[9]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \outStream_TDATA[0]_INST_0\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \outStream_TDATA[10]_INST_0\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \outStream_TDATA[11]_INST_0\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \outStream_TDATA[12]_INST_0\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \outStream_TDATA[13]_INST_0\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \outStream_TDATA[14]_INST_0\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \outStream_TDATA[15]_INST_0\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \outStream_TDATA[16]_INST_0\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \outStream_TDATA[17]_INST_0\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \outStream_TDATA[18]_INST_0\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \outStream_TDATA[19]_INST_0\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \outStream_TDATA[1]_INST_0\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \outStream_TDATA[20]_INST_0\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \outStream_TDATA[21]_INST_0\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \outStream_TDATA[22]_INST_0\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \outStream_TDATA[23]_INST_0\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \outStream_TDATA[24]_INST_0\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \outStream_TDATA[25]_INST_0\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \outStream_TDATA[26]_INST_0\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \outStream_TDATA[27]_INST_0\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \outStream_TDATA[28]_INST_0\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \outStream_TDATA[29]_INST_0\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \outStream_TDATA[2]_INST_0\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \outStream_TDATA[30]_INST_0\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \outStream_TDATA[31]_INST_0\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \outStream_TDATA[3]_INST_0\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \outStream_TDATA[4]_INST_0\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \outStream_TDATA[5]_INST_0\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \outStream_TDATA[6]_INST_0\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \outStream_TDATA[7]_INST_0\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \outStream_TDATA[8]_INST_0\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \outStream_TDATA[9]_INST_0\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \outStream_TLAST[0]_INST_0\ : label is "soft_lutpair252";
  attribute HLUTNM : string;
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[11]_i_12\ : label is "lutpair36";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[11]_i_13\ : label is "lutpair35";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[11]_i_14\ : label is "lutpair34";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[11]_i_15\ : label is "lutpair33";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[11]_i_16\ : label is "lutpair37";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[11]_i_17\ : label is "lutpair36";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[11]_i_18\ : label is "lutpair35";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[11]_i_19\ : label is "lutpair34";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[11]_i_2\ : label is "lutpair68";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[11]_i_20\ : label is "lutpair6";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[11]_i_21\ : label is "lutpair5";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[11]_i_22\ : label is "lutpair4";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[11]_i_23\ : label is "lutpair3";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[11]_i_24\ : label is "lutpair7";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[11]_i_25\ : label is "lutpair6";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[11]_i_26\ : label is "lutpair5";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[11]_i_27\ : label is "lutpair4";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[11]_i_3\ : label is "lutpair67";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[11]_i_4\ : label is "lutpair66";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[11]_i_5\ : label is "lutpair65";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[11]_i_6\ : label is "lutpair69";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[11]_i_7\ : label is "lutpair68";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[11]_i_8\ : label is "lutpair67";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[11]_i_9\ : label is "lutpair66";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[15]_i_12\ : label is "lutpair40";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[15]_i_13\ : label is "lutpair39";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[15]_i_14\ : label is "lutpair38";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[15]_i_15\ : label is "lutpair37";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[15]_i_16\ : label is "lutpair41";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[15]_i_17\ : label is "lutpair40";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[15]_i_18\ : label is "lutpair39";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[15]_i_19\ : label is "lutpair38";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[15]_i_2\ : label is "lutpair72";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[15]_i_20\ : label is "lutpair10";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[15]_i_21\ : label is "lutpair9";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[15]_i_22\ : label is "lutpair8";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[15]_i_23\ : label is "lutpair7";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[15]_i_24\ : label is "lutpair11";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[15]_i_25\ : label is "lutpair10";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[15]_i_26\ : label is "lutpair9";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[15]_i_27\ : label is "lutpair8";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[15]_i_3\ : label is "lutpair71";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[15]_i_4\ : label is "lutpair70";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[15]_i_5\ : label is "lutpair69";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[15]_i_6\ : label is "lutpair73";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[15]_i_7\ : label is "lutpair72";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[15]_i_8\ : label is "lutpair71";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[15]_i_9\ : label is "lutpair70";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[19]_i_12\ : label is "lutpair44";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[19]_i_13\ : label is "lutpair43";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[19]_i_14\ : label is "lutpair42";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[19]_i_15\ : label is "lutpair41";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[19]_i_16\ : label is "lutpair45";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[19]_i_17\ : label is "lutpair44";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[19]_i_18\ : label is "lutpair43";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[19]_i_19\ : label is "lutpair42";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[19]_i_2\ : label is "lutpair76";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[19]_i_20\ : label is "lutpair14";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[19]_i_21\ : label is "lutpair13";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[19]_i_22\ : label is "lutpair12";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[19]_i_23\ : label is "lutpair11";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[19]_i_24\ : label is "lutpair15";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[19]_i_25\ : label is "lutpair14";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[19]_i_26\ : label is "lutpair13";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[19]_i_27\ : label is "lutpair12";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[19]_i_3\ : label is "lutpair75";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[19]_i_4\ : label is "lutpair74";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[19]_i_5\ : label is "lutpair73";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[19]_i_6\ : label is "lutpair77";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[19]_i_7\ : label is "lutpair76";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[19]_i_8\ : label is "lutpair75";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[19]_i_9\ : label is "lutpair74";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[23]_i_12\ : label is "lutpair48";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[23]_i_13\ : label is "lutpair47";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[23]_i_14\ : label is "lutpair46";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[23]_i_15\ : label is "lutpair45";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[23]_i_16\ : label is "lutpair49";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[23]_i_17\ : label is "lutpair48";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[23]_i_18\ : label is "lutpair47";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[23]_i_19\ : label is "lutpair46";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[23]_i_2\ : label is "lutpair80";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[23]_i_20\ : label is "lutpair18";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[23]_i_21\ : label is "lutpair17";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[23]_i_22\ : label is "lutpair16";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[23]_i_23\ : label is "lutpair15";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[23]_i_24\ : label is "lutpair19";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[23]_i_25\ : label is "lutpair18";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[23]_i_26\ : label is "lutpair17";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[23]_i_27\ : label is "lutpair16";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[23]_i_3\ : label is "lutpair79";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[23]_i_4\ : label is "lutpair78";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[23]_i_5\ : label is "lutpair77";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[23]_i_6\ : label is "lutpair81";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[23]_i_7\ : label is "lutpair80";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[23]_i_8\ : label is "lutpair79";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[23]_i_9\ : label is "lutpair78";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[27]_i_12\ : label is "lutpair52";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[27]_i_13\ : label is "lutpair51";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[27]_i_14\ : label is "lutpair50";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[27]_i_15\ : label is "lutpair49";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[27]_i_16\ : label is "lutpair53";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[27]_i_17\ : label is "lutpair52";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[27]_i_18\ : label is "lutpair51";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[27]_i_19\ : label is "lutpair50";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[27]_i_2\ : label is "lutpair84";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[27]_i_20\ : label is "lutpair22";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[27]_i_21\ : label is "lutpair21";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[27]_i_22\ : label is "lutpair20";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[27]_i_23\ : label is "lutpair19";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[27]_i_24\ : label is "lutpair23";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[27]_i_25\ : label is "lutpair22";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[27]_i_26\ : label is "lutpair21";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[27]_i_27\ : label is "lutpair20";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[27]_i_3\ : label is "lutpair83";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[27]_i_4\ : label is "lutpair82";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[27]_i_5\ : label is "lutpair81";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[27]_i_6\ : label is "lutpair85";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[27]_i_7\ : label is "lutpair84";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[27]_i_8\ : label is "lutpair83";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[27]_i_9\ : label is "lutpair82";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[31]_i_14\ : label is "lutpair59";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[31]_i_15\ : label is "lutpair58";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[31]_i_16\ : label is "lutpair57";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[31]_i_19\ : label is "lutpair59";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[31]_i_20\ : label is "lutpair58";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[31]_i_21\ : label is "lutpair29";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[31]_i_22\ : label is "lutpair28";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[31]_i_23\ : label is "lutpair27";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[31]_i_26\ : label is "lutpair29";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[31]_i_27\ : label is "lutpair28";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[31]_i_28\ : label is "lutpair56";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[31]_i_29\ : label is "lutpair55";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[31]_i_3\ : label is "lutpair87";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[31]_i_30\ : label is "lutpair54";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[31]_i_31\ : label is "lutpair53";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[31]_i_32\ : label is "lutpair57";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[31]_i_33\ : label is "lutpair56";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[31]_i_34\ : label is "lutpair55";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[31]_i_35\ : label is "lutpair54";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[31]_i_36\ : label is "lutpair26";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[31]_i_37\ : label is "lutpair25";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[31]_i_38\ : label is "lutpair24";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[31]_i_39\ : label is "lutpair23";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[31]_i_4\ : label is "lutpair86";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[31]_i_40\ : label is "lutpair27";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[31]_i_41\ : label is "lutpair26";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[31]_i_42\ : label is "lutpair25";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[31]_i_43\ : label is "lutpair24";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[31]_i_5\ : label is "lutpair85";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[31]_i_8\ : label is "lutpair87";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[31]_i_9\ : label is "lutpair86";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[3]_i_4\ : label is "lutpair60";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[3]_i_5\ : label is "lutpair61";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[3]_i_8\ : label is "lutpair60";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[7]_i_12\ : label is "lutpair32";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[7]_i_13\ : label is "lutpair31";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[7]_i_14\ : label is "lutpair30";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[7]_i_15\ : label is "lutpair33";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[7]_i_16\ : label is "lutpair32";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[7]_i_17\ : label is "lutpair31";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[7]_i_18\ : label is "lutpair30";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[7]_i_19\ : label is "lutpair2";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[7]_i_2\ : label is "lutpair64";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[7]_i_20\ : label is "lutpair1";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[7]_i_21\ : label is "lutpair0";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[7]_i_22\ : label is "lutpair3";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[7]_i_23\ : label is "lutpair2";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[7]_i_24\ : label is "lutpair1";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[7]_i_25\ : label is "lutpair0";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[7]_i_3\ : label is "lutpair63";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[7]_i_4\ : label is "lutpair62";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[7]_i_5\ : label is "lutpair61";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[7]_i_6\ : label is "lutpair65";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[7]_i_7\ : label is "lutpair64";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[7]_i_8\ : label is "lutpair63";
  attribute HLUTNM of \outStream_V_data_V_1_payload_A[7]_i_9\ : label is "lutpair62";
  attribute SOFT_HLUTNM of outStream_V_data_V_1_sel_rd_i_1 : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of outStream_V_data_V_1_sel_wr_i_1 : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \outStream_V_data_V_1_state[1]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \outStream_V_last_V_1_payload_A[0]_i_6\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \outStream_V_last_V_1_payload_B[0]_i_2\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of outStream_V_last_V_1_sel_rd_i_1 : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of outStream_V_last_V_1_sel_wr_i_1 : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \outStream_V_last_V_1_state[1]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \outStream_V_user_V_1_state[1]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \tmp_3_reg_1423[1]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \window_1_0_reg_566[0]_i_1\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \window_1_0_reg_566[10]_i_1\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \window_1_0_reg_566[11]_i_1\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \window_1_0_reg_566[12]_i_1\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \window_1_0_reg_566[13]_i_1\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \window_1_0_reg_566[14]_i_1\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \window_1_0_reg_566[15]_i_1\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \window_1_0_reg_566[16]_i_1\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \window_1_0_reg_566[17]_i_1\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \window_1_0_reg_566[18]_i_1\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \window_1_0_reg_566[19]_i_1\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \window_1_0_reg_566[1]_i_1\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \window_1_0_reg_566[20]_i_1\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \window_1_0_reg_566[21]_i_1\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \window_1_0_reg_566[22]_i_1\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \window_1_0_reg_566[23]_i_1\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \window_1_0_reg_566[24]_i_1\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \window_1_0_reg_566[25]_i_1\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \window_1_0_reg_566[26]_i_1\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \window_1_0_reg_566[27]_i_1\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \window_1_0_reg_566[28]_i_1\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \window_1_0_reg_566[29]_i_1\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \window_1_0_reg_566[2]_i_1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \window_1_0_reg_566[30]_i_1\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \window_1_0_reg_566[31]_i_1\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \window_1_0_reg_566[3]_i_1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \window_1_0_reg_566[4]_i_1\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \window_1_0_reg_566[5]_i_1\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \window_1_0_reg_566[6]_i_1\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \window_1_0_reg_566[7]_i_1\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \window_1_0_reg_566[8]_i_1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \window_1_0_reg_566[9]_i_1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \window_1_1_reg_555[0]_i_1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \window_1_1_reg_555[10]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \window_1_1_reg_555[11]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \window_1_1_reg_555[12]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \window_1_1_reg_555[13]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \window_1_1_reg_555[14]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \window_1_1_reg_555[15]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \window_1_1_reg_555[16]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \window_1_1_reg_555[17]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \window_1_1_reg_555[18]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \window_1_1_reg_555[19]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \window_1_1_reg_555[1]_i_1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \window_1_1_reg_555[20]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \window_1_1_reg_555[21]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \window_1_1_reg_555[22]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \window_1_1_reg_555[23]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \window_1_1_reg_555[24]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \window_1_1_reg_555[25]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \window_1_1_reg_555[26]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \window_1_1_reg_555[27]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \window_1_1_reg_555[28]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \window_1_1_reg_555[29]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \window_1_1_reg_555[2]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \window_1_1_reg_555[30]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \window_1_1_reg_555[31]_i_2\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \window_1_1_reg_555[3]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \window_1_1_reg_555[4]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \window_1_1_reg_555[5]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \window_1_1_reg_555[6]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \window_1_1_reg_555[7]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \window_1_1_reg_555[8]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \window_1_1_reg_555[9]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \window_2_0_reg_544[0]_i_1\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \window_2_0_reg_544[10]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \window_2_0_reg_544[11]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \window_2_0_reg_544[12]_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \window_2_0_reg_544[13]_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \window_2_0_reg_544[14]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \window_2_0_reg_544[15]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \window_2_0_reg_544[16]_i_1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \window_2_0_reg_544[17]_i_1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \window_2_0_reg_544[18]_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \window_2_0_reg_544[19]_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \window_2_0_reg_544[1]_i_1\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \window_2_0_reg_544[20]_i_1\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \window_2_0_reg_544[21]_i_1\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \window_2_0_reg_544[22]_i_1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \window_2_0_reg_544[23]_i_1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \window_2_0_reg_544[24]_i_1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \window_2_0_reg_544[25]_i_1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \window_2_0_reg_544[26]_i_1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \window_2_0_reg_544[27]_i_1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \window_2_0_reg_544[28]_i_1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \window_2_0_reg_544[29]_i_1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \window_2_0_reg_544[2]_i_1\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \window_2_0_reg_544[30]_i_1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \window_2_0_reg_544[31]_i_1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \window_2_0_reg_544[3]_i_1\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \window_2_0_reg_544[4]_i_1\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \window_2_0_reg_544[5]_i_1\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \window_2_0_reg_544[6]_i_1\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \window_2_0_reg_544[7]_i_1\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \window_2_0_reg_544[8]_i_1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \window_2_0_reg_544[9]_i_1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \window_2_1_fu_174[0]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \window_2_1_fu_174[10]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \window_2_1_fu_174[11]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \window_2_1_fu_174[12]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \window_2_1_fu_174[13]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \window_2_1_fu_174[14]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \window_2_1_fu_174[15]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \window_2_1_fu_174[16]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \window_2_1_fu_174[17]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \window_2_1_fu_174[18]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \window_2_1_fu_174[19]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \window_2_1_fu_174[1]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \window_2_1_fu_174[20]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \window_2_1_fu_174[21]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \window_2_1_fu_174[22]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \window_2_1_fu_174[23]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \window_2_1_fu_174[24]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \window_2_1_fu_174[25]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \window_2_1_fu_174[26]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \window_2_1_fu_174[27]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \window_2_1_fu_174[28]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \window_2_1_fu_174[29]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \window_2_1_fu_174[2]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \window_2_1_fu_174[30]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \window_2_1_fu_174[31]_i_2\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \window_2_1_fu_174[3]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \window_2_1_fu_174[4]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \window_2_1_fu_174[5]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \window_2_1_fu_174[6]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \window_2_1_fu_174[7]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \window_2_1_fu_174[8]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \window_2_1_fu_174[9]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \x_assign_reg_473[0]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \x_assign_reg_473[2]_i_2\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \x_reg_312[0]_i_2\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \x_reg_312[2]_i_3\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \y_assign_reg_462[0]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \y_assign_reg_462[2]_i_2\ : label is "soft_lutpair225";
begin
  inStream_TREADY <= \^instream_tready\;
  outStream_TDEST(5) <= \<const0>\;
  outStream_TDEST(4) <= \<const0>\;
  outStream_TDEST(3) <= \<const0>\;
  outStream_TDEST(2) <= \<const0>\;
  outStream_TDEST(1) <= \<const0>\;
  outStream_TDEST(0) <= \<const0>\;
  outStream_TID(4) <= \<const0>\;
  outStream_TID(3) <= \<const0>\;
  outStream_TID(2) <= \<const0>\;
  outStream_TID(1) <= \<const0>\;
  outStream_TID(0) <= \<const0>\;
  outStream_TKEEP(3) <= \<const1>\;
  outStream_TKEEP(2) <= \<const1>\;
  outStream_TKEEP(1) <= \<const1>\;
  outStream_TKEEP(0) <= \<const1>\;
  outStream_TSTRB(3) <= \<const0>\;
  outStream_TSTRB(2) <= \<const0>\;
  outStream_TSTRB(1) <= \<const0>\;
  outStream_TSTRB(0) <= \<const0>\;
  outStream_TUSER(1) <= \<const0>\;
  outStream_TUSER(0) <= \<const0>\;
  outStream_TVALID <= \^outstream_tvalid\;
  s_axi_CTRL_BRESP(1) <= \<const0>\;
  s_axi_CTRL_BRESP(0) <= \<const0>\;
  s_axi_CTRL_RRESP(1) <= \<const0>\;
  s_axi_CTRL_RRESP(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
\ap_CS_fsm[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \inStream_V_data_V_0_state_reg_n_0_[0]\,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \exitcond1_reg_1389_reg_n_0_[0]\,
      O => \ap_CS_fsm[1]_i_2_n_0\
    );
\ap_CS_fsm[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => p_62_in,
      I1 => \x_reg_312_reg_n_0_[0]\,
      I2 => \x_reg_312_reg_n_0_[2]\,
      I3 => \x_reg_312_reg_n_0_[1]\,
      I4 => ap_enable_reg_pp0_iter0,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFBAAAA"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => ap_enable_reg_pp1_iter0,
      I2 => \ap_CS_fsm[3]_i_2_n_0\,
      I3 => \ap_CS_fsm[3]_i_3_n_0\,
      I4 => ap_CS_fsm_pp1_stage0,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => x1_reg_371(1),
      I1 => x1_reg_371(0),
      I2 => x1_reg_371(2),
      O => \ap_CS_fsm[3]_i_2_n_0\
    );
\ap_CS_fsm[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \inStream_V_data_V_0_state_reg_n_0_[0]\,
      I1 => ap_enable_reg_pp1_iter1,
      I2 => \exitcond4_reg_1414_reg_n_0_[0]\,
      O => \ap_CS_fsm[3]_i_3_n_0\
    );
\ap_CS_fsm[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter0,
      I1 => \ap_CS_fsm[4]_i_2_n_0\,
      I2 => x1_reg_371(1),
      I3 => x1_reg_371(0),
      I4 => x1_reg_371(2),
      O => ap_NS_fsm(4)
    );
\ap_CS_fsm[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04FF"
    )
        port map (
      I0 => \exitcond4_reg_1414_reg_n_0_[0]\,
      I1 => ap_enable_reg_pp1_iter1,
      I2 => \inStream_V_data_V_0_state_reg_n_0_[0]\,
      I3 => ap_CS_fsm_pp1_stage0,
      O => \ap_CS_fsm[4]_i_2_n_0\
    );
\ap_CS_fsm[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFBAAAA"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => indvar_flatten_reg_382(2),
      I2 => indvar_flatten_reg_382(1),
      I3 => indvar_flatten_reg_382(0),
      I4 => ap_CS_fsm_state8,
      O => ap_NS_fsm(5)
    );
\ap_CS_fsm[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => indvar_flatten_reg_382(0),
      I2 => indvar_flatten_reg_382(1),
      I3 => indvar_flatten_reg_382(2),
      O => ap_NS_fsm(6)
    );
\ap_CS_fsm[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ap_CS_fsm_state9,
      I1 => \ap_CS_fsm[8]_i_3_n_0\,
      I2 => ap_CS_fsm_pp3_stage0,
      O => ap_NS_fsm(7)
    );
\ap_CS_fsm[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \ap_CS_fsm[8]_i_2_n_0\,
      I1 => ap_CS_fsm_state20,
      I2 => \ap_CS_fsm[8]_i_3_n_0\,
      I3 => ap_CS_fsm_pp3_stage0,
      O => ap_NS_fsm(8)
    );
\ap_CS_fsm[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => outStream_V_keep_V_1_ack_in,
      I1 => outStream_V_user_V_1_ack_in,
      I2 => outStream_V_strb_V_1_ack_in,
      I3 => cnn_2d_conv_d4x4_k3x3_CTRL_s_axi_U_n_6,
      O => \ap_CS_fsm[8]_i_2_n_0\
    );
\ap_CS_fsm[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002333300020002"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter2,
      I1 => cnn_2d_conv_d4x4_bkb_U2_n_1,
      I2 => ap_enable_reg_pp3_iter1_reg_n_0,
      I3 => ap_enable_reg_pp3_iter3,
      I4 => ap_enable_reg_pp3_iter8,
      I5 => ap_enable_reg_pp3_iter9_reg_n_0,
      O => \ap_CS_fsm[8]_i_3_n_0\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_pp0_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state4,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_pp1_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_state7,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => ap_CS_fsm_state8,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(6),
      Q => ap_CS_fsm_state9,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(7),
      Q => ap_CS_fsm_pp3_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(8),
      Q => ap_CS_fsm_state20,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => cnn_2d_conv_d4x4_k3x3_CTRL_s_axi_U_n_40,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => cnn_2d_conv_d4x4_k3x3_CTRL_s_axi_U_n_39,
      Q => ap_enable_reg_pp0_iter1,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp1_iter0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0E0E000"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter0,
      I1 => ap_CS_fsm_state4,
      I2 => ap_rst_n,
      I3 => \ap_CS_fsm[3]_i_2_n_0\,
      I4 => \ap_CS_fsm[4]_i_2_n_0\,
      O => ap_enable_reg_pp1_iter0_i_1_n_0
    );
ap_enable_reg_pp1_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp1_iter0_i_1_n_0,
      Q => ap_enable_reg_pp1_iter0,
      R => '0'
    );
ap_enable_reg_pp1_iter1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFDFD0000FDFD"
    )
        port map (
      I0 => x1_reg_371(2),
      I1 => x1_reg_371(0),
      I2 => x1_reg_371(1),
      I3 => ap_CS_fsm_state4,
      I4 => \ap_CS_fsm[4]_i_2_n_0\,
      I5 => ap_enable_reg_pp1_iter1,
      O => ap_enable_reg_pp1_iter1_i_1_n_0
    );
ap_enable_reg_pp1_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp1_iter1_i_1_n_0,
      Q => ap_enable_reg_pp1_iter1,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp3_iter0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E0E000E0E0E0"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter0,
      I1 => ap_CS_fsm_state9,
      I2 => ap_rst_n,
      I3 => \exitcond_flatten8_reg_1554[0]_i_2_n_0\,
      I4 => ap_CS_fsm_pp3_stage0,
      I5 => cnn_2d_conv_d4x4_bkb_U2_n_1,
      O => ap_enable_reg_pp3_iter0_i_1_n_0
    );
ap_enable_reg_pp3_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp3_iter0_i_1_n_0,
      Q => ap_enable_reg_pp3_iter0,
      R => '0'
    );
ap_enable_reg_pp3_iter1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C000C0A0A000C0"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter0,
      I1 => ap_enable_reg_pp3_iter1_reg_n_0,
      I2 => ap_rst_n,
      I3 => ap_CS_fsm_state9,
      I4 => ap_CS_fsm_pp3_stage0,
      I5 => cnn_2d_conv_d4x4_bkb_U2_n_1,
      O => ap_enable_reg_pp3_iter1_i_1_n_0
    );
ap_enable_reg_pp3_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp3_iter1_i_1_n_0,
      Q => ap_enable_reg_pp3_iter1_reg_n_0,
      R => '0'
    );
ap_enable_reg_pp3_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_condition_988,
      D => ap_enable_reg_pp3_iter1_reg_n_0,
      Q => ap_enable_reg_pp3_iter2,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp3_iter3_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E200E200E2000000"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter2,
      I1 => cnn_2d_conv_d4x4_bkb_U2_n_1,
      I2 => ap_enable_reg_pp3_iter3,
      I3 => ap_rst_n,
      I4 => ap_enable_reg_pp3_iter1_reg_n_0,
      I5 => cnn_2d_conv_d4x4_bkb_U2_n_2,
      O => ap_enable_reg_pp3_iter3_i_1_n_0
    );
ap_enable_reg_pp3_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp3_iter3_i_1_n_0,
      Q => ap_enable_reg_pp3_iter3,
      R => '0'
    );
ap_enable_reg_pp3_iter4_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_988,
      D => '1',
      Q => ap_enable_reg_pp3_iter4_reg_r_n_0,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp3_iter5_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_988,
      D => ap_enable_reg_pp3_iter4_reg_r_n_0,
      Q => ap_enable_reg_pp3_iter5_reg_r_n_0,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp3_iter6_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_988,
      D => ap_enable_reg_pp3_iter5_reg_r_n_0,
      Q => ap_enable_reg_pp3_iter6_reg_r_n_0,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp3_iter6_reg_srl3___ap_enable_reg_pp3_iter6_reg_r\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_condition_988,
      CLK => ap_clk,
      D => ap_enable_reg_pp3_iter3,
      Q => \ap_enable_reg_pp3_iter6_reg_srl3___ap_enable_reg_pp3_iter6_reg_r_n_0\
    );
ap_enable_reg_pp3_iter7_reg_ap_enable_reg_pp3_iter7_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_988,
      D => \ap_enable_reg_pp3_iter6_reg_srl3___ap_enable_reg_pp3_iter6_reg_r_n_0\,
      Q => ap_enable_reg_pp3_iter7_reg_ap_enable_reg_pp3_iter7_reg_r_n_0,
      R => '0'
    );
ap_enable_reg_pp3_iter7_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter7_reg_ap_enable_reg_pp3_iter7_reg_r_n_0,
      I1 => ap_enable_reg_pp3_iter7_reg_r_n_0,
      O => ap_enable_reg_pp3_iter7_reg_gate_n_0
    );
ap_enable_reg_pp3_iter7_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_988,
      D => ap_enable_reg_pp3_iter6_reg_r_n_0,
      Q => ap_enable_reg_pp3_iter7_reg_r_n_0,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp3_iter8_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_988,
      D => ap_enable_reg_pp3_iter7_reg_gate_n_0,
      Q => ap_enable_reg_pp3_iter8,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp3_iter9_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C0A0A0"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter8,
      I1 => ap_enable_reg_pp3_iter9_reg_n_0,
      I2 => ap_rst_n,
      I3 => ap_CS_fsm_state9,
      I4 => cnn_2d_conv_d4x4_bkb_U2_n_1,
      O => ap_enable_reg_pp3_iter9_i_1_n_0
    );
ap_enable_reg_pp3_iter9_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp3_iter9_i_1_n_0,
      Q => ap_enable_reg_pp3_iter9_reg_n_0,
      R => '0'
    );
\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1554_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \exitcond_flatten8_reg_1554_reg_n_0_[0]\,
      Q => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1554_reg_n_0_[0]\,
      R => '0'
    );
\ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1554_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_988,
      D => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1554_reg_n_0_[0]\,
      Q => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1554_reg_n_0_[0]\,
      R => '0'
    );
\ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_988,
      D => window_2_1_2_reg_1567(0),
      Q => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567(0),
      R => '0'
    );
\ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_988,
      D => window_2_1_2_reg_1567(10),
      Q => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567(10),
      R => '0'
    );
\ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_988,
      D => window_2_1_2_reg_1567(11),
      Q => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567(11),
      R => '0'
    );
\ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_988,
      D => window_2_1_2_reg_1567(12),
      Q => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567(12),
      R => '0'
    );
\ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_988,
      D => window_2_1_2_reg_1567(13),
      Q => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567(13),
      R => '0'
    );
\ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_988,
      D => window_2_1_2_reg_1567(14),
      Q => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567(14),
      R => '0'
    );
\ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_988,
      D => window_2_1_2_reg_1567(15),
      Q => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567(15),
      R => '0'
    );
\ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_988,
      D => window_2_1_2_reg_1567(16),
      Q => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567(16),
      R => '0'
    );
\ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_988,
      D => window_2_1_2_reg_1567(17),
      Q => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567(17),
      R => '0'
    );
\ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_988,
      D => window_2_1_2_reg_1567(18),
      Q => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567(18),
      R => '0'
    );
\ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_988,
      D => window_2_1_2_reg_1567(19),
      Q => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567(19),
      R => '0'
    );
\ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_988,
      D => window_2_1_2_reg_1567(1),
      Q => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567(1),
      R => '0'
    );
\ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_988,
      D => window_2_1_2_reg_1567(20),
      Q => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567(20),
      R => '0'
    );
\ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_988,
      D => window_2_1_2_reg_1567(21),
      Q => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567(21),
      R => '0'
    );
\ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_988,
      D => window_2_1_2_reg_1567(22),
      Q => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567(22),
      R => '0'
    );
\ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_988,
      D => window_2_1_2_reg_1567(23),
      Q => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567(23),
      R => '0'
    );
\ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_988,
      D => window_2_1_2_reg_1567(24),
      Q => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567(24),
      R => '0'
    );
\ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_988,
      D => window_2_1_2_reg_1567(25),
      Q => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567(25),
      R => '0'
    );
\ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_988,
      D => window_2_1_2_reg_1567(26),
      Q => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567(26),
      R => '0'
    );
\ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_988,
      D => window_2_1_2_reg_1567(27),
      Q => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567(27),
      R => '0'
    );
\ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_988,
      D => window_2_1_2_reg_1567(28),
      Q => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567(28),
      R => '0'
    );
\ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_988,
      D => window_2_1_2_reg_1567(29),
      Q => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567(29),
      R => '0'
    );
\ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_988,
      D => window_2_1_2_reg_1567(2),
      Q => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567(2),
      R => '0'
    );
\ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_988,
      D => window_2_1_2_reg_1567(30),
      Q => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567(30),
      R => '0'
    );
\ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_988,
      D => window_2_1_2_reg_1567(31),
      Q => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567(31),
      R => '0'
    );
\ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_988,
      D => window_2_1_2_reg_1567(3),
      Q => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567(3),
      R => '0'
    );
\ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_988,
      D => window_2_1_2_reg_1567(4),
      Q => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567(4),
      R => '0'
    );
\ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_988,
      D => window_2_1_2_reg_1567(5),
      Q => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567(5),
      R => '0'
    );
\ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_988,
      D => window_2_1_2_reg_1567(6),
      Q => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567(6),
      R => '0'
    );
\ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_988,
      D => window_2_1_2_reg_1567(7),
      Q => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567(7),
      R => '0'
    );
\ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_988,
      D => window_2_1_2_reg_1567(8),
      Q => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567(8),
      R => '0'
    );
\ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_988,
      D => window_2_1_2_reg_1567(9),
      Q => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567(9),
      R => '0'
    );
\ap_pipeline_reg_pp3_iter5_p_i_reg_1578_reg[0]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_condition_988,
      CLK => ap_clk,
      D => p_i_reg_1578,
      Q => \ap_pipeline_reg_pp3_iter5_p_i_reg_1578_reg[0]_srl4_n_0\
    );
\ap_pipeline_reg_pp3_iter6_p_i_reg_1578_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_988,
      D => \ap_pipeline_reg_pp3_iter5_p_i_reg_1578_reg[0]_srl4_n_0\,
      Q => ap_pipeline_reg_pp3_iter6_p_i_reg_1578,
      R => '0'
    );
\ap_pipeline_reg_pp3_iter7_p_i_reg_1578[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cnn_2d_conv_d4x4_bkb_U2_n_1,
      O => ap_condition_988
    );
\ap_pipeline_reg_pp3_iter7_p_i_reg_1578_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_988,
      D => ap_pipeline_reg_pp3_iter6_p_i_reg_1578,
      Q => \ap_pipeline_reg_pp3_iter7_p_i_reg_1578_reg_n_0_[0]\,
      R => '0'
    );
\ap_pipeline_reg_pp3_iter8_p_i_reg_1578_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_988,
      D => \ap_pipeline_reg_pp3_iter7_p_i_reg_1578_reg_n_0_[0]\,
      Q => \ap_pipeline_reg_pp3_iter8_p_i_reg_1578_reg_n_0_[0]\,
      R => '0'
    );
cnn_2d_conv_d4x4_bkb_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_bkb
     port map (
      Q(31 downto 0) => window_0_0_read_as_fu_146(31 downto 0),
      ap_clk => ap_clk,
      buff3_reg(31 downto 0) => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg\(31 downto 0),
      \int_kernelData_0_reg[31]\(31 downto 0) => kernelData_0(31 downto 0),
      p_56_in => p_56_in
    );
cnn_2d_conv_d4x4_bkb_U1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_bkb_0
     port map (
      Q(31 downto 0) => window_0_0_fu_150(31 downto 0),
      ap_clk => ap_clk,
      buff3_reg(31 downto 0) => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg\(31 downto 0),
      \int_kernelData_1_reg[31]\(31 downto 0) => kernelData_1(31 downto 0),
      p_56_in => p_56_in,
      tmp3_fu_1326_p2(31 downto 0) => tmp3_fu_1326_p2(31 downto 0)
    );
cnn_2d_conv_d4x4_bkb_U2: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_bkb_1
     port map (
      Q(31 downto 0) => window_0_1_fu_154(31 downto 0),
      \ap_CS_fsm_reg[7]\(0) => ap_CS_fsm_pp3_stage0,
      ap_clk => ap_clk,
      ap_enable_reg_pp3_iter1_reg => ap_enable_reg_pp3_iter1_reg_n_0,
      ap_enable_reg_pp3_iter3_reg => cnn_2d_conv_d4x4_bkb_U2_n_2,
      ap_enable_reg_pp3_iter8 => ap_enable_reg_pp3_iter8,
      ap_enable_reg_pp3_iter9_reg => ap_enable_reg_pp3_iter9_reg_n_0,
      \ap_pipeline_reg_pp3_iter7_p_i_reg_1578_reg[0]\ => \ap_pipeline_reg_pp3_iter7_p_i_reg_1578_reg_n_0_[0]\,
      \ap_pipeline_reg_pp3_iter8_p_i_reg_1578_reg[0]\ => \ap_pipeline_reg_pp3_iter8_p_i_reg_1578_reg_n_0_[0]\,
      buff3_reg(31 downto 0) => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_0\(31 downto 0),
      \buff3_reg_0__s_port_]\ => cnn_2d_conv_d4x4_bkb_U2_n_1,
      \exitcond_flatten8_reg_1554_reg[0]\ => \exitcond_flatten8_reg_1554_reg_n_0_[0]\,
      icmp_reg_1563 => icmp_reg_1563,
      \inStream_V_data_V_0_state_reg[0]\ => \inStream_V_data_V_0_state_reg_n_0_[0]\,
      \int_kernelData_2_reg[31]\(31 downto 0) => kernelData_2(31 downto 0),
      \outStream_V_data_V_1_state_reg[1]\(0) => outStream_V_data_V_1_ack_in,
      p_56_in => p_56_in,
      tmp4_fu_1332_p2(31 downto 0) => tmp4_fu_1332_p2(31 downto 0)
    );
cnn_2d_conv_d4x4_bkb_U3: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_bkb_2
     port map (
      Q(31 downto 0) => window_1_0_read_as_fu_158(31 downto 0),
      ap_clk => ap_clk,
      buff3_reg(31 downto 0) => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_0\(31 downto 0),
      \int_kernelData_3_reg[31]\(31 downto 0) => kernelData_3(31 downto 0),
      p_56_in => p_56_in
    );
cnn_2d_conv_d4x4_bkb_U4: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_bkb_3
     port map (
      D(31 downto 0) => window_1_0_phi_fu_569_p4(31 downto 0),
      Q(31 downto 0) => kernelData_4(31 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp3_iter3 => ap_enable_reg_pp3_iter3,
      \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1554_reg[0]\ => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1554_reg_n_0_[0]\,
      p_56_in => p_56_in,
      \tmp_8_1_1_i_reg_1701_reg[31]\(31 downto 0) => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_1\(31 downto 0),
      \window_1_0_reg_566_reg[31]\(31 downto 0) => window_1_0_reg_566(31 downto 0),
      \window_1_1_reg_555_reg[31]\(31 downto 0) => window_1_1_reg_555(31 downto 0)
    );
cnn_2d_conv_d4x4_bkb_U5: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_bkb_4
     port map (
      D(31 downto 0) => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_2\(31 downto 0),
      Q(31 downto 0) => kernelData_5(31 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp3_iter3 => ap_enable_reg_pp3_iter3,
      \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1554_reg[0]\ => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1554_reg_n_0_[0]\,
      \lineBuffer_0_3_15_reg_1666_reg[31]\(31 downto 0) => lineBuffer_0_3_15_reg_1666(31 downto 0),
      p_56_in => p_56_in,
      \window_1_1_reg_555_reg[31]\(31 downto 0) => window_1_1_reg_555(31 downto 0)
    );
cnn_2d_conv_d4x4_bkb_U6: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_bkb_5
     port map (
      D(31 downto 0) => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_3\(31 downto 0),
      Q(31 downto 0) => window_2_0_read_as_fu_162(31 downto 0),
      ap_clk => ap_clk,
      \int_kernelData_6_reg[31]\(31 downto 0) => kernelData_6(31 downto 0),
      p_56_in => p_56_in
    );
cnn_2d_conv_d4x4_bkb_U7: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_bkb_6
     port map (
      D(31 downto 0) => window_2_0_phi_fu_547_p4(31 downto 0),
      Q(31 downto 0) => kernelData_7(31 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp3_iter3 => ap_enable_reg_pp3_iter3,
      \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1554_reg[0]\ => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1554_reg_n_0_[0]\,
      \ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567_reg[31]\(31 downto 0) => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567(31 downto 0),
      p_56_in => p_56_in,
      \tmp_8_2_1_i_reg_1716_reg[31]\(31 downto 0) => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_4\(31 downto 0),
      \window_2_0_reg_544_reg[31]\(31) => \window_2_0_reg_544_reg_n_0_[31]\,
      \window_2_0_reg_544_reg[31]\(30) => \window_2_0_reg_544_reg_n_0_[30]\,
      \window_2_0_reg_544_reg[31]\(29) => \window_2_0_reg_544_reg_n_0_[29]\,
      \window_2_0_reg_544_reg[31]\(28) => \window_2_0_reg_544_reg_n_0_[28]\,
      \window_2_0_reg_544_reg[31]\(27) => \window_2_0_reg_544_reg_n_0_[27]\,
      \window_2_0_reg_544_reg[31]\(26) => \window_2_0_reg_544_reg_n_0_[26]\,
      \window_2_0_reg_544_reg[31]\(25) => \window_2_0_reg_544_reg_n_0_[25]\,
      \window_2_0_reg_544_reg[31]\(24) => \window_2_0_reg_544_reg_n_0_[24]\,
      \window_2_0_reg_544_reg[31]\(23) => \window_2_0_reg_544_reg_n_0_[23]\,
      \window_2_0_reg_544_reg[31]\(22) => \window_2_0_reg_544_reg_n_0_[22]\,
      \window_2_0_reg_544_reg[31]\(21) => \window_2_0_reg_544_reg_n_0_[21]\,
      \window_2_0_reg_544_reg[31]\(20) => \window_2_0_reg_544_reg_n_0_[20]\,
      \window_2_0_reg_544_reg[31]\(19) => \window_2_0_reg_544_reg_n_0_[19]\,
      \window_2_0_reg_544_reg[31]\(18) => \window_2_0_reg_544_reg_n_0_[18]\,
      \window_2_0_reg_544_reg[31]\(17) => \window_2_0_reg_544_reg_n_0_[17]\,
      \window_2_0_reg_544_reg[31]\(16) => \window_2_0_reg_544_reg_n_0_[16]\,
      \window_2_0_reg_544_reg[31]\(15) => \window_2_0_reg_544_reg_n_0_[15]\,
      \window_2_0_reg_544_reg[31]\(14) => \window_2_0_reg_544_reg_n_0_[14]\,
      \window_2_0_reg_544_reg[31]\(13) => \window_2_0_reg_544_reg_n_0_[13]\,
      \window_2_0_reg_544_reg[31]\(12) => \window_2_0_reg_544_reg_n_0_[12]\,
      \window_2_0_reg_544_reg[31]\(11) => \window_2_0_reg_544_reg_n_0_[11]\,
      \window_2_0_reg_544_reg[31]\(10) => \window_2_0_reg_544_reg_n_0_[10]\,
      \window_2_0_reg_544_reg[31]\(9) => \window_2_0_reg_544_reg_n_0_[9]\,
      \window_2_0_reg_544_reg[31]\(8) => \window_2_0_reg_544_reg_n_0_[8]\,
      \window_2_0_reg_544_reg[31]\(7) => \window_2_0_reg_544_reg_n_0_[7]\,
      \window_2_0_reg_544_reg[31]\(6) => \window_2_0_reg_544_reg_n_0_[6]\,
      \window_2_0_reg_544_reg[31]\(5) => \window_2_0_reg_544_reg_n_0_[5]\,
      \window_2_0_reg_544_reg[31]\(4) => \window_2_0_reg_544_reg_n_0_[4]\,
      \window_2_0_reg_544_reg[31]\(3) => \window_2_0_reg_544_reg_n_0_[3]\,
      \window_2_0_reg_544_reg[31]\(2) => \window_2_0_reg_544_reg_n_0_[2]\,
      \window_2_0_reg_544_reg[31]\(1) => \window_2_0_reg_544_reg_n_0_[1]\,
      \window_2_0_reg_544_reg[31]\(0) => \window_2_0_reg_544_reg_n_0_[0]\
    );
cnn_2d_conv_d4x4_bkb_U8: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_bkb_7
     port map (
      D(31 downto 0) => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_5\(31 downto 0),
      Q(31 downto 0) => window_2_1_2_reg_1567(31 downto 0),
      ap_clk => ap_clk,
      \int_kernelData_8_reg[31]\(31 downto 0) => kernelData_8(31 downto 0),
      p_56_in => p_56_in
    );
cnn_2d_conv_d4x4_cud_U10: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_cud
     port map (
      D(31) => cnn_2d_conv_d4x4_cud_U10_n_0,
      D(30) => cnn_2d_conv_d4x4_cud_U10_n_1,
      D(29) => cnn_2d_conv_d4x4_cud_U10_n_2,
      D(28) => cnn_2d_conv_d4x4_cud_U10_n_3,
      D(27) => cnn_2d_conv_d4x4_cud_U10_n_4,
      D(26) => cnn_2d_conv_d4x4_cud_U10_n_5,
      D(25) => cnn_2d_conv_d4x4_cud_U10_n_6,
      D(24) => cnn_2d_conv_d4x4_cud_U10_n_7,
      D(23) => cnn_2d_conv_d4x4_cud_U10_n_8,
      D(22) => cnn_2d_conv_d4x4_cud_U10_n_9,
      D(21) => cnn_2d_conv_d4x4_cud_U10_n_10,
      D(20) => cnn_2d_conv_d4x4_cud_U10_n_11,
      D(19) => cnn_2d_conv_d4x4_cud_U10_n_12,
      D(18) => cnn_2d_conv_d4x4_cud_U10_n_13,
      D(17) => cnn_2d_conv_d4x4_cud_U10_n_14,
      D(16) => cnn_2d_conv_d4x4_cud_U10_n_15,
      D(15) => cnn_2d_conv_d4x4_cud_U10_n_16,
      D(14) => cnn_2d_conv_d4x4_cud_U10_n_17,
      D(13) => cnn_2d_conv_d4x4_cud_U10_n_18,
      D(12) => cnn_2d_conv_d4x4_cud_U10_n_19,
      D(11) => cnn_2d_conv_d4x4_cud_U10_n_20,
      D(10) => cnn_2d_conv_d4x4_cud_U10_n_21,
      D(9) => cnn_2d_conv_d4x4_cud_U10_n_22,
      D(8) => cnn_2d_conv_d4x4_cud_U10_n_23,
      D(7) => cnn_2d_conv_d4x4_cud_U10_n_24,
      D(6) => cnn_2d_conv_d4x4_cud_U10_n_25,
      D(5) => cnn_2d_conv_d4x4_cud_U10_n_26,
      D(4) => cnn_2d_conv_d4x4_cud_U10_n_27,
      D(3) => cnn_2d_conv_d4x4_cud_U10_n_28,
      D(2) => cnn_2d_conv_d4x4_cud_U10_n_29,
      D(1) => cnn_2d_conv_d4x4_cud_U10_n_30,
      D(0) => cnn_2d_conv_d4x4_cud_U10_n_31,
      Q(31) => \lineBuffer_0_2_reg_300_reg_n_0_[31]\,
      Q(30) => \lineBuffer_0_2_reg_300_reg_n_0_[30]\,
      Q(29) => \lineBuffer_0_2_reg_300_reg_n_0_[29]\,
      Q(28) => \lineBuffer_0_2_reg_300_reg_n_0_[28]\,
      Q(27) => \lineBuffer_0_2_reg_300_reg_n_0_[27]\,
      Q(26) => \lineBuffer_0_2_reg_300_reg_n_0_[26]\,
      Q(25) => \lineBuffer_0_2_reg_300_reg_n_0_[25]\,
      Q(24) => \lineBuffer_0_2_reg_300_reg_n_0_[24]\,
      Q(23) => \lineBuffer_0_2_reg_300_reg_n_0_[23]\,
      Q(22) => \lineBuffer_0_2_reg_300_reg_n_0_[22]\,
      Q(21) => \lineBuffer_0_2_reg_300_reg_n_0_[21]\,
      Q(20) => \lineBuffer_0_2_reg_300_reg_n_0_[20]\,
      Q(19) => \lineBuffer_0_2_reg_300_reg_n_0_[19]\,
      Q(18) => \lineBuffer_0_2_reg_300_reg_n_0_[18]\,
      Q(17) => \lineBuffer_0_2_reg_300_reg_n_0_[17]\,
      Q(16) => \lineBuffer_0_2_reg_300_reg_n_0_[16]\,
      Q(15) => \lineBuffer_0_2_reg_300_reg_n_0_[15]\,
      Q(14) => \lineBuffer_0_2_reg_300_reg_n_0_[14]\,
      Q(13) => \lineBuffer_0_2_reg_300_reg_n_0_[13]\,
      Q(12) => \lineBuffer_0_2_reg_300_reg_n_0_[12]\,
      Q(11) => \lineBuffer_0_2_reg_300_reg_n_0_[11]\,
      Q(10) => \lineBuffer_0_2_reg_300_reg_n_0_[10]\,
      Q(9) => \lineBuffer_0_2_reg_300_reg_n_0_[9]\,
      Q(8) => \lineBuffer_0_2_reg_300_reg_n_0_[8]\,
      Q(7) => \lineBuffer_0_2_reg_300_reg_n_0_[7]\,
      Q(6) => \lineBuffer_0_2_reg_300_reg_n_0_[6]\,
      Q(5) => \lineBuffer_0_2_reg_300_reg_n_0_[5]\,
      Q(4) => \lineBuffer_0_2_reg_300_reg_n_0_[4]\,
      Q(3) => \lineBuffer_0_2_reg_300_reg_n_0_[3]\,
      Q(2) => \lineBuffer_0_2_reg_300_reg_n_0_[2]\,
      Q(1) => \lineBuffer_0_2_reg_300_reg_n_0_[1]\,
      Q(0) => \lineBuffer_0_2_reg_300_reg_n_0_[0]\,
      \ap_CS_fsm_reg[6]\(0) => ap_CS_fsm_state9,
      \lineBuffer_0_3_3_reg_524_reg[31]\(31) => cnn_2d_conv_d4x4_cud_U10_n_64,
      \lineBuffer_0_3_3_reg_524_reg[31]\(30) => cnn_2d_conv_d4x4_cud_U10_n_65,
      \lineBuffer_0_3_3_reg_524_reg[31]\(29) => cnn_2d_conv_d4x4_cud_U10_n_66,
      \lineBuffer_0_3_3_reg_524_reg[31]\(28) => cnn_2d_conv_d4x4_cud_U10_n_67,
      \lineBuffer_0_3_3_reg_524_reg[31]\(27) => cnn_2d_conv_d4x4_cud_U10_n_68,
      \lineBuffer_0_3_3_reg_524_reg[31]\(26) => cnn_2d_conv_d4x4_cud_U10_n_69,
      \lineBuffer_0_3_3_reg_524_reg[31]\(25) => cnn_2d_conv_d4x4_cud_U10_n_70,
      \lineBuffer_0_3_3_reg_524_reg[31]\(24) => cnn_2d_conv_d4x4_cud_U10_n_71,
      \lineBuffer_0_3_3_reg_524_reg[31]\(23) => cnn_2d_conv_d4x4_cud_U10_n_72,
      \lineBuffer_0_3_3_reg_524_reg[31]\(22) => cnn_2d_conv_d4x4_cud_U10_n_73,
      \lineBuffer_0_3_3_reg_524_reg[31]\(21) => cnn_2d_conv_d4x4_cud_U10_n_74,
      \lineBuffer_0_3_3_reg_524_reg[31]\(20) => cnn_2d_conv_d4x4_cud_U10_n_75,
      \lineBuffer_0_3_3_reg_524_reg[31]\(19) => cnn_2d_conv_d4x4_cud_U10_n_76,
      \lineBuffer_0_3_3_reg_524_reg[31]\(18) => cnn_2d_conv_d4x4_cud_U10_n_77,
      \lineBuffer_0_3_3_reg_524_reg[31]\(17) => cnn_2d_conv_d4x4_cud_U10_n_78,
      \lineBuffer_0_3_3_reg_524_reg[31]\(16) => cnn_2d_conv_d4x4_cud_U10_n_79,
      \lineBuffer_0_3_3_reg_524_reg[31]\(15) => cnn_2d_conv_d4x4_cud_U10_n_80,
      \lineBuffer_0_3_3_reg_524_reg[31]\(14) => cnn_2d_conv_d4x4_cud_U10_n_81,
      \lineBuffer_0_3_3_reg_524_reg[31]\(13) => cnn_2d_conv_d4x4_cud_U10_n_82,
      \lineBuffer_0_3_3_reg_524_reg[31]\(12) => cnn_2d_conv_d4x4_cud_U10_n_83,
      \lineBuffer_0_3_3_reg_524_reg[31]\(11) => cnn_2d_conv_d4x4_cud_U10_n_84,
      \lineBuffer_0_3_3_reg_524_reg[31]\(10) => cnn_2d_conv_d4x4_cud_U10_n_85,
      \lineBuffer_0_3_3_reg_524_reg[31]\(9) => cnn_2d_conv_d4x4_cud_U10_n_86,
      \lineBuffer_0_3_3_reg_524_reg[31]\(8) => cnn_2d_conv_d4x4_cud_U10_n_87,
      \lineBuffer_0_3_3_reg_524_reg[31]\(7) => cnn_2d_conv_d4x4_cud_U10_n_88,
      \lineBuffer_0_3_3_reg_524_reg[31]\(6) => cnn_2d_conv_d4x4_cud_U10_n_89,
      \lineBuffer_0_3_3_reg_524_reg[31]\(5) => cnn_2d_conv_d4x4_cud_U10_n_90,
      \lineBuffer_0_3_3_reg_524_reg[31]\(4) => cnn_2d_conv_d4x4_cud_U10_n_91,
      \lineBuffer_0_3_3_reg_524_reg[31]\(3) => cnn_2d_conv_d4x4_cud_U10_n_92,
      \lineBuffer_0_3_3_reg_524_reg[31]\(2) => cnn_2d_conv_d4x4_cud_U10_n_93,
      \lineBuffer_0_3_3_reg_524_reg[31]\(1) => cnn_2d_conv_d4x4_cud_U10_n_94,
      \lineBuffer_0_3_3_reg_524_reg[31]\(0) => cnn_2d_conv_d4x4_cud_U10_n_95,
      \lineBuffer_0_3_8_fu_170_reg[31]\(31 downto 0) => lineBuffer_0_3_15_fu_1162_p6(31 downto 0),
      \lineBuffer_0_3_reg_288_reg[31]\(31) => \lineBuffer_0_3_reg_288_reg_n_0_[31]\,
      \lineBuffer_0_3_reg_288_reg[31]\(30) => \lineBuffer_0_3_reg_288_reg_n_0_[30]\,
      \lineBuffer_0_3_reg_288_reg[31]\(29) => \lineBuffer_0_3_reg_288_reg_n_0_[29]\,
      \lineBuffer_0_3_reg_288_reg[31]\(28) => \lineBuffer_0_3_reg_288_reg_n_0_[28]\,
      \lineBuffer_0_3_reg_288_reg[31]\(27) => \lineBuffer_0_3_reg_288_reg_n_0_[27]\,
      \lineBuffer_0_3_reg_288_reg[31]\(26) => \lineBuffer_0_3_reg_288_reg_n_0_[26]\,
      \lineBuffer_0_3_reg_288_reg[31]\(25) => \lineBuffer_0_3_reg_288_reg_n_0_[25]\,
      \lineBuffer_0_3_reg_288_reg[31]\(24) => \lineBuffer_0_3_reg_288_reg_n_0_[24]\,
      \lineBuffer_0_3_reg_288_reg[31]\(23) => \lineBuffer_0_3_reg_288_reg_n_0_[23]\,
      \lineBuffer_0_3_reg_288_reg[31]\(22) => \lineBuffer_0_3_reg_288_reg_n_0_[22]\,
      \lineBuffer_0_3_reg_288_reg[31]\(21) => \lineBuffer_0_3_reg_288_reg_n_0_[21]\,
      \lineBuffer_0_3_reg_288_reg[31]\(20) => \lineBuffer_0_3_reg_288_reg_n_0_[20]\,
      \lineBuffer_0_3_reg_288_reg[31]\(19) => \lineBuffer_0_3_reg_288_reg_n_0_[19]\,
      \lineBuffer_0_3_reg_288_reg[31]\(18) => \lineBuffer_0_3_reg_288_reg_n_0_[18]\,
      \lineBuffer_0_3_reg_288_reg[31]\(17) => \lineBuffer_0_3_reg_288_reg_n_0_[17]\,
      \lineBuffer_0_3_reg_288_reg[31]\(16) => \lineBuffer_0_3_reg_288_reg_n_0_[16]\,
      \lineBuffer_0_3_reg_288_reg[31]\(15) => \lineBuffer_0_3_reg_288_reg_n_0_[15]\,
      \lineBuffer_0_3_reg_288_reg[31]\(14) => \lineBuffer_0_3_reg_288_reg_n_0_[14]\,
      \lineBuffer_0_3_reg_288_reg[31]\(13) => \lineBuffer_0_3_reg_288_reg_n_0_[13]\,
      \lineBuffer_0_3_reg_288_reg[31]\(12) => \lineBuffer_0_3_reg_288_reg_n_0_[12]\,
      \lineBuffer_0_3_reg_288_reg[31]\(11) => \lineBuffer_0_3_reg_288_reg_n_0_[11]\,
      \lineBuffer_0_3_reg_288_reg[31]\(10) => \lineBuffer_0_3_reg_288_reg_n_0_[10]\,
      \lineBuffer_0_3_reg_288_reg[31]\(9) => \lineBuffer_0_3_reg_288_reg_n_0_[9]\,
      \lineBuffer_0_3_reg_288_reg[31]\(8) => \lineBuffer_0_3_reg_288_reg_n_0_[8]\,
      \lineBuffer_0_3_reg_288_reg[31]\(7) => \lineBuffer_0_3_reg_288_reg_n_0_[7]\,
      \lineBuffer_0_3_reg_288_reg[31]\(6) => \lineBuffer_0_3_reg_288_reg_n_0_[6]\,
      \lineBuffer_0_3_reg_288_reg[31]\(5) => \lineBuffer_0_3_reg_288_reg_n_0_[5]\,
      \lineBuffer_0_3_reg_288_reg[31]\(4) => \lineBuffer_0_3_reg_288_reg_n_0_[4]\,
      \lineBuffer_0_3_reg_288_reg[31]\(3) => \lineBuffer_0_3_reg_288_reg_n_0_[3]\,
      \lineBuffer_0_3_reg_288_reg[31]\(2) => \lineBuffer_0_3_reg_288_reg_n_0_[2]\,
      \lineBuffer_0_3_reg_288_reg[31]\(1) => \lineBuffer_0_3_reg_288_reg_n_0_[1]\,
      \lineBuffer_0_3_reg_288_reg[31]\(0) => \lineBuffer_0_3_reg_288_reg_n_0_[0]\,
      \lineBuffer_1_2_3_reg_494_reg[31]\(31) => \lineBuffer_1_2_3_reg_494_reg_n_0_[31]\,
      \lineBuffer_1_2_3_reg_494_reg[31]\(30) => \lineBuffer_1_2_3_reg_494_reg_n_0_[30]\,
      \lineBuffer_1_2_3_reg_494_reg[31]\(29) => \lineBuffer_1_2_3_reg_494_reg_n_0_[29]\,
      \lineBuffer_1_2_3_reg_494_reg[31]\(28) => \lineBuffer_1_2_3_reg_494_reg_n_0_[28]\,
      \lineBuffer_1_2_3_reg_494_reg[31]\(27) => \lineBuffer_1_2_3_reg_494_reg_n_0_[27]\,
      \lineBuffer_1_2_3_reg_494_reg[31]\(26) => \lineBuffer_1_2_3_reg_494_reg_n_0_[26]\,
      \lineBuffer_1_2_3_reg_494_reg[31]\(25) => \lineBuffer_1_2_3_reg_494_reg_n_0_[25]\,
      \lineBuffer_1_2_3_reg_494_reg[31]\(24) => \lineBuffer_1_2_3_reg_494_reg_n_0_[24]\,
      \lineBuffer_1_2_3_reg_494_reg[31]\(23) => \lineBuffer_1_2_3_reg_494_reg_n_0_[23]\,
      \lineBuffer_1_2_3_reg_494_reg[31]\(22) => \lineBuffer_1_2_3_reg_494_reg_n_0_[22]\,
      \lineBuffer_1_2_3_reg_494_reg[31]\(21) => \lineBuffer_1_2_3_reg_494_reg_n_0_[21]\,
      \lineBuffer_1_2_3_reg_494_reg[31]\(20) => \lineBuffer_1_2_3_reg_494_reg_n_0_[20]\,
      \lineBuffer_1_2_3_reg_494_reg[31]\(19) => \lineBuffer_1_2_3_reg_494_reg_n_0_[19]\,
      \lineBuffer_1_2_3_reg_494_reg[31]\(18) => \lineBuffer_1_2_3_reg_494_reg_n_0_[18]\,
      \lineBuffer_1_2_3_reg_494_reg[31]\(17) => \lineBuffer_1_2_3_reg_494_reg_n_0_[17]\,
      \lineBuffer_1_2_3_reg_494_reg[31]\(16) => \lineBuffer_1_2_3_reg_494_reg_n_0_[16]\,
      \lineBuffer_1_2_3_reg_494_reg[31]\(15) => \lineBuffer_1_2_3_reg_494_reg_n_0_[15]\,
      \lineBuffer_1_2_3_reg_494_reg[31]\(14) => \lineBuffer_1_2_3_reg_494_reg_n_0_[14]\,
      \lineBuffer_1_2_3_reg_494_reg[31]\(13) => \lineBuffer_1_2_3_reg_494_reg_n_0_[13]\,
      \lineBuffer_1_2_3_reg_494_reg[31]\(12) => \lineBuffer_1_2_3_reg_494_reg_n_0_[12]\,
      \lineBuffer_1_2_3_reg_494_reg[31]\(11) => \lineBuffer_1_2_3_reg_494_reg_n_0_[11]\,
      \lineBuffer_1_2_3_reg_494_reg[31]\(10) => \lineBuffer_1_2_3_reg_494_reg_n_0_[10]\,
      \lineBuffer_1_2_3_reg_494_reg[31]\(9) => \lineBuffer_1_2_3_reg_494_reg_n_0_[9]\,
      \lineBuffer_1_2_3_reg_494_reg[31]\(8) => \lineBuffer_1_2_3_reg_494_reg_n_0_[8]\,
      \lineBuffer_1_2_3_reg_494_reg[31]\(7) => \lineBuffer_1_2_3_reg_494_reg_n_0_[7]\,
      \lineBuffer_1_2_3_reg_494_reg[31]\(6) => \lineBuffer_1_2_3_reg_494_reg_n_0_[6]\,
      \lineBuffer_1_2_3_reg_494_reg[31]\(5) => \lineBuffer_1_2_3_reg_494_reg_n_0_[5]\,
      \lineBuffer_1_2_3_reg_494_reg[31]\(4) => \lineBuffer_1_2_3_reg_494_reg_n_0_[4]\,
      \lineBuffer_1_2_3_reg_494_reg[31]\(3) => \lineBuffer_1_2_3_reg_494_reg_n_0_[3]\,
      \lineBuffer_1_2_3_reg_494_reg[31]\(2) => \lineBuffer_1_2_3_reg_494_reg_n_0_[2]\,
      \lineBuffer_1_2_3_reg_494_reg[31]\(1) => \lineBuffer_1_2_3_reg_494_reg_n_0_[1]\,
      \lineBuffer_1_2_3_reg_494_reg[31]\(0) => \lineBuffer_1_2_3_reg_494_reg_n_0_[0]\,
      \lineBuffer_1_3_17_reg_504_reg[31]\(31) => \lineBuffer_1_3_17_reg_504_reg_n_0_[31]\,
      \lineBuffer_1_3_17_reg_504_reg[31]\(30) => \lineBuffer_1_3_17_reg_504_reg_n_0_[30]\,
      \lineBuffer_1_3_17_reg_504_reg[31]\(29) => \lineBuffer_1_3_17_reg_504_reg_n_0_[29]\,
      \lineBuffer_1_3_17_reg_504_reg[31]\(28) => \lineBuffer_1_3_17_reg_504_reg_n_0_[28]\,
      \lineBuffer_1_3_17_reg_504_reg[31]\(27) => \lineBuffer_1_3_17_reg_504_reg_n_0_[27]\,
      \lineBuffer_1_3_17_reg_504_reg[31]\(26) => \lineBuffer_1_3_17_reg_504_reg_n_0_[26]\,
      \lineBuffer_1_3_17_reg_504_reg[31]\(25) => \lineBuffer_1_3_17_reg_504_reg_n_0_[25]\,
      \lineBuffer_1_3_17_reg_504_reg[31]\(24) => \lineBuffer_1_3_17_reg_504_reg_n_0_[24]\,
      \lineBuffer_1_3_17_reg_504_reg[31]\(23) => \lineBuffer_1_3_17_reg_504_reg_n_0_[23]\,
      \lineBuffer_1_3_17_reg_504_reg[31]\(22) => \lineBuffer_1_3_17_reg_504_reg_n_0_[22]\,
      \lineBuffer_1_3_17_reg_504_reg[31]\(21) => \lineBuffer_1_3_17_reg_504_reg_n_0_[21]\,
      \lineBuffer_1_3_17_reg_504_reg[31]\(20) => \lineBuffer_1_3_17_reg_504_reg_n_0_[20]\,
      \lineBuffer_1_3_17_reg_504_reg[31]\(19) => \lineBuffer_1_3_17_reg_504_reg_n_0_[19]\,
      \lineBuffer_1_3_17_reg_504_reg[31]\(18) => \lineBuffer_1_3_17_reg_504_reg_n_0_[18]\,
      \lineBuffer_1_3_17_reg_504_reg[31]\(17) => \lineBuffer_1_3_17_reg_504_reg_n_0_[17]\,
      \lineBuffer_1_3_17_reg_504_reg[31]\(16) => \lineBuffer_1_3_17_reg_504_reg_n_0_[16]\,
      \lineBuffer_1_3_17_reg_504_reg[31]\(15) => \lineBuffer_1_3_17_reg_504_reg_n_0_[15]\,
      \lineBuffer_1_3_17_reg_504_reg[31]\(14) => \lineBuffer_1_3_17_reg_504_reg_n_0_[14]\,
      \lineBuffer_1_3_17_reg_504_reg[31]\(13) => \lineBuffer_1_3_17_reg_504_reg_n_0_[13]\,
      \lineBuffer_1_3_17_reg_504_reg[31]\(12) => \lineBuffer_1_3_17_reg_504_reg_n_0_[12]\,
      \lineBuffer_1_3_17_reg_504_reg[31]\(11) => \lineBuffer_1_3_17_reg_504_reg_n_0_[11]\,
      \lineBuffer_1_3_17_reg_504_reg[31]\(10) => \lineBuffer_1_3_17_reg_504_reg_n_0_[10]\,
      \lineBuffer_1_3_17_reg_504_reg[31]\(9) => \lineBuffer_1_3_17_reg_504_reg_n_0_[9]\,
      \lineBuffer_1_3_17_reg_504_reg[31]\(8) => \lineBuffer_1_3_17_reg_504_reg_n_0_[8]\,
      \lineBuffer_1_3_17_reg_504_reg[31]\(7) => \lineBuffer_1_3_17_reg_504_reg_n_0_[7]\,
      \lineBuffer_1_3_17_reg_504_reg[31]\(6) => \lineBuffer_1_3_17_reg_504_reg_n_0_[6]\,
      \lineBuffer_1_3_17_reg_504_reg[31]\(5) => \lineBuffer_1_3_17_reg_504_reg_n_0_[5]\,
      \lineBuffer_1_3_17_reg_504_reg[31]\(4) => \lineBuffer_1_3_17_reg_504_reg_n_0_[4]\,
      \lineBuffer_1_3_17_reg_504_reg[31]\(3) => \lineBuffer_1_3_17_reg_504_reg_n_0_[3]\,
      \lineBuffer_1_3_17_reg_504_reg[31]\(2) => \lineBuffer_1_3_17_reg_504_reg_n_0_[2]\,
      \lineBuffer_1_3_17_reg_504_reg[31]\(1) => \lineBuffer_1_3_17_reg_504_reg_n_0_[1]\,
      \lineBuffer_1_3_17_reg_504_reg[31]\(0) => \lineBuffer_1_3_17_reg_504_reg_n_0_[0]\,
      \lineBuffer_1_3_1_reg_514_reg[31]\(31) => \lineBuffer_1_3_1_reg_514_reg_n_0_[31]\,
      \lineBuffer_1_3_1_reg_514_reg[31]\(30) => \lineBuffer_1_3_1_reg_514_reg_n_0_[30]\,
      \lineBuffer_1_3_1_reg_514_reg[31]\(29) => \lineBuffer_1_3_1_reg_514_reg_n_0_[29]\,
      \lineBuffer_1_3_1_reg_514_reg[31]\(28) => \lineBuffer_1_3_1_reg_514_reg_n_0_[28]\,
      \lineBuffer_1_3_1_reg_514_reg[31]\(27) => \lineBuffer_1_3_1_reg_514_reg_n_0_[27]\,
      \lineBuffer_1_3_1_reg_514_reg[31]\(26) => \lineBuffer_1_3_1_reg_514_reg_n_0_[26]\,
      \lineBuffer_1_3_1_reg_514_reg[31]\(25) => \lineBuffer_1_3_1_reg_514_reg_n_0_[25]\,
      \lineBuffer_1_3_1_reg_514_reg[31]\(24) => \lineBuffer_1_3_1_reg_514_reg_n_0_[24]\,
      \lineBuffer_1_3_1_reg_514_reg[31]\(23) => \lineBuffer_1_3_1_reg_514_reg_n_0_[23]\,
      \lineBuffer_1_3_1_reg_514_reg[31]\(22) => \lineBuffer_1_3_1_reg_514_reg_n_0_[22]\,
      \lineBuffer_1_3_1_reg_514_reg[31]\(21) => \lineBuffer_1_3_1_reg_514_reg_n_0_[21]\,
      \lineBuffer_1_3_1_reg_514_reg[31]\(20) => \lineBuffer_1_3_1_reg_514_reg_n_0_[20]\,
      \lineBuffer_1_3_1_reg_514_reg[31]\(19) => \lineBuffer_1_3_1_reg_514_reg_n_0_[19]\,
      \lineBuffer_1_3_1_reg_514_reg[31]\(18) => \lineBuffer_1_3_1_reg_514_reg_n_0_[18]\,
      \lineBuffer_1_3_1_reg_514_reg[31]\(17) => \lineBuffer_1_3_1_reg_514_reg_n_0_[17]\,
      \lineBuffer_1_3_1_reg_514_reg[31]\(16) => \lineBuffer_1_3_1_reg_514_reg_n_0_[16]\,
      \lineBuffer_1_3_1_reg_514_reg[31]\(15) => \lineBuffer_1_3_1_reg_514_reg_n_0_[15]\,
      \lineBuffer_1_3_1_reg_514_reg[31]\(14) => \lineBuffer_1_3_1_reg_514_reg_n_0_[14]\,
      \lineBuffer_1_3_1_reg_514_reg[31]\(13) => \lineBuffer_1_3_1_reg_514_reg_n_0_[13]\,
      \lineBuffer_1_3_1_reg_514_reg[31]\(12) => \lineBuffer_1_3_1_reg_514_reg_n_0_[12]\,
      \lineBuffer_1_3_1_reg_514_reg[31]\(11) => \lineBuffer_1_3_1_reg_514_reg_n_0_[11]\,
      \lineBuffer_1_3_1_reg_514_reg[31]\(10) => \lineBuffer_1_3_1_reg_514_reg_n_0_[10]\,
      \lineBuffer_1_3_1_reg_514_reg[31]\(9) => \lineBuffer_1_3_1_reg_514_reg_n_0_[9]\,
      \lineBuffer_1_3_1_reg_514_reg[31]\(8) => \lineBuffer_1_3_1_reg_514_reg_n_0_[8]\,
      \lineBuffer_1_3_1_reg_514_reg[31]\(7) => \lineBuffer_1_3_1_reg_514_reg_n_0_[7]\,
      \lineBuffer_1_3_1_reg_514_reg[31]\(6) => \lineBuffer_1_3_1_reg_514_reg_n_0_[6]\,
      \lineBuffer_1_3_1_reg_514_reg[31]\(5) => \lineBuffer_1_3_1_reg_514_reg_n_0_[5]\,
      \lineBuffer_1_3_1_reg_514_reg[31]\(4) => \lineBuffer_1_3_1_reg_514_reg_n_0_[4]\,
      \lineBuffer_1_3_1_reg_514_reg[31]\(3) => \lineBuffer_1_3_1_reg_514_reg_n_0_[3]\,
      \lineBuffer_1_3_1_reg_514_reg[31]\(2) => \lineBuffer_1_3_1_reg_514_reg_n_0_[2]\,
      \lineBuffer_1_3_1_reg_514_reg[31]\(1) => \lineBuffer_1_3_1_reg_514_reg_n_0_[1]\,
      \lineBuffer_1_3_1_reg_514_reg[31]\(0) => \lineBuffer_1_3_1_reg_514_reg_n_0_[0]\,
      \lineBuffer_1_3_3_reg_484_reg[31]\(31) => \lineBuffer_1_3_3_reg_484_reg_n_0_[31]\,
      \lineBuffer_1_3_3_reg_484_reg[31]\(30) => \lineBuffer_1_3_3_reg_484_reg_n_0_[30]\,
      \lineBuffer_1_3_3_reg_484_reg[31]\(29) => \lineBuffer_1_3_3_reg_484_reg_n_0_[29]\,
      \lineBuffer_1_3_3_reg_484_reg[31]\(28) => \lineBuffer_1_3_3_reg_484_reg_n_0_[28]\,
      \lineBuffer_1_3_3_reg_484_reg[31]\(27) => \lineBuffer_1_3_3_reg_484_reg_n_0_[27]\,
      \lineBuffer_1_3_3_reg_484_reg[31]\(26) => \lineBuffer_1_3_3_reg_484_reg_n_0_[26]\,
      \lineBuffer_1_3_3_reg_484_reg[31]\(25) => \lineBuffer_1_3_3_reg_484_reg_n_0_[25]\,
      \lineBuffer_1_3_3_reg_484_reg[31]\(24) => \lineBuffer_1_3_3_reg_484_reg_n_0_[24]\,
      \lineBuffer_1_3_3_reg_484_reg[31]\(23) => \lineBuffer_1_3_3_reg_484_reg_n_0_[23]\,
      \lineBuffer_1_3_3_reg_484_reg[31]\(22) => \lineBuffer_1_3_3_reg_484_reg_n_0_[22]\,
      \lineBuffer_1_3_3_reg_484_reg[31]\(21) => \lineBuffer_1_3_3_reg_484_reg_n_0_[21]\,
      \lineBuffer_1_3_3_reg_484_reg[31]\(20) => \lineBuffer_1_3_3_reg_484_reg_n_0_[20]\,
      \lineBuffer_1_3_3_reg_484_reg[31]\(19) => \lineBuffer_1_3_3_reg_484_reg_n_0_[19]\,
      \lineBuffer_1_3_3_reg_484_reg[31]\(18) => \lineBuffer_1_3_3_reg_484_reg_n_0_[18]\,
      \lineBuffer_1_3_3_reg_484_reg[31]\(17) => \lineBuffer_1_3_3_reg_484_reg_n_0_[17]\,
      \lineBuffer_1_3_3_reg_484_reg[31]\(16) => \lineBuffer_1_3_3_reg_484_reg_n_0_[16]\,
      \lineBuffer_1_3_3_reg_484_reg[31]\(15) => \lineBuffer_1_3_3_reg_484_reg_n_0_[15]\,
      \lineBuffer_1_3_3_reg_484_reg[31]\(14) => \lineBuffer_1_3_3_reg_484_reg_n_0_[14]\,
      \lineBuffer_1_3_3_reg_484_reg[31]\(13) => \lineBuffer_1_3_3_reg_484_reg_n_0_[13]\,
      \lineBuffer_1_3_3_reg_484_reg[31]\(12) => \lineBuffer_1_3_3_reg_484_reg_n_0_[12]\,
      \lineBuffer_1_3_3_reg_484_reg[31]\(11) => \lineBuffer_1_3_3_reg_484_reg_n_0_[11]\,
      \lineBuffer_1_3_3_reg_484_reg[31]\(10) => \lineBuffer_1_3_3_reg_484_reg_n_0_[10]\,
      \lineBuffer_1_3_3_reg_484_reg[31]\(9) => \lineBuffer_1_3_3_reg_484_reg_n_0_[9]\,
      \lineBuffer_1_3_3_reg_484_reg[31]\(8) => \lineBuffer_1_3_3_reg_484_reg_n_0_[8]\,
      \lineBuffer_1_3_3_reg_484_reg[31]\(7) => \lineBuffer_1_3_3_reg_484_reg_n_0_[7]\,
      \lineBuffer_1_3_3_reg_484_reg[31]\(6) => \lineBuffer_1_3_3_reg_484_reg_n_0_[6]\,
      \lineBuffer_1_3_3_reg_484_reg[31]\(5) => \lineBuffer_1_3_3_reg_484_reg_n_0_[5]\,
      \lineBuffer_1_3_3_reg_484_reg[31]\(4) => \lineBuffer_1_3_3_reg_484_reg_n_0_[4]\,
      \lineBuffer_1_3_3_reg_484_reg[31]\(3) => \lineBuffer_1_3_3_reg_484_reg_n_0_[3]\,
      \lineBuffer_1_3_3_reg_484_reg[31]\(2) => \lineBuffer_1_3_3_reg_484_reg_n_0_[2]\,
      \lineBuffer_1_3_3_reg_484_reg[31]\(1) => \lineBuffer_1_3_3_reg_484_reg_n_0_[1]\,
      \lineBuffer_1_3_3_reg_484_reg[31]\(0) => \lineBuffer_1_3_3_reg_484_reg_n_0_[0]\,
      tmp_6_reg_1582(1 downto 0) => tmp_6_reg_1582(1 downto 0)
    );
cnn_2d_conv_d4x4_cud_U9: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_cud_8
     port map (
      D(31 downto 0) => windowRightCol_0_fu_1149_p6(31 downto 0),
      Q(31) => \lineBuffer_0_3_3_reg_524_reg_n_0_[31]\,
      Q(30) => \lineBuffer_0_3_3_reg_524_reg_n_0_[30]\,
      Q(29) => \lineBuffer_0_3_3_reg_524_reg_n_0_[29]\,
      Q(28) => \lineBuffer_0_3_3_reg_524_reg_n_0_[28]\,
      Q(27) => \lineBuffer_0_3_3_reg_524_reg_n_0_[27]\,
      Q(26) => \lineBuffer_0_3_3_reg_524_reg_n_0_[26]\,
      Q(25) => \lineBuffer_0_3_3_reg_524_reg_n_0_[25]\,
      Q(24) => \lineBuffer_0_3_3_reg_524_reg_n_0_[24]\,
      Q(23) => \lineBuffer_0_3_3_reg_524_reg_n_0_[23]\,
      Q(22) => \lineBuffer_0_3_3_reg_524_reg_n_0_[22]\,
      Q(21) => \lineBuffer_0_3_3_reg_524_reg_n_0_[21]\,
      Q(20) => \lineBuffer_0_3_3_reg_524_reg_n_0_[20]\,
      Q(19) => \lineBuffer_0_3_3_reg_524_reg_n_0_[19]\,
      Q(18) => \lineBuffer_0_3_3_reg_524_reg_n_0_[18]\,
      Q(17) => \lineBuffer_0_3_3_reg_524_reg_n_0_[17]\,
      Q(16) => \lineBuffer_0_3_3_reg_524_reg_n_0_[16]\,
      Q(15) => \lineBuffer_0_3_3_reg_524_reg_n_0_[15]\,
      Q(14) => \lineBuffer_0_3_3_reg_524_reg_n_0_[14]\,
      Q(13) => \lineBuffer_0_3_3_reg_524_reg_n_0_[13]\,
      Q(12) => \lineBuffer_0_3_3_reg_524_reg_n_0_[12]\,
      Q(11) => \lineBuffer_0_3_3_reg_524_reg_n_0_[11]\,
      Q(10) => \lineBuffer_0_3_3_reg_524_reg_n_0_[10]\,
      Q(9) => \lineBuffer_0_3_3_reg_524_reg_n_0_[9]\,
      Q(8) => \lineBuffer_0_3_3_reg_524_reg_n_0_[8]\,
      Q(7) => \lineBuffer_0_3_3_reg_524_reg_n_0_[7]\,
      Q(6) => \lineBuffer_0_3_3_reg_524_reg_n_0_[6]\,
      Q(5) => \lineBuffer_0_3_3_reg_524_reg_n_0_[5]\,
      Q(4) => \lineBuffer_0_3_3_reg_524_reg_n_0_[4]\,
      Q(3) => \lineBuffer_0_3_3_reg_524_reg_n_0_[3]\,
      Q(2) => \lineBuffer_0_3_3_reg_524_reg_n_0_[2]\,
      Q(1) => \lineBuffer_0_3_3_reg_524_reg_n_0_[1]\,
      Q(0) => \lineBuffer_0_3_3_reg_524_reg_n_0_[0]\,
      \lineBuffer_0_2_s_reg_534_reg[31]\(31) => \lineBuffer_0_2_s_reg_534_reg_n_0_[31]\,
      \lineBuffer_0_2_s_reg_534_reg[31]\(30) => \lineBuffer_0_2_s_reg_534_reg_n_0_[30]\,
      \lineBuffer_0_2_s_reg_534_reg[31]\(29) => \lineBuffer_0_2_s_reg_534_reg_n_0_[29]\,
      \lineBuffer_0_2_s_reg_534_reg[31]\(28) => \lineBuffer_0_2_s_reg_534_reg_n_0_[28]\,
      \lineBuffer_0_2_s_reg_534_reg[31]\(27) => \lineBuffer_0_2_s_reg_534_reg_n_0_[27]\,
      \lineBuffer_0_2_s_reg_534_reg[31]\(26) => \lineBuffer_0_2_s_reg_534_reg_n_0_[26]\,
      \lineBuffer_0_2_s_reg_534_reg[31]\(25) => \lineBuffer_0_2_s_reg_534_reg_n_0_[25]\,
      \lineBuffer_0_2_s_reg_534_reg[31]\(24) => \lineBuffer_0_2_s_reg_534_reg_n_0_[24]\,
      \lineBuffer_0_2_s_reg_534_reg[31]\(23) => \lineBuffer_0_2_s_reg_534_reg_n_0_[23]\,
      \lineBuffer_0_2_s_reg_534_reg[31]\(22) => \lineBuffer_0_2_s_reg_534_reg_n_0_[22]\,
      \lineBuffer_0_2_s_reg_534_reg[31]\(21) => \lineBuffer_0_2_s_reg_534_reg_n_0_[21]\,
      \lineBuffer_0_2_s_reg_534_reg[31]\(20) => \lineBuffer_0_2_s_reg_534_reg_n_0_[20]\,
      \lineBuffer_0_2_s_reg_534_reg[31]\(19) => \lineBuffer_0_2_s_reg_534_reg_n_0_[19]\,
      \lineBuffer_0_2_s_reg_534_reg[31]\(18) => \lineBuffer_0_2_s_reg_534_reg_n_0_[18]\,
      \lineBuffer_0_2_s_reg_534_reg[31]\(17) => \lineBuffer_0_2_s_reg_534_reg_n_0_[17]\,
      \lineBuffer_0_2_s_reg_534_reg[31]\(16) => \lineBuffer_0_2_s_reg_534_reg_n_0_[16]\,
      \lineBuffer_0_2_s_reg_534_reg[31]\(15) => \lineBuffer_0_2_s_reg_534_reg_n_0_[15]\,
      \lineBuffer_0_2_s_reg_534_reg[31]\(14) => \lineBuffer_0_2_s_reg_534_reg_n_0_[14]\,
      \lineBuffer_0_2_s_reg_534_reg[31]\(13) => \lineBuffer_0_2_s_reg_534_reg_n_0_[13]\,
      \lineBuffer_0_2_s_reg_534_reg[31]\(12) => \lineBuffer_0_2_s_reg_534_reg_n_0_[12]\,
      \lineBuffer_0_2_s_reg_534_reg[31]\(11) => \lineBuffer_0_2_s_reg_534_reg_n_0_[11]\,
      \lineBuffer_0_2_s_reg_534_reg[31]\(10) => \lineBuffer_0_2_s_reg_534_reg_n_0_[10]\,
      \lineBuffer_0_2_s_reg_534_reg[31]\(9) => \lineBuffer_0_2_s_reg_534_reg_n_0_[9]\,
      \lineBuffer_0_2_s_reg_534_reg[31]\(8) => \lineBuffer_0_2_s_reg_534_reg_n_0_[8]\,
      \lineBuffer_0_2_s_reg_534_reg[31]\(7) => \lineBuffer_0_2_s_reg_534_reg_n_0_[7]\,
      \lineBuffer_0_2_s_reg_534_reg[31]\(6) => \lineBuffer_0_2_s_reg_534_reg_n_0_[6]\,
      \lineBuffer_0_2_s_reg_534_reg[31]\(5) => \lineBuffer_0_2_s_reg_534_reg_n_0_[5]\,
      \lineBuffer_0_2_s_reg_534_reg[31]\(4) => \lineBuffer_0_2_s_reg_534_reg_n_0_[4]\,
      \lineBuffer_0_2_s_reg_534_reg[31]\(3) => \lineBuffer_0_2_s_reg_534_reg_n_0_[3]\,
      \lineBuffer_0_2_s_reg_534_reg[31]\(2) => \lineBuffer_0_2_s_reg_534_reg_n_0_[2]\,
      \lineBuffer_0_2_s_reg_534_reg[31]\(1) => \lineBuffer_0_2_s_reg_534_reg_n_0_[1]\,
      \lineBuffer_0_2_s_reg_534_reg[31]\(0) => \lineBuffer_0_2_s_reg_534_reg_n_0_[0]\,
      \lineBuffer_0_3_5_fu_166_reg[31]\(31 downto 0) => lineBuffer_0_3_5_fu_166(31 downto 0),
      \lineBuffer_0_3_8_fu_170_reg[31]\(31 downto 0) => lineBuffer_0_3_8_fu_170(31 downto 0),
      tmp_6_reg_1582(1 downto 0) => tmp_6_reg_1582(1 downto 0)
    );
cnn_2d_conv_d4x4_k3x3_CTRL_s_axi_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_k3x3_CTRL_s_axi
     port map (
      D(1 downto 0) => ap_NS_fsm(1 downto 0),
      Q(2) => ap_CS_fsm_state20,
      Q(1) => ap_CS_fsm_pp0_stage0,
      Q(0) => \ap_CS_fsm_reg_n_0_[0]\,
      \ap_CS_fsm_reg[0]\ => cnn_2d_conv_d4x4_k3x3_CTRL_s_axi_U_n_6,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter0_reg => cnn_2d_conv_d4x4_k3x3_CTRL_s_axi_U_n_40,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter1_reg => cnn_2d_conv_d4x4_k3x3_CTRL_s_axi_U_n_39,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \inStream_V_data_V_0_state_reg[0]\ => \ap_CS_fsm[1]_i_2_n_0\,
      interrupt => interrupt,
      kernelData_0(31 downto 0) => kernelData_0(31 downto 0),
      kernelData_1(31 downto 0) => kernelData_1(31 downto 0),
      kernelData_2(31 downto 0) => kernelData_2(31 downto 0),
      kernelData_3(31 downto 0) => kernelData_3(31 downto 0),
      kernelData_4(31 downto 0) => kernelData_4(31 downto 0),
      kernelData_5(31 downto 0) => kernelData_5(31 downto 0),
      kernelData_6(31 downto 0) => kernelData_6(31 downto 0),
      kernelData_7(31 downto 0) => kernelData_7(31 downto 0),
      kernelData_8(31 downto 0) => kernelData_8(31 downto 0),
      \outStream_V_data_V_1_state_reg[1]\(0) => outStream_V_data_V_1_ack_in,
      \outStream_V_dest_V_1_state_reg[1]\(0) => outStream_V_dest_V_1_ack_in,
      \outStream_V_id_V_1_state_reg[1]\(0) => outStream_V_id_V_1_ack_in,
      \outStream_V_keep_V_1_state_reg[1]\(0) => outStream_V_keep_V_1_ack_in,
      \outStream_V_last_V_1_state_reg[1]\(0) => outStream_V_last_V_1_ack_in,
      \outStream_V_strb_V_1_state_reg[1]\(0) => outStream_V_strb_V_1_ack_in,
      \outStream_V_user_V_1_state_reg[1]\(0) => outStream_V_user_V_1_ack_in,
      p_62_in => p_62_in,
      s_axi_CTRL_ARADDR(6 downto 0) => s_axi_CTRL_ARADDR(6 downto 0),
      s_axi_CTRL_ARREADY => s_axi_CTRL_ARREADY,
      s_axi_CTRL_ARVALID => s_axi_CTRL_ARVALID,
      s_axi_CTRL_AWADDR(6 downto 0) => s_axi_CTRL_AWADDR(6 downto 0),
      s_axi_CTRL_AWREADY => s_axi_CTRL_AWREADY,
      s_axi_CTRL_AWVALID => s_axi_CTRL_AWVALID,
      s_axi_CTRL_BREADY => s_axi_CTRL_BREADY,
      s_axi_CTRL_BVALID => s_axi_CTRL_BVALID,
      s_axi_CTRL_RDATA(31 downto 0) => s_axi_CTRL_RDATA(31 downto 0),
      s_axi_CTRL_RREADY => s_axi_CTRL_RREADY,
      s_axi_CTRL_RVALID => s_axi_CTRL_RVALID,
      s_axi_CTRL_WDATA(31 downto 0) => s_axi_CTRL_WDATA(31 downto 0),
      s_axi_CTRL_WREADY => s_axi_CTRL_WREADY,
      s_axi_CTRL_WSTRB(3 downto 0) => s_axi_CTRL_WSTRB(3 downto 0),
      s_axi_CTRL_WVALID => s_axi_CTRL_WVALID,
      \x_reg_312_reg[0]\ => cnn_2d_conv_d4x4_k3x3_CTRL_s_axi_U_n_2,
      \x_reg_312_reg[0]_0\ => \x_reg_312_reg_n_0_[0]\,
      \x_reg_312_reg[0]_1\ => \x_reg_312[0]_i_2_n_0\,
      \x_reg_312_reg[1]\ => cnn_2d_conv_d4x4_k3x3_CTRL_s_axi_U_n_1,
      \x_reg_312_reg[1]_0\ => \x_reg_312_reg_n_0_[1]\,
      \x_reg_312_reg[2]\ => cnn_2d_conv_d4x4_k3x3_CTRL_s_axi_U_n_0,
      \x_reg_312_reg[2]_0\ => \x_reg_312_reg_n_0_[2]\
    );
\cond_reg_1393[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F08CCCC"
    )
        port map (
      I0 => \x_reg_312_reg_n_0_[2]\,
      I1 => \cond_reg_1393_reg_n_0_[0]\,
      I2 => \x_reg_312_reg_n_0_[0]\,
      I3 => \x_reg_312_reg_n_0_[1]\,
      I4 => p_62_in,
      O => \cond_reg_1393[0]_i_1_n_0\
    );
\cond_reg_1393_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \cond_reg_1393[0]_i_1_n_0\,
      Q => \cond_reg_1393_reg_n_0_[0]\,
      R => '0'
    );
\exitcond1_reg_1389[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => \x_reg_312_reg_n_0_[0]\,
      I1 => \x_reg_312_reg_n_0_[2]\,
      I2 => \x_reg_312_reg_n_0_[1]\,
      I3 => p_62_in,
      I4 => \exitcond1_reg_1389_reg_n_0_[0]\,
      O => \exitcond1_reg_1389[0]_i_1_n_0\
    );
\exitcond1_reg_1389_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \exitcond1_reg_1389[0]_i_1_n_0\,
      Q => \exitcond1_reg_1389_reg_n_0_[0]\,
      R => '0'
    );
\exitcond4_reg_1414[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888888B8"
    )
        port map (
      I0 => \exitcond4_reg_1414_reg_n_0_[0]\,
      I1 => \ap_CS_fsm[4]_i_2_n_0\,
      I2 => x1_reg_371(2),
      I3 => x1_reg_371(0),
      I4 => x1_reg_371(1),
      O => \exitcond4_reg_1414[0]_i_1_n_0\
    );
\exitcond4_reg_1414_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \exitcond4_reg_1414[0]_i_1_n_0\,
      Q => \exitcond4_reg_1414_reg_n_0_[0]\,
      R => '0'
    );
\exitcond_flatten8_reg_1554[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \indvar_flatten6_reg_451_reg__0\(1),
      I1 => \indvar_flatten6_reg_451_reg__0\(0),
      I2 => \indvar_flatten6_reg_451_reg__0\(2),
      I3 => \indvar_flatten6_reg_451_reg__0\(4),
      I4 => \indvar_flatten6_reg_451_reg__0\(3),
      O => \exitcond_flatten8_reg_1554[0]_i_2_n_0\
    );
\exitcond_flatten8_reg_1554_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_56_in,
      D => \exitcond_flatten8_reg_1554[0]_i_2_n_0\,
      Q => \exitcond_flatten8_reg_1554_reg_n_0_[0]\,
      R => '0'
    );
\icmp_reg_1563[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => icmp_fu_919_p2,
      I1 => \exitcond_flatten8_reg_1554[0]_i_2_n_0\,
      I2 => ap_CS_fsm_pp3_stage0,
      I3 => cnn_2d_conv_d4x4_bkb_U2_n_1,
      I4 => icmp_reg_1563,
      O => \icmp_reg_1563[0]_i_1_n_0\
    );
\icmp_reg_1563_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_reg_1563[0]_i_1_n_0\,
      Q => icmp_reg_1563,
      R => '0'
    );
\inStream_V_data_V_0_payload_A[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => inStream_V_data_V_0_sel_wr,
      I1 => inStream_V_data_V_0_ack_in,
      I2 => \inStream_V_data_V_0_state_reg_n_0_[0]\,
      O => inStream_V_data_V_0_load_A
    );
\inStream_V_data_V_0_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_A,
      D => inStream_TDATA(0),
      Q => inStream_V_data_V_0_payload_A(0),
      R => '0'
    );
\inStream_V_data_V_0_payload_A_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_A,
      D => inStream_TDATA(10),
      Q => inStream_V_data_V_0_payload_A(10),
      R => '0'
    );
\inStream_V_data_V_0_payload_A_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_A,
      D => inStream_TDATA(11),
      Q => inStream_V_data_V_0_payload_A(11),
      R => '0'
    );
\inStream_V_data_V_0_payload_A_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_A,
      D => inStream_TDATA(12),
      Q => inStream_V_data_V_0_payload_A(12),
      R => '0'
    );
\inStream_V_data_V_0_payload_A_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_A,
      D => inStream_TDATA(13),
      Q => inStream_V_data_V_0_payload_A(13),
      R => '0'
    );
\inStream_V_data_V_0_payload_A_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_A,
      D => inStream_TDATA(14),
      Q => inStream_V_data_V_0_payload_A(14),
      R => '0'
    );
\inStream_V_data_V_0_payload_A_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_A,
      D => inStream_TDATA(15),
      Q => inStream_V_data_V_0_payload_A(15),
      R => '0'
    );
\inStream_V_data_V_0_payload_A_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_A,
      D => inStream_TDATA(16),
      Q => inStream_V_data_V_0_payload_A(16),
      R => '0'
    );
\inStream_V_data_V_0_payload_A_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_A,
      D => inStream_TDATA(17),
      Q => inStream_V_data_V_0_payload_A(17),
      R => '0'
    );
\inStream_V_data_V_0_payload_A_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_A,
      D => inStream_TDATA(18),
      Q => inStream_V_data_V_0_payload_A(18),
      R => '0'
    );
\inStream_V_data_V_0_payload_A_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_A,
      D => inStream_TDATA(19),
      Q => inStream_V_data_V_0_payload_A(19),
      R => '0'
    );
\inStream_V_data_V_0_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_A,
      D => inStream_TDATA(1),
      Q => inStream_V_data_V_0_payload_A(1),
      R => '0'
    );
\inStream_V_data_V_0_payload_A_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_A,
      D => inStream_TDATA(20),
      Q => inStream_V_data_V_0_payload_A(20),
      R => '0'
    );
\inStream_V_data_V_0_payload_A_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_A,
      D => inStream_TDATA(21),
      Q => inStream_V_data_V_0_payload_A(21),
      R => '0'
    );
\inStream_V_data_V_0_payload_A_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_A,
      D => inStream_TDATA(22),
      Q => inStream_V_data_V_0_payload_A(22),
      R => '0'
    );
\inStream_V_data_V_0_payload_A_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_A,
      D => inStream_TDATA(23),
      Q => inStream_V_data_V_0_payload_A(23),
      R => '0'
    );
\inStream_V_data_V_0_payload_A_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_A,
      D => inStream_TDATA(24),
      Q => inStream_V_data_V_0_payload_A(24),
      R => '0'
    );
\inStream_V_data_V_0_payload_A_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_A,
      D => inStream_TDATA(25),
      Q => inStream_V_data_V_0_payload_A(25),
      R => '0'
    );
\inStream_V_data_V_0_payload_A_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_A,
      D => inStream_TDATA(26),
      Q => inStream_V_data_V_0_payload_A(26),
      R => '0'
    );
\inStream_V_data_V_0_payload_A_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_A,
      D => inStream_TDATA(27),
      Q => inStream_V_data_V_0_payload_A(27),
      R => '0'
    );
\inStream_V_data_V_0_payload_A_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_A,
      D => inStream_TDATA(28),
      Q => inStream_V_data_V_0_payload_A(28),
      R => '0'
    );
\inStream_V_data_V_0_payload_A_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_A,
      D => inStream_TDATA(29),
      Q => inStream_V_data_V_0_payload_A(29),
      R => '0'
    );
\inStream_V_data_V_0_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_A,
      D => inStream_TDATA(2),
      Q => inStream_V_data_V_0_payload_A(2),
      R => '0'
    );
\inStream_V_data_V_0_payload_A_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_A,
      D => inStream_TDATA(30),
      Q => inStream_V_data_V_0_payload_A(30),
      R => '0'
    );
\inStream_V_data_V_0_payload_A_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_A,
      D => inStream_TDATA(31),
      Q => inStream_V_data_V_0_payload_A(31),
      R => '0'
    );
\inStream_V_data_V_0_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_A,
      D => inStream_TDATA(3),
      Q => inStream_V_data_V_0_payload_A(3),
      R => '0'
    );
\inStream_V_data_V_0_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_A,
      D => inStream_TDATA(4),
      Q => inStream_V_data_V_0_payload_A(4),
      R => '0'
    );
\inStream_V_data_V_0_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_A,
      D => inStream_TDATA(5),
      Q => inStream_V_data_V_0_payload_A(5),
      R => '0'
    );
\inStream_V_data_V_0_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_A,
      D => inStream_TDATA(6),
      Q => inStream_V_data_V_0_payload_A(6),
      R => '0'
    );
\inStream_V_data_V_0_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_A,
      D => inStream_TDATA(7),
      Q => inStream_V_data_V_0_payload_A(7),
      R => '0'
    );
\inStream_V_data_V_0_payload_A_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_A,
      D => inStream_TDATA(8),
      Q => inStream_V_data_V_0_payload_A(8),
      R => '0'
    );
\inStream_V_data_V_0_payload_A_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_A,
      D => inStream_TDATA(9),
      Q => inStream_V_data_V_0_payload_A(9),
      R => '0'
    );
\inStream_V_data_V_0_payload_B[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => inStream_V_data_V_0_sel_wr,
      I1 => inStream_V_data_V_0_ack_in,
      I2 => \inStream_V_data_V_0_state_reg_n_0_[0]\,
      O => inStream_V_data_V_0_load_B
    );
\inStream_V_data_V_0_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_B,
      D => inStream_TDATA(0),
      Q => inStream_V_data_V_0_payload_B(0),
      R => '0'
    );
\inStream_V_data_V_0_payload_B_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_B,
      D => inStream_TDATA(10),
      Q => inStream_V_data_V_0_payload_B(10),
      R => '0'
    );
\inStream_V_data_V_0_payload_B_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_B,
      D => inStream_TDATA(11),
      Q => inStream_V_data_V_0_payload_B(11),
      R => '0'
    );
\inStream_V_data_V_0_payload_B_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_B,
      D => inStream_TDATA(12),
      Q => inStream_V_data_V_0_payload_B(12),
      R => '0'
    );
\inStream_V_data_V_0_payload_B_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_B,
      D => inStream_TDATA(13),
      Q => inStream_V_data_V_0_payload_B(13),
      R => '0'
    );
\inStream_V_data_V_0_payload_B_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_B,
      D => inStream_TDATA(14),
      Q => inStream_V_data_V_0_payload_B(14),
      R => '0'
    );
\inStream_V_data_V_0_payload_B_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_B,
      D => inStream_TDATA(15),
      Q => inStream_V_data_V_0_payload_B(15),
      R => '0'
    );
\inStream_V_data_V_0_payload_B_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_B,
      D => inStream_TDATA(16),
      Q => inStream_V_data_V_0_payload_B(16),
      R => '0'
    );
\inStream_V_data_V_0_payload_B_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_B,
      D => inStream_TDATA(17),
      Q => inStream_V_data_V_0_payload_B(17),
      R => '0'
    );
\inStream_V_data_V_0_payload_B_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_B,
      D => inStream_TDATA(18),
      Q => inStream_V_data_V_0_payload_B(18),
      R => '0'
    );
\inStream_V_data_V_0_payload_B_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_B,
      D => inStream_TDATA(19),
      Q => inStream_V_data_V_0_payload_B(19),
      R => '0'
    );
\inStream_V_data_V_0_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_B,
      D => inStream_TDATA(1),
      Q => inStream_V_data_V_0_payload_B(1),
      R => '0'
    );
\inStream_V_data_V_0_payload_B_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_B,
      D => inStream_TDATA(20),
      Q => inStream_V_data_V_0_payload_B(20),
      R => '0'
    );
\inStream_V_data_V_0_payload_B_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_B,
      D => inStream_TDATA(21),
      Q => inStream_V_data_V_0_payload_B(21),
      R => '0'
    );
\inStream_V_data_V_0_payload_B_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_B,
      D => inStream_TDATA(22),
      Q => inStream_V_data_V_0_payload_B(22),
      R => '0'
    );
\inStream_V_data_V_0_payload_B_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_B,
      D => inStream_TDATA(23),
      Q => inStream_V_data_V_0_payload_B(23),
      R => '0'
    );
\inStream_V_data_V_0_payload_B_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_B,
      D => inStream_TDATA(24),
      Q => inStream_V_data_V_0_payload_B(24),
      R => '0'
    );
\inStream_V_data_V_0_payload_B_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_B,
      D => inStream_TDATA(25),
      Q => inStream_V_data_V_0_payload_B(25),
      R => '0'
    );
\inStream_V_data_V_0_payload_B_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_B,
      D => inStream_TDATA(26),
      Q => inStream_V_data_V_0_payload_B(26),
      R => '0'
    );
\inStream_V_data_V_0_payload_B_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_B,
      D => inStream_TDATA(27),
      Q => inStream_V_data_V_0_payload_B(27),
      R => '0'
    );
\inStream_V_data_V_0_payload_B_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_B,
      D => inStream_TDATA(28),
      Q => inStream_V_data_V_0_payload_B(28),
      R => '0'
    );
\inStream_V_data_V_0_payload_B_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_B,
      D => inStream_TDATA(29),
      Q => inStream_V_data_V_0_payload_B(29),
      R => '0'
    );
\inStream_V_data_V_0_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_B,
      D => inStream_TDATA(2),
      Q => inStream_V_data_V_0_payload_B(2),
      R => '0'
    );
\inStream_V_data_V_0_payload_B_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_B,
      D => inStream_TDATA(30),
      Q => inStream_V_data_V_0_payload_B(30),
      R => '0'
    );
\inStream_V_data_V_0_payload_B_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_B,
      D => inStream_TDATA(31),
      Q => inStream_V_data_V_0_payload_B(31),
      R => '0'
    );
\inStream_V_data_V_0_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_B,
      D => inStream_TDATA(3),
      Q => inStream_V_data_V_0_payload_B(3),
      R => '0'
    );
\inStream_V_data_V_0_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_B,
      D => inStream_TDATA(4),
      Q => inStream_V_data_V_0_payload_B(4),
      R => '0'
    );
\inStream_V_data_V_0_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_B,
      D => inStream_TDATA(5),
      Q => inStream_V_data_V_0_payload_B(5),
      R => '0'
    );
\inStream_V_data_V_0_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_B,
      D => inStream_TDATA(6),
      Q => inStream_V_data_V_0_payload_B(6),
      R => '0'
    );
\inStream_V_data_V_0_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_B,
      D => inStream_TDATA(7),
      Q => inStream_V_data_V_0_payload_B(7),
      R => '0'
    );
\inStream_V_data_V_0_payload_B_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_B,
      D => inStream_TDATA(8),
      Q => inStream_V_data_V_0_payload_B(8),
      R => '0'
    );
\inStream_V_data_V_0_payload_B_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_B,
      D => inStream_TDATA(9),
      Q => inStream_V_data_V_0_payload_B(9),
      R => '0'
    );
inStream_V_data_V_0_sel_rd_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => inStream_V_data_V_0_sel0,
      I1 => inStream_V_data_V_0_sel,
      O => inStream_V_data_V_0_sel_rd_i_1_n_0
    );
inStream_V_data_V_0_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => inStream_V_data_V_0_sel_rd_i_1_n_0,
      Q => inStream_V_data_V_0_sel,
      R => ap_rst_n_inv
    );
inStream_V_data_V_0_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => inStream_V_data_V_0_ack_in,
      I1 => inStream_TVALID,
      I2 => inStream_V_data_V_0_sel_wr,
      O => inStream_V_data_V_0_sel_wr_i_1_n_0
    );
inStream_V_data_V_0_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => inStream_V_data_V_0_sel_wr_i_1_n_0,
      Q => inStream_V_data_V_0_sel_wr,
      R => ap_rst_n_inv
    );
\inStream_V_data_V_0_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCC088"
    )
        port map (
      I0 => \inStream_V_data_V_0_state_reg_n_0_[0]\,
      I1 => ap_rst_n,
      I2 => inStream_TVALID,
      I3 => inStream_V_data_V_0_ack_in,
      I4 => \inStream_V_data_V_0_state[1]_i_2_n_0\,
      O => \inStream_V_data_V_0_state[0]_i_1_n_0\
    );
\inStream_V_data_V_0_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => inStream_TVALID,
      I1 => inStream_V_data_V_0_ack_in,
      I2 => \inStream_V_data_V_0_state[1]_i_2_n_0\,
      O => inStream_V_data_V_0_state(1)
    );
\inStream_V_data_V_0_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BF000000"
    )
        port map (
      I0 => \exitcond1_reg_1389_reg_n_0_[0]\,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => \inStream_V_data_V_0_state_reg_n_0_[0]\,
      I4 => \inStream_V_dest_V_0_state[1]_i_4_n_0\,
      I5 => \window_2_1_fu_174[31]_i_3_n_0\,
      O => \inStream_V_data_V_0_state[1]_i_2_n_0\
    );
\inStream_V_data_V_0_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \inStream_V_data_V_0_state[0]_i_1_n_0\,
      Q => \inStream_V_data_V_0_state_reg_n_0_[0]\,
      R => '0'
    );
\inStream_V_data_V_0_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => inStream_V_data_V_0_state(1),
      Q => inStream_V_data_V_0_ack_in,
      R => ap_rst_n_inv
    );
\inStream_V_dest_V_0_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2AA0000"
    )
        port map (
      I0 => \inStream_V_dest_V_0_state_reg_n_0_[0]\,
      I1 => inStream_V_data_V_0_sel0,
      I2 => inStream_TVALID,
      I3 => \^instream_tready\,
      I4 => ap_rst_n,
      O => \inStream_V_dest_V_0_state[0]_i_1_n_0\
    );
\inStream_V_dest_V_0_state[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFDD"
    )
        port map (
      I0 => \inStream_V_dest_V_0_state_reg_n_0_[0]\,
      I1 => inStream_V_data_V_0_sel0,
      I2 => inStream_TVALID,
      I3 => \^instream_tready\,
      O => inStream_V_dest_V_0_state(1)
    );
\inStream_V_dest_V_0_state[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBFBBBBBBB"
    )
        port map (
      I0 => \window_2_1_fu_174[31]_i_3_n_0\,
      I1 => \inStream_V_dest_V_0_state[1]_i_4_n_0\,
      I2 => \inStream_V_data_V_0_state_reg_n_0_[0]\,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => \exitcond1_reg_1389_reg_n_0_[0]\,
      O => inStream_V_data_V_0_sel0
    );
\inStream_V_dest_V_0_state[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => ap_CS_fsm_pp1_stage0,
      I1 => \inStream_V_data_V_0_state_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => \exitcond4_reg_1414_reg_n_0_[0]\,
      O => \inStream_V_dest_V_0_state[1]_i_4_n_0\
    );
\inStream_V_dest_V_0_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \inStream_V_dest_V_0_state[0]_i_1_n_0\,
      Q => \inStream_V_dest_V_0_state_reg_n_0_[0]\,
      R => '0'
    );
\inStream_V_dest_V_0_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => inStream_V_dest_V_0_state(1),
      Q => \^instream_tready\,
      R => ap_rst_n_inv
    );
\indvar_flatten6_reg_451[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \indvar_flatten6_reg_451_reg__0\(0),
      O => indvar_flatten_next7_fu_900_p2(0)
    );
\indvar_flatten6_reg_451[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \indvar_flatten6_reg_451_reg__0\(0),
      I1 => \indvar_flatten6_reg_451_reg__0\(1),
      O => indvar_flatten_next7_fu_900_p2(1)
    );
\indvar_flatten6_reg_451[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \indvar_flatten6_reg_451_reg__0\(2),
      I1 => \indvar_flatten6_reg_451_reg__0\(1),
      I2 => \indvar_flatten6_reg_451_reg__0\(0),
      O => indvar_flatten_next7_fu_900_p2(2)
    );
\indvar_flatten6_reg_451[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \indvar_flatten6_reg_451_reg__0\(3),
      I1 => \indvar_flatten6_reg_451_reg__0\(0),
      I2 => \indvar_flatten6_reg_451_reg__0\(1),
      I3 => \indvar_flatten6_reg_451_reg__0\(2),
      O => indvar_flatten_next7_fu_900_p2(3)
    );
\indvar_flatten6_reg_451[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter0,
      I1 => cnn_2d_conv_d4x4_bkb_U2_n_1,
      I2 => ap_CS_fsm_pp3_stage0,
      I3 => \exitcond_flatten8_reg_1554[0]_i_2_n_0\,
      O => indvar_flatten6_reg_4510
    );
\indvar_flatten6_reg_451[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \indvar_flatten6_reg_451_reg__0\(4),
      I1 => \indvar_flatten6_reg_451_reg__0\(2),
      I2 => \indvar_flatten6_reg_451_reg__0\(1),
      I3 => \indvar_flatten6_reg_451_reg__0\(0),
      I4 => \indvar_flatten6_reg_451_reg__0\(3),
      O => indvar_flatten_next7_fu_900_p2(4)
    );
\indvar_flatten6_reg_451_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten6_reg_4510,
      D => indvar_flatten_next7_fu_900_p2(0),
      Q => \indvar_flatten6_reg_451_reg__0\(0),
      R => ap_CS_fsm_state9
    );
\indvar_flatten6_reg_451_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten6_reg_4510,
      D => indvar_flatten_next7_fu_900_p2(1),
      Q => \indvar_flatten6_reg_451_reg__0\(1),
      R => ap_CS_fsm_state9
    );
\indvar_flatten6_reg_451_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten6_reg_4510,
      D => indvar_flatten_next7_fu_900_p2(2),
      Q => \indvar_flatten6_reg_451_reg__0\(2),
      R => ap_CS_fsm_state9
    );
\indvar_flatten6_reg_451_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten6_reg_4510,
      D => indvar_flatten_next7_fu_900_p2(3),
      Q => \indvar_flatten6_reg_451_reg__0\(3),
      R => ap_CS_fsm_state9
    );
\indvar_flatten6_reg_451_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten6_reg_4510,
      D => indvar_flatten_next7_fu_900_p2(4),
      Q => \indvar_flatten6_reg_451_reg__0\(4),
      R => ap_CS_fsm_state9
    );
\indvar_flatten_reg_382[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => indvar_flatten_reg_382(0),
      O => indvar_flatten_next_fu_720_p2(0)
    );
\indvar_flatten_reg_382[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => indvar_flatten_reg_382(0),
      I1 => indvar_flatten_reg_382(1),
      O => indvar_flatten_next_fu_720_p2(1)
    );
\indvar_flatten_reg_382[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8AA"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => indvar_flatten_reg_382(0),
      I2 => indvar_flatten_reg_382(1),
      I3 => indvar_flatten_reg_382(2),
      O => \indvar_flatten_reg_382[2]_i_1_n_0\
    );
\indvar_flatten_reg_382[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => indvar_flatten_reg_382(2),
      I1 => indvar_flatten_reg_382(1),
      I2 => indvar_flatten_reg_382(0),
      O => indvar_flatten_next_fu_720_p2(2)
    );
\indvar_flatten_reg_382_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \indvar_flatten_reg_382[2]_i_1_n_0\,
      D => indvar_flatten_next_fu_720_p2(0),
      Q => indvar_flatten_reg_382(0),
      R => ap_CS_fsm_state7
    );
\indvar_flatten_reg_382_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \indvar_flatten_reg_382[2]_i_1_n_0\,
      D => indvar_flatten_next_fu_720_p2(1),
      Q => indvar_flatten_reg_382(1),
      R => ap_CS_fsm_state7
    );
\indvar_flatten_reg_382_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \indvar_flatten_reg_382[2]_i_1_n_0\,
      D => indvar_flatten_next_fu_720_p2(2),
      Q => indvar_flatten_reg_382(2),
      R => ap_CS_fsm_state7
    );
\lineBuffer_0_2_reg_300[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \cond_reg_1393_reg_n_0_[0]\,
      I1 => \exitcond1_reg_1389_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \inStream_V_data_V_0_state_reg_n_0_[0]\,
      O => lineBuffer_0_2_reg_300
    );
\lineBuffer_0_2_reg_300_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_reg_300,
      D => inStream_V_data_V_0_data_out(0),
      Q => \lineBuffer_0_2_reg_300_reg_n_0_[0]\,
      R => '0'
    );
\lineBuffer_0_2_reg_300_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_reg_300,
      D => inStream_V_data_V_0_data_out(10),
      Q => \lineBuffer_0_2_reg_300_reg_n_0_[10]\,
      R => '0'
    );
\lineBuffer_0_2_reg_300_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_reg_300,
      D => inStream_V_data_V_0_data_out(11),
      Q => \lineBuffer_0_2_reg_300_reg_n_0_[11]\,
      R => '0'
    );
\lineBuffer_0_2_reg_300_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_reg_300,
      D => inStream_V_data_V_0_data_out(12),
      Q => \lineBuffer_0_2_reg_300_reg_n_0_[12]\,
      R => '0'
    );
\lineBuffer_0_2_reg_300_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_reg_300,
      D => inStream_V_data_V_0_data_out(13),
      Q => \lineBuffer_0_2_reg_300_reg_n_0_[13]\,
      R => '0'
    );
\lineBuffer_0_2_reg_300_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_reg_300,
      D => inStream_V_data_V_0_data_out(14),
      Q => \lineBuffer_0_2_reg_300_reg_n_0_[14]\,
      R => '0'
    );
\lineBuffer_0_2_reg_300_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_reg_300,
      D => inStream_V_data_V_0_data_out(15),
      Q => \lineBuffer_0_2_reg_300_reg_n_0_[15]\,
      R => '0'
    );
\lineBuffer_0_2_reg_300_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_reg_300,
      D => inStream_V_data_V_0_data_out(16),
      Q => \lineBuffer_0_2_reg_300_reg_n_0_[16]\,
      R => '0'
    );
\lineBuffer_0_2_reg_300_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_reg_300,
      D => inStream_V_data_V_0_data_out(17),
      Q => \lineBuffer_0_2_reg_300_reg_n_0_[17]\,
      R => '0'
    );
\lineBuffer_0_2_reg_300_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_reg_300,
      D => inStream_V_data_V_0_data_out(18),
      Q => \lineBuffer_0_2_reg_300_reg_n_0_[18]\,
      R => '0'
    );
\lineBuffer_0_2_reg_300_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_reg_300,
      D => inStream_V_data_V_0_data_out(19),
      Q => \lineBuffer_0_2_reg_300_reg_n_0_[19]\,
      R => '0'
    );
\lineBuffer_0_2_reg_300_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_reg_300,
      D => inStream_V_data_V_0_data_out(1),
      Q => \lineBuffer_0_2_reg_300_reg_n_0_[1]\,
      R => '0'
    );
\lineBuffer_0_2_reg_300_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_reg_300,
      D => inStream_V_data_V_0_data_out(20),
      Q => \lineBuffer_0_2_reg_300_reg_n_0_[20]\,
      R => '0'
    );
\lineBuffer_0_2_reg_300_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_reg_300,
      D => inStream_V_data_V_0_data_out(21),
      Q => \lineBuffer_0_2_reg_300_reg_n_0_[21]\,
      R => '0'
    );
\lineBuffer_0_2_reg_300_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_reg_300,
      D => inStream_V_data_V_0_data_out(22),
      Q => \lineBuffer_0_2_reg_300_reg_n_0_[22]\,
      R => '0'
    );
\lineBuffer_0_2_reg_300_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_reg_300,
      D => inStream_V_data_V_0_data_out(23),
      Q => \lineBuffer_0_2_reg_300_reg_n_0_[23]\,
      R => '0'
    );
\lineBuffer_0_2_reg_300_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_reg_300,
      D => inStream_V_data_V_0_data_out(24),
      Q => \lineBuffer_0_2_reg_300_reg_n_0_[24]\,
      R => '0'
    );
\lineBuffer_0_2_reg_300_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_reg_300,
      D => inStream_V_data_V_0_data_out(25),
      Q => \lineBuffer_0_2_reg_300_reg_n_0_[25]\,
      R => '0'
    );
\lineBuffer_0_2_reg_300_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_reg_300,
      D => inStream_V_data_V_0_data_out(26),
      Q => \lineBuffer_0_2_reg_300_reg_n_0_[26]\,
      R => '0'
    );
\lineBuffer_0_2_reg_300_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_reg_300,
      D => inStream_V_data_V_0_data_out(27),
      Q => \lineBuffer_0_2_reg_300_reg_n_0_[27]\,
      R => '0'
    );
\lineBuffer_0_2_reg_300_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_reg_300,
      D => inStream_V_data_V_0_data_out(28),
      Q => \lineBuffer_0_2_reg_300_reg_n_0_[28]\,
      R => '0'
    );
\lineBuffer_0_2_reg_300_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_reg_300,
      D => inStream_V_data_V_0_data_out(29),
      Q => \lineBuffer_0_2_reg_300_reg_n_0_[29]\,
      R => '0'
    );
\lineBuffer_0_2_reg_300_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_reg_300,
      D => inStream_V_data_V_0_data_out(2),
      Q => \lineBuffer_0_2_reg_300_reg_n_0_[2]\,
      R => '0'
    );
\lineBuffer_0_2_reg_300_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_reg_300,
      D => inStream_V_data_V_0_data_out(30),
      Q => \lineBuffer_0_2_reg_300_reg_n_0_[30]\,
      R => '0'
    );
\lineBuffer_0_2_reg_300_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_reg_300,
      D => inStream_V_data_V_0_data_out(31),
      Q => \lineBuffer_0_2_reg_300_reg_n_0_[31]\,
      R => '0'
    );
\lineBuffer_0_2_reg_300_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_reg_300,
      D => inStream_V_data_V_0_data_out(3),
      Q => \lineBuffer_0_2_reg_300_reg_n_0_[3]\,
      R => '0'
    );
\lineBuffer_0_2_reg_300_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_reg_300,
      D => inStream_V_data_V_0_data_out(4),
      Q => \lineBuffer_0_2_reg_300_reg_n_0_[4]\,
      R => '0'
    );
\lineBuffer_0_2_reg_300_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_reg_300,
      D => inStream_V_data_V_0_data_out(5),
      Q => \lineBuffer_0_2_reg_300_reg_n_0_[5]\,
      R => '0'
    );
\lineBuffer_0_2_reg_300_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_reg_300,
      D => inStream_V_data_V_0_data_out(6),
      Q => \lineBuffer_0_2_reg_300_reg_n_0_[6]\,
      R => '0'
    );
\lineBuffer_0_2_reg_300_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_reg_300,
      D => inStream_V_data_V_0_data_out(7),
      Q => \lineBuffer_0_2_reg_300_reg_n_0_[7]\,
      R => '0'
    );
\lineBuffer_0_2_reg_300_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_reg_300,
      D => inStream_V_data_V_0_data_out(8),
      Q => \lineBuffer_0_2_reg_300_reg_n_0_[8]\,
      R => '0'
    );
\lineBuffer_0_2_reg_300_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_reg_300,
      D => inStream_V_data_V_0_data_out(9),
      Q => \lineBuffer_0_2_reg_300_reg_n_0_[9]\,
      R => '0'
    );
\lineBuffer_0_2_s_reg_534[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F2F0F0F0F0"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter2,
      I1 => cnn_2d_conv_d4x4_bkb_U2_n_1,
      I2 => ap_CS_fsm_state9,
      I3 => tmp_6_reg_1582(0),
      I4 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1554_reg_n_0_[0]\,
      I5 => tmp_6_reg_1582(1),
      O => lineBuffer_1_2_3_reg_494
    );
\lineBuffer_0_2_s_reg_534_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_3_reg_494,
      D => cnn_2d_conv_d4x4_cud_U10_n_31,
      Q => \lineBuffer_0_2_s_reg_534_reg_n_0_[0]\,
      R => '0'
    );
\lineBuffer_0_2_s_reg_534_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_3_reg_494,
      D => cnn_2d_conv_d4x4_cud_U10_n_21,
      Q => \lineBuffer_0_2_s_reg_534_reg_n_0_[10]\,
      R => '0'
    );
\lineBuffer_0_2_s_reg_534_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_3_reg_494,
      D => cnn_2d_conv_d4x4_cud_U10_n_20,
      Q => \lineBuffer_0_2_s_reg_534_reg_n_0_[11]\,
      R => '0'
    );
\lineBuffer_0_2_s_reg_534_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_3_reg_494,
      D => cnn_2d_conv_d4x4_cud_U10_n_19,
      Q => \lineBuffer_0_2_s_reg_534_reg_n_0_[12]\,
      R => '0'
    );
\lineBuffer_0_2_s_reg_534_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_3_reg_494,
      D => cnn_2d_conv_d4x4_cud_U10_n_18,
      Q => \lineBuffer_0_2_s_reg_534_reg_n_0_[13]\,
      R => '0'
    );
\lineBuffer_0_2_s_reg_534_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_3_reg_494,
      D => cnn_2d_conv_d4x4_cud_U10_n_17,
      Q => \lineBuffer_0_2_s_reg_534_reg_n_0_[14]\,
      R => '0'
    );
\lineBuffer_0_2_s_reg_534_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_3_reg_494,
      D => cnn_2d_conv_d4x4_cud_U10_n_16,
      Q => \lineBuffer_0_2_s_reg_534_reg_n_0_[15]\,
      R => '0'
    );
\lineBuffer_0_2_s_reg_534_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_3_reg_494,
      D => cnn_2d_conv_d4x4_cud_U10_n_15,
      Q => \lineBuffer_0_2_s_reg_534_reg_n_0_[16]\,
      R => '0'
    );
\lineBuffer_0_2_s_reg_534_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_3_reg_494,
      D => cnn_2d_conv_d4x4_cud_U10_n_14,
      Q => \lineBuffer_0_2_s_reg_534_reg_n_0_[17]\,
      R => '0'
    );
\lineBuffer_0_2_s_reg_534_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_3_reg_494,
      D => cnn_2d_conv_d4x4_cud_U10_n_13,
      Q => \lineBuffer_0_2_s_reg_534_reg_n_0_[18]\,
      R => '0'
    );
\lineBuffer_0_2_s_reg_534_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_3_reg_494,
      D => cnn_2d_conv_d4x4_cud_U10_n_12,
      Q => \lineBuffer_0_2_s_reg_534_reg_n_0_[19]\,
      R => '0'
    );
\lineBuffer_0_2_s_reg_534_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_3_reg_494,
      D => cnn_2d_conv_d4x4_cud_U10_n_30,
      Q => \lineBuffer_0_2_s_reg_534_reg_n_0_[1]\,
      R => '0'
    );
\lineBuffer_0_2_s_reg_534_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_3_reg_494,
      D => cnn_2d_conv_d4x4_cud_U10_n_11,
      Q => \lineBuffer_0_2_s_reg_534_reg_n_0_[20]\,
      R => '0'
    );
\lineBuffer_0_2_s_reg_534_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_3_reg_494,
      D => cnn_2d_conv_d4x4_cud_U10_n_10,
      Q => \lineBuffer_0_2_s_reg_534_reg_n_0_[21]\,
      R => '0'
    );
\lineBuffer_0_2_s_reg_534_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_3_reg_494,
      D => cnn_2d_conv_d4x4_cud_U10_n_9,
      Q => \lineBuffer_0_2_s_reg_534_reg_n_0_[22]\,
      R => '0'
    );
\lineBuffer_0_2_s_reg_534_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_3_reg_494,
      D => cnn_2d_conv_d4x4_cud_U10_n_8,
      Q => \lineBuffer_0_2_s_reg_534_reg_n_0_[23]\,
      R => '0'
    );
\lineBuffer_0_2_s_reg_534_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_3_reg_494,
      D => cnn_2d_conv_d4x4_cud_U10_n_7,
      Q => \lineBuffer_0_2_s_reg_534_reg_n_0_[24]\,
      R => '0'
    );
\lineBuffer_0_2_s_reg_534_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_3_reg_494,
      D => cnn_2d_conv_d4x4_cud_U10_n_6,
      Q => \lineBuffer_0_2_s_reg_534_reg_n_0_[25]\,
      R => '0'
    );
\lineBuffer_0_2_s_reg_534_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_3_reg_494,
      D => cnn_2d_conv_d4x4_cud_U10_n_5,
      Q => \lineBuffer_0_2_s_reg_534_reg_n_0_[26]\,
      R => '0'
    );
\lineBuffer_0_2_s_reg_534_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_3_reg_494,
      D => cnn_2d_conv_d4x4_cud_U10_n_4,
      Q => \lineBuffer_0_2_s_reg_534_reg_n_0_[27]\,
      R => '0'
    );
\lineBuffer_0_2_s_reg_534_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_3_reg_494,
      D => cnn_2d_conv_d4x4_cud_U10_n_3,
      Q => \lineBuffer_0_2_s_reg_534_reg_n_0_[28]\,
      R => '0'
    );
\lineBuffer_0_2_s_reg_534_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_3_reg_494,
      D => cnn_2d_conv_d4x4_cud_U10_n_2,
      Q => \lineBuffer_0_2_s_reg_534_reg_n_0_[29]\,
      R => '0'
    );
\lineBuffer_0_2_s_reg_534_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_3_reg_494,
      D => cnn_2d_conv_d4x4_cud_U10_n_29,
      Q => \lineBuffer_0_2_s_reg_534_reg_n_0_[2]\,
      R => '0'
    );
\lineBuffer_0_2_s_reg_534_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_3_reg_494,
      D => cnn_2d_conv_d4x4_cud_U10_n_1,
      Q => \lineBuffer_0_2_s_reg_534_reg_n_0_[30]\,
      R => '0'
    );
\lineBuffer_0_2_s_reg_534_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_3_reg_494,
      D => cnn_2d_conv_d4x4_cud_U10_n_0,
      Q => \lineBuffer_0_2_s_reg_534_reg_n_0_[31]\,
      R => '0'
    );
\lineBuffer_0_2_s_reg_534_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_3_reg_494,
      D => cnn_2d_conv_d4x4_cud_U10_n_28,
      Q => \lineBuffer_0_2_s_reg_534_reg_n_0_[3]\,
      R => '0'
    );
\lineBuffer_0_2_s_reg_534_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_3_reg_494,
      D => cnn_2d_conv_d4x4_cud_U10_n_27,
      Q => \lineBuffer_0_2_s_reg_534_reg_n_0_[4]\,
      R => '0'
    );
\lineBuffer_0_2_s_reg_534_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_3_reg_494,
      D => cnn_2d_conv_d4x4_cud_U10_n_26,
      Q => \lineBuffer_0_2_s_reg_534_reg_n_0_[5]\,
      R => '0'
    );
\lineBuffer_0_2_s_reg_534_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_3_reg_494,
      D => cnn_2d_conv_d4x4_cud_U10_n_25,
      Q => \lineBuffer_0_2_s_reg_534_reg_n_0_[6]\,
      R => '0'
    );
\lineBuffer_0_2_s_reg_534_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_3_reg_494,
      D => cnn_2d_conv_d4x4_cud_U10_n_24,
      Q => \lineBuffer_0_2_s_reg_534_reg_n_0_[7]\,
      R => '0'
    );
\lineBuffer_0_2_s_reg_534_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_3_reg_494,
      D => cnn_2d_conv_d4x4_cud_U10_n_23,
      Q => \lineBuffer_0_2_s_reg_534_reg_n_0_[8]\,
      R => '0'
    );
\lineBuffer_0_2_s_reg_534_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_3_reg_494,
      D => cnn_2d_conv_d4x4_cud_U10_n_22,
      Q => \lineBuffer_0_2_s_reg_534_reg_n_0_[9]\,
      R => '0'
    );
\lineBuffer_0_3_15_reg_1666_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_s_reg_5341,
      D => lineBuffer_0_3_15_fu_1162_p6(0),
      Q => lineBuffer_0_3_15_reg_1666(0),
      R => '0'
    );
\lineBuffer_0_3_15_reg_1666_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_s_reg_5341,
      D => lineBuffer_0_3_15_fu_1162_p6(10),
      Q => lineBuffer_0_3_15_reg_1666(10),
      R => '0'
    );
\lineBuffer_0_3_15_reg_1666_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_s_reg_5341,
      D => lineBuffer_0_3_15_fu_1162_p6(11),
      Q => lineBuffer_0_3_15_reg_1666(11),
      R => '0'
    );
\lineBuffer_0_3_15_reg_1666_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_s_reg_5341,
      D => lineBuffer_0_3_15_fu_1162_p6(12),
      Q => lineBuffer_0_3_15_reg_1666(12),
      R => '0'
    );
\lineBuffer_0_3_15_reg_1666_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_s_reg_5341,
      D => lineBuffer_0_3_15_fu_1162_p6(13),
      Q => lineBuffer_0_3_15_reg_1666(13),
      R => '0'
    );
\lineBuffer_0_3_15_reg_1666_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_s_reg_5341,
      D => lineBuffer_0_3_15_fu_1162_p6(14),
      Q => lineBuffer_0_3_15_reg_1666(14),
      R => '0'
    );
\lineBuffer_0_3_15_reg_1666_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_s_reg_5341,
      D => lineBuffer_0_3_15_fu_1162_p6(15),
      Q => lineBuffer_0_3_15_reg_1666(15),
      R => '0'
    );
\lineBuffer_0_3_15_reg_1666_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_s_reg_5341,
      D => lineBuffer_0_3_15_fu_1162_p6(16),
      Q => lineBuffer_0_3_15_reg_1666(16),
      R => '0'
    );
\lineBuffer_0_3_15_reg_1666_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_s_reg_5341,
      D => lineBuffer_0_3_15_fu_1162_p6(17),
      Q => lineBuffer_0_3_15_reg_1666(17),
      R => '0'
    );
\lineBuffer_0_3_15_reg_1666_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_s_reg_5341,
      D => lineBuffer_0_3_15_fu_1162_p6(18),
      Q => lineBuffer_0_3_15_reg_1666(18),
      R => '0'
    );
\lineBuffer_0_3_15_reg_1666_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_s_reg_5341,
      D => lineBuffer_0_3_15_fu_1162_p6(19),
      Q => lineBuffer_0_3_15_reg_1666(19),
      R => '0'
    );
\lineBuffer_0_3_15_reg_1666_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_s_reg_5341,
      D => lineBuffer_0_3_15_fu_1162_p6(1),
      Q => lineBuffer_0_3_15_reg_1666(1),
      R => '0'
    );
\lineBuffer_0_3_15_reg_1666_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_s_reg_5341,
      D => lineBuffer_0_3_15_fu_1162_p6(20),
      Q => lineBuffer_0_3_15_reg_1666(20),
      R => '0'
    );
\lineBuffer_0_3_15_reg_1666_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_s_reg_5341,
      D => lineBuffer_0_3_15_fu_1162_p6(21),
      Q => lineBuffer_0_3_15_reg_1666(21),
      R => '0'
    );
\lineBuffer_0_3_15_reg_1666_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_s_reg_5341,
      D => lineBuffer_0_3_15_fu_1162_p6(22),
      Q => lineBuffer_0_3_15_reg_1666(22),
      R => '0'
    );
\lineBuffer_0_3_15_reg_1666_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_s_reg_5341,
      D => lineBuffer_0_3_15_fu_1162_p6(23),
      Q => lineBuffer_0_3_15_reg_1666(23),
      R => '0'
    );
\lineBuffer_0_3_15_reg_1666_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_s_reg_5341,
      D => lineBuffer_0_3_15_fu_1162_p6(24),
      Q => lineBuffer_0_3_15_reg_1666(24),
      R => '0'
    );
\lineBuffer_0_3_15_reg_1666_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_s_reg_5341,
      D => lineBuffer_0_3_15_fu_1162_p6(25),
      Q => lineBuffer_0_3_15_reg_1666(25),
      R => '0'
    );
\lineBuffer_0_3_15_reg_1666_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_s_reg_5341,
      D => lineBuffer_0_3_15_fu_1162_p6(26),
      Q => lineBuffer_0_3_15_reg_1666(26),
      R => '0'
    );
\lineBuffer_0_3_15_reg_1666_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_s_reg_5341,
      D => lineBuffer_0_3_15_fu_1162_p6(27),
      Q => lineBuffer_0_3_15_reg_1666(27),
      R => '0'
    );
\lineBuffer_0_3_15_reg_1666_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_s_reg_5341,
      D => lineBuffer_0_3_15_fu_1162_p6(28),
      Q => lineBuffer_0_3_15_reg_1666(28),
      R => '0'
    );
\lineBuffer_0_3_15_reg_1666_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_s_reg_5341,
      D => lineBuffer_0_3_15_fu_1162_p6(29),
      Q => lineBuffer_0_3_15_reg_1666(29),
      R => '0'
    );
\lineBuffer_0_3_15_reg_1666_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_s_reg_5341,
      D => lineBuffer_0_3_15_fu_1162_p6(2),
      Q => lineBuffer_0_3_15_reg_1666(2),
      R => '0'
    );
\lineBuffer_0_3_15_reg_1666_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_s_reg_5341,
      D => lineBuffer_0_3_15_fu_1162_p6(30),
      Q => lineBuffer_0_3_15_reg_1666(30),
      R => '0'
    );
\lineBuffer_0_3_15_reg_1666_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_s_reg_5341,
      D => lineBuffer_0_3_15_fu_1162_p6(31),
      Q => lineBuffer_0_3_15_reg_1666(31),
      R => '0'
    );
\lineBuffer_0_3_15_reg_1666_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_s_reg_5341,
      D => lineBuffer_0_3_15_fu_1162_p6(3),
      Q => lineBuffer_0_3_15_reg_1666(3),
      R => '0'
    );
\lineBuffer_0_3_15_reg_1666_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_s_reg_5341,
      D => lineBuffer_0_3_15_fu_1162_p6(4),
      Q => lineBuffer_0_3_15_reg_1666(4),
      R => '0'
    );
\lineBuffer_0_3_15_reg_1666_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_s_reg_5341,
      D => lineBuffer_0_3_15_fu_1162_p6(5),
      Q => lineBuffer_0_3_15_reg_1666(5),
      R => '0'
    );
\lineBuffer_0_3_15_reg_1666_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_s_reg_5341,
      D => lineBuffer_0_3_15_fu_1162_p6(6),
      Q => lineBuffer_0_3_15_reg_1666(6),
      R => '0'
    );
\lineBuffer_0_3_15_reg_1666_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_s_reg_5341,
      D => lineBuffer_0_3_15_fu_1162_p6(7),
      Q => lineBuffer_0_3_15_reg_1666(7),
      R => '0'
    );
\lineBuffer_0_3_15_reg_1666_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_s_reg_5341,
      D => lineBuffer_0_3_15_fu_1162_p6(8),
      Q => lineBuffer_0_3_15_reg_1666(8),
      R => '0'
    );
\lineBuffer_0_3_15_reg_1666_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_s_reg_5341,
      D => lineBuffer_0_3_15_fu_1162_p6(9),
      Q => lineBuffer_0_3_15_reg_1666(9),
      R => '0'
    );
\lineBuffer_0_3_3_reg_524[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F2F0F0F0F0F0"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter2,
      I1 => cnn_2d_conv_d4x4_bkb_U2_n_1,
      I2 => ap_CS_fsm_state9,
      I3 => tmp_6_reg_1582(0),
      I4 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1554_reg_n_0_[0]\,
      I5 => tmp_6_reg_1582(1),
      O => lineBuffer_1_3_3_reg_484
    );
\lineBuffer_0_3_3_reg_524_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_3_reg_484,
      D => cnn_2d_conv_d4x4_cud_U10_n_95,
      Q => \lineBuffer_0_3_3_reg_524_reg_n_0_[0]\,
      R => '0'
    );
\lineBuffer_0_3_3_reg_524_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_3_reg_484,
      D => cnn_2d_conv_d4x4_cud_U10_n_85,
      Q => \lineBuffer_0_3_3_reg_524_reg_n_0_[10]\,
      R => '0'
    );
\lineBuffer_0_3_3_reg_524_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_3_reg_484,
      D => cnn_2d_conv_d4x4_cud_U10_n_84,
      Q => \lineBuffer_0_3_3_reg_524_reg_n_0_[11]\,
      R => '0'
    );
\lineBuffer_0_3_3_reg_524_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_3_reg_484,
      D => cnn_2d_conv_d4x4_cud_U10_n_83,
      Q => \lineBuffer_0_3_3_reg_524_reg_n_0_[12]\,
      R => '0'
    );
\lineBuffer_0_3_3_reg_524_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_3_reg_484,
      D => cnn_2d_conv_d4x4_cud_U10_n_82,
      Q => \lineBuffer_0_3_3_reg_524_reg_n_0_[13]\,
      R => '0'
    );
\lineBuffer_0_3_3_reg_524_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_3_reg_484,
      D => cnn_2d_conv_d4x4_cud_U10_n_81,
      Q => \lineBuffer_0_3_3_reg_524_reg_n_0_[14]\,
      R => '0'
    );
\lineBuffer_0_3_3_reg_524_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_3_reg_484,
      D => cnn_2d_conv_d4x4_cud_U10_n_80,
      Q => \lineBuffer_0_3_3_reg_524_reg_n_0_[15]\,
      R => '0'
    );
\lineBuffer_0_3_3_reg_524_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_3_reg_484,
      D => cnn_2d_conv_d4x4_cud_U10_n_79,
      Q => \lineBuffer_0_3_3_reg_524_reg_n_0_[16]\,
      R => '0'
    );
\lineBuffer_0_3_3_reg_524_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_3_reg_484,
      D => cnn_2d_conv_d4x4_cud_U10_n_78,
      Q => \lineBuffer_0_3_3_reg_524_reg_n_0_[17]\,
      R => '0'
    );
\lineBuffer_0_3_3_reg_524_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_3_reg_484,
      D => cnn_2d_conv_d4x4_cud_U10_n_77,
      Q => \lineBuffer_0_3_3_reg_524_reg_n_0_[18]\,
      R => '0'
    );
\lineBuffer_0_3_3_reg_524_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_3_reg_484,
      D => cnn_2d_conv_d4x4_cud_U10_n_76,
      Q => \lineBuffer_0_3_3_reg_524_reg_n_0_[19]\,
      R => '0'
    );
\lineBuffer_0_3_3_reg_524_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_3_reg_484,
      D => cnn_2d_conv_d4x4_cud_U10_n_94,
      Q => \lineBuffer_0_3_3_reg_524_reg_n_0_[1]\,
      R => '0'
    );
\lineBuffer_0_3_3_reg_524_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_3_reg_484,
      D => cnn_2d_conv_d4x4_cud_U10_n_75,
      Q => \lineBuffer_0_3_3_reg_524_reg_n_0_[20]\,
      R => '0'
    );
\lineBuffer_0_3_3_reg_524_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_3_reg_484,
      D => cnn_2d_conv_d4x4_cud_U10_n_74,
      Q => \lineBuffer_0_3_3_reg_524_reg_n_0_[21]\,
      R => '0'
    );
\lineBuffer_0_3_3_reg_524_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_3_reg_484,
      D => cnn_2d_conv_d4x4_cud_U10_n_73,
      Q => \lineBuffer_0_3_3_reg_524_reg_n_0_[22]\,
      R => '0'
    );
\lineBuffer_0_3_3_reg_524_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_3_reg_484,
      D => cnn_2d_conv_d4x4_cud_U10_n_72,
      Q => \lineBuffer_0_3_3_reg_524_reg_n_0_[23]\,
      R => '0'
    );
\lineBuffer_0_3_3_reg_524_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_3_reg_484,
      D => cnn_2d_conv_d4x4_cud_U10_n_71,
      Q => \lineBuffer_0_3_3_reg_524_reg_n_0_[24]\,
      R => '0'
    );
\lineBuffer_0_3_3_reg_524_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_3_reg_484,
      D => cnn_2d_conv_d4x4_cud_U10_n_70,
      Q => \lineBuffer_0_3_3_reg_524_reg_n_0_[25]\,
      R => '0'
    );
\lineBuffer_0_3_3_reg_524_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_3_reg_484,
      D => cnn_2d_conv_d4x4_cud_U10_n_69,
      Q => \lineBuffer_0_3_3_reg_524_reg_n_0_[26]\,
      R => '0'
    );
\lineBuffer_0_3_3_reg_524_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_3_reg_484,
      D => cnn_2d_conv_d4x4_cud_U10_n_68,
      Q => \lineBuffer_0_3_3_reg_524_reg_n_0_[27]\,
      R => '0'
    );
\lineBuffer_0_3_3_reg_524_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_3_reg_484,
      D => cnn_2d_conv_d4x4_cud_U10_n_67,
      Q => \lineBuffer_0_3_3_reg_524_reg_n_0_[28]\,
      R => '0'
    );
\lineBuffer_0_3_3_reg_524_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_3_reg_484,
      D => cnn_2d_conv_d4x4_cud_U10_n_66,
      Q => \lineBuffer_0_3_3_reg_524_reg_n_0_[29]\,
      R => '0'
    );
\lineBuffer_0_3_3_reg_524_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_3_reg_484,
      D => cnn_2d_conv_d4x4_cud_U10_n_93,
      Q => \lineBuffer_0_3_3_reg_524_reg_n_0_[2]\,
      R => '0'
    );
\lineBuffer_0_3_3_reg_524_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_3_reg_484,
      D => cnn_2d_conv_d4x4_cud_U10_n_65,
      Q => \lineBuffer_0_3_3_reg_524_reg_n_0_[30]\,
      R => '0'
    );
\lineBuffer_0_3_3_reg_524_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_3_reg_484,
      D => cnn_2d_conv_d4x4_cud_U10_n_64,
      Q => \lineBuffer_0_3_3_reg_524_reg_n_0_[31]\,
      R => '0'
    );
\lineBuffer_0_3_3_reg_524_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_3_reg_484,
      D => cnn_2d_conv_d4x4_cud_U10_n_92,
      Q => \lineBuffer_0_3_3_reg_524_reg_n_0_[3]\,
      R => '0'
    );
\lineBuffer_0_3_3_reg_524_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_3_reg_484,
      D => cnn_2d_conv_d4x4_cud_U10_n_91,
      Q => \lineBuffer_0_3_3_reg_524_reg_n_0_[4]\,
      R => '0'
    );
\lineBuffer_0_3_3_reg_524_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_3_reg_484,
      D => cnn_2d_conv_d4x4_cud_U10_n_90,
      Q => \lineBuffer_0_3_3_reg_524_reg_n_0_[5]\,
      R => '0'
    );
\lineBuffer_0_3_3_reg_524_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_3_reg_484,
      D => cnn_2d_conv_d4x4_cud_U10_n_89,
      Q => \lineBuffer_0_3_3_reg_524_reg_n_0_[6]\,
      R => '0'
    );
\lineBuffer_0_3_3_reg_524_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_3_reg_484,
      D => cnn_2d_conv_d4x4_cud_U10_n_88,
      Q => \lineBuffer_0_3_3_reg_524_reg_n_0_[7]\,
      R => '0'
    );
\lineBuffer_0_3_3_reg_524_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_3_reg_484,
      D => cnn_2d_conv_d4x4_cud_U10_n_87,
      Q => \lineBuffer_0_3_3_reg_524_reg_n_0_[8]\,
      R => '0'
    );
\lineBuffer_0_3_3_reg_524_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_3_reg_484,
      D => cnn_2d_conv_d4x4_cud_U10_n_86,
      Q => \lineBuffer_0_3_3_reg_524_reg_n_0_[9]\,
      R => '0'
    );
\lineBuffer_0_3_5_fu_166[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter2,
      I1 => cnn_2d_conv_d4x4_bkb_U2_n_1,
      I2 => tmp_6_reg_1582(1),
      I3 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1554_reg_n_0_[0]\,
      I4 => tmp_6_reg_1582(0),
      O => \lineBuffer_0_3_5_fu_166[31]_i_1_n_0\
    );
\lineBuffer_0_3_5_fu_166_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_0_3_5_fu_166[31]_i_1_n_0\,
      D => lineBuffer_0_3_15_fu_1162_p6(0),
      Q => lineBuffer_0_3_5_fu_166(0),
      R => '0'
    );
\lineBuffer_0_3_5_fu_166_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_0_3_5_fu_166[31]_i_1_n_0\,
      D => lineBuffer_0_3_15_fu_1162_p6(10),
      Q => lineBuffer_0_3_5_fu_166(10),
      R => '0'
    );
\lineBuffer_0_3_5_fu_166_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_0_3_5_fu_166[31]_i_1_n_0\,
      D => lineBuffer_0_3_15_fu_1162_p6(11),
      Q => lineBuffer_0_3_5_fu_166(11),
      R => '0'
    );
\lineBuffer_0_3_5_fu_166_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_0_3_5_fu_166[31]_i_1_n_0\,
      D => lineBuffer_0_3_15_fu_1162_p6(12),
      Q => lineBuffer_0_3_5_fu_166(12),
      R => '0'
    );
\lineBuffer_0_3_5_fu_166_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_0_3_5_fu_166[31]_i_1_n_0\,
      D => lineBuffer_0_3_15_fu_1162_p6(13),
      Q => lineBuffer_0_3_5_fu_166(13),
      R => '0'
    );
\lineBuffer_0_3_5_fu_166_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_0_3_5_fu_166[31]_i_1_n_0\,
      D => lineBuffer_0_3_15_fu_1162_p6(14),
      Q => lineBuffer_0_3_5_fu_166(14),
      R => '0'
    );
\lineBuffer_0_3_5_fu_166_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_0_3_5_fu_166[31]_i_1_n_0\,
      D => lineBuffer_0_3_15_fu_1162_p6(15),
      Q => lineBuffer_0_3_5_fu_166(15),
      R => '0'
    );
\lineBuffer_0_3_5_fu_166_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_0_3_5_fu_166[31]_i_1_n_0\,
      D => lineBuffer_0_3_15_fu_1162_p6(16),
      Q => lineBuffer_0_3_5_fu_166(16),
      R => '0'
    );
\lineBuffer_0_3_5_fu_166_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_0_3_5_fu_166[31]_i_1_n_0\,
      D => lineBuffer_0_3_15_fu_1162_p6(17),
      Q => lineBuffer_0_3_5_fu_166(17),
      R => '0'
    );
\lineBuffer_0_3_5_fu_166_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_0_3_5_fu_166[31]_i_1_n_0\,
      D => lineBuffer_0_3_15_fu_1162_p6(18),
      Q => lineBuffer_0_3_5_fu_166(18),
      R => '0'
    );
\lineBuffer_0_3_5_fu_166_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_0_3_5_fu_166[31]_i_1_n_0\,
      D => lineBuffer_0_3_15_fu_1162_p6(19),
      Q => lineBuffer_0_3_5_fu_166(19),
      R => '0'
    );
\lineBuffer_0_3_5_fu_166_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_0_3_5_fu_166[31]_i_1_n_0\,
      D => lineBuffer_0_3_15_fu_1162_p6(1),
      Q => lineBuffer_0_3_5_fu_166(1),
      R => '0'
    );
\lineBuffer_0_3_5_fu_166_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_0_3_5_fu_166[31]_i_1_n_0\,
      D => lineBuffer_0_3_15_fu_1162_p6(20),
      Q => lineBuffer_0_3_5_fu_166(20),
      R => '0'
    );
\lineBuffer_0_3_5_fu_166_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_0_3_5_fu_166[31]_i_1_n_0\,
      D => lineBuffer_0_3_15_fu_1162_p6(21),
      Q => lineBuffer_0_3_5_fu_166(21),
      R => '0'
    );
\lineBuffer_0_3_5_fu_166_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_0_3_5_fu_166[31]_i_1_n_0\,
      D => lineBuffer_0_3_15_fu_1162_p6(22),
      Q => lineBuffer_0_3_5_fu_166(22),
      R => '0'
    );
\lineBuffer_0_3_5_fu_166_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_0_3_5_fu_166[31]_i_1_n_0\,
      D => lineBuffer_0_3_15_fu_1162_p6(23),
      Q => lineBuffer_0_3_5_fu_166(23),
      R => '0'
    );
\lineBuffer_0_3_5_fu_166_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_0_3_5_fu_166[31]_i_1_n_0\,
      D => lineBuffer_0_3_15_fu_1162_p6(24),
      Q => lineBuffer_0_3_5_fu_166(24),
      R => '0'
    );
\lineBuffer_0_3_5_fu_166_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_0_3_5_fu_166[31]_i_1_n_0\,
      D => lineBuffer_0_3_15_fu_1162_p6(25),
      Q => lineBuffer_0_3_5_fu_166(25),
      R => '0'
    );
\lineBuffer_0_3_5_fu_166_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_0_3_5_fu_166[31]_i_1_n_0\,
      D => lineBuffer_0_3_15_fu_1162_p6(26),
      Q => lineBuffer_0_3_5_fu_166(26),
      R => '0'
    );
\lineBuffer_0_3_5_fu_166_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_0_3_5_fu_166[31]_i_1_n_0\,
      D => lineBuffer_0_3_15_fu_1162_p6(27),
      Q => lineBuffer_0_3_5_fu_166(27),
      R => '0'
    );
\lineBuffer_0_3_5_fu_166_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_0_3_5_fu_166[31]_i_1_n_0\,
      D => lineBuffer_0_3_15_fu_1162_p6(28),
      Q => lineBuffer_0_3_5_fu_166(28),
      R => '0'
    );
\lineBuffer_0_3_5_fu_166_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_0_3_5_fu_166[31]_i_1_n_0\,
      D => lineBuffer_0_3_15_fu_1162_p6(29),
      Q => lineBuffer_0_3_5_fu_166(29),
      R => '0'
    );
\lineBuffer_0_3_5_fu_166_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_0_3_5_fu_166[31]_i_1_n_0\,
      D => lineBuffer_0_3_15_fu_1162_p6(2),
      Q => lineBuffer_0_3_5_fu_166(2),
      R => '0'
    );
\lineBuffer_0_3_5_fu_166_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_0_3_5_fu_166[31]_i_1_n_0\,
      D => lineBuffer_0_3_15_fu_1162_p6(30),
      Q => lineBuffer_0_3_5_fu_166(30),
      R => '0'
    );
\lineBuffer_0_3_5_fu_166_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_0_3_5_fu_166[31]_i_1_n_0\,
      D => lineBuffer_0_3_15_fu_1162_p6(31),
      Q => lineBuffer_0_3_5_fu_166(31),
      R => '0'
    );
\lineBuffer_0_3_5_fu_166_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_0_3_5_fu_166[31]_i_1_n_0\,
      D => lineBuffer_0_3_15_fu_1162_p6(3),
      Q => lineBuffer_0_3_5_fu_166(3),
      R => '0'
    );
\lineBuffer_0_3_5_fu_166_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_0_3_5_fu_166[31]_i_1_n_0\,
      D => lineBuffer_0_3_15_fu_1162_p6(4),
      Q => lineBuffer_0_3_5_fu_166(4),
      R => '0'
    );
\lineBuffer_0_3_5_fu_166_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_0_3_5_fu_166[31]_i_1_n_0\,
      D => lineBuffer_0_3_15_fu_1162_p6(5),
      Q => lineBuffer_0_3_5_fu_166(5),
      R => '0'
    );
\lineBuffer_0_3_5_fu_166_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_0_3_5_fu_166[31]_i_1_n_0\,
      D => lineBuffer_0_3_15_fu_1162_p6(6),
      Q => lineBuffer_0_3_5_fu_166(6),
      R => '0'
    );
\lineBuffer_0_3_5_fu_166_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_0_3_5_fu_166[31]_i_1_n_0\,
      D => lineBuffer_0_3_15_fu_1162_p6(7),
      Q => lineBuffer_0_3_5_fu_166(7),
      R => '0'
    );
\lineBuffer_0_3_5_fu_166_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_0_3_5_fu_166[31]_i_1_n_0\,
      D => lineBuffer_0_3_15_fu_1162_p6(8),
      Q => lineBuffer_0_3_5_fu_166(8),
      R => '0'
    );
\lineBuffer_0_3_5_fu_166_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_0_3_5_fu_166[31]_i_1_n_0\,
      D => lineBuffer_0_3_15_fu_1162_p6(9),
      Q => lineBuffer_0_3_5_fu_166(9),
      R => '0'
    );
\lineBuffer_0_3_8_fu_170[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter2,
      I1 => cnn_2d_conv_d4x4_bkb_U2_n_1,
      I2 => tmp_6_reg_1582(1),
      I3 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1554_reg_n_0_[0]\,
      I4 => tmp_6_reg_1582(0),
      O => \lineBuffer_0_3_8_fu_170[31]_i_1_n_0\
    );
\lineBuffer_0_3_8_fu_170_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_0_3_8_fu_170[31]_i_1_n_0\,
      D => lineBuffer_0_3_15_fu_1162_p6(0),
      Q => lineBuffer_0_3_8_fu_170(0),
      R => '0'
    );
\lineBuffer_0_3_8_fu_170_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_0_3_8_fu_170[31]_i_1_n_0\,
      D => lineBuffer_0_3_15_fu_1162_p6(10),
      Q => lineBuffer_0_3_8_fu_170(10),
      R => '0'
    );
\lineBuffer_0_3_8_fu_170_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_0_3_8_fu_170[31]_i_1_n_0\,
      D => lineBuffer_0_3_15_fu_1162_p6(11),
      Q => lineBuffer_0_3_8_fu_170(11),
      R => '0'
    );
\lineBuffer_0_3_8_fu_170_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_0_3_8_fu_170[31]_i_1_n_0\,
      D => lineBuffer_0_3_15_fu_1162_p6(12),
      Q => lineBuffer_0_3_8_fu_170(12),
      R => '0'
    );
\lineBuffer_0_3_8_fu_170_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_0_3_8_fu_170[31]_i_1_n_0\,
      D => lineBuffer_0_3_15_fu_1162_p6(13),
      Q => lineBuffer_0_3_8_fu_170(13),
      R => '0'
    );
\lineBuffer_0_3_8_fu_170_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_0_3_8_fu_170[31]_i_1_n_0\,
      D => lineBuffer_0_3_15_fu_1162_p6(14),
      Q => lineBuffer_0_3_8_fu_170(14),
      R => '0'
    );
\lineBuffer_0_3_8_fu_170_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_0_3_8_fu_170[31]_i_1_n_0\,
      D => lineBuffer_0_3_15_fu_1162_p6(15),
      Q => lineBuffer_0_3_8_fu_170(15),
      R => '0'
    );
\lineBuffer_0_3_8_fu_170_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_0_3_8_fu_170[31]_i_1_n_0\,
      D => lineBuffer_0_3_15_fu_1162_p6(16),
      Q => lineBuffer_0_3_8_fu_170(16),
      R => '0'
    );
\lineBuffer_0_3_8_fu_170_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_0_3_8_fu_170[31]_i_1_n_0\,
      D => lineBuffer_0_3_15_fu_1162_p6(17),
      Q => lineBuffer_0_3_8_fu_170(17),
      R => '0'
    );
\lineBuffer_0_3_8_fu_170_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_0_3_8_fu_170[31]_i_1_n_0\,
      D => lineBuffer_0_3_15_fu_1162_p6(18),
      Q => lineBuffer_0_3_8_fu_170(18),
      R => '0'
    );
\lineBuffer_0_3_8_fu_170_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_0_3_8_fu_170[31]_i_1_n_0\,
      D => lineBuffer_0_3_15_fu_1162_p6(19),
      Q => lineBuffer_0_3_8_fu_170(19),
      R => '0'
    );
\lineBuffer_0_3_8_fu_170_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_0_3_8_fu_170[31]_i_1_n_0\,
      D => lineBuffer_0_3_15_fu_1162_p6(1),
      Q => lineBuffer_0_3_8_fu_170(1),
      R => '0'
    );
\lineBuffer_0_3_8_fu_170_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_0_3_8_fu_170[31]_i_1_n_0\,
      D => lineBuffer_0_3_15_fu_1162_p6(20),
      Q => lineBuffer_0_3_8_fu_170(20),
      R => '0'
    );
\lineBuffer_0_3_8_fu_170_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_0_3_8_fu_170[31]_i_1_n_0\,
      D => lineBuffer_0_3_15_fu_1162_p6(21),
      Q => lineBuffer_0_3_8_fu_170(21),
      R => '0'
    );
\lineBuffer_0_3_8_fu_170_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_0_3_8_fu_170[31]_i_1_n_0\,
      D => lineBuffer_0_3_15_fu_1162_p6(22),
      Q => lineBuffer_0_3_8_fu_170(22),
      R => '0'
    );
\lineBuffer_0_3_8_fu_170_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_0_3_8_fu_170[31]_i_1_n_0\,
      D => lineBuffer_0_3_15_fu_1162_p6(23),
      Q => lineBuffer_0_3_8_fu_170(23),
      R => '0'
    );
\lineBuffer_0_3_8_fu_170_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_0_3_8_fu_170[31]_i_1_n_0\,
      D => lineBuffer_0_3_15_fu_1162_p6(24),
      Q => lineBuffer_0_3_8_fu_170(24),
      R => '0'
    );
\lineBuffer_0_3_8_fu_170_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_0_3_8_fu_170[31]_i_1_n_0\,
      D => lineBuffer_0_3_15_fu_1162_p6(25),
      Q => lineBuffer_0_3_8_fu_170(25),
      R => '0'
    );
\lineBuffer_0_3_8_fu_170_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_0_3_8_fu_170[31]_i_1_n_0\,
      D => lineBuffer_0_3_15_fu_1162_p6(26),
      Q => lineBuffer_0_3_8_fu_170(26),
      R => '0'
    );
\lineBuffer_0_3_8_fu_170_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_0_3_8_fu_170[31]_i_1_n_0\,
      D => lineBuffer_0_3_15_fu_1162_p6(27),
      Q => lineBuffer_0_3_8_fu_170(27),
      R => '0'
    );
\lineBuffer_0_3_8_fu_170_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_0_3_8_fu_170[31]_i_1_n_0\,
      D => lineBuffer_0_3_15_fu_1162_p6(28),
      Q => lineBuffer_0_3_8_fu_170(28),
      R => '0'
    );
\lineBuffer_0_3_8_fu_170_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_0_3_8_fu_170[31]_i_1_n_0\,
      D => lineBuffer_0_3_15_fu_1162_p6(29),
      Q => lineBuffer_0_3_8_fu_170(29),
      R => '0'
    );
\lineBuffer_0_3_8_fu_170_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_0_3_8_fu_170[31]_i_1_n_0\,
      D => lineBuffer_0_3_15_fu_1162_p6(2),
      Q => lineBuffer_0_3_8_fu_170(2),
      R => '0'
    );
\lineBuffer_0_3_8_fu_170_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_0_3_8_fu_170[31]_i_1_n_0\,
      D => lineBuffer_0_3_15_fu_1162_p6(30),
      Q => lineBuffer_0_3_8_fu_170(30),
      R => '0'
    );
\lineBuffer_0_3_8_fu_170_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_0_3_8_fu_170[31]_i_1_n_0\,
      D => lineBuffer_0_3_15_fu_1162_p6(31),
      Q => lineBuffer_0_3_8_fu_170(31),
      R => '0'
    );
\lineBuffer_0_3_8_fu_170_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_0_3_8_fu_170[31]_i_1_n_0\,
      D => lineBuffer_0_3_15_fu_1162_p6(3),
      Q => lineBuffer_0_3_8_fu_170(3),
      R => '0'
    );
\lineBuffer_0_3_8_fu_170_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_0_3_8_fu_170[31]_i_1_n_0\,
      D => lineBuffer_0_3_15_fu_1162_p6(4),
      Q => lineBuffer_0_3_8_fu_170(4),
      R => '0'
    );
\lineBuffer_0_3_8_fu_170_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_0_3_8_fu_170[31]_i_1_n_0\,
      D => lineBuffer_0_3_15_fu_1162_p6(5),
      Q => lineBuffer_0_3_8_fu_170(5),
      R => '0'
    );
\lineBuffer_0_3_8_fu_170_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_0_3_8_fu_170[31]_i_1_n_0\,
      D => lineBuffer_0_3_15_fu_1162_p6(6),
      Q => lineBuffer_0_3_8_fu_170(6),
      R => '0'
    );
\lineBuffer_0_3_8_fu_170_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_0_3_8_fu_170[31]_i_1_n_0\,
      D => lineBuffer_0_3_15_fu_1162_p6(7),
      Q => lineBuffer_0_3_8_fu_170(7),
      R => '0'
    );
\lineBuffer_0_3_8_fu_170_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_0_3_8_fu_170[31]_i_1_n_0\,
      D => lineBuffer_0_3_15_fu_1162_p6(8),
      Q => lineBuffer_0_3_8_fu_170(8),
      R => '0'
    );
\lineBuffer_0_3_8_fu_170_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_0_3_8_fu_170[31]_i_1_n_0\,
      D => lineBuffer_0_3_15_fu_1162_p6(9),
      Q => lineBuffer_0_3_8_fu_170(9),
      R => '0'
    );
\lineBuffer_0_3_reg_288[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \exitcond1_reg_1389_reg_n_0_[0]\,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => \inStream_V_data_V_0_state_reg_n_0_[0]\,
      I4 => \cond_reg_1393_reg_n_0_[0]\,
      O => lineBuffer_0_3_reg_288
    );
\lineBuffer_0_3_reg_288_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_3_reg_288,
      D => inStream_V_data_V_0_data_out(0),
      Q => \lineBuffer_0_3_reg_288_reg_n_0_[0]\,
      R => '0'
    );
\lineBuffer_0_3_reg_288_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_3_reg_288,
      D => inStream_V_data_V_0_data_out(10),
      Q => \lineBuffer_0_3_reg_288_reg_n_0_[10]\,
      R => '0'
    );
\lineBuffer_0_3_reg_288_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_3_reg_288,
      D => inStream_V_data_V_0_data_out(11),
      Q => \lineBuffer_0_3_reg_288_reg_n_0_[11]\,
      R => '0'
    );
\lineBuffer_0_3_reg_288_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_3_reg_288,
      D => inStream_V_data_V_0_data_out(12),
      Q => \lineBuffer_0_3_reg_288_reg_n_0_[12]\,
      R => '0'
    );
\lineBuffer_0_3_reg_288_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_3_reg_288,
      D => inStream_V_data_V_0_data_out(13),
      Q => \lineBuffer_0_3_reg_288_reg_n_0_[13]\,
      R => '0'
    );
\lineBuffer_0_3_reg_288_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_3_reg_288,
      D => inStream_V_data_V_0_data_out(14),
      Q => \lineBuffer_0_3_reg_288_reg_n_0_[14]\,
      R => '0'
    );
\lineBuffer_0_3_reg_288_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_3_reg_288,
      D => inStream_V_data_V_0_data_out(15),
      Q => \lineBuffer_0_3_reg_288_reg_n_0_[15]\,
      R => '0'
    );
\lineBuffer_0_3_reg_288_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_3_reg_288,
      D => inStream_V_data_V_0_data_out(16),
      Q => \lineBuffer_0_3_reg_288_reg_n_0_[16]\,
      R => '0'
    );
\lineBuffer_0_3_reg_288_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_3_reg_288,
      D => inStream_V_data_V_0_data_out(17),
      Q => \lineBuffer_0_3_reg_288_reg_n_0_[17]\,
      R => '0'
    );
\lineBuffer_0_3_reg_288_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_3_reg_288,
      D => inStream_V_data_V_0_data_out(18),
      Q => \lineBuffer_0_3_reg_288_reg_n_0_[18]\,
      R => '0'
    );
\lineBuffer_0_3_reg_288_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_3_reg_288,
      D => inStream_V_data_V_0_data_out(19),
      Q => \lineBuffer_0_3_reg_288_reg_n_0_[19]\,
      R => '0'
    );
\lineBuffer_0_3_reg_288_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_3_reg_288,
      D => inStream_V_data_V_0_data_out(1),
      Q => \lineBuffer_0_3_reg_288_reg_n_0_[1]\,
      R => '0'
    );
\lineBuffer_0_3_reg_288_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_3_reg_288,
      D => inStream_V_data_V_0_data_out(20),
      Q => \lineBuffer_0_3_reg_288_reg_n_0_[20]\,
      R => '0'
    );
\lineBuffer_0_3_reg_288_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_3_reg_288,
      D => inStream_V_data_V_0_data_out(21),
      Q => \lineBuffer_0_3_reg_288_reg_n_0_[21]\,
      R => '0'
    );
\lineBuffer_0_3_reg_288_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_3_reg_288,
      D => inStream_V_data_V_0_data_out(22),
      Q => \lineBuffer_0_3_reg_288_reg_n_0_[22]\,
      R => '0'
    );
\lineBuffer_0_3_reg_288_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_3_reg_288,
      D => inStream_V_data_V_0_data_out(23),
      Q => \lineBuffer_0_3_reg_288_reg_n_0_[23]\,
      R => '0'
    );
\lineBuffer_0_3_reg_288_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_3_reg_288,
      D => inStream_V_data_V_0_data_out(24),
      Q => \lineBuffer_0_3_reg_288_reg_n_0_[24]\,
      R => '0'
    );
\lineBuffer_0_3_reg_288_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_3_reg_288,
      D => inStream_V_data_V_0_data_out(25),
      Q => \lineBuffer_0_3_reg_288_reg_n_0_[25]\,
      R => '0'
    );
\lineBuffer_0_3_reg_288_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_3_reg_288,
      D => inStream_V_data_V_0_data_out(26),
      Q => \lineBuffer_0_3_reg_288_reg_n_0_[26]\,
      R => '0'
    );
\lineBuffer_0_3_reg_288_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_3_reg_288,
      D => inStream_V_data_V_0_data_out(27),
      Q => \lineBuffer_0_3_reg_288_reg_n_0_[27]\,
      R => '0'
    );
\lineBuffer_0_3_reg_288_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_3_reg_288,
      D => inStream_V_data_V_0_data_out(28),
      Q => \lineBuffer_0_3_reg_288_reg_n_0_[28]\,
      R => '0'
    );
\lineBuffer_0_3_reg_288_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_3_reg_288,
      D => inStream_V_data_V_0_data_out(29),
      Q => \lineBuffer_0_3_reg_288_reg_n_0_[29]\,
      R => '0'
    );
\lineBuffer_0_3_reg_288_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_3_reg_288,
      D => inStream_V_data_V_0_data_out(2),
      Q => \lineBuffer_0_3_reg_288_reg_n_0_[2]\,
      R => '0'
    );
\lineBuffer_0_3_reg_288_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_3_reg_288,
      D => inStream_V_data_V_0_data_out(30),
      Q => \lineBuffer_0_3_reg_288_reg_n_0_[30]\,
      R => '0'
    );
\lineBuffer_0_3_reg_288_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_3_reg_288,
      D => inStream_V_data_V_0_data_out(31),
      Q => \lineBuffer_0_3_reg_288_reg_n_0_[31]\,
      R => '0'
    );
\lineBuffer_0_3_reg_288_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_3_reg_288,
      D => inStream_V_data_V_0_data_out(3),
      Q => \lineBuffer_0_3_reg_288_reg_n_0_[3]\,
      R => '0'
    );
\lineBuffer_0_3_reg_288_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_3_reg_288,
      D => inStream_V_data_V_0_data_out(4),
      Q => \lineBuffer_0_3_reg_288_reg_n_0_[4]\,
      R => '0'
    );
\lineBuffer_0_3_reg_288_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_3_reg_288,
      D => inStream_V_data_V_0_data_out(5),
      Q => \lineBuffer_0_3_reg_288_reg_n_0_[5]\,
      R => '0'
    );
\lineBuffer_0_3_reg_288_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_3_reg_288,
      D => inStream_V_data_V_0_data_out(6),
      Q => \lineBuffer_0_3_reg_288_reg_n_0_[6]\,
      R => '0'
    );
\lineBuffer_0_3_reg_288_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_3_reg_288,
      D => inStream_V_data_V_0_data_out(7),
      Q => \lineBuffer_0_3_reg_288_reg_n_0_[7]\,
      R => '0'
    );
\lineBuffer_0_3_reg_288_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_3_reg_288,
      D => inStream_V_data_V_0_data_out(8),
      Q => \lineBuffer_0_3_reg_288_reg_n_0_[8]\,
      R => '0'
    );
\lineBuffer_0_3_reg_288_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_3_reg_288,
      D => inStream_V_data_V_0_data_out(9),
      Q => \lineBuffer_0_3_reg_288_reg_n_0_[9]\,
      R => '0'
    );
\lineBuffer_1_2_3_reg_494[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_1_2_reg_335_reg_n_0_[0]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_2_1_fu_174(0),
      O => \lineBuffer_1_2_3_reg_494[0]_i_1_n_0\
    );
\lineBuffer_1_2_3_reg_494[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_1_2_reg_335_reg_n_0_[10]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_2_1_fu_174(10),
      O => \lineBuffer_1_2_3_reg_494[10]_i_1_n_0\
    );
\lineBuffer_1_2_3_reg_494[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_1_2_reg_335_reg_n_0_[11]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_2_1_fu_174(11),
      O => \lineBuffer_1_2_3_reg_494[11]_i_1_n_0\
    );
\lineBuffer_1_2_3_reg_494[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_1_2_reg_335_reg_n_0_[12]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_2_1_fu_174(12),
      O => \lineBuffer_1_2_3_reg_494[12]_i_1_n_0\
    );
\lineBuffer_1_2_3_reg_494[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_1_2_reg_335_reg_n_0_[13]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_2_1_fu_174(13),
      O => \lineBuffer_1_2_3_reg_494[13]_i_1_n_0\
    );
\lineBuffer_1_2_3_reg_494[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_1_2_reg_335_reg_n_0_[14]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_2_1_fu_174(14),
      O => \lineBuffer_1_2_3_reg_494[14]_i_1_n_0\
    );
\lineBuffer_1_2_3_reg_494[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_1_2_reg_335_reg_n_0_[15]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_2_1_fu_174(15),
      O => \lineBuffer_1_2_3_reg_494[15]_i_1_n_0\
    );
\lineBuffer_1_2_3_reg_494[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_1_2_reg_335_reg_n_0_[16]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_2_1_fu_174(16),
      O => \lineBuffer_1_2_3_reg_494[16]_i_1_n_0\
    );
\lineBuffer_1_2_3_reg_494[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_1_2_reg_335_reg_n_0_[17]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_2_1_fu_174(17),
      O => \lineBuffer_1_2_3_reg_494[17]_i_1_n_0\
    );
\lineBuffer_1_2_3_reg_494[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_1_2_reg_335_reg_n_0_[18]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_2_1_fu_174(18),
      O => \lineBuffer_1_2_3_reg_494[18]_i_1_n_0\
    );
\lineBuffer_1_2_3_reg_494[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_1_2_reg_335_reg_n_0_[19]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_2_1_fu_174(19),
      O => \lineBuffer_1_2_3_reg_494[19]_i_1_n_0\
    );
\lineBuffer_1_2_3_reg_494[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_1_2_reg_335_reg_n_0_[1]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_2_1_fu_174(1),
      O => \lineBuffer_1_2_3_reg_494[1]_i_1_n_0\
    );
\lineBuffer_1_2_3_reg_494[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_1_2_reg_335_reg_n_0_[20]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_2_1_fu_174(20),
      O => \lineBuffer_1_2_3_reg_494[20]_i_1_n_0\
    );
\lineBuffer_1_2_3_reg_494[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_1_2_reg_335_reg_n_0_[21]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_2_1_fu_174(21),
      O => \lineBuffer_1_2_3_reg_494[21]_i_1_n_0\
    );
\lineBuffer_1_2_3_reg_494[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_1_2_reg_335_reg_n_0_[22]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_2_1_fu_174(22),
      O => \lineBuffer_1_2_3_reg_494[22]_i_1_n_0\
    );
\lineBuffer_1_2_3_reg_494[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_1_2_reg_335_reg_n_0_[23]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_2_1_fu_174(23),
      O => \lineBuffer_1_2_3_reg_494[23]_i_1_n_0\
    );
\lineBuffer_1_2_3_reg_494[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_1_2_reg_335_reg_n_0_[24]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_2_1_fu_174(24),
      O => \lineBuffer_1_2_3_reg_494[24]_i_1_n_0\
    );
\lineBuffer_1_2_3_reg_494[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_1_2_reg_335_reg_n_0_[25]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_2_1_fu_174(25),
      O => \lineBuffer_1_2_3_reg_494[25]_i_1_n_0\
    );
\lineBuffer_1_2_3_reg_494[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_1_2_reg_335_reg_n_0_[26]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_2_1_fu_174(26),
      O => \lineBuffer_1_2_3_reg_494[26]_i_1_n_0\
    );
\lineBuffer_1_2_3_reg_494[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_1_2_reg_335_reg_n_0_[27]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_2_1_fu_174(27),
      O => \lineBuffer_1_2_3_reg_494[27]_i_1_n_0\
    );
\lineBuffer_1_2_3_reg_494[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_1_2_reg_335_reg_n_0_[28]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_2_1_fu_174(28),
      O => \lineBuffer_1_2_3_reg_494[28]_i_1_n_0\
    );
\lineBuffer_1_2_3_reg_494[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_1_2_reg_335_reg_n_0_[29]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_2_1_fu_174(29),
      O => \lineBuffer_1_2_3_reg_494[29]_i_1_n_0\
    );
\lineBuffer_1_2_3_reg_494[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_1_2_reg_335_reg_n_0_[2]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_2_1_fu_174(2),
      O => \lineBuffer_1_2_3_reg_494[2]_i_1_n_0\
    );
\lineBuffer_1_2_3_reg_494[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_1_2_reg_335_reg_n_0_[30]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_2_1_fu_174(30),
      O => \lineBuffer_1_2_3_reg_494[30]_i_1_n_0\
    );
\lineBuffer_1_2_3_reg_494[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_1_2_reg_335_reg_n_0_[31]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_2_1_fu_174(31),
      O => \lineBuffer_1_2_3_reg_494[31]_i_1_n_0\
    );
\lineBuffer_1_2_3_reg_494[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_1_2_reg_335_reg_n_0_[3]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_2_1_fu_174(3),
      O => \lineBuffer_1_2_3_reg_494[3]_i_1_n_0\
    );
\lineBuffer_1_2_3_reg_494[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_1_2_reg_335_reg_n_0_[4]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_2_1_fu_174(4),
      O => \lineBuffer_1_2_3_reg_494[4]_i_1_n_0\
    );
\lineBuffer_1_2_3_reg_494[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_1_2_reg_335_reg_n_0_[5]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_2_1_fu_174(5),
      O => \lineBuffer_1_2_3_reg_494[5]_i_1_n_0\
    );
\lineBuffer_1_2_3_reg_494[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_1_2_reg_335_reg_n_0_[6]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_2_1_fu_174(6),
      O => \lineBuffer_1_2_3_reg_494[6]_i_1_n_0\
    );
\lineBuffer_1_2_3_reg_494[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_1_2_reg_335_reg_n_0_[7]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_2_1_fu_174(7),
      O => \lineBuffer_1_2_3_reg_494[7]_i_1_n_0\
    );
\lineBuffer_1_2_3_reg_494[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_1_2_reg_335_reg_n_0_[8]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_2_1_fu_174(8),
      O => \lineBuffer_1_2_3_reg_494[8]_i_1_n_0\
    );
\lineBuffer_1_2_3_reg_494[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_1_2_reg_335_reg_n_0_[9]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_2_1_fu_174(9),
      O => \lineBuffer_1_2_3_reg_494[9]_i_1_n_0\
    );
\lineBuffer_1_2_3_reg_494_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_3_reg_494,
      D => \lineBuffer_1_2_3_reg_494[0]_i_1_n_0\,
      Q => \lineBuffer_1_2_3_reg_494_reg_n_0_[0]\,
      R => '0'
    );
\lineBuffer_1_2_3_reg_494_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_3_reg_494,
      D => \lineBuffer_1_2_3_reg_494[10]_i_1_n_0\,
      Q => \lineBuffer_1_2_3_reg_494_reg_n_0_[10]\,
      R => '0'
    );
\lineBuffer_1_2_3_reg_494_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_3_reg_494,
      D => \lineBuffer_1_2_3_reg_494[11]_i_1_n_0\,
      Q => \lineBuffer_1_2_3_reg_494_reg_n_0_[11]\,
      R => '0'
    );
\lineBuffer_1_2_3_reg_494_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_3_reg_494,
      D => \lineBuffer_1_2_3_reg_494[12]_i_1_n_0\,
      Q => \lineBuffer_1_2_3_reg_494_reg_n_0_[12]\,
      R => '0'
    );
\lineBuffer_1_2_3_reg_494_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_3_reg_494,
      D => \lineBuffer_1_2_3_reg_494[13]_i_1_n_0\,
      Q => \lineBuffer_1_2_3_reg_494_reg_n_0_[13]\,
      R => '0'
    );
\lineBuffer_1_2_3_reg_494_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_3_reg_494,
      D => \lineBuffer_1_2_3_reg_494[14]_i_1_n_0\,
      Q => \lineBuffer_1_2_3_reg_494_reg_n_0_[14]\,
      R => '0'
    );
\lineBuffer_1_2_3_reg_494_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_3_reg_494,
      D => \lineBuffer_1_2_3_reg_494[15]_i_1_n_0\,
      Q => \lineBuffer_1_2_3_reg_494_reg_n_0_[15]\,
      R => '0'
    );
\lineBuffer_1_2_3_reg_494_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_3_reg_494,
      D => \lineBuffer_1_2_3_reg_494[16]_i_1_n_0\,
      Q => \lineBuffer_1_2_3_reg_494_reg_n_0_[16]\,
      R => '0'
    );
\lineBuffer_1_2_3_reg_494_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_3_reg_494,
      D => \lineBuffer_1_2_3_reg_494[17]_i_1_n_0\,
      Q => \lineBuffer_1_2_3_reg_494_reg_n_0_[17]\,
      R => '0'
    );
\lineBuffer_1_2_3_reg_494_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_3_reg_494,
      D => \lineBuffer_1_2_3_reg_494[18]_i_1_n_0\,
      Q => \lineBuffer_1_2_3_reg_494_reg_n_0_[18]\,
      R => '0'
    );
\lineBuffer_1_2_3_reg_494_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_3_reg_494,
      D => \lineBuffer_1_2_3_reg_494[19]_i_1_n_0\,
      Q => \lineBuffer_1_2_3_reg_494_reg_n_0_[19]\,
      R => '0'
    );
\lineBuffer_1_2_3_reg_494_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_3_reg_494,
      D => \lineBuffer_1_2_3_reg_494[1]_i_1_n_0\,
      Q => \lineBuffer_1_2_3_reg_494_reg_n_0_[1]\,
      R => '0'
    );
\lineBuffer_1_2_3_reg_494_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_3_reg_494,
      D => \lineBuffer_1_2_3_reg_494[20]_i_1_n_0\,
      Q => \lineBuffer_1_2_3_reg_494_reg_n_0_[20]\,
      R => '0'
    );
\lineBuffer_1_2_3_reg_494_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_3_reg_494,
      D => \lineBuffer_1_2_3_reg_494[21]_i_1_n_0\,
      Q => \lineBuffer_1_2_3_reg_494_reg_n_0_[21]\,
      R => '0'
    );
\lineBuffer_1_2_3_reg_494_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_3_reg_494,
      D => \lineBuffer_1_2_3_reg_494[22]_i_1_n_0\,
      Q => \lineBuffer_1_2_3_reg_494_reg_n_0_[22]\,
      R => '0'
    );
\lineBuffer_1_2_3_reg_494_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_3_reg_494,
      D => \lineBuffer_1_2_3_reg_494[23]_i_1_n_0\,
      Q => \lineBuffer_1_2_3_reg_494_reg_n_0_[23]\,
      R => '0'
    );
\lineBuffer_1_2_3_reg_494_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_3_reg_494,
      D => \lineBuffer_1_2_3_reg_494[24]_i_1_n_0\,
      Q => \lineBuffer_1_2_3_reg_494_reg_n_0_[24]\,
      R => '0'
    );
\lineBuffer_1_2_3_reg_494_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_3_reg_494,
      D => \lineBuffer_1_2_3_reg_494[25]_i_1_n_0\,
      Q => \lineBuffer_1_2_3_reg_494_reg_n_0_[25]\,
      R => '0'
    );
\lineBuffer_1_2_3_reg_494_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_3_reg_494,
      D => \lineBuffer_1_2_3_reg_494[26]_i_1_n_0\,
      Q => \lineBuffer_1_2_3_reg_494_reg_n_0_[26]\,
      R => '0'
    );
\lineBuffer_1_2_3_reg_494_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_3_reg_494,
      D => \lineBuffer_1_2_3_reg_494[27]_i_1_n_0\,
      Q => \lineBuffer_1_2_3_reg_494_reg_n_0_[27]\,
      R => '0'
    );
\lineBuffer_1_2_3_reg_494_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_3_reg_494,
      D => \lineBuffer_1_2_3_reg_494[28]_i_1_n_0\,
      Q => \lineBuffer_1_2_3_reg_494_reg_n_0_[28]\,
      R => '0'
    );
\lineBuffer_1_2_3_reg_494_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_3_reg_494,
      D => \lineBuffer_1_2_3_reg_494[29]_i_1_n_0\,
      Q => \lineBuffer_1_2_3_reg_494_reg_n_0_[29]\,
      R => '0'
    );
\lineBuffer_1_2_3_reg_494_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_3_reg_494,
      D => \lineBuffer_1_2_3_reg_494[2]_i_1_n_0\,
      Q => \lineBuffer_1_2_3_reg_494_reg_n_0_[2]\,
      R => '0'
    );
\lineBuffer_1_2_3_reg_494_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_3_reg_494,
      D => \lineBuffer_1_2_3_reg_494[30]_i_1_n_0\,
      Q => \lineBuffer_1_2_3_reg_494_reg_n_0_[30]\,
      R => '0'
    );
\lineBuffer_1_2_3_reg_494_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_3_reg_494,
      D => \lineBuffer_1_2_3_reg_494[31]_i_1_n_0\,
      Q => \lineBuffer_1_2_3_reg_494_reg_n_0_[31]\,
      R => '0'
    );
\lineBuffer_1_2_3_reg_494_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_3_reg_494,
      D => \lineBuffer_1_2_3_reg_494[3]_i_1_n_0\,
      Q => \lineBuffer_1_2_3_reg_494_reg_n_0_[3]\,
      R => '0'
    );
\lineBuffer_1_2_3_reg_494_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_3_reg_494,
      D => \lineBuffer_1_2_3_reg_494[4]_i_1_n_0\,
      Q => \lineBuffer_1_2_3_reg_494_reg_n_0_[4]\,
      R => '0'
    );
\lineBuffer_1_2_3_reg_494_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_3_reg_494,
      D => \lineBuffer_1_2_3_reg_494[5]_i_1_n_0\,
      Q => \lineBuffer_1_2_3_reg_494_reg_n_0_[5]\,
      R => '0'
    );
\lineBuffer_1_2_3_reg_494_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_3_reg_494,
      D => \lineBuffer_1_2_3_reg_494[6]_i_1_n_0\,
      Q => \lineBuffer_1_2_3_reg_494_reg_n_0_[6]\,
      R => '0'
    );
\lineBuffer_1_2_3_reg_494_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_3_reg_494,
      D => \lineBuffer_1_2_3_reg_494[7]_i_1_n_0\,
      Q => \lineBuffer_1_2_3_reg_494_reg_n_0_[7]\,
      R => '0'
    );
\lineBuffer_1_2_3_reg_494_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_3_reg_494,
      D => \lineBuffer_1_2_3_reg_494[8]_i_1_n_0\,
      Q => \lineBuffer_1_2_3_reg_494_reg_n_0_[8]\,
      R => '0'
    );
\lineBuffer_1_2_3_reg_494_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_3_reg_494,
      D => \lineBuffer_1_2_3_reg_494[9]_i_1_n_0\,
      Q => \lineBuffer_1_2_3_reg_494_reg_n_0_[9]\,
      R => '0'
    );
\lineBuffer_1_2_reg_335[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => tmp_3_reg_1423(1),
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => \inStream_V_data_V_0_state_reg_n_0_[0]\,
      I3 => ap_enable_reg_pp1_iter1,
      I4 => \exitcond4_reg_1414_reg_n_0_[0]\,
      I5 => tmp_3_reg_1423(0),
      O => lineBuffer_1_2_reg_335
    );
\lineBuffer_1_2_reg_335_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_reg_335,
      D => inStream_V_data_V_0_data_out(0),
      Q => \lineBuffer_1_2_reg_335_reg_n_0_[0]\,
      R => '0'
    );
\lineBuffer_1_2_reg_335_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_reg_335,
      D => inStream_V_data_V_0_data_out(10),
      Q => \lineBuffer_1_2_reg_335_reg_n_0_[10]\,
      R => '0'
    );
\lineBuffer_1_2_reg_335_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_reg_335,
      D => inStream_V_data_V_0_data_out(11),
      Q => \lineBuffer_1_2_reg_335_reg_n_0_[11]\,
      R => '0'
    );
\lineBuffer_1_2_reg_335_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_reg_335,
      D => inStream_V_data_V_0_data_out(12),
      Q => \lineBuffer_1_2_reg_335_reg_n_0_[12]\,
      R => '0'
    );
\lineBuffer_1_2_reg_335_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_reg_335,
      D => inStream_V_data_V_0_data_out(13),
      Q => \lineBuffer_1_2_reg_335_reg_n_0_[13]\,
      R => '0'
    );
\lineBuffer_1_2_reg_335_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_reg_335,
      D => inStream_V_data_V_0_data_out(14),
      Q => \lineBuffer_1_2_reg_335_reg_n_0_[14]\,
      R => '0'
    );
\lineBuffer_1_2_reg_335_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_reg_335,
      D => inStream_V_data_V_0_data_out(15),
      Q => \lineBuffer_1_2_reg_335_reg_n_0_[15]\,
      R => '0'
    );
\lineBuffer_1_2_reg_335_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_reg_335,
      D => inStream_V_data_V_0_data_out(16),
      Q => \lineBuffer_1_2_reg_335_reg_n_0_[16]\,
      R => '0'
    );
\lineBuffer_1_2_reg_335_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_reg_335,
      D => inStream_V_data_V_0_data_out(17),
      Q => \lineBuffer_1_2_reg_335_reg_n_0_[17]\,
      R => '0'
    );
\lineBuffer_1_2_reg_335_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_reg_335,
      D => inStream_V_data_V_0_data_out(18),
      Q => \lineBuffer_1_2_reg_335_reg_n_0_[18]\,
      R => '0'
    );
\lineBuffer_1_2_reg_335_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_reg_335,
      D => inStream_V_data_V_0_data_out(19),
      Q => \lineBuffer_1_2_reg_335_reg_n_0_[19]\,
      R => '0'
    );
\lineBuffer_1_2_reg_335_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_reg_335,
      D => inStream_V_data_V_0_data_out(1),
      Q => \lineBuffer_1_2_reg_335_reg_n_0_[1]\,
      R => '0'
    );
\lineBuffer_1_2_reg_335_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_reg_335,
      D => inStream_V_data_V_0_data_out(20),
      Q => \lineBuffer_1_2_reg_335_reg_n_0_[20]\,
      R => '0'
    );
\lineBuffer_1_2_reg_335_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_reg_335,
      D => inStream_V_data_V_0_data_out(21),
      Q => \lineBuffer_1_2_reg_335_reg_n_0_[21]\,
      R => '0'
    );
\lineBuffer_1_2_reg_335_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_reg_335,
      D => inStream_V_data_V_0_data_out(22),
      Q => \lineBuffer_1_2_reg_335_reg_n_0_[22]\,
      R => '0'
    );
\lineBuffer_1_2_reg_335_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_reg_335,
      D => inStream_V_data_V_0_data_out(23),
      Q => \lineBuffer_1_2_reg_335_reg_n_0_[23]\,
      R => '0'
    );
\lineBuffer_1_2_reg_335_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_reg_335,
      D => inStream_V_data_V_0_data_out(24),
      Q => \lineBuffer_1_2_reg_335_reg_n_0_[24]\,
      R => '0'
    );
\lineBuffer_1_2_reg_335_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_reg_335,
      D => inStream_V_data_V_0_data_out(25),
      Q => \lineBuffer_1_2_reg_335_reg_n_0_[25]\,
      R => '0'
    );
\lineBuffer_1_2_reg_335_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_reg_335,
      D => inStream_V_data_V_0_data_out(26),
      Q => \lineBuffer_1_2_reg_335_reg_n_0_[26]\,
      R => '0'
    );
\lineBuffer_1_2_reg_335_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_reg_335,
      D => inStream_V_data_V_0_data_out(27),
      Q => \lineBuffer_1_2_reg_335_reg_n_0_[27]\,
      R => '0'
    );
\lineBuffer_1_2_reg_335_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_reg_335,
      D => inStream_V_data_V_0_data_out(28),
      Q => \lineBuffer_1_2_reg_335_reg_n_0_[28]\,
      R => '0'
    );
\lineBuffer_1_2_reg_335_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_reg_335,
      D => inStream_V_data_V_0_data_out(29),
      Q => \lineBuffer_1_2_reg_335_reg_n_0_[29]\,
      R => '0'
    );
\lineBuffer_1_2_reg_335_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_reg_335,
      D => inStream_V_data_V_0_data_out(2),
      Q => \lineBuffer_1_2_reg_335_reg_n_0_[2]\,
      R => '0'
    );
\lineBuffer_1_2_reg_335_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_reg_335,
      D => inStream_V_data_V_0_data_out(30),
      Q => \lineBuffer_1_2_reg_335_reg_n_0_[30]\,
      R => '0'
    );
\lineBuffer_1_2_reg_335_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_reg_335,
      D => inStream_V_data_V_0_data_out(31),
      Q => \lineBuffer_1_2_reg_335_reg_n_0_[31]\,
      R => '0'
    );
\lineBuffer_1_2_reg_335_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_reg_335,
      D => inStream_V_data_V_0_data_out(3),
      Q => \lineBuffer_1_2_reg_335_reg_n_0_[3]\,
      R => '0'
    );
\lineBuffer_1_2_reg_335_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_reg_335,
      D => inStream_V_data_V_0_data_out(4),
      Q => \lineBuffer_1_2_reg_335_reg_n_0_[4]\,
      R => '0'
    );
\lineBuffer_1_2_reg_335_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_reg_335,
      D => inStream_V_data_V_0_data_out(5),
      Q => \lineBuffer_1_2_reg_335_reg_n_0_[5]\,
      R => '0'
    );
\lineBuffer_1_2_reg_335_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_reg_335,
      D => inStream_V_data_V_0_data_out(6),
      Q => \lineBuffer_1_2_reg_335_reg_n_0_[6]\,
      R => '0'
    );
\lineBuffer_1_2_reg_335_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_reg_335,
      D => inStream_V_data_V_0_data_out(7),
      Q => \lineBuffer_1_2_reg_335_reg_n_0_[7]\,
      R => '0'
    );
\lineBuffer_1_2_reg_335_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_reg_335,
      D => inStream_V_data_V_0_data_out(8),
      Q => \lineBuffer_1_2_reg_335_reg_n_0_[8]\,
      R => '0'
    );
\lineBuffer_1_2_reg_335_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_2_reg_335,
      D => inStream_V_data_V_0_data_out(9),
      Q => \lineBuffer_1_2_reg_335_reg_n_0_[9]\,
      R => '0'
    );
\lineBuffer_1_3_17_reg_504[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_1_3_5_reg_347_reg_n_0_[0]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_2_1_fu_174(0),
      O => \lineBuffer_1_3_17_reg_504[0]_i_1_n_0\
    );
\lineBuffer_1_3_17_reg_504[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_1_3_5_reg_347_reg_n_0_[10]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_2_1_fu_174(10),
      O => \lineBuffer_1_3_17_reg_504[10]_i_1_n_0\
    );
\lineBuffer_1_3_17_reg_504[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_1_3_5_reg_347_reg_n_0_[11]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_2_1_fu_174(11),
      O => \lineBuffer_1_3_17_reg_504[11]_i_1_n_0\
    );
\lineBuffer_1_3_17_reg_504[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_1_3_5_reg_347_reg_n_0_[12]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_2_1_fu_174(12),
      O => \lineBuffer_1_3_17_reg_504[12]_i_1_n_0\
    );
\lineBuffer_1_3_17_reg_504[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_1_3_5_reg_347_reg_n_0_[13]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_2_1_fu_174(13),
      O => \lineBuffer_1_3_17_reg_504[13]_i_1_n_0\
    );
\lineBuffer_1_3_17_reg_504[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_1_3_5_reg_347_reg_n_0_[14]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_2_1_fu_174(14),
      O => \lineBuffer_1_3_17_reg_504[14]_i_1_n_0\
    );
\lineBuffer_1_3_17_reg_504[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_1_3_5_reg_347_reg_n_0_[15]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_2_1_fu_174(15),
      O => \lineBuffer_1_3_17_reg_504[15]_i_1_n_0\
    );
\lineBuffer_1_3_17_reg_504[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_1_3_5_reg_347_reg_n_0_[16]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_2_1_fu_174(16),
      O => \lineBuffer_1_3_17_reg_504[16]_i_1_n_0\
    );
\lineBuffer_1_3_17_reg_504[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_1_3_5_reg_347_reg_n_0_[17]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_2_1_fu_174(17),
      O => \lineBuffer_1_3_17_reg_504[17]_i_1_n_0\
    );
\lineBuffer_1_3_17_reg_504[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_1_3_5_reg_347_reg_n_0_[18]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_2_1_fu_174(18),
      O => \lineBuffer_1_3_17_reg_504[18]_i_1_n_0\
    );
\lineBuffer_1_3_17_reg_504[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_1_3_5_reg_347_reg_n_0_[19]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_2_1_fu_174(19),
      O => \lineBuffer_1_3_17_reg_504[19]_i_1_n_0\
    );
\lineBuffer_1_3_17_reg_504[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_1_3_5_reg_347_reg_n_0_[1]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_2_1_fu_174(1),
      O => \lineBuffer_1_3_17_reg_504[1]_i_1_n_0\
    );
\lineBuffer_1_3_17_reg_504[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_1_3_5_reg_347_reg_n_0_[20]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_2_1_fu_174(20),
      O => \lineBuffer_1_3_17_reg_504[20]_i_1_n_0\
    );
\lineBuffer_1_3_17_reg_504[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_1_3_5_reg_347_reg_n_0_[21]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_2_1_fu_174(21),
      O => \lineBuffer_1_3_17_reg_504[21]_i_1_n_0\
    );
\lineBuffer_1_3_17_reg_504[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_1_3_5_reg_347_reg_n_0_[22]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_2_1_fu_174(22),
      O => \lineBuffer_1_3_17_reg_504[22]_i_1_n_0\
    );
\lineBuffer_1_3_17_reg_504[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_1_3_5_reg_347_reg_n_0_[23]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_2_1_fu_174(23),
      O => \lineBuffer_1_3_17_reg_504[23]_i_1_n_0\
    );
\lineBuffer_1_3_17_reg_504[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_1_3_5_reg_347_reg_n_0_[24]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_2_1_fu_174(24),
      O => \lineBuffer_1_3_17_reg_504[24]_i_1_n_0\
    );
\lineBuffer_1_3_17_reg_504[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_1_3_5_reg_347_reg_n_0_[25]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_2_1_fu_174(25),
      O => \lineBuffer_1_3_17_reg_504[25]_i_1_n_0\
    );
\lineBuffer_1_3_17_reg_504[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_1_3_5_reg_347_reg_n_0_[26]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_2_1_fu_174(26),
      O => \lineBuffer_1_3_17_reg_504[26]_i_1_n_0\
    );
\lineBuffer_1_3_17_reg_504[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_1_3_5_reg_347_reg_n_0_[27]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_2_1_fu_174(27),
      O => \lineBuffer_1_3_17_reg_504[27]_i_1_n_0\
    );
\lineBuffer_1_3_17_reg_504[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_1_3_5_reg_347_reg_n_0_[28]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_2_1_fu_174(28),
      O => \lineBuffer_1_3_17_reg_504[28]_i_1_n_0\
    );
\lineBuffer_1_3_17_reg_504[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_1_3_5_reg_347_reg_n_0_[29]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_2_1_fu_174(29),
      O => \lineBuffer_1_3_17_reg_504[29]_i_1_n_0\
    );
\lineBuffer_1_3_17_reg_504[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_1_3_5_reg_347_reg_n_0_[2]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_2_1_fu_174(2),
      O => \lineBuffer_1_3_17_reg_504[2]_i_1_n_0\
    );
\lineBuffer_1_3_17_reg_504[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_1_3_5_reg_347_reg_n_0_[30]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_2_1_fu_174(30),
      O => \lineBuffer_1_3_17_reg_504[30]_i_1_n_0\
    );
\lineBuffer_1_3_17_reg_504[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0F0F0F2F0"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter2,
      I1 => cnn_2d_conv_d4x4_bkb_U2_n_1,
      I2 => ap_CS_fsm_state9,
      I3 => tmp_6_reg_1582(0),
      I4 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1554_reg_n_0_[0]\,
      I5 => tmp_6_reg_1582(1),
      O => \lineBuffer_1_3_17_reg_504[31]_i_1_n_0\
    );
\lineBuffer_1_3_17_reg_504[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_1_3_5_reg_347_reg_n_0_[31]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_2_1_fu_174(31),
      O => \lineBuffer_1_3_17_reg_504[31]_i_2_n_0\
    );
\lineBuffer_1_3_17_reg_504[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_1_3_5_reg_347_reg_n_0_[3]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_2_1_fu_174(3),
      O => \lineBuffer_1_3_17_reg_504[3]_i_1_n_0\
    );
\lineBuffer_1_3_17_reg_504[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_1_3_5_reg_347_reg_n_0_[4]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_2_1_fu_174(4),
      O => \lineBuffer_1_3_17_reg_504[4]_i_1_n_0\
    );
\lineBuffer_1_3_17_reg_504[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_1_3_5_reg_347_reg_n_0_[5]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_2_1_fu_174(5),
      O => \lineBuffer_1_3_17_reg_504[5]_i_1_n_0\
    );
\lineBuffer_1_3_17_reg_504[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_1_3_5_reg_347_reg_n_0_[6]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_2_1_fu_174(6),
      O => \lineBuffer_1_3_17_reg_504[6]_i_1_n_0\
    );
\lineBuffer_1_3_17_reg_504[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_1_3_5_reg_347_reg_n_0_[7]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_2_1_fu_174(7),
      O => \lineBuffer_1_3_17_reg_504[7]_i_1_n_0\
    );
\lineBuffer_1_3_17_reg_504[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_1_3_5_reg_347_reg_n_0_[8]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_2_1_fu_174(8),
      O => \lineBuffer_1_3_17_reg_504[8]_i_1_n_0\
    );
\lineBuffer_1_3_17_reg_504[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_1_3_5_reg_347_reg_n_0_[9]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_2_1_fu_174(9),
      O => \lineBuffer_1_3_17_reg_504[9]_i_1_n_0\
    );
\lineBuffer_1_3_17_reg_504_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_17_reg_504[31]_i_1_n_0\,
      D => \lineBuffer_1_3_17_reg_504[0]_i_1_n_0\,
      Q => \lineBuffer_1_3_17_reg_504_reg_n_0_[0]\,
      R => '0'
    );
\lineBuffer_1_3_17_reg_504_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_17_reg_504[31]_i_1_n_0\,
      D => \lineBuffer_1_3_17_reg_504[10]_i_1_n_0\,
      Q => \lineBuffer_1_3_17_reg_504_reg_n_0_[10]\,
      R => '0'
    );
\lineBuffer_1_3_17_reg_504_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_17_reg_504[31]_i_1_n_0\,
      D => \lineBuffer_1_3_17_reg_504[11]_i_1_n_0\,
      Q => \lineBuffer_1_3_17_reg_504_reg_n_0_[11]\,
      R => '0'
    );
\lineBuffer_1_3_17_reg_504_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_17_reg_504[31]_i_1_n_0\,
      D => \lineBuffer_1_3_17_reg_504[12]_i_1_n_0\,
      Q => \lineBuffer_1_3_17_reg_504_reg_n_0_[12]\,
      R => '0'
    );
\lineBuffer_1_3_17_reg_504_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_17_reg_504[31]_i_1_n_0\,
      D => \lineBuffer_1_3_17_reg_504[13]_i_1_n_0\,
      Q => \lineBuffer_1_3_17_reg_504_reg_n_0_[13]\,
      R => '0'
    );
\lineBuffer_1_3_17_reg_504_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_17_reg_504[31]_i_1_n_0\,
      D => \lineBuffer_1_3_17_reg_504[14]_i_1_n_0\,
      Q => \lineBuffer_1_3_17_reg_504_reg_n_0_[14]\,
      R => '0'
    );
\lineBuffer_1_3_17_reg_504_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_17_reg_504[31]_i_1_n_0\,
      D => \lineBuffer_1_3_17_reg_504[15]_i_1_n_0\,
      Q => \lineBuffer_1_3_17_reg_504_reg_n_0_[15]\,
      R => '0'
    );
\lineBuffer_1_3_17_reg_504_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_17_reg_504[31]_i_1_n_0\,
      D => \lineBuffer_1_3_17_reg_504[16]_i_1_n_0\,
      Q => \lineBuffer_1_3_17_reg_504_reg_n_0_[16]\,
      R => '0'
    );
\lineBuffer_1_3_17_reg_504_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_17_reg_504[31]_i_1_n_0\,
      D => \lineBuffer_1_3_17_reg_504[17]_i_1_n_0\,
      Q => \lineBuffer_1_3_17_reg_504_reg_n_0_[17]\,
      R => '0'
    );
\lineBuffer_1_3_17_reg_504_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_17_reg_504[31]_i_1_n_0\,
      D => \lineBuffer_1_3_17_reg_504[18]_i_1_n_0\,
      Q => \lineBuffer_1_3_17_reg_504_reg_n_0_[18]\,
      R => '0'
    );
\lineBuffer_1_3_17_reg_504_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_17_reg_504[31]_i_1_n_0\,
      D => \lineBuffer_1_3_17_reg_504[19]_i_1_n_0\,
      Q => \lineBuffer_1_3_17_reg_504_reg_n_0_[19]\,
      R => '0'
    );
\lineBuffer_1_3_17_reg_504_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_17_reg_504[31]_i_1_n_0\,
      D => \lineBuffer_1_3_17_reg_504[1]_i_1_n_0\,
      Q => \lineBuffer_1_3_17_reg_504_reg_n_0_[1]\,
      R => '0'
    );
\lineBuffer_1_3_17_reg_504_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_17_reg_504[31]_i_1_n_0\,
      D => \lineBuffer_1_3_17_reg_504[20]_i_1_n_0\,
      Q => \lineBuffer_1_3_17_reg_504_reg_n_0_[20]\,
      R => '0'
    );
\lineBuffer_1_3_17_reg_504_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_17_reg_504[31]_i_1_n_0\,
      D => \lineBuffer_1_3_17_reg_504[21]_i_1_n_0\,
      Q => \lineBuffer_1_3_17_reg_504_reg_n_0_[21]\,
      R => '0'
    );
\lineBuffer_1_3_17_reg_504_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_17_reg_504[31]_i_1_n_0\,
      D => \lineBuffer_1_3_17_reg_504[22]_i_1_n_0\,
      Q => \lineBuffer_1_3_17_reg_504_reg_n_0_[22]\,
      R => '0'
    );
\lineBuffer_1_3_17_reg_504_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_17_reg_504[31]_i_1_n_0\,
      D => \lineBuffer_1_3_17_reg_504[23]_i_1_n_0\,
      Q => \lineBuffer_1_3_17_reg_504_reg_n_0_[23]\,
      R => '0'
    );
\lineBuffer_1_3_17_reg_504_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_17_reg_504[31]_i_1_n_0\,
      D => \lineBuffer_1_3_17_reg_504[24]_i_1_n_0\,
      Q => \lineBuffer_1_3_17_reg_504_reg_n_0_[24]\,
      R => '0'
    );
\lineBuffer_1_3_17_reg_504_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_17_reg_504[31]_i_1_n_0\,
      D => \lineBuffer_1_3_17_reg_504[25]_i_1_n_0\,
      Q => \lineBuffer_1_3_17_reg_504_reg_n_0_[25]\,
      R => '0'
    );
\lineBuffer_1_3_17_reg_504_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_17_reg_504[31]_i_1_n_0\,
      D => \lineBuffer_1_3_17_reg_504[26]_i_1_n_0\,
      Q => \lineBuffer_1_3_17_reg_504_reg_n_0_[26]\,
      R => '0'
    );
\lineBuffer_1_3_17_reg_504_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_17_reg_504[31]_i_1_n_0\,
      D => \lineBuffer_1_3_17_reg_504[27]_i_1_n_0\,
      Q => \lineBuffer_1_3_17_reg_504_reg_n_0_[27]\,
      R => '0'
    );
\lineBuffer_1_3_17_reg_504_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_17_reg_504[31]_i_1_n_0\,
      D => \lineBuffer_1_3_17_reg_504[28]_i_1_n_0\,
      Q => \lineBuffer_1_3_17_reg_504_reg_n_0_[28]\,
      R => '0'
    );
\lineBuffer_1_3_17_reg_504_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_17_reg_504[31]_i_1_n_0\,
      D => \lineBuffer_1_3_17_reg_504[29]_i_1_n_0\,
      Q => \lineBuffer_1_3_17_reg_504_reg_n_0_[29]\,
      R => '0'
    );
\lineBuffer_1_3_17_reg_504_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_17_reg_504[31]_i_1_n_0\,
      D => \lineBuffer_1_3_17_reg_504[2]_i_1_n_0\,
      Q => \lineBuffer_1_3_17_reg_504_reg_n_0_[2]\,
      R => '0'
    );
\lineBuffer_1_3_17_reg_504_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_17_reg_504[31]_i_1_n_0\,
      D => \lineBuffer_1_3_17_reg_504[30]_i_1_n_0\,
      Q => \lineBuffer_1_3_17_reg_504_reg_n_0_[30]\,
      R => '0'
    );
\lineBuffer_1_3_17_reg_504_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_17_reg_504[31]_i_1_n_0\,
      D => \lineBuffer_1_3_17_reg_504[31]_i_2_n_0\,
      Q => \lineBuffer_1_3_17_reg_504_reg_n_0_[31]\,
      R => '0'
    );
\lineBuffer_1_3_17_reg_504_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_17_reg_504[31]_i_1_n_0\,
      D => \lineBuffer_1_3_17_reg_504[3]_i_1_n_0\,
      Q => \lineBuffer_1_3_17_reg_504_reg_n_0_[3]\,
      R => '0'
    );
\lineBuffer_1_3_17_reg_504_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_17_reg_504[31]_i_1_n_0\,
      D => \lineBuffer_1_3_17_reg_504[4]_i_1_n_0\,
      Q => \lineBuffer_1_3_17_reg_504_reg_n_0_[4]\,
      R => '0'
    );
\lineBuffer_1_3_17_reg_504_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_17_reg_504[31]_i_1_n_0\,
      D => \lineBuffer_1_3_17_reg_504[5]_i_1_n_0\,
      Q => \lineBuffer_1_3_17_reg_504_reg_n_0_[5]\,
      R => '0'
    );
\lineBuffer_1_3_17_reg_504_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_17_reg_504[31]_i_1_n_0\,
      D => \lineBuffer_1_3_17_reg_504[6]_i_1_n_0\,
      Q => \lineBuffer_1_3_17_reg_504_reg_n_0_[6]\,
      R => '0'
    );
\lineBuffer_1_3_17_reg_504_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_17_reg_504[31]_i_1_n_0\,
      D => \lineBuffer_1_3_17_reg_504[7]_i_1_n_0\,
      Q => \lineBuffer_1_3_17_reg_504_reg_n_0_[7]\,
      R => '0'
    );
\lineBuffer_1_3_17_reg_504_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_17_reg_504[31]_i_1_n_0\,
      D => \lineBuffer_1_3_17_reg_504[8]_i_1_n_0\,
      Q => \lineBuffer_1_3_17_reg_504_reg_n_0_[8]\,
      R => '0'
    );
\lineBuffer_1_3_17_reg_504_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_17_reg_504[31]_i_1_n_0\,
      D => \lineBuffer_1_3_17_reg_504[9]_i_1_n_0\,
      Q => \lineBuffer_1_3_17_reg_504_reg_n_0_[9]\,
      R => '0'
    );
\lineBuffer_1_3_1_reg_514[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_1_3_8_reg_359_reg_n_0_[0]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_2_1_fu_174(0),
      O => \lineBuffer_1_3_1_reg_514[0]_i_1_n_0\
    );
\lineBuffer_1_3_1_reg_514[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_1_3_8_reg_359_reg_n_0_[10]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_2_1_fu_174(10),
      O => \lineBuffer_1_3_1_reg_514[10]_i_1_n_0\
    );
\lineBuffer_1_3_1_reg_514[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_1_3_8_reg_359_reg_n_0_[11]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_2_1_fu_174(11),
      O => \lineBuffer_1_3_1_reg_514[11]_i_1_n_0\
    );
\lineBuffer_1_3_1_reg_514[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_1_3_8_reg_359_reg_n_0_[12]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_2_1_fu_174(12),
      O => \lineBuffer_1_3_1_reg_514[12]_i_1_n_0\
    );
\lineBuffer_1_3_1_reg_514[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_1_3_8_reg_359_reg_n_0_[13]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_2_1_fu_174(13),
      O => \lineBuffer_1_3_1_reg_514[13]_i_1_n_0\
    );
\lineBuffer_1_3_1_reg_514[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_1_3_8_reg_359_reg_n_0_[14]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_2_1_fu_174(14),
      O => \lineBuffer_1_3_1_reg_514[14]_i_1_n_0\
    );
\lineBuffer_1_3_1_reg_514[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_1_3_8_reg_359_reg_n_0_[15]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_2_1_fu_174(15),
      O => \lineBuffer_1_3_1_reg_514[15]_i_1_n_0\
    );
\lineBuffer_1_3_1_reg_514[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_1_3_8_reg_359_reg_n_0_[16]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_2_1_fu_174(16),
      O => \lineBuffer_1_3_1_reg_514[16]_i_1_n_0\
    );
\lineBuffer_1_3_1_reg_514[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_1_3_8_reg_359_reg_n_0_[17]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_2_1_fu_174(17),
      O => \lineBuffer_1_3_1_reg_514[17]_i_1_n_0\
    );
\lineBuffer_1_3_1_reg_514[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_1_3_8_reg_359_reg_n_0_[18]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_2_1_fu_174(18),
      O => \lineBuffer_1_3_1_reg_514[18]_i_1_n_0\
    );
\lineBuffer_1_3_1_reg_514[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_1_3_8_reg_359_reg_n_0_[19]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_2_1_fu_174(19),
      O => \lineBuffer_1_3_1_reg_514[19]_i_1_n_0\
    );
\lineBuffer_1_3_1_reg_514[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_1_3_8_reg_359_reg_n_0_[1]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_2_1_fu_174(1),
      O => \lineBuffer_1_3_1_reg_514[1]_i_1_n_0\
    );
\lineBuffer_1_3_1_reg_514[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_1_3_8_reg_359_reg_n_0_[20]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_2_1_fu_174(20),
      O => \lineBuffer_1_3_1_reg_514[20]_i_1_n_0\
    );
\lineBuffer_1_3_1_reg_514[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_1_3_8_reg_359_reg_n_0_[21]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_2_1_fu_174(21),
      O => \lineBuffer_1_3_1_reg_514[21]_i_1_n_0\
    );
\lineBuffer_1_3_1_reg_514[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_1_3_8_reg_359_reg_n_0_[22]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_2_1_fu_174(22),
      O => \lineBuffer_1_3_1_reg_514[22]_i_1_n_0\
    );
\lineBuffer_1_3_1_reg_514[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_1_3_8_reg_359_reg_n_0_[23]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_2_1_fu_174(23),
      O => \lineBuffer_1_3_1_reg_514[23]_i_1_n_0\
    );
\lineBuffer_1_3_1_reg_514[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_1_3_8_reg_359_reg_n_0_[24]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_2_1_fu_174(24),
      O => \lineBuffer_1_3_1_reg_514[24]_i_1_n_0\
    );
\lineBuffer_1_3_1_reg_514[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_1_3_8_reg_359_reg_n_0_[25]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_2_1_fu_174(25),
      O => \lineBuffer_1_3_1_reg_514[25]_i_1_n_0\
    );
\lineBuffer_1_3_1_reg_514[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_1_3_8_reg_359_reg_n_0_[26]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_2_1_fu_174(26),
      O => \lineBuffer_1_3_1_reg_514[26]_i_1_n_0\
    );
\lineBuffer_1_3_1_reg_514[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_1_3_8_reg_359_reg_n_0_[27]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_2_1_fu_174(27),
      O => \lineBuffer_1_3_1_reg_514[27]_i_1_n_0\
    );
\lineBuffer_1_3_1_reg_514[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_1_3_8_reg_359_reg_n_0_[28]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_2_1_fu_174(28),
      O => \lineBuffer_1_3_1_reg_514[28]_i_1_n_0\
    );
\lineBuffer_1_3_1_reg_514[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_1_3_8_reg_359_reg_n_0_[29]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_2_1_fu_174(29),
      O => \lineBuffer_1_3_1_reg_514[29]_i_1_n_0\
    );
\lineBuffer_1_3_1_reg_514[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_1_3_8_reg_359_reg_n_0_[2]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_2_1_fu_174(2),
      O => \lineBuffer_1_3_1_reg_514[2]_i_1_n_0\
    );
\lineBuffer_1_3_1_reg_514[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_1_3_8_reg_359_reg_n_0_[30]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_2_1_fu_174(30),
      O => \lineBuffer_1_3_1_reg_514[30]_i_1_n_0\
    );
\lineBuffer_1_3_1_reg_514[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0F0F0F0F2"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter2,
      I1 => cnn_2d_conv_d4x4_bkb_U2_n_1,
      I2 => ap_CS_fsm_state9,
      I3 => tmp_6_reg_1582(0),
      I4 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1554_reg_n_0_[0]\,
      I5 => tmp_6_reg_1582(1),
      O => \lineBuffer_1_3_1_reg_514[31]_i_1_n_0\
    );
\lineBuffer_1_3_1_reg_514[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_1_3_8_reg_359_reg_n_0_[31]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_2_1_fu_174(31),
      O => \lineBuffer_1_3_1_reg_514[31]_i_2_n_0\
    );
\lineBuffer_1_3_1_reg_514[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_1_3_8_reg_359_reg_n_0_[3]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_2_1_fu_174(3),
      O => \lineBuffer_1_3_1_reg_514[3]_i_1_n_0\
    );
\lineBuffer_1_3_1_reg_514[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_1_3_8_reg_359_reg_n_0_[4]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_2_1_fu_174(4),
      O => \lineBuffer_1_3_1_reg_514[4]_i_1_n_0\
    );
\lineBuffer_1_3_1_reg_514[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_1_3_8_reg_359_reg_n_0_[5]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_2_1_fu_174(5),
      O => \lineBuffer_1_3_1_reg_514[5]_i_1_n_0\
    );
\lineBuffer_1_3_1_reg_514[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_1_3_8_reg_359_reg_n_0_[6]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_2_1_fu_174(6),
      O => \lineBuffer_1_3_1_reg_514[6]_i_1_n_0\
    );
\lineBuffer_1_3_1_reg_514[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_1_3_8_reg_359_reg_n_0_[7]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_2_1_fu_174(7),
      O => \lineBuffer_1_3_1_reg_514[7]_i_1_n_0\
    );
\lineBuffer_1_3_1_reg_514[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_1_3_8_reg_359_reg_n_0_[8]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_2_1_fu_174(8),
      O => \lineBuffer_1_3_1_reg_514[8]_i_1_n_0\
    );
\lineBuffer_1_3_1_reg_514[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_1_3_8_reg_359_reg_n_0_[9]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_2_1_fu_174(9),
      O => \lineBuffer_1_3_1_reg_514[9]_i_1_n_0\
    );
\lineBuffer_1_3_1_reg_514_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_1_reg_514[31]_i_1_n_0\,
      D => \lineBuffer_1_3_1_reg_514[0]_i_1_n_0\,
      Q => \lineBuffer_1_3_1_reg_514_reg_n_0_[0]\,
      R => '0'
    );
\lineBuffer_1_3_1_reg_514_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_1_reg_514[31]_i_1_n_0\,
      D => \lineBuffer_1_3_1_reg_514[10]_i_1_n_0\,
      Q => \lineBuffer_1_3_1_reg_514_reg_n_0_[10]\,
      R => '0'
    );
\lineBuffer_1_3_1_reg_514_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_1_reg_514[31]_i_1_n_0\,
      D => \lineBuffer_1_3_1_reg_514[11]_i_1_n_0\,
      Q => \lineBuffer_1_3_1_reg_514_reg_n_0_[11]\,
      R => '0'
    );
\lineBuffer_1_3_1_reg_514_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_1_reg_514[31]_i_1_n_0\,
      D => \lineBuffer_1_3_1_reg_514[12]_i_1_n_0\,
      Q => \lineBuffer_1_3_1_reg_514_reg_n_0_[12]\,
      R => '0'
    );
\lineBuffer_1_3_1_reg_514_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_1_reg_514[31]_i_1_n_0\,
      D => \lineBuffer_1_3_1_reg_514[13]_i_1_n_0\,
      Q => \lineBuffer_1_3_1_reg_514_reg_n_0_[13]\,
      R => '0'
    );
\lineBuffer_1_3_1_reg_514_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_1_reg_514[31]_i_1_n_0\,
      D => \lineBuffer_1_3_1_reg_514[14]_i_1_n_0\,
      Q => \lineBuffer_1_3_1_reg_514_reg_n_0_[14]\,
      R => '0'
    );
\lineBuffer_1_3_1_reg_514_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_1_reg_514[31]_i_1_n_0\,
      D => \lineBuffer_1_3_1_reg_514[15]_i_1_n_0\,
      Q => \lineBuffer_1_3_1_reg_514_reg_n_0_[15]\,
      R => '0'
    );
\lineBuffer_1_3_1_reg_514_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_1_reg_514[31]_i_1_n_0\,
      D => \lineBuffer_1_3_1_reg_514[16]_i_1_n_0\,
      Q => \lineBuffer_1_3_1_reg_514_reg_n_0_[16]\,
      R => '0'
    );
\lineBuffer_1_3_1_reg_514_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_1_reg_514[31]_i_1_n_0\,
      D => \lineBuffer_1_3_1_reg_514[17]_i_1_n_0\,
      Q => \lineBuffer_1_3_1_reg_514_reg_n_0_[17]\,
      R => '0'
    );
\lineBuffer_1_3_1_reg_514_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_1_reg_514[31]_i_1_n_0\,
      D => \lineBuffer_1_3_1_reg_514[18]_i_1_n_0\,
      Q => \lineBuffer_1_3_1_reg_514_reg_n_0_[18]\,
      R => '0'
    );
\lineBuffer_1_3_1_reg_514_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_1_reg_514[31]_i_1_n_0\,
      D => \lineBuffer_1_3_1_reg_514[19]_i_1_n_0\,
      Q => \lineBuffer_1_3_1_reg_514_reg_n_0_[19]\,
      R => '0'
    );
\lineBuffer_1_3_1_reg_514_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_1_reg_514[31]_i_1_n_0\,
      D => \lineBuffer_1_3_1_reg_514[1]_i_1_n_0\,
      Q => \lineBuffer_1_3_1_reg_514_reg_n_0_[1]\,
      R => '0'
    );
\lineBuffer_1_3_1_reg_514_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_1_reg_514[31]_i_1_n_0\,
      D => \lineBuffer_1_3_1_reg_514[20]_i_1_n_0\,
      Q => \lineBuffer_1_3_1_reg_514_reg_n_0_[20]\,
      R => '0'
    );
\lineBuffer_1_3_1_reg_514_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_1_reg_514[31]_i_1_n_0\,
      D => \lineBuffer_1_3_1_reg_514[21]_i_1_n_0\,
      Q => \lineBuffer_1_3_1_reg_514_reg_n_0_[21]\,
      R => '0'
    );
\lineBuffer_1_3_1_reg_514_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_1_reg_514[31]_i_1_n_0\,
      D => \lineBuffer_1_3_1_reg_514[22]_i_1_n_0\,
      Q => \lineBuffer_1_3_1_reg_514_reg_n_0_[22]\,
      R => '0'
    );
\lineBuffer_1_3_1_reg_514_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_1_reg_514[31]_i_1_n_0\,
      D => \lineBuffer_1_3_1_reg_514[23]_i_1_n_0\,
      Q => \lineBuffer_1_3_1_reg_514_reg_n_0_[23]\,
      R => '0'
    );
\lineBuffer_1_3_1_reg_514_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_1_reg_514[31]_i_1_n_0\,
      D => \lineBuffer_1_3_1_reg_514[24]_i_1_n_0\,
      Q => \lineBuffer_1_3_1_reg_514_reg_n_0_[24]\,
      R => '0'
    );
\lineBuffer_1_3_1_reg_514_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_1_reg_514[31]_i_1_n_0\,
      D => \lineBuffer_1_3_1_reg_514[25]_i_1_n_0\,
      Q => \lineBuffer_1_3_1_reg_514_reg_n_0_[25]\,
      R => '0'
    );
\lineBuffer_1_3_1_reg_514_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_1_reg_514[31]_i_1_n_0\,
      D => \lineBuffer_1_3_1_reg_514[26]_i_1_n_0\,
      Q => \lineBuffer_1_3_1_reg_514_reg_n_0_[26]\,
      R => '0'
    );
\lineBuffer_1_3_1_reg_514_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_1_reg_514[31]_i_1_n_0\,
      D => \lineBuffer_1_3_1_reg_514[27]_i_1_n_0\,
      Q => \lineBuffer_1_3_1_reg_514_reg_n_0_[27]\,
      R => '0'
    );
\lineBuffer_1_3_1_reg_514_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_1_reg_514[31]_i_1_n_0\,
      D => \lineBuffer_1_3_1_reg_514[28]_i_1_n_0\,
      Q => \lineBuffer_1_3_1_reg_514_reg_n_0_[28]\,
      R => '0'
    );
\lineBuffer_1_3_1_reg_514_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_1_reg_514[31]_i_1_n_0\,
      D => \lineBuffer_1_3_1_reg_514[29]_i_1_n_0\,
      Q => \lineBuffer_1_3_1_reg_514_reg_n_0_[29]\,
      R => '0'
    );
\lineBuffer_1_3_1_reg_514_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_1_reg_514[31]_i_1_n_0\,
      D => \lineBuffer_1_3_1_reg_514[2]_i_1_n_0\,
      Q => \lineBuffer_1_3_1_reg_514_reg_n_0_[2]\,
      R => '0'
    );
\lineBuffer_1_3_1_reg_514_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_1_reg_514[31]_i_1_n_0\,
      D => \lineBuffer_1_3_1_reg_514[30]_i_1_n_0\,
      Q => \lineBuffer_1_3_1_reg_514_reg_n_0_[30]\,
      R => '0'
    );
\lineBuffer_1_3_1_reg_514_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_1_reg_514[31]_i_1_n_0\,
      D => \lineBuffer_1_3_1_reg_514[31]_i_2_n_0\,
      Q => \lineBuffer_1_3_1_reg_514_reg_n_0_[31]\,
      R => '0'
    );
\lineBuffer_1_3_1_reg_514_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_1_reg_514[31]_i_1_n_0\,
      D => \lineBuffer_1_3_1_reg_514[3]_i_1_n_0\,
      Q => \lineBuffer_1_3_1_reg_514_reg_n_0_[3]\,
      R => '0'
    );
\lineBuffer_1_3_1_reg_514_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_1_reg_514[31]_i_1_n_0\,
      D => \lineBuffer_1_3_1_reg_514[4]_i_1_n_0\,
      Q => \lineBuffer_1_3_1_reg_514_reg_n_0_[4]\,
      R => '0'
    );
\lineBuffer_1_3_1_reg_514_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_1_reg_514[31]_i_1_n_0\,
      D => \lineBuffer_1_3_1_reg_514[5]_i_1_n_0\,
      Q => \lineBuffer_1_3_1_reg_514_reg_n_0_[5]\,
      R => '0'
    );
\lineBuffer_1_3_1_reg_514_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_1_reg_514[31]_i_1_n_0\,
      D => \lineBuffer_1_3_1_reg_514[6]_i_1_n_0\,
      Q => \lineBuffer_1_3_1_reg_514_reg_n_0_[6]\,
      R => '0'
    );
\lineBuffer_1_3_1_reg_514_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_1_reg_514[31]_i_1_n_0\,
      D => \lineBuffer_1_3_1_reg_514[7]_i_1_n_0\,
      Q => \lineBuffer_1_3_1_reg_514_reg_n_0_[7]\,
      R => '0'
    );
\lineBuffer_1_3_1_reg_514_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_1_reg_514[31]_i_1_n_0\,
      D => \lineBuffer_1_3_1_reg_514[8]_i_1_n_0\,
      Q => \lineBuffer_1_3_1_reg_514_reg_n_0_[8]\,
      R => '0'
    );
\lineBuffer_1_3_1_reg_514_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_1_reg_514[31]_i_1_n_0\,
      D => \lineBuffer_1_3_1_reg_514[9]_i_1_n_0\,
      Q => \lineBuffer_1_3_1_reg_514_reg_n_0_[9]\,
      R => '0'
    );
\lineBuffer_1_3_3_reg_484[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_1_3_reg_323_reg_n_0_[0]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_2_1_fu_174(0),
      O => \lineBuffer_1_3_3_reg_484[0]_i_1_n_0\
    );
\lineBuffer_1_3_3_reg_484[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_1_3_reg_323_reg_n_0_[10]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_2_1_fu_174(10),
      O => \lineBuffer_1_3_3_reg_484[10]_i_1_n_0\
    );
\lineBuffer_1_3_3_reg_484[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_1_3_reg_323_reg_n_0_[11]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_2_1_fu_174(11),
      O => \lineBuffer_1_3_3_reg_484[11]_i_1_n_0\
    );
\lineBuffer_1_3_3_reg_484[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_1_3_reg_323_reg_n_0_[12]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_2_1_fu_174(12),
      O => \lineBuffer_1_3_3_reg_484[12]_i_1_n_0\
    );
\lineBuffer_1_3_3_reg_484[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_1_3_reg_323_reg_n_0_[13]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_2_1_fu_174(13),
      O => \lineBuffer_1_3_3_reg_484[13]_i_1_n_0\
    );
\lineBuffer_1_3_3_reg_484[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_1_3_reg_323_reg_n_0_[14]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_2_1_fu_174(14),
      O => \lineBuffer_1_3_3_reg_484[14]_i_1_n_0\
    );
\lineBuffer_1_3_3_reg_484[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_1_3_reg_323_reg_n_0_[15]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_2_1_fu_174(15),
      O => \lineBuffer_1_3_3_reg_484[15]_i_1_n_0\
    );
\lineBuffer_1_3_3_reg_484[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_1_3_reg_323_reg_n_0_[16]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_2_1_fu_174(16),
      O => \lineBuffer_1_3_3_reg_484[16]_i_1_n_0\
    );
\lineBuffer_1_3_3_reg_484[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_1_3_reg_323_reg_n_0_[17]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_2_1_fu_174(17),
      O => \lineBuffer_1_3_3_reg_484[17]_i_1_n_0\
    );
\lineBuffer_1_3_3_reg_484[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_1_3_reg_323_reg_n_0_[18]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_2_1_fu_174(18),
      O => \lineBuffer_1_3_3_reg_484[18]_i_1_n_0\
    );
\lineBuffer_1_3_3_reg_484[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_1_3_reg_323_reg_n_0_[19]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_2_1_fu_174(19),
      O => \lineBuffer_1_3_3_reg_484[19]_i_1_n_0\
    );
\lineBuffer_1_3_3_reg_484[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_1_3_reg_323_reg_n_0_[1]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_2_1_fu_174(1),
      O => \lineBuffer_1_3_3_reg_484[1]_i_1_n_0\
    );
\lineBuffer_1_3_3_reg_484[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_1_3_reg_323_reg_n_0_[20]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_2_1_fu_174(20),
      O => \lineBuffer_1_3_3_reg_484[20]_i_1_n_0\
    );
\lineBuffer_1_3_3_reg_484[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_1_3_reg_323_reg_n_0_[21]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_2_1_fu_174(21),
      O => \lineBuffer_1_3_3_reg_484[21]_i_1_n_0\
    );
\lineBuffer_1_3_3_reg_484[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_1_3_reg_323_reg_n_0_[22]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_2_1_fu_174(22),
      O => \lineBuffer_1_3_3_reg_484[22]_i_1_n_0\
    );
\lineBuffer_1_3_3_reg_484[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_1_3_reg_323_reg_n_0_[23]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_2_1_fu_174(23),
      O => \lineBuffer_1_3_3_reg_484[23]_i_1_n_0\
    );
\lineBuffer_1_3_3_reg_484[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_1_3_reg_323_reg_n_0_[24]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_2_1_fu_174(24),
      O => \lineBuffer_1_3_3_reg_484[24]_i_1_n_0\
    );
\lineBuffer_1_3_3_reg_484[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_1_3_reg_323_reg_n_0_[25]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_2_1_fu_174(25),
      O => \lineBuffer_1_3_3_reg_484[25]_i_1_n_0\
    );
\lineBuffer_1_3_3_reg_484[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_1_3_reg_323_reg_n_0_[26]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_2_1_fu_174(26),
      O => \lineBuffer_1_3_3_reg_484[26]_i_1_n_0\
    );
\lineBuffer_1_3_3_reg_484[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_1_3_reg_323_reg_n_0_[27]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_2_1_fu_174(27),
      O => \lineBuffer_1_3_3_reg_484[27]_i_1_n_0\
    );
\lineBuffer_1_3_3_reg_484[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_1_3_reg_323_reg_n_0_[28]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_2_1_fu_174(28),
      O => \lineBuffer_1_3_3_reg_484[28]_i_1_n_0\
    );
\lineBuffer_1_3_3_reg_484[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_1_3_reg_323_reg_n_0_[29]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_2_1_fu_174(29),
      O => \lineBuffer_1_3_3_reg_484[29]_i_1_n_0\
    );
\lineBuffer_1_3_3_reg_484[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_1_3_reg_323_reg_n_0_[2]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_2_1_fu_174(2),
      O => \lineBuffer_1_3_3_reg_484[2]_i_1_n_0\
    );
\lineBuffer_1_3_3_reg_484[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_1_3_reg_323_reg_n_0_[30]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_2_1_fu_174(30),
      O => \lineBuffer_1_3_3_reg_484[30]_i_1_n_0\
    );
\lineBuffer_1_3_3_reg_484[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_1_3_reg_323_reg_n_0_[31]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_2_1_fu_174(31),
      O => \lineBuffer_1_3_3_reg_484[31]_i_1_n_0\
    );
\lineBuffer_1_3_3_reg_484[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_1_3_reg_323_reg_n_0_[3]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_2_1_fu_174(3),
      O => \lineBuffer_1_3_3_reg_484[3]_i_1_n_0\
    );
\lineBuffer_1_3_3_reg_484[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_1_3_reg_323_reg_n_0_[4]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_2_1_fu_174(4),
      O => \lineBuffer_1_3_3_reg_484[4]_i_1_n_0\
    );
\lineBuffer_1_3_3_reg_484[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_1_3_reg_323_reg_n_0_[5]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_2_1_fu_174(5),
      O => \lineBuffer_1_3_3_reg_484[5]_i_1_n_0\
    );
\lineBuffer_1_3_3_reg_484[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_1_3_reg_323_reg_n_0_[6]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_2_1_fu_174(6),
      O => \lineBuffer_1_3_3_reg_484[6]_i_1_n_0\
    );
\lineBuffer_1_3_3_reg_484[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_1_3_reg_323_reg_n_0_[7]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_2_1_fu_174(7),
      O => \lineBuffer_1_3_3_reg_484[7]_i_1_n_0\
    );
\lineBuffer_1_3_3_reg_484[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_1_3_reg_323_reg_n_0_[8]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_2_1_fu_174(8),
      O => \lineBuffer_1_3_3_reg_484[8]_i_1_n_0\
    );
\lineBuffer_1_3_3_reg_484[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lineBuffer_1_3_reg_323_reg_n_0_[9]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_2_1_fu_174(9),
      O => \lineBuffer_1_3_3_reg_484[9]_i_1_n_0\
    );
\lineBuffer_1_3_3_reg_484_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_3_reg_484,
      D => \lineBuffer_1_3_3_reg_484[0]_i_1_n_0\,
      Q => \lineBuffer_1_3_3_reg_484_reg_n_0_[0]\,
      R => '0'
    );
\lineBuffer_1_3_3_reg_484_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_3_reg_484,
      D => \lineBuffer_1_3_3_reg_484[10]_i_1_n_0\,
      Q => \lineBuffer_1_3_3_reg_484_reg_n_0_[10]\,
      R => '0'
    );
\lineBuffer_1_3_3_reg_484_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_3_reg_484,
      D => \lineBuffer_1_3_3_reg_484[11]_i_1_n_0\,
      Q => \lineBuffer_1_3_3_reg_484_reg_n_0_[11]\,
      R => '0'
    );
\lineBuffer_1_3_3_reg_484_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_3_reg_484,
      D => \lineBuffer_1_3_3_reg_484[12]_i_1_n_0\,
      Q => \lineBuffer_1_3_3_reg_484_reg_n_0_[12]\,
      R => '0'
    );
\lineBuffer_1_3_3_reg_484_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_3_reg_484,
      D => \lineBuffer_1_3_3_reg_484[13]_i_1_n_0\,
      Q => \lineBuffer_1_3_3_reg_484_reg_n_0_[13]\,
      R => '0'
    );
\lineBuffer_1_3_3_reg_484_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_3_reg_484,
      D => \lineBuffer_1_3_3_reg_484[14]_i_1_n_0\,
      Q => \lineBuffer_1_3_3_reg_484_reg_n_0_[14]\,
      R => '0'
    );
\lineBuffer_1_3_3_reg_484_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_3_reg_484,
      D => \lineBuffer_1_3_3_reg_484[15]_i_1_n_0\,
      Q => \lineBuffer_1_3_3_reg_484_reg_n_0_[15]\,
      R => '0'
    );
\lineBuffer_1_3_3_reg_484_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_3_reg_484,
      D => \lineBuffer_1_3_3_reg_484[16]_i_1_n_0\,
      Q => \lineBuffer_1_3_3_reg_484_reg_n_0_[16]\,
      R => '0'
    );
\lineBuffer_1_3_3_reg_484_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_3_reg_484,
      D => \lineBuffer_1_3_3_reg_484[17]_i_1_n_0\,
      Q => \lineBuffer_1_3_3_reg_484_reg_n_0_[17]\,
      R => '0'
    );
\lineBuffer_1_3_3_reg_484_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_3_reg_484,
      D => \lineBuffer_1_3_3_reg_484[18]_i_1_n_0\,
      Q => \lineBuffer_1_3_3_reg_484_reg_n_0_[18]\,
      R => '0'
    );
\lineBuffer_1_3_3_reg_484_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_3_reg_484,
      D => \lineBuffer_1_3_3_reg_484[19]_i_1_n_0\,
      Q => \lineBuffer_1_3_3_reg_484_reg_n_0_[19]\,
      R => '0'
    );
\lineBuffer_1_3_3_reg_484_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_3_reg_484,
      D => \lineBuffer_1_3_3_reg_484[1]_i_1_n_0\,
      Q => \lineBuffer_1_3_3_reg_484_reg_n_0_[1]\,
      R => '0'
    );
\lineBuffer_1_3_3_reg_484_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_3_reg_484,
      D => \lineBuffer_1_3_3_reg_484[20]_i_1_n_0\,
      Q => \lineBuffer_1_3_3_reg_484_reg_n_0_[20]\,
      R => '0'
    );
\lineBuffer_1_3_3_reg_484_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_3_reg_484,
      D => \lineBuffer_1_3_3_reg_484[21]_i_1_n_0\,
      Q => \lineBuffer_1_3_3_reg_484_reg_n_0_[21]\,
      R => '0'
    );
\lineBuffer_1_3_3_reg_484_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_3_reg_484,
      D => \lineBuffer_1_3_3_reg_484[22]_i_1_n_0\,
      Q => \lineBuffer_1_3_3_reg_484_reg_n_0_[22]\,
      R => '0'
    );
\lineBuffer_1_3_3_reg_484_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_3_reg_484,
      D => \lineBuffer_1_3_3_reg_484[23]_i_1_n_0\,
      Q => \lineBuffer_1_3_3_reg_484_reg_n_0_[23]\,
      R => '0'
    );
\lineBuffer_1_3_3_reg_484_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_3_reg_484,
      D => \lineBuffer_1_3_3_reg_484[24]_i_1_n_0\,
      Q => \lineBuffer_1_3_3_reg_484_reg_n_0_[24]\,
      R => '0'
    );
\lineBuffer_1_3_3_reg_484_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_3_reg_484,
      D => \lineBuffer_1_3_3_reg_484[25]_i_1_n_0\,
      Q => \lineBuffer_1_3_3_reg_484_reg_n_0_[25]\,
      R => '0'
    );
\lineBuffer_1_3_3_reg_484_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_3_reg_484,
      D => \lineBuffer_1_3_3_reg_484[26]_i_1_n_0\,
      Q => \lineBuffer_1_3_3_reg_484_reg_n_0_[26]\,
      R => '0'
    );
\lineBuffer_1_3_3_reg_484_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_3_reg_484,
      D => \lineBuffer_1_3_3_reg_484[27]_i_1_n_0\,
      Q => \lineBuffer_1_3_3_reg_484_reg_n_0_[27]\,
      R => '0'
    );
\lineBuffer_1_3_3_reg_484_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_3_reg_484,
      D => \lineBuffer_1_3_3_reg_484[28]_i_1_n_0\,
      Q => \lineBuffer_1_3_3_reg_484_reg_n_0_[28]\,
      R => '0'
    );
\lineBuffer_1_3_3_reg_484_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_3_reg_484,
      D => \lineBuffer_1_3_3_reg_484[29]_i_1_n_0\,
      Q => \lineBuffer_1_3_3_reg_484_reg_n_0_[29]\,
      R => '0'
    );
\lineBuffer_1_3_3_reg_484_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_3_reg_484,
      D => \lineBuffer_1_3_3_reg_484[2]_i_1_n_0\,
      Q => \lineBuffer_1_3_3_reg_484_reg_n_0_[2]\,
      R => '0'
    );
\lineBuffer_1_3_3_reg_484_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_3_reg_484,
      D => \lineBuffer_1_3_3_reg_484[30]_i_1_n_0\,
      Q => \lineBuffer_1_3_3_reg_484_reg_n_0_[30]\,
      R => '0'
    );
\lineBuffer_1_3_3_reg_484_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_3_reg_484,
      D => \lineBuffer_1_3_3_reg_484[31]_i_1_n_0\,
      Q => \lineBuffer_1_3_3_reg_484_reg_n_0_[31]\,
      R => '0'
    );
\lineBuffer_1_3_3_reg_484_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_3_reg_484,
      D => \lineBuffer_1_3_3_reg_484[3]_i_1_n_0\,
      Q => \lineBuffer_1_3_3_reg_484_reg_n_0_[3]\,
      R => '0'
    );
\lineBuffer_1_3_3_reg_484_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_3_reg_484,
      D => \lineBuffer_1_3_3_reg_484[4]_i_1_n_0\,
      Q => \lineBuffer_1_3_3_reg_484_reg_n_0_[4]\,
      R => '0'
    );
\lineBuffer_1_3_3_reg_484_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_3_reg_484,
      D => \lineBuffer_1_3_3_reg_484[5]_i_1_n_0\,
      Q => \lineBuffer_1_3_3_reg_484_reg_n_0_[5]\,
      R => '0'
    );
\lineBuffer_1_3_3_reg_484_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_3_reg_484,
      D => \lineBuffer_1_3_3_reg_484[6]_i_1_n_0\,
      Q => \lineBuffer_1_3_3_reg_484_reg_n_0_[6]\,
      R => '0'
    );
\lineBuffer_1_3_3_reg_484_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_3_reg_484,
      D => \lineBuffer_1_3_3_reg_484[7]_i_1_n_0\,
      Q => \lineBuffer_1_3_3_reg_484_reg_n_0_[7]\,
      R => '0'
    );
\lineBuffer_1_3_3_reg_484_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_3_reg_484,
      D => \lineBuffer_1_3_3_reg_484[8]_i_1_n_0\,
      Q => \lineBuffer_1_3_3_reg_484_reg_n_0_[8]\,
      R => '0'
    );
\lineBuffer_1_3_3_reg_484_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_3_reg_484,
      D => \lineBuffer_1_3_3_reg_484[9]_i_1_n_0\,
      Q => \lineBuffer_1_3_3_reg_484_reg_n_0_[9]\,
      R => '0'
    );
\lineBuffer_1_3_5_reg_347[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => tmp_3_reg_1423(1),
      I1 => tmp_3_reg_1423(0),
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => \inStream_V_data_V_0_state_reg_n_0_[0]\,
      I4 => ap_enable_reg_pp1_iter1,
      I5 => \exitcond4_reg_1414_reg_n_0_[0]\,
      O => \lineBuffer_1_3_5_reg_347[31]_i_1_n_0\
    );
\lineBuffer_1_3_5_reg_347_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_5_reg_347[31]_i_1_n_0\,
      D => inStream_V_data_V_0_data_out(0),
      Q => \lineBuffer_1_3_5_reg_347_reg_n_0_[0]\,
      R => '0'
    );
\lineBuffer_1_3_5_reg_347_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_5_reg_347[31]_i_1_n_0\,
      D => inStream_V_data_V_0_data_out(10),
      Q => \lineBuffer_1_3_5_reg_347_reg_n_0_[10]\,
      R => '0'
    );
\lineBuffer_1_3_5_reg_347_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_5_reg_347[31]_i_1_n_0\,
      D => inStream_V_data_V_0_data_out(11),
      Q => \lineBuffer_1_3_5_reg_347_reg_n_0_[11]\,
      R => '0'
    );
\lineBuffer_1_3_5_reg_347_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_5_reg_347[31]_i_1_n_0\,
      D => inStream_V_data_V_0_data_out(12),
      Q => \lineBuffer_1_3_5_reg_347_reg_n_0_[12]\,
      R => '0'
    );
\lineBuffer_1_3_5_reg_347_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_5_reg_347[31]_i_1_n_0\,
      D => inStream_V_data_V_0_data_out(13),
      Q => \lineBuffer_1_3_5_reg_347_reg_n_0_[13]\,
      R => '0'
    );
\lineBuffer_1_3_5_reg_347_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_5_reg_347[31]_i_1_n_0\,
      D => inStream_V_data_V_0_data_out(14),
      Q => \lineBuffer_1_3_5_reg_347_reg_n_0_[14]\,
      R => '0'
    );
\lineBuffer_1_3_5_reg_347_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_5_reg_347[31]_i_1_n_0\,
      D => inStream_V_data_V_0_data_out(15),
      Q => \lineBuffer_1_3_5_reg_347_reg_n_0_[15]\,
      R => '0'
    );
\lineBuffer_1_3_5_reg_347_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_5_reg_347[31]_i_1_n_0\,
      D => inStream_V_data_V_0_data_out(16),
      Q => \lineBuffer_1_3_5_reg_347_reg_n_0_[16]\,
      R => '0'
    );
\lineBuffer_1_3_5_reg_347_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_5_reg_347[31]_i_1_n_0\,
      D => inStream_V_data_V_0_data_out(17),
      Q => \lineBuffer_1_3_5_reg_347_reg_n_0_[17]\,
      R => '0'
    );
\lineBuffer_1_3_5_reg_347_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_5_reg_347[31]_i_1_n_0\,
      D => inStream_V_data_V_0_data_out(18),
      Q => \lineBuffer_1_3_5_reg_347_reg_n_0_[18]\,
      R => '0'
    );
\lineBuffer_1_3_5_reg_347_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_5_reg_347[31]_i_1_n_0\,
      D => inStream_V_data_V_0_data_out(19),
      Q => \lineBuffer_1_3_5_reg_347_reg_n_0_[19]\,
      R => '0'
    );
\lineBuffer_1_3_5_reg_347_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_5_reg_347[31]_i_1_n_0\,
      D => inStream_V_data_V_0_data_out(1),
      Q => \lineBuffer_1_3_5_reg_347_reg_n_0_[1]\,
      R => '0'
    );
\lineBuffer_1_3_5_reg_347_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_5_reg_347[31]_i_1_n_0\,
      D => inStream_V_data_V_0_data_out(20),
      Q => \lineBuffer_1_3_5_reg_347_reg_n_0_[20]\,
      R => '0'
    );
\lineBuffer_1_3_5_reg_347_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_5_reg_347[31]_i_1_n_0\,
      D => inStream_V_data_V_0_data_out(21),
      Q => \lineBuffer_1_3_5_reg_347_reg_n_0_[21]\,
      R => '0'
    );
\lineBuffer_1_3_5_reg_347_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_5_reg_347[31]_i_1_n_0\,
      D => inStream_V_data_V_0_data_out(22),
      Q => \lineBuffer_1_3_5_reg_347_reg_n_0_[22]\,
      R => '0'
    );
\lineBuffer_1_3_5_reg_347_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_5_reg_347[31]_i_1_n_0\,
      D => inStream_V_data_V_0_data_out(23),
      Q => \lineBuffer_1_3_5_reg_347_reg_n_0_[23]\,
      R => '0'
    );
\lineBuffer_1_3_5_reg_347_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_5_reg_347[31]_i_1_n_0\,
      D => inStream_V_data_V_0_data_out(24),
      Q => \lineBuffer_1_3_5_reg_347_reg_n_0_[24]\,
      R => '0'
    );
\lineBuffer_1_3_5_reg_347_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_5_reg_347[31]_i_1_n_0\,
      D => inStream_V_data_V_0_data_out(25),
      Q => \lineBuffer_1_3_5_reg_347_reg_n_0_[25]\,
      R => '0'
    );
\lineBuffer_1_3_5_reg_347_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_5_reg_347[31]_i_1_n_0\,
      D => inStream_V_data_V_0_data_out(26),
      Q => \lineBuffer_1_3_5_reg_347_reg_n_0_[26]\,
      R => '0'
    );
\lineBuffer_1_3_5_reg_347_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_5_reg_347[31]_i_1_n_0\,
      D => inStream_V_data_V_0_data_out(27),
      Q => \lineBuffer_1_3_5_reg_347_reg_n_0_[27]\,
      R => '0'
    );
\lineBuffer_1_3_5_reg_347_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_5_reg_347[31]_i_1_n_0\,
      D => inStream_V_data_V_0_data_out(28),
      Q => \lineBuffer_1_3_5_reg_347_reg_n_0_[28]\,
      R => '0'
    );
\lineBuffer_1_3_5_reg_347_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_5_reg_347[31]_i_1_n_0\,
      D => inStream_V_data_V_0_data_out(29),
      Q => \lineBuffer_1_3_5_reg_347_reg_n_0_[29]\,
      R => '0'
    );
\lineBuffer_1_3_5_reg_347_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_5_reg_347[31]_i_1_n_0\,
      D => inStream_V_data_V_0_data_out(2),
      Q => \lineBuffer_1_3_5_reg_347_reg_n_0_[2]\,
      R => '0'
    );
\lineBuffer_1_3_5_reg_347_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_5_reg_347[31]_i_1_n_0\,
      D => inStream_V_data_V_0_data_out(30),
      Q => \lineBuffer_1_3_5_reg_347_reg_n_0_[30]\,
      R => '0'
    );
\lineBuffer_1_3_5_reg_347_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_5_reg_347[31]_i_1_n_0\,
      D => inStream_V_data_V_0_data_out(31),
      Q => \lineBuffer_1_3_5_reg_347_reg_n_0_[31]\,
      R => '0'
    );
\lineBuffer_1_3_5_reg_347_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_5_reg_347[31]_i_1_n_0\,
      D => inStream_V_data_V_0_data_out(3),
      Q => \lineBuffer_1_3_5_reg_347_reg_n_0_[3]\,
      R => '0'
    );
\lineBuffer_1_3_5_reg_347_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_5_reg_347[31]_i_1_n_0\,
      D => inStream_V_data_V_0_data_out(4),
      Q => \lineBuffer_1_3_5_reg_347_reg_n_0_[4]\,
      R => '0'
    );
\lineBuffer_1_3_5_reg_347_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_5_reg_347[31]_i_1_n_0\,
      D => inStream_V_data_V_0_data_out(5),
      Q => \lineBuffer_1_3_5_reg_347_reg_n_0_[5]\,
      R => '0'
    );
\lineBuffer_1_3_5_reg_347_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_5_reg_347[31]_i_1_n_0\,
      D => inStream_V_data_V_0_data_out(6),
      Q => \lineBuffer_1_3_5_reg_347_reg_n_0_[6]\,
      R => '0'
    );
\lineBuffer_1_3_5_reg_347_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_5_reg_347[31]_i_1_n_0\,
      D => inStream_V_data_V_0_data_out(7),
      Q => \lineBuffer_1_3_5_reg_347_reg_n_0_[7]\,
      R => '0'
    );
\lineBuffer_1_3_5_reg_347_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_5_reg_347[31]_i_1_n_0\,
      D => inStream_V_data_V_0_data_out(8),
      Q => \lineBuffer_1_3_5_reg_347_reg_n_0_[8]\,
      R => '0'
    );
\lineBuffer_1_3_5_reg_347_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_5_reg_347[31]_i_1_n_0\,
      D => inStream_V_data_V_0_data_out(9),
      Q => \lineBuffer_1_3_5_reg_347_reg_n_0_[9]\,
      R => '0'
    );
\lineBuffer_1_3_8_reg_359[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => tmp_3_reg_1423(1),
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => \inStream_V_data_V_0_state_reg_n_0_[0]\,
      I3 => ap_enable_reg_pp1_iter1,
      I4 => \exitcond4_reg_1414_reg_n_0_[0]\,
      I5 => tmp_3_reg_1423(0),
      O => \lineBuffer_1_3_8_reg_359[31]_i_1_n_0\
    );
\lineBuffer_1_3_8_reg_359_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_8_reg_359[31]_i_1_n_0\,
      D => inStream_V_data_V_0_data_out(0),
      Q => \lineBuffer_1_3_8_reg_359_reg_n_0_[0]\,
      R => '0'
    );
\lineBuffer_1_3_8_reg_359_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_8_reg_359[31]_i_1_n_0\,
      D => inStream_V_data_V_0_data_out(10),
      Q => \lineBuffer_1_3_8_reg_359_reg_n_0_[10]\,
      R => '0'
    );
\lineBuffer_1_3_8_reg_359_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_8_reg_359[31]_i_1_n_0\,
      D => inStream_V_data_V_0_data_out(11),
      Q => \lineBuffer_1_3_8_reg_359_reg_n_0_[11]\,
      R => '0'
    );
\lineBuffer_1_3_8_reg_359_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_8_reg_359[31]_i_1_n_0\,
      D => inStream_V_data_V_0_data_out(12),
      Q => \lineBuffer_1_3_8_reg_359_reg_n_0_[12]\,
      R => '0'
    );
\lineBuffer_1_3_8_reg_359_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_8_reg_359[31]_i_1_n_0\,
      D => inStream_V_data_V_0_data_out(13),
      Q => \lineBuffer_1_3_8_reg_359_reg_n_0_[13]\,
      R => '0'
    );
\lineBuffer_1_3_8_reg_359_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_8_reg_359[31]_i_1_n_0\,
      D => inStream_V_data_V_0_data_out(14),
      Q => \lineBuffer_1_3_8_reg_359_reg_n_0_[14]\,
      R => '0'
    );
\lineBuffer_1_3_8_reg_359_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_8_reg_359[31]_i_1_n_0\,
      D => inStream_V_data_V_0_data_out(15),
      Q => \lineBuffer_1_3_8_reg_359_reg_n_0_[15]\,
      R => '0'
    );
\lineBuffer_1_3_8_reg_359_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_8_reg_359[31]_i_1_n_0\,
      D => inStream_V_data_V_0_data_out(16),
      Q => \lineBuffer_1_3_8_reg_359_reg_n_0_[16]\,
      R => '0'
    );
\lineBuffer_1_3_8_reg_359_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_8_reg_359[31]_i_1_n_0\,
      D => inStream_V_data_V_0_data_out(17),
      Q => \lineBuffer_1_3_8_reg_359_reg_n_0_[17]\,
      R => '0'
    );
\lineBuffer_1_3_8_reg_359_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_8_reg_359[31]_i_1_n_0\,
      D => inStream_V_data_V_0_data_out(18),
      Q => \lineBuffer_1_3_8_reg_359_reg_n_0_[18]\,
      R => '0'
    );
\lineBuffer_1_3_8_reg_359_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_8_reg_359[31]_i_1_n_0\,
      D => inStream_V_data_V_0_data_out(19),
      Q => \lineBuffer_1_3_8_reg_359_reg_n_0_[19]\,
      R => '0'
    );
\lineBuffer_1_3_8_reg_359_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_8_reg_359[31]_i_1_n_0\,
      D => inStream_V_data_V_0_data_out(1),
      Q => \lineBuffer_1_3_8_reg_359_reg_n_0_[1]\,
      R => '0'
    );
\lineBuffer_1_3_8_reg_359_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_8_reg_359[31]_i_1_n_0\,
      D => inStream_V_data_V_0_data_out(20),
      Q => \lineBuffer_1_3_8_reg_359_reg_n_0_[20]\,
      R => '0'
    );
\lineBuffer_1_3_8_reg_359_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_8_reg_359[31]_i_1_n_0\,
      D => inStream_V_data_V_0_data_out(21),
      Q => \lineBuffer_1_3_8_reg_359_reg_n_0_[21]\,
      R => '0'
    );
\lineBuffer_1_3_8_reg_359_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_8_reg_359[31]_i_1_n_0\,
      D => inStream_V_data_V_0_data_out(22),
      Q => \lineBuffer_1_3_8_reg_359_reg_n_0_[22]\,
      R => '0'
    );
\lineBuffer_1_3_8_reg_359_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_8_reg_359[31]_i_1_n_0\,
      D => inStream_V_data_V_0_data_out(23),
      Q => \lineBuffer_1_3_8_reg_359_reg_n_0_[23]\,
      R => '0'
    );
\lineBuffer_1_3_8_reg_359_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_8_reg_359[31]_i_1_n_0\,
      D => inStream_V_data_V_0_data_out(24),
      Q => \lineBuffer_1_3_8_reg_359_reg_n_0_[24]\,
      R => '0'
    );
\lineBuffer_1_3_8_reg_359_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_8_reg_359[31]_i_1_n_0\,
      D => inStream_V_data_V_0_data_out(25),
      Q => \lineBuffer_1_3_8_reg_359_reg_n_0_[25]\,
      R => '0'
    );
\lineBuffer_1_3_8_reg_359_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_8_reg_359[31]_i_1_n_0\,
      D => inStream_V_data_V_0_data_out(26),
      Q => \lineBuffer_1_3_8_reg_359_reg_n_0_[26]\,
      R => '0'
    );
\lineBuffer_1_3_8_reg_359_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_8_reg_359[31]_i_1_n_0\,
      D => inStream_V_data_V_0_data_out(27),
      Q => \lineBuffer_1_3_8_reg_359_reg_n_0_[27]\,
      R => '0'
    );
\lineBuffer_1_3_8_reg_359_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_8_reg_359[31]_i_1_n_0\,
      D => inStream_V_data_V_0_data_out(28),
      Q => \lineBuffer_1_3_8_reg_359_reg_n_0_[28]\,
      R => '0'
    );
\lineBuffer_1_3_8_reg_359_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_8_reg_359[31]_i_1_n_0\,
      D => inStream_V_data_V_0_data_out(29),
      Q => \lineBuffer_1_3_8_reg_359_reg_n_0_[29]\,
      R => '0'
    );
\lineBuffer_1_3_8_reg_359_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_8_reg_359[31]_i_1_n_0\,
      D => inStream_V_data_V_0_data_out(2),
      Q => \lineBuffer_1_3_8_reg_359_reg_n_0_[2]\,
      R => '0'
    );
\lineBuffer_1_3_8_reg_359_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_8_reg_359[31]_i_1_n_0\,
      D => inStream_V_data_V_0_data_out(30),
      Q => \lineBuffer_1_3_8_reg_359_reg_n_0_[30]\,
      R => '0'
    );
\lineBuffer_1_3_8_reg_359_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_8_reg_359[31]_i_1_n_0\,
      D => inStream_V_data_V_0_data_out(31),
      Q => \lineBuffer_1_3_8_reg_359_reg_n_0_[31]\,
      R => '0'
    );
\lineBuffer_1_3_8_reg_359_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_8_reg_359[31]_i_1_n_0\,
      D => inStream_V_data_V_0_data_out(3),
      Q => \lineBuffer_1_3_8_reg_359_reg_n_0_[3]\,
      R => '0'
    );
\lineBuffer_1_3_8_reg_359_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_8_reg_359[31]_i_1_n_0\,
      D => inStream_V_data_V_0_data_out(4),
      Q => \lineBuffer_1_3_8_reg_359_reg_n_0_[4]\,
      R => '0'
    );
\lineBuffer_1_3_8_reg_359_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_8_reg_359[31]_i_1_n_0\,
      D => inStream_V_data_V_0_data_out(5),
      Q => \lineBuffer_1_3_8_reg_359_reg_n_0_[5]\,
      R => '0'
    );
\lineBuffer_1_3_8_reg_359_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_8_reg_359[31]_i_1_n_0\,
      D => inStream_V_data_V_0_data_out(6),
      Q => \lineBuffer_1_3_8_reg_359_reg_n_0_[6]\,
      R => '0'
    );
\lineBuffer_1_3_8_reg_359_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_8_reg_359[31]_i_1_n_0\,
      D => inStream_V_data_V_0_data_out(7),
      Q => \lineBuffer_1_3_8_reg_359_reg_n_0_[7]\,
      R => '0'
    );
\lineBuffer_1_3_8_reg_359_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_8_reg_359[31]_i_1_n_0\,
      D => inStream_V_data_V_0_data_out(8),
      Q => \lineBuffer_1_3_8_reg_359_reg_n_0_[8]\,
      R => '0'
    );
\lineBuffer_1_3_8_reg_359_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \lineBuffer_1_3_8_reg_359[31]_i_1_n_0\,
      D => inStream_V_data_V_0_data_out(9),
      Q => \lineBuffer_1_3_8_reg_359_reg_n_0_[9]\,
      R => '0'
    );
\lineBuffer_1_3_reg_323[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inStream_V_data_V_0_payload_B(0),
      I1 => inStream_V_data_V_0_sel,
      I2 => inStream_V_data_V_0_payload_A(0),
      O => inStream_V_data_V_0_data_out(0)
    );
\lineBuffer_1_3_reg_323[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inStream_V_data_V_0_payload_B(10),
      I1 => inStream_V_data_V_0_sel,
      I2 => inStream_V_data_V_0_payload_A(10),
      O => inStream_V_data_V_0_data_out(10)
    );
\lineBuffer_1_3_reg_323[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inStream_V_data_V_0_payload_B(11),
      I1 => inStream_V_data_V_0_sel,
      I2 => inStream_V_data_V_0_payload_A(11),
      O => inStream_V_data_V_0_data_out(11)
    );
\lineBuffer_1_3_reg_323[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inStream_V_data_V_0_payload_B(12),
      I1 => inStream_V_data_V_0_sel,
      I2 => inStream_V_data_V_0_payload_A(12),
      O => inStream_V_data_V_0_data_out(12)
    );
\lineBuffer_1_3_reg_323[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inStream_V_data_V_0_payload_B(13),
      I1 => inStream_V_data_V_0_sel,
      I2 => inStream_V_data_V_0_payload_A(13),
      O => inStream_V_data_V_0_data_out(13)
    );
\lineBuffer_1_3_reg_323[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inStream_V_data_V_0_payload_B(14),
      I1 => inStream_V_data_V_0_sel,
      I2 => inStream_V_data_V_0_payload_A(14),
      O => inStream_V_data_V_0_data_out(14)
    );
\lineBuffer_1_3_reg_323[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inStream_V_data_V_0_payload_B(15),
      I1 => inStream_V_data_V_0_sel,
      I2 => inStream_V_data_V_0_payload_A(15),
      O => inStream_V_data_V_0_data_out(15)
    );
\lineBuffer_1_3_reg_323[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inStream_V_data_V_0_payload_B(16),
      I1 => inStream_V_data_V_0_sel,
      I2 => inStream_V_data_V_0_payload_A(16),
      O => inStream_V_data_V_0_data_out(16)
    );
\lineBuffer_1_3_reg_323[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inStream_V_data_V_0_payload_B(17),
      I1 => inStream_V_data_V_0_sel,
      I2 => inStream_V_data_V_0_payload_A(17),
      O => inStream_V_data_V_0_data_out(17)
    );
\lineBuffer_1_3_reg_323[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inStream_V_data_V_0_payload_B(18),
      I1 => inStream_V_data_V_0_sel,
      I2 => inStream_V_data_V_0_payload_A(18),
      O => inStream_V_data_V_0_data_out(18)
    );
\lineBuffer_1_3_reg_323[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inStream_V_data_V_0_payload_B(19),
      I1 => inStream_V_data_V_0_sel,
      I2 => inStream_V_data_V_0_payload_A(19),
      O => inStream_V_data_V_0_data_out(19)
    );
\lineBuffer_1_3_reg_323[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inStream_V_data_V_0_payload_B(1),
      I1 => inStream_V_data_V_0_sel,
      I2 => inStream_V_data_V_0_payload_A(1),
      O => inStream_V_data_V_0_data_out(1)
    );
\lineBuffer_1_3_reg_323[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inStream_V_data_V_0_payload_B(20),
      I1 => inStream_V_data_V_0_sel,
      I2 => inStream_V_data_V_0_payload_A(20),
      O => inStream_V_data_V_0_data_out(20)
    );
\lineBuffer_1_3_reg_323[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inStream_V_data_V_0_payload_B(21),
      I1 => inStream_V_data_V_0_sel,
      I2 => inStream_V_data_V_0_payload_A(21),
      O => inStream_V_data_V_0_data_out(21)
    );
\lineBuffer_1_3_reg_323[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inStream_V_data_V_0_payload_B(22),
      I1 => inStream_V_data_V_0_sel,
      I2 => inStream_V_data_V_0_payload_A(22),
      O => inStream_V_data_V_0_data_out(22)
    );
\lineBuffer_1_3_reg_323[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inStream_V_data_V_0_payload_B(23),
      I1 => inStream_V_data_V_0_sel,
      I2 => inStream_V_data_V_0_payload_A(23),
      O => inStream_V_data_V_0_data_out(23)
    );
\lineBuffer_1_3_reg_323[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inStream_V_data_V_0_payload_B(24),
      I1 => inStream_V_data_V_0_sel,
      I2 => inStream_V_data_V_0_payload_A(24),
      O => inStream_V_data_V_0_data_out(24)
    );
\lineBuffer_1_3_reg_323[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inStream_V_data_V_0_payload_B(25),
      I1 => inStream_V_data_V_0_sel,
      I2 => inStream_V_data_V_0_payload_A(25),
      O => inStream_V_data_V_0_data_out(25)
    );
\lineBuffer_1_3_reg_323[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inStream_V_data_V_0_payload_B(26),
      I1 => inStream_V_data_V_0_sel,
      I2 => inStream_V_data_V_0_payload_A(26),
      O => inStream_V_data_V_0_data_out(26)
    );
\lineBuffer_1_3_reg_323[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inStream_V_data_V_0_payload_B(27),
      I1 => inStream_V_data_V_0_sel,
      I2 => inStream_V_data_V_0_payload_A(27),
      O => inStream_V_data_V_0_data_out(27)
    );
\lineBuffer_1_3_reg_323[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inStream_V_data_V_0_payload_B(28),
      I1 => inStream_V_data_V_0_sel,
      I2 => inStream_V_data_V_0_payload_A(28),
      O => inStream_V_data_V_0_data_out(28)
    );
\lineBuffer_1_3_reg_323[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inStream_V_data_V_0_payload_B(29),
      I1 => inStream_V_data_V_0_sel,
      I2 => inStream_V_data_V_0_payload_A(29),
      O => inStream_V_data_V_0_data_out(29)
    );
\lineBuffer_1_3_reg_323[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inStream_V_data_V_0_payload_B(2),
      I1 => inStream_V_data_V_0_sel,
      I2 => inStream_V_data_V_0_payload_A(2),
      O => inStream_V_data_V_0_data_out(2)
    );
\lineBuffer_1_3_reg_323[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inStream_V_data_V_0_payload_B(30),
      I1 => inStream_V_data_V_0_sel,
      I2 => inStream_V_data_V_0_payload_A(30),
      O => inStream_V_data_V_0_data_out(30)
    );
\lineBuffer_1_3_reg_323[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => tmp_3_reg_1423(1),
      I1 => tmp_3_reg_1423(0),
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => \inStream_V_data_V_0_state_reg_n_0_[0]\,
      I4 => ap_enable_reg_pp1_iter1,
      I5 => \exitcond4_reg_1414_reg_n_0_[0]\,
      O => lineBuffer_1_3_reg_323
    );
\lineBuffer_1_3_reg_323[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inStream_V_data_V_0_payload_B(31),
      I1 => inStream_V_data_V_0_sel,
      I2 => inStream_V_data_V_0_payload_A(31),
      O => inStream_V_data_V_0_data_out(31)
    );
\lineBuffer_1_3_reg_323[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inStream_V_data_V_0_payload_B(3),
      I1 => inStream_V_data_V_0_sel,
      I2 => inStream_V_data_V_0_payload_A(3),
      O => inStream_V_data_V_0_data_out(3)
    );
\lineBuffer_1_3_reg_323[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inStream_V_data_V_0_payload_B(4),
      I1 => inStream_V_data_V_0_sel,
      I2 => inStream_V_data_V_0_payload_A(4),
      O => inStream_V_data_V_0_data_out(4)
    );
\lineBuffer_1_3_reg_323[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inStream_V_data_V_0_payload_B(5),
      I1 => inStream_V_data_V_0_sel,
      I2 => inStream_V_data_V_0_payload_A(5),
      O => inStream_V_data_V_0_data_out(5)
    );
\lineBuffer_1_3_reg_323[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inStream_V_data_V_0_payload_B(6),
      I1 => inStream_V_data_V_0_sel,
      I2 => inStream_V_data_V_0_payload_A(6),
      O => inStream_V_data_V_0_data_out(6)
    );
\lineBuffer_1_3_reg_323[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inStream_V_data_V_0_payload_B(7),
      I1 => inStream_V_data_V_0_sel,
      I2 => inStream_V_data_V_0_payload_A(7),
      O => inStream_V_data_V_0_data_out(7)
    );
\lineBuffer_1_3_reg_323[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inStream_V_data_V_0_payload_B(8),
      I1 => inStream_V_data_V_0_sel,
      I2 => inStream_V_data_V_0_payload_A(8),
      O => inStream_V_data_V_0_data_out(8)
    );
\lineBuffer_1_3_reg_323[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inStream_V_data_V_0_payload_B(9),
      I1 => inStream_V_data_V_0_sel,
      I2 => inStream_V_data_V_0_payload_A(9),
      O => inStream_V_data_V_0_data_out(9)
    );
\lineBuffer_1_3_reg_323_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_reg_323,
      D => inStream_V_data_V_0_data_out(0),
      Q => \lineBuffer_1_3_reg_323_reg_n_0_[0]\,
      R => '0'
    );
\lineBuffer_1_3_reg_323_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_reg_323,
      D => inStream_V_data_V_0_data_out(10),
      Q => \lineBuffer_1_3_reg_323_reg_n_0_[10]\,
      R => '0'
    );
\lineBuffer_1_3_reg_323_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_reg_323,
      D => inStream_V_data_V_0_data_out(11),
      Q => \lineBuffer_1_3_reg_323_reg_n_0_[11]\,
      R => '0'
    );
\lineBuffer_1_3_reg_323_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_reg_323,
      D => inStream_V_data_V_0_data_out(12),
      Q => \lineBuffer_1_3_reg_323_reg_n_0_[12]\,
      R => '0'
    );
\lineBuffer_1_3_reg_323_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_reg_323,
      D => inStream_V_data_V_0_data_out(13),
      Q => \lineBuffer_1_3_reg_323_reg_n_0_[13]\,
      R => '0'
    );
\lineBuffer_1_3_reg_323_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_reg_323,
      D => inStream_V_data_V_0_data_out(14),
      Q => \lineBuffer_1_3_reg_323_reg_n_0_[14]\,
      R => '0'
    );
\lineBuffer_1_3_reg_323_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_reg_323,
      D => inStream_V_data_V_0_data_out(15),
      Q => \lineBuffer_1_3_reg_323_reg_n_0_[15]\,
      R => '0'
    );
\lineBuffer_1_3_reg_323_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_reg_323,
      D => inStream_V_data_V_0_data_out(16),
      Q => \lineBuffer_1_3_reg_323_reg_n_0_[16]\,
      R => '0'
    );
\lineBuffer_1_3_reg_323_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_reg_323,
      D => inStream_V_data_V_0_data_out(17),
      Q => \lineBuffer_1_3_reg_323_reg_n_0_[17]\,
      R => '0'
    );
\lineBuffer_1_3_reg_323_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_reg_323,
      D => inStream_V_data_V_0_data_out(18),
      Q => \lineBuffer_1_3_reg_323_reg_n_0_[18]\,
      R => '0'
    );
\lineBuffer_1_3_reg_323_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_reg_323,
      D => inStream_V_data_V_0_data_out(19),
      Q => \lineBuffer_1_3_reg_323_reg_n_0_[19]\,
      R => '0'
    );
\lineBuffer_1_3_reg_323_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_reg_323,
      D => inStream_V_data_V_0_data_out(1),
      Q => \lineBuffer_1_3_reg_323_reg_n_0_[1]\,
      R => '0'
    );
\lineBuffer_1_3_reg_323_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_reg_323,
      D => inStream_V_data_V_0_data_out(20),
      Q => \lineBuffer_1_3_reg_323_reg_n_0_[20]\,
      R => '0'
    );
\lineBuffer_1_3_reg_323_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_reg_323,
      D => inStream_V_data_V_0_data_out(21),
      Q => \lineBuffer_1_3_reg_323_reg_n_0_[21]\,
      R => '0'
    );
\lineBuffer_1_3_reg_323_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_reg_323,
      D => inStream_V_data_V_0_data_out(22),
      Q => \lineBuffer_1_3_reg_323_reg_n_0_[22]\,
      R => '0'
    );
\lineBuffer_1_3_reg_323_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_reg_323,
      D => inStream_V_data_V_0_data_out(23),
      Q => \lineBuffer_1_3_reg_323_reg_n_0_[23]\,
      R => '0'
    );
\lineBuffer_1_3_reg_323_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_reg_323,
      D => inStream_V_data_V_0_data_out(24),
      Q => \lineBuffer_1_3_reg_323_reg_n_0_[24]\,
      R => '0'
    );
\lineBuffer_1_3_reg_323_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_reg_323,
      D => inStream_V_data_V_0_data_out(25),
      Q => \lineBuffer_1_3_reg_323_reg_n_0_[25]\,
      R => '0'
    );
\lineBuffer_1_3_reg_323_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_reg_323,
      D => inStream_V_data_V_0_data_out(26),
      Q => \lineBuffer_1_3_reg_323_reg_n_0_[26]\,
      R => '0'
    );
\lineBuffer_1_3_reg_323_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_reg_323,
      D => inStream_V_data_V_0_data_out(27),
      Q => \lineBuffer_1_3_reg_323_reg_n_0_[27]\,
      R => '0'
    );
\lineBuffer_1_3_reg_323_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_reg_323,
      D => inStream_V_data_V_0_data_out(28),
      Q => \lineBuffer_1_3_reg_323_reg_n_0_[28]\,
      R => '0'
    );
\lineBuffer_1_3_reg_323_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_reg_323,
      D => inStream_V_data_V_0_data_out(29),
      Q => \lineBuffer_1_3_reg_323_reg_n_0_[29]\,
      R => '0'
    );
\lineBuffer_1_3_reg_323_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_reg_323,
      D => inStream_V_data_V_0_data_out(2),
      Q => \lineBuffer_1_3_reg_323_reg_n_0_[2]\,
      R => '0'
    );
\lineBuffer_1_3_reg_323_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_reg_323,
      D => inStream_V_data_V_0_data_out(30),
      Q => \lineBuffer_1_3_reg_323_reg_n_0_[30]\,
      R => '0'
    );
\lineBuffer_1_3_reg_323_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_reg_323,
      D => inStream_V_data_V_0_data_out(31),
      Q => \lineBuffer_1_3_reg_323_reg_n_0_[31]\,
      R => '0'
    );
\lineBuffer_1_3_reg_323_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_reg_323,
      D => inStream_V_data_V_0_data_out(3),
      Q => \lineBuffer_1_3_reg_323_reg_n_0_[3]\,
      R => '0'
    );
\lineBuffer_1_3_reg_323_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_reg_323,
      D => inStream_V_data_V_0_data_out(4),
      Q => \lineBuffer_1_3_reg_323_reg_n_0_[4]\,
      R => '0'
    );
\lineBuffer_1_3_reg_323_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_reg_323,
      D => inStream_V_data_V_0_data_out(5),
      Q => \lineBuffer_1_3_reg_323_reg_n_0_[5]\,
      R => '0'
    );
\lineBuffer_1_3_reg_323_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_reg_323,
      D => inStream_V_data_V_0_data_out(6),
      Q => \lineBuffer_1_3_reg_323_reg_n_0_[6]\,
      R => '0'
    );
\lineBuffer_1_3_reg_323_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_reg_323,
      D => inStream_V_data_V_0_data_out(7),
      Q => \lineBuffer_1_3_reg_323_reg_n_0_[7]\,
      R => '0'
    );
\lineBuffer_1_3_reg_323_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_reg_323,
      D => inStream_V_data_V_0_data_out(8),
      Q => \lineBuffer_1_3_reg_323_reg_n_0_[8]\,
      R => '0'
    );
\lineBuffer_1_3_reg_323_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_3_reg_323,
      D => inStream_V_data_V_0_data_out(9),
      Q => \lineBuffer_1_3_reg_323_reg_n_0_[9]\,
      R => '0'
    );
\outStream_TDATA[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_V_1_payload_B(0),
      I1 => outStream_V_data_V_1_payload_A(0),
      I2 => outStream_V_data_V_1_sel,
      O => outStream_TDATA(0)
    );
\outStream_TDATA[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_V_1_payload_B(10),
      I1 => outStream_V_data_V_1_payload_A(10),
      I2 => outStream_V_data_V_1_sel,
      O => outStream_TDATA(10)
    );
\outStream_TDATA[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_V_1_payload_B(11),
      I1 => outStream_V_data_V_1_payload_A(11),
      I2 => outStream_V_data_V_1_sel,
      O => outStream_TDATA(11)
    );
\outStream_TDATA[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_V_1_payload_B(12),
      I1 => outStream_V_data_V_1_payload_A(12),
      I2 => outStream_V_data_V_1_sel,
      O => outStream_TDATA(12)
    );
\outStream_TDATA[13]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_V_1_payload_B(13),
      I1 => outStream_V_data_V_1_payload_A(13),
      I2 => outStream_V_data_V_1_sel,
      O => outStream_TDATA(13)
    );
\outStream_TDATA[14]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_V_1_payload_B(14),
      I1 => outStream_V_data_V_1_payload_A(14),
      I2 => outStream_V_data_V_1_sel,
      O => outStream_TDATA(14)
    );
\outStream_TDATA[15]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_V_1_payload_B(15),
      I1 => outStream_V_data_V_1_payload_A(15),
      I2 => outStream_V_data_V_1_sel,
      O => outStream_TDATA(15)
    );
\outStream_TDATA[16]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_V_1_payload_B(16),
      I1 => outStream_V_data_V_1_payload_A(16),
      I2 => outStream_V_data_V_1_sel,
      O => outStream_TDATA(16)
    );
\outStream_TDATA[17]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_V_1_payload_B(17),
      I1 => outStream_V_data_V_1_payload_A(17),
      I2 => outStream_V_data_V_1_sel,
      O => outStream_TDATA(17)
    );
\outStream_TDATA[18]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_V_1_payload_B(18),
      I1 => outStream_V_data_V_1_payload_A(18),
      I2 => outStream_V_data_V_1_sel,
      O => outStream_TDATA(18)
    );
\outStream_TDATA[19]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_V_1_payload_B(19),
      I1 => outStream_V_data_V_1_payload_A(19),
      I2 => outStream_V_data_V_1_sel,
      O => outStream_TDATA(19)
    );
\outStream_TDATA[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_V_1_payload_B(1),
      I1 => outStream_V_data_V_1_payload_A(1),
      I2 => outStream_V_data_V_1_sel,
      O => outStream_TDATA(1)
    );
\outStream_TDATA[20]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_V_1_payload_B(20),
      I1 => outStream_V_data_V_1_payload_A(20),
      I2 => outStream_V_data_V_1_sel,
      O => outStream_TDATA(20)
    );
\outStream_TDATA[21]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_V_1_payload_B(21),
      I1 => outStream_V_data_V_1_payload_A(21),
      I2 => outStream_V_data_V_1_sel,
      O => outStream_TDATA(21)
    );
\outStream_TDATA[22]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_V_1_payload_B(22),
      I1 => outStream_V_data_V_1_payload_A(22),
      I2 => outStream_V_data_V_1_sel,
      O => outStream_TDATA(22)
    );
\outStream_TDATA[23]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_V_1_payload_B(23),
      I1 => outStream_V_data_V_1_payload_A(23),
      I2 => outStream_V_data_V_1_sel,
      O => outStream_TDATA(23)
    );
\outStream_TDATA[24]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_V_1_payload_B(24),
      I1 => outStream_V_data_V_1_payload_A(24),
      I2 => outStream_V_data_V_1_sel,
      O => outStream_TDATA(24)
    );
\outStream_TDATA[25]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_V_1_payload_B(25),
      I1 => outStream_V_data_V_1_payload_A(25),
      I2 => outStream_V_data_V_1_sel,
      O => outStream_TDATA(25)
    );
\outStream_TDATA[26]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_V_1_payload_B(26),
      I1 => outStream_V_data_V_1_payload_A(26),
      I2 => outStream_V_data_V_1_sel,
      O => outStream_TDATA(26)
    );
\outStream_TDATA[27]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_V_1_payload_B(27),
      I1 => outStream_V_data_V_1_payload_A(27),
      I2 => outStream_V_data_V_1_sel,
      O => outStream_TDATA(27)
    );
\outStream_TDATA[28]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_V_1_payload_B(28),
      I1 => outStream_V_data_V_1_payload_A(28),
      I2 => outStream_V_data_V_1_sel,
      O => outStream_TDATA(28)
    );
\outStream_TDATA[29]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_V_1_payload_B(29),
      I1 => outStream_V_data_V_1_payload_A(29),
      I2 => outStream_V_data_V_1_sel,
      O => outStream_TDATA(29)
    );
\outStream_TDATA[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_V_1_payload_B(2),
      I1 => outStream_V_data_V_1_payload_A(2),
      I2 => outStream_V_data_V_1_sel,
      O => outStream_TDATA(2)
    );
\outStream_TDATA[30]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_V_1_payload_B(30),
      I1 => outStream_V_data_V_1_payload_A(30),
      I2 => outStream_V_data_V_1_sel,
      O => outStream_TDATA(30)
    );
\outStream_TDATA[31]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_V_1_payload_B(31),
      I1 => outStream_V_data_V_1_payload_A(31),
      I2 => outStream_V_data_V_1_sel,
      O => outStream_TDATA(31)
    );
\outStream_TDATA[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_V_1_payload_B(3),
      I1 => outStream_V_data_V_1_payload_A(3),
      I2 => outStream_V_data_V_1_sel,
      O => outStream_TDATA(3)
    );
\outStream_TDATA[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_V_1_payload_B(4),
      I1 => outStream_V_data_V_1_payload_A(4),
      I2 => outStream_V_data_V_1_sel,
      O => outStream_TDATA(4)
    );
\outStream_TDATA[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_V_1_payload_B(5),
      I1 => outStream_V_data_V_1_payload_A(5),
      I2 => outStream_V_data_V_1_sel,
      O => outStream_TDATA(5)
    );
\outStream_TDATA[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_V_1_payload_B(6),
      I1 => outStream_V_data_V_1_payload_A(6),
      I2 => outStream_V_data_V_1_sel,
      O => outStream_TDATA(6)
    );
\outStream_TDATA[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_V_1_payload_B(7),
      I1 => outStream_V_data_V_1_payload_A(7),
      I2 => outStream_V_data_V_1_sel,
      O => outStream_TDATA(7)
    );
\outStream_TDATA[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_V_1_payload_B(8),
      I1 => outStream_V_data_V_1_payload_A(8),
      I2 => outStream_V_data_V_1_sel,
      O => outStream_TDATA(8)
    );
\outStream_TDATA[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_V_1_payload_B(9),
      I1 => outStream_V_data_V_1_payload_A(9),
      I2 => outStream_V_data_V_1_sel,
      O => outStream_TDATA(9)
    );
\outStream_TLAST[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => outStream_V_last_V_1_payload_B,
      I1 => outStream_V_last_V_1_sel,
      I2 => outStream_V_last_V_1_payload_A,
      O => outStream_TLAST(0)
    );
\outStream_V_data_V_1_payload_A[11]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_8_1_2_i_reg_1706(6),
      I1 => tmp_8_2_2_i_reg_1721(6),
      I2 => tmp_8_2_i_reg_1711(6),
      O => \outStream_V_data_V_1_payload_A[11]_i_12_n_0\
    );
\outStream_V_data_V_1_payload_A[11]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_8_1_2_i_reg_1706(5),
      I1 => tmp_8_2_2_i_reg_1721(5),
      I2 => tmp_8_2_i_reg_1711(5),
      O => \outStream_V_data_V_1_payload_A[11]_i_13_n_0\
    );
\outStream_V_data_V_1_payload_A[11]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_8_1_2_i_reg_1706(4),
      I1 => tmp_8_2_2_i_reg_1721(4),
      I2 => tmp_8_2_i_reg_1711(4),
      O => \outStream_V_data_V_1_payload_A[11]_i_14_n_0\
    );
\outStream_V_data_V_1_payload_A[11]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_8_1_2_i_reg_1706(3),
      I1 => tmp_8_2_2_i_reg_1721(3),
      I2 => tmp_8_2_i_reg_1711(3),
      O => \outStream_V_data_V_1_payload_A[11]_i_15_n_0\
    );
\outStream_V_data_V_1_payload_A[11]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_8_1_2_i_reg_1706(7),
      I1 => tmp_8_2_2_i_reg_1721(7),
      I2 => tmp_8_2_i_reg_1711(7),
      I3 => \outStream_V_data_V_1_payload_A[11]_i_12_n_0\,
      O => \outStream_V_data_V_1_payload_A[11]_i_16_n_0\
    );
\outStream_V_data_V_1_payload_A[11]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_8_1_2_i_reg_1706(6),
      I1 => tmp_8_2_2_i_reg_1721(6),
      I2 => tmp_8_2_i_reg_1711(6),
      I3 => \outStream_V_data_V_1_payload_A[11]_i_13_n_0\,
      O => \outStream_V_data_V_1_payload_A[11]_i_17_n_0\
    );
\outStream_V_data_V_1_payload_A[11]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_8_1_2_i_reg_1706(5),
      I1 => tmp_8_2_2_i_reg_1721(5),
      I2 => tmp_8_2_i_reg_1711(5),
      I3 => \outStream_V_data_V_1_payload_A[11]_i_14_n_0\,
      O => \outStream_V_data_V_1_payload_A[11]_i_18_n_0\
    );
\outStream_V_data_V_1_payload_A[11]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_8_1_2_i_reg_1706(4),
      I1 => tmp_8_2_2_i_reg_1721(4),
      I2 => tmp_8_2_i_reg_1711(4),
      I3 => \outStream_V_data_V_1_payload_A[11]_i_15_n_0\,
      O => \outStream_V_data_V_1_payload_A[11]_i_19_n_0\
    );
\outStream_V_data_V_1_payload_A[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp3_reg_1726(10),
      I1 => \outStream_V_data_V_1_payload_A_reg[15]_i_10_n_5\,
      I2 => \outStream_V_data_V_1_payload_A_reg[15]_i_11_n_5\,
      O => \outStream_V_data_V_1_payload_A[11]_i_2_n_0\
    );
\outStream_V_data_V_1_payload_A[11]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_8_1_1_i_reg_1701(6),
      I1 => tmp4_reg_1731(6),
      I2 => tmp_8_2_1_i_reg_1716(6),
      O => \outStream_V_data_V_1_payload_A[11]_i_20_n_0\
    );
\outStream_V_data_V_1_payload_A[11]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_8_1_1_i_reg_1701(5),
      I1 => tmp4_reg_1731(5),
      I2 => tmp_8_2_1_i_reg_1716(5),
      O => \outStream_V_data_V_1_payload_A[11]_i_21_n_0\
    );
\outStream_V_data_V_1_payload_A[11]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_8_1_1_i_reg_1701(4),
      I1 => tmp4_reg_1731(4),
      I2 => tmp_8_2_1_i_reg_1716(4),
      O => \outStream_V_data_V_1_payload_A[11]_i_22_n_0\
    );
\outStream_V_data_V_1_payload_A[11]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_8_1_1_i_reg_1701(3),
      I1 => tmp4_reg_1731(3),
      I2 => tmp_8_2_1_i_reg_1716(3),
      O => \outStream_V_data_V_1_payload_A[11]_i_23_n_0\
    );
\outStream_V_data_V_1_payload_A[11]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_8_1_1_i_reg_1701(7),
      I1 => tmp4_reg_1731(7),
      I2 => tmp_8_2_1_i_reg_1716(7),
      I3 => \outStream_V_data_V_1_payload_A[11]_i_20_n_0\,
      O => \outStream_V_data_V_1_payload_A[11]_i_24_n_0\
    );
\outStream_V_data_V_1_payload_A[11]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_8_1_1_i_reg_1701(6),
      I1 => tmp4_reg_1731(6),
      I2 => tmp_8_2_1_i_reg_1716(6),
      I3 => \outStream_V_data_V_1_payload_A[11]_i_21_n_0\,
      O => \outStream_V_data_V_1_payload_A[11]_i_25_n_0\
    );
\outStream_V_data_V_1_payload_A[11]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_8_1_1_i_reg_1701(5),
      I1 => tmp4_reg_1731(5),
      I2 => tmp_8_2_1_i_reg_1716(5),
      I3 => \outStream_V_data_V_1_payload_A[11]_i_22_n_0\,
      O => \outStream_V_data_V_1_payload_A[11]_i_26_n_0\
    );
\outStream_V_data_V_1_payload_A[11]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_8_1_1_i_reg_1701(4),
      I1 => tmp4_reg_1731(4),
      I2 => tmp_8_2_1_i_reg_1716(4),
      I3 => \outStream_V_data_V_1_payload_A[11]_i_23_n_0\,
      O => \outStream_V_data_V_1_payload_A[11]_i_27_n_0\
    );
\outStream_V_data_V_1_payload_A[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp3_reg_1726(9),
      I1 => \outStream_V_data_V_1_payload_A_reg[15]_i_10_n_6\,
      I2 => \outStream_V_data_V_1_payload_A_reg[15]_i_11_n_6\,
      O => \outStream_V_data_V_1_payload_A[11]_i_3_n_0\
    );
\outStream_V_data_V_1_payload_A[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp3_reg_1726(8),
      I1 => \outStream_V_data_V_1_payload_A_reg[15]_i_10_n_7\,
      I2 => \outStream_V_data_V_1_payload_A_reg[15]_i_11_n_7\,
      O => \outStream_V_data_V_1_payload_A[11]_i_4_n_0\
    );
\outStream_V_data_V_1_payload_A[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp3_reg_1726(7),
      I1 => \outStream_V_data_V_1_payload_A_reg[11]_i_10_n_4\,
      I2 => \outStream_V_data_V_1_payload_A_reg[11]_i_11_n_4\,
      O => \outStream_V_data_V_1_payload_A[11]_i_5_n_0\
    );
\outStream_V_data_V_1_payload_A[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp3_reg_1726(11),
      I1 => \outStream_V_data_V_1_payload_A_reg[15]_i_10_n_4\,
      I2 => \outStream_V_data_V_1_payload_A_reg[15]_i_11_n_4\,
      I3 => \outStream_V_data_V_1_payload_A[11]_i_2_n_0\,
      O => \outStream_V_data_V_1_payload_A[11]_i_6_n_0\
    );
\outStream_V_data_V_1_payload_A[11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp3_reg_1726(10),
      I1 => \outStream_V_data_V_1_payload_A_reg[15]_i_10_n_5\,
      I2 => \outStream_V_data_V_1_payload_A_reg[15]_i_11_n_5\,
      I3 => \outStream_V_data_V_1_payload_A[11]_i_3_n_0\,
      O => \outStream_V_data_V_1_payload_A[11]_i_7_n_0\
    );
\outStream_V_data_V_1_payload_A[11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp3_reg_1726(9),
      I1 => \outStream_V_data_V_1_payload_A_reg[15]_i_10_n_6\,
      I2 => \outStream_V_data_V_1_payload_A_reg[15]_i_11_n_6\,
      I3 => \outStream_V_data_V_1_payload_A[11]_i_4_n_0\,
      O => \outStream_V_data_V_1_payload_A[11]_i_8_n_0\
    );
\outStream_V_data_V_1_payload_A[11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp3_reg_1726(8),
      I1 => \outStream_V_data_V_1_payload_A_reg[15]_i_10_n_7\,
      I2 => \outStream_V_data_V_1_payload_A_reg[15]_i_11_n_7\,
      I3 => \outStream_V_data_V_1_payload_A[11]_i_5_n_0\,
      O => \outStream_V_data_V_1_payload_A[11]_i_9_n_0\
    );
\outStream_V_data_V_1_payload_A[15]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_8_1_2_i_reg_1706(10),
      I1 => tmp_8_2_2_i_reg_1721(10),
      I2 => tmp_8_2_i_reg_1711(10),
      O => \outStream_V_data_V_1_payload_A[15]_i_12_n_0\
    );
\outStream_V_data_V_1_payload_A[15]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_8_1_2_i_reg_1706(9),
      I1 => tmp_8_2_2_i_reg_1721(9),
      I2 => tmp_8_2_i_reg_1711(9),
      O => \outStream_V_data_V_1_payload_A[15]_i_13_n_0\
    );
\outStream_V_data_V_1_payload_A[15]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_8_1_2_i_reg_1706(8),
      I1 => tmp_8_2_2_i_reg_1721(8),
      I2 => tmp_8_2_i_reg_1711(8),
      O => \outStream_V_data_V_1_payload_A[15]_i_14_n_0\
    );
\outStream_V_data_V_1_payload_A[15]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_8_1_2_i_reg_1706(7),
      I1 => tmp_8_2_2_i_reg_1721(7),
      I2 => tmp_8_2_i_reg_1711(7),
      O => \outStream_V_data_V_1_payload_A[15]_i_15_n_0\
    );
\outStream_V_data_V_1_payload_A[15]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_8_1_2_i_reg_1706(11),
      I1 => tmp_8_2_2_i_reg_1721(11),
      I2 => tmp_8_2_i_reg_1711(11),
      I3 => \outStream_V_data_V_1_payload_A[15]_i_12_n_0\,
      O => \outStream_V_data_V_1_payload_A[15]_i_16_n_0\
    );
\outStream_V_data_V_1_payload_A[15]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_8_1_2_i_reg_1706(10),
      I1 => tmp_8_2_2_i_reg_1721(10),
      I2 => tmp_8_2_i_reg_1711(10),
      I3 => \outStream_V_data_V_1_payload_A[15]_i_13_n_0\,
      O => \outStream_V_data_V_1_payload_A[15]_i_17_n_0\
    );
\outStream_V_data_V_1_payload_A[15]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_8_1_2_i_reg_1706(9),
      I1 => tmp_8_2_2_i_reg_1721(9),
      I2 => tmp_8_2_i_reg_1711(9),
      I3 => \outStream_V_data_V_1_payload_A[15]_i_14_n_0\,
      O => \outStream_V_data_V_1_payload_A[15]_i_18_n_0\
    );
\outStream_V_data_V_1_payload_A[15]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_8_1_2_i_reg_1706(8),
      I1 => tmp_8_2_2_i_reg_1721(8),
      I2 => tmp_8_2_i_reg_1711(8),
      I3 => \outStream_V_data_V_1_payload_A[15]_i_15_n_0\,
      O => \outStream_V_data_V_1_payload_A[15]_i_19_n_0\
    );
\outStream_V_data_V_1_payload_A[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp3_reg_1726(14),
      I1 => \outStream_V_data_V_1_payload_A_reg[19]_i_10_n_5\,
      I2 => \outStream_V_data_V_1_payload_A_reg[19]_i_11_n_5\,
      O => \outStream_V_data_V_1_payload_A[15]_i_2_n_0\
    );
\outStream_V_data_V_1_payload_A[15]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_8_1_1_i_reg_1701(10),
      I1 => tmp4_reg_1731(10),
      I2 => tmp_8_2_1_i_reg_1716(10),
      O => \outStream_V_data_V_1_payload_A[15]_i_20_n_0\
    );
\outStream_V_data_V_1_payload_A[15]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_8_1_1_i_reg_1701(9),
      I1 => tmp4_reg_1731(9),
      I2 => tmp_8_2_1_i_reg_1716(9),
      O => \outStream_V_data_V_1_payload_A[15]_i_21_n_0\
    );
\outStream_V_data_V_1_payload_A[15]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_8_1_1_i_reg_1701(8),
      I1 => tmp4_reg_1731(8),
      I2 => tmp_8_2_1_i_reg_1716(8),
      O => \outStream_V_data_V_1_payload_A[15]_i_22_n_0\
    );
\outStream_V_data_V_1_payload_A[15]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_8_1_1_i_reg_1701(7),
      I1 => tmp4_reg_1731(7),
      I2 => tmp_8_2_1_i_reg_1716(7),
      O => \outStream_V_data_V_1_payload_A[15]_i_23_n_0\
    );
\outStream_V_data_V_1_payload_A[15]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_8_1_1_i_reg_1701(11),
      I1 => tmp4_reg_1731(11),
      I2 => tmp_8_2_1_i_reg_1716(11),
      I3 => \outStream_V_data_V_1_payload_A[15]_i_20_n_0\,
      O => \outStream_V_data_V_1_payload_A[15]_i_24_n_0\
    );
\outStream_V_data_V_1_payload_A[15]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_8_1_1_i_reg_1701(10),
      I1 => tmp4_reg_1731(10),
      I2 => tmp_8_2_1_i_reg_1716(10),
      I3 => \outStream_V_data_V_1_payload_A[15]_i_21_n_0\,
      O => \outStream_V_data_V_1_payload_A[15]_i_25_n_0\
    );
\outStream_V_data_V_1_payload_A[15]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_8_1_1_i_reg_1701(9),
      I1 => tmp4_reg_1731(9),
      I2 => tmp_8_2_1_i_reg_1716(9),
      I3 => \outStream_V_data_V_1_payload_A[15]_i_22_n_0\,
      O => \outStream_V_data_V_1_payload_A[15]_i_26_n_0\
    );
\outStream_V_data_V_1_payload_A[15]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_8_1_1_i_reg_1701(8),
      I1 => tmp4_reg_1731(8),
      I2 => tmp_8_2_1_i_reg_1716(8),
      I3 => \outStream_V_data_V_1_payload_A[15]_i_23_n_0\,
      O => \outStream_V_data_V_1_payload_A[15]_i_27_n_0\
    );
\outStream_V_data_V_1_payload_A[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp3_reg_1726(13),
      I1 => \outStream_V_data_V_1_payload_A_reg[19]_i_10_n_6\,
      I2 => \outStream_V_data_V_1_payload_A_reg[19]_i_11_n_6\,
      O => \outStream_V_data_V_1_payload_A[15]_i_3_n_0\
    );
\outStream_V_data_V_1_payload_A[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp3_reg_1726(12),
      I1 => \outStream_V_data_V_1_payload_A_reg[19]_i_10_n_7\,
      I2 => \outStream_V_data_V_1_payload_A_reg[19]_i_11_n_7\,
      O => \outStream_V_data_V_1_payload_A[15]_i_4_n_0\
    );
\outStream_V_data_V_1_payload_A[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp3_reg_1726(11),
      I1 => \outStream_V_data_V_1_payload_A_reg[15]_i_10_n_4\,
      I2 => \outStream_V_data_V_1_payload_A_reg[15]_i_11_n_4\,
      O => \outStream_V_data_V_1_payload_A[15]_i_5_n_0\
    );
\outStream_V_data_V_1_payload_A[15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp3_reg_1726(15),
      I1 => \outStream_V_data_V_1_payload_A_reg[19]_i_10_n_4\,
      I2 => \outStream_V_data_V_1_payload_A_reg[19]_i_11_n_4\,
      I3 => \outStream_V_data_V_1_payload_A[15]_i_2_n_0\,
      O => \outStream_V_data_V_1_payload_A[15]_i_6_n_0\
    );
\outStream_V_data_V_1_payload_A[15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp3_reg_1726(14),
      I1 => \outStream_V_data_V_1_payload_A_reg[19]_i_10_n_5\,
      I2 => \outStream_V_data_V_1_payload_A_reg[19]_i_11_n_5\,
      I3 => \outStream_V_data_V_1_payload_A[15]_i_3_n_0\,
      O => \outStream_V_data_V_1_payload_A[15]_i_7_n_0\
    );
\outStream_V_data_V_1_payload_A[15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp3_reg_1726(13),
      I1 => \outStream_V_data_V_1_payload_A_reg[19]_i_10_n_6\,
      I2 => \outStream_V_data_V_1_payload_A_reg[19]_i_11_n_6\,
      I3 => \outStream_V_data_V_1_payload_A[15]_i_4_n_0\,
      O => \outStream_V_data_V_1_payload_A[15]_i_8_n_0\
    );
\outStream_V_data_V_1_payload_A[15]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp3_reg_1726(12),
      I1 => \outStream_V_data_V_1_payload_A_reg[19]_i_10_n_7\,
      I2 => \outStream_V_data_V_1_payload_A_reg[19]_i_11_n_7\,
      I3 => \outStream_V_data_V_1_payload_A[15]_i_5_n_0\,
      O => \outStream_V_data_V_1_payload_A[15]_i_9_n_0\
    );
\outStream_V_data_V_1_payload_A[19]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_8_1_2_i_reg_1706(14),
      I1 => tmp_8_2_2_i_reg_1721(14),
      I2 => tmp_8_2_i_reg_1711(14),
      O => \outStream_V_data_V_1_payload_A[19]_i_12_n_0\
    );
\outStream_V_data_V_1_payload_A[19]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_8_1_2_i_reg_1706(13),
      I1 => tmp_8_2_2_i_reg_1721(13),
      I2 => tmp_8_2_i_reg_1711(13),
      O => \outStream_V_data_V_1_payload_A[19]_i_13_n_0\
    );
\outStream_V_data_V_1_payload_A[19]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_8_1_2_i_reg_1706(12),
      I1 => tmp_8_2_2_i_reg_1721(12),
      I2 => tmp_8_2_i_reg_1711(12),
      O => \outStream_V_data_V_1_payload_A[19]_i_14_n_0\
    );
\outStream_V_data_V_1_payload_A[19]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_8_1_2_i_reg_1706(11),
      I1 => tmp_8_2_2_i_reg_1721(11),
      I2 => tmp_8_2_i_reg_1711(11),
      O => \outStream_V_data_V_1_payload_A[19]_i_15_n_0\
    );
\outStream_V_data_V_1_payload_A[19]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_8_1_2_i_reg_1706(15),
      I1 => tmp_8_2_2_i_reg_1721(15),
      I2 => tmp_8_2_i_reg_1711(15),
      I3 => \outStream_V_data_V_1_payload_A[19]_i_12_n_0\,
      O => \outStream_V_data_V_1_payload_A[19]_i_16_n_0\
    );
\outStream_V_data_V_1_payload_A[19]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_8_1_2_i_reg_1706(14),
      I1 => tmp_8_2_2_i_reg_1721(14),
      I2 => tmp_8_2_i_reg_1711(14),
      I3 => \outStream_V_data_V_1_payload_A[19]_i_13_n_0\,
      O => \outStream_V_data_V_1_payload_A[19]_i_17_n_0\
    );
\outStream_V_data_V_1_payload_A[19]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_8_1_2_i_reg_1706(13),
      I1 => tmp_8_2_2_i_reg_1721(13),
      I2 => tmp_8_2_i_reg_1711(13),
      I3 => \outStream_V_data_V_1_payload_A[19]_i_14_n_0\,
      O => \outStream_V_data_V_1_payload_A[19]_i_18_n_0\
    );
\outStream_V_data_V_1_payload_A[19]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_8_1_2_i_reg_1706(12),
      I1 => tmp_8_2_2_i_reg_1721(12),
      I2 => tmp_8_2_i_reg_1711(12),
      I3 => \outStream_V_data_V_1_payload_A[19]_i_15_n_0\,
      O => \outStream_V_data_V_1_payload_A[19]_i_19_n_0\
    );
\outStream_V_data_V_1_payload_A[19]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp3_reg_1726(18),
      I1 => \outStream_V_data_V_1_payload_A_reg[23]_i_10_n_5\,
      I2 => \outStream_V_data_V_1_payload_A_reg[23]_i_11_n_5\,
      O => \outStream_V_data_V_1_payload_A[19]_i_2_n_0\
    );
\outStream_V_data_V_1_payload_A[19]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_8_1_1_i_reg_1701(14),
      I1 => tmp4_reg_1731(14),
      I2 => tmp_8_2_1_i_reg_1716(14),
      O => \outStream_V_data_V_1_payload_A[19]_i_20_n_0\
    );
\outStream_V_data_V_1_payload_A[19]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_8_1_1_i_reg_1701(13),
      I1 => tmp4_reg_1731(13),
      I2 => tmp_8_2_1_i_reg_1716(13),
      O => \outStream_V_data_V_1_payload_A[19]_i_21_n_0\
    );
\outStream_V_data_V_1_payload_A[19]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_8_1_1_i_reg_1701(12),
      I1 => tmp4_reg_1731(12),
      I2 => tmp_8_2_1_i_reg_1716(12),
      O => \outStream_V_data_V_1_payload_A[19]_i_22_n_0\
    );
\outStream_V_data_V_1_payload_A[19]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_8_1_1_i_reg_1701(11),
      I1 => tmp4_reg_1731(11),
      I2 => tmp_8_2_1_i_reg_1716(11),
      O => \outStream_V_data_V_1_payload_A[19]_i_23_n_0\
    );
\outStream_V_data_V_1_payload_A[19]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_8_1_1_i_reg_1701(15),
      I1 => tmp4_reg_1731(15),
      I2 => tmp_8_2_1_i_reg_1716(15),
      I3 => \outStream_V_data_V_1_payload_A[19]_i_20_n_0\,
      O => \outStream_V_data_V_1_payload_A[19]_i_24_n_0\
    );
\outStream_V_data_V_1_payload_A[19]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_8_1_1_i_reg_1701(14),
      I1 => tmp4_reg_1731(14),
      I2 => tmp_8_2_1_i_reg_1716(14),
      I3 => \outStream_V_data_V_1_payload_A[19]_i_21_n_0\,
      O => \outStream_V_data_V_1_payload_A[19]_i_25_n_0\
    );
\outStream_V_data_V_1_payload_A[19]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_8_1_1_i_reg_1701(13),
      I1 => tmp4_reg_1731(13),
      I2 => tmp_8_2_1_i_reg_1716(13),
      I3 => \outStream_V_data_V_1_payload_A[19]_i_22_n_0\,
      O => \outStream_V_data_V_1_payload_A[19]_i_26_n_0\
    );
\outStream_V_data_V_1_payload_A[19]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_8_1_1_i_reg_1701(12),
      I1 => tmp4_reg_1731(12),
      I2 => tmp_8_2_1_i_reg_1716(12),
      I3 => \outStream_V_data_V_1_payload_A[19]_i_23_n_0\,
      O => \outStream_V_data_V_1_payload_A[19]_i_27_n_0\
    );
\outStream_V_data_V_1_payload_A[19]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp3_reg_1726(17),
      I1 => \outStream_V_data_V_1_payload_A_reg[23]_i_10_n_6\,
      I2 => \outStream_V_data_V_1_payload_A_reg[23]_i_11_n_6\,
      O => \outStream_V_data_V_1_payload_A[19]_i_3_n_0\
    );
\outStream_V_data_V_1_payload_A[19]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp3_reg_1726(16),
      I1 => \outStream_V_data_V_1_payload_A_reg[23]_i_10_n_7\,
      I2 => \outStream_V_data_V_1_payload_A_reg[23]_i_11_n_7\,
      O => \outStream_V_data_V_1_payload_A[19]_i_4_n_0\
    );
\outStream_V_data_V_1_payload_A[19]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp3_reg_1726(15),
      I1 => \outStream_V_data_V_1_payload_A_reg[19]_i_10_n_4\,
      I2 => \outStream_V_data_V_1_payload_A_reg[19]_i_11_n_4\,
      O => \outStream_V_data_V_1_payload_A[19]_i_5_n_0\
    );
\outStream_V_data_V_1_payload_A[19]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp3_reg_1726(19),
      I1 => \outStream_V_data_V_1_payload_A_reg[23]_i_10_n_4\,
      I2 => \outStream_V_data_V_1_payload_A_reg[23]_i_11_n_4\,
      I3 => \outStream_V_data_V_1_payload_A[19]_i_2_n_0\,
      O => \outStream_V_data_V_1_payload_A[19]_i_6_n_0\
    );
\outStream_V_data_V_1_payload_A[19]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp3_reg_1726(18),
      I1 => \outStream_V_data_V_1_payload_A_reg[23]_i_10_n_5\,
      I2 => \outStream_V_data_V_1_payload_A_reg[23]_i_11_n_5\,
      I3 => \outStream_V_data_V_1_payload_A[19]_i_3_n_0\,
      O => \outStream_V_data_V_1_payload_A[19]_i_7_n_0\
    );
\outStream_V_data_V_1_payload_A[19]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp3_reg_1726(17),
      I1 => \outStream_V_data_V_1_payload_A_reg[23]_i_10_n_6\,
      I2 => \outStream_V_data_V_1_payload_A_reg[23]_i_11_n_6\,
      I3 => \outStream_V_data_V_1_payload_A[19]_i_4_n_0\,
      O => \outStream_V_data_V_1_payload_A[19]_i_8_n_0\
    );
\outStream_V_data_V_1_payload_A[19]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp3_reg_1726(16),
      I1 => \outStream_V_data_V_1_payload_A_reg[23]_i_10_n_7\,
      I2 => \outStream_V_data_V_1_payload_A_reg[23]_i_11_n_7\,
      I3 => \outStream_V_data_V_1_payload_A[19]_i_5_n_0\,
      O => \outStream_V_data_V_1_payload_A[19]_i_9_n_0\
    );
\outStream_V_data_V_1_payload_A[23]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_8_1_2_i_reg_1706(18),
      I1 => tmp_8_2_2_i_reg_1721(18),
      I2 => tmp_8_2_i_reg_1711(18),
      O => \outStream_V_data_V_1_payload_A[23]_i_12_n_0\
    );
\outStream_V_data_V_1_payload_A[23]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_8_1_2_i_reg_1706(17),
      I1 => tmp_8_2_2_i_reg_1721(17),
      I2 => tmp_8_2_i_reg_1711(17),
      O => \outStream_V_data_V_1_payload_A[23]_i_13_n_0\
    );
\outStream_V_data_V_1_payload_A[23]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_8_1_2_i_reg_1706(16),
      I1 => tmp_8_2_2_i_reg_1721(16),
      I2 => tmp_8_2_i_reg_1711(16),
      O => \outStream_V_data_V_1_payload_A[23]_i_14_n_0\
    );
\outStream_V_data_V_1_payload_A[23]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_8_1_2_i_reg_1706(15),
      I1 => tmp_8_2_2_i_reg_1721(15),
      I2 => tmp_8_2_i_reg_1711(15),
      O => \outStream_V_data_V_1_payload_A[23]_i_15_n_0\
    );
\outStream_V_data_V_1_payload_A[23]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_8_1_2_i_reg_1706(19),
      I1 => tmp_8_2_2_i_reg_1721(19),
      I2 => tmp_8_2_i_reg_1711(19),
      I3 => \outStream_V_data_V_1_payload_A[23]_i_12_n_0\,
      O => \outStream_V_data_V_1_payload_A[23]_i_16_n_0\
    );
\outStream_V_data_V_1_payload_A[23]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_8_1_2_i_reg_1706(18),
      I1 => tmp_8_2_2_i_reg_1721(18),
      I2 => tmp_8_2_i_reg_1711(18),
      I3 => \outStream_V_data_V_1_payload_A[23]_i_13_n_0\,
      O => \outStream_V_data_V_1_payload_A[23]_i_17_n_0\
    );
\outStream_V_data_V_1_payload_A[23]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_8_1_2_i_reg_1706(17),
      I1 => tmp_8_2_2_i_reg_1721(17),
      I2 => tmp_8_2_i_reg_1711(17),
      I3 => \outStream_V_data_V_1_payload_A[23]_i_14_n_0\,
      O => \outStream_V_data_V_1_payload_A[23]_i_18_n_0\
    );
\outStream_V_data_V_1_payload_A[23]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_8_1_2_i_reg_1706(16),
      I1 => tmp_8_2_2_i_reg_1721(16),
      I2 => tmp_8_2_i_reg_1711(16),
      I3 => \outStream_V_data_V_1_payload_A[23]_i_15_n_0\,
      O => \outStream_V_data_V_1_payload_A[23]_i_19_n_0\
    );
\outStream_V_data_V_1_payload_A[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp3_reg_1726(22),
      I1 => \outStream_V_data_V_1_payload_A_reg[27]_i_10_n_5\,
      I2 => \outStream_V_data_V_1_payload_A_reg[27]_i_11_n_5\,
      O => \outStream_V_data_V_1_payload_A[23]_i_2_n_0\
    );
\outStream_V_data_V_1_payload_A[23]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_8_1_1_i_reg_1701(18),
      I1 => tmp4_reg_1731(18),
      I2 => tmp_8_2_1_i_reg_1716(18),
      O => \outStream_V_data_V_1_payload_A[23]_i_20_n_0\
    );
\outStream_V_data_V_1_payload_A[23]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_8_1_1_i_reg_1701(17),
      I1 => tmp4_reg_1731(17),
      I2 => tmp_8_2_1_i_reg_1716(17),
      O => \outStream_V_data_V_1_payload_A[23]_i_21_n_0\
    );
\outStream_V_data_V_1_payload_A[23]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_8_1_1_i_reg_1701(16),
      I1 => tmp4_reg_1731(16),
      I2 => tmp_8_2_1_i_reg_1716(16),
      O => \outStream_V_data_V_1_payload_A[23]_i_22_n_0\
    );
\outStream_V_data_V_1_payload_A[23]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_8_1_1_i_reg_1701(15),
      I1 => tmp4_reg_1731(15),
      I2 => tmp_8_2_1_i_reg_1716(15),
      O => \outStream_V_data_V_1_payload_A[23]_i_23_n_0\
    );
\outStream_V_data_V_1_payload_A[23]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_8_1_1_i_reg_1701(19),
      I1 => tmp4_reg_1731(19),
      I2 => tmp_8_2_1_i_reg_1716(19),
      I3 => \outStream_V_data_V_1_payload_A[23]_i_20_n_0\,
      O => \outStream_V_data_V_1_payload_A[23]_i_24_n_0\
    );
\outStream_V_data_V_1_payload_A[23]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_8_1_1_i_reg_1701(18),
      I1 => tmp4_reg_1731(18),
      I2 => tmp_8_2_1_i_reg_1716(18),
      I3 => \outStream_V_data_V_1_payload_A[23]_i_21_n_0\,
      O => \outStream_V_data_V_1_payload_A[23]_i_25_n_0\
    );
\outStream_V_data_V_1_payload_A[23]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_8_1_1_i_reg_1701(17),
      I1 => tmp4_reg_1731(17),
      I2 => tmp_8_2_1_i_reg_1716(17),
      I3 => \outStream_V_data_V_1_payload_A[23]_i_22_n_0\,
      O => \outStream_V_data_V_1_payload_A[23]_i_26_n_0\
    );
\outStream_V_data_V_1_payload_A[23]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_8_1_1_i_reg_1701(16),
      I1 => tmp4_reg_1731(16),
      I2 => tmp_8_2_1_i_reg_1716(16),
      I3 => \outStream_V_data_V_1_payload_A[23]_i_23_n_0\,
      O => \outStream_V_data_V_1_payload_A[23]_i_27_n_0\
    );
\outStream_V_data_V_1_payload_A[23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp3_reg_1726(21),
      I1 => \outStream_V_data_V_1_payload_A_reg[27]_i_10_n_6\,
      I2 => \outStream_V_data_V_1_payload_A_reg[27]_i_11_n_6\,
      O => \outStream_V_data_V_1_payload_A[23]_i_3_n_0\
    );
\outStream_V_data_V_1_payload_A[23]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp3_reg_1726(20),
      I1 => \outStream_V_data_V_1_payload_A_reg[27]_i_10_n_7\,
      I2 => \outStream_V_data_V_1_payload_A_reg[27]_i_11_n_7\,
      O => \outStream_V_data_V_1_payload_A[23]_i_4_n_0\
    );
\outStream_V_data_V_1_payload_A[23]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp3_reg_1726(19),
      I1 => \outStream_V_data_V_1_payload_A_reg[23]_i_10_n_4\,
      I2 => \outStream_V_data_V_1_payload_A_reg[23]_i_11_n_4\,
      O => \outStream_V_data_V_1_payload_A[23]_i_5_n_0\
    );
\outStream_V_data_V_1_payload_A[23]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp3_reg_1726(23),
      I1 => \outStream_V_data_V_1_payload_A_reg[27]_i_10_n_4\,
      I2 => \outStream_V_data_V_1_payload_A_reg[27]_i_11_n_4\,
      I3 => \outStream_V_data_V_1_payload_A[23]_i_2_n_0\,
      O => \outStream_V_data_V_1_payload_A[23]_i_6_n_0\
    );
\outStream_V_data_V_1_payload_A[23]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp3_reg_1726(22),
      I1 => \outStream_V_data_V_1_payload_A_reg[27]_i_10_n_5\,
      I2 => \outStream_V_data_V_1_payload_A_reg[27]_i_11_n_5\,
      I3 => \outStream_V_data_V_1_payload_A[23]_i_3_n_0\,
      O => \outStream_V_data_V_1_payload_A[23]_i_7_n_0\
    );
\outStream_V_data_V_1_payload_A[23]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp3_reg_1726(21),
      I1 => \outStream_V_data_V_1_payload_A_reg[27]_i_10_n_6\,
      I2 => \outStream_V_data_V_1_payload_A_reg[27]_i_11_n_6\,
      I3 => \outStream_V_data_V_1_payload_A[23]_i_4_n_0\,
      O => \outStream_V_data_V_1_payload_A[23]_i_8_n_0\
    );
\outStream_V_data_V_1_payload_A[23]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp3_reg_1726(20),
      I1 => \outStream_V_data_V_1_payload_A_reg[27]_i_10_n_7\,
      I2 => \outStream_V_data_V_1_payload_A_reg[27]_i_11_n_7\,
      I3 => \outStream_V_data_V_1_payload_A[23]_i_5_n_0\,
      O => \outStream_V_data_V_1_payload_A[23]_i_9_n_0\
    );
\outStream_V_data_V_1_payload_A[27]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_8_1_2_i_reg_1706(22),
      I1 => tmp_8_2_2_i_reg_1721(22),
      I2 => tmp_8_2_i_reg_1711(22),
      O => \outStream_V_data_V_1_payload_A[27]_i_12_n_0\
    );
\outStream_V_data_V_1_payload_A[27]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_8_1_2_i_reg_1706(21),
      I1 => tmp_8_2_2_i_reg_1721(21),
      I2 => tmp_8_2_i_reg_1711(21),
      O => \outStream_V_data_V_1_payload_A[27]_i_13_n_0\
    );
\outStream_V_data_V_1_payload_A[27]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_8_1_2_i_reg_1706(20),
      I1 => tmp_8_2_2_i_reg_1721(20),
      I2 => tmp_8_2_i_reg_1711(20),
      O => \outStream_V_data_V_1_payload_A[27]_i_14_n_0\
    );
\outStream_V_data_V_1_payload_A[27]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_8_1_2_i_reg_1706(19),
      I1 => tmp_8_2_2_i_reg_1721(19),
      I2 => tmp_8_2_i_reg_1711(19),
      O => \outStream_V_data_V_1_payload_A[27]_i_15_n_0\
    );
\outStream_V_data_V_1_payload_A[27]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_8_1_2_i_reg_1706(23),
      I1 => tmp_8_2_2_i_reg_1721(23),
      I2 => tmp_8_2_i_reg_1711(23),
      I3 => \outStream_V_data_V_1_payload_A[27]_i_12_n_0\,
      O => \outStream_V_data_V_1_payload_A[27]_i_16_n_0\
    );
\outStream_V_data_V_1_payload_A[27]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_8_1_2_i_reg_1706(22),
      I1 => tmp_8_2_2_i_reg_1721(22),
      I2 => tmp_8_2_i_reg_1711(22),
      I3 => \outStream_V_data_V_1_payload_A[27]_i_13_n_0\,
      O => \outStream_V_data_V_1_payload_A[27]_i_17_n_0\
    );
\outStream_V_data_V_1_payload_A[27]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_8_1_2_i_reg_1706(21),
      I1 => tmp_8_2_2_i_reg_1721(21),
      I2 => tmp_8_2_i_reg_1711(21),
      I3 => \outStream_V_data_V_1_payload_A[27]_i_14_n_0\,
      O => \outStream_V_data_V_1_payload_A[27]_i_18_n_0\
    );
\outStream_V_data_V_1_payload_A[27]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_8_1_2_i_reg_1706(20),
      I1 => tmp_8_2_2_i_reg_1721(20),
      I2 => tmp_8_2_i_reg_1711(20),
      I3 => \outStream_V_data_V_1_payload_A[27]_i_15_n_0\,
      O => \outStream_V_data_V_1_payload_A[27]_i_19_n_0\
    );
\outStream_V_data_V_1_payload_A[27]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp3_reg_1726(26),
      I1 => \outStream_V_data_V_1_payload_A_reg[31]_i_12_n_5\,
      I2 => \outStream_V_data_V_1_payload_A_reg[31]_i_13_n_5\,
      O => \outStream_V_data_V_1_payload_A[27]_i_2_n_0\
    );
\outStream_V_data_V_1_payload_A[27]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_8_1_1_i_reg_1701(22),
      I1 => tmp4_reg_1731(22),
      I2 => tmp_8_2_1_i_reg_1716(22),
      O => \outStream_V_data_V_1_payload_A[27]_i_20_n_0\
    );
\outStream_V_data_V_1_payload_A[27]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_8_1_1_i_reg_1701(21),
      I1 => tmp4_reg_1731(21),
      I2 => tmp_8_2_1_i_reg_1716(21),
      O => \outStream_V_data_V_1_payload_A[27]_i_21_n_0\
    );
\outStream_V_data_V_1_payload_A[27]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_8_1_1_i_reg_1701(20),
      I1 => tmp4_reg_1731(20),
      I2 => tmp_8_2_1_i_reg_1716(20),
      O => \outStream_V_data_V_1_payload_A[27]_i_22_n_0\
    );
\outStream_V_data_V_1_payload_A[27]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_8_1_1_i_reg_1701(19),
      I1 => tmp4_reg_1731(19),
      I2 => tmp_8_2_1_i_reg_1716(19),
      O => \outStream_V_data_V_1_payload_A[27]_i_23_n_0\
    );
\outStream_V_data_V_1_payload_A[27]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_8_1_1_i_reg_1701(23),
      I1 => tmp4_reg_1731(23),
      I2 => tmp_8_2_1_i_reg_1716(23),
      I3 => \outStream_V_data_V_1_payload_A[27]_i_20_n_0\,
      O => \outStream_V_data_V_1_payload_A[27]_i_24_n_0\
    );
\outStream_V_data_V_1_payload_A[27]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_8_1_1_i_reg_1701(22),
      I1 => tmp4_reg_1731(22),
      I2 => tmp_8_2_1_i_reg_1716(22),
      I3 => \outStream_V_data_V_1_payload_A[27]_i_21_n_0\,
      O => \outStream_V_data_V_1_payload_A[27]_i_25_n_0\
    );
\outStream_V_data_V_1_payload_A[27]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_8_1_1_i_reg_1701(21),
      I1 => tmp4_reg_1731(21),
      I2 => tmp_8_2_1_i_reg_1716(21),
      I3 => \outStream_V_data_V_1_payload_A[27]_i_22_n_0\,
      O => \outStream_V_data_V_1_payload_A[27]_i_26_n_0\
    );
\outStream_V_data_V_1_payload_A[27]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_8_1_1_i_reg_1701(20),
      I1 => tmp4_reg_1731(20),
      I2 => tmp_8_2_1_i_reg_1716(20),
      I3 => \outStream_V_data_V_1_payload_A[27]_i_23_n_0\,
      O => \outStream_V_data_V_1_payload_A[27]_i_27_n_0\
    );
\outStream_V_data_V_1_payload_A[27]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp3_reg_1726(25),
      I1 => \outStream_V_data_V_1_payload_A_reg[31]_i_12_n_6\,
      I2 => \outStream_V_data_V_1_payload_A_reg[31]_i_13_n_6\,
      O => \outStream_V_data_V_1_payload_A[27]_i_3_n_0\
    );
\outStream_V_data_V_1_payload_A[27]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp3_reg_1726(24),
      I1 => \outStream_V_data_V_1_payload_A_reg[31]_i_12_n_7\,
      I2 => \outStream_V_data_V_1_payload_A_reg[31]_i_13_n_7\,
      O => \outStream_V_data_V_1_payload_A[27]_i_4_n_0\
    );
\outStream_V_data_V_1_payload_A[27]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp3_reg_1726(23),
      I1 => \outStream_V_data_V_1_payload_A_reg[27]_i_10_n_4\,
      I2 => \outStream_V_data_V_1_payload_A_reg[27]_i_11_n_4\,
      O => \outStream_V_data_V_1_payload_A[27]_i_5_n_0\
    );
\outStream_V_data_V_1_payload_A[27]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp3_reg_1726(27),
      I1 => \outStream_V_data_V_1_payload_A_reg[31]_i_12_n_4\,
      I2 => \outStream_V_data_V_1_payload_A_reg[31]_i_13_n_4\,
      I3 => \outStream_V_data_V_1_payload_A[27]_i_2_n_0\,
      O => \outStream_V_data_V_1_payload_A[27]_i_6_n_0\
    );
\outStream_V_data_V_1_payload_A[27]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp3_reg_1726(26),
      I1 => \outStream_V_data_V_1_payload_A_reg[31]_i_12_n_5\,
      I2 => \outStream_V_data_V_1_payload_A_reg[31]_i_13_n_5\,
      I3 => \outStream_V_data_V_1_payload_A[27]_i_3_n_0\,
      O => \outStream_V_data_V_1_payload_A[27]_i_7_n_0\
    );
\outStream_V_data_V_1_payload_A[27]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp3_reg_1726(25),
      I1 => \outStream_V_data_V_1_payload_A_reg[31]_i_12_n_6\,
      I2 => \outStream_V_data_V_1_payload_A_reg[31]_i_13_n_6\,
      I3 => \outStream_V_data_V_1_payload_A[27]_i_4_n_0\,
      O => \outStream_V_data_V_1_payload_A[27]_i_8_n_0\
    );
\outStream_V_data_V_1_payload_A[27]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp3_reg_1726(24),
      I1 => \outStream_V_data_V_1_payload_A_reg[31]_i_12_n_7\,
      I2 => \outStream_V_data_V_1_payload_A_reg[31]_i_13_n_7\,
      I3 => \outStream_V_data_V_1_payload_A[27]_i_5_n_0\,
      O => \outStream_V_data_V_1_payload_A[27]_i_9_n_0\
    );
\outStream_V_data_V_1_payload_A[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => outStream_V_data_V_1_sel_wr,
      I1 => outStream_V_data_V_1_ack_in,
      I2 => \outStream_V_data_V_1_state_reg_n_0_[0]\,
      O => outStream_V_data_V_1_load_A
    );
\outStream_V_data_V_1_payload_A[31]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_8_1_2_i_reg_1706(29),
      I1 => tmp_8_2_2_i_reg_1721(29),
      I2 => tmp_8_2_i_reg_1711(29),
      O => \outStream_V_data_V_1_payload_A[31]_i_14_n_0\
    );
\outStream_V_data_V_1_payload_A[31]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_8_1_2_i_reg_1706(28),
      I1 => tmp_8_2_2_i_reg_1721(28),
      I2 => tmp_8_2_i_reg_1711(28),
      O => \outStream_V_data_V_1_payload_A[31]_i_15_n_0\
    );
\outStream_V_data_V_1_payload_A[31]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_8_1_2_i_reg_1706(27),
      I1 => tmp_8_2_2_i_reg_1721(27),
      I2 => tmp_8_2_i_reg_1711(27),
      O => \outStream_V_data_V_1_payload_A[31]_i_16_n_0\
    );
\outStream_V_data_V_1_payload_A[31]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => tmp_8_2_i_reg_1711(30),
      I1 => tmp_8_2_2_i_reg_1721(30),
      I2 => tmp_8_1_2_i_reg_1706(30),
      I3 => tmp_8_2_2_i_reg_1721(31),
      I4 => tmp_8_1_2_i_reg_1706(31),
      I5 => tmp_8_2_i_reg_1711(31),
      O => \outStream_V_data_V_1_payload_A[31]_i_17_n_0\
    );
\outStream_V_data_V_1_payload_A[31]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \outStream_V_data_V_1_payload_A[31]_i_14_n_0\,
      I1 => tmp_8_2_2_i_reg_1721(30),
      I2 => tmp_8_1_2_i_reg_1706(30),
      I3 => tmp_8_2_i_reg_1711(30),
      O => \outStream_V_data_V_1_payload_A[31]_i_18_n_0\
    );
\outStream_V_data_V_1_payload_A[31]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_8_1_2_i_reg_1706(29),
      I1 => tmp_8_2_2_i_reg_1721(29),
      I2 => tmp_8_2_i_reg_1711(29),
      I3 => \outStream_V_data_V_1_payload_A[31]_i_15_n_0\,
      O => \outStream_V_data_V_1_payload_A[31]_i_19_n_0\
    );
\outStream_V_data_V_1_payload_A[31]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_8_1_2_i_reg_1706(28),
      I1 => tmp_8_2_2_i_reg_1721(28),
      I2 => tmp_8_2_i_reg_1711(28),
      I3 => \outStream_V_data_V_1_payload_A[31]_i_16_n_0\,
      O => \outStream_V_data_V_1_payload_A[31]_i_20_n_0\
    );
\outStream_V_data_V_1_payload_A[31]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_8_1_1_i_reg_1701(29),
      I1 => tmp4_reg_1731(29),
      I2 => tmp_8_2_1_i_reg_1716(29),
      O => \outStream_V_data_V_1_payload_A[31]_i_21_n_0\
    );
\outStream_V_data_V_1_payload_A[31]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_8_1_1_i_reg_1701(28),
      I1 => tmp4_reg_1731(28),
      I2 => tmp_8_2_1_i_reg_1716(28),
      O => \outStream_V_data_V_1_payload_A[31]_i_22_n_0\
    );
\outStream_V_data_V_1_payload_A[31]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_8_1_1_i_reg_1701(27),
      I1 => tmp4_reg_1731(27),
      I2 => tmp_8_2_1_i_reg_1716(27),
      O => \outStream_V_data_V_1_payload_A[31]_i_23_n_0\
    );
\outStream_V_data_V_1_payload_A[31]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => tmp_8_2_1_i_reg_1716(30),
      I1 => tmp4_reg_1731(30),
      I2 => tmp_8_1_1_i_reg_1701(30),
      I3 => tmp4_reg_1731(31),
      I4 => tmp_8_1_1_i_reg_1701(31),
      I5 => tmp_8_2_1_i_reg_1716(31),
      O => \outStream_V_data_V_1_payload_A[31]_i_24_n_0\
    );
\outStream_V_data_V_1_payload_A[31]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \outStream_V_data_V_1_payload_A[31]_i_21_n_0\,
      I1 => tmp4_reg_1731(30),
      I2 => tmp_8_1_1_i_reg_1701(30),
      I3 => tmp_8_2_1_i_reg_1716(30),
      O => \outStream_V_data_V_1_payload_A[31]_i_25_n_0\
    );
\outStream_V_data_V_1_payload_A[31]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_8_1_1_i_reg_1701(29),
      I1 => tmp4_reg_1731(29),
      I2 => tmp_8_2_1_i_reg_1716(29),
      I3 => \outStream_V_data_V_1_payload_A[31]_i_22_n_0\,
      O => \outStream_V_data_V_1_payload_A[31]_i_26_n_0\
    );
\outStream_V_data_V_1_payload_A[31]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_8_1_1_i_reg_1701(28),
      I1 => tmp4_reg_1731(28),
      I2 => tmp_8_2_1_i_reg_1716(28),
      I3 => \outStream_V_data_V_1_payload_A[31]_i_23_n_0\,
      O => \outStream_V_data_V_1_payload_A[31]_i_27_n_0\
    );
\outStream_V_data_V_1_payload_A[31]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_8_1_2_i_reg_1706(26),
      I1 => tmp_8_2_2_i_reg_1721(26),
      I2 => tmp_8_2_i_reg_1711(26),
      O => \outStream_V_data_V_1_payload_A[31]_i_28_n_0\
    );
\outStream_V_data_V_1_payload_A[31]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_8_1_2_i_reg_1706(25),
      I1 => tmp_8_2_2_i_reg_1721(25),
      I2 => tmp_8_2_i_reg_1711(25),
      O => \outStream_V_data_V_1_payload_A[31]_i_29_n_0\
    );
\outStream_V_data_V_1_payload_A[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp3_reg_1726(29),
      I1 => \outStream_V_data_V_1_payload_A_reg[31]_i_10_n_6\,
      I2 => \outStream_V_data_V_1_payload_A_reg[31]_i_11_n_6\,
      O => \outStream_V_data_V_1_payload_A[31]_i_3_n_0\
    );
\outStream_V_data_V_1_payload_A[31]_i_30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_8_1_2_i_reg_1706(24),
      I1 => tmp_8_2_2_i_reg_1721(24),
      I2 => tmp_8_2_i_reg_1711(24),
      O => \outStream_V_data_V_1_payload_A[31]_i_30_n_0\
    );
\outStream_V_data_V_1_payload_A[31]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_8_1_2_i_reg_1706(23),
      I1 => tmp_8_2_2_i_reg_1721(23),
      I2 => tmp_8_2_i_reg_1711(23),
      O => \outStream_V_data_V_1_payload_A[31]_i_31_n_0\
    );
\outStream_V_data_V_1_payload_A[31]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_8_1_2_i_reg_1706(27),
      I1 => tmp_8_2_2_i_reg_1721(27),
      I2 => tmp_8_2_i_reg_1711(27),
      I3 => \outStream_V_data_V_1_payload_A[31]_i_28_n_0\,
      O => \outStream_V_data_V_1_payload_A[31]_i_32_n_0\
    );
\outStream_V_data_V_1_payload_A[31]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_8_1_2_i_reg_1706(26),
      I1 => tmp_8_2_2_i_reg_1721(26),
      I2 => tmp_8_2_i_reg_1711(26),
      I3 => \outStream_V_data_V_1_payload_A[31]_i_29_n_0\,
      O => \outStream_V_data_V_1_payload_A[31]_i_33_n_0\
    );
\outStream_V_data_V_1_payload_A[31]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_8_1_2_i_reg_1706(25),
      I1 => tmp_8_2_2_i_reg_1721(25),
      I2 => tmp_8_2_i_reg_1711(25),
      I3 => \outStream_V_data_V_1_payload_A[31]_i_30_n_0\,
      O => \outStream_V_data_V_1_payload_A[31]_i_34_n_0\
    );
\outStream_V_data_V_1_payload_A[31]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_8_1_2_i_reg_1706(24),
      I1 => tmp_8_2_2_i_reg_1721(24),
      I2 => tmp_8_2_i_reg_1711(24),
      I3 => \outStream_V_data_V_1_payload_A[31]_i_31_n_0\,
      O => \outStream_V_data_V_1_payload_A[31]_i_35_n_0\
    );
\outStream_V_data_V_1_payload_A[31]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_8_1_1_i_reg_1701(26),
      I1 => tmp4_reg_1731(26),
      I2 => tmp_8_2_1_i_reg_1716(26),
      O => \outStream_V_data_V_1_payload_A[31]_i_36_n_0\
    );
\outStream_V_data_V_1_payload_A[31]_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_8_1_1_i_reg_1701(25),
      I1 => tmp4_reg_1731(25),
      I2 => tmp_8_2_1_i_reg_1716(25),
      O => \outStream_V_data_V_1_payload_A[31]_i_37_n_0\
    );
\outStream_V_data_V_1_payload_A[31]_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_8_1_1_i_reg_1701(24),
      I1 => tmp4_reg_1731(24),
      I2 => tmp_8_2_1_i_reg_1716(24),
      O => \outStream_V_data_V_1_payload_A[31]_i_38_n_0\
    );
\outStream_V_data_V_1_payload_A[31]_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_8_1_1_i_reg_1701(23),
      I1 => tmp4_reg_1731(23),
      I2 => tmp_8_2_1_i_reg_1716(23),
      O => \outStream_V_data_V_1_payload_A[31]_i_39_n_0\
    );
\outStream_V_data_V_1_payload_A[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp3_reg_1726(28),
      I1 => \outStream_V_data_V_1_payload_A_reg[31]_i_10_n_7\,
      I2 => \outStream_V_data_V_1_payload_A_reg[31]_i_11_n_7\,
      O => \outStream_V_data_V_1_payload_A[31]_i_4_n_0\
    );
\outStream_V_data_V_1_payload_A[31]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_8_1_1_i_reg_1701(27),
      I1 => tmp4_reg_1731(27),
      I2 => tmp_8_2_1_i_reg_1716(27),
      I3 => \outStream_V_data_V_1_payload_A[31]_i_36_n_0\,
      O => \outStream_V_data_V_1_payload_A[31]_i_40_n_0\
    );
\outStream_V_data_V_1_payload_A[31]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_8_1_1_i_reg_1701(26),
      I1 => tmp4_reg_1731(26),
      I2 => tmp_8_2_1_i_reg_1716(26),
      I3 => \outStream_V_data_V_1_payload_A[31]_i_37_n_0\,
      O => \outStream_V_data_V_1_payload_A[31]_i_41_n_0\
    );
\outStream_V_data_V_1_payload_A[31]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_8_1_1_i_reg_1701(25),
      I1 => tmp4_reg_1731(25),
      I2 => tmp_8_2_1_i_reg_1716(25),
      I3 => \outStream_V_data_V_1_payload_A[31]_i_38_n_0\,
      O => \outStream_V_data_V_1_payload_A[31]_i_42_n_0\
    );
\outStream_V_data_V_1_payload_A[31]_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_8_1_1_i_reg_1701(24),
      I1 => tmp4_reg_1731(24),
      I2 => tmp_8_2_1_i_reg_1716(24),
      I3 => \outStream_V_data_V_1_payload_A[31]_i_39_n_0\,
      O => \outStream_V_data_V_1_payload_A[31]_i_43_n_0\
    );
\outStream_V_data_V_1_payload_A[31]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp3_reg_1726(27),
      I1 => \outStream_V_data_V_1_payload_A_reg[31]_i_12_n_4\,
      I2 => \outStream_V_data_V_1_payload_A_reg[31]_i_13_n_4\,
      O => \outStream_V_data_V_1_payload_A[31]_i_5_n_0\
    );
\outStream_V_data_V_1_payload_A[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \outStream_V_data_V_1_payload_A_reg[31]_i_11_n_5\,
      I1 => \outStream_V_data_V_1_payload_A_reg[31]_i_10_n_5\,
      I2 => tmp3_reg_1726(30),
      I3 => \outStream_V_data_V_1_payload_A_reg[31]_i_10_n_4\,
      I4 => tmp3_reg_1726(31),
      I5 => \outStream_V_data_V_1_payload_A_reg[31]_i_11_n_4\,
      O => \outStream_V_data_V_1_payload_A[31]_i_6_n_0\
    );
\outStream_V_data_V_1_payload_A[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \outStream_V_data_V_1_payload_A[31]_i_3_n_0\,
      I1 => \outStream_V_data_V_1_payload_A_reg[31]_i_10_n_5\,
      I2 => tmp3_reg_1726(30),
      I3 => \outStream_V_data_V_1_payload_A_reg[31]_i_11_n_5\,
      O => \outStream_V_data_V_1_payload_A[31]_i_7_n_0\
    );
\outStream_V_data_V_1_payload_A[31]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp3_reg_1726(29),
      I1 => \outStream_V_data_V_1_payload_A_reg[31]_i_10_n_6\,
      I2 => \outStream_V_data_V_1_payload_A_reg[31]_i_11_n_6\,
      I3 => \outStream_V_data_V_1_payload_A[31]_i_4_n_0\,
      O => \outStream_V_data_V_1_payload_A[31]_i_8_n_0\
    );
\outStream_V_data_V_1_payload_A[31]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp3_reg_1726(28),
      I1 => \outStream_V_data_V_1_payload_A_reg[31]_i_10_n_7\,
      I2 => \outStream_V_data_V_1_payload_A_reg[31]_i_11_n_7\,
      I3 => \outStream_V_data_V_1_payload_A[31]_i_5_n_0\,
      O => \outStream_V_data_V_1_payload_A[31]_i_9_n_0\
    );
\outStream_V_data_V_1_payload_A[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp3_reg_1726(2),
      I1 => \outStream_V_data_V_1_payload_A_reg[7]_i_10_n_5\,
      I2 => \outStream_V_data_V_1_payload_A_reg[7]_i_11_n_5\,
      O => \outStream_V_data_V_1_payload_A[3]_i_2_n_0\
    );
\outStream_V_data_V_1_payload_A[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \outStream_V_data_V_1_payload_A_reg[7]_i_11_n_5\,
      I1 => tmp3_reg_1726(2),
      I2 => \outStream_V_data_V_1_payload_A_reg[7]_i_10_n_5\,
      O => \outStream_V_data_V_1_payload_A[3]_i_3_n_0\
    );
\outStream_V_data_V_1_payload_A[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp3_reg_1726(0),
      I1 => \outStream_V_data_V_1_payload_A_reg[7]_i_10_n_7\,
      I2 => \outStream_V_data_V_1_payload_A_reg[7]_i_11_n_7\,
      O => \outStream_V_data_V_1_payload_A[3]_i_4_n_0\
    );
\outStream_V_data_V_1_payload_A[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp3_reg_1726(3),
      I1 => \outStream_V_data_V_1_payload_A_reg[7]_i_10_n_4\,
      I2 => \outStream_V_data_V_1_payload_A_reg[7]_i_11_n_4\,
      I3 => \outStream_V_data_V_1_payload_A[3]_i_2_n_0\,
      O => \outStream_V_data_V_1_payload_A[3]_i_5_n_0\
    );
\outStream_V_data_V_1_payload_A[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \outStream_V_data_V_1_payload_A_reg[7]_i_10_n_5\,
      I1 => tmp3_reg_1726(2),
      I2 => \outStream_V_data_V_1_payload_A_reg[7]_i_11_n_5\,
      I3 => \outStream_V_data_V_1_payload_A_reg[7]_i_11_n_6\,
      I4 => \outStream_V_data_V_1_payload_A_reg[7]_i_10_n_6\,
      I5 => tmp3_reg_1726(1),
      O => \outStream_V_data_V_1_payload_A[3]_i_6_n_0\
    );
\outStream_V_data_V_1_payload_A[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \outStream_V_data_V_1_payload_A[3]_i_4_n_0\,
      I1 => \outStream_V_data_V_1_payload_A_reg[7]_i_10_n_6\,
      I2 => tmp3_reg_1726(1),
      I3 => \outStream_V_data_V_1_payload_A_reg[7]_i_11_n_6\,
      O => \outStream_V_data_V_1_payload_A[3]_i_7_n_0\
    );
\outStream_V_data_V_1_payload_A[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tmp3_reg_1726(0),
      I1 => \outStream_V_data_V_1_payload_A_reg[7]_i_10_n_7\,
      I2 => \outStream_V_data_V_1_payload_A_reg[7]_i_11_n_7\,
      O => \outStream_V_data_V_1_payload_A[3]_i_8_n_0\
    );
\outStream_V_data_V_1_payload_A[7]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_8_1_2_i_reg_1706(2),
      I1 => tmp_8_2_2_i_reg_1721(2),
      I2 => tmp_8_2_i_reg_1711(2),
      O => \outStream_V_data_V_1_payload_A[7]_i_12_n_0\
    );
\outStream_V_data_V_1_payload_A[7]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_8_1_2_i_reg_1706(1),
      I1 => tmp_8_2_2_i_reg_1721(1),
      I2 => tmp_8_2_i_reg_1711(1),
      O => \outStream_V_data_V_1_payload_A[7]_i_13_n_0\
    );
\outStream_V_data_V_1_payload_A[7]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_8_1_2_i_reg_1706(0),
      I1 => tmp_8_2_2_i_reg_1721(0),
      I2 => tmp_8_2_i_reg_1711(0),
      O => \outStream_V_data_V_1_payload_A[7]_i_14_n_0\
    );
\outStream_V_data_V_1_payload_A[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_8_1_2_i_reg_1706(3),
      I1 => tmp_8_2_2_i_reg_1721(3),
      I2 => tmp_8_2_i_reg_1711(3),
      I3 => \outStream_V_data_V_1_payload_A[7]_i_12_n_0\,
      O => \outStream_V_data_V_1_payload_A[7]_i_15_n_0\
    );
\outStream_V_data_V_1_payload_A[7]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_8_1_2_i_reg_1706(2),
      I1 => tmp_8_2_2_i_reg_1721(2),
      I2 => tmp_8_2_i_reg_1711(2),
      I3 => \outStream_V_data_V_1_payload_A[7]_i_13_n_0\,
      O => \outStream_V_data_V_1_payload_A[7]_i_16_n_0\
    );
\outStream_V_data_V_1_payload_A[7]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_8_1_2_i_reg_1706(1),
      I1 => tmp_8_2_2_i_reg_1721(1),
      I2 => tmp_8_2_i_reg_1711(1),
      I3 => \outStream_V_data_V_1_payload_A[7]_i_14_n_0\,
      O => \outStream_V_data_V_1_payload_A[7]_i_17_n_0\
    );
\outStream_V_data_V_1_payload_A[7]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tmp_8_1_2_i_reg_1706(0),
      I1 => tmp_8_2_2_i_reg_1721(0),
      I2 => tmp_8_2_i_reg_1711(0),
      O => \outStream_V_data_V_1_payload_A[7]_i_18_n_0\
    );
\outStream_V_data_V_1_payload_A[7]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_8_1_1_i_reg_1701(2),
      I1 => tmp4_reg_1731(2),
      I2 => tmp_8_2_1_i_reg_1716(2),
      O => \outStream_V_data_V_1_payload_A[7]_i_19_n_0\
    );
\outStream_V_data_V_1_payload_A[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp3_reg_1726(6),
      I1 => \outStream_V_data_V_1_payload_A_reg[11]_i_10_n_5\,
      I2 => \outStream_V_data_V_1_payload_A_reg[11]_i_11_n_5\,
      O => \outStream_V_data_V_1_payload_A[7]_i_2_n_0\
    );
\outStream_V_data_V_1_payload_A[7]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_8_1_1_i_reg_1701(1),
      I1 => tmp4_reg_1731(1),
      I2 => tmp_8_2_1_i_reg_1716(1),
      O => \outStream_V_data_V_1_payload_A[7]_i_20_n_0\
    );
\outStream_V_data_V_1_payload_A[7]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_8_1_1_i_reg_1701(0),
      I1 => tmp4_reg_1731(0),
      I2 => tmp_8_2_1_i_reg_1716(0),
      O => \outStream_V_data_V_1_payload_A[7]_i_21_n_0\
    );
\outStream_V_data_V_1_payload_A[7]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_8_1_1_i_reg_1701(3),
      I1 => tmp4_reg_1731(3),
      I2 => tmp_8_2_1_i_reg_1716(3),
      I3 => \outStream_V_data_V_1_payload_A[7]_i_19_n_0\,
      O => \outStream_V_data_V_1_payload_A[7]_i_22_n_0\
    );
\outStream_V_data_V_1_payload_A[7]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_8_1_1_i_reg_1701(2),
      I1 => tmp4_reg_1731(2),
      I2 => tmp_8_2_1_i_reg_1716(2),
      I3 => \outStream_V_data_V_1_payload_A[7]_i_20_n_0\,
      O => \outStream_V_data_V_1_payload_A[7]_i_23_n_0\
    );
\outStream_V_data_V_1_payload_A[7]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_8_1_1_i_reg_1701(1),
      I1 => tmp4_reg_1731(1),
      I2 => tmp_8_2_1_i_reg_1716(1),
      I3 => \outStream_V_data_V_1_payload_A[7]_i_21_n_0\,
      O => \outStream_V_data_V_1_payload_A[7]_i_24_n_0\
    );
\outStream_V_data_V_1_payload_A[7]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tmp_8_1_1_i_reg_1701(0),
      I1 => tmp4_reg_1731(0),
      I2 => tmp_8_2_1_i_reg_1716(0),
      O => \outStream_V_data_V_1_payload_A[7]_i_25_n_0\
    );
\outStream_V_data_V_1_payload_A[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp3_reg_1726(5),
      I1 => \outStream_V_data_V_1_payload_A_reg[11]_i_10_n_6\,
      I2 => \outStream_V_data_V_1_payload_A_reg[11]_i_11_n_6\,
      O => \outStream_V_data_V_1_payload_A[7]_i_3_n_0\
    );
\outStream_V_data_V_1_payload_A[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp3_reg_1726(4),
      I1 => \outStream_V_data_V_1_payload_A_reg[11]_i_10_n_7\,
      I2 => \outStream_V_data_V_1_payload_A_reg[11]_i_11_n_7\,
      O => \outStream_V_data_V_1_payload_A[7]_i_4_n_0\
    );
\outStream_V_data_V_1_payload_A[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp3_reg_1726(3),
      I1 => \outStream_V_data_V_1_payload_A_reg[7]_i_10_n_4\,
      I2 => \outStream_V_data_V_1_payload_A_reg[7]_i_11_n_4\,
      O => \outStream_V_data_V_1_payload_A[7]_i_5_n_0\
    );
\outStream_V_data_V_1_payload_A[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp3_reg_1726(7),
      I1 => \outStream_V_data_V_1_payload_A_reg[11]_i_10_n_4\,
      I2 => \outStream_V_data_V_1_payload_A_reg[11]_i_11_n_4\,
      I3 => \outStream_V_data_V_1_payload_A[7]_i_2_n_0\,
      O => \outStream_V_data_V_1_payload_A[7]_i_6_n_0\
    );
\outStream_V_data_V_1_payload_A[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp3_reg_1726(6),
      I1 => \outStream_V_data_V_1_payload_A_reg[11]_i_10_n_5\,
      I2 => \outStream_V_data_V_1_payload_A_reg[11]_i_11_n_5\,
      I3 => \outStream_V_data_V_1_payload_A[7]_i_3_n_0\,
      O => \outStream_V_data_V_1_payload_A[7]_i_7_n_0\
    );
\outStream_V_data_V_1_payload_A[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp3_reg_1726(5),
      I1 => \outStream_V_data_V_1_payload_A_reg[11]_i_10_n_6\,
      I2 => \outStream_V_data_V_1_payload_A_reg[11]_i_11_n_6\,
      I3 => \outStream_V_data_V_1_payload_A[7]_i_4_n_0\,
      O => \outStream_V_data_V_1_payload_A[7]_i_8_n_0\
    );
\outStream_V_data_V_1_payload_A[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp3_reg_1726(4),
      I1 => \outStream_V_data_V_1_payload_A_reg[11]_i_10_n_7\,
      I2 => \outStream_V_data_V_1_payload_A_reg[11]_i_11_n_7\,
      I3 => \outStream_V_data_V_1_payload_A[7]_i_5_n_0\,
      O => \outStream_V_data_V_1_payload_A[7]_i_9_n_0\
    );
\outStream_V_data_V_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_A,
      D => tmp_data_V_fu_1370_p2(0),
      Q => outStream_V_data_V_1_payload_A(0),
      R => '0'
    );
\outStream_V_data_V_1_payload_A_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_A,
      D => tmp_data_V_fu_1370_p2(10),
      Q => outStream_V_data_V_1_payload_A(10),
      R => '0'
    );
\outStream_V_data_V_1_payload_A_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_A,
      D => tmp_data_V_fu_1370_p2(11),
      Q => outStream_V_data_V_1_payload_A(11),
      R => '0'
    );
\outStream_V_data_V_1_payload_A_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \outStream_V_data_V_1_payload_A_reg[7]_i_1_n_0\,
      CO(3) => \outStream_V_data_V_1_payload_A_reg[11]_i_1_n_0\,
      CO(2) => \outStream_V_data_V_1_payload_A_reg[11]_i_1_n_1\,
      CO(1) => \outStream_V_data_V_1_payload_A_reg[11]_i_1_n_2\,
      CO(0) => \outStream_V_data_V_1_payload_A_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \outStream_V_data_V_1_payload_A[11]_i_2_n_0\,
      DI(2) => \outStream_V_data_V_1_payload_A[11]_i_3_n_0\,
      DI(1) => \outStream_V_data_V_1_payload_A[11]_i_4_n_0\,
      DI(0) => \outStream_V_data_V_1_payload_A[11]_i_5_n_0\,
      O(3 downto 0) => tmp_data_V_fu_1370_p2(11 downto 8),
      S(3) => \outStream_V_data_V_1_payload_A[11]_i_6_n_0\,
      S(2) => \outStream_V_data_V_1_payload_A[11]_i_7_n_0\,
      S(1) => \outStream_V_data_V_1_payload_A[11]_i_8_n_0\,
      S(0) => \outStream_V_data_V_1_payload_A[11]_i_9_n_0\
    );
\outStream_V_data_V_1_payload_A_reg[11]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \outStream_V_data_V_1_payload_A_reg[7]_i_10_n_0\,
      CO(3) => \outStream_V_data_V_1_payload_A_reg[11]_i_10_n_0\,
      CO(2) => \outStream_V_data_V_1_payload_A_reg[11]_i_10_n_1\,
      CO(1) => \outStream_V_data_V_1_payload_A_reg[11]_i_10_n_2\,
      CO(0) => \outStream_V_data_V_1_payload_A_reg[11]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \outStream_V_data_V_1_payload_A[11]_i_12_n_0\,
      DI(2) => \outStream_V_data_V_1_payload_A[11]_i_13_n_0\,
      DI(1) => \outStream_V_data_V_1_payload_A[11]_i_14_n_0\,
      DI(0) => \outStream_V_data_V_1_payload_A[11]_i_15_n_0\,
      O(3) => \outStream_V_data_V_1_payload_A_reg[11]_i_10_n_4\,
      O(2) => \outStream_V_data_V_1_payload_A_reg[11]_i_10_n_5\,
      O(1) => \outStream_V_data_V_1_payload_A_reg[11]_i_10_n_6\,
      O(0) => \outStream_V_data_V_1_payload_A_reg[11]_i_10_n_7\,
      S(3) => \outStream_V_data_V_1_payload_A[11]_i_16_n_0\,
      S(2) => \outStream_V_data_V_1_payload_A[11]_i_17_n_0\,
      S(1) => \outStream_V_data_V_1_payload_A[11]_i_18_n_0\,
      S(0) => \outStream_V_data_V_1_payload_A[11]_i_19_n_0\
    );
\outStream_V_data_V_1_payload_A_reg[11]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \outStream_V_data_V_1_payload_A_reg[7]_i_11_n_0\,
      CO(3) => \outStream_V_data_V_1_payload_A_reg[11]_i_11_n_0\,
      CO(2) => \outStream_V_data_V_1_payload_A_reg[11]_i_11_n_1\,
      CO(1) => \outStream_V_data_V_1_payload_A_reg[11]_i_11_n_2\,
      CO(0) => \outStream_V_data_V_1_payload_A_reg[11]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \outStream_V_data_V_1_payload_A[11]_i_20_n_0\,
      DI(2) => \outStream_V_data_V_1_payload_A[11]_i_21_n_0\,
      DI(1) => \outStream_V_data_V_1_payload_A[11]_i_22_n_0\,
      DI(0) => \outStream_V_data_V_1_payload_A[11]_i_23_n_0\,
      O(3) => \outStream_V_data_V_1_payload_A_reg[11]_i_11_n_4\,
      O(2) => \outStream_V_data_V_1_payload_A_reg[11]_i_11_n_5\,
      O(1) => \outStream_V_data_V_1_payload_A_reg[11]_i_11_n_6\,
      O(0) => \outStream_V_data_V_1_payload_A_reg[11]_i_11_n_7\,
      S(3) => \outStream_V_data_V_1_payload_A[11]_i_24_n_0\,
      S(2) => \outStream_V_data_V_1_payload_A[11]_i_25_n_0\,
      S(1) => \outStream_V_data_V_1_payload_A[11]_i_26_n_0\,
      S(0) => \outStream_V_data_V_1_payload_A[11]_i_27_n_0\
    );
\outStream_V_data_V_1_payload_A_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_A,
      D => tmp_data_V_fu_1370_p2(12),
      Q => outStream_V_data_V_1_payload_A(12),
      R => '0'
    );
\outStream_V_data_V_1_payload_A_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_A,
      D => tmp_data_V_fu_1370_p2(13),
      Q => outStream_V_data_V_1_payload_A(13),
      R => '0'
    );
\outStream_V_data_V_1_payload_A_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_A,
      D => tmp_data_V_fu_1370_p2(14),
      Q => outStream_V_data_V_1_payload_A(14),
      R => '0'
    );
\outStream_V_data_V_1_payload_A_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_A,
      D => tmp_data_V_fu_1370_p2(15),
      Q => outStream_V_data_V_1_payload_A(15),
      R => '0'
    );
\outStream_V_data_V_1_payload_A_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \outStream_V_data_V_1_payload_A_reg[11]_i_1_n_0\,
      CO(3) => \outStream_V_data_V_1_payload_A_reg[15]_i_1_n_0\,
      CO(2) => \outStream_V_data_V_1_payload_A_reg[15]_i_1_n_1\,
      CO(1) => \outStream_V_data_V_1_payload_A_reg[15]_i_1_n_2\,
      CO(0) => \outStream_V_data_V_1_payload_A_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \outStream_V_data_V_1_payload_A[15]_i_2_n_0\,
      DI(2) => \outStream_V_data_V_1_payload_A[15]_i_3_n_0\,
      DI(1) => \outStream_V_data_V_1_payload_A[15]_i_4_n_0\,
      DI(0) => \outStream_V_data_V_1_payload_A[15]_i_5_n_0\,
      O(3 downto 0) => tmp_data_V_fu_1370_p2(15 downto 12),
      S(3) => \outStream_V_data_V_1_payload_A[15]_i_6_n_0\,
      S(2) => \outStream_V_data_V_1_payload_A[15]_i_7_n_0\,
      S(1) => \outStream_V_data_V_1_payload_A[15]_i_8_n_0\,
      S(0) => \outStream_V_data_V_1_payload_A[15]_i_9_n_0\
    );
\outStream_V_data_V_1_payload_A_reg[15]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \outStream_V_data_V_1_payload_A_reg[11]_i_10_n_0\,
      CO(3) => \outStream_V_data_V_1_payload_A_reg[15]_i_10_n_0\,
      CO(2) => \outStream_V_data_V_1_payload_A_reg[15]_i_10_n_1\,
      CO(1) => \outStream_V_data_V_1_payload_A_reg[15]_i_10_n_2\,
      CO(0) => \outStream_V_data_V_1_payload_A_reg[15]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \outStream_V_data_V_1_payload_A[15]_i_12_n_0\,
      DI(2) => \outStream_V_data_V_1_payload_A[15]_i_13_n_0\,
      DI(1) => \outStream_V_data_V_1_payload_A[15]_i_14_n_0\,
      DI(0) => \outStream_V_data_V_1_payload_A[15]_i_15_n_0\,
      O(3) => \outStream_V_data_V_1_payload_A_reg[15]_i_10_n_4\,
      O(2) => \outStream_V_data_V_1_payload_A_reg[15]_i_10_n_5\,
      O(1) => \outStream_V_data_V_1_payload_A_reg[15]_i_10_n_6\,
      O(0) => \outStream_V_data_V_1_payload_A_reg[15]_i_10_n_7\,
      S(3) => \outStream_V_data_V_1_payload_A[15]_i_16_n_0\,
      S(2) => \outStream_V_data_V_1_payload_A[15]_i_17_n_0\,
      S(1) => \outStream_V_data_V_1_payload_A[15]_i_18_n_0\,
      S(0) => \outStream_V_data_V_1_payload_A[15]_i_19_n_0\
    );
\outStream_V_data_V_1_payload_A_reg[15]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \outStream_V_data_V_1_payload_A_reg[11]_i_11_n_0\,
      CO(3) => \outStream_V_data_V_1_payload_A_reg[15]_i_11_n_0\,
      CO(2) => \outStream_V_data_V_1_payload_A_reg[15]_i_11_n_1\,
      CO(1) => \outStream_V_data_V_1_payload_A_reg[15]_i_11_n_2\,
      CO(0) => \outStream_V_data_V_1_payload_A_reg[15]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \outStream_V_data_V_1_payload_A[15]_i_20_n_0\,
      DI(2) => \outStream_V_data_V_1_payload_A[15]_i_21_n_0\,
      DI(1) => \outStream_V_data_V_1_payload_A[15]_i_22_n_0\,
      DI(0) => \outStream_V_data_V_1_payload_A[15]_i_23_n_0\,
      O(3) => \outStream_V_data_V_1_payload_A_reg[15]_i_11_n_4\,
      O(2) => \outStream_V_data_V_1_payload_A_reg[15]_i_11_n_5\,
      O(1) => \outStream_V_data_V_1_payload_A_reg[15]_i_11_n_6\,
      O(0) => \outStream_V_data_V_1_payload_A_reg[15]_i_11_n_7\,
      S(3) => \outStream_V_data_V_1_payload_A[15]_i_24_n_0\,
      S(2) => \outStream_V_data_V_1_payload_A[15]_i_25_n_0\,
      S(1) => \outStream_V_data_V_1_payload_A[15]_i_26_n_0\,
      S(0) => \outStream_V_data_V_1_payload_A[15]_i_27_n_0\
    );
\outStream_V_data_V_1_payload_A_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_A,
      D => tmp_data_V_fu_1370_p2(16),
      Q => outStream_V_data_V_1_payload_A(16),
      R => '0'
    );
\outStream_V_data_V_1_payload_A_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_A,
      D => tmp_data_V_fu_1370_p2(17),
      Q => outStream_V_data_V_1_payload_A(17),
      R => '0'
    );
\outStream_V_data_V_1_payload_A_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_A,
      D => tmp_data_V_fu_1370_p2(18),
      Q => outStream_V_data_V_1_payload_A(18),
      R => '0'
    );
\outStream_V_data_V_1_payload_A_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_A,
      D => tmp_data_V_fu_1370_p2(19),
      Q => outStream_V_data_V_1_payload_A(19),
      R => '0'
    );
\outStream_V_data_V_1_payload_A_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \outStream_V_data_V_1_payload_A_reg[15]_i_1_n_0\,
      CO(3) => \outStream_V_data_V_1_payload_A_reg[19]_i_1_n_0\,
      CO(2) => \outStream_V_data_V_1_payload_A_reg[19]_i_1_n_1\,
      CO(1) => \outStream_V_data_V_1_payload_A_reg[19]_i_1_n_2\,
      CO(0) => \outStream_V_data_V_1_payload_A_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \outStream_V_data_V_1_payload_A[19]_i_2_n_0\,
      DI(2) => \outStream_V_data_V_1_payload_A[19]_i_3_n_0\,
      DI(1) => \outStream_V_data_V_1_payload_A[19]_i_4_n_0\,
      DI(0) => \outStream_V_data_V_1_payload_A[19]_i_5_n_0\,
      O(3 downto 0) => tmp_data_V_fu_1370_p2(19 downto 16),
      S(3) => \outStream_V_data_V_1_payload_A[19]_i_6_n_0\,
      S(2) => \outStream_V_data_V_1_payload_A[19]_i_7_n_0\,
      S(1) => \outStream_V_data_V_1_payload_A[19]_i_8_n_0\,
      S(0) => \outStream_V_data_V_1_payload_A[19]_i_9_n_0\
    );
\outStream_V_data_V_1_payload_A_reg[19]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \outStream_V_data_V_1_payload_A_reg[15]_i_10_n_0\,
      CO(3) => \outStream_V_data_V_1_payload_A_reg[19]_i_10_n_0\,
      CO(2) => \outStream_V_data_V_1_payload_A_reg[19]_i_10_n_1\,
      CO(1) => \outStream_V_data_V_1_payload_A_reg[19]_i_10_n_2\,
      CO(0) => \outStream_V_data_V_1_payload_A_reg[19]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \outStream_V_data_V_1_payload_A[19]_i_12_n_0\,
      DI(2) => \outStream_V_data_V_1_payload_A[19]_i_13_n_0\,
      DI(1) => \outStream_V_data_V_1_payload_A[19]_i_14_n_0\,
      DI(0) => \outStream_V_data_V_1_payload_A[19]_i_15_n_0\,
      O(3) => \outStream_V_data_V_1_payload_A_reg[19]_i_10_n_4\,
      O(2) => \outStream_V_data_V_1_payload_A_reg[19]_i_10_n_5\,
      O(1) => \outStream_V_data_V_1_payload_A_reg[19]_i_10_n_6\,
      O(0) => \outStream_V_data_V_1_payload_A_reg[19]_i_10_n_7\,
      S(3) => \outStream_V_data_V_1_payload_A[19]_i_16_n_0\,
      S(2) => \outStream_V_data_V_1_payload_A[19]_i_17_n_0\,
      S(1) => \outStream_V_data_V_1_payload_A[19]_i_18_n_0\,
      S(0) => \outStream_V_data_V_1_payload_A[19]_i_19_n_0\
    );
\outStream_V_data_V_1_payload_A_reg[19]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \outStream_V_data_V_1_payload_A_reg[15]_i_11_n_0\,
      CO(3) => \outStream_V_data_V_1_payload_A_reg[19]_i_11_n_0\,
      CO(2) => \outStream_V_data_V_1_payload_A_reg[19]_i_11_n_1\,
      CO(1) => \outStream_V_data_V_1_payload_A_reg[19]_i_11_n_2\,
      CO(0) => \outStream_V_data_V_1_payload_A_reg[19]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \outStream_V_data_V_1_payload_A[19]_i_20_n_0\,
      DI(2) => \outStream_V_data_V_1_payload_A[19]_i_21_n_0\,
      DI(1) => \outStream_V_data_V_1_payload_A[19]_i_22_n_0\,
      DI(0) => \outStream_V_data_V_1_payload_A[19]_i_23_n_0\,
      O(3) => \outStream_V_data_V_1_payload_A_reg[19]_i_11_n_4\,
      O(2) => \outStream_V_data_V_1_payload_A_reg[19]_i_11_n_5\,
      O(1) => \outStream_V_data_V_1_payload_A_reg[19]_i_11_n_6\,
      O(0) => \outStream_V_data_V_1_payload_A_reg[19]_i_11_n_7\,
      S(3) => \outStream_V_data_V_1_payload_A[19]_i_24_n_0\,
      S(2) => \outStream_V_data_V_1_payload_A[19]_i_25_n_0\,
      S(1) => \outStream_V_data_V_1_payload_A[19]_i_26_n_0\,
      S(0) => \outStream_V_data_V_1_payload_A[19]_i_27_n_0\
    );
\outStream_V_data_V_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_A,
      D => tmp_data_V_fu_1370_p2(1),
      Q => outStream_V_data_V_1_payload_A(1),
      R => '0'
    );
\outStream_V_data_V_1_payload_A_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_A,
      D => tmp_data_V_fu_1370_p2(20),
      Q => outStream_V_data_V_1_payload_A(20),
      R => '0'
    );
\outStream_V_data_V_1_payload_A_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_A,
      D => tmp_data_V_fu_1370_p2(21),
      Q => outStream_V_data_V_1_payload_A(21),
      R => '0'
    );
\outStream_V_data_V_1_payload_A_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_A,
      D => tmp_data_V_fu_1370_p2(22),
      Q => outStream_V_data_V_1_payload_A(22),
      R => '0'
    );
\outStream_V_data_V_1_payload_A_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_A,
      D => tmp_data_V_fu_1370_p2(23),
      Q => outStream_V_data_V_1_payload_A(23),
      R => '0'
    );
\outStream_V_data_V_1_payload_A_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \outStream_V_data_V_1_payload_A_reg[19]_i_1_n_0\,
      CO(3) => \outStream_V_data_V_1_payload_A_reg[23]_i_1_n_0\,
      CO(2) => \outStream_V_data_V_1_payload_A_reg[23]_i_1_n_1\,
      CO(1) => \outStream_V_data_V_1_payload_A_reg[23]_i_1_n_2\,
      CO(0) => \outStream_V_data_V_1_payload_A_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \outStream_V_data_V_1_payload_A[23]_i_2_n_0\,
      DI(2) => \outStream_V_data_V_1_payload_A[23]_i_3_n_0\,
      DI(1) => \outStream_V_data_V_1_payload_A[23]_i_4_n_0\,
      DI(0) => \outStream_V_data_V_1_payload_A[23]_i_5_n_0\,
      O(3 downto 0) => tmp_data_V_fu_1370_p2(23 downto 20),
      S(3) => \outStream_V_data_V_1_payload_A[23]_i_6_n_0\,
      S(2) => \outStream_V_data_V_1_payload_A[23]_i_7_n_0\,
      S(1) => \outStream_V_data_V_1_payload_A[23]_i_8_n_0\,
      S(0) => \outStream_V_data_V_1_payload_A[23]_i_9_n_0\
    );
\outStream_V_data_V_1_payload_A_reg[23]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \outStream_V_data_V_1_payload_A_reg[19]_i_10_n_0\,
      CO(3) => \outStream_V_data_V_1_payload_A_reg[23]_i_10_n_0\,
      CO(2) => \outStream_V_data_V_1_payload_A_reg[23]_i_10_n_1\,
      CO(1) => \outStream_V_data_V_1_payload_A_reg[23]_i_10_n_2\,
      CO(0) => \outStream_V_data_V_1_payload_A_reg[23]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \outStream_V_data_V_1_payload_A[23]_i_12_n_0\,
      DI(2) => \outStream_V_data_V_1_payload_A[23]_i_13_n_0\,
      DI(1) => \outStream_V_data_V_1_payload_A[23]_i_14_n_0\,
      DI(0) => \outStream_V_data_V_1_payload_A[23]_i_15_n_0\,
      O(3) => \outStream_V_data_V_1_payload_A_reg[23]_i_10_n_4\,
      O(2) => \outStream_V_data_V_1_payload_A_reg[23]_i_10_n_5\,
      O(1) => \outStream_V_data_V_1_payload_A_reg[23]_i_10_n_6\,
      O(0) => \outStream_V_data_V_1_payload_A_reg[23]_i_10_n_7\,
      S(3) => \outStream_V_data_V_1_payload_A[23]_i_16_n_0\,
      S(2) => \outStream_V_data_V_1_payload_A[23]_i_17_n_0\,
      S(1) => \outStream_V_data_V_1_payload_A[23]_i_18_n_0\,
      S(0) => \outStream_V_data_V_1_payload_A[23]_i_19_n_0\
    );
\outStream_V_data_V_1_payload_A_reg[23]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \outStream_V_data_V_1_payload_A_reg[19]_i_11_n_0\,
      CO(3) => \outStream_V_data_V_1_payload_A_reg[23]_i_11_n_0\,
      CO(2) => \outStream_V_data_V_1_payload_A_reg[23]_i_11_n_1\,
      CO(1) => \outStream_V_data_V_1_payload_A_reg[23]_i_11_n_2\,
      CO(0) => \outStream_V_data_V_1_payload_A_reg[23]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \outStream_V_data_V_1_payload_A[23]_i_20_n_0\,
      DI(2) => \outStream_V_data_V_1_payload_A[23]_i_21_n_0\,
      DI(1) => \outStream_V_data_V_1_payload_A[23]_i_22_n_0\,
      DI(0) => \outStream_V_data_V_1_payload_A[23]_i_23_n_0\,
      O(3) => \outStream_V_data_V_1_payload_A_reg[23]_i_11_n_4\,
      O(2) => \outStream_V_data_V_1_payload_A_reg[23]_i_11_n_5\,
      O(1) => \outStream_V_data_V_1_payload_A_reg[23]_i_11_n_6\,
      O(0) => \outStream_V_data_V_1_payload_A_reg[23]_i_11_n_7\,
      S(3) => \outStream_V_data_V_1_payload_A[23]_i_24_n_0\,
      S(2) => \outStream_V_data_V_1_payload_A[23]_i_25_n_0\,
      S(1) => \outStream_V_data_V_1_payload_A[23]_i_26_n_0\,
      S(0) => \outStream_V_data_V_1_payload_A[23]_i_27_n_0\
    );
\outStream_V_data_V_1_payload_A_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_A,
      D => tmp_data_V_fu_1370_p2(24),
      Q => outStream_V_data_V_1_payload_A(24),
      R => '0'
    );
\outStream_V_data_V_1_payload_A_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_A,
      D => tmp_data_V_fu_1370_p2(25),
      Q => outStream_V_data_V_1_payload_A(25),
      R => '0'
    );
\outStream_V_data_V_1_payload_A_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_A,
      D => tmp_data_V_fu_1370_p2(26),
      Q => outStream_V_data_V_1_payload_A(26),
      R => '0'
    );
\outStream_V_data_V_1_payload_A_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_A,
      D => tmp_data_V_fu_1370_p2(27),
      Q => outStream_V_data_V_1_payload_A(27),
      R => '0'
    );
\outStream_V_data_V_1_payload_A_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \outStream_V_data_V_1_payload_A_reg[23]_i_1_n_0\,
      CO(3) => \outStream_V_data_V_1_payload_A_reg[27]_i_1_n_0\,
      CO(2) => \outStream_V_data_V_1_payload_A_reg[27]_i_1_n_1\,
      CO(1) => \outStream_V_data_V_1_payload_A_reg[27]_i_1_n_2\,
      CO(0) => \outStream_V_data_V_1_payload_A_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \outStream_V_data_V_1_payload_A[27]_i_2_n_0\,
      DI(2) => \outStream_V_data_V_1_payload_A[27]_i_3_n_0\,
      DI(1) => \outStream_V_data_V_1_payload_A[27]_i_4_n_0\,
      DI(0) => \outStream_V_data_V_1_payload_A[27]_i_5_n_0\,
      O(3 downto 0) => tmp_data_V_fu_1370_p2(27 downto 24),
      S(3) => \outStream_V_data_V_1_payload_A[27]_i_6_n_0\,
      S(2) => \outStream_V_data_V_1_payload_A[27]_i_7_n_0\,
      S(1) => \outStream_V_data_V_1_payload_A[27]_i_8_n_0\,
      S(0) => \outStream_V_data_V_1_payload_A[27]_i_9_n_0\
    );
\outStream_V_data_V_1_payload_A_reg[27]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \outStream_V_data_V_1_payload_A_reg[23]_i_10_n_0\,
      CO(3) => \outStream_V_data_V_1_payload_A_reg[27]_i_10_n_0\,
      CO(2) => \outStream_V_data_V_1_payload_A_reg[27]_i_10_n_1\,
      CO(1) => \outStream_V_data_V_1_payload_A_reg[27]_i_10_n_2\,
      CO(0) => \outStream_V_data_V_1_payload_A_reg[27]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \outStream_V_data_V_1_payload_A[27]_i_12_n_0\,
      DI(2) => \outStream_V_data_V_1_payload_A[27]_i_13_n_0\,
      DI(1) => \outStream_V_data_V_1_payload_A[27]_i_14_n_0\,
      DI(0) => \outStream_V_data_V_1_payload_A[27]_i_15_n_0\,
      O(3) => \outStream_V_data_V_1_payload_A_reg[27]_i_10_n_4\,
      O(2) => \outStream_V_data_V_1_payload_A_reg[27]_i_10_n_5\,
      O(1) => \outStream_V_data_V_1_payload_A_reg[27]_i_10_n_6\,
      O(0) => \outStream_V_data_V_1_payload_A_reg[27]_i_10_n_7\,
      S(3) => \outStream_V_data_V_1_payload_A[27]_i_16_n_0\,
      S(2) => \outStream_V_data_V_1_payload_A[27]_i_17_n_0\,
      S(1) => \outStream_V_data_V_1_payload_A[27]_i_18_n_0\,
      S(0) => \outStream_V_data_V_1_payload_A[27]_i_19_n_0\
    );
\outStream_V_data_V_1_payload_A_reg[27]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \outStream_V_data_V_1_payload_A_reg[23]_i_11_n_0\,
      CO(3) => \outStream_V_data_V_1_payload_A_reg[27]_i_11_n_0\,
      CO(2) => \outStream_V_data_V_1_payload_A_reg[27]_i_11_n_1\,
      CO(1) => \outStream_V_data_V_1_payload_A_reg[27]_i_11_n_2\,
      CO(0) => \outStream_V_data_V_1_payload_A_reg[27]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \outStream_V_data_V_1_payload_A[27]_i_20_n_0\,
      DI(2) => \outStream_V_data_V_1_payload_A[27]_i_21_n_0\,
      DI(1) => \outStream_V_data_V_1_payload_A[27]_i_22_n_0\,
      DI(0) => \outStream_V_data_V_1_payload_A[27]_i_23_n_0\,
      O(3) => \outStream_V_data_V_1_payload_A_reg[27]_i_11_n_4\,
      O(2) => \outStream_V_data_V_1_payload_A_reg[27]_i_11_n_5\,
      O(1) => \outStream_V_data_V_1_payload_A_reg[27]_i_11_n_6\,
      O(0) => \outStream_V_data_V_1_payload_A_reg[27]_i_11_n_7\,
      S(3) => \outStream_V_data_V_1_payload_A[27]_i_24_n_0\,
      S(2) => \outStream_V_data_V_1_payload_A[27]_i_25_n_0\,
      S(1) => \outStream_V_data_V_1_payload_A[27]_i_26_n_0\,
      S(0) => \outStream_V_data_V_1_payload_A[27]_i_27_n_0\
    );
\outStream_V_data_V_1_payload_A_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_A,
      D => tmp_data_V_fu_1370_p2(28),
      Q => outStream_V_data_V_1_payload_A(28),
      R => '0'
    );
\outStream_V_data_V_1_payload_A_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_A,
      D => tmp_data_V_fu_1370_p2(29),
      Q => outStream_V_data_V_1_payload_A(29),
      R => '0'
    );
\outStream_V_data_V_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_A,
      D => tmp_data_V_fu_1370_p2(2),
      Q => outStream_V_data_V_1_payload_A(2),
      R => '0'
    );
\outStream_V_data_V_1_payload_A_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_A,
      D => tmp_data_V_fu_1370_p2(30),
      Q => outStream_V_data_V_1_payload_A(30),
      R => '0'
    );
\outStream_V_data_V_1_payload_A_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_A,
      D => tmp_data_V_fu_1370_p2(31),
      Q => outStream_V_data_V_1_payload_A(31),
      R => '0'
    );
\outStream_V_data_V_1_payload_A_reg[31]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \outStream_V_data_V_1_payload_A_reg[31]_i_12_n_0\,
      CO(3) => \NLW_outStream_V_data_V_1_payload_A_reg[31]_i_10_CO_UNCONNECTED\(3),
      CO(2) => \outStream_V_data_V_1_payload_A_reg[31]_i_10_n_1\,
      CO(1) => \outStream_V_data_V_1_payload_A_reg[31]_i_10_n_2\,
      CO(0) => \outStream_V_data_V_1_payload_A_reg[31]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \outStream_V_data_V_1_payload_A[31]_i_14_n_0\,
      DI(1) => \outStream_V_data_V_1_payload_A[31]_i_15_n_0\,
      DI(0) => \outStream_V_data_V_1_payload_A[31]_i_16_n_0\,
      O(3) => \outStream_V_data_V_1_payload_A_reg[31]_i_10_n_4\,
      O(2) => \outStream_V_data_V_1_payload_A_reg[31]_i_10_n_5\,
      O(1) => \outStream_V_data_V_1_payload_A_reg[31]_i_10_n_6\,
      O(0) => \outStream_V_data_V_1_payload_A_reg[31]_i_10_n_7\,
      S(3) => \outStream_V_data_V_1_payload_A[31]_i_17_n_0\,
      S(2) => \outStream_V_data_V_1_payload_A[31]_i_18_n_0\,
      S(1) => \outStream_V_data_V_1_payload_A[31]_i_19_n_0\,
      S(0) => \outStream_V_data_V_1_payload_A[31]_i_20_n_0\
    );
\outStream_V_data_V_1_payload_A_reg[31]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \outStream_V_data_V_1_payload_A_reg[31]_i_13_n_0\,
      CO(3) => \NLW_outStream_V_data_V_1_payload_A_reg[31]_i_11_CO_UNCONNECTED\(3),
      CO(2) => \outStream_V_data_V_1_payload_A_reg[31]_i_11_n_1\,
      CO(1) => \outStream_V_data_V_1_payload_A_reg[31]_i_11_n_2\,
      CO(0) => \outStream_V_data_V_1_payload_A_reg[31]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \outStream_V_data_V_1_payload_A[31]_i_21_n_0\,
      DI(1) => \outStream_V_data_V_1_payload_A[31]_i_22_n_0\,
      DI(0) => \outStream_V_data_V_1_payload_A[31]_i_23_n_0\,
      O(3) => \outStream_V_data_V_1_payload_A_reg[31]_i_11_n_4\,
      O(2) => \outStream_V_data_V_1_payload_A_reg[31]_i_11_n_5\,
      O(1) => \outStream_V_data_V_1_payload_A_reg[31]_i_11_n_6\,
      O(0) => \outStream_V_data_V_1_payload_A_reg[31]_i_11_n_7\,
      S(3) => \outStream_V_data_V_1_payload_A[31]_i_24_n_0\,
      S(2) => \outStream_V_data_V_1_payload_A[31]_i_25_n_0\,
      S(1) => \outStream_V_data_V_1_payload_A[31]_i_26_n_0\,
      S(0) => \outStream_V_data_V_1_payload_A[31]_i_27_n_0\
    );
\outStream_V_data_V_1_payload_A_reg[31]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \outStream_V_data_V_1_payload_A_reg[27]_i_10_n_0\,
      CO(3) => \outStream_V_data_V_1_payload_A_reg[31]_i_12_n_0\,
      CO(2) => \outStream_V_data_V_1_payload_A_reg[31]_i_12_n_1\,
      CO(1) => \outStream_V_data_V_1_payload_A_reg[31]_i_12_n_2\,
      CO(0) => \outStream_V_data_V_1_payload_A_reg[31]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \outStream_V_data_V_1_payload_A[31]_i_28_n_0\,
      DI(2) => \outStream_V_data_V_1_payload_A[31]_i_29_n_0\,
      DI(1) => \outStream_V_data_V_1_payload_A[31]_i_30_n_0\,
      DI(0) => \outStream_V_data_V_1_payload_A[31]_i_31_n_0\,
      O(3) => \outStream_V_data_V_1_payload_A_reg[31]_i_12_n_4\,
      O(2) => \outStream_V_data_V_1_payload_A_reg[31]_i_12_n_5\,
      O(1) => \outStream_V_data_V_1_payload_A_reg[31]_i_12_n_6\,
      O(0) => \outStream_V_data_V_1_payload_A_reg[31]_i_12_n_7\,
      S(3) => \outStream_V_data_V_1_payload_A[31]_i_32_n_0\,
      S(2) => \outStream_V_data_V_1_payload_A[31]_i_33_n_0\,
      S(1) => \outStream_V_data_V_1_payload_A[31]_i_34_n_0\,
      S(0) => \outStream_V_data_V_1_payload_A[31]_i_35_n_0\
    );
\outStream_V_data_V_1_payload_A_reg[31]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \outStream_V_data_V_1_payload_A_reg[27]_i_11_n_0\,
      CO(3) => \outStream_V_data_V_1_payload_A_reg[31]_i_13_n_0\,
      CO(2) => \outStream_V_data_V_1_payload_A_reg[31]_i_13_n_1\,
      CO(1) => \outStream_V_data_V_1_payload_A_reg[31]_i_13_n_2\,
      CO(0) => \outStream_V_data_V_1_payload_A_reg[31]_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \outStream_V_data_V_1_payload_A[31]_i_36_n_0\,
      DI(2) => \outStream_V_data_V_1_payload_A[31]_i_37_n_0\,
      DI(1) => \outStream_V_data_V_1_payload_A[31]_i_38_n_0\,
      DI(0) => \outStream_V_data_V_1_payload_A[31]_i_39_n_0\,
      O(3) => \outStream_V_data_V_1_payload_A_reg[31]_i_13_n_4\,
      O(2) => \outStream_V_data_V_1_payload_A_reg[31]_i_13_n_5\,
      O(1) => \outStream_V_data_V_1_payload_A_reg[31]_i_13_n_6\,
      O(0) => \outStream_V_data_V_1_payload_A_reg[31]_i_13_n_7\,
      S(3) => \outStream_V_data_V_1_payload_A[31]_i_40_n_0\,
      S(2) => \outStream_V_data_V_1_payload_A[31]_i_41_n_0\,
      S(1) => \outStream_V_data_V_1_payload_A[31]_i_42_n_0\,
      S(0) => \outStream_V_data_V_1_payload_A[31]_i_43_n_0\
    );
\outStream_V_data_V_1_payload_A_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \outStream_V_data_V_1_payload_A_reg[27]_i_1_n_0\,
      CO(3) => \NLW_outStream_V_data_V_1_payload_A_reg[31]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \outStream_V_data_V_1_payload_A_reg[31]_i_2_n_1\,
      CO(1) => \outStream_V_data_V_1_payload_A_reg[31]_i_2_n_2\,
      CO(0) => \outStream_V_data_V_1_payload_A_reg[31]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \outStream_V_data_V_1_payload_A[31]_i_3_n_0\,
      DI(1) => \outStream_V_data_V_1_payload_A[31]_i_4_n_0\,
      DI(0) => \outStream_V_data_V_1_payload_A[31]_i_5_n_0\,
      O(3 downto 0) => tmp_data_V_fu_1370_p2(31 downto 28),
      S(3) => \outStream_V_data_V_1_payload_A[31]_i_6_n_0\,
      S(2) => \outStream_V_data_V_1_payload_A[31]_i_7_n_0\,
      S(1) => \outStream_V_data_V_1_payload_A[31]_i_8_n_0\,
      S(0) => \outStream_V_data_V_1_payload_A[31]_i_9_n_0\
    );
\outStream_V_data_V_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_A,
      D => tmp_data_V_fu_1370_p2(3),
      Q => outStream_V_data_V_1_payload_A(3),
      R => '0'
    );
\outStream_V_data_V_1_payload_A_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \outStream_V_data_V_1_payload_A_reg[3]_i_1_n_0\,
      CO(2) => \outStream_V_data_V_1_payload_A_reg[3]_i_1_n_1\,
      CO(1) => \outStream_V_data_V_1_payload_A_reg[3]_i_1_n_2\,
      CO(0) => \outStream_V_data_V_1_payload_A_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \outStream_V_data_V_1_payload_A[3]_i_2_n_0\,
      DI(2) => \outStream_V_data_V_1_payload_A[3]_i_3_n_0\,
      DI(1) => \outStream_V_data_V_1_payload_A[3]_i_4_n_0\,
      DI(0) => '0',
      O(3 downto 0) => tmp_data_V_fu_1370_p2(3 downto 0),
      S(3) => \outStream_V_data_V_1_payload_A[3]_i_5_n_0\,
      S(2) => \outStream_V_data_V_1_payload_A[3]_i_6_n_0\,
      S(1) => \outStream_V_data_V_1_payload_A[3]_i_7_n_0\,
      S(0) => \outStream_V_data_V_1_payload_A[3]_i_8_n_0\
    );
\outStream_V_data_V_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_A,
      D => tmp_data_V_fu_1370_p2(4),
      Q => outStream_V_data_V_1_payload_A(4),
      R => '0'
    );
\outStream_V_data_V_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_A,
      D => tmp_data_V_fu_1370_p2(5),
      Q => outStream_V_data_V_1_payload_A(5),
      R => '0'
    );
\outStream_V_data_V_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_A,
      D => tmp_data_V_fu_1370_p2(6),
      Q => outStream_V_data_V_1_payload_A(6),
      R => '0'
    );
\outStream_V_data_V_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_A,
      D => tmp_data_V_fu_1370_p2(7),
      Q => outStream_V_data_V_1_payload_A(7),
      R => '0'
    );
\outStream_V_data_V_1_payload_A_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \outStream_V_data_V_1_payload_A_reg[3]_i_1_n_0\,
      CO(3) => \outStream_V_data_V_1_payload_A_reg[7]_i_1_n_0\,
      CO(2) => \outStream_V_data_V_1_payload_A_reg[7]_i_1_n_1\,
      CO(1) => \outStream_V_data_V_1_payload_A_reg[7]_i_1_n_2\,
      CO(0) => \outStream_V_data_V_1_payload_A_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \outStream_V_data_V_1_payload_A[7]_i_2_n_0\,
      DI(2) => \outStream_V_data_V_1_payload_A[7]_i_3_n_0\,
      DI(1) => \outStream_V_data_V_1_payload_A[7]_i_4_n_0\,
      DI(0) => \outStream_V_data_V_1_payload_A[7]_i_5_n_0\,
      O(3 downto 0) => tmp_data_V_fu_1370_p2(7 downto 4),
      S(3) => \outStream_V_data_V_1_payload_A[7]_i_6_n_0\,
      S(2) => \outStream_V_data_V_1_payload_A[7]_i_7_n_0\,
      S(1) => \outStream_V_data_V_1_payload_A[7]_i_8_n_0\,
      S(0) => \outStream_V_data_V_1_payload_A[7]_i_9_n_0\
    );
\outStream_V_data_V_1_payload_A_reg[7]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \outStream_V_data_V_1_payload_A_reg[7]_i_10_n_0\,
      CO(2) => \outStream_V_data_V_1_payload_A_reg[7]_i_10_n_1\,
      CO(1) => \outStream_V_data_V_1_payload_A_reg[7]_i_10_n_2\,
      CO(0) => \outStream_V_data_V_1_payload_A_reg[7]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \outStream_V_data_V_1_payload_A[7]_i_12_n_0\,
      DI(2) => \outStream_V_data_V_1_payload_A[7]_i_13_n_0\,
      DI(1) => \outStream_V_data_V_1_payload_A[7]_i_14_n_0\,
      DI(0) => '0',
      O(3) => \outStream_V_data_V_1_payload_A_reg[7]_i_10_n_4\,
      O(2) => \outStream_V_data_V_1_payload_A_reg[7]_i_10_n_5\,
      O(1) => \outStream_V_data_V_1_payload_A_reg[7]_i_10_n_6\,
      O(0) => \outStream_V_data_V_1_payload_A_reg[7]_i_10_n_7\,
      S(3) => \outStream_V_data_V_1_payload_A[7]_i_15_n_0\,
      S(2) => \outStream_V_data_V_1_payload_A[7]_i_16_n_0\,
      S(1) => \outStream_V_data_V_1_payload_A[7]_i_17_n_0\,
      S(0) => \outStream_V_data_V_1_payload_A[7]_i_18_n_0\
    );
\outStream_V_data_V_1_payload_A_reg[7]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \outStream_V_data_V_1_payload_A_reg[7]_i_11_n_0\,
      CO(2) => \outStream_V_data_V_1_payload_A_reg[7]_i_11_n_1\,
      CO(1) => \outStream_V_data_V_1_payload_A_reg[7]_i_11_n_2\,
      CO(0) => \outStream_V_data_V_1_payload_A_reg[7]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \outStream_V_data_V_1_payload_A[7]_i_19_n_0\,
      DI(2) => \outStream_V_data_V_1_payload_A[7]_i_20_n_0\,
      DI(1) => \outStream_V_data_V_1_payload_A[7]_i_21_n_0\,
      DI(0) => '0',
      O(3) => \outStream_V_data_V_1_payload_A_reg[7]_i_11_n_4\,
      O(2) => \outStream_V_data_V_1_payload_A_reg[7]_i_11_n_5\,
      O(1) => \outStream_V_data_V_1_payload_A_reg[7]_i_11_n_6\,
      O(0) => \outStream_V_data_V_1_payload_A_reg[7]_i_11_n_7\,
      S(3) => \outStream_V_data_V_1_payload_A[7]_i_22_n_0\,
      S(2) => \outStream_V_data_V_1_payload_A[7]_i_23_n_0\,
      S(1) => \outStream_V_data_V_1_payload_A[7]_i_24_n_0\,
      S(0) => \outStream_V_data_V_1_payload_A[7]_i_25_n_0\
    );
\outStream_V_data_V_1_payload_A_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_A,
      D => tmp_data_V_fu_1370_p2(8),
      Q => outStream_V_data_V_1_payload_A(8),
      R => '0'
    );
\outStream_V_data_V_1_payload_A_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_A,
      D => tmp_data_V_fu_1370_p2(9),
      Q => outStream_V_data_V_1_payload_A(9),
      R => '0'
    );
\outStream_V_data_V_1_payload_B[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => outStream_V_data_V_1_sel_wr,
      I1 => outStream_V_data_V_1_ack_in,
      I2 => \outStream_V_data_V_1_state_reg_n_0_[0]\,
      O => outStream_V_data_V_1_load_B
    );
\outStream_V_data_V_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_B,
      D => tmp_data_V_fu_1370_p2(0),
      Q => outStream_V_data_V_1_payload_B(0),
      R => '0'
    );
\outStream_V_data_V_1_payload_B_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_B,
      D => tmp_data_V_fu_1370_p2(10),
      Q => outStream_V_data_V_1_payload_B(10),
      R => '0'
    );
\outStream_V_data_V_1_payload_B_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_B,
      D => tmp_data_V_fu_1370_p2(11),
      Q => outStream_V_data_V_1_payload_B(11),
      R => '0'
    );
\outStream_V_data_V_1_payload_B_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_B,
      D => tmp_data_V_fu_1370_p2(12),
      Q => outStream_V_data_V_1_payload_B(12),
      R => '0'
    );
\outStream_V_data_V_1_payload_B_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_B,
      D => tmp_data_V_fu_1370_p2(13),
      Q => outStream_V_data_V_1_payload_B(13),
      R => '0'
    );
\outStream_V_data_V_1_payload_B_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_B,
      D => tmp_data_V_fu_1370_p2(14),
      Q => outStream_V_data_V_1_payload_B(14),
      R => '0'
    );
\outStream_V_data_V_1_payload_B_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_B,
      D => tmp_data_V_fu_1370_p2(15),
      Q => outStream_V_data_V_1_payload_B(15),
      R => '0'
    );
\outStream_V_data_V_1_payload_B_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_B,
      D => tmp_data_V_fu_1370_p2(16),
      Q => outStream_V_data_V_1_payload_B(16),
      R => '0'
    );
\outStream_V_data_V_1_payload_B_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_B,
      D => tmp_data_V_fu_1370_p2(17),
      Q => outStream_V_data_V_1_payload_B(17),
      R => '0'
    );
\outStream_V_data_V_1_payload_B_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_B,
      D => tmp_data_V_fu_1370_p2(18),
      Q => outStream_V_data_V_1_payload_B(18),
      R => '0'
    );
\outStream_V_data_V_1_payload_B_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_B,
      D => tmp_data_V_fu_1370_p2(19),
      Q => outStream_V_data_V_1_payload_B(19),
      R => '0'
    );
\outStream_V_data_V_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_B,
      D => tmp_data_V_fu_1370_p2(1),
      Q => outStream_V_data_V_1_payload_B(1),
      R => '0'
    );
\outStream_V_data_V_1_payload_B_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_B,
      D => tmp_data_V_fu_1370_p2(20),
      Q => outStream_V_data_V_1_payload_B(20),
      R => '0'
    );
\outStream_V_data_V_1_payload_B_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_B,
      D => tmp_data_V_fu_1370_p2(21),
      Q => outStream_V_data_V_1_payload_B(21),
      R => '0'
    );
\outStream_V_data_V_1_payload_B_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_B,
      D => tmp_data_V_fu_1370_p2(22),
      Q => outStream_V_data_V_1_payload_B(22),
      R => '0'
    );
\outStream_V_data_V_1_payload_B_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_B,
      D => tmp_data_V_fu_1370_p2(23),
      Q => outStream_V_data_V_1_payload_B(23),
      R => '0'
    );
\outStream_V_data_V_1_payload_B_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_B,
      D => tmp_data_V_fu_1370_p2(24),
      Q => outStream_V_data_V_1_payload_B(24),
      R => '0'
    );
\outStream_V_data_V_1_payload_B_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_B,
      D => tmp_data_V_fu_1370_p2(25),
      Q => outStream_V_data_V_1_payload_B(25),
      R => '0'
    );
\outStream_V_data_V_1_payload_B_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_B,
      D => tmp_data_V_fu_1370_p2(26),
      Q => outStream_V_data_V_1_payload_B(26),
      R => '0'
    );
\outStream_V_data_V_1_payload_B_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_B,
      D => tmp_data_V_fu_1370_p2(27),
      Q => outStream_V_data_V_1_payload_B(27),
      R => '0'
    );
\outStream_V_data_V_1_payload_B_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_B,
      D => tmp_data_V_fu_1370_p2(28),
      Q => outStream_V_data_V_1_payload_B(28),
      R => '0'
    );
\outStream_V_data_V_1_payload_B_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_B,
      D => tmp_data_V_fu_1370_p2(29),
      Q => outStream_V_data_V_1_payload_B(29),
      R => '0'
    );
\outStream_V_data_V_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_B,
      D => tmp_data_V_fu_1370_p2(2),
      Q => outStream_V_data_V_1_payload_B(2),
      R => '0'
    );
\outStream_V_data_V_1_payload_B_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_B,
      D => tmp_data_V_fu_1370_p2(30),
      Q => outStream_V_data_V_1_payload_B(30),
      R => '0'
    );
\outStream_V_data_V_1_payload_B_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_B,
      D => tmp_data_V_fu_1370_p2(31),
      Q => outStream_V_data_V_1_payload_B(31),
      R => '0'
    );
\outStream_V_data_V_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_B,
      D => tmp_data_V_fu_1370_p2(3),
      Q => outStream_V_data_V_1_payload_B(3),
      R => '0'
    );
\outStream_V_data_V_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_B,
      D => tmp_data_V_fu_1370_p2(4),
      Q => outStream_V_data_V_1_payload_B(4),
      R => '0'
    );
\outStream_V_data_V_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_B,
      D => tmp_data_V_fu_1370_p2(5),
      Q => outStream_V_data_V_1_payload_B(5),
      R => '0'
    );
\outStream_V_data_V_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_B,
      D => tmp_data_V_fu_1370_p2(6),
      Q => outStream_V_data_V_1_payload_B(6),
      R => '0'
    );
\outStream_V_data_V_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_B,
      D => tmp_data_V_fu_1370_p2(7),
      Q => outStream_V_data_V_1_payload_B(7),
      R => '0'
    );
\outStream_V_data_V_1_payload_B_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_B,
      D => tmp_data_V_fu_1370_p2(8),
      Q => outStream_V_data_V_1_payload_B(8),
      R => '0'
    );
\outStream_V_data_V_1_payload_B_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_B,
      D => tmp_data_V_fu_1370_p2(9),
      Q => outStream_V_data_V_1_payload_B(9),
      R => '0'
    );
outStream_V_data_V_1_sel_rd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \outStream_V_data_V_1_state_reg_n_0_[0]\,
      I1 => outStream_TREADY,
      I2 => outStream_V_data_V_1_sel,
      O => outStream_V_data_V_1_sel_rd_i_1_n_0
    );
outStream_V_data_V_1_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => outStream_V_data_V_1_sel_rd_i_1_n_0,
      Q => outStream_V_data_V_1_sel,
      R => ap_rst_n_inv
    );
outStream_V_data_V_1_sel_wr_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outStream_V_data_V_1_sel_wr039_out,
      I1 => outStream_V_data_V_1_sel_wr,
      O => outStream_V_data_V_1_sel_wr_i_1_n_0
    );
outStream_V_data_V_1_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => outStream_V_data_V_1_sel_wr_i_1_n_0,
      Q => outStream_V_data_V_1_sel_wr,
      R => ap_rst_n_inv
    );
\outStream_V_data_V_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8AAA8888"
    )
        port map (
      I0 => ap_rst_n,
      I1 => outStream_V_data_V_1_sel_wr039_out,
      I2 => outStream_V_data_V_1_ack_in,
      I3 => outStream_TREADY,
      I4 => \outStream_V_data_V_1_state_reg_n_0_[0]\,
      O => \outStream_V_data_V_1_state[0]_i_1_n_0\
    );
\outStream_V_data_V_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4FF"
    )
        port map (
      I0 => outStream_V_data_V_1_sel_wr039_out,
      I1 => outStream_V_data_V_1_ack_in,
      I2 => outStream_TREADY,
      I3 => \outStream_V_data_V_1_state_reg_n_0_[0]\,
      O => \outStream_V_data_V_1_state[1]_i_1_n_0\
    );
\outStream_V_data_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \outStream_V_data_V_1_state[0]_i_1_n_0\,
      Q => \outStream_V_data_V_1_state_reg_n_0_[0]\,
      R => '0'
    );
\outStream_V_data_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \outStream_V_data_V_1_state[1]_i_1_n_0\,
      Q => outStream_V_data_V_1_ack_in,
      R => ap_rst_n_inv
    );
\outStream_V_dest_V_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC4C0000"
    )
        port map (
      I0 => outStream_TREADY,
      I1 => \^outstream_tvalid\,
      I2 => outStream_V_dest_V_1_ack_in,
      I3 => outStream_V_data_V_1_sel_wr039_out,
      I4 => ap_rst_n,
      O => \outStream_V_dest_V_1_state[0]_i_1_n_0\
    );
\outStream_V_dest_V_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => outStream_TREADY,
      I1 => \^outstream_tvalid\,
      I2 => outStream_V_dest_V_1_ack_in,
      I3 => outStream_V_data_V_1_sel_wr039_out,
      O => \outStream_V_dest_V_1_state[1]_i_1_n_0\
    );
\outStream_V_dest_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \outStream_V_dest_V_1_state[0]_i_1_n_0\,
      Q => \^outstream_tvalid\,
      R => '0'
    );
\outStream_V_dest_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \outStream_V_dest_V_1_state[1]_i_1_n_0\,
      Q => outStream_V_dest_V_1_ack_in,
      R => ap_rst_n_inv
    );
\outStream_V_id_V_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC4C0000"
    )
        port map (
      I0 => outStream_TREADY,
      I1 => \outStream_V_id_V_1_state_reg_n_0_[0]\,
      I2 => outStream_V_id_V_1_ack_in,
      I3 => outStream_V_data_V_1_sel_wr039_out,
      I4 => ap_rst_n,
      O => \outStream_V_id_V_1_state[0]_i_1_n_0\
    );
\outStream_V_id_V_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => outStream_TREADY,
      I1 => \outStream_V_id_V_1_state_reg_n_0_[0]\,
      I2 => outStream_V_id_V_1_ack_in,
      I3 => outStream_V_data_V_1_sel_wr039_out,
      O => \outStream_V_id_V_1_state[1]_i_1_n_0\
    );
\outStream_V_id_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \outStream_V_id_V_1_state[0]_i_1_n_0\,
      Q => \outStream_V_id_V_1_state_reg_n_0_[0]\,
      R => '0'
    );
\outStream_V_id_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \outStream_V_id_V_1_state[1]_i_1_n_0\,
      Q => outStream_V_id_V_1_ack_in,
      R => ap_rst_n_inv
    );
\outStream_V_keep_V_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC4C0000"
    )
        port map (
      I0 => outStream_TREADY,
      I1 => \outStream_V_keep_V_1_state_reg_n_0_[0]\,
      I2 => outStream_V_keep_V_1_ack_in,
      I3 => outStream_V_data_V_1_sel_wr039_out,
      I4 => ap_rst_n,
      O => \outStream_V_keep_V_1_state[0]_i_1_n_0\
    );
\outStream_V_keep_V_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => outStream_TREADY,
      I1 => \outStream_V_keep_V_1_state_reg_n_0_[0]\,
      I2 => outStream_V_keep_V_1_ack_in,
      I3 => outStream_V_data_V_1_sel_wr039_out,
      O => \outStream_V_keep_V_1_state[1]_i_1_n_0\
    );
\outStream_V_keep_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \outStream_V_keep_V_1_state[0]_i_1_n_0\,
      Q => \outStream_V_keep_V_1_state_reg_n_0_[0]\,
      R => '0'
    );
\outStream_V_keep_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \outStream_V_keep_V_1_state[1]_i_1_n_0\,
      Q => outStream_V_keep_V_1_ack_in,
      R => ap_rst_n_inv
    );
\outStream_V_last_V_1_payload_A[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => \outStream_V_last_V_1_payload_A[0]_i_2_n_0\,
      I1 => \outStream_V_last_V_1_payload_A[0]_i_3_n_0\,
      I2 => \outStream_V_last_V_1_payload_A[0]_i_4_n_0\,
      I3 => \outStream_V_last_V_1_payload_A[0]_i_5_n_0\,
      I4 => outStream_V_last_V_1_load_A,
      I5 => outStream_V_last_V_1_payload_A,
      O => \outStream_V_last_V_1_payload_A[0]_i_1_n_0\
    );
\outStream_V_last_V_1_payload_A[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => writeCount_fu_1341_p2(27),
      I1 => writeCount_fu_1341_p2(11),
      I2 => writeCount_fu_1341_p2(24),
      I3 => writeCount_fu_1341_p2(8),
      O => \outStream_V_last_V_1_payload_A[0]_i_11_n_0\
    );
\outStream_V_last_V_1_payload_A[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => writeCount_fu_1341_p2(31),
      I1 => writeCount_fu_1341_p2(15),
      I2 => writeCount_fu_1341_p2(16),
      I3 => writeCount_fu_1341_p2(10),
      O => \outStream_V_last_V_1_payload_A[0]_i_15_n_0\
    );
\outStream_V_last_V_1_payload_A[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => writeCount_fu_1341_p2(23),
      I1 => writeCount_fu_1341_p2(7),
      I2 => writeCount_fu_1341_p2(25),
      I3 => writeCount_fu_1341_p2(13),
      O => \outStream_V_last_V_1_payload_A[0]_i_17_n_0\
    );
\outStream_V_last_V_1_payload_A[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => writeCount_fu_1341_p2(2),
      I1 => writeCount_fu_1341_p2(17),
      I2 => writeCount_fu_1341_p2(4),
      I3 => writeCount_fu_1341_p2(3),
      O => \outStream_V_last_V_1_payload_A[0]_i_18_n_0\
    );
\outStream_V_last_V_1_payload_A[0]_i_19\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_178_reg(12),
      O => \outStream_V_last_V_1_payload_A[0]_i_19_n_0\
    );
\outStream_V_last_V_1_payload_A[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => writeCount_fu_1341_p2(12),
      I1 => writeCount_fu_1341_p2(1),
      I2 => writeCount_fu_1341_p2(6),
      I3 => writeCount_fu_1341_p2(28),
      I4 => \outStream_V_last_V_1_payload_A[0]_i_11_n_0\,
      O => \outStream_V_last_V_1_payload_A[0]_i_2_n_0\
    );
\outStream_V_last_V_1_payload_A[0]_i_20\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_178_reg(11),
      O => \outStream_V_last_V_1_payload_A[0]_i_20_n_0\
    );
\outStream_V_last_V_1_payload_A[0]_i_21\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_178_reg(10),
      O => \outStream_V_last_V_1_payload_A[0]_i_21_n_0\
    );
\outStream_V_last_V_1_payload_A[0]_i_22\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_178_reg(9),
      O => \outStream_V_last_V_1_payload_A[0]_i_22_n_0\
    );
\outStream_V_last_V_1_payload_A[0]_i_23\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_178_reg(4),
      O => \outStream_V_last_V_1_payload_A[0]_i_23_n_0\
    );
\outStream_V_last_V_1_payload_A[0]_i_24\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_178_reg(3),
      O => \outStream_V_last_V_1_payload_A[0]_i_24_n_0\
    );
\outStream_V_last_V_1_payload_A[0]_i_25\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_178_reg(2),
      O => \outStream_V_last_V_1_payload_A[0]_i_25_n_0\
    );
\outStream_V_last_V_1_payload_A[0]_i_26\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_178_reg(1),
      O => \outStream_V_last_V_1_payload_A[0]_i_26_n_0\
    );
\outStream_V_last_V_1_payload_A[0]_i_27\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_178_reg(8),
      O => \outStream_V_last_V_1_payload_A[0]_i_27_n_0\
    );
\outStream_V_last_V_1_payload_A[0]_i_28\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_178_reg(7),
      O => \outStream_V_last_V_1_payload_A[0]_i_28_n_0\
    );
\outStream_V_last_V_1_payload_A[0]_i_29\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_178_reg(6),
      O => \outStream_V_last_V_1_payload_A[0]_i_29_n_0\
    );
\outStream_V_last_V_1_payload_A[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => writeCount_fu_1341_p2(14),
      I1 => writeCount_fu_1341_p2(30),
      I2 => writeCount_fu_1341_p2(22),
      I3 => writeCount_fu_1341_p2(26),
      I4 => \outStream_V_last_V_1_payload_A[0]_i_15_n_0\,
      O => \outStream_V_last_V_1_payload_A[0]_i_3_n_0\
    );
\outStream_V_last_V_1_payload_A[0]_i_30\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_178_reg(5),
      O => \outStream_V_last_V_1_payload_A[0]_i_30_n_0\
    );
\outStream_V_last_V_1_payload_A[0]_i_31\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_178_reg(28),
      O => \outStream_V_last_V_1_payload_A[0]_i_31_n_0\
    );
\outStream_V_last_V_1_payload_A[0]_i_32\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_178_reg(27),
      O => \outStream_V_last_V_1_payload_A[0]_i_32_n_0\
    );
\outStream_V_last_V_1_payload_A[0]_i_33\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_178_reg(26),
      O => \outStream_V_last_V_1_payload_A[0]_i_33_n_0\
    );
\outStream_V_last_V_1_payload_A[0]_i_34\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_178_reg(25),
      O => \outStream_V_last_V_1_payload_A[0]_i_34_n_0\
    );
\outStream_V_last_V_1_payload_A[0]_i_35\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_178_reg(16),
      O => \outStream_V_last_V_1_payload_A[0]_i_35_n_0\
    );
\outStream_V_last_V_1_payload_A[0]_i_36\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_178_reg(15),
      O => \outStream_V_last_V_1_payload_A[0]_i_36_n_0\
    );
\outStream_V_last_V_1_payload_A[0]_i_37\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_178_reg(14),
      O => \outStream_V_last_V_1_payload_A[0]_i_37_n_0\
    );
\outStream_V_last_V_1_payload_A[0]_i_38\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_178_reg(13),
      O => \outStream_V_last_V_1_payload_A[0]_i_38_n_0\
    );
\outStream_V_last_V_1_payload_A[0]_i_39\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_178_reg(31),
      O => \outStream_V_last_V_1_payload_A[0]_i_39_n_0\
    );
\outStream_V_last_V_1_payload_A[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
        port map (
      I0 => writeCount_1_fu_178_reg(0),
      I1 => writeCount_fu_1341_p2(5),
      I2 => writeCount_fu_1341_p2(21),
      I3 => writeCount_fu_1341_p2(19),
      I4 => \outStream_V_last_V_1_payload_A[0]_i_17_n_0\,
      O => \outStream_V_last_V_1_payload_A[0]_i_4_n_0\
    );
\outStream_V_last_V_1_payload_A[0]_i_40\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_178_reg(30),
      O => \outStream_V_last_V_1_payload_A[0]_i_40_n_0\
    );
\outStream_V_last_V_1_payload_A[0]_i_41\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_178_reg(29),
      O => \outStream_V_last_V_1_payload_A[0]_i_41_n_0\
    );
\outStream_V_last_V_1_payload_A[0]_i_42\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_178_reg(24),
      O => \outStream_V_last_V_1_payload_A[0]_i_42_n_0\
    );
\outStream_V_last_V_1_payload_A[0]_i_43\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_178_reg(23),
      O => \outStream_V_last_V_1_payload_A[0]_i_43_n_0\
    );
\outStream_V_last_V_1_payload_A[0]_i_44\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_178_reg(22),
      O => \outStream_V_last_V_1_payload_A[0]_i_44_n_0\
    );
\outStream_V_last_V_1_payload_A[0]_i_45\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_178_reg(21),
      O => \outStream_V_last_V_1_payload_A[0]_i_45_n_0\
    );
\outStream_V_last_V_1_payload_A[0]_i_46\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_178_reg(20),
      O => \outStream_V_last_V_1_payload_A[0]_i_46_n_0\
    );
\outStream_V_last_V_1_payload_A[0]_i_47\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_178_reg(19),
      O => \outStream_V_last_V_1_payload_A[0]_i_47_n_0\
    );
\outStream_V_last_V_1_payload_A[0]_i_48\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_178_reg(18),
      O => \outStream_V_last_V_1_payload_A[0]_i_48_n_0\
    );
\outStream_V_last_V_1_payload_A[0]_i_49\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_178_reg(17),
      O => \outStream_V_last_V_1_payload_A[0]_i_49_n_0\
    );
\outStream_V_last_V_1_payload_A[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => writeCount_fu_1341_p2(20),
      I1 => writeCount_fu_1341_p2(18),
      I2 => writeCount_fu_1341_p2(9),
      I3 => writeCount_fu_1341_p2(29),
      I4 => \outStream_V_last_V_1_payload_A[0]_i_18_n_0\,
      O => \outStream_V_last_V_1_payload_A[0]_i_5_n_0\
    );
\outStream_V_last_V_1_payload_A[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => outStream_V_last_V_1_sel_wr,
      I1 => outStream_V_last_V_1_ack_in,
      I2 => \outStream_V_last_V_1_state_reg_n_0_[0]\,
      O => outStream_V_last_V_1_load_A
    );
\outStream_V_last_V_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \outStream_V_last_V_1_payload_A[0]_i_1_n_0\,
      Q => outStream_V_last_V_1_payload_A,
      R => '0'
    );
\outStream_V_last_V_1_payload_A_reg[0]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \outStream_V_last_V_1_payload_A_reg[0]_i_14_n_0\,
      CO(3) => \outStream_V_last_V_1_payload_A_reg[0]_i_10_n_0\,
      CO(2) => \outStream_V_last_V_1_payload_A_reg[0]_i_10_n_1\,
      CO(1) => \outStream_V_last_V_1_payload_A_reg[0]_i_10_n_2\,
      CO(0) => \outStream_V_last_V_1_payload_A_reg[0]_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => writeCount_fu_1341_p2(28 downto 25),
      S(3) => \outStream_V_last_V_1_payload_A[0]_i_31_n_0\,
      S(2) => \outStream_V_last_V_1_payload_A[0]_i_32_n_0\,
      S(1) => \outStream_V_last_V_1_payload_A[0]_i_33_n_0\,
      S(0) => \outStream_V_last_V_1_payload_A[0]_i_34_n_0\
    );
\outStream_V_last_V_1_payload_A_reg[0]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \outStream_V_last_V_1_payload_A_reg[0]_i_7_n_0\,
      CO(3) => \outStream_V_last_V_1_payload_A_reg[0]_i_12_n_0\,
      CO(2) => \outStream_V_last_V_1_payload_A_reg[0]_i_12_n_1\,
      CO(1) => \outStream_V_last_V_1_payload_A_reg[0]_i_12_n_2\,
      CO(0) => \outStream_V_last_V_1_payload_A_reg[0]_i_12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => writeCount_fu_1341_p2(16 downto 13),
      S(3) => \outStream_V_last_V_1_payload_A[0]_i_35_n_0\,
      S(2) => \outStream_V_last_V_1_payload_A[0]_i_36_n_0\,
      S(1) => \outStream_V_last_V_1_payload_A[0]_i_37_n_0\,
      S(0) => \outStream_V_last_V_1_payload_A[0]_i_38_n_0\
    );
\outStream_V_last_V_1_payload_A_reg[0]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \outStream_V_last_V_1_payload_A_reg[0]_i_10_n_0\,
      CO(3 downto 2) => \NLW_outStream_V_last_V_1_payload_A_reg[0]_i_13_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \outStream_V_last_V_1_payload_A_reg[0]_i_13_n_2\,
      CO(0) => \outStream_V_last_V_1_payload_A_reg[0]_i_13_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_outStream_V_last_V_1_payload_A_reg[0]_i_13_O_UNCONNECTED\(3),
      O(2 downto 0) => writeCount_fu_1341_p2(31 downto 29),
      S(3) => '0',
      S(2) => \outStream_V_last_V_1_payload_A[0]_i_39_n_0\,
      S(1) => \outStream_V_last_V_1_payload_A[0]_i_40_n_0\,
      S(0) => \outStream_V_last_V_1_payload_A[0]_i_41_n_0\
    );
\outStream_V_last_V_1_payload_A_reg[0]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \outStream_V_last_V_1_payload_A_reg[0]_i_16_n_0\,
      CO(3) => \outStream_V_last_V_1_payload_A_reg[0]_i_14_n_0\,
      CO(2) => \outStream_V_last_V_1_payload_A_reg[0]_i_14_n_1\,
      CO(1) => \outStream_V_last_V_1_payload_A_reg[0]_i_14_n_2\,
      CO(0) => \outStream_V_last_V_1_payload_A_reg[0]_i_14_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => writeCount_fu_1341_p2(24 downto 21),
      S(3) => \outStream_V_last_V_1_payload_A[0]_i_42_n_0\,
      S(2) => \outStream_V_last_V_1_payload_A[0]_i_43_n_0\,
      S(1) => \outStream_V_last_V_1_payload_A[0]_i_44_n_0\,
      S(0) => \outStream_V_last_V_1_payload_A[0]_i_45_n_0\
    );
\outStream_V_last_V_1_payload_A_reg[0]_i_16\: unisim.vcomponents.CARRY4
     port map (
      CI => \outStream_V_last_V_1_payload_A_reg[0]_i_12_n_0\,
      CO(3) => \outStream_V_last_V_1_payload_A_reg[0]_i_16_n_0\,
      CO(2) => \outStream_V_last_V_1_payload_A_reg[0]_i_16_n_1\,
      CO(1) => \outStream_V_last_V_1_payload_A_reg[0]_i_16_n_2\,
      CO(0) => \outStream_V_last_V_1_payload_A_reg[0]_i_16_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => writeCount_fu_1341_p2(20 downto 17),
      S(3) => \outStream_V_last_V_1_payload_A[0]_i_46_n_0\,
      S(2) => \outStream_V_last_V_1_payload_A[0]_i_47_n_0\,
      S(1) => \outStream_V_last_V_1_payload_A[0]_i_48_n_0\,
      S(0) => \outStream_V_last_V_1_payload_A[0]_i_49_n_0\
    );
\outStream_V_last_V_1_payload_A_reg[0]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \outStream_V_last_V_1_payload_A_reg[0]_i_9_n_0\,
      CO(3) => \outStream_V_last_V_1_payload_A_reg[0]_i_7_n_0\,
      CO(2) => \outStream_V_last_V_1_payload_A_reg[0]_i_7_n_1\,
      CO(1) => \outStream_V_last_V_1_payload_A_reg[0]_i_7_n_2\,
      CO(0) => \outStream_V_last_V_1_payload_A_reg[0]_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => writeCount_fu_1341_p2(12 downto 9),
      S(3) => \outStream_V_last_V_1_payload_A[0]_i_19_n_0\,
      S(2) => \outStream_V_last_V_1_payload_A[0]_i_20_n_0\,
      S(1) => \outStream_V_last_V_1_payload_A[0]_i_21_n_0\,
      S(0) => \outStream_V_last_V_1_payload_A[0]_i_22_n_0\
    );
\outStream_V_last_V_1_payload_A_reg[0]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \outStream_V_last_V_1_payload_A_reg[0]_i_8_n_0\,
      CO(2) => \outStream_V_last_V_1_payload_A_reg[0]_i_8_n_1\,
      CO(1) => \outStream_V_last_V_1_payload_A_reg[0]_i_8_n_2\,
      CO(0) => \outStream_V_last_V_1_payload_A_reg[0]_i_8_n_3\,
      CYINIT => writeCount_1_fu_178_reg(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => writeCount_fu_1341_p2(4 downto 1),
      S(3) => \outStream_V_last_V_1_payload_A[0]_i_23_n_0\,
      S(2) => \outStream_V_last_V_1_payload_A[0]_i_24_n_0\,
      S(1) => \outStream_V_last_V_1_payload_A[0]_i_25_n_0\,
      S(0) => \outStream_V_last_V_1_payload_A[0]_i_26_n_0\
    );
\outStream_V_last_V_1_payload_A_reg[0]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \outStream_V_last_V_1_payload_A_reg[0]_i_8_n_0\,
      CO(3) => \outStream_V_last_V_1_payload_A_reg[0]_i_9_n_0\,
      CO(2) => \outStream_V_last_V_1_payload_A_reg[0]_i_9_n_1\,
      CO(1) => \outStream_V_last_V_1_payload_A_reg[0]_i_9_n_2\,
      CO(0) => \outStream_V_last_V_1_payload_A_reg[0]_i_9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => writeCount_fu_1341_p2(8 downto 5),
      S(3) => \outStream_V_last_V_1_payload_A[0]_i_27_n_0\,
      S(2) => \outStream_V_last_V_1_payload_A[0]_i_28_n_0\,
      S(1) => \outStream_V_last_V_1_payload_A[0]_i_29_n_0\,
      S(0) => \outStream_V_last_V_1_payload_A[0]_i_30_n_0\
    );
\outStream_V_last_V_1_payload_B[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => \outStream_V_last_V_1_payload_A[0]_i_2_n_0\,
      I1 => \outStream_V_last_V_1_payload_A[0]_i_3_n_0\,
      I2 => \outStream_V_last_V_1_payload_A[0]_i_4_n_0\,
      I3 => \outStream_V_last_V_1_payload_A[0]_i_5_n_0\,
      I4 => outStream_V_last_V_1_load_B,
      I5 => outStream_V_last_V_1_payload_B,
      O => \outStream_V_last_V_1_payload_B[0]_i_1_n_0\
    );
\outStream_V_last_V_1_payload_B[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => outStream_V_last_V_1_sel_wr,
      I1 => outStream_V_last_V_1_ack_in,
      I2 => \outStream_V_last_V_1_state_reg_n_0_[0]\,
      O => outStream_V_last_V_1_load_B
    );
\outStream_V_last_V_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \outStream_V_last_V_1_payload_B[0]_i_1_n_0\,
      Q => outStream_V_last_V_1_payload_B,
      R => '0'
    );
outStream_V_last_V_1_sel_rd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \outStream_V_last_V_1_state_reg_n_0_[0]\,
      I1 => outStream_TREADY,
      I2 => outStream_V_last_V_1_sel,
      O => outStream_V_last_V_1_sel_rd_i_1_n_0
    );
outStream_V_last_V_1_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => outStream_V_last_V_1_sel_rd_i_1_n_0,
      Q => outStream_V_last_V_1_sel,
      R => ap_rst_n_inv
    );
outStream_V_last_V_1_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => outStream_V_data_V_1_sel_wr039_out,
      I1 => outStream_V_last_V_1_ack_in,
      I2 => outStream_V_last_V_1_sel_wr,
      O => outStream_V_last_V_1_sel_wr_i_1_n_0
    );
outStream_V_last_V_1_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => outStream_V_last_V_1_sel_wr_i_1_n_0,
      Q => outStream_V_last_V_1_sel_wr,
      R => ap_rst_n_inv
    );
\outStream_V_last_V_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8AAA8080"
    )
        port map (
      I0 => ap_rst_n,
      I1 => outStream_V_data_V_1_sel_wr039_out,
      I2 => outStream_V_last_V_1_ack_in,
      I3 => outStream_TREADY,
      I4 => \outStream_V_last_V_1_state_reg_n_0_[0]\,
      O => \outStream_V_last_V_1_state[0]_i_1_n_0\
    );
\outStream_V_last_V_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4FF"
    )
        port map (
      I0 => outStream_V_data_V_1_sel_wr039_out,
      I1 => outStream_V_last_V_1_ack_in,
      I2 => outStream_TREADY,
      I3 => \outStream_V_last_V_1_state_reg_n_0_[0]\,
      O => \outStream_V_last_V_1_state[1]_i_1_n_0\
    );
\outStream_V_last_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \outStream_V_last_V_1_state[0]_i_1_n_0\,
      Q => \outStream_V_last_V_1_state_reg_n_0_[0]\,
      R => '0'
    );
\outStream_V_last_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \outStream_V_last_V_1_state[1]_i_1_n_0\,
      Q => outStream_V_last_V_1_ack_in,
      R => ap_rst_n_inv
    );
\outStream_V_strb_V_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC4C0000"
    )
        port map (
      I0 => outStream_TREADY,
      I1 => \outStream_V_strb_V_1_state_reg_n_0_[0]\,
      I2 => outStream_V_strb_V_1_ack_in,
      I3 => outStream_V_data_V_1_sel_wr039_out,
      I4 => ap_rst_n,
      O => \outStream_V_strb_V_1_state[0]_i_1_n_0\
    );
\outStream_V_strb_V_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => outStream_TREADY,
      I1 => \outStream_V_strb_V_1_state_reg_n_0_[0]\,
      I2 => outStream_V_strb_V_1_ack_in,
      I3 => outStream_V_data_V_1_sel_wr039_out,
      O => \outStream_V_strb_V_1_state[1]_i_1_n_0\
    );
\outStream_V_strb_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \outStream_V_strb_V_1_state[0]_i_1_n_0\,
      Q => \outStream_V_strb_V_1_state_reg_n_0_[0]\,
      R => '0'
    );
\outStream_V_strb_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \outStream_V_strb_V_1_state[1]_i_1_n_0\,
      Q => outStream_V_strb_V_1_ack_in,
      R => ap_rst_n_inv
    );
\outStream_V_user_V_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC4C0000"
    )
        port map (
      I0 => outStream_TREADY,
      I1 => \outStream_V_user_V_1_state_reg_n_0_[0]\,
      I2 => outStream_V_user_V_1_ack_in,
      I3 => outStream_V_data_V_1_sel_wr039_out,
      I4 => ap_rst_n,
      O => \outStream_V_user_V_1_state[0]_i_1_n_0\
    );
\outStream_V_user_V_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => outStream_TREADY,
      I1 => \outStream_V_user_V_1_state_reg_n_0_[0]\,
      I2 => outStream_V_user_V_1_ack_in,
      I3 => outStream_V_data_V_1_sel_wr039_out,
      O => \outStream_V_user_V_1_state[1]_i_1_n_0\
    );
\outStream_V_user_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \outStream_V_user_V_1_state[0]_i_1_n_0\,
      Q => \outStream_V_user_V_1_state_reg_n_0_[0]\,
      R => '0'
    );
\outStream_V_user_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \outStream_V_user_V_1_state[1]_i_1_n_0\,
      Q => outStream_V_user_V_1_ack_in,
      R => ap_rst_n_inv
    );
\p_i_reg_1578[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => p_i_fu_1031_p2,
      I1 => \exitcond_flatten8_reg_1554_reg_n_0_[0]\,
      I2 => ap_CS_fsm_pp3_stage0,
      I3 => cnn_2d_conv_d4x4_bkb_U2_n_1,
      I4 => p_i_reg_1578,
      O => \p_i_reg_1578[0]_i_1_n_0\
    );
\p_i_reg_1578[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF9FFF9FFFF"
    )
        port map (
      I0 => \y_assign_reg_462_reg_n_0_[0]\,
      I1 => \y_assign_reg_462_reg_n_0_[1]\,
      I2 => x_assign_reg_473(2),
      I3 => \y_assign_reg_462_reg_n_0_[2]\,
      I4 => x_assign_reg_473(0),
      I5 => x_assign_reg_473(1),
      O => p_i_fu_1031_p2
    );
\p_i_reg_1578_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_i_reg_1578[0]_i_1_n_0\,
      Q => p_i_reg_1578,
      R => '0'
    );
\readCount_1_fu_182[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFFF00000000"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter0,
      I1 => cnn_2d_conv_d4x4_bkb_U2_n_1,
      I2 => ap_CS_fsm_pp3_stage0,
      I3 => \exitcond_flatten8_reg_1554[0]_i_2_n_0\,
      I4 => icmp_fu_919_p2,
      I5 => ap_CS_fsm_state9,
      O => readCount_1_fu_182
    );
\readCount_1_fu_182[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_7_fu_909_p4(27),
      I1 => tmp_7_fu_909_p4(26),
      O => \readCount_1_fu_182[0]_i_10_n_0\
    );
\readCount_1_fu_182[0]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_7_fu_909_p4(25),
      I1 => tmp_7_fu_909_p4(24),
      O => \readCount_1_fu_182[0]_i_11_n_0\
    );
\readCount_1_fu_182[0]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_7_fu_909_p4(23),
      I1 => tmp_7_fu_909_p4(22),
      O => \readCount_1_fu_182[0]_i_13_n_0\
    );
\readCount_1_fu_182[0]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_7_fu_909_p4(21),
      I1 => tmp_7_fu_909_p4(20),
      O => \readCount_1_fu_182[0]_i_14_n_0\
    );
\readCount_1_fu_182[0]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_7_fu_909_p4(19),
      I1 => tmp_7_fu_909_p4(18),
      O => \readCount_1_fu_182[0]_i_15_n_0\
    );
\readCount_1_fu_182[0]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_7_fu_909_p4(17),
      I1 => tmp_7_fu_909_p4(16),
      O => \readCount_1_fu_182[0]_i_16_n_0\
    );
\readCount_1_fu_182[0]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_7_fu_909_p4(15),
      I1 => tmp_7_fu_909_p4(14),
      O => \readCount_1_fu_182[0]_i_18_n_0\
    );
\readCount_1_fu_182[0]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_7_fu_909_p4(13),
      I1 => tmp_7_fu_909_p4(12),
      O => \readCount_1_fu_182[0]_i_19_n_0\
    );
\readCount_1_fu_182[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter0,
      I1 => cnn_2d_conv_d4x4_bkb_U2_n_1,
      I2 => ap_CS_fsm_pp3_stage0,
      I3 => \exitcond_flatten8_reg_1554[0]_i_2_n_0\,
      I4 => icmp_fu_919_p2,
      O => readCount_1_fu_1820
    );
\readCount_1_fu_182[0]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_7_fu_909_p4(11),
      I1 => tmp_7_fu_909_p4(10),
      O => \readCount_1_fu_182[0]_i_20_n_0\
    );
\readCount_1_fu_182[0]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_7_fu_909_p4(9),
      I1 => tmp_7_fu_909_p4(8),
      O => \readCount_1_fu_182[0]_i_21_n_0\
    );
\readCount_1_fu_182[0]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_7_fu_909_p4(0),
      I1 => tmp_7_fu_909_p4(1),
      O => \readCount_1_fu_182[0]_i_22_n_0\
    );
\readCount_1_fu_182[0]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_7_fu_909_p4(7),
      I1 => tmp_7_fu_909_p4(6),
      O => \readCount_1_fu_182[0]_i_23_n_0\
    );
\readCount_1_fu_182[0]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_7_fu_909_p4(5),
      I1 => tmp_7_fu_909_p4(4),
      O => \readCount_1_fu_182[0]_i_24_n_0\
    );
\readCount_1_fu_182[0]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_7_fu_909_p4(3),
      I1 => tmp_7_fu_909_p4(2),
      O => \readCount_1_fu_182[0]_i_25_n_0\
    );
\readCount_1_fu_182[0]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_7_fu_909_p4(0),
      I1 => tmp_7_fu_909_p4(1),
      O => \readCount_1_fu_182[0]_i_26_n_0\
    );
\readCount_1_fu_182[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \readCount_1_fu_182_reg_n_0_[3]\,
      O => \readCount_1_fu_182[0]_i_5_n_0\
    );
\readCount_1_fu_182[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \readCount_1_fu_182_reg_n_0_[2]\,
      O => \readCount_1_fu_182[0]_i_6_n_0\
    );
\readCount_1_fu_182[0]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \readCount_1_fu_182_reg_n_0_[1]\,
      O => \readCount_1_fu_182[0]_i_7_n_0\
    );
\readCount_1_fu_182[0]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \readCount_1_fu_182_reg_n_0_[0]\,
      O => \readCount_1_fu_182[0]_i_8_n_0\
    );
\readCount_1_fu_182[12]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_7_fu_909_p4(11),
      O => \readCount_1_fu_182[12]_i_2_n_0\
    );
\readCount_1_fu_182[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_7_fu_909_p4(10),
      O => \readCount_1_fu_182[12]_i_3_n_0\
    );
\readCount_1_fu_182[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_7_fu_909_p4(9),
      O => \readCount_1_fu_182[12]_i_4_n_0\
    );
\readCount_1_fu_182[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_7_fu_909_p4(8),
      O => \readCount_1_fu_182[12]_i_5_n_0\
    );
\readCount_1_fu_182[16]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_7_fu_909_p4(15),
      O => \readCount_1_fu_182[16]_i_2_n_0\
    );
\readCount_1_fu_182[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_7_fu_909_p4(14),
      O => \readCount_1_fu_182[16]_i_3_n_0\
    );
\readCount_1_fu_182[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_7_fu_909_p4(13),
      O => \readCount_1_fu_182[16]_i_4_n_0\
    );
\readCount_1_fu_182[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_7_fu_909_p4(12),
      O => \readCount_1_fu_182[16]_i_5_n_0\
    );
\readCount_1_fu_182[20]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_7_fu_909_p4(19),
      O => \readCount_1_fu_182[20]_i_2_n_0\
    );
\readCount_1_fu_182[20]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_7_fu_909_p4(18),
      O => \readCount_1_fu_182[20]_i_3_n_0\
    );
\readCount_1_fu_182[20]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_7_fu_909_p4(17),
      O => \readCount_1_fu_182[20]_i_4_n_0\
    );
\readCount_1_fu_182[20]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_7_fu_909_p4(16),
      O => \readCount_1_fu_182[20]_i_5_n_0\
    );
\readCount_1_fu_182[24]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_7_fu_909_p4(23),
      O => \readCount_1_fu_182[24]_i_2_n_0\
    );
\readCount_1_fu_182[24]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_7_fu_909_p4(22),
      O => \readCount_1_fu_182[24]_i_3_n_0\
    );
\readCount_1_fu_182[24]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_7_fu_909_p4(21),
      O => \readCount_1_fu_182[24]_i_4_n_0\
    );
\readCount_1_fu_182[24]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_7_fu_909_p4(20),
      O => \readCount_1_fu_182[24]_i_5_n_0\
    );
\readCount_1_fu_182[28]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_7_fu_909_p4(27),
      O => \readCount_1_fu_182[28]_i_2_n_0\
    );
\readCount_1_fu_182[28]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_7_fu_909_p4(26),
      O => \readCount_1_fu_182[28]_i_3_n_0\
    );
\readCount_1_fu_182[28]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_7_fu_909_p4(25),
      O => \readCount_1_fu_182[28]_i_4_n_0\
    );
\readCount_1_fu_182[28]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_7_fu_909_p4(24),
      O => \readCount_1_fu_182[28]_i_5_n_0\
    );
\readCount_1_fu_182[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_7_fu_909_p4(3),
      O => \readCount_1_fu_182[4]_i_2_n_0\
    );
\readCount_1_fu_182[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_7_fu_909_p4(2),
      O => \readCount_1_fu_182[4]_i_3_n_0\
    );
\readCount_1_fu_182[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_7_fu_909_p4(1),
      O => \readCount_1_fu_182[4]_i_4_n_0\
    );
\readCount_1_fu_182[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_7_fu_909_p4(0),
      O => \readCount_1_fu_182[4]_i_5_n_0\
    );
\readCount_1_fu_182[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_7_fu_909_p4(7),
      O => \readCount_1_fu_182[8]_i_2_n_0\
    );
\readCount_1_fu_182[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_7_fu_909_p4(6),
      O => \readCount_1_fu_182[8]_i_3_n_0\
    );
\readCount_1_fu_182[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_7_fu_909_p4(5),
      O => \readCount_1_fu_182[8]_i_4_n_0\
    );
\readCount_1_fu_182[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_7_fu_909_p4(4),
      O => \readCount_1_fu_182[8]_i_5_n_0\
    );
\readCount_1_fu_182_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => readCount_1_fu_1820,
      D => \readCount_1_fu_182_reg[0]_i_3_n_7\,
      Q => \readCount_1_fu_182_reg_n_0_[0]\,
      R => readCount_1_fu_182
    );
\readCount_1_fu_182_reg[0]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \readCount_1_fu_182_reg[0]_i_17_n_0\,
      CO(3) => \readCount_1_fu_182_reg[0]_i_12_n_0\,
      CO(2) => \readCount_1_fu_182_reg[0]_i_12_n_1\,
      CO(1) => \readCount_1_fu_182_reg[0]_i_12_n_2\,
      CO(0) => \readCount_1_fu_182_reg[0]_i_12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_readCount_1_fu_182_reg[0]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \readCount_1_fu_182[0]_i_18_n_0\,
      S(2) => \readCount_1_fu_182[0]_i_19_n_0\,
      S(1) => \readCount_1_fu_182[0]_i_20_n_0\,
      S(0) => \readCount_1_fu_182[0]_i_21_n_0\
    );
\readCount_1_fu_182_reg[0]_i_17\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \readCount_1_fu_182_reg[0]_i_17_n_0\,
      CO(2) => \readCount_1_fu_182_reg[0]_i_17_n_1\,
      CO(1) => \readCount_1_fu_182_reg[0]_i_17_n_2\,
      CO(0) => \readCount_1_fu_182_reg[0]_i_17_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \readCount_1_fu_182[0]_i_22_n_0\,
      O(3 downto 0) => \NLW_readCount_1_fu_182_reg[0]_i_17_O_UNCONNECTED\(3 downto 0),
      S(3) => \readCount_1_fu_182[0]_i_23_n_0\,
      S(2) => \readCount_1_fu_182[0]_i_24_n_0\,
      S(1) => \readCount_1_fu_182[0]_i_25_n_0\,
      S(0) => \readCount_1_fu_182[0]_i_26_n_0\
    );
\readCount_1_fu_182_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \readCount_1_fu_182_reg[0]_i_3_n_0\,
      CO(2) => \readCount_1_fu_182_reg[0]_i_3_n_1\,
      CO(1) => \readCount_1_fu_182_reg[0]_i_3_n_2\,
      CO(0) => \readCount_1_fu_182_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \readCount_1_fu_182_reg[0]_i_3_n_4\,
      O(2) => \readCount_1_fu_182_reg[0]_i_3_n_5\,
      O(1) => \readCount_1_fu_182_reg[0]_i_3_n_6\,
      O(0) => \readCount_1_fu_182_reg[0]_i_3_n_7\,
      S(3) => \readCount_1_fu_182[0]_i_5_n_0\,
      S(2) => \readCount_1_fu_182[0]_i_6_n_0\,
      S(1) => \readCount_1_fu_182[0]_i_7_n_0\,
      S(0) => \readCount_1_fu_182[0]_i_8_n_0\
    );
\readCount_1_fu_182_reg[0]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \readCount_1_fu_182_reg[0]_i_9_n_0\,
      CO(3 downto 2) => \NLW_readCount_1_fu_182_reg[0]_i_4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => icmp_fu_919_p2,
      CO(0) => \readCount_1_fu_182_reg[0]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => tmp_7_fu_909_p4(27),
      DI(0) => '0',
      O(3 downto 0) => \NLW_readCount_1_fu_182_reg[0]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \readCount_1_fu_182[0]_i_10_n_0\,
      S(0) => \readCount_1_fu_182[0]_i_11_n_0\
    );
\readCount_1_fu_182_reg[0]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \readCount_1_fu_182_reg[0]_i_12_n_0\,
      CO(3) => \readCount_1_fu_182_reg[0]_i_9_n_0\,
      CO(2) => \readCount_1_fu_182_reg[0]_i_9_n_1\,
      CO(1) => \readCount_1_fu_182_reg[0]_i_9_n_2\,
      CO(0) => \readCount_1_fu_182_reg[0]_i_9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_readCount_1_fu_182_reg[0]_i_9_O_UNCONNECTED\(3 downto 0),
      S(3) => \readCount_1_fu_182[0]_i_13_n_0\,
      S(2) => \readCount_1_fu_182[0]_i_14_n_0\,
      S(1) => \readCount_1_fu_182[0]_i_15_n_0\,
      S(0) => \readCount_1_fu_182[0]_i_16_n_0\
    );
\readCount_1_fu_182_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => readCount_1_fu_1820,
      D => \readCount_1_fu_182_reg[8]_i_1_n_5\,
      Q => tmp_7_fu_909_p4(6),
      R => readCount_1_fu_182
    );
\readCount_1_fu_182_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => readCount_1_fu_1820,
      D => \readCount_1_fu_182_reg[8]_i_1_n_4\,
      Q => tmp_7_fu_909_p4(7),
      R => readCount_1_fu_182
    );
\readCount_1_fu_182_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => readCount_1_fu_1820,
      D => \readCount_1_fu_182_reg[12]_i_1_n_7\,
      Q => tmp_7_fu_909_p4(8),
      R => readCount_1_fu_182
    );
\readCount_1_fu_182_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \readCount_1_fu_182_reg[8]_i_1_n_0\,
      CO(3) => \readCount_1_fu_182_reg[12]_i_1_n_0\,
      CO(2) => \readCount_1_fu_182_reg[12]_i_1_n_1\,
      CO(1) => \readCount_1_fu_182_reg[12]_i_1_n_2\,
      CO(0) => \readCount_1_fu_182_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \readCount_1_fu_182_reg[12]_i_1_n_4\,
      O(2) => \readCount_1_fu_182_reg[12]_i_1_n_5\,
      O(1) => \readCount_1_fu_182_reg[12]_i_1_n_6\,
      O(0) => \readCount_1_fu_182_reg[12]_i_1_n_7\,
      S(3) => \readCount_1_fu_182[12]_i_2_n_0\,
      S(2) => \readCount_1_fu_182[12]_i_3_n_0\,
      S(1) => \readCount_1_fu_182[12]_i_4_n_0\,
      S(0) => \readCount_1_fu_182[12]_i_5_n_0\
    );
\readCount_1_fu_182_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => readCount_1_fu_1820,
      D => \readCount_1_fu_182_reg[12]_i_1_n_6\,
      Q => tmp_7_fu_909_p4(9),
      R => readCount_1_fu_182
    );
\readCount_1_fu_182_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => readCount_1_fu_1820,
      D => \readCount_1_fu_182_reg[12]_i_1_n_5\,
      Q => tmp_7_fu_909_p4(10),
      R => readCount_1_fu_182
    );
\readCount_1_fu_182_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => readCount_1_fu_1820,
      D => \readCount_1_fu_182_reg[12]_i_1_n_4\,
      Q => tmp_7_fu_909_p4(11),
      R => readCount_1_fu_182
    );
\readCount_1_fu_182_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => readCount_1_fu_1820,
      D => \readCount_1_fu_182_reg[16]_i_1_n_7\,
      Q => tmp_7_fu_909_p4(12),
      R => readCount_1_fu_182
    );
\readCount_1_fu_182_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \readCount_1_fu_182_reg[12]_i_1_n_0\,
      CO(3) => \readCount_1_fu_182_reg[16]_i_1_n_0\,
      CO(2) => \readCount_1_fu_182_reg[16]_i_1_n_1\,
      CO(1) => \readCount_1_fu_182_reg[16]_i_1_n_2\,
      CO(0) => \readCount_1_fu_182_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \readCount_1_fu_182_reg[16]_i_1_n_4\,
      O(2) => \readCount_1_fu_182_reg[16]_i_1_n_5\,
      O(1) => \readCount_1_fu_182_reg[16]_i_1_n_6\,
      O(0) => \readCount_1_fu_182_reg[16]_i_1_n_7\,
      S(3) => \readCount_1_fu_182[16]_i_2_n_0\,
      S(2) => \readCount_1_fu_182[16]_i_3_n_0\,
      S(1) => \readCount_1_fu_182[16]_i_4_n_0\,
      S(0) => \readCount_1_fu_182[16]_i_5_n_0\
    );
\readCount_1_fu_182_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => readCount_1_fu_1820,
      D => \readCount_1_fu_182_reg[16]_i_1_n_6\,
      Q => tmp_7_fu_909_p4(13),
      R => readCount_1_fu_182
    );
\readCount_1_fu_182_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => readCount_1_fu_1820,
      D => \readCount_1_fu_182_reg[16]_i_1_n_5\,
      Q => tmp_7_fu_909_p4(14),
      R => readCount_1_fu_182
    );
\readCount_1_fu_182_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => readCount_1_fu_1820,
      D => \readCount_1_fu_182_reg[16]_i_1_n_4\,
      Q => tmp_7_fu_909_p4(15),
      R => readCount_1_fu_182
    );
\readCount_1_fu_182_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => readCount_1_fu_1820,
      D => \readCount_1_fu_182_reg[0]_i_3_n_6\,
      Q => \readCount_1_fu_182_reg_n_0_[1]\,
      S => readCount_1_fu_182
    );
\readCount_1_fu_182_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => readCount_1_fu_1820,
      D => \readCount_1_fu_182_reg[20]_i_1_n_7\,
      Q => tmp_7_fu_909_p4(16),
      R => readCount_1_fu_182
    );
\readCount_1_fu_182_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \readCount_1_fu_182_reg[16]_i_1_n_0\,
      CO(3) => \readCount_1_fu_182_reg[20]_i_1_n_0\,
      CO(2) => \readCount_1_fu_182_reg[20]_i_1_n_1\,
      CO(1) => \readCount_1_fu_182_reg[20]_i_1_n_2\,
      CO(0) => \readCount_1_fu_182_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \readCount_1_fu_182_reg[20]_i_1_n_4\,
      O(2) => \readCount_1_fu_182_reg[20]_i_1_n_5\,
      O(1) => \readCount_1_fu_182_reg[20]_i_1_n_6\,
      O(0) => \readCount_1_fu_182_reg[20]_i_1_n_7\,
      S(3) => \readCount_1_fu_182[20]_i_2_n_0\,
      S(2) => \readCount_1_fu_182[20]_i_3_n_0\,
      S(1) => \readCount_1_fu_182[20]_i_4_n_0\,
      S(0) => \readCount_1_fu_182[20]_i_5_n_0\
    );
\readCount_1_fu_182_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => readCount_1_fu_1820,
      D => \readCount_1_fu_182_reg[20]_i_1_n_6\,
      Q => tmp_7_fu_909_p4(17),
      R => readCount_1_fu_182
    );
\readCount_1_fu_182_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => readCount_1_fu_1820,
      D => \readCount_1_fu_182_reg[20]_i_1_n_5\,
      Q => tmp_7_fu_909_p4(18),
      R => readCount_1_fu_182
    );
\readCount_1_fu_182_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => readCount_1_fu_1820,
      D => \readCount_1_fu_182_reg[20]_i_1_n_4\,
      Q => tmp_7_fu_909_p4(19),
      R => readCount_1_fu_182
    );
\readCount_1_fu_182_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => readCount_1_fu_1820,
      D => \readCount_1_fu_182_reg[24]_i_1_n_7\,
      Q => tmp_7_fu_909_p4(20),
      R => readCount_1_fu_182
    );
\readCount_1_fu_182_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \readCount_1_fu_182_reg[20]_i_1_n_0\,
      CO(3) => \readCount_1_fu_182_reg[24]_i_1_n_0\,
      CO(2) => \readCount_1_fu_182_reg[24]_i_1_n_1\,
      CO(1) => \readCount_1_fu_182_reg[24]_i_1_n_2\,
      CO(0) => \readCount_1_fu_182_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \readCount_1_fu_182_reg[24]_i_1_n_4\,
      O(2) => \readCount_1_fu_182_reg[24]_i_1_n_5\,
      O(1) => \readCount_1_fu_182_reg[24]_i_1_n_6\,
      O(0) => \readCount_1_fu_182_reg[24]_i_1_n_7\,
      S(3) => \readCount_1_fu_182[24]_i_2_n_0\,
      S(2) => \readCount_1_fu_182[24]_i_3_n_0\,
      S(1) => \readCount_1_fu_182[24]_i_4_n_0\,
      S(0) => \readCount_1_fu_182[24]_i_5_n_0\
    );
\readCount_1_fu_182_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => readCount_1_fu_1820,
      D => \readCount_1_fu_182_reg[24]_i_1_n_6\,
      Q => tmp_7_fu_909_p4(21),
      R => readCount_1_fu_182
    );
\readCount_1_fu_182_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => readCount_1_fu_1820,
      D => \readCount_1_fu_182_reg[24]_i_1_n_5\,
      Q => tmp_7_fu_909_p4(22),
      R => readCount_1_fu_182
    );
\readCount_1_fu_182_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => readCount_1_fu_1820,
      D => \readCount_1_fu_182_reg[24]_i_1_n_4\,
      Q => tmp_7_fu_909_p4(23),
      R => readCount_1_fu_182
    );
\readCount_1_fu_182_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => readCount_1_fu_1820,
      D => \readCount_1_fu_182_reg[28]_i_1_n_7\,
      Q => tmp_7_fu_909_p4(24),
      R => readCount_1_fu_182
    );
\readCount_1_fu_182_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \readCount_1_fu_182_reg[24]_i_1_n_0\,
      CO(3) => \NLW_readCount_1_fu_182_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \readCount_1_fu_182_reg[28]_i_1_n_1\,
      CO(1) => \readCount_1_fu_182_reg[28]_i_1_n_2\,
      CO(0) => \readCount_1_fu_182_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \readCount_1_fu_182_reg[28]_i_1_n_4\,
      O(2) => \readCount_1_fu_182_reg[28]_i_1_n_5\,
      O(1) => \readCount_1_fu_182_reg[28]_i_1_n_6\,
      O(0) => \readCount_1_fu_182_reg[28]_i_1_n_7\,
      S(3) => \readCount_1_fu_182[28]_i_2_n_0\,
      S(2) => \readCount_1_fu_182[28]_i_3_n_0\,
      S(1) => \readCount_1_fu_182[28]_i_4_n_0\,
      S(0) => \readCount_1_fu_182[28]_i_5_n_0\
    );
\readCount_1_fu_182_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => readCount_1_fu_1820,
      D => \readCount_1_fu_182_reg[28]_i_1_n_6\,
      Q => tmp_7_fu_909_p4(25),
      R => readCount_1_fu_182
    );
\readCount_1_fu_182_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => readCount_1_fu_1820,
      D => \readCount_1_fu_182_reg[0]_i_3_n_5\,
      Q => \readCount_1_fu_182_reg_n_0_[2]\,
      S => readCount_1_fu_182
    );
\readCount_1_fu_182_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => readCount_1_fu_1820,
      D => \readCount_1_fu_182_reg[28]_i_1_n_5\,
      Q => tmp_7_fu_909_p4(26),
      R => readCount_1_fu_182
    );
\readCount_1_fu_182_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => readCount_1_fu_1820,
      D => \readCount_1_fu_182_reg[28]_i_1_n_4\,
      Q => tmp_7_fu_909_p4(27),
      R => readCount_1_fu_182
    );
\readCount_1_fu_182_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => readCount_1_fu_1820,
      D => \readCount_1_fu_182_reg[0]_i_3_n_4\,
      Q => \readCount_1_fu_182_reg_n_0_[3]\,
      R => readCount_1_fu_182
    );
\readCount_1_fu_182_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => readCount_1_fu_1820,
      D => \readCount_1_fu_182_reg[4]_i_1_n_7\,
      Q => tmp_7_fu_909_p4(0),
      R => readCount_1_fu_182
    );
\readCount_1_fu_182_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \readCount_1_fu_182_reg[0]_i_3_n_0\,
      CO(3) => \readCount_1_fu_182_reg[4]_i_1_n_0\,
      CO(2) => \readCount_1_fu_182_reg[4]_i_1_n_1\,
      CO(1) => \readCount_1_fu_182_reg[4]_i_1_n_2\,
      CO(0) => \readCount_1_fu_182_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \readCount_1_fu_182_reg[4]_i_1_n_4\,
      O(2) => \readCount_1_fu_182_reg[4]_i_1_n_5\,
      O(1) => \readCount_1_fu_182_reg[4]_i_1_n_6\,
      O(0) => \readCount_1_fu_182_reg[4]_i_1_n_7\,
      S(3) => \readCount_1_fu_182[4]_i_2_n_0\,
      S(2) => \readCount_1_fu_182[4]_i_3_n_0\,
      S(1) => \readCount_1_fu_182[4]_i_4_n_0\,
      S(0) => \readCount_1_fu_182[4]_i_5_n_0\
    );
\readCount_1_fu_182_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => readCount_1_fu_1820,
      D => \readCount_1_fu_182_reg[4]_i_1_n_6\,
      Q => tmp_7_fu_909_p4(1),
      R => readCount_1_fu_182
    );
\readCount_1_fu_182_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => readCount_1_fu_1820,
      D => \readCount_1_fu_182_reg[4]_i_1_n_5\,
      Q => tmp_7_fu_909_p4(2),
      R => readCount_1_fu_182
    );
\readCount_1_fu_182_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => readCount_1_fu_1820,
      D => \readCount_1_fu_182_reg[4]_i_1_n_4\,
      Q => tmp_7_fu_909_p4(3),
      R => readCount_1_fu_182
    );
\readCount_1_fu_182_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => readCount_1_fu_1820,
      D => \readCount_1_fu_182_reg[8]_i_1_n_7\,
      Q => tmp_7_fu_909_p4(4),
      R => readCount_1_fu_182
    );
\readCount_1_fu_182_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \readCount_1_fu_182_reg[4]_i_1_n_0\,
      CO(3) => \readCount_1_fu_182_reg[8]_i_1_n_0\,
      CO(2) => \readCount_1_fu_182_reg[8]_i_1_n_1\,
      CO(1) => \readCount_1_fu_182_reg[8]_i_1_n_2\,
      CO(0) => \readCount_1_fu_182_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \readCount_1_fu_182_reg[8]_i_1_n_4\,
      O(2) => \readCount_1_fu_182_reg[8]_i_1_n_5\,
      O(1) => \readCount_1_fu_182_reg[8]_i_1_n_6\,
      O(0) => \readCount_1_fu_182_reg[8]_i_1_n_7\,
      S(3) => \readCount_1_fu_182[8]_i_2_n_0\,
      S(2) => \readCount_1_fu_182[8]_i_3_n_0\,
      S(1) => \readCount_1_fu_182[8]_i_4_n_0\,
      S(0) => \readCount_1_fu_182[8]_i_5_n_0\
    );
\readCount_1_fu_182_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => readCount_1_fu_1820,
      D => \readCount_1_fu_182_reg[8]_i_1_n_6\,
      Q => tmp_7_fu_909_p4(5),
      R => readCount_1_fu_182
    );
\tmp3_reg_1726[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cnn_2d_conv_d4x4_bkb_U2_n_1,
      I1 => ap_pipeline_reg_pp3_iter6_p_i_reg_1578,
      O => \tmp3_reg_1726[31]_i_1_n_0\
    );
\tmp3_reg_1726_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => tmp3_fu_1326_p2(0),
      Q => tmp3_reg_1726(0),
      R => '0'
    );
\tmp3_reg_1726_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => tmp3_fu_1326_p2(10),
      Q => tmp3_reg_1726(10),
      R => '0'
    );
\tmp3_reg_1726_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => tmp3_fu_1326_p2(11),
      Q => tmp3_reg_1726(11),
      R => '0'
    );
\tmp3_reg_1726_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => tmp3_fu_1326_p2(12),
      Q => tmp3_reg_1726(12),
      R => '0'
    );
\tmp3_reg_1726_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => tmp3_fu_1326_p2(13),
      Q => tmp3_reg_1726(13),
      R => '0'
    );
\tmp3_reg_1726_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => tmp3_fu_1326_p2(14),
      Q => tmp3_reg_1726(14),
      R => '0'
    );
\tmp3_reg_1726_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => tmp3_fu_1326_p2(15),
      Q => tmp3_reg_1726(15),
      R => '0'
    );
\tmp3_reg_1726_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => tmp3_fu_1326_p2(16),
      Q => tmp3_reg_1726(16),
      R => '0'
    );
\tmp3_reg_1726_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => tmp3_fu_1326_p2(17),
      Q => tmp3_reg_1726(17),
      R => '0'
    );
\tmp3_reg_1726_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => tmp3_fu_1326_p2(18),
      Q => tmp3_reg_1726(18),
      R => '0'
    );
\tmp3_reg_1726_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => tmp3_fu_1326_p2(19),
      Q => tmp3_reg_1726(19),
      R => '0'
    );
\tmp3_reg_1726_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => tmp3_fu_1326_p2(1),
      Q => tmp3_reg_1726(1),
      R => '0'
    );
\tmp3_reg_1726_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => tmp3_fu_1326_p2(20),
      Q => tmp3_reg_1726(20),
      R => '0'
    );
\tmp3_reg_1726_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => tmp3_fu_1326_p2(21),
      Q => tmp3_reg_1726(21),
      R => '0'
    );
\tmp3_reg_1726_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => tmp3_fu_1326_p2(22),
      Q => tmp3_reg_1726(22),
      R => '0'
    );
\tmp3_reg_1726_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => tmp3_fu_1326_p2(23),
      Q => tmp3_reg_1726(23),
      R => '0'
    );
\tmp3_reg_1726_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => tmp3_fu_1326_p2(24),
      Q => tmp3_reg_1726(24),
      R => '0'
    );
\tmp3_reg_1726_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => tmp3_fu_1326_p2(25),
      Q => tmp3_reg_1726(25),
      R => '0'
    );
\tmp3_reg_1726_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => tmp3_fu_1326_p2(26),
      Q => tmp3_reg_1726(26),
      R => '0'
    );
\tmp3_reg_1726_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => tmp3_fu_1326_p2(27),
      Q => tmp3_reg_1726(27),
      R => '0'
    );
\tmp3_reg_1726_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => tmp3_fu_1326_p2(28),
      Q => tmp3_reg_1726(28),
      R => '0'
    );
\tmp3_reg_1726_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => tmp3_fu_1326_p2(29),
      Q => tmp3_reg_1726(29),
      R => '0'
    );
\tmp3_reg_1726_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => tmp3_fu_1326_p2(2),
      Q => tmp3_reg_1726(2),
      R => '0'
    );
\tmp3_reg_1726_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => tmp3_fu_1326_p2(30),
      Q => tmp3_reg_1726(30),
      R => '0'
    );
\tmp3_reg_1726_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => tmp3_fu_1326_p2(31),
      Q => tmp3_reg_1726(31),
      R => '0'
    );
\tmp3_reg_1726_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => tmp3_fu_1326_p2(3),
      Q => tmp3_reg_1726(3),
      R => '0'
    );
\tmp3_reg_1726_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => tmp3_fu_1326_p2(4),
      Q => tmp3_reg_1726(4),
      R => '0'
    );
\tmp3_reg_1726_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => tmp3_fu_1326_p2(5),
      Q => tmp3_reg_1726(5),
      R => '0'
    );
\tmp3_reg_1726_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => tmp3_fu_1326_p2(6),
      Q => tmp3_reg_1726(6),
      R => '0'
    );
\tmp3_reg_1726_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => tmp3_fu_1326_p2(7),
      Q => tmp3_reg_1726(7),
      R => '0'
    );
\tmp3_reg_1726_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => tmp3_fu_1326_p2(8),
      Q => tmp3_reg_1726(8),
      R => '0'
    );
\tmp3_reg_1726_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => tmp3_fu_1326_p2(9),
      Q => tmp3_reg_1726(9),
      R => '0'
    );
\tmp4_reg_1731_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => tmp4_fu_1332_p2(0),
      Q => tmp4_reg_1731(0),
      R => '0'
    );
\tmp4_reg_1731_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => tmp4_fu_1332_p2(10),
      Q => tmp4_reg_1731(10),
      R => '0'
    );
\tmp4_reg_1731_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => tmp4_fu_1332_p2(11),
      Q => tmp4_reg_1731(11),
      R => '0'
    );
\tmp4_reg_1731_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => tmp4_fu_1332_p2(12),
      Q => tmp4_reg_1731(12),
      R => '0'
    );
\tmp4_reg_1731_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => tmp4_fu_1332_p2(13),
      Q => tmp4_reg_1731(13),
      R => '0'
    );
\tmp4_reg_1731_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => tmp4_fu_1332_p2(14),
      Q => tmp4_reg_1731(14),
      R => '0'
    );
\tmp4_reg_1731_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => tmp4_fu_1332_p2(15),
      Q => tmp4_reg_1731(15),
      R => '0'
    );
\tmp4_reg_1731_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => tmp4_fu_1332_p2(16),
      Q => tmp4_reg_1731(16),
      R => '0'
    );
\tmp4_reg_1731_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => tmp4_fu_1332_p2(17),
      Q => tmp4_reg_1731(17),
      R => '0'
    );
\tmp4_reg_1731_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => tmp4_fu_1332_p2(18),
      Q => tmp4_reg_1731(18),
      R => '0'
    );
\tmp4_reg_1731_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => tmp4_fu_1332_p2(19),
      Q => tmp4_reg_1731(19),
      R => '0'
    );
\tmp4_reg_1731_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => tmp4_fu_1332_p2(1),
      Q => tmp4_reg_1731(1),
      R => '0'
    );
\tmp4_reg_1731_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => tmp4_fu_1332_p2(20),
      Q => tmp4_reg_1731(20),
      R => '0'
    );
\tmp4_reg_1731_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => tmp4_fu_1332_p2(21),
      Q => tmp4_reg_1731(21),
      R => '0'
    );
\tmp4_reg_1731_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => tmp4_fu_1332_p2(22),
      Q => tmp4_reg_1731(22),
      R => '0'
    );
\tmp4_reg_1731_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => tmp4_fu_1332_p2(23),
      Q => tmp4_reg_1731(23),
      R => '0'
    );
\tmp4_reg_1731_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => tmp4_fu_1332_p2(24),
      Q => tmp4_reg_1731(24),
      R => '0'
    );
\tmp4_reg_1731_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => tmp4_fu_1332_p2(25),
      Q => tmp4_reg_1731(25),
      R => '0'
    );
\tmp4_reg_1731_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => tmp4_fu_1332_p2(26),
      Q => tmp4_reg_1731(26),
      R => '0'
    );
\tmp4_reg_1731_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => tmp4_fu_1332_p2(27),
      Q => tmp4_reg_1731(27),
      R => '0'
    );
\tmp4_reg_1731_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => tmp4_fu_1332_p2(28),
      Q => tmp4_reg_1731(28),
      R => '0'
    );
\tmp4_reg_1731_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => tmp4_fu_1332_p2(29),
      Q => tmp4_reg_1731(29),
      R => '0'
    );
\tmp4_reg_1731_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => tmp4_fu_1332_p2(2),
      Q => tmp4_reg_1731(2),
      R => '0'
    );
\tmp4_reg_1731_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => tmp4_fu_1332_p2(30),
      Q => tmp4_reg_1731(30),
      R => '0'
    );
\tmp4_reg_1731_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => tmp4_fu_1332_p2(31),
      Q => tmp4_reg_1731(31),
      R => '0'
    );
\tmp4_reg_1731_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => tmp4_fu_1332_p2(3),
      Q => tmp4_reg_1731(3),
      R => '0'
    );
\tmp4_reg_1731_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => tmp4_fu_1332_p2(4),
      Q => tmp4_reg_1731(4),
      R => '0'
    );
\tmp4_reg_1731_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => tmp4_fu_1332_p2(5),
      Q => tmp4_reg_1731(5),
      R => '0'
    );
\tmp4_reg_1731_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => tmp4_fu_1332_p2(6),
      Q => tmp4_reg_1731(6),
      R => '0'
    );
\tmp4_reg_1731_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => tmp4_fu_1332_p2(7),
      Q => tmp4_reg_1731(7),
      R => '0'
    );
\tmp4_reg_1731_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => tmp4_fu_1332_p2(8),
      Q => tmp4_reg_1731(8),
      R => '0'
    );
\tmp4_reg_1731_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => tmp4_fu_1332_p2(9),
      Q => tmp4_reg_1731(9),
      R => '0'
    );
\tmp_3_reg_1423[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFCE00CC"
    )
        port map (
      I0 => x1_reg_371(2),
      I1 => x1_reg_371(0),
      I2 => x1_reg_371(1),
      I3 => \ap_CS_fsm[4]_i_2_n_0\,
      I4 => tmp_3_reg_1423(0),
      O => \tmp_3_reg_1423[0]_i_1_n_0\
    );
\tmp_3_reg_1423[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF200F0"
    )
        port map (
      I0 => x1_reg_371(2),
      I1 => x1_reg_371(0),
      I2 => x1_reg_371(1),
      I3 => \ap_CS_fsm[4]_i_2_n_0\,
      I4 => tmp_3_reg_1423(1),
      O => \tmp_3_reg_1423[1]_i_1_n_0\
    );
\tmp_3_reg_1423_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_3_reg_1423[0]_i_1_n_0\,
      Q => tmp_3_reg_1423(0),
      R => '0'
    );
\tmp_3_reg_1423_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_3_reg_1423[1]_i_1_n_0\,
      Q => tmp_3_reg_1423(1),
      R => '0'
    );
\tmp_6_reg_1582[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => x_assign_reg_473(0),
      I1 => \exitcond_flatten8_reg_1554_reg_n_0_[0]\,
      I2 => ap_CS_fsm_pp3_stage0,
      I3 => cnn_2d_conv_d4x4_bkb_U2_n_1,
      I4 => tmp_6_reg_1582(0),
      O => \tmp_6_reg_1582[0]_i_1_n_0\
    );
\tmp_6_reg_1582[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => x_assign_reg_473(1),
      I1 => \exitcond_flatten8_reg_1554_reg_n_0_[0]\,
      I2 => ap_CS_fsm_pp3_stage0,
      I3 => cnn_2d_conv_d4x4_bkb_U2_n_1,
      I4 => tmp_6_reg_1582(1),
      O => \tmp_6_reg_1582[1]_i_1_n_0\
    );
\tmp_6_reg_1582_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_6_reg_1582[0]_i_1_n_0\,
      Q => tmp_6_reg_1582(0),
      R => '0'
    );
\tmp_6_reg_1582_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_6_reg_1582[1]_i_1_n_0\,
      Q => tmp_6_reg_1582(1),
      R => '0'
    );
\tmp_8_1_1_i_reg_1701_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_1\(0),
      Q => tmp_8_1_1_i_reg_1701(0),
      R => '0'
    );
\tmp_8_1_1_i_reg_1701_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_1\(10),
      Q => tmp_8_1_1_i_reg_1701(10),
      R => '0'
    );
\tmp_8_1_1_i_reg_1701_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_1\(11),
      Q => tmp_8_1_1_i_reg_1701(11),
      R => '0'
    );
\tmp_8_1_1_i_reg_1701_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_1\(12),
      Q => tmp_8_1_1_i_reg_1701(12),
      R => '0'
    );
\tmp_8_1_1_i_reg_1701_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_1\(13),
      Q => tmp_8_1_1_i_reg_1701(13),
      R => '0'
    );
\tmp_8_1_1_i_reg_1701_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_1\(14),
      Q => tmp_8_1_1_i_reg_1701(14),
      R => '0'
    );
\tmp_8_1_1_i_reg_1701_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_1\(15),
      Q => tmp_8_1_1_i_reg_1701(15),
      R => '0'
    );
\tmp_8_1_1_i_reg_1701_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_1\(16),
      Q => tmp_8_1_1_i_reg_1701(16),
      R => '0'
    );
\tmp_8_1_1_i_reg_1701_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_1\(17),
      Q => tmp_8_1_1_i_reg_1701(17),
      R => '0'
    );
\tmp_8_1_1_i_reg_1701_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_1\(18),
      Q => tmp_8_1_1_i_reg_1701(18),
      R => '0'
    );
\tmp_8_1_1_i_reg_1701_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_1\(19),
      Q => tmp_8_1_1_i_reg_1701(19),
      R => '0'
    );
\tmp_8_1_1_i_reg_1701_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_1\(1),
      Q => tmp_8_1_1_i_reg_1701(1),
      R => '0'
    );
\tmp_8_1_1_i_reg_1701_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_1\(20),
      Q => tmp_8_1_1_i_reg_1701(20),
      R => '0'
    );
\tmp_8_1_1_i_reg_1701_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_1\(21),
      Q => tmp_8_1_1_i_reg_1701(21),
      R => '0'
    );
\tmp_8_1_1_i_reg_1701_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_1\(22),
      Q => tmp_8_1_1_i_reg_1701(22),
      R => '0'
    );
\tmp_8_1_1_i_reg_1701_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_1\(23),
      Q => tmp_8_1_1_i_reg_1701(23),
      R => '0'
    );
\tmp_8_1_1_i_reg_1701_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_1\(24),
      Q => tmp_8_1_1_i_reg_1701(24),
      R => '0'
    );
\tmp_8_1_1_i_reg_1701_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_1\(25),
      Q => tmp_8_1_1_i_reg_1701(25),
      R => '0'
    );
\tmp_8_1_1_i_reg_1701_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_1\(26),
      Q => tmp_8_1_1_i_reg_1701(26),
      R => '0'
    );
\tmp_8_1_1_i_reg_1701_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_1\(27),
      Q => tmp_8_1_1_i_reg_1701(27),
      R => '0'
    );
\tmp_8_1_1_i_reg_1701_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_1\(28),
      Q => tmp_8_1_1_i_reg_1701(28),
      R => '0'
    );
\tmp_8_1_1_i_reg_1701_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_1\(29),
      Q => tmp_8_1_1_i_reg_1701(29),
      R => '0'
    );
\tmp_8_1_1_i_reg_1701_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_1\(2),
      Q => tmp_8_1_1_i_reg_1701(2),
      R => '0'
    );
\tmp_8_1_1_i_reg_1701_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_1\(30),
      Q => tmp_8_1_1_i_reg_1701(30),
      R => '0'
    );
\tmp_8_1_1_i_reg_1701_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_1\(31),
      Q => tmp_8_1_1_i_reg_1701(31),
      R => '0'
    );
\tmp_8_1_1_i_reg_1701_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_1\(3),
      Q => tmp_8_1_1_i_reg_1701(3),
      R => '0'
    );
\tmp_8_1_1_i_reg_1701_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_1\(4),
      Q => tmp_8_1_1_i_reg_1701(4),
      R => '0'
    );
\tmp_8_1_1_i_reg_1701_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_1\(5),
      Q => tmp_8_1_1_i_reg_1701(5),
      R => '0'
    );
\tmp_8_1_1_i_reg_1701_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_1\(6),
      Q => tmp_8_1_1_i_reg_1701(6),
      R => '0'
    );
\tmp_8_1_1_i_reg_1701_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_1\(7),
      Q => tmp_8_1_1_i_reg_1701(7),
      R => '0'
    );
\tmp_8_1_1_i_reg_1701_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_1\(8),
      Q => tmp_8_1_1_i_reg_1701(8),
      R => '0'
    );
\tmp_8_1_1_i_reg_1701_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_1\(9),
      Q => tmp_8_1_1_i_reg_1701(9),
      R => '0'
    );
\tmp_8_1_2_i_reg_1706_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_2\(0),
      Q => tmp_8_1_2_i_reg_1706(0),
      R => '0'
    );
\tmp_8_1_2_i_reg_1706_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_2\(10),
      Q => tmp_8_1_2_i_reg_1706(10),
      R => '0'
    );
\tmp_8_1_2_i_reg_1706_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_2\(11),
      Q => tmp_8_1_2_i_reg_1706(11),
      R => '0'
    );
\tmp_8_1_2_i_reg_1706_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_2\(12),
      Q => tmp_8_1_2_i_reg_1706(12),
      R => '0'
    );
\tmp_8_1_2_i_reg_1706_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_2\(13),
      Q => tmp_8_1_2_i_reg_1706(13),
      R => '0'
    );
\tmp_8_1_2_i_reg_1706_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_2\(14),
      Q => tmp_8_1_2_i_reg_1706(14),
      R => '0'
    );
\tmp_8_1_2_i_reg_1706_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_2\(15),
      Q => tmp_8_1_2_i_reg_1706(15),
      R => '0'
    );
\tmp_8_1_2_i_reg_1706_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_2\(16),
      Q => tmp_8_1_2_i_reg_1706(16),
      R => '0'
    );
\tmp_8_1_2_i_reg_1706_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_2\(17),
      Q => tmp_8_1_2_i_reg_1706(17),
      R => '0'
    );
\tmp_8_1_2_i_reg_1706_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_2\(18),
      Q => tmp_8_1_2_i_reg_1706(18),
      R => '0'
    );
\tmp_8_1_2_i_reg_1706_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_2\(19),
      Q => tmp_8_1_2_i_reg_1706(19),
      R => '0'
    );
\tmp_8_1_2_i_reg_1706_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_2\(1),
      Q => tmp_8_1_2_i_reg_1706(1),
      R => '0'
    );
\tmp_8_1_2_i_reg_1706_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_2\(20),
      Q => tmp_8_1_2_i_reg_1706(20),
      R => '0'
    );
\tmp_8_1_2_i_reg_1706_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_2\(21),
      Q => tmp_8_1_2_i_reg_1706(21),
      R => '0'
    );
\tmp_8_1_2_i_reg_1706_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_2\(22),
      Q => tmp_8_1_2_i_reg_1706(22),
      R => '0'
    );
\tmp_8_1_2_i_reg_1706_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_2\(23),
      Q => tmp_8_1_2_i_reg_1706(23),
      R => '0'
    );
\tmp_8_1_2_i_reg_1706_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_2\(24),
      Q => tmp_8_1_2_i_reg_1706(24),
      R => '0'
    );
\tmp_8_1_2_i_reg_1706_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_2\(25),
      Q => tmp_8_1_2_i_reg_1706(25),
      R => '0'
    );
\tmp_8_1_2_i_reg_1706_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_2\(26),
      Q => tmp_8_1_2_i_reg_1706(26),
      R => '0'
    );
\tmp_8_1_2_i_reg_1706_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_2\(27),
      Q => tmp_8_1_2_i_reg_1706(27),
      R => '0'
    );
\tmp_8_1_2_i_reg_1706_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_2\(28),
      Q => tmp_8_1_2_i_reg_1706(28),
      R => '0'
    );
\tmp_8_1_2_i_reg_1706_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_2\(29),
      Q => tmp_8_1_2_i_reg_1706(29),
      R => '0'
    );
\tmp_8_1_2_i_reg_1706_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_2\(2),
      Q => tmp_8_1_2_i_reg_1706(2),
      R => '0'
    );
\tmp_8_1_2_i_reg_1706_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_2\(30),
      Q => tmp_8_1_2_i_reg_1706(30),
      R => '0'
    );
\tmp_8_1_2_i_reg_1706_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_2\(31),
      Q => tmp_8_1_2_i_reg_1706(31),
      R => '0'
    );
\tmp_8_1_2_i_reg_1706_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_2\(3),
      Q => tmp_8_1_2_i_reg_1706(3),
      R => '0'
    );
\tmp_8_1_2_i_reg_1706_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_2\(4),
      Q => tmp_8_1_2_i_reg_1706(4),
      R => '0'
    );
\tmp_8_1_2_i_reg_1706_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_2\(5),
      Q => tmp_8_1_2_i_reg_1706(5),
      R => '0'
    );
\tmp_8_1_2_i_reg_1706_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_2\(6),
      Q => tmp_8_1_2_i_reg_1706(6),
      R => '0'
    );
\tmp_8_1_2_i_reg_1706_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_2\(7),
      Q => tmp_8_1_2_i_reg_1706(7),
      R => '0'
    );
\tmp_8_1_2_i_reg_1706_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_2\(8),
      Q => tmp_8_1_2_i_reg_1706(8),
      R => '0'
    );
\tmp_8_1_2_i_reg_1706_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_2\(9),
      Q => tmp_8_1_2_i_reg_1706(9),
      R => '0'
    );
\tmp_8_2_1_i_reg_1716_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_4\(0),
      Q => tmp_8_2_1_i_reg_1716(0),
      R => '0'
    );
\tmp_8_2_1_i_reg_1716_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_4\(10),
      Q => tmp_8_2_1_i_reg_1716(10),
      R => '0'
    );
\tmp_8_2_1_i_reg_1716_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_4\(11),
      Q => tmp_8_2_1_i_reg_1716(11),
      R => '0'
    );
\tmp_8_2_1_i_reg_1716_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_4\(12),
      Q => tmp_8_2_1_i_reg_1716(12),
      R => '0'
    );
\tmp_8_2_1_i_reg_1716_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_4\(13),
      Q => tmp_8_2_1_i_reg_1716(13),
      R => '0'
    );
\tmp_8_2_1_i_reg_1716_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_4\(14),
      Q => tmp_8_2_1_i_reg_1716(14),
      R => '0'
    );
\tmp_8_2_1_i_reg_1716_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_4\(15),
      Q => tmp_8_2_1_i_reg_1716(15),
      R => '0'
    );
\tmp_8_2_1_i_reg_1716_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_4\(16),
      Q => tmp_8_2_1_i_reg_1716(16),
      R => '0'
    );
\tmp_8_2_1_i_reg_1716_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_4\(17),
      Q => tmp_8_2_1_i_reg_1716(17),
      R => '0'
    );
\tmp_8_2_1_i_reg_1716_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_4\(18),
      Q => tmp_8_2_1_i_reg_1716(18),
      R => '0'
    );
\tmp_8_2_1_i_reg_1716_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_4\(19),
      Q => tmp_8_2_1_i_reg_1716(19),
      R => '0'
    );
\tmp_8_2_1_i_reg_1716_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_4\(1),
      Q => tmp_8_2_1_i_reg_1716(1),
      R => '0'
    );
\tmp_8_2_1_i_reg_1716_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_4\(20),
      Q => tmp_8_2_1_i_reg_1716(20),
      R => '0'
    );
\tmp_8_2_1_i_reg_1716_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_4\(21),
      Q => tmp_8_2_1_i_reg_1716(21),
      R => '0'
    );
\tmp_8_2_1_i_reg_1716_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_4\(22),
      Q => tmp_8_2_1_i_reg_1716(22),
      R => '0'
    );
\tmp_8_2_1_i_reg_1716_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_4\(23),
      Q => tmp_8_2_1_i_reg_1716(23),
      R => '0'
    );
\tmp_8_2_1_i_reg_1716_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_4\(24),
      Q => tmp_8_2_1_i_reg_1716(24),
      R => '0'
    );
\tmp_8_2_1_i_reg_1716_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_4\(25),
      Q => tmp_8_2_1_i_reg_1716(25),
      R => '0'
    );
\tmp_8_2_1_i_reg_1716_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_4\(26),
      Q => tmp_8_2_1_i_reg_1716(26),
      R => '0'
    );
\tmp_8_2_1_i_reg_1716_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_4\(27),
      Q => tmp_8_2_1_i_reg_1716(27),
      R => '0'
    );
\tmp_8_2_1_i_reg_1716_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_4\(28),
      Q => tmp_8_2_1_i_reg_1716(28),
      R => '0'
    );
\tmp_8_2_1_i_reg_1716_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_4\(29),
      Q => tmp_8_2_1_i_reg_1716(29),
      R => '0'
    );
\tmp_8_2_1_i_reg_1716_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_4\(2),
      Q => tmp_8_2_1_i_reg_1716(2),
      R => '0'
    );
\tmp_8_2_1_i_reg_1716_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_4\(30),
      Q => tmp_8_2_1_i_reg_1716(30),
      R => '0'
    );
\tmp_8_2_1_i_reg_1716_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_4\(31),
      Q => tmp_8_2_1_i_reg_1716(31),
      R => '0'
    );
\tmp_8_2_1_i_reg_1716_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_4\(3),
      Q => tmp_8_2_1_i_reg_1716(3),
      R => '0'
    );
\tmp_8_2_1_i_reg_1716_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_4\(4),
      Q => tmp_8_2_1_i_reg_1716(4),
      R => '0'
    );
\tmp_8_2_1_i_reg_1716_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_4\(5),
      Q => tmp_8_2_1_i_reg_1716(5),
      R => '0'
    );
\tmp_8_2_1_i_reg_1716_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_4\(6),
      Q => tmp_8_2_1_i_reg_1716(6),
      R => '0'
    );
\tmp_8_2_1_i_reg_1716_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_4\(7),
      Q => tmp_8_2_1_i_reg_1716(7),
      R => '0'
    );
\tmp_8_2_1_i_reg_1716_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_4\(8),
      Q => tmp_8_2_1_i_reg_1716(8),
      R => '0'
    );
\tmp_8_2_1_i_reg_1716_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_4\(9),
      Q => tmp_8_2_1_i_reg_1716(9),
      R => '0'
    );
\tmp_8_2_2_i_reg_1721_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_5\(0),
      Q => tmp_8_2_2_i_reg_1721(0),
      R => '0'
    );
\tmp_8_2_2_i_reg_1721_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_5\(10),
      Q => tmp_8_2_2_i_reg_1721(10),
      R => '0'
    );
\tmp_8_2_2_i_reg_1721_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_5\(11),
      Q => tmp_8_2_2_i_reg_1721(11),
      R => '0'
    );
\tmp_8_2_2_i_reg_1721_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_5\(12),
      Q => tmp_8_2_2_i_reg_1721(12),
      R => '0'
    );
\tmp_8_2_2_i_reg_1721_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_5\(13),
      Q => tmp_8_2_2_i_reg_1721(13),
      R => '0'
    );
\tmp_8_2_2_i_reg_1721_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_5\(14),
      Q => tmp_8_2_2_i_reg_1721(14),
      R => '0'
    );
\tmp_8_2_2_i_reg_1721_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_5\(15),
      Q => tmp_8_2_2_i_reg_1721(15),
      R => '0'
    );
\tmp_8_2_2_i_reg_1721_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_5\(16),
      Q => tmp_8_2_2_i_reg_1721(16),
      R => '0'
    );
\tmp_8_2_2_i_reg_1721_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_5\(17),
      Q => tmp_8_2_2_i_reg_1721(17),
      R => '0'
    );
\tmp_8_2_2_i_reg_1721_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_5\(18),
      Q => tmp_8_2_2_i_reg_1721(18),
      R => '0'
    );
\tmp_8_2_2_i_reg_1721_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_5\(19),
      Q => tmp_8_2_2_i_reg_1721(19),
      R => '0'
    );
\tmp_8_2_2_i_reg_1721_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_5\(1),
      Q => tmp_8_2_2_i_reg_1721(1),
      R => '0'
    );
\tmp_8_2_2_i_reg_1721_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_5\(20),
      Q => tmp_8_2_2_i_reg_1721(20),
      R => '0'
    );
\tmp_8_2_2_i_reg_1721_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_5\(21),
      Q => tmp_8_2_2_i_reg_1721(21),
      R => '0'
    );
\tmp_8_2_2_i_reg_1721_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_5\(22),
      Q => tmp_8_2_2_i_reg_1721(22),
      R => '0'
    );
\tmp_8_2_2_i_reg_1721_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_5\(23),
      Q => tmp_8_2_2_i_reg_1721(23),
      R => '0'
    );
\tmp_8_2_2_i_reg_1721_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_5\(24),
      Q => tmp_8_2_2_i_reg_1721(24),
      R => '0'
    );
\tmp_8_2_2_i_reg_1721_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_5\(25),
      Q => tmp_8_2_2_i_reg_1721(25),
      R => '0'
    );
\tmp_8_2_2_i_reg_1721_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_5\(26),
      Q => tmp_8_2_2_i_reg_1721(26),
      R => '0'
    );
\tmp_8_2_2_i_reg_1721_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_5\(27),
      Q => tmp_8_2_2_i_reg_1721(27),
      R => '0'
    );
\tmp_8_2_2_i_reg_1721_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_5\(28),
      Q => tmp_8_2_2_i_reg_1721(28),
      R => '0'
    );
\tmp_8_2_2_i_reg_1721_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_5\(29),
      Q => tmp_8_2_2_i_reg_1721(29),
      R => '0'
    );
\tmp_8_2_2_i_reg_1721_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_5\(2),
      Q => tmp_8_2_2_i_reg_1721(2),
      R => '0'
    );
\tmp_8_2_2_i_reg_1721_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_5\(30),
      Q => tmp_8_2_2_i_reg_1721(30),
      R => '0'
    );
\tmp_8_2_2_i_reg_1721_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_5\(31),
      Q => tmp_8_2_2_i_reg_1721(31),
      R => '0'
    );
\tmp_8_2_2_i_reg_1721_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_5\(3),
      Q => tmp_8_2_2_i_reg_1721(3),
      R => '0'
    );
\tmp_8_2_2_i_reg_1721_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_5\(4),
      Q => tmp_8_2_2_i_reg_1721(4),
      R => '0'
    );
\tmp_8_2_2_i_reg_1721_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_5\(5),
      Q => tmp_8_2_2_i_reg_1721(5),
      R => '0'
    );
\tmp_8_2_2_i_reg_1721_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_5\(6),
      Q => tmp_8_2_2_i_reg_1721(6),
      R => '0'
    );
\tmp_8_2_2_i_reg_1721_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_5\(7),
      Q => tmp_8_2_2_i_reg_1721(7),
      R => '0'
    );
\tmp_8_2_2_i_reg_1721_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_5\(8),
      Q => tmp_8_2_2_i_reg_1721(8),
      R => '0'
    );
\tmp_8_2_2_i_reg_1721_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_5\(9),
      Q => tmp_8_2_2_i_reg_1721(9),
      R => '0'
    );
\tmp_8_2_i_reg_1711_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_3\(0),
      Q => tmp_8_2_i_reg_1711(0),
      R => '0'
    );
\tmp_8_2_i_reg_1711_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_3\(10),
      Q => tmp_8_2_i_reg_1711(10),
      R => '0'
    );
\tmp_8_2_i_reg_1711_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_3\(11),
      Q => tmp_8_2_i_reg_1711(11),
      R => '0'
    );
\tmp_8_2_i_reg_1711_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_3\(12),
      Q => tmp_8_2_i_reg_1711(12),
      R => '0'
    );
\tmp_8_2_i_reg_1711_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_3\(13),
      Q => tmp_8_2_i_reg_1711(13),
      R => '0'
    );
\tmp_8_2_i_reg_1711_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_3\(14),
      Q => tmp_8_2_i_reg_1711(14),
      R => '0'
    );
\tmp_8_2_i_reg_1711_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_3\(15),
      Q => tmp_8_2_i_reg_1711(15),
      R => '0'
    );
\tmp_8_2_i_reg_1711_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_3\(16),
      Q => tmp_8_2_i_reg_1711(16),
      R => '0'
    );
\tmp_8_2_i_reg_1711_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_3\(17),
      Q => tmp_8_2_i_reg_1711(17),
      R => '0'
    );
\tmp_8_2_i_reg_1711_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_3\(18),
      Q => tmp_8_2_i_reg_1711(18),
      R => '0'
    );
\tmp_8_2_i_reg_1711_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_3\(19),
      Q => tmp_8_2_i_reg_1711(19),
      R => '0'
    );
\tmp_8_2_i_reg_1711_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_3\(1),
      Q => tmp_8_2_i_reg_1711(1),
      R => '0'
    );
\tmp_8_2_i_reg_1711_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_3\(20),
      Q => tmp_8_2_i_reg_1711(20),
      R => '0'
    );
\tmp_8_2_i_reg_1711_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_3\(21),
      Q => tmp_8_2_i_reg_1711(21),
      R => '0'
    );
\tmp_8_2_i_reg_1711_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_3\(22),
      Q => tmp_8_2_i_reg_1711(22),
      R => '0'
    );
\tmp_8_2_i_reg_1711_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_3\(23),
      Q => tmp_8_2_i_reg_1711(23),
      R => '0'
    );
\tmp_8_2_i_reg_1711_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_3\(24),
      Q => tmp_8_2_i_reg_1711(24),
      R => '0'
    );
\tmp_8_2_i_reg_1711_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_3\(25),
      Q => tmp_8_2_i_reg_1711(25),
      R => '0'
    );
\tmp_8_2_i_reg_1711_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_3\(26),
      Q => tmp_8_2_i_reg_1711(26),
      R => '0'
    );
\tmp_8_2_i_reg_1711_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_3\(27),
      Q => tmp_8_2_i_reg_1711(27),
      R => '0'
    );
\tmp_8_2_i_reg_1711_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_3\(28),
      Q => tmp_8_2_i_reg_1711(28),
      R => '0'
    );
\tmp_8_2_i_reg_1711_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_3\(29),
      Q => tmp_8_2_i_reg_1711(29),
      R => '0'
    );
\tmp_8_2_i_reg_1711_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_3\(2),
      Q => tmp_8_2_i_reg_1711(2),
      R => '0'
    );
\tmp_8_2_i_reg_1711_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_3\(30),
      Q => tmp_8_2_i_reg_1711(30),
      R => '0'
    );
\tmp_8_2_i_reg_1711_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_3\(31),
      Q => tmp_8_2_i_reg_1711(31),
      R => '0'
    );
\tmp_8_2_i_reg_1711_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_3\(3),
      Q => tmp_8_2_i_reg_1711(3),
      R => '0'
    );
\tmp_8_2_i_reg_1711_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_3\(4),
      Q => tmp_8_2_i_reg_1711(4),
      R => '0'
    );
\tmp_8_2_i_reg_1711_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_3\(5),
      Q => tmp_8_2_i_reg_1711(5),
      R => '0'
    );
\tmp_8_2_i_reg_1711_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_3\(6),
      Q => tmp_8_2_i_reg_1711(6),
      R => '0'
    );
\tmp_8_2_i_reg_1711_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_3\(7),
      Q => tmp_8_2_i_reg_1711(7),
      R => '0'
    );
\tmp_8_2_i_reg_1711_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_3\(8),
      Q => tmp_8_2_i_reg_1711(8),
      R => '0'
    );
\tmp_8_2_i_reg_1711_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp3_reg_1726[31]_i_1_n_0\,
      D => \cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff3_reg_3\(9),
      Q => tmp_8_2_i_reg_1711(9),
      R => '0'
    );
\window_0_0_fu_150[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter2,
      I1 => cnn_2d_conv_d4x4_bkb_U2_n_1,
      O => p_65_in
    );
\window_0_0_fu_150_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => window_0_1_fu_154(0),
      Q => window_0_0_fu_150(0),
      R => '0'
    );
\window_0_0_fu_150_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => window_0_1_fu_154(10),
      Q => window_0_0_fu_150(10),
      R => '0'
    );
\window_0_0_fu_150_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => window_0_1_fu_154(11),
      Q => window_0_0_fu_150(11),
      R => '0'
    );
\window_0_0_fu_150_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => window_0_1_fu_154(12),
      Q => window_0_0_fu_150(12),
      R => '0'
    );
\window_0_0_fu_150_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => window_0_1_fu_154(13),
      Q => window_0_0_fu_150(13),
      R => '0'
    );
\window_0_0_fu_150_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => window_0_1_fu_154(14),
      Q => window_0_0_fu_150(14),
      R => '0'
    );
\window_0_0_fu_150_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => window_0_1_fu_154(15),
      Q => window_0_0_fu_150(15),
      R => '0'
    );
\window_0_0_fu_150_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => window_0_1_fu_154(16),
      Q => window_0_0_fu_150(16),
      R => '0'
    );
\window_0_0_fu_150_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => window_0_1_fu_154(17),
      Q => window_0_0_fu_150(17),
      R => '0'
    );
\window_0_0_fu_150_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => window_0_1_fu_154(18),
      Q => window_0_0_fu_150(18),
      R => '0'
    );
\window_0_0_fu_150_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => window_0_1_fu_154(19),
      Q => window_0_0_fu_150(19),
      R => '0'
    );
\window_0_0_fu_150_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => window_0_1_fu_154(1),
      Q => window_0_0_fu_150(1),
      R => '0'
    );
\window_0_0_fu_150_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => window_0_1_fu_154(20),
      Q => window_0_0_fu_150(20),
      R => '0'
    );
\window_0_0_fu_150_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => window_0_1_fu_154(21),
      Q => window_0_0_fu_150(21),
      R => '0'
    );
\window_0_0_fu_150_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => window_0_1_fu_154(22),
      Q => window_0_0_fu_150(22),
      R => '0'
    );
\window_0_0_fu_150_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => window_0_1_fu_154(23),
      Q => window_0_0_fu_150(23),
      R => '0'
    );
\window_0_0_fu_150_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => window_0_1_fu_154(24),
      Q => window_0_0_fu_150(24),
      R => '0'
    );
\window_0_0_fu_150_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => window_0_1_fu_154(25),
      Q => window_0_0_fu_150(25),
      R => '0'
    );
\window_0_0_fu_150_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => window_0_1_fu_154(26),
      Q => window_0_0_fu_150(26),
      R => '0'
    );
\window_0_0_fu_150_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => window_0_1_fu_154(27),
      Q => window_0_0_fu_150(27),
      R => '0'
    );
\window_0_0_fu_150_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => window_0_1_fu_154(28),
      Q => window_0_0_fu_150(28),
      R => '0'
    );
\window_0_0_fu_150_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => window_0_1_fu_154(29),
      Q => window_0_0_fu_150(29),
      R => '0'
    );
\window_0_0_fu_150_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => window_0_1_fu_154(2),
      Q => window_0_0_fu_150(2),
      R => '0'
    );
\window_0_0_fu_150_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => window_0_1_fu_154(30),
      Q => window_0_0_fu_150(30),
      R => '0'
    );
\window_0_0_fu_150_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => window_0_1_fu_154(31),
      Q => window_0_0_fu_150(31),
      R => '0'
    );
\window_0_0_fu_150_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => window_0_1_fu_154(3),
      Q => window_0_0_fu_150(3),
      R => '0'
    );
\window_0_0_fu_150_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => window_0_1_fu_154(4),
      Q => window_0_0_fu_150(4),
      R => '0'
    );
\window_0_0_fu_150_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => window_0_1_fu_154(5),
      Q => window_0_0_fu_150(5),
      R => '0'
    );
\window_0_0_fu_150_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => window_0_1_fu_154(6),
      Q => window_0_0_fu_150(6),
      R => '0'
    );
\window_0_0_fu_150_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => window_0_1_fu_154(7),
      Q => window_0_0_fu_150(7),
      R => '0'
    );
\window_0_0_fu_150_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => window_0_1_fu_154(8),
      Q => window_0_0_fu_150(8),
      R => '0'
    );
\window_0_0_fu_150_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => window_0_1_fu_154(9),
      Q => window_0_0_fu_150(9),
      R => '0'
    );
\window_0_0_read_as_fu_146_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => window_0_0_fu_150(0),
      Q => window_0_0_read_as_fu_146(0),
      R => '0'
    );
\window_0_0_read_as_fu_146_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => window_0_0_fu_150(10),
      Q => window_0_0_read_as_fu_146(10),
      R => '0'
    );
\window_0_0_read_as_fu_146_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => window_0_0_fu_150(11),
      Q => window_0_0_read_as_fu_146(11),
      R => '0'
    );
\window_0_0_read_as_fu_146_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => window_0_0_fu_150(12),
      Q => window_0_0_read_as_fu_146(12),
      R => '0'
    );
\window_0_0_read_as_fu_146_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => window_0_0_fu_150(13),
      Q => window_0_0_read_as_fu_146(13),
      R => '0'
    );
\window_0_0_read_as_fu_146_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => window_0_0_fu_150(14),
      Q => window_0_0_read_as_fu_146(14),
      R => '0'
    );
\window_0_0_read_as_fu_146_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => window_0_0_fu_150(15),
      Q => window_0_0_read_as_fu_146(15),
      R => '0'
    );
\window_0_0_read_as_fu_146_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => window_0_0_fu_150(16),
      Q => window_0_0_read_as_fu_146(16),
      R => '0'
    );
\window_0_0_read_as_fu_146_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => window_0_0_fu_150(17),
      Q => window_0_0_read_as_fu_146(17),
      R => '0'
    );
\window_0_0_read_as_fu_146_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => window_0_0_fu_150(18),
      Q => window_0_0_read_as_fu_146(18),
      R => '0'
    );
\window_0_0_read_as_fu_146_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => window_0_0_fu_150(19),
      Q => window_0_0_read_as_fu_146(19),
      R => '0'
    );
\window_0_0_read_as_fu_146_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => window_0_0_fu_150(1),
      Q => window_0_0_read_as_fu_146(1),
      R => '0'
    );
\window_0_0_read_as_fu_146_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => window_0_0_fu_150(20),
      Q => window_0_0_read_as_fu_146(20),
      R => '0'
    );
\window_0_0_read_as_fu_146_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => window_0_0_fu_150(21),
      Q => window_0_0_read_as_fu_146(21),
      R => '0'
    );
\window_0_0_read_as_fu_146_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => window_0_0_fu_150(22),
      Q => window_0_0_read_as_fu_146(22),
      R => '0'
    );
\window_0_0_read_as_fu_146_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => window_0_0_fu_150(23),
      Q => window_0_0_read_as_fu_146(23),
      R => '0'
    );
\window_0_0_read_as_fu_146_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => window_0_0_fu_150(24),
      Q => window_0_0_read_as_fu_146(24),
      R => '0'
    );
\window_0_0_read_as_fu_146_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => window_0_0_fu_150(25),
      Q => window_0_0_read_as_fu_146(25),
      R => '0'
    );
\window_0_0_read_as_fu_146_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => window_0_0_fu_150(26),
      Q => window_0_0_read_as_fu_146(26),
      R => '0'
    );
\window_0_0_read_as_fu_146_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => window_0_0_fu_150(27),
      Q => window_0_0_read_as_fu_146(27),
      R => '0'
    );
\window_0_0_read_as_fu_146_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => window_0_0_fu_150(28),
      Q => window_0_0_read_as_fu_146(28),
      R => '0'
    );
\window_0_0_read_as_fu_146_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => window_0_0_fu_150(29),
      Q => window_0_0_read_as_fu_146(29),
      R => '0'
    );
\window_0_0_read_as_fu_146_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => window_0_0_fu_150(2),
      Q => window_0_0_read_as_fu_146(2),
      R => '0'
    );
\window_0_0_read_as_fu_146_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => window_0_0_fu_150(30),
      Q => window_0_0_read_as_fu_146(30),
      R => '0'
    );
\window_0_0_read_as_fu_146_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => window_0_0_fu_150(31),
      Q => window_0_0_read_as_fu_146(31),
      R => '0'
    );
\window_0_0_read_as_fu_146_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => window_0_0_fu_150(3),
      Q => window_0_0_read_as_fu_146(3),
      R => '0'
    );
\window_0_0_read_as_fu_146_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => window_0_0_fu_150(4),
      Q => window_0_0_read_as_fu_146(4),
      R => '0'
    );
\window_0_0_read_as_fu_146_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => window_0_0_fu_150(5),
      Q => window_0_0_read_as_fu_146(5),
      R => '0'
    );
\window_0_0_read_as_fu_146_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => window_0_0_fu_150(6),
      Q => window_0_0_read_as_fu_146(6),
      R => '0'
    );
\window_0_0_read_as_fu_146_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => window_0_0_fu_150(7),
      Q => window_0_0_read_as_fu_146(7),
      R => '0'
    );
\window_0_0_read_as_fu_146_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => window_0_0_fu_150(8),
      Q => window_0_0_read_as_fu_146(8),
      R => '0'
    );
\window_0_0_read_as_fu_146_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => window_0_0_fu_150(9),
      Q => window_0_0_read_as_fu_146(9),
      R => '0'
    );
\window_0_1_fu_154[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter2,
      I1 => cnn_2d_conv_d4x4_bkb_U2_n_1,
      I2 => \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1554_reg_n_0_[0]\,
      O => lineBuffer_0_2_s_reg_5341
    );
\window_0_1_fu_154_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_s_reg_5341,
      D => windowRightCol_0_fu_1149_p6(0),
      Q => window_0_1_fu_154(0),
      R => '0'
    );
\window_0_1_fu_154_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_s_reg_5341,
      D => windowRightCol_0_fu_1149_p6(10),
      Q => window_0_1_fu_154(10),
      R => '0'
    );
\window_0_1_fu_154_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_s_reg_5341,
      D => windowRightCol_0_fu_1149_p6(11),
      Q => window_0_1_fu_154(11),
      R => '0'
    );
\window_0_1_fu_154_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_s_reg_5341,
      D => windowRightCol_0_fu_1149_p6(12),
      Q => window_0_1_fu_154(12),
      R => '0'
    );
\window_0_1_fu_154_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_s_reg_5341,
      D => windowRightCol_0_fu_1149_p6(13),
      Q => window_0_1_fu_154(13),
      R => '0'
    );
\window_0_1_fu_154_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_s_reg_5341,
      D => windowRightCol_0_fu_1149_p6(14),
      Q => window_0_1_fu_154(14),
      R => '0'
    );
\window_0_1_fu_154_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_s_reg_5341,
      D => windowRightCol_0_fu_1149_p6(15),
      Q => window_0_1_fu_154(15),
      R => '0'
    );
\window_0_1_fu_154_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_s_reg_5341,
      D => windowRightCol_0_fu_1149_p6(16),
      Q => window_0_1_fu_154(16),
      R => '0'
    );
\window_0_1_fu_154_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_s_reg_5341,
      D => windowRightCol_0_fu_1149_p6(17),
      Q => window_0_1_fu_154(17),
      R => '0'
    );
\window_0_1_fu_154_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_s_reg_5341,
      D => windowRightCol_0_fu_1149_p6(18),
      Q => window_0_1_fu_154(18),
      R => '0'
    );
\window_0_1_fu_154_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_s_reg_5341,
      D => windowRightCol_0_fu_1149_p6(19),
      Q => window_0_1_fu_154(19),
      R => '0'
    );
\window_0_1_fu_154_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_s_reg_5341,
      D => windowRightCol_0_fu_1149_p6(1),
      Q => window_0_1_fu_154(1),
      R => '0'
    );
\window_0_1_fu_154_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_s_reg_5341,
      D => windowRightCol_0_fu_1149_p6(20),
      Q => window_0_1_fu_154(20),
      R => '0'
    );
\window_0_1_fu_154_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_s_reg_5341,
      D => windowRightCol_0_fu_1149_p6(21),
      Q => window_0_1_fu_154(21),
      R => '0'
    );
\window_0_1_fu_154_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_s_reg_5341,
      D => windowRightCol_0_fu_1149_p6(22),
      Q => window_0_1_fu_154(22),
      R => '0'
    );
\window_0_1_fu_154_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_s_reg_5341,
      D => windowRightCol_0_fu_1149_p6(23),
      Q => window_0_1_fu_154(23),
      R => '0'
    );
\window_0_1_fu_154_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_s_reg_5341,
      D => windowRightCol_0_fu_1149_p6(24),
      Q => window_0_1_fu_154(24),
      R => '0'
    );
\window_0_1_fu_154_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_s_reg_5341,
      D => windowRightCol_0_fu_1149_p6(25),
      Q => window_0_1_fu_154(25),
      R => '0'
    );
\window_0_1_fu_154_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_s_reg_5341,
      D => windowRightCol_0_fu_1149_p6(26),
      Q => window_0_1_fu_154(26),
      R => '0'
    );
\window_0_1_fu_154_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_s_reg_5341,
      D => windowRightCol_0_fu_1149_p6(27),
      Q => window_0_1_fu_154(27),
      R => '0'
    );
\window_0_1_fu_154_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_s_reg_5341,
      D => windowRightCol_0_fu_1149_p6(28),
      Q => window_0_1_fu_154(28),
      R => '0'
    );
\window_0_1_fu_154_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_s_reg_5341,
      D => windowRightCol_0_fu_1149_p6(29),
      Q => window_0_1_fu_154(29),
      R => '0'
    );
\window_0_1_fu_154_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_s_reg_5341,
      D => windowRightCol_0_fu_1149_p6(2),
      Q => window_0_1_fu_154(2),
      R => '0'
    );
\window_0_1_fu_154_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_s_reg_5341,
      D => windowRightCol_0_fu_1149_p6(30),
      Q => window_0_1_fu_154(30),
      R => '0'
    );
\window_0_1_fu_154_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_s_reg_5341,
      D => windowRightCol_0_fu_1149_p6(31),
      Q => window_0_1_fu_154(31),
      R => '0'
    );
\window_0_1_fu_154_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_s_reg_5341,
      D => windowRightCol_0_fu_1149_p6(3),
      Q => window_0_1_fu_154(3),
      R => '0'
    );
\window_0_1_fu_154_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_s_reg_5341,
      D => windowRightCol_0_fu_1149_p6(4),
      Q => window_0_1_fu_154(4),
      R => '0'
    );
\window_0_1_fu_154_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_s_reg_5341,
      D => windowRightCol_0_fu_1149_p6(5),
      Q => window_0_1_fu_154(5),
      R => '0'
    );
\window_0_1_fu_154_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_s_reg_5341,
      D => windowRightCol_0_fu_1149_p6(6),
      Q => window_0_1_fu_154(6),
      R => '0'
    );
\window_0_1_fu_154_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_s_reg_5341,
      D => windowRightCol_0_fu_1149_p6(7),
      Q => window_0_1_fu_154(7),
      R => '0'
    );
\window_0_1_fu_154_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_s_reg_5341,
      D => windowRightCol_0_fu_1149_p6(8),
      Q => window_0_1_fu_154(8),
      R => '0'
    );
\window_0_1_fu_154_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_0_2_s_reg_5341,
      D => windowRightCol_0_fu_1149_p6(9),
      Q => window_0_1_fu_154(9),
      R => '0'
    );
\window_1_0_read_as_fu_158_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => window_1_0_phi_fu_569_p4(0),
      Q => window_1_0_read_as_fu_158(0),
      R => '0'
    );
\window_1_0_read_as_fu_158_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => window_1_0_phi_fu_569_p4(10),
      Q => window_1_0_read_as_fu_158(10),
      R => '0'
    );
\window_1_0_read_as_fu_158_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => window_1_0_phi_fu_569_p4(11),
      Q => window_1_0_read_as_fu_158(11),
      R => '0'
    );
\window_1_0_read_as_fu_158_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => window_1_0_phi_fu_569_p4(12),
      Q => window_1_0_read_as_fu_158(12),
      R => '0'
    );
\window_1_0_read_as_fu_158_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => window_1_0_phi_fu_569_p4(13),
      Q => window_1_0_read_as_fu_158(13),
      R => '0'
    );
\window_1_0_read_as_fu_158_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => window_1_0_phi_fu_569_p4(14),
      Q => window_1_0_read_as_fu_158(14),
      R => '0'
    );
\window_1_0_read_as_fu_158_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => window_1_0_phi_fu_569_p4(15),
      Q => window_1_0_read_as_fu_158(15),
      R => '0'
    );
\window_1_0_read_as_fu_158_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => window_1_0_phi_fu_569_p4(16),
      Q => window_1_0_read_as_fu_158(16),
      R => '0'
    );
\window_1_0_read_as_fu_158_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => window_1_0_phi_fu_569_p4(17),
      Q => window_1_0_read_as_fu_158(17),
      R => '0'
    );
\window_1_0_read_as_fu_158_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => window_1_0_phi_fu_569_p4(18),
      Q => window_1_0_read_as_fu_158(18),
      R => '0'
    );
\window_1_0_read_as_fu_158_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => window_1_0_phi_fu_569_p4(19),
      Q => window_1_0_read_as_fu_158(19),
      R => '0'
    );
\window_1_0_read_as_fu_158_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => window_1_0_phi_fu_569_p4(1),
      Q => window_1_0_read_as_fu_158(1),
      R => '0'
    );
\window_1_0_read_as_fu_158_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => window_1_0_phi_fu_569_p4(20),
      Q => window_1_0_read_as_fu_158(20),
      R => '0'
    );
\window_1_0_read_as_fu_158_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => window_1_0_phi_fu_569_p4(21),
      Q => window_1_0_read_as_fu_158(21),
      R => '0'
    );
\window_1_0_read_as_fu_158_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => window_1_0_phi_fu_569_p4(22),
      Q => window_1_0_read_as_fu_158(22),
      R => '0'
    );
\window_1_0_read_as_fu_158_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => window_1_0_phi_fu_569_p4(23),
      Q => window_1_0_read_as_fu_158(23),
      R => '0'
    );
\window_1_0_read_as_fu_158_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => window_1_0_phi_fu_569_p4(24),
      Q => window_1_0_read_as_fu_158(24),
      R => '0'
    );
\window_1_0_read_as_fu_158_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => window_1_0_phi_fu_569_p4(25),
      Q => window_1_0_read_as_fu_158(25),
      R => '0'
    );
\window_1_0_read_as_fu_158_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => window_1_0_phi_fu_569_p4(26),
      Q => window_1_0_read_as_fu_158(26),
      R => '0'
    );
\window_1_0_read_as_fu_158_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => window_1_0_phi_fu_569_p4(27),
      Q => window_1_0_read_as_fu_158(27),
      R => '0'
    );
\window_1_0_read_as_fu_158_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => window_1_0_phi_fu_569_p4(28),
      Q => window_1_0_read_as_fu_158(28),
      R => '0'
    );
\window_1_0_read_as_fu_158_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => window_1_0_phi_fu_569_p4(29),
      Q => window_1_0_read_as_fu_158(29),
      R => '0'
    );
\window_1_0_read_as_fu_158_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => window_1_0_phi_fu_569_p4(2),
      Q => window_1_0_read_as_fu_158(2),
      R => '0'
    );
\window_1_0_read_as_fu_158_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => window_1_0_phi_fu_569_p4(30),
      Q => window_1_0_read_as_fu_158(30),
      R => '0'
    );
\window_1_0_read_as_fu_158_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => window_1_0_phi_fu_569_p4(31),
      Q => window_1_0_read_as_fu_158(31),
      R => '0'
    );
\window_1_0_read_as_fu_158_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => window_1_0_phi_fu_569_p4(3),
      Q => window_1_0_read_as_fu_158(3),
      R => '0'
    );
\window_1_0_read_as_fu_158_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => window_1_0_phi_fu_569_p4(4),
      Q => window_1_0_read_as_fu_158(4),
      R => '0'
    );
\window_1_0_read_as_fu_158_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => window_1_0_phi_fu_569_p4(5),
      Q => window_1_0_read_as_fu_158(5),
      R => '0'
    );
\window_1_0_read_as_fu_158_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => window_1_0_phi_fu_569_p4(6),
      Q => window_1_0_read_as_fu_158(6),
      R => '0'
    );
\window_1_0_read_as_fu_158_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => window_1_0_phi_fu_569_p4(7),
      Q => window_1_0_read_as_fu_158(7),
      R => '0'
    );
\window_1_0_read_as_fu_158_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => window_1_0_phi_fu_569_p4(8),
      Q => window_1_0_read_as_fu_158(8),
      R => '0'
    );
\window_1_0_read_as_fu_158_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => window_1_0_phi_fu_569_p4(9),
      Q => window_1_0_read_as_fu_158(9),
      R => '0'
    );
\window_1_0_reg_566[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_1_1_1_reg_428_reg_n_0_[0]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_1_1_reg_555(0),
      O => \window_1_0_reg_566[0]_i_1_n_0\
    );
\window_1_0_reg_566[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_1_1_1_reg_428_reg_n_0_[10]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_1_1_reg_555(10),
      O => \window_1_0_reg_566[10]_i_1_n_0\
    );
\window_1_0_reg_566[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_1_1_1_reg_428_reg_n_0_[11]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_1_1_reg_555(11),
      O => \window_1_0_reg_566[11]_i_1_n_0\
    );
\window_1_0_reg_566[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_1_1_1_reg_428_reg_n_0_[12]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_1_1_reg_555(12),
      O => \window_1_0_reg_566[12]_i_1_n_0\
    );
\window_1_0_reg_566[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_1_1_1_reg_428_reg_n_0_[13]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_1_1_reg_555(13),
      O => \window_1_0_reg_566[13]_i_1_n_0\
    );
\window_1_0_reg_566[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_1_1_1_reg_428_reg_n_0_[14]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_1_1_reg_555(14),
      O => \window_1_0_reg_566[14]_i_1_n_0\
    );
\window_1_0_reg_566[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_1_1_1_reg_428_reg_n_0_[15]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_1_1_reg_555(15),
      O => \window_1_0_reg_566[15]_i_1_n_0\
    );
\window_1_0_reg_566[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_1_1_1_reg_428_reg_n_0_[16]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_1_1_reg_555(16),
      O => \window_1_0_reg_566[16]_i_1_n_0\
    );
\window_1_0_reg_566[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_1_1_1_reg_428_reg_n_0_[17]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_1_1_reg_555(17),
      O => \window_1_0_reg_566[17]_i_1_n_0\
    );
\window_1_0_reg_566[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_1_1_1_reg_428_reg_n_0_[18]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_1_1_reg_555(18),
      O => \window_1_0_reg_566[18]_i_1_n_0\
    );
\window_1_0_reg_566[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_1_1_1_reg_428_reg_n_0_[19]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_1_1_reg_555(19),
      O => \window_1_0_reg_566[19]_i_1_n_0\
    );
\window_1_0_reg_566[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_1_1_1_reg_428_reg_n_0_[1]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_1_1_reg_555(1),
      O => \window_1_0_reg_566[1]_i_1_n_0\
    );
\window_1_0_reg_566[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_1_1_1_reg_428_reg_n_0_[20]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_1_1_reg_555(20),
      O => \window_1_0_reg_566[20]_i_1_n_0\
    );
\window_1_0_reg_566[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_1_1_1_reg_428_reg_n_0_[21]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_1_1_reg_555(21),
      O => \window_1_0_reg_566[21]_i_1_n_0\
    );
\window_1_0_reg_566[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_1_1_1_reg_428_reg_n_0_[22]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_1_1_reg_555(22),
      O => \window_1_0_reg_566[22]_i_1_n_0\
    );
\window_1_0_reg_566[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_1_1_1_reg_428_reg_n_0_[23]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_1_1_reg_555(23),
      O => \window_1_0_reg_566[23]_i_1_n_0\
    );
\window_1_0_reg_566[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_1_1_1_reg_428_reg_n_0_[24]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_1_1_reg_555(24),
      O => \window_1_0_reg_566[24]_i_1_n_0\
    );
\window_1_0_reg_566[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_1_1_1_reg_428_reg_n_0_[25]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_1_1_reg_555(25),
      O => \window_1_0_reg_566[25]_i_1_n_0\
    );
\window_1_0_reg_566[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_1_1_1_reg_428_reg_n_0_[26]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_1_1_reg_555(26),
      O => \window_1_0_reg_566[26]_i_1_n_0\
    );
\window_1_0_reg_566[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_1_1_1_reg_428_reg_n_0_[27]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_1_1_reg_555(27),
      O => \window_1_0_reg_566[27]_i_1_n_0\
    );
\window_1_0_reg_566[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_1_1_1_reg_428_reg_n_0_[28]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_1_1_reg_555(28),
      O => \window_1_0_reg_566[28]_i_1_n_0\
    );
\window_1_0_reg_566[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_1_1_1_reg_428_reg_n_0_[29]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_1_1_reg_555(29),
      O => \window_1_0_reg_566[29]_i_1_n_0\
    );
\window_1_0_reg_566[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_1_1_1_reg_428_reg_n_0_[2]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_1_1_reg_555(2),
      O => \window_1_0_reg_566[2]_i_1_n_0\
    );
\window_1_0_reg_566[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_1_1_1_reg_428_reg_n_0_[30]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_1_1_reg_555(30),
      O => \window_1_0_reg_566[30]_i_1_n_0\
    );
\window_1_0_reg_566[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_1_1_1_reg_428_reg_n_0_[31]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_1_1_reg_555(31),
      O => \window_1_0_reg_566[31]_i_1_n_0\
    );
\window_1_0_reg_566[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_1_1_1_reg_428_reg_n_0_[3]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_1_1_reg_555(3),
      O => \window_1_0_reg_566[3]_i_1_n_0\
    );
\window_1_0_reg_566[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_1_1_1_reg_428_reg_n_0_[4]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_1_1_reg_555(4),
      O => \window_1_0_reg_566[4]_i_1_n_0\
    );
\window_1_0_reg_566[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_1_1_1_reg_428_reg_n_0_[5]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_1_1_reg_555(5),
      O => \window_1_0_reg_566[5]_i_1_n_0\
    );
\window_1_0_reg_566[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_1_1_1_reg_428_reg_n_0_[6]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_1_1_reg_555(6),
      O => \window_1_0_reg_566[6]_i_1_n_0\
    );
\window_1_0_reg_566[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_1_1_1_reg_428_reg_n_0_[7]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_1_1_reg_555(7),
      O => \window_1_0_reg_566[7]_i_1_n_0\
    );
\window_1_0_reg_566[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_1_1_1_reg_428_reg_n_0_[8]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_1_1_reg_555(8),
      O => \window_1_0_reg_566[8]_i_1_n_0\
    );
\window_1_0_reg_566[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_1_1_1_reg_428_reg_n_0_[9]\,
      I1 => ap_CS_fsm_state9,
      I2 => window_1_1_reg_555(9),
      O => \window_1_0_reg_566[9]_i_1_n_0\
    );
\window_1_0_reg_566_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_544,
      D => \window_1_0_reg_566[0]_i_1_n_0\,
      Q => window_1_0_reg_566(0),
      R => '0'
    );
\window_1_0_reg_566_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_544,
      D => \window_1_0_reg_566[10]_i_1_n_0\,
      Q => window_1_0_reg_566(10),
      R => '0'
    );
\window_1_0_reg_566_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_544,
      D => \window_1_0_reg_566[11]_i_1_n_0\,
      Q => window_1_0_reg_566(11),
      R => '0'
    );
\window_1_0_reg_566_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_544,
      D => \window_1_0_reg_566[12]_i_1_n_0\,
      Q => window_1_0_reg_566(12),
      R => '0'
    );
\window_1_0_reg_566_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_544,
      D => \window_1_0_reg_566[13]_i_1_n_0\,
      Q => window_1_0_reg_566(13),
      R => '0'
    );
\window_1_0_reg_566_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_544,
      D => \window_1_0_reg_566[14]_i_1_n_0\,
      Q => window_1_0_reg_566(14),
      R => '0'
    );
\window_1_0_reg_566_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_544,
      D => \window_1_0_reg_566[15]_i_1_n_0\,
      Q => window_1_0_reg_566(15),
      R => '0'
    );
\window_1_0_reg_566_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_544,
      D => \window_1_0_reg_566[16]_i_1_n_0\,
      Q => window_1_0_reg_566(16),
      R => '0'
    );
\window_1_0_reg_566_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_544,
      D => \window_1_0_reg_566[17]_i_1_n_0\,
      Q => window_1_0_reg_566(17),
      R => '0'
    );
\window_1_0_reg_566_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_544,
      D => \window_1_0_reg_566[18]_i_1_n_0\,
      Q => window_1_0_reg_566(18),
      R => '0'
    );
\window_1_0_reg_566_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_544,
      D => \window_1_0_reg_566[19]_i_1_n_0\,
      Q => window_1_0_reg_566(19),
      R => '0'
    );
\window_1_0_reg_566_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_544,
      D => \window_1_0_reg_566[1]_i_1_n_0\,
      Q => window_1_0_reg_566(1),
      R => '0'
    );
\window_1_0_reg_566_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_544,
      D => \window_1_0_reg_566[20]_i_1_n_0\,
      Q => window_1_0_reg_566(20),
      R => '0'
    );
\window_1_0_reg_566_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_544,
      D => \window_1_0_reg_566[21]_i_1_n_0\,
      Q => window_1_0_reg_566(21),
      R => '0'
    );
\window_1_0_reg_566_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_544,
      D => \window_1_0_reg_566[22]_i_1_n_0\,
      Q => window_1_0_reg_566(22),
      R => '0'
    );
\window_1_0_reg_566_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_544,
      D => \window_1_0_reg_566[23]_i_1_n_0\,
      Q => window_1_0_reg_566(23),
      R => '0'
    );
\window_1_0_reg_566_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_544,
      D => \window_1_0_reg_566[24]_i_1_n_0\,
      Q => window_1_0_reg_566(24),
      R => '0'
    );
\window_1_0_reg_566_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_544,
      D => \window_1_0_reg_566[25]_i_1_n_0\,
      Q => window_1_0_reg_566(25),
      R => '0'
    );
\window_1_0_reg_566_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_544,
      D => \window_1_0_reg_566[26]_i_1_n_0\,
      Q => window_1_0_reg_566(26),
      R => '0'
    );
\window_1_0_reg_566_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_544,
      D => \window_1_0_reg_566[27]_i_1_n_0\,
      Q => window_1_0_reg_566(27),
      R => '0'
    );
\window_1_0_reg_566_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_544,
      D => \window_1_0_reg_566[28]_i_1_n_0\,
      Q => window_1_0_reg_566(28),
      R => '0'
    );
\window_1_0_reg_566_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_544,
      D => \window_1_0_reg_566[29]_i_1_n_0\,
      Q => window_1_0_reg_566(29),
      R => '0'
    );
\window_1_0_reg_566_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_544,
      D => \window_1_0_reg_566[2]_i_1_n_0\,
      Q => window_1_0_reg_566(2),
      R => '0'
    );
\window_1_0_reg_566_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_544,
      D => \window_1_0_reg_566[30]_i_1_n_0\,
      Q => window_1_0_reg_566(30),
      R => '0'
    );
\window_1_0_reg_566_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_544,
      D => \window_1_0_reg_566[31]_i_1_n_0\,
      Q => window_1_0_reg_566(31),
      R => '0'
    );
\window_1_0_reg_566_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_544,
      D => \window_1_0_reg_566[3]_i_1_n_0\,
      Q => window_1_0_reg_566(3),
      R => '0'
    );
\window_1_0_reg_566_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_544,
      D => \window_1_0_reg_566[4]_i_1_n_0\,
      Q => window_1_0_reg_566(4),
      R => '0'
    );
\window_1_0_reg_566_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_544,
      D => \window_1_0_reg_566[5]_i_1_n_0\,
      Q => window_1_0_reg_566(5),
      R => '0'
    );
\window_1_0_reg_566_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_544,
      D => \window_1_0_reg_566[6]_i_1_n_0\,
      Q => window_1_0_reg_566(6),
      R => '0'
    );
\window_1_0_reg_566_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_544,
      D => \window_1_0_reg_566[7]_i_1_n_0\,
      Q => window_1_0_reg_566(7),
      R => '0'
    );
\window_1_0_reg_566_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_544,
      D => \window_1_0_reg_566[8]_i_1_n_0\,
      Q => window_1_0_reg_566(8),
      R => '0'
    );
\window_1_0_reg_566_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_544,
      D => \window_1_0_reg_566[9]_i_1_n_0\,
      Q => window_1_0_reg_566(9),
      R => '0'
    );
\window_1_1_1_reg_428[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002080"
    )
        port map (
      I0 => \indvar_flatten_reg_382[2]_i_1_n_0\,
      I1 => \y3_reg_393_reg_n_0_[0]\,
      I2 => x4_reg_440(0),
      I3 => x4_reg_440(1),
      I4 => \y3_reg_393_reg_n_0_[1]\,
      O => \window_1_1_1_reg_428[31]_i_1_n_0\
    );
\window_1_1_1_reg_428_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_1_1_1_reg_428[31]_i_1_n_0\,
      D => window_1_1_2_fu_802_p3(0),
      Q => \window_1_1_1_reg_428_reg_n_0_[0]\,
      R => '0'
    );
\window_1_1_1_reg_428_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_1_1_1_reg_428[31]_i_1_n_0\,
      D => window_1_1_2_fu_802_p3(10),
      Q => \window_1_1_1_reg_428_reg_n_0_[10]\,
      R => '0'
    );
\window_1_1_1_reg_428_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_1_1_1_reg_428[31]_i_1_n_0\,
      D => window_1_1_2_fu_802_p3(11),
      Q => \window_1_1_1_reg_428_reg_n_0_[11]\,
      R => '0'
    );
\window_1_1_1_reg_428_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_1_1_1_reg_428[31]_i_1_n_0\,
      D => window_1_1_2_fu_802_p3(12),
      Q => \window_1_1_1_reg_428_reg_n_0_[12]\,
      R => '0'
    );
\window_1_1_1_reg_428_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_1_1_1_reg_428[31]_i_1_n_0\,
      D => window_1_1_2_fu_802_p3(13),
      Q => \window_1_1_1_reg_428_reg_n_0_[13]\,
      R => '0'
    );
\window_1_1_1_reg_428_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_1_1_1_reg_428[31]_i_1_n_0\,
      D => window_1_1_2_fu_802_p3(14),
      Q => \window_1_1_1_reg_428_reg_n_0_[14]\,
      R => '0'
    );
\window_1_1_1_reg_428_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_1_1_1_reg_428[31]_i_1_n_0\,
      D => window_1_1_2_fu_802_p3(15),
      Q => \window_1_1_1_reg_428_reg_n_0_[15]\,
      R => '0'
    );
\window_1_1_1_reg_428_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_1_1_1_reg_428[31]_i_1_n_0\,
      D => window_1_1_2_fu_802_p3(16),
      Q => \window_1_1_1_reg_428_reg_n_0_[16]\,
      R => '0'
    );
\window_1_1_1_reg_428_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_1_1_1_reg_428[31]_i_1_n_0\,
      D => window_1_1_2_fu_802_p3(17),
      Q => \window_1_1_1_reg_428_reg_n_0_[17]\,
      R => '0'
    );
\window_1_1_1_reg_428_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_1_1_1_reg_428[31]_i_1_n_0\,
      D => window_1_1_2_fu_802_p3(18),
      Q => \window_1_1_1_reg_428_reg_n_0_[18]\,
      R => '0'
    );
\window_1_1_1_reg_428_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_1_1_1_reg_428[31]_i_1_n_0\,
      D => window_1_1_2_fu_802_p3(19),
      Q => \window_1_1_1_reg_428_reg_n_0_[19]\,
      R => '0'
    );
\window_1_1_1_reg_428_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_1_1_1_reg_428[31]_i_1_n_0\,
      D => window_1_1_2_fu_802_p3(1),
      Q => \window_1_1_1_reg_428_reg_n_0_[1]\,
      R => '0'
    );
\window_1_1_1_reg_428_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_1_1_1_reg_428[31]_i_1_n_0\,
      D => window_1_1_2_fu_802_p3(20),
      Q => \window_1_1_1_reg_428_reg_n_0_[20]\,
      R => '0'
    );
\window_1_1_1_reg_428_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_1_1_1_reg_428[31]_i_1_n_0\,
      D => window_1_1_2_fu_802_p3(21),
      Q => \window_1_1_1_reg_428_reg_n_0_[21]\,
      R => '0'
    );
\window_1_1_1_reg_428_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_1_1_1_reg_428[31]_i_1_n_0\,
      D => window_1_1_2_fu_802_p3(22),
      Q => \window_1_1_1_reg_428_reg_n_0_[22]\,
      R => '0'
    );
\window_1_1_1_reg_428_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_1_1_1_reg_428[31]_i_1_n_0\,
      D => window_1_1_2_fu_802_p3(23),
      Q => \window_1_1_1_reg_428_reg_n_0_[23]\,
      R => '0'
    );
\window_1_1_1_reg_428_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_1_1_1_reg_428[31]_i_1_n_0\,
      D => window_1_1_2_fu_802_p3(24),
      Q => \window_1_1_1_reg_428_reg_n_0_[24]\,
      R => '0'
    );
\window_1_1_1_reg_428_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_1_1_1_reg_428[31]_i_1_n_0\,
      D => window_1_1_2_fu_802_p3(25),
      Q => \window_1_1_1_reg_428_reg_n_0_[25]\,
      R => '0'
    );
\window_1_1_1_reg_428_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_1_1_1_reg_428[31]_i_1_n_0\,
      D => window_1_1_2_fu_802_p3(26),
      Q => \window_1_1_1_reg_428_reg_n_0_[26]\,
      R => '0'
    );
\window_1_1_1_reg_428_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_1_1_1_reg_428[31]_i_1_n_0\,
      D => window_1_1_2_fu_802_p3(27),
      Q => \window_1_1_1_reg_428_reg_n_0_[27]\,
      R => '0'
    );
\window_1_1_1_reg_428_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_1_1_1_reg_428[31]_i_1_n_0\,
      D => window_1_1_2_fu_802_p3(28),
      Q => \window_1_1_1_reg_428_reg_n_0_[28]\,
      R => '0'
    );
\window_1_1_1_reg_428_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_1_1_1_reg_428[31]_i_1_n_0\,
      D => window_1_1_2_fu_802_p3(29),
      Q => \window_1_1_1_reg_428_reg_n_0_[29]\,
      R => '0'
    );
\window_1_1_1_reg_428_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_1_1_1_reg_428[31]_i_1_n_0\,
      D => window_1_1_2_fu_802_p3(2),
      Q => \window_1_1_1_reg_428_reg_n_0_[2]\,
      R => '0'
    );
\window_1_1_1_reg_428_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_1_1_1_reg_428[31]_i_1_n_0\,
      D => window_1_1_2_fu_802_p3(30),
      Q => \window_1_1_1_reg_428_reg_n_0_[30]\,
      R => '0'
    );
\window_1_1_1_reg_428_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_1_1_1_reg_428[31]_i_1_n_0\,
      D => window_1_1_2_fu_802_p3(31),
      Q => \window_1_1_1_reg_428_reg_n_0_[31]\,
      R => '0'
    );
\window_1_1_1_reg_428_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_1_1_1_reg_428[31]_i_1_n_0\,
      D => window_1_1_2_fu_802_p3(3),
      Q => \window_1_1_1_reg_428_reg_n_0_[3]\,
      R => '0'
    );
\window_1_1_1_reg_428_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_1_1_1_reg_428[31]_i_1_n_0\,
      D => window_1_1_2_fu_802_p3(4),
      Q => \window_1_1_1_reg_428_reg_n_0_[4]\,
      R => '0'
    );
\window_1_1_1_reg_428_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_1_1_1_reg_428[31]_i_1_n_0\,
      D => window_1_1_2_fu_802_p3(5),
      Q => \window_1_1_1_reg_428_reg_n_0_[5]\,
      R => '0'
    );
\window_1_1_1_reg_428_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_1_1_1_reg_428[31]_i_1_n_0\,
      D => window_1_1_2_fu_802_p3(6),
      Q => \window_1_1_1_reg_428_reg_n_0_[6]\,
      R => '0'
    );
\window_1_1_1_reg_428_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_1_1_1_reg_428[31]_i_1_n_0\,
      D => window_1_1_2_fu_802_p3(7),
      Q => \window_1_1_1_reg_428_reg_n_0_[7]\,
      R => '0'
    );
\window_1_1_1_reg_428_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_1_1_1_reg_428[31]_i_1_n_0\,
      D => window_1_1_2_fu_802_p3(8),
      Q => \window_1_1_1_reg_428_reg_n_0_[8]\,
      R => '0'
    );
\window_1_1_1_reg_428_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_1_1_1_reg_428[31]_i_1_n_0\,
      D => window_1_1_2_fu_802_p3(9),
      Q => \window_1_1_1_reg_428_reg_n_0_[9]\,
      R => '0'
    );
\window_1_1_reg_555[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_1_2_1_reg_416_reg_n_0_[0]\,
      I1 => ap_CS_fsm_state9,
      I2 => lineBuffer_0_3_15_reg_1666(0),
      O => \window_1_1_reg_555[0]_i_1_n_0\
    );
\window_1_1_reg_555[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_1_2_1_reg_416_reg_n_0_[10]\,
      I1 => ap_CS_fsm_state9,
      I2 => lineBuffer_0_3_15_reg_1666(10),
      O => \window_1_1_reg_555[10]_i_1_n_0\
    );
\window_1_1_reg_555[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_1_2_1_reg_416_reg_n_0_[11]\,
      I1 => ap_CS_fsm_state9,
      I2 => lineBuffer_0_3_15_reg_1666(11),
      O => \window_1_1_reg_555[11]_i_1_n_0\
    );
\window_1_1_reg_555[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_1_2_1_reg_416_reg_n_0_[12]\,
      I1 => ap_CS_fsm_state9,
      I2 => lineBuffer_0_3_15_reg_1666(12),
      O => \window_1_1_reg_555[12]_i_1_n_0\
    );
\window_1_1_reg_555[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_1_2_1_reg_416_reg_n_0_[13]\,
      I1 => ap_CS_fsm_state9,
      I2 => lineBuffer_0_3_15_reg_1666(13),
      O => \window_1_1_reg_555[13]_i_1_n_0\
    );
\window_1_1_reg_555[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_1_2_1_reg_416_reg_n_0_[14]\,
      I1 => ap_CS_fsm_state9,
      I2 => lineBuffer_0_3_15_reg_1666(14),
      O => \window_1_1_reg_555[14]_i_1_n_0\
    );
\window_1_1_reg_555[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_1_2_1_reg_416_reg_n_0_[15]\,
      I1 => ap_CS_fsm_state9,
      I2 => lineBuffer_0_3_15_reg_1666(15),
      O => \window_1_1_reg_555[15]_i_1_n_0\
    );
\window_1_1_reg_555[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_1_2_1_reg_416_reg_n_0_[16]\,
      I1 => ap_CS_fsm_state9,
      I2 => lineBuffer_0_3_15_reg_1666(16),
      O => \window_1_1_reg_555[16]_i_1_n_0\
    );
\window_1_1_reg_555[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_1_2_1_reg_416_reg_n_0_[17]\,
      I1 => ap_CS_fsm_state9,
      I2 => lineBuffer_0_3_15_reg_1666(17),
      O => \window_1_1_reg_555[17]_i_1_n_0\
    );
\window_1_1_reg_555[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_1_2_1_reg_416_reg_n_0_[18]\,
      I1 => ap_CS_fsm_state9,
      I2 => lineBuffer_0_3_15_reg_1666(18),
      O => \window_1_1_reg_555[18]_i_1_n_0\
    );
\window_1_1_reg_555[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_1_2_1_reg_416_reg_n_0_[19]\,
      I1 => ap_CS_fsm_state9,
      I2 => lineBuffer_0_3_15_reg_1666(19),
      O => \window_1_1_reg_555[19]_i_1_n_0\
    );
\window_1_1_reg_555[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_1_2_1_reg_416_reg_n_0_[1]\,
      I1 => ap_CS_fsm_state9,
      I2 => lineBuffer_0_3_15_reg_1666(1),
      O => \window_1_1_reg_555[1]_i_1_n_0\
    );
\window_1_1_reg_555[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_1_2_1_reg_416_reg_n_0_[20]\,
      I1 => ap_CS_fsm_state9,
      I2 => lineBuffer_0_3_15_reg_1666(20),
      O => \window_1_1_reg_555[20]_i_1_n_0\
    );
\window_1_1_reg_555[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_1_2_1_reg_416_reg_n_0_[21]\,
      I1 => ap_CS_fsm_state9,
      I2 => lineBuffer_0_3_15_reg_1666(21),
      O => \window_1_1_reg_555[21]_i_1_n_0\
    );
\window_1_1_reg_555[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_1_2_1_reg_416_reg_n_0_[22]\,
      I1 => ap_CS_fsm_state9,
      I2 => lineBuffer_0_3_15_reg_1666(22),
      O => \window_1_1_reg_555[22]_i_1_n_0\
    );
\window_1_1_reg_555[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_1_2_1_reg_416_reg_n_0_[23]\,
      I1 => ap_CS_fsm_state9,
      I2 => lineBuffer_0_3_15_reg_1666(23),
      O => \window_1_1_reg_555[23]_i_1_n_0\
    );
\window_1_1_reg_555[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_1_2_1_reg_416_reg_n_0_[24]\,
      I1 => ap_CS_fsm_state9,
      I2 => lineBuffer_0_3_15_reg_1666(24),
      O => \window_1_1_reg_555[24]_i_1_n_0\
    );
\window_1_1_reg_555[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_1_2_1_reg_416_reg_n_0_[25]\,
      I1 => ap_CS_fsm_state9,
      I2 => lineBuffer_0_3_15_reg_1666(25),
      O => \window_1_1_reg_555[25]_i_1_n_0\
    );
\window_1_1_reg_555[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_1_2_1_reg_416_reg_n_0_[26]\,
      I1 => ap_CS_fsm_state9,
      I2 => lineBuffer_0_3_15_reg_1666(26),
      O => \window_1_1_reg_555[26]_i_1_n_0\
    );
\window_1_1_reg_555[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_1_2_1_reg_416_reg_n_0_[27]\,
      I1 => ap_CS_fsm_state9,
      I2 => lineBuffer_0_3_15_reg_1666(27),
      O => \window_1_1_reg_555[27]_i_1_n_0\
    );
\window_1_1_reg_555[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_1_2_1_reg_416_reg_n_0_[28]\,
      I1 => ap_CS_fsm_state9,
      I2 => lineBuffer_0_3_15_reg_1666(28),
      O => \window_1_1_reg_555[28]_i_1_n_0\
    );
\window_1_1_reg_555[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_1_2_1_reg_416_reg_n_0_[29]\,
      I1 => ap_CS_fsm_state9,
      I2 => lineBuffer_0_3_15_reg_1666(29),
      O => \window_1_1_reg_555[29]_i_1_n_0\
    );
\window_1_1_reg_555[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_1_2_1_reg_416_reg_n_0_[2]\,
      I1 => ap_CS_fsm_state9,
      I2 => lineBuffer_0_3_15_reg_1666(2),
      O => \window_1_1_reg_555[2]_i_1_n_0\
    );
\window_1_1_reg_555[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_1_2_1_reg_416_reg_n_0_[30]\,
      I1 => ap_CS_fsm_state9,
      I2 => lineBuffer_0_3_15_reg_1666(30),
      O => \window_1_1_reg_555[30]_i_1_n_0\
    );
\window_1_1_reg_555[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AABA"
    )
        port map (
      I0 => ap_CS_fsm_state9,
      I1 => cnn_2d_conv_d4x4_bkb_U2_n_1,
      I2 => ap_enable_reg_pp3_iter3,
      I3 => \ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1554_reg_n_0_[0]\,
      O => window_2_0_reg_544
    );
\window_1_1_reg_555[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_1_2_1_reg_416_reg_n_0_[31]\,
      I1 => ap_CS_fsm_state9,
      I2 => lineBuffer_0_3_15_reg_1666(31),
      O => \window_1_1_reg_555[31]_i_2_n_0\
    );
\window_1_1_reg_555[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_1_2_1_reg_416_reg_n_0_[3]\,
      I1 => ap_CS_fsm_state9,
      I2 => lineBuffer_0_3_15_reg_1666(3),
      O => \window_1_1_reg_555[3]_i_1_n_0\
    );
\window_1_1_reg_555[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_1_2_1_reg_416_reg_n_0_[4]\,
      I1 => ap_CS_fsm_state9,
      I2 => lineBuffer_0_3_15_reg_1666(4),
      O => \window_1_1_reg_555[4]_i_1_n_0\
    );
\window_1_1_reg_555[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_1_2_1_reg_416_reg_n_0_[5]\,
      I1 => ap_CS_fsm_state9,
      I2 => lineBuffer_0_3_15_reg_1666(5),
      O => \window_1_1_reg_555[5]_i_1_n_0\
    );
\window_1_1_reg_555[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_1_2_1_reg_416_reg_n_0_[6]\,
      I1 => ap_CS_fsm_state9,
      I2 => lineBuffer_0_3_15_reg_1666(6),
      O => \window_1_1_reg_555[6]_i_1_n_0\
    );
\window_1_1_reg_555[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_1_2_1_reg_416_reg_n_0_[7]\,
      I1 => ap_CS_fsm_state9,
      I2 => lineBuffer_0_3_15_reg_1666(7),
      O => \window_1_1_reg_555[7]_i_1_n_0\
    );
\window_1_1_reg_555[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_1_2_1_reg_416_reg_n_0_[8]\,
      I1 => ap_CS_fsm_state9,
      I2 => lineBuffer_0_3_15_reg_1666(8),
      O => \window_1_1_reg_555[8]_i_1_n_0\
    );
\window_1_1_reg_555[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_1_2_1_reg_416_reg_n_0_[9]\,
      I1 => ap_CS_fsm_state9,
      I2 => lineBuffer_0_3_15_reg_1666(9),
      O => \window_1_1_reg_555[9]_i_1_n_0\
    );
\window_1_1_reg_555_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_544,
      D => \window_1_1_reg_555[0]_i_1_n_0\,
      Q => window_1_1_reg_555(0),
      R => '0'
    );
\window_1_1_reg_555_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_544,
      D => \window_1_1_reg_555[10]_i_1_n_0\,
      Q => window_1_1_reg_555(10),
      R => '0'
    );
\window_1_1_reg_555_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_544,
      D => \window_1_1_reg_555[11]_i_1_n_0\,
      Q => window_1_1_reg_555(11),
      R => '0'
    );
\window_1_1_reg_555_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_544,
      D => \window_1_1_reg_555[12]_i_1_n_0\,
      Q => window_1_1_reg_555(12),
      R => '0'
    );
\window_1_1_reg_555_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_544,
      D => \window_1_1_reg_555[13]_i_1_n_0\,
      Q => window_1_1_reg_555(13),
      R => '0'
    );
\window_1_1_reg_555_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_544,
      D => \window_1_1_reg_555[14]_i_1_n_0\,
      Q => window_1_1_reg_555(14),
      R => '0'
    );
\window_1_1_reg_555_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_544,
      D => \window_1_1_reg_555[15]_i_1_n_0\,
      Q => window_1_1_reg_555(15),
      R => '0'
    );
\window_1_1_reg_555_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_544,
      D => \window_1_1_reg_555[16]_i_1_n_0\,
      Q => window_1_1_reg_555(16),
      R => '0'
    );
\window_1_1_reg_555_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_544,
      D => \window_1_1_reg_555[17]_i_1_n_0\,
      Q => window_1_1_reg_555(17),
      R => '0'
    );
\window_1_1_reg_555_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_544,
      D => \window_1_1_reg_555[18]_i_1_n_0\,
      Q => window_1_1_reg_555(18),
      R => '0'
    );
\window_1_1_reg_555_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_544,
      D => \window_1_1_reg_555[19]_i_1_n_0\,
      Q => window_1_1_reg_555(19),
      R => '0'
    );
\window_1_1_reg_555_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_544,
      D => \window_1_1_reg_555[1]_i_1_n_0\,
      Q => window_1_1_reg_555(1),
      R => '0'
    );
\window_1_1_reg_555_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_544,
      D => \window_1_1_reg_555[20]_i_1_n_0\,
      Q => window_1_1_reg_555(20),
      R => '0'
    );
\window_1_1_reg_555_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_544,
      D => \window_1_1_reg_555[21]_i_1_n_0\,
      Q => window_1_1_reg_555(21),
      R => '0'
    );
\window_1_1_reg_555_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_544,
      D => \window_1_1_reg_555[22]_i_1_n_0\,
      Q => window_1_1_reg_555(22),
      R => '0'
    );
\window_1_1_reg_555_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_544,
      D => \window_1_1_reg_555[23]_i_1_n_0\,
      Q => window_1_1_reg_555(23),
      R => '0'
    );
\window_1_1_reg_555_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_544,
      D => \window_1_1_reg_555[24]_i_1_n_0\,
      Q => window_1_1_reg_555(24),
      R => '0'
    );
\window_1_1_reg_555_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_544,
      D => \window_1_1_reg_555[25]_i_1_n_0\,
      Q => window_1_1_reg_555(25),
      R => '0'
    );
\window_1_1_reg_555_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_544,
      D => \window_1_1_reg_555[26]_i_1_n_0\,
      Q => window_1_1_reg_555(26),
      R => '0'
    );
\window_1_1_reg_555_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_544,
      D => \window_1_1_reg_555[27]_i_1_n_0\,
      Q => window_1_1_reg_555(27),
      R => '0'
    );
\window_1_1_reg_555_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_544,
      D => \window_1_1_reg_555[28]_i_1_n_0\,
      Q => window_1_1_reg_555(28),
      R => '0'
    );
\window_1_1_reg_555_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_544,
      D => \window_1_1_reg_555[29]_i_1_n_0\,
      Q => window_1_1_reg_555(29),
      R => '0'
    );
\window_1_1_reg_555_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_544,
      D => \window_1_1_reg_555[2]_i_1_n_0\,
      Q => window_1_1_reg_555(2),
      R => '0'
    );
\window_1_1_reg_555_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_544,
      D => \window_1_1_reg_555[30]_i_1_n_0\,
      Q => window_1_1_reg_555(30),
      R => '0'
    );
\window_1_1_reg_555_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_544,
      D => \window_1_1_reg_555[31]_i_2_n_0\,
      Q => window_1_1_reg_555(31),
      R => '0'
    );
\window_1_1_reg_555_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_544,
      D => \window_1_1_reg_555[3]_i_1_n_0\,
      Q => window_1_1_reg_555(3),
      R => '0'
    );
\window_1_1_reg_555_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_544,
      D => \window_1_1_reg_555[4]_i_1_n_0\,
      Q => window_1_1_reg_555(4),
      R => '0'
    );
\window_1_1_reg_555_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_544,
      D => \window_1_1_reg_555[5]_i_1_n_0\,
      Q => window_1_1_reg_555(5),
      R => '0'
    );
\window_1_1_reg_555_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_544,
      D => \window_1_1_reg_555[6]_i_1_n_0\,
      Q => window_1_1_reg_555(6),
      R => '0'
    );
\window_1_1_reg_555_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_544,
      D => \window_1_1_reg_555[7]_i_1_n_0\,
      Q => window_1_1_reg_555(7),
      R => '0'
    );
\window_1_1_reg_555_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_544,
      D => \window_1_1_reg_555[8]_i_1_n_0\,
      Q => window_1_1_reg_555(8),
      R => '0'
    );
\window_1_1_reg_555_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_544,
      D => \window_1_1_reg_555[9]_i_1_n_0\,
      Q => window_1_1_reg_555(9),
      R => '0'
    );
\window_1_2_1_reg_416[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => \window_1_2_1_reg_416[0]_i_2_n_0\,
      I1 => x4_reg_440(0),
      I2 => \lineBuffer_1_3_reg_323_reg_n_0_[0]\,
      I3 => \y3_reg_393_reg_n_0_[1]\,
      I4 => \y3_reg_393_reg_n_0_[0]\,
      I5 => \lineBuffer_0_3_reg_288_reg_n_0_[0]\,
      O => window_1_1_2_fu_802_p3(0)
    );
\window_1_2_1_reg_416[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CDCEC8C4"
    )
        port map (
      I0 => x4_reg_440(1),
      I1 => \lineBuffer_1_2_reg_335_reg_n_0_[0]\,
      I2 => \y3_reg_393_reg_n_0_[1]\,
      I3 => \y3_reg_393_reg_n_0_[0]\,
      I4 => \lineBuffer_0_2_reg_300_reg_n_0_[0]\,
      O => \window_1_2_1_reg_416[0]_i_2_n_0\
    );
\window_1_2_1_reg_416[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => \window_1_2_1_reg_416[10]_i_2_n_0\,
      I1 => x4_reg_440(0),
      I2 => \lineBuffer_1_3_reg_323_reg_n_0_[10]\,
      I3 => \y3_reg_393_reg_n_0_[1]\,
      I4 => \y3_reg_393_reg_n_0_[0]\,
      I5 => \lineBuffer_0_3_reg_288_reg_n_0_[10]\,
      O => window_1_1_2_fu_802_p3(10)
    );
\window_1_2_1_reg_416[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CDCEC8C4"
    )
        port map (
      I0 => x4_reg_440(1),
      I1 => \lineBuffer_1_2_reg_335_reg_n_0_[10]\,
      I2 => \y3_reg_393_reg_n_0_[1]\,
      I3 => \y3_reg_393_reg_n_0_[0]\,
      I4 => \lineBuffer_0_2_reg_300_reg_n_0_[10]\,
      O => \window_1_2_1_reg_416[10]_i_2_n_0\
    );
\window_1_2_1_reg_416[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => \window_1_2_1_reg_416[11]_i_2_n_0\,
      I1 => x4_reg_440(0),
      I2 => \lineBuffer_1_3_reg_323_reg_n_0_[11]\,
      I3 => \y3_reg_393_reg_n_0_[1]\,
      I4 => \y3_reg_393_reg_n_0_[0]\,
      I5 => \lineBuffer_0_3_reg_288_reg_n_0_[11]\,
      O => window_1_1_2_fu_802_p3(11)
    );
\window_1_2_1_reg_416[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CDCEC8C4"
    )
        port map (
      I0 => x4_reg_440(1),
      I1 => \lineBuffer_1_2_reg_335_reg_n_0_[11]\,
      I2 => \y3_reg_393_reg_n_0_[1]\,
      I3 => \y3_reg_393_reg_n_0_[0]\,
      I4 => \lineBuffer_0_2_reg_300_reg_n_0_[11]\,
      O => \window_1_2_1_reg_416[11]_i_2_n_0\
    );
\window_1_2_1_reg_416[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => \window_1_2_1_reg_416[12]_i_2_n_0\,
      I1 => x4_reg_440(0),
      I2 => \lineBuffer_1_3_reg_323_reg_n_0_[12]\,
      I3 => \y3_reg_393_reg_n_0_[1]\,
      I4 => \y3_reg_393_reg_n_0_[0]\,
      I5 => \lineBuffer_0_3_reg_288_reg_n_0_[12]\,
      O => window_1_1_2_fu_802_p3(12)
    );
\window_1_2_1_reg_416[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CDCEC8C4"
    )
        port map (
      I0 => x4_reg_440(1),
      I1 => \lineBuffer_1_2_reg_335_reg_n_0_[12]\,
      I2 => \y3_reg_393_reg_n_0_[1]\,
      I3 => \y3_reg_393_reg_n_0_[0]\,
      I4 => \lineBuffer_0_2_reg_300_reg_n_0_[12]\,
      O => \window_1_2_1_reg_416[12]_i_2_n_0\
    );
\window_1_2_1_reg_416[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => \window_1_2_1_reg_416[13]_i_2_n_0\,
      I1 => x4_reg_440(0),
      I2 => \lineBuffer_1_3_reg_323_reg_n_0_[13]\,
      I3 => \y3_reg_393_reg_n_0_[1]\,
      I4 => \y3_reg_393_reg_n_0_[0]\,
      I5 => \lineBuffer_0_3_reg_288_reg_n_0_[13]\,
      O => window_1_1_2_fu_802_p3(13)
    );
\window_1_2_1_reg_416[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CDCEC8C4"
    )
        port map (
      I0 => x4_reg_440(1),
      I1 => \lineBuffer_1_2_reg_335_reg_n_0_[13]\,
      I2 => \y3_reg_393_reg_n_0_[1]\,
      I3 => \y3_reg_393_reg_n_0_[0]\,
      I4 => \lineBuffer_0_2_reg_300_reg_n_0_[13]\,
      O => \window_1_2_1_reg_416[13]_i_2_n_0\
    );
\window_1_2_1_reg_416[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => \window_1_2_1_reg_416[14]_i_2_n_0\,
      I1 => x4_reg_440(0),
      I2 => \lineBuffer_1_3_reg_323_reg_n_0_[14]\,
      I3 => \y3_reg_393_reg_n_0_[1]\,
      I4 => \y3_reg_393_reg_n_0_[0]\,
      I5 => \lineBuffer_0_3_reg_288_reg_n_0_[14]\,
      O => window_1_1_2_fu_802_p3(14)
    );
\window_1_2_1_reg_416[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CDCEC8C4"
    )
        port map (
      I0 => x4_reg_440(1),
      I1 => \lineBuffer_1_2_reg_335_reg_n_0_[14]\,
      I2 => \y3_reg_393_reg_n_0_[1]\,
      I3 => \y3_reg_393_reg_n_0_[0]\,
      I4 => \lineBuffer_0_2_reg_300_reg_n_0_[14]\,
      O => \window_1_2_1_reg_416[14]_i_2_n_0\
    );
\window_1_2_1_reg_416[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => \window_1_2_1_reg_416[15]_i_2_n_0\,
      I1 => x4_reg_440(0),
      I2 => \lineBuffer_1_3_reg_323_reg_n_0_[15]\,
      I3 => \y3_reg_393_reg_n_0_[1]\,
      I4 => \y3_reg_393_reg_n_0_[0]\,
      I5 => \lineBuffer_0_3_reg_288_reg_n_0_[15]\,
      O => window_1_1_2_fu_802_p3(15)
    );
\window_1_2_1_reg_416[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CDCEC8C4"
    )
        port map (
      I0 => x4_reg_440(1),
      I1 => \lineBuffer_1_2_reg_335_reg_n_0_[15]\,
      I2 => \y3_reg_393_reg_n_0_[1]\,
      I3 => \y3_reg_393_reg_n_0_[0]\,
      I4 => \lineBuffer_0_2_reg_300_reg_n_0_[15]\,
      O => \window_1_2_1_reg_416[15]_i_2_n_0\
    );
\window_1_2_1_reg_416[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => \window_1_2_1_reg_416[16]_i_2_n_0\,
      I1 => x4_reg_440(0),
      I2 => \lineBuffer_1_3_reg_323_reg_n_0_[16]\,
      I3 => \y3_reg_393_reg_n_0_[1]\,
      I4 => \y3_reg_393_reg_n_0_[0]\,
      I5 => \lineBuffer_0_3_reg_288_reg_n_0_[16]\,
      O => window_1_1_2_fu_802_p3(16)
    );
\window_1_2_1_reg_416[16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CDCEC8C4"
    )
        port map (
      I0 => x4_reg_440(1),
      I1 => \lineBuffer_1_2_reg_335_reg_n_0_[16]\,
      I2 => \y3_reg_393_reg_n_0_[1]\,
      I3 => \y3_reg_393_reg_n_0_[0]\,
      I4 => \lineBuffer_0_2_reg_300_reg_n_0_[16]\,
      O => \window_1_2_1_reg_416[16]_i_2_n_0\
    );
\window_1_2_1_reg_416[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => \window_1_2_1_reg_416[17]_i_2_n_0\,
      I1 => x4_reg_440(0),
      I2 => \lineBuffer_1_3_reg_323_reg_n_0_[17]\,
      I3 => \y3_reg_393_reg_n_0_[1]\,
      I4 => \y3_reg_393_reg_n_0_[0]\,
      I5 => \lineBuffer_0_3_reg_288_reg_n_0_[17]\,
      O => window_1_1_2_fu_802_p3(17)
    );
\window_1_2_1_reg_416[17]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CDCEC8C4"
    )
        port map (
      I0 => x4_reg_440(1),
      I1 => \lineBuffer_1_2_reg_335_reg_n_0_[17]\,
      I2 => \y3_reg_393_reg_n_0_[1]\,
      I3 => \y3_reg_393_reg_n_0_[0]\,
      I4 => \lineBuffer_0_2_reg_300_reg_n_0_[17]\,
      O => \window_1_2_1_reg_416[17]_i_2_n_0\
    );
\window_1_2_1_reg_416[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => \window_1_2_1_reg_416[18]_i_2_n_0\,
      I1 => x4_reg_440(0),
      I2 => \lineBuffer_1_3_reg_323_reg_n_0_[18]\,
      I3 => \y3_reg_393_reg_n_0_[1]\,
      I4 => \y3_reg_393_reg_n_0_[0]\,
      I5 => \lineBuffer_0_3_reg_288_reg_n_0_[18]\,
      O => window_1_1_2_fu_802_p3(18)
    );
\window_1_2_1_reg_416[18]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CDCEC8C4"
    )
        port map (
      I0 => x4_reg_440(1),
      I1 => \lineBuffer_1_2_reg_335_reg_n_0_[18]\,
      I2 => \y3_reg_393_reg_n_0_[1]\,
      I3 => \y3_reg_393_reg_n_0_[0]\,
      I4 => \lineBuffer_0_2_reg_300_reg_n_0_[18]\,
      O => \window_1_2_1_reg_416[18]_i_2_n_0\
    );
\window_1_2_1_reg_416[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => \window_1_2_1_reg_416[19]_i_2_n_0\,
      I1 => x4_reg_440(0),
      I2 => \lineBuffer_1_3_reg_323_reg_n_0_[19]\,
      I3 => \y3_reg_393_reg_n_0_[1]\,
      I4 => \y3_reg_393_reg_n_0_[0]\,
      I5 => \lineBuffer_0_3_reg_288_reg_n_0_[19]\,
      O => window_1_1_2_fu_802_p3(19)
    );
\window_1_2_1_reg_416[19]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CDCEC8C4"
    )
        port map (
      I0 => x4_reg_440(1),
      I1 => \lineBuffer_1_2_reg_335_reg_n_0_[19]\,
      I2 => \y3_reg_393_reg_n_0_[1]\,
      I3 => \y3_reg_393_reg_n_0_[0]\,
      I4 => \lineBuffer_0_2_reg_300_reg_n_0_[19]\,
      O => \window_1_2_1_reg_416[19]_i_2_n_0\
    );
\window_1_2_1_reg_416[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => \window_1_2_1_reg_416[1]_i_2_n_0\,
      I1 => x4_reg_440(0),
      I2 => \lineBuffer_1_3_reg_323_reg_n_0_[1]\,
      I3 => \y3_reg_393_reg_n_0_[1]\,
      I4 => \y3_reg_393_reg_n_0_[0]\,
      I5 => \lineBuffer_0_3_reg_288_reg_n_0_[1]\,
      O => window_1_1_2_fu_802_p3(1)
    );
\window_1_2_1_reg_416[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CDCEC8C4"
    )
        port map (
      I0 => x4_reg_440(1),
      I1 => \lineBuffer_1_2_reg_335_reg_n_0_[1]\,
      I2 => \y3_reg_393_reg_n_0_[1]\,
      I3 => \y3_reg_393_reg_n_0_[0]\,
      I4 => \lineBuffer_0_2_reg_300_reg_n_0_[1]\,
      O => \window_1_2_1_reg_416[1]_i_2_n_0\
    );
\window_1_2_1_reg_416[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => \window_1_2_1_reg_416[20]_i_2_n_0\,
      I1 => x4_reg_440(0),
      I2 => \lineBuffer_1_3_reg_323_reg_n_0_[20]\,
      I3 => \y3_reg_393_reg_n_0_[1]\,
      I4 => \y3_reg_393_reg_n_0_[0]\,
      I5 => \lineBuffer_0_3_reg_288_reg_n_0_[20]\,
      O => window_1_1_2_fu_802_p3(20)
    );
\window_1_2_1_reg_416[20]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CDCEC8C4"
    )
        port map (
      I0 => x4_reg_440(1),
      I1 => \lineBuffer_1_2_reg_335_reg_n_0_[20]\,
      I2 => \y3_reg_393_reg_n_0_[1]\,
      I3 => \y3_reg_393_reg_n_0_[0]\,
      I4 => \lineBuffer_0_2_reg_300_reg_n_0_[20]\,
      O => \window_1_2_1_reg_416[20]_i_2_n_0\
    );
\window_1_2_1_reg_416[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => \window_1_2_1_reg_416[21]_i_2_n_0\,
      I1 => x4_reg_440(0),
      I2 => \lineBuffer_1_3_reg_323_reg_n_0_[21]\,
      I3 => \y3_reg_393_reg_n_0_[1]\,
      I4 => \y3_reg_393_reg_n_0_[0]\,
      I5 => \lineBuffer_0_3_reg_288_reg_n_0_[21]\,
      O => window_1_1_2_fu_802_p3(21)
    );
\window_1_2_1_reg_416[21]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CDCEC8C4"
    )
        port map (
      I0 => x4_reg_440(1),
      I1 => \lineBuffer_1_2_reg_335_reg_n_0_[21]\,
      I2 => \y3_reg_393_reg_n_0_[1]\,
      I3 => \y3_reg_393_reg_n_0_[0]\,
      I4 => \lineBuffer_0_2_reg_300_reg_n_0_[21]\,
      O => \window_1_2_1_reg_416[21]_i_2_n_0\
    );
\window_1_2_1_reg_416[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => \window_1_2_1_reg_416[22]_i_2_n_0\,
      I1 => x4_reg_440(0),
      I2 => \lineBuffer_1_3_reg_323_reg_n_0_[22]\,
      I3 => \y3_reg_393_reg_n_0_[1]\,
      I4 => \y3_reg_393_reg_n_0_[0]\,
      I5 => \lineBuffer_0_3_reg_288_reg_n_0_[22]\,
      O => window_1_1_2_fu_802_p3(22)
    );
\window_1_2_1_reg_416[22]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CDCEC8C4"
    )
        port map (
      I0 => x4_reg_440(1),
      I1 => \lineBuffer_1_2_reg_335_reg_n_0_[22]\,
      I2 => \y3_reg_393_reg_n_0_[1]\,
      I3 => \y3_reg_393_reg_n_0_[0]\,
      I4 => \lineBuffer_0_2_reg_300_reg_n_0_[22]\,
      O => \window_1_2_1_reg_416[22]_i_2_n_0\
    );
\window_1_2_1_reg_416[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => \window_1_2_1_reg_416[23]_i_2_n_0\,
      I1 => x4_reg_440(0),
      I2 => \lineBuffer_1_3_reg_323_reg_n_0_[23]\,
      I3 => \y3_reg_393_reg_n_0_[1]\,
      I4 => \y3_reg_393_reg_n_0_[0]\,
      I5 => \lineBuffer_0_3_reg_288_reg_n_0_[23]\,
      O => window_1_1_2_fu_802_p3(23)
    );
\window_1_2_1_reg_416[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CDCEC8C4"
    )
        port map (
      I0 => x4_reg_440(1),
      I1 => \lineBuffer_1_2_reg_335_reg_n_0_[23]\,
      I2 => \y3_reg_393_reg_n_0_[1]\,
      I3 => \y3_reg_393_reg_n_0_[0]\,
      I4 => \lineBuffer_0_2_reg_300_reg_n_0_[23]\,
      O => \window_1_2_1_reg_416[23]_i_2_n_0\
    );
\window_1_2_1_reg_416[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => \window_1_2_1_reg_416[24]_i_2_n_0\,
      I1 => x4_reg_440(0),
      I2 => \lineBuffer_1_3_reg_323_reg_n_0_[24]\,
      I3 => \y3_reg_393_reg_n_0_[1]\,
      I4 => \y3_reg_393_reg_n_0_[0]\,
      I5 => \lineBuffer_0_3_reg_288_reg_n_0_[24]\,
      O => window_1_1_2_fu_802_p3(24)
    );
\window_1_2_1_reg_416[24]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CDCEC8C4"
    )
        port map (
      I0 => x4_reg_440(1),
      I1 => \lineBuffer_1_2_reg_335_reg_n_0_[24]\,
      I2 => \y3_reg_393_reg_n_0_[1]\,
      I3 => \y3_reg_393_reg_n_0_[0]\,
      I4 => \lineBuffer_0_2_reg_300_reg_n_0_[24]\,
      O => \window_1_2_1_reg_416[24]_i_2_n_0\
    );
\window_1_2_1_reg_416[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => \window_1_2_1_reg_416[25]_i_2_n_0\,
      I1 => x4_reg_440(0),
      I2 => \lineBuffer_1_3_reg_323_reg_n_0_[25]\,
      I3 => \y3_reg_393_reg_n_0_[1]\,
      I4 => \y3_reg_393_reg_n_0_[0]\,
      I5 => \lineBuffer_0_3_reg_288_reg_n_0_[25]\,
      O => window_1_1_2_fu_802_p3(25)
    );
\window_1_2_1_reg_416[25]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CDCEC8C4"
    )
        port map (
      I0 => x4_reg_440(1),
      I1 => \lineBuffer_1_2_reg_335_reg_n_0_[25]\,
      I2 => \y3_reg_393_reg_n_0_[1]\,
      I3 => \y3_reg_393_reg_n_0_[0]\,
      I4 => \lineBuffer_0_2_reg_300_reg_n_0_[25]\,
      O => \window_1_2_1_reg_416[25]_i_2_n_0\
    );
\window_1_2_1_reg_416[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => \window_1_2_1_reg_416[26]_i_2_n_0\,
      I1 => x4_reg_440(0),
      I2 => \lineBuffer_1_3_reg_323_reg_n_0_[26]\,
      I3 => \y3_reg_393_reg_n_0_[1]\,
      I4 => \y3_reg_393_reg_n_0_[0]\,
      I5 => \lineBuffer_0_3_reg_288_reg_n_0_[26]\,
      O => window_1_1_2_fu_802_p3(26)
    );
\window_1_2_1_reg_416[26]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CDCEC8C4"
    )
        port map (
      I0 => x4_reg_440(1),
      I1 => \lineBuffer_1_2_reg_335_reg_n_0_[26]\,
      I2 => \y3_reg_393_reg_n_0_[1]\,
      I3 => \y3_reg_393_reg_n_0_[0]\,
      I4 => \lineBuffer_0_2_reg_300_reg_n_0_[26]\,
      O => \window_1_2_1_reg_416[26]_i_2_n_0\
    );
\window_1_2_1_reg_416[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => \window_1_2_1_reg_416[27]_i_2_n_0\,
      I1 => x4_reg_440(0),
      I2 => \lineBuffer_1_3_reg_323_reg_n_0_[27]\,
      I3 => \y3_reg_393_reg_n_0_[1]\,
      I4 => \y3_reg_393_reg_n_0_[0]\,
      I5 => \lineBuffer_0_3_reg_288_reg_n_0_[27]\,
      O => window_1_1_2_fu_802_p3(27)
    );
\window_1_2_1_reg_416[27]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CDCEC8C4"
    )
        port map (
      I0 => x4_reg_440(1),
      I1 => \lineBuffer_1_2_reg_335_reg_n_0_[27]\,
      I2 => \y3_reg_393_reg_n_0_[1]\,
      I3 => \y3_reg_393_reg_n_0_[0]\,
      I4 => \lineBuffer_0_2_reg_300_reg_n_0_[27]\,
      O => \window_1_2_1_reg_416[27]_i_2_n_0\
    );
\window_1_2_1_reg_416[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => \window_1_2_1_reg_416[28]_i_2_n_0\,
      I1 => x4_reg_440(0),
      I2 => \lineBuffer_1_3_reg_323_reg_n_0_[28]\,
      I3 => \y3_reg_393_reg_n_0_[1]\,
      I4 => \y3_reg_393_reg_n_0_[0]\,
      I5 => \lineBuffer_0_3_reg_288_reg_n_0_[28]\,
      O => window_1_1_2_fu_802_p3(28)
    );
\window_1_2_1_reg_416[28]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CDCEC8C4"
    )
        port map (
      I0 => x4_reg_440(1),
      I1 => \lineBuffer_1_2_reg_335_reg_n_0_[28]\,
      I2 => \y3_reg_393_reg_n_0_[1]\,
      I3 => \y3_reg_393_reg_n_0_[0]\,
      I4 => \lineBuffer_0_2_reg_300_reg_n_0_[28]\,
      O => \window_1_2_1_reg_416[28]_i_2_n_0\
    );
\window_1_2_1_reg_416[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => \window_1_2_1_reg_416[29]_i_2_n_0\,
      I1 => x4_reg_440(0),
      I2 => \lineBuffer_1_3_reg_323_reg_n_0_[29]\,
      I3 => \y3_reg_393_reg_n_0_[1]\,
      I4 => \y3_reg_393_reg_n_0_[0]\,
      I5 => \lineBuffer_0_3_reg_288_reg_n_0_[29]\,
      O => window_1_1_2_fu_802_p3(29)
    );
\window_1_2_1_reg_416[29]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CDCEC8C4"
    )
        port map (
      I0 => x4_reg_440(1),
      I1 => \lineBuffer_1_2_reg_335_reg_n_0_[29]\,
      I2 => \y3_reg_393_reg_n_0_[1]\,
      I3 => \y3_reg_393_reg_n_0_[0]\,
      I4 => \lineBuffer_0_2_reg_300_reg_n_0_[29]\,
      O => \window_1_2_1_reg_416[29]_i_2_n_0\
    );
\window_1_2_1_reg_416[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => \window_1_2_1_reg_416[2]_i_2_n_0\,
      I1 => x4_reg_440(0),
      I2 => \lineBuffer_1_3_reg_323_reg_n_0_[2]\,
      I3 => \y3_reg_393_reg_n_0_[1]\,
      I4 => \y3_reg_393_reg_n_0_[0]\,
      I5 => \lineBuffer_0_3_reg_288_reg_n_0_[2]\,
      O => window_1_1_2_fu_802_p3(2)
    );
\window_1_2_1_reg_416[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CDCEC8C4"
    )
        port map (
      I0 => x4_reg_440(1),
      I1 => \lineBuffer_1_2_reg_335_reg_n_0_[2]\,
      I2 => \y3_reg_393_reg_n_0_[1]\,
      I3 => \y3_reg_393_reg_n_0_[0]\,
      I4 => \lineBuffer_0_2_reg_300_reg_n_0_[2]\,
      O => \window_1_2_1_reg_416[2]_i_2_n_0\
    );
\window_1_2_1_reg_416[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => \window_1_2_1_reg_416[30]_i_2_n_0\,
      I1 => x4_reg_440(0),
      I2 => \lineBuffer_1_3_reg_323_reg_n_0_[30]\,
      I3 => \y3_reg_393_reg_n_0_[1]\,
      I4 => \y3_reg_393_reg_n_0_[0]\,
      I5 => \lineBuffer_0_3_reg_288_reg_n_0_[30]\,
      O => window_1_1_2_fu_802_p3(30)
    );
\window_1_2_1_reg_416[30]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CDCEC8C4"
    )
        port map (
      I0 => x4_reg_440(1),
      I1 => \lineBuffer_1_2_reg_335_reg_n_0_[30]\,
      I2 => \y3_reg_393_reg_n_0_[1]\,
      I3 => \y3_reg_393_reg_n_0_[0]\,
      I4 => \lineBuffer_0_2_reg_300_reg_n_0_[30]\,
      O => \window_1_2_1_reg_416[30]_i_2_n_0\
    );
\window_1_2_1_reg_416[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \indvar_flatten_reg_382[2]_i_1_n_0\,
      I1 => \y3_reg_393_reg_n_0_[0]\,
      I2 => x4_reg_440(0),
      I3 => \y3_reg_393_reg_n_0_[1]\,
      O => \window_1_2_1_reg_416[31]_i_1_n_0\
    );
\window_1_2_1_reg_416[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => \window_1_2_1_reg_416[31]_i_3_n_0\,
      I1 => x4_reg_440(0),
      I2 => \lineBuffer_1_3_reg_323_reg_n_0_[31]\,
      I3 => \y3_reg_393_reg_n_0_[1]\,
      I4 => \y3_reg_393_reg_n_0_[0]\,
      I5 => \lineBuffer_0_3_reg_288_reg_n_0_[31]\,
      O => window_1_1_2_fu_802_p3(31)
    );
\window_1_2_1_reg_416[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CDCEC8C4"
    )
        port map (
      I0 => x4_reg_440(1),
      I1 => \lineBuffer_1_2_reg_335_reg_n_0_[31]\,
      I2 => \y3_reg_393_reg_n_0_[1]\,
      I3 => \y3_reg_393_reg_n_0_[0]\,
      I4 => \lineBuffer_0_2_reg_300_reg_n_0_[31]\,
      O => \window_1_2_1_reg_416[31]_i_3_n_0\
    );
\window_1_2_1_reg_416[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => \window_1_2_1_reg_416[3]_i_2_n_0\,
      I1 => x4_reg_440(0),
      I2 => \lineBuffer_1_3_reg_323_reg_n_0_[3]\,
      I3 => \y3_reg_393_reg_n_0_[1]\,
      I4 => \y3_reg_393_reg_n_0_[0]\,
      I5 => \lineBuffer_0_3_reg_288_reg_n_0_[3]\,
      O => window_1_1_2_fu_802_p3(3)
    );
\window_1_2_1_reg_416[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CDCEC8C4"
    )
        port map (
      I0 => x4_reg_440(1),
      I1 => \lineBuffer_1_2_reg_335_reg_n_0_[3]\,
      I2 => \y3_reg_393_reg_n_0_[1]\,
      I3 => \y3_reg_393_reg_n_0_[0]\,
      I4 => \lineBuffer_0_2_reg_300_reg_n_0_[3]\,
      O => \window_1_2_1_reg_416[3]_i_2_n_0\
    );
\window_1_2_1_reg_416[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => \window_1_2_1_reg_416[4]_i_2_n_0\,
      I1 => x4_reg_440(0),
      I2 => \lineBuffer_1_3_reg_323_reg_n_0_[4]\,
      I3 => \y3_reg_393_reg_n_0_[1]\,
      I4 => \y3_reg_393_reg_n_0_[0]\,
      I5 => \lineBuffer_0_3_reg_288_reg_n_0_[4]\,
      O => window_1_1_2_fu_802_p3(4)
    );
\window_1_2_1_reg_416[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CDCEC8C4"
    )
        port map (
      I0 => x4_reg_440(1),
      I1 => \lineBuffer_1_2_reg_335_reg_n_0_[4]\,
      I2 => \y3_reg_393_reg_n_0_[1]\,
      I3 => \y3_reg_393_reg_n_0_[0]\,
      I4 => \lineBuffer_0_2_reg_300_reg_n_0_[4]\,
      O => \window_1_2_1_reg_416[4]_i_2_n_0\
    );
\window_1_2_1_reg_416[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => \window_1_2_1_reg_416[5]_i_2_n_0\,
      I1 => x4_reg_440(0),
      I2 => \lineBuffer_1_3_reg_323_reg_n_0_[5]\,
      I3 => \y3_reg_393_reg_n_0_[1]\,
      I4 => \y3_reg_393_reg_n_0_[0]\,
      I5 => \lineBuffer_0_3_reg_288_reg_n_0_[5]\,
      O => window_1_1_2_fu_802_p3(5)
    );
\window_1_2_1_reg_416[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CDCEC8C4"
    )
        port map (
      I0 => x4_reg_440(1),
      I1 => \lineBuffer_1_2_reg_335_reg_n_0_[5]\,
      I2 => \y3_reg_393_reg_n_0_[1]\,
      I3 => \y3_reg_393_reg_n_0_[0]\,
      I4 => \lineBuffer_0_2_reg_300_reg_n_0_[5]\,
      O => \window_1_2_1_reg_416[5]_i_2_n_0\
    );
\window_1_2_1_reg_416[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => \window_1_2_1_reg_416[6]_i_2_n_0\,
      I1 => x4_reg_440(0),
      I2 => \lineBuffer_1_3_reg_323_reg_n_0_[6]\,
      I3 => \y3_reg_393_reg_n_0_[1]\,
      I4 => \y3_reg_393_reg_n_0_[0]\,
      I5 => \lineBuffer_0_3_reg_288_reg_n_0_[6]\,
      O => window_1_1_2_fu_802_p3(6)
    );
\window_1_2_1_reg_416[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CDCEC8C4"
    )
        port map (
      I0 => x4_reg_440(1),
      I1 => \lineBuffer_1_2_reg_335_reg_n_0_[6]\,
      I2 => \y3_reg_393_reg_n_0_[1]\,
      I3 => \y3_reg_393_reg_n_0_[0]\,
      I4 => \lineBuffer_0_2_reg_300_reg_n_0_[6]\,
      O => \window_1_2_1_reg_416[6]_i_2_n_0\
    );
\window_1_2_1_reg_416[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => \window_1_2_1_reg_416[7]_i_2_n_0\,
      I1 => x4_reg_440(0),
      I2 => \lineBuffer_1_3_reg_323_reg_n_0_[7]\,
      I3 => \y3_reg_393_reg_n_0_[1]\,
      I4 => \y3_reg_393_reg_n_0_[0]\,
      I5 => \lineBuffer_0_3_reg_288_reg_n_0_[7]\,
      O => window_1_1_2_fu_802_p3(7)
    );
\window_1_2_1_reg_416[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CDCEC8C4"
    )
        port map (
      I0 => x4_reg_440(1),
      I1 => \lineBuffer_1_2_reg_335_reg_n_0_[7]\,
      I2 => \y3_reg_393_reg_n_0_[1]\,
      I3 => \y3_reg_393_reg_n_0_[0]\,
      I4 => \lineBuffer_0_2_reg_300_reg_n_0_[7]\,
      O => \window_1_2_1_reg_416[7]_i_2_n_0\
    );
\window_1_2_1_reg_416[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => \window_1_2_1_reg_416[8]_i_2_n_0\,
      I1 => x4_reg_440(0),
      I2 => \lineBuffer_1_3_reg_323_reg_n_0_[8]\,
      I3 => \y3_reg_393_reg_n_0_[1]\,
      I4 => \y3_reg_393_reg_n_0_[0]\,
      I5 => \lineBuffer_0_3_reg_288_reg_n_0_[8]\,
      O => window_1_1_2_fu_802_p3(8)
    );
\window_1_2_1_reg_416[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CDCEC8C4"
    )
        port map (
      I0 => x4_reg_440(1),
      I1 => \lineBuffer_1_2_reg_335_reg_n_0_[8]\,
      I2 => \y3_reg_393_reg_n_0_[1]\,
      I3 => \y3_reg_393_reg_n_0_[0]\,
      I4 => \lineBuffer_0_2_reg_300_reg_n_0_[8]\,
      O => \window_1_2_1_reg_416[8]_i_2_n_0\
    );
\window_1_2_1_reg_416[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => \window_1_2_1_reg_416[9]_i_2_n_0\,
      I1 => x4_reg_440(0),
      I2 => \lineBuffer_1_3_reg_323_reg_n_0_[9]\,
      I3 => \y3_reg_393_reg_n_0_[1]\,
      I4 => \y3_reg_393_reg_n_0_[0]\,
      I5 => \lineBuffer_0_3_reg_288_reg_n_0_[9]\,
      O => window_1_1_2_fu_802_p3(9)
    );
\window_1_2_1_reg_416[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CDCEC8C4"
    )
        port map (
      I0 => x4_reg_440(1),
      I1 => \lineBuffer_1_2_reg_335_reg_n_0_[9]\,
      I2 => \y3_reg_393_reg_n_0_[1]\,
      I3 => \y3_reg_393_reg_n_0_[0]\,
      I4 => \lineBuffer_0_2_reg_300_reg_n_0_[9]\,
      O => \window_1_2_1_reg_416[9]_i_2_n_0\
    );
\window_1_2_1_reg_416_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_1_2_1_reg_416[31]_i_1_n_0\,
      D => window_1_1_2_fu_802_p3(0),
      Q => \window_1_2_1_reg_416_reg_n_0_[0]\,
      R => '0'
    );
\window_1_2_1_reg_416_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_1_2_1_reg_416[31]_i_1_n_0\,
      D => window_1_1_2_fu_802_p3(10),
      Q => \window_1_2_1_reg_416_reg_n_0_[10]\,
      R => '0'
    );
\window_1_2_1_reg_416_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_1_2_1_reg_416[31]_i_1_n_0\,
      D => window_1_1_2_fu_802_p3(11),
      Q => \window_1_2_1_reg_416_reg_n_0_[11]\,
      R => '0'
    );
\window_1_2_1_reg_416_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_1_2_1_reg_416[31]_i_1_n_0\,
      D => window_1_1_2_fu_802_p3(12),
      Q => \window_1_2_1_reg_416_reg_n_0_[12]\,
      R => '0'
    );
\window_1_2_1_reg_416_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_1_2_1_reg_416[31]_i_1_n_0\,
      D => window_1_1_2_fu_802_p3(13),
      Q => \window_1_2_1_reg_416_reg_n_0_[13]\,
      R => '0'
    );
\window_1_2_1_reg_416_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_1_2_1_reg_416[31]_i_1_n_0\,
      D => window_1_1_2_fu_802_p3(14),
      Q => \window_1_2_1_reg_416_reg_n_0_[14]\,
      R => '0'
    );
\window_1_2_1_reg_416_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_1_2_1_reg_416[31]_i_1_n_0\,
      D => window_1_1_2_fu_802_p3(15),
      Q => \window_1_2_1_reg_416_reg_n_0_[15]\,
      R => '0'
    );
\window_1_2_1_reg_416_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_1_2_1_reg_416[31]_i_1_n_0\,
      D => window_1_1_2_fu_802_p3(16),
      Q => \window_1_2_1_reg_416_reg_n_0_[16]\,
      R => '0'
    );
\window_1_2_1_reg_416_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_1_2_1_reg_416[31]_i_1_n_0\,
      D => window_1_1_2_fu_802_p3(17),
      Q => \window_1_2_1_reg_416_reg_n_0_[17]\,
      R => '0'
    );
\window_1_2_1_reg_416_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_1_2_1_reg_416[31]_i_1_n_0\,
      D => window_1_1_2_fu_802_p3(18),
      Q => \window_1_2_1_reg_416_reg_n_0_[18]\,
      R => '0'
    );
\window_1_2_1_reg_416_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_1_2_1_reg_416[31]_i_1_n_0\,
      D => window_1_1_2_fu_802_p3(19),
      Q => \window_1_2_1_reg_416_reg_n_0_[19]\,
      R => '0'
    );
\window_1_2_1_reg_416_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_1_2_1_reg_416[31]_i_1_n_0\,
      D => window_1_1_2_fu_802_p3(1),
      Q => \window_1_2_1_reg_416_reg_n_0_[1]\,
      R => '0'
    );
\window_1_2_1_reg_416_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_1_2_1_reg_416[31]_i_1_n_0\,
      D => window_1_1_2_fu_802_p3(20),
      Q => \window_1_2_1_reg_416_reg_n_0_[20]\,
      R => '0'
    );
\window_1_2_1_reg_416_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_1_2_1_reg_416[31]_i_1_n_0\,
      D => window_1_1_2_fu_802_p3(21),
      Q => \window_1_2_1_reg_416_reg_n_0_[21]\,
      R => '0'
    );
\window_1_2_1_reg_416_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_1_2_1_reg_416[31]_i_1_n_0\,
      D => window_1_1_2_fu_802_p3(22),
      Q => \window_1_2_1_reg_416_reg_n_0_[22]\,
      R => '0'
    );
\window_1_2_1_reg_416_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_1_2_1_reg_416[31]_i_1_n_0\,
      D => window_1_1_2_fu_802_p3(23),
      Q => \window_1_2_1_reg_416_reg_n_0_[23]\,
      R => '0'
    );
\window_1_2_1_reg_416_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_1_2_1_reg_416[31]_i_1_n_0\,
      D => window_1_1_2_fu_802_p3(24),
      Q => \window_1_2_1_reg_416_reg_n_0_[24]\,
      R => '0'
    );
\window_1_2_1_reg_416_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_1_2_1_reg_416[31]_i_1_n_0\,
      D => window_1_1_2_fu_802_p3(25),
      Q => \window_1_2_1_reg_416_reg_n_0_[25]\,
      R => '0'
    );
\window_1_2_1_reg_416_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_1_2_1_reg_416[31]_i_1_n_0\,
      D => window_1_1_2_fu_802_p3(26),
      Q => \window_1_2_1_reg_416_reg_n_0_[26]\,
      R => '0'
    );
\window_1_2_1_reg_416_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_1_2_1_reg_416[31]_i_1_n_0\,
      D => window_1_1_2_fu_802_p3(27),
      Q => \window_1_2_1_reg_416_reg_n_0_[27]\,
      R => '0'
    );
\window_1_2_1_reg_416_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_1_2_1_reg_416[31]_i_1_n_0\,
      D => window_1_1_2_fu_802_p3(28),
      Q => \window_1_2_1_reg_416_reg_n_0_[28]\,
      R => '0'
    );
\window_1_2_1_reg_416_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_1_2_1_reg_416[31]_i_1_n_0\,
      D => window_1_1_2_fu_802_p3(29),
      Q => \window_1_2_1_reg_416_reg_n_0_[29]\,
      R => '0'
    );
\window_1_2_1_reg_416_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_1_2_1_reg_416[31]_i_1_n_0\,
      D => window_1_1_2_fu_802_p3(2),
      Q => \window_1_2_1_reg_416_reg_n_0_[2]\,
      R => '0'
    );
\window_1_2_1_reg_416_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_1_2_1_reg_416[31]_i_1_n_0\,
      D => window_1_1_2_fu_802_p3(30),
      Q => \window_1_2_1_reg_416_reg_n_0_[30]\,
      R => '0'
    );
\window_1_2_1_reg_416_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_1_2_1_reg_416[31]_i_1_n_0\,
      D => window_1_1_2_fu_802_p3(31),
      Q => \window_1_2_1_reg_416_reg_n_0_[31]\,
      R => '0'
    );
\window_1_2_1_reg_416_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_1_2_1_reg_416[31]_i_1_n_0\,
      D => window_1_1_2_fu_802_p3(3),
      Q => \window_1_2_1_reg_416_reg_n_0_[3]\,
      R => '0'
    );
\window_1_2_1_reg_416_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_1_2_1_reg_416[31]_i_1_n_0\,
      D => window_1_1_2_fu_802_p3(4),
      Q => \window_1_2_1_reg_416_reg_n_0_[4]\,
      R => '0'
    );
\window_1_2_1_reg_416_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_1_2_1_reg_416[31]_i_1_n_0\,
      D => window_1_1_2_fu_802_p3(5),
      Q => \window_1_2_1_reg_416_reg_n_0_[5]\,
      R => '0'
    );
\window_1_2_1_reg_416_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_1_2_1_reg_416[31]_i_1_n_0\,
      D => window_1_1_2_fu_802_p3(6),
      Q => \window_1_2_1_reg_416_reg_n_0_[6]\,
      R => '0'
    );
\window_1_2_1_reg_416_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_1_2_1_reg_416[31]_i_1_n_0\,
      D => window_1_1_2_fu_802_p3(7),
      Q => \window_1_2_1_reg_416_reg_n_0_[7]\,
      R => '0'
    );
\window_1_2_1_reg_416_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_1_2_1_reg_416[31]_i_1_n_0\,
      D => window_1_1_2_fu_802_p3(8),
      Q => \window_1_2_1_reg_416_reg_n_0_[8]\,
      R => '0'
    );
\window_1_2_1_reg_416_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_1_2_1_reg_416[31]_i_1_n_0\,
      D => window_1_1_2_fu_802_p3(9),
      Q => \window_1_2_1_reg_416_reg_n_0_[9]\,
      R => '0'
    );
\window_2_0_read_as_fu_162_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => window_2_0_phi_fu_547_p4(0),
      Q => window_2_0_read_as_fu_162(0),
      R => '0'
    );
\window_2_0_read_as_fu_162_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => window_2_0_phi_fu_547_p4(10),
      Q => window_2_0_read_as_fu_162(10),
      R => '0'
    );
\window_2_0_read_as_fu_162_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => window_2_0_phi_fu_547_p4(11),
      Q => window_2_0_read_as_fu_162(11),
      R => '0'
    );
\window_2_0_read_as_fu_162_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => window_2_0_phi_fu_547_p4(12),
      Q => window_2_0_read_as_fu_162(12),
      R => '0'
    );
\window_2_0_read_as_fu_162_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => window_2_0_phi_fu_547_p4(13),
      Q => window_2_0_read_as_fu_162(13),
      R => '0'
    );
\window_2_0_read_as_fu_162_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => window_2_0_phi_fu_547_p4(14),
      Q => window_2_0_read_as_fu_162(14),
      R => '0'
    );
\window_2_0_read_as_fu_162_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => window_2_0_phi_fu_547_p4(15),
      Q => window_2_0_read_as_fu_162(15),
      R => '0'
    );
\window_2_0_read_as_fu_162_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => window_2_0_phi_fu_547_p4(16),
      Q => window_2_0_read_as_fu_162(16),
      R => '0'
    );
\window_2_0_read_as_fu_162_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => window_2_0_phi_fu_547_p4(17),
      Q => window_2_0_read_as_fu_162(17),
      R => '0'
    );
\window_2_0_read_as_fu_162_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => window_2_0_phi_fu_547_p4(18),
      Q => window_2_0_read_as_fu_162(18),
      R => '0'
    );
\window_2_0_read_as_fu_162_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => window_2_0_phi_fu_547_p4(19),
      Q => window_2_0_read_as_fu_162(19),
      R => '0'
    );
\window_2_0_read_as_fu_162_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => window_2_0_phi_fu_547_p4(1),
      Q => window_2_0_read_as_fu_162(1),
      R => '0'
    );
\window_2_0_read_as_fu_162_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => window_2_0_phi_fu_547_p4(20),
      Q => window_2_0_read_as_fu_162(20),
      R => '0'
    );
\window_2_0_read_as_fu_162_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => window_2_0_phi_fu_547_p4(21),
      Q => window_2_0_read_as_fu_162(21),
      R => '0'
    );
\window_2_0_read_as_fu_162_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => window_2_0_phi_fu_547_p4(22),
      Q => window_2_0_read_as_fu_162(22),
      R => '0'
    );
\window_2_0_read_as_fu_162_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => window_2_0_phi_fu_547_p4(23),
      Q => window_2_0_read_as_fu_162(23),
      R => '0'
    );
\window_2_0_read_as_fu_162_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => window_2_0_phi_fu_547_p4(24),
      Q => window_2_0_read_as_fu_162(24),
      R => '0'
    );
\window_2_0_read_as_fu_162_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => window_2_0_phi_fu_547_p4(25),
      Q => window_2_0_read_as_fu_162(25),
      R => '0'
    );
\window_2_0_read_as_fu_162_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => window_2_0_phi_fu_547_p4(26),
      Q => window_2_0_read_as_fu_162(26),
      R => '0'
    );
\window_2_0_read_as_fu_162_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => window_2_0_phi_fu_547_p4(27),
      Q => window_2_0_read_as_fu_162(27),
      R => '0'
    );
\window_2_0_read_as_fu_162_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => window_2_0_phi_fu_547_p4(28),
      Q => window_2_0_read_as_fu_162(28),
      R => '0'
    );
\window_2_0_read_as_fu_162_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => window_2_0_phi_fu_547_p4(29),
      Q => window_2_0_read_as_fu_162(29),
      R => '0'
    );
\window_2_0_read_as_fu_162_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => window_2_0_phi_fu_547_p4(2),
      Q => window_2_0_read_as_fu_162(2),
      R => '0'
    );
\window_2_0_read_as_fu_162_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => window_2_0_phi_fu_547_p4(30),
      Q => window_2_0_read_as_fu_162(30),
      R => '0'
    );
\window_2_0_read_as_fu_162_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => window_2_0_phi_fu_547_p4(31),
      Q => window_2_0_read_as_fu_162(31),
      R => '0'
    );
\window_2_0_read_as_fu_162_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => window_2_0_phi_fu_547_p4(3),
      Q => window_2_0_read_as_fu_162(3),
      R => '0'
    );
\window_2_0_read_as_fu_162_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => window_2_0_phi_fu_547_p4(4),
      Q => window_2_0_read_as_fu_162(4),
      R => '0'
    );
\window_2_0_read_as_fu_162_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => window_2_0_phi_fu_547_p4(5),
      Q => window_2_0_read_as_fu_162(5),
      R => '0'
    );
\window_2_0_read_as_fu_162_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => window_2_0_phi_fu_547_p4(6),
      Q => window_2_0_read_as_fu_162(6),
      R => '0'
    );
\window_2_0_read_as_fu_162_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => window_2_0_phi_fu_547_p4(7),
      Q => window_2_0_read_as_fu_162(7),
      R => '0'
    );
\window_2_0_read_as_fu_162_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => window_2_0_phi_fu_547_p4(8),
      Q => window_2_0_read_as_fu_162(8),
      R => '0'
    );
\window_2_0_read_as_fu_162_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_65_in,
      D => window_2_0_phi_fu_547_p4(9),
      Q => window_2_0_read_as_fu_162(9),
      R => '0'
    );
\window_2_0_reg_544[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_1_1_reg_404_reg_n_0_[0]\,
      I1 => ap_CS_fsm_state9,
      I2 => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567(0),
      O => \window_2_0_reg_544[0]_i_1_n_0\
    );
\window_2_0_reg_544[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_1_1_reg_404_reg_n_0_[10]\,
      I1 => ap_CS_fsm_state9,
      I2 => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567(10),
      O => \window_2_0_reg_544[10]_i_1_n_0\
    );
\window_2_0_reg_544[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_1_1_reg_404_reg_n_0_[11]\,
      I1 => ap_CS_fsm_state9,
      I2 => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567(11),
      O => \window_2_0_reg_544[11]_i_1_n_0\
    );
\window_2_0_reg_544[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_1_1_reg_404_reg_n_0_[12]\,
      I1 => ap_CS_fsm_state9,
      I2 => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567(12),
      O => \window_2_0_reg_544[12]_i_1_n_0\
    );
\window_2_0_reg_544[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_1_1_reg_404_reg_n_0_[13]\,
      I1 => ap_CS_fsm_state9,
      I2 => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567(13),
      O => \window_2_0_reg_544[13]_i_1_n_0\
    );
\window_2_0_reg_544[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_1_1_reg_404_reg_n_0_[14]\,
      I1 => ap_CS_fsm_state9,
      I2 => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567(14),
      O => \window_2_0_reg_544[14]_i_1_n_0\
    );
\window_2_0_reg_544[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_1_1_reg_404_reg_n_0_[15]\,
      I1 => ap_CS_fsm_state9,
      I2 => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567(15),
      O => \window_2_0_reg_544[15]_i_1_n_0\
    );
\window_2_0_reg_544[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_1_1_reg_404_reg_n_0_[16]\,
      I1 => ap_CS_fsm_state9,
      I2 => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567(16),
      O => \window_2_0_reg_544[16]_i_1_n_0\
    );
\window_2_0_reg_544[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_1_1_reg_404_reg_n_0_[17]\,
      I1 => ap_CS_fsm_state9,
      I2 => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567(17),
      O => \window_2_0_reg_544[17]_i_1_n_0\
    );
\window_2_0_reg_544[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_1_1_reg_404_reg_n_0_[18]\,
      I1 => ap_CS_fsm_state9,
      I2 => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567(18),
      O => \window_2_0_reg_544[18]_i_1_n_0\
    );
\window_2_0_reg_544[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_1_1_reg_404_reg_n_0_[19]\,
      I1 => ap_CS_fsm_state9,
      I2 => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567(19),
      O => \window_2_0_reg_544[19]_i_1_n_0\
    );
\window_2_0_reg_544[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_1_1_reg_404_reg_n_0_[1]\,
      I1 => ap_CS_fsm_state9,
      I2 => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567(1),
      O => \window_2_0_reg_544[1]_i_1_n_0\
    );
\window_2_0_reg_544[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_1_1_reg_404_reg_n_0_[20]\,
      I1 => ap_CS_fsm_state9,
      I2 => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567(20),
      O => \window_2_0_reg_544[20]_i_1_n_0\
    );
\window_2_0_reg_544[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_1_1_reg_404_reg_n_0_[21]\,
      I1 => ap_CS_fsm_state9,
      I2 => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567(21),
      O => \window_2_0_reg_544[21]_i_1_n_0\
    );
\window_2_0_reg_544[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_1_1_reg_404_reg_n_0_[22]\,
      I1 => ap_CS_fsm_state9,
      I2 => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567(22),
      O => \window_2_0_reg_544[22]_i_1_n_0\
    );
\window_2_0_reg_544[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_1_1_reg_404_reg_n_0_[23]\,
      I1 => ap_CS_fsm_state9,
      I2 => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567(23),
      O => \window_2_0_reg_544[23]_i_1_n_0\
    );
\window_2_0_reg_544[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_1_1_reg_404_reg_n_0_[24]\,
      I1 => ap_CS_fsm_state9,
      I2 => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567(24),
      O => \window_2_0_reg_544[24]_i_1_n_0\
    );
\window_2_0_reg_544[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_1_1_reg_404_reg_n_0_[25]\,
      I1 => ap_CS_fsm_state9,
      I2 => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567(25),
      O => \window_2_0_reg_544[25]_i_1_n_0\
    );
\window_2_0_reg_544[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_1_1_reg_404_reg_n_0_[26]\,
      I1 => ap_CS_fsm_state9,
      I2 => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567(26),
      O => \window_2_0_reg_544[26]_i_1_n_0\
    );
\window_2_0_reg_544[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_1_1_reg_404_reg_n_0_[27]\,
      I1 => ap_CS_fsm_state9,
      I2 => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567(27),
      O => \window_2_0_reg_544[27]_i_1_n_0\
    );
\window_2_0_reg_544[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_1_1_reg_404_reg_n_0_[28]\,
      I1 => ap_CS_fsm_state9,
      I2 => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567(28),
      O => \window_2_0_reg_544[28]_i_1_n_0\
    );
\window_2_0_reg_544[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_1_1_reg_404_reg_n_0_[29]\,
      I1 => ap_CS_fsm_state9,
      I2 => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567(29),
      O => \window_2_0_reg_544[29]_i_1_n_0\
    );
\window_2_0_reg_544[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_1_1_reg_404_reg_n_0_[2]\,
      I1 => ap_CS_fsm_state9,
      I2 => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567(2),
      O => \window_2_0_reg_544[2]_i_1_n_0\
    );
\window_2_0_reg_544[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_1_1_reg_404_reg_n_0_[30]\,
      I1 => ap_CS_fsm_state9,
      I2 => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567(30),
      O => \window_2_0_reg_544[30]_i_1_n_0\
    );
\window_2_0_reg_544[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_1_1_reg_404_reg_n_0_[31]\,
      I1 => ap_CS_fsm_state9,
      I2 => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567(31),
      O => \window_2_0_reg_544[31]_i_1_n_0\
    );
\window_2_0_reg_544[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_1_1_reg_404_reg_n_0_[3]\,
      I1 => ap_CS_fsm_state9,
      I2 => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567(3),
      O => \window_2_0_reg_544[3]_i_1_n_0\
    );
\window_2_0_reg_544[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_1_1_reg_404_reg_n_0_[4]\,
      I1 => ap_CS_fsm_state9,
      I2 => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567(4),
      O => \window_2_0_reg_544[4]_i_1_n_0\
    );
\window_2_0_reg_544[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_1_1_reg_404_reg_n_0_[5]\,
      I1 => ap_CS_fsm_state9,
      I2 => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567(5),
      O => \window_2_0_reg_544[5]_i_1_n_0\
    );
\window_2_0_reg_544[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_1_1_reg_404_reg_n_0_[6]\,
      I1 => ap_CS_fsm_state9,
      I2 => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567(6),
      O => \window_2_0_reg_544[6]_i_1_n_0\
    );
\window_2_0_reg_544[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_1_1_reg_404_reg_n_0_[7]\,
      I1 => ap_CS_fsm_state9,
      I2 => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567(7),
      O => \window_2_0_reg_544[7]_i_1_n_0\
    );
\window_2_0_reg_544[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_1_1_reg_404_reg_n_0_[8]\,
      I1 => ap_CS_fsm_state9,
      I2 => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567(8),
      O => \window_2_0_reg_544[8]_i_1_n_0\
    );
\window_2_0_reg_544[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \window_2_1_1_reg_404_reg_n_0_[9]\,
      I1 => ap_CS_fsm_state9,
      I2 => ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1567(9),
      O => \window_2_0_reg_544[9]_i_1_n_0\
    );
\window_2_0_reg_544_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_544,
      D => \window_2_0_reg_544[0]_i_1_n_0\,
      Q => \window_2_0_reg_544_reg_n_0_[0]\,
      R => '0'
    );
\window_2_0_reg_544_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_544,
      D => \window_2_0_reg_544[10]_i_1_n_0\,
      Q => \window_2_0_reg_544_reg_n_0_[10]\,
      R => '0'
    );
\window_2_0_reg_544_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_544,
      D => \window_2_0_reg_544[11]_i_1_n_0\,
      Q => \window_2_0_reg_544_reg_n_0_[11]\,
      R => '0'
    );
\window_2_0_reg_544_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_544,
      D => \window_2_0_reg_544[12]_i_1_n_0\,
      Q => \window_2_0_reg_544_reg_n_0_[12]\,
      R => '0'
    );
\window_2_0_reg_544_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_544,
      D => \window_2_0_reg_544[13]_i_1_n_0\,
      Q => \window_2_0_reg_544_reg_n_0_[13]\,
      R => '0'
    );
\window_2_0_reg_544_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_544,
      D => \window_2_0_reg_544[14]_i_1_n_0\,
      Q => \window_2_0_reg_544_reg_n_0_[14]\,
      R => '0'
    );
\window_2_0_reg_544_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_544,
      D => \window_2_0_reg_544[15]_i_1_n_0\,
      Q => \window_2_0_reg_544_reg_n_0_[15]\,
      R => '0'
    );
\window_2_0_reg_544_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_544,
      D => \window_2_0_reg_544[16]_i_1_n_0\,
      Q => \window_2_0_reg_544_reg_n_0_[16]\,
      R => '0'
    );
\window_2_0_reg_544_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_544,
      D => \window_2_0_reg_544[17]_i_1_n_0\,
      Q => \window_2_0_reg_544_reg_n_0_[17]\,
      R => '0'
    );
\window_2_0_reg_544_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_544,
      D => \window_2_0_reg_544[18]_i_1_n_0\,
      Q => \window_2_0_reg_544_reg_n_0_[18]\,
      R => '0'
    );
\window_2_0_reg_544_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_544,
      D => \window_2_0_reg_544[19]_i_1_n_0\,
      Q => \window_2_0_reg_544_reg_n_0_[19]\,
      R => '0'
    );
\window_2_0_reg_544_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_544,
      D => \window_2_0_reg_544[1]_i_1_n_0\,
      Q => \window_2_0_reg_544_reg_n_0_[1]\,
      R => '0'
    );
\window_2_0_reg_544_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_544,
      D => \window_2_0_reg_544[20]_i_1_n_0\,
      Q => \window_2_0_reg_544_reg_n_0_[20]\,
      R => '0'
    );
\window_2_0_reg_544_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_544,
      D => \window_2_0_reg_544[21]_i_1_n_0\,
      Q => \window_2_0_reg_544_reg_n_0_[21]\,
      R => '0'
    );
\window_2_0_reg_544_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_544,
      D => \window_2_0_reg_544[22]_i_1_n_0\,
      Q => \window_2_0_reg_544_reg_n_0_[22]\,
      R => '0'
    );
\window_2_0_reg_544_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_544,
      D => \window_2_0_reg_544[23]_i_1_n_0\,
      Q => \window_2_0_reg_544_reg_n_0_[23]\,
      R => '0'
    );
\window_2_0_reg_544_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_544,
      D => \window_2_0_reg_544[24]_i_1_n_0\,
      Q => \window_2_0_reg_544_reg_n_0_[24]\,
      R => '0'
    );
\window_2_0_reg_544_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_544,
      D => \window_2_0_reg_544[25]_i_1_n_0\,
      Q => \window_2_0_reg_544_reg_n_0_[25]\,
      R => '0'
    );
\window_2_0_reg_544_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_544,
      D => \window_2_0_reg_544[26]_i_1_n_0\,
      Q => \window_2_0_reg_544_reg_n_0_[26]\,
      R => '0'
    );
\window_2_0_reg_544_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_544,
      D => \window_2_0_reg_544[27]_i_1_n_0\,
      Q => \window_2_0_reg_544_reg_n_0_[27]\,
      R => '0'
    );
\window_2_0_reg_544_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_544,
      D => \window_2_0_reg_544[28]_i_1_n_0\,
      Q => \window_2_0_reg_544_reg_n_0_[28]\,
      R => '0'
    );
\window_2_0_reg_544_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_544,
      D => \window_2_0_reg_544[29]_i_1_n_0\,
      Q => \window_2_0_reg_544_reg_n_0_[29]\,
      R => '0'
    );
\window_2_0_reg_544_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_544,
      D => \window_2_0_reg_544[2]_i_1_n_0\,
      Q => \window_2_0_reg_544_reg_n_0_[2]\,
      R => '0'
    );
\window_2_0_reg_544_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_544,
      D => \window_2_0_reg_544[30]_i_1_n_0\,
      Q => \window_2_0_reg_544_reg_n_0_[30]\,
      R => '0'
    );
\window_2_0_reg_544_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_544,
      D => \window_2_0_reg_544[31]_i_1_n_0\,
      Q => \window_2_0_reg_544_reg_n_0_[31]\,
      R => '0'
    );
\window_2_0_reg_544_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_544,
      D => \window_2_0_reg_544[3]_i_1_n_0\,
      Q => \window_2_0_reg_544_reg_n_0_[3]\,
      R => '0'
    );
\window_2_0_reg_544_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_544,
      D => \window_2_0_reg_544[4]_i_1_n_0\,
      Q => \window_2_0_reg_544_reg_n_0_[4]\,
      R => '0'
    );
\window_2_0_reg_544_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_544,
      D => \window_2_0_reg_544[5]_i_1_n_0\,
      Q => \window_2_0_reg_544_reg_n_0_[5]\,
      R => '0'
    );
\window_2_0_reg_544_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_544,
      D => \window_2_0_reg_544[6]_i_1_n_0\,
      Q => \window_2_0_reg_544_reg_n_0_[6]\,
      R => '0'
    );
\window_2_0_reg_544_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_544,
      D => \window_2_0_reg_544[7]_i_1_n_0\,
      Q => \window_2_0_reg_544_reg_n_0_[7]\,
      R => '0'
    );
\window_2_0_reg_544_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_544,
      D => \window_2_0_reg_544[8]_i_1_n_0\,
      Q => \window_2_0_reg_544_reg_n_0_[8]\,
      R => '0'
    );
\window_2_0_reg_544_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_0_reg_544,
      D => \window_2_0_reg_544[9]_i_1_n_0\,
      Q => \window_2_0_reg_544_reg_n_0_[9]\,
      R => '0'
    );
\window_2_1_1_reg_404[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A08020"
    )
        port map (
      I0 => \indvar_flatten_reg_382[2]_i_1_n_0\,
      I1 => \y3_reg_393_reg_n_0_[0]\,
      I2 => x4_reg_440(0),
      I3 => x4_reg_440(1),
      I4 => \y3_reg_393_reg_n_0_[1]\,
      O => window_2_1_1_reg_404
    );
\window_2_1_1_reg_404_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_1_1_reg_404,
      D => window_1_1_2_fu_802_p3(0),
      Q => \window_2_1_1_reg_404_reg_n_0_[0]\,
      R => '0'
    );
\window_2_1_1_reg_404_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_1_1_reg_404,
      D => window_1_1_2_fu_802_p3(10),
      Q => \window_2_1_1_reg_404_reg_n_0_[10]\,
      R => '0'
    );
\window_2_1_1_reg_404_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_1_1_reg_404,
      D => window_1_1_2_fu_802_p3(11),
      Q => \window_2_1_1_reg_404_reg_n_0_[11]\,
      R => '0'
    );
\window_2_1_1_reg_404_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_1_1_reg_404,
      D => window_1_1_2_fu_802_p3(12),
      Q => \window_2_1_1_reg_404_reg_n_0_[12]\,
      R => '0'
    );
\window_2_1_1_reg_404_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_1_1_reg_404,
      D => window_1_1_2_fu_802_p3(13),
      Q => \window_2_1_1_reg_404_reg_n_0_[13]\,
      R => '0'
    );
\window_2_1_1_reg_404_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_1_1_reg_404,
      D => window_1_1_2_fu_802_p3(14),
      Q => \window_2_1_1_reg_404_reg_n_0_[14]\,
      R => '0'
    );
\window_2_1_1_reg_404_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_1_1_reg_404,
      D => window_1_1_2_fu_802_p3(15),
      Q => \window_2_1_1_reg_404_reg_n_0_[15]\,
      R => '0'
    );
\window_2_1_1_reg_404_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_1_1_reg_404,
      D => window_1_1_2_fu_802_p3(16),
      Q => \window_2_1_1_reg_404_reg_n_0_[16]\,
      R => '0'
    );
\window_2_1_1_reg_404_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_1_1_reg_404,
      D => window_1_1_2_fu_802_p3(17),
      Q => \window_2_1_1_reg_404_reg_n_0_[17]\,
      R => '0'
    );
\window_2_1_1_reg_404_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_1_1_reg_404,
      D => window_1_1_2_fu_802_p3(18),
      Q => \window_2_1_1_reg_404_reg_n_0_[18]\,
      R => '0'
    );
\window_2_1_1_reg_404_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_1_1_reg_404,
      D => window_1_1_2_fu_802_p3(19),
      Q => \window_2_1_1_reg_404_reg_n_0_[19]\,
      R => '0'
    );
\window_2_1_1_reg_404_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_1_1_reg_404,
      D => window_1_1_2_fu_802_p3(1),
      Q => \window_2_1_1_reg_404_reg_n_0_[1]\,
      R => '0'
    );
\window_2_1_1_reg_404_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_1_1_reg_404,
      D => window_1_1_2_fu_802_p3(20),
      Q => \window_2_1_1_reg_404_reg_n_0_[20]\,
      R => '0'
    );
\window_2_1_1_reg_404_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_1_1_reg_404,
      D => window_1_1_2_fu_802_p3(21),
      Q => \window_2_1_1_reg_404_reg_n_0_[21]\,
      R => '0'
    );
\window_2_1_1_reg_404_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_1_1_reg_404,
      D => window_1_1_2_fu_802_p3(22),
      Q => \window_2_1_1_reg_404_reg_n_0_[22]\,
      R => '0'
    );
\window_2_1_1_reg_404_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_1_1_reg_404,
      D => window_1_1_2_fu_802_p3(23),
      Q => \window_2_1_1_reg_404_reg_n_0_[23]\,
      R => '0'
    );
\window_2_1_1_reg_404_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_1_1_reg_404,
      D => window_1_1_2_fu_802_p3(24),
      Q => \window_2_1_1_reg_404_reg_n_0_[24]\,
      R => '0'
    );
\window_2_1_1_reg_404_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_1_1_reg_404,
      D => window_1_1_2_fu_802_p3(25),
      Q => \window_2_1_1_reg_404_reg_n_0_[25]\,
      R => '0'
    );
\window_2_1_1_reg_404_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_1_1_reg_404,
      D => window_1_1_2_fu_802_p3(26),
      Q => \window_2_1_1_reg_404_reg_n_0_[26]\,
      R => '0'
    );
\window_2_1_1_reg_404_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_1_1_reg_404,
      D => window_1_1_2_fu_802_p3(27),
      Q => \window_2_1_1_reg_404_reg_n_0_[27]\,
      R => '0'
    );
\window_2_1_1_reg_404_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_1_1_reg_404,
      D => window_1_1_2_fu_802_p3(28),
      Q => \window_2_1_1_reg_404_reg_n_0_[28]\,
      R => '0'
    );
\window_2_1_1_reg_404_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_1_1_reg_404,
      D => window_1_1_2_fu_802_p3(29),
      Q => \window_2_1_1_reg_404_reg_n_0_[29]\,
      R => '0'
    );
\window_2_1_1_reg_404_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_1_1_reg_404,
      D => window_1_1_2_fu_802_p3(2),
      Q => \window_2_1_1_reg_404_reg_n_0_[2]\,
      R => '0'
    );
\window_2_1_1_reg_404_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_1_1_reg_404,
      D => window_1_1_2_fu_802_p3(30),
      Q => \window_2_1_1_reg_404_reg_n_0_[30]\,
      R => '0'
    );
\window_2_1_1_reg_404_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_1_1_reg_404,
      D => window_1_1_2_fu_802_p3(31),
      Q => \window_2_1_1_reg_404_reg_n_0_[31]\,
      R => '0'
    );
\window_2_1_1_reg_404_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_1_1_reg_404,
      D => window_1_1_2_fu_802_p3(3),
      Q => \window_2_1_1_reg_404_reg_n_0_[3]\,
      R => '0'
    );
\window_2_1_1_reg_404_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_1_1_reg_404,
      D => window_1_1_2_fu_802_p3(4),
      Q => \window_2_1_1_reg_404_reg_n_0_[4]\,
      R => '0'
    );
\window_2_1_1_reg_404_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_1_1_reg_404,
      D => window_1_1_2_fu_802_p3(5),
      Q => \window_2_1_1_reg_404_reg_n_0_[5]\,
      R => '0'
    );
\window_2_1_1_reg_404_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_1_1_reg_404,
      D => window_1_1_2_fu_802_p3(6),
      Q => \window_2_1_1_reg_404_reg_n_0_[6]\,
      R => '0'
    );
\window_2_1_1_reg_404_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_1_1_reg_404,
      D => window_1_1_2_fu_802_p3(7),
      Q => \window_2_1_1_reg_404_reg_n_0_[7]\,
      R => '0'
    );
\window_2_1_1_reg_404_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_1_1_reg_404,
      D => window_1_1_2_fu_802_p3(8),
      Q => \window_2_1_1_reg_404_reg_n_0_[8]\,
      R => '0'
    );
\window_2_1_1_reg_404_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_1_1_reg_404,
      D => window_1_1_2_fu_802_p3(9),
      Q => \window_2_1_1_reg_404_reg_n_0_[9]\,
      R => '0'
    );
\window_2_1_2_reg_1567[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => cnn_2d_conv_d4x4_bkb_U2_n_1,
      I1 => ap_enable_reg_pp3_iter1_reg_n_0,
      I2 => ap_CS_fsm_pp3_stage0,
      O => \window_2_1_2_reg_1567[31]_i_1_n_0\
    );
\window_2_1_2_reg_1567_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_2_reg_1567[31]_i_1_n_0\,
      D => window_2_1_fu_174(0),
      Q => window_2_1_2_reg_1567(0),
      R => '0'
    );
\window_2_1_2_reg_1567_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_2_reg_1567[31]_i_1_n_0\,
      D => window_2_1_fu_174(10),
      Q => window_2_1_2_reg_1567(10),
      R => '0'
    );
\window_2_1_2_reg_1567_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_2_reg_1567[31]_i_1_n_0\,
      D => window_2_1_fu_174(11),
      Q => window_2_1_2_reg_1567(11),
      R => '0'
    );
\window_2_1_2_reg_1567_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_2_reg_1567[31]_i_1_n_0\,
      D => window_2_1_fu_174(12),
      Q => window_2_1_2_reg_1567(12),
      R => '0'
    );
\window_2_1_2_reg_1567_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_2_reg_1567[31]_i_1_n_0\,
      D => window_2_1_fu_174(13),
      Q => window_2_1_2_reg_1567(13),
      R => '0'
    );
\window_2_1_2_reg_1567_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_2_reg_1567[31]_i_1_n_0\,
      D => window_2_1_fu_174(14),
      Q => window_2_1_2_reg_1567(14),
      R => '0'
    );
\window_2_1_2_reg_1567_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_2_reg_1567[31]_i_1_n_0\,
      D => window_2_1_fu_174(15),
      Q => window_2_1_2_reg_1567(15),
      R => '0'
    );
\window_2_1_2_reg_1567_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_2_reg_1567[31]_i_1_n_0\,
      D => window_2_1_fu_174(16),
      Q => window_2_1_2_reg_1567(16),
      R => '0'
    );
\window_2_1_2_reg_1567_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_2_reg_1567[31]_i_1_n_0\,
      D => window_2_1_fu_174(17),
      Q => window_2_1_2_reg_1567(17),
      R => '0'
    );
\window_2_1_2_reg_1567_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_2_reg_1567[31]_i_1_n_0\,
      D => window_2_1_fu_174(18),
      Q => window_2_1_2_reg_1567(18),
      R => '0'
    );
\window_2_1_2_reg_1567_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_2_reg_1567[31]_i_1_n_0\,
      D => window_2_1_fu_174(19),
      Q => window_2_1_2_reg_1567(19),
      R => '0'
    );
\window_2_1_2_reg_1567_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_2_reg_1567[31]_i_1_n_0\,
      D => window_2_1_fu_174(1),
      Q => window_2_1_2_reg_1567(1),
      R => '0'
    );
\window_2_1_2_reg_1567_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_2_reg_1567[31]_i_1_n_0\,
      D => window_2_1_fu_174(20),
      Q => window_2_1_2_reg_1567(20),
      R => '0'
    );
\window_2_1_2_reg_1567_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_2_reg_1567[31]_i_1_n_0\,
      D => window_2_1_fu_174(21),
      Q => window_2_1_2_reg_1567(21),
      R => '0'
    );
\window_2_1_2_reg_1567_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_2_reg_1567[31]_i_1_n_0\,
      D => window_2_1_fu_174(22),
      Q => window_2_1_2_reg_1567(22),
      R => '0'
    );
\window_2_1_2_reg_1567_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_2_reg_1567[31]_i_1_n_0\,
      D => window_2_1_fu_174(23),
      Q => window_2_1_2_reg_1567(23),
      R => '0'
    );
\window_2_1_2_reg_1567_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_2_reg_1567[31]_i_1_n_0\,
      D => window_2_1_fu_174(24),
      Q => window_2_1_2_reg_1567(24),
      R => '0'
    );
\window_2_1_2_reg_1567_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_2_reg_1567[31]_i_1_n_0\,
      D => window_2_1_fu_174(25),
      Q => window_2_1_2_reg_1567(25),
      R => '0'
    );
\window_2_1_2_reg_1567_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_2_reg_1567[31]_i_1_n_0\,
      D => window_2_1_fu_174(26),
      Q => window_2_1_2_reg_1567(26),
      R => '0'
    );
\window_2_1_2_reg_1567_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_2_reg_1567[31]_i_1_n_0\,
      D => window_2_1_fu_174(27),
      Q => window_2_1_2_reg_1567(27),
      R => '0'
    );
\window_2_1_2_reg_1567_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_2_reg_1567[31]_i_1_n_0\,
      D => window_2_1_fu_174(28),
      Q => window_2_1_2_reg_1567(28),
      R => '0'
    );
\window_2_1_2_reg_1567_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_2_reg_1567[31]_i_1_n_0\,
      D => window_2_1_fu_174(29),
      Q => window_2_1_2_reg_1567(29),
      R => '0'
    );
\window_2_1_2_reg_1567_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_2_reg_1567[31]_i_1_n_0\,
      D => window_2_1_fu_174(2),
      Q => window_2_1_2_reg_1567(2),
      R => '0'
    );
\window_2_1_2_reg_1567_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_2_reg_1567[31]_i_1_n_0\,
      D => window_2_1_fu_174(30),
      Q => window_2_1_2_reg_1567(30),
      R => '0'
    );
\window_2_1_2_reg_1567_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_2_reg_1567[31]_i_1_n_0\,
      D => window_2_1_fu_174(31),
      Q => window_2_1_2_reg_1567(31),
      R => '0'
    );
\window_2_1_2_reg_1567_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_2_reg_1567[31]_i_1_n_0\,
      D => window_2_1_fu_174(3),
      Q => window_2_1_2_reg_1567(3),
      R => '0'
    );
\window_2_1_2_reg_1567_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_2_reg_1567[31]_i_1_n_0\,
      D => window_2_1_fu_174(4),
      Q => window_2_1_2_reg_1567(4),
      R => '0'
    );
\window_2_1_2_reg_1567_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_2_reg_1567[31]_i_1_n_0\,
      D => window_2_1_fu_174(5),
      Q => window_2_1_2_reg_1567(5),
      R => '0'
    );
\window_2_1_2_reg_1567_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_2_reg_1567[31]_i_1_n_0\,
      D => window_2_1_fu_174(6),
      Q => window_2_1_2_reg_1567(6),
      R => '0'
    );
\window_2_1_2_reg_1567_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_2_reg_1567[31]_i_1_n_0\,
      D => window_2_1_fu_174(7),
      Q => window_2_1_2_reg_1567(7),
      R => '0'
    );
\window_2_1_2_reg_1567_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_2_reg_1567[31]_i_1_n_0\,
      D => window_2_1_fu_174(8),
      Q => window_2_1_2_reg_1567(8),
      R => '0'
    );
\window_2_1_2_reg_1567_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_2_reg_1567[31]_i_1_n_0\,
      D => window_2_1_fu_174(9),
      Q => window_2_1_2_reg_1567(9),
      R => '0'
    );
\window_2_1_fu_174[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => inStream_V_data_V_0_payload_B(0),
      I1 => inStream_V_data_V_0_sel,
      I2 => inStream_V_data_V_0_payload_A(0),
      I3 => \window_2_1_fu_174[31]_i_3_n_0\,
      I4 => \window_2_2_2_fu_142_reg_n_0_[0]\,
      O => p_1_in(0)
    );
\window_2_1_fu_174[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => inStream_V_data_V_0_payload_B(10),
      I1 => inStream_V_data_V_0_sel,
      I2 => inStream_V_data_V_0_payload_A(10),
      I3 => \window_2_1_fu_174[31]_i_3_n_0\,
      I4 => \window_2_2_2_fu_142_reg_n_0_[10]\,
      O => p_1_in(10)
    );
\window_2_1_fu_174[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => inStream_V_data_V_0_payload_B(11),
      I1 => inStream_V_data_V_0_sel,
      I2 => inStream_V_data_V_0_payload_A(11),
      I3 => \window_2_1_fu_174[31]_i_3_n_0\,
      I4 => \window_2_2_2_fu_142_reg_n_0_[11]\,
      O => p_1_in(11)
    );
\window_2_1_fu_174[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => inStream_V_data_V_0_payload_B(12),
      I1 => inStream_V_data_V_0_sel,
      I2 => inStream_V_data_V_0_payload_A(12),
      I3 => \window_2_1_fu_174[31]_i_3_n_0\,
      I4 => \window_2_2_2_fu_142_reg_n_0_[12]\,
      O => p_1_in(12)
    );
\window_2_1_fu_174[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => inStream_V_data_V_0_payload_B(13),
      I1 => inStream_V_data_V_0_sel,
      I2 => inStream_V_data_V_0_payload_A(13),
      I3 => \window_2_1_fu_174[31]_i_3_n_0\,
      I4 => \window_2_2_2_fu_142_reg_n_0_[13]\,
      O => p_1_in(13)
    );
\window_2_1_fu_174[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => inStream_V_data_V_0_payload_B(14),
      I1 => inStream_V_data_V_0_sel,
      I2 => inStream_V_data_V_0_payload_A(14),
      I3 => \window_2_1_fu_174[31]_i_3_n_0\,
      I4 => \window_2_2_2_fu_142_reg_n_0_[14]\,
      O => p_1_in(14)
    );
\window_2_1_fu_174[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => inStream_V_data_V_0_payload_B(15),
      I1 => inStream_V_data_V_0_sel,
      I2 => inStream_V_data_V_0_payload_A(15),
      I3 => \window_2_1_fu_174[31]_i_3_n_0\,
      I4 => \window_2_2_2_fu_142_reg_n_0_[15]\,
      O => p_1_in(15)
    );
\window_2_1_fu_174[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => inStream_V_data_V_0_payload_B(16),
      I1 => inStream_V_data_V_0_sel,
      I2 => inStream_V_data_V_0_payload_A(16),
      I3 => \window_2_1_fu_174[31]_i_3_n_0\,
      I4 => \window_2_2_2_fu_142_reg_n_0_[16]\,
      O => p_1_in(16)
    );
\window_2_1_fu_174[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => inStream_V_data_V_0_payload_B(17),
      I1 => inStream_V_data_V_0_sel,
      I2 => inStream_V_data_V_0_payload_A(17),
      I3 => \window_2_1_fu_174[31]_i_3_n_0\,
      I4 => \window_2_2_2_fu_142_reg_n_0_[17]\,
      O => p_1_in(17)
    );
\window_2_1_fu_174[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => inStream_V_data_V_0_payload_B(18),
      I1 => inStream_V_data_V_0_sel,
      I2 => inStream_V_data_V_0_payload_A(18),
      I3 => \window_2_1_fu_174[31]_i_3_n_0\,
      I4 => \window_2_2_2_fu_142_reg_n_0_[18]\,
      O => p_1_in(18)
    );
\window_2_1_fu_174[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => inStream_V_data_V_0_payload_B(19),
      I1 => inStream_V_data_V_0_sel,
      I2 => inStream_V_data_V_0_payload_A(19),
      I3 => \window_2_1_fu_174[31]_i_3_n_0\,
      I4 => \window_2_2_2_fu_142_reg_n_0_[19]\,
      O => p_1_in(19)
    );
\window_2_1_fu_174[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => inStream_V_data_V_0_payload_B(1),
      I1 => inStream_V_data_V_0_sel,
      I2 => inStream_V_data_V_0_payload_A(1),
      I3 => \window_2_1_fu_174[31]_i_3_n_0\,
      I4 => \window_2_2_2_fu_142_reg_n_0_[1]\,
      O => p_1_in(1)
    );
\window_2_1_fu_174[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => inStream_V_data_V_0_payload_B(20),
      I1 => inStream_V_data_V_0_sel,
      I2 => inStream_V_data_V_0_payload_A(20),
      I3 => \window_2_1_fu_174[31]_i_3_n_0\,
      I4 => \window_2_2_2_fu_142_reg_n_0_[20]\,
      O => p_1_in(20)
    );
\window_2_1_fu_174[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => inStream_V_data_V_0_payload_B(21),
      I1 => inStream_V_data_V_0_sel,
      I2 => inStream_V_data_V_0_payload_A(21),
      I3 => \window_2_1_fu_174[31]_i_3_n_0\,
      I4 => \window_2_2_2_fu_142_reg_n_0_[21]\,
      O => p_1_in(21)
    );
\window_2_1_fu_174[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => inStream_V_data_V_0_payload_B(22),
      I1 => inStream_V_data_V_0_sel,
      I2 => inStream_V_data_V_0_payload_A(22),
      I3 => \window_2_1_fu_174[31]_i_3_n_0\,
      I4 => \window_2_2_2_fu_142_reg_n_0_[22]\,
      O => p_1_in(22)
    );
\window_2_1_fu_174[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => inStream_V_data_V_0_payload_B(23),
      I1 => inStream_V_data_V_0_sel,
      I2 => inStream_V_data_V_0_payload_A(23),
      I3 => \window_2_1_fu_174[31]_i_3_n_0\,
      I4 => \window_2_2_2_fu_142_reg_n_0_[23]\,
      O => p_1_in(23)
    );
\window_2_1_fu_174[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => inStream_V_data_V_0_payload_B(24),
      I1 => inStream_V_data_V_0_sel,
      I2 => inStream_V_data_V_0_payload_A(24),
      I3 => \window_2_1_fu_174[31]_i_3_n_0\,
      I4 => \window_2_2_2_fu_142_reg_n_0_[24]\,
      O => p_1_in(24)
    );
\window_2_1_fu_174[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => inStream_V_data_V_0_payload_B(25),
      I1 => inStream_V_data_V_0_sel,
      I2 => inStream_V_data_V_0_payload_A(25),
      I3 => \window_2_1_fu_174[31]_i_3_n_0\,
      I4 => \window_2_2_2_fu_142_reg_n_0_[25]\,
      O => p_1_in(25)
    );
\window_2_1_fu_174[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => inStream_V_data_V_0_payload_B(26),
      I1 => inStream_V_data_V_0_sel,
      I2 => inStream_V_data_V_0_payload_A(26),
      I3 => \window_2_1_fu_174[31]_i_3_n_0\,
      I4 => \window_2_2_2_fu_142_reg_n_0_[26]\,
      O => p_1_in(26)
    );
\window_2_1_fu_174[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => inStream_V_data_V_0_payload_B(27),
      I1 => inStream_V_data_V_0_sel,
      I2 => inStream_V_data_V_0_payload_A(27),
      I3 => \window_2_1_fu_174[31]_i_3_n_0\,
      I4 => \window_2_2_2_fu_142_reg_n_0_[27]\,
      O => p_1_in(27)
    );
\window_2_1_fu_174[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => inStream_V_data_V_0_payload_B(28),
      I1 => inStream_V_data_V_0_sel,
      I2 => inStream_V_data_V_0_payload_A(28),
      I3 => \window_2_1_fu_174[31]_i_3_n_0\,
      I4 => \window_2_2_2_fu_142_reg_n_0_[28]\,
      O => p_1_in(28)
    );
\window_2_1_fu_174[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => inStream_V_data_V_0_payload_B(29),
      I1 => inStream_V_data_V_0_sel,
      I2 => inStream_V_data_V_0_payload_A(29),
      I3 => \window_2_1_fu_174[31]_i_3_n_0\,
      I4 => \window_2_2_2_fu_142_reg_n_0_[29]\,
      O => p_1_in(29)
    );
\window_2_1_fu_174[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => inStream_V_data_V_0_payload_B(2),
      I1 => inStream_V_data_V_0_sel,
      I2 => inStream_V_data_V_0_payload_A(2),
      I3 => \window_2_1_fu_174[31]_i_3_n_0\,
      I4 => \window_2_2_2_fu_142_reg_n_0_[2]\,
      O => p_1_in(2)
    );
\window_2_1_fu_174[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => inStream_V_data_V_0_payload_B(30),
      I1 => inStream_V_data_V_0_sel,
      I2 => inStream_V_data_V_0_payload_A(30),
      I3 => \window_2_1_fu_174[31]_i_3_n_0\,
      I4 => \window_2_2_2_fu_142_reg_n_0_[30]\,
      O => p_1_in(30)
    );
\window_2_1_fu_174[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state9,
      I1 => \window_2_1_fu_174[31]_i_3_n_0\,
      O => \window_2_1_fu_174[31]_i_1_n_0\
    );
\window_2_1_fu_174[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => inStream_V_data_V_0_payload_B(31),
      I1 => inStream_V_data_V_0_sel,
      I2 => inStream_V_data_V_0_payload_A(31),
      I3 => \window_2_1_fu_174[31]_i_3_n_0\,
      I4 => \window_2_2_2_fu_142_reg_n_0_[31]\,
      O => p_1_in(31)
    );
\window_2_1_fu_174[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => icmp_reg_1563,
      I1 => \exitcond_flatten8_reg_1554_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp3_iter1_reg_n_0,
      I3 => ap_CS_fsm_pp3_stage0,
      I4 => cnn_2d_conv_d4x4_bkb_U2_n_1,
      O => \window_2_1_fu_174[31]_i_3_n_0\
    );
\window_2_1_fu_174[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => inStream_V_data_V_0_payload_B(3),
      I1 => inStream_V_data_V_0_sel,
      I2 => inStream_V_data_V_0_payload_A(3),
      I3 => \window_2_1_fu_174[31]_i_3_n_0\,
      I4 => \window_2_2_2_fu_142_reg_n_0_[3]\,
      O => p_1_in(3)
    );
\window_2_1_fu_174[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => inStream_V_data_V_0_payload_B(4),
      I1 => inStream_V_data_V_0_sel,
      I2 => inStream_V_data_V_0_payload_A(4),
      I3 => \window_2_1_fu_174[31]_i_3_n_0\,
      I4 => \window_2_2_2_fu_142_reg_n_0_[4]\,
      O => p_1_in(4)
    );
\window_2_1_fu_174[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => inStream_V_data_V_0_payload_B(5),
      I1 => inStream_V_data_V_0_sel,
      I2 => inStream_V_data_V_0_payload_A(5),
      I3 => \window_2_1_fu_174[31]_i_3_n_0\,
      I4 => \window_2_2_2_fu_142_reg_n_0_[5]\,
      O => p_1_in(5)
    );
\window_2_1_fu_174[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => inStream_V_data_V_0_payload_B(6),
      I1 => inStream_V_data_V_0_sel,
      I2 => inStream_V_data_V_0_payload_A(6),
      I3 => \window_2_1_fu_174[31]_i_3_n_0\,
      I4 => \window_2_2_2_fu_142_reg_n_0_[6]\,
      O => p_1_in(6)
    );
\window_2_1_fu_174[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => inStream_V_data_V_0_payload_B(7),
      I1 => inStream_V_data_V_0_sel,
      I2 => inStream_V_data_V_0_payload_A(7),
      I3 => \window_2_1_fu_174[31]_i_3_n_0\,
      I4 => \window_2_2_2_fu_142_reg_n_0_[7]\,
      O => p_1_in(7)
    );
\window_2_1_fu_174[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => inStream_V_data_V_0_payload_B(8),
      I1 => inStream_V_data_V_0_sel,
      I2 => inStream_V_data_V_0_payload_A(8),
      I3 => \window_2_1_fu_174[31]_i_3_n_0\,
      I4 => \window_2_2_2_fu_142_reg_n_0_[8]\,
      O => p_1_in(8)
    );
\window_2_1_fu_174[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => inStream_V_data_V_0_payload_B(9),
      I1 => inStream_V_data_V_0_sel,
      I2 => inStream_V_data_V_0_payload_A(9),
      I3 => \window_2_1_fu_174[31]_i_3_n_0\,
      I4 => \window_2_2_2_fu_142_reg_n_0_[9]\,
      O => p_1_in(9)
    );
\window_2_1_fu_174_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_fu_174[31]_i_1_n_0\,
      D => p_1_in(0),
      Q => window_2_1_fu_174(0),
      R => '0'
    );
\window_2_1_fu_174_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_fu_174[31]_i_1_n_0\,
      D => p_1_in(10),
      Q => window_2_1_fu_174(10),
      R => '0'
    );
\window_2_1_fu_174_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_fu_174[31]_i_1_n_0\,
      D => p_1_in(11),
      Q => window_2_1_fu_174(11),
      R => '0'
    );
\window_2_1_fu_174_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_fu_174[31]_i_1_n_0\,
      D => p_1_in(12),
      Q => window_2_1_fu_174(12),
      R => '0'
    );
\window_2_1_fu_174_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_fu_174[31]_i_1_n_0\,
      D => p_1_in(13),
      Q => window_2_1_fu_174(13),
      R => '0'
    );
\window_2_1_fu_174_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_fu_174[31]_i_1_n_0\,
      D => p_1_in(14),
      Q => window_2_1_fu_174(14),
      R => '0'
    );
\window_2_1_fu_174_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_fu_174[31]_i_1_n_0\,
      D => p_1_in(15),
      Q => window_2_1_fu_174(15),
      R => '0'
    );
\window_2_1_fu_174_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_fu_174[31]_i_1_n_0\,
      D => p_1_in(16),
      Q => window_2_1_fu_174(16),
      R => '0'
    );
\window_2_1_fu_174_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_fu_174[31]_i_1_n_0\,
      D => p_1_in(17),
      Q => window_2_1_fu_174(17),
      R => '0'
    );
\window_2_1_fu_174_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_fu_174[31]_i_1_n_0\,
      D => p_1_in(18),
      Q => window_2_1_fu_174(18),
      R => '0'
    );
\window_2_1_fu_174_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_fu_174[31]_i_1_n_0\,
      D => p_1_in(19),
      Q => window_2_1_fu_174(19),
      R => '0'
    );
\window_2_1_fu_174_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_fu_174[31]_i_1_n_0\,
      D => p_1_in(1),
      Q => window_2_1_fu_174(1),
      R => '0'
    );
\window_2_1_fu_174_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_fu_174[31]_i_1_n_0\,
      D => p_1_in(20),
      Q => window_2_1_fu_174(20),
      R => '0'
    );
\window_2_1_fu_174_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_fu_174[31]_i_1_n_0\,
      D => p_1_in(21),
      Q => window_2_1_fu_174(21),
      R => '0'
    );
\window_2_1_fu_174_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_fu_174[31]_i_1_n_0\,
      D => p_1_in(22),
      Q => window_2_1_fu_174(22),
      R => '0'
    );
\window_2_1_fu_174_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_fu_174[31]_i_1_n_0\,
      D => p_1_in(23),
      Q => window_2_1_fu_174(23),
      R => '0'
    );
\window_2_1_fu_174_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_fu_174[31]_i_1_n_0\,
      D => p_1_in(24),
      Q => window_2_1_fu_174(24),
      R => '0'
    );
\window_2_1_fu_174_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_fu_174[31]_i_1_n_0\,
      D => p_1_in(25),
      Q => window_2_1_fu_174(25),
      R => '0'
    );
\window_2_1_fu_174_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_fu_174[31]_i_1_n_0\,
      D => p_1_in(26),
      Q => window_2_1_fu_174(26),
      R => '0'
    );
\window_2_1_fu_174_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_fu_174[31]_i_1_n_0\,
      D => p_1_in(27),
      Q => window_2_1_fu_174(27),
      R => '0'
    );
\window_2_1_fu_174_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_fu_174[31]_i_1_n_0\,
      D => p_1_in(28),
      Q => window_2_1_fu_174(28),
      R => '0'
    );
\window_2_1_fu_174_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_fu_174[31]_i_1_n_0\,
      D => p_1_in(29),
      Q => window_2_1_fu_174(29),
      R => '0'
    );
\window_2_1_fu_174_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_fu_174[31]_i_1_n_0\,
      D => p_1_in(2),
      Q => window_2_1_fu_174(2),
      R => '0'
    );
\window_2_1_fu_174_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_fu_174[31]_i_1_n_0\,
      D => p_1_in(30),
      Q => window_2_1_fu_174(30),
      R => '0'
    );
\window_2_1_fu_174_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_fu_174[31]_i_1_n_0\,
      D => p_1_in(31),
      Q => window_2_1_fu_174(31),
      R => '0'
    );
\window_2_1_fu_174_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_fu_174[31]_i_1_n_0\,
      D => p_1_in(3),
      Q => window_2_1_fu_174(3),
      R => '0'
    );
\window_2_1_fu_174_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_fu_174[31]_i_1_n_0\,
      D => p_1_in(4),
      Q => window_2_1_fu_174(4),
      R => '0'
    );
\window_2_1_fu_174_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_fu_174[31]_i_1_n_0\,
      D => p_1_in(5),
      Q => window_2_1_fu_174(5),
      R => '0'
    );
\window_2_1_fu_174_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_fu_174[31]_i_1_n_0\,
      D => p_1_in(6),
      Q => window_2_1_fu_174(6),
      R => '0'
    );
\window_2_1_fu_174_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_fu_174[31]_i_1_n_0\,
      D => p_1_in(7),
      Q => window_2_1_fu_174(7),
      R => '0'
    );
\window_2_1_fu_174_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_fu_174[31]_i_1_n_0\,
      D => p_1_in(8),
      Q => window_2_1_fu_174(8),
      R => '0'
    );
\window_2_1_fu_174_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \window_2_1_fu_174[31]_i_1_n_0\,
      D => p_1_in(9),
      Q => window_2_1_fu_174(9),
      R => '0'
    );
\window_2_2_2_fu_142[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0A02"
    )
        port map (
      I0 => \indvar_flatten_reg_382[2]_i_1_n_0\,
      I1 => \y3_reg_393_reg_n_0_[0]\,
      I2 => x4_reg_440(0),
      I3 => \y3_reg_393_reg_n_0_[1]\,
      O => window_2_2_2_fu_142
    );
\window_2_2_2_fu_142_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_2_2_fu_142,
      D => window_1_1_2_fu_802_p3(0),
      Q => \window_2_2_2_fu_142_reg_n_0_[0]\,
      R => '0'
    );
\window_2_2_2_fu_142_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_2_2_fu_142,
      D => window_1_1_2_fu_802_p3(10),
      Q => \window_2_2_2_fu_142_reg_n_0_[10]\,
      R => '0'
    );
\window_2_2_2_fu_142_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_2_2_fu_142,
      D => window_1_1_2_fu_802_p3(11),
      Q => \window_2_2_2_fu_142_reg_n_0_[11]\,
      R => '0'
    );
\window_2_2_2_fu_142_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_2_2_fu_142,
      D => window_1_1_2_fu_802_p3(12),
      Q => \window_2_2_2_fu_142_reg_n_0_[12]\,
      R => '0'
    );
\window_2_2_2_fu_142_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_2_2_fu_142,
      D => window_1_1_2_fu_802_p3(13),
      Q => \window_2_2_2_fu_142_reg_n_0_[13]\,
      R => '0'
    );
\window_2_2_2_fu_142_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_2_2_fu_142,
      D => window_1_1_2_fu_802_p3(14),
      Q => \window_2_2_2_fu_142_reg_n_0_[14]\,
      R => '0'
    );
\window_2_2_2_fu_142_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_2_2_fu_142,
      D => window_1_1_2_fu_802_p3(15),
      Q => \window_2_2_2_fu_142_reg_n_0_[15]\,
      R => '0'
    );
\window_2_2_2_fu_142_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_2_2_fu_142,
      D => window_1_1_2_fu_802_p3(16),
      Q => \window_2_2_2_fu_142_reg_n_0_[16]\,
      R => '0'
    );
\window_2_2_2_fu_142_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_2_2_fu_142,
      D => window_1_1_2_fu_802_p3(17),
      Q => \window_2_2_2_fu_142_reg_n_0_[17]\,
      R => '0'
    );
\window_2_2_2_fu_142_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_2_2_fu_142,
      D => window_1_1_2_fu_802_p3(18),
      Q => \window_2_2_2_fu_142_reg_n_0_[18]\,
      R => '0'
    );
\window_2_2_2_fu_142_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_2_2_fu_142,
      D => window_1_1_2_fu_802_p3(19),
      Q => \window_2_2_2_fu_142_reg_n_0_[19]\,
      R => '0'
    );
\window_2_2_2_fu_142_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_2_2_fu_142,
      D => window_1_1_2_fu_802_p3(1),
      Q => \window_2_2_2_fu_142_reg_n_0_[1]\,
      R => '0'
    );
\window_2_2_2_fu_142_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_2_2_fu_142,
      D => window_1_1_2_fu_802_p3(20),
      Q => \window_2_2_2_fu_142_reg_n_0_[20]\,
      R => '0'
    );
\window_2_2_2_fu_142_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_2_2_fu_142,
      D => window_1_1_2_fu_802_p3(21),
      Q => \window_2_2_2_fu_142_reg_n_0_[21]\,
      R => '0'
    );
\window_2_2_2_fu_142_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_2_2_fu_142,
      D => window_1_1_2_fu_802_p3(22),
      Q => \window_2_2_2_fu_142_reg_n_0_[22]\,
      R => '0'
    );
\window_2_2_2_fu_142_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_2_2_fu_142,
      D => window_1_1_2_fu_802_p3(23),
      Q => \window_2_2_2_fu_142_reg_n_0_[23]\,
      R => '0'
    );
\window_2_2_2_fu_142_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_2_2_fu_142,
      D => window_1_1_2_fu_802_p3(24),
      Q => \window_2_2_2_fu_142_reg_n_0_[24]\,
      R => '0'
    );
\window_2_2_2_fu_142_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_2_2_fu_142,
      D => window_1_1_2_fu_802_p3(25),
      Q => \window_2_2_2_fu_142_reg_n_0_[25]\,
      R => '0'
    );
\window_2_2_2_fu_142_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_2_2_fu_142,
      D => window_1_1_2_fu_802_p3(26),
      Q => \window_2_2_2_fu_142_reg_n_0_[26]\,
      R => '0'
    );
\window_2_2_2_fu_142_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_2_2_fu_142,
      D => window_1_1_2_fu_802_p3(27),
      Q => \window_2_2_2_fu_142_reg_n_0_[27]\,
      R => '0'
    );
\window_2_2_2_fu_142_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_2_2_fu_142,
      D => window_1_1_2_fu_802_p3(28),
      Q => \window_2_2_2_fu_142_reg_n_0_[28]\,
      R => '0'
    );
\window_2_2_2_fu_142_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_2_2_fu_142,
      D => window_1_1_2_fu_802_p3(29),
      Q => \window_2_2_2_fu_142_reg_n_0_[29]\,
      R => '0'
    );
\window_2_2_2_fu_142_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_2_2_fu_142,
      D => window_1_1_2_fu_802_p3(2),
      Q => \window_2_2_2_fu_142_reg_n_0_[2]\,
      R => '0'
    );
\window_2_2_2_fu_142_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_2_2_fu_142,
      D => window_1_1_2_fu_802_p3(30),
      Q => \window_2_2_2_fu_142_reg_n_0_[30]\,
      R => '0'
    );
\window_2_2_2_fu_142_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_2_2_fu_142,
      D => window_1_1_2_fu_802_p3(31),
      Q => \window_2_2_2_fu_142_reg_n_0_[31]\,
      R => '0'
    );
\window_2_2_2_fu_142_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_2_2_fu_142,
      D => window_1_1_2_fu_802_p3(3),
      Q => \window_2_2_2_fu_142_reg_n_0_[3]\,
      R => '0'
    );
\window_2_2_2_fu_142_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_2_2_fu_142,
      D => window_1_1_2_fu_802_p3(4),
      Q => \window_2_2_2_fu_142_reg_n_0_[4]\,
      R => '0'
    );
\window_2_2_2_fu_142_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_2_2_fu_142,
      D => window_1_1_2_fu_802_p3(5),
      Q => \window_2_2_2_fu_142_reg_n_0_[5]\,
      R => '0'
    );
\window_2_2_2_fu_142_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_2_2_fu_142,
      D => window_1_1_2_fu_802_p3(6),
      Q => \window_2_2_2_fu_142_reg_n_0_[6]\,
      R => '0'
    );
\window_2_2_2_fu_142_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_2_2_fu_142,
      D => window_1_1_2_fu_802_p3(7),
      Q => \window_2_2_2_fu_142_reg_n_0_[7]\,
      R => '0'
    );
\window_2_2_2_fu_142_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_2_2_fu_142,
      D => window_1_1_2_fu_802_p3(8),
      Q => \window_2_2_2_fu_142_reg_n_0_[8]\,
      R => '0'
    );
\window_2_2_2_fu_142_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => window_2_2_2_fu_142,
      D => window_1_1_2_fu_802_p3(9),
      Q => \window_2_2_2_fu_142_reg_n_0_[9]\,
      R => '0'
    );
\writeCount_1_fu_178[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state9,
      I1 => outStream_V_data_V_1_sel_wr039_out,
      O => writeCount_1_fu_178
    );
\writeCount_1_fu_178[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \ap_pipeline_reg_pp3_iter7_p_i_reg_1578_reg_n_0_[0]\,
      I1 => ap_enable_reg_pp3_iter8,
      I2 => cnn_2d_conv_d4x4_bkb_U2_n_1,
      O => outStream_V_data_V_1_sel_wr039_out
    );
\writeCount_1_fu_178[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_178_reg(3),
      O => \writeCount_1_fu_178[0]_i_4_n_0\
    );
\writeCount_1_fu_178[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_178_reg(2),
      O => \writeCount_1_fu_178[0]_i_5_n_0\
    );
\writeCount_1_fu_178[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_178_reg(1),
      O => \writeCount_1_fu_178[0]_i_6_n_0\
    );
\writeCount_1_fu_178[0]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => writeCount_1_fu_178_reg(0),
      O => \writeCount_1_fu_178[0]_i_7_n_0\
    );
\writeCount_1_fu_178[12]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_178_reg(15),
      O => \writeCount_1_fu_178[12]_i_2_n_0\
    );
\writeCount_1_fu_178[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_178_reg(14),
      O => \writeCount_1_fu_178[12]_i_3_n_0\
    );
\writeCount_1_fu_178[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_178_reg(13),
      O => \writeCount_1_fu_178[12]_i_4_n_0\
    );
\writeCount_1_fu_178[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_178_reg(12),
      O => \writeCount_1_fu_178[12]_i_5_n_0\
    );
\writeCount_1_fu_178[16]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_178_reg(19),
      O => \writeCount_1_fu_178[16]_i_2_n_0\
    );
\writeCount_1_fu_178[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_178_reg(18),
      O => \writeCount_1_fu_178[16]_i_3_n_0\
    );
\writeCount_1_fu_178[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_178_reg(17),
      O => \writeCount_1_fu_178[16]_i_4_n_0\
    );
\writeCount_1_fu_178[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_178_reg(16),
      O => \writeCount_1_fu_178[16]_i_5_n_0\
    );
\writeCount_1_fu_178[20]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_178_reg(23),
      O => \writeCount_1_fu_178[20]_i_2_n_0\
    );
\writeCount_1_fu_178[20]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_178_reg(22),
      O => \writeCount_1_fu_178[20]_i_3_n_0\
    );
\writeCount_1_fu_178[20]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_178_reg(21),
      O => \writeCount_1_fu_178[20]_i_4_n_0\
    );
\writeCount_1_fu_178[20]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_178_reg(20),
      O => \writeCount_1_fu_178[20]_i_5_n_0\
    );
\writeCount_1_fu_178[24]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_178_reg(27),
      O => \writeCount_1_fu_178[24]_i_2_n_0\
    );
\writeCount_1_fu_178[24]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_178_reg(26),
      O => \writeCount_1_fu_178[24]_i_3_n_0\
    );
\writeCount_1_fu_178[24]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_178_reg(25),
      O => \writeCount_1_fu_178[24]_i_4_n_0\
    );
\writeCount_1_fu_178[24]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_178_reg(24),
      O => \writeCount_1_fu_178[24]_i_5_n_0\
    );
\writeCount_1_fu_178[28]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_178_reg(31),
      O => \writeCount_1_fu_178[28]_i_2_n_0\
    );
\writeCount_1_fu_178[28]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_178_reg(30),
      O => \writeCount_1_fu_178[28]_i_3_n_0\
    );
\writeCount_1_fu_178[28]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_178_reg(29),
      O => \writeCount_1_fu_178[28]_i_4_n_0\
    );
\writeCount_1_fu_178[28]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_178_reg(28),
      O => \writeCount_1_fu_178[28]_i_5_n_0\
    );
\writeCount_1_fu_178[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_178_reg(7),
      O => \writeCount_1_fu_178[4]_i_2_n_0\
    );
\writeCount_1_fu_178[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_178_reg(6),
      O => \writeCount_1_fu_178[4]_i_3_n_0\
    );
\writeCount_1_fu_178[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_178_reg(5),
      O => \writeCount_1_fu_178[4]_i_4_n_0\
    );
\writeCount_1_fu_178[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_178_reg(4),
      O => \writeCount_1_fu_178[4]_i_5_n_0\
    );
\writeCount_1_fu_178[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_178_reg(11),
      O => \writeCount_1_fu_178[8]_i_2_n_0\
    );
\writeCount_1_fu_178[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_178_reg(10),
      O => \writeCount_1_fu_178[8]_i_3_n_0\
    );
\writeCount_1_fu_178[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_178_reg(9),
      O => \writeCount_1_fu_178[8]_i_4_n_0\
    );
\writeCount_1_fu_178[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => writeCount_1_fu_178_reg(8),
      O => \writeCount_1_fu_178[8]_i_5_n_0\
    );
\writeCount_1_fu_178_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_sel_wr039_out,
      D => \writeCount_1_fu_178_reg[0]_i_3_n_7\,
      Q => writeCount_1_fu_178_reg(0),
      R => writeCount_1_fu_178
    );
\writeCount_1_fu_178_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \writeCount_1_fu_178_reg[0]_i_3_n_0\,
      CO(2) => \writeCount_1_fu_178_reg[0]_i_3_n_1\,
      CO(1) => \writeCount_1_fu_178_reg[0]_i_3_n_2\,
      CO(0) => \writeCount_1_fu_178_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \writeCount_1_fu_178_reg[0]_i_3_n_4\,
      O(2) => \writeCount_1_fu_178_reg[0]_i_3_n_5\,
      O(1) => \writeCount_1_fu_178_reg[0]_i_3_n_6\,
      O(0) => \writeCount_1_fu_178_reg[0]_i_3_n_7\,
      S(3) => \writeCount_1_fu_178[0]_i_4_n_0\,
      S(2) => \writeCount_1_fu_178[0]_i_5_n_0\,
      S(1) => \writeCount_1_fu_178[0]_i_6_n_0\,
      S(0) => \writeCount_1_fu_178[0]_i_7_n_0\
    );
\writeCount_1_fu_178_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_sel_wr039_out,
      D => \writeCount_1_fu_178_reg[8]_i_1_n_5\,
      Q => writeCount_1_fu_178_reg(10),
      R => writeCount_1_fu_178
    );
\writeCount_1_fu_178_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_sel_wr039_out,
      D => \writeCount_1_fu_178_reg[8]_i_1_n_4\,
      Q => writeCount_1_fu_178_reg(11),
      R => writeCount_1_fu_178
    );
\writeCount_1_fu_178_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_sel_wr039_out,
      D => \writeCount_1_fu_178_reg[12]_i_1_n_7\,
      Q => writeCount_1_fu_178_reg(12),
      R => writeCount_1_fu_178
    );
\writeCount_1_fu_178_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \writeCount_1_fu_178_reg[8]_i_1_n_0\,
      CO(3) => \writeCount_1_fu_178_reg[12]_i_1_n_0\,
      CO(2) => \writeCount_1_fu_178_reg[12]_i_1_n_1\,
      CO(1) => \writeCount_1_fu_178_reg[12]_i_1_n_2\,
      CO(0) => \writeCount_1_fu_178_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \writeCount_1_fu_178_reg[12]_i_1_n_4\,
      O(2) => \writeCount_1_fu_178_reg[12]_i_1_n_5\,
      O(1) => \writeCount_1_fu_178_reg[12]_i_1_n_6\,
      O(0) => \writeCount_1_fu_178_reg[12]_i_1_n_7\,
      S(3) => \writeCount_1_fu_178[12]_i_2_n_0\,
      S(2) => \writeCount_1_fu_178[12]_i_3_n_0\,
      S(1) => \writeCount_1_fu_178[12]_i_4_n_0\,
      S(0) => \writeCount_1_fu_178[12]_i_5_n_0\
    );
\writeCount_1_fu_178_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_sel_wr039_out,
      D => \writeCount_1_fu_178_reg[12]_i_1_n_6\,
      Q => writeCount_1_fu_178_reg(13),
      R => writeCount_1_fu_178
    );
\writeCount_1_fu_178_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_sel_wr039_out,
      D => \writeCount_1_fu_178_reg[12]_i_1_n_5\,
      Q => writeCount_1_fu_178_reg(14),
      R => writeCount_1_fu_178
    );
\writeCount_1_fu_178_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_sel_wr039_out,
      D => \writeCount_1_fu_178_reg[12]_i_1_n_4\,
      Q => writeCount_1_fu_178_reg(15),
      R => writeCount_1_fu_178
    );
\writeCount_1_fu_178_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_sel_wr039_out,
      D => \writeCount_1_fu_178_reg[16]_i_1_n_7\,
      Q => writeCount_1_fu_178_reg(16),
      R => writeCount_1_fu_178
    );
\writeCount_1_fu_178_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \writeCount_1_fu_178_reg[12]_i_1_n_0\,
      CO(3) => \writeCount_1_fu_178_reg[16]_i_1_n_0\,
      CO(2) => \writeCount_1_fu_178_reg[16]_i_1_n_1\,
      CO(1) => \writeCount_1_fu_178_reg[16]_i_1_n_2\,
      CO(0) => \writeCount_1_fu_178_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \writeCount_1_fu_178_reg[16]_i_1_n_4\,
      O(2) => \writeCount_1_fu_178_reg[16]_i_1_n_5\,
      O(1) => \writeCount_1_fu_178_reg[16]_i_1_n_6\,
      O(0) => \writeCount_1_fu_178_reg[16]_i_1_n_7\,
      S(3) => \writeCount_1_fu_178[16]_i_2_n_0\,
      S(2) => \writeCount_1_fu_178[16]_i_3_n_0\,
      S(1) => \writeCount_1_fu_178[16]_i_4_n_0\,
      S(0) => \writeCount_1_fu_178[16]_i_5_n_0\
    );
\writeCount_1_fu_178_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_sel_wr039_out,
      D => \writeCount_1_fu_178_reg[16]_i_1_n_6\,
      Q => writeCount_1_fu_178_reg(17),
      R => writeCount_1_fu_178
    );
\writeCount_1_fu_178_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_sel_wr039_out,
      D => \writeCount_1_fu_178_reg[16]_i_1_n_5\,
      Q => writeCount_1_fu_178_reg(18),
      R => writeCount_1_fu_178
    );
\writeCount_1_fu_178_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_sel_wr039_out,
      D => \writeCount_1_fu_178_reg[16]_i_1_n_4\,
      Q => writeCount_1_fu_178_reg(19),
      R => writeCount_1_fu_178
    );
\writeCount_1_fu_178_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_sel_wr039_out,
      D => \writeCount_1_fu_178_reg[0]_i_3_n_6\,
      Q => writeCount_1_fu_178_reg(1),
      R => writeCount_1_fu_178
    );
\writeCount_1_fu_178_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_sel_wr039_out,
      D => \writeCount_1_fu_178_reg[20]_i_1_n_7\,
      Q => writeCount_1_fu_178_reg(20),
      R => writeCount_1_fu_178
    );
\writeCount_1_fu_178_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \writeCount_1_fu_178_reg[16]_i_1_n_0\,
      CO(3) => \writeCount_1_fu_178_reg[20]_i_1_n_0\,
      CO(2) => \writeCount_1_fu_178_reg[20]_i_1_n_1\,
      CO(1) => \writeCount_1_fu_178_reg[20]_i_1_n_2\,
      CO(0) => \writeCount_1_fu_178_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \writeCount_1_fu_178_reg[20]_i_1_n_4\,
      O(2) => \writeCount_1_fu_178_reg[20]_i_1_n_5\,
      O(1) => \writeCount_1_fu_178_reg[20]_i_1_n_6\,
      O(0) => \writeCount_1_fu_178_reg[20]_i_1_n_7\,
      S(3) => \writeCount_1_fu_178[20]_i_2_n_0\,
      S(2) => \writeCount_1_fu_178[20]_i_3_n_0\,
      S(1) => \writeCount_1_fu_178[20]_i_4_n_0\,
      S(0) => \writeCount_1_fu_178[20]_i_5_n_0\
    );
\writeCount_1_fu_178_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_sel_wr039_out,
      D => \writeCount_1_fu_178_reg[20]_i_1_n_6\,
      Q => writeCount_1_fu_178_reg(21),
      R => writeCount_1_fu_178
    );
\writeCount_1_fu_178_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_sel_wr039_out,
      D => \writeCount_1_fu_178_reg[20]_i_1_n_5\,
      Q => writeCount_1_fu_178_reg(22),
      R => writeCount_1_fu_178
    );
\writeCount_1_fu_178_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_sel_wr039_out,
      D => \writeCount_1_fu_178_reg[20]_i_1_n_4\,
      Q => writeCount_1_fu_178_reg(23),
      R => writeCount_1_fu_178
    );
\writeCount_1_fu_178_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_sel_wr039_out,
      D => \writeCount_1_fu_178_reg[24]_i_1_n_7\,
      Q => writeCount_1_fu_178_reg(24),
      R => writeCount_1_fu_178
    );
\writeCount_1_fu_178_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \writeCount_1_fu_178_reg[20]_i_1_n_0\,
      CO(3) => \writeCount_1_fu_178_reg[24]_i_1_n_0\,
      CO(2) => \writeCount_1_fu_178_reg[24]_i_1_n_1\,
      CO(1) => \writeCount_1_fu_178_reg[24]_i_1_n_2\,
      CO(0) => \writeCount_1_fu_178_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \writeCount_1_fu_178_reg[24]_i_1_n_4\,
      O(2) => \writeCount_1_fu_178_reg[24]_i_1_n_5\,
      O(1) => \writeCount_1_fu_178_reg[24]_i_1_n_6\,
      O(0) => \writeCount_1_fu_178_reg[24]_i_1_n_7\,
      S(3) => \writeCount_1_fu_178[24]_i_2_n_0\,
      S(2) => \writeCount_1_fu_178[24]_i_3_n_0\,
      S(1) => \writeCount_1_fu_178[24]_i_4_n_0\,
      S(0) => \writeCount_1_fu_178[24]_i_5_n_0\
    );
\writeCount_1_fu_178_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_sel_wr039_out,
      D => \writeCount_1_fu_178_reg[24]_i_1_n_6\,
      Q => writeCount_1_fu_178_reg(25),
      R => writeCount_1_fu_178
    );
\writeCount_1_fu_178_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_sel_wr039_out,
      D => \writeCount_1_fu_178_reg[24]_i_1_n_5\,
      Q => writeCount_1_fu_178_reg(26),
      R => writeCount_1_fu_178
    );
\writeCount_1_fu_178_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_sel_wr039_out,
      D => \writeCount_1_fu_178_reg[24]_i_1_n_4\,
      Q => writeCount_1_fu_178_reg(27),
      R => writeCount_1_fu_178
    );
\writeCount_1_fu_178_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_sel_wr039_out,
      D => \writeCount_1_fu_178_reg[28]_i_1_n_7\,
      Q => writeCount_1_fu_178_reg(28),
      R => writeCount_1_fu_178
    );
\writeCount_1_fu_178_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \writeCount_1_fu_178_reg[24]_i_1_n_0\,
      CO(3) => \NLW_writeCount_1_fu_178_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \writeCount_1_fu_178_reg[28]_i_1_n_1\,
      CO(1) => \writeCount_1_fu_178_reg[28]_i_1_n_2\,
      CO(0) => \writeCount_1_fu_178_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \writeCount_1_fu_178_reg[28]_i_1_n_4\,
      O(2) => \writeCount_1_fu_178_reg[28]_i_1_n_5\,
      O(1) => \writeCount_1_fu_178_reg[28]_i_1_n_6\,
      O(0) => \writeCount_1_fu_178_reg[28]_i_1_n_7\,
      S(3) => \writeCount_1_fu_178[28]_i_2_n_0\,
      S(2) => \writeCount_1_fu_178[28]_i_3_n_0\,
      S(1) => \writeCount_1_fu_178[28]_i_4_n_0\,
      S(0) => \writeCount_1_fu_178[28]_i_5_n_0\
    );
\writeCount_1_fu_178_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_sel_wr039_out,
      D => \writeCount_1_fu_178_reg[28]_i_1_n_6\,
      Q => writeCount_1_fu_178_reg(29),
      R => writeCount_1_fu_178
    );
\writeCount_1_fu_178_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_sel_wr039_out,
      D => \writeCount_1_fu_178_reg[0]_i_3_n_5\,
      Q => writeCount_1_fu_178_reg(2),
      R => writeCount_1_fu_178
    );
\writeCount_1_fu_178_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_sel_wr039_out,
      D => \writeCount_1_fu_178_reg[28]_i_1_n_5\,
      Q => writeCount_1_fu_178_reg(30),
      R => writeCount_1_fu_178
    );
\writeCount_1_fu_178_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_sel_wr039_out,
      D => \writeCount_1_fu_178_reg[28]_i_1_n_4\,
      Q => writeCount_1_fu_178_reg(31),
      R => writeCount_1_fu_178
    );
\writeCount_1_fu_178_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_sel_wr039_out,
      D => \writeCount_1_fu_178_reg[0]_i_3_n_4\,
      Q => writeCount_1_fu_178_reg(3),
      R => writeCount_1_fu_178
    );
\writeCount_1_fu_178_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_sel_wr039_out,
      D => \writeCount_1_fu_178_reg[4]_i_1_n_7\,
      Q => writeCount_1_fu_178_reg(4),
      R => writeCount_1_fu_178
    );
\writeCount_1_fu_178_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \writeCount_1_fu_178_reg[0]_i_3_n_0\,
      CO(3) => \writeCount_1_fu_178_reg[4]_i_1_n_0\,
      CO(2) => \writeCount_1_fu_178_reg[4]_i_1_n_1\,
      CO(1) => \writeCount_1_fu_178_reg[4]_i_1_n_2\,
      CO(0) => \writeCount_1_fu_178_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \writeCount_1_fu_178_reg[4]_i_1_n_4\,
      O(2) => \writeCount_1_fu_178_reg[4]_i_1_n_5\,
      O(1) => \writeCount_1_fu_178_reg[4]_i_1_n_6\,
      O(0) => \writeCount_1_fu_178_reg[4]_i_1_n_7\,
      S(3) => \writeCount_1_fu_178[4]_i_2_n_0\,
      S(2) => \writeCount_1_fu_178[4]_i_3_n_0\,
      S(1) => \writeCount_1_fu_178[4]_i_4_n_0\,
      S(0) => \writeCount_1_fu_178[4]_i_5_n_0\
    );
\writeCount_1_fu_178_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_sel_wr039_out,
      D => \writeCount_1_fu_178_reg[4]_i_1_n_6\,
      Q => writeCount_1_fu_178_reg(5),
      R => writeCount_1_fu_178
    );
\writeCount_1_fu_178_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_sel_wr039_out,
      D => \writeCount_1_fu_178_reg[4]_i_1_n_5\,
      Q => writeCount_1_fu_178_reg(6),
      R => writeCount_1_fu_178
    );
\writeCount_1_fu_178_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_sel_wr039_out,
      D => \writeCount_1_fu_178_reg[4]_i_1_n_4\,
      Q => writeCount_1_fu_178_reg(7),
      R => writeCount_1_fu_178
    );
\writeCount_1_fu_178_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_sel_wr039_out,
      D => \writeCount_1_fu_178_reg[8]_i_1_n_7\,
      Q => writeCount_1_fu_178_reg(8),
      R => writeCount_1_fu_178
    );
\writeCount_1_fu_178_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \writeCount_1_fu_178_reg[4]_i_1_n_0\,
      CO(3) => \writeCount_1_fu_178_reg[8]_i_1_n_0\,
      CO(2) => \writeCount_1_fu_178_reg[8]_i_1_n_1\,
      CO(1) => \writeCount_1_fu_178_reg[8]_i_1_n_2\,
      CO(0) => \writeCount_1_fu_178_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \writeCount_1_fu_178_reg[8]_i_1_n_4\,
      O(2) => \writeCount_1_fu_178_reg[8]_i_1_n_5\,
      O(1) => \writeCount_1_fu_178_reg[8]_i_1_n_6\,
      O(0) => \writeCount_1_fu_178_reg[8]_i_1_n_7\,
      S(3) => \writeCount_1_fu_178[8]_i_2_n_0\,
      S(2) => \writeCount_1_fu_178[8]_i_3_n_0\,
      S(1) => \writeCount_1_fu_178[8]_i_4_n_0\,
      S(0) => \writeCount_1_fu_178[8]_i_5_n_0\
    );
\writeCount_1_fu_178_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_sel_wr039_out,
      D => \writeCount_1_fu_178_reg[8]_i_1_n_6\,
      Q => writeCount_1_fu_178_reg(9),
      R => writeCount_1_fu_178
    );
\x1_reg_371[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000DD20DD22"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter0,
      I1 => \ap_CS_fsm[4]_i_2_n_0\,
      I2 => x1_reg_371(1),
      I3 => x1_reg_371(0),
      I4 => x1_reg_371(2),
      I5 => ap_CS_fsm_state4,
      O => \x1_reg_371[0]_i_1_n_0\
    );
\x1_reg_371[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C6CC"
    )
        port map (
      I0 => x1_reg_371(0),
      I1 => x1_reg_371(1),
      I2 => \ap_CS_fsm[4]_i_2_n_0\,
      I3 => ap_enable_reg_pp1_iter0,
      I4 => ap_CS_fsm_state4,
      O => \x1_reg_371[1]_i_1_n_0\
    );
\x1_reg_371[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AA6AAAAA"
    )
        port map (
      I0 => x1_reg_371(2),
      I1 => x1_reg_371(0),
      I2 => x1_reg_371(1),
      I3 => \ap_CS_fsm[4]_i_2_n_0\,
      I4 => ap_enable_reg_pp1_iter0,
      I5 => ap_CS_fsm_state4,
      O => \x1_reg_371[2]_i_1_n_0\
    );
\x1_reg_371_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \x1_reg_371[0]_i_1_n_0\,
      Q => x1_reg_371(0),
      R => '0'
    );
\x1_reg_371_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \x1_reg_371[1]_i_1_n_0\,
      Q => x1_reg_371(1),
      R => '0'
    );
\x1_reg_371_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \x1_reg_371[2]_i_1_n_0\,
      Q => x1_reg_371(2),
      R => '0'
    );
\x4_reg_440[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x4_reg_440(0),
      O => x_3_fu_774_p2(0)
    );
\x4_reg_440[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => x4_reg_440(1),
      I1 => x4_reg_440(0),
      O => x_3_fu_774_p2(1)
    );
\x4_reg_440_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \indvar_flatten_reg_382[2]_i_1_n_0\,
      D => x_3_fu_774_p2(0),
      Q => x4_reg_440(0),
      S => ap_CS_fsm_state7
    );
\x4_reg_440_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \indvar_flatten_reg_382[2]_i_1_n_0\,
      D => x_3_fu_774_p2(1),
      Q => x4_reg_440(1),
      R => ap_CS_fsm_state7
    );
\x_assign_reg_473[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0040"
    )
        port map (
      I0 => \exitcond_flatten8_reg_1554_reg_n_0_[0]\,
      I1 => ap_enable_reg_pp3_iter1_reg_n_0,
      I2 => ap_CS_fsm_pp3_stage0,
      I3 => cnn_2d_conv_d4x4_bkb_U2_n_1,
      I4 => x_assign_reg_473(0),
      O => \x_assign_reg_473[0]_i_1_n_0\
    );
\x_assign_reg_473[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFFF00002000"
    )
        port map (
      I0 => x_assign_reg_473(0),
      I1 => cnn_2d_conv_d4x4_bkb_U2_n_1,
      I2 => ap_CS_fsm_pp3_stage0,
      I3 => ap_enable_reg_pp3_iter1_reg_n_0,
      I4 => \exitcond_flatten8_reg_1554_reg_n_0_[0]\,
      I5 => x_assign_reg_473(1),
      O => \x_assign_reg_473[1]_i_1_n_0\
    );
\x_assign_reg_473[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F80"
    )
        port map (
      I0 => x_assign_reg_473(0),
      I1 => x_assign_reg_473(1),
      I2 => x_assign_reg_4730,
      I3 => x_assign_reg_473(2),
      O => \x_assign_reg_473[2]_i_1_n_0\
    );
\x_assign_reg_473[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => cnn_2d_conv_d4x4_bkb_U2_n_1,
      I1 => ap_CS_fsm_pp3_stage0,
      I2 => ap_enable_reg_pp3_iter1_reg_n_0,
      I3 => \exitcond_flatten8_reg_1554_reg_n_0_[0]\,
      O => x_assign_reg_4730
    );
\x_assign_reg_473_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \x_assign_reg_473[0]_i_1_n_0\,
      Q => x_assign_reg_473(0),
      R => ap_CS_fsm_state9
    );
\x_assign_reg_473_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \x_assign_reg_473[1]_i_1_n_0\,
      Q => x_assign_reg_473(1),
      R => ap_CS_fsm_state9
    );
\x_assign_reg_473_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \x_assign_reg_473[2]_i_1_n_0\,
      Q => x_assign_reg_473(2),
      R => ap_CS_fsm_state9
    );
\x_reg_312[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \x_reg_312_reg_n_0_[0]\,
      I1 => \x_reg_312_reg_n_0_[2]\,
      I2 => \x_reg_312_reg_n_0_[1]\,
      O => \x_reg_312[0]_i_2_n_0\
    );
\x_reg_312[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA8A"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => \exitcond1_reg_1389_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \inStream_V_data_V_0_state_reg_n_0_[0]\,
      O => p_62_in
    );
\x_reg_312_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => cnn_2d_conv_d4x4_k3x3_CTRL_s_axi_U_n_2,
      Q => \x_reg_312_reg_n_0_[0]\,
      R => '0'
    );
\x_reg_312_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => cnn_2d_conv_d4x4_k3x3_CTRL_s_axi_U_n_1,
      Q => \x_reg_312_reg_n_0_[1]\,
      R => '0'
    );
\x_reg_312_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => cnn_2d_conv_d4x4_k3x3_CTRL_s_axi_U_n_0,
      Q => \x_reg_312_reg_n_0_[2]\,
      R => '0'
    );
\y3_reg_393[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7F80"
    )
        port map (
      I0 => \indvar_flatten_reg_382[2]_i_1_n_0\,
      I1 => x4_reg_440(0),
      I2 => x4_reg_440(1),
      I3 => \y3_reg_393_reg_n_0_[0]\,
      I4 => ap_CS_fsm_state7,
      O => \y3_reg_393[0]_i_1_n_0\
    );
\y3_reg_393[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000006AAAAAAA"
    )
        port map (
      I0 => \y3_reg_393_reg_n_0_[1]\,
      I1 => x4_reg_440(1),
      I2 => x4_reg_440(0),
      I3 => \indvar_flatten_reg_382[2]_i_1_n_0\,
      I4 => \y3_reg_393_reg_n_0_[0]\,
      I5 => ap_CS_fsm_state7,
      O => \y3_reg_393[1]_i_1_n_0\
    );
\y3_reg_393_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \y3_reg_393[0]_i_1_n_0\,
      Q => \y3_reg_393_reg_n_0_[0]\,
      R => '0'
    );
\y3_reg_393_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \y3_reg_393[1]_i_1_n_0\,
      Q => \y3_reg_393_reg_n_0_[1]\,
      R => '0'
    );
\y_assign_reg_462[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDFF0200"
    )
        port map (
      I0 => x_assign_reg_473(2),
      I1 => x_assign_reg_473(1),
      I2 => x_assign_reg_473(0),
      I3 => x_assign_reg_4730,
      I4 => \y_assign_reg_462_reg_n_0_[0]\,
      O => \y_assign_reg_462[0]_i_1_n_0\
    );
\y_assign_reg_462[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFF00080000"
    )
        port map (
      I0 => \y_assign_reg_462_reg_n_0_[0]\,
      I1 => x_assign_reg_4730,
      I2 => x_assign_reg_473(0),
      I3 => x_assign_reg_473(1),
      I4 => x_assign_reg_473(2),
      I5 => \y_assign_reg_462_reg_n_0_[1]\,
      O => \y_assign_reg_462[1]_i_1_n_0\
    );
\y_assign_reg_462[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \y_assign_reg_462_reg_n_0_[0]\,
      I1 => \y_assign_reg_462_reg_n_0_[1]\,
      I2 => y_assign_reg_462,
      I3 => \y_assign_reg_462_reg_n_0_[2]\,
      O => \y_assign_reg_462[2]_i_1_n_0\
    );
\y_assign_reg_462[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => x_assign_reg_4730,
      I1 => x_assign_reg_473(0),
      I2 => x_assign_reg_473(1),
      I3 => x_assign_reg_473(2),
      O => y_assign_reg_462
    );
\y_assign_reg_462_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \y_assign_reg_462[0]_i_1_n_0\,
      Q => \y_assign_reg_462_reg_n_0_[0]\,
      R => ap_CS_fsm_state9
    );
\y_assign_reg_462_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \y_assign_reg_462[1]_i_1_n_0\,
      Q => \y_assign_reg_462_reg_n_0_[1]\,
      R => ap_CS_fsm_state9
    );
\y_assign_reg_462_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \y_assign_reg_462[2]_i_1_n_0\,
      Q => \y_assign_reg_462_reg_n_0_[2]\,
      R => ap_CS_fsm_state9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    s_axi_CTRL_AWADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_CTRL_AWVALID : in STD_LOGIC;
    s_axi_CTRL_AWREADY : out STD_LOGIC;
    s_axi_CTRL_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CTRL_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_CTRL_WVALID : in STD_LOGIC;
    s_axi_CTRL_WREADY : out STD_LOGIC;
    s_axi_CTRL_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_CTRL_BVALID : out STD_LOGIC;
    s_axi_CTRL_BREADY : in STD_LOGIC;
    s_axi_CTRL_ARADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_CTRL_ARVALID : in STD_LOGIC;
    s_axi_CTRL_ARREADY : out STD_LOGIC;
    s_axi_CTRL_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CTRL_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_CTRL_RVALID : out STD_LOGIC;
    s_axi_CTRL_RREADY : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    interrupt : out STD_LOGIC;
    inStream_TVALID : in STD_LOGIC;
    inStream_TREADY : out STD_LOGIC;
    inStream_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    inStream_TDEST : in STD_LOGIC_VECTOR ( 5 downto 0 );
    inStream_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    inStream_TSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    inStream_TUSER : in STD_LOGIC_VECTOR ( 1 downto 0 );
    inStream_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    inStream_TID : in STD_LOGIC_VECTOR ( 4 downto 0 );
    outStream_TVALID : out STD_LOGIC;
    outStream_TREADY : in STD_LOGIC;
    outStream_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    outStream_TDEST : out STD_LOGIC_VECTOR ( 5 downto 0 );
    outStream_TKEEP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    outStream_TSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    outStream_TUSER : out STD_LOGIC_VECTOR ( 1 downto 0 );
    outStream_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    outStream_TID : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "design_1_cnn_2d_conv_d4x4_k3x3_0_0,cnn_2d_conv_d4x4_k3x3,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "cnn_2d_conv_d4x4_k3x3,Vivado 2016.4";
  attribute hls_module : string;
  attribute hls_module of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  attribute C_S_AXI_CTRL_ADDR_WIDTH : integer;
  attribute C_S_AXI_CTRL_ADDR_WIDTH of inst : label is 7;
  attribute C_S_AXI_CTRL_DATA_WIDTH : integer;
  attribute C_S_AXI_CTRL_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_CTRL_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CTRL_WSTRB_WIDTH of inst : label is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of inst : label is 4;
  attribute ap_ST_fsm_pp0_stage0 : string;
  attribute ap_ST_fsm_pp0_stage0 of inst : label is "9'b000000010";
  attribute ap_ST_fsm_pp1_stage0 : string;
  attribute ap_ST_fsm_pp1_stage0 of inst : label is "9'b000001000";
  attribute ap_ST_fsm_pp3_stage0 : string;
  attribute ap_ST_fsm_pp3_stage0 of inst : label is "9'b010000000";
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of inst : label is "9'b000000001";
  attribute ap_ST_fsm_state20 : string;
  attribute ap_ST_fsm_state20 of inst : label is "9'b100000000";
  attribute ap_ST_fsm_state4 : string;
  attribute ap_ST_fsm_state4 of inst : label is "9'b000000100";
  attribute ap_ST_fsm_state7 : string;
  attribute ap_ST_fsm_state7 of inst : label is "9'b000010000";
  attribute ap_ST_fsm_state8 : string;
  attribute ap_ST_fsm_state8 of inst : label is "9'b000100000";
  attribute ap_ST_fsm_state9 : string;
  attribute ap_ST_fsm_state9 of inst : label is "9'b001000000";
  attribute ap_const_int64_8 : integer;
  attribute ap_const_int64_8 of inst : label is 8;
  attribute ap_const_lv28_1 : string;
  attribute ap_const_lv28_1 of inst : label is "28'b0000000000000000000000000001";
  attribute ap_const_lv2_0 : string;
  attribute ap_const_lv2_0 of inst : label is "2'b00";
  attribute ap_const_lv2_1 : string;
  attribute ap_const_lv2_1 of inst : label is "2'b01";
  attribute ap_const_lv2_2 : string;
  attribute ap_const_lv2_2 of inst : label is "2'b10";
  attribute ap_const_lv2_3 : string;
  attribute ap_const_lv2_3 of inst : label is "2'b11";
  attribute ap_const_lv32_0 : integer;
  attribute ap_const_lv32_0 of inst : label is 0;
  attribute ap_const_lv32_1 : integer;
  attribute ap_const_lv32_1 of inst : label is 1;
  attribute ap_const_lv32_1F : integer;
  attribute ap_const_lv32_1F of inst : label is 31;
  attribute ap_const_lv32_2 : integer;
  attribute ap_const_lv32_2 of inst : label is 2;
  attribute ap_const_lv32_3 : integer;
  attribute ap_const_lv32_3 of inst : label is 3;
  attribute ap_const_lv32_4 : integer;
  attribute ap_const_lv32_4 of inst : label is 4;
  attribute ap_const_lv32_5 : integer;
  attribute ap_const_lv32_5 of inst : label is 5;
  attribute ap_const_lv32_6 : integer;
  attribute ap_const_lv32_6 of inst : label is 6;
  attribute ap_const_lv32_7 : integer;
  attribute ap_const_lv32_7 of inst : label is 7;
  attribute ap_const_lv32_8 : integer;
  attribute ap_const_lv32_8 of inst : label is 8;
  attribute ap_const_lv3_0 : string;
  attribute ap_const_lv3_0 of inst : label is "3'b000";
  attribute ap_const_lv3_1 : string;
  attribute ap_const_lv3_1 of inst : label is "3'b001";
  attribute ap_const_lv3_2 : string;
  attribute ap_const_lv3_2 of inst : label is "3'b010";
  attribute ap_const_lv3_4 : string;
  attribute ap_const_lv3_4 of inst : label is "3'b100";
  attribute ap_const_lv4_0 : string;
  attribute ap_const_lv4_0 of inst : label is "4'b0000";
  attribute ap_const_lv4_F : string;
  attribute ap_const_lv4_F of inst : label is "4'b1111";
  attribute ap_const_lv5_0 : string;
  attribute ap_const_lv5_0 of inst : label is "5'b00000";
  attribute ap_const_lv5_1 : string;
  attribute ap_const_lv5_1 of inst : label is "5'b00001";
  attribute ap_const_lv5_10 : string;
  attribute ap_const_lv5_10 of inst : label is "5'b10000";
  attribute ap_const_lv6_0 : string;
  attribute ap_const_lv6_0 of inst : label is "6'b000000";
begin
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_2d_conv_d4x4_k3x3
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      inStream_TDATA(31 downto 0) => inStream_TDATA(31 downto 0),
      inStream_TDEST(5 downto 0) => inStream_TDEST(5 downto 0),
      inStream_TID(4 downto 0) => inStream_TID(4 downto 0),
      inStream_TKEEP(3 downto 0) => inStream_TKEEP(3 downto 0),
      inStream_TLAST(0) => inStream_TLAST(0),
      inStream_TREADY => inStream_TREADY,
      inStream_TSTRB(3 downto 0) => inStream_TSTRB(3 downto 0),
      inStream_TUSER(1 downto 0) => inStream_TUSER(1 downto 0),
      inStream_TVALID => inStream_TVALID,
      interrupt => interrupt,
      outStream_TDATA(31 downto 0) => outStream_TDATA(31 downto 0),
      outStream_TDEST(5 downto 0) => outStream_TDEST(5 downto 0),
      outStream_TID(4 downto 0) => outStream_TID(4 downto 0),
      outStream_TKEEP(3 downto 0) => outStream_TKEEP(3 downto 0),
      outStream_TLAST(0) => outStream_TLAST(0),
      outStream_TREADY => outStream_TREADY,
      outStream_TSTRB(3 downto 0) => outStream_TSTRB(3 downto 0),
      outStream_TUSER(1 downto 0) => outStream_TUSER(1 downto 0),
      outStream_TVALID => outStream_TVALID,
      s_axi_CTRL_ARADDR(6 downto 0) => s_axi_CTRL_ARADDR(6 downto 0),
      s_axi_CTRL_ARREADY => s_axi_CTRL_ARREADY,
      s_axi_CTRL_ARVALID => s_axi_CTRL_ARVALID,
      s_axi_CTRL_AWADDR(6 downto 0) => s_axi_CTRL_AWADDR(6 downto 0),
      s_axi_CTRL_AWREADY => s_axi_CTRL_AWREADY,
      s_axi_CTRL_AWVALID => s_axi_CTRL_AWVALID,
      s_axi_CTRL_BREADY => s_axi_CTRL_BREADY,
      s_axi_CTRL_BRESP(1 downto 0) => s_axi_CTRL_BRESP(1 downto 0),
      s_axi_CTRL_BVALID => s_axi_CTRL_BVALID,
      s_axi_CTRL_RDATA(31 downto 0) => s_axi_CTRL_RDATA(31 downto 0),
      s_axi_CTRL_RREADY => s_axi_CTRL_RREADY,
      s_axi_CTRL_RRESP(1 downto 0) => s_axi_CTRL_RRESP(1 downto 0),
      s_axi_CTRL_RVALID => s_axi_CTRL_RVALID,
      s_axi_CTRL_WDATA(31 downto 0) => s_axi_CTRL_WDATA(31 downto 0),
      s_axi_CTRL_WREADY => s_axi_CTRL_WREADY,
      s_axi_CTRL_WSTRB(3 downto 0) => s_axi_CTRL_WSTRB(3 downto 0),
      s_axi_CTRL_WVALID => s_axi_CTRL_WVALID
    );
end STRUCTURE;
