{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1692923325776 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1692923325779 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 24 18:28:45 2023 " "Processing started: Thu Aug 24 18:28:45 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1692923325779 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692923325779 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off preloj -c preloj " "Command: quartus_map --read_settings_files=on --write_settings_files=off preloj -c preloj" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692923325779 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1692923326686 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1692923326687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "preloj.vhd 2 1 " "Found 2 design units, including 1 entities, in source file preloj.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 preloj-behavioral " "Found design unit 1: preloj-behavioral" {  } { { "preloj.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p1/reloj/preloj.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692923343212 ""} { "Info" "ISGN_ENTITY_NAME" "1 preloj " "Found entity 1: preloj" {  } { { "preloj.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p1/reloj/preloj.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692923343212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692923343212 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "preloj " "Elaborating entity \"preloj\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1692923343304 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Qum preloj.vhd(133) " "VHDL Process Statement warning at preloj.vhd(133): signal \"Qum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "preloj.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p1/reloj/preloj.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1692923343318 "|preloj"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Qdm preloj.vhd(135) " "VHDL Process Statement warning at preloj.vhd(135): signal \"Qdm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "preloj.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p1/reloj/preloj.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1692923343318 "|preloj"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Quh preloj.vhd(137) " "VHDL Process Statement warning at preloj.vhd(137): signal \"Quh\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "preloj.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p1/reloj/preloj.vhd" 137 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1692923343321 "|preloj"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Qdh preloj.vhd(139) " "VHDL Process Statement warning at preloj.vhd(139): signal \"Qdh\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "preloj.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p1/reloj/preloj.vhd" 139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1692923343321 "|preloj"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Qs preloj.vhd(130) " "VHDL Process Statement warning at preloj.vhd(130): inferring latch(es) for signal or variable \"Qs\", which holds its previous value in one or more paths through the process" {  } { { "preloj.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p1/reloj/preloj.vhd" 130 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1692923343322 "|preloj"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Qs\[0\] preloj.vhd(130) " "Inferred latch for \"Qs\[0\]\" at preloj.vhd(130)" {  } { { "preloj.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p1/reloj/preloj.vhd" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692923343324 "|preloj"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Qs\[1\] preloj.vhd(130) " "Inferred latch for \"Qs\[1\]\" at preloj.vhd(130)" {  } { { "preloj.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p1/reloj/preloj.vhd" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692923343324 "|preloj"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Qs\[2\] preloj.vhd(130) " "Inferred latch for \"Qs\[2\]\" at preloj.vhd(130)" {  } { { "preloj.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p1/reloj/preloj.vhd" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692923343325 "|preloj"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Qs\[3\] preloj.vhd(130) " "Inferred latch for \"Qs\[3\]\" at preloj.vhd(130)" {  } { { "preloj.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p1/reloj/preloj.vhd" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692923343325 "|preloj"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Qs\[1\] " "LATCH primitive \"Qs\[1\]\" is permanently enabled" {  } { { "preloj.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p1/reloj/preloj.vhd" 130 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1692923343819 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Qs\[3\] " "LATCH primitive \"Qs\[3\]\" is permanently enabled" {  } { { "preloj.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p1/reloj/preloj.vhd" 130 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1692923343819 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Qs\[0\] " "LATCH primitive \"Qs\[0\]\" is permanently enabled" {  } { { "preloj.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p1/reloj/preloj.vhd" 130 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1692923343819 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Qs\[2\] " "LATCH primitive \"Qs\[2\]\" is permanently enabled" {  } { { "preloj.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p1/reloj/preloj.vhd" 130 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1692923343819 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1692923344309 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1692923345141 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692923345141 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "98 " "Implemented 98 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1692923345481 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1692923345481 ""} { "Info" "ICUT_CUT_TM_LCELLS" "86 " "Implemented 86 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1692923345481 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1692923345481 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4788 " "Peak virtual memory: 4788 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1692923345509 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 24 18:29:05 2023 " "Processing ended: Thu Aug 24 18:29:05 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1692923345509 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1692923345509 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1692923345509 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1692923345509 ""}
