// Seed: 16794118
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_4 = 1;
  integer id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_4 = 1 & id_8;
  reg id_9;
  always
    if (1'b0)
      if (1) id_6 <= id_4;
      else begin
        id_9 <= (((id_3)));
        id_8 <= id_6 ==? id_2;
        #1 id_4 = id_7;
      end
  module_0(
      id_1, id_2, id_2, id_1
  );
endmodule
