Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Jan 13 16:55:31 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonBlock2/post_route_timing.rpt
| Design       : PhotonBlock2
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
enable                         o_x_reg[0]/CE                  inf           
i_x[0]                         o_x_reg[0]/D                   inf           
reset                          o_x_reg[0]/R                   inf           
enable                         o_x_reg[10]/CE                 inf           
i_x[10]                        o_x_reg[10]/D                  inf           
reset                          o_x_reg[10]/R                  inf           
enable                         o_x_reg[11]/CE                 inf           
i_x[11]                        o_x_reg[11]/D                  inf           
reset                          o_x_reg[11]/R                  inf           
enable                         o_x_reg[12]/CE                 inf           
i_x[12]                        o_x_reg[12]/D                  inf           
reset                          o_x_reg[12]/R                  inf           
enable                         o_x_reg[13]/CE                 inf           
i_x[13]                        o_x_reg[13]/D                  inf           
reset                          o_x_reg[13]/R                  inf           
enable                         o_x_reg[14]/CE                 inf           
i_x[14]                        o_x_reg[14]/D                  inf           
reset                          o_x_reg[14]/R                  inf           
enable                         o_x_reg[15]/CE                 inf           
i_x[15]                        o_x_reg[15]/D                  inf           
reset                          o_x_reg[15]/R                  inf           
enable                         o_x_reg[16]/CE                 inf           
i_x[16]                        o_x_reg[16]/D                  inf           
reset                          o_x_reg[16]/R                  inf           
enable                         o_x_reg[17]/CE                 inf           
i_x[17]                        o_x_reg[17]/D                  inf           
reset                          o_x_reg[17]/R                  inf           
enable                         o_x_reg[18]/CE                 inf           
i_x[18]                        o_x_reg[18]/D                  inf           
reset                          o_x_reg[18]/R                  inf           
enable                         o_x_reg[19]/CE                 inf           
i_x[19]                        o_x_reg[19]/D                  inf           
reset                          o_x_reg[19]/R                  inf           
enable                         o_x_reg[1]/CE                  inf           
i_x[1]                         o_x_reg[1]/D                   inf           
reset                          o_x_reg[1]/R                   inf           
enable                         o_x_reg[20]/CE                 inf           
i_x[20]                        o_x_reg[20]/D                  inf           
reset                          o_x_reg[20]/R                  inf           
enable                         o_x_reg[21]/CE                 inf           
i_x[21]                        o_x_reg[21]/D                  inf           
reset                          o_x_reg[21]/R                  inf           
enable                         o_x_reg[22]/CE                 inf           
i_x[22]                        o_x_reg[22]/D                  inf           
reset                          o_x_reg[22]/R                  inf           
enable                         o_x_reg[23]/CE                 inf           
i_x[23]                        o_x_reg[23]/D                  inf           
reset                          o_x_reg[23]/R                  inf           
enable                         o_x_reg[24]/CE                 inf           
i_x[24]                        o_x_reg[24]/D                  inf           
reset                          o_x_reg[24]/R                  inf           
enable                         o_x_reg[25]/CE                 inf           
i_x[25]                        o_x_reg[25]/D                  inf           
reset                          o_x_reg[25]/R                  inf           
enable                         o_x_reg[26]/CE                 inf           
i_x[26]                        o_x_reg[26]/D                  inf           
reset                          o_x_reg[26]/R                  inf           
enable                         o_x_reg[27]/CE                 inf           
i_x[27]                        o_x_reg[27]/D                  inf           
reset                          o_x_reg[27]/R                  inf           
enable                         o_x_reg[28]/CE                 inf           
i_x[28]                        o_x_reg[28]/D                  inf           
reset                          o_x_reg[28]/R                  inf           
enable                         o_x_reg[29]/CE                 inf           
i_x[29]                        o_x_reg[29]/D                  inf           
reset                          o_x_reg[29]/R                  inf           
enable                         o_x_reg[2]/CE                  inf           
i_x[2]                         o_x_reg[2]/D                   inf           
reset                          o_x_reg[2]/R                   inf           
enable                         o_x_reg[30]/CE                 inf           
i_x[30]                        o_x_reg[30]/D                  inf           
reset                          o_x_reg[30]/R                  inf           
enable                         o_x_reg[31]/CE                 inf           
i_x[31]                        o_x_reg[31]/D                  inf           
reset                          o_x_reg[31]/R                  inf           
enable                         o_x_reg[3]/CE                  inf           
i_x[3]                         o_x_reg[3]/D                   inf           
reset                          o_x_reg[3]/R                   inf           
enable                         o_x_reg[4]/CE                  inf           
i_x[4]                         o_x_reg[4]/D                   inf           
reset                          o_x_reg[4]/R                   inf           
enable                         o_x_reg[5]/CE                  inf           
i_x[5]                         o_x_reg[5]/D                   inf           
reset                          o_x_reg[5]/R                   inf           
enable                         o_x_reg[6]/CE                  inf           
i_x[6]                         o_x_reg[6]/D                   inf           
reset                          o_x_reg[6]/R                   inf           
enable                         o_x_reg[7]/CE                  inf           
i_x[7]                         o_x_reg[7]/D                   inf           
reset                          o_x_reg[7]/R                   inf           
enable                         o_x_reg[8]/CE                  inf           
i_x[8]                         o_x_reg[8]/D                   inf           
reset                          o_x_reg[8]/R                   inf           
enable                         o_x_reg[9]/CE                  inf           
i_x[9]                         o_x_reg[9]/D                   inf           
reset                          o_x_reg[9]/R                   inf           
enable                         o_y_reg/CE                     inf           
i_y                            o_y_reg/D                      inf           
reset                          o_y_reg/R                      inf           
enable                         o_z_reg/CE                     inf           



