Verilator Tree Dump (format 0x3900) from <e449> to <e509>
     NETLIST 0xaaaaab5dbf80 <e1> {a0aa}  $root [1ps/1ps]
    1: MODULE 0xaaaaab5f7190 <e228> {c1ai}  __024root  L1 [P] [1ps]
    1:2: VAR 0xaaaaab5f7410 <e232> {c2al} @dt=0xaaaaab5f5050@(G/w1)  clock [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2: VAR 0xaaaaab5f77b0 <e237> {c3al} @dt=0xaaaaab5f5050@(G/w1)  reset [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0xaaaaab5f7b50 <e243> {c4ar} @dt=0xaaaaab5ecad0@(G/w2)  D [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0xaaaaab5f7ef0 <e249> {c5aw} @dt=0xaaaaab5ecad0@(G/w2)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: VAR 0xaaaaab5fc630 <e314> {c2al} @dt=0xaaaaab5f5050@(G/w1)  LogicRightShiftRegister_NegEdge_2Bit__DOT__clock [VSTATIC]  PORT
    1:2: VAR 0xaaaaab5fc7b0 <e174> {c3al} @dt=0xaaaaab5f5050@(G/w1)  LogicRightShiftRegister_NegEdge_2Bit__DOT__reset [VSTATIC]  PORT
    1:2: VAR 0xaaaaab5fc930 <e182> {c4ar} @dt=0xaaaaab5ecad0@(G/w2)  LogicRightShiftRegister_NegEdge_2Bit__DOT__D [VSTATIC]  PORT
    1:2: VAR 0xaaaaab5fcab0 <e209> {c5aw} @dt=0xaaaaab5ecad0@(G/w2)  LogicRightShiftRegister_NegEdge_2Bit__DOT__Q [VSTATIC]  PORT
    1:2: TOPSCOPE 0xaaaaab5ff950 <e364> {c1ai}
    1:2:2: SCOPE 0xaaaaab5ff850 <e429> {c1ai}  TOP [abovep=0] [cellp=0] [modp=0xaaaaab5f7190]
    1:2:2:1: VARSCOPE 0xaaaaab5ffa10 <e366> {c2al} @dt=0xaaaaab5f5050@(G/w1)  TOP->clock -> VAR 0xaaaaab5f7410 <e232> {c2al} @dt=0xaaaaab5f5050@(G/w1)  clock [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0xaaaaab5ffaf0 <e369> {c3al} @dt=0xaaaaab5f5050@(G/w1)  TOP->reset -> VAR 0xaaaaab5f77b0 <e237> {c3al} @dt=0xaaaaab5f5050@(G/w1)  reset [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0xaaaaab5ffbd0 <e372> {c4ar} @dt=0xaaaaab5ecad0@(G/w2)  TOP->D -> VAR 0xaaaaab5f7b50 <e243> {c4ar} @dt=0xaaaaab5ecad0@(G/w2)  D [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0xaaaaab5ffcb0 <e375> {c5aw} @dt=0xaaaaab5ecad0@(G/w2)  TOP->Q -> VAR 0xaaaaab5f7ef0 <e249> {c5aw} @dt=0xaaaaab5ecad0@(G/w2)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0xaaaaab600b50 <e381> {c2al} @dt=0xaaaaab5f5050@(G/w1)  TOP->LogicRightShiftRegister_NegEdge_2Bit__DOT__clock -> VAR 0xaaaaab5fc630 <e314> {c2al} @dt=0xaaaaab5f5050@(G/w1)  LogicRightShiftRegister_NegEdge_2Bit__DOT__clock [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0xaaaaab600cb0 <e384> {c3al} @dt=0xaaaaab5f5050@(G/w1)  TOP->LogicRightShiftRegister_NegEdge_2Bit__DOT__reset -> VAR 0xaaaaab5fc7b0 <e174> {c3al} @dt=0xaaaaab5f5050@(G/w1)  LogicRightShiftRegister_NegEdge_2Bit__DOT__reset [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0xaaaaab600dd0 <e387> {c4ar} @dt=0xaaaaab5ecad0@(G/w2)  TOP->LogicRightShiftRegister_NegEdge_2Bit__DOT__D -> VAR 0xaaaaab5fc930 <e182> {c4ar} @dt=0xaaaaab5ecad0@(G/w2)  LogicRightShiftRegister_NegEdge_2Bit__DOT__D [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0xaaaaab600ef0 <e390> {c5aw} @dt=0xaaaaab5ecad0@(G/w2)  TOP->LogicRightShiftRegister_NegEdge_2Bit__DOT__Q -> VAR 0xaaaaab5fcab0 <e209> {c5aw} @dt=0xaaaaab5ecad0@(G/w2)  LogicRightShiftRegister_NegEdge_2Bit__DOT__Q [VSTATIC]  PORT
    1:2:2:2: ACTIVE 0xaaaaab5f2530 <e434> {c2al}  combo => SENTREE 0xaaaaab5f4d20 <e432> {c2al}
    1:2:2:2:1: SENTREE 0xaaaaab5f4d20 <e432> {c2al}
    1:2:2:2:1:1: SENITEM 0xaaaaab5f4c60 <e431> {c2al} [COMBO]
    1:2:2:2:2: ASSIGNALIAS 0xaaaaab5ffd90 <e435> {c2al} @dt=0xaaaaab5f5050@(G/w1)
    1:2:2:2:2:1: VARREF 0xaaaaab5ffe50 <e282> {c2al} @dt=0xaaaaab5f5050@(G/w1)  clock [RV] <- VARSCOPE 0xaaaaab5ffa10 <e366> {c2al} @dt=0xaaaaab5f5050@(G/w1)  TOP->clock -> VAR 0xaaaaab5f7410 <e232> {c2al} @dt=0xaaaaab5f5050@(G/w1)  clock [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:2:2:2:2: VARREF 0xaaaaab5fff70 <e283> {c2al} @dt=0xaaaaab5f5050@(G/w1)  LogicRightShiftRegister_NegEdge_2Bit__DOT__clock [LV] => VARSCOPE 0xaaaaab600b50 <e381> {c2al} @dt=0xaaaaab5f5050@(G/w1)  TOP->LogicRightShiftRegister_NegEdge_2Bit__DOT__clock -> VAR 0xaaaaab5fc630 <e314> {c2al} @dt=0xaaaaab5f5050@(G/w1)  LogicRightShiftRegister_NegEdge_2Bit__DOT__clock [VSTATIC]  PORT
    1:2:2:2:2: ASSIGNALIAS 0xaaaaab6000d0 <e437> {c3al} @dt=0xaaaaab5f5050@(G/w1)
    1:2:2:2:2:1: VARREF 0xaaaaab600190 <e291> {c3al} @dt=0xaaaaab5f5050@(G/w1)  reset [RV] <- VARSCOPE 0xaaaaab5ffaf0 <e369> {c3al} @dt=0xaaaaab5f5050@(G/w1)  TOP->reset -> VAR 0xaaaaab5f77b0 <e237> {c3al} @dt=0xaaaaab5f5050@(G/w1)  reset [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2: VARREF 0xaaaaab6002b0 <e292> {c3al} @dt=0xaaaaab5f5050@(G/w1)  LogicRightShiftRegister_NegEdge_2Bit__DOT__reset [LV] => VARSCOPE 0xaaaaab600cb0 <e384> {c3al} @dt=0xaaaaab5f5050@(G/w1)  TOP->LogicRightShiftRegister_NegEdge_2Bit__DOT__reset -> VAR 0xaaaaab5fc7b0 <e174> {c3al} @dt=0xaaaaab5f5050@(G/w1)  LogicRightShiftRegister_NegEdge_2Bit__DOT__reset [VSTATIC]  PORT
    1:2:2:2:2: ASSIGNALIAS 0xaaaaab600450 <e439> {c4ar} @dt=0xaaaaab5ecad0@(G/w2)
    1:2:2:2:2:1: VARREF 0xaaaaab600510 <e300> {c4ar} @dt=0xaaaaab5ecad0@(G/w2)  D [RV] <- VARSCOPE 0xaaaaab5ffbd0 <e372> {c4ar} @dt=0xaaaaab5ecad0@(G/w2)  TOP->D -> VAR 0xaaaaab5f7b50 <e243> {c4ar} @dt=0xaaaaab5ecad0@(G/w2)  D [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2: VARREF 0xaaaaab600630 <e301> {c4ar} @dt=0xaaaaab5ecad0@(G/w2)  LogicRightShiftRegister_NegEdge_2Bit__DOT__D [LV] => VARSCOPE 0xaaaaab600dd0 <e387> {c4ar} @dt=0xaaaaab5ecad0@(G/w2)  TOP->LogicRightShiftRegister_NegEdge_2Bit__DOT__D -> VAR 0xaaaaab5fc930 <e182> {c4ar} @dt=0xaaaaab5ecad0@(G/w2)  LogicRightShiftRegister_NegEdge_2Bit__DOT__D [VSTATIC]  PORT
    1:2:2:2:2: ASSIGNALIAS 0xaaaaab6007d0 <e441> {c5aw} @dt=0xaaaaab5ecad0@(G/w2)
    1:2:2:2:2:1: VARREF 0xaaaaab600890 <e309> {c5aw} @dt=0xaaaaab5ecad0@(G/w2)  Q [RV] <- VARSCOPE 0xaaaaab5ffcb0 <e375> {c5aw} @dt=0xaaaaab5ecad0@(G/w2)  TOP->Q -> VAR 0xaaaaab5f7ef0 <e249> {c5aw} @dt=0xaaaaab5ecad0@(G/w2)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2: VARREF 0xaaaaab6009b0 <e310> {c5aw} @dt=0xaaaaab5ecad0@(G/w2)  LogicRightShiftRegister_NegEdge_2Bit__DOT__Q [LV] => VARSCOPE 0xaaaaab600ef0 <e390> {c5aw} @dt=0xaaaaab5ecad0@(G/w2)  TOP->LogicRightShiftRegister_NegEdge_2Bit__DOT__Q -> VAR 0xaaaaab5fcab0 <e209> {c5aw} @dt=0xaaaaab5ecad0@(G/w2)  LogicRightShiftRegister_NegEdge_2Bit__DOT__Q [VSTATIC]  PORT
    1:2:2:2: ACTIVE 0xaaaaab5f9480 <e443> {c7af}  sequent => SENTREE 0xaaaaab5f4de0 <e117> {c7am}
    1:2:2:2:1: SENTREE 0xaaaaab5f4de0 <e117> {c7am}
    1:2:2:2:1:1: SENITEM 0xaaaaab5f4ea0 <e74> {c7ao} [NEG]
    1:2:2:2:1:1:1: VARREF 0xaaaaab5f9360 <e191> {c7aw} @dt=0xaaaaab5f5050@(G/w1)  clock [RV] <- VARSCOPE 0xaaaaab5ffa10 <e366> {c2al} @dt=0xaaaaab5f5050@(G/w1)  TOP->clock -> VAR 0xaaaaab5f7410 <e232> {c2al} @dt=0xaaaaab5f5050@(G/w1)  clock [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:2:2:2: ALWAYS 0xaaaaab601010 <e449#> {c7af}
    1:2:2:2:2:2: ASSIGN 0xaaaaab601370 <e273> {c10ap} @dt=0xaaaaab5ecad0@(G/w2)
    1:2:2:2:2:2:1: COND 0xaaaaab601430 <e264> {c10ar} @dt=0xaaaaab5ecad0@(G/w2)
    1:2:2:2:2:2:1:1: VARREF 0xaaaaab6014f0 <e260> {c9an} @dt=0xaaaaab5f5050@(G/w1)  reset [RV] <- VARSCOPE 0xaaaaab5ffaf0 <e369> {c3al} @dt=0xaaaaab5f5050@(G/w1)  TOP->reset -> VAR 0xaaaaab5f77b0 <e237> {c3al} @dt=0xaaaaab5f5050@(G/w1)  reset [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:1:2: CONST 0xaaaaab601610 <e261> {c10ar} @dt=0xaaaaab5ecad0@(G/w2)  2'h0
    1:2:2:2:2:2:1:3: SHIFTR 0xaaaaab601750 <e262> {c12at} @dt=0xaaaaab5ecad0@(G/w2)
    1:2:2:2:2:2:1:3:1: VARREF 0xaaaaab601810 <e213> {c12ar} @dt=0xaaaaab5ecad0@(G/w2)  Q [RV] <- VARSCOPE 0xaaaaab5ffcb0 <e375> {c5aw} @dt=0xaaaaab5ecad0@(G/w2)  TOP->Q -> VAR 0xaaaaab5f7ef0 <e249> {c5aw} @dt=0xaaaaab5ecad0@(G/w2)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:1:3:2: CONST 0xaaaaab601930 <e222> {c12aw} @dt=0xaaaaab5f5630@(G/sw32)  32'sh1
    1:2:2:2:2:2:2: VARREF 0xaaaaab601a70 <e211> {c10an} @dt=0xaaaaab5ecad0@(G/w2)  Q [LV] => VARSCOPE 0xaaaaab5ffcb0 <e375> {c5aw} @dt=0xaaaaab5ecad0@(G/w2)  TOP->Q -> VAR 0xaaaaab5f7ef0 <e249> {c5aw} @dt=0xaaaaab5ecad0@(G/w2)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2: CFUNC 0xaaaaab5f9ab0 <e451#> {c1ai}  traceInitTop [SLOW]
    1:2:2:2:3: CCALL 0xaaaaab5f9dd0 <e454#> {c1ai} traceInitSub0 => CFUNC 0xaaaaab5f9c40 <e453#> {c1ai}  traceInitSub0 [SLOW]
    1:2:2:2: CFUNC 0xaaaaab5f9c40 <e453#> {c1ai}  traceInitSub0 [SLOW]
    1:2:2:2:3: TRACEDECL 0xaaaaab5fa120 <e458#> {c2al} @dt=0xaaaaab5f5050@(G/w1)  clock
    1:2:2:2:3:1: VARREF 0xaaaaab5fa000 <e456#> {c2al} @dt=0xaaaaab5f5050@(G/w1)  clock [RV] <- VARSCOPE 0xaaaaab5ffa10 <e366> {c2al} @dt=0xaaaaab5f5050@(G/w1)  TOP->clock -> VAR 0xaaaaab5f7410 <e232> {c2al} @dt=0xaaaaab5f5050@(G/w1)  clock [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0xaaaaab5fa470 <e465#> {c3al} @dt=0xaaaaab5f5050@(G/w1)  reset
    1:2:2:2:3:1: VARREF 0xaaaaab5fa350 <e462#> {c3al} @dt=0xaaaaab5f5050@(G/w1)  reset [RV] <- VARSCOPE 0xaaaaab5ffaf0 <e369> {c3al} @dt=0xaaaaab5f5050@(G/w1)  TOP->reset -> VAR 0xaaaaab5f77b0 <e237> {c3al} @dt=0xaaaaab5f5050@(G/w1)  reset [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0xaaaaab5fa7c0 <e472#> {c4ar} @dt=0xaaaaab5ecad0@(G/w2)  D
    1:2:2:2:3:1: VARREF 0xaaaaab5fa6a0 <e469#> {c4ar} @dt=0xaaaaab5ecad0@(G/w2)  D [RV] <- VARSCOPE 0xaaaaab5ffbd0 <e372> {c4ar} @dt=0xaaaaab5ecad0@(G/w2)  TOP->D -> VAR 0xaaaaab5f7b50 <e243> {c4ar} @dt=0xaaaaab5ecad0@(G/w2)  D [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0xaaaaab5fab10 <e479#> {c5aw} @dt=0xaaaaab5ecad0@(G/w2)  Q
    1:2:2:2:3:1: VARREF 0xaaaaab5fa9f0 <e476#> {c5aw} @dt=0xaaaaab5ecad0@(G/w2)  Q [RV] <- VARSCOPE 0xaaaaab5ffcb0 <e375> {c5aw} @dt=0xaaaaab5ecad0@(G/w2)  TOP->Q -> VAR 0xaaaaab5f7ef0 <e249> {c5aw} @dt=0xaaaaab5ecad0@(G/w2)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0xaaaaab5fae60 <e486#> {c2al} @dt=0xaaaaab5f5050@(G/w1)  LogicRightShiftRegister_NegEdge_2Bit clock
    1:2:2:2:3:1: VARREF 0xaaaaab5fad40 <e483#> {c2al} @dt=0xaaaaab5f5050@(G/w1)  LogicRightShiftRegister_NegEdge_2Bit__DOT__clock [RV] <- VARSCOPE 0xaaaaab600b50 <e381> {c2al} @dt=0xaaaaab5f5050@(G/w1)  TOP->LogicRightShiftRegister_NegEdge_2Bit__DOT__clock -> VAR 0xaaaaab5fc630 <e314> {c2al} @dt=0xaaaaab5f5050@(G/w1)  LogicRightShiftRegister_NegEdge_2Bit__DOT__clock [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0xaaaaab609900 <e493#> {c3al} @dt=0xaaaaab5f5050@(G/w1)  LogicRightShiftRegister_NegEdge_2Bit reset
    1:2:2:2:3:1: VARREF 0xaaaaab5fb090 <e490#> {c3al} @dt=0xaaaaab5f5050@(G/w1)  LogicRightShiftRegister_NegEdge_2Bit__DOT__reset [RV] <- VARSCOPE 0xaaaaab600cb0 <e384> {c3al} @dt=0xaaaaab5f5050@(G/w1)  TOP->LogicRightShiftRegister_NegEdge_2Bit__DOT__reset -> VAR 0xaaaaab5fc7b0 <e174> {c3al} @dt=0xaaaaab5f5050@(G/w1)  LogicRightShiftRegister_NegEdge_2Bit__DOT__reset [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0xaaaaab609c50 <e500#> {c4ar} @dt=0xaaaaab5ecad0@(G/w2)  LogicRightShiftRegister_NegEdge_2Bit D
    1:2:2:2:3:1: VARREF 0xaaaaab609b30 <e497#> {c4ar} @dt=0xaaaaab5ecad0@(G/w2)  LogicRightShiftRegister_NegEdge_2Bit__DOT__D [RV] <- VARSCOPE 0xaaaaab600dd0 <e387> {c4ar} @dt=0xaaaaab5ecad0@(G/w2)  TOP->LogicRightShiftRegister_NegEdge_2Bit__DOT__D -> VAR 0xaaaaab5fc930 <e182> {c4ar} @dt=0xaaaaab5ecad0@(G/w2)  LogicRightShiftRegister_NegEdge_2Bit__DOT__D [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0xaaaaab609fa0 <e507#> {c5aw} @dt=0xaaaaab5ecad0@(G/w2)  LogicRightShiftRegister_NegEdge_2Bit Q
    1:2:2:2:3:1: VARREF 0xaaaaab609e80 <e504#> {c5aw} @dt=0xaaaaab5ecad0@(G/w2)  LogicRightShiftRegister_NegEdge_2Bit__DOT__Q [RV] <- VARSCOPE 0xaaaaab600ef0 <e390> {c5aw} @dt=0xaaaaab5ecad0@(G/w2)  TOP->LogicRightShiftRegister_NegEdge_2Bit__DOT__Q -> VAR 0xaaaaab5fcab0 <e209> {c5aw} @dt=0xaaaaab5ecad0@(G/w2)  LogicRightShiftRegister_NegEdge_2Bit__DOT__Q [VSTATIC]  PORT
    3: TYPETABLE 0xaaaaab5dc620 <e2> {a0aa}
		detailed  ->  BASICDTYPE 0xaaaaab5f5050 <e165> {c2al} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0xaaaaab5ecad0 <e181> {c4al} @dt=this@(G/w2)  logic [GENERIC] kwd=logic range=[1:0]
		detailed  ->  BASICDTYPE 0xaaaaab5f5630 <e217> {c12aw} @dt=this@(G/sw32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0xaaaaab5f5050 <e165> {c2al} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
    3:1: BASICDTYPE 0xaaaaab5ecad0 <e181> {c4al} @dt=this@(G/w2)  logic [GENERIC] kwd=logic range=[1:0]
    3:1: BASICDTYPE 0xaaaaab5f5630 <e217> {c12aw} @dt=this@(G/sw32)  logic [GENERIC] kwd=logic range=[31:0]
    3: CONSTPOOL 0xaaaaab5dc7d0 <e6> {a0aa}
    3:1: MODULE 0xaaaaab5dc960 <e4> {a0aa}  @CONST-POOL@  L0 [NONE]
    3:1:2: SCOPE 0xaaaaab5dcaa0 <e430> {a0aa}  TOP [abovep=0] [cellp=0] [modp=0xaaaaab5dc960]
