
StudioIII.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d05c  08000198  08000198  00010198  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000050  0800d1f8  0800d1f8  0001d1f8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d248  0800d248  00020150  2**0
                  CONTENTS
  4 .ARM          00000008  0800d248  0800d248  0001d248  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d250  0800d250  00020150  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d250  0800d250  0001d250  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800d254  0800d254  0001d254  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000150  20000000  0800d258  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000005b8  20000150  0800d3a8  00020150  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000708  0800d3a8  00020708  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020150  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015a09  00000000  00000000  00020180  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002979  00000000  00000000  00035b89  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001080  00000000  00000000  00038508  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000fa0  00000000  00000000  00039588  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016a8e  00000000  00000000  0003a528  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00013572  00000000  00000000  00050fb6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00091994  00000000  00000000  00064528  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000c5  00000000  00000000  000f5ebc  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004b20  00000000  00000000  000f5f84  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_loc    00000f07  00000000  00000000  000faaa4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000150 	.word	0x20000150
 80001b4:	00000000 	.word	0x00000000
 80001b8:	0800d1dc 	.word	0x0800d1dc

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000154 	.word	0x20000154
 80001d4:	0800d1dc 	.word	0x0800d1dc

080001d8 <__aeabi_drsub>:
 80001d8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001dc:	e002      	b.n	80001e4 <__adddf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_dsub>:
 80001e0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001e4 <__adddf3>:
 80001e4:	b530      	push	{r4, r5, lr}
 80001e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ee:	ea94 0f05 	teq	r4, r5
 80001f2:	bf08      	it	eq
 80001f4:	ea90 0f02 	teqeq	r0, r2
 80001f8:	bf1f      	itttt	ne
 80001fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000202:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000206:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020a:	f000 80e2 	beq.w	80003d2 <__adddf3+0x1ee>
 800020e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000212:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000216:	bfb8      	it	lt
 8000218:	426d      	neglt	r5, r5
 800021a:	dd0c      	ble.n	8000236 <__adddf3+0x52>
 800021c:	442c      	add	r4, r5
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	ea82 0000 	eor.w	r0, r2, r0
 800022a:	ea83 0101 	eor.w	r1, r3, r1
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	2d36      	cmp	r5, #54	; 0x36
 8000238:	bf88      	it	hi
 800023a:	bd30      	pophi	{r4, r5, pc}
 800023c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000240:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000244:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000248:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800024c:	d002      	beq.n	8000254 <__adddf3+0x70>
 800024e:	4240      	negs	r0, r0
 8000250:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000254:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000258:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800025c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x84>
 8000262:	4252      	negs	r2, r2
 8000264:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000268:	ea94 0f05 	teq	r4, r5
 800026c:	f000 80a7 	beq.w	80003be <__adddf3+0x1da>
 8000270:	f1a4 0401 	sub.w	r4, r4, #1
 8000274:	f1d5 0e20 	rsbs	lr, r5, #32
 8000278:	db0d      	blt.n	8000296 <__adddf3+0xb2>
 800027a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800027e:	fa22 f205 	lsr.w	r2, r2, r5
 8000282:	1880      	adds	r0, r0, r2
 8000284:	f141 0100 	adc.w	r1, r1, #0
 8000288:	fa03 f20e 	lsl.w	r2, r3, lr
 800028c:	1880      	adds	r0, r0, r2
 800028e:	fa43 f305 	asr.w	r3, r3, r5
 8000292:	4159      	adcs	r1, r3
 8000294:	e00e      	b.n	80002b4 <__adddf3+0xd0>
 8000296:	f1a5 0520 	sub.w	r5, r5, #32
 800029a:	f10e 0e20 	add.w	lr, lr, #32
 800029e:	2a01      	cmp	r2, #1
 80002a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a4:	bf28      	it	cs
 80002a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002aa:	fa43 f305 	asr.w	r3, r3, r5
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b8:	d507      	bpl.n	80002ca <__adddf3+0xe6>
 80002ba:	f04f 0e00 	mov.w	lr, #0
 80002be:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ca:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002ce:	d31b      	bcc.n	8000308 <__adddf3+0x124>
 80002d0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002d4:	d30c      	bcc.n	80002f0 <__adddf3+0x10c>
 80002d6:	0849      	lsrs	r1, r1, #1
 80002d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e0:	f104 0401 	add.w	r4, r4, #1
 80002e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002ec:	f080 809a 	bcs.w	8000424 <__adddf3+0x240>
 80002f0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002f4:	bf08      	it	eq
 80002f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fa:	f150 0000 	adcs.w	r0, r0, #0
 80002fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000302:	ea41 0105 	orr.w	r1, r1, r5
 8000306:	bd30      	pop	{r4, r5, pc}
 8000308:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800030c:	4140      	adcs	r0, r0
 800030e:	eb41 0101 	adc.w	r1, r1, r1
 8000312:	3c01      	subs	r4, #1
 8000314:	bf28      	it	cs
 8000316:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800031a:	d2e9      	bcs.n	80002f0 <__adddf3+0x10c>
 800031c:	f091 0f00 	teq	r1, #0
 8000320:	bf04      	itt	eq
 8000322:	4601      	moveq	r1, r0
 8000324:	2000      	moveq	r0, #0
 8000326:	fab1 f381 	clz	r3, r1
 800032a:	bf08      	it	eq
 800032c:	3320      	addeq	r3, #32
 800032e:	f1a3 030b 	sub.w	r3, r3, #11
 8000332:	f1b3 0220 	subs.w	r2, r3, #32
 8000336:	da0c      	bge.n	8000352 <__adddf3+0x16e>
 8000338:	320c      	adds	r2, #12
 800033a:	dd08      	ble.n	800034e <__adddf3+0x16a>
 800033c:	f102 0c14 	add.w	ip, r2, #20
 8000340:	f1c2 020c 	rsb	r2, r2, #12
 8000344:	fa01 f00c 	lsl.w	r0, r1, ip
 8000348:	fa21 f102 	lsr.w	r1, r1, r2
 800034c:	e00c      	b.n	8000368 <__adddf3+0x184>
 800034e:	f102 0214 	add.w	r2, r2, #20
 8000352:	bfd8      	it	le
 8000354:	f1c2 0c20 	rsble	ip, r2, #32
 8000358:	fa01 f102 	lsl.w	r1, r1, r2
 800035c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000360:	bfdc      	itt	le
 8000362:	ea41 010c 	orrle.w	r1, r1, ip
 8000366:	4090      	lslle	r0, r2
 8000368:	1ae4      	subs	r4, r4, r3
 800036a:	bfa2      	ittt	ge
 800036c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000370:	4329      	orrge	r1, r5
 8000372:	bd30      	popge	{r4, r5, pc}
 8000374:	ea6f 0404 	mvn.w	r4, r4
 8000378:	3c1f      	subs	r4, #31
 800037a:	da1c      	bge.n	80003b6 <__adddf3+0x1d2>
 800037c:	340c      	adds	r4, #12
 800037e:	dc0e      	bgt.n	800039e <__adddf3+0x1ba>
 8000380:	f104 0414 	add.w	r4, r4, #20
 8000384:	f1c4 0220 	rsb	r2, r4, #32
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f302 	lsl.w	r3, r1, r2
 8000390:	ea40 0003 	orr.w	r0, r0, r3
 8000394:	fa21 f304 	lsr.w	r3, r1, r4
 8000398:	ea45 0103 	orr.w	r1, r5, r3
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	f1c4 040c 	rsb	r4, r4, #12
 80003a2:	f1c4 0220 	rsb	r2, r4, #32
 80003a6:	fa20 f002 	lsr.w	r0, r0, r2
 80003aa:	fa01 f304 	lsl.w	r3, r1, r4
 80003ae:	ea40 0003 	orr.w	r0, r0, r3
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	f094 0f00 	teq	r4, #0
 80003c2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003c6:	bf06      	itte	eq
 80003c8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003cc:	3401      	addeq	r4, #1
 80003ce:	3d01      	subne	r5, #1
 80003d0:	e74e      	b.n	8000270 <__adddf3+0x8c>
 80003d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d6:	bf18      	it	ne
 80003d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003dc:	d029      	beq.n	8000432 <__adddf3+0x24e>
 80003de:	ea94 0f05 	teq	r4, r5
 80003e2:	bf08      	it	eq
 80003e4:	ea90 0f02 	teqeq	r0, r2
 80003e8:	d005      	beq.n	80003f6 <__adddf3+0x212>
 80003ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ee:	bf04      	itt	eq
 80003f0:	4619      	moveq	r1, r3
 80003f2:	4610      	moveq	r0, r2
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	ea91 0f03 	teq	r1, r3
 80003fa:	bf1e      	ittt	ne
 80003fc:	2100      	movne	r1, #0
 80003fe:	2000      	movne	r0, #0
 8000400:	bd30      	popne	{r4, r5, pc}
 8000402:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000406:	d105      	bne.n	8000414 <__adddf3+0x230>
 8000408:	0040      	lsls	r0, r0, #1
 800040a:	4149      	adcs	r1, r1
 800040c:	bf28      	it	cs
 800040e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000412:	bd30      	pop	{r4, r5, pc}
 8000414:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000418:	bf3c      	itt	cc
 800041a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800041e:	bd30      	popcc	{r4, r5, pc}
 8000420:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000424:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000428:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf1a      	itte	ne
 8000438:	4619      	movne	r1, r3
 800043a:	4610      	movne	r0, r2
 800043c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000440:	bf1c      	itt	ne
 8000442:	460b      	movne	r3, r1
 8000444:	4602      	movne	r2, r0
 8000446:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044a:	bf06      	itte	eq
 800044c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000450:	ea91 0f03 	teqeq	r1, r3
 8000454:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	bf00      	nop

0800045c <__aeabi_ui2d>:
 800045c:	f090 0f00 	teq	r0, #0
 8000460:	bf04      	itt	eq
 8000462:	2100      	moveq	r1, #0
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800046c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000470:	f04f 0500 	mov.w	r5, #0
 8000474:	f04f 0100 	mov.w	r1, #0
 8000478:	e750      	b.n	800031c <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_i2d>:
 800047c:	f090 0f00 	teq	r0, #0
 8000480:	bf04      	itt	eq
 8000482:	2100      	moveq	r1, #0
 8000484:	4770      	bxeq	lr
 8000486:	b530      	push	{r4, r5, lr}
 8000488:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800048c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000490:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000494:	bf48      	it	mi
 8000496:	4240      	negmi	r0, r0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e73e      	b.n	800031c <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_f2d>:
 80004a0:	0042      	lsls	r2, r0, #1
 80004a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ae:	bf1f      	itttt	ne
 80004b0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004bc:	4770      	bxne	lr
 80004be:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004c2:	bf08      	it	eq
 80004c4:	4770      	bxeq	lr
 80004c6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ca:	bf04      	itt	eq
 80004cc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004d0:	4770      	bxeq	lr
 80004d2:	b530      	push	{r4, r5, lr}
 80004d4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004e0:	e71c      	b.n	800031c <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_ul2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f04f 0500 	mov.w	r5, #0
 80004f2:	e00a      	b.n	800050a <__aeabi_l2d+0x16>

080004f4 <__aeabi_l2d>:
 80004f4:	ea50 0201 	orrs.w	r2, r0, r1
 80004f8:	bf08      	it	eq
 80004fa:	4770      	bxeq	lr
 80004fc:	b530      	push	{r4, r5, lr}
 80004fe:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000502:	d502      	bpl.n	800050a <__aeabi_l2d+0x16>
 8000504:	4240      	negs	r0, r0
 8000506:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800050a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800050e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000512:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000516:	f43f aed8 	beq.w	80002ca <__adddf3+0xe6>
 800051a:	f04f 0203 	mov.w	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000532:	f1c2 0320 	rsb	r3, r2, #32
 8000536:	fa00 fc03 	lsl.w	ip, r0, r3
 800053a:	fa20 f002 	lsr.w	r0, r0, r2
 800053e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000542:	ea40 000e 	orr.w	r0, r0, lr
 8000546:	fa21 f102 	lsr.w	r1, r1, r2
 800054a:	4414      	add	r4, r2
 800054c:	e6bd      	b.n	80002ca <__adddf3+0xe6>
 800054e:	bf00      	nop

08000550 <__aeabi_dmul>:
 8000550:	b570      	push	{r4, r5, r6, lr}
 8000552:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000556:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800055a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800055e:	bf1d      	ittte	ne
 8000560:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000564:	ea94 0f0c 	teqne	r4, ip
 8000568:	ea95 0f0c 	teqne	r5, ip
 800056c:	f000 f8de 	bleq	800072c <__aeabi_dmul+0x1dc>
 8000570:	442c      	add	r4, r5
 8000572:	ea81 0603 	eor.w	r6, r1, r3
 8000576:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800057a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800057e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000582:	bf18      	it	ne
 8000584:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000588:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800058c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000590:	d038      	beq.n	8000604 <__aeabi_dmul+0xb4>
 8000592:	fba0 ce02 	umull	ip, lr, r0, r2
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800059e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005a6:	f04f 0600 	mov.w	r6, #0
 80005aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ae:	f09c 0f00 	teq	ip, #0
 80005b2:	bf18      	it	ne
 80005b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005bc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005c0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005c4:	d204      	bcs.n	80005d0 <__aeabi_dmul+0x80>
 80005c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ca:	416d      	adcs	r5, r5
 80005cc:	eb46 0606 	adc.w	r6, r6, r6
 80005d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005e4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005e8:	bf88      	it	hi
 80005ea:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005ee:	d81e      	bhi.n	800062e <__aeabi_dmul+0xde>
 80005f0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005f4:	bf08      	it	eq
 80005f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005fa:	f150 0000 	adcs.w	r0, r0, #0
 80005fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000608:	ea46 0101 	orr.w	r1, r6, r1
 800060c:	ea40 0002 	orr.w	r0, r0, r2
 8000610:	ea81 0103 	eor.w	r1, r1, r3
 8000614:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000618:	bfc2      	ittt	gt
 800061a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800061e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000622:	bd70      	popgt	{r4, r5, r6, pc}
 8000624:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000628:	f04f 0e00 	mov.w	lr, #0
 800062c:	3c01      	subs	r4, #1
 800062e:	f300 80ab 	bgt.w	8000788 <__aeabi_dmul+0x238>
 8000632:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000636:	bfde      	ittt	le
 8000638:	2000      	movle	r0, #0
 800063a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800063e:	bd70      	pople	{r4, r5, r6, pc}
 8000640:	f1c4 0400 	rsb	r4, r4, #0
 8000644:	3c20      	subs	r4, #32
 8000646:	da35      	bge.n	80006b4 <__aeabi_dmul+0x164>
 8000648:	340c      	adds	r4, #12
 800064a:	dc1b      	bgt.n	8000684 <__aeabi_dmul+0x134>
 800064c:	f104 0414 	add.w	r4, r4, #20
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f305 	lsl.w	r3, r0, r5
 8000658:	fa20 f004 	lsr.w	r0, r0, r4
 800065c:	fa01 f205 	lsl.w	r2, r1, r5
 8000660:	ea40 0002 	orr.w	r0, r0, r2
 8000664:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000668:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800066c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000670:	fa21 f604 	lsr.w	r6, r1, r4
 8000674:	eb42 0106 	adc.w	r1, r2, r6
 8000678:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800067c:	bf08      	it	eq
 800067e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000682:	bd70      	pop	{r4, r5, r6, pc}
 8000684:	f1c4 040c 	rsb	r4, r4, #12
 8000688:	f1c4 0520 	rsb	r5, r4, #32
 800068c:	fa00 f304 	lsl.w	r3, r0, r4
 8000690:	fa20 f005 	lsr.w	r0, r0, r5
 8000694:	fa01 f204 	lsl.w	r2, r1, r4
 8000698:	ea40 0002 	orr.w	r0, r0, r2
 800069c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a4:	f141 0100 	adc.w	r1, r1, #0
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 0520 	rsb	r5, r4, #32
 80006b8:	fa00 f205 	lsl.w	r2, r0, r5
 80006bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c0:	fa20 f304 	lsr.w	r3, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea43 0302 	orr.w	r3, r3, r2
 80006cc:	fa21 f004 	lsr.w	r0, r1, r4
 80006d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d4:	fa21 f204 	lsr.w	r2, r1, r4
 80006d8:	ea20 0002 	bic.w	r0, r0, r2
 80006dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f094 0f00 	teq	r4, #0
 80006f0:	d10f      	bne.n	8000712 <__aeabi_dmul+0x1c2>
 80006f2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006f6:	0040      	lsls	r0, r0, #1
 80006f8:	eb41 0101 	adc.w	r1, r1, r1
 80006fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000700:	bf08      	it	eq
 8000702:	3c01      	subeq	r4, #1
 8000704:	d0f7      	beq.n	80006f6 <__aeabi_dmul+0x1a6>
 8000706:	ea41 0106 	orr.w	r1, r1, r6
 800070a:	f095 0f00 	teq	r5, #0
 800070e:	bf18      	it	ne
 8000710:	4770      	bxne	lr
 8000712:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000716:	0052      	lsls	r2, r2, #1
 8000718:	eb43 0303 	adc.w	r3, r3, r3
 800071c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000720:	bf08      	it	eq
 8000722:	3d01      	subeq	r5, #1
 8000724:	d0f7      	beq.n	8000716 <__aeabi_dmul+0x1c6>
 8000726:	ea43 0306 	orr.w	r3, r3, r6
 800072a:	4770      	bx	lr
 800072c:	ea94 0f0c 	teq	r4, ip
 8000730:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000734:	bf18      	it	ne
 8000736:	ea95 0f0c 	teqne	r5, ip
 800073a:	d00c      	beq.n	8000756 <__aeabi_dmul+0x206>
 800073c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000740:	bf18      	it	ne
 8000742:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000746:	d1d1      	bne.n	80006ec <__aeabi_dmul+0x19c>
 8000748:	ea81 0103 	eor.w	r1, r1, r3
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000750:	f04f 0000 	mov.w	r0, #0
 8000754:	bd70      	pop	{r4, r5, r6, pc}
 8000756:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800075a:	bf06      	itte	eq
 800075c:	4610      	moveq	r0, r2
 800075e:	4619      	moveq	r1, r3
 8000760:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000764:	d019      	beq.n	800079a <__aeabi_dmul+0x24a>
 8000766:	ea94 0f0c 	teq	r4, ip
 800076a:	d102      	bne.n	8000772 <__aeabi_dmul+0x222>
 800076c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000770:	d113      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000772:	ea95 0f0c 	teq	r5, ip
 8000776:	d105      	bne.n	8000784 <__aeabi_dmul+0x234>
 8000778:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800077c:	bf1c      	itt	ne
 800077e:	4610      	movne	r0, r2
 8000780:	4619      	movne	r1, r3
 8000782:	d10a      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000784:	ea81 0103 	eor.w	r1, r1, r3
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000790:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000794:	f04f 0000 	mov.w	r0, #0
 8000798:	bd70      	pop	{r4, r5, r6, pc}
 800079a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800079e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007a2:	bd70      	pop	{r4, r5, r6, pc}

080007a4 <__aeabi_ddiv>:
 80007a4:	b570      	push	{r4, r5, r6, lr}
 80007a6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007aa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007ae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007b2:	bf1d      	ittte	ne
 80007b4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b8:	ea94 0f0c 	teqne	r4, ip
 80007bc:	ea95 0f0c 	teqne	r5, ip
 80007c0:	f000 f8a7 	bleq	8000912 <__aeabi_ddiv+0x16e>
 80007c4:	eba4 0405 	sub.w	r4, r4, r5
 80007c8:	ea81 0e03 	eor.w	lr, r1, r3
 80007cc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007d4:	f000 8088 	beq.w	80008e8 <__aeabi_ddiv+0x144>
 80007d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007dc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007e0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007e4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007ec:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007f4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007fc:	429d      	cmp	r5, r3
 80007fe:	bf08      	it	eq
 8000800:	4296      	cmpeq	r6, r2
 8000802:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000806:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800080a:	d202      	bcs.n	8000812 <__aeabi_ddiv+0x6e>
 800080c:	085b      	lsrs	r3, r3, #1
 800080e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000812:	1ab6      	subs	r6, r6, r2
 8000814:	eb65 0503 	sbc.w	r5, r5, r3
 8000818:	085b      	lsrs	r3, r3, #1
 800081a:	ea4f 0232 	mov.w	r2, r2, rrx
 800081e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000822:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 000c 	orrcs.w	r0, r0, ip
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000880:	ea55 0e06 	orrs.w	lr, r5, r6
 8000884:	d018      	beq.n	80008b8 <__aeabi_ddiv+0x114>
 8000886:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800088a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800088e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000892:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000896:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800089a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800089e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008a2:	d1c0      	bne.n	8000826 <__aeabi_ddiv+0x82>
 80008a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a8:	d10b      	bne.n	80008c2 <__aeabi_ddiv+0x11e>
 80008aa:	ea41 0100 	orr.w	r1, r1, r0
 80008ae:	f04f 0000 	mov.w	r0, #0
 80008b2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008b6:	e7b6      	b.n	8000826 <__aeabi_ddiv+0x82>
 80008b8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008bc:	bf04      	itt	eq
 80008be:	4301      	orreq	r1, r0
 80008c0:	2000      	moveq	r0, #0
 80008c2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008c6:	bf88      	it	hi
 80008c8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008cc:	f63f aeaf 	bhi.w	800062e <__aeabi_dmul+0xde>
 80008d0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008d4:	bf04      	itt	eq
 80008d6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008da:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008de:	f150 0000 	adcs.w	r0, r0, #0
 80008e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	pop	{r4, r5, r6, pc}
 80008e8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008ec:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008f4:	bfc2      	ittt	gt
 80008f6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008fa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	popgt	{r4, r5, r6, pc}
 8000900:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000904:	f04f 0e00 	mov.w	lr, #0
 8000908:	3c01      	subs	r4, #1
 800090a:	e690      	b.n	800062e <__aeabi_dmul+0xde>
 800090c:	ea45 0e06 	orr.w	lr, r5, r6
 8000910:	e68d      	b.n	800062e <__aeabi_dmul+0xde>
 8000912:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000916:	ea94 0f0c 	teq	r4, ip
 800091a:	bf08      	it	eq
 800091c:	ea95 0f0c 	teqeq	r5, ip
 8000920:	f43f af3b 	beq.w	800079a <__aeabi_dmul+0x24a>
 8000924:	ea94 0f0c 	teq	r4, ip
 8000928:	d10a      	bne.n	8000940 <__aeabi_ddiv+0x19c>
 800092a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800092e:	f47f af34 	bne.w	800079a <__aeabi_dmul+0x24a>
 8000932:	ea95 0f0c 	teq	r5, ip
 8000936:	f47f af25 	bne.w	8000784 <__aeabi_dmul+0x234>
 800093a:	4610      	mov	r0, r2
 800093c:	4619      	mov	r1, r3
 800093e:	e72c      	b.n	800079a <__aeabi_dmul+0x24a>
 8000940:	ea95 0f0c 	teq	r5, ip
 8000944:	d106      	bne.n	8000954 <__aeabi_ddiv+0x1b0>
 8000946:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800094a:	f43f aefd 	beq.w	8000748 <__aeabi_dmul+0x1f8>
 800094e:	4610      	mov	r0, r2
 8000950:	4619      	mov	r1, r3
 8000952:	e722      	b.n	800079a <__aeabi_dmul+0x24a>
 8000954:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000958:	bf18      	it	ne
 800095a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800095e:	f47f aec5 	bne.w	80006ec <__aeabi_dmul+0x19c>
 8000962:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000966:	f47f af0d 	bne.w	8000784 <__aeabi_dmul+0x234>
 800096a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800096e:	f47f aeeb 	bne.w	8000748 <__aeabi_dmul+0x1f8>
 8000972:	e712      	b.n	800079a <__aeabi_dmul+0x24a>

08000974 <__gedf2>:
 8000974:	f04f 3cff 	mov.w	ip, #4294967295
 8000978:	e006      	b.n	8000988 <__cmpdf2+0x4>
 800097a:	bf00      	nop

0800097c <__ledf2>:
 800097c:	f04f 0c01 	mov.w	ip, #1
 8000980:	e002      	b.n	8000988 <__cmpdf2+0x4>
 8000982:	bf00      	nop

08000984 <__cmpdf2>:
 8000984:	f04f 0c01 	mov.w	ip, #1
 8000988:	f84d cd04 	str.w	ip, [sp, #-4]!
 800098c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000990:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000994:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800099e:	d01b      	beq.n	80009d8 <__cmpdf2+0x54>
 80009a0:	b001      	add	sp, #4
 80009a2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009a6:	bf0c      	ite	eq
 80009a8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ac:	ea91 0f03 	teqne	r1, r3
 80009b0:	bf02      	ittt	eq
 80009b2:	ea90 0f02 	teqeq	r0, r2
 80009b6:	2000      	moveq	r0, #0
 80009b8:	4770      	bxeq	lr
 80009ba:	f110 0f00 	cmn.w	r0, #0
 80009be:	ea91 0f03 	teq	r1, r3
 80009c2:	bf58      	it	pl
 80009c4:	4299      	cmppl	r1, r3
 80009c6:	bf08      	it	eq
 80009c8:	4290      	cmpeq	r0, r2
 80009ca:	bf2c      	ite	cs
 80009cc:	17d8      	asrcs	r0, r3, #31
 80009ce:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009d2:	f040 0001 	orr.w	r0, r0, #1
 80009d6:	4770      	bx	lr
 80009d8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d102      	bne.n	80009e8 <__cmpdf2+0x64>
 80009e2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009e6:	d107      	bne.n	80009f8 <__cmpdf2+0x74>
 80009e8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f0:	d1d6      	bne.n	80009a0 <__cmpdf2+0x1c>
 80009f2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009f6:	d0d3      	beq.n	80009a0 <__cmpdf2+0x1c>
 80009f8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009fc:	4770      	bx	lr
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdrcmple>:
 8000a00:	4684      	mov	ip, r0
 8000a02:	4610      	mov	r0, r2
 8000a04:	4662      	mov	r2, ip
 8000a06:	468c      	mov	ip, r1
 8000a08:	4619      	mov	r1, r3
 8000a0a:	4663      	mov	r3, ip
 8000a0c:	e000      	b.n	8000a10 <__aeabi_cdcmpeq>
 8000a0e:	bf00      	nop

08000a10 <__aeabi_cdcmpeq>:
 8000a10:	b501      	push	{r0, lr}
 8000a12:	f7ff ffb7 	bl	8000984 <__cmpdf2>
 8000a16:	2800      	cmp	r0, #0
 8000a18:	bf48      	it	mi
 8000a1a:	f110 0f00 	cmnmi.w	r0, #0
 8000a1e:	bd01      	pop	{r0, pc}

08000a20 <__aeabi_dcmpeq>:
 8000a20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a24:	f7ff fff4 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a28:	bf0c      	ite	eq
 8000a2a:	2001      	moveq	r0, #1
 8000a2c:	2000      	movne	r0, #0
 8000a2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a32:	bf00      	nop

08000a34 <__aeabi_dcmplt>:
 8000a34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a38:	f7ff ffea 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a3c:	bf34      	ite	cc
 8000a3e:	2001      	movcc	r0, #1
 8000a40:	2000      	movcs	r0, #0
 8000a42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a46:	bf00      	nop

08000a48 <__aeabi_dcmple>:
 8000a48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a4c:	f7ff ffe0 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a50:	bf94      	ite	ls
 8000a52:	2001      	movls	r0, #1
 8000a54:	2000      	movhi	r0, #0
 8000a56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5a:	bf00      	nop

08000a5c <__aeabi_dcmpge>:
 8000a5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a60:	f7ff ffce 	bl	8000a00 <__aeabi_cdrcmple>
 8000a64:	bf94      	ite	ls
 8000a66:	2001      	movls	r0, #1
 8000a68:	2000      	movhi	r0, #0
 8000a6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6e:	bf00      	nop

08000a70 <__aeabi_dcmpgt>:
 8000a70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a74:	f7ff ffc4 	bl	8000a00 <__aeabi_cdrcmple>
 8000a78:	bf34      	ite	cc
 8000a7a:	2001      	movcc	r0, #1
 8000a7c:	2000      	movcs	r0, #0
 8000a7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a82:	bf00      	nop

08000a84 <__aeabi_dcmpun>:
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	d102      	bne.n	8000a94 <__aeabi_dcmpun+0x10>
 8000a8e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a92:	d10a      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000a94:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a9c:	d102      	bne.n	8000aa4 <__aeabi_dcmpun+0x20>
 8000a9e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aa2:	d102      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000aa4:	f04f 0000 	mov.w	r0, #0
 8000aa8:	4770      	bx	lr
 8000aaa:	f04f 0001 	mov.w	r0, #1
 8000aae:	4770      	bx	lr

08000ab0 <__aeabi_d2uiz>:
 8000ab0:	004a      	lsls	r2, r1, #1
 8000ab2:	d211      	bcs.n	8000ad8 <__aeabi_d2uiz+0x28>
 8000ab4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ab8:	d211      	bcs.n	8000ade <__aeabi_d2uiz+0x2e>
 8000aba:	d50d      	bpl.n	8000ad8 <__aeabi_d2uiz+0x28>
 8000abc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ac0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ac4:	d40e      	bmi.n	8000ae4 <__aeabi_d2uiz+0x34>
 8000ac6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aca:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ace:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ad2:	fa23 f002 	lsr.w	r0, r3, r2
 8000ad6:	4770      	bx	lr
 8000ad8:	f04f 0000 	mov.w	r0, #0
 8000adc:	4770      	bx	lr
 8000ade:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ae2:	d102      	bne.n	8000aea <__aeabi_d2uiz+0x3a>
 8000ae4:	f04f 30ff 	mov.w	r0, #4294967295
 8000ae8:	4770      	bx	lr
 8000aea:	f04f 0000 	mov.w	r0, #0
 8000aee:	4770      	bx	lr

08000af0 <__aeabi_d2f>:
 8000af0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000af4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000af8:	bf24      	itt	cs
 8000afa:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000afe:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b02:	d90d      	bls.n	8000b20 <__aeabi_d2f+0x30>
 8000b04:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b08:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b0c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b10:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b14:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b18:	bf08      	it	eq
 8000b1a:	f020 0001 	biceq.w	r0, r0, #1
 8000b1e:	4770      	bx	lr
 8000b20:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b24:	d121      	bne.n	8000b6a <__aeabi_d2f+0x7a>
 8000b26:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b2a:	bfbc      	itt	lt
 8000b2c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b30:	4770      	bxlt	lr
 8000b32:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b36:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b3a:	f1c2 0218 	rsb	r2, r2, #24
 8000b3e:	f1c2 0c20 	rsb	ip, r2, #32
 8000b42:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b46:	fa20 f002 	lsr.w	r0, r0, r2
 8000b4a:	bf18      	it	ne
 8000b4c:	f040 0001 	orrne.w	r0, r0, #1
 8000b50:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b54:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b58:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b5c:	ea40 000c 	orr.w	r0, r0, ip
 8000b60:	fa23 f302 	lsr.w	r3, r3, r2
 8000b64:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b68:	e7cc      	b.n	8000b04 <__aeabi_d2f+0x14>
 8000b6a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b6e:	d107      	bne.n	8000b80 <__aeabi_d2f+0x90>
 8000b70:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b74:	bf1e      	ittt	ne
 8000b76:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b7a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b7e:	4770      	bxne	lr
 8000b80:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b84:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b88:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b8c:	4770      	bx	lr
 8000b8e:	bf00      	nop

08000b90 <__aeabi_uldivmod>:
 8000b90:	b953      	cbnz	r3, 8000ba8 <__aeabi_uldivmod+0x18>
 8000b92:	b94a      	cbnz	r2, 8000ba8 <__aeabi_uldivmod+0x18>
 8000b94:	2900      	cmp	r1, #0
 8000b96:	bf08      	it	eq
 8000b98:	2800      	cmpeq	r0, #0
 8000b9a:	bf1c      	itt	ne
 8000b9c:	f04f 31ff 	movne.w	r1, #4294967295
 8000ba0:	f04f 30ff 	movne.w	r0, #4294967295
 8000ba4:	f000 b974 	b.w	8000e90 <__aeabi_idiv0>
 8000ba8:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bb0:	f000 f806 	bl	8000bc0 <__udivmoddi4>
 8000bb4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bb8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bbc:	b004      	add	sp, #16
 8000bbe:	4770      	bx	lr

08000bc0 <__udivmoddi4>:
 8000bc0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bc4:	9d08      	ldr	r5, [sp, #32]
 8000bc6:	4604      	mov	r4, r0
 8000bc8:	468e      	mov	lr, r1
 8000bca:	2b00      	cmp	r3, #0
 8000bcc:	d14d      	bne.n	8000c6a <__udivmoddi4+0xaa>
 8000bce:	428a      	cmp	r2, r1
 8000bd0:	4694      	mov	ip, r2
 8000bd2:	d969      	bls.n	8000ca8 <__udivmoddi4+0xe8>
 8000bd4:	fab2 f282 	clz	r2, r2
 8000bd8:	b152      	cbz	r2, 8000bf0 <__udivmoddi4+0x30>
 8000bda:	fa01 f302 	lsl.w	r3, r1, r2
 8000bde:	f1c2 0120 	rsb	r1, r2, #32
 8000be2:	fa20 f101 	lsr.w	r1, r0, r1
 8000be6:	fa0c fc02 	lsl.w	ip, ip, r2
 8000bea:	ea41 0e03 	orr.w	lr, r1, r3
 8000bee:	4094      	lsls	r4, r2
 8000bf0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000bf4:	0c21      	lsrs	r1, r4, #16
 8000bf6:	fbbe f6f8 	udiv	r6, lr, r8
 8000bfa:	fa1f f78c 	uxth.w	r7, ip
 8000bfe:	fb08 e316 	mls	r3, r8, r6, lr
 8000c02:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c06:	fb06 f107 	mul.w	r1, r6, r7
 8000c0a:	4299      	cmp	r1, r3
 8000c0c:	d90a      	bls.n	8000c24 <__udivmoddi4+0x64>
 8000c0e:	eb1c 0303 	adds.w	r3, ip, r3
 8000c12:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c16:	f080 811f 	bcs.w	8000e58 <__udivmoddi4+0x298>
 8000c1a:	4299      	cmp	r1, r3
 8000c1c:	f240 811c 	bls.w	8000e58 <__udivmoddi4+0x298>
 8000c20:	3e02      	subs	r6, #2
 8000c22:	4463      	add	r3, ip
 8000c24:	1a5b      	subs	r3, r3, r1
 8000c26:	b2a4      	uxth	r4, r4
 8000c28:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c2c:	fb08 3310 	mls	r3, r8, r0, r3
 8000c30:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c34:	fb00 f707 	mul.w	r7, r0, r7
 8000c38:	42a7      	cmp	r7, r4
 8000c3a:	d90a      	bls.n	8000c52 <__udivmoddi4+0x92>
 8000c3c:	eb1c 0404 	adds.w	r4, ip, r4
 8000c40:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c44:	f080 810a 	bcs.w	8000e5c <__udivmoddi4+0x29c>
 8000c48:	42a7      	cmp	r7, r4
 8000c4a:	f240 8107 	bls.w	8000e5c <__udivmoddi4+0x29c>
 8000c4e:	4464      	add	r4, ip
 8000c50:	3802      	subs	r0, #2
 8000c52:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c56:	1be4      	subs	r4, r4, r7
 8000c58:	2600      	movs	r6, #0
 8000c5a:	b11d      	cbz	r5, 8000c64 <__udivmoddi4+0xa4>
 8000c5c:	40d4      	lsrs	r4, r2
 8000c5e:	2300      	movs	r3, #0
 8000c60:	e9c5 4300 	strd	r4, r3, [r5]
 8000c64:	4631      	mov	r1, r6
 8000c66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c6a:	428b      	cmp	r3, r1
 8000c6c:	d909      	bls.n	8000c82 <__udivmoddi4+0xc2>
 8000c6e:	2d00      	cmp	r5, #0
 8000c70:	f000 80ef 	beq.w	8000e52 <__udivmoddi4+0x292>
 8000c74:	2600      	movs	r6, #0
 8000c76:	e9c5 0100 	strd	r0, r1, [r5]
 8000c7a:	4630      	mov	r0, r6
 8000c7c:	4631      	mov	r1, r6
 8000c7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c82:	fab3 f683 	clz	r6, r3
 8000c86:	2e00      	cmp	r6, #0
 8000c88:	d14a      	bne.n	8000d20 <__udivmoddi4+0x160>
 8000c8a:	428b      	cmp	r3, r1
 8000c8c:	d302      	bcc.n	8000c94 <__udivmoddi4+0xd4>
 8000c8e:	4282      	cmp	r2, r0
 8000c90:	f200 80f9 	bhi.w	8000e86 <__udivmoddi4+0x2c6>
 8000c94:	1a84      	subs	r4, r0, r2
 8000c96:	eb61 0303 	sbc.w	r3, r1, r3
 8000c9a:	2001      	movs	r0, #1
 8000c9c:	469e      	mov	lr, r3
 8000c9e:	2d00      	cmp	r5, #0
 8000ca0:	d0e0      	beq.n	8000c64 <__udivmoddi4+0xa4>
 8000ca2:	e9c5 4e00 	strd	r4, lr, [r5]
 8000ca6:	e7dd      	b.n	8000c64 <__udivmoddi4+0xa4>
 8000ca8:	b902      	cbnz	r2, 8000cac <__udivmoddi4+0xec>
 8000caa:	deff      	udf	#255	; 0xff
 8000cac:	fab2 f282 	clz	r2, r2
 8000cb0:	2a00      	cmp	r2, #0
 8000cb2:	f040 8092 	bne.w	8000dda <__udivmoddi4+0x21a>
 8000cb6:	eba1 010c 	sub.w	r1, r1, ip
 8000cba:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cbe:	fa1f fe8c 	uxth.w	lr, ip
 8000cc2:	2601      	movs	r6, #1
 8000cc4:	0c20      	lsrs	r0, r4, #16
 8000cc6:	fbb1 f3f7 	udiv	r3, r1, r7
 8000cca:	fb07 1113 	mls	r1, r7, r3, r1
 8000cce:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000cd2:	fb0e f003 	mul.w	r0, lr, r3
 8000cd6:	4288      	cmp	r0, r1
 8000cd8:	d908      	bls.n	8000cec <__udivmoddi4+0x12c>
 8000cda:	eb1c 0101 	adds.w	r1, ip, r1
 8000cde:	f103 38ff 	add.w	r8, r3, #4294967295
 8000ce2:	d202      	bcs.n	8000cea <__udivmoddi4+0x12a>
 8000ce4:	4288      	cmp	r0, r1
 8000ce6:	f200 80cb 	bhi.w	8000e80 <__udivmoddi4+0x2c0>
 8000cea:	4643      	mov	r3, r8
 8000cec:	1a09      	subs	r1, r1, r0
 8000cee:	b2a4      	uxth	r4, r4
 8000cf0:	fbb1 f0f7 	udiv	r0, r1, r7
 8000cf4:	fb07 1110 	mls	r1, r7, r0, r1
 8000cf8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000cfc:	fb0e fe00 	mul.w	lr, lr, r0
 8000d00:	45a6      	cmp	lr, r4
 8000d02:	d908      	bls.n	8000d16 <__udivmoddi4+0x156>
 8000d04:	eb1c 0404 	adds.w	r4, ip, r4
 8000d08:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d0c:	d202      	bcs.n	8000d14 <__udivmoddi4+0x154>
 8000d0e:	45a6      	cmp	lr, r4
 8000d10:	f200 80bb 	bhi.w	8000e8a <__udivmoddi4+0x2ca>
 8000d14:	4608      	mov	r0, r1
 8000d16:	eba4 040e 	sub.w	r4, r4, lr
 8000d1a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d1e:	e79c      	b.n	8000c5a <__udivmoddi4+0x9a>
 8000d20:	f1c6 0720 	rsb	r7, r6, #32
 8000d24:	40b3      	lsls	r3, r6
 8000d26:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d2a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d2e:	fa20 f407 	lsr.w	r4, r0, r7
 8000d32:	fa01 f306 	lsl.w	r3, r1, r6
 8000d36:	431c      	orrs	r4, r3
 8000d38:	40f9      	lsrs	r1, r7
 8000d3a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d3e:	fa00 f306 	lsl.w	r3, r0, r6
 8000d42:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d46:	0c20      	lsrs	r0, r4, #16
 8000d48:	fa1f fe8c 	uxth.w	lr, ip
 8000d4c:	fb09 1118 	mls	r1, r9, r8, r1
 8000d50:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d54:	fb08 f00e 	mul.w	r0, r8, lr
 8000d58:	4288      	cmp	r0, r1
 8000d5a:	fa02 f206 	lsl.w	r2, r2, r6
 8000d5e:	d90b      	bls.n	8000d78 <__udivmoddi4+0x1b8>
 8000d60:	eb1c 0101 	adds.w	r1, ip, r1
 8000d64:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d68:	f080 8088 	bcs.w	8000e7c <__udivmoddi4+0x2bc>
 8000d6c:	4288      	cmp	r0, r1
 8000d6e:	f240 8085 	bls.w	8000e7c <__udivmoddi4+0x2bc>
 8000d72:	f1a8 0802 	sub.w	r8, r8, #2
 8000d76:	4461      	add	r1, ip
 8000d78:	1a09      	subs	r1, r1, r0
 8000d7a:	b2a4      	uxth	r4, r4
 8000d7c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000d80:	fb09 1110 	mls	r1, r9, r0, r1
 8000d84:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000d88:	fb00 fe0e 	mul.w	lr, r0, lr
 8000d8c:	458e      	cmp	lr, r1
 8000d8e:	d908      	bls.n	8000da2 <__udivmoddi4+0x1e2>
 8000d90:	eb1c 0101 	adds.w	r1, ip, r1
 8000d94:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d98:	d26c      	bcs.n	8000e74 <__udivmoddi4+0x2b4>
 8000d9a:	458e      	cmp	lr, r1
 8000d9c:	d96a      	bls.n	8000e74 <__udivmoddi4+0x2b4>
 8000d9e:	3802      	subs	r0, #2
 8000da0:	4461      	add	r1, ip
 8000da2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000da6:	fba0 9402 	umull	r9, r4, r0, r2
 8000daa:	eba1 010e 	sub.w	r1, r1, lr
 8000dae:	42a1      	cmp	r1, r4
 8000db0:	46c8      	mov	r8, r9
 8000db2:	46a6      	mov	lr, r4
 8000db4:	d356      	bcc.n	8000e64 <__udivmoddi4+0x2a4>
 8000db6:	d053      	beq.n	8000e60 <__udivmoddi4+0x2a0>
 8000db8:	b15d      	cbz	r5, 8000dd2 <__udivmoddi4+0x212>
 8000dba:	ebb3 0208 	subs.w	r2, r3, r8
 8000dbe:	eb61 010e 	sbc.w	r1, r1, lr
 8000dc2:	fa01 f707 	lsl.w	r7, r1, r7
 8000dc6:	fa22 f306 	lsr.w	r3, r2, r6
 8000dca:	40f1      	lsrs	r1, r6
 8000dcc:	431f      	orrs	r7, r3
 8000dce:	e9c5 7100 	strd	r7, r1, [r5]
 8000dd2:	2600      	movs	r6, #0
 8000dd4:	4631      	mov	r1, r6
 8000dd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dda:	f1c2 0320 	rsb	r3, r2, #32
 8000dde:	40d8      	lsrs	r0, r3
 8000de0:	fa0c fc02 	lsl.w	ip, ip, r2
 8000de4:	fa21 f303 	lsr.w	r3, r1, r3
 8000de8:	4091      	lsls	r1, r2
 8000dea:	4301      	orrs	r1, r0
 8000dec:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000df0:	fa1f fe8c 	uxth.w	lr, ip
 8000df4:	fbb3 f0f7 	udiv	r0, r3, r7
 8000df8:	fb07 3610 	mls	r6, r7, r0, r3
 8000dfc:	0c0b      	lsrs	r3, r1, #16
 8000dfe:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e02:	fb00 f60e 	mul.w	r6, r0, lr
 8000e06:	429e      	cmp	r6, r3
 8000e08:	fa04 f402 	lsl.w	r4, r4, r2
 8000e0c:	d908      	bls.n	8000e20 <__udivmoddi4+0x260>
 8000e0e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e12:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e16:	d22f      	bcs.n	8000e78 <__udivmoddi4+0x2b8>
 8000e18:	429e      	cmp	r6, r3
 8000e1a:	d92d      	bls.n	8000e78 <__udivmoddi4+0x2b8>
 8000e1c:	3802      	subs	r0, #2
 8000e1e:	4463      	add	r3, ip
 8000e20:	1b9b      	subs	r3, r3, r6
 8000e22:	b289      	uxth	r1, r1
 8000e24:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e28:	fb07 3316 	mls	r3, r7, r6, r3
 8000e2c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e30:	fb06 f30e 	mul.w	r3, r6, lr
 8000e34:	428b      	cmp	r3, r1
 8000e36:	d908      	bls.n	8000e4a <__udivmoddi4+0x28a>
 8000e38:	eb1c 0101 	adds.w	r1, ip, r1
 8000e3c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000e40:	d216      	bcs.n	8000e70 <__udivmoddi4+0x2b0>
 8000e42:	428b      	cmp	r3, r1
 8000e44:	d914      	bls.n	8000e70 <__udivmoddi4+0x2b0>
 8000e46:	3e02      	subs	r6, #2
 8000e48:	4461      	add	r1, ip
 8000e4a:	1ac9      	subs	r1, r1, r3
 8000e4c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000e50:	e738      	b.n	8000cc4 <__udivmoddi4+0x104>
 8000e52:	462e      	mov	r6, r5
 8000e54:	4628      	mov	r0, r5
 8000e56:	e705      	b.n	8000c64 <__udivmoddi4+0xa4>
 8000e58:	4606      	mov	r6, r0
 8000e5a:	e6e3      	b.n	8000c24 <__udivmoddi4+0x64>
 8000e5c:	4618      	mov	r0, r3
 8000e5e:	e6f8      	b.n	8000c52 <__udivmoddi4+0x92>
 8000e60:	454b      	cmp	r3, r9
 8000e62:	d2a9      	bcs.n	8000db8 <__udivmoddi4+0x1f8>
 8000e64:	ebb9 0802 	subs.w	r8, r9, r2
 8000e68:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000e6c:	3801      	subs	r0, #1
 8000e6e:	e7a3      	b.n	8000db8 <__udivmoddi4+0x1f8>
 8000e70:	4646      	mov	r6, r8
 8000e72:	e7ea      	b.n	8000e4a <__udivmoddi4+0x28a>
 8000e74:	4620      	mov	r0, r4
 8000e76:	e794      	b.n	8000da2 <__udivmoddi4+0x1e2>
 8000e78:	4640      	mov	r0, r8
 8000e7a:	e7d1      	b.n	8000e20 <__udivmoddi4+0x260>
 8000e7c:	46d0      	mov	r8, sl
 8000e7e:	e77b      	b.n	8000d78 <__udivmoddi4+0x1b8>
 8000e80:	3b02      	subs	r3, #2
 8000e82:	4461      	add	r1, ip
 8000e84:	e732      	b.n	8000cec <__udivmoddi4+0x12c>
 8000e86:	4630      	mov	r0, r6
 8000e88:	e709      	b.n	8000c9e <__udivmoddi4+0xde>
 8000e8a:	4464      	add	r4, ip
 8000e8c:	3802      	subs	r0, #2
 8000e8e:	e742      	b.n	8000d16 <__udivmoddi4+0x156>

08000e90 <__aeabi_idiv0>:
 8000e90:	4770      	bx	lr
 8000e92:	bf00      	nop
 8000e94:	0000      	movs	r0, r0
	...

08000e98 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000e98:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8000e9c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000e9e:	f004 fc97 	bl	80057d0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ea2:	f000 f94d 	bl	8001140 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ea6:	f000 fb9b 	bl	80015e0 <MX_GPIO_Init>
  MX_DMA_Init();
 8000eaa:	f000 fb71 	bl	8001590 <MX_DMA_Init>
  MX_I2C1_Init();
 8000eae:	f000 f9af 	bl	8001210 <MX_I2C1_Init>
  MX_TIM1_Init();
 8000eb2:	f000 f9db 	bl	800126c <MX_TIM1_Init>
  MX_TIM11_Init();
 8000eb6:	f000 fb1b 	bl	80014f0 <MX_TIM11_Init>
  MX_TIM3_Init();
 8000eba:	f000 fa77 	bl	80013ac <MX_TIM3_Init>
  MX_TIM4_Init();
 8000ebe:	f000 fac9 	bl	8001454 <MX_TIM4_Init>
  MX_USART2_UART_Init();
 8000ec2:	f000 fb39 	bl	8001538 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  //Set Matrix for Kalman Filter
  HAL_Delay(200);
 8000ec6:	20c8      	movs	r0, #200	; 0xc8
 8000ec8:	f004 fcf4 	bl	80058b4 <HAL_Delay>
  setmatrix();
 8000ecc:	f000 fed6 	bl	8001c7c <setmatrix>

  //PWM start
  HAL_TIM_Base_Start(&htim1);
 8000ed0:	4881      	ldr	r0, [pc, #516]	; (80010d8 <main+0x240>)
 8000ed2:	f008 fbef 	bl	80096b4 <HAL_TIM_Base_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8000ed6:	2100      	movs	r1, #0
 8000ed8:	487f      	ldr	r0, [pc, #508]	; (80010d8 <main+0x240>)
 8000eda:	f008 fd01 	bl	80098e0 <HAL_TIM_PWM_Start>

  //Encoder start
  HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 8000ede:	213c      	movs	r1, #60	; 0x3c
 8000ee0:	487e      	ldr	r0, [pc, #504]	; (80010dc <main+0x244>)
 8000ee2:	f008 fe53 	bl	8009b8c <HAL_TIM_Encoder_Start>

  //Timer to Read Encoder
  HAL_TIM_Base_Start_IT(&htim4);
 8000ee6:	487e      	ldr	r0, [pc, #504]	; (80010e0 <main+0x248>)
 8000ee8:	f008 fc3e 	bl	8009768 <HAL_TIM_Base_Start_IT>

  //Timer for micro
  HAL_TIM_Base_Start_IT(&htim11);
 8000eec:	487d      	ldr	r0, [pc, #500]	; (80010e4 <main+0x24c>)
 8000eee:	f008 fc3b 	bl	8009768 <HAL_TIM_Base_Start_IT>

  //Close Yellow Pilot Lamp
  HAL_GPIO_WritePin(PilotLamp_GPIO_Port, PilotLamp_Pin, GPIO_PIN_SET);
 8000ef2:	2201      	movs	r2, #1
 8000ef4:	2120      	movs	r1, #32
 8000ef6:	487c      	ldr	r0, [pc, #496]	; (80010e8 <main+0x250>)
 8000ef8:	f005 fbbe 	bl	8006678 <HAL_GPIO_WritePin>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  switch (Arm_State) {
 8000efc:	4b7b      	ldr	r3, [pc, #492]	; (80010ec <main+0x254>)
 8000efe:	781b      	ldrb	r3, [r3, #0]
 8000f00:	2b06      	cmp	r3, #6
 8000f02:	d8fb      	bhi.n	8000efc <main+0x64>
 8000f04:	a201      	add	r2, pc, #4	; (adr r2, 8000f0c <main+0x74>)
 8000f06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f0a:	bf00      	nop
 8000f0c:	08000fd9 	.word	0x08000fd9
 8000f10:	08000f37 	.word	0x08000f37
 8000f14:	08001073 	.word	0x08001073
 8000f18:	08000f49 	.word	0x08000f49
 8000f1c:	08000f29 	.word	0x08000f29
 8000f20:	08000f6b 	.word	0x08000f6b
 8000f24:	08000fc3 	.word	0x08000fc3
		case Main:
			UART();
 8000f28:	f003 fa22 	bl	8004370 <UART>
			ReadEncoder();
 8000f2c:	f000 fc64 	bl	80017f8 <ReadEncoder>
			kalmanfilter();
 8000f30:	f001 f8fc 	bl	800212c <kalmanfilter>
			break;
 8000f34:	e0c9      	b.n	80010ca <main+0x232>
		case Home:
			UART();
 8000f36:	f003 fa1b 	bl	8004370 <UART>
			ReadEncoder();
 8000f3a:	f000 fc5d 	bl	80017f8 <ReadEncoder>
			SetHome();
 8000f3e:	f000 fd0d 	bl	800195c <SetHome>
			kalmanfilter();
 8000f42:	f001 f8f3 	bl	800212c <kalmanfilter>
			break;
 8000f46:	e0c0      	b.n	80010ca <main+0x232>
		case Emergency:
			UART();
 8000f48:	f003 fa12 	bl	8004370 <UART>
			if(Emergency_status == 1){
 8000f4c:	4b68      	ldr	r3, [pc, #416]	; (80010f0 <main+0x258>)
 8000f4e:	781b      	ldrb	r3, [r3, #0]
 8000f50:	2b01      	cmp	r3, #1
 8000f52:	d106      	bne.n	8000f62 <main+0xca>
				Arm_State = Emergency;
 8000f54:	4b65      	ldr	r3, [pc, #404]	; (80010ec <main+0x254>)
 8000f56:	2203      	movs	r2, #3
 8000f58:	701a      	strb	r2, [r3, #0]
				Finish=1;
 8000f5a:	4b66      	ldr	r3, [pc, #408]	; (80010f4 <main+0x25c>)
 8000f5c:	2201      	movs	r2, #1
 8000f5e:	701a      	strb	r2, [r3, #0]
			}
			else {
				Arm_State = Main;
			}
			break;
 8000f60:	e0b3      	b.n	80010ca <main+0x232>
				Arm_State = Main;
 8000f62:	4b62      	ldr	r3, [pc, #392]	; (80010ec <main+0x254>)
 8000f64:	2204      	movs	r2, #4
 8000f66:	701a      	strb	r2, [r3, #0]
			break;
 8000f68:	e0af      	b.n	80010ca <main+0x232>
		case Setzero:
			UART();
 8000f6a:	f003 fa01 	bl	8004370 <UART>
			if(micros() - timestamp > 2000000){
 8000f6e:	f000 fdc9 	bl	8001b04 <micros>
 8000f72:	4602      	mov	r2, r0
 8000f74:	460b      	mov	r3, r1
 8000f76:	4960      	ldr	r1, [pc, #384]	; (80010f8 <main+0x260>)
 8000f78:	6809      	ldr	r1, [r1, #0]
 8000f7a:	2000      	movs	r0, #0
 8000f7c:	4688      	mov	r8, r1
 8000f7e:	4681      	mov	r9, r0
 8000f80:	ebb2 0408 	subs.w	r4, r2, r8
 8000f84:	eb63 0509 	sbc.w	r5, r3, r9
 8000f88:	4b5c      	ldr	r3, [pc, #368]	; (80010fc <main+0x264>)
 8000f8a:	429c      	cmp	r4, r3
 8000f8c:	f175 0300 	sbcs.w	r3, r5, #0
 8000f90:	f0c0 8096 	bcc.w	80010c0 <main+0x228>
				if (SetZeroState)
 8000f94:	4b5a      	ldr	r3, [pc, #360]	; (8001100 <main+0x268>)
 8000f96:	781b      	ldrb	r3, [r3, #0]
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	d00e      	beq.n	8000fba <main+0x122>
				{
					TIM3->CNT = 0;
 8000f9c:	4b59      	ldr	r3, [pc, #356]	; (8001104 <main+0x26c>)
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	625a      	str	r2, [r3, #36]	; 0x24
					angle_base = 0;
 8000fa2:	4b59      	ldr	r3, [pc, #356]	; (8001108 <main+0x270>)
 8000fa4:	f04f 0200 	mov.w	r2, #0
 8000fa8:	601a      	str	r2, [r3, #0]
					angle = 0;
 8000faa:	4b58      	ldr	r3, [pc, #352]	; (800110c <main+0x274>)
 8000fac:	f04f 0200 	mov.w	r2, #0
 8000fb0:	601a      	str	r2, [r3, #0]
					theta_now = 0;
 8000fb2:	4b57      	ldr	r3, [pc, #348]	; (8001110 <main+0x278>)
 8000fb4:	f04f 0200 	mov.w	r2, #0
 8000fb8:	601a      	str	r2, [r3, #0]
				}
				Arm_State = Main;
 8000fba:	4b4c      	ldr	r3, [pc, #304]	; (80010ec <main+0x254>)
 8000fbc:	2204      	movs	r2, #4
 8000fbe:	701a      	strb	r2, [r3, #0]
			 }

			break;
 8000fc0:	e07e      	b.n	80010c0 <main+0x228>
		case PrepareRun:
			UART();
 8000fc2:	f003 f9d5 	bl	8004370 <UART>
			TrajectoryGenerator_Flag=1;
 8000fc6:	4b53      	ldr	r3, [pc, #332]	; (8001114 <main+0x27c>)
 8000fc8:	2201      	movs	r2, #1
 8000fca:	701a      	strb	r2, [r3, #0]
			TrajectoryGenerator();
 8000fcc:	f001 f8d0 	bl	8002170 <TrajectoryGenerator>
			Arm_State = Run;
 8000fd0:	4b46      	ldr	r3, [pc, #280]	; (80010ec <main+0x254>)
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	701a      	strb	r2, [r3, #0]
			break;
 8000fd6:	e078      	b.n	80010ca <main+0x232>
		case Run:
			UART();
 8000fd8:	f003 f9ca 	bl	8004370 <UART>
			if(Go_Flag == 0){
 8000fdc:	4b4e      	ldr	r3, [pc, #312]	; (8001118 <main+0x280>)
 8000fde:	781b      	ldrb	r3, [r3, #0]
 8000fe0:	2b00      	cmp	r3, #0
 8000fe2:	d16f      	bne.n	80010c4 <main+0x22c>
				if(ModeN==1){
 8000fe4:	4b4d      	ldr	r3, [pc, #308]	; (800111c <main+0x284>)
 8000fe6:	781b      	ldrb	r3, [r3, #0]
 8000fe8:	2b01      	cmp	r3, #1
 8000fea:	d138      	bne.n	800105e <main+0x1c6>
					if(n_station >= n_station_max-1){
 8000fec:	4b4c      	ldr	r3, [pc, #304]	; (8001120 <main+0x288>)
 8000fee:	781b      	ldrb	r3, [r3, #0]
 8000ff0:	461a      	mov	r2, r3
 8000ff2:	4b4c      	ldr	r3, [pc, #304]	; (8001124 <main+0x28c>)
 8000ff4:	781b      	ldrb	r3, [r3, #0]
 8000ff6:	3b01      	subs	r3, #1
 8000ff8:	429a      	cmp	r2, r3
 8000ffa:	db0c      	blt.n	8001016 <main+0x17e>
						Arm_State = EndEffector;
 8000ffc:	4b3b      	ldr	r3, [pc, #236]	; (80010ec <main+0x254>)
 8000ffe:	2202      	movs	r2, #2
 8001000:	701a      	strb	r2, [r3, #0]
						FlagOpen_EndEffector =1;
 8001002:	4b49      	ldr	r3, [pc, #292]	; (8001128 <main+0x290>)
 8001004:	2201      	movs	r2, #1
 8001006:	701a      	strb	r2, [r3, #0]
						ModeN=0;
 8001008:	4b44      	ldr	r3, [pc, #272]	; (800111c <main+0x284>)
 800100a:	2200      	movs	r2, #0
 800100c:	701a      	strb	r2, [r3, #0]
						Finish = 1;
 800100e:	4b39      	ldr	r3, [pc, #228]	; (80010f4 <main+0x25c>)
 8001010:	2201      	movs	r2, #1
 8001012:	701a      	strb	r2, [r3, #0]
 8001014:	e005      	b.n	8001022 <main+0x18a>
					}
					else{
						n_station++;
 8001016:	4b42      	ldr	r3, [pc, #264]	; (8001120 <main+0x288>)
 8001018:	781b      	ldrb	r3, [r3, #0]
 800101a:	3301      	adds	r3, #1
 800101c:	b2da      	uxtb	r2, r3
 800101e:	4b40      	ldr	r3, [pc, #256]	; (8001120 <main+0x288>)
 8001020:	701a      	strb	r2, [r3, #0]
					}
					Arm_State = EndEffector;
 8001022:	4b32      	ldr	r3, [pc, #200]	; (80010ec <main+0x254>)
 8001024:	2202      	movs	r2, #2
 8001026:	701a      	strb	r2, [r3, #0]
					FlagOpen_EndEffector =1;
 8001028:	4b3f      	ldr	r3, [pc, #252]	; (8001128 <main+0x290>)
 800102a:	2201      	movs	r2, #1
 800102c:	701a      	strb	r2, [r3, #0]
					theta_f = station[index_station[n_station]-1]*(M_PI/180.0);
 800102e:	4b3c      	ldr	r3, [pc, #240]	; (8001120 <main+0x288>)
 8001030:	781b      	ldrb	r3, [r3, #0]
 8001032:	461a      	mov	r2, r3
 8001034:	4b3d      	ldr	r3, [pc, #244]	; (800112c <main+0x294>)
 8001036:	5c9b      	ldrb	r3, [r3, r2]
 8001038:	3b01      	subs	r3, #1
 800103a:	4a3d      	ldr	r2, [pc, #244]	; (8001130 <main+0x298>)
 800103c:	009b      	lsls	r3, r3, #2
 800103e:	4413      	add	r3, r2
 8001040:	681b      	ldr	r3, [r3, #0]
 8001042:	4618      	mov	r0, r3
 8001044:	f7ff fa2c 	bl	80004a0 <__aeabi_f2d>
 8001048:	a321      	add	r3, pc, #132	; (adr r3, 80010d0 <main+0x238>)
 800104a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800104e:	f7ff fa7f 	bl	8000550 <__aeabi_dmul>
 8001052:	4602      	mov	r2, r0
 8001054:	460b      	mov	r3, r1
 8001056:	4937      	ldr	r1, [pc, #220]	; (8001134 <main+0x29c>)
 8001058:	e9c1 2300 	strd	r2, r3, [r1]
					Arm_State = EndEffector;
					FlagOpen_EndEffector =1;
					Finish =1;
				}
			}
			break;
 800105c:	e032      	b.n	80010c4 <main+0x22c>
					Arm_State = EndEffector;
 800105e:	4b23      	ldr	r3, [pc, #140]	; (80010ec <main+0x254>)
 8001060:	2202      	movs	r2, #2
 8001062:	701a      	strb	r2, [r3, #0]
					FlagOpen_EndEffector =1;
 8001064:	4b30      	ldr	r3, [pc, #192]	; (8001128 <main+0x290>)
 8001066:	2201      	movs	r2, #1
 8001068:	701a      	strb	r2, [r3, #0]
					Finish =1;
 800106a:	4b22      	ldr	r3, [pc, #136]	; (80010f4 <main+0x25c>)
 800106c:	2201      	movs	r2, #1
 800106e:	701a      	strb	r2, [r3, #0]
			break;
 8001070:	e028      	b.n	80010c4 <main+0x22c>
		case EndEffector:
			UART();
 8001072:	f003 f97d 	bl	8004370 <UART>
			if(Enable_EndEffector == 1) //Enable Effector
 8001076:	4b30      	ldr	r3, [pc, #192]	; (8001138 <main+0x2a0>)
 8001078:	781b      	ldrb	r3, [r3, #0]
 800107a:	2b01      	cmp	r3, #1
 800107c:	d111      	bne.n	80010a2 <main+0x20a>
			{
				OpenEndEffector();
 800107e:	f003 ff65 	bl	8004f4c <OpenEndEffector>
				if(EndEffector_State == State_wait){
 8001082:	4b2e      	ldr	r3, [pc, #184]	; (800113c <main+0x2a4>)
 8001084:	781b      	ldrb	r3, [r3, #0]
 8001086:	2b04      	cmp	r3, #4
 8001088:	d11e      	bne.n	80010c8 <main+0x230>
					if(ModeN==1){
 800108a:	4b24      	ldr	r3, [pc, #144]	; (800111c <main+0x284>)
 800108c:	781b      	ldrb	r3, [r3, #0]
 800108e:	2b01      	cmp	r3, #1
 8001090:	d103      	bne.n	800109a <main+0x202>
						Arm_State = PrepareRun;
 8001092:	4b16      	ldr	r3, [pc, #88]	; (80010ec <main+0x254>)
 8001094:	2206      	movs	r2, #6
 8001096:	701a      	strb	r2, [r3, #0]
				}
				else{
					Arm_State = Main;
				}
			}
			break;
 8001098:	e016      	b.n	80010c8 <main+0x230>
						Arm_State = Main;
 800109a:	4b14      	ldr	r3, [pc, #80]	; (80010ec <main+0x254>)
 800109c:	2204      	movs	r2, #4
 800109e:	701a      	strb	r2, [r3, #0]
			break;
 80010a0:	e012      	b.n	80010c8 <main+0x230>
				FlagOpen_EndEffector =0;
 80010a2:	4b21      	ldr	r3, [pc, #132]	; (8001128 <main+0x290>)
 80010a4:	2200      	movs	r2, #0
 80010a6:	701a      	strb	r2, [r3, #0]
				if(ModeN==1){
 80010a8:	4b1c      	ldr	r3, [pc, #112]	; (800111c <main+0x284>)
 80010aa:	781b      	ldrb	r3, [r3, #0]
 80010ac:	2b01      	cmp	r3, #1
 80010ae:	d103      	bne.n	80010b8 <main+0x220>
					Arm_State = PrepareRun;
 80010b0:	4b0e      	ldr	r3, [pc, #56]	; (80010ec <main+0x254>)
 80010b2:	2206      	movs	r2, #6
 80010b4:	701a      	strb	r2, [r3, #0]
			break;
 80010b6:	e007      	b.n	80010c8 <main+0x230>
					Arm_State = Main;
 80010b8:	4b0c      	ldr	r3, [pc, #48]	; (80010ec <main+0x254>)
 80010ba:	2204      	movs	r2, #4
 80010bc:	701a      	strb	r2, [r3, #0]
			break;
 80010be:	e003      	b.n	80010c8 <main+0x230>
			break;
 80010c0:	bf00      	nop
 80010c2:	e71b      	b.n	8000efc <main+0x64>
			break;
 80010c4:	bf00      	nop
 80010c6:	e719      	b.n	8000efc <main+0x64>
			break;
 80010c8:	bf00      	nop
	  switch (Arm_State) {
 80010ca:	e717      	b.n	8000efc <main+0x64>
 80010cc:	f3af 8000 	nop.w
 80010d0:	a2529d39 	.word	0xa2529d39
 80010d4:	3f91df46 	.word	0x3f91df46
 80010d8:	200001c0 	.word	0x200001c0
 80010dc:	20000208 	.word	0x20000208
 80010e0:	20000250 	.word	0x20000250
 80010e4:	20000298 	.word	0x20000298
 80010e8:	40020400 	.word	0x40020400
 80010ec:	200000d7 	.word	0x200000d7
 80010f0:	200003eb 	.word	0x200003eb
 80010f4:	200006a1 	.word	0x200006a1
 80010f8:	200006bc 	.word	0x200006bc
 80010fc:	001e8481 	.word	0x001e8481
 8001100:	20000094 	.word	0x20000094
 8001104:	40000400 	.word	0x40000400
 8001108:	20000400 	.word	0x20000400
 800110c:	200003ec 	.word	0x200003ec
 8001110:	200003f4 	.word	0x200003f4
 8001114:	200003ea 	.word	0x200003ea
 8001118:	200003e9 	.word	0x200003e9
 800111c:	200006a0 	.word	0x200006a0
 8001120:	200000d6 	.word	0x200000d6
 8001124:	200000d5 	.word	0x200000d5
 8001128:	200006b4 	.word	0x200006b4
 800112c:	200006a4 	.word	0x200006a4
 8001130:	200000ac 	.word	0x200000ac
 8001134:	200005c8 	.word	0x200005c8
 8001138:	20000697 	.word	0x20000697
 800113c:	200000d8 	.word	0x200000d8

08001140 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001140:	b580      	push	{r7, lr}
 8001142:	b094      	sub	sp, #80	; 0x50
 8001144:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001146:	f107 0320 	add.w	r3, r7, #32
 800114a:	2230      	movs	r2, #48	; 0x30
 800114c:	2100      	movs	r1, #0
 800114e:	4618      	mov	r0, r3
 8001150:	f00b f872 	bl	800c238 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001154:	f107 030c 	add.w	r3, r7, #12
 8001158:	2200      	movs	r2, #0
 800115a:	601a      	str	r2, [r3, #0]
 800115c:	605a      	str	r2, [r3, #4]
 800115e:	609a      	str	r2, [r3, #8]
 8001160:	60da      	str	r2, [r3, #12]
 8001162:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001164:	2300      	movs	r3, #0
 8001166:	60bb      	str	r3, [r7, #8]
 8001168:	4b27      	ldr	r3, [pc, #156]	; (8001208 <SystemClock_Config+0xc8>)
 800116a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800116c:	4a26      	ldr	r2, [pc, #152]	; (8001208 <SystemClock_Config+0xc8>)
 800116e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001172:	6413      	str	r3, [r2, #64]	; 0x40
 8001174:	4b24      	ldr	r3, [pc, #144]	; (8001208 <SystemClock_Config+0xc8>)
 8001176:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001178:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800117c:	60bb      	str	r3, [r7, #8]
 800117e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001180:	2300      	movs	r3, #0
 8001182:	607b      	str	r3, [r7, #4]
 8001184:	4b21      	ldr	r3, [pc, #132]	; (800120c <SystemClock_Config+0xcc>)
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	4a20      	ldr	r2, [pc, #128]	; (800120c <SystemClock_Config+0xcc>)
 800118a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800118e:	6013      	str	r3, [r2, #0]
 8001190:	4b1e      	ldr	r3, [pc, #120]	; (800120c <SystemClock_Config+0xcc>)
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001198:	607b      	str	r3, [r7, #4]
 800119a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800119c:	2302      	movs	r3, #2
 800119e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80011a0:	2301      	movs	r3, #1
 80011a2:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80011a4:	2310      	movs	r3, #16
 80011a6:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80011a8:	2302      	movs	r3, #2
 80011aa:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80011ac:	2300      	movs	r3, #0
 80011ae:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80011b0:	2308      	movs	r3, #8
 80011b2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 80011b4:	2364      	movs	r3, #100	; 0x64
 80011b6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80011b8:	2302      	movs	r3, #2
 80011ba:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80011bc:	2304      	movs	r3, #4
 80011be:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80011c0:	f107 0320 	add.w	r3, r7, #32
 80011c4:	4618      	mov	r0, r3
 80011c6:	f007 fd8d 	bl	8008ce4 <HAL_RCC_OscConfig>
 80011ca:	4603      	mov	r3, r0
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	d001      	beq.n	80011d4 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80011d0:	f004 f816 	bl	8005200 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80011d4:	230f      	movs	r3, #15
 80011d6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80011d8:	2302      	movs	r3, #2
 80011da:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80011dc:	2300      	movs	r3, #0
 80011de:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80011e0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80011e4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80011e6:	2300      	movs	r3, #0
 80011e8:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80011ea:	f107 030c 	add.w	r3, r7, #12
 80011ee:	2103      	movs	r1, #3
 80011f0:	4618      	mov	r0, r3
 80011f2:	f007 ffef 	bl	80091d4 <HAL_RCC_ClockConfig>
 80011f6:	4603      	mov	r3, r0
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d001      	beq.n	8001200 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80011fc:	f004 f800 	bl	8005200 <Error_Handler>
  }
}
 8001200:	bf00      	nop
 8001202:	3750      	adds	r7, #80	; 0x50
 8001204:	46bd      	mov	sp, r7
 8001206:	bd80      	pop	{r7, pc}
 8001208:	40023800 	.word	0x40023800
 800120c:	40007000 	.word	0x40007000

08001210 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001210:	b580      	push	{r7, lr}
 8001212:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001214:	4b12      	ldr	r3, [pc, #72]	; (8001260 <MX_I2C1_Init+0x50>)
 8001216:	4a13      	ldr	r2, [pc, #76]	; (8001264 <MX_I2C1_Init+0x54>)
 8001218:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 800121a:	4b11      	ldr	r3, [pc, #68]	; (8001260 <MX_I2C1_Init+0x50>)
 800121c:	4a12      	ldr	r2, [pc, #72]	; (8001268 <MX_I2C1_Init+0x58>)
 800121e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001220:	4b0f      	ldr	r3, [pc, #60]	; (8001260 <MX_I2C1_Init+0x50>)
 8001222:	2200      	movs	r2, #0
 8001224:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001226:	4b0e      	ldr	r3, [pc, #56]	; (8001260 <MX_I2C1_Init+0x50>)
 8001228:	2200      	movs	r2, #0
 800122a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800122c:	4b0c      	ldr	r3, [pc, #48]	; (8001260 <MX_I2C1_Init+0x50>)
 800122e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001232:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001234:	4b0a      	ldr	r3, [pc, #40]	; (8001260 <MX_I2C1_Init+0x50>)
 8001236:	2200      	movs	r2, #0
 8001238:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800123a:	4b09      	ldr	r3, [pc, #36]	; (8001260 <MX_I2C1_Init+0x50>)
 800123c:	2200      	movs	r2, #0
 800123e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001240:	4b07      	ldr	r3, [pc, #28]	; (8001260 <MX_I2C1_Init+0x50>)
 8001242:	2200      	movs	r2, #0
 8001244:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001246:	4b06      	ldr	r3, [pc, #24]	; (8001260 <MX_I2C1_Init+0x50>)
 8001248:	2200      	movs	r2, #0
 800124a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800124c:	4804      	ldr	r0, [pc, #16]	; (8001260 <MX_I2C1_Init+0x50>)
 800124e:	f005 fa5f 	bl	8006710 <HAL_I2C_Init>
 8001252:	4603      	mov	r3, r0
 8001254:	2b00      	cmp	r3, #0
 8001256:	d001      	beq.n	800125c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001258:	f003 ffd2 	bl	8005200 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800125c:	bf00      	nop
 800125e:	bd80      	pop	{r7, pc}
 8001260:	2000016c 	.word	0x2000016c
 8001264:	40005400 	.word	0x40005400
 8001268:	00061a80 	.word	0x00061a80

0800126c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800126c:	b580      	push	{r7, lr}
 800126e:	b096      	sub	sp, #88	; 0x58
 8001270:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001272:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001276:	2200      	movs	r2, #0
 8001278:	601a      	str	r2, [r3, #0]
 800127a:	605a      	str	r2, [r3, #4]
 800127c:	609a      	str	r2, [r3, #8]
 800127e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001280:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001284:	2200      	movs	r2, #0
 8001286:	601a      	str	r2, [r3, #0]
 8001288:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800128a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800128e:	2200      	movs	r2, #0
 8001290:	601a      	str	r2, [r3, #0]
 8001292:	605a      	str	r2, [r3, #4]
 8001294:	609a      	str	r2, [r3, #8]
 8001296:	60da      	str	r2, [r3, #12]
 8001298:	611a      	str	r2, [r3, #16]
 800129a:	615a      	str	r2, [r3, #20]
 800129c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800129e:	1d3b      	adds	r3, r7, #4
 80012a0:	2220      	movs	r2, #32
 80012a2:	2100      	movs	r1, #0
 80012a4:	4618      	mov	r0, r3
 80012a6:	f00a ffc7 	bl	800c238 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80012aa:	4b3e      	ldr	r3, [pc, #248]	; (80013a4 <MX_TIM1_Init+0x138>)
 80012ac:	4a3e      	ldr	r2, [pc, #248]	; (80013a8 <MX_TIM1_Init+0x13c>)
 80012ae:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80012b0:	4b3c      	ldr	r3, [pc, #240]	; (80013a4 <MX_TIM1_Init+0x138>)
 80012b2:	2200      	movs	r2, #0
 80012b4:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80012b6:	4b3b      	ldr	r3, [pc, #236]	; (80013a4 <MX_TIM1_Init+0x138>)
 80012b8:	2200      	movs	r2, #0
 80012ba:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 4999;
 80012bc:	4b39      	ldr	r3, [pc, #228]	; (80013a4 <MX_TIM1_Init+0x138>)
 80012be:	f241 3287 	movw	r2, #4999	; 0x1387
 80012c2:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80012c4:	4b37      	ldr	r3, [pc, #220]	; (80013a4 <MX_TIM1_Init+0x138>)
 80012c6:	2200      	movs	r2, #0
 80012c8:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80012ca:	4b36      	ldr	r3, [pc, #216]	; (80013a4 <MX_TIM1_Init+0x138>)
 80012cc:	2200      	movs	r2, #0
 80012ce:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80012d0:	4b34      	ldr	r3, [pc, #208]	; (80013a4 <MX_TIM1_Init+0x138>)
 80012d2:	2200      	movs	r2, #0
 80012d4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80012d6:	4833      	ldr	r0, [pc, #204]	; (80013a4 <MX_TIM1_Init+0x138>)
 80012d8:	f008 f99c 	bl	8009614 <HAL_TIM_Base_Init>
 80012dc:	4603      	mov	r3, r0
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d001      	beq.n	80012e6 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 80012e2:	f003 ff8d 	bl	8005200 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80012e6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80012ea:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80012ec:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80012f0:	4619      	mov	r1, r3
 80012f2:	482c      	ldr	r0, [pc, #176]	; (80013a4 <MX_TIM1_Init+0x138>)
 80012f4:	f008 fea2 	bl	800a03c <HAL_TIM_ConfigClockSource>
 80012f8:	4603      	mov	r3, r0
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d001      	beq.n	8001302 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 80012fe:	f003 ff7f 	bl	8005200 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001302:	4828      	ldr	r0, [pc, #160]	; (80013a4 <MX_TIM1_Init+0x138>)
 8001304:	f008 fa92 	bl	800982c <HAL_TIM_PWM_Init>
 8001308:	4603      	mov	r3, r0
 800130a:	2b00      	cmp	r3, #0
 800130c:	d001      	beq.n	8001312 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 800130e:	f003 ff77 	bl	8005200 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001312:	2300      	movs	r3, #0
 8001314:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001316:	2300      	movs	r3, #0
 8001318:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800131a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800131e:	4619      	mov	r1, r3
 8001320:	4820      	ldr	r0, [pc, #128]	; (80013a4 <MX_TIM1_Init+0x138>)
 8001322:	f009 fa47 	bl	800a7b4 <HAL_TIMEx_MasterConfigSynchronization>
 8001326:	4603      	mov	r3, r0
 8001328:	2b00      	cmp	r3, #0
 800132a:	d001      	beq.n	8001330 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 800132c:	f003 ff68 	bl	8005200 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001330:	2360      	movs	r3, #96	; 0x60
 8001332:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8001334:	2300      	movs	r3, #0
 8001336:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001338:	2300      	movs	r3, #0
 800133a:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800133c:	2300      	movs	r3, #0
 800133e:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001340:	2300      	movs	r3, #0
 8001342:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001344:	2300      	movs	r3, #0
 8001346:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001348:	2300      	movs	r3, #0
 800134a:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800134c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001350:	2200      	movs	r2, #0
 8001352:	4619      	mov	r1, r3
 8001354:	4813      	ldr	r0, [pc, #76]	; (80013a4 <MX_TIM1_Init+0x138>)
 8001356:	f008 fdaf 	bl	8009eb8 <HAL_TIM_PWM_ConfigChannel>
 800135a:	4603      	mov	r3, r0
 800135c:	2b00      	cmp	r3, #0
 800135e:	d001      	beq.n	8001364 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8001360:	f003 ff4e 	bl	8005200 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001364:	2300      	movs	r3, #0
 8001366:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001368:	2300      	movs	r3, #0
 800136a:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800136c:	2300      	movs	r3, #0
 800136e:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001370:	2300      	movs	r3, #0
 8001372:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001374:	2300      	movs	r3, #0
 8001376:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001378:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800137c:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800137e:	2300      	movs	r3, #0
 8001380:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001382:	1d3b      	adds	r3, r7, #4
 8001384:	4619      	mov	r1, r3
 8001386:	4807      	ldr	r0, [pc, #28]	; (80013a4 <MX_TIM1_Init+0x138>)
 8001388:	f009 fa82 	bl	800a890 <HAL_TIMEx_ConfigBreakDeadTime>
 800138c:	4603      	mov	r3, r0
 800138e:	2b00      	cmp	r3, #0
 8001390:	d001      	beq.n	8001396 <MX_TIM1_Init+0x12a>
  {
    Error_Handler();
 8001392:	f003 ff35 	bl	8005200 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001396:	4803      	ldr	r0, [pc, #12]	; (80013a4 <MX_TIM1_Init+0x138>)
 8001398:	f004 f864 	bl	8005464 <HAL_TIM_MspPostInit>

}
 800139c:	bf00      	nop
 800139e:	3758      	adds	r7, #88	; 0x58
 80013a0:	46bd      	mov	sp, r7
 80013a2:	bd80      	pop	{r7, pc}
 80013a4:	200001c0 	.word	0x200001c0
 80013a8:	40010000 	.word	0x40010000

080013ac <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80013ac:	b580      	push	{r7, lr}
 80013ae:	b08c      	sub	sp, #48	; 0x30
 80013b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80013b2:	f107 030c 	add.w	r3, r7, #12
 80013b6:	2224      	movs	r2, #36	; 0x24
 80013b8:	2100      	movs	r1, #0
 80013ba:	4618      	mov	r0, r3
 80013bc:	f00a ff3c 	bl	800c238 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013c0:	1d3b      	adds	r3, r7, #4
 80013c2:	2200      	movs	r2, #0
 80013c4:	601a      	str	r2, [r3, #0]
 80013c6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80013c8:	4b20      	ldr	r3, [pc, #128]	; (800144c <MX_TIM3_Init+0xa0>)
 80013ca:	4a21      	ldr	r2, [pc, #132]	; (8001450 <MX_TIM3_Init+0xa4>)
 80013cc:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80013ce:	4b1f      	ldr	r3, [pc, #124]	; (800144c <MX_TIM3_Init+0xa0>)
 80013d0:	2200      	movs	r2, #0
 80013d2:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013d4:	4b1d      	ldr	r3, [pc, #116]	; (800144c <MX_TIM3_Init+0xa0>)
 80013d6:	2200      	movs	r2, #0
 80013d8:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 8191;
 80013da:	4b1c      	ldr	r3, [pc, #112]	; (800144c <MX_TIM3_Init+0xa0>)
 80013dc:	f641 72ff 	movw	r2, #8191	; 0x1fff
 80013e0:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80013e2:	4b1a      	ldr	r3, [pc, #104]	; (800144c <MX_TIM3_Init+0xa0>)
 80013e4:	2200      	movs	r2, #0
 80013e6:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80013e8:	4b18      	ldr	r3, [pc, #96]	; (800144c <MX_TIM3_Init+0xa0>)
 80013ea:	2200      	movs	r2, #0
 80013ec:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80013ee:	2303      	movs	r3, #3
 80013f0:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80013f2:	2300      	movs	r3, #0
 80013f4:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80013f6:	2301      	movs	r3, #1
 80013f8:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80013fa:	2300      	movs	r3, #0
 80013fc:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80013fe:	2300      	movs	r3, #0
 8001400:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001402:	2300      	movs	r3, #0
 8001404:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001406:	2301      	movs	r3, #1
 8001408:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800140a:	2300      	movs	r3, #0
 800140c:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 800140e:	2300      	movs	r3, #0
 8001410:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8001412:	f107 030c 	add.w	r3, r7, #12
 8001416:	4619      	mov	r1, r3
 8001418:	480c      	ldr	r0, [pc, #48]	; (800144c <MX_TIM3_Init+0xa0>)
 800141a:	f008 fb11 	bl	8009a40 <HAL_TIM_Encoder_Init>
 800141e:	4603      	mov	r3, r0
 8001420:	2b00      	cmp	r3, #0
 8001422:	d001      	beq.n	8001428 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8001424:	f003 feec 	bl	8005200 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001428:	2300      	movs	r3, #0
 800142a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800142c:	2300      	movs	r3, #0
 800142e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001430:	1d3b      	adds	r3, r7, #4
 8001432:	4619      	mov	r1, r3
 8001434:	4805      	ldr	r0, [pc, #20]	; (800144c <MX_TIM3_Init+0xa0>)
 8001436:	f009 f9bd 	bl	800a7b4 <HAL_TIMEx_MasterConfigSynchronization>
 800143a:	4603      	mov	r3, r0
 800143c:	2b00      	cmp	r3, #0
 800143e:	d001      	beq.n	8001444 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8001440:	f003 fede 	bl	8005200 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001444:	bf00      	nop
 8001446:	3730      	adds	r7, #48	; 0x30
 8001448:	46bd      	mov	sp, r7
 800144a:	bd80      	pop	{r7, pc}
 800144c:	20000208 	.word	0x20000208
 8001450:	40000400 	.word	0x40000400

08001454 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001454:	b580      	push	{r7, lr}
 8001456:	b086      	sub	sp, #24
 8001458:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800145a:	f107 0308 	add.w	r3, r7, #8
 800145e:	2200      	movs	r2, #0
 8001460:	601a      	str	r2, [r3, #0]
 8001462:	605a      	str	r2, [r3, #4]
 8001464:	609a      	str	r2, [r3, #8]
 8001466:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001468:	463b      	mov	r3, r7
 800146a:	2200      	movs	r2, #0
 800146c:	601a      	str	r2, [r3, #0]
 800146e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001470:	4b1d      	ldr	r3, [pc, #116]	; (80014e8 <MX_TIM4_Init+0x94>)
 8001472:	4a1e      	ldr	r2, [pc, #120]	; (80014ec <MX_TIM4_Init+0x98>)
 8001474:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 9;
 8001476:	4b1c      	ldr	r3, [pc, #112]	; (80014e8 <MX_TIM4_Init+0x94>)
 8001478:	2209      	movs	r2, #9
 800147a:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800147c:	4b1a      	ldr	r3, [pc, #104]	; (80014e8 <MX_TIM4_Init+0x94>)
 800147e:	2200      	movs	r2, #0
 8001480:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 9999;
 8001482:	4b19      	ldr	r3, [pc, #100]	; (80014e8 <MX_TIM4_Init+0x94>)
 8001484:	f242 720f 	movw	r2, #9999	; 0x270f
 8001488:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800148a:	4b17      	ldr	r3, [pc, #92]	; (80014e8 <MX_TIM4_Init+0x94>)
 800148c:	2200      	movs	r2, #0
 800148e:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001490:	4b15      	ldr	r3, [pc, #84]	; (80014e8 <MX_TIM4_Init+0x94>)
 8001492:	2200      	movs	r2, #0
 8001494:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001496:	4814      	ldr	r0, [pc, #80]	; (80014e8 <MX_TIM4_Init+0x94>)
 8001498:	f008 f8bc 	bl	8009614 <HAL_TIM_Base_Init>
 800149c:	4603      	mov	r3, r0
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d001      	beq.n	80014a6 <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 80014a2:	f003 fead 	bl	8005200 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80014a6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80014aa:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80014ac:	f107 0308 	add.w	r3, r7, #8
 80014b0:	4619      	mov	r1, r3
 80014b2:	480d      	ldr	r0, [pc, #52]	; (80014e8 <MX_TIM4_Init+0x94>)
 80014b4:	f008 fdc2 	bl	800a03c <HAL_TIM_ConfigClockSource>
 80014b8:	4603      	mov	r3, r0
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d001      	beq.n	80014c2 <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 80014be:	f003 fe9f 	bl	8005200 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80014c2:	2300      	movs	r3, #0
 80014c4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80014c6:	2300      	movs	r3, #0
 80014c8:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80014ca:	463b      	mov	r3, r7
 80014cc:	4619      	mov	r1, r3
 80014ce:	4806      	ldr	r0, [pc, #24]	; (80014e8 <MX_TIM4_Init+0x94>)
 80014d0:	f009 f970 	bl	800a7b4 <HAL_TIMEx_MasterConfigSynchronization>
 80014d4:	4603      	mov	r3, r0
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d001      	beq.n	80014de <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 80014da:	f003 fe91 	bl	8005200 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80014de:	bf00      	nop
 80014e0:	3718      	adds	r7, #24
 80014e2:	46bd      	mov	sp, r7
 80014e4:	bd80      	pop	{r7, pc}
 80014e6:	bf00      	nop
 80014e8:	20000250 	.word	0x20000250
 80014ec:	40000800 	.word	0x40000800

080014f0 <MX_TIM11_Init>:
  * @brief TIM11 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM11_Init(void)
{
 80014f0:	b580      	push	{r7, lr}
 80014f2:	af00      	add	r7, sp, #0
  /* USER CODE END TIM11_Init 0 */

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 80014f4:	4b0e      	ldr	r3, [pc, #56]	; (8001530 <MX_TIM11_Init+0x40>)
 80014f6:	4a0f      	ldr	r2, [pc, #60]	; (8001534 <MX_TIM11_Init+0x44>)
 80014f8:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 99;
 80014fa:	4b0d      	ldr	r3, [pc, #52]	; (8001530 <MX_TIM11_Init+0x40>)
 80014fc:	2263      	movs	r2, #99	; 0x63
 80014fe:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001500:	4b0b      	ldr	r3, [pc, #44]	; (8001530 <MX_TIM11_Init+0x40>)
 8001502:	2200      	movs	r2, #0
 8001504:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 65535;
 8001506:	4b0a      	ldr	r3, [pc, #40]	; (8001530 <MX_TIM11_Init+0x40>)
 8001508:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800150c:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800150e:	4b08      	ldr	r3, [pc, #32]	; (8001530 <MX_TIM11_Init+0x40>)
 8001510:	2200      	movs	r2, #0
 8001512:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001514:	4b06      	ldr	r3, [pc, #24]	; (8001530 <MX_TIM11_Init+0x40>)
 8001516:	2200      	movs	r2, #0
 8001518:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 800151a:	4805      	ldr	r0, [pc, #20]	; (8001530 <MX_TIM11_Init+0x40>)
 800151c:	f008 f87a 	bl	8009614 <HAL_TIM_Base_Init>
 8001520:	4603      	mov	r3, r0
 8001522:	2b00      	cmp	r3, #0
 8001524:	d001      	beq.n	800152a <MX_TIM11_Init+0x3a>
  {
    Error_Handler();
 8001526:	f003 fe6b 	bl	8005200 <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */

}
 800152a:	bf00      	nop
 800152c:	bd80      	pop	{r7, pc}
 800152e:	bf00      	nop
 8001530:	20000298 	.word	0x20000298
 8001534:	40014800 	.word	0x40014800

08001538 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001538:	b580      	push	{r7, lr}
 800153a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800153c:	4b12      	ldr	r3, [pc, #72]	; (8001588 <MX_USART2_UART_Init+0x50>)
 800153e:	4a13      	ldr	r2, [pc, #76]	; (800158c <MX_USART2_UART_Init+0x54>)
 8001540:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 512000;
 8001542:	4b11      	ldr	r3, [pc, #68]	; (8001588 <MX_USART2_UART_Init+0x50>)
 8001544:	f44f 22fa 	mov.w	r2, #512000	; 0x7d000
 8001548:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_9B;
 800154a:	4b0f      	ldr	r3, [pc, #60]	; (8001588 <MX_USART2_UART_Init+0x50>)
 800154c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001550:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001552:	4b0d      	ldr	r3, [pc, #52]	; (8001588 <MX_USART2_UART_Init+0x50>)
 8001554:	2200      	movs	r2, #0
 8001556:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_EVEN;
 8001558:	4b0b      	ldr	r3, [pc, #44]	; (8001588 <MX_USART2_UART_Init+0x50>)
 800155a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800155e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001560:	4b09      	ldr	r3, [pc, #36]	; (8001588 <MX_USART2_UART_Init+0x50>)
 8001562:	220c      	movs	r2, #12
 8001564:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001566:	4b08      	ldr	r3, [pc, #32]	; (8001588 <MX_USART2_UART_Init+0x50>)
 8001568:	2200      	movs	r2, #0
 800156a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800156c:	4b06      	ldr	r3, [pc, #24]	; (8001588 <MX_USART2_UART_Init+0x50>)
 800156e:	2200      	movs	r2, #0
 8001570:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001572:	4805      	ldr	r0, [pc, #20]	; (8001588 <MX_USART2_UART_Init+0x50>)
 8001574:	f009 f9f2 	bl	800a95c <HAL_UART_Init>
 8001578:	4603      	mov	r3, r0
 800157a:	2b00      	cmp	r3, #0
 800157c:	d001      	beq.n	8001582 <MX_USART2_UART_Init+0x4a>
  {
    Error_Handler();
 800157e:	f003 fe3f 	bl	8005200 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001582:	bf00      	nop
 8001584:	bd80      	pop	{r7, pc}
 8001586:	bf00      	nop
 8001588:	200002e0 	.word	0x200002e0
 800158c:	40004400 	.word	0x40004400

08001590 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001590:	b580      	push	{r7, lr}
 8001592:	b082      	sub	sp, #8
 8001594:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001596:	2300      	movs	r3, #0
 8001598:	607b      	str	r3, [r7, #4]
 800159a:	4b10      	ldr	r3, [pc, #64]	; (80015dc <MX_DMA_Init+0x4c>)
 800159c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800159e:	4a0f      	ldr	r2, [pc, #60]	; (80015dc <MX_DMA_Init+0x4c>)
 80015a0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80015a4:	6313      	str	r3, [r2, #48]	; 0x30
 80015a6:	4b0d      	ldr	r3, [pc, #52]	; (80015dc <MX_DMA_Init+0x4c>)
 80015a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015aa:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80015ae:	607b      	str	r3, [r7, #4]
 80015b0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 80015b2:	2200      	movs	r2, #0
 80015b4:	2100      	movs	r1, #0
 80015b6:	2010      	movs	r0, #16
 80015b8:	f004 fa7b 	bl	8005ab2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 80015bc:	2010      	movs	r0, #16
 80015be:	f004 fa94 	bl	8005aea <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 80015c2:	2200      	movs	r2, #0
 80015c4:	2100      	movs	r1, #0
 80015c6:	2011      	movs	r0, #17
 80015c8:	f004 fa73 	bl	8005ab2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 80015cc:	2011      	movs	r0, #17
 80015ce:	f004 fa8c 	bl	8005aea <HAL_NVIC_EnableIRQ>

}
 80015d2:	bf00      	nop
 80015d4:	3708      	adds	r7, #8
 80015d6:	46bd      	mov	sp, r7
 80015d8:	bd80      	pop	{r7, pc}
 80015da:	bf00      	nop
 80015dc:	40023800 	.word	0x40023800

080015e0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80015e0:	b580      	push	{r7, lr}
 80015e2:	b08a      	sub	sp, #40	; 0x28
 80015e4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015e6:	f107 0314 	add.w	r3, r7, #20
 80015ea:	2200      	movs	r2, #0
 80015ec:	601a      	str	r2, [r3, #0]
 80015ee:	605a      	str	r2, [r3, #4]
 80015f0:	609a      	str	r2, [r3, #8]
 80015f2:	60da      	str	r2, [r3, #12]
 80015f4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80015f6:	2300      	movs	r3, #0
 80015f8:	613b      	str	r3, [r7, #16]
 80015fa:	4b58      	ldr	r3, [pc, #352]	; (800175c <MX_GPIO_Init+0x17c>)
 80015fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015fe:	4a57      	ldr	r2, [pc, #348]	; (800175c <MX_GPIO_Init+0x17c>)
 8001600:	f043 0304 	orr.w	r3, r3, #4
 8001604:	6313      	str	r3, [r2, #48]	; 0x30
 8001606:	4b55      	ldr	r3, [pc, #340]	; (800175c <MX_GPIO_Init+0x17c>)
 8001608:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800160a:	f003 0304 	and.w	r3, r3, #4
 800160e:	613b      	str	r3, [r7, #16]
 8001610:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001612:	2300      	movs	r3, #0
 8001614:	60fb      	str	r3, [r7, #12]
 8001616:	4b51      	ldr	r3, [pc, #324]	; (800175c <MX_GPIO_Init+0x17c>)
 8001618:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800161a:	4a50      	ldr	r2, [pc, #320]	; (800175c <MX_GPIO_Init+0x17c>)
 800161c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001620:	6313      	str	r3, [r2, #48]	; 0x30
 8001622:	4b4e      	ldr	r3, [pc, #312]	; (800175c <MX_GPIO_Init+0x17c>)
 8001624:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001626:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800162a:	60fb      	str	r3, [r7, #12]
 800162c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800162e:	2300      	movs	r3, #0
 8001630:	60bb      	str	r3, [r7, #8]
 8001632:	4b4a      	ldr	r3, [pc, #296]	; (800175c <MX_GPIO_Init+0x17c>)
 8001634:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001636:	4a49      	ldr	r2, [pc, #292]	; (800175c <MX_GPIO_Init+0x17c>)
 8001638:	f043 0301 	orr.w	r3, r3, #1
 800163c:	6313      	str	r3, [r2, #48]	; 0x30
 800163e:	4b47      	ldr	r3, [pc, #284]	; (800175c <MX_GPIO_Init+0x17c>)
 8001640:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001642:	f003 0301 	and.w	r3, r3, #1
 8001646:	60bb      	str	r3, [r7, #8]
 8001648:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800164a:	2300      	movs	r3, #0
 800164c:	607b      	str	r3, [r7, #4]
 800164e:	4b43      	ldr	r3, [pc, #268]	; (800175c <MX_GPIO_Init+0x17c>)
 8001650:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001652:	4a42      	ldr	r2, [pc, #264]	; (800175c <MX_GPIO_Init+0x17c>)
 8001654:	f043 0302 	orr.w	r3, r3, #2
 8001658:	6313      	str	r3, [r2, #48]	; 0x30
 800165a:	4b40      	ldr	r3, [pc, #256]	; (800175c <MX_GPIO_Init+0x17c>)
 800165c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800165e:	f003 0302 	and.w	r3, r3, #2
 8001662:	607b      	str	r3, [r7, #4]
 8001664:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001666:	2200      	movs	r2, #0
 8001668:	2120      	movs	r1, #32
 800166a:	483d      	ldr	r0, [pc, #244]	; (8001760 <MX_GPIO_Init+0x180>)
 800166c:	f005 f804 	bl	8006678 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Motor_DIR_Pin|PilotLamp_Pin, GPIO_PIN_RESET);
 8001670:	2200      	movs	r2, #0
 8001672:	f44f 6184 	mov.w	r1, #1056	; 0x420
 8001676:	483b      	ldr	r0, [pc, #236]	; (8001764 <MX_GPIO_Init+0x184>)
 8001678:	f004 fffe 	bl	8006678 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800167c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001680:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001682:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001686:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001688:	2300      	movs	r3, #0
 800168a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800168c:	f107 0314 	add.w	r3, r7, #20
 8001690:	4619      	mov	r1, r3
 8001692:	4835      	ldr	r0, [pc, #212]	; (8001768 <MX_GPIO_Init+0x188>)
 8001694:	f004 fe54 	bl	8006340 <HAL_GPIO_Init>

  /*Configure GPIO pin : Proximity_Pin */
  GPIO_InitStruct.Pin = Proximity_Pin;
 8001698:	2304      	movs	r3, #4
 800169a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 800169c:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 80016a0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80016a2:	2302      	movs	r3, #2
 80016a4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Proximity_GPIO_Port, &GPIO_InitStruct);
 80016a6:	f107 0314 	add.w	r3, r7, #20
 80016aa:	4619      	mov	r1, r3
 80016ac:	482e      	ldr	r0, [pc, #184]	; (8001768 <MX_GPIO_Init+0x188>)
 80016ae:	f004 fe47 	bl	8006340 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80016b2:	2320      	movs	r3, #32
 80016b4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016b6:	2301      	movs	r3, #1
 80016b8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016ba:	2300      	movs	r3, #0
 80016bc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016be:	2300      	movs	r3, #0
 80016c0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80016c2:	f107 0314 	add.w	r3, r7, #20
 80016c6:	4619      	mov	r1, r3
 80016c8:	4825      	ldr	r0, [pc, #148]	; (8001760 <MX_GPIO_Init+0x180>)
 80016ca:	f004 fe39 	bl	8006340 <HAL_GPIO_Init>

  /*Configure GPIO pin : Motor_DIR_Pin */
  GPIO_InitStruct.Pin = Motor_DIR_Pin;
 80016ce:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80016d2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016d4:	2301      	movs	r3, #1
 80016d6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016d8:	2300      	movs	r3, #0
 80016da:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016dc:	2300      	movs	r3, #0
 80016de:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(Motor_DIR_GPIO_Port, &GPIO_InitStruct);
 80016e0:	f107 0314 	add.w	r3, r7, #20
 80016e4:	4619      	mov	r1, r3
 80016e6:	481f      	ldr	r0, [pc, #124]	; (8001764 <MX_GPIO_Init+0x184>)
 80016e8:	f004 fe2a 	bl	8006340 <HAL_GPIO_Init>

  /*Configure GPIO pin : Emergency_Pin */
  GPIO_InitStruct.Pin = Emergency_Pin;
 80016ec:	2310      	movs	r3, #16
 80016ee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80016f0:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80016f4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016f6:	2300      	movs	r3, #0
 80016f8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Emergency_GPIO_Port, &GPIO_InitStruct);
 80016fa:	f107 0314 	add.w	r3, r7, #20
 80016fe:	4619      	mov	r1, r3
 8001700:	4818      	ldr	r0, [pc, #96]	; (8001764 <MX_GPIO_Init+0x184>)
 8001702:	f004 fe1d 	bl	8006340 <HAL_GPIO_Init>

  /*Configure GPIO pin : PilotLamp_Pin */
  GPIO_InitStruct.Pin = PilotLamp_Pin;
 8001706:	2320      	movs	r3, #32
 8001708:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 800170a:	2311      	movs	r3, #17
 800170c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800170e:	2300      	movs	r3, #0
 8001710:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001712:	2300      	movs	r3, #0
 8001714:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(PilotLamp_GPIO_Port, &GPIO_InitStruct);
 8001716:	f107 0314 	add.w	r3, r7, #20
 800171a:	4619      	mov	r1, r3
 800171c:	4811      	ldr	r0, [pc, #68]	; (8001764 <MX_GPIO_Init+0x184>)
 800171e:	f004 fe0f 	bl	8006340 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 8001722:	2200      	movs	r2, #0
 8001724:	2100      	movs	r1, #0
 8001726:	2008      	movs	r0, #8
 8001728:	f004 f9c3 	bl	8005ab2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 800172c:	2008      	movs	r0, #8
 800172e:	f004 f9dc 	bl	8005aea <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 8001732:	2200      	movs	r2, #0
 8001734:	2100      	movs	r1, #0
 8001736:	200a      	movs	r0, #10
 8001738:	f004 f9bb 	bl	8005ab2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 800173c:	200a      	movs	r0, #10
 800173e:	f004 f9d4 	bl	8005aea <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001742:	2200      	movs	r2, #0
 8001744:	2100      	movs	r1, #0
 8001746:	2028      	movs	r0, #40	; 0x28
 8001748:	f004 f9b3 	bl	8005ab2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800174c:	2028      	movs	r0, #40	; 0x28
 800174e:	f004 f9cc 	bl	8005aea <HAL_NVIC_EnableIRQ>

}
 8001752:	bf00      	nop
 8001754:	3728      	adds	r7, #40	; 0x28
 8001756:	46bd      	mov	sp, r7
 8001758:	bd80      	pop	{r7, pc}
 800175a:	bf00      	nop
 800175c:	40023800 	.word	0x40023800
 8001760:	40020000 	.word	0x40020000
 8001764:	40020400 	.word	0x40020400
 8001768:	40020800 	.word	0x40020800
 800176c:	00000000 	.word	0x00000000

08001770 <RunMotor>:

/* USER CODE BEGIN 4 */
void RunMotor(float volt, uint8_t direction)
{
 8001770:	b580      	push	{r7, lr}
 8001772:	b082      	sub	sp, #8
 8001774:	af00      	add	r7, sp, #0
 8001776:	ed87 0a01 	vstr	s0, [r7, #4]
 800177a:	4603      	mov	r3, r0
 800177c:	70fb      	strb	r3, [r7, #3]
	static float PWMOut = 0;
	PWMOut = (volt*5000.0)/24.0;
 800177e:	6878      	ldr	r0, [r7, #4]
 8001780:	f7fe fe8e 	bl	80004a0 <__aeabi_f2d>
 8001784:	a31a      	add	r3, pc, #104	; (adr r3, 80017f0 <RunMotor+0x80>)
 8001786:	e9d3 2300 	ldrd	r2, r3, [r3]
 800178a:	f7fe fee1 	bl	8000550 <__aeabi_dmul>
 800178e:	4602      	mov	r2, r0
 8001790:	460b      	mov	r3, r1
 8001792:	4610      	mov	r0, r2
 8001794:	4619      	mov	r1, r3
 8001796:	f04f 0200 	mov.w	r2, #0
 800179a:	4b11      	ldr	r3, [pc, #68]	; (80017e0 <RunMotor+0x70>)
 800179c:	f7ff f802 	bl	80007a4 <__aeabi_ddiv>
 80017a0:	4602      	mov	r2, r0
 80017a2:	460b      	mov	r3, r1
 80017a4:	4610      	mov	r0, r2
 80017a6:	4619      	mov	r1, r3
 80017a8:	f7ff f9a2 	bl	8000af0 <__aeabi_d2f>
 80017ac:	4603      	mov	r3, r0
 80017ae:	4a0d      	ldr	r2, [pc, #52]	; (80017e4 <RunMotor+0x74>)
 80017b0:	6013      	str	r3, [r2, #0]
	HAL_GPIO_WritePin(Motor_DIR_GPIO_Port, Motor_DIR_Pin, direction);
 80017b2:	78fb      	ldrb	r3, [r7, #3]
 80017b4:	461a      	mov	r2, r3
 80017b6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80017ba:	480b      	ldr	r0, [pc, #44]	; (80017e8 <RunMotor+0x78>)
 80017bc:	f004 ff5c 	bl	8006678 <HAL_GPIO_WritePin>
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, PWMOut);
 80017c0:	4b08      	ldr	r3, [pc, #32]	; (80017e4 <RunMotor+0x74>)
 80017c2:	edd3 7a00 	vldr	s15, [r3]
 80017c6:	4b09      	ldr	r3, [pc, #36]	; (80017ec <RunMotor+0x7c>)
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80017ce:	ee17 2a90 	vmov	r2, s15
 80017d2:	635a      	str	r2, [r3, #52]	; 0x34
}
 80017d4:	bf00      	nop
 80017d6:	3708      	adds	r7, #8
 80017d8:	46bd      	mov	sp, r7
 80017da:	bd80      	pop	{r7, pc}
 80017dc:	f3af 8000 	nop.w
 80017e0:	40380000 	.word	0x40380000
 80017e4:	200006dc 	.word	0x200006dc
 80017e8:	40020400 	.word	0x40020400
 80017ec:	200001c0 	.word	0x200001c0
 80017f0:	00000000 	.word	0x00000000
 80017f4:	40b38800 	.word	0x40b38800

080017f8 <ReadEncoder>:

void ReadEncoder()
{
 80017f8:	b580      	push	{r7, lr}
 80017fa:	af00      	add	r7, sp, #0
//	angle_sum_before = theta_now;
//	theta_now = (TIM3->CNT/8191.0)*(2.0*M_PI);

	angle_before = angle;
 80017fc:	4b3e      	ldr	r3, [pc, #248]	; (80018f8 <ReadEncoder+0x100>)
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	4a3e      	ldr	r2, [pc, #248]	; (80018fc <ReadEncoder+0x104>)
 8001802:	6013      	str	r3, [r2, #0]
	angle_sum_before = theta_now;
 8001804:	4b3e      	ldr	r3, [pc, #248]	; (8001900 <ReadEncoder+0x108>)
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	4a3e      	ldr	r2, [pc, #248]	; (8001904 <ReadEncoder+0x10c>)
 800180a:	6013      	str	r3, [r2, #0]

	angle = (TIM3->CNT/8191.0)*(2.0*M_PI);
 800180c:	4b3e      	ldr	r3, [pc, #248]	; (8001908 <ReadEncoder+0x110>)
 800180e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001810:	4618      	mov	r0, r3
 8001812:	f7fe fe23 	bl	800045c <__aeabi_ui2d>
 8001816:	a334      	add	r3, pc, #208	; (adr r3, 80018e8 <ReadEncoder+0xf0>)
 8001818:	e9d3 2300 	ldrd	r2, r3, [r3]
 800181c:	f7fe ffc2 	bl	80007a4 <__aeabi_ddiv>
 8001820:	4602      	mov	r2, r0
 8001822:	460b      	mov	r3, r1
 8001824:	4610      	mov	r0, r2
 8001826:	4619      	mov	r1, r3
 8001828:	a331      	add	r3, pc, #196	; (adr r3, 80018f0 <ReadEncoder+0xf8>)
 800182a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800182e:	f7fe fe8f 	bl	8000550 <__aeabi_dmul>
 8001832:	4602      	mov	r2, r0
 8001834:	460b      	mov	r3, r1
 8001836:	4610      	mov	r0, r2
 8001838:	4619      	mov	r1, r3
 800183a:	f7ff f959 	bl	8000af0 <__aeabi_d2f>
 800183e:	4603      	mov	r3, r0
 8001840:	4a2d      	ldr	r2, [pc, #180]	; (80018f8 <ReadEncoder+0x100>)
 8001842:	6013      	str	r3, [r2, #0]
	angle_base_before = angle_base;
 8001844:	4b31      	ldr	r3, [pc, #196]	; (800190c <ReadEncoder+0x114>)
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	4a31      	ldr	r2, [pc, #196]	; (8001910 <ReadEncoder+0x118>)
 800184a:	6013      	str	r3, [r2, #0]
	if ((angle - angle_before) <= -threshold)
 800184c:	4b2a      	ldr	r3, [pc, #168]	; (80018f8 <ReadEncoder+0x100>)
 800184e:	ed93 7a00 	vldr	s14, [r3]
 8001852:	4b2a      	ldr	r3, [pc, #168]	; (80018fc <ReadEncoder+0x104>)
 8001854:	edd3 7a00 	vldr	s15, [r3]
 8001858:	ee37 7a67 	vsub.f32	s14, s14, s15
 800185c:	4b2d      	ldr	r3, [pc, #180]	; (8001914 <ReadEncoder+0x11c>)
 800185e:	edd3 7a00 	vldr	s15, [r3]
 8001862:	eef1 7a67 	vneg.f32	s15, s15
 8001866:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800186a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800186e:	d80b      	bhi.n	8001888 <ReadEncoder+0x90>
	{
		angle_base = angle_base_before + angle_max;
 8001870:	4b27      	ldr	r3, [pc, #156]	; (8001910 <ReadEncoder+0x118>)
 8001872:	ed93 7a00 	vldr	s14, [r3]
 8001876:	4b28      	ldr	r3, [pc, #160]	; (8001918 <ReadEncoder+0x120>)
 8001878:	edd3 7a00 	vldr	s15, [r3]
 800187c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001880:	4b22      	ldr	r3, [pc, #136]	; (800190c <ReadEncoder+0x114>)
 8001882:	edc3 7a00 	vstr	s15, [r3]
 8001886:	e01f      	b.n	80018c8 <ReadEncoder+0xd0>
	}
	else if ((angle - angle_before) >= threshold)
 8001888:	4b1b      	ldr	r3, [pc, #108]	; (80018f8 <ReadEncoder+0x100>)
 800188a:	ed93 7a00 	vldr	s14, [r3]
 800188e:	4b1b      	ldr	r3, [pc, #108]	; (80018fc <ReadEncoder+0x104>)
 8001890:	edd3 7a00 	vldr	s15, [r3]
 8001894:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001898:	4b1e      	ldr	r3, [pc, #120]	; (8001914 <ReadEncoder+0x11c>)
 800189a:	edd3 7a00 	vldr	s15, [r3]
 800189e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80018a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018a6:	db0b      	blt.n	80018c0 <ReadEncoder+0xc8>
	{
		angle_base = angle_base_before - angle_max;
 80018a8:	4b19      	ldr	r3, [pc, #100]	; (8001910 <ReadEncoder+0x118>)
 80018aa:	ed93 7a00 	vldr	s14, [r3]
 80018ae:	4b1a      	ldr	r3, [pc, #104]	; (8001918 <ReadEncoder+0x120>)
 80018b0:	edd3 7a00 	vldr	s15, [r3]
 80018b4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80018b8:	4b14      	ldr	r3, [pc, #80]	; (800190c <ReadEncoder+0x114>)
 80018ba:	edc3 7a00 	vstr	s15, [r3]
 80018be:	e003      	b.n	80018c8 <ReadEncoder+0xd0>
	}
	else
	{
		angle_base = angle_base_before;
 80018c0:	4b13      	ldr	r3, [pc, #76]	; (8001910 <ReadEncoder+0x118>)
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	4a11      	ldr	r2, [pc, #68]	; (800190c <ReadEncoder+0x114>)
 80018c6:	6013      	str	r3, [r2, #0]
	}

	theta_now = angle + angle_base;
 80018c8:	4b0b      	ldr	r3, [pc, #44]	; (80018f8 <ReadEncoder+0x100>)
 80018ca:	ed93 7a00 	vldr	s14, [r3]
 80018ce:	4b0f      	ldr	r3, [pc, #60]	; (800190c <ReadEncoder+0x114>)
 80018d0:	edd3 7a00 	vldr	s15, [r3]
 80018d4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80018d8:	4b09      	ldr	r3, [pc, #36]	; (8001900 <ReadEncoder+0x108>)
 80018da:	edc3 7a00 	vstr	s15, [r3]
}
 80018de:	bf00      	nop
 80018e0:	bd80      	pop	{r7, pc}
 80018e2:	bf00      	nop
 80018e4:	f3af 8000 	nop.w
 80018e8:	00000000 	.word	0x00000000
 80018ec:	40bfff00 	.word	0x40bfff00
 80018f0:	54442d18 	.word	0x54442d18
 80018f4:	401921fb 	.word	0x401921fb
 80018f8:	200003ec 	.word	0x200003ec
 80018fc:	200003f0 	.word	0x200003f0
 8001900:	200003f4 	.word	0x200003f4
 8001904:	200003f8 	.word	0x200003f8
 8001908:	40000400 	.word	0x40000400
 800190c:	20000400 	.word	0x20000400
 8001910:	200003fc 	.word	0x200003fc
 8001914:	20000004 	.word	0x20000004
 8001918:	20000008 	.word	0x20000008

0800191c <BackwardDifference>:

void BackwardDifference()
{
 800191c:	b480      	push	{r7}
 800191e:	af00      	add	r7, sp, #0
	omega_tosensor = (theta_now-angle_sum_before)/dt;
 8001920:	4b0a      	ldr	r3, [pc, #40]	; (800194c <BackwardDifference+0x30>)
 8001922:	ed93 7a00 	vldr	s14, [r3]
 8001926:	4b0a      	ldr	r3, [pc, #40]	; (8001950 <BackwardDifference+0x34>)
 8001928:	edd3 7a00 	vldr	s15, [r3]
 800192c:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001930:	4b08      	ldr	r3, [pc, #32]	; (8001954 <BackwardDifference+0x38>)
 8001932:	ed93 7a00 	vldr	s14, [r3]
 8001936:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800193a:	4b07      	ldr	r3, [pc, #28]	; (8001958 <BackwardDifference+0x3c>)
 800193c:	edc3 7a00 	vstr	s15, [r3]
}
 8001940:	bf00      	nop
 8001942:	46bd      	mov	sp, r7
 8001944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001948:	4770      	bx	lr
 800194a:	bf00      	nop
 800194c:	200003f4 	.word	0x200003f4
 8001950:	200003f8 	.word	0x200003f8
 8001954:	2000000c 	.word	0x2000000c
 8001958:	20000404 	.word	0x20000404

0800195c <SetHome>:

void SetHome()
{
 800195c:	b580      	push	{r7, lr}
 800195e:	af00      	add	r7, sp, #0
	if (HAL_GPIO_ReadPin(Proximity_GPIO_Port, Proximity_Pin) == GPIO_PIN_RESET && AlSet_Flag == 2)
 8001960:	2104      	movs	r1, #4
 8001962:	481d      	ldr	r0, [pc, #116]	; (80019d8 <SetHome+0x7c>)
 8001964:	f004 fe70 	bl	8006648 <HAL_GPIO_ReadPin>
 8001968:	4603      	mov	r3, r0
 800196a:	2b00      	cmp	r3, #0
 800196c:	d106      	bne.n	800197c <SetHome+0x20>
 800196e:	4b1b      	ldr	r3, [pc, #108]	; (80019dc <SetHome+0x80>)
 8001970:	781b      	ldrb	r3, [r3, #0]
 8001972:	2b02      	cmp	r3, #2
 8001974:	d102      	bne.n	800197c <SetHome+0x20>
	{
		SetHome_Flag = 2;
 8001976:	4b1a      	ldr	r3, [pc, #104]	; (80019e0 <SetHome+0x84>)
 8001978:	2202      	movs	r2, #2
 800197a:	701a      	strb	r2, [r3, #0]
	}

	if(SetHome_Flag == 1)
 800197c:	4b18      	ldr	r3, [pc, #96]	; (80019e0 <SetHome+0x84>)
 800197e:	781b      	ldrb	r3, [r3, #0]
 8001980:	2b01      	cmp	r3, #1
 8001982:	d111      	bne.n	80019a8 <SetHome+0x4c>
	{
		volt = 9;
 8001984:	4b17      	ldr	r3, [pc, #92]	; (80019e4 <SetHome+0x88>)
 8001986:	4a18      	ldr	r2, [pc, #96]	; (80019e8 <SetHome+0x8c>)
 8001988:	601a      	str	r2, [r3, #0]
		RunMotor(volt, counterclockwise);
 800198a:	4b16      	ldr	r3, [pc, #88]	; (80019e4 <SetHome+0x88>)
 800198c:	edd3 7a00 	vldr	s15, [r3]
 8001990:	2000      	movs	r0, #0
 8001992:	eeb0 0a67 	vmov.f32	s0, s15
 8001996:	f7ff feeb 	bl	8001770 <RunMotor>
		AlSet_Flag = 1;
 800199a:	4b10      	ldr	r3, [pc, #64]	; (80019dc <SetHome+0x80>)
 800199c:	2201      	movs	r2, #1
 800199e:	701a      	strb	r2, [r3, #0]
		SetHome_Flag = 0;
 80019a0:	4b0f      	ldr	r3, [pc, #60]	; (80019e0 <SetHome+0x84>)
 80019a2:	2200      	movs	r2, #0
 80019a4:	701a      	strb	r2, [r3, #0]
		volt = 6.5;
		RunMotor(volt, counterclockwise);
		AlSet_Flag = 0;
		SetHome_Flag = 0;
	}
}
 80019a6:	e014      	b.n	80019d2 <SetHome+0x76>
	else if(SetHome_Flag == 2)
 80019a8:	4b0d      	ldr	r3, [pc, #52]	; (80019e0 <SetHome+0x84>)
 80019aa:	781b      	ldrb	r3, [r3, #0]
 80019ac:	2b02      	cmp	r3, #2
 80019ae:	d110      	bne.n	80019d2 <SetHome+0x76>
		volt = 6.5;
 80019b0:	4b0c      	ldr	r3, [pc, #48]	; (80019e4 <SetHome+0x88>)
 80019b2:	4a0e      	ldr	r2, [pc, #56]	; (80019ec <SetHome+0x90>)
 80019b4:	601a      	str	r2, [r3, #0]
		RunMotor(volt, counterclockwise);
 80019b6:	4b0b      	ldr	r3, [pc, #44]	; (80019e4 <SetHome+0x88>)
 80019b8:	edd3 7a00 	vldr	s15, [r3]
 80019bc:	2000      	movs	r0, #0
 80019be:	eeb0 0a67 	vmov.f32	s0, s15
 80019c2:	f7ff fed5 	bl	8001770 <RunMotor>
		AlSet_Flag = 0;
 80019c6:	4b05      	ldr	r3, [pc, #20]	; (80019dc <SetHome+0x80>)
 80019c8:	2200      	movs	r2, #0
 80019ca:	701a      	strb	r2, [r3, #0]
		SetHome_Flag = 0;
 80019cc:	4b04      	ldr	r3, [pc, #16]	; (80019e0 <SetHome+0x84>)
 80019ce:	2200      	movs	r2, #0
 80019d0:	701a      	strb	r2, [r3, #0]
}
 80019d2:	bf00      	nop
 80019d4:	bd80      	pop	{r7, pc}
 80019d6:	bf00      	nop
 80019d8:	40020800 	.word	0x40020800
 80019dc:	20000000 	.word	0x20000000
 80019e0:	200003e8 	.word	0x200003e8
 80019e4:	200003e4 	.word	0x200003e4
 80019e8:	41100000 	.word	0x41100000
 80019ec:	40d00000 	.word	0x40d00000

080019f0 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	b082      	sub	sp, #8
 80019f4:	af00      	add	r7, sp, #0
 80019f6:	4603      	mov	r3, r0
 80019f8:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == Proximity_Pin && AlSet_Flag == 0)
 80019fa:	88fb      	ldrh	r3, [r7, #6]
 80019fc:	2b04      	cmp	r3, #4
 80019fe:	d122      	bne.n	8001a46 <HAL_GPIO_EXTI_Callback+0x56>
 8001a00:	4b35      	ldr	r3, [pc, #212]	; (8001ad8 <HAL_GPIO_EXTI_Callback+0xe8>)
 8001a02:	781b      	ldrb	r3, [r3, #0]
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d11e      	bne.n	8001a46 <HAL_GPIO_EXTI_Callback+0x56>
	{
		volt = 0;
 8001a08:	4b34      	ldr	r3, [pc, #208]	; (8001adc <HAL_GPIO_EXTI_Callback+0xec>)
 8001a0a:	f04f 0200 	mov.w	r2, #0
 8001a0e:	601a      	str	r2, [r3, #0]
		RunMotor(volt, clockwise);
 8001a10:	4b32      	ldr	r3, [pc, #200]	; (8001adc <HAL_GPIO_EXTI_Callback+0xec>)
 8001a12:	edd3 7a00 	vldr	s15, [r3]
 8001a16:	2001      	movs	r0, #1
 8001a18:	eeb0 0a67 	vmov.f32	s0, s15
 8001a1c:	f7ff fea8 	bl	8001770 <RunMotor>
		theta_now = 0;
 8001a20:	4b2f      	ldr	r3, [pc, #188]	; (8001ae0 <HAL_GPIO_EXTI_Callback+0xf0>)
 8001a22:	f04f 0200 	mov.w	r2, #0
 8001a26:	601a      	str	r2, [r3, #0]
		kalmanfilter();
 8001a28:	f000 fb80 	bl	800212c <kalmanfilter>
		AlSet_Flag = 2;
 8001a2c:	4b2a      	ldr	r3, [pc, #168]	; (8001ad8 <HAL_GPIO_EXTI_Callback+0xe8>)
 8001a2e:	2202      	movs	r2, #2
 8001a30:	701a      	strb	r2, [r3, #0]
		timestamp = micros();
 8001a32:	f000 f867 	bl	8001b04 <micros>
 8001a36:	4602      	mov	r2, r0
 8001a38:	460b      	mov	r3, r1
 8001a3a:	4b2a      	ldr	r3, [pc, #168]	; (8001ae4 <HAL_GPIO_EXTI_Callback+0xf4>)
 8001a3c:	601a      	str	r2, [r3, #0]
		Arm_State = Setzero;
 8001a3e:	4b2a      	ldr	r3, [pc, #168]	; (8001ae8 <HAL_GPIO_EXTI_Callback+0xf8>)
 8001a40:	2205      	movs	r2, #5
 8001a42:	701a      	strb	r2, [r3, #0]
 8001a44:	e009      	b.n	8001a5a <HAL_GPIO_EXTI_Callback+0x6a>
	}

	else if (GPIO_Pin == Proximity_Pin && AlSet_Flag == 1)
 8001a46:	88fb      	ldrh	r3, [r7, #6]
 8001a48:	2b04      	cmp	r3, #4
 8001a4a:	d106      	bne.n	8001a5a <HAL_GPIO_EXTI_Callback+0x6a>
 8001a4c:	4b22      	ldr	r3, [pc, #136]	; (8001ad8 <HAL_GPIO_EXTI_Callback+0xe8>)
 8001a4e:	781b      	ldrb	r3, [r3, #0]
 8001a50:	2b01      	cmp	r3, #1
 8001a52:	d102      	bne.n	8001a5a <HAL_GPIO_EXTI_Callback+0x6a>
	{
		SetHome_Flag = 2;
 8001a54:	4b25      	ldr	r3, [pc, #148]	; (8001aec <HAL_GPIO_EXTI_Callback+0xfc>)
 8001a56:	2202      	movs	r2, #2
 8001a58:	701a      	strb	r2, [r3, #0]
	}

	if (GPIO_Pin == B1_Pin)
 8001a5a:	88fb      	ldrh	r3, [r7, #6]
 8001a5c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001a60:	d10e      	bne.n	8001a80 <HAL_GPIO_EXTI_Callback+0x90>
	{
		HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8001a62:	2120      	movs	r1, #32
 8001a64:	4822      	ldr	r0, [pc, #136]	; (8001af0 <HAL_GPIO_EXTI_Callback+0x100>)
 8001a66:	f004 fe20 	bl	80066aa <HAL_GPIO_TogglePin>
		SetZeroState = (SetZeroState+1)%2;
 8001a6a:	4b22      	ldr	r3, [pc, #136]	; (8001af4 <HAL_GPIO_EXTI_Callback+0x104>)
 8001a6c:	781b      	ldrb	r3, [r3, #0]
 8001a6e:	3301      	adds	r3, #1
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	f003 0301 	and.w	r3, r3, #1
 8001a76:	bfb8      	it	lt
 8001a78:	425b      	neglt	r3, r3
 8001a7a:	b2da      	uxtb	r2, r3
 8001a7c:	4b1d      	ldr	r3, [pc, #116]	; (8001af4 <HAL_GPIO_EXTI_Callback+0x104>)
 8001a7e:	701a      	strb	r2, [r3, #0]
	}

	if (GPIO_Pin == Emergency_Pin)
 8001a80:	88fb      	ldrh	r3, [r7, #6]
 8001a82:	2b10      	cmp	r3, #16
 8001a84:	d124      	bne.n	8001ad0 <HAL_GPIO_EXTI_Callback+0xe0>
	{
		if (HAL_GPIO_ReadPin(Emergency_GPIO_Port, Emergency_Pin) == GPIO_PIN_SET)
 8001a86:	2110      	movs	r1, #16
 8001a88:	481b      	ldr	r0, [pc, #108]	; (8001af8 <HAL_GPIO_EXTI_Callback+0x108>)
 8001a8a:	f004 fddd 	bl	8006648 <HAL_GPIO_ReadPin>
 8001a8e:	4603      	mov	r3, r0
 8001a90:	2b01      	cmp	r3, #1
 8001a92:	d11a      	bne.n	8001aca <HAL_GPIO_EXTI_Callback+0xda>
		{
			Arm_State=Main;
 8001a94:	4b14      	ldr	r3, [pc, #80]	; (8001ae8 <HAL_GPIO_EXTI_Callback+0xf8>)
 8001a96:	2204      	movs	r2, #4
 8001a98:	701a      	strb	r2, [r3, #0]
			Finish = 1;
 8001a9a:	4b18      	ldr	r3, [pc, #96]	; (8001afc <HAL_GPIO_EXTI_Callback+0x10c>)
 8001a9c:	2201      	movs	r2, #1
 8001a9e:	701a      	strb	r2, [r3, #0]
			Emergency_status = 1;
 8001aa0:	4b17      	ldr	r3, [pc, #92]	; (8001b00 <HAL_GPIO_EXTI_Callback+0x110>)
 8001aa2:	2201      	movs	r2, #1
 8001aa4:	701a      	strb	r2, [r3, #0]
			HAL_GPIO_WritePin(PilotLamp_GPIO_Port, PilotLamp_Pin, GPIO_PIN_SET);
 8001aa6:	2201      	movs	r2, #1
 8001aa8:	2120      	movs	r1, #32
 8001aaa:	4813      	ldr	r0, [pc, #76]	; (8001af8 <HAL_GPIO_EXTI_Callback+0x108>)
 8001aac:	f004 fde4 	bl	8006678 <HAL_GPIO_WritePin>
			volt = 0;
 8001ab0:	4b0a      	ldr	r3, [pc, #40]	; (8001adc <HAL_GPIO_EXTI_Callback+0xec>)
 8001ab2:	f04f 0200 	mov.w	r2, #0
 8001ab6:	601a      	str	r2, [r3, #0]
			RunMotor(volt, clockwise);
 8001ab8:	4b08      	ldr	r3, [pc, #32]	; (8001adc <HAL_GPIO_EXTI_Callback+0xec>)
 8001aba:	edd3 7a00 	vldr	s15, [r3]
 8001abe:	2001      	movs	r0, #1
 8001ac0:	eeb0 0a67 	vmov.f32	s0, s15
 8001ac4:	f7ff fe54 	bl	8001770 <RunMotor>
		else
		{
			Emergency_status = 0;
		}
	}
}
 8001ac8:	e002      	b.n	8001ad0 <HAL_GPIO_EXTI_Callback+0xe0>
			Emergency_status = 0;
 8001aca:	4b0d      	ldr	r3, [pc, #52]	; (8001b00 <HAL_GPIO_EXTI_Callback+0x110>)
 8001acc:	2200      	movs	r2, #0
 8001ace:	701a      	strb	r2, [r3, #0]
}
 8001ad0:	bf00      	nop
 8001ad2:	3708      	adds	r7, #8
 8001ad4:	46bd      	mov	sp, r7
 8001ad6:	bd80      	pop	{r7, pc}
 8001ad8:	20000000 	.word	0x20000000
 8001adc:	200003e4 	.word	0x200003e4
 8001ae0:	200003f4 	.word	0x200003f4
 8001ae4:	200006bc 	.word	0x200006bc
 8001ae8:	200000d7 	.word	0x200000d7
 8001aec:	200003e8 	.word	0x200003e8
 8001af0:	40020000 	.word	0x40020000
 8001af4:	20000094 	.word	0x20000094
 8001af8:	40020400 	.word	0x40020400
 8001afc:	200006a1 	.word	0x200006a1
 8001b00:	200003eb 	.word	0x200003eb

08001b04 <micros>:

inline uint64_t micros()
{
 8001b04:	b4b0      	push	{r4, r5, r7}
 8001b06:	af00      	add	r7, sp, #0
	return htim11.Instance->CNT + _micro;
 8001b08:	4b09      	ldr	r3, [pc, #36]	; (8001b30 <micros+0x2c>)
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b0e:	2200      	movs	r2, #0
 8001b10:	4618      	mov	r0, r3
 8001b12:	4611      	mov	r1, r2
 8001b14:	4b07      	ldr	r3, [pc, #28]	; (8001b34 <micros+0x30>)
 8001b16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b1a:	1884      	adds	r4, r0, r2
 8001b1c:	eb41 0503 	adc.w	r5, r1, r3
 8001b20:	4622      	mov	r2, r4
 8001b22:	462b      	mov	r3, r5
}
 8001b24:	4610      	mov	r0, r2
 8001b26:	4619      	mov	r1, r3
 8001b28:	46bd      	mov	sp, r7
 8001b2a:	bcb0      	pop	{r4, r5, r7}
 8001b2c:	4770      	bx	lr
 8001b2e:	bf00      	nop
 8001b30:	20000298 	.word	0x20000298
 8001b34:	20000698 	.word	0x20000698

08001b38 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001b38:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001b3a:	ed2d 8b02 	vpush	{d8}
 8001b3e:	b083      	sub	sp, #12
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	6078      	str	r0, [r7, #4]
	if (htim == &htim4 && Go_Flag && Arm_State == Run)
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	4a3f      	ldr	r2, [pc, #252]	; (8001c44 <HAL_TIM_PeriodElapsedCallback+0x10c>)
 8001b48:	4293      	cmp	r3, r2
 8001b4a:	d166      	bne.n	8001c1a <HAL_TIM_PeriodElapsedCallback+0xe2>
 8001b4c:	4b3e      	ldr	r3, [pc, #248]	; (8001c48 <HAL_TIM_PeriodElapsedCallback+0x110>)
 8001b4e:	781b      	ldrb	r3, [r3, #0]
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d062      	beq.n	8001c1a <HAL_TIM_PeriodElapsedCallback+0xe2>
 8001b54:	4b3d      	ldr	r3, [pc, #244]	; (8001c4c <HAL_TIM_PeriodElapsedCallback+0x114>)
 8001b56:	781b      	ldrb	r3, [r3, #0]
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d15e      	bne.n	8001c1a <HAL_TIM_PeriodElapsedCallback+0xe2>
	{
		ReadEncoder();
 8001b5c:	f7ff fe4c 	bl	80017f8 <ReadEncoder>
		BackwardDifference();
 8001b60:	f7ff fedc 	bl	800191c <BackwardDifference>
		TrajectoryEvaluation();
 8001b64:	f001 fc08 	bl	8003378 <TrajectoryEvaluation>
		kalmanfilter();
 8001b68:	f000 fae0 	bl	800212c <kalmanfilter>

		volt_buff = TransferFunction(omega_ref);
 8001b6c:	4b38      	ldr	r3, [pc, #224]	; (8001c50 <HAL_TIM_PeriodElapsedCallback+0x118>)
 8001b6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b72:	4610      	mov	r0, r2
 8001b74:	4619      	mov	r1, r3
 8001b76:	f7fe ffbb 	bl	8000af0 <__aeabi_d2f>
 8001b7a:	4603      	mov	r3, r0
 8001b7c:	ee00 3a10 	vmov	s0, r3
 8001b80:	f003 fa8e 	bl	80050a0 <TransferFunction>
 8001b84:	eef0 7a40 	vmov.f32	s15, s0
 8001b88:	4b32      	ldr	r3, [pc, #200]	; (8001c54 <HAL_TIM_PeriodElapsedCallback+0x11c>)
 8001b8a:	edc3 7a00 	vstr	s15, [r3]

		volt = Cascade(theta_ref, position_kalman, omega_ref, omega_kalman);
 8001b8e:	4b32      	ldr	r3, [pc, #200]	; (8001c58 <HAL_TIM_PeriodElapsedCallback+0x120>)
 8001b90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b94:	4610      	mov	r0, r2
 8001b96:	4619      	mov	r1, r3
 8001b98:	f7fe ffaa 	bl	8000af0 <__aeabi_d2f>
 8001b9c:	4606      	mov	r6, r0
 8001b9e:	4b2f      	ldr	r3, [pc, #188]	; (8001c5c <HAL_TIM_PeriodElapsedCallback+0x124>)
 8001ba0:	ed93 8a00 	vldr	s16, [r3]
 8001ba4:	4b2a      	ldr	r3, [pc, #168]	; (8001c50 <HAL_TIM_PeriodElapsedCallback+0x118>)
 8001ba6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001baa:	4610      	mov	r0, r2
 8001bac:	4619      	mov	r1, r3
 8001bae:	f7fe ff9f 	bl	8000af0 <__aeabi_d2f>
 8001bb2:	4602      	mov	r2, r0
 8001bb4:	4b2a      	ldr	r3, [pc, #168]	; (8001c60 <HAL_TIM_PeriodElapsedCallback+0x128>)
 8001bb6:	edd3 7a00 	vldr	s15, [r3]
 8001bba:	eef0 1a67 	vmov.f32	s3, s15
 8001bbe:	ee01 2a10 	vmov	s2, r2
 8001bc2:	eef0 0a48 	vmov.f32	s1, s16
 8001bc6:	ee00 6a10 	vmov	s0, r6
 8001bca:	f002 fb11 	bl	80041f0 <Cascade>
 8001bce:	eef0 7a40 	vmov.f32	s15, s0
 8001bd2:	4b24      	ldr	r3, [pc, #144]	; (8001c64 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 8001bd4:	edc3 7a00 	vstr	s15, [r3]

		t+=dt;
 8001bd8:	4b23      	ldr	r3, [pc, #140]	; (8001c68 <HAL_TIM_PeriodElapsedCallback+0x130>)
 8001bda:	ed93 7a00 	vldr	s14, [r3]
 8001bde:	4b23      	ldr	r3, [pc, #140]	; (8001c6c <HAL_TIM_PeriodElapsedCallback+0x134>)
 8001be0:	edd3 7a00 	vldr	s15, [r3]
 8001be4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001be8:	4b1f      	ldr	r3, [pc, #124]	; (8001c68 <HAL_TIM_PeriodElapsedCallback+0x130>)
 8001bea:	edc3 7a00 	vstr	s15, [r3]


		if (Go_Flag == 0) //when last loop
 8001bee:	4b16      	ldr	r3, [pc, #88]	; (8001c48 <HAL_TIM_PeriodElapsedCallback+0x110>)
 8001bf0:	781b      	ldrb	r3, [r3, #0]
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d107      	bne.n	8001c06 <HAL_TIM_PeriodElapsedCallback+0xce>
		{
			volt = 0;
 8001bf6:	4b1b      	ldr	r3, [pc, #108]	; (8001c64 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 8001bf8:	f04f 0200 	mov.w	r2, #0
 8001bfc:	601a      	str	r2, [r3, #0]
			t = 0;
 8001bfe:	4b1a      	ldr	r3, [pc, #104]	; (8001c68 <HAL_TIM_PeriodElapsedCallback+0x130>)
 8001c00:	f04f 0200 	mov.w	r2, #0
 8001c04:	601a      	str	r2, [r3, #0]
		}


		RunMotor(volt, PID_dir);
 8001c06:	4b17      	ldr	r3, [pc, #92]	; (8001c64 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 8001c08:	edd3 7a00 	vldr	s15, [r3]
 8001c0c:	4b18      	ldr	r3, [pc, #96]	; (8001c70 <HAL_TIM_PeriodElapsedCallback+0x138>)
 8001c0e:	781b      	ldrb	r3, [r3, #0]
 8001c10:	4618      	mov	r0, r3
 8001c12:	eeb0 0a67 	vmov.f32	s0, s15
 8001c16:	f7ff fdab 	bl	8001770 <RunMotor>
	}

	if (htim == &htim11)
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	4a15      	ldr	r2, [pc, #84]	; (8001c74 <HAL_TIM_PeriodElapsedCallback+0x13c>)
 8001c1e:	4293      	cmp	r3, r2
 8001c20:	d10a      	bne.n	8001c38 <HAL_TIM_PeriodElapsedCallback+0x100>
	{
		_micro += 65535;
 8001c22:	4b15      	ldr	r3, [pc, #84]	; (8001c78 <HAL_TIM_PeriodElapsedCallback+0x140>)
 8001c24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c28:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8001c2c:	1854      	adds	r4, r2, r1
 8001c2e:	f143 0500 	adc.w	r5, r3, #0
 8001c32:	4b11      	ldr	r3, [pc, #68]	; (8001c78 <HAL_TIM_PeriodElapsedCallback+0x140>)
 8001c34:	e9c3 4500 	strd	r4, r5, [r3]
	}
}
 8001c38:	bf00      	nop
 8001c3a:	370c      	adds	r7, #12
 8001c3c:	46bd      	mov	sp, r7
 8001c3e:	ecbd 8b02 	vpop	{d8}
 8001c42:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001c44:	20000250 	.word	0x20000250
 8001c48:	200003e9 	.word	0x200003e9
 8001c4c:	200000d7 	.word	0x200000d7
 8001c50:	20000628 	.word	0x20000628
 8001c54:	200006d8 	.word	0x200006d8
 8001c58:	20000620 	.word	0x20000620
 8001c5c:	20000408 	.word	0x20000408
 8001c60:	2000040c 	.word	0x2000040c
 8001c64:	200003e4 	.word	0x200003e4
 8001c68:	20000594 	.word	0x20000594
 8001c6c:	2000000c 	.word	0x2000000c
 8001c70:	200000da 	.word	0x200000da
 8001c74:	20000298 	.word	0x20000298
 8001c78:	20000698 	.word	0x20000698

08001c7c <setmatrix>:

void setmatrix(){
 8001c7c:	b580      	push	{r7, lr}
 8001c7e:	af00      	add	r7, sp, #0
	// A = {1,dt,0.5*dt*dt,0,1,dt,0,0,1};
	data_A[0]=1;
 8001c80:	4b73      	ldr	r3, [pc, #460]	; (8001e50 <setmatrix+0x1d4>)
 8001c82:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8001c86:	601a      	str	r2, [r3, #0]
	data_A[1]=dt;
 8001c88:	4b72      	ldr	r3, [pc, #456]	; (8001e54 <setmatrix+0x1d8>)
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	4a70      	ldr	r2, [pc, #448]	; (8001e50 <setmatrix+0x1d4>)
 8001c8e:	6053      	str	r3, [r2, #4]
	data_A[2]=dt*dt/2.0;
 8001c90:	4b70      	ldr	r3, [pc, #448]	; (8001e54 <setmatrix+0x1d8>)
 8001c92:	ed93 7a00 	vldr	s14, [r3]
 8001c96:	4b6f      	ldr	r3, [pc, #444]	; (8001e54 <setmatrix+0x1d8>)
 8001c98:	edd3 7a00 	vldr	s15, [r3]
 8001c9c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001ca0:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8001ca4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001ca8:	4b69      	ldr	r3, [pc, #420]	; (8001e50 <setmatrix+0x1d4>)
 8001caa:	edc3 7a02 	vstr	s15, [r3, #8]
	data_A[3]=dt*dt*dt/6.0;
 8001cae:	4b69      	ldr	r3, [pc, #420]	; (8001e54 <setmatrix+0x1d8>)
 8001cb0:	ed93 7a00 	vldr	s14, [r3]
 8001cb4:	4b67      	ldr	r3, [pc, #412]	; (8001e54 <setmatrix+0x1d8>)
 8001cb6:	edd3 7a00 	vldr	s15, [r3]
 8001cba:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001cbe:	4b65      	ldr	r3, [pc, #404]	; (8001e54 <setmatrix+0x1d8>)
 8001cc0:	edd3 7a00 	vldr	s15, [r3]
 8001cc4:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001cc8:	eef1 6a08 	vmov.f32	s13, #24	; 0x40c00000  6.0
 8001ccc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001cd0:	4b5f      	ldr	r3, [pc, #380]	; (8001e50 <setmatrix+0x1d4>)
 8001cd2:	edc3 7a03 	vstr	s15, [r3, #12]
	data_A[4]=0;
 8001cd6:	4b5e      	ldr	r3, [pc, #376]	; (8001e50 <setmatrix+0x1d4>)
 8001cd8:	f04f 0200 	mov.w	r2, #0
 8001cdc:	611a      	str	r2, [r3, #16]
	data_A[5]=1;
 8001cde:	4b5c      	ldr	r3, [pc, #368]	; (8001e50 <setmatrix+0x1d4>)
 8001ce0:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8001ce4:	615a      	str	r2, [r3, #20]
	data_A[6]=dt;
 8001ce6:	4b5b      	ldr	r3, [pc, #364]	; (8001e54 <setmatrix+0x1d8>)
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	4a59      	ldr	r2, [pc, #356]	; (8001e50 <setmatrix+0x1d4>)
 8001cec:	6193      	str	r3, [r2, #24]
	data_A[7]=dt*dt/2.0;
 8001cee:	4b59      	ldr	r3, [pc, #356]	; (8001e54 <setmatrix+0x1d8>)
 8001cf0:	ed93 7a00 	vldr	s14, [r3]
 8001cf4:	4b57      	ldr	r3, [pc, #348]	; (8001e54 <setmatrix+0x1d8>)
 8001cf6:	edd3 7a00 	vldr	s15, [r3]
 8001cfa:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001cfe:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8001d02:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001d06:	4b52      	ldr	r3, [pc, #328]	; (8001e50 <setmatrix+0x1d4>)
 8001d08:	edc3 7a07 	vstr	s15, [r3, #28]
	data_A[8]=0;
 8001d0c:	4b50      	ldr	r3, [pc, #320]	; (8001e50 <setmatrix+0x1d4>)
 8001d0e:	f04f 0200 	mov.w	r2, #0
 8001d12:	621a      	str	r2, [r3, #32]
	data_A[9]=0;
 8001d14:	4b4e      	ldr	r3, [pc, #312]	; (8001e50 <setmatrix+0x1d4>)
 8001d16:	f04f 0200 	mov.w	r2, #0
 8001d1a:	625a      	str	r2, [r3, #36]	; 0x24
	data_A[10]=1;
 8001d1c:	4b4c      	ldr	r3, [pc, #304]	; (8001e50 <setmatrix+0x1d4>)
 8001d1e:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8001d22:	629a      	str	r2, [r3, #40]	; 0x28
	data_A[11]=dt;
 8001d24:	4b4b      	ldr	r3, [pc, #300]	; (8001e54 <setmatrix+0x1d8>)
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	4a49      	ldr	r2, [pc, #292]	; (8001e50 <setmatrix+0x1d4>)
 8001d2a:	62d3      	str	r3, [r2, #44]	; 0x2c
	data_A[12]=0;
 8001d2c:	4b48      	ldr	r3, [pc, #288]	; (8001e50 <setmatrix+0x1d4>)
 8001d2e:	f04f 0200 	mov.w	r2, #0
 8001d32:	631a      	str	r2, [r3, #48]	; 0x30
	data_A[13]=0;
 8001d34:	4b46      	ldr	r3, [pc, #280]	; (8001e50 <setmatrix+0x1d4>)
 8001d36:	f04f 0200 	mov.w	r2, #0
 8001d3a:	635a      	str	r2, [r3, #52]	; 0x34
	data_A[14]=0;
 8001d3c:	4b44      	ldr	r3, [pc, #272]	; (8001e50 <setmatrix+0x1d4>)
 8001d3e:	f04f 0200 	mov.w	r2, #0
 8001d42:	639a      	str	r2, [r3, #56]	; 0x38
	data_A[15]=1;
 8001d44:	4b42      	ldr	r3, [pc, #264]	; (8001e50 <setmatrix+0x1d4>)
 8001d46:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8001d4a:	63da      	str	r2, [r3, #60]	; 0x3c

	// G = {dt*dt*dt/6,dt*dt/2,dt,1};
	data_G[0]=dt*dt*dt/6.0;
 8001d4c:	4b41      	ldr	r3, [pc, #260]	; (8001e54 <setmatrix+0x1d8>)
 8001d4e:	ed93 7a00 	vldr	s14, [r3]
 8001d52:	4b40      	ldr	r3, [pc, #256]	; (8001e54 <setmatrix+0x1d8>)
 8001d54:	edd3 7a00 	vldr	s15, [r3]
 8001d58:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001d5c:	4b3d      	ldr	r3, [pc, #244]	; (8001e54 <setmatrix+0x1d8>)
 8001d5e:	edd3 7a00 	vldr	s15, [r3]
 8001d62:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001d66:	eef1 6a08 	vmov.f32	s13, #24	; 0x40c00000  6.0
 8001d6a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001d6e:	4b3a      	ldr	r3, [pc, #232]	; (8001e58 <setmatrix+0x1dc>)
 8001d70:	edc3 7a00 	vstr	s15, [r3]
	data_G[1]=dt*dt/2.0;
 8001d74:	4b37      	ldr	r3, [pc, #220]	; (8001e54 <setmatrix+0x1d8>)
 8001d76:	ed93 7a00 	vldr	s14, [r3]
 8001d7a:	4b36      	ldr	r3, [pc, #216]	; (8001e54 <setmatrix+0x1d8>)
 8001d7c:	edd3 7a00 	vldr	s15, [r3]
 8001d80:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001d84:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8001d88:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001d8c:	4b32      	ldr	r3, [pc, #200]	; (8001e58 <setmatrix+0x1dc>)
 8001d8e:	edc3 7a01 	vstr	s15, [r3, #4]
	data_G[2]=dt;
 8001d92:	4b30      	ldr	r3, [pc, #192]	; (8001e54 <setmatrix+0x1d8>)
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	4a30      	ldr	r2, [pc, #192]	; (8001e58 <setmatrix+0x1dc>)
 8001d98:	6093      	str	r3, [r2, #8]
	data_G[3]=1;
 8001d9a:	4b2f      	ldr	r3, [pc, #188]	; (8001e58 <setmatrix+0x1dc>)
 8001d9c:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8001da0:	60da      	str	r2, [r3, #12]

	arm_mat_init_f32(&I, 4, 4, data_I);
 8001da2:	4b2e      	ldr	r3, [pc, #184]	; (8001e5c <setmatrix+0x1e0>)
 8001da4:	2204      	movs	r2, #4
 8001da6:	2104      	movs	r1, #4
 8001da8:	482d      	ldr	r0, [pc, #180]	; (8001e60 <setmatrix+0x1e4>)
 8001daa:	f00a f9ad 	bl	800c108 <arm_mat_init_f32>
	arm_mat_init_f32(&A, 4, 4, data_A);
 8001dae:	4b28      	ldr	r3, [pc, #160]	; (8001e50 <setmatrix+0x1d4>)
 8001db0:	2204      	movs	r2, #4
 8001db2:	2104      	movs	r1, #4
 8001db4:	482b      	ldr	r0, [pc, #172]	; (8001e64 <setmatrix+0x1e8>)
 8001db6:	f00a f9a7 	bl	800c108 <arm_mat_init_f32>
	arm_mat_init_f32(&G, 4, 1, data_G);
 8001dba:	4b27      	ldr	r3, [pc, #156]	; (8001e58 <setmatrix+0x1dc>)
 8001dbc:	2201      	movs	r2, #1
 8001dbe:	2104      	movs	r1, #4
 8001dc0:	4829      	ldr	r0, [pc, #164]	; (8001e68 <setmatrix+0x1ec>)
 8001dc2:	f00a f9a1 	bl	800c108 <arm_mat_init_f32>
	arm_mat_init_f32(&C, 1, 4, data_C);
 8001dc6:	4b29      	ldr	r3, [pc, #164]	; (8001e6c <setmatrix+0x1f0>)
 8001dc8:	2204      	movs	r2, #4
 8001dca:	2101      	movs	r1, #1
 8001dcc:	4828      	ldr	r0, [pc, #160]	; (8001e70 <setmatrix+0x1f4>)
 8001dce:	f00a f99b 	bl	800c108 <arm_mat_init_f32>
	arm_mat_init_f32(&R, 1, 1, data_R);
 8001dd2:	4b28      	ldr	r3, [pc, #160]	; (8001e74 <setmatrix+0x1f8>)
 8001dd4:	2201      	movs	r2, #1
 8001dd6:	2101      	movs	r1, #1
 8001dd8:	4827      	ldr	r0, [pc, #156]	; (8001e78 <setmatrix+0x1fc>)
 8001dda:	f00a f995 	bl	800c108 <arm_mat_init_f32>
	arm_mat_init_f32(&Q, 1, 1, data_Q);
 8001dde:	4b27      	ldr	r3, [pc, #156]	; (8001e7c <setmatrix+0x200>)
 8001de0:	2201      	movs	r2, #1
 8001de2:	2101      	movs	r1, #1
 8001de4:	4826      	ldr	r0, [pc, #152]	; (8001e80 <setmatrix+0x204>)
 8001de6:	f00a f98f 	bl	800c108 <arm_mat_init_f32>

	arm_mat_init_f32(&input, 1, 1, data_input);
 8001dea:	4b26      	ldr	r3, [pc, #152]	; (8001e84 <setmatrix+0x208>)
 8001dec:	2201      	movs	r2, #1
 8001dee:	2101      	movs	r1, #1
 8001df0:	4825      	ldr	r0, [pc, #148]	; (8001e88 <setmatrix+0x20c>)
 8001df2:	f00a f989 	bl	800c108 <arm_mat_init_f32>
	arm_mat_init_f32(&K, 4, 1, data_K);
 8001df6:	4b25      	ldr	r3, [pc, #148]	; (8001e8c <setmatrix+0x210>)
 8001df8:	2201      	movs	r2, #1
 8001dfa:	2104      	movs	r1, #4
 8001dfc:	4824      	ldr	r0, [pc, #144]	; (8001e90 <setmatrix+0x214>)
 8001dfe:	f00a f983 	bl	800c108 <arm_mat_init_f32>
	arm_mat_init_f32(&x, 4, 1, data_x);
 8001e02:	4b24      	ldr	r3, [pc, #144]	; (8001e94 <setmatrix+0x218>)
 8001e04:	2201      	movs	r2, #1
 8001e06:	2104      	movs	r1, #4
 8001e08:	4823      	ldr	r0, [pc, #140]	; (8001e98 <setmatrix+0x21c>)
 8001e0a:	f00a f97d 	bl	800c108 <arm_mat_init_f32>
	arm_mat_init_f32(&x_new, 4, 1, data_x_new);
 8001e0e:	4b23      	ldr	r3, [pc, #140]	; (8001e9c <setmatrix+0x220>)
 8001e10:	2201      	movs	r2, #1
 8001e12:	2104      	movs	r1, #4
 8001e14:	4822      	ldr	r0, [pc, #136]	; (8001ea0 <setmatrix+0x224>)
 8001e16:	f00a f977 	bl	800c108 <arm_mat_init_f32>
	arm_mat_init_f32(&P, 4, 4, data_P);
 8001e1a:	4b22      	ldr	r3, [pc, #136]	; (8001ea4 <setmatrix+0x228>)
 8001e1c:	2204      	movs	r2, #4
 8001e1e:	2104      	movs	r1, #4
 8001e20:	4821      	ldr	r0, [pc, #132]	; (8001ea8 <setmatrix+0x22c>)
 8001e22:	f00a f971 	bl	800c108 <arm_mat_init_f32>
	arm_mat_init_f32(&P_new, 4, 4, data_P_new);
 8001e26:	4b21      	ldr	r3, [pc, #132]	; (8001eac <setmatrix+0x230>)
 8001e28:	2204      	movs	r2, #4
 8001e2a:	2104      	movs	r1, #4
 8001e2c:	4820      	ldr	r0, [pc, #128]	; (8001eb0 <setmatrix+0x234>)
 8001e2e:	f00a f96b 	bl	800c108 <arm_mat_init_f32>
	arm_mat_init_f32(&y, 1, 1, data_y);
 8001e32:	4b20      	ldr	r3, [pc, #128]	; (8001eb4 <setmatrix+0x238>)
 8001e34:	2201      	movs	r2, #1
 8001e36:	2101      	movs	r1, #1
 8001e38:	481f      	ldr	r0, [pc, #124]	; (8001eb8 <setmatrix+0x23c>)
 8001e3a:	f00a f965 	bl	800c108 <arm_mat_init_f32>
	arm_mat_init_f32(&y_old, 1, 1, data_y_old);
 8001e3e:	4b1f      	ldr	r3, [pc, #124]	; (8001ebc <setmatrix+0x240>)
 8001e40:	2201      	movs	r2, #1
 8001e42:	2101      	movs	r1, #1
 8001e44:	481e      	ldr	r0, [pc, #120]	; (8001ec0 <setmatrix+0x244>)
 8001e46:	f00a f95f 	bl	800c108 <arm_mat_init_f32>
}
 8001e4a:	bf00      	nop
 8001e4c:	bd80      	pop	{r7, pc}
 8001e4e:	bf00      	nop
 8001e50:	20000488 	.word	0x20000488
 8001e54:	2000000c 	.word	0x2000000c
 8001e58:	200004c8 	.word	0x200004c8
 8001e5c:	20000010 	.word	0x20000010
 8001e60:	20000418 	.word	0x20000418
 8001e64:	20000420 	.word	0x20000420
 8001e68:	20000428 	.word	0x20000428
 8001e6c:	20000050 	.word	0x20000050
 8001e70:	20000440 	.word	0x20000440
 8001e74:	20000060 	.word	0x20000060
 8001e78:	20000448 	.word	0x20000448
 8001e7c:	20000064 	.word	0x20000064
 8001e80:	20000430 	.word	0x20000430
 8001e84:	200004d8 	.word	0x200004d8
 8001e88:	20000450 	.word	0x20000450
 8001e8c:	200004dc 	.word	0x200004dc
 8001e90:	20000438 	.word	0x20000438
 8001e94:	200004ec 	.word	0x200004ec
 8001e98:	20000468 	.word	0x20000468
 8001e9c:	200004fc 	.word	0x200004fc
 8001ea0:	20000470 	.word	0x20000470
 8001ea4:	2000050c 	.word	0x2000050c
 8001ea8:	20000478 	.word	0x20000478
 8001eac:	2000054c 	.word	0x2000054c
 8001eb0:	20000480 	.word	0x20000480
 8001eb4:	2000058c 	.word	0x2000058c
 8001eb8:	20000458 	.word	0x20000458
 8001ebc:	20000590 	.word	0x20000590
 8001ec0:	20000460 	.word	0x20000460

08001ec4 <prediction>:

void prediction(){
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	b0c2      	sub	sp, #264	; 0x108
 8001ec8:	af00      	add	r7, sp, #0

	arm_mat_mult_f32(&A, &x, &x_new);  //x_new = multiply(A, x);
 8001eca:	4a31      	ldr	r2, [pc, #196]	; (8001f90 <prediction+0xcc>)
 8001ecc:	4931      	ldr	r1, [pc, #196]	; (8001f94 <prediction+0xd0>)
 8001ece:	4832      	ldr	r0, [pc, #200]	; (8001f98 <prediction+0xd4>)
 8001ed0:	f00a f87a 	bl	800bfc8 <arm_mat_mult_f32>

	//P_new = sum(multiply(multiply(A, P), transpose(A)), multiply(multiply(G, Q), transpose(G)));
	float32_t data_mult1[16];
	arm_matrix_instance_f32 mult1;
	arm_mat_init_f32(&mult1, 4, 4, data_mult1);
 8001ed4:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8001ed8:	f107 00c0 	add.w	r0, r7, #192	; 0xc0
 8001edc:	2204      	movs	r2, #4
 8001ede:	2104      	movs	r1, #4
 8001ee0:	f00a f912 	bl	800c108 <arm_mat_init_f32>

	float32_t data_mult2[4];
	arm_matrix_instance_f32 mult2;
	arm_mat_init_f32(&mult2, 4, 1, data_mult2);
 8001ee4:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8001ee8:	f107 00a8 	add.w	r0, r7, #168	; 0xa8
 8001eec:	2201      	movs	r2, #1
 8001eee:	2104      	movs	r1, #4
 8001ef0:	f00a f90a 	bl	800c108 <arm_mat_init_f32>

	float32_t data_mult3[16];
	arm_matrix_instance_f32 mult3;
	arm_mat_init_f32(&mult3, 4, 4, data_mult3);
 8001ef4:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8001ef8:	f107 0060 	add.w	r0, r7, #96	; 0x60
 8001efc:	2204      	movs	r2, #4
 8001efe:	2104      	movs	r1, #4
 8001f00:	f00a f902 	bl	800c108 <arm_mat_init_f32>

	float32_t data_A_T[16];
	arm_matrix_instance_f32 A_T;
	arm_mat_init_f32(&A_T, 4, 4, data_A_T);
 8001f04:	f107 0320 	add.w	r3, r7, #32
 8001f08:	f107 0018 	add.w	r0, r7, #24
 8001f0c:	2204      	movs	r2, #4
 8001f0e:	2104      	movs	r1, #4
 8001f10:	f00a f8fa 	bl	800c108 <arm_mat_init_f32>

	float32_t data_G_T[4];
	arm_matrix_instance_f32 G_T;
	arm_mat_init_f32(&G_T, 1, 4, data_G_T);
 8001f14:	f107 0308 	add.w	r3, r7, #8
 8001f18:	4638      	mov	r0, r7
 8001f1a:	2204      	movs	r2, #4
 8001f1c:	2101      	movs	r1, #1
 8001f1e:	f00a f8f3 	bl	800c108 <arm_mat_init_f32>

	arm_mat_trans_f32(&A, &A_T);
 8001f22:	f107 0318 	add.w	r3, r7, #24
 8001f26:	4619      	mov	r1, r3
 8001f28:	481b      	ldr	r0, [pc, #108]	; (8001f98 <prediction+0xd4>)
 8001f2a:	f009 ff87 	bl	800be3c <arm_mat_trans_f32>
	arm_mat_trans_f32(&G, &G_T);
 8001f2e:	463b      	mov	r3, r7
 8001f30:	4619      	mov	r1, r3
 8001f32:	481a      	ldr	r0, [pc, #104]	; (8001f9c <prediction+0xd8>)
 8001f34:	f009 ff82 	bl	800be3c <arm_mat_trans_f32>
	arm_mat_mult_f32(&A, &P, &mult1);
 8001f38:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8001f3c:	461a      	mov	r2, r3
 8001f3e:	4918      	ldr	r1, [pc, #96]	; (8001fa0 <prediction+0xdc>)
 8001f40:	4815      	ldr	r0, [pc, #84]	; (8001f98 <prediction+0xd4>)
 8001f42:	f00a f841 	bl	800bfc8 <arm_mat_mult_f32>
	arm_mat_mult_f32(&G, &Q, &mult2);
 8001f46:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8001f4a:	461a      	mov	r2, r3
 8001f4c:	4915      	ldr	r1, [pc, #84]	; (8001fa4 <prediction+0xe0>)
 8001f4e:	4813      	ldr	r0, [pc, #76]	; (8001f9c <prediction+0xd8>)
 8001f50:	f00a f83a 	bl	800bfc8 <arm_mat_mult_f32>
	arm_mat_mult_f32(&mult1, &A_T, &mult1);
 8001f54:	f107 02c0 	add.w	r2, r7, #192	; 0xc0
 8001f58:	f107 0118 	add.w	r1, r7, #24
 8001f5c:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8001f60:	4618      	mov	r0, r3
 8001f62:	f00a f831 	bl	800bfc8 <arm_mat_mult_f32>
	arm_mat_mult_f32(&mult2, &G_T, &mult3);
 8001f66:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8001f6a:	4639      	mov	r1, r7
 8001f6c:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8001f70:	4618      	mov	r0, r3
 8001f72:	f00a f829 	bl	800bfc8 <arm_mat_mult_f32>
	arm_mat_add_f32(&mult1, &mult3, &P_new);
 8001f76:	f107 0160 	add.w	r1, r7, #96	; 0x60
 8001f7a:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8001f7e:	4a0a      	ldr	r2, [pc, #40]	; (8001fa8 <prediction+0xe4>)
 8001f80:	4618      	mov	r0, r3
 8001f82:	f00a f8c5 	bl	800c110 <arm_mat_add_f32>
}
 8001f86:	bf00      	nop
 8001f88:	f507 7784 	add.w	r7, r7, #264	; 0x108
 8001f8c:	46bd      	mov	sp, r7
 8001f8e:	bd80      	pop	{r7, pc}
 8001f90:	20000470 	.word	0x20000470
 8001f94:	20000468 	.word	0x20000468
 8001f98:	20000420 	.word	0x20000420
 8001f9c:	20000428 	.word	0x20000428
 8001fa0:	20000478 	.word	0x20000478
 8001fa4:	20000430 	.word	0x20000430
 8001fa8:	20000480 	.word	0x20000480

08001fac <update>:

void update(){
 8001fac:	b580      	push	{r7, lr}
 8001fae:	b0ae      	sub	sp, #184	; 0xb8
 8001fb0:	af00      	add	r7, sp, #0
	float32_t data_sumK[1];
	arm_matrix_instance_f32 sumK;
	arm_mat_init_f32(&sumK, 1, 1, data_sumK);
 8001fb2:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8001fb6:	f107 00ac 	add.w	r0, r7, #172	; 0xac
 8001fba:	2201      	movs	r2, #1
 8001fbc:	2101      	movs	r1, #1
 8001fbe:	f00a f8a3 	bl	800c108 <arm_mat_init_f32>

	float32_t data_mult3x3[16];
	arm_matrix_instance_f32 mult3x3;
	arm_mat_init_f32(&mult3x3, 4, 4, data_mult3x3);
 8001fc2:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001fc6:	f107 0064 	add.w	r0, r7, #100	; 0x64
 8001fca:	2204      	movs	r2, #4
 8001fcc:	2104      	movs	r1, #4
 8001fce:	f00a f89b 	bl	800c108 <arm_mat_init_f32>

	float32_t data_mult3x1[4];
	arm_matrix_instance_f32 mult3x1;
	arm_mat_init_f32(&mult3x1, 4, 1, data_mult3x1);
 8001fd2:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001fd6:	f107 004c 	add.w	r0, r7, #76	; 0x4c
 8001fda:	2201      	movs	r2, #1
 8001fdc:	2104      	movs	r1, #4
 8001fde:	f00a f893 	bl	800c108 <arm_mat_init_f32>

	float32_t data_mult1x3[4];
	arm_matrix_instance_f32 mult1x3;
	arm_mat_init_f32(&mult1x3, 1, 4, data_mult1x3);
 8001fe2:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001fe6:	f107 0034 	add.w	r0, r7, #52	; 0x34
 8001fea:	2204      	movs	r2, #4
 8001fec:	2101      	movs	r1, #1
 8001fee:	f00a f88b 	bl	800c108 <arm_mat_init_f32>

	float32_t data_mult1x1[1];
	arm_matrix_instance_f32 mult1x1;
	arm_mat_init_f32(&mult1x1, 1, 1, data_mult1x1);
 8001ff2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001ff6:	f107 0028 	add.w	r0, r7, #40	; 0x28
 8001ffa:	2201      	movs	r2, #1
 8001ffc:	2101      	movs	r1, #1
 8001ffe:	f00a f883 	bl	800c108 <arm_mat_init_f32>

	float32_t data_C_T[4];
	arm_matrix_instance_f32 C_T;
	arm_mat_init_f32(&C_T, 4, 1, data_C_T);
 8002002:	f107 0318 	add.w	r3, r7, #24
 8002006:	f107 0010 	add.w	r0, r7, #16
 800200a:	2201      	movs	r2, #1
 800200c:	2104      	movs	r1, #4
 800200e:	f00a f87b 	bl	800c108 <arm_mat_init_f32>

	//sumK = sum(R, multiply(multiply(C, P_new), transpose(C)));
	arm_mat_trans_f32(&C, &C_T);
 8002012:	f107 0310 	add.w	r3, r7, #16
 8002016:	4619      	mov	r1, r3
 8002018:	4837      	ldr	r0, [pc, #220]	; (80020f8 <update+0x14c>)
 800201a:	f009 ff0f 	bl	800be3c <arm_mat_trans_f32>
	arm_mat_mult_f32(&C, &P_new, &mult1x3);
 800201e:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002022:	461a      	mov	r2, r3
 8002024:	4935      	ldr	r1, [pc, #212]	; (80020fc <update+0x150>)
 8002026:	4834      	ldr	r0, [pc, #208]	; (80020f8 <update+0x14c>)
 8002028:	f009 ffce 	bl	800bfc8 <arm_mat_mult_f32>
	arm_mat_mult_f32(&mult1x3, &C_T, &mult1x1);
 800202c:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002030:	f107 0110 	add.w	r1, r7, #16
 8002034:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002038:	4618      	mov	r0, r3
 800203a:	f009 ffc5 	bl	800bfc8 <arm_mat_mult_f32>
	arm_mat_add_f32(&R, &mult1x1, &sumK);
 800203e:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 8002042:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002046:	4619      	mov	r1, r3
 8002048:	482d      	ldr	r0, [pc, #180]	; (8002100 <update+0x154>)
 800204a:	f00a f861 	bl	800c110 <arm_mat_add_f32>

	arm_matrix_instance_f32 I_sumK;
	float32_t data_I_sumK[1] = {1/data_sumK[0]};
 800204e:	ed97 7a2d 	vldr	s14, [r7, #180]	; 0xb4
 8002052:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8002056:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800205a:	edc7 7a01 	vstr	s15, [r7, #4]
	arm_mat_init_f32(&I_sumK, 1, 1, data_I_sumK);
 800205e:	1d3b      	adds	r3, r7, #4
 8002060:	f107 0008 	add.w	r0, r7, #8
 8002064:	2201      	movs	r2, #1
 8002066:	2101      	movs	r1, #1
 8002068:	f00a f84e 	bl	800c108 <arm_mat_init_f32>

	//K = multiply(multiply(P_new, transpose(C)), I_sumK);
	arm_mat_mult_f32(&P_new, &C_T, &mult3x1);
 800206c:	f107 024c 	add.w	r2, r7, #76	; 0x4c
 8002070:	f107 0310 	add.w	r3, r7, #16
 8002074:	4619      	mov	r1, r3
 8002076:	4821      	ldr	r0, [pc, #132]	; (80020fc <update+0x150>)
 8002078:	f009 ffa6 	bl	800bfc8 <arm_mat_mult_f32>
	arm_mat_mult_f32(&mult3x1, &I_sumK, &K);
 800207c:	f107 0108 	add.w	r1, r7, #8
 8002080:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8002084:	4a1f      	ldr	r2, [pc, #124]	; (8002104 <update+0x158>)
 8002086:	4618      	mov	r0, r3
 8002088:	f009 ff9e 	bl	800bfc8 <arm_mat_mult_f32>

	//P = multiply(minus(I, multiply(K, C)), P_new);
	arm_mat_mult_f32(&K, &C, &mult3x3);
 800208c:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8002090:	461a      	mov	r2, r3
 8002092:	4919      	ldr	r1, [pc, #100]	; (80020f8 <update+0x14c>)
 8002094:	481b      	ldr	r0, [pc, #108]	; (8002104 <update+0x158>)
 8002096:	f009 ff97 	bl	800bfc8 <arm_mat_mult_f32>
	arm_mat_sub_f32(&I, &mult3x3, &mult3x3);
 800209a:	f107 0264 	add.w	r2, r7, #100	; 0x64
 800209e:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80020a2:	4619      	mov	r1, r3
 80020a4:	4818      	ldr	r0, [pc, #96]	; (8002108 <update+0x15c>)
 80020a6:	f009 ff25 	bl	800bef4 <arm_mat_sub_f32>
	arm_mat_mult_f32(&mult3x3, &P_new, &P);
 80020aa:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80020ae:	4a17      	ldr	r2, [pc, #92]	; (800210c <update+0x160>)
 80020b0:	4912      	ldr	r1, [pc, #72]	; (80020fc <update+0x150>)
 80020b2:	4618      	mov	r0, r3
 80020b4:	f009 ff88 	bl	800bfc8 <arm_mat_mult_f32>

	//data_input[0] = theta_now;
	data_input[0] = theta_now;
 80020b8:	4b15      	ldr	r3, [pc, #84]	; (8002110 <update+0x164>)
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	4a15      	ldr	r2, [pc, #84]	; (8002114 <update+0x168>)
 80020be:	6013      	str	r3, [r2, #0]

	//y_old = multiply(C, x_new);
	arm_mat_mult_f32(&C, &x_new, &y_old);
 80020c0:	4a15      	ldr	r2, [pc, #84]	; (8002118 <update+0x16c>)
 80020c2:	4916      	ldr	r1, [pc, #88]	; (800211c <update+0x170>)
 80020c4:	480c      	ldr	r0, [pc, #48]	; (80020f8 <update+0x14c>)
 80020c6:	f009 ff7f 	bl	800bfc8 <arm_mat_mult_f32>

	//y = minus(input, y_old);
	arm_mat_sub_f32(&input, &y_old, &y);
 80020ca:	4a15      	ldr	r2, [pc, #84]	; (8002120 <update+0x174>)
 80020cc:	4912      	ldr	r1, [pc, #72]	; (8002118 <update+0x16c>)
 80020ce:	4815      	ldr	r0, [pc, #84]	; (8002124 <update+0x178>)
 80020d0:	f009 ff10 	bl	800bef4 <arm_mat_sub_f32>

	//x = sum(multiply(K, y), x_new);
	arm_mat_mult_f32(&K, &y, &mult3x1);
 80020d4:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80020d8:	461a      	mov	r2, r3
 80020da:	4911      	ldr	r1, [pc, #68]	; (8002120 <update+0x174>)
 80020dc:	4809      	ldr	r0, [pc, #36]	; (8002104 <update+0x158>)
 80020de:	f009 ff73 	bl	800bfc8 <arm_mat_mult_f32>
	arm_mat_add_f32(&mult3x1, &x_new, &x);
 80020e2:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80020e6:	4a10      	ldr	r2, [pc, #64]	; (8002128 <update+0x17c>)
 80020e8:	490c      	ldr	r1, [pc, #48]	; (800211c <update+0x170>)
 80020ea:	4618      	mov	r0, r3
 80020ec:	f00a f810 	bl	800c110 <arm_mat_add_f32>
}
 80020f0:	bf00      	nop
 80020f2:	37b8      	adds	r7, #184	; 0xb8
 80020f4:	46bd      	mov	sp, r7
 80020f6:	bd80      	pop	{r7, pc}
 80020f8:	20000440 	.word	0x20000440
 80020fc:	20000480 	.word	0x20000480
 8002100:	20000448 	.word	0x20000448
 8002104:	20000438 	.word	0x20000438
 8002108:	20000418 	.word	0x20000418
 800210c:	20000478 	.word	0x20000478
 8002110:	200003f4 	.word	0x200003f4
 8002114:	200004d8 	.word	0x200004d8
 8002118:	20000460 	.word	0x20000460
 800211c:	20000470 	.word	0x20000470
 8002120:	20000458 	.word	0x20000458
 8002124:	20000450 	.word	0x20000450
 8002128:	20000468 	.word	0x20000468

0800212c <kalmanfilter>:

void kalmanfilter()
{
 800212c:	b580      	push	{r7, lr}
 800212e:	af00      	add	r7, sp, #0
	prediction();
 8002130:	f7ff fec8 	bl	8001ec4 <prediction>
	update();
 8002134:	f7ff ff3a 	bl	8001fac <update>
	position_kalman = data_x_new[0];
 8002138:	4b08      	ldr	r3, [pc, #32]	; (800215c <kalmanfilter+0x30>)
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	4a08      	ldr	r2, [pc, #32]	; (8002160 <kalmanfilter+0x34>)
 800213e:	6013      	str	r3, [r2, #0]
	omega_kalman = data_x_new[1];
 8002140:	4b06      	ldr	r3, [pc, #24]	; (800215c <kalmanfilter+0x30>)
 8002142:	685b      	ldr	r3, [r3, #4]
 8002144:	4a07      	ldr	r2, [pc, #28]	; (8002164 <kalmanfilter+0x38>)
 8002146:	6013      	str	r3, [r2, #0]
	alpha_kalman = data_x_new[2];
 8002148:	4b04      	ldr	r3, [pc, #16]	; (800215c <kalmanfilter+0x30>)
 800214a:	689b      	ldr	r3, [r3, #8]
 800214c:	4a06      	ldr	r2, [pc, #24]	; (8002168 <kalmanfilter+0x3c>)
 800214e:	6013      	str	r3, [r2, #0]
	jerk_kalman = data_x_new[3];
 8002150:	4b02      	ldr	r3, [pc, #8]	; (800215c <kalmanfilter+0x30>)
 8002152:	68db      	ldr	r3, [r3, #12]
 8002154:	4a05      	ldr	r2, [pc, #20]	; (800216c <kalmanfilter+0x40>)
 8002156:	6013      	str	r3, [r2, #0]
}
 8002158:	bf00      	nop
 800215a:	bd80      	pop	{r7, pc}
 800215c:	200004fc 	.word	0x200004fc
 8002160:	20000408 	.word	0x20000408
 8002164:	2000040c 	.word	0x2000040c
 8002168:	20000410 	.word	0x20000410
 800216c:	20000414 	.word	0x20000414

08002170 <TrajectoryGenerator>:

void TrajectoryGenerator()
{	if(TrajectoryGenerator_Flag)
 8002170:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002174:	b082      	sub	sp, #8
 8002176:	af00      	add	r7, sp, #0
 8002178:	4b53      	ldr	r3, [pc, #332]	; (80022c8 <TrajectoryGenerator+0x158>)
 800217a:	781b      	ldrb	r3, [r3, #0]
 800217c:	2b00      	cmp	r3, #0
 800217e:	f001 80ad 	beq.w	80032dc <TrajectoryGenerator+0x116c>
		static float N;
		static float Va;
		static float Sa;
		static float Sv;

		j_max = positive(j_max);
 8002182:	4b52      	ldr	r3, [pc, #328]	; (80022cc <TrajectoryGenerator+0x15c>)
 8002184:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002188:	4610      	mov	r0, r2
 800218a:	4619      	mov	r1, r3
 800218c:	f7fe fcb0 	bl	8000af0 <__aeabi_d2f>
 8002190:	4603      	mov	r3, r0
 8002192:	ee00 3a10 	vmov	s0, r3
 8002196:	f002 f89d 	bl	80042d4 <positive>
 800219a:	ee10 3a10 	vmov	r3, s0
 800219e:	4618      	mov	r0, r3
 80021a0:	f7fe f97e 	bl	80004a0 <__aeabi_f2d>
 80021a4:	4602      	mov	r2, r0
 80021a6:	460b      	mov	r3, r1
 80021a8:	4948      	ldr	r1, [pc, #288]	; (80022cc <TrajectoryGenerator+0x15c>)
 80021aa:	e9c1 2300 	strd	r2, r3, [r1]
		a_max = positive(a_max);
 80021ae:	4b48      	ldr	r3, [pc, #288]	; (80022d0 <TrajectoryGenerator+0x160>)
 80021b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021b4:	4610      	mov	r0, r2
 80021b6:	4619      	mov	r1, r3
 80021b8:	f7fe fc9a 	bl	8000af0 <__aeabi_d2f>
 80021bc:	4603      	mov	r3, r0
 80021be:	ee00 3a10 	vmov	s0, r3
 80021c2:	f002 f887 	bl	80042d4 <positive>
 80021c6:	ee10 3a10 	vmov	r3, s0
 80021ca:	4618      	mov	r0, r3
 80021cc:	f7fe f968 	bl	80004a0 <__aeabi_f2d>
 80021d0:	4602      	mov	r2, r0
 80021d2:	460b      	mov	r3, r1
 80021d4:	493e      	ldr	r1, [pc, #248]	; (80022d0 <TrajectoryGenerator+0x160>)
 80021d6:	e9c1 2300 	strd	r2, r3, [r1]
		w_max = positive(w_max);
 80021da:	4b3e      	ldr	r3, [pc, #248]	; (80022d4 <TrajectoryGenerator+0x164>)
 80021dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021e0:	4610      	mov	r0, r2
 80021e2:	4619      	mov	r1, r3
 80021e4:	f7fe fc84 	bl	8000af0 <__aeabi_d2f>
 80021e8:	4603      	mov	r3, r0
 80021ea:	ee00 3a10 	vmov	s0, r3
 80021ee:	f002 f871 	bl	80042d4 <positive>
 80021f2:	ee10 3a10 	vmov	r3, s0
 80021f6:	4618      	mov	r0, r3
 80021f8:	f7fe f952 	bl	80004a0 <__aeabi_f2d>
 80021fc:	4602      	mov	r2, r0
 80021fe:	460b      	mov	r3, r1
 8002200:	4934      	ldr	r1, [pc, #208]	; (80022d4 <TrajectoryGenerator+0x164>)
 8002202:	e9c1 2300 	strd	r2, r3, [r1]

		theta_0 = theta_now;
 8002206:	4b34      	ldr	r3, [pc, #208]	; (80022d8 <TrajectoryGenerator+0x168>)
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	4618      	mov	r0, r3
 800220c:	f7fe f948 	bl	80004a0 <__aeabi_f2d>
 8002210:	4602      	mov	r2, r0
 8002212:	460b      	mov	r3, r1
 8002214:	4931      	ldr	r1, [pc, #196]	; (80022dc <TrajectoryGenerator+0x16c>)
 8002216:	e9c1 2300 	strd	r2, r3, [r1]

		theta_dest = theta_f - theta_0;
 800221a:	4b31      	ldr	r3, [pc, #196]	; (80022e0 <TrajectoryGenerator+0x170>)
 800221c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002220:	4b2e      	ldr	r3, [pc, #184]	; (80022dc <TrajectoryGenerator+0x16c>)
 8002222:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002226:	f7fd ffdb 	bl	80001e0 <__aeabi_dsub>
 800222a:	4602      	mov	r2, r0
 800222c:	460b      	mov	r3, r1
 800222e:	492d      	ldr	r1, [pc, #180]	; (80022e4 <TrajectoryGenerator+0x174>)
 8002230:	e9c1 2300 	strd	r2, r3, [r1]

		if(theta_dest < 0)
 8002234:	4b2b      	ldr	r3, [pc, #172]	; (80022e4 <TrajectoryGenerator+0x174>)
 8002236:	e9d3 0100 	ldrd	r0, r1, [r3]
 800223a:	f04f 0200 	mov.w	r2, #0
 800223e:	f04f 0300 	mov.w	r3, #0
 8002242:	f7fe fbf7 	bl	8000a34 <__aeabi_dcmplt>
 8002246:	4603      	mov	r3, r0
 8002248:	2b00      	cmp	r3, #0
 800224a:	d00c      	beq.n	8002266 <TrajectoryGenerator+0xf6>
		{
			theta_dest = -(theta_dest);
 800224c:	4b25      	ldr	r3, [pc, #148]	; (80022e4 <TrajectoryGenerator+0x174>)
 800224e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002252:	4614      	mov	r4, r2
 8002254:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 8002258:	4b22      	ldr	r3, [pc, #136]	; (80022e4 <TrajectoryGenerator+0x174>)
 800225a:	e9c3 4500 	strd	r4, r5, [r3]
			dir = 0;
 800225e:	4b22      	ldr	r3, [pc, #136]	; (80022e8 <TrajectoryGenerator+0x178>)
 8002260:	2200      	movs	r2, #0
 8002262:	701a      	strb	r2, [r3, #0]
 8002264:	e002      	b.n	800226c <TrajectoryGenerator+0xfc>
		}

		else
		{
			dir = 1;
 8002266:	4b20      	ldr	r3, [pc, #128]	; (80022e8 <TrajectoryGenerator+0x178>)
 8002268:	2201      	movs	r2, #1
 800226a:	701a      	strb	r2, [r3, #0]
		}

		if(w_max*j_max < pow(a_max,2.0)){
 800226c:	4b19      	ldr	r3, [pc, #100]	; (80022d4 <TrajectoryGenerator+0x164>)
 800226e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002272:	4b16      	ldr	r3, [pc, #88]	; (80022cc <TrajectoryGenerator+0x15c>)
 8002274:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002278:	f7fe f96a 	bl	8000550 <__aeabi_dmul>
 800227c:	4602      	mov	r2, r0
 800227e:	460b      	mov	r3, r1
 8002280:	4614      	mov	r4, r2
 8002282:	461d      	mov	r5, r3
 8002284:	4b12      	ldr	r3, [pc, #72]	; (80022d0 <TrajectoryGenerator+0x160>)
 8002286:	ed93 7b00 	vldr	d7, [r3]
 800228a:	ed9f 1b0d 	vldr	d1, [pc, #52]	; 80022c0 <TrajectoryGenerator+0x150>
 800228e:	eeb0 0a47 	vmov.f32	s0, s14
 8002292:	eef0 0a67 	vmov.f32	s1, s15
 8002296:	f00a f85b 	bl	800c350 <pow>
 800229a:	ec53 2b10 	vmov	r2, r3, d0
 800229e:	4620      	mov	r0, r4
 80022a0:	4629      	mov	r1, r5
 80022a2:	f7fe fbc7 	bl	8000a34 <__aeabi_dcmplt>
 80022a6:	4603      	mov	r3, r0
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d023      	beq.n	80022f4 <TrajectoryGenerator+0x184>
			M=1.0;
 80022ac:	4b0f      	ldr	r3, [pc, #60]	; (80022ec <TrajectoryGenerator+0x17c>)
 80022ae:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80022b2:	601a      	str	r2, [r3, #0]
			N=0.0;
 80022b4:	4b0e      	ldr	r3, [pc, #56]	; (80022f0 <TrajectoryGenerator+0x180>)
 80022b6:	f04f 0200 	mov.w	r2, #0
 80022ba:	601a      	str	r2, [r3, #0]
 80022bc:	e042      	b.n	8002344 <TrajectoryGenerator+0x1d4>
 80022be:	bf00      	nop
 80022c0:	00000000 	.word	0x00000000
 80022c4:	40000000 	.word	0x40000000
 80022c8:	200003ea 	.word	0x200003ea
 80022cc:	20000078 	.word	0x20000078
 80022d0:	20000070 	.word	0x20000070
 80022d4:	20000068 	.word	0x20000068
 80022d8:	200003f4 	.word	0x200003f4
 80022dc:	200005c0 	.word	0x200005c0
 80022e0:	200005c8 	.word	0x200005c8
 80022e4:	200005d0 	.word	0x200005d0
 80022e8:	200000d9 	.word	0x200000d9
 80022ec:	200006e0 	.word	0x200006e0
 80022f0:	200006e4 	.word	0x200006e4
		}

		else if(w_max*j_max >= pow(a_max,2.0)){
 80022f4:	4b96      	ldr	r3, [pc, #600]	; (8002550 <TrajectoryGenerator+0x3e0>)
 80022f6:	e9d3 0100 	ldrd	r0, r1, [r3]
 80022fa:	4b96      	ldr	r3, [pc, #600]	; (8002554 <TrajectoryGenerator+0x3e4>)
 80022fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002300:	f7fe f926 	bl	8000550 <__aeabi_dmul>
 8002304:	4602      	mov	r2, r0
 8002306:	460b      	mov	r3, r1
 8002308:	4614      	mov	r4, r2
 800230a:	461d      	mov	r5, r3
 800230c:	4b92      	ldr	r3, [pc, #584]	; (8002558 <TrajectoryGenerator+0x3e8>)
 800230e:	ed93 7b00 	vldr	d7, [r3]
 8002312:	ed9f 1b8b 	vldr	d1, [pc, #556]	; 8002540 <TrajectoryGenerator+0x3d0>
 8002316:	eeb0 0a47 	vmov.f32	s0, s14
 800231a:	eef0 0a67 	vmov.f32	s1, s15
 800231e:	f00a f817 	bl	800c350 <pow>
 8002322:	ec53 2b10 	vmov	r2, r3, d0
 8002326:	4620      	mov	r0, r4
 8002328:	4629      	mov	r1, r5
 800232a:	f7fe fb97 	bl	8000a5c <__aeabi_dcmpge>
 800232e:	4603      	mov	r3, r0
 8002330:	2b00      	cmp	r3, #0
 8002332:	d007      	beq.n	8002344 <TrajectoryGenerator+0x1d4>
			M=0.0;
 8002334:	4b89      	ldr	r3, [pc, #548]	; (800255c <TrajectoryGenerator+0x3ec>)
 8002336:	f04f 0200 	mov.w	r2, #0
 800233a:	601a      	str	r2, [r3, #0]
			N=1.0;
 800233c:	4b88      	ldr	r3, [pc, #544]	; (8002560 <TrajectoryGenerator+0x3f0>)
 800233e:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8002342:	601a      	str	r2, [r3, #0]
		}

		Va = pow(a_max,2.0)/j_max;
 8002344:	4b84      	ldr	r3, [pc, #528]	; (8002558 <TrajectoryGenerator+0x3e8>)
 8002346:	ed93 7b00 	vldr	d7, [r3]
 800234a:	ed9f 1b7d 	vldr	d1, [pc, #500]	; 8002540 <TrajectoryGenerator+0x3d0>
 800234e:	eeb0 0a47 	vmov.f32	s0, s14
 8002352:	eef0 0a67 	vmov.f32	s1, s15
 8002356:	f009 fffb 	bl	800c350 <pow>
 800235a:	ec51 0b10 	vmov	r0, r1, d0
 800235e:	4b7d      	ldr	r3, [pc, #500]	; (8002554 <TrajectoryGenerator+0x3e4>)
 8002360:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002364:	f7fe fa1e 	bl	80007a4 <__aeabi_ddiv>
 8002368:	4602      	mov	r2, r0
 800236a:	460b      	mov	r3, r1
 800236c:	4610      	mov	r0, r2
 800236e:	4619      	mov	r1, r3
 8002370:	f7fe fbbe 	bl	8000af0 <__aeabi_d2f>
 8002374:	4603      	mov	r3, r0
 8002376:	4a7b      	ldr	r2, [pc, #492]	; (8002564 <TrajectoryGenerator+0x3f4>)
 8002378:	6013      	str	r3, [r2, #0]
		Sa = (2.0*pow(a_max,3.0))/(pow(j_max,2.0));
 800237a:	4b77      	ldr	r3, [pc, #476]	; (8002558 <TrajectoryGenerator+0x3e8>)
 800237c:	ed93 7b00 	vldr	d7, [r3]
 8002380:	ed9f 1b71 	vldr	d1, [pc, #452]	; 8002548 <TrajectoryGenerator+0x3d8>
 8002384:	eeb0 0a47 	vmov.f32	s0, s14
 8002388:	eef0 0a67 	vmov.f32	s1, s15
 800238c:	f009 ffe0 	bl	800c350 <pow>
 8002390:	ec51 0b10 	vmov	r0, r1, d0
 8002394:	4602      	mov	r2, r0
 8002396:	460b      	mov	r3, r1
 8002398:	f7fd ff24 	bl	80001e4 <__adddf3>
 800239c:	4602      	mov	r2, r0
 800239e:	460b      	mov	r3, r1
 80023a0:	4614      	mov	r4, r2
 80023a2:	461d      	mov	r5, r3
 80023a4:	4b6b      	ldr	r3, [pc, #428]	; (8002554 <TrajectoryGenerator+0x3e4>)
 80023a6:	ed93 7b00 	vldr	d7, [r3]
 80023aa:	ed9f 1b65 	vldr	d1, [pc, #404]	; 8002540 <TrajectoryGenerator+0x3d0>
 80023ae:	eeb0 0a47 	vmov.f32	s0, s14
 80023b2:	eef0 0a67 	vmov.f32	s1, s15
 80023b6:	f009 ffcb 	bl	800c350 <pow>
 80023ba:	ec53 2b10 	vmov	r2, r3, d0
 80023be:	4620      	mov	r0, r4
 80023c0:	4629      	mov	r1, r5
 80023c2:	f7fe f9ef 	bl	80007a4 <__aeabi_ddiv>
 80023c6:	4602      	mov	r2, r0
 80023c8:	460b      	mov	r3, r1
 80023ca:	4610      	mov	r0, r2
 80023cc:	4619      	mov	r1, r3
 80023ce:	f7fe fb8f 	bl	8000af0 <__aeabi_d2f>
 80023d2:	4603      	mov	r3, r0
 80023d4:	4a64      	ldr	r2, [pc, #400]	; (8002568 <TrajectoryGenerator+0x3f8>)
 80023d6:	6013      	str	r3, [r2, #0]
		Sv = w_max*(M*(2.0*sqrt(w_max/j_max))+N*((w_max/a_max)+(a_max/j_max)));
 80023d8:	4b60      	ldr	r3, [pc, #384]	; (800255c <TrajectoryGenerator+0x3ec>)
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	4618      	mov	r0, r3
 80023de:	f7fe f85f 	bl	80004a0 <__aeabi_f2d>
 80023e2:	4604      	mov	r4, r0
 80023e4:	460d      	mov	r5, r1
 80023e6:	4b5a      	ldr	r3, [pc, #360]	; (8002550 <TrajectoryGenerator+0x3e0>)
 80023e8:	e9d3 0100 	ldrd	r0, r1, [r3]
 80023ec:	4b59      	ldr	r3, [pc, #356]	; (8002554 <TrajectoryGenerator+0x3e4>)
 80023ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023f2:	f7fe f9d7 	bl	80007a4 <__aeabi_ddiv>
 80023f6:	4602      	mov	r2, r0
 80023f8:	460b      	mov	r3, r1
 80023fa:	ec43 2b17 	vmov	d7, r2, r3
 80023fe:	eeb0 0a47 	vmov.f32	s0, s14
 8002402:	eef0 0a67 	vmov.f32	s1, s15
 8002406:	f00a f813 	bl	800c430 <sqrt>
 800240a:	ec51 0b10 	vmov	r0, r1, d0
 800240e:	4602      	mov	r2, r0
 8002410:	460b      	mov	r3, r1
 8002412:	f7fd fee7 	bl	80001e4 <__adddf3>
 8002416:	4602      	mov	r2, r0
 8002418:	460b      	mov	r3, r1
 800241a:	4620      	mov	r0, r4
 800241c:	4629      	mov	r1, r5
 800241e:	f7fe f897 	bl	8000550 <__aeabi_dmul>
 8002422:	4602      	mov	r2, r0
 8002424:	460b      	mov	r3, r1
 8002426:	4690      	mov	r8, r2
 8002428:	4699      	mov	r9, r3
 800242a:	4b4d      	ldr	r3, [pc, #308]	; (8002560 <TrajectoryGenerator+0x3f0>)
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	4618      	mov	r0, r3
 8002430:	f7fe f836 	bl	80004a0 <__aeabi_f2d>
 8002434:	4604      	mov	r4, r0
 8002436:	460d      	mov	r5, r1
 8002438:	4b45      	ldr	r3, [pc, #276]	; (8002550 <TrajectoryGenerator+0x3e0>)
 800243a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800243e:	4b46      	ldr	r3, [pc, #280]	; (8002558 <TrajectoryGenerator+0x3e8>)
 8002440:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002444:	f7fe f9ae 	bl	80007a4 <__aeabi_ddiv>
 8002448:	4602      	mov	r2, r0
 800244a:	460b      	mov	r3, r1
 800244c:	4692      	mov	sl, r2
 800244e:	469b      	mov	fp, r3
 8002450:	4b41      	ldr	r3, [pc, #260]	; (8002558 <TrajectoryGenerator+0x3e8>)
 8002452:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002456:	4b3f      	ldr	r3, [pc, #252]	; (8002554 <TrajectoryGenerator+0x3e4>)
 8002458:	e9d3 2300 	ldrd	r2, r3, [r3]
 800245c:	f7fe f9a2 	bl	80007a4 <__aeabi_ddiv>
 8002460:	4602      	mov	r2, r0
 8002462:	460b      	mov	r3, r1
 8002464:	4650      	mov	r0, sl
 8002466:	4659      	mov	r1, fp
 8002468:	f7fd febc 	bl	80001e4 <__adddf3>
 800246c:	4602      	mov	r2, r0
 800246e:	460b      	mov	r3, r1
 8002470:	4620      	mov	r0, r4
 8002472:	4629      	mov	r1, r5
 8002474:	f7fe f86c 	bl	8000550 <__aeabi_dmul>
 8002478:	4602      	mov	r2, r0
 800247a:	460b      	mov	r3, r1
 800247c:	4640      	mov	r0, r8
 800247e:	4649      	mov	r1, r9
 8002480:	f7fd feb0 	bl	80001e4 <__adddf3>
 8002484:	4602      	mov	r2, r0
 8002486:	460b      	mov	r3, r1
 8002488:	4610      	mov	r0, r2
 800248a:	4619      	mov	r1, r3
 800248c:	4b30      	ldr	r3, [pc, #192]	; (8002550 <TrajectoryGenerator+0x3e0>)
 800248e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002492:	f7fe f85d 	bl	8000550 <__aeabi_dmul>
 8002496:	4602      	mov	r2, r0
 8002498:	460b      	mov	r3, r1
 800249a:	4610      	mov	r0, r2
 800249c:	4619      	mov	r1, r3
 800249e:	f7fe fb27 	bl	8000af0 <__aeabi_d2f>
 80024a2:	4603      	mov	r3, r0
 80024a4:	4a31      	ldr	r2, [pc, #196]	; (800256c <TrajectoryGenerator+0x3fc>)
 80024a6:	6013      	str	r3, [r2, #0]

		if(w_max < Va){
 80024a8:	4b2e      	ldr	r3, [pc, #184]	; (8002564 <TrajectoryGenerator+0x3f4>)
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	4618      	mov	r0, r3
 80024ae:	f7fd fff7 	bl	80004a0 <__aeabi_f2d>
 80024b2:	4b27      	ldr	r3, [pc, #156]	; (8002550 <TrajectoryGenerator+0x3e0>)
 80024b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80024b8:	f7fe fada 	bl	8000a70 <__aeabi_dcmpgt>
 80024bc:	4603      	mov	r3, r0
 80024be:	2b00      	cmp	r3, #0
 80024c0:	f000 80ea 	beq.w	8002698 <TrajectoryGenerator+0x528>
			if(theta_dest > Sa){
 80024c4:	4b28      	ldr	r3, [pc, #160]	; (8002568 <TrajectoryGenerator+0x3f8>)
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	4618      	mov	r0, r3
 80024ca:	f7fd ffe9 	bl	80004a0 <__aeabi_f2d>
 80024ce:	4b28      	ldr	r3, [pc, #160]	; (8002570 <TrajectoryGenerator+0x400>)
 80024d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80024d4:	f7fe faae 	bl	8000a34 <__aeabi_dcmplt>
 80024d8:	4603      	mov	r3, r0
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d050      	beq.n	8002580 <TrajectoryGenerator+0x410>
				//caseI
				tj = sqrt((w_max/j_max));
 80024de:	4b1c      	ldr	r3, [pc, #112]	; (8002550 <TrajectoryGenerator+0x3e0>)
 80024e0:	e9d3 0100 	ldrd	r0, r1, [r3]
 80024e4:	4b1b      	ldr	r3, [pc, #108]	; (8002554 <TrajectoryGenerator+0x3e4>)
 80024e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80024ea:	f7fe f95b 	bl	80007a4 <__aeabi_ddiv>
 80024ee:	4602      	mov	r2, r0
 80024f0:	460b      	mov	r3, r1
 80024f2:	ec43 2b17 	vmov	d7, r2, r3
 80024f6:	eeb0 0a47 	vmov.f32	s0, s14
 80024fa:	eef0 0a67 	vmov.f32	s1, s15
 80024fe:	f009 ff97 	bl	800c430 <sqrt>
 8002502:	ec53 2b10 	vmov	r2, r3, d0
 8002506:	4610      	mov	r0, r2
 8002508:	4619      	mov	r1, r3
 800250a:	f7fe faf1 	bl	8000af0 <__aeabi_d2f>
 800250e:	4603      	mov	r3, r0
 8002510:	4a18      	ldr	r2, [pc, #96]	; (8002574 <TrajectoryGenerator+0x404>)
 8002512:	6013      	str	r3, [r2, #0]
				ta = tj;
 8002514:	4b17      	ldr	r3, [pc, #92]	; (8002574 <TrajectoryGenerator+0x404>)
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	4a17      	ldr	r2, [pc, #92]	; (8002578 <TrajectoryGenerator+0x408>)
 800251a:	6013      	str	r3, [r2, #0]
				tv = theta_dest/w_max;
 800251c:	4b14      	ldr	r3, [pc, #80]	; (8002570 <TrajectoryGenerator+0x400>)
 800251e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002522:	4b0b      	ldr	r3, [pc, #44]	; (8002550 <TrajectoryGenerator+0x3e0>)
 8002524:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002528:	f7fe f93c 	bl	80007a4 <__aeabi_ddiv>
 800252c:	4602      	mov	r2, r0
 800252e:	460b      	mov	r3, r1
 8002530:	4610      	mov	r0, r2
 8002532:	4619      	mov	r1, r3
 8002534:	f7fe fadc 	bl	8000af0 <__aeabi_d2f>
 8002538:	4603      	mov	r3, r0
 800253a:	4a10      	ldr	r2, [pc, #64]	; (800257c <TrajectoryGenerator+0x40c>)
 800253c:	6013      	str	r3, [r2, #0]
 800253e:	e223      	b.n	8002988 <TrajectoryGenerator+0x818>
 8002540:	00000000 	.word	0x00000000
 8002544:	40000000 	.word	0x40000000
 8002548:	00000000 	.word	0x00000000
 800254c:	40080000 	.word	0x40080000
 8002550:	20000068 	.word	0x20000068
 8002554:	20000078 	.word	0x20000078
 8002558:	20000070 	.word	0x20000070
 800255c:	200006e0 	.word	0x200006e0
 8002560:	200006e4 	.word	0x200006e4
 8002564:	200006e8 	.word	0x200006e8
 8002568:	200006ec 	.word	0x200006ec
 800256c:	200006f0 	.word	0x200006f0
 8002570:	200005d0 	.word	0x200005d0
 8002574:	200005b4 	.word	0x200005b4
 8002578:	200005b8 	.word	0x200005b8
 800257c:	200005bc 	.word	0x200005bc
			}
			else if(theta_dest < Sa){
 8002580:	4b6f      	ldr	r3, [pc, #444]	; (8002740 <TrajectoryGenerator+0x5d0>)
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	4618      	mov	r0, r3
 8002586:	f7fd ff8b 	bl	80004a0 <__aeabi_f2d>
 800258a:	4b6e      	ldr	r3, [pc, #440]	; (8002744 <TrajectoryGenerator+0x5d4>)
 800258c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002590:	f7fe fa6e 	bl	8000a70 <__aeabi_dcmpgt>
 8002594:	4603      	mov	r3, r0
 8002596:	2b00      	cmp	r3, #0
 8002598:	f000 81f6 	beq.w	8002988 <TrajectoryGenerator+0x818>
				if(theta_dest < Sv){
 800259c:	4b6a      	ldr	r3, [pc, #424]	; (8002748 <TrajectoryGenerator+0x5d8>)
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	4618      	mov	r0, r3
 80025a2:	f7fd ff7d 	bl	80004a0 <__aeabi_f2d>
 80025a6:	4b67      	ldr	r3, [pc, #412]	; (8002744 <TrajectoryGenerator+0x5d4>)
 80025a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025ac:	f7fe fa60 	bl	8000a70 <__aeabi_dcmpgt>
 80025b0:	4603      	mov	r3, r0
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d031      	beq.n	800261a <TrajectoryGenerator+0x4aa>
					//caseIV
					tj = pow((theta_dest/(2.0*j_max)),0.3333);
 80025b6:	4b63      	ldr	r3, [pc, #396]	; (8002744 <TrajectoryGenerator+0x5d4>)
 80025b8:	e9d3 4500 	ldrd	r4, r5, [r3]
 80025bc:	4b63      	ldr	r3, [pc, #396]	; (800274c <TrajectoryGenerator+0x5dc>)
 80025be:	e9d3 0100 	ldrd	r0, r1, [r3]
 80025c2:	4602      	mov	r2, r0
 80025c4:	460b      	mov	r3, r1
 80025c6:	f7fd fe0d 	bl	80001e4 <__adddf3>
 80025ca:	4602      	mov	r2, r0
 80025cc:	460b      	mov	r3, r1
 80025ce:	4620      	mov	r0, r4
 80025d0:	4629      	mov	r1, r5
 80025d2:	f7fe f8e7 	bl	80007a4 <__aeabi_ddiv>
 80025d6:	4602      	mov	r2, r0
 80025d8:	460b      	mov	r3, r1
 80025da:	ec43 2b17 	vmov	d7, r2, r3
 80025de:	ed9f 1b56 	vldr	d1, [pc, #344]	; 8002738 <TrajectoryGenerator+0x5c8>
 80025e2:	eeb0 0a47 	vmov.f32	s0, s14
 80025e6:	eef0 0a67 	vmov.f32	s1, s15
 80025ea:	f009 feb1 	bl	800c350 <pow>
 80025ee:	ec53 2b10 	vmov	r2, r3, d0
 80025f2:	4610      	mov	r0, r2
 80025f4:	4619      	mov	r1, r3
 80025f6:	f7fe fa7b 	bl	8000af0 <__aeabi_d2f>
 80025fa:	4603      	mov	r3, r0
 80025fc:	4a54      	ldr	r2, [pc, #336]	; (8002750 <TrajectoryGenerator+0x5e0>)
 80025fe:	6013      	str	r3, [r2, #0]
					ta = tj;
 8002600:	4b53      	ldr	r3, [pc, #332]	; (8002750 <TrajectoryGenerator+0x5e0>)
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	4a53      	ldr	r2, [pc, #332]	; (8002754 <TrajectoryGenerator+0x5e4>)
 8002606:	6013      	str	r3, [r2, #0]
					tv = 2.0*tj;
 8002608:	4b51      	ldr	r3, [pc, #324]	; (8002750 <TrajectoryGenerator+0x5e0>)
 800260a:	edd3 7a00 	vldr	s15, [r3]
 800260e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002612:	4b51      	ldr	r3, [pc, #324]	; (8002758 <TrajectoryGenerator+0x5e8>)
 8002614:	edc3 7a00 	vstr	s15, [r3]
 8002618:	e1b6      	b.n	8002988 <TrajectoryGenerator+0x818>
				}
				else if(theta_dest > Sv){
 800261a:	4b4b      	ldr	r3, [pc, #300]	; (8002748 <TrajectoryGenerator+0x5d8>)
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	4618      	mov	r0, r3
 8002620:	f7fd ff3e 	bl	80004a0 <__aeabi_f2d>
 8002624:	4b47      	ldr	r3, [pc, #284]	; (8002744 <TrajectoryGenerator+0x5d4>)
 8002626:	e9d3 2300 	ldrd	r2, r3, [r3]
 800262a:	f7fe fa03 	bl	8000a34 <__aeabi_dcmplt>
 800262e:	4603      	mov	r3, r0
 8002630:	2b00      	cmp	r3, #0
 8002632:	f000 81a9 	beq.w	8002988 <TrajectoryGenerator+0x818>
					//caseIII
					tj = sqrt((w_max/j_max));
 8002636:	4b49      	ldr	r3, [pc, #292]	; (800275c <TrajectoryGenerator+0x5ec>)
 8002638:	e9d3 0100 	ldrd	r0, r1, [r3]
 800263c:	4b43      	ldr	r3, [pc, #268]	; (800274c <TrajectoryGenerator+0x5dc>)
 800263e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002642:	f7fe f8af 	bl	80007a4 <__aeabi_ddiv>
 8002646:	4602      	mov	r2, r0
 8002648:	460b      	mov	r3, r1
 800264a:	ec43 2b17 	vmov	d7, r2, r3
 800264e:	eeb0 0a47 	vmov.f32	s0, s14
 8002652:	eef0 0a67 	vmov.f32	s1, s15
 8002656:	f009 feeb 	bl	800c430 <sqrt>
 800265a:	ec53 2b10 	vmov	r2, r3, d0
 800265e:	4610      	mov	r0, r2
 8002660:	4619      	mov	r1, r3
 8002662:	f7fe fa45 	bl	8000af0 <__aeabi_d2f>
 8002666:	4603      	mov	r3, r0
 8002668:	4a39      	ldr	r2, [pc, #228]	; (8002750 <TrajectoryGenerator+0x5e0>)
 800266a:	6013      	str	r3, [r2, #0]
					ta = tj;
 800266c:	4b38      	ldr	r3, [pc, #224]	; (8002750 <TrajectoryGenerator+0x5e0>)
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	4a38      	ldr	r2, [pc, #224]	; (8002754 <TrajectoryGenerator+0x5e4>)
 8002672:	6013      	str	r3, [r2, #0]
					tv = theta_dest/w_max;
 8002674:	4b33      	ldr	r3, [pc, #204]	; (8002744 <TrajectoryGenerator+0x5d4>)
 8002676:	e9d3 0100 	ldrd	r0, r1, [r3]
 800267a:	4b38      	ldr	r3, [pc, #224]	; (800275c <TrajectoryGenerator+0x5ec>)
 800267c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002680:	f7fe f890 	bl	80007a4 <__aeabi_ddiv>
 8002684:	4602      	mov	r2, r0
 8002686:	460b      	mov	r3, r1
 8002688:	4610      	mov	r0, r2
 800268a:	4619      	mov	r1, r3
 800268c:	f7fe fa30 	bl	8000af0 <__aeabi_d2f>
 8002690:	4603      	mov	r3, r0
 8002692:	4a31      	ldr	r2, [pc, #196]	; (8002758 <TrajectoryGenerator+0x5e8>)
 8002694:	6013      	str	r3, [r2, #0]
 8002696:	e177      	b.n	8002988 <TrajectoryGenerator+0x818>
				}
			}
		}
		else if(w_max >= Va){
 8002698:	4b31      	ldr	r3, [pc, #196]	; (8002760 <TrajectoryGenerator+0x5f0>)
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	4618      	mov	r0, r3
 800269e:	f7fd feff 	bl	80004a0 <__aeabi_f2d>
 80026a2:	4b2e      	ldr	r3, [pc, #184]	; (800275c <TrajectoryGenerator+0x5ec>)
 80026a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026a8:	f7fe f9ce 	bl	8000a48 <__aeabi_dcmple>
 80026ac:	4603      	mov	r3, r0
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	f000 816a 	beq.w	8002988 <TrajectoryGenerator+0x818>
			if(theta_dest < Sa){
 80026b4:	4b22      	ldr	r3, [pc, #136]	; (8002740 <TrajectoryGenerator+0x5d0>)
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	4618      	mov	r0, r3
 80026ba:	f7fd fef1 	bl	80004a0 <__aeabi_f2d>
 80026be:	4b21      	ldr	r3, [pc, #132]	; (8002744 <TrajectoryGenerator+0x5d4>)
 80026c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026c4:	f7fe f9d4 	bl	8000a70 <__aeabi_dcmpgt>
 80026c8:	4603      	mov	r3, r0
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d04a      	beq.n	8002764 <TrajectoryGenerator+0x5f4>
				//caseII
				tj = pow((theta_dest/(2.0*j_max)),0.3333);
 80026ce:	4b1d      	ldr	r3, [pc, #116]	; (8002744 <TrajectoryGenerator+0x5d4>)
 80026d0:	e9d3 4500 	ldrd	r4, r5, [r3]
 80026d4:	4b1d      	ldr	r3, [pc, #116]	; (800274c <TrajectoryGenerator+0x5dc>)
 80026d6:	e9d3 0100 	ldrd	r0, r1, [r3]
 80026da:	4602      	mov	r2, r0
 80026dc:	460b      	mov	r3, r1
 80026de:	f7fd fd81 	bl	80001e4 <__adddf3>
 80026e2:	4602      	mov	r2, r0
 80026e4:	460b      	mov	r3, r1
 80026e6:	4620      	mov	r0, r4
 80026e8:	4629      	mov	r1, r5
 80026ea:	f7fe f85b 	bl	80007a4 <__aeabi_ddiv>
 80026ee:	4602      	mov	r2, r0
 80026f0:	460b      	mov	r3, r1
 80026f2:	ec43 2b17 	vmov	d7, r2, r3
 80026f6:	ed9f 1b10 	vldr	d1, [pc, #64]	; 8002738 <TrajectoryGenerator+0x5c8>
 80026fa:	eeb0 0a47 	vmov.f32	s0, s14
 80026fe:	eef0 0a67 	vmov.f32	s1, s15
 8002702:	f009 fe25 	bl	800c350 <pow>
 8002706:	ec53 2b10 	vmov	r2, r3, d0
 800270a:	4610      	mov	r0, r2
 800270c:	4619      	mov	r1, r3
 800270e:	f7fe f9ef 	bl	8000af0 <__aeabi_d2f>
 8002712:	4603      	mov	r3, r0
 8002714:	4a0e      	ldr	r2, [pc, #56]	; (8002750 <TrajectoryGenerator+0x5e0>)
 8002716:	6013      	str	r3, [r2, #0]
				ta = tj;
 8002718:	4b0d      	ldr	r3, [pc, #52]	; (8002750 <TrajectoryGenerator+0x5e0>)
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	4a0d      	ldr	r2, [pc, #52]	; (8002754 <TrajectoryGenerator+0x5e4>)
 800271e:	6013      	str	r3, [r2, #0]
				tv = 2.0*tj;
 8002720:	4b0b      	ldr	r3, [pc, #44]	; (8002750 <TrajectoryGenerator+0x5e0>)
 8002722:	edd3 7a00 	vldr	s15, [r3]
 8002726:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800272a:	4b0b      	ldr	r3, [pc, #44]	; (8002758 <TrajectoryGenerator+0x5e8>)
 800272c:	edc3 7a00 	vstr	s15, [r3]
 8002730:	e12a      	b.n	8002988 <TrajectoryGenerator+0x818>
 8002732:	bf00      	nop
 8002734:	f3af 8000 	nop.w
 8002738:	85f06f69 	.word	0x85f06f69
 800273c:	3fd554c9 	.word	0x3fd554c9
 8002740:	200006ec 	.word	0x200006ec
 8002744:	200005d0 	.word	0x200005d0
 8002748:	200006f0 	.word	0x200006f0
 800274c:	20000078 	.word	0x20000078
 8002750:	200005b4 	.word	0x200005b4
 8002754:	200005b8 	.word	0x200005b8
 8002758:	200005bc 	.word	0x200005bc
 800275c:	20000068 	.word	0x20000068
 8002760:	200006e8 	.word	0x200006e8
			}
			else if(theta_dest >= Sa){
 8002764:	4b5e      	ldr	r3, [pc, #376]	; (80028e0 <TrajectoryGenerator+0x770>)
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	4618      	mov	r0, r3
 800276a:	f7fd fe99 	bl	80004a0 <__aeabi_f2d>
 800276e:	4b5d      	ldr	r3, [pc, #372]	; (80028e4 <TrajectoryGenerator+0x774>)
 8002770:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002774:	f7fe f968 	bl	8000a48 <__aeabi_dcmple>
 8002778:	4603      	mov	r3, r0
 800277a:	2b00      	cmp	r3, #0
 800277c:	f000 8104 	beq.w	8002988 <TrajectoryGenerator+0x818>
				if(theta_dest < Sv){
 8002780:	4b59      	ldr	r3, [pc, #356]	; (80028e8 <TrajectoryGenerator+0x778>)
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	4618      	mov	r0, r3
 8002786:	f7fd fe8b 	bl	80004a0 <__aeabi_f2d>
 800278a:	4b56      	ldr	r3, [pc, #344]	; (80028e4 <TrajectoryGenerator+0x774>)
 800278c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002790:	f7fe f96e 	bl	8000a70 <__aeabi_dcmpgt>
 8002794:	4603      	mov	r3, r0
 8002796:	2b00      	cmp	r3, #0
 8002798:	f000 80b6 	beq.w	8002908 <TrajectoryGenerator+0x798>
					//caseVI
					tj = a_max/j_max;
 800279c:	4b53      	ldr	r3, [pc, #332]	; (80028ec <TrajectoryGenerator+0x77c>)
 800279e:	e9d3 0100 	ldrd	r0, r1, [r3]
 80027a2:	4b53      	ldr	r3, [pc, #332]	; (80028f0 <TrajectoryGenerator+0x780>)
 80027a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027a8:	f7fd fffc 	bl	80007a4 <__aeabi_ddiv>
 80027ac:	4602      	mov	r2, r0
 80027ae:	460b      	mov	r3, r1
 80027b0:	4610      	mov	r0, r2
 80027b2:	4619      	mov	r1, r3
 80027b4:	f7fe f99c 	bl	8000af0 <__aeabi_d2f>
 80027b8:	4603      	mov	r3, r0
 80027ba:	4a4e      	ldr	r2, [pc, #312]	; (80028f4 <TrajectoryGenerator+0x784>)
 80027bc:	6013      	str	r3, [r2, #0]
					ta = 0.5*(sqrt(((4.0*theta_dest*pow(j_max,2.0))+pow(a_max,3.0))/(a_max*pow(j_max,2.0)))-(a_max/j_max));
 80027be:	4b49      	ldr	r3, [pc, #292]	; (80028e4 <TrajectoryGenerator+0x774>)
 80027c0:	e9d3 0100 	ldrd	r0, r1, [r3]
 80027c4:	f04f 0200 	mov.w	r2, #0
 80027c8:	4b4b      	ldr	r3, [pc, #300]	; (80028f8 <TrajectoryGenerator+0x788>)
 80027ca:	f7fd fec1 	bl	8000550 <__aeabi_dmul>
 80027ce:	4602      	mov	r2, r0
 80027d0:	460b      	mov	r3, r1
 80027d2:	4614      	mov	r4, r2
 80027d4:	461d      	mov	r5, r3
 80027d6:	4b46      	ldr	r3, [pc, #280]	; (80028f0 <TrajectoryGenerator+0x780>)
 80027d8:	ed93 7b00 	vldr	d7, [r3]
 80027dc:	ed9f 1b3c 	vldr	d1, [pc, #240]	; 80028d0 <TrajectoryGenerator+0x760>
 80027e0:	eeb0 0a47 	vmov.f32	s0, s14
 80027e4:	eef0 0a67 	vmov.f32	s1, s15
 80027e8:	f009 fdb2 	bl	800c350 <pow>
 80027ec:	ec53 2b10 	vmov	r2, r3, d0
 80027f0:	4620      	mov	r0, r4
 80027f2:	4629      	mov	r1, r5
 80027f4:	f7fd feac 	bl	8000550 <__aeabi_dmul>
 80027f8:	4602      	mov	r2, r0
 80027fa:	460b      	mov	r3, r1
 80027fc:	4614      	mov	r4, r2
 80027fe:	461d      	mov	r5, r3
 8002800:	4b3a      	ldr	r3, [pc, #232]	; (80028ec <TrajectoryGenerator+0x77c>)
 8002802:	ed93 7b00 	vldr	d7, [r3]
 8002806:	ed9f 1b34 	vldr	d1, [pc, #208]	; 80028d8 <TrajectoryGenerator+0x768>
 800280a:	eeb0 0a47 	vmov.f32	s0, s14
 800280e:	eef0 0a67 	vmov.f32	s1, s15
 8002812:	f009 fd9d 	bl	800c350 <pow>
 8002816:	ec53 2b10 	vmov	r2, r3, d0
 800281a:	4620      	mov	r0, r4
 800281c:	4629      	mov	r1, r5
 800281e:	f7fd fce1 	bl	80001e4 <__adddf3>
 8002822:	4602      	mov	r2, r0
 8002824:	460b      	mov	r3, r1
 8002826:	4614      	mov	r4, r2
 8002828:	461d      	mov	r5, r3
 800282a:	4b31      	ldr	r3, [pc, #196]	; (80028f0 <TrajectoryGenerator+0x780>)
 800282c:	ed93 7b00 	vldr	d7, [r3]
 8002830:	ed9f 1b27 	vldr	d1, [pc, #156]	; 80028d0 <TrajectoryGenerator+0x760>
 8002834:	eeb0 0a47 	vmov.f32	s0, s14
 8002838:	eef0 0a67 	vmov.f32	s1, s15
 800283c:	f009 fd88 	bl	800c350 <pow>
 8002840:	ec51 0b10 	vmov	r0, r1, d0
 8002844:	4b29      	ldr	r3, [pc, #164]	; (80028ec <TrajectoryGenerator+0x77c>)
 8002846:	e9d3 2300 	ldrd	r2, r3, [r3]
 800284a:	f7fd fe81 	bl	8000550 <__aeabi_dmul>
 800284e:	4602      	mov	r2, r0
 8002850:	460b      	mov	r3, r1
 8002852:	4620      	mov	r0, r4
 8002854:	4629      	mov	r1, r5
 8002856:	f7fd ffa5 	bl	80007a4 <__aeabi_ddiv>
 800285a:	4602      	mov	r2, r0
 800285c:	460b      	mov	r3, r1
 800285e:	ec43 2b17 	vmov	d7, r2, r3
 8002862:	eeb0 0a47 	vmov.f32	s0, s14
 8002866:	eef0 0a67 	vmov.f32	s1, s15
 800286a:	f009 fde1 	bl	800c430 <sqrt>
 800286e:	ec55 4b10 	vmov	r4, r5, d0
 8002872:	4b1e      	ldr	r3, [pc, #120]	; (80028ec <TrajectoryGenerator+0x77c>)
 8002874:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002878:	4b1d      	ldr	r3, [pc, #116]	; (80028f0 <TrajectoryGenerator+0x780>)
 800287a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800287e:	f7fd ff91 	bl	80007a4 <__aeabi_ddiv>
 8002882:	4602      	mov	r2, r0
 8002884:	460b      	mov	r3, r1
 8002886:	4620      	mov	r0, r4
 8002888:	4629      	mov	r1, r5
 800288a:	f7fd fca9 	bl	80001e0 <__aeabi_dsub>
 800288e:	4602      	mov	r2, r0
 8002890:	460b      	mov	r3, r1
 8002892:	4610      	mov	r0, r2
 8002894:	4619      	mov	r1, r3
 8002896:	f04f 0200 	mov.w	r2, #0
 800289a:	4b18      	ldr	r3, [pc, #96]	; (80028fc <TrajectoryGenerator+0x78c>)
 800289c:	f7fd fe58 	bl	8000550 <__aeabi_dmul>
 80028a0:	4602      	mov	r2, r0
 80028a2:	460b      	mov	r3, r1
 80028a4:	4610      	mov	r0, r2
 80028a6:	4619      	mov	r1, r3
 80028a8:	f7fe f922 	bl	8000af0 <__aeabi_d2f>
 80028ac:	4603      	mov	r3, r0
 80028ae:	4a14      	ldr	r2, [pc, #80]	; (8002900 <TrajectoryGenerator+0x790>)
 80028b0:	6013      	str	r3, [r2, #0]
					tv = ta + tj;
 80028b2:	4b13      	ldr	r3, [pc, #76]	; (8002900 <TrajectoryGenerator+0x790>)
 80028b4:	ed93 7a00 	vldr	s14, [r3]
 80028b8:	4b0e      	ldr	r3, [pc, #56]	; (80028f4 <TrajectoryGenerator+0x784>)
 80028ba:	edd3 7a00 	vldr	s15, [r3]
 80028be:	ee77 7a27 	vadd.f32	s15, s14, s15
 80028c2:	4b10      	ldr	r3, [pc, #64]	; (8002904 <TrajectoryGenerator+0x794>)
 80028c4:	edc3 7a00 	vstr	s15, [r3]
 80028c8:	e05e      	b.n	8002988 <TrajectoryGenerator+0x818>
 80028ca:	bf00      	nop
 80028cc:	f3af 8000 	nop.w
 80028d0:	00000000 	.word	0x00000000
 80028d4:	40000000 	.word	0x40000000
 80028d8:	00000000 	.word	0x00000000
 80028dc:	40080000 	.word	0x40080000
 80028e0:	200006ec 	.word	0x200006ec
 80028e4:	200005d0 	.word	0x200005d0
 80028e8:	200006f0 	.word	0x200006f0
 80028ec:	20000070 	.word	0x20000070
 80028f0:	20000078 	.word	0x20000078
 80028f4:	200005b4 	.word	0x200005b4
 80028f8:	40100000 	.word	0x40100000
 80028fc:	3fe00000 	.word	0x3fe00000
 8002900:	200005b8 	.word	0x200005b8
 8002904:	200005bc 	.word	0x200005bc
				}
				else if(theta_dest >= Sv){
 8002908:	4b6a      	ldr	r3, [pc, #424]	; (8002ab4 <TrajectoryGenerator+0x944>)
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	4618      	mov	r0, r3
 800290e:	f7fd fdc7 	bl	80004a0 <__aeabi_f2d>
 8002912:	4b69      	ldr	r3, [pc, #420]	; (8002ab8 <TrajectoryGenerator+0x948>)
 8002914:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002918:	f7fe f896 	bl	8000a48 <__aeabi_dcmple>
 800291c:	4603      	mov	r3, r0
 800291e:	2b00      	cmp	r3, #0
 8002920:	d032      	beq.n	8002988 <TrajectoryGenerator+0x818>
					//caseV
					tj = a_max/j_max;
 8002922:	4b66      	ldr	r3, [pc, #408]	; (8002abc <TrajectoryGenerator+0x94c>)
 8002924:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002928:	4b65      	ldr	r3, [pc, #404]	; (8002ac0 <TrajectoryGenerator+0x950>)
 800292a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800292e:	f7fd ff39 	bl	80007a4 <__aeabi_ddiv>
 8002932:	4602      	mov	r2, r0
 8002934:	460b      	mov	r3, r1
 8002936:	4610      	mov	r0, r2
 8002938:	4619      	mov	r1, r3
 800293a:	f7fe f8d9 	bl	8000af0 <__aeabi_d2f>
 800293e:	4603      	mov	r3, r0
 8002940:	4a60      	ldr	r2, [pc, #384]	; (8002ac4 <TrajectoryGenerator+0x954>)
 8002942:	6013      	str	r3, [r2, #0]
					ta = w_max/a_max;
 8002944:	4b60      	ldr	r3, [pc, #384]	; (8002ac8 <TrajectoryGenerator+0x958>)
 8002946:	e9d3 0100 	ldrd	r0, r1, [r3]
 800294a:	4b5c      	ldr	r3, [pc, #368]	; (8002abc <TrajectoryGenerator+0x94c>)
 800294c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002950:	f7fd ff28 	bl	80007a4 <__aeabi_ddiv>
 8002954:	4602      	mov	r2, r0
 8002956:	460b      	mov	r3, r1
 8002958:	4610      	mov	r0, r2
 800295a:	4619      	mov	r1, r3
 800295c:	f7fe f8c8 	bl	8000af0 <__aeabi_d2f>
 8002960:	4603      	mov	r3, r0
 8002962:	4a5a      	ldr	r2, [pc, #360]	; (8002acc <TrajectoryGenerator+0x95c>)
 8002964:	6013      	str	r3, [r2, #0]
					tv = theta_dest/w_max;
 8002966:	4b54      	ldr	r3, [pc, #336]	; (8002ab8 <TrajectoryGenerator+0x948>)
 8002968:	e9d3 0100 	ldrd	r0, r1, [r3]
 800296c:	4b56      	ldr	r3, [pc, #344]	; (8002ac8 <TrajectoryGenerator+0x958>)
 800296e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002972:	f7fd ff17 	bl	80007a4 <__aeabi_ddiv>
 8002976:	4602      	mov	r2, r0
 8002978:	460b      	mov	r3, r1
 800297a:	4610      	mov	r0, r2
 800297c:	4619      	mov	r1, r3
 800297e:	f7fe f8b7 	bl	8000af0 <__aeabi_d2f>
 8002982:	4603      	mov	r3, r0
 8002984:	4a52      	ldr	r2, [pc, #328]	; (8002ad0 <TrajectoryGenerator+0x960>)
 8002986:	6013      	str	r3, [r2, #0]
				}
			}
		}

		t1 = tj;
 8002988:	4b4e      	ldr	r3, [pc, #312]	; (8002ac4 <TrajectoryGenerator+0x954>)
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	4a51      	ldr	r2, [pc, #324]	; (8002ad4 <TrajectoryGenerator+0x964>)
 800298e:	6013      	str	r3, [r2, #0]
		t2 = ta;
 8002990:	4b4e      	ldr	r3, [pc, #312]	; (8002acc <TrajectoryGenerator+0x95c>)
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	4a50      	ldr	r2, [pc, #320]	; (8002ad8 <TrajectoryGenerator+0x968>)
 8002996:	6013      	str	r3, [r2, #0]
		t3 = ta + tj;
 8002998:	4b4c      	ldr	r3, [pc, #304]	; (8002acc <TrajectoryGenerator+0x95c>)
 800299a:	ed93 7a00 	vldr	s14, [r3]
 800299e:	4b49      	ldr	r3, [pc, #292]	; (8002ac4 <TrajectoryGenerator+0x954>)
 80029a0:	edd3 7a00 	vldr	s15, [r3]
 80029a4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80029a8:	4b4c      	ldr	r3, [pc, #304]	; (8002adc <TrajectoryGenerator+0x96c>)
 80029aa:	edc3 7a00 	vstr	s15, [r3]
		t4 = tv;
 80029ae:	4b48      	ldr	r3, [pc, #288]	; (8002ad0 <TrajectoryGenerator+0x960>)
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	4a4b      	ldr	r2, [pc, #300]	; (8002ae0 <TrajectoryGenerator+0x970>)
 80029b4:	6013      	str	r3, [r2, #0]
		t5 = tv + tj;
 80029b6:	4b46      	ldr	r3, [pc, #280]	; (8002ad0 <TrajectoryGenerator+0x960>)
 80029b8:	ed93 7a00 	vldr	s14, [r3]
 80029bc:	4b41      	ldr	r3, [pc, #260]	; (8002ac4 <TrajectoryGenerator+0x954>)
 80029be:	edd3 7a00 	vldr	s15, [r3]
 80029c2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80029c6:	4b47      	ldr	r3, [pc, #284]	; (8002ae4 <TrajectoryGenerator+0x974>)
 80029c8:	edc3 7a00 	vstr	s15, [r3]
		t6 = tv + ta;
 80029cc:	4b40      	ldr	r3, [pc, #256]	; (8002ad0 <TrajectoryGenerator+0x960>)
 80029ce:	ed93 7a00 	vldr	s14, [r3]
 80029d2:	4b3e      	ldr	r3, [pc, #248]	; (8002acc <TrajectoryGenerator+0x95c>)
 80029d4:	edd3 7a00 	vldr	s15, [r3]
 80029d8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80029dc:	4b42      	ldr	r3, [pc, #264]	; (8002ae8 <TrajectoryGenerator+0x978>)
 80029de:	edc3 7a00 	vstr	s15, [r3]
		t7 = tv + tj + ta;
 80029e2:	4b3b      	ldr	r3, [pc, #236]	; (8002ad0 <TrajectoryGenerator+0x960>)
 80029e4:	ed93 7a00 	vldr	s14, [r3]
 80029e8:	4b36      	ldr	r3, [pc, #216]	; (8002ac4 <TrajectoryGenerator+0x954>)
 80029ea:	edd3 7a00 	vldr	s15, [r3]
 80029ee:	ee37 7a27 	vadd.f32	s14, s14, s15
 80029f2:	4b36      	ldr	r3, [pc, #216]	; (8002acc <TrajectoryGenerator+0x95c>)
 80029f4:	edd3 7a00 	vldr	s15, [r3]
 80029f8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80029fc:	4b3b      	ldr	r3, [pc, #236]	; (8002aec <TrajectoryGenerator+0x97c>)
 80029fe:	edc3 7a00 	vstr	s15, [r3]

		theta_ref = theta_0;
 8002a02:	4b3b      	ldr	r3, [pc, #236]	; (8002af0 <TrajectoryGenerator+0x980>)
 8002a04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a08:	493a      	ldr	r1, [pc, #232]	; (8002af4 <TrajectoryGenerator+0x984>)
 8002a0a:	e9c1 2300 	strd	r2, r3, [r1]
		omega_ref = 0;
 8002a0e:	493a      	ldr	r1, [pc, #232]	; (8002af8 <TrajectoryGenerator+0x988>)
 8002a10:	f04f 0200 	mov.w	r2, #0
 8002a14:	f04f 0300 	mov.w	r3, #0
 8002a18:	e9c1 2300 	strd	r2, r3, [r1]
		alpha_ref = 0;
 8002a1c:	4b37      	ldr	r3, [pc, #220]	; (8002afc <TrajectoryGenerator+0x98c>)
 8002a1e:	f04f 0200 	mov.w	r2, #0
 8002a22:	601a      	str	r2, [r3, #0]

		if (dir == 0)
 8002a24:	4b36      	ldr	r3, [pc, #216]	; (8002b00 <TrajectoryGenerator+0x990>)
 8002a26:	781b      	ldrb	r3, [r3, #0]
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d16b      	bne.n	8002b04 <TrajectoryGenerator+0x994>
		{
			j_max = negative(j_max);
 8002a2c:	4b24      	ldr	r3, [pc, #144]	; (8002ac0 <TrajectoryGenerator+0x950>)
 8002a2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a32:	4610      	mov	r0, r2
 8002a34:	4619      	mov	r1, r3
 8002a36:	f7fe f85b 	bl	8000af0 <__aeabi_d2f>
 8002a3a:	4603      	mov	r3, r0
 8002a3c:	ee00 3a10 	vmov	s0, r3
 8002a40:	f001 fc2c 	bl	800429c <negative>
 8002a44:	ee10 3a10 	vmov	r3, s0
 8002a48:	4618      	mov	r0, r3
 8002a4a:	f7fd fd29 	bl	80004a0 <__aeabi_f2d>
 8002a4e:	4602      	mov	r2, r0
 8002a50:	460b      	mov	r3, r1
 8002a52:	491b      	ldr	r1, [pc, #108]	; (8002ac0 <TrajectoryGenerator+0x950>)
 8002a54:	e9c1 2300 	strd	r2, r3, [r1]
			a_max = negative(a_max);
 8002a58:	4b18      	ldr	r3, [pc, #96]	; (8002abc <TrajectoryGenerator+0x94c>)
 8002a5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a5e:	4610      	mov	r0, r2
 8002a60:	4619      	mov	r1, r3
 8002a62:	f7fe f845 	bl	8000af0 <__aeabi_d2f>
 8002a66:	4603      	mov	r3, r0
 8002a68:	ee00 3a10 	vmov	s0, r3
 8002a6c:	f001 fc16 	bl	800429c <negative>
 8002a70:	ee10 3a10 	vmov	r3, s0
 8002a74:	4618      	mov	r0, r3
 8002a76:	f7fd fd13 	bl	80004a0 <__aeabi_f2d>
 8002a7a:	4602      	mov	r2, r0
 8002a7c:	460b      	mov	r3, r1
 8002a7e:	490f      	ldr	r1, [pc, #60]	; (8002abc <TrajectoryGenerator+0x94c>)
 8002a80:	e9c1 2300 	strd	r2, r3, [r1]
			w_max = negative(w_max);
 8002a84:	4b10      	ldr	r3, [pc, #64]	; (8002ac8 <TrajectoryGenerator+0x958>)
 8002a86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a8a:	4610      	mov	r0, r2
 8002a8c:	4619      	mov	r1, r3
 8002a8e:	f7fe f82f 	bl	8000af0 <__aeabi_d2f>
 8002a92:	4603      	mov	r3, r0
 8002a94:	ee00 3a10 	vmov	s0, r3
 8002a98:	f001 fc00 	bl	800429c <negative>
 8002a9c:	ee10 3a10 	vmov	r3, s0
 8002aa0:	4618      	mov	r0, r3
 8002aa2:	f7fd fcfd 	bl	80004a0 <__aeabi_f2d>
 8002aa6:	4602      	mov	r2, r0
 8002aa8:	460b      	mov	r3, r1
 8002aaa:	4907      	ldr	r1, [pc, #28]	; (8002ac8 <TrajectoryGenerator+0x958>)
 8002aac:	e9c1 2300 	strd	r2, r3, [r1]
 8002ab0:	e06a      	b.n	8002b88 <TrajectoryGenerator+0xa18>
 8002ab2:	bf00      	nop
 8002ab4:	200006f0 	.word	0x200006f0
 8002ab8:	200005d0 	.word	0x200005d0
 8002abc:	20000070 	.word	0x20000070
 8002ac0:	20000078 	.word	0x20000078
 8002ac4:	200005b4 	.word	0x200005b4
 8002ac8:	20000068 	.word	0x20000068
 8002acc:	200005b8 	.word	0x200005b8
 8002ad0:	200005bc 	.word	0x200005bc
 8002ad4:	20000598 	.word	0x20000598
 8002ad8:	2000059c 	.word	0x2000059c
 8002adc:	200005a0 	.word	0x200005a0
 8002ae0:	200005a4 	.word	0x200005a4
 8002ae4:	200005a8 	.word	0x200005a8
 8002ae8:	200005ac 	.word	0x200005ac
 8002aec:	200005b0 	.word	0x200005b0
 8002af0:	200005c0 	.word	0x200005c0
 8002af4:	20000620 	.word	0x20000620
 8002af8:	20000628 	.word	0x20000628
 8002afc:	20000630 	.word	0x20000630
 8002b00:	200000d9 	.word	0x200000d9
		}

		else
		{
			j_max = positive(j_max);
 8002b04:	4bcc      	ldr	r3, [pc, #816]	; (8002e38 <TrajectoryGenerator+0xcc8>)
 8002b06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b0a:	4610      	mov	r0, r2
 8002b0c:	4619      	mov	r1, r3
 8002b0e:	f7fd ffef 	bl	8000af0 <__aeabi_d2f>
 8002b12:	4603      	mov	r3, r0
 8002b14:	ee00 3a10 	vmov	s0, r3
 8002b18:	f001 fbdc 	bl	80042d4 <positive>
 8002b1c:	ee10 3a10 	vmov	r3, s0
 8002b20:	4618      	mov	r0, r3
 8002b22:	f7fd fcbd 	bl	80004a0 <__aeabi_f2d>
 8002b26:	4602      	mov	r2, r0
 8002b28:	460b      	mov	r3, r1
 8002b2a:	49c3      	ldr	r1, [pc, #780]	; (8002e38 <TrajectoryGenerator+0xcc8>)
 8002b2c:	e9c1 2300 	strd	r2, r3, [r1]
			a_max = positive(a_max);
 8002b30:	4bc2      	ldr	r3, [pc, #776]	; (8002e3c <TrajectoryGenerator+0xccc>)
 8002b32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b36:	4610      	mov	r0, r2
 8002b38:	4619      	mov	r1, r3
 8002b3a:	f7fd ffd9 	bl	8000af0 <__aeabi_d2f>
 8002b3e:	4603      	mov	r3, r0
 8002b40:	ee00 3a10 	vmov	s0, r3
 8002b44:	f001 fbc6 	bl	80042d4 <positive>
 8002b48:	ee10 3a10 	vmov	r3, s0
 8002b4c:	4618      	mov	r0, r3
 8002b4e:	f7fd fca7 	bl	80004a0 <__aeabi_f2d>
 8002b52:	4602      	mov	r2, r0
 8002b54:	460b      	mov	r3, r1
 8002b56:	49b9      	ldr	r1, [pc, #740]	; (8002e3c <TrajectoryGenerator+0xccc>)
 8002b58:	e9c1 2300 	strd	r2, r3, [r1]
			w_max = positive(w_max);
 8002b5c:	4bb8      	ldr	r3, [pc, #736]	; (8002e40 <TrajectoryGenerator+0xcd0>)
 8002b5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b62:	4610      	mov	r0, r2
 8002b64:	4619      	mov	r1, r3
 8002b66:	f7fd ffc3 	bl	8000af0 <__aeabi_d2f>
 8002b6a:	4603      	mov	r3, r0
 8002b6c:	ee00 3a10 	vmov	s0, r3
 8002b70:	f001 fbb0 	bl	80042d4 <positive>
 8002b74:	ee10 3a10 	vmov	r3, s0
 8002b78:	4618      	mov	r0, r3
 8002b7a:	f7fd fc91 	bl	80004a0 <__aeabi_f2d>
 8002b7e:	4602      	mov	r2, r0
 8002b80:	460b      	mov	r3, r1
 8002b82:	49af      	ldr	r1, [pc, #700]	; (8002e40 <TrajectoryGenerator+0xcd0>)
 8002b84:	e9c1 2300 	strd	r2, r3, [r1]
		}

		p[0] = (1.0/6.0)*j_max*pow(t1,3.0);
 8002b88:	4bab      	ldr	r3, [pc, #684]	; (8002e38 <TrajectoryGenerator+0xcc8>)
 8002b8a:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002b8e:	a3a4      	add	r3, pc, #656	; (adr r3, 8002e20 <TrajectoryGenerator+0xcb0>)
 8002b90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b94:	f7fd fcdc 	bl	8000550 <__aeabi_dmul>
 8002b98:	4602      	mov	r2, r0
 8002b9a:	460b      	mov	r3, r1
 8002b9c:	4614      	mov	r4, r2
 8002b9e:	461d      	mov	r5, r3
 8002ba0:	4ba8      	ldr	r3, [pc, #672]	; (8002e44 <TrajectoryGenerator+0xcd4>)
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	4618      	mov	r0, r3
 8002ba6:	f7fd fc7b 	bl	80004a0 <__aeabi_f2d>
 8002baa:	4602      	mov	r2, r0
 8002bac:	460b      	mov	r3, r1
 8002bae:	ed9f 1b9e 	vldr	d1, [pc, #632]	; 8002e28 <TrajectoryGenerator+0xcb8>
 8002bb2:	ec43 2b10 	vmov	d0, r2, r3
 8002bb6:	f009 fbcb 	bl	800c350 <pow>
 8002bba:	ec53 2b10 	vmov	r2, r3, d0
 8002bbe:	4620      	mov	r0, r4
 8002bc0:	4629      	mov	r1, r5
 8002bc2:	f7fd fcc5 	bl	8000550 <__aeabi_dmul>
 8002bc6:	4602      	mov	r2, r0
 8002bc8:	460b      	mov	r3, r1
 8002bca:	4610      	mov	r0, r2
 8002bcc:	4619      	mov	r1, r3
 8002bce:	f7fd ff8f 	bl	8000af0 <__aeabi_d2f>
 8002bd2:	4603      	mov	r3, r0
 8002bd4:	4a9c      	ldr	r2, [pc, #624]	; (8002e48 <TrajectoryGenerator+0xcd8>)
 8002bd6:	6013      	str	r3, [r2, #0]
		v[0] = 0.5*j_max*pow(t1,2.0);
 8002bd8:	4b97      	ldr	r3, [pc, #604]	; (8002e38 <TrajectoryGenerator+0xcc8>)
 8002bda:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002bde:	f04f 0200 	mov.w	r2, #0
 8002be2:	4b9a      	ldr	r3, [pc, #616]	; (8002e4c <TrajectoryGenerator+0xcdc>)
 8002be4:	f7fd fcb4 	bl	8000550 <__aeabi_dmul>
 8002be8:	4602      	mov	r2, r0
 8002bea:	460b      	mov	r3, r1
 8002bec:	4614      	mov	r4, r2
 8002bee:	461d      	mov	r5, r3
 8002bf0:	4b94      	ldr	r3, [pc, #592]	; (8002e44 <TrajectoryGenerator+0xcd4>)
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	4618      	mov	r0, r3
 8002bf6:	f7fd fc53 	bl	80004a0 <__aeabi_f2d>
 8002bfa:	4602      	mov	r2, r0
 8002bfc:	460b      	mov	r3, r1
 8002bfe:	ed9f 1b8c 	vldr	d1, [pc, #560]	; 8002e30 <TrajectoryGenerator+0xcc0>
 8002c02:	ec43 2b10 	vmov	d0, r2, r3
 8002c06:	f009 fba3 	bl	800c350 <pow>
 8002c0a:	ec53 2b10 	vmov	r2, r3, d0
 8002c0e:	4620      	mov	r0, r4
 8002c10:	4629      	mov	r1, r5
 8002c12:	f7fd fc9d 	bl	8000550 <__aeabi_dmul>
 8002c16:	4602      	mov	r2, r0
 8002c18:	460b      	mov	r3, r1
 8002c1a:	4610      	mov	r0, r2
 8002c1c:	4619      	mov	r1, r3
 8002c1e:	f7fd ff67 	bl	8000af0 <__aeabi_d2f>
 8002c22:	4603      	mov	r3, r0
 8002c24:	4a8a      	ldr	r2, [pc, #552]	; (8002e50 <TrajectoryGenerator+0xce0>)
 8002c26:	6013      	str	r3, [r2, #0]
		a[0] = j_max*t1;
 8002c28:	4b86      	ldr	r3, [pc, #536]	; (8002e44 <TrajectoryGenerator+0xcd4>)
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	4618      	mov	r0, r3
 8002c2e:	f7fd fc37 	bl	80004a0 <__aeabi_f2d>
 8002c32:	4b81      	ldr	r3, [pc, #516]	; (8002e38 <TrajectoryGenerator+0xcc8>)
 8002c34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c38:	f7fd fc8a 	bl	8000550 <__aeabi_dmul>
 8002c3c:	4602      	mov	r2, r0
 8002c3e:	460b      	mov	r3, r1
 8002c40:	4610      	mov	r0, r2
 8002c42:	4619      	mov	r1, r3
 8002c44:	f7fd ff54 	bl	8000af0 <__aeabi_d2f>
 8002c48:	4603      	mov	r3, r0
 8002c4a:	4a82      	ldr	r2, [pc, #520]	; (8002e54 <TrajectoryGenerator+0xce4>)
 8002c4c:	6013      	str	r3, [r2, #0]

		p[1] = p[0] + v[0]*(t2-t1) + 0.5*a[0]*pow((t2-t1),2.0);
 8002c4e:	4b7e      	ldr	r3, [pc, #504]	; (8002e48 <TrajectoryGenerator+0xcd8>)
 8002c50:	ed93 7a00 	vldr	s14, [r3]
 8002c54:	4b7e      	ldr	r3, [pc, #504]	; (8002e50 <TrajectoryGenerator+0xce0>)
 8002c56:	edd3 6a00 	vldr	s13, [r3]
 8002c5a:	4b7f      	ldr	r3, [pc, #508]	; (8002e58 <TrajectoryGenerator+0xce8>)
 8002c5c:	ed93 6a00 	vldr	s12, [r3]
 8002c60:	4b78      	ldr	r3, [pc, #480]	; (8002e44 <TrajectoryGenerator+0xcd4>)
 8002c62:	edd3 7a00 	vldr	s15, [r3]
 8002c66:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002c6a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002c6e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002c72:	ee17 0a90 	vmov	r0, s15
 8002c76:	f7fd fc13 	bl	80004a0 <__aeabi_f2d>
 8002c7a:	4604      	mov	r4, r0
 8002c7c:	460d      	mov	r5, r1
 8002c7e:	4b75      	ldr	r3, [pc, #468]	; (8002e54 <TrajectoryGenerator+0xce4>)
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	4618      	mov	r0, r3
 8002c84:	f7fd fc0c 	bl	80004a0 <__aeabi_f2d>
 8002c88:	f04f 0200 	mov.w	r2, #0
 8002c8c:	4b6f      	ldr	r3, [pc, #444]	; (8002e4c <TrajectoryGenerator+0xcdc>)
 8002c8e:	f7fd fc5f 	bl	8000550 <__aeabi_dmul>
 8002c92:	4602      	mov	r2, r0
 8002c94:	460b      	mov	r3, r1
 8002c96:	4690      	mov	r8, r2
 8002c98:	4699      	mov	r9, r3
 8002c9a:	4b6f      	ldr	r3, [pc, #444]	; (8002e58 <TrajectoryGenerator+0xce8>)
 8002c9c:	ed93 7a00 	vldr	s14, [r3]
 8002ca0:	4b68      	ldr	r3, [pc, #416]	; (8002e44 <TrajectoryGenerator+0xcd4>)
 8002ca2:	edd3 7a00 	vldr	s15, [r3]
 8002ca6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002caa:	ee17 0a90 	vmov	r0, s15
 8002cae:	f7fd fbf7 	bl	80004a0 <__aeabi_f2d>
 8002cb2:	4602      	mov	r2, r0
 8002cb4:	460b      	mov	r3, r1
 8002cb6:	ed9f 1b5e 	vldr	d1, [pc, #376]	; 8002e30 <TrajectoryGenerator+0xcc0>
 8002cba:	ec43 2b10 	vmov	d0, r2, r3
 8002cbe:	f009 fb47 	bl	800c350 <pow>
 8002cc2:	ec53 2b10 	vmov	r2, r3, d0
 8002cc6:	4640      	mov	r0, r8
 8002cc8:	4649      	mov	r1, r9
 8002cca:	f7fd fc41 	bl	8000550 <__aeabi_dmul>
 8002cce:	4602      	mov	r2, r0
 8002cd0:	460b      	mov	r3, r1
 8002cd2:	4620      	mov	r0, r4
 8002cd4:	4629      	mov	r1, r5
 8002cd6:	f7fd fa85 	bl	80001e4 <__adddf3>
 8002cda:	4602      	mov	r2, r0
 8002cdc:	460b      	mov	r3, r1
 8002cde:	4610      	mov	r0, r2
 8002ce0:	4619      	mov	r1, r3
 8002ce2:	f7fd ff05 	bl	8000af0 <__aeabi_d2f>
 8002ce6:	4603      	mov	r3, r0
 8002ce8:	4a57      	ldr	r2, [pc, #348]	; (8002e48 <TrajectoryGenerator+0xcd8>)
 8002cea:	6053      	str	r3, [r2, #4]
		v[1] = v[0] + a[0]*(t2-t1);
 8002cec:	4b58      	ldr	r3, [pc, #352]	; (8002e50 <TrajectoryGenerator+0xce0>)
 8002cee:	ed93 7a00 	vldr	s14, [r3]
 8002cf2:	4b58      	ldr	r3, [pc, #352]	; (8002e54 <TrajectoryGenerator+0xce4>)
 8002cf4:	edd3 6a00 	vldr	s13, [r3]
 8002cf8:	4b57      	ldr	r3, [pc, #348]	; (8002e58 <TrajectoryGenerator+0xce8>)
 8002cfa:	ed93 6a00 	vldr	s12, [r3]
 8002cfe:	4b51      	ldr	r3, [pc, #324]	; (8002e44 <TrajectoryGenerator+0xcd4>)
 8002d00:	edd3 7a00 	vldr	s15, [r3]
 8002d04:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002d08:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002d0c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002d10:	4b4f      	ldr	r3, [pc, #316]	; (8002e50 <TrajectoryGenerator+0xce0>)
 8002d12:	edc3 7a01 	vstr	s15, [r3, #4]
		a[1] = a[0];
 8002d16:	4b4f      	ldr	r3, [pc, #316]	; (8002e54 <TrajectoryGenerator+0xce4>)
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	4a4e      	ldr	r2, [pc, #312]	; (8002e54 <TrajectoryGenerator+0xce4>)
 8002d1c:	6053      	str	r3, [r2, #4]

		p[2] = p[1] + v[1]*(t3-t2) + 0.5*a[1]*pow((t3-t2),2.0) - j_max*pow((t3-t2),3.0)/6.0;
 8002d1e:	4b4a      	ldr	r3, [pc, #296]	; (8002e48 <TrajectoryGenerator+0xcd8>)
 8002d20:	ed93 7a01 	vldr	s14, [r3, #4]
 8002d24:	4b4a      	ldr	r3, [pc, #296]	; (8002e50 <TrajectoryGenerator+0xce0>)
 8002d26:	edd3 6a01 	vldr	s13, [r3, #4]
 8002d2a:	4b4c      	ldr	r3, [pc, #304]	; (8002e5c <TrajectoryGenerator+0xcec>)
 8002d2c:	ed93 6a00 	vldr	s12, [r3]
 8002d30:	4b49      	ldr	r3, [pc, #292]	; (8002e58 <TrajectoryGenerator+0xce8>)
 8002d32:	edd3 7a00 	vldr	s15, [r3]
 8002d36:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002d3a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002d3e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002d42:	ee17 0a90 	vmov	r0, s15
 8002d46:	f7fd fbab 	bl	80004a0 <__aeabi_f2d>
 8002d4a:	4604      	mov	r4, r0
 8002d4c:	460d      	mov	r5, r1
 8002d4e:	4b41      	ldr	r3, [pc, #260]	; (8002e54 <TrajectoryGenerator+0xce4>)
 8002d50:	685b      	ldr	r3, [r3, #4]
 8002d52:	4618      	mov	r0, r3
 8002d54:	f7fd fba4 	bl	80004a0 <__aeabi_f2d>
 8002d58:	f04f 0200 	mov.w	r2, #0
 8002d5c:	4b3b      	ldr	r3, [pc, #236]	; (8002e4c <TrajectoryGenerator+0xcdc>)
 8002d5e:	f7fd fbf7 	bl	8000550 <__aeabi_dmul>
 8002d62:	4602      	mov	r2, r0
 8002d64:	460b      	mov	r3, r1
 8002d66:	4690      	mov	r8, r2
 8002d68:	4699      	mov	r9, r3
 8002d6a:	4b3c      	ldr	r3, [pc, #240]	; (8002e5c <TrajectoryGenerator+0xcec>)
 8002d6c:	ed93 7a00 	vldr	s14, [r3]
 8002d70:	4b39      	ldr	r3, [pc, #228]	; (8002e58 <TrajectoryGenerator+0xce8>)
 8002d72:	edd3 7a00 	vldr	s15, [r3]
 8002d76:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002d7a:	ee17 0a90 	vmov	r0, s15
 8002d7e:	f7fd fb8f 	bl	80004a0 <__aeabi_f2d>
 8002d82:	4602      	mov	r2, r0
 8002d84:	460b      	mov	r3, r1
 8002d86:	ed9f 1b2a 	vldr	d1, [pc, #168]	; 8002e30 <TrajectoryGenerator+0xcc0>
 8002d8a:	ec43 2b10 	vmov	d0, r2, r3
 8002d8e:	f009 fadf 	bl	800c350 <pow>
 8002d92:	ec53 2b10 	vmov	r2, r3, d0
 8002d96:	4640      	mov	r0, r8
 8002d98:	4649      	mov	r1, r9
 8002d9a:	f7fd fbd9 	bl	8000550 <__aeabi_dmul>
 8002d9e:	4602      	mov	r2, r0
 8002da0:	460b      	mov	r3, r1
 8002da2:	4620      	mov	r0, r4
 8002da4:	4629      	mov	r1, r5
 8002da6:	f7fd fa1d 	bl	80001e4 <__adddf3>
 8002daa:	4602      	mov	r2, r0
 8002dac:	460b      	mov	r3, r1
 8002dae:	4614      	mov	r4, r2
 8002db0:	461d      	mov	r5, r3
 8002db2:	4b2a      	ldr	r3, [pc, #168]	; (8002e5c <TrajectoryGenerator+0xcec>)
 8002db4:	ed93 7a00 	vldr	s14, [r3]
 8002db8:	4b27      	ldr	r3, [pc, #156]	; (8002e58 <TrajectoryGenerator+0xce8>)
 8002dba:	edd3 7a00 	vldr	s15, [r3]
 8002dbe:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002dc2:	ee17 0a90 	vmov	r0, s15
 8002dc6:	f7fd fb6b 	bl	80004a0 <__aeabi_f2d>
 8002dca:	4602      	mov	r2, r0
 8002dcc:	460b      	mov	r3, r1
 8002dce:	ed9f 1b16 	vldr	d1, [pc, #88]	; 8002e28 <TrajectoryGenerator+0xcb8>
 8002dd2:	ec43 2b10 	vmov	d0, r2, r3
 8002dd6:	f009 fabb 	bl	800c350 <pow>
 8002dda:	ec51 0b10 	vmov	r0, r1, d0
 8002dde:	4b16      	ldr	r3, [pc, #88]	; (8002e38 <TrajectoryGenerator+0xcc8>)
 8002de0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002de4:	f7fd fbb4 	bl	8000550 <__aeabi_dmul>
 8002de8:	4602      	mov	r2, r0
 8002dea:	460b      	mov	r3, r1
 8002dec:	4610      	mov	r0, r2
 8002dee:	4619      	mov	r1, r3
 8002df0:	f04f 0200 	mov.w	r2, #0
 8002df4:	4b1a      	ldr	r3, [pc, #104]	; (8002e60 <TrajectoryGenerator+0xcf0>)
 8002df6:	f7fd fcd5 	bl	80007a4 <__aeabi_ddiv>
 8002dfa:	4602      	mov	r2, r0
 8002dfc:	460b      	mov	r3, r1
 8002dfe:	4620      	mov	r0, r4
 8002e00:	4629      	mov	r1, r5
 8002e02:	f7fd f9ed 	bl	80001e0 <__aeabi_dsub>
 8002e06:	4602      	mov	r2, r0
 8002e08:	460b      	mov	r3, r1
 8002e0a:	4610      	mov	r0, r2
 8002e0c:	4619      	mov	r1, r3
 8002e0e:	f7fd fe6f 	bl	8000af0 <__aeabi_d2f>
 8002e12:	4603      	mov	r3, r0
 8002e14:	4a0c      	ldr	r2, [pc, #48]	; (8002e48 <TrajectoryGenerator+0xcd8>)
 8002e16:	6093      	str	r3, [r2, #8]
		v[2] = v[1] + a[1]*(t3-t2) - 0.5*j_max*pow((t3-t2),2.0);
 8002e18:	4b0d      	ldr	r3, [pc, #52]	; (8002e50 <TrajectoryGenerator+0xce0>)
 8002e1a:	ed93 7a01 	vldr	s14, [r3, #4]
 8002e1e:	e021      	b.n	8002e64 <TrajectoryGenerator+0xcf4>
 8002e20:	55555555 	.word	0x55555555
 8002e24:	3fc55555 	.word	0x3fc55555
 8002e28:	00000000 	.word	0x00000000
 8002e2c:	40080000 	.word	0x40080000
 8002e30:	00000000 	.word	0x00000000
 8002e34:	40000000 	.word	0x40000000
 8002e38:	20000078 	.word	0x20000078
 8002e3c:	20000070 	.word	0x20000070
 8002e40:	20000068 	.word	0x20000068
 8002e44:	20000598 	.word	0x20000598
 8002e48:	20000608 	.word	0x20000608
 8002e4c:	3fe00000 	.word	0x3fe00000
 8002e50:	200005f0 	.word	0x200005f0
 8002e54:	200005d8 	.word	0x200005d8
 8002e58:	2000059c 	.word	0x2000059c
 8002e5c:	200005a0 	.word	0x200005a0
 8002e60:	40180000 	.word	0x40180000
 8002e64:	4bd0      	ldr	r3, [pc, #832]	; (80031a8 <TrajectoryGenerator+0x1038>)
 8002e66:	edd3 6a01 	vldr	s13, [r3, #4]
 8002e6a:	4bd0      	ldr	r3, [pc, #832]	; (80031ac <TrajectoryGenerator+0x103c>)
 8002e6c:	ed93 6a00 	vldr	s12, [r3]
 8002e70:	4bcf      	ldr	r3, [pc, #828]	; (80031b0 <TrajectoryGenerator+0x1040>)
 8002e72:	edd3 7a00 	vldr	s15, [r3]
 8002e76:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002e7a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002e7e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002e82:	ee17 0a90 	vmov	r0, s15
 8002e86:	f7fd fb0b 	bl	80004a0 <__aeabi_f2d>
 8002e8a:	4604      	mov	r4, r0
 8002e8c:	460d      	mov	r5, r1
 8002e8e:	4bc9      	ldr	r3, [pc, #804]	; (80031b4 <TrajectoryGenerator+0x1044>)
 8002e90:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002e94:	f04f 0200 	mov.w	r2, #0
 8002e98:	4bc7      	ldr	r3, [pc, #796]	; (80031b8 <TrajectoryGenerator+0x1048>)
 8002e9a:	f7fd fb59 	bl	8000550 <__aeabi_dmul>
 8002e9e:	4602      	mov	r2, r0
 8002ea0:	460b      	mov	r3, r1
 8002ea2:	4690      	mov	r8, r2
 8002ea4:	4699      	mov	r9, r3
 8002ea6:	4bc1      	ldr	r3, [pc, #772]	; (80031ac <TrajectoryGenerator+0x103c>)
 8002ea8:	ed93 7a00 	vldr	s14, [r3]
 8002eac:	4bc0      	ldr	r3, [pc, #768]	; (80031b0 <TrajectoryGenerator+0x1040>)
 8002eae:	edd3 7a00 	vldr	s15, [r3]
 8002eb2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002eb6:	ee17 0a90 	vmov	r0, s15
 8002eba:	f7fd faf1 	bl	80004a0 <__aeabi_f2d>
 8002ebe:	4602      	mov	r2, r0
 8002ec0:	460b      	mov	r3, r1
 8002ec2:	ed9f 1bb5 	vldr	d1, [pc, #724]	; 8003198 <TrajectoryGenerator+0x1028>
 8002ec6:	ec43 2b10 	vmov	d0, r2, r3
 8002eca:	f009 fa41 	bl	800c350 <pow>
 8002ece:	ec53 2b10 	vmov	r2, r3, d0
 8002ed2:	4640      	mov	r0, r8
 8002ed4:	4649      	mov	r1, r9
 8002ed6:	f7fd fb3b 	bl	8000550 <__aeabi_dmul>
 8002eda:	4602      	mov	r2, r0
 8002edc:	460b      	mov	r3, r1
 8002ede:	4620      	mov	r0, r4
 8002ee0:	4629      	mov	r1, r5
 8002ee2:	f7fd f97d 	bl	80001e0 <__aeabi_dsub>
 8002ee6:	4602      	mov	r2, r0
 8002ee8:	460b      	mov	r3, r1
 8002eea:	4610      	mov	r0, r2
 8002eec:	4619      	mov	r1, r3
 8002eee:	f7fd fdff 	bl	8000af0 <__aeabi_d2f>
 8002ef2:	4603      	mov	r3, r0
 8002ef4:	4ab1      	ldr	r2, [pc, #708]	; (80031bc <TrajectoryGenerator+0x104c>)
 8002ef6:	6093      	str	r3, [r2, #8]
		a[2] = a[1] - j_max*(t3-t2);
 8002ef8:	4bab      	ldr	r3, [pc, #684]	; (80031a8 <TrajectoryGenerator+0x1038>)
 8002efa:	685b      	ldr	r3, [r3, #4]
 8002efc:	4618      	mov	r0, r3
 8002efe:	f7fd facf 	bl	80004a0 <__aeabi_f2d>
 8002f02:	4604      	mov	r4, r0
 8002f04:	460d      	mov	r5, r1
 8002f06:	4ba9      	ldr	r3, [pc, #676]	; (80031ac <TrajectoryGenerator+0x103c>)
 8002f08:	ed93 7a00 	vldr	s14, [r3]
 8002f0c:	4ba8      	ldr	r3, [pc, #672]	; (80031b0 <TrajectoryGenerator+0x1040>)
 8002f0e:	edd3 7a00 	vldr	s15, [r3]
 8002f12:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002f16:	ee17 0a90 	vmov	r0, s15
 8002f1a:	f7fd fac1 	bl	80004a0 <__aeabi_f2d>
 8002f1e:	4ba5      	ldr	r3, [pc, #660]	; (80031b4 <TrajectoryGenerator+0x1044>)
 8002f20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f24:	f7fd fb14 	bl	8000550 <__aeabi_dmul>
 8002f28:	4602      	mov	r2, r0
 8002f2a:	460b      	mov	r3, r1
 8002f2c:	4620      	mov	r0, r4
 8002f2e:	4629      	mov	r1, r5
 8002f30:	f7fd f956 	bl	80001e0 <__aeabi_dsub>
 8002f34:	4602      	mov	r2, r0
 8002f36:	460b      	mov	r3, r1
 8002f38:	4610      	mov	r0, r2
 8002f3a:	4619      	mov	r1, r3
 8002f3c:	f7fd fdd8 	bl	8000af0 <__aeabi_d2f>
 8002f40:	4603      	mov	r3, r0
 8002f42:	4a99      	ldr	r2, [pc, #612]	; (80031a8 <TrajectoryGenerator+0x1038>)
 8002f44:	6093      	str	r3, [r2, #8]

		p[3] = p[2] + v[2]*(t4-t3);
 8002f46:	4b9e      	ldr	r3, [pc, #632]	; (80031c0 <TrajectoryGenerator+0x1050>)
 8002f48:	ed93 7a02 	vldr	s14, [r3, #8]
 8002f4c:	4b9b      	ldr	r3, [pc, #620]	; (80031bc <TrajectoryGenerator+0x104c>)
 8002f4e:	edd3 6a02 	vldr	s13, [r3, #8]
 8002f52:	4b9c      	ldr	r3, [pc, #624]	; (80031c4 <TrajectoryGenerator+0x1054>)
 8002f54:	ed93 6a00 	vldr	s12, [r3]
 8002f58:	4b94      	ldr	r3, [pc, #592]	; (80031ac <TrajectoryGenerator+0x103c>)
 8002f5a:	edd3 7a00 	vldr	s15, [r3]
 8002f5e:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002f62:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002f66:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002f6a:	4b95      	ldr	r3, [pc, #596]	; (80031c0 <TrajectoryGenerator+0x1050>)
 8002f6c:	edc3 7a03 	vstr	s15, [r3, #12]
		v[3] = v[2];
 8002f70:	4b92      	ldr	r3, [pc, #584]	; (80031bc <TrajectoryGenerator+0x104c>)
 8002f72:	689b      	ldr	r3, [r3, #8]
 8002f74:	4a91      	ldr	r2, [pc, #580]	; (80031bc <TrajectoryGenerator+0x104c>)
 8002f76:	60d3      	str	r3, [r2, #12]
		a[3] = a[2];
 8002f78:	4b8b      	ldr	r3, [pc, #556]	; (80031a8 <TrajectoryGenerator+0x1038>)
 8002f7a:	689b      	ldr	r3, [r3, #8]
 8002f7c:	4a8a      	ldr	r2, [pc, #552]	; (80031a8 <TrajectoryGenerator+0x1038>)
 8002f7e:	60d3      	str	r3, [r2, #12]

		p[4] = p[3] + v[3]*(t5-t4) - j_max*pow((t5-t4),3.0)/6.0;
 8002f80:	4b8f      	ldr	r3, [pc, #572]	; (80031c0 <TrajectoryGenerator+0x1050>)
 8002f82:	ed93 7a03 	vldr	s14, [r3, #12]
 8002f86:	4b8d      	ldr	r3, [pc, #564]	; (80031bc <TrajectoryGenerator+0x104c>)
 8002f88:	edd3 6a03 	vldr	s13, [r3, #12]
 8002f8c:	4b8e      	ldr	r3, [pc, #568]	; (80031c8 <TrajectoryGenerator+0x1058>)
 8002f8e:	ed93 6a00 	vldr	s12, [r3]
 8002f92:	4b8c      	ldr	r3, [pc, #560]	; (80031c4 <TrajectoryGenerator+0x1054>)
 8002f94:	edd3 7a00 	vldr	s15, [r3]
 8002f98:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002f9c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002fa0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002fa4:	ee17 0a90 	vmov	r0, s15
 8002fa8:	f7fd fa7a 	bl	80004a0 <__aeabi_f2d>
 8002fac:	4604      	mov	r4, r0
 8002fae:	460d      	mov	r5, r1
 8002fb0:	4b85      	ldr	r3, [pc, #532]	; (80031c8 <TrajectoryGenerator+0x1058>)
 8002fb2:	ed93 7a00 	vldr	s14, [r3]
 8002fb6:	4b83      	ldr	r3, [pc, #524]	; (80031c4 <TrajectoryGenerator+0x1054>)
 8002fb8:	edd3 7a00 	vldr	s15, [r3]
 8002fbc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002fc0:	ee17 0a90 	vmov	r0, s15
 8002fc4:	f7fd fa6c 	bl	80004a0 <__aeabi_f2d>
 8002fc8:	4602      	mov	r2, r0
 8002fca:	460b      	mov	r3, r1
 8002fcc:	ed9f 1b74 	vldr	d1, [pc, #464]	; 80031a0 <TrajectoryGenerator+0x1030>
 8002fd0:	ec43 2b10 	vmov	d0, r2, r3
 8002fd4:	f009 f9bc 	bl	800c350 <pow>
 8002fd8:	ec51 0b10 	vmov	r0, r1, d0
 8002fdc:	4b75      	ldr	r3, [pc, #468]	; (80031b4 <TrajectoryGenerator+0x1044>)
 8002fde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002fe2:	f7fd fab5 	bl	8000550 <__aeabi_dmul>
 8002fe6:	4602      	mov	r2, r0
 8002fe8:	460b      	mov	r3, r1
 8002fea:	4610      	mov	r0, r2
 8002fec:	4619      	mov	r1, r3
 8002fee:	f04f 0200 	mov.w	r2, #0
 8002ff2:	4b76      	ldr	r3, [pc, #472]	; (80031cc <TrajectoryGenerator+0x105c>)
 8002ff4:	f7fd fbd6 	bl	80007a4 <__aeabi_ddiv>
 8002ff8:	4602      	mov	r2, r0
 8002ffa:	460b      	mov	r3, r1
 8002ffc:	4620      	mov	r0, r4
 8002ffe:	4629      	mov	r1, r5
 8003000:	f7fd f8ee 	bl	80001e0 <__aeabi_dsub>
 8003004:	4602      	mov	r2, r0
 8003006:	460b      	mov	r3, r1
 8003008:	4610      	mov	r0, r2
 800300a:	4619      	mov	r1, r3
 800300c:	f7fd fd70 	bl	8000af0 <__aeabi_d2f>
 8003010:	4603      	mov	r3, r0
 8003012:	4a6b      	ldr	r2, [pc, #428]	; (80031c0 <TrajectoryGenerator+0x1050>)
 8003014:	6113      	str	r3, [r2, #16]
		v[4] = v[3] - 0.5*j_max*pow((t5-t4),2.0);
 8003016:	4b69      	ldr	r3, [pc, #420]	; (80031bc <TrajectoryGenerator+0x104c>)
 8003018:	68db      	ldr	r3, [r3, #12]
 800301a:	4618      	mov	r0, r3
 800301c:	f7fd fa40 	bl	80004a0 <__aeabi_f2d>
 8003020:	4604      	mov	r4, r0
 8003022:	460d      	mov	r5, r1
 8003024:	4b63      	ldr	r3, [pc, #396]	; (80031b4 <TrajectoryGenerator+0x1044>)
 8003026:	e9d3 0100 	ldrd	r0, r1, [r3]
 800302a:	f04f 0200 	mov.w	r2, #0
 800302e:	4b62      	ldr	r3, [pc, #392]	; (80031b8 <TrajectoryGenerator+0x1048>)
 8003030:	f7fd fa8e 	bl	8000550 <__aeabi_dmul>
 8003034:	4602      	mov	r2, r0
 8003036:	460b      	mov	r3, r1
 8003038:	4690      	mov	r8, r2
 800303a:	4699      	mov	r9, r3
 800303c:	4b62      	ldr	r3, [pc, #392]	; (80031c8 <TrajectoryGenerator+0x1058>)
 800303e:	ed93 7a00 	vldr	s14, [r3]
 8003042:	4b60      	ldr	r3, [pc, #384]	; (80031c4 <TrajectoryGenerator+0x1054>)
 8003044:	edd3 7a00 	vldr	s15, [r3]
 8003048:	ee77 7a67 	vsub.f32	s15, s14, s15
 800304c:	ee17 0a90 	vmov	r0, s15
 8003050:	f7fd fa26 	bl	80004a0 <__aeabi_f2d>
 8003054:	4602      	mov	r2, r0
 8003056:	460b      	mov	r3, r1
 8003058:	ed9f 1b4f 	vldr	d1, [pc, #316]	; 8003198 <TrajectoryGenerator+0x1028>
 800305c:	ec43 2b10 	vmov	d0, r2, r3
 8003060:	f009 f976 	bl	800c350 <pow>
 8003064:	ec53 2b10 	vmov	r2, r3, d0
 8003068:	4640      	mov	r0, r8
 800306a:	4649      	mov	r1, r9
 800306c:	f7fd fa70 	bl	8000550 <__aeabi_dmul>
 8003070:	4602      	mov	r2, r0
 8003072:	460b      	mov	r3, r1
 8003074:	4620      	mov	r0, r4
 8003076:	4629      	mov	r1, r5
 8003078:	f7fd f8b2 	bl	80001e0 <__aeabi_dsub>
 800307c:	4602      	mov	r2, r0
 800307e:	460b      	mov	r3, r1
 8003080:	4610      	mov	r0, r2
 8003082:	4619      	mov	r1, r3
 8003084:	f7fd fd34 	bl	8000af0 <__aeabi_d2f>
 8003088:	4603      	mov	r3, r0
 800308a:	4a4c      	ldr	r2, [pc, #304]	; (80031bc <TrajectoryGenerator+0x104c>)
 800308c:	6113      	str	r3, [r2, #16]
		a[4] = a[3]- j_max*(t5-t4);
 800308e:	4b46      	ldr	r3, [pc, #280]	; (80031a8 <TrajectoryGenerator+0x1038>)
 8003090:	68db      	ldr	r3, [r3, #12]
 8003092:	4618      	mov	r0, r3
 8003094:	f7fd fa04 	bl	80004a0 <__aeabi_f2d>
 8003098:	4604      	mov	r4, r0
 800309a:	460d      	mov	r5, r1
 800309c:	4b4a      	ldr	r3, [pc, #296]	; (80031c8 <TrajectoryGenerator+0x1058>)
 800309e:	ed93 7a00 	vldr	s14, [r3]
 80030a2:	4b48      	ldr	r3, [pc, #288]	; (80031c4 <TrajectoryGenerator+0x1054>)
 80030a4:	edd3 7a00 	vldr	s15, [r3]
 80030a8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80030ac:	ee17 0a90 	vmov	r0, s15
 80030b0:	f7fd f9f6 	bl	80004a0 <__aeabi_f2d>
 80030b4:	4b3f      	ldr	r3, [pc, #252]	; (80031b4 <TrajectoryGenerator+0x1044>)
 80030b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030ba:	f7fd fa49 	bl	8000550 <__aeabi_dmul>
 80030be:	4602      	mov	r2, r0
 80030c0:	460b      	mov	r3, r1
 80030c2:	4620      	mov	r0, r4
 80030c4:	4629      	mov	r1, r5
 80030c6:	f7fd f88b 	bl	80001e0 <__aeabi_dsub>
 80030ca:	4602      	mov	r2, r0
 80030cc:	460b      	mov	r3, r1
 80030ce:	4610      	mov	r0, r2
 80030d0:	4619      	mov	r1, r3
 80030d2:	f7fd fd0d 	bl	8000af0 <__aeabi_d2f>
 80030d6:	4603      	mov	r3, r0
 80030d8:	4a33      	ldr	r2, [pc, #204]	; (80031a8 <TrajectoryGenerator+0x1038>)
 80030da:	6113      	str	r3, [r2, #16]

		p[5] = p[4] + v[4]*(t6-t5) + 0.5*(a[4])*pow((t6-t5),2.0);
 80030dc:	4b38      	ldr	r3, [pc, #224]	; (80031c0 <TrajectoryGenerator+0x1050>)
 80030de:	ed93 7a04 	vldr	s14, [r3, #16]
 80030e2:	4b36      	ldr	r3, [pc, #216]	; (80031bc <TrajectoryGenerator+0x104c>)
 80030e4:	edd3 6a04 	vldr	s13, [r3, #16]
 80030e8:	4b39      	ldr	r3, [pc, #228]	; (80031d0 <TrajectoryGenerator+0x1060>)
 80030ea:	ed93 6a00 	vldr	s12, [r3]
 80030ee:	4b36      	ldr	r3, [pc, #216]	; (80031c8 <TrajectoryGenerator+0x1058>)
 80030f0:	edd3 7a00 	vldr	s15, [r3]
 80030f4:	ee76 7a67 	vsub.f32	s15, s12, s15
 80030f8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80030fc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003100:	ee17 0a90 	vmov	r0, s15
 8003104:	f7fd f9cc 	bl	80004a0 <__aeabi_f2d>
 8003108:	4604      	mov	r4, r0
 800310a:	460d      	mov	r5, r1
 800310c:	4b26      	ldr	r3, [pc, #152]	; (80031a8 <TrajectoryGenerator+0x1038>)
 800310e:	691b      	ldr	r3, [r3, #16]
 8003110:	4618      	mov	r0, r3
 8003112:	f7fd f9c5 	bl	80004a0 <__aeabi_f2d>
 8003116:	f04f 0200 	mov.w	r2, #0
 800311a:	4b27      	ldr	r3, [pc, #156]	; (80031b8 <TrajectoryGenerator+0x1048>)
 800311c:	f7fd fa18 	bl	8000550 <__aeabi_dmul>
 8003120:	4602      	mov	r2, r0
 8003122:	460b      	mov	r3, r1
 8003124:	4690      	mov	r8, r2
 8003126:	4699      	mov	r9, r3
 8003128:	4b29      	ldr	r3, [pc, #164]	; (80031d0 <TrajectoryGenerator+0x1060>)
 800312a:	ed93 7a00 	vldr	s14, [r3]
 800312e:	4b26      	ldr	r3, [pc, #152]	; (80031c8 <TrajectoryGenerator+0x1058>)
 8003130:	edd3 7a00 	vldr	s15, [r3]
 8003134:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003138:	ee17 0a90 	vmov	r0, s15
 800313c:	f7fd f9b0 	bl	80004a0 <__aeabi_f2d>
 8003140:	4602      	mov	r2, r0
 8003142:	460b      	mov	r3, r1
 8003144:	ed9f 1b14 	vldr	d1, [pc, #80]	; 8003198 <TrajectoryGenerator+0x1028>
 8003148:	ec43 2b10 	vmov	d0, r2, r3
 800314c:	f009 f900 	bl	800c350 <pow>
 8003150:	ec53 2b10 	vmov	r2, r3, d0
 8003154:	4640      	mov	r0, r8
 8003156:	4649      	mov	r1, r9
 8003158:	f7fd f9fa 	bl	8000550 <__aeabi_dmul>
 800315c:	4602      	mov	r2, r0
 800315e:	460b      	mov	r3, r1
 8003160:	4620      	mov	r0, r4
 8003162:	4629      	mov	r1, r5
 8003164:	f7fd f83e 	bl	80001e4 <__adddf3>
 8003168:	4602      	mov	r2, r0
 800316a:	460b      	mov	r3, r1
 800316c:	4610      	mov	r0, r2
 800316e:	4619      	mov	r1, r3
 8003170:	f7fd fcbe 	bl	8000af0 <__aeabi_d2f>
 8003174:	4603      	mov	r3, r0
 8003176:	4a12      	ldr	r2, [pc, #72]	; (80031c0 <TrajectoryGenerator+0x1050>)
 8003178:	6153      	str	r3, [r2, #20]
		v[5] = v[4] + a[4]*(t6-t5);
 800317a:	4b10      	ldr	r3, [pc, #64]	; (80031bc <TrajectoryGenerator+0x104c>)
 800317c:	ed93 7a04 	vldr	s14, [r3, #16]
 8003180:	4b09      	ldr	r3, [pc, #36]	; (80031a8 <TrajectoryGenerator+0x1038>)
 8003182:	edd3 6a04 	vldr	s13, [r3, #16]
 8003186:	4b12      	ldr	r3, [pc, #72]	; (80031d0 <TrajectoryGenerator+0x1060>)
 8003188:	ed93 6a00 	vldr	s12, [r3]
 800318c:	4b0e      	ldr	r3, [pc, #56]	; (80031c8 <TrajectoryGenerator+0x1058>)
 800318e:	edd3 7a00 	vldr	s15, [r3]
 8003192:	ee76 7a67 	vsub.f32	s15, s12, s15
 8003196:	e01d      	b.n	80031d4 <TrajectoryGenerator+0x1064>
 8003198:	00000000 	.word	0x00000000
 800319c:	40000000 	.word	0x40000000
 80031a0:	00000000 	.word	0x00000000
 80031a4:	40080000 	.word	0x40080000
 80031a8:	200005d8 	.word	0x200005d8
 80031ac:	200005a0 	.word	0x200005a0
 80031b0:	2000059c 	.word	0x2000059c
 80031b4:	20000078 	.word	0x20000078
 80031b8:	3fe00000 	.word	0x3fe00000
 80031bc:	200005f0 	.word	0x200005f0
 80031c0:	20000608 	.word	0x20000608
 80031c4:	200005a4 	.word	0x200005a4
 80031c8:	200005a8 	.word	0x200005a8
 80031cc:	40180000 	.word	0x40180000
 80031d0:	200005ac 	.word	0x200005ac
 80031d4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80031d8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80031dc:	4b44      	ldr	r3, [pc, #272]	; (80032f0 <TrajectoryGenerator+0x1180>)
 80031de:	edc3 7a05 	vstr	s15, [r3, #20]
		a[5] = a[4];
 80031e2:	4b44      	ldr	r3, [pc, #272]	; (80032f4 <TrajectoryGenerator+0x1184>)
 80031e4:	691b      	ldr	r3, [r3, #16]
 80031e6:	4a43      	ldr	r2, [pc, #268]	; (80032f4 <TrajectoryGenerator+0x1184>)
 80031e8:	6153      	str	r3, [r2, #20]

		//Change Cascade Gain
		if (theta_dest > (2*M_PI/9))
 80031ea:	4b43      	ldr	r3, [pc, #268]	; (80032f8 <TrajectoryGenerator+0x1188>)
 80031ec:	e9d3 0100 	ldrd	r0, r1, [r3]
 80031f0:	a33d      	add	r3, pc, #244	; (adr r3, 80032e8 <TrajectoryGenerator+0x1178>)
 80031f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031f6:	f7fd fc3b 	bl	8000a70 <__aeabi_dcmpgt>
 80031fa:	4603      	mov	r3, r0
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d018      	beq.n	8003232 <TrajectoryGenerator+0x10c2>
		{
			kp_1 = kp_1_m;
 8003200:	4b3e      	ldr	r3, [pc, #248]	; (80032fc <TrajectoryGenerator+0x118c>)
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	4a3e      	ldr	r2, [pc, #248]	; (8003300 <TrajectoryGenerator+0x1190>)
 8003206:	6013      	str	r3, [r2, #0]
			ki_1 = ki_1_m;
 8003208:	4b3e      	ldr	r3, [pc, #248]	; (8003304 <TrajectoryGenerator+0x1194>)
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	4a3e      	ldr	r2, [pc, #248]	; (8003308 <TrajectoryGenerator+0x1198>)
 800320e:	6013      	str	r3, [r2, #0]
			kd_1 = kd_1_m;
 8003210:	4b3e      	ldr	r3, [pc, #248]	; (800330c <TrajectoryGenerator+0x119c>)
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	4a3e      	ldr	r2, [pc, #248]	; (8003310 <TrajectoryGenerator+0x11a0>)
 8003216:	6013      	str	r3, [r2, #0]

			kp_2 = kp_2_m;
 8003218:	4b3e      	ldr	r3, [pc, #248]	; (8003314 <TrajectoryGenerator+0x11a4>)
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	4a3e      	ldr	r2, [pc, #248]	; (8003318 <TrajectoryGenerator+0x11a8>)
 800321e:	6013      	str	r3, [r2, #0]
			ki_2 = ki_2_m;
 8003220:	4b3e      	ldr	r3, [pc, #248]	; (800331c <TrajectoryGenerator+0x11ac>)
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	4a3e      	ldr	r2, [pc, #248]	; (8003320 <TrajectoryGenerator+0x11b0>)
 8003226:	6013      	str	r3, [r2, #0]
			kd_2 = kd_2_m;
 8003228:	4b3e      	ldr	r3, [pc, #248]	; (8003324 <TrajectoryGenerator+0x11b4>)
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	4a3e      	ldr	r2, [pc, #248]	; (8003328 <TrajectoryGenerator+0x11b8>)
 800322e:	6013      	str	r3, [r2, #0]
 8003230:	e017      	b.n	8003262 <TrajectoryGenerator+0x10f2>

		}

		else
		{
			kp_1 = kp_1_l;
 8003232:	4b3e      	ldr	r3, [pc, #248]	; (800332c <TrajectoryGenerator+0x11bc>)
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	4a32      	ldr	r2, [pc, #200]	; (8003300 <TrajectoryGenerator+0x1190>)
 8003238:	6013      	str	r3, [r2, #0]
			ki_1 = ki_1_l;
 800323a:	4b3d      	ldr	r3, [pc, #244]	; (8003330 <TrajectoryGenerator+0x11c0>)
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	4a32      	ldr	r2, [pc, #200]	; (8003308 <TrajectoryGenerator+0x1198>)
 8003240:	6013      	str	r3, [r2, #0]
			kd_1 = kd_1_l;
 8003242:	4b3c      	ldr	r3, [pc, #240]	; (8003334 <TrajectoryGenerator+0x11c4>)
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	4a32      	ldr	r2, [pc, #200]	; (8003310 <TrajectoryGenerator+0x11a0>)
 8003248:	6013      	str	r3, [r2, #0]

			kp_2 = kp_2_l;
 800324a:	4b3b      	ldr	r3, [pc, #236]	; (8003338 <TrajectoryGenerator+0x11c8>)
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	4a32      	ldr	r2, [pc, #200]	; (8003318 <TrajectoryGenerator+0x11a8>)
 8003250:	6013      	str	r3, [r2, #0]
			ki_2 = ki_2_l;
 8003252:	4b3a      	ldr	r3, [pc, #232]	; (800333c <TrajectoryGenerator+0x11cc>)
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	4a32      	ldr	r2, [pc, #200]	; (8003320 <TrajectoryGenerator+0x11b0>)
 8003258:	6013      	str	r3, [r2, #0]
			kd_2 = kd_2_l;
 800325a:	4b39      	ldr	r3, [pc, #228]	; (8003340 <TrajectoryGenerator+0x11d0>)
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	4a32      	ldr	r2, [pc, #200]	; (8003328 <TrajectoryGenerator+0x11b8>)
 8003260:	6013      	str	r3, [r2, #0]
		}


		//Set Flag to Go
		TrajectoryGenerator_Flag = 0;
 8003262:	4b38      	ldr	r3, [pc, #224]	; (8003344 <TrajectoryGenerator+0x11d4>)
 8003264:	2200      	movs	r2, #0
 8003266:	701a      	strb	r2, [r3, #0]
		Go_Flag = 1;
 8003268:	4b37      	ldr	r3, [pc, #220]	; (8003348 <TrajectoryGenerator+0x11d8>)
 800326a:	2201      	movs	r2, #1
 800326c:	701a      	strb	r2, [r3, #0]

		//Reset Cascade PID
		e1 = 0;
 800326e:	4b37      	ldr	r3, [pc, #220]	; (800334c <TrajectoryGenerator+0x11dc>)
 8003270:	f04f 0200 	mov.w	r2, #0
 8003274:	601a      	str	r2, [r3, #0]
		s1 = 0;
 8003276:	4b36      	ldr	r3, [pc, #216]	; (8003350 <TrajectoryGenerator+0x11e0>)
 8003278:	f04f 0200 	mov.w	r2, #0
 800327c:	601a      	str	r2, [r3, #0]
		p1 = 0;
 800327e:	4b35      	ldr	r3, [pc, #212]	; (8003354 <TrajectoryGenerator+0x11e4>)
 8003280:	f04f 0200 	mov.w	r2, #0
 8003284:	601a      	str	r2, [r3, #0]
		u1 = 0;
 8003286:	4b34      	ldr	r3, [pc, #208]	; (8003358 <TrajectoryGenerator+0x11e8>)
 8003288:	f04f 0200 	mov.w	r2, #0
 800328c:	601a      	str	r2, [r3, #0]
		e2 = 0;
 800328e:	4b33      	ldr	r3, [pc, #204]	; (800335c <TrajectoryGenerator+0x11ec>)
 8003290:	f04f 0200 	mov.w	r2, #0
 8003294:	601a      	str	r2, [r3, #0]
		s2 = 0;
 8003296:	4b32      	ldr	r3, [pc, #200]	; (8003360 <TrajectoryGenerator+0x11f0>)
 8003298:	f04f 0200 	mov.w	r2, #0
 800329c:	601a      	str	r2, [r3, #0]
		p2 = 0;
 800329e:	4b31      	ldr	r3, [pc, #196]	; (8003364 <TrajectoryGenerator+0x11f4>)
 80032a0:	f04f 0200 	mov.w	r2, #0
 80032a4:	601a      	str	r2, [r3, #0]
		u2 = 0;
 80032a6:	4b30      	ldr	r3, [pc, #192]	; (8003368 <TrajectoryGenerator+0x11f8>)
 80032a8:	f04f 0200 	mov.w	r2, #0
 80032ac:	601a      	str	r2, [r3, #0]

		//Reset TransferFunction
		for(int i=0;i<3;i++){
 80032ae:	2300      	movs	r3, #0
 80032b0:	607b      	str	r3, [r7, #4]
 80032b2:	e010      	b.n	80032d6 <TrajectoryGenerator+0x1166>
			u_i[i]=0;
 80032b4:	4a2d      	ldr	r2, [pc, #180]	; (800336c <TrajectoryGenerator+0x11fc>)
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	009b      	lsls	r3, r3, #2
 80032ba:	4413      	add	r3, r2
 80032bc:	f04f 0200 	mov.w	r2, #0
 80032c0:	601a      	str	r2, [r3, #0]
			y_i[i]=0;
 80032c2:	4a2b      	ldr	r2, [pc, #172]	; (8003370 <TrajectoryGenerator+0x1200>)
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	009b      	lsls	r3, r3, #2
 80032c8:	4413      	add	r3, r2
 80032ca:	f04f 0200 	mov.w	r2, #0
 80032ce:	601a      	str	r2, [r3, #0]
		for(int i=0;i<3;i++){
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	3301      	adds	r3, #1
 80032d4:	607b      	str	r3, [r7, #4]
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	2b02      	cmp	r3, #2
 80032da:	ddeb      	ble.n	80032b4 <TrajectoryGenerator+0x1144>
		}
	}
}
 80032dc:	bf00      	nop
 80032de:	3708      	adds	r7, #8
 80032e0:	46bd      	mov	sp, r7
 80032e2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80032e6:	bf00      	nop
 80032e8:	4ae74487 	.word	0x4ae74487
 80032ec:	3fe65718 	.word	0x3fe65718
 80032f0:	200005f0 	.word	0x200005f0
 80032f4:	200005d8 	.word	0x200005d8
 80032f8:	200005d0 	.word	0x200005d0
 80032fc:	2000066c 	.word	0x2000066c
 8003300:	20000654 	.word	0x20000654
 8003304:	20000670 	.word	0x20000670
 8003308:	20000658 	.word	0x20000658
 800330c:	20000674 	.word	0x20000674
 8003310:	2000065c 	.word	0x2000065c
 8003314:	20000080 	.word	0x20000080
 8003318:	20000660 	.word	0x20000660
 800331c:	20000084 	.word	0x20000084
 8003320:	20000664 	.word	0x20000664
 8003324:	20000088 	.word	0x20000088
 8003328:	20000668 	.word	0x20000668
 800332c:	20000678 	.word	0x20000678
 8003330:	2000067c 	.word	0x2000067c
 8003334:	20000680 	.word	0x20000680
 8003338:	20000684 	.word	0x20000684
 800333c:	2000008c 	.word	0x2000008c
 8003340:	20000090 	.word	0x20000090
 8003344:	200003ea 	.word	0x200003ea
 8003348:	200003e9 	.word	0x200003e9
 800334c:	20000634 	.word	0x20000634
 8003350:	20000638 	.word	0x20000638
 8003354:	2000063c 	.word	0x2000063c
 8003358:	20000640 	.word	0x20000640
 800335c:	20000644 	.word	0x20000644
 8003360:	20000648 	.word	0x20000648
 8003364:	2000064c 	.word	0x2000064c
 8003368:	20000650 	.word	0x20000650
 800336c:	200006c0 	.word	0x200006c0
 8003370:	200006cc 	.word	0x200006cc
 8003374:	00000000 	.word	0x00000000

08003378 <TrajectoryEvaluation>:

void TrajectoryEvaluation()
{
 8003378:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800337c:	af00      	add	r7, sp, #0
	if( 0 <= t && t < t1){
 800337e:	4b8e      	ldr	r3, [pc, #568]	; (80035b8 <TrajectoryEvaluation+0x240>)
 8003380:	edd3 7a00 	vldr	s15, [r3]
 8003384:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003388:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800338c:	db70      	blt.n	8003470 <TrajectoryEvaluation+0xf8>
 800338e:	4b8a      	ldr	r3, [pc, #552]	; (80035b8 <TrajectoryEvaluation+0x240>)
 8003390:	ed93 7a00 	vldr	s14, [r3]
 8003394:	4b89      	ldr	r3, [pc, #548]	; (80035bc <TrajectoryEvaluation+0x244>)
 8003396:	edd3 7a00 	vldr	s15, [r3]
 800339a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800339e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80033a2:	d565      	bpl.n	8003470 <TrajectoryEvaluation+0xf8>
		theta_ref = theta_0 + (1.0/6.0)*j_max*pow(t,3.0);
 80033a4:	4b86      	ldr	r3, [pc, #536]	; (80035c0 <TrajectoryEvaluation+0x248>)
 80033a6:	e9d3 0100 	ldrd	r0, r1, [r3]
 80033aa:	a37d      	add	r3, pc, #500	; (adr r3, 80035a0 <TrajectoryEvaluation+0x228>)
 80033ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033b0:	f7fd f8ce 	bl	8000550 <__aeabi_dmul>
 80033b4:	4602      	mov	r2, r0
 80033b6:	460b      	mov	r3, r1
 80033b8:	4614      	mov	r4, r2
 80033ba:	461d      	mov	r5, r3
 80033bc:	4b7e      	ldr	r3, [pc, #504]	; (80035b8 <TrajectoryEvaluation+0x240>)
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	4618      	mov	r0, r3
 80033c2:	f7fd f86d 	bl	80004a0 <__aeabi_f2d>
 80033c6:	4602      	mov	r2, r0
 80033c8:	460b      	mov	r3, r1
 80033ca:	ed9f 1b77 	vldr	d1, [pc, #476]	; 80035a8 <TrajectoryEvaluation+0x230>
 80033ce:	ec43 2b10 	vmov	d0, r2, r3
 80033d2:	f008 ffbd 	bl	800c350 <pow>
 80033d6:	ec53 2b10 	vmov	r2, r3, d0
 80033da:	4620      	mov	r0, r4
 80033dc:	4629      	mov	r1, r5
 80033de:	f7fd f8b7 	bl	8000550 <__aeabi_dmul>
 80033e2:	4602      	mov	r2, r0
 80033e4:	460b      	mov	r3, r1
 80033e6:	4610      	mov	r0, r2
 80033e8:	4619      	mov	r1, r3
 80033ea:	4b76      	ldr	r3, [pc, #472]	; (80035c4 <TrajectoryEvaluation+0x24c>)
 80033ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033f0:	f7fc fef8 	bl	80001e4 <__adddf3>
 80033f4:	4602      	mov	r2, r0
 80033f6:	460b      	mov	r3, r1
 80033f8:	4973      	ldr	r1, [pc, #460]	; (80035c8 <TrajectoryEvaluation+0x250>)
 80033fa:	e9c1 2300 	strd	r2, r3, [r1]
		omega_ref = 0.5*j_max*pow(t,2.0);
 80033fe:	4b70      	ldr	r3, [pc, #448]	; (80035c0 <TrajectoryEvaluation+0x248>)
 8003400:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003404:	f04f 0200 	mov.w	r2, #0
 8003408:	4b70      	ldr	r3, [pc, #448]	; (80035cc <TrajectoryEvaluation+0x254>)
 800340a:	f7fd f8a1 	bl	8000550 <__aeabi_dmul>
 800340e:	4602      	mov	r2, r0
 8003410:	460b      	mov	r3, r1
 8003412:	4614      	mov	r4, r2
 8003414:	461d      	mov	r5, r3
 8003416:	4b68      	ldr	r3, [pc, #416]	; (80035b8 <TrajectoryEvaluation+0x240>)
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	4618      	mov	r0, r3
 800341c:	f7fd f840 	bl	80004a0 <__aeabi_f2d>
 8003420:	4602      	mov	r2, r0
 8003422:	460b      	mov	r3, r1
 8003424:	ed9f 1b62 	vldr	d1, [pc, #392]	; 80035b0 <TrajectoryEvaluation+0x238>
 8003428:	ec43 2b10 	vmov	d0, r2, r3
 800342c:	f008 ff90 	bl	800c350 <pow>
 8003430:	ec53 2b10 	vmov	r2, r3, d0
 8003434:	4620      	mov	r0, r4
 8003436:	4629      	mov	r1, r5
 8003438:	f7fd f88a 	bl	8000550 <__aeabi_dmul>
 800343c:	4602      	mov	r2, r0
 800343e:	460b      	mov	r3, r1
 8003440:	4963      	ldr	r1, [pc, #396]	; (80035d0 <TrajectoryEvaluation+0x258>)
 8003442:	e9c1 2300 	strd	r2, r3, [r1]
		alpha_ref = j_max*t;
 8003446:	4b5c      	ldr	r3, [pc, #368]	; (80035b8 <TrajectoryEvaluation+0x240>)
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	4618      	mov	r0, r3
 800344c:	f7fd f828 	bl	80004a0 <__aeabi_f2d>
 8003450:	4b5b      	ldr	r3, [pc, #364]	; (80035c0 <TrajectoryEvaluation+0x248>)
 8003452:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003456:	f7fd f87b 	bl	8000550 <__aeabi_dmul>
 800345a:	4602      	mov	r2, r0
 800345c:	460b      	mov	r3, r1
 800345e:	4610      	mov	r0, r2
 8003460:	4619      	mov	r1, r3
 8003462:	f7fd fb45 	bl	8000af0 <__aeabi_d2f>
 8003466:	4603      	mov	r3, r0
 8003468:	4a5a      	ldr	r2, [pc, #360]	; (80035d4 <TrajectoryEvaluation+0x25c>)
 800346a:	6013      	str	r3, [r2, #0]
 800346c:	f000 bdab 	b.w	8003fc6 <TrajectoryEvaluation+0xc4e>
	}
	else if (t1 <= t && t< t2){
 8003470:	4b52      	ldr	r3, [pc, #328]	; (80035bc <TrajectoryEvaluation+0x244>)
 8003472:	ed93 7a00 	vldr	s14, [r3]
 8003476:	4b50      	ldr	r3, [pc, #320]	; (80035b8 <TrajectoryEvaluation+0x240>)
 8003478:	edd3 7a00 	vldr	s15, [r3]
 800347c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003480:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003484:	f200 80b0 	bhi.w	80035e8 <TrajectoryEvaluation+0x270>
 8003488:	4b4b      	ldr	r3, [pc, #300]	; (80035b8 <TrajectoryEvaluation+0x240>)
 800348a:	ed93 7a00 	vldr	s14, [r3]
 800348e:	4b52      	ldr	r3, [pc, #328]	; (80035d8 <TrajectoryEvaluation+0x260>)
 8003490:	edd3 7a00 	vldr	s15, [r3]
 8003494:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003498:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800349c:	f140 80a4 	bpl.w	80035e8 <TrajectoryEvaluation+0x270>
		theta_ref = theta_0 + p[0] + v[0]*(t-t1) + 0.5*a[0]*pow((t-t1),2.0);
 80034a0:	4b4e      	ldr	r3, [pc, #312]	; (80035dc <TrajectoryEvaluation+0x264>)
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	4618      	mov	r0, r3
 80034a6:	f7fc fffb 	bl	80004a0 <__aeabi_f2d>
 80034aa:	4b46      	ldr	r3, [pc, #280]	; (80035c4 <TrajectoryEvaluation+0x24c>)
 80034ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034b0:	f7fc fe98 	bl	80001e4 <__adddf3>
 80034b4:	4602      	mov	r2, r0
 80034b6:	460b      	mov	r3, r1
 80034b8:	4614      	mov	r4, r2
 80034ba:	461d      	mov	r5, r3
 80034bc:	4b48      	ldr	r3, [pc, #288]	; (80035e0 <TrajectoryEvaluation+0x268>)
 80034be:	ed93 7a00 	vldr	s14, [r3]
 80034c2:	4b3d      	ldr	r3, [pc, #244]	; (80035b8 <TrajectoryEvaluation+0x240>)
 80034c4:	edd3 6a00 	vldr	s13, [r3]
 80034c8:	4b3c      	ldr	r3, [pc, #240]	; (80035bc <TrajectoryEvaluation+0x244>)
 80034ca:	edd3 7a00 	vldr	s15, [r3]
 80034ce:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80034d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80034d6:	ee17 0a90 	vmov	r0, s15
 80034da:	f7fc ffe1 	bl	80004a0 <__aeabi_f2d>
 80034de:	4602      	mov	r2, r0
 80034e0:	460b      	mov	r3, r1
 80034e2:	4620      	mov	r0, r4
 80034e4:	4629      	mov	r1, r5
 80034e6:	f7fc fe7d 	bl	80001e4 <__adddf3>
 80034ea:	4602      	mov	r2, r0
 80034ec:	460b      	mov	r3, r1
 80034ee:	4614      	mov	r4, r2
 80034f0:	461d      	mov	r5, r3
 80034f2:	4b3c      	ldr	r3, [pc, #240]	; (80035e4 <TrajectoryEvaluation+0x26c>)
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	4618      	mov	r0, r3
 80034f8:	f7fc ffd2 	bl	80004a0 <__aeabi_f2d>
 80034fc:	f04f 0200 	mov.w	r2, #0
 8003500:	4b32      	ldr	r3, [pc, #200]	; (80035cc <TrajectoryEvaluation+0x254>)
 8003502:	f7fd f825 	bl	8000550 <__aeabi_dmul>
 8003506:	4602      	mov	r2, r0
 8003508:	460b      	mov	r3, r1
 800350a:	4690      	mov	r8, r2
 800350c:	4699      	mov	r9, r3
 800350e:	4b2a      	ldr	r3, [pc, #168]	; (80035b8 <TrajectoryEvaluation+0x240>)
 8003510:	ed93 7a00 	vldr	s14, [r3]
 8003514:	4b29      	ldr	r3, [pc, #164]	; (80035bc <TrajectoryEvaluation+0x244>)
 8003516:	edd3 7a00 	vldr	s15, [r3]
 800351a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800351e:	ee17 0a90 	vmov	r0, s15
 8003522:	f7fc ffbd 	bl	80004a0 <__aeabi_f2d>
 8003526:	4602      	mov	r2, r0
 8003528:	460b      	mov	r3, r1
 800352a:	ed9f 1b21 	vldr	d1, [pc, #132]	; 80035b0 <TrajectoryEvaluation+0x238>
 800352e:	ec43 2b10 	vmov	d0, r2, r3
 8003532:	f008 ff0d 	bl	800c350 <pow>
 8003536:	ec53 2b10 	vmov	r2, r3, d0
 800353a:	4640      	mov	r0, r8
 800353c:	4649      	mov	r1, r9
 800353e:	f7fd f807 	bl	8000550 <__aeabi_dmul>
 8003542:	4602      	mov	r2, r0
 8003544:	460b      	mov	r3, r1
 8003546:	4620      	mov	r0, r4
 8003548:	4629      	mov	r1, r5
 800354a:	f7fc fe4b 	bl	80001e4 <__adddf3>
 800354e:	4602      	mov	r2, r0
 8003550:	460b      	mov	r3, r1
 8003552:	491d      	ldr	r1, [pc, #116]	; (80035c8 <TrajectoryEvaluation+0x250>)
 8003554:	e9c1 2300 	strd	r2, r3, [r1]
		omega_ref = v[0] + a[0]*(t-t1);
 8003558:	4b21      	ldr	r3, [pc, #132]	; (80035e0 <TrajectoryEvaluation+0x268>)
 800355a:	ed93 7a00 	vldr	s14, [r3]
 800355e:	4b21      	ldr	r3, [pc, #132]	; (80035e4 <TrajectoryEvaluation+0x26c>)
 8003560:	edd3 6a00 	vldr	s13, [r3]
 8003564:	4b14      	ldr	r3, [pc, #80]	; (80035b8 <TrajectoryEvaluation+0x240>)
 8003566:	ed93 6a00 	vldr	s12, [r3]
 800356a:	4b14      	ldr	r3, [pc, #80]	; (80035bc <TrajectoryEvaluation+0x244>)
 800356c:	edd3 7a00 	vldr	s15, [r3]
 8003570:	ee76 7a67 	vsub.f32	s15, s12, s15
 8003574:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003578:	ee77 7a27 	vadd.f32	s15, s14, s15
 800357c:	ee17 0a90 	vmov	r0, s15
 8003580:	f7fc ff8e 	bl	80004a0 <__aeabi_f2d>
 8003584:	4602      	mov	r2, r0
 8003586:	460b      	mov	r3, r1
 8003588:	4911      	ldr	r1, [pc, #68]	; (80035d0 <TrajectoryEvaluation+0x258>)
 800358a:	e9c1 2300 	strd	r2, r3, [r1]
		alpha_ref = a[0];
 800358e:	4b15      	ldr	r3, [pc, #84]	; (80035e4 <TrajectoryEvaluation+0x26c>)
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	4a10      	ldr	r2, [pc, #64]	; (80035d4 <TrajectoryEvaluation+0x25c>)
 8003594:	6013      	str	r3, [r2, #0]
 8003596:	f000 bd16 	b.w	8003fc6 <TrajectoryEvaluation+0xc4e>
 800359a:	bf00      	nop
 800359c:	f3af 8000 	nop.w
 80035a0:	55555555 	.word	0x55555555
 80035a4:	3fc55555 	.word	0x3fc55555
 80035a8:	00000000 	.word	0x00000000
 80035ac:	40080000 	.word	0x40080000
 80035b0:	00000000 	.word	0x00000000
 80035b4:	40000000 	.word	0x40000000
 80035b8:	20000594 	.word	0x20000594
 80035bc:	20000598 	.word	0x20000598
 80035c0:	20000078 	.word	0x20000078
 80035c4:	200005c0 	.word	0x200005c0
 80035c8:	20000620 	.word	0x20000620
 80035cc:	3fe00000 	.word	0x3fe00000
 80035d0:	20000628 	.word	0x20000628
 80035d4:	20000630 	.word	0x20000630
 80035d8:	2000059c 	.word	0x2000059c
 80035dc:	20000608 	.word	0x20000608
 80035e0:	200005f0 	.word	0x200005f0
 80035e4:	200005d8 	.word	0x200005d8
	}
	else if (t2 <= t && t < t3){
 80035e8:	4bb5      	ldr	r3, [pc, #724]	; (80038c0 <TrajectoryEvaluation+0x548>)
 80035ea:	ed93 7a00 	vldr	s14, [r3]
 80035ee:	4bb5      	ldr	r3, [pc, #724]	; (80038c4 <TrajectoryEvaluation+0x54c>)
 80035f0:	edd3 7a00 	vldr	s15, [r3]
 80035f4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80035f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80035fc:	f200 8107 	bhi.w	800380e <TrajectoryEvaluation+0x496>
 8003600:	4bb0      	ldr	r3, [pc, #704]	; (80038c4 <TrajectoryEvaluation+0x54c>)
 8003602:	ed93 7a00 	vldr	s14, [r3]
 8003606:	4bb0      	ldr	r3, [pc, #704]	; (80038c8 <TrajectoryEvaluation+0x550>)
 8003608:	edd3 7a00 	vldr	s15, [r3]
 800360c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003610:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003614:	f140 80fb 	bpl.w	800380e <TrajectoryEvaluation+0x496>
		theta_ref = theta_0 + p[1] + v[1]*(t-t2) + 0.5*a[1]*pow((t-t2),2.0) - j_max*pow((t-t2),3.0)/6.0;
 8003618:	4bac      	ldr	r3, [pc, #688]	; (80038cc <TrajectoryEvaluation+0x554>)
 800361a:	685b      	ldr	r3, [r3, #4]
 800361c:	4618      	mov	r0, r3
 800361e:	f7fc ff3f 	bl	80004a0 <__aeabi_f2d>
 8003622:	4bab      	ldr	r3, [pc, #684]	; (80038d0 <TrajectoryEvaluation+0x558>)
 8003624:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003628:	f7fc fddc 	bl	80001e4 <__adddf3>
 800362c:	4602      	mov	r2, r0
 800362e:	460b      	mov	r3, r1
 8003630:	4614      	mov	r4, r2
 8003632:	461d      	mov	r5, r3
 8003634:	4ba7      	ldr	r3, [pc, #668]	; (80038d4 <TrajectoryEvaluation+0x55c>)
 8003636:	ed93 7a01 	vldr	s14, [r3, #4]
 800363a:	4ba2      	ldr	r3, [pc, #648]	; (80038c4 <TrajectoryEvaluation+0x54c>)
 800363c:	edd3 6a00 	vldr	s13, [r3]
 8003640:	4b9f      	ldr	r3, [pc, #636]	; (80038c0 <TrajectoryEvaluation+0x548>)
 8003642:	edd3 7a00 	vldr	s15, [r3]
 8003646:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800364a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800364e:	ee17 0a90 	vmov	r0, s15
 8003652:	f7fc ff25 	bl	80004a0 <__aeabi_f2d>
 8003656:	4602      	mov	r2, r0
 8003658:	460b      	mov	r3, r1
 800365a:	4620      	mov	r0, r4
 800365c:	4629      	mov	r1, r5
 800365e:	f7fc fdc1 	bl	80001e4 <__adddf3>
 8003662:	4602      	mov	r2, r0
 8003664:	460b      	mov	r3, r1
 8003666:	4614      	mov	r4, r2
 8003668:	461d      	mov	r5, r3
 800366a:	4b9b      	ldr	r3, [pc, #620]	; (80038d8 <TrajectoryEvaluation+0x560>)
 800366c:	685b      	ldr	r3, [r3, #4]
 800366e:	4618      	mov	r0, r3
 8003670:	f7fc ff16 	bl	80004a0 <__aeabi_f2d>
 8003674:	f04f 0200 	mov.w	r2, #0
 8003678:	4b98      	ldr	r3, [pc, #608]	; (80038dc <TrajectoryEvaluation+0x564>)
 800367a:	f7fc ff69 	bl	8000550 <__aeabi_dmul>
 800367e:	4602      	mov	r2, r0
 8003680:	460b      	mov	r3, r1
 8003682:	4690      	mov	r8, r2
 8003684:	4699      	mov	r9, r3
 8003686:	4b8f      	ldr	r3, [pc, #572]	; (80038c4 <TrajectoryEvaluation+0x54c>)
 8003688:	ed93 7a00 	vldr	s14, [r3]
 800368c:	4b8c      	ldr	r3, [pc, #560]	; (80038c0 <TrajectoryEvaluation+0x548>)
 800368e:	edd3 7a00 	vldr	s15, [r3]
 8003692:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003696:	ee17 0a90 	vmov	r0, s15
 800369a:	f7fc ff01 	bl	80004a0 <__aeabi_f2d>
 800369e:	4602      	mov	r2, r0
 80036a0:	460b      	mov	r3, r1
 80036a2:	ed9f 1b83 	vldr	d1, [pc, #524]	; 80038b0 <TrajectoryEvaluation+0x538>
 80036a6:	ec43 2b10 	vmov	d0, r2, r3
 80036aa:	f008 fe51 	bl	800c350 <pow>
 80036ae:	ec53 2b10 	vmov	r2, r3, d0
 80036b2:	4640      	mov	r0, r8
 80036b4:	4649      	mov	r1, r9
 80036b6:	f7fc ff4b 	bl	8000550 <__aeabi_dmul>
 80036ba:	4602      	mov	r2, r0
 80036bc:	460b      	mov	r3, r1
 80036be:	4620      	mov	r0, r4
 80036c0:	4629      	mov	r1, r5
 80036c2:	f7fc fd8f 	bl	80001e4 <__adddf3>
 80036c6:	4602      	mov	r2, r0
 80036c8:	460b      	mov	r3, r1
 80036ca:	4614      	mov	r4, r2
 80036cc:	461d      	mov	r5, r3
 80036ce:	4b7d      	ldr	r3, [pc, #500]	; (80038c4 <TrajectoryEvaluation+0x54c>)
 80036d0:	ed93 7a00 	vldr	s14, [r3]
 80036d4:	4b7a      	ldr	r3, [pc, #488]	; (80038c0 <TrajectoryEvaluation+0x548>)
 80036d6:	edd3 7a00 	vldr	s15, [r3]
 80036da:	ee77 7a67 	vsub.f32	s15, s14, s15
 80036de:	ee17 0a90 	vmov	r0, s15
 80036e2:	f7fc fedd 	bl	80004a0 <__aeabi_f2d>
 80036e6:	4602      	mov	r2, r0
 80036e8:	460b      	mov	r3, r1
 80036ea:	ed9f 1b73 	vldr	d1, [pc, #460]	; 80038b8 <TrajectoryEvaluation+0x540>
 80036ee:	ec43 2b10 	vmov	d0, r2, r3
 80036f2:	f008 fe2d 	bl	800c350 <pow>
 80036f6:	ec51 0b10 	vmov	r0, r1, d0
 80036fa:	4b79      	ldr	r3, [pc, #484]	; (80038e0 <TrajectoryEvaluation+0x568>)
 80036fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003700:	f7fc ff26 	bl	8000550 <__aeabi_dmul>
 8003704:	4602      	mov	r2, r0
 8003706:	460b      	mov	r3, r1
 8003708:	4610      	mov	r0, r2
 800370a:	4619      	mov	r1, r3
 800370c:	f04f 0200 	mov.w	r2, #0
 8003710:	4b74      	ldr	r3, [pc, #464]	; (80038e4 <TrajectoryEvaluation+0x56c>)
 8003712:	f7fd f847 	bl	80007a4 <__aeabi_ddiv>
 8003716:	4602      	mov	r2, r0
 8003718:	460b      	mov	r3, r1
 800371a:	4620      	mov	r0, r4
 800371c:	4629      	mov	r1, r5
 800371e:	f7fc fd5f 	bl	80001e0 <__aeabi_dsub>
 8003722:	4602      	mov	r2, r0
 8003724:	460b      	mov	r3, r1
 8003726:	4970      	ldr	r1, [pc, #448]	; (80038e8 <TrajectoryEvaluation+0x570>)
 8003728:	e9c1 2300 	strd	r2, r3, [r1]
		omega_ref = v[1] + a[1]*(t-t2) - 0.5*j_max*pow((t-t2),2.0);
 800372c:	4b69      	ldr	r3, [pc, #420]	; (80038d4 <TrajectoryEvaluation+0x55c>)
 800372e:	ed93 7a01 	vldr	s14, [r3, #4]
 8003732:	4b69      	ldr	r3, [pc, #420]	; (80038d8 <TrajectoryEvaluation+0x560>)
 8003734:	edd3 6a01 	vldr	s13, [r3, #4]
 8003738:	4b62      	ldr	r3, [pc, #392]	; (80038c4 <TrajectoryEvaluation+0x54c>)
 800373a:	ed93 6a00 	vldr	s12, [r3]
 800373e:	4b60      	ldr	r3, [pc, #384]	; (80038c0 <TrajectoryEvaluation+0x548>)
 8003740:	edd3 7a00 	vldr	s15, [r3]
 8003744:	ee76 7a67 	vsub.f32	s15, s12, s15
 8003748:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800374c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003750:	ee17 0a90 	vmov	r0, s15
 8003754:	f7fc fea4 	bl	80004a0 <__aeabi_f2d>
 8003758:	4604      	mov	r4, r0
 800375a:	460d      	mov	r5, r1
 800375c:	4b60      	ldr	r3, [pc, #384]	; (80038e0 <TrajectoryEvaluation+0x568>)
 800375e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003762:	f04f 0200 	mov.w	r2, #0
 8003766:	4b5d      	ldr	r3, [pc, #372]	; (80038dc <TrajectoryEvaluation+0x564>)
 8003768:	f7fc fef2 	bl	8000550 <__aeabi_dmul>
 800376c:	4602      	mov	r2, r0
 800376e:	460b      	mov	r3, r1
 8003770:	4690      	mov	r8, r2
 8003772:	4699      	mov	r9, r3
 8003774:	4b53      	ldr	r3, [pc, #332]	; (80038c4 <TrajectoryEvaluation+0x54c>)
 8003776:	ed93 7a00 	vldr	s14, [r3]
 800377a:	4b51      	ldr	r3, [pc, #324]	; (80038c0 <TrajectoryEvaluation+0x548>)
 800377c:	edd3 7a00 	vldr	s15, [r3]
 8003780:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003784:	ee17 0a90 	vmov	r0, s15
 8003788:	f7fc fe8a 	bl	80004a0 <__aeabi_f2d>
 800378c:	4602      	mov	r2, r0
 800378e:	460b      	mov	r3, r1
 8003790:	ed9f 1b47 	vldr	d1, [pc, #284]	; 80038b0 <TrajectoryEvaluation+0x538>
 8003794:	ec43 2b10 	vmov	d0, r2, r3
 8003798:	f008 fdda 	bl	800c350 <pow>
 800379c:	ec53 2b10 	vmov	r2, r3, d0
 80037a0:	4640      	mov	r0, r8
 80037a2:	4649      	mov	r1, r9
 80037a4:	f7fc fed4 	bl	8000550 <__aeabi_dmul>
 80037a8:	4602      	mov	r2, r0
 80037aa:	460b      	mov	r3, r1
 80037ac:	4620      	mov	r0, r4
 80037ae:	4629      	mov	r1, r5
 80037b0:	f7fc fd16 	bl	80001e0 <__aeabi_dsub>
 80037b4:	4602      	mov	r2, r0
 80037b6:	460b      	mov	r3, r1
 80037b8:	494c      	ldr	r1, [pc, #304]	; (80038ec <TrajectoryEvaluation+0x574>)
 80037ba:	e9c1 2300 	strd	r2, r3, [r1]
		alpha_ref = a[1] - j_max*(t-t2);
 80037be:	4b46      	ldr	r3, [pc, #280]	; (80038d8 <TrajectoryEvaluation+0x560>)
 80037c0:	685b      	ldr	r3, [r3, #4]
 80037c2:	4618      	mov	r0, r3
 80037c4:	f7fc fe6c 	bl	80004a0 <__aeabi_f2d>
 80037c8:	4604      	mov	r4, r0
 80037ca:	460d      	mov	r5, r1
 80037cc:	4b3d      	ldr	r3, [pc, #244]	; (80038c4 <TrajectoryEvaluation+0x54c>)
 80037ce:	ed93 7a00 	vldr	s14, [r3]
 80037d2:	4b3b      	ldr	r3, [pc, #236]	; (80038c0 <TrajectoryEvaluation+0x548>)
 80037d4:	edd3 7a00 	vldr	s15, [r3]
 80037d8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80037dc:	ee17 0a90 	vmov	r0, s15
 80037e0:	f7fc fe5e 	bl	80004a0 <__aeabi_f2d>
 80037e4:	4b3e      	ldr	r3, [pc, #248]	; (80038e0 <TrajectoryEvaluation+0x568>)
 80037e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037ea:	f7fc feb1 	bl	8000550 <__aeabi_dmul>
 80037ee:	4602      	mov	r2, r0
 80037f0:	460b      	mov	r3, r1
 80037f2:	4620      	mov	r0, r4
 80037f4:	4629      	mov	r1, r5
 80037f6:	f7fc fcf3 	bl	80001e0 <__aeabi_dsub>
 80037fa:	4602      	mov	r2, r0
 80037fc:	460b      	mov	r3, r1
 80037fe:	4610      	mov	r0, r2
 8003800:	4619      	mov	r1, r3
 8003802:	f7fd f975 	bl	8000af0 <__aeabi_d2f>
 8003806:	4603      	mov	r3, r0
 8003808:	4a39      	ldr	r2, [pc, #228]	; (80038f0 <TrajectoryEvaluation+0x578>)
 800380a:	6013      	str	r3, [r2, #0]
 800380c:	e3db      	b.n	8003fc6 <TrajectoryEvaluation+0xc4e>
	}
	else if (t3 <= t && t < t4 ){
 800380e:	4b2e      	ldr	r3, [pc, #184]	; (80038c8 <TrajectoryEvaluation+0x550>)
 8003810:	ed93 7a00 	vldr	s14, [r3]
 8003814:	4b2b      	ldr	r3, [pc, #172]	; (80038c4 <TrajectoryEvaluation+0x54c>)
 8003816:	edd3 7a00 	vldr	s15, [r3]
 800381a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800381e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003822:	d869      	bhi.n	80038f8 <TrajectoryEvaluation+0x580>
 8003824:	4b27      	ldr	r3, [pc, #156]	; (80038c4 <TrajectoryEvaluation+0x54c>)
 8003826:	ed93 7a00 	vldr	s14, [r3]
 800382a:	4b32      	ldr	r3, [pc, #200]	; (80038f4 <TrajectoryEvaluation+0x57c>)
 800382c:	edd3 7a00 	vldr	s15, [r3]
 8003830:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003834:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003838:	d55e      	bpl.n	80038f8 <TrajectoryEvaluation+0x580>
		theta_ref = theta_0 + p[2] + v[2]*(t-t3);
 800383a:	4b24      	ldr	r3, [pc, #144]	; (80038cc <TrajectoryEvaluation+0x554>)
 800383c:	689b      	ldr	r3, [r3, #8]
 800383e:	4618      	mov	r0, r3
 8003840:	f7fc fe2e 	bl	80004a0 <__aeabi_f2d>
 8003844:	4b22      	ldr	r3, [pc, #136]	; (80038d0 <TrajectoryEvaluation+0x558>)
 8003846:	e9d3 2300 	ldrd	r2, r3, [r3]
 800384a:	f7fc fccb 	bl	80001e4 <__adddf3>
 800384e:	4602      	mov	r2, r0
 8003850:	460b      	mov	r3, r1
 8003852:	4614      	mov	r4, r2
 8003854:	461d      	mov	r5, r3
 8003856:	4b1f      	ldr	r3, [pc, #124]	; (80038d4 <TrajectoryEvaluation+0x55c>)
 8003858:	ed93 7a02 	vldr	s14, [r3, #8]
 800385c:	4b19      	ldr	r3, [pc, #100]	; (80038c4 <TrajectoryEvaluation+0x54c>)
 800385e:	edd3 6a00 	vldr	s13, [r3]
 8003862:	4b19      	ldr	r3, [pc, #100]	; (80038c8 <TrajectoryEvaluation+0x550>)
 8003864:	edd3 7a00 	vldr	s15, [r3]
 8003868:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800386c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003870:	ee17 0a90 	vmov	r0, s15
 8003874:	f7fc fe14 	bl	80004a0 <__aeabi_f2d>
 8003878:	4602      	mov	r2, r0
 800387a:	460b      	mov	r3, r1
 800387c:	4620      	mov	r0, r4
 800387e:	4629      	mov	r1, r5
 8003880:	f7fc fcb0 	bl	80001e4 <__adddf3>
 8003884:	4602      	mov	r2, r0
 8003886:	460b      	mov	r3, r1
 8003888:	4917      	ldr	r1, [pc, #92]	; (80038e8 <TrajectoryEvaluation+0x570>)
 800388a:	e9c1 2300 	strd	r2, r3, [r1]
		omega_ref = v[2];
 800388e:	4b11      	ldr	r3, [pc, #68]	; (80038d4 <TrajectoryEvaluation+0x55c>)
 8003890:	689b      	ldr	r3, [r3, #8]
 8003892:	4618      	mov	r0, r3
 8003894:	f7fc fe04 	bl	80004a0 <__aeabi_f2d>
 8003898:	4602      	mov	r2, r0
 800389a:	460b      	mov	r3, r1
 800389c:	4913      	ldr	r1, [pc, #76]	; (80038ec <TrajectoryEvaluation+0x574>)
 800389e:	e9c1 2300 	strd	r2, r3, [r1]
		alpha_ref = 0;
 80038a2:	4b13      	ldr	r3, [pc, #76]	; (80038f0 <TrajectoryEvaluation+0x578>)
 80038a4:	f04f 0200 	mov.w	r2, #0
 80038a8:	601a      	str	r2, [r3, #0]
 80038aa:	e38c      	b.n	8003fc6 <TrajectoryEvaluation+0xc4e>
 80038ac:	f3af 8000 	nop.w
 80038b0:	00000000 	.word	0x00000000
 80038b4:	40000000 	.word	0x40000000
 80038b8:	00000000 	.word	0x00000000
 80038bc:	40080000 	.word	0x40080000
 80038c0:	2000059c 	.word	0x2000059c
 80038c4:	20000594 	.word	0x20000594
 80038c8:	200005a0 	.word	0x200005a0
 80038cc:	20000608 	.word	0x20000608
 80038d0:	200005c0 	.word	0x200005c0
 80038d4:	200005f0 	.word	0x200005f0
 80038d8:	200005d8 	.word	0x200005d8
 80038dc:	3fe00000 	.word	0x3fe00000
 80038e0:	20000078 	.word	0x20000078
 80038e4:	40180000 	.word	0x40180000
 80038e8:	20000620 	.word	0x20000620
 80038ec:	20000628 	.word	0x20000628
 80038f0:	20000630 	.word	0x20000630
 80038f4:	200005a4 	.word	0x200005a4
	}
	else if (t4 <= t && t < t5 ){
 80038f8:	4bb3      	ldr	r3, [pc, #716]	; (8003bc8 <TrajectoryEvaluation+0x850>)
 80038fa:	ed93 7a00 	vldr	s14, [r3]
 80038fe:	4bb3      	ldr	r3, [pc, #716]	; (8003bcc <TrajectoryEvaluation+0x854>)
 8003900:	edd3 7a00 	vldr	s15, [r3]
 8003904:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003908:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800390c:	f200 80be 	bhi.w	8003a8c <TrajectoryEvaluation+0x714>
 8003910:	4bae      	ldr	r3, [pc, #696]	; (8003bcc <TrajectoryEvaluation+0x854>)
 8003912:	ed93 7a00 	vldr	s14, [r3]
 8003916:	4bae      	ldr	r3, [pc, #696]	; (8003bd0 <TrajectoryEvaluation+0x858>)
 8003918:	edd3 7a00 	vldr	s15, [r3]
 800391c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003920:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003924:	f140 80b2 	bpl.w	8003a8c <TrajectoryEvaluation+0x714>
		theta_ref = theta_0 + p[3] + v[3]*(t-t4) - j_max*pow((t-t4),3.0)/6.0;
 8003928:	4baa      	ldr	r3, [pc, #680]	; (8003bd4 <TrajectoryEvaluation+0x85c>)
 800392a:	68db      	ldr	r3, [r3, #12]
 800392c:	4618      	mov	r0, r3
 800392e:	f7fc fdb7 	bl	80004a0 <__aeabi_f2d>
 8003932:	4ba9      	ldr	r3, [pc, #676]	; (8003bd8 <TrajectoryEvaluation+0x860>)
 8003934:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003938:	f7fc fc54 	bl	80001e4 <__adddf3>
 800393c:	4602      	mov	r2, r0
 800393e:	460b      	mov	r3, r1
 8003940:	4690      	mov	r8, r2
 8003942:	4699      	mov	r9, r3
 8003944:	4ba5      	ldr	r3, [pc, #660]	; (8003bdc <TrajectoryEvaluation+0x864>)
 8003946:	ed93 7a03 	vldr	s14, [r3, #12]
 800394a:	4ba0      	ldr	r3, [pc, #640]	; (8003bcc <TrajectoryEvaluation+0x854>)
 800394c:	edd3 6a00 	vldr	s13, [r3]
 8003950:	4b9d      	ldr	r3, [pc, #628]	; (8003bc8 <TrajectoryEvaluation+0x850>)
 8003952:	edd3 7a00 	vldr	s15, [r3]
 8003956:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800395a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800395e:	ee17 0a90 	vmov	r0, s15
 8003962:	f7fc fd9d 	bl	80004a0 <__aeabi_f2d>
 8003966:	4602      	mov	r2, r0
 8003968:	460b      	mov	r3, r1
 800396a:	4640      	mov	r0, r8
 800396c:	4649      	mov	r1, r9
 800396e:	f7fc fc39 	bl	80001e4 <__adddf3>
 8003972:	4602      	mov	r2, r0
 8003974:	460b      	mov	r3, r1
 8003976:	4690      	mov	r8, r2
 8003978:	4699      	mov	r9, r3
 800397a:	4b94      	ldr	r3, [pc, #592]	; (8003bcc <TrajectoryEvaluation+0x854>)
 800397c:	ed93 7a00 	vldr	s14, [r3]
 8003980:	4b91      	ldr	r3, [pc, #580]	; (8003bc8 <TrajectoryEvaluation+0x850>)
 8003982:	edd3 7a00 	vldr	s15, [r3]
 8003986:	ee77 7a67 	vsub.f32	s15, s14, s15
 800398a:	ee17 0a90 	vmov	r0, s15
 800398e:	f7fc fd87 	bl	80004a0 <__aeabi_f2d>
 8003992:	4602      	mov	r2, r0
 8003994:	460b      	mov	r3, r1
 8003996:	ed9f 1b88 	vldr	d1, [pc, #544]	; 8003bb8 <TrajectoryEvaluation+0x840>
 800399a:	ec43 2b10 	vmov	d0, r2, r3
 800399e:	f008 fcd7 	bl	800c350 <pow>
 80039a2:	ec51 0b10 	vmov	r0, r1, d0
 80039a6:	4b8e      	ldr	r3, [pc, #568]	; (8003be0 <TrajectoryEvaluation+0x868>)
 80039a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039ac:	f7fc fdd0 	bl	8000550 <__aeabi_dmul>
 80039b0:	4602      	mov	r2, r0
 80039b2:	460b      	mov	r3, r1
 80039b4:	4610      	mov	r0, r2
 80039b6:	4619      	mov	r1, r3
 80039b8:	f04f 0200 	mov.w	r2, #0
 80039bc:	4b89      	ldr	r3, [pc, #548]	; (8003be4 <TrajectoryEvaluation+0x86c>)
 80039be:	f7fc fef1 	bl	80007a4 <__aeabi_ddiv>
 80039c2:	4602      	mov	r2, r0
 80039c4:	460b      	mov	r3, r1
 80039c6:	4640      	mov	r0, r8
 80039c8:	4649      	mov	r1, r9
 80039ca:	f7fc fc09 	bl	80001e0 <__aeabi_dsub>
 80039ce:	4602      	mov	r2, r0
 80039d0:	460b      	mov	r3, r1
 80039d2:	4985      	ldr	r1, [pc, #532]	; (8003be8 <TrajectoryEvaluation+0x870>)
 80039d4:	e9c1 2300 	strd	r2, r3, [r1]
		omega_ref = v[3] - 0.5*j_max*pow((t-t4),2.0);
 80039d8:	4b80      	ldr	r3, [pc, #512]	; (8003bdc <TrajectoryEvaluation+0x864>)
 80039da:	68db      	ldr	r3, [r3, #12]
 80039dc:	4618      	mov	r0, r3
 80039de:	f7fc fd5f 	bl	80004a0 <__aeabi_f2d>
 80039e2:	4680      	mov	r8, r0
 80039e4:	4689      	mov	r9, r1
 80039e6:	4b7e      	ldr	r3, [pc, #504]	; (8003be0 <TrajectoryEvaluation+0x868>)
 80039e8:	e9d3 0100 	ldrd	r0, r1, [r3]
 80039ec:	f04f 0200 	mov.w	r2, #0
 80039f0:	4b7e      	ldr	r3, [pc, #504]	; (8003bec <TrajectoryEvaluation+0x874>)
 80039f2:	f7fc fdad 	bl	8000550 <__aeabi_dmul>
 80039f6:	4602      	mov	r2, r0
 80039f8:	460b      	mov	r3, r1
 80039fa:	4692      	mov	sl, r2
 80039fc:	469b      	mov	fp, r3
 80039fe:	4b73      	ldr	r3, [pc, #460]	; (8003bcc <TrajectoryEvaluation+0x854>)
 8003a00:	ed93 7a00 	vldr	s14, [r3]
 8003a04:	4b70      	ldr	r3, [pc, #448]	; (8003bc8 <TrajectoryEvaluation+0x850>)
 8003a06:	edd3 7a00 	vldr	s15, [r3]
 8003a0a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003a0e:	ee17 0a90 	vmov	r0, s15
 8003a12:	f7fc fd45 	bl	80004a0 <__aeabi_f2d>
 8003a16:	4602      	mov	r2, r0
 8003a18:	460b      	mov	r3, r1
 8003a1a:	ed9f 1b69 	vldr	d1, [pc, #420]	; 8003bc0 <TrajectoryEvaluation+0x848>
 8003a1e:	ec43 2b10 	vmov	d0, r2, r3
 8003a22:	f008 fc95 	bl	800c350 <pow>
 8003a26:	ec53 2b10 	vmov	r2, r3, d0
 8003a2a:	4650      	mov	r0, sl
 8003a2c:	4659      	mov	r1, fp
 8003a2e:	f7fc fd8f 	bl	8000550 <__aeabi_dmul>
 8003a32:	4602      	mov	r2, r0
 8003a34:	460b      	mov	r3, r1
 8003a36:	4640      	mov	r0, r8
 8003a38:	4649      	mov	r1, r9
 8003a3a:	f7fc fbd1 	bl	80001e0 <__aeabi_dsub>
 8003a3e:	4602      	mov	r2, r0
 8003a40:	460b      	mov	r3, r1
 8003a42:	496b      	ldr	r1, [pc, #428]	; (8003bf0 <TrajectoryEvaluation+0x878>)
 8003a44:	e9c1 2300 	strd	r2, r3, [r1]
		alpha_ref = -j_max*(t-t4);
 8003a48:	4b65      	ldr	r3, [pc, #404]	; (8003be0 <TrajectoryEvaluation+0x868>)
 8003a4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a4e:	4614      	mov	r4, r2
 8003a50:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 8003a54:	4b5d      	ldr	r3, [pc, #372]	; (8003bcc <TrajectoryEvaluation+0x854>)
 8003a56:	ed93 7a00 	vldr	s14, [r3]
 8003a5a:	4b5b      	ldr	r3, [pc, #364]	; (8003bc8 <TrajectoryEvaluation+0x850>)
 8003a5c:	edd3 7a00 	vldr	s15, [r3]
 8003a60:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003a64:	ee17 0a90 	vmov	r0, s15
 8003a68:	f7fc fd1a 	bl	80004a0 <__aeabi_f2d>
 8003a6c:	4602      	mov	r2, r0
 8003a6e:	460b      	mov	r3, r1
 8003a70:	4620      	mov	r0, r4
 8003a72:	4629      	mov	r1, r5
 8003a74:	f7fc fd6c 	bl	8000550 <__aeabi_dmul>
 8003a78:	4602      	mov	r2, r0
 8003a7a:	460b      	mov	r3, r1
 8003a7c:	4610      	mov	r0, r2
 8003a7e:	4619      	mov	r1, r3
 8003a80:	f7fd f836 	bl	8000af0 <__aeabi_d2f>
 8003a84:	4603      	mov	r3, r0
 8003a86:	4a5b      	ldr	r2, [pc, #364]	; (8003bf4 <TrajectoryEvaluation+0x87c>)
 8003a88:	6013      	str	r3, [r2, #0]
 8003a8a:	e29c      	b.n	8003fc6 <TrajectoryEvaluation+0xc4e>
	}
	else if (t5 <= t && t < t6 ){
 8003a8c:	4b50      	ldr	r3, [pc, #320]	; (8003bd0 <TrajectoryEvaluation+0x858>)
 8003a8e:	ed93 7a00 	vldr	s14, [r3]
 8003a92:	4b4e      	ldr	r3, [pc, #312]	; (8003bcc <TrajectoryEvaluation+0x854>)
 8003a94:	edd3 7a00 	vldr	s15, [r3]
 8003a98:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003a9c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003aa0:	f200 80ae 	bhi.w	8003c00 <TrajectoryEvaluation+0x888>
 8003aa4:	4b49      	ldr	r3, [pc, #292]	; (8003bcc <TrajectoryEvaluation+0x854>)
 8003aa6:	ed93 7a00 	vldr	s14, [r3]
 8003aaa:	4b53      	ldr	r3, [pc, #332]	; (8003bf8 <TrajectoryEvaluation+0x880>)
 8003aac:	edd3 7a00 	vldr	s15, [r3]
 8003ab0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003ab4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003ab8:	f140 80a2 	bpl.w	8003c00 <TrajectoryEvaluation+0x888>
		theta_ref = theta_0 + p[4] + v[4]*(t-t5) + 0.5*a[4]*pow((t-t5),2.0);
 8003abc:	4b45      	ldr	r3, [pc, #276]	; (8003bd4 <TrajectoryEvaluation+0x85c>)
 8003abe:	691b      	ldr	r3, [r3, #16]
 8003ac0:	4618      	mov	r0, r3
 8003ac2:	f7fc fced 	bl	80004a0 <__aeabi_f2d>
 8003ac6:	4b44      	ldr	r3, [pc, #272]	; (8003bd8 <TrajectoryEvaluation+0x860>)
 8003ac8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003acc:	f7fc fb8a 	bl	80001e4 <__adddf3>
 8003ad0:	4602      	mov	r2, r0
 8003ad2:	460b      	mov	r3, r1
 8003ad4:	4614      	mov	r4, r2
 8003ad6:	461d      	mov	r5, r3
 8003ad8:	4b40      	ldr	r3, [pc, #256]	; (8003bdc <TrajectoryEvaluation+0x864>)
 8003ada:	ed93 7a04 	vldr	s14, [r3, #16]
 8003ade:	4b3b      	ldr	r3, [pc, #236]	; (8003bcc <TrajectoryEvaluation+0x854>)
 8003ae0:	edd3 6a00 	vldr	s13, [r3]
 8003ae4:	4b3a      	ldr	r3, [pc, #232]	; (8003bd0 <TrajectoryEvaluation+0x858>)
 8003ae6:	edd3 7a00 	vldr	s15, [r3]
 8003aea:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8003aee:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003af2:	ee17 0a90 	vmov	r0, s15
 8003af6:	f7fc fcd3 	bl	80004a0 <__aeabi_f2d>
 8003afa:	4602      	mov	r2, r0
 8003afc:	460b      	mov	r3, r1
 8003afe:	4620      	mov	r0, r4
 8003b00:	4629      	mov	r1, r5
 8003b02:	f7fc fb6f 	bl	80001e4 <__adddf3>
 8003b06:	4602      	mov	r2, r0
 8003b08:	460b      	mov	r3, r1
 8003b0a:	4614      	mov	r4, r2
 8003b0c:	461d      	mov	r5, r3
 8003b0e:	4b3b      	ldr	r3, [pc, #236]	; (8003bfc <TrajectoryEvaluation+0x884>)
 8003b10:	691b      	ldr	r3, [r3, #16]
 8003b12:	4618      	mov	r0, r3
 8003b14:	f7fc fcc4 	bl	80004a0 <__aeabi_f2d>
 8003b18:	f04f 0200 	mov.w	r2, #0
 8003b1c:	4b33      	ldr	r3, [pc, #204]	; (8003bec <TrajectoryEvaluation+0x874>)
 8003b1e:	f7fc fd17 	bl	8000550 <__aeabi_dmul>
 8003b22:	4602      	mov	r2, r0
 8003b24:	460b      	mov	r3, r1
 8003b26:	4690      	mov	r8, r2
 8003b28:	4699      	mov	r9, r3
 8003b2a:	4b28      	ldr	r3, [pc, #160]	; (8003bcc <TrajectoryEvaluation+0x854>)
 8003b2c:	ed93 7a00 	vldr	s14, [r3]
 8003b30:	4b27      	ldr	r3, [pc, #156]	; (8003bd0 <TrajectoryEvaluation+0x858>)
 8003b32:	edd3 7a00 	vldr	s15, [r3]
 8003b36:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003b3a:	ee17 0a90 	vmov	r0, s15
 8003b3e:	f7fc fcaf 	bl	80004a0 <__aeabi_f2d>
 8003b42:	4602      	mov	r2, r0
 8003b44:	460b      	mov	r3, r1
 8003b46:	ed9f 1b1e 	vldr	d1, [pc, #120]	; 8003bc0 <TrajectoryEvaluation+0x848>
 8003b4a:	ec43 2b10 	vmov	d0, r2, r3
 8003b4e:	f008 fbff 	bl	800c350 <pow>
 8003b52:	ec53 2b10 	vmov	r2, r3, d0
 8003b56:	4640      	mov	r0, r8
 8003b58:	4649      	mov	r1, r9
 8003b5a:	f7fc fcf9 	bl	8000550 <__aeabi_dmul>
 8003b5e:	4602      	mov	r2, r0
 8003b60:	460b      	mov	r3, r1
 8003b62:	4620      	mov	r0, r4
 8003b64:	4629      	mov	r1, r5
 8003b66:	f7fc fb3d 	bl	80001e4 <__adddf3>
 8003b6a:	4602      	mov	r2, r0
 8003b6c:	460b      	mov	r3, r1
 8003b6e:	491e      	ldr	r1, [pc, #120]	; (8003be8 <TrajectoryEvaluation+0x870>)
 8003b70:	e9c1 2300 	strd	r2, r3, [r1]
		omega_ref = v[4] + a[4]*(t-t5);
 8003b74:	4b19      	ldr	r3, [pc, #100]	; (8003bdc <TrajectoryEvaluation+0x864>)
 8003b76:	ed93 7a04 	vldr	s14, [r3, #16]
 8003b7a:	4b20      	ldr	r3, [pc, #128]	; (8003bfc <TrajectoryEvaluation+0x884>)
 8003b7c:	edd3 6a04 	vldr	s13, [r3, #16]
 8003b80:	4b12      	ldr	r3, [pc, #72]	; (8003bcc <TrajectoryEvaluation+0x854>)
 8003b82:	ed93 6a00 	vldr	s12, [r3]
 8003b86:	4b12      	ldr	r3, [pc, #72]	; (8003bd0 <TrajectoryEvaluation+0x858>)
 8003b88:	edd3 7a00 	vldr	s15, [r3]
 8003b8c:	ee76 7a67 	vsub.f32	s15, s12, s15
 8003b90:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003b94:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003b98:	ee17 0a90 	vmov	r0, s15
 8003b9c:	f7fc fc80 	bl	80004a0 <__aeabi_f2d>
 8003ba0:	4602      	mov	r2, r0
 8003ba2:	460b      	mov	r3, r1
 8003ba4:	4912      	ldr	r1, [pc, #72]	; (8003bf0 <TrajectoryEvaluation+0x878>)
 8003ba6:	e9c1 2300 	strd	r2, r3, [r1]
		alpha_ref = a[4];
 8003baa:	4b14      	ldr	r3, [pc, #80]	; (8003bfc <TrajectoryEvaluation+0x884>)
 8003bac:	691b      	ldr	r3, [r3, #16]
 8003bae:	4a11      	ldr	r2, [pc, #68]	; (8003bf4 <TrajectoryEvaluation+0x87c>)
 8003bb0:	6013      	str	r3, [r2, #0]
 8003bb2:	e208      	b.n	8003fc6 <TrajectoryEvaluation+0xc4e>
 8003bb4:	f3af 8000 	nop.w
 8003bb8:	00000000 	.word	0x00000000
 8003bbc:	40080000 	.word	0x40080000
 8003bc0:	00000000 	.word	0x00000000
 8003bc4:	40000000 	.word	0x40000000
 8003bc8:	200005a4 	.word	0x200005a4
 8003bcc:	20000594 	.word	0x20000594
 8003bd0:	200005a8 	.word	0x200005a8
 8003bd4:	20000608 	.word	0x20000608
 8003bd8:	200005c0 	.word	0x200005c0
 8003bdc:	200005f0 	.word	0x200005f0
 8003be0:	20000078 	.word	0x20000078
 8003be4:	40180000 	.word	0x40180000
 8003be8:	20000620 	.word	0x20000620
 8003bec:	3fe00000 	.word	0x3fe00000
 8003bf0:	20000628 	.word	0x20000628
 8003bf4:	20000630 	.word	0x20000630
 8003bf8:	200005ac 	.word	0x200005ac
 8003bfc:	200005d8 	.word	0x200005d8
	}
	else if (t6 <= t && t < t7 ){
 8003c00:	4bbd      	ldr	r3, [pc, #756]	; (8003ef8 <TrajectoryEvaluation+0xb80>)
 8003c02:	ed93 7a00 	vldr	s14, [r3]
 8003c06:	4bbd      	ldr	r3, [pc, #756]	; (8003efc <TrajectoryEvaluation+0xb84>)
 8003c08:	edd3 7a00 	vldr	s15, [r3]
 8003c0c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003c10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003c14:	f200 8107 	bhi.w	8003e26 <TrajectoryEvaluation+0xaae>
 8003c18:	4bb8      	ldr	r3, [pc, #736]	; (8003efc <TrajectoryEvaluation+0xb84>)
 8003c1a:	ed93 7a00 	vldr	s14, [r3]
 8003c1e:	4bb8      	ldr	r3, [pc, #736]	; (8003f00 <TrajectoryEvaluation+0xb88>)
 8003c20:	edd3 7a00 	vldr	s15, [r3]
 8003c24:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003c28:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003c2c:	f140 80fb 	bpl.w	8003e26 <TrajectoryEvaluation+0xaae>
		theta_ref = theta_0 + p[5] + v[5]*(t-t6) + 0.5*a[5]*pow((t-t6),2.0) + j_max*pow((t-t6),3.0)/6.0;
 8003c30:	4bb4      	ldr	r3, [pc, #720]	; (8003f04 <TrajectoryEvaluation+0xb8c>)
 8003c32:	695b      	ldr	r3, [r3, #20]
 8003c34:	4618      	mov	r0, r3
 8003c36:	f7fc fc33 	bl	80004a0 <__aeabi_f2d>
 8003c3a:	4bb3      	ldr	r3, [pc, #716]	; (8003f08 <TrajectoryEvaluation+0xb90>)
 8003c3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c40:	f7fc fad0 	bl	80001e4 <__adddf3>
 8003c44:	4602      	mov	r2, r0
 8003c46:	460b      	mov	r3, r1
 8003c48:	4614      	mov	r4, r2
 8003c4a:	461d      	mov	r5, r3
 8003c4c:	4baf      	ldr	r3, [pc, #700]	; (8003f0c <TrajectoryEvaluation+0xb94>)
 8003c4e:	ed93 7a05 	vldr	s14, [r3, #20]
 8003c52:	4baa      	ldr	r3, [pc, #680]	; (8003efc <TrajectoryEvaluation+0xb84>)
 8003c54:	edd3 6a00 	vldr	s13, [r3]
 8003c58:	4ba7      	ldr	r3, [pc, #668]	; (8003ef8 <TrajectoryEvaluation+0xb80>)
 8003c5a:	edd3 7a00 	vldr	s15, [r3]
 8003c5e:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8003c62:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003c66:	ee17 0a90 	vmov	r0, s15
 8003c6a:	f7fc fc19 	bl	80004a0 <__aeabi_f2d>
 8003c6e:	4602      	mov	r2, r0
 8003c70:	460b      	mov	r3, r1
 8003c72:	4620      	mov	r0, r4
 8003c74:	4629      	mov	r1, r5
 8003c76:	f7fc fab5 	bl	80001e4 <__adddf3>
 8003c7a:	4602      	mov	r2, r0
 8003c7c:	460b      	mov	r3, r1
 8003c7e:	4614      	mov	r4, r2
 8003c80:	461d      	mov	r5, r3
 8003c82:	4ba3      	ldr	r3, [pc, #652]	; (8003f10 <TrajectoryEvaluation+0xb98>)
 8003c84:	695b      	ldr	r3, [r3, #20]
 8003c86:	4618      	mov	r0, r3
 8003c88:	f7fc fc0a 	bl	80004a0 <__aeabi_f2d>
 8003c8c:	f04f 0200 	mov.w	r2, #0
 8003c90:	4ba0      	ldr	r3, [pc, #640]	; (8003f14 <TrajectoryEvaluation+0xb9c>)
 8003c92:	f7fc fc5d 	bl	8000550 <__aeabi_dmul>
 8003c96:	4602      	mov	r2, r0
 8003c98:	460b      	mov	r3, r1
 8003c9a:	4690      	mov	r8, r2
 8003c9c:	4699      	mov	r9, r3
 8003c9e:	4b97      	ldr	r3, [pc, #604]	; (8003efc <TrajectoryEvaluation+0xb84>)
 8003ca0:	ed93 7a00 	vldr	s14, [r3]
 8003ca4:	4b94      	ldr	r3, [pc, #592]	; (8003ef8 <TrajectoryEvaluation+0xb80>)
 8003ca6:	edd3 7a00 	vldr	s15, [r3]
 8003caa:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003cae:	ee17 0a90 	vmov	r0, s15
 8003cb2:	f7fc fbf5 	bl	80004a0 <__aeabi_f2d>
 8003cb6:	4602      	mov	r2, r0
 8003cb8:	460b      	mov	r3, r1
 8003cba:	ed9f 1b89 	vldr	d1, [pc, #548]	; 8003ee0 <TrajectoryEvaluation+0xb68>
 8003cbe:	ec43 2b10 	vmov	d0, r2, r3
 8003cc2:	f008 fb45 	bl	800c350 <pow>
 8003cc6:	ec53 2b10 	vmov	r2, r3, d0
 8003cca:	4640      	mov	r0, r8
 8003ccc:	4649      	mov	r1, r9
 8003cce:	f7fc fc3f 	bl	8000550 <__aeabi_dmul>
 8003cd2:	4602      	mov	r2, r0
 8003cd4:	460b      	mov	r3, r1
 8003cd6:	4620      	mov	r0, r4
 8003cd8:	4629      	mov	r1, r5
 8003cda:	f7fc fa83 	bl	80001e4 <__adddf3>
 8003cde:	4602      	mov	r2, r0
 8003ce0:	460b      	mov	r3, r1
 8003ce2:	4614      	mov	r4, r2
 8003ce4:	461d      	mov	r5, r3
 8003ce6:	4b85      	ldr	r3, [pc, #532]	; (8003efc <TrajectoryEvaluation+0xb84>)
 8003ce8:	ed93 7a00 	vldr	s14, [r3]
 8003cec:	4b82      	ldr	r3, [pc, #520]	; (8003ef8 <TrajectoryEvaluation+0xb80>)
 8003cee:	edd3 7a00 	vldr	s15, [r3]
 8003cf2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003cf6:	ee17 0a90 	vmov	r0, s15
 8003cfa:	f7fc fbd1 	bl	80004a0 <__aeabi_f2d>
 8003cfe:	4602      	mov	r2, r0
 8003d00:	460b      	mov	r3, r1
 8003d02:	ed9f 1b79 	vldr	d1, [pc, #484]	; 8003ee8 <TrajectoryEvaluation+0xb70>
 8003d06:	ec43 2b10 	vmov	d0, r2, r3
 8003d0a:	f008 fb21 	bl	800c350 <pow>
 8003d0e:	ec51 0b10 	vmov	r0, r1, d0
 8003d12:	4b81      	ldr	r3, [pc, #516]	; (8003f18 <TrajectoryEvaluation+0xba0>)
 8003d14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d18:	f7fc fc1a 	bl	8000550 <__aeabi_dmul>
 8003d1c:	4602      	mov	r2, r0
 8003d1e:	460b      	mov	r3, r1
 8003d20:	4610      	mov	r0, r2
 8003d22:	4619      	mov	r1, r3
 8003d24:	f04f 0200 	mov.w	r2, #0
 8003d28:	4b7c      	ldr	r3, [pc, #496]	; (8003f1c <TrajectoryEvaluation+0xba4>)
 8003d2a:	f7fc fd3b 	bl	80007a4 <__aeabi_ddiv>
 8003d2e:	4602      	mov	r2, r0
 8003d30:	460b      	mov	r3, r1
 8003d32:	4620      	mov	r0, r4
 8003d34:	4629      	mov	r1, r5
 8003d36:	f7fc fa55 	bl	80001e4 <__adddf3>
 8003d3a:	4602      	mov	r2, r0
 8003d3c:	460b      	mov	r3, r1
 8003d3e:	4978      	ldr	r1, [pc, #480]	; (8003f20 <TrajectoryEvaluation+0xba8>)
 8003d40:	e9c1 2300 	strd	r2, r3, [r1]
		omega_ref = v[5] + a[5]*(t-t6) + 0.5*j_max*pow((t-t6),2.0);
 8003d44:	4b71      	ldr	r3, [pc, #452]	; (8003f0c <TrajectoryEvaluation+0xb94>)
 8003d46:	ed93 7a05 	vldr	s14, [r3, #20]
 8003d4a:	4b71      	ldr	r3, [pc, #452]	; (8003f10 <TrajectoryEvaluation+0xb98>)
 8003d4c:	edd3 6a05 	vldr	s13, [r3, #20]
 8003d50:	4b6a      	ldr	r3, [pc, #424]	; (8003efc <TrajectoryEvaluation+0xb84>)
 8003d52:	ed93 6a00 	vldr	s12, [r3]
 8003d56:	4b68      	ldr	r3, [pc, #416]	; (8003ef8 <TrajectoryEvaluation+0xb80>)
 8003d58:	edd3 7a00 	vldr	s15, [r3]
 8003d5c:	ee76 7a67 	vsub.f32	s15, s12, s15
 8003d60:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003d64:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003d68:	ee17 0a90 	vmov	r0, s15
 8003d6c:	f7fc fb98 	bl	80004a0 <__aeabi_f2d>
 8003d70:	4604      	mov	r4, r0
 8003d72:	460d      	mov	r5, r1
 8003d74:	4b68      	ldr	r3, [pc, #416]	; (8003f18 <TrajectoryEvaluation+0xba0>)
 8003d76:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003d7a:	f04f 0200 	mov.w	r2, #0
 8003d7e:	4b65      	ldr	r3, [pc, #404]	; (8003f14 <TrajectoryEvaluation+0xb9c>)
 8003d80:	f7fc fbe6 	bl	8000550 <__aeabi_dmul>
 8003d84:	4602      	mov	r2, r0
 8003d86:	460b      	mov	r3, r1
 8003d88:	4690      	mov	r8, r2
 8003d8a:	4699      	mov	r9, r3
 8003d8c:	4b5b      	ldr	r3, [pc, #364]	; (8003efc <TrajectoryEvaluation+0xb84>)
 8003d8e:	ed93 7a00 	vldr	s14, [r3]
 8003d92:	4b59      	ldr	r3, [pc, #356]	; (8003ef8 <TrajectoryEvaluation+0xb80>)
 8003d94:	edd3 7a00 	vldr	s15, [r3]
 8003d98:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003d9c:	ee17 0a90 	vmov	r0, s15
 8003da0:	f7fc fb7e 	bl	80004a0 <__aeabi_f2d>
 8003da4:	4602      	mov	r2, r0
 8003da6:	460b      	mov	r3, r1
 8003da8:	ed9f 1b4d 	vldr	d1, [pc, #308]	; 8003ee0 <TrajectoryEvaluation+0xb68>
 8003dac:	ec43 2b10 	vmov	d0, r2, r3
 8003db0:	f008 face 	bl	800c350 <pow>
 8003db4:	ec53 2b10 	vmov	r2, r3, d0
 8003db8:	4640      	mov	r0, r8
 8003dba:	4649      	mov	r1, r9
 8003dbc:	f7fc fbc8 	bl	8000550 <__aeabi_dmul>
 8003dc0:	4602      	mov	r2, r0
 8003dc2:	460b      	mov	r3, r1
 8003dc4:	4620      	mov	r0, r4
 8003dc6:	4629      	mov	r1, r5
 8003dc8:	f7fc fa0c 	bl	80001e4 <__adddf3>
 8003dcc:	4602      	mov	r2, r0
 8003dce:	460b      	mov	r3, r1
 8003dd0:	4954      	ldr	r1, [pc, #336]	; (8003f24 <TrajectoryEvaluation+0xbac>)
 8003dd2:	e9c1 2300 	strd	r2, r3, [r1]
		alpha_ref = a[5] + j_max*(t-t6);
 8003dd6:	4b4e      	ldr	r3, [pc, #312]	; (8003f10 <TrajectoryEvaluation+0xb98>)
 8003dd8:	695b      	ldr	r3, [r3, #20]
 8003dda:	4618      	mov	r0, r3
 8003ddc:	f7fc fb60 	bl	80004a0 <__aeabi_f2d>
 8003de0:	4604      	mov	r4, r0
 8003de2:	460d      	mov	r5, r1
 8003de4:	4b45      	ldr	r3, [pc, #276]	; (8003efc <TrajectoryEvaluation+0xb84>)
 8003de6:	ed93 7a00 	vldr	s14, [r3]
 8003dea:	4b43      	ldr	r3, [pc, #268]	; (8003ef8 <TrajectoryEvaluation+0xb80>)
 8003dec:	edd3 7a00 	vldr	s15, [r3]
 8003df0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003df4:	ee17 0a90 	vmov	r0, s15
 8003df8:	f7fc fb52 	bl	80004a0 <__aeabi_f2d>
 8003dfc:	4b46      	ldr	r3, [pc, #280]	; (8003f18 <TrajectoryEvaluation+0xba0>)
 8003dfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e02:	f7fc fba5 	bl	8000550 <__aeabi_dmul>
 8003e06:	4602      	mov	r2, r0
 8003e08:	460b      	mov	r3, r1
 8003e0a:	4620      	mov	r0, r4
 8003e0c:	4629      	mov	r1, r5
 8003e0e:	f7fc f9e9 	bl	80001e4 <__adddf3>
 8003e12:	4602      	mov	r2, r0
 8003e14:	460b      	mov	r3, r1
 8003e16:	4610      	mov	r0, r2
 8003e18:	4619      	mov	r1, r3
 8003e1a:	f7fc fe69 	bl	8000af0 <__aeabi_d2f>
 8003e1e:	4603      	mov	r3, r0
 8003e20:	4a41      	ldr	r2, [pc, #260]	; (8003f28 <TrajectoryEvaluation+0xbb0>)
 8003e22:	6013      	str	r3, [r2, #0]
 8003e24:	e0cf      	b.n	8003fc6 <TrajectoryEvaluation+0xc4e>
	}
	else if (t7 <= t ){
 8003e26:	4b36      	ldr	r3, [pc, #216]	; (8003f00 <TrajectoryEvaluation+0xb88>)
 8003e28:	ed93 7a00 	vldr	s14, [r3]
 8003e2c:	4b33      	ldr	r3, [pc, #204]	; (8003efc <TrajectoryEvaluation+0xb84>)
 8003e2e:	edd3 7a00 	vldr	s15, [r3]
 8003e32:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003e36:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003e3a:	d900      	bls.n	8003e3e <TrajectoryEvaluation+0xac6>
			RunMotor(volt, PID_dir);
			Go_Flag = 0;
			t = 0;
		}
	}
}
 8003e3c:	e0c3      	b.n	8003fc6 <TrajectoryEvaluation+0xc4e>
		theta_ref = theta_f;
 8003e3e:	4b3b      	ldr	r3, [pc, #236]	; (8003f2c <TrajectoryEvaluation+0xbb4>)
 8003e40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e44:	4936      	ldr	r1, [pc, #216]	; (8003f20 <TrajectoryEvaluation+0xba8>)
 8003e46:	e9c1 2300 	strd	r2, r3, [r1]
		omega_ref = omega_ref;
 8003e4a:	4b36      	ldr	r3, [pc, #216]	; (8003f24 <TrajectoryEvaluation+0xbac>)
 8003e4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e50:	4934      	ldr	r1, [pc, #208]	; (8003f24 <TrajectoryEvaluation+0xbac>)
 8003e52:	e9c1 2300 	strd	r2, r3, [r1]
		alpha_ref = alpha_ref;
 8003e56:	4b34      	ldr	r3, [pc, #208]	; (8003f28 <TrajectoryEvaluation+0xbb0>)
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	4a33      	ldr	r2, [pc, #204]	; (8003f28 <TrajectoryEvaluation+0xbb0>)
 8003e5c:	6013      	str	r3, [r2, #0]
		if (dir == 1 && theta_now >= (theta_ref - 0.008) && theta_now <= theta_ref)
 8003e5e:	4b34      	ldr	r3, [pc, #208]	; (8003f30 <TrajectoryEvaluation+0xbb8>)
 8003e60:	781b      	ldrb	r3, [r3, #0]
 8003e62:	2b01      	cmp	r3, #1
 8003e64:	d16e      	bne.n	8003f44 <TrajectoryEvaluation+0xbcc>
 8003e66:	4b33      	ldr	r3, [pc, #204]	; (8003f34 <TrajectoryEvaluation+0xbbc>)
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	4618      	mov	r0, r3
 8003e6c:	f7fc fb18 	bl	80004a0 <__aeabi_f2d>
 8003e70:	4604      	mov	r4, r0
 8003e72:	460d      	mov	r5, r1
 8003e74:	4b2a      	ldr	r3, [pc, #168]	; (8003f20 <TrajectoryEvaluation+0xba8>)
 8003e76:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003e7a:	a31d      	add	r3, pc, #116	; (adr r3, 8003ef0 <TrajectoryEvaluation+0xb78>)
 8003e7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e80:	f7fc f9ae 	bl	80001e0 <__aeabi_dsub>
 8003e84:	4602      	mov	r2, r0
 8003e86:	460b      	mov	r3, r1
 8003e88:	4620      	mov	r0, r4
 8003e8a:	4629      	mov	r1, r5
 8003e8c:	f7fc fde6 	bl	8000a5c <__aeabi_dcmpge>
 8003e90:	4603      	mov	r3, r0
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d056      	beq.n	8003f44 <TrajectoryEvaluation+0xbcc>
 8003e96:	4b27      	ldr	r3, [pc, #156]	; (8003f34 <TrajectoryEvaluation+0xbbc>)
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	4618      	mov	r0, r3
 8003e9c:	f7fc fb00 	bl	80004a0 <__aeabi_f2d>
 8003ea0:	4b1f      	ldr	r3, [pc, #124]	; (8003f20 <TrajectoryEvaluation+0xba8>)
 8003ea2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ea6:	f7fc fdcf 	bl	8000a48 <__aeabi_dcmple>
 8003eaa:	4603      	mov	r3, r0
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d049      	beq.n	8003f44 <TrajectoryEvaluation+0xbcc>
			volt = 0;
 8003eb0:	4b21      	ldr	r3, [pc, #132]	; (8003f38 <TrajectoryEvaluation+0xbc0>)
 8003eb2:	f04f 0200 	mov.w	r2, #0
 8003eb6:	601a      	str	r2, [r3, #0]
			RunMotor(volt, PID_dir);
 8003eb8:	4b1f      	ldr	r3, [pc, #124]	; (8003f38 <TrajectoryEvaluation+0xbc0>)
 8003eba:	edd3 7a00 	vldr	s15, [r3]
 8003ebe:	4b1f      	ldr	r3, [pc, #124]	; (8003f3c <TrajectoryEvaluation+0xbc4>)
 8003ec0:	781b      	ldrb	r3, [r3, #0]
 8003ec2:	4618      	mov	r0, r3
 8003ec4:	eeb0 0a67 	vmov.f32	s0, s15
 8003ec8:	f7fd fc52 	bl	8001770 <RunMotor>
			Go_Flag = 0;
 8003ecc:	4b1c      	ldr	r3, [pc, #112]	; (8003f40 <TrajectoryEvaluation+0xbc8>)
 8003ece:	2200      	movs	r2, #0
 8003ed0:	701a      	strb	r2, [r3, #0]
			t = 0;
 8003ed2:	4b0a      	ldr	r3, [pc, #40]	; (8003efc <TrajectoryEvaluation+0xb84>)
 8003ed4:	f04f 0200 	mov.w	r2, #0
 8003ed8:	601a      	str	r2, [r3, #0]
 8003eda:	e074      	b.n	8003fc6 <TrajectoryEvaluation+0xc4e>
 8003edc:	f3af 8000 	nop.w
 8003ee0:	00000000 	.word	0x00000000
 8003ee4:	40000000 	.word	0x40000000
 8003ee8:	00000000 	.word	0x00000000
 8003eec:	40080000 	.word	0x40080000
 8003ef0:	d2f1a9fc 	.word	0xd2f1a9fc
 8003ef4:	3f80624d 	.word	0x3f80624d
 8003ef8:	200005ac 	.word	0x200005ac
 8003efc:	20000594 	.word	0x20000594
 8003f00:	200005b0 	.word	0x200005b0
 8003f04:	20000608 	.word	0x20000608
 8003f08:	200005c0 	.word	0x200005c0
 8003f0c:	200005f0 	.word	0x200005f0
 8003f10:	200005d8 	.word	0x200005d8
 8003f14:	3fe00000 	.word	0x3fe00000
 8003f18:	20000078 	.word	0x20000078
 8003f1c:	40180000 	.word	0x40180000
 8003f20:	20000620 	.word	0x20000620
 8003f24:	20000628 	.word	0x20000628
 8003f28:	20000630 	.word	0x20000630
 8003f2c:	200005c8 	.word	0x200005c8
 8003f30:	200000d9 	.word	0x200000d9
 8003f34:	200003f4 	.word	0x200003f4
 8003f38:	200003e4 	.word	0x200003e4
 8003f3c:	200000da 	.word	0x200000da
 8003f40:	200003e9 	.word	0x200003e9
		else if (dir == 0 && theta_now >= theta_ref && theta_now <= (theta_ref + 0.008))
 8003f44:	4b24      	ldr	r3, [pc, #144]	; (8003fd8 <TrajectoryEvaluation+0xc60>)
 8003f46:	781b      	ldrb	r3, [r3, #0]
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d13c      	bne.n	8003fc6 <TrajectoryEvaluation+0xc4e>
 8003f4c:	4b23      	ldr	r3, [pc, #140]	; (8003fdc <TrajectoryEvaluation+0xc64>)
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	4618      	mov	r0, r3
 8003f52:	f7fc faa5 	bl	80004a0 <__aeabi_f2d>
 8003f56:	4b22      	ldr	r3, [pc, #136]	; (8003fe0 <TrajectoryEvaluation+0xc68>)
 8003f58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f5c:	f7fc fd7e 	bl	8000a5c <__aeabi_dcmpge>
 8003f60:	4603      	mov	r3, r0
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d100      	bne.n	8003f68 <TrajectoryEvaluation+0xbf0>
}
 8003f66:	e02e      	b.n	8003fc6 <TrajectoryEvaluation+0xc4e>
		else if (dir == 0 && theta_now >= theta_ref && theta_now <= (theta_ref + 0.008))
 8003f68:	4b1c      	ldr	r3, [pc, #112]	; (8003fdc <TrajectoryEvaluation+0xc64>)
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	4618      	mov	r0, r3
 8003f6e:	f7fc fa97 	bl	80004a0 <__aeabi_f2d>
 8003f72:	4604      	mov	r4, r0
 8003f74:	460d      	mov	r5, r1
 8003f76:	4b1a      	ldr	r3, [pc, #104]	; (8003fe0 <TrajectoryEvaluation+0xc68>)
 8003f78:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003f7c:	a314      	add	r3, pc, #80	; (adr r3, 8003fd0 <TrajectoryEvaluation+0xc58>)
 8003f7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f82:	f7fc f92f 	bl	80001e4 <__adddf3>
 8003f86:	4602      	mov	r2, r0
 8003f88:	460b      	mov	r3, r1
 8003f8a:	4620      	mov	r0, r4
 8003f8c:	4629      	mov	r1, r5
 8003f8e:	f7fc fd5b 	bl	8000a48 <__aeabi_dcmple>
 8003f92:	4603      	mov	r3, r0
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d100      	bne.n	8003f9a <TrajectoryEvaluation+0xc22>
}
 8003f98:	e015      	b.n	8003fc6 <TrajectoryEvaluation+0xc4e>
			volt = 0;
 8003f9a:	4b12      	ldr	r3, [pc, #72]	; (8003fe4 <TrajectoryEvaluation+0xc6c>)
 8003f9c:	f04f 0200 	mov.w	r2, #0
 8003fa0:	601a      	str	r2, [r3, #0]
			RunMotor(volt, PID_dir);
 8003fa2:	4b10      	ldr	r3, [pc, #64]	; (8003fe4 <TrajectoryEvaluation+0xc6c>)
 8003fa4:	edd3 7a00 	vldr	s15, [r3]
 8003fa8:	4b0f      	ldr	r3, [pc, #60]	; (8003fe8 <TrajectoryEvaluation+0xc70>)
 8003faa:	781b      	ldrb	r3, [r3, #0]
 8003fac:	4618      	mov	r0, r3
 8003fae:	eeb0 0a67 	vmov.f32	s0, s15
 8003fb2:	f7fd fbdd 	bl	8001770 <RunMotor>
			Go_Flag = 0;
 8003fb6:	4b0d      	ldr	r3, [pc, #52]	; (8003fec <TrajectoryEvaluation+0xc74>)
 8003fb8:	2200      	movs	r2, #0
 8003fba:	701a      	strb	r2, [r3, #0]
			t = 0;
 8003fbc:	4b0c      	ldr	r3, [pc, #48]	; (8003ff0 <TrajectoryEvaluation+0xc78>)
 8003fbe:	f04f 0200 	mov.w	r2, #0
 8003fc2:	601a      	str	r2, [r3, #0]
}
 8003fc4:	e7ff      	b.n	8003fc6 <TrajectoryEvaluation+0xc4e>
 8003fc6:	bf00      	nop
 8003fc8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003fcc:	f3af 8000 	nop.w
 8003fd0:	d2f1a9fc 	.word	0xd2f1a9fc
 8003fd4:	3f80624d 	.word	0x3f80624d
 8003fd8:	200000d9 	.word	0x200000d9
 8003fdc:	200003f4 	.word	0x200003f4
 8003fe0:	20000620 	.word	0x20000620
 8003fe4:	200003e4 	.word	0x200003e4
 8003fe8:	200000da 	.word	0x200000da
 8003fec:	200003e9 	.word	0x200003e9
 8003ff0:	20000594 	.word	0x20000594

08003ff4 <PositionController>:

float PositionController(float r,float y) //r == trajectory, y==feedback
{
 8003ff4:	b480      	push	{r7}
 8003ff6:	b083      	sub	sp, #12
 8003ff8:	af00      	add	r7, sp, #0
 8003ffa:	ed87 0a01 	vstr	s0, [r7, #4]
 8003ffe:	edc7 0a00 	vstr	s1, [r7]
	e1 = r - y;
 8004002:	ed97 7a01 	vldr	s14, [r7, #4]
 8004006:	edd7 7a00 	vldr	s15, [r7]
 800400a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800400e:	4b20      	ldr	r3, [pc, #128]	; (8004090 <PositionController+0x9c>)
 8004010:	edc3 7a00 	vstr	s15, [r3]
	s1 = s1 + e1;
 8004014:	4b1f      	ldr	r3, [pc, #124]	; (8004094 <PositionController+0xa0>)
 8004016:	ed93 7a00 	vldr	s14, [r3]
 800401a:	4b1d      	ldr	r3, [pc, #116]	; (8004090 <PositionController+0x9c>)
 800401c:	edd3 7a00 	vldr	s15, [r3]
 8004020:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004024:	4b1b      	ldr	r3, [pc, #108]	; (8004094 <PositionController+0xa0>)
 8004026:	edc3 7a00 	vstr	s15, [r3]
	u1 = (kp_1*e1) + (ki_1*s1) + (kd_1*(e1-p1));
 800402a:	4b1b      	ldr	r3, [pc, #108]	; (8004098 <PositionController+0xa4>)
 800402c:	ed93 7a00 	vldr	s14, [r3]
 8004030:	4b17      	ldr	r3, [pc, #92]	; (8004090 <PositionController+0x9c>)
 8004032:	edd3 7a00 	vldr	s15, [r3]
 8004036:	ee27 7a27 	vmul.f32	s14, s14, s15
 800403a:	4b18      	ldr	r3, [pc, #96]	; (800409c <PositionController+0xa8>)
 800403c:	edd3 6a00 	vldr	s13, [r3]
 8004040:	4b14      	ldr	r3, [pc, #80]	; (8004094 <PositionController+0xa0>)
 8004042:	edd3 7a00 	vldr	s15, [r3]
 8004046:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800404a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800404e:	4b10      	ldr	r3, [pc, #64]	; (8004090 <PositionController+0x9c>)
 8004050:	edd3 6a00 	vldr	s13, [r3]
 8004054:	4b12      	ldr	r3, [pc, #72]	; (80040a0 <PositionController+0xac>)
 8004056:	edd3 7a00 	vldr	s15, [r3]
 800405a:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800405e:	4b11      	ldr	r3, [pc, #68]	; (80040a4 <PositionController+0xb0>)
 8004060:	edd3 7a00 	vldr	s15, [r3]
 8004064:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004068:	ee77 7a27 	vadd.f32	s15, s14, s15
 800406c:	4b0e      	ldr	r3, [pc, #56]	; (80040a8 <PositionController+0xb4>)
 800406e:	edc3 7a00 	vstr	s15, [r3]
	p1 = e1;
 8004072:	4b07      	ldr	r3, [pc, #28]	; (8004090 <PositionController+0x9c>)
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	4a0a      	ldr	r2, [pc, #40]	; (80040a0 <PositionController+0xac>)
 8004078:	6013      	str	r3, [r2, #0]
	return u1;
 800407a:	4b0b      	ldr	r3, [pc, #44]	; (80040a8 <PositionController+0xb4>)
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	ee07 3a90 	vmov	s15, r3
}
 8004082:	eeb0 0a67 	vmov.f32	s0, s15
 8004086:	370c      	adds	r7, #12
 8004088:	46bd      	mov	sp, r7
 800408a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800408e:	4770      	bx	lr
 8004090:	20000634 	.word	0x20000634
 8004094:	20000638 	.word	0x20000638
 8004098:	20000654 	.word	0x20000654
 800409c:	20000658 	.word	0x20000658
 80040a0:	2000063c 	.word	0x2000063c
 80040a4:	2000065c 	.word	0x2000065c
 80040a8:	20000640 	.word	0x20000640

080040ac <VelocityController>:

float VelocityController(float r,float y,float uP) //r == trajectory, y==feedback
{
 80040ac:	b580      	push	{r7, lr}
 80040ae:	b084      	sub	sp, #16
 80040b0:	af00      	add	r7, sp, #0
 80040b2:	ed87 0a03 	vstr	s0, [r7, #12]
 80040b6:	edc7 0a02 	vstr	s1, [r7, #8]
 80040ba:	ed87 1a01 	vstr	s2, [r7, #4]
	e2 = uP + r;
 80040be:	ed97 7a01 	vldr	s14, [r7, #4]
 80040c2:	edd7 7a03 	vldr	s15, [r7, #12]
 80040c6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80040ca:	4b40      	ldr	r3, [pc, #256]	; (80041cc <VelocityController+0x120>)
 80040cc:	edc3 7a00 	vstr	s15, [r3]

	if (dir == 0 && e2 <= w_max)
 80040d0:	4b3f      	ldr	r3, [pc, #252]	; (80041d0 <VelocityController+0x124>)
 80040d2:	781b      	ldrb	r3, [r3, #0]
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d117      	bne.n	8004108 <VelocityController+0x5c>
 80040d8:	4b3c      	ldr	r3, [pc, #240]	; (80041cc <VelocityController+0x120>)
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	4618      	mov	r0, r3
 80040de:	f7fc f9df 	bl	80004a0 <__aeabi_f2d>
 80040e2:	4b3c      	ldr	r3, [pc, #240]	; (80041d4 <VelocityController+0x128>)
 80040e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040e8:	f7fc fcae 	bl	8000a48 <__aeabi_dcmple>
 80040ec:	4603      	mov	r3, r0
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d00a      	beq.n	8004108 <VelocityController+0x5c>
	{
		e2 = w_max;
 80040f2:	4b38      	ldr	r3, [pc, #224]	; (80041d4 <VelocityController+0x128>)
 80040f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040f8:	4610      	mov	r0, r2
 80040fa:	4619      	mov	r1, r3
 80040fc:	f7fc fcf8 	bl	8000af0 <__aeabi_d2f>
 8004100:	4603      	mov	r3, r0
 8004102:	4a32      	ldr	r2, [pc, #200]	; (80041cc <VelocityController+0x120>)
 8004104:	6013      	str	r3, [r2, #0]
 8004106:	e01a      	b.n	800413e <VelocityController+0x92>
	}

	else if (dir == 1 && e2 >= w_max)
 8004108:	4b31      	ldr	r3, [pc, #196]	; (80041d0 <VelocityController+0x124>)
 800410a:	781b      	ldrb	r3, [r3, #0]
 800410c:	2b01      	cmp	r3, #1
 800410e:	d116      	bne.n	800413e <VelocityController+0x92>
 8004110:	4b2e      	ldr	r3, [pc, #184]	; (80041cc <VelocityController+0x120>)
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	4618      	mov	r0, r3
 8004116:	f7fc f9c3 	bl	80004a0 <__aeabi_f2d>
 800411a:	4b2e      	ldr	r3, [pc, #184]	; (80041d4 <VelocityController+0x128>)
 800411c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004120:	f7fc fc9c 	bl	8000a5c <__aeabi_dcmpge>
 8004124:	4603      	mov	r3, r0
 8004126:	2b00      	cmp	r3, #0
 8004128:	d009      	beq.n	800413e <VelocityController+0x92>
	{
		e2 = w_max;
 800412a:	4b2a      	ldr	r3, [pc, #168]	; (80041d4 <VelocityController+0x128>)
 800412c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004130:	4610      	mov	r0, r2
 8004132:	4619      	mov	r1, r3
 8004134:	f7fc fcdc 	bl	8000af0 <__aeabi_d2f>
 8004138:	4603      	mov	r3, r0
 800413a:	4a24      	ldr	r2, [pc, #144]	; (80041cc <VelocityController+0x120>)
 800413c:	6013      	str	r3, [r2, #0]
	}

	e2 = e2 - y;
 800413e:	4b23      	ldr	r3, [pc, #140]	; (80041cc <VelocityController+0x120>)
 8004140:	ed93 7a00 	vldr	s14, [r3]
 8004144:	edd7 7a02 	vldr	s15, [r7, #8]
 8004148:	ee77 7a67 	vsub.f32	s15, s14, s15
 800414c:	4b1f      	ldr	r3, [pc, #124]	; (80041cc <VelocityController+0x120>)
 800414e:	edc3 7a00 	vstr	s15, [r3]
	s2 = s2 + e2;
 8004152:	4b21      	ldr	r3, [pc, #132]	; (80041d8 <VelocityController+0x12c>)
 8004154:	ed93 7a00 	vldr	s14, [r3]
 8004158:	4b1c      	ldr	r3, [pc, #112]	; (80041cc <VelocityController+0x120>)
 800415a:	edd3 7a00 	vldr	s15, [r3]
 800415e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004162:	4b1d      	ldr	r3, [pc, #116]	; (80041d8 <VelocityController+0x12c>)
 8004164:	edc3 7a00 	vstr	s15, [r3]
	u2 = (kp_2*e2) + (ki_2*s2) + (kd_2*(e2-p2));
 8004168:	4b1c      	ldr	r3, [pc, #112]	; (80041dc <VelocityController+0x130>)
 800416a:	ed93 7a00 	vldr	s14, [r3]
 800416e:	4b17      	ldr	r3, [pc, #92]	; (80041cc <VelocityController+0x120>)
 8004170:	edd3 7a00 	vldr	s15, [r3]
 8004174:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004178:	4b19      	ldr	r3, [pc, #100]	; (80041e0 <VelocityController+0x134>)
 800417a:	edd3 6a00 	vldr	s13, [r3]
 800417e:	4b16      	ldr	r3, [pc, #88]	; (80041d8 <VelocityController+0x12c>)
 8004180:	edd3 7a00 	vldr	s15, [r3]
 8004184:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004188:	ee37 7a27 	vadd.f32	s14, s14, s15
 800418c:	4b0f      	ldr	r3, [pc, #60]	; (80041cc <VelocityController+0x120>)
 800418e:	edd3 6a00 	vldr	s13, [r3]
 8004192:	4b14      	ldr	r3, [pc, #80]	; (80041e4 <VelocityController+0x138>)
 8004194:	edd3 7a00 	vldr	s15, [r3]
 8004198:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800419c:	4b12      	ldr	r3, [pc, #72]	; (80041e8 <VelocityController+0x13c>)
 800419e:	edd3 7a00 	vldr	s15, [r3]
 80041a2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80041a6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80041aa:	4b10      	ldr	r3, [pc, #64]	; (80041ec <VelocityController+0x140>)
 80041ac:	edc3 7a00 	vstr	s15, [r3]
	p2 = e2;
 80041b0:	4b06      	ldr	r3, [pc, #24]	; (80041cc <VelocityController+0x120>)
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	4a0b      	ldr	r2, [pc, #44]	; (80041e4 <VelocityController+0x138>)
 80041b6:	6013      	str	r3, [r2, #0]
	return u2;
 80041b8:	4b0c      	ldr	r3, [pc, #48]	; (80041ec <VelocityController+0x140>)
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	ee07 3a90 	vmov	s15, r3
}
 80041c0:	eeb0 0a67 	vmov.f32	s0, s15
 80041c4:	3710      	adds	r7, #16
 80041c6:	46bd      	mov	sp, r7
 80041c8:	bd80      	pop	{r7, pc}
 80041ca:	bf00      	nop
 80041cc:	20000644 	.word	0x20000644
 80041d0:	200000d9 	.word	0x200000d9
 80041d4:	20000068 	.word	0x20000068
 80041d8:	20000648 	.word	0x20000648
 80041dc:	20000660 	.word	0x20000660
 80041e0:	20000664 	.word	0x20000664
 80041e4:	2000064c 	.word	0x2000064c
 80041e8:	20000668 	.word	0x20000668
 80041ec:	20000650 	.word	0x20000650

080041f0 <Cascade>:

float Cascade(float Pd,float P,float Vd,float V){
 80041f0:	b580      	push	{r7, lr}
 80041f2:	b084      	sub	sp, #16
 80041f4:	af00      	add	r7, sp, #0
 80041f6:	ed87 0a03 	vstr	s0, [r7, #12]
 80041fa:	edc7 0a02 	vstr	s1, [r7, #8]
 80041fe:	ed87 1a01 	vstr	s2, [r7, #4]
 8004202:	edc7 1a00 	vstr	s3, [r7]
	static float u;
	static float add = 0;
	u = PositionController(Pd, P);
 8004206:	edd7 0a02 	vldr	s1, [r7, #8]
 800420a:	ed97 0a03 	vldr	s0, [r7, #12]
 800420e:	f7ff fef1 	bl	8003ff4 <PositionController>
 8004212:	eef0 7a40 	vmov.f32	s15, s0
 8004216:	4b1e      	ldr	r3, [pc, #120]	; (8004290 <Cascade+0xa0>)
 8004218:	edc3 7a00 	vstr	s15, [r3]
	u = VelocityController(Vd, V, u);
 800421c:	4b1c      	ldr	r3, [pc, #112]	; (8004290 <Cascade+0xa0>)
 800421e:	edd3 7a00 	vldr	s15, [r3]
 8004222:	eeb0 1a67 	vmov.f32	s2, s15
 8004226:	edd7 0a00 	vldr	s1, [r7]
 800422a:	ed97 0a01 	vldr	s0, [r7, #4]
 800422e:	f7ff ff3d 	bl	80040ac <VelocityController>
 8004232:	eef0 7a40 	vmov.f32	s15, s0
 8004236:	4b16      	ldr	r3, [pc, #88]	; (8004290 <Cascade+0xa0>)
 8004238:	edc3 7a00 	vstr	s15, [r3]
	if (u >= 0)
 800423c:	4b14      	ldr	r3, [pc, #80]	; (8004290 <Cascade+0xa0>)
 800423e:	edd3 7a00 	vldr	s15, [r3]
 8004242:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004246:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800424a:	db03      	blt.n	8004254 <Cascade+0x64>
	{
		PID_dir = 1;
 800424c:	4b11      	ldr	r3, [pc, #68]	; (8004294 <Cascade+0xa4>)
 800424e:	2201      	movs	r2, #1
 8004250:	701a      	strb	r2, [r3, #0]
 8004252:	e00a      	b.n	800426a <Cascade+0x7a>
	}

	else
	{
		u = -u;
 8004254:	4b0e      	ldr	r3, [pc, #56]	; (8004290 <Cascade+0xa0>)
 8004256:	edd3 7a00 	vldr	s15, [r3]
 800425a:	eef1 7a67 	vneg.f32	s15, s15
 800425e:	4b0c      	ldr	r3, [pc, #48]	; (8004290 <Cascade+0xa0>)
 8004260:	edc3 7a00 	vstr	s15, [r3]
		PID_dir = 0;
 8004264:	4b0b      	ldr	r3, [pc, #44]	; (8004294 <Cascade+0xa4>)
 8004266:	2200      	movs	r2, #0
 8004268:	701a      	strb	r2, [r3, #0]
//	else if (t >= t6)
//	{
//		add = 4.7-1.6;
//	}

	return limit(u, add);
 800426a:	4b09      	ldr	r3, [pc, #36]	; (8004290 <Cascade+0xa0>)
 800426c:	edd3 7a00 	vldr	s15, [r3]
 8004270:	4b09      	ldr	r3, [pc, #36]	; (8004298 <Cascade+0xa8>)
 8004272:	ed93 7a00 	vldr	s14, [r3]
 8004276:	eef0 0a47 	vmov.f32	s1, s14
 800427a:	eeb0 0a67 	vmov.f32	s0, s15
 800427e:	f000 f845 	bl	800430c <limit>
 8004282:	eef0 7a40 	vmov.f32	s15, s0
}
 8004286:	eeb0 0a67 	vmov.f32	s0, s15
 800428a:	3710      	adds	r7, #16
 800428c:	46bd      	mov	sp, r7
 800428e:	bd80      	pop	{r7, pc}
 8004290:	200006f4 	.word	0x200006f4
 8004294:	200000da 	.word	0x200000da
 8004298:	200006f8 	.word	0x200006f8

0800429c <negative>:

float negative(float var)
{
 800429c:	b480      	push	{r7}
 800429e:	b083      	sub	sp, #12
 80042a0:	af00      	add	r7, sp, #0
 80042a2:	ed87 0a01 	vstr	s0, [r7, #4]
	if (var > 0){
 80042a6:	edd7 7a01 	vldr	s15, [r7, #4]
 80042aa:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80042ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80042b2:	dd05      	ble.n	80042c0 <negative+0x24>
		var = -var;
 80042b4:	edd7 7a01 	vldr	s15, [r7, #4]
 80042b8:	eef1 7a67 	vneg.f32	s15, s15
 80042bc:	edc7 7a01 	vstr	s15, [r7, #4]
	}
	return var;
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	ee07 3a90 	vmov	s15, r3
}
 80042c6:	eeb0 0a67 	vmov.f32	s0, s15
 80042ca:	370c      	adds	r7, #12
 80042cc:	46bd      	mov	sp, r7
 80042ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042d2:	4770      	bx	lr

080042d4 <positive>:

float positive(float var)
{
 80042d4:	b480      	push	{r7}
 80042d6:	b083      	sub	sp, #12
 80042d8:	af00      	add	r7, sp, #0
 80042da:	ed87 0a01 	vstr	s0, [r7, #4]
	if (var < 0){
 80042de:	edd7 7a01 	vldr	s15, [r7, #4]
 80042e2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80042e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80042ea:	d505      	bpl.n	80042f8 <positive+0x24>
			var = -var;
 80042ec:	edd7 7a01 	vldr	s15, [r7, #4]
 80042f0:	eef1 7a67 	vneg.f32	s15, s15
 80042f4:	edc7 7a01 	vstr	s15, [r7, #4]
		}
	return var;
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	ee07 3a90 	vmov	s15, r3
}
 80042fe:	eeb0 0a67 	vmov.f32	s0, s15
 8004302:	370c      	adds	r7, #12
 8004304:	46bd      	mov	sp, r7
 8004306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800430a:	4770      	bx	lr

0800430c <limit>:

float limit(float var1, float var2)
{
 800430c:	b5b0      	push	{r4, r5, r7, lr}
 800430e:	b082      	sub	sp, #8
 8004310:	af00      	add	r7, sp, #0
 8004312:	ed87 0a01 	vstr	s0, [r7, #4]
 8004316:	edc7 0a00 	vstr	s1, [r7]
	return (var1 > 24.0-var2) ? 24.0 : var1+var2;
 800431a:	6878      	ldr	r0, [r7, #4]
 800431c:	f7fc f8c0 	bl	80004a0 <__aeabi_f2d>
 8004320:	4604      	mov	r4, r0
 8004322:	460d      	mov	r5, r1
 8004324:	6838      	ldr	r0, [r7, #0]
 8004326:	f7fc f8bb 	bl	80004a0 <__aeabi_f2d>
 800432a:	4602      	mov	r2, r0
 800432c:	460b      	mov	r3, r1
 800432e:	f04f 0000 	mov.w	r0, #0
 8004332:	490d      	ldr	r1, [pc, #52]	; (8004368 <limit+0x5c>)
 8004334:	f7fb ff54 	bl	80001e0 <__aeabi_dsub>
 8004338:	4602      	mov	r2, r0
 800433a:	460b      	mov	r3, r1
 800433c:	4620      	mov	r0, r4
 800433e:	4629      	mov	r1, r5
 8004340:	f7fc fb96 	bl	8000a70 <__aeabi_dcmpgt>
 8004344:	4603      	mov	r3, r0
 8004346:	2b00      	cmp	r3, #0
 8004348:	d002      	beq.n	8004350 <limit+0x44>
 800434a:	eef3 7a08 	vmov.f32	s15, #56	; 0x41c00000  24.0
 800434e:	e005      	b.n	800435c <limit+0x50>
 8004350:	ed97 7a01 	vldr	s14, [r7, #4]
 8004354:	edd7 7a00 	vldr	s15, [r7]
 8004358:	ee77 7a27 	vadd.f32	s15, s14, s15

}
 800435c:	eeb0 0a67 	vmov.f32	s0, s15
 8004360:	3708      	adds	r7, #8
 8004362:	46bd      	mov	sp, r7
 8004364:	bdb0      	pop	{r4, r5, r7, pc}
 8004366:	bf00      	nop
 8004368:	40380000 	.word	0x40380000
 800436c:	00000000 	.word	0x00000000

08004370 <UART>:

void UART(){
 8004370:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004374:	b0a2      	sub	sp, #136	; 0x88
 8004376:	af00      	add	r7, sp, #0
	static uint8_t LowByte = 0;
	static uint16_t DataByte =0;
	static uint8_t CheckTrasmit=1;
	static uint32_t Timestamp_UI =0;

	switch(RxData[0])
 8004378:	4baf      	ldr	r3, [pc, #700]	; (8004638 <UART+0x2c8>)
 800437a:	781b      	ldrb	r3, [r3, #0]
 800437c:	2b00      	cmp	r3, #0
 800437e:	f000 8566 	beq.w	8004e4e <UART+0xade>
 8004382:	2b00      	cmp	r3, #0
 8004384:	f2c0 858e 	blt.w	8004ea4 <UART+0xb34>
 8004388:	2b9e      	cmp	r3, #158	; 0x9e
 800438a:	f300 858b 	bgt.w	8004ea4 <UART+0xb34>
 800438e:	2b58      	cmp	r3, #88	; 0x58
 8004390:	f2c0 8588 	blt.w	8004ea4 <UART+0xb34>
 8004394:	3b58      	subs	r3, #88	; 0x58
 8004396:	2b46      	cmp	r3, #70	; 0x46
 8004398:	f200 8584 	bhi.w	8004ea4 <UART+0xb34>
 800439c:	a201      	add	r2, pc, #4	; (adr r2, 80043a4 <UART+0x34>)
 800439e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80043a2:	bf00      	nop
 80043a4:	08004e5b 	.word	0x08004e5b
 80043a8:	08004ea5 	.word	0x08004ea5
 80043ac:	08004ea5 	.word	0x08004ea5
 80043b0:	08004ea5 	.word	0x08004ea5
 80043b4:	08004ea5 	.word	0x08004ea5
 80043b8:	08004ea5 	.word	0x08004ea5
 80043bc:	08004ea5 	.word	0x08004ea5
 80043c0:	08004ea5 	.word	0x08004ea5
 80043c4:	08004ea5 	.word	0x08004ea5
 80043c8:	08004ea5 	.word	0x08004ea5
 80043cc:	08004ea5 	.word	0x08004ea5
 80043d0:	08004ea5 	.word	0x08004ea5
 80043d4:	08004ea5 	.word	0x08004ea5
 80043d8:	08004ea5 	.word	0x08004ea5
 80043dc:	08004ea5 	.word	0x08004ea5
 80043e0:	08004ea5 	.word	0x08004ea5
 80043e4:	08004ea5 	.word	0x08004ea5
 80043e8:	08004ea5 	.word	0x08004ea5
 80043ec:	08004ea5 	.word	0x08004ea5
 80043f0:	08004ea5 	.word	0x08004ea5
 80043f4:	08004ea5 	.word	0x08004ea5
 80043f8:	08004ea5 	.word	0x08004ea5
 80043fc:	08004ea5 	.word	0x08004ea5
 8004400:	08004ea5 	.word	0x08004ea5
 8004404:	08004ea5 	.word	0x08004ea5
 8004408:	08004ea5 	.word	0x08004ea5
 800440c:	08004ea5 	.word	0x08004ea5
 8004410:	08004ea5 	.word	0x08004ea5
 8004414:	08004ea5 	.word	0x08004ea5
 8004418:	08004ea5 	.word	0x08004ea5
 800441c:	08004ea5 	.word	0x08004ea5
 8004420:	08004ea5 	.word	0x08004ea5
 8004424:	08004ea5 	.word	0x08004ea5
 8004428:	08004ea5 	.word	0x08004ea5
 800442c:	08004ea5 	.word	0x08004ea5
 8004430:	08004ea5 	.word	0x08004ea5
 8004434:	08004ea5 	.word	0x08004ea5
 8004438:	08004ea5 	.word	0x08004ea5
 800443c:	08004ea5 	.word	0x08004ea5
 8004440:	08004ea5 	.word	0x08004ea5
 8004444:	08004ea5 	.word	0x08004ea5
 8004448:	08004ea5 	.word	0x08004ea5
 800444c:	08004ea5 	.word	0x08004ea5
 8004450:	08004ea5 	.word	0x08004ea5
 8004454:	08004ea5 	.word	0x08004ea5
 8004458:	08004ea5 	.word	0x08004ea5
 800445c:	08004ea5 	.word	0x08004ea5
 8004460:	08004ea5 	.word	0x08004ea5
 8004464:	08004ea5 	.word	0x08004ea5
 8004468:	08004ea5 	.word	0x08004ea5
 800446c:	08004ea5 	.word	0x08004ea5
 8004470:	08004ea5 	.word	0x08004ea5
 8004474:	08004ea5 	.word	0x08004ea5
 8004478:	08004ea5 	.word	0x08004ea5
 800447c:	08004ea5 	.word	0x08004ea5
 8004480:	08004ea5 	.word	0x08004ea5
 8004484:	08004ea5 	.word	0x08004ea5
 8004488:	08004eb3 	.word	0x08004eb3
 800448c:	080044c1 	.word	0x080044c1
 8004490:	080044e5 	.word	0x080044e5
 8004494:	08004509 	.word	0x08004509
 8004498:	08004599 	.word	0x08004599
 800449c:	0800465d 	.word	0x0800465d
 80044a0:	080046f3 	.word	0x080046f3
 80044a4:	080047f1 	.word	0x080047f1
 80044a8:	08004819 	.word	0x08004819
 80044ac:	08004a1b 	.word	0x08004a1b
 80044b0:	08004c11 	.word	0x08004c11
 80044b4:	08004dcb 	.word	0x08004dcb
 80044b8:	08004df3 	.word	0x08004df3
 80044bc:	08004e1b 	.word	0x08004e1b
	{
	case 0b10010001: //Go_Mode 1

		break;
	case 0b10010010: //Go_Mode2 FRAME#1
		if(RxData[1] == 0b01101101){
 80044c0:	4b5d      	ldr	r3, [pc, #372]	; (8004638 <UART+0x2c8>)
 80044c2:	785b      	ldrb	r3, [r3, #1]
 80044c4:	2b6d      	cmp	r3, #109	; 0x6d
 80044c6:	f040 84f6 	bne.w	8004eb6 <UART+0xb46>
			//connect MCU
			HAL_UART_Transmit_DMA(&huart2, (uint8_t*)ack1, 2); //send ack#1
 80044ca:	2202      	movs	r2, #2
 80044cc:	495b      	ldr	r1, [pc, #364]	; (800463c <UART+0x2cc>)
 80044ce:	485c      	ldr	r0, [pc, #368]	; (8004640 <UART+0x2d0>)
 80044d0:	f006 fa92 	bl	800a9f8 <HAL_UART_Transmit_DMA>
			RxData[0] = 0;
 80044d4:	4b58      	ldr	r3, [pc, #352]	; (8004638 <UART+0x2c8>)
 80044d6:	2200      	movs	r2, #0
 80044d8:	701a      	strb	r2, [r3, #0]
			HAL_UART_DMAStop(&huart2);
 80044da:	4859      	ldr	r0, [pc, #356]	; (8004640 <UART+0x2d0>)
 80044dc:	f006 fb3a 	bl	800ab54 <HAL_UART_DMAStop>

		}
		break;
 80044e0:	f000 bce9 	b.w	8004eb6 <UART+0xb46>
	case 0b10010011: //Go_Mode 3 FRAME#1
		if(RxData[1] == 0b01101100){
 80044e4:	4b54      	ldr	r3, [pc, #336]	; (8004638 <UART+0x2c8>)
 80044e6:	785b      	ldrb	r3, [r3, #1]
 80044e8:	2b6c      	cmp	r3, #108	; 0x6c
 80044ea:	f040 84e6 	bne.w	8004eba <UART+0xb4a>
			//disconnect MCU
			HAL_UART_Transmit_DMA(&huart2, (uint8_t*)ack1, 2); //send ack#1
 80044ee:	2202      	movs	r2, #2
 80044f0:	4952      	ldr	r1, [pc, #328]	; (800463c <UART+0x2cc>)
 80044f2:	4853      	ldr	r0, [pc, #332]	; (8004640 <UART+0x2d0>)
 80044f4:	f006 fa80 	bl	800a9f8 <HAL_UART_Transmit_DMA>
			RxData[0] = 0;
 80044f8:	4b4f      	ldr	r3, [pc, #316]	; (8004638 <UART+0x2c8>)
 80044fa:	2200      	movs	r2, #0
 80044fc:	701a      	strb	r2, [r3, #0]
			HAL_UART_DMAStop(&huart2);
 80044fe:	4850      	ldr	r0, [pc, #320]	; (8004640 <UART+0x2d0>)
 8004500:	f006 fb28 	bl	800ab54 <HAL_UART_DMAStop>
		}
		break;
 8004504:	f000 bcd9 	b.w	8004eba <UART+0xb4a>
	case 0b10010100: //Go_Mode 4 FRAME#2
		HighByte = RxData[1];
 8004508:	4b4b      	ldr	r3, [pc, #300]	; (8004638 <UART+0x2c8>)
 800450a:	785a      	ldrb	r2, [r3, #1]
 800450c:	4b4d      	ldr	r3, [pc, #308]	; (8004644 <UART+0x2d4>)
 800450e:	701a      	strb	r2, [r3, #0]
		LowByte = RxData[2];
 8004510:	4b49      	ldr	r3, [pc, #292]	; (8004638 <UART+0x2c8>)
 8004512:	789a      	ldrb	r2, [r3, #2]
 8004514:	4b4c      	ldr	r3, [pc, #304]	; (8004648 <UART+0x2d8>)
 8004516:	701a      	strb	r2, [r3, #0]
		DataByte = (HighByte<<8) + LowByte;
 8004518:	4b4a      	ldr	r3, [pc, #296]	; (8004644 <UART+0x2d4>)
 800451a:	781b      	ldrb	r3, [r3, #0]
 800451c:	b29b      	uxth	r3, r3
 800451e:	021b      	lsls	r3, r3, #8
 8004520:	b29a      	uxth	r2, r3
 8004522:	4b49      	ldr	r3, [pc, #292]	; (8004648 <UART+0x2d8>)
 8004524:	781b      	ldrb	r3, [r3, #0]
 8004526:	b29b      	uxth	r3, r3
 8004528:	4413      	add	r3, r2
 800452a:	b29a      	uxth	r2, r3
 800452c:	4b47      	ldr	r3, [pc, #284]	; (800464c <UART+0x2dc>)
 800452e:	801a      	strh	r2, [r3, #0]
		if(RxData[3] == (uint8_t)(~(0b10010100 + HighByte + LowByte))){
 8004530:	4b41      	ldr	r3, [pc, #260]	; (8004638 <UART+0x2c8>)
 8004532:	78da      	ldrb	r2, [r3, #3]
 8004534:	4b43      	ldr	r3, [pc, #268]	; (8004644 <UART+0x2d4>)
 8004536:	7819      	ldrb	r1, [r3, #0]
 8004538:	4b43      	ldr	r3, [pc, #268]	; (8004648 <UART+0x2d8>)
 800453a:	781b      	ldrb	r3, [r3, #0]
 800453c:	440b      	add	r3, r1
 800453e:	b2db      	uxtb	r3, r3
 8004540:	3b6c      	subs	r3, #108	; 0x6c
 8004542:	b2db      	uxtb	r3, r3
 8004544:	43db      	mvns	r3, r3
 8004546:	b2db      	uxtb	r3, r3
 8004548:	429a      	cmp	r2, r3
 800454a:	f040 84e3 	bne.w	8004f14 <UART+0xba4>
			//Set Angular Velocity
			w_max = (double)DataByte*(10.0/255.0)*(2.0*M_PI/60.0);
 800454e:	4b3f      	ldr	r3, [pc, #252]	; (800464c <UART+0x2dc>)
 8004550:	881b      	ldrh	r3, [r3, #0]
 8004552:	4618      	mov	r0, r3
 8004554:	f7fb ff82 	bl	800045c <__aeabi_ui2d>
 8004558:	a331      	add	r3, pc, #196	; (adr r3, 8004620 <UART+0x2b0>)
 800455a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800455e:	f7fb fff7 	bl	8000550 <__aeabi_dmul>
 8004562:	4602      	mov	r2, r0
 8004564:	460b      	mov	r3, r1
 8004566:	4610      	mov	r0, r2
 8004568:	4619      	mov	r1, r3
 800456a:	a32f      	add	r3, pc, #188	; (adr r3, 8004628 <UART+0x2b8>)
 800456c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004570:	f7fb ffee 	bl	8000550 <__aeabi_dmul>
 8004574:	4602      	mov	r2, r0
 8004576:	460b      	mov	r3, r1
 8004578:	4935      	ldr	r1, [pc, #212]	; (8004650 <UART+0x2e0>)
 800457a:	e9c1 2300 	strd	r2, r3, [r1]
			HAL_UART_Transmit_DMA(&huart2, (uint8_t*)ack1, 2); //send ack#1
 800457e:	2202      	movs	r2, #2
 8004580:	492e      	ldr	r1, [pc, #184]	; (800463c <UART+0x2cc>)
 8004582:	482f      	ldr	r0, [pc, #188]	; (8004640 <UART+0x2d0>)
 8004584:	f006 fa38 	bl	800a9f8 <HAL_UART_Transmit_DMA>
			RxData[0] = 0;
 8004588:	4b2b      	ldr	r3, [pc, #172]	; (8004638 <UART+0x2c8>)
 800458a:	2200      	movs	r2, #0
 800458c:	701a      	strb	r2, [r3, #0]
			HAL_UART_DMAStop(&huart2);
 800458e:	482c      	ldr	r0, [pc, #176]	; (8004640 <UART+0x2d0>)
 8004590:	f006 fae0 	bl	800ab54 <HAL_UART_DMAStop>
		}
		break;
 8004594:	f000 bcbe 	b.w	8004f14 <UART+0xba4>
	case 0b10010101: //Go_Mode 5 FRAME#2
		HighByte = RxData[1];
 8004598:	4b27      	ldr	r3, [pc, #156]	; (8004638 <UART+0x2c8>)
 800459a:	785a      	ldrb	r2, [r3, #1]
 800459c:	4b29      	ldr	r3, [pc, #164]	; (8004644 <UART+0x2d4>)
 800459e:	701a      	strb	r2, [r3, #0]
		LowByte = RxData[2];
 80045a0:	4b25      	ldr	r3, [pc, #148]	; (8004638 <UART+0x2c8>)
 80045a2:	789a      	ldrb	r2, [r3, #2]
 80045a4:	4b28      	ldr	r3, [pc, #160]	; (8004648 <UART+0x2d8>)
 80045a6:	701a      	strb	r2, [r3, #0]
		DataByte = (HighByte<<8) + LowByte;
 80045a8:	4b26      	ldr	r3, [pc, #152]	; (8004644 <UART+0x2d4>)
 80045aa:	781b      	ldrb	r3, [r3, #0]
 80045ac:	b29b      	uxth	r3, r3
 80045ae:	021b      	lsls	r3, r3, #8
 80045b0:	b29a      	uxth	r2, r3
 80045b2:	4b25      	ldr	r3, [pc, #148]	; (8004648 <UART+0x2d8>)
 80045b4:	781b      	ldrb	r3, [r3, #0]
 80045b6:	b29b      	uxth	r3, r3
 80045b8:	4413      	add	r3, r2
 80045ba:	b29a      	uxth	r2, r3
 80045bc:	4b23      	ldr	r3, [pc, #140]	; (800464c <UART+0x2dc>)
 80045be:	801a      	strh	r2, [r3, #0]
		if(RxData[3] == (uint8_t)(~(0b10010101 + HighByte + LowByte))){
 80045c0:	4b1d      	ldr	r3, [pc, #116]	; (8004638 <UART+0x2c8>)
 80045c2:	78da      	ldrb	r2, [r3, #3]
 80045c4:	4b1f      	ldr	r3, [pc, #124]	; (8004644 <UART+0x2d4>)
 80045c6:	7819      	ldrb	r1, [r3, #0]
 80045c8:	4b1f      	ldr	r3, [pc, #124]	; (8004648 <UART+0x2d8>)
 80045ca:	781b      	ldrb	r3, [r3, #0]
 80045cc:	440b      	add	r3, r1
 80045ce:	b2db      	uxtb	r3, r3
 80045d0:	3b6b      	subs	r3, #107	; 0x6b
 80045d2:	b2db      	uxtb	r3, r3
 80045d4:	43db      	mvns	r3, r3
 80045d6:	b2db      	uxtb	r3, r3
 80045d8:	429a      	cmp	r2, r3
 80045da:	f040 849d 	bne.w	8004f18 <UART+0xba8>
			//Set Angular Position
			theta_f = (double)DataByte/10000.0;
 80045de:	4b1b      	ldr	r3, [pc, #108]	; (800464c <UART+0x2dc>)
 80045e0:	881b      	ldrh	r3, [r3, #0]
 80045e2:	4618      	mov	r0, r3
 80045e4:	f7fb ff3a 	bl	800045c <__aeabi_ui2d>
 80045e8:	a311      	add	r3, pc, #68	; (adr r3, 8004630 <UART+0x2c0>)
 80045ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045ee:	f7fc f8d9 	bl	80007a4 <__aeabi_ddiv>
 80045f2:	4602      	mov	r2, r0
 80045f4:	460b      	mov	r3, r1
 80045f6:	4917      	ldr	r1, [pc, #92]	; (8004654 <UART+0x2e4>)
 80045f8:	e9c1 2300 	strd	r2, r3, [r1]
			HAL_UART_Transmit_DMA(&huart2, (uint8_t*)ack1, 2); //send ack#1
 80045fc:	2202      	movs	r2, #2
 80045fe:	490f      	ldr	r1, [pc, #60]	; (800463c <UART+0x2cc>)
 8004600:	480f      	ldr	r0, [pc, #60]	; (8004640 <UART+0x2d0>)
 8004602:	f006 f9f9 	bl	800a9f8 <HAL_UART_Transmit_DMA>
			RxData[0] = 0;
 8004606:	4b0c      	ldr	r3, [pc, #48]	; (8004638 <UART+0x2c8>)
 8004608:	2200      	movs	r2, #0
 800460a:	701a      	strb	r2, [r3, #0]
			ModeN =0;
 800460c:	4b12      	ldr	r3, [pc, #72]	; (8004658 <UART+0x2e8>)
 800460e:	2200      	movs	r2, #0
 8004610:	701a      	strb	r2, [r3, #0]
			HAL_UART_DMAStop(&huart2);
 8004612:	480b      	ldr	r0, [pc, #44]	; (8004640 <UART+0x2d0>)
 8004614:	f006 fa9e 	bl	800ab54 <HAL_UART_DMAStop>
		}
		break;
 8004618:	f000 bc7e 	b.w	8004f18 <UART+0xba8>
 800461c:	f3af 8000 	nop.w
 8004620:	14141414 	.word	0x14141414
 8004624:	3fa41414 	.word	0x3fa41414
 8004628:	f37bebd5 	.word	0xf37bebd5
 800462c:	3fbacee9 	.word	0x3fbacee9
 8004630:	00000000 	.word	0x00000000
 8004634:	40c38800 	.word	0x40c38800
 8004638:	20000688 	.word	0x20000688
 800463c:	200000a8 	.word	0x200000a8
 8004640:	200002e0 	.word	0x200002e0
 8004644:	200006fc 	.word	0x200006fc
 8004648:	200006fd 	.word	0x200006fd
 800464c:	200006fe 	.word	0x200006fe
 8004650:	20000068 	.word	0x20000068
 8004654:	200005c8 	.word	0x200005c8
 8004658:	200006a0 	.word	0x200006a0
	case 0b10010110: //Go_Mode 6 FRAME#2
		HighByte = RxData[1];
 800465c:	4ba0      	ldr	r3, [pc, #640]	; (80048e0 <UART+0x570>)
 800465e:	785a      	ldrb	r2, [r3, #1]
 8004660:	4ba0      	ldr	r3, [pc, #640]	; (80048e4 <UART+0x574>)
 8004662:	701a      	strb	r2, [r3, #0]
		LowByte = RxData[2];
 8004664:	4b9e      	ldr	r3, [pc, #632]	; (80048e0 <UART+0x570>)
 8004666:	789a      	ldrb	r2, [r3, #2]
 8004668:	4b9f      	ldr	r3, [pc, #636]	; (80048e8 <UART+0x578>)
 800466a:	701a      	strb	r2, [r3, #0]
		DataByte = (HighByte<<8) + LowByte;
 800466c:	4b9d      	ldr	r3, [pc, #628]	; (80048e4 <UART+0x574>)
 800466e:	781b      	ldrb	r3, [r3, #0]
 8004670:	b29b      	uxth	r3, r3
 8004672:	021b      	lsls	r3, r3, #8
 8004674:	b29a      	uxth	r2, r3
 8004676:	4b9c      	ldr	r3, [pc, #624]	; (80048e8 <UART+0x578>)
 8004678:	781b      	ldrb	r3, [r3, #0]
 800467a:	b29b      	uxth	r3, r3
 800467c:	4413      	add	r3, r2
 800467e:	b29a      	uxth	r2, r3
 8004680:	4b9a      	ldr	r3, [pc, #616]	; (80048ec <UART+0x57c>)
 8004682:	801a      	strh	r2, [r3, #0]
		if(RxData[3] == (uint8_t)(~(0b10010110 + HighByte + LowByte))){
 8004684:	4b96      	ldr	r3, [pc, #600]	; (80048e0 <UART+0x570>)
 8004686:	78da      	ldrb	r2, [r3, #3]
 8004688:	4b96      	ldr	r3, [pc, #600]	; (80048e4 <UART+0x574>)
 800468a:	7819      	ldrb	r1, [r3, #0]
 800468c:	4b96      	ldr	r3, [pc, #600]	; (80048e8 <UART+0x578>)
 800468e:	781b      	ldrb	r3, [r3, #0]
 8004690:	440b      	add	r3, r1
 8004692:	b2db      	uxtb	r3, r3
 8004694:	3b6a      	subs	r3, #106	; 0x6a
 8004696:	b2db      	uxtb	r3, r3
 8004698:	43db      	mvns	r3, r3
 800469a:	b2db      	uxtb	r3, r3
 800469c:	429a      	cmp	r2, r3
 800469e:	f040 843d 	bne.w	8004f1c <UART+0xbac>
			//Set Goal 1 Station
			index_station[0] = LowByte;
 80046a2:	4b91      	ldr	r3, [pc, #580]	; (80048e8 <UART+0x578>)
 80046a4:	781a      	ldrb	r2, [r3, #0]
 80046a6:	4b92      	ldr	r3, [pc, #584]	; (80048f0 <UART+0x580>)
 80046a8:	701a      	strb	r2, [r3, #0]
			theta_f = station[index_station[0]-1]*(M_PI/180.0);
 80046aa:	4b91      	ldr	r3, [pc, #580]	; (80048f0 <UART+0x580>)
 80046ac:	781b      	ldrb	r3, [r3, #0]
 80046ae:	3b01      	subs	r3, #1
 80046b0:	4a90      	ldr	r2, [pc, #576]	; (80048f4 <UART+0x584>)
 80046b2:	009b      	lsls	r3, r3, #2
 80046b4:	4413      	add	r3, r2
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	4618      	mov	r0, r3
 80046ba:	f7fb fef1 	bl	80004a0 <__aeabi_f2d>
 80046be:	a386      	add	r3, pc, #536	; (adr r3, 80048d8 <UART+0x568>)
 80046c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046c4:	f7fb ff44 	bl	8000550 <__aeabi_dmul>
 80046c8:	4602      	mov	r2, r0
 80046ca:	460b      	mov	r3, r1
 80046cc:	498a      	ldr	r1, [pc, #552]	; (80048f8 <UART+0x588>)
 80046ce:	e9c1 2300 	strd	r2, r3, [r1]
			ModeN =0;
 80046d2:	4b8a      	ldr	r3, [pc, #552]	; (80048fc <UART+0x58c>)
 80046d4:	2200      	movs	r2, #0
 80046d6:	701a      	strb	r2, [r3, #0]
			HAL_UART_Transmit_DMA(&huart2, (uint8_t*)ack1, 2); //send ack#1
 80046d8:	2202      	movs	r2, #2
 80046da:	4989      	ldr	r1, [pc, #548]	; (8004900 <UART+0x590>)
 80046dc:	4889      	ldr	r0, [pc, #548]	; (8004904 <UART+0x594>)
 80046de:	f006 f98b 	bl	800a9f8 <HAL_UART_Transmit_DMA>
			RxData[0] = 0;
 80046e2:	4b7f      	ldr	r3, [pc, #508]	; (80048e0 <UART+0x570>)
 80046e4:	2200      	movs	r2, #0
 80046e6:	701a      	strb	r2, [r3, #0]
			HAL_UART_DMAStop(&huart2);
 80046e8:	4886      	ldr	r0, [pc, #536]	; (8004904 <UART+0x594>)
 80046ea:	f006 fa33 	bl	800ab54 <HAL_UART_DMAStop>
		}
		break;
 80046ee:	f000 bc15 	b.w	8004f1c <UART+0xbac>
	case 0b10010111: //Go_Mode 7 FRAME#3
		n_station_max = RxData[1];
 80046f2:	4b7b      	ldr	r3, [pc, #492]	; (80048e0 <UART+0x570>)
 80046f4:	785a      	ldrb	r2, [r3, #1]
 80046f6:	4b84      	ldr	r3, [pc, #528]	; (8004908 <UART+0x598>)
 80046f8:	701a      	strb	r2, [r3, #0]
		uint8_t Check=0;
 80046fa:	2300      	movs	r3, #0
 80046fc:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
		uint8_t k=2;
 8004700:	2302      	movs	r3, #2
 8004702:	f887 3086 	strb.w	r3, [r7, #134]	; 0x86
		for(int j = 0;j<n_station_max;j+=2){
 8004706:	2300      	movs	r3, #0
 8004708:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800470c:	e021      	b.n	8004752 <UART+0x3e2>
			index_station[j] = RxData[k]%16;
 800470e:	f897 3086 	ldrb.w	r3, [r7, #134]	; 0x86
 8004712:	4a73      	ldr	r2, [pc, #460]	; (80048e0 <UART+0x570>)
 8004714:	5cd3      	ldrb	r3, [r2, r3]
 8004716:	f003 030f 	and.w	r3, r3, #15
 800471a:	b2d9      	uxtb	r1, r3
 800471c:	4a74      	ldr	r2, [pc, #464]	; (80048f0 <UART+0x580>)
 800471e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8004722:	4413      	add	r3, r2
 8004724:	460a      	mov	r2, r1
 8004726:	701a      	strb	r2, [r3, #0]
			index_station[j+1] = (uint8_t)RxData[k]/16;
 8004728:	f897 3086 	ldrb.w	r3, [r7, #134]	; 0x86
 800472c:	4a6c      	ldr	r2, [pc, #432]	; (80048e0 <UART+0x570>)
 800472e:	5cd2      	ldrb	r2, [r2, r3]
 8004730:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8004734:	3301      	adds	r3, #1
 8004736:	0912      	lsrs	r2, r2, #4
 8004738:	b2d1      	uxtb	r1, r2
 800473a:	4a6d      	ldr	r2, [pc, #436]	; (80048f0 <UART+0x580>)
 800473c:	54d1      	strb	r1, [r2, r3]
			k+=1;
 800473e:	f897 3086 	ldrb.w	r3, [r7, #134]	; 0x86
 8004742:	3301      	adds	r3, #1
 8004744:	f887 3086 	strb.w	r3, [r7, #134]	; 0x86
		for(int j = 0;j<n_station_max;j+=2){
 8004748:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800474c:	3302      	adds	r3, #2
 800474e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8004752:	4b6d      	ldr	r3, [pc, #436]	; (8004908 <UART+0x598>)
 8004754:	781b      	ldrb	r3, [r3, #0]
 8004756:	461a      	mov	r2, r3
 8004758:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800475c:	4293      	cmp	r3, r2
 800475e:	dbd6      	blt.n	800470e <UART+0x39e>
		}
		for(int f = 0; f<k;f++){
 8004760:	2300      	movs	r3, #0
 8004762:	67fb      	str	r3, [r7, #124]	; 0x7c
 8004764:	e00b      	b.n	800477e <UART+0x40e>
			Check += RxData[f];
 8004766:	4a5e      	ldr	r2, [pc, #376]	; (80048e0 <UART+0x570>)
 8004768:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800476a:	4413      	add	r3, r2
 800476c:	781a      	ldrb	r2, [r3, #0]
 800476e:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
 8004772:	4413      	add	r3, r2
 8004774:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
		for(int f = 0; f<k;f++){
 8004778:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800477a:	3301      	adds	r3, #1
 800477c:	67fb      	str	r3, [r7, #124]	; 0x7c
 800477e:	f897 3086 	ldrb.w	r3, [r7, #134]	; 0x86
 8004782:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8004784:	429a      	cmp	r2, r3
 8004786:	dbee      	blt.n	8004766 <UART+0x3f6>
		}
		if(RxData[k] == (uint8_t)(~(Check)) ){
 8004788:	f897 3086 	ldrb.w	r3, [r7, #134]	; 0x86
 800478c:	4a54      	ldr	r2, [pc, #336]	; (80048e0 <UART+0x570>)
 800478e:	5cd2      	ldrb	r2, [r2, r3]
 8004790:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
 8004794:	43db      	mvns	r3, r3
 8004796:	b2db      	uxtb	r3, r3
 8004798:	429a      	cmp	r2, r3
 800479a:	f040 83c1 	bne.w	8004f20 <UART+0xbb0>

			ModeN=1;
 800479e:	4b57      	ldr	r3, [pc, #348]	; (80048fc <UART+0x58c>)
 80047a0:	2201      	movs	r2, #1
 80047a2:	701a      	strb	r2, [r3, #0]
			n_station=0;
 80047a4:	4b59      	ldr	r3, [pc, #356]	; (800490c <UART+0x59c>)
 80047a6:	2200      	movs	r2, #0
 80047a8:	701a      	strb	r2, [r3, #0]
			theta_f = station[index_station[n_station]-1]*(M_PI/180.0);
 80047aa:	4b58      	ldr	r3, [pc, #352]	; (800490c <UART+0x59c>)
 80047ac:	781b      	ldrb	r3, [r3, #0]
 80047ae:	461a      	mov	r2, r3
 80047b0:	4b4f      	ldr	r3, [pc, #316]	; (80048f0 <UART+0x580>)
 80047b2:	5c9b      	ldrb	r3, [r3, r2]
 80047b4:	3b01      	subs	r3, #1
 80047b6:	4a4f      	ldr	r2, [pc, #316]	; (80048f4 <UART+0x584>)
 80047b8:	009b      	lsls	r3, r3, #2
 80047ba:	4413      	add	r3, r2
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	4618      	mov	r0, r3
 80047c0:	f7fb fe6e 	bl	80004a0 <__aeabi_f2d>
 80047c4:	a344      	add	r3, pc, #272	; (adr r3, 80048d8 <UART+0x568>)
 80047c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047ca:	f7fb fec1 	bl	8000550 <__aeabi_dmul>
 80047ce:	4602      	mov	r2, r0
 80047d0:	460b      	mov	r3, r1
 80047d2:	4949      	ldr	r1, [pc, #292]	; (80048f8 <UART+0x588>)
 80047d4:	e9c1 2300 	strd	r2, r3, [r1]
			HAL_UART_Transmit_DMA(&huart2, (uint8_t*)ack1, 2); //send ack#1
 80047d8:	2202      	movs	r2, #2
 80047da:	4949      	ldr	r1, [pc, #292]	; (8004900 <UART+0x590>)
 80047dc:	4849      	ldr	r0, [pc, #292]	; (8004904 <UART+0x594>)
 80047de:	f006 f90b 	bl	800a9f8 <HAL_UART_Transmit_DMA>
			RxData[0] = 0;
 80047e2:	4b3f      	ldr	r3, [pc, #252]	; (80048e0 <UART+0x570>)
 80047e4:	2200      	movs	r2, #0
 80047e6:	701a      	strb	r2, [r3, #0]
			HAL_UART_DMAStop(&huart2);
 80047e8:	4846      	ldr	r0, [pc, #280]	; (8004904 <UART+0x594>)
 80047ea:	f006 f9b3 	bl	800ab54 <HAL_UART_DMAStop>
		}
		break;
 80047ee:	e397      	b.n	8004f20 <UART+0xbb0>
	case 0b10011000: //Go_Mode 8 FRAME#1
		if(RxData[1] == 0b01100111){
 80047f0:	4b3b      	ldr	r3, [pc, #236]	; (80048e0 <UART+0x570>)
 80047f2:	785b      	ldrb	r3, [r3, #1]
 80047f4:	2b67      	cmp	r3, #103	; 0x67
 80047f6:	f040 8395 	bne.w	8004f24 <UART+0xbb4>
			//Go to Station / Goal Position
			HAL_UART_Transmit_DMA(&huart2, (uint8_t*)ack1, 2); //send ack#1
 80047fa:	2202      	movs	r2, #2
 80047fc:	4940      	ldr	r1, [pc, #256]	; (8004900 <UART+0x590>)
 80047fe:	4841      	ldr	r0, [pc, #260]	; (8004904 <UART+0x594>)
 8004800:	f006 f8fa 	bl	800a9f8 <HAL_UART_Transmit_DMA>
			Arm_State = PrepareRun;
 8004804:	4b42      	ldr	r3, [pc, #264]	; (8004910 <UART+0x5a0>)
 8004806:	2206      	movs	r2, #6
 8004808:	701a      	strb	r2, [r3, #0]
			RxData[0] = 0;
 800480a:	4b35      	ldr	r3, [pc, #212]	; (80048e0 <UART+0x570>)
 800480c:	2200      	movs	r2, #0
 800480e:	701a      	strb	r2, [r3, #0]
			HAL_UART_DMAStop(&huart2);
 8004810:	483c      	ldr	r0, [pc, #240]	; (8004904 <UART+0x594>)
 8004812:	f006 f99f 	bl	800ab54 <HAL_UART_DMAStop>
		}
		break;
 8004816:	e385      	b.n	8004f24 <UART+0xbb4>
	case 0b10011001: //Go_Mode 9 FRAME#1
		if(RxData[1] == 0b01100110){
 8004818:	4b31      	ldr	r3, [pc, #196]	; (80048e0 <UART+0x570>)
 800481a:	785b      	ldrb	r3, [r3, #1]
 800481c:	2b66      	cmp	r3, #102	; 0x66
 800481e:	f040 8383 	bne.w	8004f28 <UART+0xbb8>
			//Request Current Station
			if(Finish){
 8004822:	4b3c      	ldr	r3, [pc, #240]	; (8004914 <UART+0x5a4>)
 8004824:	781b      	ldrb	r3, [r3, #0]
 8004826:	2b00      	cmp	r3, #0
 8004828:	f000 8080 	beq.w	800492c <UART+0x5bc>
				if(CheckTrasmit){
 800482c:	4b3a      	ldr	r3, [pc, #232]	; (8004918 <UART+0x5a8>)
 800482e:	781b      	ldrb	r3, [r3, #0]
 8004830:	2b00      	cmp	r3, #0
 8004832:	d01e      	beq.n	8004872 <UART+0x502>
					TxData2[4]=TxData[2];
 8004834:	4b39      	ldr	r3, [pc, #228]	; (800491c <UART+0x5ac>)
 8004836:	789a      	ldrb	r2, [r3, #2]
 8004838:	4b39      	ldr	r3, [pc, #228]	; (8004920 <UART+0x5b0>)
 800483a:	711a      	strb	r2, [r3, #4]
					TxData2[5]=TxData[3];
 800483c:	4b37      	ldr	r3, [pc, #220]	; (800491c <UART+0x5ac>)
 800483e:	78da      	ldrb	r2, [r3, #3]
 8004840:	4b37      	ldr	r3, [pc, #220]	; (8004920 <UART+0x5b0>)
 8004842:	715a      	strb	r2, [r3, #5]
					TxData2[6]=TxData[4];
 8004844:	4b35      	ldr	r3, [pc, #212]	; (800491c <UART+0x5ac>)
 8004846:	791a      	ldrb	r2, [r3, #4]
 8004848:	4b35      	ldr	r3, [pc, #212]	; (8004920 <UART+0x5b0>)
 800484a:	719a      	strb	r2, [r3, #6]
					TxData2[7]=TxData[5];
 800484c:	4b33      	ldr	r3, [pc, #204]	; (800491c <UART+0x5ac>)
 800484e:	795a      	ldrb	r2, [r3, #5]
 8004850:	4b33      	ldr	r3, [pc, #204]	; (8004920 <UART+0x5b0>)
 8004852:	71da      	strb	r2, [r3, #7]
					CheckTrasmit =0;
 8004854:	4b30      	ldr	r3, [pc, #192]	; (8004918 <UART+0x5a8>)
 8004856:	2200      	movs	r2, #0
 8004858:	701a      	strb	r2, [r3, #0]
					HAL_UART_Transmit_DMA(&huart2, (uint8_t*)TxData2, 8); //send ack#1
 800485a:	2208      	movs	r2, #8
 800485c:	4930      	ldr	r1, [pc, #192]	; (8004920 <UART+0x5b0>)
 800485e:	4829      	ldr	r0, [pc, #164]	; (8004904 <UART+0x594>)
 8004860:	f006 f8ca 	bl	800a9f8 <HAL_UART_Transmit_DMA>
					Timestamp_UI=micros();
 8004864:	f7fd f94e 	bl	8001b04 <micros>
 8004868:	4602      	mov	r2, r0
 800486a:	460b      	mov	r3, r1
 800486c:	4b2d      	ldr	r3, [pc, #180]	; (8004924 <UART+0x5b4>)
 800486e:	601a      	str	r2, [r3, #0]
					HAL_UART_DMAStop(&huart2);
					CheckTrasmit=1;
				}
			}
		}
		break;
 8004870:	e35a      	b.n	8004f28 <UART+0xbb8>
					if(micros() - Timestamp_UI > UARTDelay){
 8004872:	f7fd f947 	bl	8001b04 <micros>
 8004876:	4602      	mov	r2, r0
 8004878:	460b      	mov	r3, r1
 800487a:	492a      	ldr	r1, [pc, #168]	; (8004924 <UART+0x5b4>)
 800487c:	6809      	ldr	r1, [r1, #0]
 800487e:	2000      	movs	r0, #0
 8004880:	6739      	str	r1, [r7, #112]	; 0x70
 8004882:	6778      	str	r0, [r7, #116]	; 0x74
 8004884:	e9d7 451c 	ldrd	r4, r5, [r7, #112]	; 0x70
 8004888:	4621      	mov	r1, r4
 800488a:	1a51      	subs	r1, r2, r1
 800488c:	66b9      	str	r1, [r7, #104]	; 0x68
 800488e:	4629      	mov	r1, r5
 8004890:	eb63 0301 	sbc.w	r3, r3, r1
 8004894:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004896:	4b24      	ldr	r3, [pc, #144]	; (8004928 <UART+0x5b8>)
 8004898:	881b      	ldrh	r3, [r3, #0]
 800489a:	b29b      	uxth	r3, r3
 800489c:	2200      	movs	r2, #0
 800489e:	663b      	str	r3, [r7, #96]	; 0x60
 80048a0:	667a      	str	r2, [r7, #100]	; 0x64
 80048a2:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 80048a6:	4623      	mov	r3, r4
 80048a8:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80048ac:	4602      	mov	r2, r0
 80048ae:	4293      	cmp	r3, r2
 80048b0:	462b      	mov	r3, r5
 80048b2:	460a      	mov	r2, r1
 80048b4:	4193      	sbcs	r3, r2
 80048b6:	f080 8337 	bcs.w	8004f28 <UART+0xbb8>
						RxData[0] = 0;
 80048ba:	4b09      	ldr	r3, [pc, #36]	; (80048e0 <UART+0x570>)
 80048bc:	2200      	movs	r2, #0
 80048be:	701a      	strb	r2, [r3, #0]
						CheckTrasmit=1;
 80048c0:	4b15      	ldr	r3, [pc, #84]	; (8004918 <UART+0x5a8>)
 80048c2:	2201      	movs	r2, #1
 80048c4:	701a      	strb	r2, [r3, #0]
						Finish =0;
 80048c6:	4b13      	ldr	r3, [pc, #76]	; (8004914 <UART+0x5a4>)
 80048c8:	2200      	movs	r2, #0
 80048ca:	701a      	strb	r2, [r3, #0]
						HAL_UART_DMAStop(&huart2);
 80048cc:	480d      	ldr	r0, [pc, #52]	; (8004904 <UART+0x594>)
 80048ce:	f006 f941 	bl	800ab54 <HAL_UART_DMAStop>
		break;
 80048d2:	e329      	b.n	8004f28 <UART+0xbb8>
 80048d4:	f3af 8000 	nop.w
 80048d8:	a2529d39 	.word	0xa2529d39
 80048dc:	3f91df46 	.word	0x3f91df46
 80048e0:	20000688 	.word	0x20000688
 80048e4:	200006fc 	.word	0x200006fc
 80048e8:	200006fd 	.word	0x200006fd
 80048ec:	200006fe 	.word	0x200006fe
 80048f0:	200006a4 	.word	0x200006a4
 80048f4:	200000ac 	.word	0x200000ac
 80048f8:	200005c8 	.word	0x200005c8
 80048fc:	200006a0 	.word	0x200006a0
 8004900:	200000a8 	.word	0x200000a8
 8004904:	200002e0 	.word	0x200002e0
 8004908:	200000d5 	.word	0x200000d5
 800490c:	200000d6 	.word	0x200000d6
 8004910:	200000d7 	.word	0x200000d7
 8004914:	200006a1 	.word	0x200006a1
 8004918:	200000db 	.word	0x200000db
 800491c:	20000098 	.word	0x20000098
 8004920:	200000a0 	.word	0x200000a0
 8004924:	20000700 	.word	0x20000700
 8004928:	20000096 	.word	0x20000096
			else if(CheckTrasmit){
 800492c:	4bac      	ldr	r3, [pc, #688]	; (8004be0 <UART+0x870>)
 800492e:	781b      	ldrb	r3, [r3, #0]
 8004930:	2b00      	cmp	r3, #0
 8004932:	d044      	beq.n	80049be <UART+0x64e>
				TxData[2] = 0b10011001;
 8004934:	4bab      	ldr	r3, [pc, #684]	; (8004be4 <UART+0x874>)
 8004936:	2299      	movs	r2, #153	; 0x99
 8004938:	709a      	strb	r2, [r3, #2]
				TxData[3] = 0;
 800493a:	4baa      	ldr	r3, [pc, #680]	; (8004be4 <UART+0x874>)
 800493c:	2200      	movs	r2, #0
 800493e:	70da      	strb	r2, [r3, #3]
				Current_station = (uint8_t)ceil(theta_now/0.087); // 1 station = 0.087 rads ->72 station
 8004940:	4ba9      	ldr	r3, [pc, #676]	; (8004be8 <UART+0x878>)
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	4618      	mov	r0, r3
 8004946:	f7fb fdab 	bl	80004a0 <__aeabi_f2d>
 800494a:	a3a1      	add	r3, pc, #644	; (adr r3, 8004bd0 <UART+0x860>)
 800494c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004950:	f7fb ff28 	bl	80007a4 <__aeabi_ddiv>
 8004954:	4602      	mov	r2, r0
 8004956:	460b      	mov	r3, r1
 8004958:	ec43 2b17 	vmov	d7, r2, r3
 800495c:	eeb0 0a47 	vmov.f32	s0, s14
 8004960:	eef0 0a67 	vmov.f32	s1, s15
 8004964:	f007 fc70 	bl	800c248 <ceil>
 8004968:	ec53 2b10 	vmov	r2, r3, d0
 800496c:	4610      	mov	r0, r2
 800496e:	4619      	mov	r1, r3
 8004970:	f7fc f89e 	bl	8000ab0 <__aeabi_d2uiz>
 8004974:	4603      	mov	r3, r0
 8004976:	b2da      	uxtb	r2, r3
 8004978:	4b9c      	ldr	r3, [pc, #624]	; (8004bec <UART+0x87c>)
 800497a:	701a      	strb	r2, [r3, #0]
				TxData[4] = Current_station;
 800497c:	4b9b      	ldr	r3, [pc, #620]	; (8004bec <UART+0x87c>)
 800497e:	781a      	ldrb	r2, [r3, #0]
 8004980:	4b98      	ldr	r3, [pc, #608]	; (8004be4 <UART+0x874>)
 8004982:	711a      	strb	r2, [r3, #4]
				TxData[5] = (uint8_t)(~(TxData[2] + TxData[3] + TxData[4]));
 8004984:	4b97      	ldr	r3, [pc, #604]	; (8004be4 <UART+0x874>)
 8004986:	789a      	ldrb	r2, [r3, #2]
 8004988:	4b96      	ldr	r3, [pc, #600]	; (8004be4 <UART+0x874>)
 800498a:	78db      	ldrb	r3, [r3, #3]
 800498c:	4413      	add	r3, r2
 800498e:	b2da      	uxtb	r2, r3
 8004990:	4b94      	ldr	r3, [pc, #592]	; (8004be4 <UART+0x874>)
 8004992:	791b      	ldrb	r3, [r3, #4]
 8004994:	4413      	add	r3, r2
 8004996:	b2db      	uxtb	r3, r3
 8004998:	43db      	mvns	r3, r3
 800499a:	b2da      	uxtb	r2, r3
 800499c:	4b91      	ldr	r3, [pc, #580]	; (8004be4 <UART+0x874>)
 800499e:	715a      	strb	r2, [r3, #5]
				HAL_UART_Transmit_DMA(&huart2, (uint8_t*)TxData, 6);
 80049a0:	2206      	movs	r2, #6
 80049a2:	4990      	ldr	r1, [pc, #576]	; (8004be4 <UART+0x874>)
 80049a4:	4892      	ldr	r0, [pc, #584]	; (8004bf0 <UART+0x880>)
 80049a6:	f006 f827 	bl	800a9f8 <HAL_UART_Transmit_DMA>
				Timestamp_UI=micros();
 80049aa:	f7fd f8ab 	bl	8001b04 <micros>
 80049ae:	4602      	mov	r2, r0
 80049b0:	460b      	mov	r3, r1
 80049b2:	4b90      	ldr	r3, [pc, #576]	; (8004bf4 <UART+0x884>)
 80049b4:	601a      	str	r2, [r3, #0]
				CheckTrasmit=0;
 80049b6:	4b8a      	ldr	r3, [pc, #552]	; (8004be0 <UART+0x870>)
 80049b8:	2200      	movs	r2, #0
 80049ba:	701a      	strb	r2, [r3, #0]
		break;
 80049bc:	e2b4      	b.n	8004f28 <UART+0xbb8>
				if(micros() - Timestamp_UI > UARTDelay){
 80049be:	f7fd f8a1 	bl	8001b04 <micros>
 80049c2:	4602      	mov	r2, r0
 80049c4:	460b      	mov	r3, r1
 80049c6:	498b      	ldr	r1, [pc, #556]	; (8004bf4 <UART+0x884>)
 80049c8:	6809      	ldr	r1, [r1, #0]
 80049ca:	2000      	movs	r0, #0
 80049cc:	65b9      	str	r1, [r7, #88]	; 0x58
 80049ce:	65f8      	str	r0, [r7, #92]	; 0x5c
 80049d0:	e9d7 4516 	ldrd	r4, r5, [r7, #88]	; 0x58
 80049d4:	4621      	mov	r1, r4
 80049d6:	1a51      	subs	r1, r2, r1
 80049d8:	6539      	str	r1, [r7, #80]	; 0x50
 80049da:	4629      	mov	r1, r5
 80049dc:	eb63 0301 	sbc.w	r3, r3, r1
 80049e0:	657b      	str	r3, [r7, #84]	; 0x54
 80049e2:	4b85      	ldr	r3, [pc, #532]	; (8004bf8 <UART+0x888>)
 80049e4:	881b      	ldrh	r3, [r3, #0]
 80049e6:	b29b      	uxth	r3, r3
 80049e8:	2200      	movs	r2, #0
 80049ea:	64bb      	str	r3, [r7, #72]	; 0x48
 80049ec:	64fa      	str	r2, [r7, #76]	; 0x4c
 80049ee:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	; 0x48
 80049f2:	4623      	mov	r3, r4
 80049f4:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 80049f8:	4602      	mov	r2, r0
 80049fa:	4293      	cmp	r3, r2
 80049fc:	462b      	mov	r3, r5
 80049fe:	460a      	mov	r2, r1
 8004a00:	4193      	sbcs	r3, r2
 8004a02:	f080 8291 	bcs.w	8004f28 <UART+0xbb8>
					RxData[0] = 0;
 8004a06:	4b7d      	ldr	r3, [pc, #500]	; (8004bfc <UART+0x88c>)
 8004a08:	2200      	movs	r2, #0
 8004a0a:	701a      	strb	r2, [r3, #0]
					HAL_UART_DMAStop(&huart2);
 8004a0c:	4878      	ldr	r0, [pc, #480]	; (8004bf0 <UART+0x880>)
 8004a0e:	f006 f8a1 	bl	800ab54 <HAL_UART_DMAStop>
					CheckTrasmit=1;
 8004a12:	4b73      	ldr	r3, [pc, #460]	; (8004be0 <UART+0x870>)
 8004a14:	2201      	movs	r2, #1
 8004a16:	701a      	strb	r2, [r3, #0]
		break;
 8004a18:	e286      	b.n	8004f28 <UART+0xbb8>
	case 0b10011010: //Go_Mode 10 FRAME#1
		if(RxData[1] == 0b01100101){
 8004a1a:	4b78      	ldr	r3, [pc, #480]	; (8004bfc <UART+0x88c>)
 8004a1c:	785b      	ldrb	r3, [r3, #1]
 8004a1e:	2b65      	cmp	r3, #101	; 0x65
 8004a20:	f040 8284 	bne.w	8004f2c <UART+0xbbc>
			//Request Angular Position
		if(Finish){
 8004a24:	4b76      	ldr	r3, [pc, #472]	; (8004c00 <UART+0x890>)
 8004a26:	781b      	ldrb	r3, [r3, #0]
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d053      	beq.n	8004ad4 <UART+0x764>

			if(CheckTrasmit){
 8004a2c:	4b6c      	ldr	r3, [pc, #432]	; (8004be0 <UART+0x870>)
 8004a2e:	781b      	ldrb	r3, [r3, #0]
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d01e      	beq.n	8004a72 <UART+0x702>
				TxData2[4]=TxData[2];
 8004a34:	4b6b      	ldr	r3, [pc, #428]	; (8004be4 <UART+0x874>)
 8004a36:	789a      	ldrb	r2, [r3, #2]
 8004a38:	4b72      	ldr	r3, [pc, #456]	; (8004c04 <UART+0x894>)
 8004a3a:	711a      	strb	r2, [r3, #4]
				TxData2[5]=TxData[3];
 8004a3c:	4b69      	ldr	r3, [pc, #420]	; (8004be4 <UART+0x874>)
 8004a3e:	78da      	ldrb	r2, [r3, #3]
 8004a40:	4b70      	ldr	r3, [pc, #448]	; (8004c04 <UART+0x894>)
 8004a42:	715a      	strb	r2, [r3, #5]
				TxData2[6]=TxData[4];
 8004a44:	4b67      	ldr	r3, [pc, #412]	; (8004be4 <UART+0x874>)
 8004a46:	791a      	ldrb	r2, [r3, #4]
 8004a48:	4b6e      	ldr	r3, [pc, #440]	; (8004c04 <UART+0x894>)
 8004a4a:	719a      	strb	r2, [r3, #6]
				TxData2[7]=TxData[5];
 8004a4c:	4b65      	ldr	r3, [pc, #404]	; (8004be4 <UART+0x874>)
 8004a4e:	795a      	ldrb	r2, [r3, #5]
 8004a50:	4b6c      	ldr	r3, [pc, #432]	; (8004c04 <UART+0x894>)
 8004a52:	71da      	strb	r2, [r3, #7]
				CheckTrasmit =0;
 8004a54:	4b62      	ldr	r3, [pc, #392]	; (8004be0 <UART+0x870>)
 8004a56:	2200      	movs	r2, #0
 8004a58:	701a      	strb	r2, [r3, #0]
				HAL_UART_Transmit_DMA(&huart2, (uint8_t*)TxData2, 8); //send ack#1
 8004a5a:	2208      	movs	r2, #8
 8004a5c:	4969      	ldr	r1, [pc, #420]	; (8004c04 <UART+0x894>)
 8004a5e:	4864      	ldr	r0, [pc, #400]	; (8004bf0 <UART+0x880>)
 8004a60:	f005 ffca 	bl	800a9f8 <HAL_UART_Transmit_DMA>
				Timestamp_UI=micros();
 8004a64:	f7fd f84e 	bl	8001b04 <micros>
 8004a68:	4602      	mov	r2, r0
 8004a6a:	460b      	mov	r3, r1
 8004a6c:	4b61      	ldr	r3, [pc, #388]	; (8004bf4 <UART+0x884>)
 8004a6e:	601a      	str	r2, [r3, #0]
				CheckTrasmit=1;
			}
		}

		}
		break;
 8004a70:	e25c      	b.n	8004f2c <UART+0xbbc>
				if(micros() - Timestamp_UI > UARTDelay){
 8004a72:	f7fd f847 	bl	8001b04 <micros>
 8004a76:	4602      	mov	r2, r0
 8004a78:	460b      	mov	r3, r1
 8004a7a:	495e      	ldr	r1, [pc, #376]	; (8004bf4 <UART+0x884>)
 8004a7c:	6809      	ldr	r1, [r1, #0]
 8004a7e:	2000      	movs	r0, #0
 8004a80:	6439      	str	r1, [r7, #64]	; 0x40
 8004a82:	6478      	str	r0, [r7, #68]	; 0x44
 8004a84:	e9d7 4510 	ldrd	r4, r5, [r7, #64]	; 0x40
 8004a88:	4621      	mov	r1, r4
 8004a8a:	1a51      	subs	r1, r2, r1
 8004a8c:	63b9      	str	r1, [r7, #56]	; 0x38
 8004a8e:	4629      	mov	r1, r5
 8004a90:	eb63 0301 	sbc.w	r3, r3, r1
 8004a94:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004a96:	4b58      	ldr	r3, [pc, #352]	; (8004bf8 <UART+0x888>)
 8004a98:	881b      	ldrh	r3, [r3, #0]
 8004a9a:	b29b      	uxth	r3, r3
 8004a9c:	2200      	movs	r2, #0
 8004a9e:	633b      	str	r3, [r7, #48]	; 0x30
 8004aa0:	637a      	str	r2, [r7, #52]	; 0x34
 8004aa2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8004aa6:	4623      	mov	r3, r4
 8004aa8:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8004aac:	4602      	mov	r2, r0
 8004aae:	4293      	cmp	r3, r2
 8004ab0:	462b      	mov	r3, r5
 8004ab2:	460a      	mov	r2, r1
 8004ab4:	4193      	sbcs	r3, r2
 8004ab6:	f080 8239 	bcs.w	8004f2c <UART+0xbbc>
					RxData[0] = 0;
 8004aba:	4b50      	ldr	r3, [pc, #320]	; (8004bfc <UART+0x88c>)
 8004abc:	2200      	movs	r2, #0
 8004abe:	701a      	strb	r2, [r3, #0]
					CheckTrasmit=1;
 8004ac0:	4b47      	ldr	r3, [pc, #284]	; (8004be0 <UART+0x870>)
 8004ac2:	2201      	movs	r2, #1
 8004ac4:	701a      	strb	r2, [r3, #0]
					Finish =0;
 8004ac6:	4b4e      	ldr	r3, [pc, #312]	; (8004c00 <UART+0x890>)
 8004ac8:	2200      	movs	r2, #0
 8004aca:	701a      	strb	r2, [r3, #0]
					HAL_UART_DMAStop(&huart2);
 8004acc:	4848      	ldr	r0, [pc, #288]	; (8004bf0 <UART+0x880>)
 8004ace:	f006 f841 	bl	800ab54 <HAL_UART_DMAStop>
		break;
 8004ad2:	e22b      	b.n	8004f2c <UART+0xbbc>
		else if(CheckTrasmit){
 8004ad4:	4b42      	ldr	r3, [pc, #264]	; (8004be0 <UART+0x870>)
 8004ad6:	781b      	ldrb	r3, [r3, #0]
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	d04c      	beq.n	8004b76 <UART+0x806>
			TxData[2] = 0b10011010;
 8004adc:	4b41      	ldr	r3, [pc, #260]	; (8004be4 <UART+0x874>)
 8004ade:	229a      	movs	r2, #154	; 0x9a
 8004ae0:	709a      	strb	r2, [r3, #2]
			TxData[3] = (uint8_t)((theta_now*10000.0)/256.0);
 8004ae2:	4b41      	ldr	r3, [pc, #260]	; (8004be8 <UART+0x878>)
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	4618      	mov	r0, r3
 8004ae8:	f7fb fcda 	bl	80004a0 <__aeabi_f2d>
 8004aec:	a33a      	add	r3, pc, #232	; (adr r3, 8004bd8 <UART+0x868>)
 8004aee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004af2:	f7fb fd2d 	bl	8000550 <__aeabi_dmul>
 8004af6:	4602      	mov	r2, r0
 8004af8:	460b      	mov	r3, r1
 8004afa:	4610      	mov	r0, r2
 8004afc:	4619      	mov	r1, r3
 8004afe:	f04f 0200 	mov.w	r2, #0
 8004b02:	4b41      	ldr	r3, [pc, #260]	; (8004c08 <UART+0x898>)
 8004b04:	f7fb fe4e 	bl	80007a4 <__aeabi_ddiv>
 8004b08:	4602      	mov	r2, r0
 8004b0a:	460b      	mov	r3, r1
 8004b0c:	4610      	mov	r0, r2
 8004b0e:	4619      	mov	r1, r3
 8004b10:	f7fb ffce 	bl	8000ab0 <__aeabi_d2uiz>
 8004b14:	4603      	mov	r3, r0
 8004b16:	b2da      	uxtb	r2, r3
 8004b18:	4b32      	ldr	r3, [pc, #200]	; (8004be4 <UART+0x874>)
 8004b1a:	70da      	strb	r2, [r3, #3]
			TxData[4] = (uint8_t)(theta_now*10000)%256;
 8004b1c:	4b32      	ldr	r3, [pc, #200]	; (8004be8 <UART+0x878>)
 8004b1e:	edd3 7a00 	vldr	s15, [r3]
 8004b22:	ed9f 7a3a 	vldr	s14, [pc, #232]	; 8004c0c <UART+0x89c>
 8004b26:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004b2a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004b2e:	edc7 7a1c 	vstr	s15, [r7, #112]	; 0x70
 8004b32:	f897 3070 	ldrb.w	r3, [r7, #112]	; 0x70
 8004b36:	b2da      	uxtb	r2, r3
 8004b38:	4b2a      	ldr	r3, [pc, #168]	; (8004be4 <UART+0x874>)
 8004b3a:	711a      	strb	r2, [r3, #4]
			TxData[5] = (uint8_t)(~(TxData[2] + TxData[3] + TxData[4]));
 8004b3c:	4b29      	ldr	r3, [pc, #164]	; (8004be4 <UART+0x874>)
 8004b3e:	789a      	ldrb	r2, [r3, #2]
 8004b40:	4b28      	ldr	r3, [pc, #160]	; (8004be4 <UART+0x874>)
 8004b42:	78db      	ldrb	r3, [r3, #3]
 8004b44:	4413      	add	r3, r2
 8004b46:	b2da      	uxtb	r2, r3
 8004b48:	4b26      	ldr	r3, [pc, #152]	; (8004be4 <UART+0x874>)
 8004b4a:	791b      	ldrb	r3, [r3, #4]
 8004b4c:	4413      	add	r3, r2
 8004b4e:	b2db      	uxtb	r3, r3
 8004b50:	43db      	mvns	r3, r3
 8004b52:	b2da      	uxtb	r2, r3
 8004b54:	4b23      	ldr	r3, [pc, #140]	; (8004be4 <UART+0x874>)
 8004b56:	715a      	strb	r2, [r3, #5]
			HAL_UART_Transmit_DMA(&huart2, (uint8_t*)TxData, 6);
 8004b58:	2206      	movs	r2, #6
 8004b5a:	4922      	ldr	r1, [pc, #136]	; (8004be4 <UART+0x874>)
 8004b5c:	4824      	ldr	r0, [pc, #144]	; (8004bf0 <UART+0x880>)
 8004b5e:	f005 ff4b 	bl	800a9f8 <HAL_UART_Transmit_DMA>
			Timestamp_UI=micros();
 8004b62:	f7fc ffcf 	bl	8001b04 <micros>
 8004b66:	4602      	mov	r2, r0
 8004b68:	460b      	mov	r3, r1
 8004b6a:	4b22      	ldr	r3, [pc, #136]	; (8004bf4 <UART+0x884>)
 8004b6c:	601a      	str	r2, [r3, #0]
			CheckTrasmit=0;
 8004b6e:	4b1c      	ldr	r3, [pc, #112]	; (8004be0 <UART+0x870>)
 8004b70:	2200      	movs	r2, #0
 8004b72:	701a      	strb	r2, [r3, #0]
		break;
 8004b74:	e1da      	b.n	8004f2c <UART+0xbbc>
			if(micros() - Timestamp_UI > UARTDelay){
 8004b76:	f7fc ffc5 	bl	8001b04 <micros>
 8004b7a:	4602      	mov	r2, r0
 8004b7c:	460b      	mov	r3, r1
 8004b7e:	491d      	ldr	r1, [pc, #116]	; (8004bf4 <UART+0x884>)
 8004b80:	6809      	ldr	r1, [r1, #0]
 8004b82:	2000      	movs	r0, #0
 8004b84:	62b9      	str	r1, [r7, #40]	; 0x28
 8004b86:	62f8      	str	r0, [r7, #44]	; 0x2c
 8004b88:	e9d7 450a 	ldrd	r4, r5, [r7, #40]	; 0x28
 8004b8c:	4621      	mov	r1, r4
 8004b8e:	ebb2 0a01 	subs.w	sl, r2, r1
 8004b92:	4629      	mov	r1, r5
 8004b94:	eb63 0b01 	sbc.w	fp, r3, r1
 8004b98:	4b17      	ldr	r3, [pc, #92]	; (8004bf8 <UART+0x888>)
 8004b9a:	881b      	ldrh	r3, [r3, #0]
 8004b9c:	b29b      	uxth	r3, r3
 8004b9e:	2200      	movs	r2, #0
 8004ba0:	623b      	str	r3, [r7, #32]
 8004ba2:	627a      	str	r2, [r7, #36]	; 0x24
 8004ba4:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8004ba8:	460b      	mov	r3, r1
 8004baa:	4553      	cmp	r3, sl
 8004bac:	4613      	mov	r3, r2
 8004bae:	eb73 030b 	sbcs.w	r3, r3, fp
 8004bb2:	f080 81bb 	bcs.w	8004f2c <UART+0xbbc>
				RxData[0] = 0;
 8004bb6:	4b11      	ldr	r3, [pc, #68]	; (8004bfc <UART+0x88c>)
 8004bb8:	2200      	movs	r2, #0
 8004bba:	701a      	strb	r2, [r3, #0]
				HAL_UART_DMAStop(&huart2);
 8004bbc:	480c      	ldr	r0, [pc, #48]	; (8004bf0 <UART+0x880>)
 8004bbe:	f005 ffc9 	bl	800ab54 <HAL_UART_DMAStop>
				CheckTrasmit=1;
 8004bc2:	4b07      	ldr	r3, [pc, #28]	; (8004be0 <UART+0x870>)
 8004bc4:	2201      	movs	r2, #1
 8004bc6:	701a      	strb	r2, [r3, #0]
		break;
 8004bc8:	e1b0      	b.n	8004f2c <UART+0xbbc>
 8004bca:	bf00      	nop
 8004bcc:	f3af 8000 	nop.w
 8004bd0:	cac08312 	.word	0xcac08312
 8004bd4:	3fb645a1 	.word	0x3fb645a1
 8004bd8:	00000000 	.word	0x00000000
 8004bdc:	40c38800 	.word	0x40c38800
 8004be0:	200000db 	.word	0x200000db
 8004be4:	20000098 	.word	0x20000098
 8004be8:	200003f4 	.word	0x200003f4
 8004bec:	200000d4 	.word	0x200000d4
 8004bf0:	200002e0 	.word	0x200002e0
 8004bf4:	20000700 	.word	0x20000700
 8004bf8:	20000096 	.word	0x20000096
 8004bfc:	20000688 	.word	0x20000688
 8004c00:	200006a1 	.word	0x200006a1
 8004c04:	200000a0 	.word	0x200000a0
 8004c08:	40700000 	.word	0x40700000
 8004c0c:	461c4000 	.word	0x461c4000
	case 0b10011011: //Go_Mode 11 FRAME#1
		if(RxData[1] == 0b01100100){
 8004c10:	4baf      	ldr	r3, [pc, #700]	; (8004ed0 <UART+0xb60>)
 8004c12:	785b      	ldrb	r3, [r3, #1]
 8004c14:	2b64      	cmp	r3, #100	; 0x64
 8004c16:	f040 818b 	bne.w	8004f30 <UART+0xbc0>
			//Request Angular Velocity
		if(Finish){
 8004c1a:	4bae      	ldr	r3, [pc, #696]	; (8004ed4 <UART+0xb64>)
 8004c1c:	781b      	ldrb	r3, [r3, #0]
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d052      	beq.n	8004cc8 <UART+0x958>
			if(CheckTrasmit){
 8004c22:	4bad      	ldr	r3, [pc, #692]	; (8004ed8 <UART+0xb68>)
 8004c24:	781b      	ldrb	r3, [r3, #0]
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d01e      	beq.n	8004c68 <UART+0x8f8>
				TxData2[4]=TxData[2];
 8004c2a:	4bac      	ldr	r3, [pc, #688]	; (8004edc <UART+0xb6c>)
 8004c2c:	789a      	ldrb	r2, [r3, #2]
 8004c2e:	4bac      	ldr	r3, [pc, #688]	; (8004ee0 <UART+0xb70>)
 8004c30:	711a      	strb	r2, [r3, #4]
				TxData2[5]=TxData[3];
 8004c32:	4baa      	ldr	r3, [pc, #680]	; (8004edc <UART+0xb6c>)
 8004c34:	78da      	ldrb	r2, [r3, #3]
 8004c36:	4baa      	ldr	r3, [pc, #680]	; (8004ee0 <UART+0xb70>)
 8004c38:	715a      	strb	r2, [r3, #5]
				TxData2[6]=TxData[4];
 8004c3a:	4ba8      	ldr	r3, [pc, #672]	; (8004edc <UART+0xb6c>)
 8004c3c:	791a      	ldrb	r2, [r3, #4]
 8004c3e:	4ba8      	ldr	r3, [pc, #672]	; (8004ee0 <UART+0xb70>)
 8004c40:	719a      	strb	r2, [r3, #6]
				TxData2[7]=TxData[5];
 8004c42:	4ba6      	ldr	r3, [pc, #664]	; (8004edc <UART+0xb6c>)
 8004c44:	795a      	ldrb	r2, [r3, #5]
 8004c46:	4ba6      	ldr	r3, [pc, #664]	; (8004ee0 <UART+0xb70>)
 8004c48:	71da      	strb	r2, [r3, #7]
				CheckTrasmit =0;
 8004c4a:	4ba3      	ldr	r3, [pc, #652]	; (8004ed8 <UART+0xb68>)
 8004c4c:	2200      	movs	r2, #0
 8004c4e:	701a      	strb	r2, [r3, #0]
				HAL_UART_Transmit_DMA(&huart2, (uint8_t*)TxData2, 8); //send ack#1
 8004c50:	2208      	movs	r2, #8
 8004c52:	49a3      	ldr	r1, [pc, #652]	; (8004ee0 <UART+0xb70>)
 8004c54:	48a3      	ldr	r0, [pc, #652]	; (8004ee4 <UART+0xb74>)
 8004c56:	f005 fecf 	bl	800a9f8 <HAL_UART_Transmit_DMA>
				Timestamp_UI=micros();
 8004c5a:	f7fc ff53 	bl	8001b04 <micros>
 8004c5e:	4602      	mov	r2, r0
 8004c60:	460b      	mov	r3, r1
 8004c62:	4ba1      	ldr	r3, [pc, #644]	; (8004ee8 <UART+0xb78>)
 8004c64:	601a      	str	r2, [r3, #0]
				CheckTrasmit=1;
			}
		}

		}
		break;
 8004c66:	e163      	b.n	8004f30 <UART+0xbc0>
				if(micros() - Timestamp_UI > UARTDelay){
 8004c68:	f7fc ff4c 	bl	8001b04 <micros>
 8004c6c:	4602      	mov	r2, r0
 8004c6e:	460b      	mov	r3, r1
 8004c70:	499d      	ldr	r1, [pc, #628]	; (8004ee8 <UART+0xb78>)
 8004c72:	6809      	ldr	r1, [r1, #0]
 8004c74:	2000      	movs	r0, #0
 8004c76:	61b9      	str	r1, [r7, #24]
 8004c78:	61f8      	str	r0, [r7, #28]
 8004c7a:	e9d7 4506 	ldrd	r4, r5, [r7, #24]
 8004c7e:	4621      	mov	r1, r4
 8004c80:	ebb2 0801 	subs.w	r8, r2, r1
 8004c84:	4629      	mov	r1, r5
 8004c86:	eb63 0901 	sbc.w	r9, r3, r1
 8004c8a:	4b98      	ldr	r3, [pc, #608]	; (8004eec <UART+0xb7c>)
 8004c8c:	881b      	ldrh	r3, [r3, #0]
 8004c8e:	b29b      	uxth	r3, r3
 8004c90:	2200      	movs	r2, #0
 8004c92:	613b      	str	r3, [r7, #16]
 8004c94:	617a      	str	r2, [r7, #20]
 8004c96:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8004c9a:	460b      	mov	r3, r1
 8004c9c:	4543      	cmp	r3, r8
 8004c9e:	4613      	mov	r3, r2
 8004ca0:	eb73 0309 	sbcs.w	r3, r3, r9
 8004ca4:	f080 8144 	bcs.w	8004f30 <UART+0xbc0>
					RxData[0] = 0;
 8004ca8:	4b89      	ldr	r3, [pc, #548]	; (8004ed0 <UART+0xb60>)
 8004caa:	2200      	movs	r2, #0
 8004cac:	701a      	strb	r2, [r3, #0]
					CheckTrasmit=1;
 8004cae:	4b8a      	ldr	r3, [pc, #552]	; (8004ed8 <UART+0xb68>)
 8004cb0:	2201      	movs	r2, #1
 8004cb2:	701a      	strb	r2, [r3, #0]
					Finish =0;
 8004cb4:	4b87      	ldr	r3, [pc, #540]	; (8004ed4 <UART+0xb64>)
 8004cb6:	2200      	movs	r2, #0
 8004cb8:	701a      	strb	r2, [r3, #0]
					HAL_UART_DMAStop(&huart2);
 8004cba:	488a      	ldr	r0, [pc, #552]	; (8004ee4 <UART+0xb74>)
 8004cbc:	f005 ff4a 	bl	800ab54 <HAL_UART_DMAStop>
					CheckTrasmit=1;
 8004cc0:	4b85      	ldr	r3, [pc, #532]	; (8004ed8 <UART+0xb68>)
 8004cc2:	2201      	movs	r2, #1
 8004cc4:	701a      	strb	r2, [r3, #0]
		break;
 8004cc6:	e133      	b.n	8004f30 <UART+0xbc0>
		else if (CheckTrasmit){
 8004cc8:	4b83      	ldr	r3, [pc, #524]	; (8004ed8 <UART+0xb68>)
 8004cca:	781b      	ldrb	r3, [r3, #0]
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d054      	beq.n	8004d7a <UART+0xa0a>
			TxData[2] = 0b10011011;
 8004cd0:	4b82      	ldr	r3, [pc, #520]	; (8004edc <UART+0xb6c>)
 8004cd2:	229b      	movs	r2, #155	; 0x9b
 8004cd4:	709a      	strb	r2, [r3, #2]
			TxData[3] = 0;
 8004cd6:	4b81      	ldr	r3, [pc, #516]	; (8004edc <UART+0xb6c>)
 8004cd8:	2200      	movs	r2, #0
 8004cda:	70da      	strb	r2, [r3, #3]
			TxData[4] = (uint8_t)((positive(omega_kalman)*60/(2*M_PI))*255/10);
 8004cdc:	4b84      	ldr	r3, [pc, #528]	; (8004ef0 <UART+0xb80>)
 8004cde:	edd3 7a00 	vldr	s15, [r3]
 8004ce2:	eeb0 0a67 	vmov.f32	s0, s15
 8004ce6:	f7ff faf5 	bl	80042d4 <positive>
 8004cea:	eef0 7a40 	vmov.f32	s15, s0
 8004cee:	ed9f 7a81 	vldr	s14, [pc, #516]	; 8004ef4 <UART+0xb84>
 8004cf2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004cf6:	ee17 0a90 	vmov	r0, s15
 8004cfa:	f7fb fbd1 	bl	80004a0 <__aeabi_f2d>
 8004cfe:	a370      	add	r3, pc, #448	; (adr r3, 8004ec0 <UART+0xb50>)
 8004d00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d04:	f7fb fd4e 	bl	80007a4 <__aeabi_ddiv>
 8004d08:	4602      	mov	r2, r0
 8004d0a:	460b      	mov	r3, r1
 8004d0c:	4610      	mov	r0, r2
 8004d0e:	4619      	mov	r1, r3
 8004d10:	a36d      	add	r3, pc, #436	; (adr r3, 8004ec8 <UART+0xb58>)
 8004d12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d16:	f7fb fc1b 	bl	8000550 <__aeabi_dmul>
 8004d1a:	4602      	mov	r2, r0
 8004d1c:	460b      	mov	r3, r1
 8004d1e:	4610      	mov	r0, r2
 8004d20:	4619      	mov	r1, r3
 8004d22:	f04f 0200 	mov.w	r2, #0
 8004d26:	4b74      	ldr	r3, [pc, #464]	; (8004ef8 <UART+0xb88>)
 8004d28:	f7fb fd3c 	bl	80007a4 <__aeabi_ddiv>
 8004d2c:	4602      	mov	r2, r0
 8004d2e:	460b      	mov	r3, r1
 8004d30:	4610      	mov	r0, r2
 8004d32:	4619      	mov	r1, r3
 8004d34:	f7fb febc 	bl	8000ab0 <__aeabi_d2uiz>
 8004d38:	4603      	mov	r3, r0
 8004d3a:	b2da      	uxtb	r2, r3
 8004d3c:	4b67      	ldr	r3, [pc, #412]	; (8004edc <UART+0xb6c>)
 8004d3e:	711a      	strb	r2, [r3, #4]
			TxData[5] = (uint8_t)(~(TxData[2] + TxData[3] + TxData[4]));
 8004d40:	4b66      	ldr	r3, [pc, #408]	; (8004edc <UART+0xb6c>)
 8004d42:	789a      	ldrb	r2, [r3, #2]
 8004d44:	4b65      	ldr	r3, [pc, #404]	; (8004edc <UART+0xb6c>)
 8004d46:	78db      	ldrb	r3, [r3, #3]
 8004d48:	4413      	add	r3, r2
 8004d4a:	b2da      	uxtb	r2, r3
 8004d4c:	4b63      	ldr	r3, [pc, #396]	; (8004edc <UART+0xb6c>)
 8004d4e:	791b      	ldrb	r3, [r3, #4]
 8004d50:	4413      	add	r3, r2
 8004d52:	b2db      	uxtb	r3, r3
 8004d54:	43db      	mvns	r3, r3
 8004d56:	b2da      	uxtb	r2, r3
 8004d58:	4b60      	ldr	r3, [pc, #384]	; (8004edc <UART+0xb6c>)
 8004d5a:	715a      	strb	r2, [r3, #5]
			HAL_UART_Transmit_DMA(&huart2, (uint8_t*)TxData, 6);
 8004d5c:	2206      	movs	r2, #6
 8004d5e:	495f      	ldr	r1, [pc, #380]	; (8004edc <UART+0xb6c>)
 8004d60:	4860      	ldr	r0, [pc, #384]	; (8004ee4 <UART+0xb74>)
 8004d62:	f005 fe49 	bl	800a9f8 <HAL_UART_Transmit_DMA>
			Timestamp_UI=micros();
 8004d66:	f7fc fecd 	bl	8001b04 <micros>
 8004d6a:	4602      	mov	r2, r0
 8004d6c:	460b      	mov	r3, r1
 8004d6e:	4b5e      	ldr	r3, [pc, #376]	; (8004ee8 <UART+0xb78>)
 8004d70:	601a      	str	r2, [r3, #0]
			CheckTrasmit=0;
 8004d72:	4b59      	ldr	r3, [pc, #356]	; (8004ed8 <UART+0xb68>)
 8004d74:	2200      	movs	r2, #0
 8004d76:	701a      	strb	r2, [r3, #0]
		break;
 8004d78:	e0da      	b.n	8004f30 <UART+0xbc0>
			if(micros() - Timestamp_UI > UARTDelay){
 8004d7a:	f7fc fec3 	bl	8001b04 <micros>
 8004d7e:	4602      	mov	r2, r0
 8004d80:	460b      	mov	r3, r1
 8004d82:	4959      	ldr	r1, [pc, #356]	; (8004ee8 <UART+0xb78>)
 8004d84:	6809      	ldr	r1, [r1, #0]
 8004d86:	2000      	movs	r0, #0
 8004d88:	60b9      	str	r1, [r7, #8]
 8004d8a:	60f8      	str	r0, [r7, #12]
 8004d8c:	e9d7 8902 	ldrd	r8, r9, [r7, #8]
 8004d90:	4641      	mov	r1, r8
 8004d92:	1a54      	subs	r4, r2, r1
 8004d94:	4649      	mov	r1, r9
 8004d96:	eb63 0501 	sbc.w	r5, r3, r1
 8004d9a:	4b54      	ldr	r3, [pc, #336]	; (8004eec <UART+0xb7c>)
 8004d9c:	881b      	ldrh	r3, [r3, #0]
 8004d9e:	b29b      	uxth	r3, r3
 8004da0:	2200      	movs	r2, #0
 8004da2:	603b      	str	r3, [r7, #0]
 8004da4:	607a      	str	r2, [r7, #4]
 8004da6:	e9d7 1200 	ldrd	r1, r2, [r7]
 8004daa:	460b      	mov	r3, r1
 8004dac:	42a3      	cmp	r3, r4
 8004dae:	4613      	mov	r3, r2
 8004db0:	41ab      	sbcs	r3, r5
 8004db2:	f080 80bd 	bcs.w	8004f30 <UART+0xbc0>
				RxData[0] = 0;
 8004db6:	4b46      	ldr	r3, [pc, #280]	; (8004ed0 <UART+0xb60>)
 8004db8:	2200      	movs	r2, #0
 8004dba:	701a      	strb	r2, [r3, #0]
				HAL_UART_DMAStop(&huart2);
 8004dbc:	4849      	ldr	r0, [pc, #292]	; (8004ee4 <UART+0xb74>)
 8004dbe:	f005 fec9 	bl	800ab54 <HAL_UART_DMAStop>
				CheckTrasmit=1;
 8004dc2:	4b45      	ldr	r3, [pc, #276]	; (8004ed8 <UART+0xb68>)
 8004dc4:	2201      	movs	r2, #1
 8004dc6:	701a      	strb	r2, [r3, #0]
		break;
 8004dc8:	e0b2      	b.n	8004f30 <UART+0xbc0>
	case 0b10011100: //Go_Mode 12 FRAME#1
		if(RxData[1]==0b01100011){
 8004dca:	4b41      	ldr	r3, [pc, #260]	; (8004ed0 <UART+0xb60>)
 8004dcc:	785b      	ldrb	r3, [r3, #1]
 8004dce:	2b63      	cmp	r3, #99	; 0x63
 8004dd0:	f040 80b0 	bne.w	8004f34 <UART+0xbc4>
			//enable gripple
			Enable_EndEffector = 1;
 8004dd4:	4b49      	ldr	r3, [pc, #292]	; (8004efc <UART+0xb8c>)
 8004dd6:	2201      	movs	r2, #1
 8004dd8:	701a      	strb	r2, [r3, #0]
			HAL_UART_Transmit_DMA(&huart2, (uint8_t*)ack1, 2); //send ack#1
 8004dda:	2202      	movs	r2, #2
 8004ddc:	4948      	ldr	r1, [pc, #288]	; (8004f00 <UART+0xb90>)
 8004dde:	4841      	ldr	r0, [pc, #260]	; (8004ee4 <UART+0xb74>)
 8004de0:	f005 fe0a 	bl	800a9f8 <HAL_UART_Transmit_DMA>
			RxData[0] = 0;
 8004de4:	4b3a      	ldr	r3, [pc, #232]	; (8004ed0 <UART+0xb60>)
 8004de6:	2200      	movs	r2, #0
 8004de8:	701a      	strb	r2, [r3, #0]
			HAL_UART_DMAStop(&huart2);
 8004dea:	483e      	ldr	r0, [pc, #248]	; (8004ee4 <UART+0xb74>)
 8004dec:	f005 feb2 	bl	800ab54 <HAL_UART_DMAStop>
		}
		break;
 8004df0:	e0a0      	b.n	8004f34 <UART+0xbc4>
	case 0b10011101: //Go_Mode 13 FRAME#1
		if(RxData[1] == 0b01100010){
 8004df2:	4b37      	ldr	r3, [pc, #220]	; (8004ed0 <UART+0xb60>)
 8004df4:	785b      	ldrb	r3, [r3, #1]
 8004df6:	2b62      	cmp	r3, #98	; 0x62
 8004df8:	f040 809e 	bne.w	8004f38 <UART+0xbc8>
			//disable gripple
			Enable_EndEffector = 0;
 8004dfc:	4b3f      	ldr	r3, [pc, #252]	; (8004efc <UART+0xb8c>)
 8004dfe:	2200      	movs	r2, #0
 8004e00:	701a      	strb	r2, [r3, #0]
			HAL_UART_Transmit_DMA(&huart2, (uint8_t*)ack1, 2); //send ack#1
 8004e02:	2202      	movs	r2, #2
 8004e04:	493e      	ldr	r1, [pc, #248]	; (8004f00 <UART+0xb90>)
 8004e06:	4837      	ldr	r0, [pc, #220]	; (8004ee4 <UART+0xb74>)
 8004e08:	f005 fdf6 	bl	800a9f8 <HAL_UART_Transmit_DMA>
			RxData[0] = 0;
 8004e0c:	4b30      	ldr	r3, [pc, #192]	; (8004ed0 <UART+0xb60>)
 8004e0e:	2200      	movs	r2, #0
 8004e10:	701a      	strb	r2, [r3, #0]
			HAL_UART_DMAStop(&huart2);
 8004e12:	4834      	ldr	r0, [pc, #208]	; (8004ee4 <UART+0xb74>)
 8004e14:	f005 fe9e 	bl	800ab54 <HAL_UART_DMAStop>
		}
		break;
 8004e18:	e08e      	b.n	8004f38 <UART+0xbc8>
	case 0b10011110: //Go_Mode 14 FRAME#1
		if(RxData[1] == 0b01100001){
 8004e1a:	4b2d      	ldr	r3, [pc, #180]	; (8004ed0 <UART+0xb60>)
 8004e1c:	785b      	ldrb	r3, [r3, #1]
 8004e1e:	2b61      	cmp	r3, #97	; 0x61
 8004e20:	f040 808c 	bne.w	8004f3c <UART+0xbcc>
			//Set HOME
			Arm_State = Home;
 8004e24:	4b37      	ldr	r3, [pc, #220]	; (8004f04 <UART+0xb94>)
 8004e26:	2201      	movs	r2, #1
 8004e28:	701a      	strb	r2, [r3, #0]
			theta_now = 0.1;
 8004e2a:	4b37      	ldr	r3, [pc, #220]	; (8004f08 <UART+0xb98>)
 8004e2c:	4a37      	ldr	r2, [pc, #220]	; (8004f0c <UART+0xb9c>)
 8004e2e:	601a      	str	r2, [r3, #0]
			SetHome_Flag=1;
 8004e30:	4b37      	ldr	r3, [pc, #220]	; (8004f10 <UART+0xba0>)
 8004e32:	2201      	movs	r2, #1
 8004e34:	701a      	strb	r2, [r3, #0]
			HAL_UART_Transmit_DMA(&huart2, (uint8_t*)ack1, 2); //send ack#1
 8004e36:	2202      	movs	r2, #2
 8004e38:	4931      	ldr	r1, [pc, #196]	; (8004f00 <UART+0xb90>)
 8004e3a:	482a      	ldr	r0, [pc, #168]	; (8004ee4 <UART+0xb74>)
 8004e3c:	f005 fddc 	bl	800a9f8 <HAL_UART_Transmit_DMA>
			RxData[0] = 0;
 8004e40:	4b23      	ldr	r3, [pc, #140]	; (8004ed0 <UART+0xb60>)
 8004e42:	2200      	movs	r2, #0
 8004e44:	701a      	strb	r2, [r3, #0]
			HAL_UART_DMAStop(&huart2);
 8004e46:	4827      	ldr	r0, [pc, #156]	; (8004ee4 <UART+0xb74>)
 8004e48:	f005 fe84 	bl	800ab54 <HAL_UART_DMAStop>
		}
		break;
 8004e4c:	e076      	b.n	8004f3c <UART+0xbcc>
	case 0:
		HAL_UART_Receive_DMA(&huart2, RxData, 12);
 8004e4e:	220c      	movs	r2, #12
 8004e50:	491f      	ldr	r1, [pc, #124]	; (8004ed0 <UART+0xb60>)
 8004e52:	4824      	ldr	r0, [pc, #144]	; (8004ee4 <UART+0xb74>)
 8004e54:	f005 fe4e 	bl	800aaf4 <HAL_UART_Receive_DMA>
		break;
 8004e58:	e073      	b.n	8004f42 <UART+0xbd2>
	case 88:
		if(RxData[0] == 'X' && RxData[1] == 'u'){
 8004e5a:	4b1d      	ldr	r3, [pc, #116]	; (8004ed0 <UART+0xb60>)
 8004e5c:	781b      	ldrb	r3, [r3, #0]
 8004e5e:	2b58      	cmp	r3, #88	; 0x58
 8004e60:	d16e      	bne.n	8004f40 <UART+0xbd0>
 8004e62:	4b1b      	ldr	r3, [pc, #108]	; (8004ed0 <UART+0xb60>)
 8004e64:	785b      	ldrb	r3, [r3, #1]
 8004e66:	2b75      	cmp	r3, #117	; 0x75
 8004e68:	d16a      	bne.n	8004f40 <UART+0xbd0>
			if(RxData[2] !=0 && RxData[3] != 0){
 8004e6a:	4b19      	ldr	r3, [pc, #100]	; (8004ed0 <UART+0xb60>)
 8004e6c:	789b      	ldrb	r3, [r3, #2]
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d066      	beq.n	8004f40 <UART+0xbd0>
 8004e72:	4b17      	ldr	r3, [pc, #92]	; (8004ed0 <UART+0xb60>)
 8004e74:	78db      	ldrb	r3, [r3, #3]
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d062      	beq.n	8004f40 <UART+0xbd0>
				RxData[0]=RxData[2];
 8004e7a:	4b15      	ldr	r3, [pc, #84]	; (8004ed0 <UART+0xb60>)
 8004e7c:	789a      	ldrb	r2, [r3, #2]
 8004e7e:	4b14      	ldr	r3, [pc, #80]	; (8004ed0 <UART+0xb60>)
 8004e80:	701a      	strb	r2, [r3, #0]
				RxData[1]=RxData[3];
 8004e82:	4b13      	ldr	r3, [pc, #76]	; (8004ed0 <UART+0xb60>)
 8004e84:	78da      	ldrb	r2, [r3, #3]
 8004e86:	4b12      	ldr	r3, [pc, #72]	; (8004ed0 <UART+0xb60>)
 8004e88:	705a      	strb	r2, [r3, #1]
				RxData[2] =0;
 8004e8a:	4b11      	ldr	r3, [pc, #68]	; (8004ed0 <UART+0xb60>)
 8004e8c:	2200      	movs	r2, #0
 8004e8e:	709a      	strb	r2, [r3, #2]
				RxData[3] =0;
 8004e90:	4b0f      	ldr	r3, [pc, #60]	; (8004ed0 <UART+0xb60>)
 8004e92:	2200      	movs	r2, #0
 8004e94:	70da      	strb	r2, [r3, #3]
				RxData[4] =0;
 8004e96:	4b0e      	ldr	r3, [pc, #56]	; (8004ed0 <UART+0xb60>)
 8004e98:	2200      	movs	r2, #0
 8004e9a:	711a      	strb	r2, [r3, #4]
				RxData[5] =0;
 8004e9c:	4b0c      	ldr	r3, [pc, #48]	; (8004ed0 <UART+0xb60>)
 8004e9e:	2200      	movs	r2, #0
 8004ea0:	715a      	strb	r2, [r3, #5]
			}
		}
		break;
 8004ea2:	e04d      	b.n	8004f40 <UART+0xbd0>
	default: //RESET Go_Mode
		RxData[0] = 0;
 8004ea4:	4b0a      	ldr	r3, [pc, #40]	; (8004ed0 <UART+0xb60>)
 8004ea6:	2200      	movs	r2, #0
 8004ea8:	701a      	strb	r2, [r3, #0]
		HAL_UART_DMAStop(&huart2);
 8004eaa:	480e      	ldr	r0, [pc, #56]	; (8004ee4 <UART+0xb74>)
 8004eac:	f005 fe52 	bl	800ab54 <HAL_UART_DMAStop>
		break;
 8004eb0:	e047      	b.n	8004f42 <UART+0xbd2>
		break;
 8004eb2:	bf00      	nop
 8004eb4:	e045      	b.n	8004f42 <UART+0xbd2>
		break;
 8004eb6:	bf00      	nop
 8004eb8:	e043      	b.n	8004f42 <UART+0xbd2>
		break;
 8004eba:	bf00      	nop
 8004ebc:	e041      	b.n	8004f42 <UART+0xbd2>
 8004ebe:	bf00      	nop
 8004ec0:	54442d18 	.word	0x54442d18
 8004ec4:	401921fb 	.word	0x401921fb
 8004ec8:	00000000 	.word	0x00000000
 8004ecc:	406fe000 	.word	0x406fe000
 8004ed0:	20000688 	.word	0x20000688
 8004ed4:	200006a1 	.word	0x200006a1
 8004ed8:	200000db 	.word	0x200000db
 8004edc:	20000098 	.word	0x20000098
 8004ee0:	200000a0 	.word	0x200000a0
 8004ee4:	200002e0 	.word	0x200002e0
 8004ee8:	20000700 	.word	0x20000700
 8004eec:	20000096 	.word	0x20000096
 8004ef0:	2000040c 	.word	0x2000040c
 8004ef4:	42700000 	.word	0x42700000
 8004ef8:	40240000 	.word	0x40240000
 8004efc:	20000697 	.word	0x20000697
 8004f00:	200000a8 	.word	0x200000a8
 8004f04:	200000d7 	.word	0x200000d7
 8004f08:	200003f4 	.word	0x200003f4
 8004f0c:	3dcccccd 	.word	0x3dcccccd
 8004f10:	200003e8 	.word	0x200003e8
		break;
 8004f14:	bf00      	nop
 8004f16:	e014      	b.n	8004f42 <UART+0xbd2>
		break;
 8004f18:	bf00      	nop
 8004f1a:	e012      	b.n	8004f42 <UART+0xbd2>
		break;
 8004f1c:	bf00      	nop
 8004f1e:	e010      	b.n	8004f42 <UART+0xbd2>
		break;
 8004f20:	bf00      	nop
 8004f22:	e00e      	b.n	8004f42 <UART+0xbd2>
		break;
 8004f24:	bf00      	nop
 8004f26:	e00c      	b.n	8004f42 <UART+0xbd2>
		break;
 8004f28:	bf00      	nop
 8004f2a:	e00a      	b.n	8004f42 <UART+0xbd2>
		break;
 8004f2c:	bf00      	nop
 8004f2e:	e008      	b.n	8004f42 <UART+0xbd2>
		break;
 8004f30:	bf00      	nop
 8004f32:	e006      	b.n	8004f42 <UART+0xbd2>
		break;
 8004f34:	bf00      	nop
 8004f36:	e004      	b.n	8004f42 <UART+0xbd2>
		break;
 8004f38:	bf00      	nop
 8004f3a:	e002      	b.n	8004f42 <UART+0xbd2>
		break;
 8004f3c:	bf00      	nop
 8004f3e:	e000      	b.n	8004f42 <UART+0xbd2>
		break;
 8004f40:	bf00      	nop
	}
}
 8004f42:	bf00      	nop
 8004f44:	3788      	adds	r7, #136	; 0x88
 8004f46:	46bd      	mov	sp, r7
 8004f48:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08004f4c <OpenEndEffector>:

void OpenEndEffector() {
 8004f4c:	b580      	push	{r7, lr}
 8004f4e:	b082      	sub	sp, #8
 8004f50:	af02      	add	r7, sp, #8
	if (hi2c1.State == HAL_I2C_STATE_READY && FlagOpen_EndEffector == 1)
 8004f52:	4b3a      	ldr	r3, [pc, #232]	; (800503c <OpenEndEffector+0xf0>)
 8004f54:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004f58:	b2db      	uxtb	r3, r3
 8004f5a:	2b20      	cmp	r3, #32
 8004f5c:	d119      	bne.n	8004f92 <OpenEndEffector+0x46>
 8004f5e:	4b38      	ldr	r3, [pc, #224]	; (8005040 <OpenEndEffector+0xf4>)
 8004f60:	781b      	ldrb	r3, [r3, #0]
 8004f62:	2b01      	cmp	r3, #1
 8004f64:	d115      	bne.n	8004f92 <OpenEndEffector+0x46>
	{
		static uint8_t addr_open = 0x45;
		HAL_I2C_Master_Transmit(&hi2c1, ENDEFF_ADDR, &addr_open, 1,100);
 8004f66:	2364      	movs	r3, #100	; 0x64
 8004f68:	9300      	str	r3, [sp, #0]
 8004f6a:	2301      	movs	r3, #1
 8004f6c:	4a35      	ldr	r2, [pc, #212]	; (8005044 <OpenEndEffector+0xf8>)
 8004f6e:	2146      	movs	r1, #70	; 0x46
 8004f70:	4832      	ldr	r0, [pc, #200]	; (800503c <OpenEndEffector+0xf0>)
 8004f72:	f001 fd11 	bl	8006998 <HAL_I2C_Master_Transmit>
		FlagOpen_EndEffector = 0;
 8004f76:	4b32      	ldr	r3, [pc, #200]	; (8005040 <OpenEndEffector+0xf4>)
 8004f78:	2200      	movs	r2, #0
 8004f7a:	701a      	strb	r2, [r3, #0]
		FlagRead_EndEffector = 1;
 8004f7c:	4b32      	ldr	r3, [pc, #200]	; (8005048 <OpenEndEffector+0xfc>)
 8004f7e:	2201      	movs	r2, #1
 8004f80:	701a      	strb	r2, [r3, #0]
		EndEffector_State = State_start;
 8004f82:	4b32      	ldr	r3, [pc, #200]	; (800504c <OpenEndEffector+0x100>)
 8004f84:	2200      	movs	r2, #0
 8004f86:	701a      	strb	r2, [r3, #0]
		EndEffector_timestamp = HAL_GetTick();
 8004f88:	f000 fc88 	bl	800589c <HAL_GetTick>
 8004f8c:	4603      	mov	r3, r0
 8004f8e:	4a30      	ldr	r2, [pc, #192]	; (8005050 <OpenEndEffector+0x104>)
 8004f90:	6013      	str	r3, [r2, #0]
	}

	if (FlagRead_EndEffector == 1)
 8004f92:	4b2d      	ldr	r3, [pc, #180]	; (8005048 <OpenEndEffector+0xfc>)
 8004f94:	781b      	ldrb	r3, [r3, #0]
 8004f96:	2b01      	cmp	r3, #1
 8004f98:	d144      	bne.n	8005024 <OpenEndEffector+0xd8>
	{
		if (HAL_GetTick() - EndEffector_timestamp > 250)
 8004f9a:	f000 fc7f 	bl	800589c <HAL_GetTick>
 8004f9e:	4602      	mov	r2, r0
 8004fa0:	4b2b      	ldr	r3, [pc, #172]	; (8005050 <OpenEndEffector+0x104>)
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	1ad3      	subs	r3, r2, r3
 8004fa6:	2bfa      	cmp	r3, #250	; 0xfa
 8004fa8:	d906      	bls.n	8004fb8 <OpenEndEffector+0x6c>
		{
			EndEffector_timestamp = HAL_GetTick();
 8004faa:	f000 fc77 	bl	800589c <HAL_GetTick>
 8004fae:	4603      	mov	r3, r0
 8004fb0:	4a27      	ldr	r2, [pc, #156]	; (8005050 <OpenEndEffector+0x104>)
 8004fb2:	6013      	str	r3, [r2, #0]
			CheckEndEffector();
 8004fb4:	f000 f850 	bl	8005058 <CheckEndEffector>
		}

		switch(EndEffector_State)
 8004fb8:	4b24      	ldr	r3, [pc, #144]	; (800504c <OpenEndEffector+0x100>)
 8004fba:	781b      	ldrb	r3, [r3, #0]
 8004fbc:	2b04      	cmp	r3, #4
 8004fbe:	d83a      	bhi.n	8005036 <OpenEndEffector+0xea>
 8004fc0:	a201      	add	r2, pc, #4	; (adr r2, 8004fc8 <OpenEndEffector+0x7c>)
 8004fc2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004fc6:	bf00      	nop
 8004fc8:	08004fdd 	.word	0x08004fdd
 8004fcc:	08004fed 	.word	0x08004fed
 8004fd0:	08004ffd 	.word	0x08004ffd
 8004fd4:	0800500d 	.word	0x0800500d
 8004fd8:	0800501d 	.word	0x0800501d
		{
		case State_start:
			if (EndEffector_Status == 0x12)
 8004fdc:	4b1d      	ldr	r3, [pc, #116]	; (8005054 <OpenEndEffector+0x108>)
 8004fde:	881b      	ldrh	r3, [r3, #0]
 8004fe0:	2b12      	cmp	r3, #18
 8004fe2:	d121      	bne.n	8005028 <OpenEndEffector+0xdc>
			{
				EndEffector_State = State_open;
 8004fe4:	4b19      	ldr	r3, [pc, #100]	; (800504c <OpenEndEffector+0x100>)
 8004fe6:	2201      	movs	r2, #1
 8004fe8:	701a      	strb	r2, [r3, #0]
			}
			break;
 8004fea:	e01d      	b.n	8005028 <OpenEndEffector+0xdc>
		case State_open:
			if (EndEffector_Status == 0x34)
 8004fec:	4b19      	ldr	r3, [pc, #100]	; (8005054 <OpenEndEffector+0x108>)
 8004fee:	881b      	ldrh	r3, [r3, #0]
 8004ff0:	2b34      	cmp	r3, #52	; 0x34
 8004ff2:	d11b      	bne.n	800502c <OpenEndEffector+0xe0>
			{
				EndEffector_State = State_shoot;
 8004ff4:	4b15      	ldr	r3, [pc, #84]	; (800504c <OpenEndEffector+0x100>)
 8004ff6:	2202      	movs	r2, #2
 8004ff8:	701a      	strb	r2, [r3, #0]
			}
			break;
 8004ffa:	e017      	b.n	800502c <OpenEndEffector+0xe0>
		case State_shoot:
			if (EndEffector_Status == 0x56)
 8004ffc:	4b15      	ldr	r3, [pc, #84]	; (8005054 <OpenEndEffector+0x108>)
 8004ffe:	881b      	ldrh	r3, [r3, #0]
 8005000:	2b56      	cmp	r3, #86	; 0x56
 8005002:	d115      	bne.n	8005030 <OpenEndEffector+0xe4>
			{
				EndEffector_State = State_close;
 8005004:	4b11      	ldr	r3, [pc, #68]	; (800504c <OpenEndEffector+0x100>)
 8005006:	2203      	movs	r2, #3
 8005008:	701a      	strb	r2, [r3, #0]
			}
			break;
 800500a:	e011      	b.n	8005030 <OpenEndEffector+0xe4>
		case State_close:
			if (EndEffector_Status == 0x78)
 800500c:	4b11      	ldr	r3, [pc, #68]	; (8005054 <OpenEndEffector+0x108>)
 800500e:	881b      	ldrh	r3, [r3, #0]
 8005010:	2b78      	cmp	r3, #120	; 0x78
 8005012:	d10f      	bne.n	8005034 <OpenEndEffector+0xe8>
			{
				EndEffector_State = State_wait;
 8005014:	4b0d      	ldr	r3, [pc, #52]	; (800504c <OpenEndEffector+0x100>)
 8005016:	2204      	movs	r2, #4
 8005018:	701a      	strb	r2, [r3, #0]
			}
			break;
 800501a:	e00b      	b.n	8005034 <OpenEndEffector+0xe8>
		case State_wait:
			FlagRead_EndEffector = 0;
 800501c:	4b0a      	ldr	r3, [pc, #40]	; (8005048 <OpenEndEffector+0xfc>)
 800501e:	2200      	movs	r2, #0
 8005020:	701a      	strb	r2, [r3, #0]
			break;
 8005022:	e008      	b.n	8005036 <OpenEndEffector+0xea>
		}
	}
 8005024:	bf00      	nop
 8005026:	e006      	b.n	8005036 <OpenEndEffector+0xea>
			break;
 8005028:	bf00      	nop
 800502a:	e004      	b.n	8005036 <OpenEndEffector+0xea>
			break;
 800502c:	bf00      	nop
 800502e:	e002      	b.n	8005036 <OpenEndEffector+0xea>
			break;
 8005030:	bf00      	nop
 8005032:	e000      	b.n	8005036 <OpenEndEffector+0xea>
			break;
 8005034:	bf00      	nop
}
 8005036:	bf00      	nop
 8005038:	46bd      	mov	sp, r7
 800503a:	bd80      	pop	{r7, pc}
 800503c:	2000016c 	.word	0x2000016c
 8005040:	200006b4 	.word	0x200006b4
 8005044:	200000dc 	.word	0x200000dc
 8005048:	200006b5 	.word	0x200006b5
 800504c:	200000d8 	.word	0x200000d8
 8005050:	200006b8 	.word	0x200006b8
 8005054:	200006b6 	.word	0x200006b6

08005058 <CheckEndEffector>:

void CheckEndEffector()
{
 8005058:	b580      	push	{r7, lr}
 800505a:	b082      	sub	sp, #8
 800505c:	af02      	add	r7, sp, #8
	static uint8_t addr = 0x23;
	HAL_I2C_Master_Seq_Transmit_IT(&hi2c1, ENDEFF_ADDR, &addr, 1, I2C_FIRST_FRAME);
 800505e:	2301      	movs	r3, #1
 8005060:	9300      	str	r3, [sp, #0]
 8005062:	2301      	movs	r3, #1
 8005064:	4a0a      	ldr	r2, [pc, #40]	; (8005090 <CheckEndEffector+0x38>)
 8005066:	2146      	movs	r1, #70	; 0x46
 8005068:	480a      	ldr	r0, [pc, #40]	; (8005094 <CheckEndEffector+0x3c>)
 800506a:	f001 fd93 	bl	8006b94 <HAL_I2C_Master_Seq_Transmit_IT>
	if(hi2c1.State == HAL_I2C_STATE_READY)
 800506e:	4b09      	ldr	r3, [pc, #36]	; (8005094 <CheckEndEffector+0x3c>)
 8005070:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005074:	b2db      	uxtb	r3, r3
 8005076:	2b20      	cmp	r3, #32
 8005078:	d107      	bne.n	800508a <CheckEndEffector+0x32>
	{
		HAL_I2C_Master_Seq_Receive_IT(&hi2c1, ENDEFF_ADDR, &EndEffector_Status, 1, I2C_LAST_FRAME);
 800507a:	2320      	movs	r3, #32
 800507c:	9300      	str	r3, [sp, #0]
 800507e:	2301      	movs	r3, #1
 8005080:	4a05      	ldr	r2, [pc, #20]	; (8005098 <CheckEndEffector+0x40>)
 8005082:	2146      	movs	r1, #70	; 0x46
 8005084:	4803      	ldr	r0, [pc, #12]	; (8005094 <CheckEndEffector+0x3c>)
 8005086:	f001 fe4b 	bl	8006d20 <HAL_I2C_Master_Seq_Receive_IT>
	}
}
 800508a:	bf00      	nop
 800508c:	46bd      	mov	sp, r7
 800508e:	bd80      	pop	{r7, pc}
 8005090:	200000dd 	.word	0x200000dd
 8005094:	2000016c 	.word	0x2000016c
 8005098:	200006b6 	.word	0x200006b6
 800509c:	00000000 	.word	0x00000000

080050a0 <TransferFunction>:

float TransferFunction(float u_tf){
 80050a0:	b5b0      	push	{r4, r5, r7, lr}
 80050a2:	b084      	sub	sp, #16
 80050a4:	af00      	add	r7, sp, #0
 80050a6:	ed87 0a01 	vstr	s0, [r7, #4]
	u_i[0] = u_tf;
 80050aa:	4a53      	ldr	r2, [pc, #332]	; (80051f8 <TransferFunction+0x158>)
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	6013      	str	r3, [r2, #0]
	y_i[0] = (0.001526*y_i[1] - 0.0008505*y_i[2] + u_i[0] - 1.993*u_i[1] + 0.9935*u_i[2])/0.0007016;
 80050b0:	4b52      	ldr	r3, [pc, #328]	; (80051fc <TransferFunction+0x15c>)
 80050b2:	685b      	ldr	r3, [r3, #4]
 80050b4:	4618      	mov	r0, r3
 80050b6:	f7fb f9f3 	bl	80004a0 <__aeabi_f2d>
 80050ba:	a345      	add	r3, pc, #276	; (adr r3, 80051d0 <TransferFunction+0x130>)
 80050bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050c0:	f7fb fa46 	bl	8000550 <__aeabi_dmul>
 80050c4:	4602      	mov	r2, r0
 80050c6:	460b      	mov	r3, r1
 80050c8:	4614      	mov	r4, r2
 80050ca:	461d      	mov	r5, r3
 80050cc:	4b4b      	ldr	r3, [pc, #300]	; (80051fc <TransferFunction+0x15c>)
 80050ce:	689b      	ldr	r3, [r3, #8]
 80050d0:	4618      	mov	r0, r3
 80050d2:	f7fb f9e5 	bl	80004a0 <__aeabi_f2d>
 80050d6:	a340      	add	r3, pc, #256	; (adr r3, 80051d8 <TransferFunction+0x138>)
 80050d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050dc:	f7fb fa38 	bl	8000550 <__aeabi_dmul>
 80050e0:	4602      	mov	r2, r0
 80050e2:	460b      	mov	r3, r1
 80050e4:	4620      	mov	r0, r4
 80050e6:	4629      	mov	r1, r5
 80050e8:	f7fb f87a 	bl	80001e0 <__aeabi_dsub>
 80050ec:	4602      	mov	r2, r0
 80050ee:	460b      	mov	r3, r1
 80050f0:	4614      	mov	r4, r2
 80050f2:	461d      	mov	r5, r3
 80050f4:	4b40      	ldr	r3, [pc, #256]	; (80051f8 <TransferFunction+0x158>)
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	4618      	mov	r0, r3
 80050fa:	f7fb f9d1 	bl	80004a0 <__aeabi_f2d>
 80050fe:	4602      	mov	r2, r0
 8005100:	460b      	mov	r3, r1
 8005102:	4620      	mov	r0, r4
 8005104:	4629      	mov	r1, r5
 8005106:	f7fb f86d 	bl	80001e4 <__adddf3>
 800510a:	4602      	mov	r2, r0
 800510c:	460b      	mov	r3, r1
 800510e:	4614      	mov	r4, r2
 8005110:	461d      	mov	r5, r3
 8005112:	4b39      	ldr	r3, [pc, #228]	; (80051f8 <TransferFunction+0x158>)
 8005114:	685b      	ldr	r3, [r3, #4]
 8005116:	4618      	mov	r0, r3
 8005118:	f7fb f9c2 	bl	80004a0 <__aeabi_f2d>
 800511c:	a330      	add	r3, pc, #192	; (adr r3, 80051e0 <TransferFunction+0x140>)
 800511e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005122:	f7fb fa15 	bl	8000550 <__aeabi_dmul>
 8005126:	4602      	mov	r2, r0
 8005128:	460b      	mov	r3, r1
 800512a:	4620      	mov	r0, r4
 800512c:	4629      	mov	r1, r5
 800512e:	f7fb f857 	bl	80001e0 <__aeabi_dsub>
 8005132:	4602      	mov	r2, r0
 8005134:	460b      	mov	r3, r1
 8005136:	4614      	mov	r4, r2
 8005138:	461d      	mov	r5, r3
 800513a:	4b2f      	ldr	r3, [pc, #188]	; (80051f8 <TransferFunction+0x158>)
 800513c:	689b      	ldr	r3, [r3, #8]
 800513e:	4618      	mov	r0, r3
 8005140:	f7fb f9ae 	bl	80004a0 <__aeabi_f2d>
 8005144:	a328      	add	r3, pc, #160	; (adr r3, 80051e8 <TransferFunction+0x148>)
 8005146:	e9d3 2300 	ldrd	r2, r3, [r3]
 800514a:	f7fb fa01 	bl	8000550 <__aeabi_dmul>
 800514e:	4602      	mov	r2, r0
 8005150:	460b      	mov	r3, r1
 8005152:	4620      	mov	r0, r4
 8005154:	4629      	mov	r1, r5
 8005156:	f7fb f845 	bl	80001e4 <__adddf3>
 800515a:	4602      	mov	r2, r0
 800515c:	460b      	mov	r3, r1
 800515e:	4610      	mov	r0, r2
 8005160:	4619      	mov	r1, r3
 8005162:	a323      	add	r3, pc, #140	; (adr r3, 80051f0 <TransferFunction+0x150>)
 8005164:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005168:	f7fb fb1c 	bl	80007a4 <__aeabi_ddiv>
 800516c:	4602      	mov	r2, r0
 800516e:	460b      	mov	r3, r1
 8005170:	4610      	mov	r0, r2
 8005172:	4619      	mov	r1, r3
 8005174:	f7fb fcbc 	bl	8000af0 <__aeabi_d2f>
 8005178:	4603      	mov	r3, r0
 800517a:	4a20      	ldr	r2, [pc, #128]	; (80051fc <TransferFunction+0x15c>)
 800517c:	6013      	str	r3, [r2, #0]
	for(int i=1;i>=0;i--){
 800517e:	2301      	movs	r3, #1
 8005180:	60fb      	str	r3, [r7, #12]
 8005182:	e018      	b.n	80051b6 <TransferFunction+0x116>
		u_i[i+1]=u_i[i];
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	3301      	adds	r3, #1
 8005188:	491b      	ldr	r1, [pc, #108]	; (80051f8 <TransferFunction+0x158>)
 800518a:	68fa      	ldr	r2, [r7, #12]
 800518c:	0092      	lsls	r2, r2, #2
 800518e:	440a      	add	r2, r1
 8005190:	6812      	ldr	r2, [r2, #0]
 8005192:	4919      	ldr	r1, [pc, #100]	; (80051f8 <TransferFunction+0x158>)
 8005194:	009b      	lsls	r3, r3, #2
 8005196:	440b      	add	r3, r1
 8005198:	601a      	str	r2, [r3, #0]
		y_i[i+i]=y_i[i];
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	005b      	lsls	r3, r3, #1
 800519e:	4917      	ldr	r1, [pc, #92]	; (80051fc <TransferFunction+0x15c>)
 80051a0:	68fa      	ldr	r2, [r7, #12]
 80051a2:	0092      	lsls	r2, r2, #2
 80051a4:	440a      	add	r2, r1
 80051a6:	6812      	ldr	r2, [r2, #0]
 80051a8:	4914      	ldr	r1, [pc, #80]	; (80051fc <TransferFunction+0x15c>)
 80051aa:	009b      	lsls	r3, r3, #2
 80051ac:	440b      	add	r3, r1
 80051ae:	601a      	str	r2, [r3, #0]
	for(int i=1;i>=0;i--){
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	3b01      	subs	r3, #1
 80051b4:	60fb      	str	r3, [r7, #12]
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	dae3      	bge.n	8005184 <TransferFunction+0xe4>
	}
	return y_i[0];
 80051bc:	4b0f      	ldr	r3, [pc, #60]	; (80051fc <TransferFunction+0x15c>)
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	ee07 3a90 	vmov	s15, r3
}
 80051c4:	eeb0 0a67 	vmov.f32	s0, s15
 80051c8:	3710      	adds	r7, #16
 80051ca:	46bd      	mov	sp, r7
 80051cc:	bdb0      	pop	{r4, r5, r7, pc}
 80051ce:	bf00      	nop
 80051d0:	05ff1d82 	.word	0x05ff1d82
 80051d4:	3f590082 	.word	0x3f590082
 80051d8:	d7b634db 	.word	0xd7b634db
 80051dc:	3f4bde82 	.word	0x3f4bde82
 80051e0:	f7ced917 	.word	0xf7ced917
 80051e4:	3fffe353 	.word	0x3fffe353
 80051e8:	83126e98 	.word	0x83126e98
 80051ec:	3fefcac0 	.word	0x3fefcac0
 80051f0:	8706191f 	.word	0x8706191f
 80051f4:	3f46fd72 	.word	0x3f46fd72
 80051f8:	200006c0 	.word	0x200006c0
 80051fc:	200006cc 	.word	0x200006cc

08005200 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8005200:	b480      	push	{r7}
 8005202:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8005204:	b672      	cpsid	i
}
 8005206:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8005208:	e7fe      	b.n	8005208 <Error_Handler+0x8>
	...

0800520c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800520c:	b580      	push	{r7, lr}
 800520e:	b082      	sub	sp, #8
 8005210:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005212:	2300      	movs	r3, #0
 8005214:	607b      	str	r3, [r7, #4]
 8005216:	4b10      	ldr	r3, [pc, #64]	; (8005258 <HAL_MspInit+0x4c>)
 8005218:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800521a:	4a0f      	ldr	r2, [pc, #60]	; (8005258 <HAL_MspInit+0x4c>)
 800521c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005220:	6453      	str	r3, [r2, #68]	; 0x44
 8005222:	4b0d      	ldr	r3, [pc, #52]	; (8005258 <HAL_MspInit+0x4c>)
 8005224:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005226:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800522a:	607b      	str	r3, [r7, #4]
 800522c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800522e:	2300      	movs	r3, #0
 8005230:	603b      	str	r3, [r7, #0]
 8005232:	4b09      	ldr	r3, [pc, #36]	; (8005258 <HAL_MspInit+0x4c>)
 8005234:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005236:	4a08      	ldr	r2, [pc, #32]	; (8005258 <HAL_MspInit+0x4c>)
 8005238:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800523c:	6413      	str	r3, [r2, #64]	; 0x40
 800523e:	4b06      	ldr	r3, [pc, #24]	; (8005258 <HAL_MspInit+0x4c>)
 8005240:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005242:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005246:	603b      	str	r3, [r7, #0]
 8005248:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800524a:	2007      	movs	r0, #7
 800524c:	f000 fc26 	bl	8005a9c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005250:	bf00      	nop
 8005252:	3708      	adds	r7, #8
 8005254:	46bd      	mov	sp, r7
 8005256:	bd80      	pop	{r7, pc}
 8005258:	40023800 	.word	0x40023800

0800525c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800525c:	b580      	push	{r7, lr}
 800525e:	b08a      	sub	sp, #40	; 0x28
 8005260:	af00      	add	r7, sp, #0
 8005262:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005264:	f107 0314 	add.w	r3, r7, #20
 8005268:	2200      	movs	r2, #0
 800526a:	601a      	str	r2, [r3, #0]
 800526c:	605a      	str	r2, [r3, #4]
 800526e:	609a      	str	r2, [r3, #8]
 8005270:	60da      	str	r2, [r3, #12]
 8005272:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	4a21      	ldr	r2, [pc, #132]	; (8005300 <HAL_I2C_MspInit+0xa4>)
 800527a:	4293      	cmp	r3, r2
 800527c:	d13c      	bne.n	80052f8 <HAL_I2C_MspInit+0x9c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800527e:	2300      	movs	r3, #0
 8005280:	613b      	str	r3, [r7, #16]
 8005282:	4b20      	ldr	r3, [pc, #128]	; (8005304 <HAL_I2C_MspInit+0xa8>)
 8005284:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005286:	4a1f      	ldr	r2, [pc, #124]	; (8005304 <HAL_I2C_MspInit+0xa8>)
 8005288:	f043 0302 	orr.w	r3, r3, #2
 800528c:	6313      	str	r3, [r2, #48]	; 0x30
 800528e:	4b1d      	ldr	r3, [pc, #116]	; (8005304 <HAL_I2C_MspInit+0xa8>)
 8005290:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005292:	f003 0302 	and.w	r3, r3, #2
 8005296:	613b      	str	r3, [r7, #16]
 8005298:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = SCL_Pin|SDA_Pin;
 800529a:	f44f 7340 	mov.w	r3, #768	; 0x300
 800529e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80052a0:	2312      	movs	r3, #18
 80052a2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80052a4:	2300      	movs	r3, #0
 80052a6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80052a8:	2303      	movs	r3, #3
 80052aa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80052ac:	2304      	movs	r3, #4
 80052ae:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80052b0:	f107 0314 	add.w	r3, r7, #20
 80052b4:	4619      	mov	r1, r3
 80052b6:	4814      	ldr	r0, [pc, #80]	; (8005308 <HAL_I2C_MspInit+0xac>)
 80052b8:	f001 f842 	bl	8006340 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80052bc:	2300      	movs	r3, #0
 80052be:	60fb      	str	r3, [r7, #12]
 80052c0:	4b10      	ldr	r3, [pc, #64]	; (8005304 <HAL_I2C_MspInit+0xa8>)
 80052c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052c4:	4a0f      	ldr	r2, [pc, #60]	; (8005304 <HAL_I2C_MspInit+0xa8>)
 80052c6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80052ca:	6413      	str	r3, [r2, #64]	; 0x40
 80052cc:	4b0d      	ldr	r3, [pc, #52]	; (8005304 <HAL_I2C_MspInit+0xa8>)
 80052ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052d0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80052d4:	60fb      	str	r3, [r7, #12]
 80052d6:	68fb      	ldr	r3, [r7, #12]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 80052d8:	2200      	movs	r2, #0
 80052da:	2100      	movs	r1, #0
 80052dc:	201f      	movs	r0, #31
 80052de:	f000 fbe8 	bl	8005ab2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 80052e2:	201f      	movs	r0, #31
 80052e4:	f000 fc01 	bl	8005aea <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 80052e8:	2200      	movs	r2, #0
 80052ea:	2100      	movs	r1, #0
 80052ec:	2020      	movs	r0, #32
 80052ee:	f000 fbe0 	bl	8005ab2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 80052f2:	2020      	movs	r0, #32
 80052f4:	f000 fbf9 	bl	8005aea <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80052f8:	bf00      	nop
 80052fa:	3728      	adds	r7, #40	; 0x28
 80052fc:	46bd      	mov	sp, r7
 80052fe:	bd80      	pop	{r7, pc}
 8005300:	40005400 	.word	0x40005400
 8005304:	40023800 	.word	0x40023800
 8005308:	40020400 	.word	0x40020400

0800530c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800530c:	b580      	push	{r7, lr}
 800530e:	b086      	sub	sp, #24
 8005310:	af00      	add	r7, sp, #0
 8005312:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	4a2a      	ldr	r2, [pc, #168]	; (80053c4 <HAL_TIM_Base_MspInit+0xb8>)
 800531a:	4293      	cmp	r3, r2
 800531c:	d116      	bne.n	800534c <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800531e:	2300      	movs	r3, #0
 8005320:	617b      	str	r3, [r7, #20]
 8005322:	4b29      	ldr	r3, [pc, #164]	; (80053c8 <HAL_TIM_Base_MspInit+0xbc>)
 8005324:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005326:	4a28      	ldr	r2, [pc, #160]	; (80053c8 <HAL_TIM_Base_MspInit+0xbc>)
 8005328:	f043 0301 	orr.w	r3, r3, #1
 800532c:	6453      	str	r3, [r2, #68]	; 0x44
 800532e:	4b26      	ldr	r3, [pc, #152]	; (80053c8 <HAL_TIM_Base_MspInit+0xbc>)
 8005330:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005332:	f003 0301 	and.w	r3, r3, #1
 8005336:	617b      	str	r3, [r7, #20]
 8005338:	697b      	ldr	r3, [r7, #20]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 800533a:	2200      	movs	r2, #0
 800533c:	2100      	movs	r1, #0
 800533e:	201a      	movs	r0, #26
 8005340:	f000 fbb7 	bl	8005ab2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8005344:	201a      	movs	r0, #26
 8005346:	f000 fbd0 	bl	8005aea <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }

}
 800534a:	e036      	b.n	80053ba <HAL_TIM_Base_MspInit+0xae>
  else if(htim_base->Instance==TIM4)
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	4a1e      	ldr	r2, [pc, #120]	; (80053cc <HAL_TIM_Base_MspInit+0xc0>)
 8005352:	4293      	cmp	r3, r2
 8005354:	d116      	bne.n	8005384 <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8005356:	2300      	movs	r3, #0
 8005358:	613b      	str	r3, [r7, #16]
 800535a:	4b1b      	ldr	r3, [pc, #108]	; (80053c8 <HAL_TIM_Base_MspInit+0xbc>)
 800535c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800535e:	4a1a      	ldr	r2, [pc, #104]	; (80053c8 <HAL_TIM_Base_MspInit+0xbc>)
 8005360:	f043 0304 	orr.w	r3, r3, #4
 8005364:	6413      	str	r3, [r2, #64]	; 0x40
 8005366:	4b18      	ldr	r3, [pc, #96]	; (80053c8 <HAL_TIM_Base_MspInit+0xbc>)
 8005368:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800536a:	f003 0304 	and.w	r3, r3, #4
 800536e:	613b      	str	r3, [r7, #16]
 8005370:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8005372:	2200      	movs	r2, #0
 8005374:	2100      	movs	r1, #0
 8005376:	201e      	movs	r0, #30
 8005378:	f000 fb9b 	bl	8005ab2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800537c:	201e      	movs	r0, #30
 800537e:	f000 fbb4 	bl	8005aea <HAL_NVIC_EnableIRQ>
}
 8005382:	e01a      	b.n	80053ba <HAL_TIM_Base_MspInit+0xae>
  else if(htim_base->Instance==TIM11)
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	4a11      	ldr	r2, [pc, #68]	; (80053d0 <HAL_TIM_Base_MspInit+0xc4>)
 800538a:	4293      	cmp	r3, r2
 800538c:	d115      	bne.n	80053ba <HAL_TIM_Base_MspInit+0xae>
    __HAL_RCC_TIM11_CLK_ENABLE();
 800538e:	2300      	movs	r3, #0
 8005390:	60fb      	str	r3, [r7, #12]
 8005392:	4b0d      	ldr	r3, [pc, #52]	; (80053c8 <HAL_TIM_Base_MspInit+0xbc>)
 8005394:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005396:	4a0c      	ldr	r2, [pc, #48]	; (80053c8 <HAL_TIM_Base_MspInit+0xbc>)
 8005398:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800539c:	6453      	str	r3, [r2, #68]	; 0x44
 800539e:	4b0a      	ldr	r3, [pc, #40]	; (80053c8 <HAL_TIM_Base_MspInit+0xbc>)
 80053a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80053a2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80053a6:	60fb      	str	r3, [r7, #12]
 80053a8:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 80053aa:	2200      	movs	r2, #0
 80053ac:	2100      	movs	r1, #0
 80053ae:	201a      	movs	r0, #26
 80053b0:	f000 fb7f 	bl	8005ab2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 80053b4:	201a      	movs	r0, #26
 80053b6:	f000 fb98 	bl	8005aea <HAL_NVIC_EnableIRQ>
}
 80053ba:	bf00      	nop
 80053bc:	3718      	adds	r7, #24
 80053be:	46bd      	mov	sp, r7
 80053c0:	bd80      	pop	{r7, pc}
 80053c2:	bf00      	nop
 80053c4:	40010000 	.word	0x40010000
 80053c8:	40023800 	.word	0x40023800
 80053cc:	40000800 	.word	0x40000800
 80053d0:	40014800 	.word	0x40014800

080053d4 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 80053d4:	b580      	push	{r7, lr}
 80053d6:	b08a      	sub	sp, #40	; 0x28
 80053d8:	af00      	add	r7, sp, #0
 80053da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80053dc:	f107 0314 	add.w	r3, r7, #20
 80053e0:	2200      	movs	r2, #0
 80053e2:	601a      	str	r2, [r3, #0]
 80053e4:	605a      	str	r2, [r3, #4]
 80053e6:	609a      	str	r2, [r3, #8]
 80053e8:	60da      	str	r2, [r3, #12]
 80053ea:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM3)
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	4a19      	ldr	r2, [pc, #100]	; (8005458 <HAL_TIM_Encoder_MspInit+0x84>)
 80053f2:	4293      	cmp	r3, r2
 80053f4:	d12b      	bne.n	800544e <HAL_TIM_Encoder_MspInit+0x7a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80053f6:	2300      	movs	r3, #0
 80053f8:	613b      	str	r3, [r7, #16]
 80053fa:	4b18      	ldr	r3, [pc, #96]	; (800545c <HAL_TIM_Encoder_MspInit+0x88>)
 80053fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053fe:	4a17      	ldr	r2, [pc, #92]	; (800545c <HAL_TIM_Encoder_MspInit+0x88>)
 8005400:	f043 0302 	orr.w	r3, r3, #2
 8005404:	6413      	str	r3, [r2, #64]	; 0x40
 8005406:	4b15      	ldr	r3, [pc, #84]	; (800545c <HAL_TIM_Encoder_MspInit+0x88>)
 8005408:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800540a:	f003 0302 	and.w	r3, r3, #2
 800540e:	613b      	str	r3, [r7, #16]
 8005410:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005412:	2300      	movs	r3, #0
 8005414:	60fb      	str	r3, [r7, #12]
 8005416:	4b11      	ldr	r3, [pc, #68]	; (800545c <HAL_TIM_Encoder_MspInit+0x88>)
 8005418:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800541a:	4a10      	ldr	r2, [pc, #64]	; (800545c <HAL_TIM_Encoder_MspInit+0x88>)
 800541c:	f043 0301 	orr.w	r3, r3, #1
 8005420:	6313      	str	r3, [r2, #48]	; 0x30
 8005422:	4b0e      	ldr	r3, [pc, #56]	; (800545c <HAL_TIM_Encoder_MspInit+0x88>)
 8005424:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005426:	f003 0301 	and.w	r3, r3, #1
 800542a:	60fb      	str	r3, [r7, #12]
 800542c:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = Encoder_A_Pin|Encoder_B_Pin;
 800542e:	23c0      	movs	r3, #192	; 0xc0
 8005430:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005432:	2302      	movs	r3, #2
 8005434:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005436:	2300      	movs	r3, #0
 8005438:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800543a:	2300      	movs	r3, #0
 800543c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800543e:	2302      	movs	r3, #2
 8005440:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005442:	f107 0314 	add.w	r3, r7, #20
 8005446:	4619      	mov	r1, r3
 8005448:	4805      	ldr	r0, [pc, #20]	; (8005460 <HAL_TIM_Encoder_MspInit+0x8c>)
 800544a:	f000 ff79 	bl	8006340 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 800544e:	bf00      	nop
 8005450:	3728      	adds	r7, #40	; 0x28
 8005452:	46bd      	mov	sp, r7
 8005454:	bd80      	pop	{r7, pc}
 8005456:	bf00      	nop
 8005458:	40000400 	.word	0x40000400
 800545c:	40023800 	.word	0x40023800
 8005460:	40020000 	.word	0x40020000

08005464 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8005464:	b580      	push	{r7, lr}
 8005466:	b088      	sub	sp, #32
 8005468:	af00      	add	r7, sp, #0
 800546a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800546c:	f107 030c 	add.w	r3, r7, #12
 8005470:	2200      	movs	r2, #0
 8005472:	601a      	str	r2, [r3, #0]
 8005474:	605a      	str	r2, [r3, #4]
 8005476:	609a      	str	r2, [r3, #8]
 8005478:	60da      	str	r2, [r3, #12]
 800547a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	4a12      	ldr	r2, [pc, #72]	; (80054cc <HAL_TIM_MspPostInit+0x68>)
 8005482:	4293      	cmp	r3, r2
 8005484:	d11e      	bne.n	80054c4 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005486:	2300      	movs	r3, #0
 8005488:	60bb      	str	r3, [r7, #8]
 800548a:	4b11      	ldr	r3, [pc, #68]	; (80054d0 <HAL_TIM_MspPostInit+0x6c>)
 800548c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800548e:	4a10      	ldr	r2, [pc, #64]	; (80054d0 <HAL_TIM_MspPostInit+0x6c>)
 8005490:	f043 0301 	orr.w	r3, r3, #1
 8005494:	6313      	str	r3, [r2, #48]	; 0x30
 8005496:	4b0e      	ldr	r3, [pc, #56]	; (80054d0 <HAL_TIM_MspPostInit+0x6c>)
 8005498:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800549a:	f003 0301 	and.w	r3, r3, #1
 800549e:	60bb      	str	r3, [r7, #8]
 80054a0:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = Motor_PWM_Pin;
 80054a2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80054a6:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80054a8:	2302      	movs	r3, #2
 80054aa:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80054ac:	2300      	movs	r3, #0
 80054ae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80054b0:	2300      	movs	r3, #0
 80054b2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80054b4:	2301      	movs	r3, #1
 80054b6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(Motor_PWM_GPIO_Port, &GPIO_InitStruct);
 80054b8:	f107 030c 	add.w	r3, r7, #12
 80054bc:	4619      	mov	r1, r3
 80054be:	4805      	ldr	r0, [pc, #20]	; (80054d4 <HAL_TIM_MspPostInit+0x70>)
 80054c0:	f000 ff3e 	bl	8006340 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80054c4:	bf00      	nop
 80054c6:	3720      	adds	r7, #32
 80054c8:	46bd      	mov	sp, r7
 80054ca:	bd80      	pop	{r7, pc}
 80054cc:	40010000 	.word	0x40010000
 80054d0:	40023800 	.word	0x40023800
 80054d4:	40020000 	.word	0x40020000

080054d8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80054d8:	b580      	push	{r7, lr}
 80054da:	b08a      	sub	sp, #40	; 0x28
 80054dc:	af00      	add	r7, sp, #0
 80054de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80054e0:	f107 0314 	add.w	r3, r7, #20
 80054e4:	2200      	movs	r2, #0
 80054e6:	601a      	str	r2, [r3, #0]
 80054e8:	605a      	str	r2, [r3, #4]
 80054ea:	609a      	str	r2, [r3, #8]
 80054ec:	60da      	str	r2, [r3, #12]
 80054ee:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	4a4c      	ldr	r2, [pc, #304]	; (8005628 <HAL_UART_MspInit+0x150>)
 80054f6:	4293      	cmp	r3, r2
 80054f8:	f040 8091 	bne.w	800561e <HAL_UART_MspInit+0x146>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80054fc:	2300      	movs	r3, #0
 80054fe:	613b      	str	r3, [r7, #16]
 8005500:	4b4a      	ldr	r3, [pc, #296]	; (800562c <HAL_UART_MspInit+0x154>)
 8005502:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005504:	4a49      	ldr	r2, [pc, #292]	; (800562c <HAL_UART_MspInit+0x154>)
 8005506:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800550a:	6413      	str	r3, [r2, #64]	; 0x40
 800550c:	4b47      	ldr	r3, [pc, #284]	; (800562c <HAL_UART_MspInit+0x154>)
 800550e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005510:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005514:	613b      	str	r3, [r7, #16]
 8005516:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005518:	2300      	movs	r3, #0
 800551a:	60fb      	str	r3, [r7, #12]
 800551c:	4b43      	ldr	r3, [pc, #268]	; (800562c <HAL_UART_MspInit+0x154>)
 800551e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005520:	4a42      	ldr	r2, [pc, #264]	; (800562c <HAL_UART_MspInit+0x154>)
 8005522:	f043 0301 	orr.w	r3, r3, #1
 8005526:	6313      	str	r3, [r2, #48]	; 0x30
 8005528:	4b40      	ldr	r3, [pc, #256]	; (800562c <HAL_UART_MspInit+0x154>)
 800552a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800552c:	f003 0301 	and.w	r3, r3, #1
 8005530:	60fb      	str	r3, [r7, #12]
 8005532:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8005534:	230c      	movs	r3, #12
 8005536:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005538:	2302      	movs	r3, #2
 800553a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800553c:	2300      	movs	r3, #0
 800553e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005540:	2303      	movs	r3, #3
 8005542:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8005544:	2307      	movs	r3, #7
 8005546:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005548:	f107 0314 	add.w	r3, r7, #20
 800554c:	4619      	mov	r1, r3
 800554e:	4838      	ldr	r0, [pc, #224]	; (8005630 <HAL_UART_MspInit+0x158>)
 8005550:	f000 fef6 	bl	8006340 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8005554:	4b37      	ldr	r3, [pc, #220]	; (8005634 <HAL_UART_MspInit+0x15c>)
 8005556:	4a38      	ldr	r2, [pc, #224]	; (8005638 <HAL_UART_MspInit+0x160>)
 8005558:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 800555a:	4b36      	ldr	r3, [pc, #216]	; (8005634 <HAL_UART_MspInit+0x15c>)
 800555c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8005560:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005562:	4b34      	ldr	r3, [pc, #208]	; (8005634 <HAL_UART_MspInit+0x15c>)
 8005564:	2200      	movs	r2, #0
 8005566:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005568:	4b32      	ldr	r3, [pc, #200]	; (8005634 <HAL_UART_MspInit+0x15c>)
 800556a:	2200      	movs	r2, #0
 800556c:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800556e:	4b31      	ldr	r3, [pc, #196]	; (8005634 <HAL_UART_MspInit+0x15c>)
 8005570:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005574:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005576:	4b2f      	ldr	r3, [pc, #188]	; (8005634 <HAL_UART_MspInit+0x15c>)
 8005578:	2200      	movs	r2, #0
 800557a:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800557c:	4b2d      	ldr	r3, [pc, #180]	; (8005634 <HAL_UART_MspInit+0x15c>)
 800557e:	2200      	movs	r2, #0
 8005580:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8005582:	4b2c      	ldr	r3, [pc, #176]	; (8005634 <HAL_UART_MspInit+0x15c>)
 8005584:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005588:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 800558a:	4b2a      	ldr	r3, [pc, #168]	; (8005634 <HAL_UART_MspInit+0x15c>)
 800558c:	2200      	movs	r2, #0
 800558e:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005590:	4b28      	ldr	r3, [pc, #160]	; (8005634 <HAL_UART_MspInit+0x15c>)
 8005592:	2200      	movs	r2, #0
 8005594:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8005596:	4827      	ldr	r0, [pc, #156]	; (8005634 <HAL_UART_MspInit+0x15c>)
 8005598:	f000 fac2 	bl	8005b20 <HAL_DMA_Init>
 800559c:	4603      	mov	r3, r0
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d001      	beq.n	80055a6 <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 80055a2:	f7ff fe2d 	bl	8005200 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	4a22      	ldr	r2, [pc, #136]	; (8005634 <HAL_UART_MspInit+0x15c>)
 80055aa:	639a      	str	r2, [r3, #56]	; 0x38
 80055ac:	4a21      	ldr	r2, [pc, #132]	; (8005634 <HAL_UART_MspInit+0x15c>)
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream6;
 80055b2:	4b22      	ldr	r3, [pc, #136]	; (800563c <HAL_UART_MspInit+0x164>)
 80055b4:	4a22      	ldr	r2, [pc, #136]	; (8005640 <HAL_UART_MspInit+0x168>)
 80055b6:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 80055b8:	4b20      	ldr	r3, [pc, #128]	; (800563c <HAL_UART_MspInit+0x164>)
 80055ba:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80055be:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80055c0:	4b1e      	ldr	r3, [pc, #120]	; (800563c <HAL_UART_MspInit+0x164>)
 80055c2:	2240      	movs	r2, #64	; 0x40
 80055c4:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80055c6:	4b1d      	ldr	r3, [pc, #116]	; (800563c <HAL_UART_MspInit+0x164>)
 80055c8:	2200      	movs	r2, #0
 80055ca:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80055cc:	4b1b      	ldr	r3, [pc, #108]	; (800563c <HAL_UART_MspInit+0x164>)
 80055ce:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80055d2:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80055d4:	4b19      	ldr	r3, [pc, #100]	; (800563c <HAL_UART_MspInit+0x164>)
 80055d6:	2200      	movs	r2, #0
 80055d8:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80055da:	4b18      	ldr	r3, [pc, #96]	; (800563c <HAL_UART_MspInit+0x164>)
 80055dc:	2200      	movs	r2, #0
 80055de:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 80055e0:	4b16      	ldr	r3, [pc, #88]	; (800563c <HAL_UART_MspInit+0x164>)
 80055e2:	2200      	movs	r2, #0
 80055e4:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 80055e6:	4b15      	ldr	r3, [pc, #84]	; (800563c <HAL_UART_MspInit+0x164>)
 80055e8:	2200      	movs	r2, #0
 80055ea:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80055ec:	4b13      	ldr	r3, [pc, #76]	; (800563c <HAL_UART_MspInit+0x164>)
 80055ee:	2200      	movs	r2, #0
 80055f0:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80055f2:	4812      	ldr	r0, [pc, #72]	; (800563c <HAL_UART_MspInit+0x164>)
 80055f4:	f000 fa94 	bl	8005b20 <HAL_DMA_Init>
 80055f8:	4603      	mov	r3, r0
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d001      	beq.n	8005602 <HAL_UART_MspInit+0x12a>
    {
      Error_Handler();
 80055fe:	f7ff fdff 	bl	8005200 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	4a0d      	ldr	r2, [pc, #52]	; (800563c <HAL_UART_MspInit+0x164>)
 8005606:	635a      	str	r2, [r3, #52]	; 0x34
 8005608:	4a0c      	ldr	r2, [pc, #48]	; (800563c <HAL_UART_MspInit+0x164>)
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800560e:	2200      	movs	r2, #0
 8005610:	2100      	movs	r1, #0
 8005612:	2026      	movs	r0, #38	; 0x26
 8005614:	f000 fa4d 	bl	8005ab2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8005618:	2026      	movs	r0, #38	; 0x26
 800561a:	f000 fa66 	bl	8005aea <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800561e:	bf00      	nop
 8005620:	3728      	adds	r7, #40	; 0x28
 8005622:	46bd      	mov	sp, r7
 8005624:	bd80      	pop	{r7, pc}
 8005626:	bf00      	nop
 8005628:	40004400 	.word	0x40004400
 800562c:	40023800 	.word	0x40023800
 8005630:	40020000 	.word	0x40020000
 8005634:	20000324 	.word	0x20000324
 8005638:	40026088 	.word	0x40026088
 800563c:	20000384 	.word	0x20000384
 8005640:	400260a0 	.word	0x400260a0

08005644 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005644:	b480      	push	{r7}
 8005646:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8005648:	e7fe      	b.n	8005648 <NMI_Handler+0x4>

0800564a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800564a:	b480      	push	{r7}
 800564c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800564e:	e7fe      	b.n	800564e <HardFault_Handler+0x4>

08005650 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005650:	b480      	push	{r7}
 8005652:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005654:	e7fe      	b.n	8005654 <MemManage_Handler+0x4>

08005656 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8005656:	b480      	push	{r7}
 8005658:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800565a:	e7fe      	b.n	800565a <BusFault_Handler+0x4>

0800565c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800565c:	b480      	push	{r7}
 800565e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005660:	e7fe      	b.n	8005660 <UsageFault_Handler+0x4>

08005662 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8005662:	b480      	push	{r7}
 8005664:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8005666:	bf00      	nop
 8005668:	46bd      	mov	sp, r7
 800566a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800566e:	4770      	bx	lr

08005670 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8005670:	b480      	push	{r7}
 8005672:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8005674:	bf00      	nop
 8005676:	46bd      	mov	sp, r7
 8005678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800567c:	4770      	bx	lr

0800567e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800567e:	b480      	push	{r7}
 8005680:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8005682:	bf00      	nop
 8005684:	46bd      	mov	sp, r7
 8005686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800568a:	4770      	bx	lr

0800568c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800568c:	b580      	push	{r7, lr}
 800568e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005690:	f000 f8f0 	bl	8005874 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005694:	bf00      	nop
 8005696:	bd80      	pop	{r7, pc}

08005698 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8005698:	b580      	push	{r7, lr}
 800569a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Proximity_Pin);
 800569c:	2004      	movs	r0, #4
 800569e:	f001 f81f 	bl	80066e0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 80056a2:	bf00      	nop
 80056a4:	bd80      	pop	{r7, pc}

080056a6 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 80056a6:	b580      	push	{r7, lr}
 80056a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Emergency_Pin);
 80056aa:	2010      	movs	r0, #16
 80056ac:	f001 f818 	bl	80066e0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 80056b0:	bf00      	nop
 80056b2:	bd80      	pop	{r7, pc}

080056b4 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 80056b4:	b580      	push	{r7, lr}
 80056b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 80056b8:	4802      	ldr	r0, [pc, #8]	; (80056c4 <DMA1_Stream5_IRQHandler+0x10>)
 80056ba:	f000 fbc9 	bl	8005e50 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 80056be:	bf00      	nop
 80056c0:	bd80      	pop	{r7, pc}
 80056c2:	bf00      	nop
 80056c4:	20000324 	.word	0x20000324

080056c8 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 80056c8:	b580      	push	{r7, lr}
 80056ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 80056cc:	4802      	ldr	r0, [pc, #8]	; (80056d8 <DMA1_Stream6_IRQHandler+0x10>)
 80056ce:	f000 fbbf 	bl	8005e50 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 80056d2:	bf00      	nop
 80056d4:	bd80      	pop	{r7, pc}
 80056d6:	bf00      	nop
 80056d8:	20000384 	.word	0x20000384

080056dc <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 80056dc:	b580      	push	{r7, lr}
 80056de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80056e0:	4803      	ldr	r0, [pc, #12]	; (80056f0 <TIM1_TRG_COM_TIM11_IRQHandler+0x14>)
 80056e2:	f004 fae1 	bl	8009ca8 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim11);
 80056e6:	4803      	ldr	r0, [pc, #12]	; (80056f4 <TIM1_TRG_COM_TIM11_IRQHandler+0x18>)
 80056e8:	f004 fade 	bl	8009ca8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 80056ec:	bf00      	nop
 80056ee:	bd80      	pop	{r7, pc}
 80056f0:	200001c0 	.word	0x200001c0
 80056f4:	20000298 	.word	0x20000298

080056f8 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80056f8:	b580      	push	{r7, lr}
 80056fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80056fc:	4802      	ldr	r0, [pc, #8]	; (8005708 <TIM4_IRQHandler+0x10>)
 80056fe:	f004 fad3 	bl	8009ca8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8005702:	bf00      	nop
 8005704:	bd80      	pop	{r7, pc}
 8005706:	bf00      	nop
 8005708:	20000250 	.word	0x20000250

0800570c <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 800570c:	b580      	push	{r7, lr}
 800570e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8005710:	4802      	ldr	r0, [pc, #8]	; (800571c <I2C1_EV_IRQHandler+0x10>)
 8005712:	f001 fc03 	bl	8006f1c <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8005716:	bf00      	nop
 8005718:	bd80      	pop	{r7, pc}
 800571a:	bf00      	nop
 800571c:	2000016c 	.word	0x2000016c

08005720 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8005720:	b580      	push	{r7, lr}
 8005722:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8005724:	4802      	ldr	r0, [pc, #8]	; (8005730 <I2C1_ER_IRQHandler+0x10>)
 8005726:	f001 fd6a 	bl	80071fe <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 800572a:	bf00      	nop
 800572c:	bd80      	pop	{r7, pc}
 800572e:	bf00      	nop
 8005730:	2000016c 	.word	0x2000016c

08005734 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8005734:	b580      	push	{r7, lr}
 8005736:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8005738:	4802      	ldr	r0, [pc, #8]	; (8005744 <USART2_IRQHandler+0x10>)
 800573a:	f005 fa8b 	bl	800ac54 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800573e:	bf00      	nop
 8005740:	bd80      	pop	{r7, pc}
 8005742:	bf00      	nop
 8005744:	200002e0 	.word	0x200002e0

08005748 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8005748:	b580      	push	{r7, lr}
 800574a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 800574c:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8005750:	f000 ffc6 	bl	80066e0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8005754:	bf00      	nop
 8005756:	bd80      	pop	{r7, pc}

08005758 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8005758:	b480      	push	{r7}
 800575a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800575c:	4b06      	ldr	r3, [pc, #24]	; (8005778 <SystemInit+0x20>)
 800575e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005762:	4a05      	ldr	r2, [pc, #20]	; (8005778 <SystemInit+0x20>)
 8005764:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005768:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800576c:	bf00      	nop
 800576e:	46bd      	mov	sp, r7
 8005770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005774:	4770      	bx	lr
 8005776:	bf00      	nop
 8005778:	e000ed00 	.word	0xe000ed00

0800577c <Reset_Handler>:
 800577c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80057b4 <LoopFillZerobss+0x12>
 8005780:	480d      	ldr	r0, [pc, #52]	; (80057b8 <LoopFillZerobss+0x16>)
 8005782:	490e      	ldr	r1, [pc, #56]	; (80057bc <LoopFillZerobss+0x1a>)
 8005784:	4a0e      	ldr	r2, [pc, #56]	; (80057c0 <LoopFillZerobss+0x1e>)
 8005786:	2300      	movs	r3, #0
 8005788:	e002      	b.n	8005790 <LoopCopyDataInit>

0800578a <CopyDataInit>:
 800578a:	58d4      	ldr	r4, [r2, r3]
 800578c:	50c4      	str	r4, [r0, r3]
 800578e:	3304      	adds	r3, #4

08005790 <LoopCopyDataInit>:
 8005790:	18c4      	adds	r4, r0, r3
 8005792:	428c      	cmp	r4, r1
 8005794:	d3f9      	bcc.n	800578a <CopyDataInit>
 8005796:	4a0b      	ldr	r2, [pc, #44]	; (80057c4 <LoopFillZerobss+0x22>)
 8005798:	4c0b      	ldr	r4, [pc, #44]	; (80057c8 <LoopFillZerobss+0x26>)
 800579a:	2300      	movs	r3, #0
 800579c:	e001      	b.n	80057a2 <LoopFillZerobss>

0800579e <FillZerobss>:
 800579e:	6013      	str	r3, [r2, #0]
 80057a0:	3204      	adds	r2, #4

080057a2 <LoopFillZerobss>:
 80057a2:	42a2      	cmp	r2, r4
 80057a4:	d3fb      	bcc.n	800579e <FillZerobss>
 80057a6:	f7ff ffd7 	bl	8005758 <SystemInit>
 80057aa:	f006 fd21 	bl	800c1f0 <__libc_init_array>
 80057ae:	f7fb fb73 	bl	8000e98 <main>
 80057b2:	4770      	bx	lr
 80057b4:	20020000 	.word	0x20020000
 80057b8:	20000000 	.word	0x20000000
 80057bc:	20000150 	.word	0x20000150
 80057c0:	0800d258 	.word	0x0800d258
 80057c4:	20000150 	.word	0x20000150
 80057c8:	20000708 	.word	0x20000708

080057cc <ADC_IRQHandler>:
 80057cc:	e7fe      	b.n	80057cc <ADC_IRQHandler>
	...

080057d0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80057d0:	b580      	push	{r7, lr}
 80057d2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80057d4:	4b0e      	ldr	r3, [pc, #56]	; (8005810 <HAL_Init+0x40>)
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	4a0d      	ldr	r2, [pc, #52]	; (8005810 <HAL_Init+0x40>)
 80057da:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80057de:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80057e0:	4b0b      	ldr	r3, [pc, #44]	; (8005810 <HAL_Init+0x40>)
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	4a0a      	ldr	r2, [pc, #40]	; (8005810 <HAL_Init+0x40>)
 80057e6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80057ea:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80057ec:	4b08      	ldr	r3, [pc, #32]	; (8005810 <HAL_Init+0x40>)
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	4a07      	ldr	r2, [pc, #28]	; (8005810 <HAL_Init+0x40>)
 80057f2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80057f6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80057f8:	2003      	movs	r0, #3
 80057fa:	f000 f94f 	bl	8005a9c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80057fe:	2000      	movs	r0, #0
 8005800:	f000 f808 	bl	8005814 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8005804:	f7ff fd02 	bl	800520c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005808:	2300      	movs	r3, #0
}
 800580a:	4618      	mov	r0, r3
 800580c:	bd80      	pop	{r7, pc}
 800580e:	bf00      	nop
 8005810:	40023c00 	.word	0x40023c00

08005814 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005814:	b580      	push	{r7, lr}
 8005816:	b082      	sub	sp, #8
 8005818:	af00      	add	r7, sp, #0
 800581a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800581c:	4b12      	ldr	r3, [pc, #72]	; (8005868 <HAL_InitTick+0x54>)
 800581e:	681a      	ldr	r2, [r3, #0]
 8005820:	4b12      	ldr	r3, [pc, #72]	; (800586c <HAL_InitTick+0x58>)
 8005822:	781b      	ldrb	r3, [r3, #0]
 8005824:	4619      	mov	r1, r3
 8005826:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800582a:	fbb3 f3f1 	udiv	r3, r3, r1
 800582e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005832:	4618      	mov	r0, r3
 8005834:	f000 f967 	bl	8005b06 <HAL_SYSTICK_Config>
 8005838:	4603      	mov	r3, r0
 800583a:	2b00      	cmp	r3, #0
 800583c:	d001      	beq.n	8005842 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800583e:	2301      	movs	r3, #1
 8005840:	e00e      	b.n	8005860 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	2b0f      	cmp	r3, #15
 8005846:	d80a      	bhi.n	800585e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005848:	2200      	movs	r2, #0
 800584a:	6879      	ldr	r1, [r7, #4]
 800584c:	f04f 30ff 	mov.w	r0, #4294967295
 8005850:	f000 f92f 	bl	8005ab2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8005854:	4a06      	ldr	r2, [pc, #24]	; (8005870 <HAL_InitTick+0x5c>)
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800585a:	2300      	movs	r3, #0
 800585c:	e000      	b.n	8005860 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800585e:	2301      	movs	r3, #1
}
 8005860:	4618      	mov	r0, r3
 8005862:	3708      	adds	r7, #8
 8005864:	46bd      	mov	sp, r7
 8005866:	bd80      	pop	{r7, pc}
 8005868:	200000e0 	.word	0x200000e0
 800586c:	200000e8 	.word	0x200000e8
 8005870:	200000e4 	.word	0x200000e4

08005874 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005874:	b480      	push	{r7}
 8005876:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005878:	4b06      	ldr	r3, [pc, #24]	; (8005894 <HAL_IncTick+0x20>)
 800587a:	781b      	ldrb	r3, [r3, #0]
 800587c:	461a      	mov	r2, r3
 800587e:	4b06      	ldr	r3, [pc, #24]	; (8005898 <HAL_IncTick+0x24>)
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	4413      	add	r3, r2
 8005884:	4a04      	ldr	r2, [pc, #16]	; (8005898 <HAL_IncTick+0x24>)
 8005886:	6013      	str	r3, [r2, #0]
}
 8005888:	bf00      	nop
 800588a:	46bd      	mov	sp, r7
 800588c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005890:	4770      	bx	lr
 8005892:	bf00      	nop
 8005894:	200000e8 	.word	0x200000e8
 8005898:	20000704 	.word	0x20000704

0800589c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800589c:	b480      	push	{r7}
 800589e:	af00      	add	r7, sp, #0
  return uwTick;
 80058a0:	4b03      	ldr	r3, [pc, #12]	; (80058b0 <HAL_GetTick+0x14>)
 80058a2:	681b      	ldr	r3, [r3, #0]
}
 80058a4:	4618      	mov	r0, r3
 80058a6:	46bd      	mov	sp, r7
 80058a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ac:	4770      	bx	lr
 80058ae:	bf00      	nop
 80058b0:	20000704 	.word	0x20000704

080058b4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80058b4:	b580      	push	{r7, lr}
 80058b6:	b084      	sub	sp, #16
 80058b8:	af00      	add	r7, sp, #0
 80058ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80058bc:	f7ff ffee 	bl	800589c <HAL_GetTick>
 80058c0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058cc:	d005      	beq.n	80058da <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80058ce:	4b0a      	ldr	r3, [pc, #40]	; (80058f8 <HAL_Delay+0x44>)
 80058d0:	781b      	ldrb	r3, [r3, #0]
 80058d2:	461a      	mov	r2, r3
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	4413      	add	r3, r2
 80058d8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80058da:	bf00      	nop
 80058dc:	f7ff ffde 	bl	800589c <HAL_GetTick>
 80058e0:	4602      	mov	r2, r0
 80058e2:	68bb      	ldr	r3, [r7, #8]
 80058e4:	1ad3      	subs	r3, r2, r3
 80058e6:	68fa      	ldr	r2, [r7, #12]
 80058e8:	429a      	cmp	r2, r3
 80058ea:	d8f7      	bhi.n	80058dc <HAL_Delay+0x28>
  {
  }
}
 80058ec:	bf00      	nop
 80058ee:	bf00      	nop
 80058f0:	3710      	adds	r7, #16
 80058f2:	46bd      	mov	sp, r7
 80058f4:	bd80      	pop	{r7, pc}
 80058f6:	bf00      	nop
 80058f8:	200000e8 	.word	0x200000e8

080058fc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80058fc:	b480      	push	{r7}
 80058fe:	b085      	sub	sp, #20
 8005900:	af00      	add	r7, sp, #0
 8005902:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	f003 0307 	and.w	r3, r3, #7
 800590a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800590c:	4b0c      	ldr	r3, [pc, #48]	; (8005940 <__NVIC_SetPriorityGrouping+0x44>)
 800590e:	68db      	ldr	r3, [r3, #12]
 8005910:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005912:	68ba      	ldr	r2, [r7, #8]
 8005914:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005918:	4013      	ands	r3, r2
 800591a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005920:	68bb      	ldr	r3, [r7, #8]
 8005922:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005924:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8005928:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800592c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800592e:	4a04      	ldr	r2, [pc, #16]	; (8005940 <__NVIC_SetPriorityGrouping+0x44>)
 8005930:	68bb      	ldr	r3, [r7, #8]
 8005932:	60d3      	str	r3, [r2, #12]
}
 8005934:	bf00      	nop
 8005936:	3714      	adds	r7, #20
 8005938:	46bd      	mov	sp, r7
 800593a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800593e:	4770      	bx	lr
 8005940:	e000ed00 	.word	0xe000ed00

08005944 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005944:	b480      	push	{r7}
 8005946:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005948:	4b04      	ldr	r3, [pc, #16]	; (800595c <__NVIC_GetPriorityGrouping+0x18>)
 800594a:	68db      	ldr	r3, [r3, #12]
 800594c:	0a1b      	lsrs	r3, r3, #8
 800594e:	f003 0307 	and.w	r3, r3, #7
}
 8005952:	4618      	mov	r0, r3
 8005954:	46bd      	mov	sp, r7
 8005956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800595a:	4770      	bx	lr
 800595c:	e000ed00 	.word	0xe000ed00

08005960 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005960:	b480      	push	{r7}
 8005962:	b083      	sub	sp, #12
 8005964:	af00      	add	r7, sp, #0
 8005966:	4603      	mov	r3, r0
 8005968:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800596a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800596e:	2b00      	cmp	r3, #0
 8005970:	db0b      	blt.n	800598a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005972:	79fb      	ldrb	r3, [r7, #7]
 8005974:	f003 021f 	and.w	r2, r3, #31
 8005978:	4907      	ldr	r1, [pc, #28]	; (8005998 <__NVIC_EnableIRQ+0x38>)
 800597a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800597e:	095b      	lsrs	r3, r3, #5
 8005980:	2001      	movs	r0, #1
 8005982:	fa00 f202 	lsl.w	r2, r0, r2
 8005986:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800598a:	bf00      	nop
 800598c:	370c      	adds	r7, #12
 800598e:	46bd      	mov	sp, r7
 8005990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005994:	4770      	bx	lr
 8005996:	bf00      	nop
 8005998:	e000e100 	.word	0xe000e100

0800599c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800599c:	b480      	push	{r7}
 800599e:	b083      	sub	sp, #12
 80059a0:	af00      	add	r7, sp, #0
 80059a2:	4603      	mov	r3, r0
 80059a4:	6039      	str	r1, [r7, #0]
 80059a6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80059a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	db0a      	blt.n	80059c6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80059b0:	683b      	ldr	r3, [r7, #0]
 80059b2:	b2da      	uxtb	r2, r3
 80059b4:	490c      	ldr	r1, [pc, #48]	; (80059e8 <__NVIC_SetPriority+0x4c>)
 80059b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80059ba:	0112      	lsls	r2, r2, #4
 80059bc:	b2d2      	uxtb	r2, r2
 80059be:	440b      	add	r3, r1
 80059c0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80059c4:	e00a      	b.n	80059dc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80059c6:	683b      	ldr	r3, [r7, #0]
 80059c8:	b2da      	uxtb	r2, r3
 80059ca:	4908      	ldr	r1, [pc, #32]	; (80059ec <__NVIC_SetPriority+0x50>)
 80059cc:	79fb      	ldrb	r3, [r7, #7]
 80059ce:	f003 030f 	and.w	r3, r3, #15
 80059d2:	3b04      	subs	r3, #4
 80059d4:	0112      	lsls	r2, r2, #4
 80059d6:	b2d2      	uxtb	r2, r2
 80059d8:	440b      	add	r3, r1
 80059da:	761a      	strb	r2, [r3, #24]
}
 80059dc:	bf00      	nop
 80059de:	370c      	adds	r7, #12
 80059e0:	46bd      	mov	sp, r7
 80059e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059e6:	4770      	bx	lr
 80059e8:	e000e100 	.word	0xe000e100
 80059ec:	e000ed00 	.word	0xe000ed00

080059f0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80059f0:	b480      	push	{r7}
 80059f2:	b089      	sub	sp, #36	; 0x24
 80059f4:	af00      	add	r7, sp, #0
 80059f6:	60f8      	str	r0, [r7, #12]
 80059f8:	60b9      	str	r1, [r7, #8]
 80059fa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	f003 0307 	and.w	r3, r3, #7
 8005a02:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005a04:	69fb      	ldr	r3, [r7, #28]
 8005a06:	f1c3 0307 	rsb	r3, r3, #7
 8005a0a:	2b04      	cmp	r3, #4
 8005a0c:	bf28      	it	cs
 8005a0e:	2304      	movcs	r3, #4
 8005a10:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005a12:	69fb      	ldr	r3, [r7, #28]
 8005a14:	3304      	adds	r3, #4
 8005a16:	2b06      	cmp	r3, #6
 8005a18:	d902      	bls.n	8005a20 <NVIC_EncodePriority+0x30>
 8005a1a:	69fb      	ldr	r3, [r7, #28]
 8005a1c:	3b03      	subs	r3, #3
 8005a1e:	e000      	b.n	8005a22 <NVIC_EncodePriority+0x32>
 8005a20:	2300      	movs	r3, #0
 8005a22:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005a24:	f04f 32ff 	mov.w	r2, #4294967295
 8005a28:	69bb      	ldr	r3, [r7, #24]
 8005a2a:	fa02 f303 	lsl.w	r3, r2, r3
 8005a2e:	43da      	mvns	r2, r3
 8005a30:	68bb      	ldr	r3, [r7, #8]
 8005a32:	401a      	ands	r2, r3
 8005a34:	697b      	ldr	r3, [r7, #20]
 8005a36:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005a38:	f04f 31ff 	mov.w	r1, #4294967295
 8005a3c:	697b      	ldr	r3, [r7, #20]
 8005a3e:	fa01 f303 	lsl.w	r3, r1, r3
 8005a42:	43d9      	mvns	r1, r3
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005a48:	4313      	orrs	r3, r2
         );
}
 8005a4a:	4618      	mov	r0, r3
 8005a4c:	3724      	adds	r7, #36	; 0x24
 8005a4e:	46bd      	mov	sp, r7
 8005a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a54:	4770      	bx	lr
	...

08005a58 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005a58:	b580      	push	{r7, lr}
 8005a5a:	b082      	sub	sp, #8
 8005a5c:	af00      	add	r7, sp, #0
 8005a5e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	3b01      	subs	r3, #1
 8005a64:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005a68:	d301      	bcc.n	8005a6e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005a6a:	2301      	movs	r3, #1
 8005a6c:	e00f      	b.n	8005a8e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005a6e:	4a0a      	ldr	r2, [pc, #40]	; (8005a98 <SysTick_Config+0x40>)
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	3b01      	subs	r3, #1
 8005a74:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005a76:	210f      	movs	r1, #15
 8005a78:	f04f 30ff 	mov.w	r0, #4294967295
 8005a7c:	f7ff ff8e 	bl	800599c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005a80:	4b05      	ldr	r3, [pc, #20]	; (8005a98 <SysTick_Config+0x40>)
 8005a82:	2200      	movs	r2, #0
 8005a84:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005a86:	4b04      	ldr	r3, [pc, #16]	; (8005a98 <SysTick_Config+0x40>)
 8005a88:	2207      	movs	r2, #7
 8005a8a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005a8c:	2300      	movs	r3, #0
}
 8005a8e:	4618      	mov	r0, r3
 8005a90:	3708      	adds	r7, #8
 8005a92:	46bd      	mov	sp, r7
 8005a94:	bd80      	pop	{r7, pc}
 8005a96:	bf00      	nop
 8005a98:	e000e010 	.word	0xe000e010

08005a9c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005a9c:	b580      	push	{r7, lr}
 8005a9e:	b082      	sub	sp, #8
 8005aa0:	af00      	add	r7, sp, #0
 8005aa2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005aa4:	6878      	ldr	r0, [r7, #4]
 8005aa6:	f7ff ff29 	bl	80058fc <__NVIC_SetPriorityGrouping>
}
 8005aaa:	bf00      	nop
 8005aac:	3708      	adds	r7, #8
 8005aae:	46bd      	mov	sp, r7
 8005ab0:	bd80      	pop	{r7, pc}

08005ab2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005ab2:	b580      	push	{r7, lr}
 8005ab4:	b086      	sub	sp, #24
 8005ab6:	af00      	add	r7, sp, #0
 8005ab8:	4603      	mov	r3, r0
 8005aba:	60b9      	str	r1, [r7, #8]
 8005abc:	607a      	str	r2, [r7, #4]
 8005abe:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8005ac0:	2300      	movs	r3, #0
 8005ac2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005ac4:	f7ff ff3e 	bl	8005944 <__NVIC_GetPriorityGrouping>
 8005ac8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005aca:	687a      	ldr	r2, [r7, #4]
 8005acc:	68b9      	ldr	r1, [r7, #8]
 8005ace:	6978      	ldr	r0, [r7, #20]
 8005ad0:	f7ff ff8e 	bl	80059f0 <NVIC_EncodePriority>
 8005ad4:	4602      	mov	r2, r0
 8005ad6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005ada:	4611      	mov	r1, r2
 8005adc:	4618      	mov	r0, r3
 8005ade:	f7ff ff5d 	bl	800599c <__NVIC_SetPriority>
}
 8005ae2:	bf00      	nop
 8005ae4:	3718      	adds	r7, #24
 8005ae6:	46bd      	mov	sp, r7
 8005ae8:	bd80      	pop	{r7, pc}

08005aea <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005aea:	b580      	push	{r7, lr}
 8005aec:	b082      	sub	sp, #8
 8005aee:	af00      	add	r7, sp, #0
 8005af0:	4603      	mov	r3, r0
 8005af2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005af4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005af8:	4618      	mov	r0, r3
 8005afa:	f7ff ff31 	bl	8005960 <__NVIC_EnableIRQ>
}
 8005afe:	bf00      	nop
 8005b00:	3708      	adds	r7, #8
 8005b02:	46bd      	mov	sp, r7
 8005b04:	bd80      	pop	{r7, pc}

08005b06 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005b06:	b580      	push	{r7, lr}
 8005b08:	b082      	sub	sp, #8
 8005b0a:	af00      	add	r7, sp, #0
 8005b0c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005b0e:	6878      	ldr	r0, [r7, #4]
 8005b10:	f7ff ffa2 	bl	8005a58 <SysTick_Config>
 8005b14:	4603      	mov	r3, r0
}
 8005b16:	4618      	mov	r0, r3
 8005b18:	3708      	adds	r7, #8
 8005b1a:	46bd      	mov	sp, r7
 8005b1c:	bd80      	pop	{r7, pc}
	...

08005b20 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005b20:	b580      	push	{r7, lr}
 8005b22:	b086      	sub	sp, #24
 8005b24:	af00      	add	r7, sp, #0
 8005b26:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8005b28:	2300      	movs	r3, #0
 8005b2a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8005b2c:	f7ff feb6 	bl	800589c <HAL_GetTick>
 8005b30:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	d101      	bne.n	8005b3c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8005b38:	2301      	movs	r3, #1
 8005b3a:	e099      	b.n	8005c70 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	2202      	movs	r2, #2
 8005b40:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	2200      	movs	r2, #0
 8005b48:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	681a      	ldr	r2, [r3, #0]
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	f022 0201 	bic.w	r2, r2, #1
 8005b5a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005b5c:	e00f      	b.n	8005b7e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005b5e:	f7ff fe9d 	bl	800589c <HAL_GetTick>
 8005b62:	4602      	mov	r2, r0
 8005b64:	693b      	ldr	r3, [r7, #16]
 8005b66:	1ad3      	subs	r3, r2, r3
 8005b68:	2b05      	cmp	r3, #5
 8005b6a:	d908      	bls.n	8005b7e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	2220      	movs	r2, #32
 8005b70:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	2203      	movs	r2, #3
 8005b76:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8005b7a:	2303      	movs	r3, #3
 8005b7c:	e078      	b.n	8005c70 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	f003 0301 	and.w	r3, r3, #1
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	d1e8      	bne.n	8005b5e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8005b94:	697a      	ldr	r2, [r7, #20]
 8005b96:	4b38      	ldr	r3, [pc, #224]	; (8005c78 <HAL_DMA_Init+0x158>)
 8005b98:	4013      	ands	r3, r2
 8005b9a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	685a      	ldr	r2, [r3, #4]
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	689b      	ldr	r3, [r3, #8]
 8005ba4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005baa:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	691b      	ldr	r3, [r3, #16]
 8005bb0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005bb6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	699b      	ldr	r3, [r3, #24]
 8005bbc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005bc2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	6a1b      	ldr	r3, [r3, #32]
 8005bc8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005bca:	697a      	ldr	r2, [r7, #20]
 8005bcc:	4313      	orrs	r3, r2
 8005bce:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bd4:	2b04      	cmp	r3, #4
 8005bd6:	d107      	bne.n	8005be8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005be0:	4313      	orrs	r3, r2
 8005be2:	697a      	ldr	r2, [r7, #20]
 8005be4:	4313      	orrs	r3, r2
 8005be6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	697a      	ldr	r2, [r7, #20]
 8005bee:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	695b      	ldr	r3, [r3, #20]
 8005bf6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8005bf8:	697b      	ldr	r3, [r7, #20]
 8005bfa:	f023 0307 	bic.w	r3, r3, #7
 8005bfe:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c04:	697a      	ldr	r2, [r7, #20]
 8005c06:	4313      	orrs	r3, r2
 8005c08:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c0e:	2b04      	cmp	r3, #4
 8005c10:	d117      	bne.n	8005c42 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c16:	697a      	ldr	r2, [r7, #20]
 8005c18:	4313      	orrs	r3, r2
 8005c1a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	d00e      	beq.n	8005c42 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8005c24:	6878      	ldr	r0, [r7, #4]
 8005c26:	f000 fb0f 	bl	8006248 <DMA_CheckFifoParam>
 8005c2a:	4603      	mov	r3, r0
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	d008      	beq.n	8005c42 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	2240      	movs	r2, #64	; 0x40
 8005c34:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	2201      	movs	r2, #1
 8005c3a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8005c3e:	2301      	movs	r3, #1
 8005c40:	e016      	b.n	8005c70 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	697a      	ldr	r2, [r7, #20]
 8005c48:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8005c4a:	6878      	ldr	r0, [r7, #4]
 8005c4c:	f000 fac6 	bl	80061dc <DMA_CalcBaseAndBitshift>
 8005c50:	4603      	mov	r3, r0
 8005c52:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005c58:	223f      	movs	r2, #63	; 0x3f
 8005c5a:	409a      	lsls	r2, r3
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	2200      	movs	r2, #0
 8005c64:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	2201      	movs	r2, #1
 8005c6a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8005c6e:	2300      	movs	r3, #0
}
 8005c70:	4618      	mov	r0, r3
 8005c72:	3718      	adds	r7, #24
 8005c74:	46bd      	mov	sp, r7
 8005c76:	bd80      	pop	{r7, pc}
 8005c78:	f010803f 	.word	0xf010803f

08005c7c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005c7c:	b580      	push	{r7, lr}
 8005c7e:	b086      	sub	sp, #24
 8005c80:	af00      	add	r7, sp, #0
 8005c82:	60f8      	str	r0, [r7, #12]
 8005c84:	60b9      	str	r1, [r7, #8]
 8005c86:	607a      	str	r2, [r7, #4]
 8005c88:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005c8a:	2300      	movs	r3, #0
 8005c8c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005c92:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8005c9a:	2b01      	cmp	r3, #1
 8005c9c:	d101      	bne.n	8005ca2 <HAL_DMA_Start_IT+0x26>
 8005c9e:	2302      	movs	r3, #2
 8005ca0:	e040      	b.n	8005d24 <HAL_DMA_Start_IT+0xa8>
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	2201      	movs	r2, #1
 8005ca6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005cb0:	b2db      	uxtb	r3, r3
 8005cb2:	2b01      	cmp	r3, #1
 8005cb4:	d12f      	bne.n	8005d16 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	2202      	movs	r2, #2
 8005cba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	2200      	movs	r2, #0
 8005cc2:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005cc4:	683b      	ldr	r3, [r7, #0]
 8005cc6:	687a      	ldr	r2, [r7, #4]
 8005cc8:	68b9      	ldr	r1, [r7, #8]
 8005cca:	68f8      	ldr	r0, [r7, #12]
 8005ccc:	f000 fa58 	bl	8006180 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005cd4:	223f      	movs	r2, #63	; 0x3f
 8005cd6:	409a      	lsls	r2, r3
 8005cd8:	693b      	ldr	r3, [r7, #16]
 8005cda:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	681a      	ldr	r2, [r3, #0]
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	f042 0216 	orr.w	r2, r2, #22
 8005cea:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	d007      	beq.n	8005d04 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	681a      	ldr	r2, [r3, #0]
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	f042 0208 	orr.w	r2, r2, #8
 8005d02:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	681a      	ldr	r2, [r3, #0]
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	f042 0201 	orr.w	r2, r2, #1
 8005d12:	601a      	str	r2, [r3, #0]
 8005d14:	e005      	b.n	8005d22 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	2200      	movs	r2, #0
 8005d1a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8005d1e:	2302      	movs	r3, #2
 8005d20:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8005d22:	7dfb      	ldrb	r3, [r7, #23]
}
 8005d24:	4618      	mov	r0, r3
 8005d26:	3718      	adds	r7, #24
 8005d28:	46bd      	mov	sp, r7
 8005d2a:	bd80      	pop	{r7, pc}

08005d2c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005d2c:	b580      	push	{r7, lr}
 8005d2e:	b084      	sub	sp, #16
 8005d30:	af00      	add	r7, sp, #0
 8005d32:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005d38:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8005d3a:	f7ff fdaf 	bl	800589c <HAL_GetTick>
 8005d3e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005d46:	b2db      	uxtb	r3, r3
 8005d48:	2b02      	cmp	r3, #2
 8005d4a:	d008      	beq.n	8005d5e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	2280      	movs	r2, #128	; 0x80
 8005d50:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	2200      	movs	r2, #0
 8005d56:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8005d5a:	2301      	movs	r3, #1
 8005d5c:	e052      	b.n	8005e04 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	681a      	ldr	r2, [r3, #0]
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	f022 0216 	bic.w	r2, r2, #22
 8005d6c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	695a      	ldr	r2, [r3, #20]
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005d7c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	d103      	bne.n	8005d8e <HAL_DMA_Abort+0x62>
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	d007      	beq.n	8005d9e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	681a      	ldr	r2, [r3, #0]
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	f022 0208 	bic.w	r2, r2, #8
 8005d9c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	681a      	ldr	r2, [r3, #0]
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	f022 0201 	bic.w	r2, r2, #1
 8005dac:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005dae:	e013      	b.n	8005dd8 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005db0:	f7ff fd74 	bl	800589c <HAL_GetTick>
 8005db4:	4602      	mov	r2, r0
 8005db6:	68bb      	ldr	r3, [r7, #8]
 8005db8:	1ad3      	subs	r3, r2, r3
 8005dba:	2b05      	cmp	r3, #5
 8005dbc:	d90c      	bls.n	8005dd8 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	2220      	movs	r2, #32
 8005dc2:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	2203      	movs	r2, #3
 8005dc8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	2200      	movs	r2, #0
 8005dd0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8005dd4:	2303      	movs	r3, #3
 8005dd6:	e015      	b.n	8005e04 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	f003 0301 	and.w	r3, r3, #1
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d1e4      	bne.n	8005db0 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005dea:	223f      	movs	r2, #63	; 0x3f
 8005dec:	409a      	lsls	r2, r3
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	2201      	movs	r2, #1
 8005df6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	2200      	movs	r2, #0
 8005dfe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8005e02:	2300      	movs	r3, #0
}
 8005e04:	4618      	mov	r0, r3
 8005e06:	3710      	adds	r7, #16
 8005e08:	46bd      	mov	sp, r7
 8005e0a:	bd80      	pop	{r7, pc}

08005e0c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005e0c:	b480      	push	{r7}
 8005e0e:	b083      	sub	sp, #12
 8005e10:	af00      	add	r7, sp, #0
 8005e12:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005e1a:	b2db      	uxtb	r3, r3
 8005e1c:	2b02      	cmp	r3, #2
 8005e1e:	d004      	beq.n	8005e2a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	2280      	movs	r2, #128	; 0x80
 8005e24:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8005e26:	2301      	movs	r3, #1
 8005e28:	e00c      	b.n	8005e44 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	2205      	movs	r2, #5
 8005e2e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	681a      	ldr	r2, [r3, #0]
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	f022 0201 	bic.w	r2, r2, #1
 8005e40:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8005e42:	2300      	movs	r3, #0
}
 8005e44:	4618      	mov	r0, r3
 8005e46:	370c      	adds	r7, #12
 8005e48:	46bd      	mov	sp, r7
 8005e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e4e:	4770      	bx	lr

08005e50 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005e50:	b580      	push	{r7, lr}
 8005e52:	b086      	sub	sp, #24
 8005e54:	af00      	add	r7, sp, #0
 8005e56:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8005e58:	2300      	movs	r3, #0
 8005e5a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8005e5c:	4b8e      	ldr	r3, [pc, #568]	; (8006098 <HAL_DMA_IRQHandler+0x248>)
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	4a8e      	ldr	r2, [pc, #568]	; (800609c <HAL_DMA_IRQHandler+0x24c>)
 8005e62:	fba2 2303 	umull	r2, r3, r2, r3
 8005e66:	0a9b      	lsrs	r3, r3, #10
 8005e68:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005e6e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8005e70:	693b      	ldr	r3, [r7, #16]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005e7a:	2208      	movs	r2, #8
 8005e7c:	409a      	lsls	r2, r3
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	4013      	ands	r3, r2
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	d01a      	beq.n	8005ebc <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	f003 0304 	and.w	r3, r3, #4
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	d013      	beq.n	8005ebc <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	681a      	ldr	r2, [r3, #0]
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	f022 0204 	bic.w	r2, r2, #4
 8005ea2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005ea8:	2208      	movs	r2, #8
 8005eaa:	409a      	lsls	r2, r3
 8005eac:	693b      	ldr	r3, [r7, #16]
 8005eae:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005eb4:	f043 0201 	orr.w	r2, r3, #1
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005ec0:	2201      	movs	r2, #1
 8005ec2:	409a      	lsls	r2, r3
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	4013      	ands	r3, r2
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	d012      	beq.n	8005ef2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	695b      	ldr	r3, [r3, #20]
 8005ed2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	d00b      	beq.n	8005ef2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005ede:	2201      	movs	r2, #1
 8005ee0:	409a      	lsls	r2, r3
 8005ee2:	693b      	ldr	r3, [r7, #16]
 8005ee4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005eea:	f043 0202 	orr.w	r2, r3, #2
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005ef6:	2204      	movs	r2, #4
 8005ef8:	409a      	lsls	r2, r3
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	4013      	ands	r3, r2
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d012      	beq.n	8005f28 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	f003 0302 	and.w	r3, r3, #2
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d00b      	beq.n	8005f28 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005f14:	2204      	movs	r2, #4
 8005f16:	409a      	lsls	r2, r3
 8005f18:	693b      	ldr	r3, [r7, #16]
 8005f1a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005f20:	f043 0204 	orr.w	r2, r3, #4
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005f2c:	2210      	movs	r2, #16
 8005f2e:	409a      	lsls	r2, r3
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	4013      	ands	r3, r2
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	d043      	beq.n	8005fc0 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	f003 0308 	and.w	r3, r3, #8
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d03c      	beq.n	8005fc0 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005f4a:	2210      	movs	r2, #16
 8005f4c:	409a      	lsls	r2, r3
 8005f4e:	693b      	ldr	r3, [r7, #16]
 8005f50:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	d018      	beq.n	8005f92 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	d108      	bne.n	8005f80 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	d024      	beq.n	8005fc0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f7a:	6878      	ldr	r0, [r7, #4]
 8005f7c:	4798      	blx	r3
 8005f7e:	e01f      	b.n	8005fc0 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005f84:	2b00      	cmp	r3, #0
 8005f86:	d01b      	beq.n	8005fc0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005f8c:	6878      	ldr	r0, [r7, #4]
 8005f8e:	4798      	blx	r3
 8005f90:	e016      	b.n	8005fc0 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	d107      	bne.n	8005fb0 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	681a      	ldr	r2, [r3, #0]
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	f022 0208 	bic.w	r2, r2, #8
 8005fae:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d003      	beq.n	8005fc0 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005fbc:	6878      	ldr	r0, [r7, #4]
 8005fbe:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005fc4:	2220      	movs	r2, #32
 8005fc6:	409a      	lsls	r2, r3
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	4013      	ands	r3, r2
 8005fcc:	2b00      	cmp	r3, #0
 8005fce:	f000 808f 	beq.w	80060f0 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	f003 0310 	and.w	r3, r3, #16
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	f000 8087 	beq.w	80060f0 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005fe6:	2220      	movs	r2, #32
 8005fe8:	409a      	lsls	r2, r3
 8005fea:	693b      	ldr	r3, [r7, #16]
 8005fec:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005ff4:	b2db      	uxtb	r3, r3
 8005ff6:	2b05      	cmp	r3, #5
 8005ff8:	d136      	bne.n	8006068 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	681a      	ldr	r2, [r3, #0]
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	f022 0216 	bic.w	r2, r2, #22
 8006008:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	695a      	ldr	r2, [r3, #20]
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006018:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800601e:	2b00      	cmp	r3, #0
 8006020:	d103      	bne.n	800602a <HAL_DMA_IRQHandler+0x1da>
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006026:	2b00      	cmp	r3, #0
 8006028:	d007      	beq.n	800603a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	681a      	ldr	r2, [r3, #0]
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	f022 0208 	bic.w	r2, r2, #8
 8006038:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800603e:	223f      	movs	r2, #63	; 0x3f
 8006040:	409a      	lsls	r2, r3
 8006042:	693b      	ldr	r3, [r7, #16]
 8006044:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	2201      	movs	r2, #1
 800604a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	2200      	movs	r2, #0
 8006052:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800605a:	2b00      	cmp	r3, #0
 800605c:	d07e      	beq.n	800615c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006062:	6878      	ldr	r0, [r7, #4]
 8006064:	4798      	blx	r3
        }
        return;
 8006066:	e079      	b.n	800615c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006072:	2b00      	cmp	r3, #0
 8006074:	d01d      	beq.n	80060b2 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006080:	2b00      	cmp	r3, #0
 8006082:	d10d      	bne.n	80060a0 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006088:	2b00      	cmp	r3, #0
 800608a:	d031      	beq.n	80060f0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006090:	6878      	ldr	r0, [r7, #4]
 8006092:	4798      	blx	r3
 8006094:	e02c      	b.n	80060f0 <HAL_DMA_IRQHandler+0x2a0>
 8006096:	bf00      	nop
 8006098:	200000e0 	.word	0x200000e0
 800609c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80060a4:	2b00      	cmp	r3, #0
 80060a6:	d023      	beq.n	80060f0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80060ac:	6878      	ldr	r0, [r7, #4]
 80060ae:	4798      	blx	r3
 80060b0:	e01e      	b.n	80060f0 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80060bc:	2b00      	cmp	r3, #0
 80060be:	d10f      	bne.n	80060e0 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	681a      	ldr	r2, [r3, #0]
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	f022 0210 	bic.w	r2, r2, #16
 80060ce:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	2201      	movs	r2, #1
 80060d4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	2200      	movs	r2, #0
 80060dc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80060e4:	2b00      	cmp	r3, #0
 80060e6:	d003      	beq.n	80060f0 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80060ec:	6878      	ldr	r0, [r7, #4]
 80060ee:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80060f4:	2b00      	cmp	r3, #0
 80060f6:	d032      	beq.n	800615e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80060fc:	f003 0301 	and.w	r3, r3, #1
 8006100:	2b00      	cmp	r3, #0
 8006102:	d022      	beq.n	800614a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	2205      	movs	r2, #5
 8006108:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	681a      	ldr	r2, [r3, #0]
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	f022 0201 	bic.w	r2, r2, #1
 800611a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800611c:	68bb      	ldr	r3, [r7, #8]
 800611e:	3301      	adds	r3, #1
 8006120:	60bb      	str	r3, [r7, #8]
 8006122:	697a      	ldr	r2, [r7, #20]
 8006124:	429a      	cmp	r2, r3
 8006126:	d307      	bcc.n	8006138 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	f003 0301 	and.w	r3, r3, #1
 8006132:	2b00      	cmp	r3, #0
 8006134:	d1f2      	bne.n	800611c <HAL_DMA_IRQHandler+0x2cc>
 8006136:	e000      	b.n	800613a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8006138:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	2201      	movs	r2, #1
 800613e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	2200      	movs	r2, #0
 8006146:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800614e:	2b00      	cmp	r3, #0
 8006150:	d005      	beq.n	800615e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006156:	6878      	ldr	r0, [r7, #4]
 8006158:	4798      	blx	r3
 800615a:	e000      	b.n	800615e <HAL_DMA_IRQHandler+0x30e>
        return;
 800615c:	bf00      	nop
    }
  }
}
 800615e:	3718      	adds	r7, #24
 8006160:	46bd      	mov	sp, r7
 8006162:	bd80      	pop	{r7, pc}

08006164 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8006164:	b480      	push	{r7}
 8006166:	b083      	sub	sp, #12
 8006168:	af00      	add	r7, sp, #0
 800616a:	6078      	str	r0, [r7, #4]
  return hdma->State;
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006172:	b2db      	uxtb	r3, r3
}
 8006174:	4618      	mov	r0, r3
 8006176:	370c      	adds	r7, #12
 8006178:	46bd      	mov	sp, r7
 800617a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800617e:	4770      	bx	lr

08006180 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006180:	b480      	push	{r7}
 8006182:	b085      	sub	sp, #20
 8006184:	af00      	add	r7, sp, #0
 8006186:	60f8      	str	r0, [r7, #12]
 8006188:	60b9      	str	r1, [r7, #8]
 800618a:	607a      	str	r2, [r7, #4]
 800618c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	681a      	ldr	r2, [r3, #0]
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800619c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	683a      	ldr	r2, [r7, #0]
 80061a4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	689b      	ldr	r3, [r3, #8]
 80061aa:	2b40      	cmp	r3, #64	; 0x40
 80061ac:	d108      	bne.n	80061c0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	687a      	ldr	r2, [r7, #4]
 80061b4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	68ba      	ldr	r2, [r7, #8]
 80061bc:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80061be:	e007      	b.n	80061d0 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	68ba      	ldr	r2, [r7, #8]
 80061c6:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	687a      	ldr	r2, [r7, #4]
 80061ce:	60da      	str	r2, [r3, #12]
}
 80061d0:	bf00      	nop
 80061d2:	3714      	adds	r7, #20
 80061d4:	46bd      	mov	sp, r7
 80061d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061da:	4770      	bx	lr

080061dc <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80061dc:	b480      	push	{r7}
 80061de:	b085      	sub	sp, #20
 80061e0:	af00      	add	r7, sp, #0
 80061e2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	b2db      	uxtb	r3, r3
 80061ea:	3b10      	subs	r3, #16
 80061ec:	4a14      	ldr	r2, [pc, #80]	; (8006240 <DMA_CalcBaseAndBitshift+0x64>)
 80061ee:	fba2 2303 	umull	r2, r3, r2, r3
 80061f2:	091b      	lsrs	r3, r3, #4
 80061f4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80061f6:	4a13      	ldr	r2, [pc, #76]	; (8006244 <DMA_CalcBaseAndBitshift+0x68>)
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	4413      	add	r3, r2
 80061fc:	781b      	ldrb	r3, [r3, #0]
 80061fe:	461a      	mov	r2, r3
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	2b03      	cmp	r3, #3
 8006208:	d909      	bls.n	800621e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8006212:	f023 0303 	bic.w	r3, r3, #3
 8006216:	1d1a      	adds	r2, r3, #4
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	659a      	str	r2, [r3, #88]	; 0x58
 800621c:	e007      	b.n	800622e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8006226:	f023 0303 	bic.w	r3, r3, #3
 800622a:	687a      	ldr	r2, [r7, #4]
 800622c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8006232:	4618      	mov	r0, r3
 8006234:	3714      	adds	r7, #20
 8006236:	46bd      	mov	sp, r7
 8006238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800623c:	4770      	bx	lr
 800623e:	bf00      	nop
 8006240:	aaaaaaab 	.word	0xaaaaaaab
 8006244:	0800d210 	.word	0x0800d210

08006248 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8006248:	b480      	push	{r7}
 800624a:	b085      	sub	sp, #20
 800624c:	af00      	add	r7, sp, #0
 800624e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006250:	2300      	movs	r3, #0
 8006252:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006258:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	699b      	ldr	r3, [r3, #24]
 800625e:	2b00      	cmp	r3, #0
 8006260:	d11f      	bne.n	80062a2 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8006262:	68bb      	ldr	r3, [r7, #8]
 8006264:	2b03      	cmp	r3, #3
 8006266:	d856      	bhi.n	8006316 <DMA_CheckFifoParam+0xce>
 8006268:	a201      	add	r2, pc, #4	; (adr r2, 8006270 <DMA_CheckFifoParam+0x28>)
 800626a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800626e:	bf00      	nop
 8006270:	08006281 	.word	0x08006281
 8006274:	08006293 	.word	0x08006293
 8006278:	08006281 	.word	0x08006281
 800627c:	08006317 	.word	0x08006317
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006284:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006288:	2b00      	cmp	r3, #0
 800628a:	d046      	beq.n	800631a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800628c:	2301      	movs	r3, #1
 800628e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006290:	e043      	b.n	800631a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006296:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800629a:	d140      	bne.n	800631e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800629c:	2301      	movs	r3, #1
 800629e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80062a0:	e03d      	b.n	800631e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	699b      	ldr	r3, [r3, #24]
 80062a6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80062aa:	d121      	bne.n	80062f0 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80062ac:	68bb      	ldr	r3, [r7, #8]
 80062ae:	2b03      	cmp	r3, #3
 80062b0:	d837      	bhi.n	8006322 <DMA_CheckFifoParam+0xda>
 80062b2:	a201      	add	r2, pc, #4	; (adr r2, 80062b8 <DMA_CheckFifoParam+0x70>)
 80062b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80062b8:	080062c9 	.word	0x080062c9
 80062bc:	080062cf 	.word	0x080062cf
 80062c0:	080062c9 	.word	0x080062c9
 80062c4:	080062e1 	.word	0x080062e1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80062c8:	2301      	movs	r3, #1
 80062ca:	73fb      	strb	r3, [r7, #15]
      break;
 80062cc:	e030      	b.n	8006330 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80062d2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d025      	beq.n	8006326 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80062da:	2301      	movs	r3, #1
 80062dc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80062de:	e022      	b.n	8006326 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80062e4:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80062e8:	d11f      	bne.n	800632a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80062ea:	2301      	movs	r3, #1
 80062ec:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80062ee:	e01c      	b.n	800632a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80062f0:	68bb      	ldr	r3, [r7, #8]
 80062f2:	2b02      	cmp	r3, #2
 80062f4:	d903      	bls.n	80062fe <DMA_CheckFifoParam+0xb6>
 80062f6:	68bb      	ldr	r3, [r7, #8]
 80062f8:	2b03      	cmp	r3, #3
 80062fa:	d003      	beq.n	8006304 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80062fc:	e018      	b.n	8006330 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80062fe:	2301      	movs	r3, #1
 8006300:	73fb      	strb	r3, [r7, #15]
      break;
 8006302:	e015      	b.n	8006330 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006308:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800630c:	2b00      	cmp	r3, #0
 800630e:	d00e      	beq.n	800632e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8006310:	2301      	movs	r3, #1
 8006312:	73fb      	strb	r3, [r7, #15]
      break;
 8006314:	e00b      	b.n	800632e <DMA_CheckFifoParam+0xe6>
      break;
 8006316:	bf00      	nop
 8006318:	e00a      	b.n	8006330 <DMA_CheckFifoParam+0xe8>
      break;
 800631a:	bf00      	nop
 800631c:	e008      	b.n	8006330 <DMA_CheckFifoParam+0xe8>
      break;
 800631e:	bf00      	nop
 8006320:	e006      	b.n	8006330 <DMA_CheckFifoParam+0xe8>
      break;
 8006322:	bf00      	nop
 8006324:	e004      	b.n	8006330 <DMA_CheckFifoParam+0xe8>
      break;
 8006326:	bf00      	nop
 8006328:	e002      	b.n	8006330 <DMA_CheckFifoParam+0xe8>
      break;   
 800632a:	bf00      	nop
 800632c:	e000      	b.n	8006330 <DMA_CheckFifoParam+0xe8>
      break;
 800632e:	bf00      	nop
    }
  } 
  
  return status; 
 8006330:	7bfb      	ldrb	r3, [r7, #15]
}
 8006332:	4618      	mov	r0, r3
 8006334:	3714      	adds	r7, #20
 8006336:	46bd      	mov	sp, r7
 8006338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800633c:	4770      	bx	lr
 800633e:	bf00      	nop

08006340 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006340:	b480      	push	{r7}
 8006342:	b089      	sub	sp, #36	; 0x24
 8006344:	af00      	add	r7, sp, #0
 8006346:	6078      	str	r0, [r7, #4]
 8006348:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800634a:	2300      	movs	r3, #0
 800634c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800634e:	2300      	movs	r3, #0
 8006350:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8006352:	2300      	movs	r3, #0
 8006354:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006356:	2300      	movs	r3, #0
 8006358:	61fb      	str	r3, [r7, #28]
 800635a:	e159      	b.n	8006610 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800635c:	2201      	movs	r2, #1
 800635e:	69fb      	ldr	r3, [r7, #28]
 8006360:	fa02 f303 	lsl.w	r3, r2, r3
 8006364:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8006366:	683b      	ldr	r3, [r7, #0]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	697a      	ldr	r2, [r7, #20]
 800636c:	4013      	ands	r3, r2
 800636e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8006370:	693a      	ldr	r2, [r7, #16]
 8006372:	697b      	ldr	r3, [r7, #20]
 8006374:	429a      	cmp	r2, r3
 8006376:	f040 8148 	bne.w	800660a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800637a:	683b      	ldr	r3, [r7, #0]
 800637c:	685b      	ldr	r3, [r3, #4]
 800637e:	f003 0303 	and.w	r3, r3, #3
 8006382:	2b01      	cmp	r3, #1
 8006384:	d005      	beq.n	8006392 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006386:	683b      	ldr	r3, [r7, #0]
 8006388:	685b      	ldr	r3, [r3, #4]
 800638a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800638e:	2b02      	cmp	r3, #2
 8006390:	d130      	bne.n	80063f4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	689b      	ldr	r3, [r3, #8]
 8006396:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8006398:	69fb      	ldr	r3, [r7, #28]
 800639a:	005b      	lsls	r3, r3, #1
 800639c:	2203      	movs	r2, #3
 800639e:	fa02 f303 	lsl.w	r3, r2, r3
 80063a2:	43db      	mvns	r3, r3
 80063a4:	69ba      	ldr	r2, [r7, #24]
 80063a6:	4013      	ands	r3, r2
 80063a8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80063aa:	683b      	ldr	r3, [r7, #0]
 80063ac:	68da      	ldr	r2, [r3, #12]
 80063ae:	69fb      	ldr	r3, [r7, #28]
 80063b0:	005b      	lsls	r3, r3, #1
 80063b2:	fa02 f303 	lsl.w	r3, r2, r3
 80063b6:	69ba      	ldr	r2, [r7, #24]
 80063b8:	4313      	orrs	r3, r2
 80063ba:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	69ba      	ldr	r2, [r7, #24]
 80063c0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	685b      	ldr	r3, [r3, #4]
 80063c6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80063c8:	2201      	movs	r2, #1
 80063ca:	69fb      	ldr	r3, [r7, #28]
 80063cc:	fa02 f303 	lsl.w	r3, r2, r3
 80063d0:	43db      	mvns	r3, r3
 80063d2:	69ba      	ldr	r2, [r7, #24]
 80063d4:	4013      	ands	r3, r2
 80063d6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80063d8:	683b      	ldr	r3, [r7, #0]
 80063da:	685b      	ldr	r3, [r3, #4]
 80063dc:	091b      	lsrs	r3, r3, #4
 80063de:	f003 0201 	and.w	r2, r3, #1
 80063e2:	69fb      	ldr	r3, [r7, #28]
 80063e4:	fa02 f303 	lsl.w	r3, r2, r3
 80063e8:	69ba      	ldr	r2, [r7, #24]
 80063ea:	4313      	orrs	r3, r2
 80063ec:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	69ba      	ldr	r2, [r7, #24]
 80063f2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80063f4:	683b      	ldr	r3, [r7, #0]
 80063f6:	685b      	ldr	r3, [r3, #4]
 80063f8:	f003 0303 	and.w	r3, r3, #3
 80063fc:	2b03      	cmp	r3, #3
 80063fe:	d017      	beq.n	8006430 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	68db      	ldr	r3, [r3, #12]
 8006404:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8006406:	69fb      	ldr	r3, [r7, #28]
 8006408:	005b      	lsls	r3, r3, #1
 800640a:	2203      	movs	r2, #3
 800640c:	fa02 f303 	lsl.w	r3, r2, r3
 8006410:	43db      	mvns	r3, r3
 8006412:	69ba      	ldr	r2, [r7, #24]
 8006414:	4013      	ands	r3, r2
 8006416:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006418:	683b      	ldr	r3, [r7, #0]
 800641a:	689a      	ldr	r2, [r3, #8]
 800641c:	69fb      	ldr	r3, [r7, #28]
 800641e:	005b      	lsls	r3, r3, #1
 8006420:	fa02 f303 	lsl.w	r3, r2, r3
 8006424:	69ba      	ldr	r2, [r7, #24]
 8006426:	4313      	orrs	r3, r2
 8006428:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	69ba      	ldr	r2, [r7, #24]
 800642e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006430:	683b      	ldr	r3, [r7, #0]
 8006432:	685b      	ldr	r3, [r3, #4]
 8006434:	f003 0303 	and.w	r3, r3, #3
 8006438:	2b02      	cmp	r3, #2
 800643a:	d123      	bne.n	8006484 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800643c:	69fb      	ldr	r3, [r7, #28]
 800643e:	08da      	lsrs	r2, r3, #3
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	3208      	adds	r2, #8
 8006444:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006448:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800644a:	69fb      	ldr	r3, [r7, #28]
 800644c:	f003 0307 	and.w	r3, r3, #7
 8006450:	009b      	lsls	r3, r3, #2
 8006452:	220f      	movs	r2, #15
 8006454:	fa02 f303 	lsl.w	r3, r2, r3
 8006458:	43db      	mvns	r3, r3
 800645a:	69ba      	ldr	r2, [r7, #24]
 800645c:	4013      	ands	r3, r2
 800645e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8006460:	683b      	ldr	r3, [r7, #0]
 8006462:	691a      	ldr	r2, [r3, #16]
 8006464:	69fb      	ldr	r3, [r7, #28]
 8006466:	f003 0307 	and.w	r3, r3, #7
 800646a:	009b      	lsls	r3, r3, #2
 800646c:	fa02 f303 	lsl.w	r3, r2, r3
 8006470:	69ba      	ldr	r2, [r7, #24]
 8006472:	4313      	orrs	r3, r2
 8006474:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8006476:	69fb      	ldr	r3, [r7, #28]
 8006478:	08da      	lsrs	r2, r3, #3
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	3208      	adds	r2, #8
 800647e:	69b9      	ldr	r1, [r7, #24]
 8006480:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800648a:	69fb      	ldr	r3, [r7, #28]
 800648c:	005b      	lsls	r3, r3, #1
 800648e:	2203      	movs	r2, #3
 8006490:	fa02 f303 	lsl.w	r3, r2, r3
 8006494:	43db      	mvns	r3, r3
 8006496:	69ba      	ldr	r2, [r7, #24]
 8006498:	4013      	ands	r3, r2
 800649a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800649c:	683b      	ldr	r3, [r7, #0]
 800649e:	685b      	ldr	r3, [r3, #4]
 80064a0:	f003 0203 	and.w	r2, r3, #3
 80064a4:	69fb      	ldr	r3, [r7, #28]
 80064a6:	005b      	lsls	r3, r3, #1
 80064a8:	fa02 f303 	lsl.w	r3, r2, r3
 80064ac:	69ba      	ldr	r2, [r7, #24]
 80064ae:	4313      	orrs	r3, r2
 80064b0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	69ba      	ldr	r2, [r7, #24]
 80064b6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80064b8:	683b      	ldr	r3, [r7, #0]
 80064ba:	685b      	ldr	r3, [r3, #4]
 80064bc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	f000 80a2 	beq.w	800660a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80064c6:	2300      	movs	r3, #0
 80064c8:	60fb      	str	r3, [r7, #12]
 80064ca:	4b57      	ldr	r3, [pc, #348]	; (8006628 <HAL_GPIO_Init+0x2e8>)
 80064cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80064ce:	4a56      	ldr	r2, [pc, #344]	; (8006628 <HAL_GPIO_Init+0x2e8>)
 80064d0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80064d4:	6453      	str	r3, [r2, #68]	; 0x44
 80064d6:	4b54      	ldr	r3, [pc, #336]	; (8006628 <HAL_GPIO_Init+0x2e8>)
 80064d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80064da:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80064de:	60fb      	str	r3, [r7, #12]
 80064e0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80064e2:	4a52      	ldr	r2, [pc, #328]	; (800662c <HAL_GPIO_Init+0x2ec>)
 80064e4:	69fb      	ldr	r3, [r7, #28]
 80064e6:	089b      	lsrs	r3, r3, #2
 80064e8:	3302      	adds	r3, #2
 80064ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80064ee:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80064f0:	69fb      	ldr	r3, [r7, #28]
 80064f2:	f003 0303 	and.w	r3, r3, #3
 80064f6:	009b      	lsls	r3, r3, #2
 80064f8:	220f      	movs	r2, #15
 80064fa:	fa02 f303 	lsl.w	r3, r2, r3
 80064fe:	43db      	mvns	r3, r3
 8006500:	69ba      	ldr	r2, [r7, #24]
 8006502:	4013      	ands	r3, r2
 8006504:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	4a49      	ldr	r2, [pc, #292]	; (8006630 <HAL_GPIO_Init+0x2f0>)
 800650a:	4293      	cmp	r3, r2
 800650c:	d019      	beq.n	8006542 <HAL_GPIO_Init+0x202>
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	4a48      	ldr	r2, [pc, #288]	; (8006634 <HAL_GPIO_Init+0x2f4>)
 8006512:	4293      	cmp	r3, r2
 8006514:	d013      	beq.n	800653e <HAL_GPIO_Init+0x1fe>
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	4a47      	ldr	r2, [pc, #284]	; (8006638 <HAL_GPIO_Init+0x2f8>)
 800651a:	4293      	cmp	r3, r2
 800651c:	d00d      	beq.n	800653a <HAL_GPIO_Init+0x1fa>
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	4a46      	ldr	r2, [pc, #280]	; (800663c <HAL_GPIO_Init+0x2fc>)
 8006522:	4293      	cmp	r3, r2
 8006524:	d007      	beq.n	8006536 <HAL_GPIO_Init+0x1f6>
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	4a45      	ldr	r2, [pc, #276]	; (8006640 <HAL_GPIO_Init+0x300>)
 800652a:	4293      	cmp	r3, r2
 800652c:	d101      	bne.n	8006532 <HAL_GPIO_Init+0x1f2>
 800652e:	2304      	movs	r3, #4
 8006530:	e008      	b.n	8006544 <HAL_GPIO_Init+0x204>
 8006532:	2307      	movs	r3, #7
 8006534:	e006      	b.n	8006544 <HAL_GPIO_Init+0x204>
 8006536:	2303      	movs	r3, #3
 8006538:	e004      	b.n	8006544 <HAL_GPIO_Init+0x204>
 800653a:	2302      	movs	r3, #2
 800653c:	e002      	b.n	8006544 <HAL_GPIO_Init+0x204>
 800653e:	2301      	movs	r3, #1
 8006540:	e000      	b.n	8006544 <HAL_GPIO_Init+0x204>
 8006542:	2300      	movs	r3, #0
 8006544:	69fa      	ldr	r2, [r7, #28]
 8006546:	f002 0203 	and.w	r2, r2, #3
 800654a:	0092      	lsls	r2, r2, #2
 800654c:	4093      	lsls	r3, r2
 800654e:	69ba      	ldr	r2, [r7, #24]
 8006550:	4313      	orrs	r3, r2
 8006552:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006554:	4935      	ldr	r1, [pc, #212]	; (800662c <HAL_GPIO_Init+0x2ec>)
 8006556:	69fb      	ldr	r3, [r7, #28]
 8006558:	089b      	lsrs	r3, r3, #2
 800655a:	3302      	adds	r3, #2
 800655c:	69ba      	ldr	r2, [r7, #24]
 800655e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8006562:	4b38      	ldr	r3, [pc, #224]	; (8006644 <HAL_GPIO_Init+0x304>)
 8006564:	689b      	ldr	r3, [r3, #8]
 8006566:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006568:	693b      	ldr	r3, [r7, #16]
 800656a:	43db      	mvns	r3, r3
 800656c:	69ba      	ldr	r2, [r7, #24]
 800656e:	4013      	ands	r3, r2
 8006570:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8006572:	683b      	ldr	r3, [r7, #0]
 8006574:	685b      	ldr	r3, [r3, #4]
 8006576:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800657a:	2b00      	cmp	r3, #0
 800657c:	d003      	beq.n	8006586 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800657e:	69ba      	ldr	r2, [r7, #24]
 8006580:	693b      	ldr	r3, [r7, #16]
 8006582:	4313      	orrs	r3, r2
 8006584:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8006586:	4a2f      	ldr	r2, [pc, #188]	; (8006644 <HAL_GPIO_Init+0x304>)
 8006588:	69bb      	ldr	r3, [r7, #24]
 800658a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800658c:	4b2d      	ldr	r3, [pc, #180]	; (8006644 <HAL_GPIO_Init+0x304>)
 800658e:	68db      	ldr	r3, [r3, #12]
 8006590:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006592:	693b      	ldr	r3, [r7, #16]
 8006594:	43db      	mvns	r3, r3
 8006596:	69ba      	ldr	r2, [r7, #24]
 8006598:	4013      	ands	r3, r2
 800659a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800659c:	683b      	ldr	r3, [r7, #0]
 800659e:	685b      	ldr	r3, [r3, #4]
 80065a0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	d003      	beq.n	80065b0 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80065a8:	69ba      	ldr	r2, [r7, #24]
 80065aa:	693b      	ldr	r3, [r7, #16]
 80065ac:	4313      	orrs	r3, r2
 80065ae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80065b0:	4a24      	ldr	r2, [pc, #144]	; (8006644 <HAL_GPIO_Init+0x304>)
 80065b2:	69bb      	ldr	r3, [r7, #24]
 80065b4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80065b6:	4b23      	ldr	r3, [pc, #140]	; (8006644 <HAL_GPIO_Init+0x304>)
 80065b8:	685b      	ldr	r3, [r3, #4]
 80065ba:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80065bc:	693b      	ldr	r3, [r7, #16]
 80065be:	43db      	mvns	r3, r3
 80065c0:	69ba      	ldr	r2, [r7, #24]
 80065c2:	4013      	ands	r3, r2
 80065c4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80065c6:	683b      	ldr	r3, [r7, #0]
 80065c8:	685b      	ldr	r3, [r3, #4]
 80065ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d003      	beq.n	80065da <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80065d2:	69ba      	ldr	r2, [r7, #24]
 80065d4:	693b      	ldr	r3, [r7, #16]
 80065d6:	4313      	orrs	r3, r2
 80065d8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80065da:	4a1a      	ldr	r2, [pc, #104]	; (8006644 <HAL_GPIO_Init+0x304>)
 80065dc:	69bb      	ldr	r3, [r7, #24]
 80065de:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80065e0:	4b18      	ldr	r3, [pc, #96]	; (8006644 <HAL_GPIO_Init+0x304>)
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80065e6:	693b      	ldr	r3, [r7, #16]
 80065e8:	43db      	mvns	r3, r3
 80065ea:	69ba      	ldr	r2, [r7, #24]
 80065ec:	4013      	ands	r3, r2
 80065ee:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80065f0:	683b      	ldr	r3, [r7, #0]
 80065f2:	685b      	ldr	r3, [r3, #4]
 80065f4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80065f8:	2b00      	cmp	r3, #0
 80065fa:	d003      	beq.n	8006604 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80065fc:	69ba      	ldr	r2, [r7, #24]
 80065fe:	693b      	ldr	r3, [r7, #16]
 8006600:	4313      	orrs	r3, r2
 8006602:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8006604:	4a0f      	ldr	r2, [pc, #60]	; (8006644 <HAL_GPIO_Init+0x304>)
 8006606:	69bb      	ldr	r3, [r7, #24]
 8006608:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800660a:	69fb      	ldr	r3, [r7, #28]
 800660c:	3301      	adds	r3, #1
 800660e:	61fb      	str	r3, [r7, #28]
 8006610:	69fb      	ldr	r3, [r7, #28]
 8006612:	2b0f      	cmp	r3, #15
 8006614:	f67f aea2 	bls.w	800635c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8006618:	bf00      	nop
 800661a:	bf00      	nop
 800661c:	3724      	adds	r7, #36	; 0x24
 800661e:	46bd      	mov	sp, r7
 8006620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006624:	4770      	bx	lr
 8006626:	bf00      	nop
 8006628:	40023800 	.word	0x40023800
 800662c:	40013800 	.word	0x40013800
 8006630:	40020000 	.word	0x40020000
 8006634:	40020400 	.word	0x40020400
 8006638:	40020800 	.word	0x40020800
 800663c:	40020c00 	.word	0x40020c00
 8006640:	40021000 	.word	0x40021000
 8006644:	40013c00 	.word	0x40013c00

08006648 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8006648:	b480      	push	{r7}
 800664a:	b085      	sub	sp, #20
 800664c:	af00      	add	r7, sp, #0
 800664e:	6078      	str	r0, [r7, #4]
 8006650:	460b      	mov	r3, r1
 8006652:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	691a      	ldr	r2, [r3, #16]
 8006658:	887b      	ldrh	r3, [r7, #2]
 800665a:	4013      	ands	r3, r2
 800665c:	2b00      	cmp	r3, #0
 800665e:	d002      	beq.n	8006666 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8006660:	2301      	movs	r3, #1
 8006662:	73fb      	strb	r3, [r7, #15]
 8006664:	e001      	b.n	800666a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8006666:	2300      	movs	r3, #0
 8006668:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800666a:	7bfb      	ldrb	r3, [r7, #15]
}
 800666c:	4618      	mov	r0, r3
 800666e:	3714      	adds	r7, #20
 8006670:	46bd      	mov	sp, r7
 8006672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006676:	4770      	bx	lr

08006678 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006678:	b480      	push	{r7}
 800667a:	b083      	sub	sp, #12
 800667c:	af00      	add	r7, sp, #0
 800667e:	6078      	str	r0, [r7, #4]
 8006680:	460b      	mov	r3, r1
 8006682:	807b      	strh	r3, [r7, #2]
 8006684:	4613      	mov	r3, r2
 8006686:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8006688:	787b      	ldrb	r3, [r7, #1]
 800668a:	2b00      	cmp	r3, #0
 800668c:	d003      	beq.n	8006696 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800668e:	887a      	ldrh	r2, [r7, #2]
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8006694:	e003      	b.n	800669e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8006696:	887b      	ldrh	r3, [r7, #2]
 8006698:	041a      	lsls	r2, r3, #16
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	619a      	str	r2, [r3, #24]
}
 800669e:	bf00      	nop
 80066a0:	370c      	adds	r7, #12
 80066a2:	46bd      	mov	sp, r7
 80066a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066a8:	4770      	bx	lr

080066aa <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80066aa:	b480      	push	{r7}
 80066ac:	b085      	sub	sp, #20
 80066ae:	af00      	add	r7, sp, #0
 80066b0:	6078      	str	r0, [r7, #4]
 80066b2:	460b      	mov	r3, r1
 80066b4:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	695b      	ldr	r3, [r3, #20]
 80066ba:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80066bc:	887a      	ldrh	r2, [r7, #2]
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	4013      	ands	r3, r2
 80066c2:	041a      	lsls	r2, r3, #16
 80066c4:	68fb      	ldr	r3, [r7, #12]
 80066c6:	43d9      	mvns	r1, r3
 80066c8:	887b      	ldrh	r3, [r7, #2]
 80066ca:	400b      	ands	r3, r1
 80066cc:	431a      	orrs	r2, r3
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	619a      	str	r2, [r3, #24]
}
 80066d2:	bf00      	nop
 80066d4:	3714      	adds	r7, #20
 80066d6:	46bd      	mov	sp, r7
 80066d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066dc:	4770      	bx	lr
	...

080066e0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80066e0:	b580      	push	{r7, lr}
 80066e2:	b082      	sub	sp, #8
 80066e4:	af00      	add	r7, sp, #0
 80066e6:	4603      	mov	r3, r0
 80066e8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80066ea:	4b08      	ldr	r3, [pc, #32]	; (800670c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80066ec:	695a      	ldr	r2, [r3, #20]
 80066ee:	88fb      	ldrh	r3, [r7, #6]
 80066f0:	4013      	ands	r3, r2
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d006      	beq.n	8006704 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80066f6:	4a05      	ldr	r2, [pc, #20]	; (800670c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80066f8:	88fb      	ldrh	r3, [r7, #6]
 80066fa:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80066fc:	88fb      	ldrh	r3, [r7, #6]
 80066fe:	4618      	mov	r0, r3
 8006700:	f7fb f976 	bl	80019f0 <HAL_GPIO_EXTI_Callback>
  }
}
 8006704:	bf00      	nop
 8006706:	3708      	adds	r7, #8
 8006708:	46bd      	mov	sp, r7
 800670a:	bd80      	pop	{r7, pc}
 800670c:	40013c00 	.word	0x40013c00

08006710 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006710:	b580      	push	{r7, lr}
 8006712:	b084      	sub	sp, #16
 8006714:	af00      	add	r7, sp, #0
 8006716:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	2b00      	cmp	r3, #0
 800671c:	d101      	bne.n	8006722 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800671e:	2301      	movs	r3, #1
 8006720:	e12b      	b.n	800697a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006728:	b2db      	uxtb	r3, r3
 800672a:	2b00      	cmp	r3, #0
 800672c:	d106      	bne.n	800673c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	2200      	movs	r2, #0
 8006732:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8006736:	6878      	ldr	r0, [r7, #4]
 8006738:	f7fe fd90 	bl	800525c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	2224      	movs	r2, #36	; 0x24
 8006740:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	681a      	ldr	r2, [r3, #0]
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	f022 0201 	bic.w	r2, r2, #1
 8006752:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	681a      	ldr	r2, [r3, #0]
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006762:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	681a      	ldr	r2, [r3, #0]
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006772:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8006774:	f002 ff26 	bl	80095c4 <HAL_RCC_GetPCLK1Freq>
 8006778:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	685b      	ldr	r3, [r3, #4]
 800677e:	4a81      	ldr	r2, [pc, #516]	; (8006984 <HAL_I2C_Init+0x274>)
 8006780:	4293      	cmp	r3, r2
 8006782:	d807      	bhi.n	8006794 <HAL_I2C_Init+0x84>
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	4a80      	ldr	r2, [pc, #512]	; (8006988 <HAL_I2C_Init+0x278>)
 8006788:	4293      	cmp	r3, r2
 800678a:	bf94      	ite	ls
 800678c:	2301      	movls	r3, #1
 800678e:	2300      	movhi	r3, #0
 8006790:	b2db      	uxtb	r3, r3
 8006792:	e006      	b.n	80067a2 <HAL_I2C_Init+0x92>
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	4a7d      	ldr	r2, [pc, #500]	; (800698c <HAL_I2C_Init+0x27c>)
 8006798:	4293      	cmp	r3, r2
 800679a:	bf94      	ite	ls
 800679c:	2301      	movls	r3, #1
 800679e:	2300      	movhi	r3, #0
 80067a0:	b2db      	uxtb	r3, r3
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	d001      	beq.n	80067aa <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80067a6:	2301      	movs	r3, #1
 80067a8:	e0e7      	b.n	800697a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	4a78      	ldr	r2, [pc, #480]	; (8006990 <HAL_I2C_Init+0x280>)
 80067ae:	fba2 2303 	umull	r2, r3, r2, r3
 80067b2:	0c9b      	lsrs	r3, r3, #18
 80067b4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	685b      	ldr	r3, [r3, #4]
 80067bc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	68ba      	ldr	r2, [r7, #8]
 80067c6:	430a      	orrs	r2, r1
 80067c8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	6a1b      	ldr	r3, [r3, #32]
 80067d0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	685b      	ldr	r3, [r3, #4]
 80067d8:	4a6a      	ldr	r2, [pc, #424]	; (8006984 <HAL_I2C_Init+0x274>)
 80067da:	4293      	cmp	r3, r2
 80067dc:	d802      	bhi.n	80067e4 <HAL_I2C_Init+0xd4>
 80067de:	68bb      	ldr	r3, [r7, #8]
 80067e0:	3301      	adds	r3, #1
 80067e2:	e009      	b.n	80067f8 <HAL_I2C_Init+0xe8>
 80067e4:	68bb      	ldr	r3, [r7, #8]
 80067e6:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80067ea:	fb02 f303 	mul.w	r3, r2, r3
 80067ee:	4a69      	ldr	r2, [pc, #420]	; (8006994 <HAL_I2C_Init+0x284>)
 80067f0:	fba2 2303 	umull	r2, r3, r2, r3
 80067f4:	099b      	lsrs	r3, r3, #6
 80067f6:	3301      	adds	r3, #1
 80067f8:	687a      	ldr	r2, [r7, #4]
 80067fa:	6812      	ldr	r2, [r2, #0]
 80067fc:	430b      	orrs	r3, r1
 80067fe:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	69db      	ldr	r3, [r3, #28]
 8006806:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800680a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	685b      	ldr	r3, [r3, #4]
 8006812:	495c      	ldr	r1, [pc, #368]	; (8006984 <HAL_I2C_Init+0x274>)
 8006814:	428b      	cmp	r3, r1
 8006816:	d819      	bhi.n	800684c <HAL_I2C_Init+0x13c>
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	1e59      	subs	r1, r3, #1
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	685b      	ldr	r3, [r3, #4]
 8006820:	005b      	lsls	r3, r3, #1
 8006822:	fbb1 f3f3 	udiv	r3, r1, r3
 8006826:	1c59      	adds	r1, r3, #1
 8006828:	f640 73fc 	movw	r3, #4092	; 0xffc
 800682c:	400b      	ands	r3, r1
 800682e:	2b00      	cmp	r3, #0
 8006830:	d00a      	beq.n	8006848 <HAL_I2C_Init+0x138>
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	1e59      	subs	r1, r3, #1
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	685b      	ldr	r3, [r3, #4]
 800683a:	005b      	lsls	r3, r3, #1
 800683c:	fbb1 f3f3 	udiv	r3, r1, r3
 8006840:	3301      	adds	r3, #1
 8006842:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006846:	e051      	b.n	80068ec <HAL_I2C_Init+0x1dc>
 8006848:	2304      	movs	r3, #4
 800684a:	e04f      	b.n	80068ec <HAL_I2C_Init+0x1dc>
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	689b      	ldr	r3, [r3, #8]
 8006850:	2b00      	cmp	r3, #0
 8006852:	d111      	bne.n	8006878 <HAL_I2C_Init+0x168>
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	1e58      	subs	r0, r3, #1
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	6859      	ldr	r1, [r3, #4]
 800685c:	460b      	mov	r3, r1
 800685e:	005b      	lsls	r3, r3, #1
 8006860:	440b      	add	r3, r1
 8006862:	fbb0 f3f3 	udiv	r3, r0, r3
 8006866:	3301      	adds	r3, #1
 8006868:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800686c:	2b00      	cmp	r3, #0
 800686e:	bf0c      	ite	eq
 8006870:	2301      	moveq	r3, #1
 8006872:	2300      	movne	r3, #0
 8006874:	b2db      	uxtb	r3, r3
 8006876:	e012      	b.n	800689e <HAL_I2C_Init+0x18e>
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	1e58      	subs	r0, r3, #1
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	6859      	ldr	r1, [r3, #4]
 8006880:	460b      	mov	r3, r1
 8006882:	009b      	lsls	r3, r3, #2
 8006884:	440b      	add	r3, r1
 8006886:	0099      	lsls	r1, r3, #2
 8006888:	440b      	add	r3, r1
 800688a:	fbb0 f3f3 	udiv	r3, r0, r3
 800688e:	3301      	adds	r3, #1
 8006890:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006894:	2b00      	cmp	r3, #0
 8006896:	bf0c      	ite	eq
 8006898:	2301      	moveq	r3, #1
 800689a:	2300      	movne	r3, #0
 800689c:	b2db      	uxtb	r3, r3
 800689e:	2b00      	cmp	r3, #0
 80068a0:	d001      	beq.n	80068a6 <HAL_I2C_Init+0x196>
 80068a2:	2301      	movs	r3, #1
 80068a4:	e022      	b.n	80068ec <HAL_I2C_Init+0x1dc>
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	689b      	ldr	r3, [r3, #8]
 80068aa:	2b00      	cmp	r3, #0
 80068ac:	d10e      	bne.n	80068cc <HAL_I2C_Init+0x1bc>
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	1e58      	subs	r0, r3, #1
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	6859      	ldr	r1, [r3, #4]
 80068b6:	460b      	mov	r3, r1
 80068b8:	005b      	lsls	r3, r3, #1
 80068ba:	440b      	add	r3, r1
 80068bc:	fbb0 f3f3 	udiv	r3, r0, r3
 80068c0:	3301      	adds	r3, #1
 80068c2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80068c6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80068ca:	e00f      	b.n	80068ec <HAL_I2C_Init+0x1dc>
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	1e58      	subs	r0, r3, #1
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	6859      	ldr	r1, [r3, #4]
 80068d4:	460b      	mov	r3, r1
 80068d6:	009b      	lsls	r3, r3, #2
 80068d8:	440b      	add	r3, r1
 80068da:	0099      	lsls	r1, r3, #2
 80068dc:	440b      	add	r3, r1
 80068de:	fbb0 f3f3 	udiv	r3, r0, r3
 80068e2:	3301      	adds	r3, #1
 80068e4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80068e8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80068ec:	6879      	ldr	r1, [r7, #4]
 80068ee:	6809      	ldr	r1, [r1, #0]
 80068f0:	4313      	orrs	r3, r2
 80068f2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	69da      	ldr	r2, [r3, #28]
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	6a1b      	ldr	r3, [r3, #32]
 8006906:	431a      	orrs	r2, r3
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	430a      	orrs	r2, r1
 800690e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	689b      	ldr	r3, [r3, #8]
 8006916:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800691a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800691e:	687a      	ldr	r2, [r7, #4]
 8006920:	6911      	ldr	r1, [r2, #16]
 8006922:	687a      	ldr	r2, [r7, #4]
 8006924:	68d2      	ldr	r2, [r2, #12]
 8006926:	4311      	orrs	r1, r2
 8006928:	687a      	ldr	r2, [r7, #4]
 800692a:	6812      	ldr	r2, [r2, #0]
 800692c:	430b      	orrs	r3, r1
 800692e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	68db      	ldr	r3, [r3, #12]
 8006936:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	695a      	ldr	r2, [r3, #20]
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	699b      	ldr	r3, [r3, #24]
 8006942:	431a      	orrs	r2, r3
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	430a      	orrs	r2, r1
 800694a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	681a      	ldr	r2, [r3, #0]
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	f042 0201 	orr.w	r2, r2, #1
 800695a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	2200      	movs	r2, #0
 8006960:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	2220      	movs	r2, #32
 8006966:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	2200      	movs	r2, #0
 800696e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	2200      	movs	r2, #0
 8006974:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006978:	2300      	movs	r3, #0
}
 800697a:	4618      	mov	r0, r3
 800697c:	3710      	adds	r7, #16
 800697e:	46bd      	mov	sp, r7
 8006980:	bd80      	pop	{r7, pc}
 8006982:	bf00      	nop
 8006984:	000186a0 	.word	0x000186a0
 8006988:	001e847f 	.word	0x001e847f
 800698c:	003d08ff 	.word	0x003d08ff
 8006990:	431bde83 	.word	0x431bde83
 8006994:	10624dd3 	.word	0x10624dd3

08006998 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006998:	b580      	push	{r7, lr}
 800699a:	b088      	sub	sp, #32
 800699c:	af02      	add	r7, sp, #8
 800699e:	60f8      	str	r0, [r7, #12]
 80069a0:	607a      	str	r2, [r7, #4]
 80069a2:	461a      	mov	r2, r3
 80069a4:	460b      	mov	r3, r1
 80069a6:	817b      	strh	r3, [r7, #10]
 80069a8:	4613      	mov	r3, r2
 80069aa:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80069ac:	f7fe ff76 	bl	800589c <HAL_GetTick>
 80069b0:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80069b8:	b2db      	uxtb	r3, r3
 80069ba:	2b20      	cmp	r3, #32
 80069bc:	f040 80e0 	bne.w	8006b80 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80069c0:	697b      	ldr	r3, [r7, #20]
 80069c2:	9300      	str	r3, [sp, #0]
 80069c4:	2319      	movs	r3, #25
 80069c6:	2201      	movs	r2, #1
 80069c8:	4970      	ldr	r1, [pc, #448]	; (8006b8c <HAL_I2C_Master_Transmit+0x1f4>)
 80069ca:	68f8      	ldr	r0, [r7, #12]
 80069cc:	f001 ffb6 	bl	800893c <I2C_WaitOnFlagUntilTimeout>
 80069d0:	4603      	mov	r3, r0
 80069d2:	2b00      	cmp	r3, #0
 80069d4:	d001      	beq.n	80069da <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80069d6:	2302      	movs	r3, #2
 80069d8:	e0d3      	b.n	8006b82 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80069da:	68fb      	ldr	r3, [r7, #12]
 80069dc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80069e0:	2b01      	cmp	r3, #1
 80069e2:	d101      	bne.n	80069e8 <HAL_I2C_Master_Transmit+0x50>
 80069e4:	2302      	movs	r3, #2
 80069e6:	e0cc      	b.n	8006b82 <HAL_I2C_Master_Transmit+0x1ea>
 80069e8:	68fb      	ldr	r3, [r7, #12]
 80069ea:	2201      	movs	r2, #1
 80069ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80069f0:	68fb      	ldr	r3, [r7, #12]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	f003 0301 	and.w	r3, r3, #1
 80069fa:	2b01      	cmp	r3, #1
 80069fc:	d007      	beq.n	8006a0e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80069fe:	68fb      	ldr	r3, [r7, #12]
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	681a      	ldr	r2, [r3, #0]
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	f042 0201 	orr.w	r2, r2, #1
 8006a0c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006a0e:	68fb      	ldr	r3, [r7, #12]
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	681a      	ldr	r2, [r3, #0]
 8006a14:	68fb      	ldr	r3, [r7, #12]
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006a1c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8006a1e:	68fb      	ldr	r3, [r7, #12]
 8006a20:	2221      	movs	r2, #33	; 0x21
 8006a22:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8006a26:	68fb      	ldr	r3, [r7, #12]
 8006a28:	2210      	movs	r2, #16
 8006a2a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	2200      	movs	r2, #0
 8006a32:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	687a      	ldr	r2, [r7, #4]
 8006a38:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8006a3a:	68fb      	ldr	r3, [r7, #12]
 8006a3c:	893a      	ldrh	r2, [r7, #8]
 8006a3e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006a44:	b29a      	uxth	r2, r3
 8006a46:	68fb      	ldr	r3, [r7, #12]
 8006a48:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006a4a:	68fb      	ldr	r3, [r7, #12]
 8006a4c:	4a50      	ldr	r2, [pc, #320]	; (8006b90 <HAL_I2C_Master_Transmit+0x1f8>)
 8006a4e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8006a50:	8979      	ldrh	r1, [r7, #10]
 8006a52:	697b      	ldr	r3, [r7, #20]
 8006a54:	6a3a      	ldr	r2, [r7, #32]
 8006a56:	68f8      	ldr	r0, [r7, #12]
 8006a58:	f001 fe46 	bl	80086e8 <I2C_MasterRequestWrite>
 8006a5c:	4603      	mov	r3, r0
 8006a5e:	2b00      	cmp	r3, #0
 8006a60:	d001      	beq.n	8006a66 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8006a62:	2301      	movs	r3, #1
 8006a64:	e08d      	b.n	8006b82 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006a66:	2300      	movs	r3, #0
 8006a68:	613b      	str	r3, [r7, #16]
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	695b      	ldr	r3, [r3, #20]
 8006a70:	613b      	str	r3, [r7, #16]
 8006a72:	68fb      	ldr	r3, [r7, #12]
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	699b      	ldr	r3, [r3, #24]
 8006a78:	613b      	str	r3, [r7, #16]
 8006a7a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8006a7c:	e066      	b.n	8006b4c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006a7e:	697a      	ldr	r2, [r7, #20]
 8006a80:	6a39      	ldr	r1, [r7, #32]
 8006a82:	68f8      	ldr	r0, [r7, #12]
 8006a84:	f002 f830 	bl	8008ae8 <I2C_WaitOnTXEFlagUntilTimeout>
 8006a88:	4603      	mov	r3, r0
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	d00d      	beq.n	8006aaa <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006a8e:	68fb      	ldr	r3, [r7, #12]
 8006a90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a92:	2b04      	cmp	r3, #4
 8006a94:	d107      	bne.n	8006aa6 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	681a      	ldr	r2, [r3, #0]
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006aa4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8006aa6:	2301      	movs	r3, #1
 8006aa8:	e06b      	b.n	8006b82 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006aae:	781a      	ldrb	r2, [r3, #0]
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006aba:	1c5a      	adds	r2, r3, #1
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8006ac0:	68fb      	ldr	r3, [r7, #12]
 8006ac2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006ac4:	b29b      	uxth	r3, r3
 8006ac6:	3b01      	subs	r3, #1
 8006ac8:	b29a      	uxth	r2, r3
 8006aca:	68fb      	ldr	r3, [r7, #12]
 8006acc:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8006ace:	68fb      	ldr	r3, [r7, #12]
 8006ad0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006ad2:	3b01      	subs	r3, #1
 8006ad4:	b29a      	uxth	r2, r3
 8006ad6:	68fb      	ldr	r3, [r7, #12]
 8006ad8:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8006ada:	68fb      	ldr	r3, [r7, #12]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	695b      	ldr	r3, [r3, #20]
 8006ae0:	f003 0304 	and.w	r3, r3, #4
 8006ae4:	2b04      	cmp	r3, #4
 8006ae6:	d11b      	bne.n	8006b20 <HAL_I2C_Master_Transmit+0x188>
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006aec:	2b00      	cmp	r3, #0
 8006aee:	d017      	beq.n	8006b20 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006af4:	781a      	ldrb	r2, [r3, #0]
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b00:	1c5a      	adds	r2, r3, #1
 8006b02:	68fb      	ldr	r3, [r7, #12]
 8006b04:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8006b06:	68fb      	ldr	r3, [r7, #12]
 8006b08:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006b0a:	b29b      	uxth	r3, r3
 8006b0c:	3b01      	subs	r3, #1
 8006b0e:	b29a      	uxth	r2, r3
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8006b14:	68fb      	ldr	r3, [r7, #12]
 8006b16:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006b18:	3b01      	subs	r3, #1
 8006b1a:	b29a      	uxth	r2, r3
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006b20:	697a      	ldr	r2, [r7, #20]
 8006b22:	6a39      	ldr	r1, [r7, #32]
 8006b24:	68f8      	ldr	r0, [r7, #12]
 8006b26:	f002 f820 	bl	8008b6a <I2C_WaitOnBTFFlagUntilTimeout>
 8006b2a:	4603      	mov	r3, r0
 8006b2c:	2b00      	cmp	r3, #0
 8006b2e:	d00d      	beq.n	8006b4c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b34:	2b04      	cmp	r3, #4
 8006b36:	d107      	bne.n	8006b48 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	681a      	ldr	r2, [r3, #0]
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006b46:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8006b48:	2301      	movs	r3, #1
 8006b4a:	e01a      	b.n	8006b82 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8006b4c:	68fb      	ldr	r3, [r7, #12]
 8006b4e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006b50:	2b00      	cmp	r3, #0
 8006b52:	d194      	bne.n	8006a7e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006b54:	68fb      	ldr	r3, [r7, #12]
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	681a      	ldr	r2, [r3, #0]
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006b62:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	2220      	movs	r2, #32
 8006b68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006b6c:	68fb      	ldr	r3, [r7, #12]
 8006b6e:	2200      	movs	r2, #0
 8006b70:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006b74:	68fb      	ldr	r3, [r7, #12]
 8006b76:	2200      	movs	r2, #0
 8006b78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8006b7c:	2300      	movs	r3, #0
 8006b7e:	e000      	b.n	8006b82 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8006b80:	2302      	movs	r3, #2
  }
}
 8006b82:	4618      	mov	r0, r3
 8006b84:	3718      	adds	r7, #24
 8006b86:	46bd      	mov	sp, r7
 8006b88:	bd80      	pop	{r7, pc}
 8006b8a:	bf00      	nop
 8006b8c:	00100002 	.word	0x00100002
 8006b90:	ffff0000 	.word	0xffff0000

08006b94 <HAL_I2C_Master_Seq_Transmit_IT>:
  * @param  Size Amount of data to be sent
  * @param  XferOptions Options of Transfer, value of @ref I2C_XferOptions_definition
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Seq_Transmit_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t XferOptions)
{
 8006b94:	b480      	push	{r7}
 8006b96:	b087      	sub	sp, #28
 8006b98:	af00      	add	r7, sp, #0
 8006b9a:	60f8      	str	r0, [r7, #12]
 8006b9c:	607a      	str	r2, [r7, #4]
 8006b9e:	461a      	mov	r2, r3
 8006ba0:	460b      	mov	r3, r1
 8006ba2:	817b      	strh	r3, [r7, #10]
 8006ba4:	4613      	mov	r3, r2
 8006ba6:	813b      	strh	r3, [r7, #8]
  __IO uint32_t Prev_State = 0x00U;
 8006ba8:	2300      	movs	r3, #0
 8006baa:	617b      	str	r3, [r7, #20]
  __IO uint32_t count      = 0x00U;
 8006bac:	2300      	movs	r3, #0
 8006bae:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006bb6:	b2db      	uxtb	r3, r3
 8006bb8:	2b20      	cmp	r3, #32
 8006bba:	f040 80a6 	bne.w	8006d0a <HAL_I2C_Master_Seq_Transmit_IT+0x176>
  {
    /* Check Busy Flag only if FIRST call of Master interface */
    if ((READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP) || (XferOptions == I2C_FIRST_AND_LAST_FRAME) || (XferOptions == I2C_FIRST_FRAME))
 8006bbe:	68fb      	ldr	r3, [r7, #12]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006bc8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006bcc:	d005      	beq.n	8006bda <HAL_I2C_Master_Seq_Transmit_IT+0x46>
 8006bce:	6a3b      	ldr	r3, [r7, #32]
 8006bd0:	2b08      	cmp	r3, #8
 8006bd2:	d002      	beq.n	8006bda <HAL_I2C_Master_Seq_Transmit_IT+0x46>
 8006bd4:	6a3b      	ldr	r3, [r7, #32]
 8006bd6:	2b01      	cmp	r3, #1
 8006bd8:	d130      	bne.n	8006c3c <HAL_I2C_Master_Seq_Transmit_IT+0xa8>
    {
      /* Wait until BUSY flag is reset */
      count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 8006bda:	4b4f      	ldr	r3, [pc, #316]	; (8006d18 <HAL_I2C_Master_Seq_Transmit_IT+0x184>)
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	08db      	lsrs	r3, r3, #3
 8006be0:	4a4e      	ldr	r2, [pc, #312]	; (8006d1c <HAL_I2C_Master_Seq_Transmit_IT+0x188>)
 8006be2:	fba2 2303 	umull	r2, r3, r2, r3
 8006be6:	0a1a      	lsrs	r2, r3, #8
 8006be8:	4613      	mov	r3, r2
 8006bea:	009b      	lsls	r3, r3, #2
 8006bec:	4413      	add	r3, r2
 8006bee:	009a      	lsls	r2, r3, #2
 8006bf0:	4413      	add	r3, r2
 8006bf2:	613b      	str	r3, [r7, #16]
      do
      {
        count--;
 8006bf4:	693b      	ldr	r3, [r7, #16]
 8006bf6:	3b01      	subs	r3, #1
 8006bf8:	613b      	str	r3, [r7, #16]
        if (count == 0U)
 8006bfa:	693b      	ldr	r3, [r7, #16]
 8006bfc:	2b00      	cmp	r3, #0
 8006bfe:	d116      	bne.n	8006c2e <HAL_I2C_Master_Seq_Transmit_IT+0x9a>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8006c00:	68fb      	ldr	r3, [r7, #12]
 8006c02:	2200      	movs	r2, #0
 8006c04:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006c06:	68fb      	ldr	r3, [r7, #12]
 8006c08:	2220      	movs	r2, #32
 8006c0a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006c0e:	68fb      	ldr	r3, [r7, #12]
 8006c10:	2200      	movs	r2, #0
 8006c12:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006c16:	68fb      	ldr	r3, [r7, #12]
 8006c18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c1a:	f043 0220 	orr.w	r2, r3, #32
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	2200      	movs	r2, #0
 8006c26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8006c2a:	2301      	movs	r3, #1
 8006c2c:	e06e      	b.n	8006d0c <HAL_I2C_Master_Seq_Transmit_IT+0x178>
        }
      }
      while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 8006c2e:	68fb      	ldr	r3, [r7, #12]
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	699b      	ldr	r3, [r3, #24]
 8006c34:	f003 0302 	and.w	r3, r3, #2
 8006c38:	2b02      	cmp	r3, #2
 8006c3a:	d0db      	beq.n	8006bf4 <HAL_I2C_Master_Seq_Transmit_IT+0x60>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006c3c:	68fb      	ldr	r3, [r7, #12]
 8006c3e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006c42:	2b01      	cmp	r3, #1
 8006c44:	d101      	bne.n	8006c4a <HAL_I2C_Master_Seq_Transmit_IT+0xb6>
 8006c46:	2302      	movs	r3, #2
 8006c48:	e060      	b.n	8006d0c <HAL_I2C_Master_Seq_Transmit_IT+0x178>
 8006c4a:	68fb      	ldr	r3, [r7, #12]
 8006c4c:	2201      	movs	r2, #1
 8006c4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006c52:	68fb      	ldr	r3, [r7, #12]
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	f003 0301 	and.w	r3, r3, #1
 8006c5c:	2b01      	cmp	r3, #1
 8006c5e:	d007      	beq.n	8006c70 <HAL_I2C_Master_Seq_Transmit_IT+0xdc>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	681a      	ldr	r2, [r3, #0]
 8006c66:	68fb      	ldr	r3, [r7, #12]
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	f042 0201 	orr.w	r2, r2, #1
 8006c6e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	681a      	ldr	r2, [r3, #0]
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006c7e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	2221      	movs	r2, #33	; 0x21
 8006c84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8006c88:	68fb      	ldr	r3, [r7, #12]
 8006c8a:	2210      	movs	r2, #16
 8006c8c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	2200      	movs	r2, #0
 8006c94:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006c96:	68fb      	ldr	r3, [r7, #12]
 8006c98:	687a      	ldr	r2, [r7, #4]
 8006c9a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	893a      	ldrh	r2, [r7, #8]
 8006ca0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006ca6:	b29a      	uxth	r2, r3
 8006ca8:	68fb      	ldr	r3, [r7, #12]
 8006caa:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = XferOptions;
 8006cac:	68fb      	ldr	r3, [r7, #12]
 8006cae:	6a3a      	ldr	r2, [r7, #32]
 8006cb0:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->Devaddress  = DevAddress;
 8006cb2:	897a      	ldrh	r2, [r7, #10]
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	645a      	str	r2, [r3, #68]	; 0x44

    Prev_State = hi2c->PreviousState;
 8006cb8:	68fb      	ldr	r3, [r7, #12]
 8006cba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006cbc:	617b      	str	r3, [r7, #20]

    /* If transfer direction not change and there is no request to start another frame, do not generate Restart Condition */
    /* Mean Previous state is same as current state */
    if ((Prev_State != I2C_STATE_MASTER_BUSY_TX) || (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(XferOptions) == 1))
 8006cbe:	697b      	ldr	r3, [r7, #20]
 8006cc0:	2b11      	cmp	r3, #17
 8006cc2:	d10c      	bne.n	8006cde <HAL_I2C_Master_Seq_Transmit_IT+0x14a>
 8006cc4:	6a3b      	ldr	r3, [r7, #32]
 8006cc6:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8006cca:	d003      	beq.n	8006cd4 <HAL_I2C_Master_Seq_Transmit_IT+0x140>
 8006ccc:	6a3b      	ldr	r3, [r7, #32]
 8006cce:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8006cd2:	d101      	bne.n	8006cd8 <HAL_I2C_Master_Seq_Transmit_IT+0x144>
 8006cd4:	2301      	movs	r3, #1
 8006cd6:	e000      	b.n	8006cda <HAL_I2C_Master_Seq_Transmit_IT+0x146>
 8006cd8:	2300      	movs	r3, #0
 8006cda:	2b01      	cmp	r3, #1
 8006cdc:	d107      	bne.n	8006cee <HAL_I2C_Master_Seq_Transmit_IT+0x15a>
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	681a      	ldr	r2, [r3, #0]
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006cec:	601a      	str	r2, [r3, #0]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	2200      	movs	r2, #0
 8006cf2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    /* Note : The I2C interrupts must be enabled after unlocking current process
    to avoid the risk of I2C interrupt handle execution before current
    process unlock */

    /* Enable EVT, BUF and ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006cf6:	68fb      	ldr	r3, [r7, #12]
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	685a      	ldr	r2, [r3, #4]
 8006cfc:	68fb      	ldr	r3, [r7, #12]
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 8006d04:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 8006d06:	2300      	movs	r3, #0
 8006d08:	e000      	b.n	8006d0c <HAL_I2C_Master_Seq_Transmit_IT+0x178>
  }
  else
  {
    return HAL_BUSY;
 8006d0a:	2302      	movs	r3, #2
  }
}
 8006d0c:	4618      	mov	r0, r3
 8006d0e:	371c      	adds	r7, #28
 8006d10:	46bd      	mov	sp, r7
 8006d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d16:	4770      	bx	lr
 8006d18:	200000e0 	.word	0x200000e0
 8006d1c:	14f8b589 	.word	0x14f8b589

08006d20 <HAL_I2C_Master_Seq_Receive_IT>:
  * @param  Size Amount of data to be sent
  * @param  XferOptions Options of Transfer, value of @ref I2C_XferOptions_definition
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Seq_Receive_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t XferOptions)
{
 8006d20:	b480      	push	{r7}
 8006d22:	b089      	sub	sp, #36	; 0x24
 8006d24:	af00      	add	r7, sp, #0
 8006d26:	60f8      	str	r0, [r7, #12]
 8006d28:	607a      	str	r2, [r7, #4]
 8006d2a:	461a      	mov	r2, r3
 8006d2c:	460b      	mov	r3, r1
 8006d2e:	817b      	strh	r3, [r7, #10]
 8006d30:	4613      	mov	r3, r2
 8006d32:	813b      	strh	r3, [r7, #8]
  __IO uint32_t Prev_State = 0x00U;
 8006d34:	2300      	movs	r3, #0
 8006d36:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 8006d38:	2300      	movs	r3, #0
 8006d3a:	617b      	str	r3, [r7, #20]
  uint32_t enableIT = (I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006d3c:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8006d40:	61fb      	str	r3, [r7, #28]

  /* Check the parameters */
  assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006d48:	b2db      	uxtb	r3, r3
 8006d4a:	2b20      	cmp	r3, #32
 8006d4c:	f040 80da 	bne.w	8006f04 <HAL_I2C_Master_Seq_Receive_IT+0x1e4>
  {
    /* Check Busy Flag only if FIRST call of Master interface */
    if ((READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP) || (XferOptions == I2C_FIRST_AND_LAST_FRAME) || (XferOptions == I2C_FIRST_FRAME))
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006d5a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006d5e:	d005      	beq.n	8006d6c <HAL_I2C_Master_Seq_Receive_IT+0x4c>
 8006d60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d62:	2b08      	cmp	r3, #8
 8006d64:	d002      	beq.n	8006d6c <HAL_I2C_Master_Seq_Receive_IT+0x4c>
 8006d66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d68:	2b01      	cmp	r3, #1
 8006d6a:	d130      	bne.n	8006dce <HAL_I2C_Master_Seq_Receive_IT+0xae>
    {
      /* Wait until BUSY flag is reset */
      count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 8006d6c:	4b69      	ldr	r3, [pc, #420]	; (8006f14 <HAL_I2C_Master_Seq_Receive_IT+0x1f4>)
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	08db      	lsrs	r3, r3, #3
 8006d72:	4a69      	ldr	r2, [pc, #420]	; (8006f18 <HAL_I2C_Master_Seq_Receive_IT+0x1f8>)
 8006d74:	fba2 2303 	umull	r2, r3, r2, r3
 8006d78:	0a1a      	lsrs	r2, r3, #8
 8006d7a:	4613      	mov	r3, r2
 8006d7c:	009b      	lsls	r3, r3, #2
 8006d7e:	4413      	add	r3, r2
 8006d80:	009a      	lsls	r2, r3, #2
 8006d82:	4413      	add	r3, r2
 8006d84:	617b      	str	r3, [r7, #20]
      do
      {
        count--;
 8006d86:	697b      	ldr	r3, [r7, #20]
 8006d88:	3b01      	subs	r3, #1
 8006d8a:	617b      	str	r3, [r7, #20]
        if (count == 0U)
 8006d8c:	697b      	ldr	r3, [r7, #20]
 8006d8e:	2b00      	cmp	r3, #0
 8006d90:	d116      	bne.n	8006dc0 <HAL_I2C_Master_Seq_Receive_IT+0xa0>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8006d92:	68fb      	ldr	r3, [r7, #12]
 8006d94:	2200      	movs	r2, #0
 8006d96:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	2220      	movs	r2, #32
 8006d9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	2200      	movs	r2, #0
 8006da4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006dac:	f043 0220 	orr.w	r2, r3, #32
 8006db0:	68fb      	ldr	r3, [r7, #12]
 8006db2:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	2200      	movs	r2, #0
 8006db8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8006dbc:	2301      	movs	r3, #1
 8006dbe:	e0a2      	b.n	8006f06 <HAL_I2C_Master_Seq_Receive_IT+0x1e6>
        }
      }
      while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	699b      	ldr	r3, [r3, #24]
 8006dc6:	f003 0302 	and.w	r3, r3, #2
 8006dca:	2b02      	cmp	r3, #2
 8006dcc:	d0db      	beq.n	8006d86 <HAL_I2C_Master_Seq_Receive_IT+0x66>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006dd4:	2b01      	cmp	r3, #1
 8006dd6:	d101      	bne.n	8006ddc <HAL_I2C_Master_Seq_Receive_IT+0xbc>
 8006dd8:	2302      	movs	r3, #2
 8006dda:	e094      	b.n	8006f06 <HAL_I2C_Master_Seq_Receive_IT+0x1e6>
 8006ddc:	68fb      	ldr	r3, [r7, #12]
 8006dde:	2201      	movs	r2, #1
 8006de0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006de4:	68fb      	ldr	r3, [r7, #12]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	f003 0301 	and.w	r3, r3, #1
 8006dee:	2b01      	cmp	r3, #1
 8006df0:	d007      	beq.n	8006e02 <HAL_I2C_Master_Seq_Receive_IT+0xe2>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	681a      	ldr	r2, [r3, #0]
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	f042 0201 	orr.w	r2, r2, #1
 8006e00:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006e02:	68fb      	ldr	r3, [r7, #12]
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	681a      	ldr	r2, [r3, #0]
 8006e08:	68fb      	ldr	r3, [r7, #12]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006e10:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8006e12:	68fb      	ldr	r3, [r7, #12]
 8006e14:	2222      	movs	r2, #34	; 0x22
 8006e16:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8006e1a:	68fb      	ldr	r3, [r7, #12]
 8006e1c:	2210      	movs	r2, #16
 8006e1e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006e22:	68fb      	ldr	r3, [r7, #12]
 8006e24:	2200      	movs	r2, #0
 8006e26:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	687a      	ldr	r2, [r7, #4]
 8006e2c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	893a      	ldrh	r2, [r7, #8]
 8006e32:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006e34:	68fb      	ldr	r3, [r7, #12]
 8006e36:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006e38:	b29a      	uxth	r2, r3
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = XferOptions;
 8006e3e:	68fb      	ldr	r3, [r7, #12]
 8006e40:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006e42:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->Devaddress  = DevAddress;
 8006e44:	897a      	ldrh	r2, [r7, #10]
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	645a      	str	r2, [r3, #68]	; 0x44

    Prev_State = hi2c->PreviousState;
 8006e4a:	68fb      	ldr	r3, [r7, #12]
 8006e4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006e4e:	61bb      	str	r3, [r7, #24]

    if ((hi2c->XferCount == 2U) && ((XferOptions == I2C_LAST_FRAME) || (XferOptions == I2C_LAST_FRAME_NO_STOP)))
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006e54:	b29b      	uxth	r3, r3
 8006e56:	2b02      	cmp	r3, #2
 8006e58:	d126      	bne.n	8006ea8 <HAL_I2C_Master_Seq_Receive_IT+0x188>
 8006e5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e5c:	2b20      	cmp	r3, #32
 8006e5e:	d002      	beq.n	8006e66 <HAL_I2C_Master_Seq_Receive_IT+0x146>
 8006e60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e62:	2b10      	cmp	r3, #16
 8006e64:	d120      	bne.n	8006ea8 <HAL_I2C_Master_Seq_Receive_IT+0x188>
    {
      if (Prev_State == I2C_STATE_MASTER_BUSY_RX)
 8006e66:	69bb      	ldr	r3, [r7, #24]
 8006e68:	2b12      	cmp	r3, #18
 8006e6a:	d114      	bne.n	8006e96 <HAL_I2C_Master_Seq_Receive_IT+0x176>
      {
        /* Disable Acknowledge */
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006e6c:	68fb      	ldr	r3, [r7, #12]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	681a      	ldr	r2, [r3, #0]
 8006e72:	68fb      	ldr	r3, [r7, #12]
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006e7a:	601a      	str	r2, [r3, #0]

        /* Enable Pos */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006e7c:	68fb      	ldr	r3, [r7, #12]
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	681a      	ldr	r2, [r3, #0]
 8006e82:	68fb      	ldr	r3, [r7, #12]
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006e8a:	601a      	str	r2, [r3, #0]

        /* Remove Enabling of IT_BUF, mean RXNE treatment, treat the 2 bytes through BTF */
        enableIT &= ~I2C_IT_BUF;
 8006e8c:	69fb      	ldr	r3, [r7, #28]
 8006e8e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006e92:	61fb      	str	r3, [r7, #28]
      if (Prev_State == I2C_STATE_MASTER_BUSY_RX)
 8006e94:	e010      	b.n	8006eb8 <HAL_I2C_Master_Seq_Receive_IT+0x198>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006e96:	68fb      	ldr	r3, [r7, #12]
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	681a      	ldr	r2, [r3, #0]
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006ea4:	601a      	str	r2, [r3, #0]
      if (Prev_State == I2C_STATE_MASTER_BUSY_RX)
 8006ea6:	e007      	b.n	8006eb8 <HAL_I2C_Master_Seq_Receive_IT+0x198>
      }
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006ea8:	68fb      	ldr	r3, [r7, #12]
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	681a      	ldr	r2, [r3, #0]
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006eb6:	601a      	str	r2, [r3, #0]
    }

    /* If transfer direction not change and there is no request to start another frame, do not generate Restart Condition */
    /* Mean Previous state is same as current state */
    if ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(XferOptions) == 1))
 8006eb8:	69bb      	ldr	r3, [r7, #24]
 8006eba:	2b12      	cmp	r3, #18
 8006ebc:	d10c      	bne.n	8006ed8 <HAL_I2C_Master_Seq_Receive_IT+0x1b8>
 8006ebe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ec0:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8006ec4:	d003      	beq.n	8006ece <HAL_I2C_Master_Seq_Receive_IT+0x1ae>
 8006ec6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ec8:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8006ecc:	d101      	bne.n	8006ed2 <HAL_I2C_Master_Seq_Receive_IT+0x1b2>
 8006ece:	2301      	movs	r3, #1
 8006ed0:	e000      	b.n	8006ed4 <HAL_I2C_Master_Seq_Receive_IT+0x1b4>
 8006ed2:	2300      	movs	r3, #0
 8006ed4:	2b01      	cmp	r3, #1
 8006ed6:	d107      	bne.n	8006ee8 <HAL_I2C_Master_Seq_Receive_IT+0x1c8>
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	681a      	ldr	r2, [r3, #0]
 8006ede:	68fb      	ldr	r3, [r7, #12]
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006ee6:	601a      	str	r2, [r3, #0]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	2200      	movs	r2, #0
 8006eec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    /* Note : The I2C interrupts must be enabled after unlocking current process
    to avoid the risk of I2C interrupt handle execution before current
    process unlock */

    /* Enable interrupts */
    __HAL_I2C_ENABLE_IT(hi2c, enableIT);
 8006ef0:	68fb      	ldr	r3, [r7, #12]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	6859      	ldr	r1, [r3, #4]
 8006ef6:	68fb      	ldr	r3, [r7, #12]
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	69fa      	ldr	r2, [r7, #28]
 8006efc:	430a      	orrs	r2, r1
 8006efe:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 8006f00:	2300      	movs	r3, #0
 8006f02:	e000      	b.n	8006f06 <HAL_I2C_Master_Seq_Receive_IT+0x1e6>
  }
  else
  {
    return HAL_BUSY;
 8006f04:	2302      	movs	r3, #2
  }
}
 8006f06:	4618      	mov	r0, r3
 8006f08:	3724      	adds	r7, #36	; 0x24
 8006f0a:	46bd      	mov	sp, r7
 8006f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f10:	4770      	bx	lr
 8006f12:	bf00      	nop
 8006f14:	200000e0 	.word	0x200000e0
 8006f18:	14f8b589 	.word	0x14f8b589

08006f1c <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8006f1c:	b580      	push	{r7, lr}
 8006f1e:	b088      	sub	sp, #32
 8006f20:	af00      	add	r7, sp, #0
 8006f22:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8006f24:	2300      	movs	r3, #0
 8006f26:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	685b      	ldr	r3, [r3, #4]
 8006f2e:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f34:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006f3c:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006f44:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8006f46:	7bfb      	ldrb	r3, [r7, #15]
 8006f48:	2b10      	cmp	r3, #16
 8006f4a:	d003      	beq.n	8006f54 <HAL_I2C_EV_IRQHandler+0x38>
 8006f4c:	7bfb      	ldrb	r3, [r7, #15]
 8006f4e:	2b40      	cmp	r3, #64	; 0x40
 8006f50:	f040 80c1 	bne.w	80070d6 <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	699b      	ldr	r3, [r3, #24]
 8006f5a:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	695b      	ldr	r3, [r3, #20]
 8006f62:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8006f64:	69fb      	ldr	r3, [r7, #28]
 8006f66:	f003 0301 	and.w	r3, r3, #1
 8006f6a:	2b00      	cmp	r3, #0
 8006f6c:	d10d      	bne.n	8006f8a <HAL_I2C_EV_IRQHandler+0x6e>
 8006f6e:	693b      	ldr	r3, [r7, #16]
 8006f70:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8006f74:	d003      	beq.n	8006f7e <HAL_I2C_EV_IRQHandler+0x62>
 8006f76:	693b      	ldr	r3, [r7, #16]
 8006f78:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8006f7c:	d101      	bne.n	8006f82 <HAL_I2C_EV_IRQHandler+0x66>
 8006f7e:	2301      	movs	r3, #1
 8006f80:	e000      	b.n	8006f84 <HAL_I2C_EV_IRQHandler+0x68>
 8006f82:	2300      	movs	r3, #0
 8006f84:	2b01      	cmp	r3, #1
 8006f86:	f000 8132 	beq.w	80071ee <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006f8a:	69fb      	ldr	r3, [r7, #28]
 8006f8c:	f003 0301 	and.w	r3, r3, #1
 8006f90:	2b00      	cmp	r3, #0
 8006f92:	d00c      	beq.n	8006fae <HAL_I2C_EV_IRQHandler+0x92>
 8006f94:	697b      	ldr	r3, [r7, #20]
 8006f96:	0a5b      	lsrs	r3, r3, #9
 8006f98:	f003 0301 	and.w	r3, r3, #1
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	d006      	beq.n	8006fae <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8006fa0:	6878      	ldr	r0, [r7, #4]
 8006fa2:	f001 fe84 	bl	8008cae <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8006fa6:	6878      	ldr	r0, [r7, #4]
 8006fa8:	f000 fd83 	bl	8007ab2 <I2C_Master_SB>
 8006fac:	e092      	b.n	80070d4 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006fae:	69fb      	ldr	r3, [r7, #28]
 8006fb0:	08db      	lsrs	r3, r3, #3
 8006fb2:	f003 0301 	and.w	r3, r3, #1
 8006fb6:	2b00      	cmp	r3, #0
 8006fb8:	d009      	beq.n	8006fce <HAL_I2C_EV_IRQHandler+0xb2>
 8006fba:	697b      	ldr	r3, [r7, #20]
 8006fbc:	0a5b      	lsrs	r3, r3, #9
 8006fbe:	f003 0301 	and.w	r3, r3, #1
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	d003      	beq.n	8006fce <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8006fc6:	6878      	ldr	r0, [r7, #4]
 8006fc8:	f000 fdf9 	bl	8007bbe <I2C_Master_ADD10>
 8006fcc:	e082      	b.n	80070d4 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006fce:	69fb      	ldr	r3, [r7, #28]
 8006fd0:	085b      	lsrs	r3, r3, #1
 8006fd2:	f003 0301 	and.w	r3, r3, #1
 8006fd6:	2b00      	cmp	r3, #0
 8006fd8:	d009      	beq.n	8006fee <HAL_I2C_EV_IRQHandler+0xd2>
 8006fda:	697b      	ldr	r3, [r7, #20]
 8006fdc:	0a5b      	lsrs	r3, r3, #9
 8006fde:	f003 0301 	and.w	r3, r3, #1
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	d003      	beq.n	8006fee <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 8006fe6:	6878      	ldr	r0, [r7, #4]
 8006fe8:	f000 fe13 	bl	8007c12 <I2C_Master_ADDR>
 8006fec:	e072      	b.n	80070d4 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8006fee:	69bb      	ldr	r3, [r7, #24]
 8006ff0:	089b      	lsrs	r3, r3, #2
 8006ff2:	f003 0301 	and.w	r3, r3, #1
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	d03b      	beq.n	8007072 <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	685b      	ldr	r3, [r3, #4]
 8007000:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007004:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007008:	f000 80f3 	beq.w	80071f2 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800700c:	69fb      	ldr	r3, [r7, #28]
 800700e:	09db      	lsrs	r3, r3, #7
 8007010:	f003 0301 	and.w	r3, r3, #1
 8007014:	2b00      	cmp	r3, #0
 8007016:	d00f      	beq.n	8007038 <HAL_I2C_EV_IRQHandler+0x11c>
 8007018:	697b      	ldr	r3, [r7, #20]
 800701a:	0a9b      	lsrs	r3, r3, #10
 800701c:	f003 0301 	and.w	r3, r3, #1
 8007020:	2b00      	cmp	r3, #0
 8007022:	d009      	beq.n	8007038 <HAL_I2C_EV_IRQHandler+0x11c>
 8007024:	69fb      	ldr	r3, [r7, #28]
 8007026:	089b      	lsrs	r3, r3, #2
 8007028:	f003 0301 	and.w	r3, r3, #1
 800702c:	2b00      	cmp	r3, #0
 800702e:	d103      	bne.n	8007038 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8007030:	6878      	ldr	r0, [r7, #4]
 8007032:	f000 f9f3 	bl	800741c <I2C_MasterTransmit_TXE>
 8007036:	e04d      	b.n	80070d4 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8007038:	69fb      	ldr	r3, [r7, #28]
 800703a:	089b      	lsrs	r3, r3, #2
 800703c:	f003 0301 	and.w	r3, r3, #1
 8007040:	2b00      	cmp	r3, #0
 8007042:	f000 80d6 	beq.w	80071f2 <HAL_I2C_EV_IRQHandler+0x2d6>
 8007046:	697b      	ldr	r3, [r7, #20]
 8007048:	0a5b      	lsrs	r3, r3, #9
 800704a:	f003 0301 	and.w	r3, r3, #1
 800704e:	2b00      	cmp	r3, #0
 8007050:	f000 80cf 	beq.w	80071f2 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8007054:	7bbb      	ldrb	r3, [r7, #14]
 8007056:	2b21      	cmp	r3, #33	; 0x21
 8007058:	d103      	bne.n	8007062 <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 800705a:	6878      	ldr	r0, [r7, #4]
 800705c:	f000 fa7a 	bl	8007554 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8007060:	e0c7      	b.n	80071f2 <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 8007062:	7bfb      	ldrb	r3, [r7, #15]
 8007064:	2b40      	cmp	r3, #64	; 0x40
 8007066:	f040 80c4 	bne.w	80071f2 <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 800706a:	6878      	ldr	r0, [r7, #4]
 800706c:	f000 fae8 	bl	8007640 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8007070:	e0bf      	b.n	80071f2 <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	685b      	ldr	r3, [r3, #4]
 8007078:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800707c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007080:	f000 80b7 	beq.w	80071f2 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8007084:	69fb      	ldr	r3, [r7, #28]
 8007086:	099b      	lsrs	r3, r3, #6
 8007088:	f003 0301 	and.w	r3, r3, #1
 800708c:	2b00      	cmp	r3, #0
 800708e:	d00f      	beq.n	80070b0 <HAL_I2C_EV_IRQHandler+0x194>
 8007090:	697b      	ldr	r3, [r7, #20]
 8007092:	0a9b      	lsrs	r3, r3, #10
 8007094:	f003 0301 	and.w	r3, r3, #1
 8007098:	2b00      	cmp	r3, #0
 800709a:	d009      	beq.n	80070b0 <HAL_I2C_EV_IRQHandler+0x194>
 800709c:	69fb      	ldr	r3, [r7, #28]
 800709e:	089b      	lsrs	r3, r3, #2
 80070a0:	f003 0301 	and.w	r3, r3, #1
 80070a4:	2b00      	cmp	r3, #0
 80070a6:	d103      	bne.n	80070b0 <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 80070a8:	6878      	ldr	r0, [r7, #4]
 80070aa:	f000 fb5d 	bl	8007768 <I2C_MasterReceive_RXNE>
 80070ae:	e011      	b.n	80070d4 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80070b0:	69fb      	ldr	r3, [r7, #28]
 80070b2:	089b      	lsrs	r3, r3, #2
 80070b4:	f003 0301 	and.w	r3, r3, #1
 80070b8:	2b00      	cmp	r3, #0
 80070ba:	f000 809a 	beq.w	80071f2 <HAL_I2C_EV_IRQHandler+0x2d6>
 80070be:	697b      	ldr	r3, [r7, #20]
 80070c0:	0a5b      	lsrs	r3, r3, #9
 80070c2:	f003 0301 	and.w	r3, r3, #1
 80070c6:	2b00      	cmp	r3, #0
 80070c8:	f000 8093 	beq.w	80071f2 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 80070cc:	6878      	ldr	r0, [r7, #4]
 80070ce:	f000 fc06 	bl	80078de <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80070d2:	e08e      	b.n	80071f2 <HAL_I2C_EV_IRQHandler+0x2d6>
 80070d4:	e08d      	b.n	80071f2 <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80070da:	2b00      	cmp	r3, #0
 80070dc:	d004      	beq.n	80070e8 <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	695b      	ldr	r3, [r3, #20]
 80070e4:	61fb      	str	r3, [r7, #28]
 80070e6:	e007      	b.n	80070f8 <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	699b      	ldr	r3, [r3, #24]
 80070ee:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	695b      	ldr	r3, [r3, #20]
 80070f6:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80070f8:	69fb      	ldr	r3, [r7, #28]
 80070fa:	085b      	lsrs	r3, r3, #1
 80070fc:	f003 0301 	and.w	r3, r3, #1
 8007100:	2b00      	cmp	r3, #0
 8007102:	d012      	beq.n	800712a <HAL_I2C_EV_IRQHandler+0x20e>
 8007104:	697b      	ldr	r3, [r7, #20]
 8007106:	0a5b      	lsrs	r3, r3, #9
 8007108:	f003 0301 	and.w	r3, r3, #1
 800710c:	2b00      	cmp	r3, #0
 800710e:	d00c      	beq.n	800712a <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007114:	2b00      	cmp	r3, #0
 8007116:	d003      	beq.n	8007120 <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	699b      	ldr	r3, [r3, #24]
 800711e:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8007120:	69b9      	ldr	r1, [r7, #24]
 8007122:	6878      	ldr	r0, [r7, #4]
 8007124:	f000 ffc4 	bl	80080b0 <I2C_Slave_ADDR>
 8007128:	e066      	b.n	80071f8 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800712a:	69fb      	ldr	r3, [r7, #28]
 800712c:	091b      	lsrs	r3, r3, #4
 800712e:	f003 0301 	and.w	r3, r3, #1
 8007132:	2b00      	cmp	r3, #0
 8007134:	d009      	beq.n	800714a <HAL_I2C_EV_IRQHandler+0x22e>
 8007136:	697b      	ldr	r3, [r7, #20]
 8007138:	0a5b      	lsrs	r3, r3, #9
 800713a:	f003 0301 	and.w	r3, r3, #1
 800713e:	2b00      	cmp	r3, #0
 8007140:	d003      	beq.n	800714a <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 8007142:	6878      	ldr	r0, [r7, #4]
 8007144:	f000 fffe 	bl	8008144 <I2C_Slave_STOPF>
 8007148:	e056      	b.n	80071f8 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800714a:	7bbb      	ldrb	r3, [r7, #14]
 800714c:	2b21      	cmp	r3, #33	; 0x21
 800714e:	d002      	beq.n	8007156 <HAL_I2C_EV_IRQHandler+0x23a>
 8007150:	7bbb      	ldrb	r3, [r7, #14]
 8007152:	2b29      	cmp	r3, #41	; 0x29
 8007154:	d125      	bne.n	80071a2 <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8007156:	69fb      	ldr	r3, [r7, #28]
 8007158:	09db      	lsrs	r3, r3, #7
 800715a:	f003 0301 	and.w	r3, r3, #1
 800715e:	2b00      	cmp	r3, #0
 8007160:	d00f      	beq.n	8007182 <HAL_I2C_EV_IRQHandler+0x266>
 8007162:	697b      	ldr	r3, [r7, #20]
 8007164:	0a9b      	lsrs	r3, r3, #10
 8007166:	f003 0301 	and.w	r3, r3, #1
 800716a:	2b00      	cmp	r3, #0
 800716c:	d009      	beq.n	8007182 <HAL_I2C_EV_IRQHandler+0x266>
 800716e:	69fb      	ldr	r3, [r7, #28]
 8007170:	089b      	lsrs	r3, r3, #2
 8007172:	f003 0301 	and.w	r3, r3, #1
 8007176:	2b00      	cmp	r3, #0
 8007178:	d103      	bne.n	8007182 <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 800717a:	6878      	ldr	r0, [r7, #4]
 800717c:	f000 feda 	bl	8007f34 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8007180:	e039      	b.n	80071f6 <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8007182:	69fb      	ldr	r3, [r7, #28]
 8007184:	089b      	lsrs	r3, r3, #2
 8007186:	f003 0301 	and.w	r3, r3, #1
 800718a:	2b00      	cmp	r3, #0
 800718c:	d033      	beq.n	80071f6 <HAL_I2C_EV_IRQHandler+0x2da>
 800718e:	697b      	ldr	r3, [r7, #20]
 8007190:	0a5b      	lsrs	r3, r3, #9
 8007192:	f003 0301 	and.w	r3, r3, #1
 8007196:	2b00      	cmp	r3, #0
 8007198:	d02d      	beq.n	80071f6 <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 800719a:	6878      	ldr	r0, [r7, #4]
 800719c:	f000 ff07 	bl	8007fae <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80071a0:	e029      	b.n	80071f6 <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80071a2:	69fb      	ldr	r3, [r7, #28]
 80071a4:	099b      	lsrs	r3, r3, #6
 80071a6:	f003 0301 	and.w	r3, r3, #1
 80071aa:	2b00      	cmp	r3, #0
 80071ac:	d00f      	beq.n	80071ce <HAL_I2C_EV_IRQHandler+0x2b2>
 80071ae:	697b      	ldr	r3, [r7, #20]
 80071b0:	0a9b      	lsrs	r3, r3, #10
 80071b2:	f003 0301 	and.w	r3, r3, #1
 80071b6:	2b00      	cmp	r3, #0
 80071b8:	d009      	beq.n	80071ce <HAL_I2C_EV_IRQHandler+0x2b2>
 80071ba:	69fb      	ldr	r3, [r7, #28]
 80071bc:	089b      	lsrs	r3, r3, #2
 80071be:	f003 0301 	and.w	r3, r3, #1
 80071c2:	2b00      	cmp	r3, #0
 80071c4:	d103      	bne.n	80071ce <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 80071c6:	6878      	ldr	r0, [r7, #4]
 80071c8:	f000 ff12 	bl	8007ff0 <I2C_SlaveReceive_RXNE>
 80071cc:	e014      	b.n	80071f8 <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80071ce:	69fb      	ldr	r3, [r7, #28]
 80071d0:	089b      	lsrs	r3, r3, #2
 80071d2:	f003 0301 	and.w	r3, r3, #1
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	d00e      	beq.n	80071f8 <HAL_I2C_EV_IRQHandler+0x2dc>
 80071da:	697b      	ldr	r3, [r7, #20]
 80071dc:	0a5b      	lsrs	r3, r3, #9
 80071de:	f003 0301 	and.w	r3, r3, #1
 80071e2:	2b00      	cmp	r3, #0
 80071e4:	d008      	beq.n	80071f8 <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 80071e6:	6878      	ldr	r0, [r7, #4]
 80071e8:	f000 ff40 	bl	800806c <I2C_SlaveReceive_BTF>
 80071ec:	e004      	b.n	80071f8 <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 80071ee:	bf00      	nop
 80071f0:	e002      	b.n	80071f8 <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80071f2:	bf00      	nop
 80071f4:	e000      	b.n	80071f8 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80071f6:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 80071f8:	3720      	adds	r7, #32
 80071fa:	46bd      	mov	sp, r7
 80071fc:	bd80      	pop	{r7, pc}

080071fe <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80071fe:	b580      	push	{r7, lr}
 8007200:	b08a      	sub	sp, #40	; 0x28
 8007202:	af00      	add	r7, sp, #0
 8007204:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	695b      	ldr	r3, [r3, #20]
 800720c:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	685b      	ldr	r3, [r3, #4]
 8007214:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 8007216:	2300      	movs	r3, #0
 8007218:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007220:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8007222:	6a3b      	ldr	r3, [r7, #32]
 8007224:	0a1b      	lsrs	r3, r3, #8
 8007226:	f003 0301 	and.w	r3, r3, #1
 800722a:	2b00      	cmp	r3, #0
 800722c:	d00e      	beq.n	800724c <HAL_I2C_ER_IRQHandler+0x4e>
 800722e:	69fb      	ldr	r3, [r7, #28]
 8007230:	0a1b      	lsrs	r3, r3, #8
 8007232:	f003 0301 	and.w	r3, r3, #1
 8007236:	2b00      	cmp	r3, #0
 8007238:	d008      	beq.n	800724c <HAL_I2C_ER_IRQHandler+0x4e>
  {
    error |= HAL_I2C_ERROR_BERR;
 800723a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800723c:	f043 0301 	orr.w	r3, r3, #1
 8007240:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800724a:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800724c:	6a3b      	ldr	r3, [r7, #32]
 800724e:	0a5b      	lsrs	r3, r3, #9
 8007250:	f003 0301 	and.w	r3, r3, #1
 8007254:	2b00      	cmp	r3, #0
 8007256:	d00e      	beq.n	8007276 <HAL_I2C_ER_IRQHandler+0x78>
 8007258:	69fb      	ldr	r3, [r7, #28]
 800725a:	0a1b      	lsrs	r3, r3, #8
 800725c:	f003 0301 	and.w	r3, r3, #1
 8007260:	2b00      	cmp	r3, #0
 8007262:	d008      	beq.n	8007276 <HAL_I2C_ER_IRQHandler+0x78>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8007264:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007266:	f043 0302 	orr.w	r3, r3, #2
 800726a:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	f46f 7200 	mvn.w	r2, #512	; 0x200
 8007274:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8007276:	6a3b      	ldr	r3, [r7, #32]
 8007278:	0a9b      	lsrs	r3, r3, #10
 800727a:	f003 0301 	and.w	r3, r3, #1
 800727e:	2b00      	cmp	r3, #0
 8007280:	d03f      	beq.n	8007302 <HAL_I2C_ER_IRQHandler+0x104>
 8007282:	69fb      	ldr	r3, [r7, #28]
 8007284:	0a1b      	lsrs	r3, r3, #8
 8007286:	f003 0301 	and.w	r3, r3, #1
 800728a:	2b00      	cmp	r3, #0
 800728c:	d039      	beq.n	8007302 <HAL_I2C_ER_IRQHandler+0x104>
  {
    tmp1 = CurrentMode;
 800728e:	7efb      	ldrb	r3, [r7, #27]
 8007290:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007296:	b29b      	uxth	r3, r3
 8007298:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80072a0:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80072a6:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 80072a8:	7ebb      	ldrb	r3, [r7, #26]
 80072aa:	2b20      	cmp	r3, #32
 80072ac:	d112      	bne.n	80072d4 <HAL_I2C_ER_IRQHandler+0xd6>
 80072ae:	697b      	ldr	r3, [r7, #20]
 80072b0:	2b00      	cmp	r3, #0
 80072b2:	d10f      	bne.n	80072d4 <HAL_I2C_ER_IRQHandler+0xd6>
 80072b4:	7cfb      	ldrb	r3, [r7, #19]
 80072b6:	2b21      	cmp	r3, #33	; 0x21
 80072b8:	d008      	beq.n	80072cc <HAL_I2C_ER_IRQHandler+0xce>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 80072ba:	7cfb      	ldrb	r3, [r7, #19]
 80072bc:	2b29      	cmp	r3, #41	; 0x29
 80072be:	d005      	beq.n	80072cc <HAL_I2C_ER_IRQHandler+0xce>
 80072c0:	7cfb      	ldrb	r3, [r7, #19]
 80072c2:	2b28      	cmp	r3, #40	; 0x28
 80072c4:	d106      	bne.n	80072d4 <HAL_I2C_ER_IRQHandler+0xd6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 80072c6:	68fb      	ldr	r3, [r7, #12]
 80072c8:	2b21      	cmp	r3, #33	; 0x21
 80072ca:	d103      	bne.n	80072d4 <HAL_I2C_ER_IRQHandler+0xd6>
    {
      I2C_Slave_AF(hi2c);
 80072cc:	6878      	ldr	r0, [r7, #4]
 80072ce:	f001 f869 	bl	80083a4 <I2C_Slave_AF>
 80072d2:	e016      	b.n	8007302 <HAL_I2C_ER_IRQHandler+0x104>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80072dc:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 80072de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072e0:	f043 0304 	orr.w	r3, r3, #4
 80072e4:	627b      	str	r3, [r7, #36]	; 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 80072e6:	7efb      	ldrb	r3, [r7, #27]
 80072e8:	2b10      	cmp	r3, #16
 80072ea:	d002      	beq.n	80072f2 <HAL_I2C_ER_IRQHandler+0xf4>
 80072ec:	7efb      	ldrb	r3, [r7, #27]
 80072ee:	2b40      	cmp	r3, #64	; 0x40
 80072f0:	d107      	bne.n	8007302 <HAL_I2C_ER_IRQHandler+0x104>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	681a      	ldr	r2, [r3, #0]
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007300:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8007302:	6a3b      	ldr	r3, [r7, #32]
 8007304:	0adb      	lsrs	r3, r3, #11
 8007306:	f003 0301 	and.w	r3, r3, #1
 800730a:	2b00      	cmp	r3, #0
 800730c:	d00e      	beq.n	800732c <HAL_I2C_ER_IRQHandler+0x12e>
 800730e:	69fb      	ldr	r3, [r7, #28]
 8007310:	0a1b      	lsrs	r3, r3, #8
 8007312:	f003 0301 	and.w	r3, r3, #1
 8007316:	2b00      	cmp	r3, #0
 8007318:	d008      	beq.n	800732c <HAL_I2C_ER_IRQHandler+0x12e>
  {
    error |= HAL_I2C_ERROR_OVR;
 800731a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800731c:	f043 0308 	orr.w	r3, r3, #8
 8007320:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 800732a:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 800732c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800732e:	2b00      	cmp	r3, #0
 8007330:	d008      	beq.n	8007344 <HAL_I2C_ER_IRQHandler+0x146>
  {
    hi2c->ErrorCode |= error;
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007336:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007338:	431a      	orrs	r2, r3
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	641a      	str	r2, [r3, #64]	; 0x40
    I2C_ITError(hi2c);
 800733e:	6878      	ldr	r0, [r7, #4]
 8007340:	f001 f8a0 	bl	8008484 <I2C_ITError>
  }
}
 8007344:	bf00      	nop
 8007346:	3728      	adds	r7, #40	; 0x28
 8007348:	46bd      	mov	sp, r7
 800734a:	bd80      	pop	{r7, pc}

0800734c <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800734c:	b480      	push	{r7}
 800734e:	b083      	sub	sp, #12
 8007350:	af00      	add	r7, sp, #0
 8007352:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8007354:	bf00      	nop
 8007356:	370c      	adds	r7, #12
 8007358:	46bd      	mov	sp, r7
 800735a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800735e:	4770      	bx	lr

08007360 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8007360:	b480      	push	{r7}
 8007362:	b083      	sub	sp, #12
 8007364:	af00      	add	r7, sp, #0
 8007366:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8007368:	bf00      	nop
 800736a:	370c      	adds	r7, #12
 800736c:	46bd      	mov	sp, r7
 800736e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007372:	4770      	bx	lr

08007374 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8007374:	b480      	push	{r7}
 8007376:	b083      	sub	sp, #12
 8007378:	af00      	add	r7, sp, #0
 800737a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 800737c:	bf00      	nop
 800737e:	370c      	adds	r7, #12
 8007380:	46bd      	mov	sp, r7
 8007382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007386:	4770      	bx	lr

08007388 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8007388:	b480      	push	{r7}
 800738a:	b083      	sub	sp, #12
 800738c:	af00      	add	r7, sp, #0
 800738e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8007390:	bf00      	nop
 8007392:	370c      	adds	r7, #12
 8007394:	46bd      	mov	sp, r7
 8007396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800739a:	4770      	bx	lr

0800739c <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 800739c:	b480      	push	{r7}
 800739e:	b083      	sub	sp, #12
 80073a0:	af00      	add	r7, sp, #0
 80073a2:	6078      	str	r0, [r7, #4]
 80073a4:	460b      	mov	r3, r1
 80073a6:	70fb      	strb	r3, [r7, #3]
 80073a8:	4613      	mov	r3, r2
 80073aa:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 80073ac:	bf00      	nop
 80073ae:	370c      	adds	r7, #12
 80073b0:	46bd      	mov	sp, r7
 80073b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073b6:	4770      	bx	lr

080073b8 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80073b8:	b480      	push	{r7}
 80073ba:	b083      	sub	sp, #12
 80073bc:	af00      	add	r7, sp, #0
 80073be:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 80073c0:	bf00      	nop
 80073c2:	370c      	adds	r7, #12
 80073c4:	46bd      	mov	sp, r7
 80073c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073ca:	4770      	bx	lr

080073cc <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80073cc:	b480      	push	{r7}
 80073ce:	b083      	sub	sp, #12
 80073d0:	af00      	add	r7, sp, #0
 80073d2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 80073d4:	bf00      	nop
 80073d6:	370c      	adds	r7, #12
 80073d8:	46bd      	mov	sp, r7
 80073da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073de:	4770      	bx	lr

080073e0 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80073e0:	b480      	push	{r7}
 80073e2:	b083      	sub	sp, #12
 80073e4:	af00      	add	r7, sp, #0
 80073e6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 80073e8:	bf00      	nop
 80073ea:	370c      	adds	r7, #12
 80073ec:	46bd      	mov	sp, r7
 80073ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073f2:	4770      	bx	lr

080073f4 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80073f4:	b480      	push	{r7}
 80073f6:	b083      	sub	sp, #12
 80073f8:	af00      	add	r7, sp, #0
 80073fa:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 80073fc:	bf00      	nop
 80073fe:	370c      	adds	r7, #12
 8007400:	46bd      	mov	sp, r7
 8007402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007406:	4770      	bx	lr

08007408 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8007408:	b480      	push	{r7}
 800740a:	b083      	sub	sp, #12
 800740c:	af00      	add	r7, sp, #0
 800740e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8007410:	bf00      	nop
 8007412:	370c      	adds	r7, #12
 8007414:	46bd      	mov	sp, r7
 8007416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800741a:	4770      	bx	lr

0800741c <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 800741c:	b580      	push	{r7, lr}
 800741e:	b084      	sub	sp, #16
 8007420:	af00      	add	r7, sp, #0
 8007422:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800742a:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007432:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007438:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800743e:	2b00      	cmp	r3, #0
 8007440:	d150      	bne.n	80074e4 <I2C_MasterTransmit_TXE+0xc8>
 8007442:	7bfb      	ldrb	r3, [r7, #15]
 8007444:	2b21      	cmp	r3, #33	; 0x21
 8007446:	d14d      	bne.n	80074e4 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8007448:	68bb      	ldr	r3, [r7, #8]
 800744a:	2b08      	cmp	r3, #8
 800744c:	d01d      	beq.n	800748a <I2C_MasterTransmit_TXE+0x6e>
 800744e:	68bb      	ldr	r3, [r7, #8]
 8007450:	2b20      	cmp	r3, #32
 8007452:	d01a      	beq.n	800748a <I2C_MasterTransmit_TXE+0x6e>
 8007454:	68bb      	ldr	r3, [r7, #8]
 8007456:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800745a:	d016      	beq.n	800748a <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	685a      	ldr	r2, [r3, #4]
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800746a:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	2211      	movs	r2, #17
 8007470:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	2200      	movs	r2, #0
 8007476:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	2220      	movs	r2, #32
 800747e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8007482:	6878      	ldr	r0, [r7, #4]
 8007484:	f7ff ff62 	bl	800734c <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8007488:	e060      	b.n	800754c <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	685a      	ldr	r2, [r3, #4]
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8007498:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	681a      	ldr	r2, [r3, #0]
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80074a8:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	2200      	movs	r2, #0
 80074ae:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	2220      	movs	r2, #32
 80074b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80074be:	b2db      	uxtb	r3, r3
 80074c0:	2b40      	cmp	r3, #64	; 0x40
 80074c2:	d107      	bne.n	80074d4 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	2200      	movs	r2, #0
 80074c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 80074cc:	6878      	ldr	r0, [r7, #4]
 80074ce:	f7ff ff7d 	bl	80073cc <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80074d2:	e03b      	b.n	800754c <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	2200      	movs	r2, #0
 80074d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80074dc:	6878      	ldr	r0, [r7, #4]
 80074de:	f7ff ff35 	bl	800734c <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80074e2:	e033      	b.n	800754c <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 80074e4:	7bfb      	ldrb	r3, [r7, #15]
 80074e6:	2b21      	cmp	r3, #33	; 0x21
 80074e8:	d005      	beq.n	80074f6 <I2C_MasterTransmit_TXE+0xda>
 80074ea:	7bbb      	ldrb	r3, [r7, #14]
 80074ec:	2b40      	cmp	r3, #64	; 0x40
 80074ee:	d12d      	bne.n	800754c <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 80074f0:	7bfb      	ldrb	r3, [r7, #15]
 80074f2:	2b22      	cmp	r3, #34	; 0x22
 80074f4:	d12a      	bne.n	800754c <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80074fa:	b29b      	uxth	r3, r3
 80074fc:	2b00      	cmp	r3, #0
 80074fe:	d108      	bne.n	8007512 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	681b      	ldr	r3, [r3, #0]
 8007504:	685a      	ldr	r2, [r3, #4]
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800750e:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8007510:	e01c      	b.n	800754c <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007518:	b2db      	uxtb	r3, r3
 800751a:	2b40      	cmp	r3, #64	; 0x40
 800751c:	d103      	bne.n	8007526 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 800751e:	6878      	ldr	r0, [r7, #4]
 8007520:	f000 f88e 	bl	8007640 <I2C_MemoryTransmit_TXE_BTF>
}
 8007524:	e012      	b.n	800754c <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800752a:	781a      	ldrb	r2, [r3, #0]
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007536:	1c5a      	adds	r2, r3, #1
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007540:	b29b      	uxth	r3, r3
 8007542:	3b01      	subs	r3, #1
 8007544:	b29a      	uxth	r2, r3
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 800754a:	e7ff      	b.n	800754c <I2C_MasterTransmit_TXE+0x130>
 800754c:	bf00      	nop
 800754e:	3710      	adds	r7, #16
 8007550:	46bd      	mov	sp, r7
 8007552:	bd80      	pop	{r7, pc}

08007554 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8007554:	b580      	push	{r7, lr}
 8007556:	b084      	sub	sp, #16
 8007558:	af00      	add	r7, sp, #0
 800755a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007560:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007568:	b2db      	uxtb	r3, r3
 800756a:	2b21      	cmp	r3, #33	; 0x21
 800756c:	d164      	bne.n	8007638 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007572:	b29b      	uxth	r3, r3
 8007574:	2b00      	cmp	r3, #0
 8007576:	d012      	beq.n	800759e <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800757c:	781a      	ldrb	r2, [r3, #0]
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007588:	1c5a      	adds	r2, r3, #1
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007592:	b29b      	uxth	r3, r3
 8007594:	3b01      	subs	r3, #1
 8007596:	b29a      	uxth	r2, r3
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 800759c:	e04c      	b.n	8007638 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800759e:	68fb      	ldr	r3, [r7, #12]
 80075a0:	2b08      	cmp	r3, #8
 80075a2:	d01d      	beq.n	80075e0 <I2C_MasterTransmit_BTF+0x8c>
 80075a4:	68fb      	ldr	r3, [r7, #12]
 80075a6:	2b20      	cmp	r3, #32
 80075a8:	d01a      	beq.n	80075e0 <I2C_MasterTransmit_BTF+0x8c>
 80075aa:	68fb      	ldr	r3, [r7, #12]
 80075ac:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80075b0:	d016      	beq.n	80075e0 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	685a      	ldr	r2, [r3, #4]
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80075c0:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	2211      	movs	r2, #17
 80075c6:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	2200      	movs	r2, #0
 80075cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	2220      	movs	r2, #32
 80075d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80075d8:	6878      	ldr	r0, [r7, #4]
 80075da:	f7ff feb7 	bl	800734c <HAL_I2C_MasterTxCpltCallback>
}
 80075de:	e02b      	b.n	8007638 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	681b      	ldr	r3, [r3, #0]
 80075e4:	685a      	ldr	r2, [r3, #4]
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80075ee:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	681a      	ldr	r2, [r3, #0]
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80075fe:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	2200      	movs	r2, #0
 8007604:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	2220      	movs	r2, #32
 800760a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007614:	b2db      	uxtb	r3, r3
 8007616:	2b40      	cmp	r3, #64	; 0x40
 8007618:	d107      	bne.n	800762a <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	2200      	movs	r2, #0
 800761e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 8007622:	6878      	ldr	r0, [r7, #4]
 8007624:	f7ff fed2 	bl	80073cc <HAL_I2C_MemTxCpltCallback>
}
 8007628:	e006      	b.n	8007638 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	2200      	movs	r2, #0
 800762e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 8007632:	6878      	ldr	r0, [r7, #4]
 8007634:	f7ff fe8a 	bl	800734c <HAL_I2C_MasterTxCpltCallback>
}
 8007638:	bf00      	nop
 800763a:	3710      	adds	r7, #16
 800763c:	46bd      	mov	sp, r7
 800763e:	bd80      	pop	{r7, pc}

08007640 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8007640:	b580      	push	{r7, lr}
 8007642:	b084      	sub	sp, #16
 8007644:	af00      	add	r7, sp, #0
 8007646:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800764e:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007654:	2b00      	cmp	r3, #0
 8007656:	d11d      	bne.n	8007694 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800765c:	2b01      	cmp	r3, #1
 800765e:	d10b      	bne.n	8007678 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007664:	b2da      	uxtb	r2, r3
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007670:	1c9a      	adds	r2, r3, #2
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	651a      	str	r2, [r3, #80]	; 0x50
  }
  else
  {
    /* Do nothing */
  }
}
 8007676:	e073      	b.n	8007760 <I2C_MemoryTransmit_TXE_BTF+0x120>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800767c:	b29b      	uxth	r3, r3
 800767e:	121b      	asrs	r3, r3, #8
 8007680:	b2da      	uxtb	r2, r3
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800768c:	1c5a      	adds	r2, r3, #1
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	651a      	str	r2, [r3, #80]	; 0x50
}
 8007692:	e065      	b.n	8007760 <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 1U)
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007698:	2b01      	cmp	r3, #1
 800769a:	d10b      	bne.n	80076b4 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80076a0:	b2da      	uxtb	r2, r3
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80076ac:	1c5a      	adds	r2, r3, #1
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	651a      	str	r2, [r3, #80]	; 0x50
}
 80076b2:	e055      	b.n	8007760 <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 2U)
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80076b8:	2b02      	cmp	r3, #2
 80076ba:	d151      	bne.n	8007760 <I2C_MemoryTransmit_TXE_BTF+0x120>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 80076bc:	7bfb      	ldrb	r3, [r7, #15]
 80076be:	2b22      	cmp	r3, #34	; 0x22
 80076c0:	d10d      	bne.n	80076de <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	681b      	ldr	r3, [r3, #0]
 80076c6:	681a      	ldr	r2, [r3, #0]
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80076d0:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80076d6:	1c5a      	adds	r2, r3, #1
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	651a      	str	r2, [r3, #80]	; 0x50
}
 80076dc:	e040      	b.n	8007760 <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80076e2:	b29b      	uxth	r3, r3
 80076e4:	2b00      	cmp	r3, #0
 80076e6:	d015      	beq.n	8007714 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 80076e8:	7bfb      	ldrb	r3, [r7, #15]
 80076ea:	2b21      	cmp	r3, #33	; 0x21
 80076ec:	d112      	bne.n	8007714 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80076f2:	781a      	ldrb	r2, [r3, #0]
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80076fe:	1c5a      	adds	r2, r3, #1
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007708:	b29b      	uxth	r3, r3
 800770a:	3b01      	subs	r3, #1
 800770c:	b29a      	uxth	r2, r3
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8007712:	e025      	b.n	8007760 <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007718:	b29b      	uxth	r3, r3
 800771a:	2b00      	cmp	r3, #0
 800771c:	d120      	bne.n	8007760 <I2C_MemoryTransmit_TXE_BTF+0x120>
 800771e:	7bfb      	ldrb	r3, [r7, #15]
 8007720:	2b21      	cmp	r3, #33	; 0x21
 8007722:	d11d      	bne.n	8007760 <I2C_MemoryTransmit_TXE_BTF+0x120>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	685a      	ldr	r2, [r3, #4]
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8007732:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	681a      	ldr	r2, [r3, #0]
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007742:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	2200      	movs	r2, #0
 8007748:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	2220      	movs	r2, #32
 800774e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	2200      	movs	r2, #0
 8007756:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 800775a:	6878      	ldr	r0, [r7, #4]
 800775c:	f7ff fe36 	bl	80073cc <HAL_I2C_MemTxCpltCallback>
}
 8007760:	bf00      	nop
 8007762:	3710      	adds	r7, #16
 8007764:	46bd      	mov	sp, r7
 8007766:	bd80      	pop	{r7, pc}

08007768 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8007768:	b580      	push	{r7, lr}
 800776a:	b084      	sub	sp, #16
 800776c:	af00      	add	r7, sp, #0
 800776e:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007776:	b2db      	uxtb	r3, r3
 8007778:	2b22      	cmp	r3, #34	; 0x22
 800777a:	f040 80ac 	bne.w	80078d6 <I2C_MasterReceive_RXNE+0x16e>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007782:	b29b      	uxth	r3, r3
 8007784:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 8007786:	68fb      	ldr	r3, [r7, #12]
 8007788:	2b03      	cmp	r3, #3
 800778a:	d921      	bls.n	80077d0 <I2C_MasterReceive_RXNE+0x68>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	691a      	ldr	r2, [r3, #16]
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007796:	b2d2      	uxtb	r2, r2
 8007798:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800779e:	1c5a      	adds	r2, r3, #1
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80077a8:	b29b      	uxth	r3, r3
 80077aa:	3b01      	subs	r3, #1
 80077ac:	b29a      	uxth	r2, r3
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80077b6:	b29b      	uxth	r3, r3
 80077b8:	2b03      	cmp	r3, #3
 80077ba:	f040 808c 	bne.w	80078d6 <I2C_MasterReceive_RXNE+0x16e>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	685a      	ldr	r2, [r3, #4]
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80077cc:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 80077ce:	e082      	b.n	80078d6 <I2C_MasterReceive_RXNE+0x16e>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80077d4:	2b02      	cmp	r3, #2
 80077d6:	d075      	beq.n	80078c4 <I2C_MasterReceive_RXNE+0x15c>
 80077d8:	68fb      	ldr	r3, [r7, #12]
 80077da:	2b01      	cmp	r3, #1
 80077dc:	d002      	beq.n	80077e4 <I2C_MasterReceive_RXNE+0x7c>
 80077de:	68fb      	ldr	r3, [r7, #12]
 80077e0:	2b00      	cmp	r3, #0
 80077e2:	d16f      	bne.n	80078c4 <I2C_MasterReceive_RXNE+0x15c>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80077e4:	6878      	ldr	r0, [r7, #4]
 80077e6:	f001 fa01 	bl	8008bec <I2C_WaitOnSTOPRequestThroughIT>
 80077ea:	4603      	mov	r3, r0
 80077ec:	2b00      	cmp	r3, #0
 80077ee:	d142      	bne.n	8007876 <I2C_MasterReceive_RXNE+0x10e>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	681a      	ldr	r2, [r3, #0]
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80077fe:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	685a      	ldr	r2, [r3, #4]
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	681b      	ldr	r3, [r3, #0]
 800780a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800780e:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	691a      	ldr	r2, [r3, #16]
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800781a:	b2d2      	uxtb	r2, r2
 800781c:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007822:	1c5a      	adds	r2, r3, #1
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800782c:	b29b      	uxth	r3, r3
 800782e:	3b01      	subs	r3, #1
 8007830:	b29a      	uxth	r2, r3
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	2220      	movs	r2, #32
 800783a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007844:	b2db      	uxtb	r3, r3
 8007846:	2b40      	cmp	r3, #64	; 0x40
 8007848:	d10a      	bne.n	8007860 <I2C_MasterReceive_RXNE+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	2200      	movs	r2, #0
 800784e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	2200      	movs	r2, #0
 8007856:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8007858:	6878      	ldr	r0, [r7, #4]
 800785a:	f7ff fdc1 	bl	80073e0 <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800785e:	e03a      	b.n	80078d6 <I2C_MasterReceive_RXNE+0x16e>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	2200      	movs	r2, #0
 8007864:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	2212      	movs	r2, #18
 800786c:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 800786e:	6878      	ldr	r0, [r7, #4]
 8007870:	f7ff fd76 	bl	8007360 <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8007874:	e02f      	b.n	80078d6 <I2C_MasterReceive_RXNE+0x16e>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	685a      	ldr	r2, [r3, #4]
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8007884:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	691a      	ldr	r2, [r3, #16]
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007890:	b2d2      	uxtb	r2, r2
 8007892:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007898:	1c5a      	adds	r2, r3, #1
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80078a2:	b29b      	uxth	r3, r3
 80078a4:	3b01      	subs	r3, #1
 80078a6:	b29a      	uxth	r2, r3
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	2220      	movs	r2, #32
 80078b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	2200      	movs	r2, #0
 80078b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 80078bc:	6878      	ldr	r0, [r7, #4]
 80078be:	f7ff fd99 	bl	80073f4 <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80078c2:	e008      	b.n	80078d6 <I2C_MasterReceive_RXNE+0x16e>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	685a      	ldr	r2, [r3, #4]
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	681b      	ldr	r3, [r3, #0]
 80078ce:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80078d2:	605a      	str	r2, [r3, #4]
}
 80078d4:	e7ff      	b.n	80078d6 <I2C_MasterReceive_RXNE+0x16e>
 80078d6:	bf00      	nop
 80078d8:	3710      	adds	r7, #16
 80078da:	46bd      	mov	sp, r7
 80078dc:	bd80      	pop	{r7, pc}

080078de <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 80078de:	b580      	push	{r7, lr}
 80078e0:	b084      	sub	sp, #16
 80078e2:	af00      	add	r7, sp, #0
 80078e4:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80078ea:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80078f0:	b29b      	uxth	r3, r3
 80078f2:	2b04      	cmp	r3, #4
 80078f4:	d11b      	bne.n	800792e <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	685a      	ldr	r2, [r3, #4]
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	681b      	ldr	r3, [r3, #0]
 8007900:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007904:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	681b      	ldr	r3, [r3, #0]
 800790a:	691a      	ldr	r2, [r3, #16]
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007910:	b2d2      	uxtb	r2, r2
 8007912:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007918:	1c5a      	adds	r2, r3, #1
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007922:	b29b      	uxth	r3, r3
 8007924:	3b01      	subs	r3, #1
 8007926:	b29a      	uxth	r2, r3
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 800792c:	e0bd      	b.n	8007aaa <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007932:	b29b      	uxth	r3, r3
 8007934:	2b03      	cmp	r3, #3
 8007936:	d129      	bne.n	800798c <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	685a      	ldr	r2, [r3, #4]
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007946:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8007948:	68fb      	ldr	r3, [r7, #12]
 800794a:	2b04      	cmp	r3, #4
 800794c:	d00a      	beq.n	8007964 <I2C_MasterReceive_BTF+0x86>
 800794e:	68fb      	ldr	r3, [r7, #12]
 8007950:	2b02      	cmp	r3, #2
 8007952:	d007      	beq.n	8007964 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	681a      	ldr	r2, [r3, #0]
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	681b      	ldr	r3, [r3, #0]
 800795e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007962:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	691a      	ldr	r2, [r3, #16]
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800796e:	b2d2      	uxtb	r2, r2
 8007970:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007976:	1c5a      	adds	r2, r3, #1
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007980:	b29b      	uxth	r3, r3
 8007982:	3b01      	subs	r3, #1
 8007984:	b29a      	uxth	r2, r3
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 800798a:	e08e      	b.n	8007aaa <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007990:	b29b      	uxth	r3, r3
 8007992:	2b02      	cmp	r3, #2
 8007994:	d176      	bne.n	8007a84 <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8007996:	68fb      	ldr	r3, [r7, #12]
 8007998:	2b01      	cmp	r3, #1
 800799a:	d002      	beq.n	80079a2 <I2C_MasterReceive_BTF+0xc4>
 800799c:	68fb      	ldr	r3, [r7, #12]
 800799e:	2b10      	cmp	r3, #16
 80079a0:	d108      	bne.n	80079b4 <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	681a      	ldr	r2, [r3, #0]
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80079b0:	601a      	str	r2, [r3, #0]
 80079b2:	e019      	b.n	80079e8 <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 80079b4:	68fb      	ldr	r3, [r7, #12]
 80079b6:	2b04      	cmp	r3, #4
 80079b8:	d002      	beq.n	80079c0 <I2C_MasterReceive_BTF+0xe2>
 80079ba:	68fb      	ldr	r3, [r7, #12]
 80079bc:	2b02      	cmp	r3, #2
 80079be:	d108      	bne.n	80079d2 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	681b      	ldr	r3, [r3, #0]
 80079c4:	681a      	ldr	r2, [r3, #0]
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80079ce:	601a      	str	r2, [r3, #0]
 80079d0:	e00a      	b.n	80079e8 <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 80079d2:	68fb      	ldr	r3, [r7, #12]
 80079d4:	2b10      	cmp	r3, #16
 80079d6:	d007      	beq.n	80079e8 <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	681a      	ldr	r2, [r3, #0]
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	681b      	ldr	r3, [r3, #0]
 80079e2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80079e6:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	691a      	ldr	r2, [r3, #16]
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80079f2:	b2d2      	uxtb	r2, r2
 80079f4:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80079fa:	1c5a      	adds	r2, r3, #1
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007a04:	b29b      	uxth	r3, r3
 8007a06:	3b01      	subs	r3, #1
 8007a08:	b29a      	uxth	r2, r3
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	691a      	ldr	r2, [r3, #16]
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a18:	b2d2      	uxtb	r2, r2
 8007a1a:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a20:	1c5a      	adds	r2, r3, #1
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007a2a:	b29b      	uxth	r3, r3
 8007a2c:	3b01      	subs	r3, #1
 8007a2e:	b29a      	uxth	r2, r3
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	685a      	ldr	r2, [r3, #4]
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8007a42:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	2220      	movs	r2, #32
 8007a48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007a52:	b2db      	uxtb	r3, r3
 8007a54:	2b40      	cmp	r3, #64	; 0x40
 8007a56:	d10a      	bne.n	8007a6e <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	2200      	movs	r2, #0
 8007a5c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	2200      	movs	r2, #0
 8007a64:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8007a66:	6878      	ldr	r0, [r7, #4]
 8007a68:	f7ff fcba 	bl	80073e0 <HAL_I2C_MemRxCpltCallback>
}
 8007a6c:	e01d      	b.n	8007aaa <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	2200      	movs	r2, #0
 8007a72:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	2212      	movs	r2, #18
 8007a7a:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8007a7c:	6878      	ldr	r0, [r7, #4]
 8007a7e:	f7ff fc6f 	bl	8007360 <HAL_I2C_MasterRxCpltCallback>
}
 8007a82:	e012      	b.n	8007aaa <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	691a      	ldr	r2, [r3, #16]
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a8e:	b2d2      	uxtb	r2, r2
 8007a90:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a96:	1c5a      	adds	r2, r3, #1
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007aa0:	b29b      	uxth	r3, r3
 8007aa2:	3b01      	subs	r3, #1
 8007aa4:	b29a      	uxth	r2, r3
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8007aaa:	bf00      	nop
 8007aac:	3710      	adds	r7, #16
 8007aae:	46bd      	mov	sp, r7
 8007ab0:	bd80      	pop	{r7, pc}

08007ab2 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8007ab2:	b480      	push	{r7}
 8007ab4:	b083      	sub	sp, #12
 8007ab6:	af00      	add	r7, sp, #0
 8007ab8:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007ac0:	b2db      	uxtb	r3, r3
 8007ac2:	2b40      	cmp	r3, #64	; 0x40
 8007ac4:	d117      	bne.n	8007af6 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007aca:	2b00      	cmp	r3, #0
 8007acc:	d109      	bne.n	8007ae2 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007ad2:	b2db      	uxtb	r3, r3
 8007ad4:	461a      	mov	r2, r3
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8007ade:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8007ae0:	e067      	b.n	8007bb2 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007ae6:	b2db      	uxtb	r3, r3
 8007ae8:	f043 0301 	orr.w	r3, r3, #1
 8007aec:	b2da      	uxtb	r2, r3
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	681b      	ldr	r3, [r3, #0]
 8007af2:	611a      	str	r2, [r3, #16]
}
 8007af4:	e05d      	b.n	8007bb2 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	691b      	ldr	r3, [r3, #16]
 8007afa:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007afe:	d133      	bne.n	8007b68 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007b06:	b2db      	uxtb	r3, r3
 8007b08:	2b21      	cmp	r3, #33	; 0x21
 8007b0a:	d109      	bne.n	8007b20 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007b10:	b2db      	uxtb	r3, r3
 8007b12:	461a      	mov	r2, r3
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	681b      	ldr	r3, [r3, #0]
 8007b18:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8007b1c:	611a      	str	r2, [r3, #16]
 8007b1e:	e008      	b.n	8007b32 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007b24:	b2db      	uxtb	r3, r3
 8007b26:	f043 0301 	orr.w	r3, r3, #1
 8007b2a:	b2da      	uxtb	r2, r3
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	681b      	ldr	r3, [r3, #0]
 8007b30:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007b36:	2b00      	cmp	r3, #0
 8007b38:	d004      	beq.n	8007b44 <I2C_Master_SB+0x92>
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007b3e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007b40:	2b00      	cmp	r3, #0
 8007b42:	d108      	bne.n	8007b56 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b48:	2b00      	cmp	r3, #0
 8007b4a:	d032      	beq.n	8007bb2 <I2C_Master_SB+0x100>
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b50:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007b52:	2b00      	cmp	r3, #0
 8007b54:	d02d      	beq.n	8007bb2 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	685a      	ldr	r2, [r3, #4]
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	681b      	ldr	r3, [r3, #0]
 8007b60:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007b64:	605a      	str	r2, [r3, #4]
}
 8007b66:	e024      	b.n	8007bb2 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007b6c:	2b00      	cmp	r3, #0
 8007b6e:	d10e      	bne.n	8007b8e <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007b74:	b29b      	uxth	r3, r3
 8007b76:	11db      	asrs	r3, r3, #7
 8007b78:	b2db      	uxtb	r3, r3
 8007b7a:	f003 0306 	and.w	r3, r3, #6
 8007b7e:	b2db      	uxtb	r3, r3
 8007b80:	f063 030f 	orn	r3, r3, #15
 8007b84:	b2da      	uxtb	r2, r3
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	681b      	ldr	r3, [r3, #0]
 8007b8a:	611a      	str	r2, [r3, #16]
}
 8007b8c:	e011      	b.n	8007bb2 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007b92:	2b01      	cmp	r3, #1
 8007b94:	d10d      	bne.n	8007bb2 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007b9a:	b29b      	uxth	r3, r3
 8007b9c:	11db      	asrs	r3, r3, #7
 8007b9e:	b2db      	uxtb	r3, r3
 8007ba0:	f003 0306 	and.w	r3, r3, #6
 8007ba4:	b2db      	uxtb	r3, r3
 8007ba6:	f063 030e 	orn	r3, r3, #14
 8007baa:	b2da      	uxtb	r2, r3
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	611a      	str	r2, [r3, #16]
}
 8007bb2:	bf00      	nop
 8007bb4:	370c      	adds	r7, #12
 8007bb6:	46bd      	mov	sp, r7
 8007bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bbc:	4770      	bx	lr

08007bbe <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8007bbe:	b480      	push	{r7}
 8007bc0:	b083      	sub	sp, #12
 8007bc2:	af00      	add	r7, sp, #0
 8007bc4:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007bca:	b2da      	uxtb	r2, r3
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	681b      	ldr	r3, [r3, #0]
 8007bd0:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007bd6:	2b00      	cmp	r3, #0
 8007bd8:	d004      	beq.n	8007be4 <I2C_Master_ADD10+0x26>
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007bde:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007be0:	2b00      	cmp	r3, #0
 8007be2:	d108      	bne.n	8007bf6 <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007be8:	2b00      	cmp	r3, #0
 8007bea:	d00c      	beq.n	8007c06 <I2C_Master_ADD10+0x48>
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007bf0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007bf2:	2b00      	cmp	r3, #0
 8007bf4:	d007      	beq.n	8007c06 <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	681b      	ldr	r3, [r3, #0]
 8007bfa:	685a      	ldr	r2, [r3, #4]
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007c04:	605a      	str	r2, [r3, #4]
  }
}
 8007c06:	bf00      	nop
 8007c08:	370c      	adds	r7, #12
 8007c0a:	46bd      	mov	sp, r7
 8007c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c10:	4770      	bx	lr

08007c12 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8007c12:	b480      	push	{r7}
 8007c14:	b091      	sub	sp, #68	; 0x44
 8007c16:	af00      	add	r7, sp, #0
 8007c18:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007c20:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c28:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007c2e:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007c36:	b2db      	uxtb	r3, r3
 8007c38:	2b22      	cmp	r3, #34	; 0x22
 8007c3a:	f040 8169 	bne.w	8007f10 <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007c42:	2b00      	cmp	r3, #0
 8007c44:	d10f      	bne.n	8007c66 <I2C_Master_ADDR+0x54>
 8007c46:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8007c4a:	2b40      	cmp	r3, #64	; 0x40
 8007c4c:	d10b      	bne.n	8007c66 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007c4e:	2300      	movs	r3, #0
 8007c50:	633b      	str	r3, [r7, #48]	; 0x30
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	695b      	ldr	r3, [r3, #20]
 8007c58:	633b      	str	r3, [r7, #48]	; 0x30
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	681b      	ldr	r3, [r3, #0]
 8007c5e:	699b      	ldr	r3, [r3, #24]
 8007c60:	633b      	str	r3, [r7, #48]	; 0x30
 8007c62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c64:	e160      	b.n	8007f28 <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007c6a:	2b00      	cmp	r3, #0
 8007c6c:	d11d      	bne.n	8007caa <I2C_Master_ADDR+0x98>
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	691b      	ldr	r3, [r3, #16]
 8007c72:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8007c76:	d118      	bne.n	8007caa <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007c78:	2300      	movs	r3, #0
 8007c7a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	695b      	ldr	r3, [r3, #20]
 8007c82:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	681b      	ldr	r3, [r3, #0]
 8007c88:	699b      	ldr	r3, [r3, #24]
 8007c8a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007c8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	681b      	ldr	r3, [r3, #0]
 8007c92:	681a      	ldr	r2, [r3, #0]
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007c9c:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007ca2:	1c5a      	adds	r2, r3, #1
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	651a      	str	r2, [r3, #80]	; 0x50
 8007ca8:	e13e      	b.n	8007f28 <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007cae:	b29b      	uxth	r3, r3
 8007cb0:	2b00      	cmp	r3, #0
 8007cb2:	d113      	bne.n	8007cdc <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007cb4:	2300      	movs	r3, #0
 8007cb6:	62bb      	str	r3, [r7, #40]	; 0x28
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	695b      	ldr	r3, [r3, #20]
 8007cbe:	62bb      	str	r3, [r7, #40]	; 0x28
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	699b      	ldr	r3, [r3, #24]
 8007cc6:	62bb      	str	r3, [r7, #40]	; 0x28
 8007cc8:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	681a      	ldr	r2, [r3, #0]
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	681b      	ldr	r3, [r3, #0]
 8007cd4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007cd8:	601a      	str	r2, [r3, #0]
 8007cda:	e115      	b.n	8007f08 <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007ce0:	b29b      	uxth	r3, r3
 8007ce2:	2b01      	cmp	r3, #1
 8007ce4:	f040 808a 	bne.w	8007dfc <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8007ce8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007cea:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8007cee:	d137      	bne.n	8007d60 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	681a      	ldr	r2, [r3, #0]
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007cfe:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	685b      	ldr	r3, [r3, #4]
 8007d06:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007d0a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007d0e:	d113      	bne.n	8007d38 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	681b      	ldr	r3, [r3, #0]
 8007d14:	681a      	ldr	r2, [r3, #0]
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007d1e:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007d20:	2300      	movs	r3, #0
 8007d22:	627b      	str	r3, [r7, #36]	; 0x24
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	681b      	ldr	r3, [r3, #0]
 8007d28:	695b      	ldr	r3, [r3, #20]
 8007d2a:	627b      	str	r3, [r7, #36]	; 0x24
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	699b      	ldr	r3, [r3, #24]
 8007d32:	627b      	str	r3, [r7, #36]	; 0x24
 8007d34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d36:	e0e7      	b.n	8007f08 <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007d38:	2300      	movs	r3, #0
 8007d3a:	623b      	str	r3, [r7, #32]
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	695b      	ldr	r3, [r3, #20]
 8007d42:	623b      	str	r3, [r7, #32]
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	699b      	ldr	r3, [r3, #24]
 8007d4a:	623b      	str	r3, [r7, #32]
 8007d4c:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	681a      	ldr	r2, [r3, #0]
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007d5c:	601a      	str	r2, [r3, #0]
 8007d5e:	e0d3      	b.n	8007f08 <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8007d60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d62:	2b08      	cmp	r3, #8
 8007d64:	d02e      	beq.n	8007dc4 <I2C_Master_ADDR+0x1b2>
 8007d66:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d68:	2b20      	cmp	r3, #32
 8007d6a:	d02b      	beq.n	8007dc4 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8007d6c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007d6e:	2b12      	cmp	r3, #18
 8007d70:	d102      	bne.n	8007d78 <I2C_Master_ADDR+0x166>
 8007d72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d74:	2b01      	cmp	r3, #1
 8007d76:	d125      	bne.n	8007dc4 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8007d78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d7a:	2b04      	cmp	r3, #4
 8007d7c:	d00e      	beq.n	8007d9c <I2C_Master_ADDR+0x18a>
 8007d7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d80:	2b02      	cmp	r3, #2
 8007d82:	d00b      	beq.n	8007d9c <I2C_Master_ADDR+0x18a>
 8007d84:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d86:	2b10      	cmp	r3, #16
 8007d88:	d008      	beq.n	8007d9c <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	681a      	ldr	r2, [r3, #0]
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	681b      	ldr	r3, [r3, #0]
 8007d94:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007d98:	601a      	str	r2, [r3, #0]
 8007d9a:	e007      	b.n	8007dac <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	681a      	ldr	r2, [r3, #0]
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	681b      	ldr	r3, [r3, #0]
 8007da6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007daa:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007dac:	2300      	movs	r3, #0
 8007dae:	61fb      	str	r3, [r7, #28]
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	695b      	ldr	r3, [r3, #20]
 8007db6:	61fb      	str	r3, [r7, #28]
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	681b      	ldr	r3, [r3, #0]
 8007dbc:	699b      	ldr	r3, [r3, #24]
 8007dbe:	61fb      	str	r3, [r7, #28]
 8007dc0:	69fb      	ldr	r3, [r7, #28]
 8007dc2:	e0a1      	b.n	8007f08 <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	681a      	ldr	r2, [r3, #0]
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	681b      	ldr	r3, [r3, #0]
 8007dce:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007dd2:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007dd4:	2300      	movs	r3, #0
 8007dd6:	61bb      	str	r3, [r7, #24]
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	695b      	ldr	r3, [r3, #20]
 8007dde:	61bb      	str	r3, [r7, #24]
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	681b      	ldr	r3, [r3, #0]
 8007de4:	699b      	ldr	r3, [r3, #24]
 8007de6:	61bb      	str	r3, [r7, #24]
 8007de8:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	681b      	ldr	r3, [r3, #0]
 8007dee:	681a      	ldr	r2, [r3, #0]
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007df8:	601a      	str	r2, [r3, #0]
 8007dfa:	e085      	b.n	8007f08 <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007e00:	b29b      	uxth	r3, r3
 8007e02:	2b02      	cmp	r3, #2
 8007e04:	d14d      	bne.n	8007ea2 <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8007e06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e08:	2b04      	cmp	r3, #4
 8007e0a:	d016      	beq.n	8007e3a <I2C_Master_ADDR+0x228>
 8007e0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e0e:	2b02      	cmp	r3, #2
 8007e10:	d013      	beq.n	8007e3a <I2C_Master_ADDR+0x228>
 8007e12:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e14:	2b10      	cmp	r3, #16
 8007e16:	d010      	beq.n	8007e3a <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	681b      	ldr	r3, [r3, #0]
 8007e1c:	681a      	ldr	r2, [r3, #0]
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	681b      	ldr	r3, [r3, #0]
 8007e22:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007e26:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	681a      	ldr	r2, [r3, #0]
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	681b      	ldr	r3, [r3, #0]
 8007e32:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007e36:	601a      	str	r2, [r3, #0]
 8007e38:	e007      	b.n	8007e4a <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	681a      	ldr	r2, [r3, #0]
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	681b      	ldr	r3, [r3, #0]
 8007e44:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007e48:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	685b      	ldr	r3, [r3, #4]
 8007e50:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007e54:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007e58:	d117      	bne.n	8007e8a <I2C_Master_ADDR+0x278>
 8007e5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e5c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8007e60:	d00b      	beq.n	8007e7a <I2C_Master_ADDR+0x268>
 8007e62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e64:	2b01      	cmp	r3, #1
 8007e66:	d008      	beq.n	8007e7a <I2C_Master_ADDR+0x268>
 8007e68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e6a:	2b08      	cmp	r3, #8
 8007e6c:	d005      	beq.n	8007e7a <I2C_Master_ADDR+0x268>
 8007e6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e70:	2b10      	cmp	r3, #16
 8007e72:	d002      	beq.n	8007e7a <I2C_Master_ADDR+0x268>
 8007e74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e76:	2b20      	cmp	r3, #32
 8007e78:	d107      	bne.n	8007e8a <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	681b      	ldr	r3, [r3, #0]
 8007e7e:	685a      	ldr	r2, [r3, #4]
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	681b      	ldr	r3, [r3, #0]
 8007e84:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8007e88:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007e8a:	2300      	movs	r3, #0
 8007e8c:	617b      	str	r3, [r7, #20]
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	681b      	ldr	r3, [r3, #0]
 8007e92:	695b      	ldr	r3, [r3, #20]
 8007e94:	617b      	str	r3, [r7, #20]
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	681b      	ldr	r3, [r3, #0]
 8007e9a:	699b      	ldr	r3, [r3, #24]
 8007e9c:	617b      	str	r3, [r7, #20]
 8007e9e:	697b      	ldr	r3, [r7, #20]
 8007ea0:	e032      	b.n	8007f08 <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	681b      	ldr	r3, [r3, #0]
 8007ea6:	681a      	ldr	r2, [r3, #0]
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007eb0:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	681b      	ldr	r3, [r3, #0]
 8007eb6:	685b      	ldr	r3, [r3, #4]
 8007eb8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007ebc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007ec0:	d117      	bne.n	8007ef2 <I2C_Master_ADDR+0x2e0>
 8007ec2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007ec4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8007ec8:	d00b      	beq.n	8007ee2 <I2C_Master_ADDR+0x2d0>
 8007eca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007ecc:	2b01      	cmp	r3, #1
 8007ece:	d008      	beq.n	8007ee2 <I2C_Master_ADDR+0x2d0>
 8007ed0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007ed2:	2b08      	cmp	r3, #8
 8007ed4:	d005      	beq.n	8007ee2 <I2C_Master_ADDR+0x2d0>
 8007ed6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007ed8:	2b10      	cmp	r3, #16
 8007eda:	d002      	beq.n	8007ee2 <I2C_Master_ADDR+0x2d0>
 8007edc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007ede:	2b20      	cmp	r3, #32
 8007ee0:	d107      	bne.n	8007ef2 <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	681b      	ldr	r3, [r3, #0]
 8007ee6:	685a      	ldr	r2, [r3, #4]
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	681b      	ldr	r3, [r3, #0]
 8007eec:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8007ef0:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007ef2:	2300      	movs	r3, #0
 8007ef4:	613b      	str	r3, [r7, #16]
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	681b      	ldr	r3, [r3, #0]
 8007efa:	695b      	ldr	r3, [r3, #20]
 8007efc:	613b      	str	r3, [r7, #16]
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	681b      	ldr	r3, [r3, #0]
 8007f02:	699b      	ldr	r3, [r3, #24]
 8007f04:	613b      	str	r3, [r7, #16]
 8007f06:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	2200      	movs	r2, #0
 8007f0c:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8007f0e:	e00b      	b.n	8007f28 <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007f10:	2300      	movs	r3, #0
 8007f12:	60fb      	str	r3, [r7, #12]
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	681b      	ldr	r3, [r3, #0]
 8007f18:	695b      	ldr	r3, [r3, #20]
 8007f1a:	60fb      	str	r3, [r7, #12]
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	681b      	ldr	r3, [r3, #0]
 8007f20:	699b      	ldr	r3, [r3, #24]
 8007f22:	60fb      	str	r3, [r7, #12]
 8007f24:	68fb      	ldr	r3, [r7, #12]
}
 8007f26:	e7ff      	b.n	8007f28 <I2C_Master_ADDR+0x316>
 8007f28:	bf00      	nop
 8007f2a:	3744      	adds	r7, #68	; 0x44
 8007f2c:	46bd      	mov	sp, r7
 8007f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f32:	4770      	bx	lr

08007f34 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8007f34:	b580      	push	{r7, lr}
 8007f36:	b084      	sub	sp, #16
 8007f38:	af00      	add	r7, sp, #0
 8007f3a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007f42:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007f48:	b29b      	uxth	r3, r3
 8007f4a:	2b00      	cmp	r3, #0
 8007f4c:	d02b      	beq.n	8007fa6 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f52:	781a      	ldrb	r2, [r3, #0]
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	681b      	ldr	r3, [r3, #0]
 8007f58:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f5e:	1c5a      	adds	r2, r3, #1
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007f68:	b29b      	uxth	r3, r3
 8007f6a:	3b01      	subs	r3, #1
 8007f6c:	b29a      	uxth	r2, r3
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007f76:	b29b      	uxth	r3, r3
 8007f78:	2b00      	cmp	r3, #0
 8007f7a:	d114      	bne.n	8007fa6 <I2C_SlaveTransmit_TXE+0x72>
 8007f7c:	7bfb      	ldrb	r3, [r7, #15]
 8007f7e:	2b29      	cmp	r3, #41	; 0x29
 8007f80:	d111      	bne.n	8007fa6 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	681b      	ldr	r3, [r3, #0]
 8007f86:	685a      	ldr	r2, [r3, #4]
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	681b      	ldr	r3, [r3, #0]
 8007f8c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007f90:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	2221      	movs	r2, #33	; 0x21
 8007f96:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	2228      	movs	r2, #40	; 0x28
 8007f9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8007fa0:	6878      	ldr	r0, [r7, #4]
 8007fa2:	f7ff f9e7 	bl	8007374 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8007fa6:	bf00      	nop
 8007fa8:	3710      	adds	r7, #16
 8007faa:	46bd      	mov	sp, r7
 8007fac:	bd80      	pop	{r7, pc}

08007fae <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8007fae:	b480      	push	{r7}
 8007fb0:	b083      	sub	sp, #12
 8007fb2:	af00      	add	r7, sp, #0
 8007fb4:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007fba:	b29b      	uxth	r3, r3
 8007fbc:	2b00      	cmp	r3, #0
 8007fbe:	d011      	beq.n	8007fe4 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007fc4:	781a      	ldrb	r2, [r3, #0]
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	681b      	ldr	r3, [r3, #0]
 8007fca:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007fd0:	1c5a      	adds	r2, r3, #1
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007fda:	b29b      	uxth	r3, r3
 8007fdc:	3b01      	subs	r3, #1
 8007fde:	b29a      	uxth	r2, r3
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8007fe4:	bf00      	nop
 8007fe6:	370c      	adds	r7, #12
 8007fe8:	46bd      	mov	sp, r7
 8007fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fee:	4770      	bx	lr

08007ff0 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8007ff0:	b580      	push	{r7, lr}
 8007ff2:	b084      	sub	sp, #16
 8007ff4:	af00      	add	r7, sp, #0
 8007ff6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007ffe:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008004:	b29b      	uxth	r3, r3
 8008006:	2b00      	cmp	r3, #0
 8008008:	d02c      	beq.n	8008064 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	681b      	ldr	r3, [r3, #0]
 800800e:	691a      	ldr	r2, [r3, #16]
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008014:	b2d2      	uxtb	r2, r2
 8008016:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800801c:	1c5a      	adds	r2, r3, #1
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008026:	b29b      	uxth	r3, r3
 8008028:	3b01      	subs	r3, #1
 800802a:	b29a      	uxth	r2, r3
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008034:	b29b      	uxth	r3, r3
 8008036:	2b00      	cmp	r3, #0
 8008038:	d114      	bne.n	8008064 <I2C_SlaveReceive_RXNE+0x74>
 800803a:	7bfb      	ldrb	r3, [r7, #15]
 800803c:	2b2a      	cmp	r3, #42	; 0x2a
 800803e:	d111      	bne.n	8008064 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	681b      	ldr	r3, [r3, #0]
 8008044:	685a      	ldr	r2, [r3, #4]
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	681b      	ldr	r3, [r3, #0]
 800804a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800804e:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	2222      	movs	r2, #34	; 0x22
 8008054:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	2228      	movs	r2, #40	; 0x28
 800805a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 800805e:	6878      	ldr	r0, [r7, #4]
 8008060:	f7ff f992 	bl	8007388 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8008064:	bf00      	nop
 8008066:	3710      	adds	r7, #16
 8008068:	46bd      	mov	sp, r7
 800806a:	bd80      	pop	{r7, pc}

0800806c <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 800806c:	b480      	push	{r7}
 800806e:	b083      	sub	sp, #12
 8008070:	af00      	add	r7, sp, #0
 8008072:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008078:	b29b      	uxth	r3, r3
 800807a:	2b00      	cmp	r3, #0
 800807c:	d012      	beq.n	80080a4 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	681b      	ldr	r3, [r3, #0]
 8008082:	691a      	ldr	r2, [r3, #16]
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008088:	b2d2      	uxtb	r2, r2
 800808a:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008090:	1c5a      	adds	r2, r3, #1
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800809a:	b29b      	uxth	r3, r3
 800809c:	3b01      	subs	r3, #1
 800809e:	b29a      	uxth	r2, r3
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 80080a4:	bf00      	nop
 80080a6:	370c      	adds	r7, #12
 80080a8:	46bd      	mov	sp, r7
 80080aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080ae:	4770      	bx	lr

080080b0 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 80080b0:	b580      	push	{r7, lr}
 80080b2:	b084      	sub	sp, #16
 80080b4:	af00      	add	r7, sp, #0
 80080b6:	6078      	str	r0, [r7, #4]
 80080b8:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 80080ba:	2300      	movs	r3, #0
 80080bc:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80080c4:	b2db      	uxtb	r3, r3
 80080c6:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80080ca:	2b28      	cmp	r3, #40	; 0x28
 80080cc:	d127      	bne.n	800811e <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	681b      	ldr	r3, [r3, #0]
 80080d2:	685a      	ldr	r2, [r3, #4]
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	681b      	ldr	r3, [r3, #0]
 80080d8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80080dc:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 80080de:	683b      	ldr	r3, [r7, #0]
 80080e0:	089b      	lsrs	r3, r3, #2
 80080e2:	f003 0301 	and.w	r3, r3, #1
 80080e6:	2b00      	cmp	r3, #0
 80080e8:	d101      	bne.n	80080ee <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 80080ea:	2301      	movs	r3, #1
 80080ec:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 80080ee:	683b      	ldr	r3, [r7, #0]
 80080f0:	09db      	lsrs	r3, r3, #7
 80080f2:	f003 0301 	and.w	r3, r3, #1
 80080f6:	2b00      	cmp	r3, #0
 80080f8:	d103      	bne.n	8008102 <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	68db      	ldr	r3, [r3, #12]
 80080fe:	81bb      	strh	r3, [r7, #12]
 8008100:	e002      	b.n	8008108 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	699b      	ldr	r3, [r3, #24]
 8008106:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	2200      	movs	r2, #0
 800810c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8008110:	89ba      	ldrh	r2, [r7, #12]
 8008112:	7bfb      	ldrb	r3, [r7, #15]
 8008114:	4619      	mov	r1, r3
 8008116:	6878      	ldr	r0, [r7, #4]
 8008118:	f7ff f940 	bl	800739c <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 800811c:	e00e      	b.n	800813c <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800811e:	2300      	movs	r3, #0
 8008120:	60bb      	str	r3, [r7, #8]
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	681b      	ldr	r3, [r3, #0]
 8008126:	695b      	ldr	r3, [r3, #20]
 8008128:	60bb      	str	r3, [r7, #8]
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	699b      	ldr	r3, [r3, #24]
 8008130:	60bb      	str	r3, [r7, #8]
 8008132:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	2200      	movs	r2, #0
 8008138:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 800813c:	bf00      	nop
 800813e:	3710      	adds	r7, #16
 8008140:	46bd      	mov	sp, r7
 8008142:	bd80      	pop	{r7, pc}

08008144 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8008144:	b580      	push	{r7, lr}
 8008146:	b084      	sub	sp, #16
 8008148:	af00      	add	r7, sp, #0
 800814a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008152:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	681b      	ldr	r3, [r3, #0]
 8008158:	685a      	ldr	r2, [r3, #4]
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	681b      	ldr	r3, [r3, #0]
 800815e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8008162:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8008164:	2300      	movs	r3, #0
 8008166:	60bb      	str	r3, [r7, #8]
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	695b      	ldr	r3, [r3, #20]
 800816e:	60bb      	str	r3, [r7, #8]
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	681b      	ldr	r3, [r3, #0]
 8008174:	681a      	ldr	r2, [r3, #0]
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	681b      	ldr	r3, [r3, #0]
 800817a:	f042 0201 	orr.w	r2, r2, #1
 800817e:	601a      	str	r2, [r3, #0]
 8008180:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	681b      	ldr	r3, [r3, #0]
 8008186:	681a      	ldr	r2, [r3, #0]
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008190:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	681b      	ldr	r3, [r3, #0]
 8008196:	685b      	ldr	r3, [r3, #4]
 8008198:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800819c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80081a0:	d172      	bne.n	8008288 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80081a2:	7bfb      	ldrb	r3, [r7, #15]
 80081a4:	2b22      	cmp	r3, #34	; 0x22
 80081a6:	d002      	beq.n	80081ae <I2C_Slave_STOPF+0x6a>
 80081a8:	7bfb      	ldrb	r3, [r7, #15]
 80081aa:	2b2a      	cmp	r3, #42	; 0x2a
 80081ac:	d135      	bne.n	800821a <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80081b2:	681b      	ldr	r3, [r3, #0]
 80081b4:	685b      	ldr	r3, [r3, #4]
 80081b6:	b29a      	uxth	r2, r3
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80081c0:	b29b      	uxth	r3, r3
 80081c2:	2b00      	cmp	r3, #0
 80081c4:	d005      	beq.n	80081d2 <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80081ca:	f043 0204 	orr.w	r2, r3, #4
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	681b      	ldr	r3, [r3, #0]
 80081d6:	685a      	ldr	r2, [r3, #4]
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	681b      	ldr	r3, [r3, #0]
 80081dc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80081e0:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80081e6:	4618      	mov	r0, r3
 80081e8:	f7fd ffbc 	bl	8006164 <HAL_DMA_GetState>
 80081ec:	4603      	mov	r3, r0
 80081ee:	2b01      	cmp	r3, #1
 80081f0:	d049      	beq.n	8008286 <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80081f6:	4a69      	ldr	r2, [pc, #420]	; (800839c <I2C_Slave_STOPF+0x258>)
 80081f8:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80081fe:	4618      	mov	r0, r3
 8008200:	f7fd fe04 	bl	8005e0c <HAL_DMA_Abort_IT>
 8008204:	4603      	mov	r3, r0
 8008206:	2b00      	cmp	r3, #0
 8008208:	d03d      	beq.n	8008286 <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800820e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008210:	687a      	ldr	r2, [r7, #4]
 8008212:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8008214:	4610      	mov	r0, r2
 8008216:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8008218:	e035      	b.n	8008286 <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800821e:	681b      	ldr	r3, [r3, #0]
 8008220:	685b      	ldr	r3, [r3, #4]
 8008222:	b29a      	uxth	r2, r3
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800822c:	b29b      	uxth	r3, r3
 800822e:	2b00      	cmp	r3, #0
 8008230:	d005      	beq.n	800823e <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008236:	f043 0204 	orr.w	r2, r3, #4
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	685a      	ldr	r2, [r3, #4]
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	681b      	ldr	r3, [r3, #0]
 8008248:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800824c:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008252:	4618      	mov	r0, r3
 8008254:	f7fd ff86 	bl	8006164 <HAL_DMA_GetState>
 8008258:	4603      	mov	r3, r0
 800825a:	2b01      	cmp	r3, #1
 800825c:	d014      	beq.n	8008288 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008262:	4a4e      	ldr	r2, [pc, #312]	; (800839c <I2C_Slave_STOPF+0x258>)
 8008264:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800826a:	4618      	mov	r0, r3
 800826c:	f7fd fdce 	bl	8005e0c <HAL_DMA_Abort_IT>
 8008270:	4603      	mov	r3, r0
 8008272:	2b00      	cmp	r3, #0
 8008274:	d008      	beq.n	8008288 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800827a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800827c:	687a      	ldr	r2, [r7, #4]
 800827e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8008280:	4610      	mov	r0, r2
 8008282:	4798      	blx	r3
 8008284:	e000      	b.n	8008288 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8008286:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800828c:	b29b      	uxth	r3, r3
 800828e:	2b00      	cmp	r3, #0
 8008290:	d03e      	beq.n	8008310 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	681b      	ldr	r3, [r3, #0]
 8008296:	695b      	ldr	r3, [r3, #20]
 8008298:	f003 0304 	and.w	r3, r3, #4
 800829c:	2b04      	cmp	r3, #4
 800829e:	d112      	bne.n	80082c6 <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	681b      	ldr	r3, [r3, #0]
 80082a4:	691a      	ldr	r2, [r3, #16]
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80082aa:	b2d2      	uxtb	r2, r2
 80082ac:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80082b2:	1c5a      	adds	r2, r3, #1
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80082bc:	b29b      	uxth	r3, r3
 80082be:	3b01      	subs	r3, #1
 80082c0:	b29a      	uxth	r2, r3
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	681b      	ldr	r3, [r3, #0]
 80082ca:	695b      	ldr	r3, [r3, #20]
 80082cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80082d0:	2b40      	cmp	r3, #64	; 0x40
 80082d2:	d112      	bne.n	80082fa <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	681b      	ldr	r3, [r3, #0]
 80082d8:	691a      	ldr	r2, [r3, #16]
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80082de:	b2d2      	uxtb	r2, r2
 80082e0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80082e6:	1c5a      	adds	r2, r3, #1
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80082f0:	b29b      	uxth	r3, r3
 80082f2:	3b01      	subs	r3, #1
 80082f4:	b29a      	uxth	r2, r3
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80082fe:	b29b      	uxth	r3, r3
 8008300:	2b00      	cmp	r3, #0
 8008302:	d005      	beq.n	8008310 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008308:	f043 0204 	orr.w	r2, r3, #4
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008314:	2b00      	cmp	r3, #0
 8008316:	d003      	beq.n	8008320 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8008318:	6878      	ldr	r0, [r7, #4]
 800831a:	f000 f8b3 	bl	8008484 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 800831e:	e039      	b.n	8008394 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8008320:	7bfb      	ldrb	r3, [r7, #15]
 8008322:	2b2a      	cmp	r3, #42	; 0x2a
 8008324:	d109      	bne.n	800833a <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	2200      	movs	r2, #0
 800832a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	2228      	movs	r2, #40	; 0x28
 8008330:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8008334:	6878      	ldr	r0, [r7, #4]
 8008336:	f7ff f827 	bl	8007388 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008340:	b2db      	uxtb	r3, r3
 8008342:	2b28      	cmp	r3, #40	; 0x28
 8008344:	d111      	bne.n	800836a <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	4a15      	ldr	r2, [pc, #84]	; (80083a0 <I2C_Slave_STOPF+0x25c>)
 800834a:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	2200      	movs	r2, #0
 8008350:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	2220      	movs	r2, #32
 8008356:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	2200      	movs	r2, #0
 800835e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8008362:	6878      	ldr	r0, [r7, #4]
 8008364:	f7ff f828 	bl	80073b8 <HAL_I2C_ListenCpltCallback>
}
 8008368:	e014      	b.n	8008394 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800836e:	2b22      	cmp	r3, #34	; 0x22
 8008370:	d002      	beq.n	8008378 <I2C_Slave_STOPF+0x234>
 8008372:	7bfb      	ldrb	r3, [r7, #15]
 8008374:	2b22      	cmp	r3, #34	; 0x22
 8008376:	d10d      	bne.n	8008394 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	2200      	movs	r2, #0
 800837c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	2220      	movs	r2, #32
 8008382:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	2200      	movs	r2, #0
 800838a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 800838e:	6878      	ldr	r0, [r7, #4]
 8008390:	f7fe fffa 	bl	8007388 <HAL_I2C_SlaveRxCpltCallback>
}
 8008394:	bf00      	nop
 8008396:	3710      	adds	r7, #16
 8008398:	46bd      	mov	sp, r7
 800839a:	bd80      	pop	{r7, pc}
 800839c:	080087ed 	.word	0x080087ed
 80083a0:	ffff0000 	.word	0xffff0000

080083a4 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 80083a4:	b580      	push	{r7, lr}
 80083a6:	b084      	sub	sp, #16
 80083a8:	af00      	add	r7, sp, #0
 80083aa:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80083b2:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80083b8:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 80083ba:	68bb      	ldr	r3, [r7, #8]
 80083bc:	2b08      	cmp	r3, #8
 80083be:	d002      	beq.n	80083c6 <I2C_Slave_AF+0x22>
 80083c0:	68bb      	ldr	r3, [r7, #8]
 80083c2:	2b20      	cmp	r3, #32
 80083c4:	d129      	bne.n	800841a <I2C_Slave_AF+0x76>
 80083c6:	7bfb      	ldrb	r3, [r7, #15]
 80083c8:	2b28      	cmp	r3, #40	; 0x28
 80083ca:	d126      	bne.n	800841a <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	4a2c      	ldr	r2, [pc, #176]	; (8008480 <I2C_Slave_AF+0xdc>)
 80083d0:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	681b      	ldr	r3, [r3, #0]
 80083d6:	685a      	ldr	r2, [r3, #4]
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	681b      	ldr	r3, [r3, #0]
 80083dc:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80083e0:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	681b      	ldr	r3, [r3, #0]
 80083e6:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80083ea:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	681b      	ldr	r3, [r3, #0]
 80083f0:	681a      	ldr	r2, [r3, #0]
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	681b      	ldr	r3, [r3, #0]
 80083f6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80083fa:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	2200      	movs	r2, #0
 8008400:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	2220      	movs	r2, #32
 8008406:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	2200      	movs	r2, #0
 800840e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8008412:	6878      	ldr	r0, [r7, #4]
 8008414:	f7fe ffd0 	bl	80073b8 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 8008418:	e02e      	b.n	8008478 <I2C_Slave_AF+0xd4>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 800841a:	7bfb      	ldrb	r3, [r7, #15]
 800841c:	2b21      	cmp	r3, #33	; 0x21
 800841e:	d126      	bne.n	800846e <I2C_Slave_AF+0xca>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	4a17      	ldr	r2, [pc, #92]	; (8008480 <I2C_Slave_AF+0xdc>)
 8008424:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	2221      	movs	r2, #33	; 0x21
 800842a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	2220      	movs	r2, #32
 8008430:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	2200      	movs	r2, #0
 8008438:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	681b      	ldr	r3, [r3, #0]
 8008440:	685a      	ldr	r2, [r3, #4]
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	681b      	ldr	r3, [r3, #0]
 8008446:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800844a:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	681b      	ldr	r3, [r3, #0]
 8008450:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8008454:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	681b      	ldr	r3, [r3, #0]
 800845a:	681a      	ldr	r2, [r3, #0]
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	681b      	ldr	r3, [r3, #0]
 8008460:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008464:	601a      	str	r2, [r3, #0]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8008466:	6878      	ldr	r0, [r7, #4]
 8008468:	f7fe ff84 	bl	8007374 <HAL_I2C_SlaveTxCpltCallback>
}
 800846c:	e004      	b.n	8008478 <I2C_Slave_AF+0xd4>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	681b      	ldr	r3, [r3, #0]
 8008472:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8008476:	615a      	str	r2, [r3, #20]
}
 8008478:	bf00      	nop
 800847a:	3710      	adds	r7, #16
 800847c:	46bd      	mov	sp, r7
 800847e:	bd80      	pop	{r7, pc}
 8008480:	ffff0000 	.word	0xffff0000

08008484 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8008484:	b580      	push	{r7, lr}
 8008486:	b084      	sub	sp, #16
 8008488:	af00      	add	r7, sp, #0
 800848a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008492:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800849a:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 800849c:	7bbb      	ldrb	r3, [r7, #14]
 800849e:	2b10      	cmp	r3, #16
 80084a0:	d002      	beq.n	80084a8 <I2C_ITError+0x24>
 80084a2:	7bbb      	ldrb	r3, [r7, #14]
 80084a4:	2b40      	cmp	r3, #64	; 0x40
 80084a6:	d10a      	bne.n	80084be <I2C_ITError+0x3a>
 80084a8:	7bfb      	ldrb	r3, [r7, #15]
 80084aa:	2b22      	cmp	r3, #34	; 0x22
 80084ac:	d107      	bne.n	80084be <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	681b      	ldr	r3, [r3, #0]
 80084b2:	681a      	ldr	r2, [r3, #0]
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	681b      	ldr	r3, [r3, #0]
 80084b8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80084bc:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80084be:	7bfb      	ldrb	r3, [r7, #15]
 80084c0:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80084c4:	2b28      	cmp	r3, #40	; 0x28
 80084c6:	d107      	bne.n	80084d8 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	2200      	movs	r2, #0
 80084cc:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	2228      	movs	r2, #40	; 0x28
 80084d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 80084d6:	e015      	b.n	8008504 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	681b      	ldr	r3, [r3, #0]
 80084dc:	685b      	ldr	r3, [r3, #4]
 80084de:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80084e2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80084e6:	d00a      	beq.n	80084fe <I2C_ITError+0x7a>
 80084e8:	7bfb      	ldrb	r3, [r7, #15]
 80084ea:	2b60      	cmp	r3, #96	; 0x60
 80084ec:	d007      	beq.n	80084fe <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	2220      	movs	r2, #32
 80084f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	2200      	movs	r2, #0
 80084fa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	2200      	movs	r2, #0
 8008502:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	681b      	ldr	r3, [r3, #0]
 8008508:	685b      	ldr	r3, [r3, #4]
 800850a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800850e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008512:	d162      	bne.n	80085da <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	681b      	ldr	r3, [r3, #0]
 8008518:	685a      	ldr	r2, [r3, #4]
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	681b      	ldr	r3, [r3, #0]
 800851e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008522:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008528:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800852c:	b2db      	uxtb	r3, r3
 800852e:	2b01      	cmp	r3, #1
 8008530:	d020      	beq.n	8008574 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008536:	4a6a      	ldr	r2, [pc, #424]	; (80086e0 <I2C_ITError+0x25c>)
 8008538:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800853e:	4618      	mov	r0, r3
 8008540:	f7fd fc64 	bl	8005e0c <HAL_DMA_Abort_IT>
 8008544:	4603      	mov	r3, r0
 8008546:	2b00      	cmp	r3, #0
 8008548:	f000 8089 	beq.w	800865e <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	681b      	ldr	r3, [r3, #0]
 8008550:	681a      	ldr	r2, [r3, #0]
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	681b      	ldr	r3, [r3, #0]
 8008556:	f022 0201 	bic.w	r2, r2, #1
 800855a:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	2220      	movs	r2, #32
 8008560:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008568:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800856a:	687a      	ldr	r2, [r7, #4]
 800856c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800856e:	4610      	mov	r0, r2
 8008570:	4798      	blx	r3
 8008572:	e074      	b.n	800865e <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008578:	4a59      	ldr	r2, [pc, #356]	; (80086e0 <I2C_ITError+0x25c>)
 800857a:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008580:	4618      	mov	r0, r3
 8008582:	f7fd fc43 	bl	8005e0c <HAL_DMA_Abort_IT>
 8008586:	4603      	mov	r3, r0
 8008588:	2b00      	cmp	r3, #0
 800858a:	d068      	beq.n	800865e <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	681b      	ldr	r3, [r3, #0]
 8008590:	695b      	ldr	r3, [r3, #20]
 8008592:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008596:	2b40      	cmp	r3, #64	; 0x40
 8008598:	d10b      	bne.n	80085b2 <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	681b      	ldr	r3, [r3, #0]
 800859e:	691a      	ldr	r2, [r3, #16]
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80085a4:	b2d2      	uxtb	r2, r2
 80085a6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80085ac:	1c5a      	adds	r2, r3, #1
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	681b      	ldr	r3, [r3, #0]
 80085b6:	681a      	ldr	r2, [r3, #0]
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	681b      	ldr	r3, [r3, #0]
 80085bc:	f022 0201 	bic.w	r2, r2, #1
 80085c0:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	2220      	movs	r2, #32
 80085c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80085ce:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80085d0:	687a      	ldr	r2, [r7, #4]
 80085d2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80085d4:	4610      	mov	r0, r2
 80085d6:	4798      	blx	r3
 80085d8:	e041      	b.n	800865e <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80085e0:	b2db      	uxtb	r3, r3
 80085e2:	2b60      	cmp	r3, #96	; 0x60
 80085e4:	d125      	bne.n	8008632 <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	2220      	movs	r2, #32
 80085ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	2200      	movs	r2, #0
 80085f2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	681b      	ldr	r3, [r3, #0]
 80085f8:	695b      	ldr	r3, [r3, #20]
 80085fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80085fe:	2b40      	cmp	r3, #64	; 0x40
 8008600:	d10b      	bne.n	800861a <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	681b      	ldr	r3, [r3, #0]
 8008606:	691a      	ldr	r2, [r3, #16]
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800860c:	b2d2      	uxtb	r2, r2
 800860e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008614:	1c5a      	adds	r2, r3, #1
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	681b      	ldr	r3, [r3, #0]
 800861e:	681a      	ldr	r2, [r3, #0]
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	f022 0201 	bic.w	r2, r2, #1
 8008628:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800862a:	6878      	ldr	r0, [r7, #4]
 800862c:	f7fe feec 	bl	8007408 <HAL_I2C_AbortCpltCallback>
 8008630:	e015      	b.n	800865e <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	681b      	ldr	r3, [r3, #0]
 8008636:	695b      	ldr	r3, [r3, #20]
 8008638:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800863c:	2b40      	cmp	r3, #64	; 0x40
 800863e:	d10b      	bne.n	8008658 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	681b      	ldr	r3, [r3, #0]
 8008644:	691a      	ldr	r2, [r3, #16]
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800864a:	b2d2      	uxtb	r2, r2
 800864c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008652:	1c5a      	adds	r2, r3, #1
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8008658:	6878      	ldr	r0, [r7, #4]
 800865a:	f7fe fecb 	bl	80073f4 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008662:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8008664:	68bb      	ldr	r3, [r7, #8]
 8008666:	f003 0301 	and.w	r3, r3, #1
 800866a:	2b00      	cmp	r3, #0
 800866c:	d10e      	bne.n	800868c <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 800866e:	68bb      	ldr	r3, [r7, #8]
 8008670:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8008674:	2b00      	cmp	r3, #0
 8008676:	d109      	bne.n	800868c <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8008678:	68bb      	ldr	r3, [r7, #8]
 800867a:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 800867e:	2b00      	cmp	r3, #0
 8008680:	d104      	bne.n	800868c <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8008682:	68bb      	ldr	r3, [r7, #8]
 8008684:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8008688:	2b00      	cmp	r3, #0
 800868a:	d007      	beq.n	800869c <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	681b      	ldr	r3, [r3, #0]
 8008690:	685a      	ldr	r2, [r3, #4]
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	681b      	ldr	r3, [r3, #0]
 8008696:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800869a:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80086a2:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80086a8:	f003 0304 	and.w	r3, r3, #4
 80086ac:	2b04      	cmp	r3, #4
 80086ae:	d113      	bne.n	80086d8 <I2C_ITError+0x254>
 80086b0:	7bfb      	ldrb	r3, [r7, #15]
 80086b2:	2b28      	cmp	r3, #40	; 0x28
 80086b4:	d110      	bne.n	80086d8 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	4a0a      	ldr	r2, [pc, #40]	; (80086e4 <I2C_ITError+0x260>)
 80086ba:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	2200      	movs	r2, #0
 80086c0:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	2220      	movs	r2, #32
 80086c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	2200      	movs	r2, #0
 80086ce:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 80086d2:	6878      	ldr	r0, [r7, #4]
 80086d4:	f7fe fe70 	bl	80073b8 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80086d8:	bf00      	nop
 80086da:	3710      	adds	r7, #16
 80086dc:	46bd      	mov	sp, r7
 80086de:	bd80      	pop	{r7, pc}
 80086e0:	080087ed 	.word	0x080087ed
 80086e4:	ffff0000 	.word	0xffff0000

080086e8 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80086e8:	b580      	push	{r7, lr}
 80086ea:	b088      	sub	sp, #32
 80086ec:	af02      	add	r7, sp, #8
 80086ee:	60f8      	str	r0, [r7, #12]
 80086f0:	607a      	str	r2, [r7, #4]
 80086f2:	603b      	str	r3, [r7, #0]
 80086f4:	460b      	mov	r3, r1
 80086f6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80086f8:	68fb      	ldr	r3, [r7, #12]
 80086fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80086fc:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80086fe:	697b      	ldr	r3, [r7, #20]
 8008700:	2b08      	cmp	r3, #8
 8008702:	d006      	beq.n	8008712 <I2C_MasterRequestWrite+0x2a>
 8008704:	697b      	ldr	r3, [r7, #20]
 8008706:	2b01      	cmp	r3, #1
 8008708:	d003      	beq.n	8008712 <I2C_MasterRequestWrite+0x2a>
 800870a:	697b      	ldr	r3, [r7, #20]
 800870c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8008710:	d108      	bne.n	8008724 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008712:	68fb      	ldr	r3, [r7, #12]
 8008714:	681b      	ldr	r3, [r3, #0]
 8008716:	681a      	ldr	r2, [r3, #0]
 8008718:	68fb      	ldr	r3, [r7, #12]
 800871a:	681b      	ldr	r3, [r3, #0]
 800871c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008720:	601a      	str	r2, [r3, #0]
 8008722:	e00b      	b.n	800873c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8008724:	68fb      	ldr	r3, [r7, #12]
 8008726:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008728:	2b12      	cmp	r3, #18
 800872a:	d107      	bne.n	800873c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800872c:	68fb      	ldr	r3, [r7, #12]
 800872e:	681b      	ldr	r3, [r3, #0]
 8008730:	681a      	ldr	r2, [r3, #0]
 8008732:	68fb      	ldr	r3, [r7, #12]
 8008734:	681b      	ldr	r3, [r3, #0]
 8008736:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800873a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800873c:	683b      	ldr	r3, [r7, #0]
 800873e:	9300      	str	r3, [sp, #0]
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	2200      	movs	r2, #0
 8008744:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8008748:	68f8      	ldr	r0, [r7, #12]
 800874a:	f000 f8f7 	bl	800893c <I2C_WaitOnFlagUntilTimeout>
 800874e:	4603      	mov	r3, r0
 8008750:	2b00      	cmp	r3, #0
 8008752:	d00d      	beq.n	8008770 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8008754:	68fb      	ldr	r3, [r7, #12]
 8008756:	681b      	ldr	r3, [r3, #0]
 8008758:	681b      	ldr	r3, [r3, #0]
 800875a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800875e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008762:	d103      	bne.n	800876c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8008764:	68fb      	ldr	r3, [r7, #12]
 8008766:	f44f 7200 	mov.w	r2, #512	; 0x200
 800876a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800876c:	2303      	movs	r3, #3
 800876e:	e035      	b.n	80087dc <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8008770:	68fb      	ldr	r3, [r7, #12]
 8008772:	691b      	ldr	r3, [r3, #16]
 8008774:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008778:	d108      	bne.n	800878c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800877a:	897b      	ldrh	r3, [r7, #10]
 800877c:	b2db      	uxtb	r3, r3
 800877e:	461a      	mov	r2, r3
 8008780:	68fb      	ldr	r3, [r7, #12]
 8008782:	681b      	ldr	r3, [r3, #0]
 8008784:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8008788:	611a      	str	r2, [r3, #16]
 800878a:	e01b      	b.n	80087c4 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800878c:	897b      	ldrh	r3, [r7, #10]
 800878e:	11db      	asrs	r3, r3, #7
 8008790:	b2db      	uxtb	r3, r3
 8008792:	f003 0306 	and.w	r3, r3, #6
 8008796:	b2db      	uxtb	r3, r3
 8008798:	f063 030f 	orn	r3, r3, #15
 800879c:	b2da      	uxtb	r2, r3
 800879e:	68fb      	ldr	r3, [r7, #12]
 80087a0:	681b      	ldr	r3, [r3, #0]
 80087a2:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80087a4:	683b      	ldr	r3, [r7, #0]
 80087a6:	687a      	ldr	r2, [r7, #4]
 80087a8:	490e      	ldr	r1, [pc, #56]	; (80087e4 <I2C_MasterRequestWrite+0xfc>)
 80087aa:	68f8      	ldr	r0, [r7, #12]
 80087ac:	f000 f91d 	bl	80089ea <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80087b0:	4603      	mov	r3, r0
 80087b2:	2b00      	cmp	r3, #0
 80087b4:	d001      	beq.n	80087ba <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80087b6:	2301      	movs	r3, #1
 80087b8:	e010      	b.n	80087dc <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80087ba:	897b      	ldrh	r3, [r7, #10]
 80087bc:	b2da      	uxtb	r2, r3
 80087be:	68fb      	ldr	r3, [r7, #12]
 80087c0:	681b      	ldr	r3, [r3, #0]
 80087c2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80087c4:	683b      	ldr	r3, [r7, #0]
 80087c6:	687a      	ldr	r2, [r7, #4]
 80087c8:	4907      	ldr	r1, [pc, #28]	; (80087e8 <I2C_MasterRequestWrite+0x100>)
 80087ca:	68f8      	ldr	r0, [r7, #12]
 80087cc:	f000 f90d 	bl	80089ea <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80087d0:	4603      	mov	r3, r0
 80087d2:	2b00      	cmp	r3, #0
 80087d4:	d001      	beq.n	80087da <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80087d6:	2301      	movs	r3, #1
 80087d8:	e000      	b.n	80087dc <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80087da:	2300      	movs	r3, #0
}
 80087dc:	4618      	mov	r0, r3
 80087de:	3718      	adds	r7, #24
 80087e0:	46bd      	mov	sp, r7
 80087e2:	bd80      	pop	{r7, pc}
 80087e4:	00010008 	.word	0x00010008
 80087e8:	00010002 	.word	0x00010002

080087ec <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 80087ec:	b580      	push	{r7, lr}
 80087ee:	b086      	sub	sp, #24
 80087f0:	af00      	add	r7, sp, #0
 80087f2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80087f4:	2300      	movs	r3, #0
 80087f6:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80087fc:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80087fe:	697b      	ldr	r3, [r7, #20]
 8008800:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008804:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8008806:	4b4b      	ldr	r3, [pc, #300]	; (8008934 <I2C_DMAAbort+0x148>)
 8008808:	681b      	ldr	r3, [r3, #0]
 800880a:	08db      	lsrs	r3, r3, #3
 800880c:	4a4a      	ldr	r2, [pc, #296]	; (8008938 <I2C_DMAAbort+0x14c>)
 800880e:	fba2 2303 	umull	r2, r3, r2, r3
 8008812:	0a1a      	lsrs	r2, r3, #8
 8008814:	4613      	mov	r3, r2
 8008816:	009b      	lsls	r3, r3, #2
 8008818:	4413      	add	r3, r2
 800881a:	00da      	lsls	r2, r3, #3
 800881c:	1ad3      	subs	r3, r2, r3
 800881e:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8008820:	68fb      	ldr	r3, [r7, #12]
 8008822:	2b00      	cmp	r3, #0
 8008824:	d106      	bne.n	8008834 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8008826:	697b      	ldr	r3, [r7, #20]
 8008828:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800882a:	f043 0220 	orr.w	r2, r3, #32
 800882e:	697b      	ldr	r3, [r7, #20]
 8008830:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 8008832:	e00a      	b.n	800884a <I2C_DMAAbort+0x5e>
    }
    count--;
 8008834:	68fb      	ldr	r3, [r7, #12]
 8008836:	3b01      	subs	r3, #1
 8008838:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 800883a:	697b      	ldr	r3, [r7, #20]
 800883c:	681b      	ldr	r3, [r3, #0]
 800883e:	681b      	ldr	r3, [r3, #0]
 8008840:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008844:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008848:	d0ea      	beq.n	8008820 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 800884a:	697b      	ldr	r3, [r7, #20]
 800884c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800884e:	2b00      	cmp	r3, #0
 8008850:	d003      	beq.n	800885a <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8008852:	697b      	ldr	r3, [r7, #20]
 8008854:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008856:	2200      	movs	r2, #0
 8008858:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 800885a:	697b      	ldr	r3, [r7, #20]
 800885c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800885e:	2b00      	cmp	r3, #0
 8008860:	d003      	beq.n	800886a <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8008862:	697b      	ldr	r3, [r7, #20]
 8008864:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008866:	2200      	movs	r2, #0
 8008868:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800886a:	697b      	ldr	r3, [r7, #20]
 800886c:	681b      	ldr	r3, [r3, #0]
 800886e:	681a      	ldr	r2, [r3, #0]
 8008870:	697b      	ldr	r3, [r7, #20]
 8008872:	681b      	ldr	r3, [r3, #0]
 8008874:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008878:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 800887a:	697b      	ldr	r3, [r7, #20]
 800887c:	2200      	movs	r2, #0
 800887e:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8008880:	697b      	ldr	r3, [r7, #20]
 8008882:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008884:	2b00      	cmp	r3, #0
 8008886:	d003      	beq.n	8008890 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8008888:	697b      	ldr	r3, [r7, #20]
 800888a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800888c:	2200      	movs	r2, #0
 800888e:	651a      	str	r2, [r3, #80]	; 0x50
  }
  if (hi2c->hdmarx != NULL)
 8008890:	697b      	ldr	r3, [r7, #20]
 8008892:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008894:	2b00      	cmp	r3, #0
 8008896:	d003      	beq.n	80088a0 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8008898:	697b      	ldr	r3, [r7, #20]
 800889a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800889c:	2200      	movs	r2, #0
 800889e:	651a      	str	r2, [r3, #80]	; 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 80088a0:	697b      	ldr	r3, [r7, #20]
 80088a2:	681b      	ldr	r3, [r3, #0]
 80088a4:	681a      	ldr	r2, [r3, #0]
 80088a6:	697b      	ldr	r3, [r7, #20]
 80088a8:	681b      	ldr	r3, [r3, #0]
 80088aa:	f022 0201 	bic.w	r2, r2, #1
 80088ae:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 80088b0:	697b      	ldr	r3, [r7, #20]
 80088b2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80088b6:	b2db      	uxtb	r3, r3
 80088b8:	2b60      	cmp	r3, #96	; 0x60
 80088ba:	d10e      	bne.n	80088da <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 80088bc:	697b      	ldr	r3, [r7, #20]
 80088be:	2220      	movs	r2, #32
 80088c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80088c4:	697b      	ldr	r3, [r7, #20]
 80088c6:	2200      	movs	r2, #0
 80088c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 80088cc:	697b      	ldr	r3, [r7, #20]
 80088ce:	2200      	movs	r2, #0
 80088d0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80088d2:	6978      	ldr	r0, [r7, #20]
 80088d4:	f7fe fd98 	bl	8007408 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80088d8:	e027      	b.n	800892a <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80088da:	7cfb      	ldrb	r3, [r7, #19]
 80088dc:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80088e0:	2b28      	cmp	r3, #40	; 0x28
 80088e2:	d117      	bne.n	8008914 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 80088e4:	697b      	ldr	r3, [r7, #20]
 80088e6:	681b      	ldr	r3, [r3, #0]
 80088e8:	681a      	ldr	r2, [r3, #0]
 80088ea:	697b      	ldr	r3, [r7, #20]
 80088ec:	681b      	ldr	r3, [r3, #0]
 80088ee:	f042 0201 	orr.w	r2, r2, #1
 80088f2:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80088f4:	697b      	ldr	r3, [r7, #20]
 80088f6:	681b      	ldr	r3, [r3, #0]
 80088f8:	681a      	ldr	r2, [r3, #0]
 80088fa:	697b      	ldr	r3, [r7, #20]
 80088fc:	681b      	ldr	r3, [r3, #0]
 80088fe:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8008902:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8008904:	697b      	ldr	r3, [r7, #20]
 8008906:	2200      	movs	r2, #0
 8008908:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800890a:	697b      	ldr	r3, [r7, #20]
 800890c:	2228      	movs	r2, #40	; 0x28
 800890e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8008912:	e007      	b.n	8008924 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8008914:	697b      	ldr	r3, [r7, #20]
 8008916:	2220      	movs	r2, #32
 8008918:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800891c:	697b      	ldr	r3, [r7, #20]
 800891e:	2200      	movs	r2, #0
 8008920:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8008924:	6978      	ldr	r0, [r7, #20]
 8008926:	f7fe fd65 	bl	80073f4 <HAL_I2C_ErrorCallback>
}
 800892a:	bf00      	nop
 800892c:	3718      	adds	r7, #24
 800892e:	46bd      	mov	sp, r7
 8008930:	bd80      	pop	{r7, pc}
 8008932:	bf00      	nop
 8008934:	200000e0 	.word	0x200000e0
 8008938:	14f8b589 	.word	0x14f8b589

0800893c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800893c:	b580      	push	{r7, lr}
 800893e:	b084      	sub	sp, #16
 8008940:	af00      	add	r7, sp, #0
 8008942:	60f8      	str	r0, [r7, #12]
 8008944:	60b9      	str	r1, [r7, #8]
 8008946:	603b      	str	r3, [r7, #0]
 8008948:	4613      	mov	r3, r2
 800894a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800894c:	e025      	b.n	800899a <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800894e:	683b      	ldr	r3, [r7, #0]
 8008950:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008954:	d021      	beq.n	800899a <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008956:	f7fc ffa1 	bl	800589c <HAL_GetTick>
 800895a:	4602      	mov	r2, r0
 800895c:	69bb      	ldr	r3, [r7, #24]
 800895e:	1ad3      	subs	r3, r2, r3
 8008960:	683a      	ldr	r2, [r7, #0]
 8008962:	429a      	cmp	r2, r3
 8008964:	d302      	bcc.n	800896c <I2C_WaitOnFlagUntilTimeout+0x30>
 8008966:	683b      	ldr	r3, [r7, #0]
 8008968:	2b00      	cmp	r3, #0
 800896a:	d116      	bne.n	800899a <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 800896c:	68fb      	ldr	r3, [r7, #12]
 800896e:	2200      	movs	r2, #0
 8008970:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8008972:	68fb      	ldr	r3, [r7, #12]
 8008974:	2220      	movs	r2, #32
 8008976:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800897a:	68fb      	ldr	r3, [r7, #12]
 800897c:	2200      	movs	r2, #0
 800897e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8008982:	68fb      	ldr	r3, [r7, #12]
 8008984:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008986:	f043 0220 	orr.w	r2, r3, #32
 800898a:	68fb      	ldr	r3, [r7, #12]
 800898c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800898e:	68fb      	ldr	r3, [r7, #12]
 8008990:	2200      	movs	r2, #0
 8008992:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8008996:	2301      	movs	r3, #1
 8008998:	e023      	b.n	80089e2 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800899a:	68bb      	ldr	r3, [r7, #8]
 800899c:	0c1b      	lsrs	r3, r3, #16
 800899e:	b2db      	uxtb	r3, r3
 80089a0:	2b01      	cmp	r3, #1
 80089a2:	d10d      	bne.n	80089c0 <I2C_WaitOnFlagUntilTimeout+0x84>
 80089a4:	68fb      	ldr	r3, [r7, #12]
 80089a6:	681b      	ldr	r3, [r3, #0]
 80089a8:	695b      	ldr	r3, [r3, #20]
 80089aa:	43da      	mvns	r2, r3
 80089ac:	68bb      	ldr	r3, [r7, #8]
 80089ae:	4013      	ands	r3, r2
 80089b0:	b29b      	uxth	r3, r3
 80089b2:	2b00      	cmp	r3, #0
 80089b4:	bf0c      	ite	eq
 80089b6:	2301      	moveq	r3, #1
 80089b8:	2300      	movne	r3, #0
 80089ba:	b2db      	uxtb	r3, r3
 80089bc:	461a      	mov	r2, r3
 80089be:	e00c      	b.n	80089da <I2C_WaitOnFlagUntilTimeout+0x9e>
 80089c0:	68fb      	ldr	r3, [r7, #12]
 80089c2:	681b      	ldr	r3, [r3, #0]
 80089c4:	699b      	ldr	r3, [r3, #24]
 80089c6:	43da      	mvns	r2, r3
 80089c8:	68bb      	ldr	r3, [r7, #8]
 80089ca:	4013      	ands	r3, r2
 80089cc:	b29b      	uxth	r3, r3
 80089ce:	2b00      	cmp	r3, #0
 80089d0:	bf0c      	ite	eq
 80089d2:	2301      	moveq	r3, #1
 80089d4:	2300      	movne	r3, #0
 80089d6:	b2db      	uxtb	r3, r3
 80089d8:	461a      	mov	r2, r3
 80089da:	79fb      	ldrb	r3, [r7, #7]
 80089dc:	429a      	cmp	r2, r3
 80089de:	d0b6      	beq.n	800894e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80089e0:	2300      	movs	r3, #0
}
 80089e2:	4618      	mov	r0, r3
 80089e4:	3710      	adds	r7, #16
 80089e6:	46bd      	mov	sp, r7
 80089e8:	bd80      	pop	{r7, pc}

080089ea <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80089ea:	b580      	push	{r7, lr}
 80089ec:	b084      	sub	sp, #16
 80089ee:	af00      	add	r7, sp, #0
 80089f0:	60f8      	str	r0, [r7, #12]
 80089f2:	60b9      	str	r1, [r7, #8]
 80089f4:	607a      	str	r2, [r7, #4]
 80089f6:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80089f8:	e051      	b.n	8008a9e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80089fa:	68fb      	ldr	r3, [r7, #12]
 80089fc:	681b      	ldr	r3, [r3, #0]
 80089fe:	695b      	ldr	r3, [r3, #20]
 8008a00:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008a04:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008a08:	d123      	bne.n	8008a52 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008a0a:	68fb      	ldr	r3, [r7, #12]
 8008a0c:	681b      	ldr	r3, [r3, #0]
 8008a0e:	681a      	ldr	r2, [r3, #0]
 8008a10:	68fb      	ldr	r3, [r7, #12]
 8008a12:	681b      	ldr	r3, [r3, #0]
 8008a14:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008a18:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008a1a:	68fb      	ldr	r3, [r7, #12]
 8008a1c:	681b      	ldr	r3, [r3, #0]
 8008a1e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8008a22:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8008a24:	68fb      	ldr	r3, [r7, #12]
 8008a26:	2200      	movs	r2, #0
 8008a28:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8008a2a:	68fb      	ldr	r3, [r7, #12]
 8008a2c:	2220      	movs	r2, #32
 8008a2e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008a32:	68fb      	ldr	r3, [r7, #12]
 8008a34:	2200      	movs	r2, #0
 8008a36:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8008a3a:	68fb      	ldr	r3, [r7, #12]
 8008a3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008a3e:	f043 0204 	orr.w	r2, r3, #4
 8008a42:	68fb      	ldr	r3, [r7, #12]
 8008a44:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008a46:	68fb      	ldr	r3, [r7, #12]
 8008a48:	2200      	movs	r2, #0
 8008a4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8008a4e:	2301      	movs	r3, #1
 8008a50:	e046      	b.n	8008ae0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008a58:	d021      	beq.n	8008a9e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008a5a:	f7fc ff1f 	bl	800589c <HAL_GetTick>
 8008a5e:	4602      	mov	r2, r0
 8008a60:	683b      	ldr	r3, [r7, #0]
 8008a62:	1ad3      	subs	r3, r2, r3
 8008a64:	687a      	ldr	r2, [r7, #4]
 8008a66:	429a      	cmp	r2, r3
 8008a68:	d302      	bcc.n	8008a70 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	2b00      	cmp	r3, #0
 8008a6e:	d116      	bne.n	8008a9e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8008a70:	68fb      	ldr	r3, [r7, #12]
 8008a72:	2200      	movs	r2, #0
 8008a74:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8008a76:	68fb      	ldr	r3, [r7, #12]
 8008a78:	2220      	movs	r2, #32
 8008a7a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008a7e:	68fb      	ldr	r3, [r7, #12]
 8008a80:	2200      	movs	r2, #0
 8008a82:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008a86:	68fb      	ldr	r3, [r7, #12]
 8008a88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008a8a:	f043 0220 	orr.w	r2, r3, #32
 8008a8e:	68fb      	ldr	r3, [r7, #12]
 8008a90:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008a92:	68fb      	ldr	r3, [r7, #12]
 8008a94:	2200      	movs	r2, #0
 8008a96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8008a9a:	2301      	movs	r3, #1
 8008a9c:	e020      	b.n	8008ae0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8008a9e:	68bb      	ldr	r3, [r7, #8]
 8008aa0:	0c1b      	lsrs	r3, r3, #16
 8008aa2:	b2db      	uxtb	r3, r3
 8008aa4:	2b01      	cmp	r3, #1
 8008aa6:	d10c      	bne.n	8008ac2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8008aa8:	68fb      	ldr	r3, [r7, #12]
 8008aaa:	681b      	ldr	r3, [r3, #0]
 8008aac:	695b      	ldr	r3, [r3, #20]
 8008aae:	43da      	mvns	r2, r3
 8008ab0:	68bb      	ldr	r3, [r7, #8]
 8008ab2:	4013      	ands	r3, r2
 8008ab4:	b29b      	uxth	r3, r3
 8008ab6:	2b00      	cmp	r3, #0
 8008ab8:	bf14      	ite	ne
 8008aba:	2301      	movne	r3, #1
 8008abc:	2300      	moveq	r3, #0
 8008abe:	b2db      	uxtb	r3, r3
 8008ac0:	e00b      	b.n	8008ada <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8008ac2:	68fb      	ldr	r3, [r7, #12]
 8008ac4:	681b      	ldr	r3, [r3, #0]
 8008ac6:	699b      	ldr	r3, [r3, #24]
 8008ac8:	43da      	mvns	r2, r3
 8008aca:	68bb      	ldr	r3, [r7, #8]
 8008acc:	4013      	ands	r3, r2
 8008ace:	b29b      	uxth	r3, r3
 8008ad0:	2b00      	cmp	r3, #0
 8008ad2:	bf14      	ite	ne
 8008ad4:	2301      	movne	r3, #1
 8008ad6:	2300      	moveq	r3, #0
 8008ad8:	b2db      	uxtb	r3, r3
 8008ada:	2b00      	cmp	r3, #0
 8008adc:	d18d      	bne.n	80089fa <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8008ade:	2300      	movs	r3, #0
}
 8008ae0:	4618      	mov	r0, r3
 8008ae2:	3710      	adds	r7, #16
 8008ae4:	46bd      	mov	sp, r7
 8008ae6:	bd80      	pop	{r7, pc}

08008ae8 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008ae8:	b580      	push	{r7, lr}
 8008aea:	b084      	sub	sp, #16
 8008aec:	af00      	add	r7, sp, #0
 8008aee:	60f8      	str	r0, [r7, #12]
 8008af0:	60b9      	str	r1, [r7, #8]
 8008af2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8008af4:	e02d      	b.n	8008b52 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8008af6:	68f8      	ldr	r0, [r7, #12]
 8008af8:	f000 f8aa 	bl	8008c50 <I2C_IsAcknowledgeFailed>
 8008afc:	4603      	mov	r3, r0
 8008afe:	2b00      	cmp	r3, #0
 8008b00:	d001      	beq.n	8008b06 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8008b02:	2301      	movs	r3, #1
 8008b04:	e02d      	b.n	8008b62 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008b06:	68bb      	ldr	r3, [r7, #8]
 8008b08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008b0c:	d021      	beq.n	8008b52 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008b0e:	f7fc fec5 	bl	800589c <HAL_GetTick>
 8008b12:	4602      	mov	r2, r0
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	1ad3      	subs	r3, r2, r3
 8008b18:	68ba      	ldr	r2, [r7, #8]
 8008b1a:	429a      	cmp	r2, r3
 8008b1c:	d302      	bcc.n	8008b24 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8008b1e:	68bb      	ldr	r3, [r7, #8]
 8008b20:	2b00      	cmp	r3, #0
 8008b22:	d116      	bne.n	8008b52 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8008b24:	68fb      	ldr	r3, [r7, #12]
 8008b26:	2200      	movs	r2, #0
 8008b28:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8008b2a:	68fb      	ldr	r3, [r7, #12]
 8008b2c:	2220      	movs	r2, #32
 8008b2e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008b32:	68fb      	ldr	r3, [r7, #12]
 8008b34:	2200      	movs	r2, #0
 8008b36:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008b3a:	68fb      	ldr	r3, [r7, #12]
 8008b3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008b3e:	f043 0220 	orr.w	r2, r3, #32
 8008b42:	68fb      	ldr	r3, [r7, #12]
 8008b44:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008b46:	68fb      	ldr	r3, [r7, #12]
 8008b48:	2200      	movs	r2, #0
 8008b4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8008b4e:	2301      	movs	r3, #1
 8008b50:	e007      	b.n	8008b62 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8008b52:	68fb      	ldr	r3, [r7, #12]
 8008b54:	681b      	ldr	r3, [r3, #0]
 8008b56:	695b      	ldr	r3, [r3, #20]
 8008b58:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008b5c:	2b80      	cmp	r3, #128	; 0x80
 8008b5e:	d1ca      	bne.n	8008af6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8008b60:	2300      	movs	r3, #0
}
 8008b62:	4618      	mov	r0, r3
 8008b64:	3710      	adds	r7, #16
 8008b66:	46bd      	mov	sp, r7
 8008b68:	bd80      	pop	{r7, pc}

08008b6a <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008b6a:	b580      	push	{r7, lr}
 8008b6c:	b084      	sub	sp, #16
 8008b6e:	af00      	add	r7, sp, #0
 8008b70:	60f8      	str	r0, [r7, #12]
 8008b72:	60b9      	str	r1, [r7, #8]
 8008b74:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8008b76:	e02d      	b.n	8008bd4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8008b78:	68f8      	ldr	r0, [r7, #12]
 8008b7a:	f000 f869 	bl	8008c50 <I2C_IsAcknowledgeFailed>
 8008b7e:	4603      	mov	r3, r0
 8008b80:	2b00      	cmp	r3, #0
 8008b82:	d001      	beq.n	8008b88 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8008b84:	2301      	movs	r3, #1
 8008b86:	e02d      	b.n	8008be4 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008b88:	68bb      	ldr	r3, [r7, #8]
 8008b8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008b8e:	d021      	beq.n	8008bd4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008b90:	f7fc fe84 	bl	800589c <HAL_GetTick>
 8008b94:	4602      	mov	r2, r0
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	1ad3      	subs	r3, r2, r3
 8008b9a:	68ba      	ldr	r2, [r7, #8]
 8008b9c:	429a      	cmp	r2, r3
 8008b9e:	d302      	bcc.n	8008ba6 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8008ba0:	68bb      	ldr	r3, [r7, #8]
 8008ba2:	2b00      	cmp	r3, #0
 8008ba4:	d116      	bne.n	8008bd4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8008ba6:	68fb      	ldr	r3, [r7, #12]
 8008ba8:	2200      	movs	r2, #0
 8008baa:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8008bac:	68fb      	ldr	r3, [r7, #12]
 8008bae:	2220      	movs	r2, #32
 8008bb0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008bb4:	68fb      	ldr	r3, [r7, #12]
 8008bb6:	2200      	movs	r2, #0
 8008bb8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008bbc:	68fb      	ldr	r3, [r7, #12]
 8008bbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008bc0:	f043 0220 	orr.w	r2, r3, #32
 8008bc4:	68fb      	ldr	r3, [r7, #12]
 8008bc6:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008bc8:	68fb      	ldr	r3, [r7, #12]
 8008bca:	2200      	movs	r2, #0
 8008bcc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8008bd0:	2301      	movs	r3, #1
 8008bd2:	e007      	b.n	8008be4 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8008bd4:	68fb      	ldr	r3, [r7, #12]
 8008bd6:	681b      	ldr	r3, [r3, #0]
 8008bd8:	695b      	ldr	r3, [r3, #20]
 8008bda:	f003 0304 	and.w	r3, r3, #4
 8008bde:	2b04      	cmp	r3, #4
 8008be0:	d1ca      	bne.n	8008b78 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8008be2:	2300      	movs	r3, #0
}
 8008be4:	4618      	mov	r0, r3
 8008be6:	3710      	adds	r7, #16
 8008be8:	46bd      	mov	sp, r7
 8008bea:	bd80      	pop	{r7, pc}

08008bec <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8008bec:	b480      	push	{r7}
 8008bee:	b085      	sub	sp, #20
 8008bf0:	af00      	add	r7, sp, #0
 8008bf2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008bf4:	2300      	movs	r3, #0
 8008bf6:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8008bf8:	4b13      	ldr	r3, [pc, #76]	; (8008c48 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8008bfa:	681b      	ldr	r3, [r3, #0]
 8008bfc:	08db      	lsrs	r3, r3, #3
 8008bfe:	4a13      	ldr	r2, [pc, #76]	; (8008c4c <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8008c00:	fba2 2303 	umull	r2, r3, r2, r3
 8008c04:	0a1a      	lsrs	r2, r3, #8
 8008c06:	4613      	mov	r3, r2
 8008c08:	009b      	lsls	r3, r3, #2
 8008c0a:	4413      	add	r3, r2
 8008c0c:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8008c0e:	68fb      	ldr	r3, [r7, #12]
 8008c10:	3b01      	subs	r3, #1
 8008c12:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8008c14:	68fb      	ldr	r3, [r7, #12]
 8008c16:	2b00      	cmp	r3, #0
 8008c18:	d107      	bne.n	8008c2a <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008c1e:	f043 0220 	orr.w	r2, r3, #32
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	641a      	str	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8008c26:	2301      	movs	r3, #1
 8008c28:	e008      	b.n	8008c3c <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	681b      	ldr	r3, [r3, #0]
 8008c2e:	681b      	ldr	r3, [r3, #0]
 8008c30:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008c34:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008c38:	d0e9      	beq.n	8008c0e <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8008c3a:	2300      	movs	r3, #0
}
 8008c3c:	4618      	mov	r0, r3
 8008c3e:	3714      	adds	r7, #20
 8008c40:	46bd      	mov	sp, r7
 8008c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c46:	4770      	bx	lr
 8008c48:	200000e0 	.word	0x200000e0
 8008c4c:	14f8b589 	.word	0x14f8b589

08008c50 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8008c50:	b480      	push	{r7}
 8008c52:	b083      	sub	sp, #12
 8008c54:	af00      	add	r7, sp, #0
 8008c56:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	681b      	ldr	r3, [r3, #0]
 8008c5c:	695b      	ldr	r3, [r3, #20]
 8008c5e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008c62:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008c66:	d11b      	bne.n	8008ca0 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	681b      	ldr	r3, [r3, #0]
 8008c6c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8008c70:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	2200      	movs	r2, #0
 8008c76:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	2220      	movs	r2, #32
 8008c7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	2200      	movs	r2, #0
 8008c84:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008c8c:	f043 0204 	orr.w	r2, r3, #4
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	2200      	movs	r2, #0
 8008c98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8008c9c:	2301      	movs	r3, #1
 8008c9e:	e000      	b.n	8008ca2 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8008ca0:	2300      	movs	r3, #0
}
 8008ca2:	4618      	mov	r0, r3
 8008ca4:	370c      	adds	r7, #12
 8008ca6:	46bd      	mov	sp, r7
 8008ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cac:	4770      	bx	lr

08008cae <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8008cae:	b480      	push	{r7}
 8008cb0:	b083      	sub	sp, #12
 8008cb2:	af00      	add	r7, sp, #0
 8008cb4:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008cba:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8008cbe:	d103      	bne.n	8008cc8 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	2201      	movs	r2, #1
 8008cc4:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8008cc6:	e007      	b.n	8008cd8 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008ccc:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8008cd0:	d102      	bne.n	8008cd8 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	2208      	movs	r2, #8
 8008cd6:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8008cd8:	bf00      	nop
 8008cda:	370c      	adds	r7, #12
 8008cdc:	46bd      	mov	sp, r7
 8008cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ce2:	4770      	bx	lr

08008ce4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008ce4:	b580      	push	{r7, lr}
 8008ce6:	b086      	sub	sp, #24
 8008ce8:	af00      	add	r7, sp, #0
 8008cea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	2b00      	cmp	r3, #0
 8008cf0:	d101      	bne.n	8008cf6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8008cf2:	2301      	movs	r3, #1
 8008cf4:	e267      	b.n	80091c6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	681b      	ldr	r3, [r3, #0]
 8008cfa:	f003 0301 	and.w	r3, r3, #1
 8008cfe:	2b00      	cmp	r3, #0
 8008d00:	d075      	beq.n	8008dee <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8008d02:	4b88      	ldr	r3, [pc, #544]	; (8008f24 <HAL_RCC_OscConfig+0x240>)
 8008d04:	689b      	ldr	r3, [r3, #8]
 8008d06:	f003 030c 	and.w	r3, r3, #12
 8008d0a:	2b04      	cmp	r3, #4
 8008d0c:	d00c      	beq.n	8008d28 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8008d0e:	4b85      	ldr	r3, [pc, #532]	; (8008f24 <HAL_RCC_OscConfig+0x240>)
 8008d10:	689b      	ldr	r3, [r3, #8]
 8008d12:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8008d16:	2b08      	cmp	r3, #8
 8008d18:	d112      	bne.n	8008d40 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8008d1a:	4b82      	ldr	r3, [pc, #520]	; (8008f24 <HAL_RCC_OscConfig+0x240>)
 8008d1c:	685b      	ldr	r3, [r3, #4]
 8008d1e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008d22:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008d26:	d10b      	bne.n	8008d40 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008d28:	4b7e      	ldr	r3, [pc, #504]	; (8008f24 <HAL_RCC_OscConfig+0x240>)
 8008d2a:	681b      	ldr	r3, [r3, #0]
 8008d2c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008d30:	2b00      	cmp	r3, #0
 8008d32:	d05b      	beq.n	8008dec <HAL_RCC_OscConfig+0x108>
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	685b      	ldr	r3, [r3, #4]
 8008d38:	2b00      	cmp	r3, #0
 8008d3a:	d157      	bne.n	8008dec <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8008d3c:	2301      	movs	r3, #1
 8008d3e:	e242      	b.n	80091c6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	685b      	ldr	r3, [r3, #4]
 8008d44:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008d48:	d106      	bne.n	8008d58 <HAL_RCC_OscConfig+0x74>
 8008d4a:	4b76      	ldr	r3, [pc, #472]	; (8008f24 <HAL_RCC_OscConfig+0x240>)
 8008d4c:	681b      	ldr	r3, [r3, #0]
 8008d4e:	4a75      	ldr	r2, [pc, #468]	; (8008f24 <HAL_RCC_OscConfig+0x240>)
 8008d50:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008d54:	6013      	str	r3, [r2, #0]
 8008d56:	e01d      	b.n	8008d94 <HAL_RCC_OscConfig+0xb0>
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	685b      	ldr	r3, [r3, #4]
 8008d5c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8008d60:	d10c      	bne.n	8008d7c <HAL_RCC_OscConfig+0x98>
 8008d62:	4b70      	ldr	r3, [pc, #448]	; (8008f24 <HAL_RCC_OscConfig+0x240>)
 8008d64:	681b      	ldr	r3, [r3, #0]
 8008d66:	4a6f      	ldr	r2, [pc, #444]	; (8008f24 <HAL_RCC_OscConfig+0x240>)
 8008d68:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8008d6c:	6013      	str	r3, [r2, #0]
 8008d6e:	4b6d      	ldr	r3, [pc, #436]	; (8008f24 <HAL_RCC_OscConfig+0x240>)
 8008d70:	681b      	ldr	r3, [r3, #0]
 8008d72:	4a6c      	ldr	r2, [pc, #432]	; (8008f24 <HAL_RCC_OscConfig+0x240>)
 8008d74:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008d78:	6013      	str	r3, [r2, #0]
 8008d7a:	e00b      	b.n	8008d94 <HAL_RCC_OscConfig+0xb0>
 8008d7c:	4b69      	ldr	r3, [pc, #420]	; (8008f24 <HAL_RCC_OscConfig+0x240>)
 8008d7e:	681b      	ldr	r3, [r3, #0]
 8008d80:	4a68      	ldr	r2, [pc, #416]	; (8008f24 <HAL_RCC_OscConfig+0x240>)
 8008d82:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008d86:	6013      	str	r3, [r2, #0]
 8008d88:	4b66      	ldr	r3, [pc, #408]	; (8008f24 <HAL_RCC_OscConfig+0x240>)
 8008d8a:	681b      	ldr	r3, [r3, #0]
 8008d8c:	4a65      	ldr	r2, [pc, #404]	; (8008f24 <HAL_RCC_OscConfig+0x240>)
 8008d8e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008d92:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	685b      	ldr	r3, [r3, #4]
 8008d98:	2b00      	cmp	r3, #0
 8008d9a:	d013      	beq.n	8008dc4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008d9c:	f7fc fd7e 	bl	800589c <HAL_GetTick>
 8008da0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008da2:	e008      	b.n	8008db6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8008da4:	f7fc fd7a 	bl	800589c <HAL_GetTick>
 8008da8:	4602      	mov	r2, r0
 8008daa:	693b      	ldr	r3, [r7, #16]
 8008dac:	1ad3      	subs	r3, r2, r3
 8008dae:	2b64      	cmp	r3, #100	; 0x64
 8008db0:	d901      	bls.n	8008db6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8008db2:	2303      	movs	r3, #3
 8008db4:	e207      	b.n	80091c6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008db6:	4b5b      	ldr	r3, [pc, #364]	; (8008f24 <HAL_RCC_OscConfig+0x240>)
 8008db8:	681b      	ldr	r3, [r3, #0]
 8008dba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008dbe:	2b00      	cmp	r3, #0
 8008dc0:	d0f0      	beq.n	8008da4 <HAL_RCC_OscConfig+0xc0>
 8008dc2:	e014      	b.n	8008dee <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008dc4:	f7fc fd6a 	bl	800589c <HAL_GetTick>
 8008dc8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008dca:	e008      	b.n	8008dde <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8008dcc:	f7fc fd66 	bl	800589c <HAL_GetTick>
 8008dd0:	4602      	mov	r2, r0
 8008dd2:	693b      	ldr	r3, [r7, #16]
 8008dd4:	1ad3      	subs	r3, r2, r3
 8008dd6:	2b64      	cmp	r3, #100	; 0x64
 8008dd8:	d901      	bls.n	8008dde <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8008dda:	2303      	movs	r3, #3
 8008ddc:	e1f3      	b.n	80091c6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008dde:	4b51      	ldr	r3, [pc, #324]	; (8008f24 <HAL_RCC_OscConfig+0x240>)
 8008de0:	681b      	ldr	r3, [r3, #0]
 8008de2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008de6:	2b00      	cmp	r3, #0
 8008de8:	d1f0      	bne.n	8008dcc <HAL_RCC_OscConfig+0xe8>
 8008dea:	e000      	b.n	8008dee <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008dec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	681b      	ldr	r3, [r3, #0]
 8008df2:	f003 0302 	and.w	r3, r3, #2
 8008df6:	2b00      	cmp	r3, #0
 8008df8:	d063      	beq.n	8008ec2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8008dfa:	4b4a      	ldr	r3, [pc, #296]	; (8008f24 <HAL_RCC_OscConfig+0x240>)
 8008dfc:	689b      	ldr	r3, [r3, #8]
 8008dfe:	f003 030c 	and.w	r3, r3, #12
 8008e02:	2b00      	cmp	r3, #0
 8008e04:	d00b      	beq.n	8008e1e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8008e06:	4b47      	ldr	r3, [pc, #284]	; (8008f24 <HAL_RCC_OscConfig+0x240>)
 8008e08:	689b      	ldr	r3, [r3, #8]
 8008e0a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8008e0e:	2b08      	cmp	r3, #8
 8008e10:	d11c      	bne.n	8008e4c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8008e12:	4b44      	ldr	r3, [pc, #272]	; (8008f24 <HAL_RCC_OscConfig+0x240>)
 8008e14:	685b      	ldr	r3, [r3, #4]
 8008e16:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008e1a:	2b00      	cmp	r3, #0
 8008e1c:	d116      	bne.n	8008e4c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008e1e:	4b41      	ldr	r3, [pc, #260]	; (8008f24 <HAL_RCC_OscConfig+0x240>)
 8008e20:	681b      	ldr	r3, [r3, #0]
 8008e22:	f003 0302 	and.w	r3, r3, #2
 8008e26:	2b00      	cmp	r3, #0
 8008e28:	d005      	beq.n	8008e36 <HAL_RCC_OscConfig+0x152>
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	68db      	ldr	r3, [r3, #12]
 8008e2e:	2b01      	cmp	r3, #1
 8008e30:	d001      	beq.n	8008e36 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8008e32:	2301      	movs	r3, #1
 8008e34:	e1c7      	b.n	80091c6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008e36:	4b3b      	ldr	r3, [pc, #236]	; (8008f24 <HAL_RCC_OscConfig+0x240>)
 8008e38:	681b      	ldr	r3, [r3, #0]
 8008e3a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	691b      	ldr	r3, [r3, #16]
 8008e42:	00db      	lsls	r3, r3, #3
 8008e44:	4937      	ldr	r1, [pc, #220]	; (8008f24 <HAL_RCC_OscConfig+0x240>)
 8008e46:	4313      	orrs	r3, r2
 8008e48:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008e4a:	e03a      	b.n	8008ec2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	68db      	ldr	r3, [r3, #12]
 8008e50:	2b00      	cmp	r3, #0
 8008e52:	d020      	beq.n	8008e96 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8008e54:	4b34      	ldr	r3, [pc, #208]	; (8008f28 <HAL_RCC_OscConfig+0x244>)
 8008e56:	2201      	movs	r2, #1
 8008e58:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008e5a:	f7fc fd1f 	bl	800589c <HAL_GetTick>
 8008e5e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008e60:	e008      	b.n	8008e74 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8008e62:	f7fc fd1b 	bl	800589c <HAL_GetTick>
 8008e66:	4602      	mov	r2, r0
 8008e68:	693b      	ldr	r3, [r7, #16]
 8008e6a:	1ad3      	subs	r3, r2, r3
 8008e6c:	2b02      	cmp	r3, #2
 8008e6e:	d901      	bls.n	8008e74 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8008e70:	2303      	movs	r3, #3
 8008e72:	e1a8      	b.n	80091c6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008e74:	4b2b      	ldr	r3, [pc, #172]	; (8008f24 <HAL_RCC_OscConfig+0x240>)
 8008e76:	681b      	ldr	r3, [r3, #0]
 8008e78:	f003 0302 	and.w	r3, r3, #2
 8008e7c:	2b00      	cmp	r3, #0
 8008e7e:	d0f0      	beq.n	8008e62 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008e80:	4b28      	ldr	r3, [pc, #160]	; (8008f24 <HAL_RCC_OscConfig+0x240>)
 8008e82:	681b      	ldr	r3, [r3, #0]
 8008e84:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	691b      	ldr	r3, [r3, #16]
 8008e8c:	00db      	lsls	r3, r3, #3
 8008e8e:	4925      	ldr	r1, [pc, #148]	; (8008f24 <HAL_RCC_OscConfig+0x240>)
 8008e90:	4313      	orrs	r3, r2
 8008e92:	600b      	str	r3, [r1, #0]
 8008e94:	e015      	b.n	8008ec2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8008e96:	4b24      	ldr	r3, [pc, #144]	; (8008f28 <HAL_RCC_OscConfig+0x244>)
 8008e98:	2200      	movs	r2, #0
 8008e9a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008e9c:	f7fc fcfe 	bl	800589c <HAL_GetTick>
 8008ea0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008ea2:	e008      	b.n	8008eb6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8008ea4:	f7fc fcfa 	bl	800589c <HAL_GetTick>
 8008ea8:	4602      	mov	r2, r0
 8008eaa:	693b      	ldr	r3, [r7, #16]
 8008eac:	1ad3      	subs	r3, r2, r3
 8008eae:	2b02      	cmp	r3, #2
 8008eb0:	d901      	bls.n	8008eb6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8008eb2:	2303      	movs	r3, #3
 8008eb4:	e187      	b.n	80091c6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008eb6:	4b1b      	ldr	r3, [pc, #108]	; (8008f24 <HAL_RCC_OscConfig+0x240>)
 8008eb8:	681b      	ldr	r3, [r3, #0]
 8008eba:	f003 0302 	and.w	r3, r3, #2
 8008ebe:	2b00      	cmp	r3, #0
 8008ec0:	d1f0      	bne.n	8008ea4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	681b      	ldr	r3, [r3, #0]
 8008ec6:	f003 0308 	and.w	r3, r3, #8
 8008eca:	2b00      	cmp	r3, #0
 8008ecc:	d036      	beq.n	8008f3c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	695b      	ldr	r3, [r3, #20]
 8008ed2:	2b00      	cmp	r3, #0
 8008ed4:	d016      	beq.n	8008f04 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8008ed6:	4b15      	ldr	r3, [pc, #84]	; (8008f2c <HAL_RCC_OscConfig+0x248>)
 8008ed8:	2201      	movs	r2, #1
 8008eda:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008edc:	f7fc fcde 	bl	800589c <HAL_GetTick>
 8008ee0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008ee2:	e008      	b.n	8008ef6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8008ee4:	f7fc fcda 	bl	800589c <HAL_GetTick>
 8008ee8:	4602      	mov	r2, r0
 8008eea:	693b      	ldr	r3, [r7, #16]
 8008eec:	1ad3      	subs	r3, r2, r3
 8008eee:	2b02      	cmp	r3, #2
 8008ef0:	d901      	bls.n	8008ef6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8008ef2:	2303      	movs	r3, #3
 8008ef4:	e167      	b.n	80091c6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008ef6:	4b0b      	ldr	r3, [pc, #44]	; (8008f24 <HAL_RCC_OscConfig+0x240>)
 8008ef8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008efa:	f003 0302 	and.w	r3, r3, #2
 8008efe:	2b00      	cmp	r3, #0
 8008f00:	d0f0      	beq.n	8008ee4 <HAL_RCC_OscConfig+0x200>
 8008f02:	e01b      	b.n	8008f3c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8008f04:	4b09      	ldr	r3, [pc, #36]	; (8008f2c <HAL_RCC_OscConfig+0x248>)
 8008f06:	2200      	movs	r2, #0
 8008f08:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008f0a:	f7fc fcc7 	bl	800589c <HAL_GetTick>
 8008f0e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008f10:	e00e      	b.n	8008f30 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8008f12:	f7fc fcc3 	bl	800589c <HAL_GetTick>
 8008f16:	4602      	mov	r2, r0
 8008f18:	693b      	ldr	r3, [r7, #16]
 8008f1a:	1ad3      	subs	r3, r2, r3
 8008f1c:	2b02      	cmp	r3, #2
 8008f1e:	d907      	bls.n	8008f30 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8008f20:	2303      	movs	r3, #3
 8008f22:	e150      	b.n	80091c6 <HAL_RCC_OscConfig+0x4e2>
 8008f24:	40023800 	.word	0x40023800
 8008f28:	42470000 	.word	0x42470000
 8008f2c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008f30:	4b88      	ldr	r3, [pc, #544]	; (8009154 <HAL_RCC_OscConfig+0x470>)
 8008f32:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008f34:	f003 0302 	and.w	r3, r3, #2
 8008f38:	2b00      	cmp	r3, #0
 8008f3a:	d1ea      	bne.n	8008f12 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	681b      	ldr	r3, [r3, #0]
 8008f40:	f003 0304 	and.w	r3, r3, #4
 8008f44:	2b00      	cmp	r3, #0
 8008f46:	f000 8097 	beq.w	8009078 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008f4a:	2300      	movs	r3, #0
 8008f4c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008f4e:	4b81      	ldr	r3, [pc, #516]	; (8009154 <HAL_RCC_OscConfig+0x470>)
 8008f50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f52:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008f56:	2b00      	cmp	r3, #0
 8008f58:	d10f      	bne.n	8008f7a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008f5a:	2300      	movs	r3, #0
 8008f5c:	60bb      	str	r3, [r7, #8]
 8008f5e:	4b7d      	ldr	r3, [pc, #500]	; (8009154 <HAL_RCC_OscConfig+0x470>)
 8008f60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f62:	4a7c      	ldr	r2, [pc, #496]	; (8009154 <HAL_RCC_OscConfig+0x470>)
 8008f64:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008f68:	6413      	str	r3, [r2, #64]	; 0x40
 8008f6a:	4b7a      	ldr	r3, [pc, #488]	; (8009154 <HAL_RCC_OscConfig+0x470>)
 8008f6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f6e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008f72:	60bb      	str	r3, [r7, #8]
 8008f74:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8008f76:	2301      	movs	r3, #1
 8008f78:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008f7a:	4b77      	ldr	r3, [pc, #476]	; (8009158 <HAL_RCC_OscConfig+0x474>)
 8008f7c:	681b      	ldr	r3, [r3, #0]
 8008f7e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008f82:	2b00      	cmp	r3, #0
 8008f84:	d118      	bne.n	8008fb8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8008f86:	4b74      	ldr	r3, [pc, #464]	; (8009158 <HAL_RCC_OscConfig+0x474>)
 8008f88:	681b      	ldr	r3, [r3, #0]
 8008f8a:	4a73      	ldr	r2, [pc, #460]	; (8009158 <HAL_RCC_OscConfig+0x474>)
 8008f8c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008f90:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008f92:	f7fc fc83 	bl	800589c <HAL_GetTick>
 8008f96:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008f98:	e008      	b.n	8008fac <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008f9a:	f7fc fc7f 	bl	800589c <HAL_GetTick>
 8008f9e:	4602      	mov	r2, r0
 8008fa0:	693b      	ldr	r3, [r7, #16]
 8008fa2:	1ad3      	subs	r3, r2, r3
 8008fa4:	2b02      	cmp	r3, #2
 8008fa6:	d901      	bls.n	8008fac <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8008fa8:	2303      	movs	r3, #3
 8008faa:	e10c      	b.n	80091c6 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008fac:	4b6a      	ldr	r3, [pc, #424]	; (8009158 <HAL_RCC_OscConfig+0x474>)
 8008fae:	681b      	ldr	r3, [r3, #0]
 8008fb0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008fb4:	2b00      	cmp	r3, #0
 8008fb6:	d0f0      	beq.n	8008f9a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	689b      	ldr	r3, [r3, #8]
 8008fbc:	2b01      	cmp	r3, #1
 8008fbe:	d106      	bne.n	8008fce <HAL_RCC_OscConfig+0x2ea>
 8008fc0:	4b64      	ldr	r3, [pc, #400]	; (8009154 <HAL_RCC_OscConfig+0x470>)
 8008fc2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008fc4:	4a63      	ldr	r2, [pc, #396]	; (8009154 <HAL_RCC_OscConfig+0x470>)
 8008fc6:	f043 0301 	orr.w	r3, r3, #1
 8008fca:	6713      	str	r3, [r2, #112]	; 0x70
 8008fcc:	e01c      	b.n	8009008 <HAL_RCC_OscConfig+0x324>
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	689b      	ldr	r3, [r3, #8]
 8008fd2:	2b05      	cmp	r3, #5
 8008fd4:	d10c      	bne.n	8008ff0 <HAL_RCC_OscConfig+0x30c>
 8008fd6:	4b5f      	ldr	r3, [pc, #380]	; (8009154 <HAL_RCC_OscConfig+0x470>)
 8008fd8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008fda:	4a5e      	ldr	r2, [pc, #376]	; (8009154 <HAL_RCC_OscConfig+0x470>)
 8008fdc:	f043 0304 	orr.w	r3, r3, #4
 8008fe0:	6713      	str	r3, [r2, #112]	; 0x70
 8008fe2:	4b5c      	ldr	r3, [pc, #368]	; (8009154 <HAL_RCC_OscConfig+0x470>)
 8008fe4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008fe6:	4a5b      	ldr	r2, [pc, #364]	; (8009154 <HAL_RCC_OscConfig+0x470>)
 8008fe8:	f043 0301 	orr.w	r3, r3, #1
 8008fec:	6713      	str	r3, [r2, #112]	; 0x70
 8008fee:	e00b      	b.n	8009008 <HAL_RCC_OscConfig+0x324>
 8008ff0:	4b58      	ldr	r3, [pc, #352]	; (8009154 <HAL_RCC_OscConfig+0x470>)
 8008ff2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008ff4:	4a57      	ldr	r2, [pc, #348]	; (8009154 <HAL_RCC_OscConfig+0x470>)
 8008ff6:	f023 0301 	bic.w	r3, r3, #1
 8008ffa:	6713      	str	r3, [r2, #112]	; 0x70
 8008ffc:	4b55      	ldr	r3, [pc, #340]	; (8009154 <HAL_RCC_OscConfig+0x470>)
 8008ffe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009000:	4a54      	ldr	r2, [pc, #336]	; (8009154 <HAL_RCC_OscConfig+0x470>)
 8009002:	f023 0304 	bic.w	r3, r3, #4
 8009006:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	689b      	ldr	r3, [r3, #8]
 800900c:	2b00      	cmp	r3, #0
 800900e:	d015      	beq.n	800903c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009010:	f7fc fc44 	bl	800589c <HAL_GetTick>
 8009014:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009016:	e00a      	b.n	800902e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8009018:	f7fc fc40 	bl	800589c <HAL_GetTick>
 800901c:	4602      	mov	r2, r0
 800901e:	693b      	ldr	r3, [r7, #16]
 8009020:	1ad3      	subs	r3, r2, r3
 8009022:	f241 3288 	movw	r2, #5000	; 0x1388
 8009026:	4293      	cmp	r3, r2
 8009028:	d901      	bls.n	800902e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800902a:	2303      	movs	r3, #3
 800902c:	e0cb      	b.n	80091c6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800902e:	4b49      	ldr	r3, [pc, #292]	; (8009154 <HAL_RCC_OscConfig+0x470>)
 8009030:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009032:	f003 0302 	and.w	r3, r3, #2
 8009036:	2b00      	cmp	r3, #0
 8009038:	d0ee      	beq.n	8009018 <HAL_RCC_OscConfig+0x334>
 800903a:	e014      	b.n	8009066 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800903c:	f7fc fc2e 	bl	800589c <HAL_GetTick>
 8009040:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8009042:	e00a      	b.n	800905a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8009044:	f7fc fc2a 	bl	800589c <HAL_GetTick>
 8009048:	4602      	mov	r2, r0
 800904a:	693b      	ldr	r3, [r7, #16]
 800904c:	1ad3      	subs	r3, r2, r3
 800904e:	f241 3288 	movw	r2, #5000	; 0x1388
 8009052:	4293      	cmp	r3, r2
 8009054:	d901      	bls.n	800905a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8009056:	2303      	movs	r3, #3
 8009058:	e0b5      	b.n	80091c6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800905a:	4b3e      	ldr	r3, [pc, #248]	; (8009154 <HAL_RCC_OscConfig+0x470>)
 800905c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800905e:	f003 0302 	and.w	r3, r3, #2
 8009062:	2b00      	cmp	r3, #0
 8009064:	d1ee      	bne.n	8009044 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8009066:	7dfb      	ldrb	r3, [r7, #23]
 8009068:	2b01      	cmp	r3, #1
 800906a:	d105      	bne.n	8009078 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800906c:	4b39      	ldr	r3, [pc, #228]	; (8009154 <HAL_RCC_OscConfig+0x470>)
 800906e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009070:	4a38      	ldr	r2, [pc, #224]	; (8009154 <HAL_RCC_OscConfig+0x470>)
 8009072:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009076:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	699b      	ldr	r3, [r3, #24]
 800907c:	2b00      	cmp	r3, #0
 800907e:	f000 80a1 	beq.w	80091c4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8009082:	4b34      	ldr	r3, [pc, #208]	; (8009154 <HAL_RCC_OscConfig+0x470>)
 8009084:	689b      	ldr	r3, [r3, #8]
 8009086:	f003 030c 	and.w	r3, r3, #12
 800908a:	2b08      	cmp	r3, #8
 800908c:	d05c      	beq.n	8009148 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	699b      	ldr	r3, [r3, #24]
 8009092:	2b02      	cmp	r3, #2
 8009094:	d141      	bne.n	800911a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009096:	4b31      	ldr	r3, [pc, #196]	; (800915c <HAL_RCC_OscConfig+0x478>)
 8009098:	2200      	movs	r2, #0
 800909a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800909c:	f7fc fbfe 	bl	800589c <HAL_GetTick>
 80090a0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80090a2:	e008      	b.n	80090b6 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80090a4:	f7fc fbfa 	bl	800589c <HAL_GetTick>
 80090a8:	4602      	mov	r2, r0
 80090aa:	693b      	ldr	r3, [r7, #16]
 80090ac:	1ad3      	subs	r3, r2, r3
 80090ae:	2b02      	cmp	r3, #2
 80090b0:	d901      	bls.n	80090b6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80090b2:	2303      	movs	r3, #3
 80090b4:	e087      	b.n	80091c6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80090b6:	4b27      	ldr	r3, [pc, #156]	; (8009154 <HAL_RCC_OscConfig+0x470>)
 80090b8:	681b      	ldr	r3, [r3, #0]
 80090ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80090be:	2b00      	cmp	r3, #0
 80090c0:	d1f0      	bne.n	80090a4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	69da      	ldr	r2, [r3, #28]
 80090c6:	687b      	ldr	r3, [r7, #4]
 80090c8:	6a1b      	ldr	r3, [r3, #32]
 80090ca:	431a      	orrs	r2, r3
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80090d0:	019b      	lsls	r3, r3, #6
 80090d2:	431a      	orrs	r2, r3
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80090d8:	085b      	lsrs	r3, r3, #1
 80090da:	3b01      	subs	r3, #1
 80090dc:	041b      	lsls	r3, r3, #16
 80090de:	431a      	orrs	r2, r3
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80090e4:	061b      	lsls	r3, r3, #24
 80090e6:	491b      	ldr	r1, [pc, #108]	; (8009154 <HAL_RCC_OscConfig+0x470>)
 80090e8:	4313      	orrs	r3, r2
 80090ea:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80090ec:	4b1b      	ldr	r3, [pc, #108]	; (800915c <HAL_RCC_OscConfig+0x478>)
 80090ee:	2201      	movs	r2, #1
 80090f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80090f2:	f7fc fbd3 	bl	800589c <HAL_GetTick>
 80090f6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80090f8:	e008      	b.n	800910c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80090fa:	f7fc fbcf 	bl	800589c <HAL_GetTick>
 80090fe:	4602      	mov	r2, r0
 8009100:	693b      	ldr	r3, [r7, #16]
 8009102:	1ad3      	subs	r3, r2, r3
 8009104:	2b02      	cmp	r3, #2
 8009106:	d901      	bls.n	800910c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8009108:	2303      	movs	r3, #3
 800910a:	e05c      	b.n	80091c6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800910c:	4b11      	ldr	r3, [pc, #68]	; (8009154 <HAL_RCC_OscConfig+0x470>)
 800910e:	681b      	ldr	r3, [r3, #0]
 8009110:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009114:	2b00      	cmp	r3, #0
 8009116:	d0f0      	beq.n	80090fa <HAL_RCC_OscConfig+0x416>
 8009118:	e054      	b.n	80091c4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800911a:	4b10      	ldr	r3, [pc, #64]	; (800915c <HAL_RCC_OscConfig+0x478>)
 800911c:	2200      	movs	r2, #0
 800911e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009120:	f7fc fbbc 	bl	800589c <HAL_GetTick>
 8009124:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009126:	e008      	b.n	800913a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8009128:	f7fc fbb8 	bl	800589c <HAL_GetTick>
 800912c:	4602      	mov	r2, r0
 800912e:	693b      	ldr	r3, [r7, #16]
 8009130:	1ad3      	subs	r3, r2, r3
 8009132:	2b02      	cmp	r3, #2
 8009134:	d901      	bls.n	800913a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8009136:	2303      	movs	r3, #3
 8009138:	e045      	b.n	80091c6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800913a:	4b06      	ldr	r3, [pc, #24]	; (8009154 <HAL_RCC_OscConfig+0x470>)
 800913c:	681b      	ldr	r3, [r3, #0]
 800913e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009142:	2b00      	cmp	r3, #0
 8009144:	d1f0      	bne.n	8009128 <HAL_RCC_OscConfig+0x444>
 8009146:	e03d      	b.n	80091c4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	699b      	ldr	r3, [r3, #24]
 800914c:	2b01      	cmp	r3, #1
 800914e:	d107      	bne.n	8009160 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8009150:	2301      	movs	r3, #1
 8009152:	e038      	b.n	80091c6 <HAL_RCC_OscConfig+0x4e2>
 8009154:	40023800 	.word	0x40023800
 8009158:	40007000 	.word	0x40007000
 800915c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8009160:	4b1b      	ldr	r3, [pc, #108]	; (80091d0 <HAL_RCC_OscConfig+0x4ec>)
 8009162:	685b      	ldr	r3, [r3, #4]
 8009164:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	699b      	ldr	r3, [r3, #24]
 800916a:	2b01      	cmp	r3, #1
 800916c:	d028      	beq.n	80091c0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800916e:	68fb      	ldr	r3, [r7, #12]
 8009170:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8009178:	429a      	cmp	r2, r3
 800917a:	d121      	bne.n	80091c0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800917c:	68fb      	ldr	r3, [r7, #12]
 800917e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009186:	429a      	cmp	r2, r3
 8009188:	d11a      	bne.n	80091c0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800918a:	68fa      	ldr	r2, [r7, #12]
 800918c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8009190:	4013      	ands	r3, r2
 8009192:	687a      	ldr	r2, [r7, #4]
 8009194:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8009196:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8009198:	4293      	cmp	r3, r2
 800919a:	d111      	bne.n	80091c0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800919c:	68fb      	ldr	r3, [r7, #12]
 800919e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80091a6:	085b      	lsrs	r3, r3, #1
 80091a8:	3b01      	subs	r3, #1
 80091aa:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80091ac:	429a      	cmp	r2, r3
 80091ae:	d107      	bne.n	80091c0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80091b0:	68fb      	ldr	r3, [r7, #12]
 80091b2:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80091ba:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80091bc:	429a      	cmp	r2, r3
 80091be:	d001      	beq.n	80091c4 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80091c0:	2301      	movs	r3, #1
 80091c2:	e000      	b.n	80091c6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80091c4:	2300      	movs	r3, #0
}
 80091c6:	4618      	mov	r0, r3
 80091c8:	3718      	adds	r7, #24
 80091ca:	46bd      	mov	sp, r7
 80091cc:	bd80      	pop	{r7, pc}
 80091ce:	bf00      	nop
 80091d0:	40023800 	.word	0x40023800

080091d4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80091d4:	b580      	push	{r7, lr}
 80091d6:	b084      	sub	sp, #16
 80091d8:	af00      	add	r7, sp, #0
 80091da:	6078      	str	r0, [r7, #4]
 80091dc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	2b00      	cmp	r3, #0
 80091e2:	d101      	bne.n	80091e8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80091e4:	2301      	movs	r3, #1
 80091e6:	e0cc      	b.n	8009382 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80091e8:	4b68      	ldr	r3, [pc, #416]	; (800938c <HAL_RCC_ClockConfig+0x1b8>)
 80091ea:	681b      	ldr	r3, [r3, #0]
 80091ec:	f003 0307 	and.w	r3, r3, #7
 80091f0:	683a      	ldr	r2, [r7, #0]
 80091f2:	429a      	cmp	r2, r3
 80091f4:	d90c      	bls.n	8009210 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80091f6:	4b65      	ldr	r3, [pc, #404]	; (800938c <HAL_RCC_ClockConfig+0x1b8>)
 80091f8:	683a      	ldr	r2, [r7, #0]
 80091fa:	b2d2      	uxtb	r2, r2
 80091fc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80091fe:	4b63      	ldr	r3, [pc, #396]	; (800938c <HAL_RCC_ClockConfig+0x1b8>)
 8009200:	681b      	ldr	r3, [r3, #0]
 8009202:	f003 0307 	and.w	r3, r3, #7
 8009206:	683a      	ldr	r2, [r7, #0]
 8009208:	429a      	cmp	r2, r3
 800920a:	d001      	beq.n	8009210 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800920c:	2301      	movs	r3, #1
 800920e:	e0b8      	b.n	8009382 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	681b      	ldr	r3, [r3, #0]
 8009214:	f003 0302 	and.w	r3, r3, #2
 8009218:	2b00      	cmp	r3, #0
 800921a:	d020      	beq.n	800925e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	681b      	ldr	r3, [r3, #0]
 8009220:	f003 0304 	and.w	r3, r3, #4
 8009224:	2b00      	cmp	r3, #0
 8009226:	d005      	beq.n	8009234 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8009228:	4b59      	ldr	r3, [pc, #356]	; (8009390 <HAL_RCC_ClockConfig+0x1bc>)
 800922a:	689b      	ldr	r3, [r3, #8]
 800922c:	4a58      	ldr	r2, [pc, #352]	; (8009390 <HAL_RCC_ClockConfig+0x1bc>)
 800922e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8009232:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	681b      	ldr	r3, [r3, #0]
 8009238:	f003 0308 	and.w	r3, r3, #8
 800923c:	2b00      	cmp	r3, #0
 800923e:	d005      	beq.n	800924c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8009240:	4b53      	ldr	r3, [pc, #332]	; (8009390 <HAL_RCC_ClockConfig+0x1bc>)
 8009242:	689b      	ldr	r3, [r3, #8]
 8009244:	4a52      	ldr	r2, [pc, #328]	; (8009390 <HAL_RCC_ClockConfig+0x1bc>)
 8009246:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800924a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800924c:	4b50      	ldr	r3, [pc, #320]	; (8009390 <HAL_RCC_ClockConfig+0x1bc>)
 800924e:	689b      	ldr	r3, [r3, #8]
 8009250:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	689b      	ldr	r3, [r3, #8]
 8009258:	494d      	ldr	r1, [pc, #308]	; (8009390 <HAL_RCC_ClockConfig+0x1bc>)
 800925a:	4313      	orrs	r3, r2
 800925c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800925e:	687b      	ldr	r3, [r7, #4]
 8009260:	681b      	ldr	r3, [r3, #0]
 8009262:	f003 0301 	and.w	r3, r3, #1
 8009266:	2b00      	cmp	r3, #0
 8009268:	d044      	beq.n	80092f4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	685b      	ldr	r3, [r3, #4]
 800926e:	2b01      	cmp	r3, #1
 8009270:	d107      	bne.n	8009282 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009272:	4b47      	ldr	r3, [pc, #284]	; (8009390 <HAL_RCC_ClockConfig+0x1bc>)
 8009274:	681b      	ldr	r3, [r3, #0]
 8009276:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800927a:	2b00      	cmp	r3, #0
 800927c:	d119      	bne.n	80092b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800927e:	2301      	movs	r3, #1
 8009280:	e07f      	b.n	8009382 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	685b      	ldr	r3, [r3, #4]
 8009286:	2b02      	cmp	r3, #2
 8009288:	d003      	beq.n	8009292 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800928e:	2b03      	cmp	r3, #3
 8009290:	d107      	bne.n	80092a2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009292:	4b3f      	ldr	r3, [pc, #252]	; (8009390 <HAL_RCC_ClockConfig+0x1bc>)
 8009294:	681b      	ldr	r3, [r3, #0]
 8009296:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800929a:	2b00      	cmp	r3, #0
 800929c:	d109      	bne.n	80092b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800929e:	2301      	movs	r3, #1
 80092a0:	e06f      	b.n	8009382 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80092a2:	4b3b      	ldr	r3, [pc, #236]	; (8009390 <HAL_RCC_ClockConfig+0x1bc>)
 80092a4:	681b      	ldr	r3, [r3, #0]
 80092a6:	f003 0302 	and.w	r3, r3, #2
 80092aa:	2b00      	cmp	r3, #0
 80092ac:	d101      	bne.n	80092b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80092ae:	2301      	movs	r3, #1
 80092b0:	e067      	b.n	8009382 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80092b2:	4b37      	ldr	r3, [pc, #220]	; (8009390 <HAL_RCC_ClockConfig+0x1bc>)
 80092b4:	689b      	ldr	r3, [r3, #8]
 80092b6:	f023 0203 	bic.w	r2, r3, #3
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	685b      	ldr	r3, [r3, #4]
 80092be:	4934      	ldr	r1, [pc, #208]	; (8009390 <HAL_RCC_ClockConfig+0x1bc>)
 80092c0:	4313      	orrs	r3, r2
 80092c2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80092c4:	f7fc faea 	bl	800589c <HAL_GetTick>
 80092c8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80092ca:	e00a      	b.n	80092e2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80092cc:	f7fc fae6 	bl	800589c <HAL_GetTick>
 80092d0:	4602      	mov	r2, r0
 80092d2:	68fb      	ldr	r3, [r7, #12]
 80092d4:	1ad3      	subs	r3, r2, r3
 80092d6:	f241 3288 	movw	r2, #5000	; 0x1388
 80092da:	4293      	cmp	r3, r2
 80092dc:	d901      	bls.n	80092e2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80092de:	2303      	movs	r3, #3
 80092e0:	e04f      	b.n	8009382 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80092e2:	4b2b      	ldr	r3, [pc, #172]	; (8009390 <HAL_RCC_ClockConfig+0x1bc>)
 80092e4:	689b      	ldr	r3, [r3, #8]
 80092e6:	f003 020c 	and.w	r2, r3, #12
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	685b      	ldr	r3, [r3, #4]
 80092ee:	009b      	lsls	r3, r3, #2
 80092f0:	429a      	cmp	r2, r3
 80092f2:	d1eb      	bne.n	80092cc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80092f4:	4b25      	ldr	r3, [pc, #148]	; (800938c <HAL_RCC_ClockConfig+0x1b8>)
 80092f6:	681b      	ldr	r3, [r3, #0]
 80092f8:	f003 0307 	and.w	r3, r3, #7
 80092fc:	683a      	ldr	r2, [r7, #0]
 80092fe:	429a      	cmp	r2, r3
 8009300:	d20c      	bcs.n	800931c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009302:	4b22      	ldr	r3, [pc, #136]	; (800938c <HAL_RCC_ClockConfig+0x1b8>)
 8009304:	683a      	ldr	r2, [r7, #0]
 8009306:	b2d2      	uxtb	r2, r2
 8009308:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800930a:	4b20      	ldr	r3, [pc, #128]	; (800938c <HAL_RCC_ClockConfig+0x1b8>)
 800930c:	681b      	ldr	r3, [r3, #0]
 800930e:	f003 0307 	and.w	r3, r3, #7
 8009312:	683a      	ldr	r2, [r7, #0]
 8009314:	429a      	cmp	r2, r3
 8009316:	d001      	beq.n	800931c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8009318:	2301      	movs	r3, #1
 800931a:	e032      	b.n	8009382 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	681b      	ldr	r3, [r3, #0]
 8009320:	f003 0304 	and.w	r3, r3, #4
 8009324:	2b00      	cmp	r3, #0
 8009326:	d008      	beq.n	800933a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8009328:	4b19      	ldr	r3, [pc, #100]	; (8009390 <HAL_RCC_ClockConfig+0x1bc>)
 800932a:	689b      	ldr	r3, [r3, #8]
 800932c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	68db      	ldr	r3, [r3, #12]
 8009334:	4916      	ldr	r1, [pc, #88]	; (8009390 <HAL_RCC_ClockConfig+0x1bc>)
 8009336:	4313      	orrs	r3, r2
 8009338:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	681b      	ldr	r3, [r3, #0]
 800933e:	f003 0308 	and.w	r3, r3, #8
 8009342:	2b00      	cmp	r3, #0
 8009344:	d009      	beq.n	800935a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8009346:	4b12      	ldr	r3, [pc, #72]	; (8009390 <HAL_RCC_ClockConfig+0x1bc>)
 8009348:	689b      	ldr	r3, [r3, #8]
 800934a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	691b      	ldr	r3, [r3, #16]
 8009352:	00db      	lsls	r3, r3, #3
 8009354:	490e      	ldr	r1, [pc, #56]	; (8009390 <HAL_RCC_ClockConfig+0x1bc>)
 8009356:	4313      	orrs	r3, r2
 8009358:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800935a:	f000 f821 	bl	80093a0 <HAL_RCC_GetSysClockFreq>
 800935e:	4602      	mov	r2, r0
 8009360:	4b0b      	ldr	r3, [pc, #44]	; (8009390 <HAL_RCC_ClockConfig+0x1bc>)
 8009362:	689b      	ldr	r3, [r3, #8]
 8009364:	091b      	lsrs	r3, r3, #4
 8009366:	f003 030f 	and.w	r3, r3, #15
 800936a:	490a      	ldr	r1, [pc, #40]	; (8009394 <HAL_RCC_ClockConfig+0x1c0>)
 800936c:	5ccb      	ldrb	r3, [r1, r3]
 800936e:	fa22 f303 	lsr.w	r3, r2, r3
 8009372:	4a09      	ldr	r2, [pc, #36]	; (8009398 <HAL_RCC_ClockConfig+0x1c4>)
 8009374:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8009376:	4b09      	ldr	r3, [pc, #36]	; (800939c <HAL_RCC_ClockConfig+0x1c8>)
 8009378:	681b      	ldr	r3, [r3, #0]
 800937a:	4618      	mov	r0, r3
 800937c:	f7fc fa4a 	bl	8005814 <HAL_InitTick>

  return HAL_OK;
 8009380:	2300      	movs	r3, #0
}
 8009382:	4618      	mov	r0, r3
 8009384:	3710      	adds	r7, #16
 8009386:	46bd      	mov	sp, r7
 8009388:	bd80      	pop	{r7, pc}
 800938a:	bf00      	nop
 800938c:	40023c00 	.word	0x40023c00
 8009390:	40023800 	.word	0x40023800
 8009394:	0800d1f8 	.word	0x0800d1f8
 8009398:	200000e0 	.word	0x200000e0
 800939c:	200000e4 	.word	0x200000e4

080093a0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80093a0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80093a4:	b094      	sub	sp, #80	; 0x50
 80093a6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80093a8:	2300      	movs	r3, #0
 80093aa:	647b      	str	r3, [r7, #68]	; 0x44
 80093ac:	2300      	movs	r3, #0
 80093ae:	64fb      	str	r3, [r7, #76]	; 0x4c
 80093b0:	2300      	movs	r3, #0
 80093b2:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 80093b4:	2300      	movs	r3, #0
 80093b6:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80093b8:	4b79      	ldr	r3, [pc, #484]	; (80095a0 <HAL_RCC_GetSysClockFreq+0x200>)
 80093ba:	689b      	ldr	r3, [r3, #8]
 80093bc:	f003 030c 	and.w	r3, r3, #12
 80093c0:	2b08      	cmp	r3, #8
 80093c2:	d00d      	beq.n	80093e0 <HAL_RCC_GetSysClockFreq+0x40>
 80093c4:	2b08      	cmp	r3, #8
 80093c6:	f200 80e1 	bhi.w	800958c <HAL_RCC_GetSysClockFreq+0x1ec>
 80093ca:	2b00      	cmp	r3, #0
 80093cc:	d002      	beq.n	80093d4 <HAL_RCC_GetSysClockFreq+0x34>
 80093ce:	2b04      	cmp	r3, #4
 80093d0:	d003      	beq.n	80093da <HAL_RCC_GetSysClockFreq+0x3a>
 80093d2:	e0db      	b.n	800958c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80093d4:	4b73      	ldr	r3, [pc, #460]	; (80095a4 <HAL_RCC_GetSysClockFreq+0x204>)
 80093d6:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 80093d8:	e0db      	b.n	8009592 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80093da:	4b73      	ldr	r3, [pc, #460]	; (80095a8 <HAL_RCC_GetSysClockFreq+0x208>)
 80093dc:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80093de:	e0d8      	b.n	8009592 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80093e0:	4b6f      	ldr	r3, [pc, #444]	; (80095a0 <HAL_RCC_GetSysClockFreq+0x200>)
 80093e2:	685b      	ldr	r3, [r3, #4]
 80093e4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80093e8:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80093ea:	4b6d      	ldr	r3, [pc, #436]	; (80095a0 <HAL_RCC_GetSysClockFreq+0x200>)
 80093ec:	685b      	ldr	r3, [r3, #4]
 80093ee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80093f2:	2b00      	cmp	r3, #0
 80093f4:	d063      	beq.n	80094be <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80093f6:	4b6a      	ldr	r3, [pc, #424]	; (80095a0 <HAL_RCC_GetSysClockFreq+0x200>)
 80093f8:	685b      	ldr	r3, [r3, #4]
 80093fa:	099b      	lsrs	r3, r3, #6
 80093fc:	2200      	movs	r2, #0
 80093fe:	63bb      	str	r3, [r7, #56]	; 0x38
 8009400:	63fa      	str	r2, [r7, #60]	; 0x3c
 8009402:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009404:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009408:	633b      	str	r3, [r7, #48]	; 0x30
 800940a:	2300      	movs	r3, #0
 800940c:	637b      	str	r3, [r7, #52]	; 0x34
 800940e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8009412:	4622      	mov	r2, r4
 8009414:	462b      	mov	r3, r5
 8009416:	f04f 0000 	mov.w	r0, #0
 800941a:	f04f 0100 	mov.w	r1, #0
 800941e:	0159      	lsls	r1, r3, #5
 8009420:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8009424:	0150      	lsls	r0, r2, #5
 8009426:	4602      	mov	r2, r0
 8009428:	460b      	mov	r3, r1
 800942a:	4621      	mov	r1, r4
 800942c:	1a51      	subs	r1, r2, r1
 800942e:	6139      	str	r1, [r7, #16]
 8009430:	4629      	mov	r1, r5
 8009432:	eb63 0301 	sbc.w	r3, r3, r1
 8009436:	617b      	str	r3, [r7, #20]
 8009438:	f04f 0200 	mov.w	r2, #0
 800943c:	f04f 0300 	mov.w	r3, #0
 8009440:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8009444:	4659      	mov	r1, fp
 8009446:	018b      	lsls	r3, r1, #6
 8009448:	4651      	mov	r1, sl
 800944a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800944e:	4651      	mov	r1, sl
 8009450:	018a      	lsls	r2, r1, #6
 8009452:	4651      	mov	r1, sl
 8009454:	ebb2 0801 	subs.w	r8, r2, r1
 8009458:	4659      	mov	r1, fp
 800945a:	eb63 0901 	sbc.w	r9, r3, r1
 800945e:	f04f 0200 	mov.w	r2, #0
 8009462:	f04f 0300 	mov.w	r3, #0
 8009466:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800946a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800946e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8009472:	4690      	mov	r8, r2
 8009474:	4699      	mov	r9, r3
 8009476:	4623      	mov	r3, r4
 8009478:	eb18 0303 	adds.w	r3, r8, r3
 800947c:	60bb      	str	r3, [r7, #8]
 800947e:	462b      	mov	r3, r5
 8009480:	eb49 0303 	adc.w	r3, r9, r3
 8009484:	60fb      	str	r3, [r7, #12]
 8009486:	f04f 0200 	mov.w	r2, #0
 800948a:	f04f 0300 	mov.w	r3, #0
 800948e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8009492:	4629      	mov	r1, r5
 8009494:	024b      	lsls	r3, r1, #9
 8009496:	4621      	mov	r1, r4
 8009498:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800949c:	4621      	mov	r1, r4
 800949e:	024a      	lsls	r2, r1, #9
 80094a0:	4610      	mov	r0, r2
 80094a2:	4619      	mov	r1, r3
 80094a4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80094a6:	2200      	movs	r2, #0
 80094a8:	62bb      	str	r3, [r7, #40]	; 0x28
 80094aa:	62fa      	str	r2, [r7, #44]	; 0x2c
 80094ac:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80094b0:	f7f7 fb6e 	bl	8000b90 <__aeabi_uldivmod>
 80094b4:	4602      	mov	r2, r0
 80094b6:	460b      	mov	r3, r1
 80094b8:	4613      	mov	r3, r2
 80094ba:	64fb      	str	r3, [r7, #76]	; 0x4c
 80094bc:	e058      	b.n	8009570 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80094be:	4b38      	ldr	r3, [pc, #224]	; (80095a0 <HAL_RCC_GetSysClockFreq+0x200>)
 80094c0:	685b      	ldr	r3, [r3, #4]
 80094c2:	099b      	lsrs	r3, r3, #6
 80094c4:	2200      	movs	r2, #0
 80094c6:	4618      	mov	r0, r3
 80094c8:	4611      	mov	r1, r2
 80094ca:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80094ce:	623b      	str	r3, [r7, #32]
 80094d0:	2300      	movs	r3, #0
 80094d2:	627b      	str	r3, [r7, #36]	; 0x24
 80094d4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80094d8:	4642      	mov	r2, r8
 80094da:	464b      	mov	r3, r9
 80094dc:	f04f 0000 	mov.w	r0, #0
 80094e0:	f04f 0100 	mov.w	r1, #0
 80094e4:	0159      	lsls	r1, r3, #5
 80094e6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80094ea:	0150      	lsls	r0, r2, #5
 80094ec:	4602      	mov	r2, r0
 80094ee:	460b      	mov	r3, r1
 80094f0:	4641      	mov	r1, r8
 80094f2:	ebb2 0a01 	subs.w	sl, r2, r1
 80094f6:	4649      	mov	r1, r9
 80094f8:	eb63 0b01 	sbc.w	fp, r3, r1
 80094fc:	f04f 0200 	mov.w	r2, #0
 8009500:	f04f 0300 	mov.w	r3, #0
 8009504:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8009508:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800950c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8009510:	ebb2 040a 	subs.w	r4, r2, sl
 8009514:	eb63 050b 	sbc.w	r5, r3, fp
 8009518:	f04f 0200 	mov.w	r2, #0
 800951c:	f04f 0300 	mov.w	r3, #0
 8009520:	00eb      	lsls	r3, r5, #3
 8009522:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8009526:	00e2      	lsls	r2, r4, #3
 8009528:	4614      	mov	r4, r2
 800952a:	461d      	mov	r5, r3
 800952c:	4643      	mov	r3, r8
 800952e:	18e3      	adds	r3, r4, r3
 8009530:	603b      	str	r3, [r7, #0]
 8009532:	464b      	mov	r3, r9
 8009534:	eb45 0303 	adc.w	r3, r5, r3
 8009538:	607b      	str	r3, [r7, #4]
 800953a:	f04f 0200 	mov.w	r2, #0
 800953e:	f04f 0300 	mov.w	r3, #0
 8009542:	e9d7 4500 	ldrd	r4, r5, [r7]
 8009546:	4629      	mov	r1, r5
 8009548:	028b      	lsls	r3, r1, #10
 800954a:	4621      	mov	r1, r4
 800954c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8009550:	4621      	mov	r1, r4
 8009552:	028a      	lsls	r2, r1, #10
 8009554:	4610      	mov	r0, r2
 8009556:	4619      	mov	r1, r3
 8009558:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800955a:	2200      	movs	r2, #0
 800955c:	61bb      	str	r3, [r7, #24]
 800955e:	61fa      	str	r2, [r7, #28]
 8009560:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009564:	f7f7 fb14 	bl	8000b90 <__aeabi_uldivmod>
 8009568:	4602      	mov	r2, r0
 800956a:	460b      	mov	r3, r1
 800956c:	4613      	mov	r3, r2
 800956e:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8009570:	4b0b      	ldr	r3, [pc, #44]	; (80095a0 <HAL_RCC_GetSysClockFreq+0x200>)
 8009572:	685b      	ldr	r3, [r3, #4]
 8009574:	0c1b      	lsrs	r3, r3, #16
 8009576:	f003 0303 	and.w	r3, r3, #3
 800957a:	3301      	adds	r3, #1
 800957c:	005b      	lsls	r3, r3, #1
 800957e:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8009580:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8009582:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009584:	fbb2 f3f3 	udiv	r3, r2, r3
 8009588:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800958a:	e002      	b.n	8009592 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800958c:	4b05      	ldr	r3, [pc, #20]	; (80095a4 <HAL_RCC_GetSysClockFreq+0x204>)
 800958e:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8009590:	bf00      	nop
    }
  }
  return sysclockfreq;
 8009592:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8009594:	4618      	mov	r0, r3
 8009596:	3750      	adds	r7, #80	; 0x50
 8009598:	46bd      	mov	sp, r7
 800959a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800959e:	bf00      	nop
 80095a0:	40023800 	.word	0x40023800
 80095a4:	00f42400 	.word	0x00f42400
 80095a8:	007a1200 	.word	0x007a1200

080095ac <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80095ac:	b480      	push	{r7}
 80095ae:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80095b0:	4b03      	ldr	r3, [pc, #12]	; (80095c0 <HAL_RCC_GetHCLKFreq+0x14>)
 80095b2:	681b      	ldr	r3, [r3, #0]
}
 80095b4:	4618      	mov	r0, r3
 80095b6:	46bd      	mov	sp, r7
 80095b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095bc:	4770      	bx	lr
 80095be:	bf00      	nop
 80095c0:	200000e0 	.word	0x200000e0

080095c4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80095c4:	b580      	push	{r7, lr}
 80095c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80095c8:	f7ff fff0 	bl	80095ac <HAL_RCC_GetHCLKFreq>
 80095cc:	4602      	mov	r2, r0
 80095ce:	4b05      	ldr	r3, [pc, #20]	; (80095e4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80095d0:	689b      	ldr	r3, [r3, #8]
 80095d2:	0a9b      	lsrs	r3, r3, #10
 80095d4:	f003 0307 	and.w	r3, r3, #7
 80095d8:	4903      	ldr	r1, [pc, #12]	; (80095e8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80095da:	5ccb      	ldrb	r3, [r1, r3]
 80095dc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80095e0:	4618      	mov	r0, r3
 80095e2:	bd80      	pop	{r7, pc}
 80095e4:	40023800 	.word	0x40023800
 80095e8:	0800d208 	.word	0x0800d208

080095ec <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80095ec:	b580      	push	{r7, lr}
 80095ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80095f0:	f7ff ffdc 	bl	80095ac <HAL_RCC_GetHCLKFreq>
 80095f4:	4602      	mov	r2, r0
 80095f6:	4b05      	ldr	r3, [pc, #20]	; (800960c <HAL_RCC_GetPCLK2Freq+0x20>)
 80095f8:	689b      	ldr	r3, [r3, #8]
 80095fa:	0b5b      	lsrs	r3, r3, #13
 80095fc:	f003 0307 	and.w	r3, r3, #7
 8009600:	4903      	ldr	r1, [pc, #12]	; (8009610 <HAL_RCC_GetPCLK2Freq+0x24>)
 8009602:	5ccb      	ldrb	r3, [r1, r3]
 8009604:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009608:	4618      	mov	r0, r3
 800960a:	bd80      	pop	{r7, pc}
 800960c:	40023800 	.word	0x40023800
 8009610:	0800d208 	.word	0x0800d208

08009614 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8009614:	b580      	push	{r7, lr}
 8009616:	b082      	sub	sp, #8
 8009618:	af00      	add	r7, sp, #0
 800961a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	2b00      	cmp	r3, #0
 8009620:	d101      	bne.n	8009626 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8009622:	2301      	movs	r3, #1
 8009624:	e041      	b.n	80096aa <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800962c:	b2db      	uxtb	r3, r3
 800962e:	2b00      	cmp	r3, #0
 8009630:	d106      	bne.n	8009640 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	2200      	movs	r2, #0
 8009636:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800963a:	6878      	ldr	r0, [r7, #4]
 800963c:	f7fb fe66 	bl	800530c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009640:	687b      	ldr	r3, [r7, #4]
 8009642:	2202      	movs	r2, #2
 8009644:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009648:	687b      	ldr	r3, [r7, #4]
 800964a:	681a      	ldr	r2, [r3, #0]
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	3304      	adds	r3, #4
 8009650:	4619      	mov	r1, r3
 8009652:	4610      	mov	r0, r2
 8009654:	f000 fde2 	bl	800a21c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	2201      	movs	r2, #1
 800965c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	2201      	movs	r2, #1
 8009664:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	2201      	movs	r2, #1
 800966c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	2201      	movs	r2, #1
 8009674:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	2201      	movs	r2, #1
 800967c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009680:	687b      	ldr	r3, [r7, #4]
 8009682:	2201      	movs	r2, #1
 8009684:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8009688:	687b      	ldr	r3, [r7, #4]
 800968a:	2201      	movs	r2, #1
 800968c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	2201      	movs	r2, #1
 8009694:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009698:	687b      	ldr	r3, [r7, #4]
 800969a:	2201      	movs	r2, #1
 800969c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80096a0:	687b      	ldr	r3, [r7, #4]
 80096a2:	2201      	movs	r2, #1
 80096a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80096a8:	2300      	movs	r3, #0
}
 80096aa:	4618      	mov	r0, r3
 80096ac:	3708      	adds	r7, #8
 80096ae:	46bd      	mov	sp, r7
 80096b0:	bd80      	pop	{r7, pc}
	...

080096b4 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80096b4:	b480      	push	{r7}
 80096b6:	b085      	sub	sp, #20
 80096b8:	af00      	add	r7, sp, #0
 80096ba:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80096c2:	b2db      	uxtb	r3, r3
 80096c4:	2b01      	cmp	r3, #1
 80096c6:	d001      	beq.n	80096cc <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80096c8:	2301      	movs	r3, #1
 80096ca:	e03c      	b.n	8009746 <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80096cc:	687b      	ldr	r3, [r7, #4]
 80096ce:	2202      	movs	r2, #2
 80096d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	681b      	ldr	r3, [r3, #0]
 80096d8:	4a1e      	ldr	r2, [pc, #120]	; (8009754 <HAL_TIM_Base_Start+0xa0>)
 80096da:	4293      	cmp	r3, r2
 80096dc:	d018      	beq.n	8009710 <HAL_TIM_Base_Start+0x5c>
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	681b      	ldr	r3, [r3, #0]
 80096e2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80096e6:	d013      	beq.n	8009710 <HAL_TIM_Base_Start+0x5c>
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	681b      	ldr	r3, [r3, #0]
 80096ec:	4a1a      	ldr	r2, [pc, #104]	; (8009758 <HAL_TIM_Base_Start+0xa4>)
 80096ee:	4293      	cmp	r3, r2
 80096f0:	d00e      	beq.n	8009710 <HAL_TIM_Base_Start+0x5c>
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	681b      	ldr	r3, [r3, #0]
 80096f6:	4a19      	ldr	r2, [pc, #100]	; (800975c <HAL_TIM_Base_Start+0xa8>)
 80096f8:	4293      	cmp	r3, r2
 80096fa:	d009      	beq.n	8009710 <HAL_TIM_Base_Start+0x5c>
 80096fc:	687b      	ldr	r3, [r7, #4]
 80096fe:	681b      	ldr	r3, [r3, #0]
 8009700:	4a17      	ldr	r2, [pc, #92]	; (8009760 <HAL_TIM_Base_Start+0xac>)
 8009702:	4293      	cmp	r3, r2
 8009704:	d004      	beq.n	8009710 <HAL_TIM_Base_Start+0x5c>
 8009706:	687b      	ldr	r3, [r7, #4]
 8009708:	681b      	ldr	r3, [r3, #0]
 800970a:	4a16      	ldr	r2, [pc, #88]	; (8009764 <HAL_TIM_Base_Start+0xb0>)
 800970c:	4293      	cmp	r3, r2
 800970e:	d111      	bne.n	8009734 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009710:	687b      	ldr	r3, [r7, #4]
 8009712:	681b      	ldr	r3, [r3, #0]
 8009714:	689b      	ldr	r3, [r3, #8]
 8009716:	f003 0307 	and.w	r3, r3, #7
 800971a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800971c:	68fb      	ldr	r3, [r7, #12]
 800971e:	2b06      	cmp	r3, #6
 8009720:	d010      	beq.n	8009744 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	681b      	ldr	r3, [r3, #0]
 8009726:	681a      	ldr	r2, [r3, #0]
 8009728:	687b      	ldr	r3, [r7, #4]
 800972a:	681b      	ldr	r3, [r3, #0]
 800972c:	f042 0201 	orr.w	r2, r2, #1
 8009730:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009732:	e007      	b.n	8009744 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	681b      	ldr	r3, [r3, #0]
 8009738:	681a      	ldr	r2, [r3, #0]
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	681b      	ldr	r3, [r3, #0]
 800973e:	f042 0201 	orr.w	r2, r2, #1
 8009742:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8009744:	2300      	movs	r3, #0
}
 8009746:	4618      	mov	r0, r3
 8009748:	3714      	adds	r7, #20
 800974a:	46bd      	mov	sp, r7
 800974c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009750:	4770      	bx	lr
 8009752:	bf00      	nop
 8009754:	40010000 	.word	0x40010000
 8009758:	40000400 	.word	0x40000400
 800975c:	40000800 	.word	0x40000800
 8009760:	40000c00 	.word	0x40000c00
 8009764:	40014000 	.word	0x40014000

08009768 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8009768:	b480      	push	{r7}
 800976a:	b085      	sub	sp, #20
 800976c:	af00      	add	r7, sp, #0
 800976e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009776:	b2db      	uxtb	r3, r3
 8009778:	2b01      	cmp	r3, #1
 800977a:	d001      	beq.n	8009780 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800977c:	2301      	movs	r3, #1
 800977e:	e044      	b.n	800980a <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	2202      	movs	r2, #2
 8009784:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	681b      	ldr	r3, [r3, #0]
 800978c:	68da      	ldr	r2, [r3, #12]
 800978e:	687b      	ldr	r3, [r7, #4]
 8009790:	681b      	ldr	r3, [r3, #0]
 8009792:	f042 0201 	orr.w	r2, r2, #1
 8009796:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	681b      	ldr	r3, [r3, #0]
 800979c:	4a1e      	ldr	r2, [pc, #120]	; (8009818 <HAL_TIM_Base_Start_IT+0xb0>)
 800979e:	4293      	cmp	r3, r2
 80097a0:	d018      	beq.n	80097d4 <HAL_TIM_Base_Start_IT+0x6c>
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	681b      	ldr	r3, [r3, #0]
 80097a6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80097aa:	d013      	beq.n	80097d4 <HAL_TIM_Base_Start_IT+0x6c>
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	681b      	ldr	r3, [r3, #0]
 80097b0:	4a1a      	ldr	r2, [pc, #104]	; (800981c <HAL_TIM_Base_Start_IT+0xb4>)
 80097b2:	4293      	cmp	r3, r2
 80097b4:	d00e      	beq.n	80097d4 <HAL_TIM_Base_Start_IT+0x6c>
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	681b      	ldr	r3, [r3, #0]
 80097ba:	4a19      	ldr	r2, [pc, #100]	; (8009820 <HAL_TIM_Base_Start_IT+0xb8>)
 80097bc:	4293      	cmp	r3, r2
 80097be:	d009      	beq.n	80097d4 <HAL_TIM_Base_Start_IT+0x6c>
 80097c0:	687b      	ldr	r3, [r7, #4]
 80097c2:	681b      	ldr	r3, [r3, #0]
 80097c4:	4a17      	ldr	r2, [pc, #92]	; (8009824 <HAL_TIM_Base_Start_IT+0xbc>)
 80097c6:	4293      	cmp	r3, r2
 80097c8:	d004      	beq.n	80097d4 <HAL_TIM_Base_Start_IT+0x6c>
 80097ca:	687b      	ldr	r3, [r7, #4]
 80097cc:	681b      	ldr	r3, [r3, #0]
 80097ce:	4a16      	ldr	r2, [pc, #88]	; (8009828 <HAL_TIM_Base_Start_IT+0xc0>)
 80097d0:	4293      	cmp	r3, r2
 80097d2:	d111      	bne.n	80097f8 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	681b      	ldr	r3, [r3, #0]
 80097d8:	689b      	ldr	r3, [r3, #8]
 80097da:	f003 0307 	and.w	r3, r3, #7
 80097de:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80097e0:	68fb      	ldr	r3, [r7, #12]
 80097e2:	2b06      	cmp	r3, #6
 80097e4:	d010      	beq.n	8009808 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 80097e6:	687b      	ldr	r3, [r7, #4]
 80097e8:	681b      	ldr	r3, [r3, #0]
 80097ea:	681a      	ldr	r2, [r3, #0]
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	681b      	ldr	r3, [r3, #0]
 80097f0:	f042 0201 	orr.w	r2, r2, #1
 80097f4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80097f6:	e007      	b.n	8009808 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	681b      	ldr	r3, [r3, #0]
 80097fc:	681a      	ldr	r2, [r3, #0]
 80097fe:	687b      	ldr	r3, [r7, #4]
 8009800:	681b      	ldr	r3, [r3, #0]
 8009802:	f042 0201 	orr.w	r2, r2, #1
 8009806:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8009808:	2300      	movs	r3, #0
}
 800980a:	4618      	mov	r0, r3
 800980c:	3714      	adds	r7, #20
 800980e:	46bd      	mov	sp, r7
 8009810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009814:	4770      	bx	lr
 8009816:	bf00      	nop
 8009818:	40010000 	.word	0x40010000
 800981c:	40000400 	.word	0x40000400
 8009820:	40000800 	.word	0x40000800
 8009824:	40000c00 	.word	0x40000c00
 8009828:	40014000 	.word	0x40014000

0800982c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800982c:	b580      	push	{r7, lr}
 800982e:	b082      	sub	sp, #8
 8009830:	af00      	add	r7, sp, #0
 8009832:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	2b00      	cmp	r3, #0
 8009838:	d101      	bne.n	800983e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800983a:	2301      	movs	r3, #1
 800983c:	e041      	b.n	80098c2 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800983e:	687b      	ldr	r3, [r7, #4]
 8009840:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009844:	b2db      	uxtb	r3, r3
 8009846:	2b00      	cmp	r3, #0
 8009848:	d106      	bne.n	8009858 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	2200      	movs	r2, #0
 800984e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8009852:	6878      	ldr	r0, [r7, #4]
 8009854:	f000 f839 	bl	80098ca <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	2202      	movs	r2, #2
 800985c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	681a      	ldr	r2, [r3, #0]
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	3304      	adds	r3, #4
 8009868:	4619      	mov	r1, r3
 800986a:	4610      	mov	r0, r2
 800986c:	f000 fcd6 	bl	800a21c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	2201      	movs	r2, #1
 8009874:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	2201      	movs	r2, #1
 800987c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	2201      	movs	r2, #1
 8009884:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009888:	687b      	ldr	r3, [r7, #4]
 800988a:	2201      	movs	r2, #1
 800988c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	2201      	movs	r2, #1
 8009894:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	2201      	movs	r2, #1
 800989c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80098a0:	687b      	ldr	r3, [r7, #4]
 80098a2:	2201      	movs	r2, #1
 80098a4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	2201      	movs	r2, #1
 80098ac:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	2201      	movs	r2, #1
 80098b4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80098b8:	687b      	ldr	r3, [r7, #4]
 80098ba:	2201      	movs	r2, #1
 80098bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80098c0:	2300      	movs	r3, #0
}
 80098c2:	4618      	mov	r0, r3
 80098c4:	3708      	adds	r7, #8
 80098c6:	46bd      	mov	sp, r7
 80098c8:	bd80      	pop	{r7, pc}

080098ca <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80098ca:	b480      	push	{r7}
 80098cc:	b083      	sub	sp, #12
 80098ce:	af00      	add	r7, sp, #0
 80098d0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80098d2:	bf00      	nop
 80098d4:	370c      	adds	r7, #12
 80098d6:	46bd      	mov	sp, r7
 80098d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098dc:	4770      	bx	lr
	...

080098e0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80098e0:	b580      	push	{r7, lr}
 80098e2:	b084      	sub	sp, #16
 80098e4:	af00      	add	r7, sp, #0
 80098e6:	6078      	str	r0, [r7, #4]
 80098e8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80098ea:	683b      	ldr	r3, [r7, #0]
 80098ec:	2b00      	cmp	r3, #0
 80098ee:	d109      	bne.n	8009904 <HAL_TIM_PWM_Start+0x24>
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80098f6:	b2db      	uxtb	r3, r3
 80098f8:	2b01      	cmp	r3, #1
 80098fa:	bf14      	ite	ne
 80098fc:	2301      	movne	r3, #1
 80098fe:	2300      	moveq	r3, #0
 8009900:	b2db      	uxtb	r3, r3
 8009902:	e022      	b.n	800994a <HAL_TIM_PWM_Start+0x6a>
 8009904:	683b      	ldr	r3, [r7, #0]
 8009906:	2b04      	cmp	r3, #4
 8009908:	d109      	bne.n	800991e <HAL_TIM_PWM_Start+0x3e>
 800990a:	687b      	ldr	r3, [r7, #4]
 800990c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8009910:	b2db      	uxtb	r3, r3
 8009912:	2b01      	cmp	r3, #1
 8009914:	bf14      	ite	ne
 8009916:	2301      	movne	r3, #1
 8009918:	2300      	moveq	r3, #0
 800991a:	b2db      	uxtb	r3, r3
 800991c:	e015      	b.n	800994a <HAL_TIM_PWM_Start+0x6a>
 800991e:	683b      	ldr	r3, [r7, #0]
 8009920:	2b08      	cmp	r3, #8
 8009922:	d109      	bne.n	8009938 <HAL_TIM_PWM_Start+0x58>
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800992a:	b2db      	uxtb	r3, r3
 800992c:	2b01      	cmp	r3, #1
 800992e:	bf14      	ite	ne
 8009930:	2301      	movne	r3, #1
 8009932:	2300      	moveq	r3, #0
 8009934:	b2db      	uxtb	r3, r3
 8009936:	e008      	b.n	800994a <HAL_TIM_PWM_Start+0x6a>
 8009938:	687b      	ldr	r3, [r7, #4]
 800993a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800993e:	b2db      	uxtb	r3, r3
 8009940:	2b01      	cmp	r3, #1
 8009942:	bf14      	ite	ne
 8009944:	2301      	movne	r3, #1
 8009946:	2300      	moveq	r3, #0
 8009948:	b2db      	uxtb	r3, r3
 800994a:	2b00      	cmp	r3, #0
 800994c:	d001      	beq.n	8009952 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800994e:	2301      	movs	r3, #1
 8009950:	e068      	b.n	8009a24 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8009952:	683b      	ldr	r3, [r7, #0]
 8009954:	2b00      	cmp	r3, #0
 8009956:	d104      	bne.n	8009962 <HAL_TIM_PWM_Start+0x82>
 8009958:	687b      	ldr	r3, [r7, #4]
 800995a:	2202      	movs	r2, #2
 800995c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009960:	e013      	b.n	800998a <HAL_TIM_PWM_Start+0xaa>
 8009962:	683b      	ldr	r3, [r7, #0]
 8009964:	2b04      	cmp	r3, #4
 8009966:	d104      	bne.n	8009972 <HAL_TIM_PWM_Start+0x92>
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	2202      	movs	r2, #2
 800996c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009970:	e00b      	b.n	800998a <HAL_TIM_PWM_Start+0xaa>
 8009972:	683b      	ldr	r3, [r7, #0]
 8009974:	2b08      	cmp	r3, #8
 8009976:	d104      	bne.n	8009982 <HAL_TIM_PWM_Start+0xa2>
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	2202      	movs	r2, #2
 800997c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009980:	e003      	b.n	800998a <HAL_TIM_PWM_Start+0xaa>
 8009982:	687b      	ldr	r3, [r7, #4]
 8009984:	2202      	movs	r2, #2
 8009986:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	681b      	ldr	r3, [r3, #0]
 800998e:	2201      	movs	r2, #1
 8009990:	6839      	ldr	r1, [r7, #0]
 8009992:	4618      	mov	r0, r3
 8009994:	f000 fee8 	bl	800a768 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8009998:	687b      	ldr	r3, [r7, #4]
 800999a:	681b      	ldr	r3, [r3, #0]
 800999c:	4a23      	ldr	r2, [pc, #140]	; (8009a2c <HAL_TIM_PWM_Start+0x14c>)
 800999e:	4293      	cmp	r3, r2
 80099a0:	d107      	bne.n	80099b2 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80099a2:	687b      	ldr	r3, [r7, #4]
 80099a4:	681b      	ldr	r3, [r3, #0]
 80099a6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	681b      	ldr	r3, [r3, #0]
 80099ac:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80099b0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80099b2:	687b      	ldr	r3, [r7, #4]
 80099b4:	681b      	ldr	r3, [r3, #0]
 80099b6:	4a1d      	ldr	r2, [pc, #116]	; (8009a2c <HAL_TIM_PWM_Start+0x14c>)
 80099b8:	4293      	cmp	r3, r2
 80099ba:	d018      	beq.n	80099ee <HAL_TIM_PWM_Start+0x10e>
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	681b      	ldr	r3, [r3, #0]
 80099c0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80099c4:	d013      	beq.n	80099ee <HAL_TIM_PWM_Start+0x10e>
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	681b      	ldr	r3, [r3, #0]
 80099ca:	4a19      	ldr	r2, [pc, #100]	; (8009a30 <HAL_TIM_PWM_Start+0x150>)
 80099cc:	4293      	cmp	r3, r2
 80099ce:	d00e      	beq.n	80099ee <HAL_TIM_PWM_Start+0x10e>
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	681b      	ldr	r3, [r3, #0]
 80099d4:	4a17      	ldr	r2, [pc, #92]	; (8009a34 <HAL_TIM_PWM_Start+0x154>)
 80099d6:	4293      	cmp	r3, r2
 80099d8:	d009      	beq.n	80099ee <HAL_TIM_PWM_Start+0x10e>
 80099da:	687b      	ldr	r3, [r7, #4]
 80099dc:	681b      	ldr	r3, [r3, #0]
 80099de:	4a16      	ldr	r2, [pc, #88]	; (8009a38 <HAL_TIM_PWM_Start+0x158>)
 80099e0:	4293      	cmp	r3, r2
 80099e2:	d004      	beq.n	80099ee <HAL_TIM_PWM_Start+0x10e>
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	681b      	ldr	r3, [r3, #0]
 80099e8:	4a14      	ldr	r2, [pc, #80]	; (8009a3c <HAL_TIM_PWM_Start+0x15c>)
 80099ea:	4293      	cmp	r3, r2
 80099ec:	d111      	bne.n	8009a12 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	681b      	ldr	r3, [r3, #0]
 80099f2:	689b      	ldr	r3, [r3, #8]
 80099f4:	f003 0307 	and.w	r3, r3, #7
 80099f8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80099fa:	68fb      	ldr	r3, [r7, #12]
 80099fc:	2b06      	cmp	r3, #6
 80099fe:	d010      	beq.n	8009a22 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	681b      	ldr	r3, [r3, #0]
 8009a04:	681a      	ldr	r2, [r3, #0]
 8009a06:	687b      	ldr	r3, [r7, #4]
 8009a08:	681b      	ldr	r3, [r3, #0]
 8009a0a:	f042 0201 	orr.w	r2, r2, #1
 8009a0e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009a10:	e007      	b.n	8009a22 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009a12:	687b      	ldr	r3, [r7, #4]
 8009a14:	681b      	ldr	r3, [r3, #0]
 8009a16:	681a      	ldr	r2, [r3, #0]
 8009a18:	687b      	ldr	r3, [r7, #4]
 8009a1a:	681b      	ldr	r3, [r3, #0]
 8009a1c:	f042 0201 	orr.w	r2, r2, #1
 8009a20:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8009a22:	2300      	movs	r3, #0
}
 8009a24:	4618      	mov	r0, r3
 8009a26:	3710      	adds	r7, #16
 8009a28:	46bd      	mov	sp, r7
 8009a2a:	bd80      	pop	{r7, pc}
 8009a2c:	40010000 	.word	0x40010000
 8009a30:	40000400 	.word	0x40000400
 8009a34:	40000800 	.word	0x40000800
 8009a38:	40000c00 	.word	0x40000c00
 8009a3c:	40014000 	.word	0x40014000

08009a40 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8009a40:	b580      	push	{r7, lr}
 8009a42:	b086      	sub	sp, #24
 8009a44:	af00      	add	r7, sp, #0
 8009a46:	6078      	str	r0, [r7, #4]
 8009a48:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	2b00      	cmp	r3, #0
 8009a4e:	d101      	bne.n	8009a54 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8009a50:	2301      	movs	r3, #1
 8009a52:	e097      	b.n	8009b84 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009a54:	687b      	ldr	r3, [r7, #4]
 8009a56:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009a5a:	b2db      	uxtb	r3, r3
 8009a5c:	2b00      	cmp	r3, #0
 8009a5e:	d106      	bne.n	8009a6e <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	2200      	movs	r2, #0
 8009a64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8009a68:	6878      	ldr	r0, [r7, #4]
 8009a6a:	f7fb fcb3 	bl	80053d4 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009a6e:	687b      	ldr	r3, [r7, #4]
 8009a70:	2202      	movs	r2, #2
 8009a72:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	681b      	ldr	r3, [r3, #0]
 8009a7a:	689b      	ldr	r3, [r3, #8]
 8009a7c:	687a      	ldr	r2, [r7, #4]
 8009a7e:	6812      	ldr	r2, [r2, #0]
 8009a80:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009a84:	f023 0307 	bic.w	r3, r3, #7
 8009a88:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009a8a:	687b      	ldr	r3, [r7, #4]
 8009a8c:	681a      	ldr	r2, [r3, #0]
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	3304      	adds	r3, #4
 8009a92:	4619      	mov	r1, r3
 8009a94:	4610      	mov	r0, r2
 8009a96:	f000 fbc1 	bl	800a21c <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009a9a:	687b      	ldr	r3, [r7, #4]
 8009a9c:	681b      	ldr	r3, [r3, #0]
 8009a9e:	689b      	ldr	r3, [r3, #8]
 8009aa0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8009aa2:	687b      	ldr	r3, [r7, #4]
 8009aa4:	681b      	ldr	r3, [r3, #0]
 8009aa6:	699b      	ldr	r3, [r3, #24]
 8009aa8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8009aaa:	687b      	ldr	r3, [r7, #4]
 8009aac:	681b      	ldr	r3, [r3, #0]
 8009aae:	6a1b      	ldr	r3, [r3, #32]
 8009ab0:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8009ab2:	683b      	ldr	r3, [r7, #0]
 8009ab4:	681b      	ldr	r3, [r3, #0]
 8009ab6:	697a      	ldr	r2, [r7, #20]
 8009ab8:	4313      	orrs	r3, r2
 8009aba:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8009abc:	693b      	ldr	r3, [r7, #16]
 8009abe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009ac2:	f023 0303 	bic.w	r3, r3, #3
 8009ac6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8009ac8:	683b      	ldr	r3, [r7, #0]
 8009aca:	689a      	ldr	r2, [r3, #8]
 8009acc:	683b      	ldr	r3, [r7, #0]
 8009ace:	699b      	ldr	r3, [r3, #24]
 8009ad0:	021b      	lsls	r3, r3, #8
 8009ad2:	4313      	orrs	r3, r2
 8009ad4:	693a      	ldr	r2, [r7, #16]
 8009ad6:	4313      	orrs	r3, r2
 8009ad8:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8009ada:	693b      	ldr	r3, [r7, #16]
 8009adc:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8009ae0:	f023 030c 	bic.w	r3, r3, #12
 8009ae4:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8009ae6:	693b      	ldr	r3, [r7, #16]
 8009ae8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8009aec:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009af0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8009af2:	683b      	ldr	r3, [r7, #0]
 8009af4:	68da      	ldr	r2, [r3, #12]
 8009af6:	683b      	ldr	r3, [r7, #0]
 8009af8:	69db      	ldr	r3, [r3, #28]
 8009afa:	021b      	lsls	r3, r3, #8
 8009afc:	4313      	orrs	r3, r2
 8009afe:	693a      	ldr	r2, [r7, #16]
 8009b00:	4313      	orrs	r3, r2
 8009b02:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8009b04:	683b      	ldr	r3, [r7, #0]
 8009b06:	691b      	ldr	r3, [r3, #16]
 8009b08:	011a      	lsls	r2, r3, #4
 8009b0a:	683b      	ldr	r3, [r7, #0]
 8009b0c:	6a1b      	ldr	r3, [r3, #32]
 8009b0e:	031b      	lsls	r3, r3, #12
 8009b10:	4313      	orrs	r3, r2
 8009b12:	693a      	ldr	r2, [r7, #16]
 8009b14:	4313      	orrs	r3, r2
 8009b16:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8009b18:	68fb      	ldr	r3, [r7, #12]
 8009b1a:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8009b1e:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8009b20:	68fb      	ldr	r3, [r7, #12]
 8009b22:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8009b26:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8009b28:	683b      	ldr	r3, [r7, #0]
 8009b2a:	685a      	ldr	r2, [r3, #4]
 8009b2c:	683b      	ldr	r3, [r7, #0]
 8009b2e:	695b      	ldr	r3, [r3, #20]
 8009b30:	011b      	lsls	r3, r3, #4
 8009b32:	4313      	orrs	r3, r2
 8009b34:	68fa      	ldr	r2, [r7, #12]
 8009b36:	4313      	orrs	r3, r2
 8009b38:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8009b3a:	687b      	ldr	r3, [r7, #4]
 8009b3c:	681b      	ldr	r3, [r3, #0]
 8009b3e:	697a      	ldr	r2, [r7, #20]
 8009b40:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8009b42:	687b      	ldr	r3, [r7, #4]
 8009b44:	681b      	ldr	r3, [r3, #0]
 8009b46:	693a      	ldr	r2, [r7, #16]
 8009b48:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	681b      	ldr	r3, [r3, #0]
 8009b4e:	68fa      	ldr	r2, [r7, #12]
 8009b50:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009b52:	687b      	ldr	r3, [r7, #4]
 8009b54:	2201      	movs	r2, #1
 8009b56:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8009b5a:	687b      	ldr	r3, [r7, #4]
 8009b5c:	2201      	movs	r2, #1
 8009b5e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8009b62:	687b      	ldr	r3, [r7, #4]
 8009b64:	2201      	movs	r2, #1
 8009b66:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8009b6a:	687b      	ldr	r3, [r7, #4]
 8009b6c:	2201      	movs	r2, #1
 8009b6e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8009b72:	687b      	ldr	r3, [r7, #4]
 8009b74:	2201      	movs	r2, #1
 8009b76:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009b7a:	687b      	ldr	r3, [r7, #4]
 8009b7c:	2201      	movs	r2, #1
 8009b7e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8009b82:	2300      	movs	r3, #0
}
 8009b84:	4618      	mov	r0, r3
 8009b86:	3718      	adds	r7, #24
 8009b88:	46bd      	mov	sp, r7
 8009b8a:	bd80      	pop	{r7, pc}

08009b8c <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009b8c:	b580      	push	{r7, lr}
 8009b8e:	b084      	sub	sp, #16
 8009b90:	af00      	add	r7, sp, #0
 8009b92:	6078      	str	r0, [r7, #4]
 8009b94:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8009b96:	687b      	ldr	r3, [r7, #4]
 8009b98:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009b9c:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8009b9e:	687b      	ldr	r3, [r7, #4]
 8009ba0:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8009ba4:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8009ba6:	687b      	ldr	r3, [r7, #4]
 8009ba8:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8009bac:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8009bb4:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8009bb6:	683b      	ldr	r3, [r7, #0]
 8009bb8:	2b00      	cmp	r3, #0
 8009bba:	d110      	bne.n	8009bde <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8009bbc:	7bfb      	ldrb	r3, [r7, #15]
 8009bbe:	2b01      	cmp	r3, #1
 8009bc0:	d102      	bne.n	8009bc8 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8009bc2:	7b7b      	ldrb	r3, [r7, #13]
 8009bc4:	2b01      	cmp	r3, #1
 8009bc6:	d001      	beq.n	8009bcc <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8009bc8:	2301      	movs	r3, #1
 8009bca:	e069      	b.n	8009ca0 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8009bcc:	687b      	ldr	r3, [r7, #4]
 8009bce:	2202      	movs	r2, #2
 8009bd0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8009bd4:	687b      	ldr	r3, [r7, #4]
 8009bd6:	2202      	movs	r2, #2
 8009bd8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8009bdc:	e031      	b.n	8009c42 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8009bde:	683b      	ldr	r3, [r7, #0]
 8009be0:	2b04      	cmp	r3, #4
 8009be2:	d110      	bne.n	8009c06 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8009be4:	7bbb      	ldrb	r3, [r7, #14]
 8009be6:	2b01      	cmp	r3, #1
 8009be8:	d102      	bne.n	8009bf0 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8009bea:	7b3b      	ldrb	r3, [r7, #12]
 8009bec:	2b01      	cmp	r3, #1
 8009bee:	d001      	beq.n	8009bf4 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8009bf0:	2301      	movs	r3, #1
 8009bf2:	e055      	b.n	8009ca0 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8009bf4:	687b      	ldr	r3, [r7, #4]
 8009bf6:	2202      	movs	r2, #2
 8009bf8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8009bfc:	687b      	ldr	r3, [r7, #4]
 8009bfe:	2202      	movs	r2, #2
 8009c00:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8009c04:	e01d      	b.n	8009c42 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8009c06:	7bfb      	ldrb	r3, [r7, #15]
 8009c08:	2b01      	cmp	r3, #1
 8009c0a:	d108      	bne.n	8009c1e <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8009c0c:	7bbb      	ldrb	r3, [r7, #14]
 8009c0e:	2b01      	cmp	r3, #1
 8009c10:	d105      	bne.n	8009c1e <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8009c12:	7b7b      	ldrb	r3, [r7, #13]
 8009c14:	2b01      	cmp	r3, #1
 8009c16:	d102      	bne.n	8009c1e <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8009c18:	7b3b      	ldrb	r3, [r7, #12]
 8009c1a:	2b01      	cmp	r3, #1
 8009c1c:	d001      	beq.n	8009c22 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8009c1e:	2301      	movs	r3, #1
 8009c20:	e03e      	b.n	8009ca0 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8009c22:	687b      	ldr	r3, [r7, #4]
 8009c24:	2202      	movs	r2, #2
 8009c26:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	2202      	movs	r2, #2
 8009c2e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	2202      	movs	r2, #2
 8009c36:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8009c3a:	687b      	ldr	r3, [r7, #4]
 8009c3c:	2202      	movs	r2, #2
 8009c3e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8009c42:	683b      	ldr	r3, [r7, #0]
 8009c44:	2b00      	cmp	r3, #0
 8009c46:	d003      	beq.n	8009c50 <HAL_TIM_Encoder_Start+0xc4>
 8009c48:	683b      	ldr	r3, [r7, #0]
 8009c4a:	2b04      	cmp	r3, #4
 8009c4c:	d008      	beq.n	8009c60 <HAL_TIM_Encoder_Start+0xd4>
 8009c4e:	e00f      	b.n	8009c70 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	681b      	ldr	r3, [r3, #0]
 8009c54:	2201      	movs	r2, #1
 8009c56:	2100      	movs	r1, #0
 8009c58:	4618      	mov	r0, r3
 8009c5a:	f000 fd85 	bl	800a768 <TIM_CCxChannelCmd>
      break;
 8009c5e:	e016      	b.n	8009c8e <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	681b      	ldr	r3, [r3, #0]
 8009c64:	2201      	movs	r2, #1
 8009c66:	2104      	movs	r1, #4
 8009c68:	4618      	mov	r0, r3
 8009c6a:	f000 fd7d 	bl	800a768 <TIM_CCxChannelCmd>
      break;
 8009c6e:	e00e      	b.n	8009c8e <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8009c70:	687b      	ldr	r3, [r7, #4]
 8009c72:	681b      	ldr	r3, [r3, #0]
 8009c74:	2201      	movs	r2, #1
 8009c76:	2100      	movs	r1, #0
 8009c78:	4618      	mov	r0, r3
 8009c7a:	f000 fd75 	bl	800a768 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8009c7e:	687b      	ldr	r3, [r7, #4]
 8009c80:	681b      	ldr	r3, [r3, #0]
 8009c82:	2201      	movs	r2, #1
 8009c84:	2104      	movs	r1, #4
 8009c86:	4618      	mov	r0, r3
 8009c88:	f000 fd6e 	bl	800a768 <TIM_CCxChannelCmd>
      break;
 8009c8c:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8009c8e:	687b      	ldr	r3, [r7, #4]
 8009c90:	681b      	ldr	r3, [r3, #0]
 8009c92:	681a      	ldr	r2, [r3, #0]
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	681b      	ldr	r3, [r3, #0]
 8009c98:	f042 0201 	orr.w	r2, r2, #1
 8009c9c:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8009c9e:	2300      	movs	r3, #0
}
 8009ca0:	4618      	mov	r0, r3
 8009ca2:	3710      	adds	r7, #16
 8009ca4:	46bd      	mov	sp, r7
 8009ca6:	bd80      	pop	{r7, pc}

08009ca8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8009ca8:	b580      	push	{r7, lr}
 8009caa:	b082      	sub	sp, #8
 8009cac:	af00      	add	r7, sp, #0
 8009cae:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8009cb0:	687b      	ldr	r3, [r7, #4]
 8009cb2:	681b      	ldr	r3, [r3, #0]
 8009cb4:	691b      	ldr	r3, [r3, #16]
 8009cb6:	f003 0302 	and.w	r3, r3, #2
 8009cba:	2b02      	cmp	r3, #2
 8009cbc:	d122      	bne.n	8009d04 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	681b      	ldr	r3, [r3, #0]
 8009cc2:	68db      	ldr	r3, [r3, #12]
 8009cc4:	f003 0302 	and.w	r3, r3, #2
 8009cc8:	2b02      	cmp	r3, #2
 8009cca:	d11b      	bne.n	8009d04 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	681b      	ldr	r3, [r3, #0]
 8009cd0:	f06f 0202 	mvn.w	r2, #2
 8009cd4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009cd6:	687b      	ldr	r3, [r7, #4]
 8009cd8:	2201      	movs	r2, #1
 8009cda:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8009cdc:	687b      	ldr	r3, [r7, #4]
 8009cde:	681b      	ldr	r3, [r3, #0]
 8009ce0:	699b      	ldr	r3, [r3, #24]
 8009ce2:	f003 0303 	and.w	r3, r3, #3
 8009ce6:	2b00      	cmp	r3, #0
 8009ce8:	d003      	beq.n	8009cf2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8009cea:	6878      	ldr	r0, [r7, #4]
 8009cec:	f000 fa77 	bl	800a1de <HAL_TIM_IC_CaptureCallback>
 8009cf0:	e005      	b.n	8009cfe <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8009cf2:	6878      	ldr	r0, [r7, #4]
 8009cf4:	f000 fa69 	bl	800a1ca <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009cf8:	6878      	ldr	r0, [r7, #4]
 8009cfa:	f000 fa7a 	bl	800a1f2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009cfe:	687b      	ldr	r3, [r7, #4]
 8009d00:	2200      	movs	r2, #0
 8009d02:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	681b      	ldr	r3, [r3, #0]
 8009d08:	691b      	ldr	r3, [r3, #16]
 8009d0a:	f003 0304 	and.w	r3, r3, #4
 8009d0e:	2b04      	cmp	r3, #4
 8009d10:	d122      	bne.n	8009d58 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8009d12:	687b      	ldr	r3, [r7, #4]
 8009d14:	681b      	ldr	r3, [r3, #0]
 8009d16:	68db      	ldr	r3, [r3, #12]
 8009d18:	f003 0304 	and.w	r3, r3, #4
 8009d1c:	2b04      	cmp	r3, #4
 8009d1e:	d11b      	bne.n	8009d58 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8009d20:	687b      	ldr	r3, [r7, #4]
 8009d22:	681b      	ldr	r3, [r3, #0]
 8009d24:	f06f 0204 	mvn.w	r2, #4
 8009d28:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009d2a:	687b      	ldr	r3, [r7, #4]
 8009d2c:	2202      	movs	r2, #2
 8009d2e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	681b      	ldr	r3, [r3, #0]
 8009d34:	699b      	ldr	r3, [r3, #24]
 8009d36:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009d3a:	2b00      	cmp	r3, #0
 8009d3c:	d003      	beq.n	8009d46 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009d3e:	6878      	ldr	r0, [r7, #4]
 8009d40:	f000 fa4d 	bl	800a1de <HAL_TIM_IC_CaptureCallback>
 8009d44:	e005      	b.n	8009d52 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009d46:	6878      	ldr	r0, [r7, #4]
 8009d48:	f000 fa3f 	bl	800a1ca <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009d4c:	6878      	ldr	r0, [r7, #4]
 8009d4e:	f000 fa50 	bl	800a1f2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009d52:	687b      	ldr	r3, [r7, #4]
 8009d54:	2200      	movs	r2, #0
 8009d56:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	681b      	ldr	r3, [r3, #0]
 8009d5c:	691b      	ldr	r3, [r3, #16]
 8009d5e:	f003 0308 	and.w	r3, r3, #8
 8009d62:	2b08      	cmp	r3, #8
 8009d64:	d122      	bne.n	8009dac <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8009d66:	687b      	ldr	r3, [r7, #4]
 8009d68:	681b      	ldr	r3, [r3, #0]
 8009d6a:	68db      	ldr	r3, [r3, #12]
 8009d6c:	f003 0308 	and.w	r3, r3, #8
 8009d70:	2b08      	cmp	r3, #8
 8009d72:	d11b      	bne.n	8009dac <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8009d74:	687b      	ldr	r3, [r7, #4]
 8009d76:	681b      	ldr	r3, [r3, #0]
 8009d78:	f06f 0208 	mvn.w	r2, #8
 8009d7c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009d7e:	687b      	ldr	r3, [r7, #4]
 8009d80:	2204      	movs	r2, #4
 8009d82:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009d84:	687b      	ldr	r3, [r7, #4]
 8009d86:	681b      	ldr	r3, [r3, #0]
 8009d88:	69db      	ldr	r3, [r3, #28]
 8009d8a:	f003 0303 	and.w	r3, r3, #3
 8009d8e:	2b00      	cmp	r3, #0
 8009d90:	d003      	beq.n	8009d9a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009d92:	6878      	ldr	r0, [r7, #4]
 8009d94:	f000 fa23 	bl	800a1de <HAL_TIM_IC_CaptureCallback>
 8009d98:	e005      	b.n	8009da6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009d9a:	6878      	ldr	r0, [r7, #4]
 8009d9c:	f000 fa15 	bl	800a1ca <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009da0:	6878      	ldr	r0, [r7, #4]
 8009da2:	f000 fa26 	bl	800a1f2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009da6:	687b      	ldr	r3, [r7, #4]
 8009da8:	2200      	movs	r2, #0
 8009daa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8009dac:	687b      	ldr	r3, [r7, #4]
 8009dae:	681b      	ldr	r3, [r3, #0]
 8009db0:	691b      	ldr	r3, [r3, #16]
 8009db2:	f003 0310 	and.w	r3, r3, #16
 8009db6:	2b10      	cmp	r3, #16
 8009db8:	d122      	bne.n	8009e00 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8009dba:	687b      	ldr	r3, [r7, #4]
 8009dbc:	681b      	ldr	r3, [r3, #0]
 8009dbe:	68db      	ldr	r3, [r3, #12]
 8009dc0:	f003 0310 	and.w	r3, r3, #16
 8009dc4:	2b10      	cmp	r3, #16
 8009dc6:	d11b      	bne.n	8009e00 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8009dc8:	687b      	ldr	r3, [r7, #4]
 8009dca:	681b      	ldr	r3, [r3, #0]
 8009dcc:	f06f 0210 	mvn.w	r2, #16
 8009dd0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	2208      	movs	r2, #8
 8009dd6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	681b      	ldr	r3, [r3, #0]
 8009ddc:	69db      	ldr	r3, [r3, #28]
 8009dde:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009de2:	2b00      	cmp	r3, #0
 8009de4:	d003      	beq.n	8009dee <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009de6:	6878      	ldr	r0, [r7, #4]
 8009de8:	f000 f9f9 	bl	800a1de <HAL_TIM_IC_CaptureCallback>
 8009dec:	e005      	b.n	8009dfa <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009dee:	6878      	ldr	r0, [r7, #4]
 8009df0:	f000 f9eb 	bl	800a1ca <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009df4:	6878      	ldr	r0, [r7, #4]
 8009df6:	f000 f9fc 	bl	800a1f2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009dfa:	687b      	ldr	r3, [r7, #4]
 8009dfc:	2200      	movs	r2, #0
 8009dfe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8009e00:	687b      	ldr	r3, [r7, #4]
 8009e02:	681b      	ldr	r3, [r3, #0]
 8009e04:	691b      	ldr	r3, [r3, #16]
 8009e06:	f003 0301 	and.w	r3, r3, #1
 8009e0a:	2b01      	cmp	r3, #1
 8009e0c:	d10e      	bne.n	8009e2c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8009e0e:	687b      	ldr	r3, [r7, #4]
 8009e10:	681b      	ldr	r3, [r3, #0]
 8009e12:	68db      	ldr	r3, [r3, #12]
 8009e14:	f003 0301 	and.w	r3, r3, #1
 8009e18:	2b01      	cmp	r3, #1
 8009e1a:	d107      	bne.n	8009e2c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8009e1c:	687b      	ldr	r3, [r7, #4]
 8009e1e:	681b      	ldr	r3, [r3, #0]
 8009e20:	f06f 0201 	mvn.w	r2, #1
 8009e24:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8009e26:	6878      	ldr	r0, [r7, #4]
 8009e28:	f7f7 fe86 	bl	8001b38 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8009e2c:	687b      	ldr	r3, [r7, #4]
 8009e2e:	681b      	ldr	r3, [r3, #0]
 8009e30:	691b      	ldr	r3, [r3, #16]
 8009e32:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009e36:	2b80      	cmp	r3, #128	; 0x80
 8009e38:	d10e      	bne.n	8009e58 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8009e3a:	687b      	ldr	r3, [r7, #4]
 8009e3c:	681b      	ldr	r3, [r3, #0]
 8009e3e:	68db      	ldr	r3, [r3, #12]
 8009e40:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009e44:	2b80      	cmp	r3, #128	; 0x80
 8009e46:	d107      	bne.n	8009e58 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8009e48:	687b      	ldr	r3, [r7, #4]
 8009e4a:	681b      	ldr	r3, [r3, #0]
 8009e4c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8009e50:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8009e52:	6878      	ldr	r0, [r7, #4]
 8009e54:	f000 fd78 	bl	800a948 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8009e58:	687b      	ldr	r3, [r7, #4]
 8009e5a:	681b      	ldr	r3, [r3, #0]
 8009e5c:	691b      	ldr	r3, [r3, #16]
 8009e5e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009e62:	2b40      	cmp	r3, #64	; 0x40
 8009e64:	d10e      	bne.n	8009e84 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8009e66:	687b      	ldr	r3, [r7, #4]
 8009e68:	681b      	ldr	r3, [r3, #0]
 8009e6a:	68db      	ldr	r3, [r3, #12]
 8009e6c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009e70:	2b40      	cmp	r3, #64	; 0x40
 8009e72:	d107      	bne.n	8009e84 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8009e74:	687b      	ldr	r3, [r7, #4]
 8009e76:	681b      	ldr	r3, [r3, #0]
 8009e78:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8009e7c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8009e7e:	6878      	ldr	r0, [r7, #4]
 8009e80:	f000 f9c1 	bl	800a206 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8009e84:	687b      	ldr	r3, [r7, #4]
 8009e86:	681b      	ldr	r3, [r3, #0]
 8009e88:	691b      	ldr	r3, [r3, #16]
 8009e8a:	f003 0320 	and.w	r3, r3, #32
 8009e8e:	2b20      	cmp	r3, #32
 8009e90:	d10e      	bne.n	8009eb0 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8009e92:	687b      	ldr	r3, [r7, #4]
 8009e94:	681b      	ldr	r3, [r3, #0]
 8009e96:	68db      	ldr	r3, [r3, #12]
 8009e98:	f003 0320 	and.w	r3, r3, #32
 8009e9c:	2b20      	cmp	r3, #32
 8009e9e:	d107      	bne.n	8009eb0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8009ea0:	687b      	ldr	r3, [r7, #4]
 8009ea2:	681b      	ldr	r3, [r3, #0]
 8009ea4:	f06f 0220 	mvn.w	r2, #32
 8009ea8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8009eaa:	6878      	ldr	r0, [r7, #4]
 8009eac:	f000 fd42 	bl	800a934 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8009eb0:	bf00      	nop
 8009eb2:	3708      	adds	r7, #8
 8009eb4:	46bd      	mov	sp, r7
 8009eb6:	bd80      	pop	{r7, pc}

08009eb8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8009eb8:	b580      	push	{r7, lr}
 8009eba:	b086      	sub	sp, #24
 8009ebc:	af00      	add	r7, sp, #0
 8009ebe:	60f8      	str	r0, [r7, #12]
 8009ec0:	60b9      	str	r1, [r7, #8]
 8009ec2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009ec4:	2300      	movs	r3, #0
 8009ec6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8009ec8:	68fb      	ldr	r3, [r7, #12]
 8009eca:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009ece:	2b01      	cmp	r3, #1
 8009ed0:	d101      	bne.n	8009ed6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8009ed2:	2302      	movs	r3, #2
 8009ed4:	e0ae      	b.n	800a034 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8009ed6:	68fb      	ldr	r3, [r7, #12]
 8009ed8:	2201      	movs	r2, #1
 8009eda:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8009ede:	687b      	ldr	r3, [r7, #4]
 8009ee0:	2b0c      	cmp	r3, #12
 8009ee2:	f200 809f 	bhi.w	800a024 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8009ee6:	a201      	add	r2, pc, #4	; (adr r2, 8009eec <HAL_TIM_PWM_ConfigChannel+0x34>)
 8009ee8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009eec:	08009f21 	.word	0x08009f21
 8009ef0:	0800a025 	.word	0x0800a025
 8009ef4:	0800a025 	.word	0x0800a025
 8009ef8:	0800a025 	.word	0x0800a025
 8009efc:	08009f61 	.word	0x08009f61
 8009f00:	0800a025 	.word	0x0800a025
 8009f04:	0800a025 	.word	0x0800a025
 8009f08:	0800a025 	.word	0x0800a025
 8009f0c:	08009fa3 	.word	0x08009fa3
 8009f10:	0800a025 	.word	0x0800a025
 8009f14:	0800a025 	.word	0x0800a025
 8009f18:	0800a025 	.word	0x0800a025
 8009f1c:	08009fe3 	.word	0x08009fe3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8009f20:	68fb      	ldr	r3, [r7, #12]
 8009f22:	681b      	ldr	r3, [r3, #0]
 8009f24:	68b9      	ldr	r1, [r7, #8]
 8009f26:	4618      	mov	r0, r3
 8009f28:	f000 f9f8 	bl	800a31c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8009f2c:	68fb      	ldr	r3, [r7, #12]
 8009f2e:	681b      	ldr	r3, [r3, #0]
 8009f30:	699a      	ldr	r2, [r3, #24]
 8009f32:	68fb      	ldr	r3, [r7, #12]
 8009f34:	681b      	ldr	r3, [r3, #0]
 8009f36:	f042 0208 	orr.w	r2, r2, #8
 8009f3a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8009f3c:	68fb      	ldr	r3, [r7, #12]
 8009f3e:	681b      	ldr	r3, [r3, #0]
 8009f40:	699a      	ldr	r2, [r3, #24]
 8009f42:	68fb      	ldr	r3, [r7, #12]
 8009f44:	681b      	ldr	r3, [r3, #0]
 8009f46:	f022 0204 	bic.w	r2, r2, #4
 8009f4a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8009f4c:	68fb      	ldr	r3, [r7, #12]
 8009f4e:	681b      	ldr	r3, [r3, #0]
 8009f50:	6999      	ldr	r1, [r3, #24]
 8009f52:	68bb      	ldr	r3, [r7, #8]
 8009f54:	691a      	ldr	r2, [r3, #16]
 8009f56:	68fb      	ldr	r3, [r7, #12]
 8009f58:	681b      	ldr	r3, [r3, #0]
 8009f5a:	430a      	orrs	r2, r1
 8009f5c:	619a      	str	r2, [r3, #24]
      break;
 8009f5e:	e064      	b.n	800a02a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8009f60:	68fb      	ldr	r3, [r7, #12]
 8009f62:	681b      	ldr	r3, [r3, #0]
 8009f64:	68b9      	ldr	r1, [r7, #8]
 8009f66:	4618      	mov	r0, r3
 8009f68:	f000 fa3e 	bl	800a3e8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8009f6c:	68fb      	ldr	r3, [r7, #12]
 8009f6e:	681b      	ldr	r3, [r3, #0]
 8009f70:	699a      	ldr	r2, [r3, #24]
 8009f72:	68fb      	ldr	r3, [r7, #12]
 8009f74:	681b      	ldr	r3, [r3, #0]
 8009f76:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009f7a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8009f7c:	68fb      	ldr	r3, [r7, #12]
 8009f7e:	681b      	ldr	r3, [r3, #0]
 8009f80:	699a      	ldr	r2, [r3, #24]
 8009f82:	68fb      	ldr	r3, [r7, #12]
 8009f84:	681b      	ldr	r3, [r3, #0]
 8009f86:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009f8a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8009f8c:	68fb      	ldr	r3, [r7, #12]
 8009f8e:	681b      	ldr	r3, [r3, #0]
 8009f90:	6999      	ldr	r1, [r3, #24]
 8009f92:	68bb      	ldr	r3, [r7, #8]
 8009f94:	691b      	ldr	r3, [r3, #16]
 8009f96:	021a      	lsls	r2, r3, #8
 8009f98:	68fb      	ldr	r3, [r7, #12]
 8009f9a:	681b      	ldr	r3, [r3, #0]
 8009f9c:	430a      	orrs	r2, r1
 8009f9e:	619a      	str	r2, [r3, #24]
      break;
 8009fa0:	e043      	b.n	800a02a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8009fa2:	68fb      	ldr	r3, [r7, #12]
 8009fa4:	681b      	ldr	r3, [r3, #0]
 8009fa6:	68b9      	ldr	r1, [r7, #8]
 8009fa8:	4618      	mov	r0, r3
 8009faa:	f000 fa89 	bl	800a4c0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8009fae:	68fb      	ldr	r3, [r7, #12]
 8009fb0:	681b      	ldr	r3, [r3, #0]
 8009fb2:	69da      	ldr	r2, [r3, #28]
 8009fb4:	68fb      	ldr	r3, [r7, #12]
 8009fb6:	681b      	ldr	r3, [r3, #0]
 8009fb8:	f042 0208 	orr.w	r2, r2, #8
 8009fbc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8009fbe:	68fb      	ldr	r3, [r7, #12]
 8009fc0:	681b      	ldr	r3, [r3, #0]
 8009fc2:	69da      	ldr	r2, [r3, #28]
 8009fc4:	68fb      	ldr	r3, [r7, #12]
 8009fc6:	681b      	ldr	r3, [r3, #0]
 8009fc8:	f022 0204 	bic.w	r2, r2, #4
 8009fcc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8009fce:	68fb      	ldr	r3, [r7, #12]
 8009fd0:	681b      	ldr	r3, [r3, #0]
 8009fd2:	69d9      	ldr	r1, [r3, #28]
 8009fd4:	68bb      	ldr	r3, [r7, #8]
 8009fd6:	691a      	ldr	r2, [r3, #16]
 8009fd8:	68fb      	ldr	r3, [r7, #12]
 8009fda:	681b      	ldr	r3, [r3, #0]
 8009fdc:	430a      	orrs	r2, r1
 8009fde:	61da      	str	r2, [r3, #28]
      break;
 8009fe0:	e023      	b.n	800a02a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8009fe2:	68fb      	ldr	r3, [r7, #12]
 8009fe4:	681b      	ldr	r3, [r3, #0]
 8009fe6:	68b9      	ldr	r1, [r7, #8]
 8009fe8:	4618      	mov	r0, r3
 8009fea:	f000 fad3 	bl	800a594 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8009fee:	68fb      	ldr	r3, [r7, #12]
 8009ff0:	681b      	ldr	r3, [r3, #0]
 8009ff2:	69da      	ldr	r2, [r3, #28]
 8009ff4:	68fb      	ldr	r3, [r7, #12]
 8009ff6:	681b      	ldr	r3, [r3, #0]
 8009ff8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009ffc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8009ffe:	68fb      	ldr	r3, [r7, #12]
 800a000:	681b      	ldr	r3, [r3, #0]
 800a002:	69da      	ldr	r2, [r3, #28]
 800a004:	68fb      	ldr	r3, [r7, #12]
 800a006:	681b      	ldr	r3, [r3, #0]
 800a008:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800a00c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800a00e:	68fb      	ldr	r3, [r7, #12]
 800a010:	681b      	ldr	r3, [r3, #0]
 800a012:	69d9      	ldr	r1, [r3, #28]
 800a014:	68bb      	ldr	r3, [r7, #8]
 800a016:	691b      	ldr	r3, [r3, #16]
 800a018:	021a      	lsls	r2, r3, #8
 800a01a:	68fb      	ldr	r3, [r7, #12]
 800a01c:	681b      	ldr	r3, [r3, #0]
 800a01e:	430a      	orrs	r2, r1
 800a020:	61da      	str	r2, [r3, #28]
      break;
 800a022:	e002      	b.n	800a02a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800a024:	2301      	movs	r3, #1
 800a026:	75fb      	strb	r3, [r7, #23]
      break;
 800a028:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800a02a:	68fb      	ldr	r3, [r7, #12]
 800a02c:	2200      	movs	r2, #0
 800a02e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800a032:	7dfb      	ldrb	r3, [r7, #23]
}
 800a034:	4618      	mov	r0, r3
 800a036:	3718      	adds	r7, #24
 800a038:	46bd      	mov	sp, r7
 800a03a:	bd80      	pop	{r7, pc}

0800a03c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800a03c:	b580      	push	{r7, lr}
 800a03e:	b084      	sub	sp, #16
 800a040:	af00      	add	r7, sp, #0
 800a042:	6078      	str	r0, [r7, #4]
 800a044:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800a046:	2300      	movs	r3, #0
 800a048:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800a04a:	687b      	ldr	r3, [r7, #4]
 800a04c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a050:	2b01      	cmp	r3, #1
 800a052:	d101      	bne.n	800a058 <HAL_TIM_ConfigClockSource+0x1c>
 800a054:	2302      	movs	r3, #2
 800a056:	e0b4      	b.n	800a1c2 <HAL_TIM_ConfigClockSource+0x186>
 800a058:	687b      	ldr	r3, [r7, #4]
 800a05a:	2201      	movs	r2, #1
 800a05c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800a060:	687b      	ldr	r3, [r7, #4]
 800a062:	2202      	movs	r2, #2
 800a064:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800a068:	687b      	ldr	r3, [r7, #4]
 800a06a:	681b      	ldr	r3, [r3, #0]
 800a06c:	689b      	ldr	r3, [r3, #8]
 800a06e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800a070:	68bb      	ldr	r3, [r7, #8]
 800a072:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800a076:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a078:	68bb      	ldr	r3, [r7, #8]
 800a07a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800a07e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	681b      	ldr	r3, [r3, #0]
 800a084:	68ba      	ldr	r2, [r7, #8]
 800a086:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800a088:	683b      	ldr	r3, [r7, #0]
 800a08a:	681b      	ldr	r3, [r3, #0]
 800a08c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a090:	d03e      	beq.n	800a110 <HAL_TIM_ConfigClockSource+0xd4>
 800a092:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a096:	f200 8087 	bhi.w	800a1a8 <HAL_TIM_ConfigClockSource+0x16c>
 800a09a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a09e:	f000 8086 	beq.w	800a1ae <HAL_TIM_ConfigClockSource+0x172>
 800a0a2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a0a6:	d87f      	bhi.n	800a1a8 <HAL_TIM_ConfigClockSource+0x16c>
 800a0a8:	2b70      	cmp	r3, #112	; 0x70
 800a0aa:	d01a      	beq.n	800a0e2 <HAL_TIM_ConfigClockSource+0xa6>
 800a0ac:	2b70      	cmp	r3, #112	; 0x70
 800a0ae:	d87b      	bhi.n	800a1a8 <HAL_TIM_ConfigClockSource+0x16c>
 800a0b0:	2b60      	cmp	r3, #96	; 0x60
 800a0b2:	d050      	beq.n	800a156 <HAL_TIM_ConfigClockSource+0x11a>
 800a0b4:	2b60      	cmp	r3, #96	; 0x60
 800a0b6:	d877      	bhi.n	800a1a8 <HAL_TIM_ConfigClockSource+0x16c>
 800a0b8:	2b50      	cmp	r3, #80	; 0x50
 800a0ba:	d03c      	beq.n	800a136 <HAL_TIM_ConfigClockSource+0xfa>
 800a0bc:	2b50      	cmp	r3, #80	; 0x50
 800a0be:	d873      	bhi.n	800a1a8 <HAL_TIM_ConfigClockSource+0x16c>
 800a0c0:	2b40      	cmp	r3, #64	; 0x40
 800a0c2:	d058      	beq.n	800a176 <HAL_TIM_ConfigClockSource+0x13a>
 800a0c4:	2b40      	cmp	r3, #64	; 0x40
 800a0c6:	d86f      	bhi.n	800a1a8 <HAL_TIM_ConfigClockSource+0x16c>
 800a0c8:	2b30      	cmp	r3, #48	; 0x30
 800a0ca:	d064      	beq.n	800a196 <HAL_TIM_ConfigClockSource+0x15a>
 800a0cc:	2b30      	cmp	r3, #48	; 0x30
 800a0ce:	d86b      	bhi.n	800a1a8 <HAL_TIM_ConfigClockSource+0x16c>
 800a0d0:	2b20      	cmp	r3, #32
 800a0d2:	d060      	beq.n	800a196 <HAL_TIM_ConfigClockSource+0x15a>
 800a0d4:	2b20      	cmp	r3, #32
 800a0d6:	d867      	bhi.n	800a1a8 <HAL_TIM_ConfigClockSource+0x16c>
 800a0d8:	2b00      	cmp	r3, #0
 800a0da:	d05c      	beq.n	800a196 <HAL_TIM_ConfigClockSource+0x15a>
 800a0dc:	2b10      	cmp	r3, #16
 800a0de:	d05a      	beq.n	800a196 <HAL_TIM_ConfigClockSource+0x15a>
 800a0e0:	e062      	b.n	800a1a8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800a0e2:	687b      	ldr	r3, [r7, #4]
 800a0e4:	6818      	ldr	r0, [r3, #0]
 800a0e6:	683b      	ldr	r3, [r7, #0]
 800a0e8:	6899      	ldr	r1, [r3, #8]
 800a0ea:	683b      	ldr	r3, [r7, #0]
 800a0ec:	685a      	ldr	r2, [r3, #4]
 800a0ee:	683b      	ldr	r3, [r7, #0]
 800a0f0:	68db      	ldr	r3, [r3, #12]
 800a0f2:	f000 fb19 	bl	800a728 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800a0f6:	687b      	ldr	r3, [r7, #4]
 800a0f8:	681b      	ldr	r3, [r3, #0]
 800a0fa:	689b      	ldr	r3, [r3, #8]
 800a0fc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800a0fe:	68bb      	ldr	r3, [r7, #8]
 800a100:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800a104:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800a106:	687b      	ldr	r3, [r7, #4]
 800a108:	681b      	ldr	r3, [r3, #0]
 800a10a:	68ba      	ldr	r2, [r7, #8]
 800a10c:	609a      	str	r2, [r3, #8]
      break;
 800a10e:	e04f      	b.n	800a1b0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800a110:	687b      	ldr	r3, [r7, #4]
 800a112:	6818      	ldr	r0, [r3, #0]
 800a114:	683b      	ldr	r3, [r7, #0]
 800a116:	6899      	ldr	r1, [r3, #8]
 800a118:	683b      	ldr	r3, [r7, #0]
 800a11a:	685a      	ldr	r2, [r3, #4]
 800a11c:	683b      	ldr	r3, [r7, #0]
 800a11e:	68db      	ldr	r3, [r3, #12]
 800a120:	f000 fb02 	bl	800a728 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800a124:	687b      	ldr	r3, [r7, #4]
 800a126:	681b      	ldr	r3, [r3, #0]
 800a128:	689a      	ldr	r2, [r3, #8]
 800a12a:	687b      	ldr	r3, [r7, #4]
 800a12c:	681b      	ldr	r3, [r3, #0]
 800a12e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800a132:	609a      	str	r2, [r3, #8]
      break;
 800a134:	e03c      	b.n	800a1b0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800a136:	687b      	ldr	r3, [r7, #4]
 800a138:	6818      	ldr	r0, [r3, #0]
 800a13a:	683b      	ldr	r3, [r7, #0]
 800a13c:	6859      	ldr	r1, [r3, #4]
 800a13e:	683b      	ldr	r3, [r7, #0]
 800a140:	68db      	ldr	r3, [r3, #12]
 800a142:	461a      	mov	r2, r3
 800a144:	f000 fa76 	bl	800a634 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800a148:	687b      	ldr	r3, [r7, #4]
 800a14a:	681b      	ldr	r3, [r3, #0]
 800a14c:	2150      	movs	r1, #80	; 0x50
 800a14e:	4618      	mov	r0, r3
 800a150:	f000 facf 	bl	800a6f2 <TIM_ITRx_SetConfig>
      break;
 800a154:	e02c      	b.n	800a1b0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800a156:	687b      	ldr	r3, [r7, #4]
 800a158:	6818      	ldr	r0, [r3, #0]
 800a15a:	683b      	ldr	r3, [r7, #0]
 800a15c:	6859      	ldr	r1, [r3, #4]
 800a15e:	683b      	ldr	r3, [r7, #0]
 800a160:	68db      	ldr	r3, [r3, #12]
 800a162:	461a      	mov	r2, r3
 800a164:	f000 fa95 	bl	800a692 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800a168:	687b      	ldr	r3, [r7, #4]
 800a16a:	681b      	ldr	r3, [r3, #0]
 800a16c:	2160      	movs	r1, #96	; 0x60
 800a16e:	4618      	mov	r0, r3
 800a170:	f000 fabf 	bl	800a6f2 <TIM_ITRx_SetConfig>
      break;
 800a174:	e01c      	b.n	800a1b0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800a176:	687b      	ldr	r3, [r7, #4]
 800a178:	6818      	ldr	r0, [r3, #0]
 800a17a:	683b      	ldr	r3, [r7, #0]
 800a17c:	6859      	ldr	r1, [r3, #4]
 800a17e:	683b      	ldr	r3, [r7, #0]
 800a180:	68db      	ldr	r3, [r3, #12]
 800a182:	461a      	mov	r2, r3
 800a184:	f000 fa56 	bl	800a634 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800a188:	687b      	ldr	r3, [r7, #4]
 800a18a:	681b      	ldr	r3, [r3, #0]
 800a18c:	2140      	movs	r1, #64	; 0x40
 800a18e:	4618      	mov	r0, r3
 800a190:	f000 faaf 	bl	800a6f2 <TIM_ITRx_SetConfig>
      break;
 800a194:	e00c      	b.n	800a1b0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800a196:	687b      	ldr	r3, [r7, #4]
 800a198:	681a      	ldr	r2, [r3, #0]
 800a19a:	683b      	ldr	r3, [r7, #0]
 800a19c:	681b      	ldr	r3, [r3, #0]
 800a19e:	4619      	mov	r1, r3
 800a1a0:	4610      	mov	r0, r2
 800a1a2:	f000 faa6 	bl	800a6f2 <TIM_ITRx_SetConfig>
      break;
 800a1a6:	e003      	b.n	800a1b0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800a1a8:	2301      	movs	r3, #1
 800a1aa:	73fb      	strb	r3, [r7, #15]
      break;
 800a1ac:	e000      	b.n	800a1b0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800a1ae:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800a1b0:	687b      	ldr	r3, [r7, #4]
 800a1b2:	2201      	movs	r2, #1
 800a1b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800a1b8:	687b      	ldr	r3, [r7, #4]
 800a1ba:	2200      	movs	r2, #0
 800a1bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800a1c0:	7bfb      	ldrb	r3, [r7, #15]
}
 800a1c2:	4618      	mov	r0, r3
 800a1c4:	3710      	adds	r7, #16
 800a1c6:	46bd      	mov	sp, r7
 800a1c8:	bd80      	pop	{r7, pc}

0800a1ca <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800a1ca:	b480      	push	{r7}
 800a1cc:	b083      	sub	sp, #12
 800a1ce:	af00      	add	r7, sp, #0
 800a1d0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800a1d2:	bf00      	nop
 800a1d4:	370c      	adds	r7, #12
 800a1d6:	46bd      	mov	sp, r7
 800a1d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1dc:	4770      	bx	lr

0800a1de <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800a1de:	b480      	push	{r7}
 800a1e0:	b083      	sub	sp, #12
 800a1e2:	af00      	add	r7, sp, #0
 800a1e4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800a1e6:	bf00      	nop
 800a1e8:	370c      	adds	r7, #12
 800a1ea:	46bd      	mov	sp, r7
 800a1ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1f0:	4770      	bx	lr

0800a1f2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800a1f2:	b480      	push	{r7}
 800a1f4:	b083      	sub	sp, #12
 800a1f6:	af00      	add	r7, sp, #0
 800a1f8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800a1fa:	bf00      	nop
 800a1fc:	370c      	adds	r7, #12
 800a1fe:	46bd      	mov	sp, r7
 800a200:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a204:	4770      	bx	lr

0800a206 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800a206:	b480      	push	{r7}
 800a208:	b083      	sub	sp, #12
 800a20a:	af00      	add	r7, sp, #0
 800a20c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800a20e:	bf00      	nop
 800a210:	370c      	adds	r7, #12
 800a212:	46bd      	mov	sp, r7
 800a214:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a218:	4770      	bx	lr
	...

0800a21c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800a21c:	b480      	push	{r7}
 800a21e:	b085      	sub	sp, #20
 800a220:	af00      	add	r7, sp, #0
 800a222:	6078      	str	r0, [r7, #4]
 800a224:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800a226:	687b      	ldr	r3, [r7, #4]
 800a228:	681b      	ldr	r3, [r3, #0]
 800a22a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a22c:	687b      	ldr	r3, [r7, #4]
 800a22e:	4a34      	ldr	r2, [pc, #208]	; (800a300 <TIM_Base_SetConfig+0xe4>)
 800a230:	4293      	cmp	r3, r2
 800a232:	d00f      	beq.n	800a254 <TIM_Base_SetConfig+0x38>
 800a234:	687b      	ldr	r3, [r7, #4]
 800a236:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a23a:	d00b      	beq.n	800a254 <TIM_Base_SetConfig+0x38>
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	4a31      	ldr	r2, [pc, #196]	; (800a304 <TIM_Base_SetConfig+0xe8>)
 800a240:	4293      	cmp	r3, r2
 800a242:	d007      	beq.n	800a254 <TIM_Base_SetConfig+0x38>
 800a244:	687b      	ldr	r3, [r7, #4]
 800a246:	4a30      	ldr	r2, [pc, #192]	; (800a308 <TIM_Base_SetConfig+0xec>)
 800a248:	4293      	cmp	r3, r2
 800a24a:	d003      	beq.n	800a254 <TIM_Base_SetConfig+0x38>
 800a24c:	687b      	ldr	r3, [r7, #4]
 800a24e:	4a2f      	ldr	r2, [pc, #188]	; (800a30c <TIM_Base_SetConfig+0xf0>)
 800a250:	4293      	cmp	r3, r2
 800a252:	d108      	bne.n	800a266 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a254:	68fb      	ldr	r3, [r7, #12]
 800a256:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a25a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800a25c:	683b      	ldr	r3, [r7, #0]
 800a25e:	685b      	ldr	r3, [r3, #4]
 800a260:	68fa      	ldr	r2, [r7, #12]
 800a262:	4313      	orrs	r3, r2
 800a264:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a266:	687b      	ldr	r3, [r7, #4]
 800a268:	4a25      	ldr	r2, [pc, #148]	; (800a300 <TIM_Base_SetConfig+0xe4>)
 800a26a:	4293      	cmp	r3, r2
 800a26c:	d01b      	beq.n	800a2a6 <TIM_Base_SetConfig+0x8a>
 800a26e:	687b      	ldr	r3, [r7, #4]
 800a270:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a274:	d017      	beq.n	800a2a6 <TIM_Base_SetConfig+0x8a>
 800a276:	687b      	ldr	r3, [r7, #4]
 800a278:	4a22      	ldr	r2, [pc, #136]	; (800a304 <TIM_Base_SetConfig+0xe8>)
 800a27a:	4293      	cmp	r3, r2
 800a27c:	d013      	beq.n	800a2a6 <TIM_Base_SetConfig+0x8a>
 800a27e:	687b      	ldr	r3, [r7, #4]
 800a280:	4a21      	ldr	r2, [pc, #132]	; (800a308 <TIM_Base_SetConfig+0xec>)
 800a282:	4293      	cmp	r3, r2
 800a284:	d00f      	beq.n	800a2a6 <TIM_Base_SetConfig+0x8a>
 800a286:	687b      	ldr	r3, [r7, #4]
 800a288:	4a20      	ldr	r2, [pc, #128]	; (800a30c <TIM_Base_SetConfig+0xf0>)
 800a28a:	4293      	cmp	r3, r2
 800a28c:	d00b      	beq.n	800a2a6 <TIM_Base_SetConfig+0x8a>
 800a28e:	687b      	ldr	r3, [r7, #4]
 800a290:	4a1f      	ldr	r2, [pc, #124]	; (800a310 <TIM_Base_SetConfig+0xf4>)
 800a292:	4293      	cmp	r3, r2
 800a294:	d007      	beq.n	800a2a6 <TIM_Base_SetConfig+0x8a>
 800a296:	687b      	ldr	r3, [r7, #4]
 800a298:	4a1e      	ldr	r2, [pc, #120]	; (800a314 <TIM_Base_SetConfig+0xf8>)
 800a29a:	4293      	cmp	r3, r2
 800a29c:	d003      	beq.n	800a2a6 <TIM_Base_SetConfig+0x8a>
 800a29e:	687b      	ldr	r3, [r7, #4]
 800a2a0:	4a1d      	ldr	r2, [pc, #116]	; (800a318 <TIM_Base_SetConfig+0xfc>)
 800a2a2:	4293      	cmp	r3, r2
 800a2a4:	d108      	bne.n	800a2b8 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800a2a6:	68fb      	ldr	r3, [r7, #12]
 800a2a8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a2ac:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a2ae:	683b      	ldr	r3, [r7, #0]
 800a2b0:	68db      	ldr	r3, [r3, #12]
 800a2b2:	68fa      	ldr	r2, [r7, #12]
 800a2b4:	4313      	orrs	r3, r2
 800a2b6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a2b8:	68fb      	ldr	r3, [r7, #12]
 800a2ba:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800a2be:	683b      	ldr	r3, [r7, #0]
 800a2c0:	695b      	ldr	r3, [r3, #20]
 800a2c2:	4313      	orrs	r3, r2
 800a2c4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800a2c6:	687b      	ldr	r3, [r7, #4]
 800a2c8:	68fa      	ldr	r2, [r7, #12]
 800a2ca:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a2cc:	683b      	ldr	r3, [r7, #0]
 800a2ce:	689a      	ldr	r2, [r3, #8]
 800a2d0:	687b      	ldr	r3, [r7, #4]
 800a2d2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800a2d4:	683b      	ldr	r3, [r7, #0]
 800a2d6:	681a      	ldr	r2, [r3, #0]
 800a2d8:	687b      	ldr	r3, [r7, #4]
 800a2da:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a2dc:	687b      	ldr	r3, [r7, #4]
 800a2de:	4a08      	ldr	r2, [pc, #32]	; (800a300 <TIM_Base_SetConfig+0xe4>)
 800a2e0:	4293      	cmp	r3, r2
 800a2e2:	d103      	bne.n	800a2ec <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800a2e4:	683b      	ldr	r3, [r7, #0]
 800a2e6:	691a      	ldr	r2, [r3, #16]
 800a2e8:	687b      	ldr	r3, [r7, #4]
 800a2ea:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800a2ec:	687b      	ldr	r3, [r7, #4]
 800a2ee:	2201      	movs	r2, #1
 800a2f0:	615a      	str	r2, [r3, #20]
}
 800a2f2:	bf00      	nop
 800a2f4:	3714      	adds	r7, #20
 800a2f6:	46bd      	mov	sp, r7
 800a2f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2fc:	4770      	bx	lr
 800a2fe:	bf00      	nop
 800a300:	40010000 	.word	0x40010000
 800a304:	40000400 	.word	0x40000400
 800a308:	40000800 	.word	0x40000800
 800a30c:	40000c00 	.word	0x40000c00
 800a310:	40014000 	.word	0x40014000
 800a314:	40014400 	.word	0x40014400
 800a318:	40014800 	.word	0x40014800

0800a31c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a31c:	b480      	push	{r7}
 800a31e:	b087      	sub	sp, #28
 800a320:	af00      	add	r7, sp, #0
 800a322:	6078      	str	r0, [r7, #4]
 800a324:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a326:	687b      	ldr	r3, [r7, #4]
 800a328:	6a1b      	ldr	r3, [r3, #32]
 800a32a:	f023 0201 	bic.w	r2, r3, #1
 800a32e:	687b      	ldr	r3, [r7, #4]
 800a330:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a332:	687b      	ldr	r3, [r7, #4]
 800a334:	6a1b      	ldr	r3, [r3, #32]
 800a336:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a338:	687b      	ldr	r3, [r7, #4]
 800a33a:	685b      	ldr	r3, [r3, #4]
 800a33c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a33e:	687b      	ldr	r3, [r7, #4]
 800a340:	699b      	ldr	r3, [r3, #24]
 800a342:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800a344:	68fb      	ldr	r3, [r7, #12]
 800a346:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a34a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800a34c:	68fb      	ldr	r3, [r7, #12]
 800a34e:	f023 0303 	bic.w	r3, r3, #3
 800a352:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a354:	683b      	ldr	r3, [r7, #0]
 800a356:	681b      	ldr	r3, [r3, #0]
 800a358:	68fa      	ldr	r2, [r7, #12]
 800a35a:	4313      	orrs	r3, r2
 800a35c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800a35e:	697b      	ldr	r3, [r7, #20]
 800a360:	f023 0302 	bic.w	r3, r3, #2
 800a364:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800a366:	683b      	ldr	r3, [r7, #0]
 800a368:	689b      	ldr	r3, [r3, #8]
 800a36a:	697a      	ldr	r2, [r7, #20]
 800a36c:	4313      	orrs	r3, r2
 800a36e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800a370:	687b      	ldr	r3, [r7, #4]
 800a372:	4a1c      	ldr	r2, [pc, #112]	; (800a3e4 <TIM_OC1_SetConfig+0xc8>)
 800a374:	4293      	cmp	r3, r2
 800a376:	d10c      	bne.n	800a392 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800a378:	697b      	ldr	r3, [r7, #20]
 800a37a:	f023 0308 	bic.w	r3, r3, #8
 800a37e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800a380:	683b      	ldr	r3, [r7, #0]
 800a382:	68db      	ldr	r3, [r3, #12]
 800a384:	697a      	ldr	r2, [r7, #20]
 800a386:	4313      	orrs	r3, r2
 800a388:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800a38a:	697b      	ldr	r3, [r7, #20]
 800a38c:	f023 0304 	bic.w	r3, r3, #4
 800a390:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a392:	687b      	ldr	r3, [r7, #4]
 800a394:	4a13      	ldr	r2, [pc, #76]	; (800a3e4 <TIM_OC1_SetConfig+0xc8>)
 800a396:	4293      	cmp	r3, r2
 800a398:	d111      	bne.n	800a3be <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800a39a:	693b      	ldr	r3, [r7, #16]
 800a39c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a3a0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800a3a2:	693b      	ldr	r3, [r7, #16]
 800a3a4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800a3a8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800a3aa:	683b      	ldr	r3, [r7, #0]
 800a3ac:	695b      	ldr	r3, [r3, #20]
 800a3ae:	693a      	ldr	r2, [r7, #16]
 800a3b0:	4313      	orrs	r3, r2
 800a3b2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800a3b4:	683b      	ldr	r3, [r7, #0]
 800a3b6:	699b      	ldr	r3, [r3, #24]
 800a3b8:	693a      	ldr	r2, [r7, #16]
 800a3ba:	4313      	orrs	r3, r2
 800a3bc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a3be:	687b      	ldr	r3, [r7, #4]
 800a3c0:	693a      	ldr	r2, [r7, #16]
 800a3c2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a3c4:	687b      	ldr	r3, [r7, #4]
 800a3c6:	68fa      	ldr	r2, [r7, #12]
 800a3c8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800a3ca:	683b      	ldr	r3, [r7, #0]
 800a3cc:	685a      	ldr	r2, [r3, #4]
 800a3ce:	687b      	ldr	r3, [r7, #4]
 800a3d0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a3d2:	687b      	ldr	r3, [r7, #4]
 800a3d4:	697a      	ldr	r2, [r7, #20]
 800a3d6:	621a      	str	r2, [r3, #32]
}
 800a3d8:	bf00      	nop
 800a3da:	371c      	adds	r7, #28
 800a3dc:	46bd      	mov	sp, r7
 800a3de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3e2:	4770      	bx	lr
 800a3e4:	40010000 	.word	0x40010000

0800a3e8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a3e8:	b480      	push	{r7}
 800a3ea:	b087      	sub	sp, #28
 800a3ec:	af00      	add	r7, sp, #0
 800a3ee:	6078      	str	r0, [r7, #4]
 800a3f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a3f2:	687b      	ldr	r3, [r7, #4]
 800a3f4:	6a1b      	ldr	r3, [r3, #32]
 800a3f6:	f023 0210 	bic.w	r2, r3, #16
 800a3fa:	687b      	ldr	r3, [r7, #4]
 800a3fc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a3fe:	687b      	ldr	r3, [r7, #4]
 800a400:	6a1b      	ldr	r3, [r3, #32]
 800a402:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a404:	687b      	ldr	r3, [r7, #4]
 800a406:	685b      	ldr	r3, [r3, #4]
 800a408:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a40a:	687b      	ldr	r3, [r7, #4]
 800a40c:	699b      	ldr	r3, [r3, #24]
 800a40e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800a410:	68fb      	ldr	r3, [r7, #12]
 800a412:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a416:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800a418:	68fb      	ldr	r3, [r7, #12]
 800a41a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a41e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a420:	683b      	ldr	r3, [r7, #0]
 800a422:	681b      	ldr	r3, [r3, #0]
 800a424:	021b      	lsls	r3, r3, #8
 800a426:	68fa      	ldr	r2, [r7, #12]
 800a428:	4313      	orrs	r3, r2
 800a42a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800a42c:	697b      	ldr	r3, [r7, #20]
 800a42e:	f023 0320 	bic.w	r3, r3, #32
 800a432:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800a434:	683b      	ldr	r3, [r7, #0]
 800a436:	689b      	ldr	r3, [r3, #8]
 800a438:	011b      	lsls	r3, r3, #4
 800a43a:	697a      	ldr	r2, [r7, #20]
 800a43c:	4313      	orrs	r3, r2
 800a43e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800a440:	687b      	ldr	r3, [r7, #4]
 800a442:	4a1e      	ldr	r2, [pc, #120]	; (800a4bc <TIM_OC2_SetConfig+0xd4>)
 800a444:	4293      	cmp	r3, r2
 800a446:	d10d      	bne.n	800a464 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800a448:	697b      	ldr	r3, [r7, #20]
 800a44a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a44e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800a450:	683b      	ldr	r3, [r7, #0]
 800a452:	68db      	ldr	r3, [r3, #12]
 800a454:	011b      	lsls	r3, r3, #4
 800a456:	697a      	ldr	r2, [r7, #20]
 800a458:	4313      	orrs	r3, r2
 800a45a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800a45c:	697b      	ldr	r3, [r7, #20]
 800a45e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a462:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a464:	687b      	ldr	r3, [r7, #4]
 800a466:	4a15      	ldr	r2, [pc, #84]	; (800a4bc <TIM_OC2_SetConfig+0xd4>)
 800a468:	4293      	cmp	r3, r2
 800a46a:	d113      	bne.n	800a494 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800a46c:	693b      	ldr	r3, [r7, #16]
 800a46e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800a472:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800a474:	693b      	ldr	r3, [r7, #16]
 800a476:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800a47a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800a47c:	683b      	ldr	r3, [r7, #0]
 800a47e:	695b      	ldr	r3, [r3, #20]
 800a480:	009b      	lsls	r3, r3, #2
 800a482:	693a      	ldr	r2, [r7, #16]
 800a484:	4313      	orrs	r3, r2
 800a486:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800a488:	683b      	ldr	r3, [r7, #0]
 800a48a:	699b      	ldr	r3, [r3, #24]
 800a48c:	009b      	lsls	r3, r3, #2
 800a48e:	693a      	ldr	r2, [r7, #16]
 800a490:	4313      	orrs	r3, r2
 800a492:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a494:	687b      	ldr	r3, [r7, #4]
 800a496:	693a      	ldr	r2, [r7, #16]
 800a498:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a49a:	687b      	ldr	r3, [r7, #4]
 800a49c:	68fa      	ldr	r2, [r7, #12]
 800a49e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800a4a0:	683b      	ldr	r3, [r7, #0]
 800a4a2:	685a      	ldr	r2, [r3, #4]
 800a4a4:	687b      	ldr	r3, [r7, #4]
 800a4a6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a4a8:	687b      	ldr	r3, [r7, #4]
 800a4aa:	697a      	ldr	r2, [r7, #20]
 800a4ac:	621a      	str	r2, [r3, #32]
}
 800a4ae:	bf00      	nop
 800a4b0:	371c      	adds	r7, #28
 800a4b2:	46bd      	mov	sp, r7
 800a4b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4b8:	4770      	bx	lr
 800a4ba:	bf00      	nop
 800a4bc:	40010000 	.word	0x40010000

0800a4c0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a4c0:	b480      	push	{r7}
 800a4c2:	b087      	sub	sp, #28
 800a4c4:	af00      	add	r7, sp, #0
 800a4c6:	6078      	str	r0, [r7, #4]
 800a4c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800a4ca:	687b      	ldr	r3, [r7, #4]
 800a4cc:	6a1b      	ldr	r3, [r3, #32]
 800a4ce:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800a4d2:	687b      	ldr	r3, [r7, #4]
 800a4d4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a4d6:	687b      	ldr	r3, [r7, #4]
 800a4d8:	6a1b      	ldr	r3, [r3, #32]
 800a4da:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a4dc:	687b      	ldr	r3, [r7, #4]
 800a4de:	685b      	ldr	r3, [r3, #4]
 800a4e0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a4e2:	687b      	ldr	r3, [r7, #4]
 800a4e4:	69db      	ldr	r3, [r3, #28]
 800a4e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800a4e8:	68fb      	ldr	r3, [r7, #12]
 800a4ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a4ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800a4f0:	68fb      	ldr	r3, [r7, #12]
 800a4f2:	f023 0303 	bic.w	r3, r3, #3
 800a4f6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a4f8:	683b      	ldr	r3, [r7, #0]
 800a4fa:	681b      	ldr	r3, [r3, #0]
 800a4fc:	68fa      	ldr	r2, [r7, #12]
 800a4fe:	4313      	orrs	r3, r2
 800a500:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800a502:	697b      	ldr	r3, [r7, #20]
 800a504:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800a508:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800a50a:	683b      	ldr	r3, [r7, #0]
 800a50c:	689b      	ldr	r3, [r3, #8]
 800a50e:	021b      	lsls	r3, r3, #8
 800a510:	697a      	ldr	r2, [r7, #20]
 800a512:	4313      	orrs	r3, r2
 800a514:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800a516:	687b      	ldr	r3, [r7, #4]
 800a518:	4a1d      	ldr	r2, [pc, #116]	; (800a590 <TIM_OC3_SetConfig+0xd0>)
 800a51a:	4293      	cmp	r3, r2
 800a51c:	d10d      	bne.n	800a53a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800a51e:	697b      	ldr	r3, [r7, #20]
 800a520:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800a524:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800a526:	683b      	ldr	r3, [r7, #0]
 800a528:	68db      	ldr	r3, [r3, #12]
 800a52a:	021b      	lsls	r3, r3, #8
 800a52c:	697a      	ldr	r2, [r7, #20]
 800a52e:	4313      	orrs	r3, r2
 800a530:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800a532:	697b      	ldr	r3, [r7, #20]
 800a534:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800a538:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a53a:	687b      	ldr	r3, [r7, #4]
 800a53c:	4a14      	ldr	r2, [pc, #80]	; (800a590 <TIM_OC3_SetConfig+0xd0>)
 800a53e:	4293      	cmp	r3, r2
 800a540:	d113      	bne.n	800a56a <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800a542:	693b      	ldr	r3, [r7, #16]
 800a544:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a548:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800a54a:	693b      	ldr	r3, [r7, #16]
 800a54c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800a550:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800a552:	683b      	ldr	r3, [r7, #0]
 800a554:	695b      	ldr	r3, [r3, #20]
 800a556:	011b      	lsls	r3, r3, #4
 800a558:	693a      	ldr	r2, [r7, #16]
 800a55a:	4313      	orrs	r3, r2
 800a55c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800a55e:	683b      	ldr	r3, [r7, #0]
 800a560:	699b      	ldr	r3, [r3, #24]
 800a562:	011b      	lsls	r3, r3, #4
 800a564:	693a      	ldr	r2, [r7, #16]
 800a566:	4313      	orrs	r3, r2
 800a568:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a56a:	687b      	ldr	r3, [r7, #4]
 800a56c:	693a      	ldr	r2, [r7, #16]
 800a56e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a570:	687b      	ldr	r3, [r7, #4]
 800a572:	68fa      	ldr	r2, [r7, #12]
 800a574:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800a576:	683b      	ldr	r3, [r7, #0]
 800a578:	685a      	ldr	r2, [r3, #4]
 800a57a:	687b      	ldr	r3, [r7, #4]
 800a57c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a57e:	687b      	ldr	r3, [r7, #4]
 800a580:	697a      	ldr	r2, [r7, #20]
 800a582:	621a      	str	r2, [r3, #32]
}
 800a584:	bf00      	nop
 800a586:	371c      	adds	r7, #28
 800a588:	46bd      	mov	sp, r7
 800a58a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a58e:	4770      	bx	lr
 800a590:	40010000 	.word	0x40010000

0800a594 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a594:	b480      	push	{r7}
 800a596:	b087      	sub	sp, #28
 800a598:	af00      	add	r7, sp, #0
 800a59a:	6078      	str	r0, [r7, #4]
 800a59c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800a59e:	687b      	ldr	r3, [r7, #4]
 800a5a0:	6a1b      	ldr	r3, [r3, #32]
 800a5a2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800a5a6:	687b      	ldr	r3, [r7, #4]
 800a5a8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a5aa:	687b      	ldr	r3, [r7, #4]
 800a5ac:	6a1b      	ldr	r3, [r3, #32]
 800a5ae:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a5b0:	687b      	ldr	r3, [r7, #4]
 800a5b2:	685b      	ldr	r3, [r3, #4]
 800a5b4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a5b6:	687b      	ldr	r3, [r7, #4]
 800a5b8:	69db      	ldr	r3, [r3, #28]
 800a5ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800a5bc:	68fb      	ldr	r3, [r7, #12]
 800a5be:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a5c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800a5c4:	68fb      	ldr	r3, [r7, #12]
 800a5c6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a5ca:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a5cc:	683b      	ldr	r3, [r7, #0]
 800a5ce:	681b      	ldr	r3, [r3, #0]
 800a5d0:	021b      	lsls	r3, r3, #8
 800a5d2:	68fa      	ldr	r2, [r7, #12]
 800a5d4:	4313      	orrs	r3, r2
 800a5d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800a5d8:	693b      	ldr	r3, [r7, #16]
 800a5da:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800a5de:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800a5e0:	683b      	ldr	r3, [r7, #0]
 800a5e2:	689b      	ldr	r3, [r3, #8]
 800a5e4:	031b      	lsls	r3, r3, #12
 800a5e6:	693a      	ldr	r2, [r7, #16]
 800a5e8:	4313      	orrs	r3, r2
 800a5ea:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a5ec:	687b      	ldr	r3, [r7, #4]
 800a5ee:	4a10      	ldr	r2, [pc, #64]	; (800a630 <TIM_OC4_SetConfig+0x9c>)
 800a5f0:	4293      	cmp	r3, r2
 800a5f2:	d109      	bne.n	800a608 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800a5f4:	697b      	ldr	r3, [r7, #20]
 800a5f6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800a5fa:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800a5fc:	683b      	ldr	r3, [r7, #0]
 800a5fe:	695b      	ldr	r3, [r3, #20]
 800a600:	019b      	lsls	r3, r3, #6
 800a602:	697a      	ldr	r2, [r7, #20]
 800a604:	4313      	orrs	r3, r2
 800a606:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a608:	687b      	ldr	r3, [r7, #4]
 800a60a:	697a      	ldr	r2, [r7, #20]
 800a60c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a60e:	687b      	ldr	r3, [r7, #4]
 800a610:	68fa      	ldr	r2, [r7, #12]
 800a612:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800a614:	683b      	ldr	r3, [r7, #0]
 800a616:	685a      	ldr	r2, [r3, #4]
 800a618:	687b      	ldr	r3, [r7, #4]
 800a61a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a61c:	687b      	ldr	r3, [r7, #4]
 800a61e:	693a      	ldr	r2, [r7, #16]
 800a620:	621a      	str	r2, [r3, #32]
}
 800a622:	bf00      	nop
 800a624:	371c      	adds	r7, #28
 800a626:	46bd      	mov	sp, r7
 800a628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a62c:	4770      	bx	lr
 800a62e:	bf00      	nop
 800a630:	40010000 	.word	0x40010000

0800a634 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a634:	b480      	push	{r7}
 800a636:	b087      	sub	sp, #28
 800a638:	af00      	add	r7, sp, #0
 800a63a:	60f8      	str	r0, [r7, #12]
 800a63c:	60b9      	str	r1, [r7, #8]
 800a63e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800a640:	68fb      	ldr	r3, [r7, #12]
 800a642:	6a1b      	ldr	r3, [r3, #32]
 800a644:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a646:	68fb      	ldr	r3, [r7, #12]
 800a648:	6a1b      	ldr	r3, [r3, #32]
 800a64a:	f023 0201 	bic.w	r2, r3, #1
 800a64e:	68fb      	ldr	r3, [r7, #12]
 800a650:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a652:	68fb      	ldr	r3, [r7, #12]
 800a654:	699b      	ldr	r3, [r3, #24]
 800a656:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a658:	693b      	ldr	r3, [r7, #16]
 800a65a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800a65e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800a660:	687b      	ldr	r3, [r7, #4]
 800a662:	011b      	lsls	r3, r3, #4
 800a664:	693a      	ldr	r2, [r7, #16]
 800a666:	4313      	orrs	r3, r2
 800a668:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800a66a:	697b      	ldr	r3, [r7, #20]
 800a66c:	f023 030a 	bic.w	r3, r3, #10
 800a670:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800a672:	697a      	ldr	r2, [r7, #20]
 800a674:	68bb      	ldr	r3, [r7, #8]
 800a676:	4313      	orrs	r3, r2
 800a678:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800a67a:	68fb      	ldr	r3, [r7, #12]
 800a67c:	693a      	ldr	r2, [r7, #16]
 800a67e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a680:	68fb      	ldr	r3, [r7, #12]
 800a682:	697a      	ldr	r2, [r7, #20]
 800a684:	621a      	str	r2, [r3, #32]
}
 800a686:	bf00      	nop
 800a688:	371c      	adds	r7, #28
 800a68a:	46bd      	mov	sp, r7
 800a68c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a690:	4770      	bx	lr

0800a692 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a692:	b480      	push	{r7}
 800a694:	b087      	sub	sp, #28
 800a696:	af00      	add	r7, sp, #0
 800a698:	60f8      	str	r0, [r7, #12]
 800a69a:	60b9      	str	r1, [r7, #8]
 800a69c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a69e:	68fb      	ldr	r3, [r7, #12]
 800a6a0:	6a1b      	ldr	r3, [r3, #32]
 800a6a2:	f023 0210 	bic.w	r2, r3, #16
 800a6a6:	68fb      	ldr	r3, [r7, #12]
 800a6a8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a6aa:	68fb      	ldr	r3, [r7, #12]
 800a6ac:	699b      	ldr	r3, [r3, #24]
 800a6ae:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800a6b0:	68fb      	ldr	r3, [r7, #12]
 800a6b2:	6a1b      	ldr	r3, [r3, #32]
 800a6b4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800a6b6:	697b      	ldr	r3, [r7, #20]
 800a6b8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800a6bc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800a6be:	687b      	ldr	r3, [r7, #4]
 800a6c0:	031b      	lsls	r3, r3, #12
 800a6c2:	697a      	ldr	r2, [r7, #20]
 800a6c4:	4313      	orrs	r3, r2
 800a6c6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800a6c8:	693b      	ldr	r3, [r7, #16]
 800a6ca:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800a6ce:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800a6d0:	68bb      	ldr	r3, [r7, #8]
 800a6d2:	011b      	lsls	r3, r3, #4
 800a6d4:	693a      	ldr	r2, [r7, #16]
 800a6d6:	4313      	orrs	r3, r2
 800a6d8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800a6da:	68fb      	ldr	r3, [r7, #12]
 800a6dc:	697a      	ldr	r2, [r7, #20]
 800a6de:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a6e0:	68fb      	ldr	r3, [r7, #12]
 800a6e2:	693a      	ldr	r2, [r7, #16]
 800a6e4:	621a      	str	r2, [r3, #32]
}
 800a6e6:	bf00      	nop
 800a6e8:	371c      	adds	r7, #28
 800a6ea:	46bd      	mov	sp, r7
 800a6ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6f0:	4770      	bx	lr

0800a6f2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800a6f2:	b480      	push	{r7}
 800a6f4:	b085      	sub	sp, #20
 800a6f6:	af00      	add	r7, sp, #0
 800a6f8:	6078      	str	r0, [r7, #4]
 800a6fa:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800a6fc:	687b      	ldr	r3, [r7, #4]
 800a6fe:	689b      	ldr	r3, [r3, #8]
 800a700:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800a702:	68fb      	ldr	r3, [r7, #12]
 800a704:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a708:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800a70a:	683a      	ldr	r2, [r7, #0]
 800a70c:	68fb      	ldr	r3, [r7, #12]
 800a70e:	4313      	orrs	r3, r2
 800a710:	f043 0307 	orr.w	r3, r3, #7
 800a714:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a716:	687b      	ldr	r3, [r7, #4]
 800a718:	68fa      	ldr	r2, [r7, #12]
 800a71a:	609a      	str	r2, [r3, #8]
}
 800a71c:	bf00      	nop
 800a71e:	3714      	adds	r7, #20
 800a720:	46bd      	mov	sp, r7
 800a722:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a726:	4770      	bx	lr

0800a728 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800a728:	b480      	push	{r7}
 800a72a:	b087      	sub	sp, #28
 800a72c:	af00      	add	r7, sp, #0
 800a72e:	60f8      	str	r0, [r7, #12]
 800a730:	60b9      	str	r1, [r7, #8]
 800a732:	607a      	str	r2, [r7, #4]
 800a734:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800a736:	68fb      	ldr	r3, [r7, #12]
 800a738:	689b      	ldr	r3, [r3, #8]
 800a73a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a73c:	697b      	ldr	r3, [r7, #20]
 800a73e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800a742:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800a744:	683b      	ldr	r3, [r7, #0]
 800a746:	021a      	lsls	r2, r3, #8
 800a748:	687b      	ldr	r3, [r7, #4]
 800a74a:	431a      	orrs	r2, r3
 800a74c:	68bb      	ldr	r3, [r7, #8]
 800a74e:	4313      	orrs	r3, r2
 800a750:	697a      	ldr	r2, [r7, #20]
 800a752:	4313      	orrs	r3, r2
 800a754:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a756:	68fb      	ldr	r3, [r7, #12]
 800a758:	697a      	ldr	r2, [r7, #20]
 800a75a:	609a      	str	r2, [r3, #8]
}
 800a75c:	bf00      	nop
 800a75e:	371c      	adds	r7, #28
 800a760:	46bd      	mov	sp, r7
 800a762:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a766:	4770      	bx	lr

0800a768 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800a768:	b480      	push	{r7}
 800a76a:	b087      	sub	sp, #28
 800a76c:	af00      	add	r7, sp, #0
 800a76e:	60f8      	str	r0, [r7, #12]
 800a770:	60b9      	str	r1, [r7, #8]
 800a772:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800a774:	68bb      	ldr	r3, [r7, #8]
 800a776:	f003 031f 	and.w	r3, r3, #31
 800a77a:	2201      	movs	r2, #1
 800a77c:	fa02 f303 	lsl.w	r3, r2, r3
 800a780:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800a782:	68fb      	ldr	r3, [r7, #12]
 800a784:	6a1a      	ldr	r2, [r3, #32]
 800a786:	697b      	ldr	r3, [r7, #20]
 800a788:	43db      	mvns	r3, r3
 800a78a:	401a      	ands	r2, r3
 800a78c:	68fb      	ldr	r3, [r7, #12]
 800a78e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800a790:	68fb      	ldr	r3, [r7, #12]
 800a792:	6a1a      	ldr	r2, [r3, #32]
 800a794:	68bb      	ldr	r3, [r7, #8]
 800a796:	f003 031f 	and.w	r3, r3, #31
 800a79a:	6879      	ldr	r1, [r7, #4]
 800a79c:	fa01 f303 	lsl.w	r3, r1, r3
 800a7a0:	431a      	orrs	r2, r3
 800a7a2:	68fb      	ldr	r3, [r7, #12]
 800a7a4:	621a      	str	r2, [r3, #32]
}
 800a7a6:	bf00      	nop
 800a7a8:	371c      	adds	r7, #28
 800a7aa:	46bd      	mov	sp, r7
 800a7ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7b0:	4770      	bx	lr
	...

0800a7b4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800a7b4:	b480      	push	{r7}
 800a7b6:	b085      	sub	sp, #20
 800a7b8:	af00      	add	r7, sp, #0
 800a7ba:	6078      	str	r0, [r7, #4]
 800a7bc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a7be:	687b      	ldr	r3, [r7, #4]
 800a7c0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a7c4:	2b01      	cmp	r3, #1
 800a7c6:	d101      	bne.n	800a7cc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800a7c8:	2302      	movs	r3, #2
 800a7ca:	e050      	b.n	800a86e <HAL_TIMEx_MasterConfigSynchronization+0xba>
 800a7cc:	687b      	ldr	r3, [r7, #4]
 800a7ce:	2201      	movs	r2, #1
 800a7d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a7d4:	687b      	ldr	r3, [r7, #4]
 800a7d6:	2202      	movs	r2, #2
 800a7d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a7dc:	687b      	ldr	r3, [r7, #4]
 800a7de:	681b      	ldr	r3, [r3, #0]
 800a7e0:	685b      	ldr	r3, [r3, #4]
 800a7e2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a7e4:	687b      	ldr	r3, [r7, #4]
 800a7e6:	681b      	ldr	r3, [r3, #0]
 800a7e8:	689b      	ldr	r3, [r3, #8]
 800a7ea:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800a7ec:	68fb      	ldr	r3, [r7, #12]
 800a7ee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a7f2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a7f4:	683b      	ldr	r3, [r7, #0]
 800a7f6:	681b      	ldr	r3, [r3, #0]
 800a7f8:	68fa      	ldr	r2, [r7, #12]
 800a7fa:	4313      	orrs	r3, r2
 800a7fc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800a7fe:	687b      	ldr	r3, [r7, #4]
 800a800:	681b      	ldr	r3, [r3, #0]
 800a802:	68fa      	ldr	r2, [r7, #12]
 800a804:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a806:	687b      	ldr	r3, [r7, #4]
 800a808:	681b      	ldr	r3, [r3, #0]
 800a80a:	4a1c      	ldr	r2, [pc, #112]	; (800a87c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800a80c:	4293      	cmp	r3, r2
 800a80e:	d018      	beq.n	800a842 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800a810:	687b      	ldr	r3, [r7, #4]
 800a812:	681b      	ldr	r3, [r3, #0]
 800a814:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a818:	d013      	beq.n	800a842 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800a81a:	687b      	ldr	r3, [r7, #4]
 800a81c:	681b      	ldr	r3, [r3, #0]
 800a81e:	4a18      	ldr	r2, [pc, #96]	; (800a880 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800a820:	4293      	cmp	r3, r2
 800a822:	d00e      	beq.n	800a842 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800a824:	687b      	ldr	r3, [r7, #4]
 800a826:	681b      	ldr	r3, [r3, #0]
 800a828:	4a16      	ldr	r2, [pc, #88]	; (800a884 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800a82a:	4293      	cmp	r3, r2
 800a82c:	d009      	beq.n	800a842 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800a82e:	687b      	ldr	r3, [r7, #4]
 800a830:	681b      	ldr	r3, [r3, #0]
 800a832:	4a15      	ldr	r2, [pc, #84]	; (800a888 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 800a834:	4293      	cmp	r3, r2
 800a836:	d004      	beq.n	800a842 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800a838:	687b      	ldr	r3, [r7, #4]
 800a83a:	681b      	ldr	r3, [r3, #0]
 800a83c:	4a13      	ldr	r2, [pc, #76]	; (800a88c <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800a83e:	4293      	cmp	r3, r2
 800a840:	d10c      	bne.n	800a85c <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a842:	68bb      	ldr	r3, [r7, #8]
 800a844:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a848:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a84a:	683b      	ldr	r3, [r7, #0]
 800a84c:	685b      	ldr	r3, [r3, #4]
 800a84e:	68ba      	ldr	r2, [r7, #8]
 800a850:	4313      	orrs	r3, r2
 800a852:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a854:	687b      	ldr	r3, [r7, #4]
 800a856:	681b      	ldr	r3, [r3, #0]
 800a858:	68ba      	ldr	r2, [r7, #8]
 800a85a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a85c:	687b      	ldr	r3, [r7, #4]
 800a85e:	2201      	movs	r2, #1
 800a860:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800a864:	687b      	ldr	r3, [r7, #4]
 800a866:	2200      	movs	r2, #0
 800a868:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a86c:	2300      	movs	r3, #0
}
 800a86e:	4618      	mov	r0, r3
 800a870:	3714      	adds	r7, #20
 800a872:	46bd      	mov	sp, r7
 800a874:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a878:	4770      	bx	lr
 800a87a:	bf00      	nop
 800a87c:	40010000 	.word	0x40010000
 800a880:	40000400 	.word	0x40000400
 800a884:	40000800 	.word	0x40000800
 800a888:	40000c00 	.word	0x40000c00
 800a88c:	40014000 	.word	0x40014000

0800a890 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800a890:	b480      	push	{r7}
 800a892:	b085      	sub	sp, #20
 800a894:	af00      	add	r7, sp, #0
 800a896:	6078      	str	r0, [r7, #4]
 800a898:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800a89a:	2300      	movs	r3, #0
 800a89c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800a89e:	687b      	ldr	r3, [r7, #4]
 800a8a0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a8a4:	2b01      	cmp	r3, #1
 800a8a6:	d101      	bne.n	800a8ac <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800a8a8:	2302      	movs	r3, #2
 800a8aa:	e03d      	b.n	800a928 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800a8ac:	687b      	ldr	r3, [r7, #4]
 800a8ae:	2201      	movs	r2, #1
 800a8b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800a8b4:	68fb      	ldr	r3, [r7, #12]
 800a8b6:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800a8ba:	683b      	ldr	r3, [r7, #0]
 800a8bc:	68db      	ldr	r3, [r3, #12]
 800a8be:	4313      	orrs	r3, r2
 800a8c0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800a8c2:	68fb      	ldr	r3, [r7, #12]
 800a8c4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800a8c8:	683b      	ldr	r3, [r7, #0]
 800a8ca:	689b      	ldr	r3, [r3, #8]
 800a8cc:	4313      	orrs	r3, r2
 800a8ce:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800a8d0:	68fb      	ldr	r3, [r7, #12]
 800a8d2:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800a8d6:	683b      	ldr	r3, [r7, #0]
 800a8d8:	685b      	ldr	r3, [r3, #4]
 800a8da:	4313      	orrs	r3, r2
 800a8dc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800a8de:	68fb      	ldr	r3, [r7, #12]
 800a8e0:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800a8e4:	683b      	ldr	r3, [r7, #0]
 800a8e6:	681b      	ldr	r3, [r3, #0]
 800a8e8:	4313      	orrs	r3, r2
 800a8ea:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800a8ec:	68fb      	ldr	r3, [r7, #12]
 800a8ee:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800a8f2:	683b      	ldr	r3, [r7, #0]
 800a8f4:	691b      	ldr	r3, [r3, #16]
 800a8f6:	4313      	orrs	r3, r2
 800a8f8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800a8fa:	68fb      	ldr	r3, [r7, #12]
 800a8fc:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800a900:	683b      	ldr	r3, [r7, #0]
 800a902:	695b      	ldr	r3, [r3, #20]
 800a904:	4313      	orrs	r3, r2
 800a906:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800a908:	68fb      	ldr	r3, [r7, #12]
 800a90a:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800a90e:	683b      	ldr	r3, [r7, #0]
 800a910:	69db      	ldr	r3, [r3, #28]
 800a912:	4313      	orrs	r3, r2
 800a914:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800a916:	687b      	ldr	r3, [r7, #4]
 800a918:	681b      	ldr	r3, [r3, #0]
 800a91a:	68fa      	ldr	r2, [r7, #12]
 800a91c:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800a91e:	687b      	ldr	r3, [r7, #4]
 800a920:	2200      	movs	r2, #0
 800a922:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a926:	2300      	movs	r3, #0
}
 800a928:	4618      	mov	r0, r3
 800a92a:	3714      	adds	r7, #20
 800a92c:	46bd      	mov	sp, r7
 800a92e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a932:	4770      	bx	lr

0800a934 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800a934:	b480      	push	{r7}
 800a936:	b083      	sub	sp, #12
 800a938:	af00      	add	r7, sp, #0
 800a93a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800a93c:	bf00      	nop
 800a93e:	370c      	adds	r7, #12
 800a940:	46bd      	mov	sp, r7
 800a942:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a946:	4770      	bx	lr

0800a948 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800a948:	b480      	push	{r7}
 800a94a:	b083      	sub	sp, #12
 800a94c:	af00      	add	r7, sp, #0
 800a94e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800a950:	bf00      	nop
 800a952:	370c      	adds	r7, #12
 800a954:	46bd      	mov	sp, r7
 800a956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a95a:	4770      	bx	lr

0800a95c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a95c:	b580      	push	{r7, lr}
 800a95e:	b082      	sub	sp, #8
 800a960:	af00      	add	r7, sp, #0
 800a962:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a964:	687b      	ldr	r3, [r7, #4]
 800a966:	2b00      	cmp	r3, #0
 800a968:	d101      	bne.n	800a96e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a96a:	2301      	movs	r3, #1
 800a96c:	e03f      	b.n	800a9ee <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800a96e:	687b      	ldr	r3, [r7, #4]
 800a970:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a974:	b2db      	uxtb	r3, r3
 800a976:	2b00      	cmp	r3, #0
 800a978:	d106      	bne.n	800a988 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a97a:	687b      	ldr	r3, [r7, #4]
 800a97c:	2200      	movs	r2, #0
 800a97e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a982:	6878      	ldr	r0, [r7, #4]
 800a984:	f7fa fda8 	bl	80054d8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a988:	687b      	ldr	r3, [r7, #4]
 800a98a:	2224      	movs	r2, #36	; 0x24
 800a98c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800a990:	687b      	ldr	r3, [r7, #4]
 800a992:	681b      	ldr	r3, [r3, #0]
 800a994:	68da      	ldr	r2, [r3, #12]
 800a996:	687b      	ldr	r3, [r7, #4]
 800a998:	681b      	ldr	r3, [r3, #0]
 800a99a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800a99e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800a9a0:	6878      	ldr	r0, [r7, #4]
 800a9a2:	f000 ffd7 	bl	800b954 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a9a6:	687b      	ldr	r3, [r7, #4]
 800a9a8:	681b      	ldr	r3, [r3, #0]
 800a9aa:	691a      	ldr	r2, [r3, #16]
 800a9ac:	687b      	ldr	r3, [r7, #4]
 800a9ae:	681b      	ldr	r3, [r3, #0]
 800a9b0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800a9b4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a9b6:	687b      	ldr	r3, [r7, #4]
 800a9b8:	681b      	ldr	r3, [r3, #0]
 800a9ba:	695a      	ldr	r2, [r3, #20]
 800a9bc:	687b      	ldr	r3, [r7, #4]
 800a9be:	681b      	ldr	r3, [r3, #0]
 800a9c0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800a9c4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800a9c6:	687b      	ldr	r3, [r7, #4]
 800a9c8:	681b      	ldr	r3, [r3, #0]
 800a9ca:	68da      	ldr	r2, [r3, #12]
 800a9cc:	687b      	ldr	r3, [r7, #4]
 800a9ce:	681b      	ldr	r3, [r3, #0]
 800a9d0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800a9d4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a9d6:	687b      	ldr	r3, [r7, #4]
 800a9d8:	2200      	movs	r2, #0
 800a9da:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800a9dc:	687b      	ldr	r3, [r7, #4]
 800a9de:	2220      	movs	r2, #32
 800a9e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800a9e4:	687b      	ldr	r3, [r7, #4]
 800a9e6:	2220      	movs	r2, #32
 800a9e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800a9ec:	2300      	movs	r3, #0
}
 800a9ee:	4618      	mov	r0, r3
 800a9f0:	3708      	adds	r7, #8
 800a9f2:	46bd      	mov	sp, r7
 800a9f4:	bd80      	pop	{r7, pc}
	...

0800a9f8 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800a9f8:	b580      	push	{r7, lr}
 800a9fa:	b08c      	sub	sp, #48	; 0x30
 800a9fc:	af00      	add	r7, sp, #0
 800a9fe:	60f8      	str	r0, [r7, #12]
 800aa00:	60b9      	str	r1, [r7, #8]
 800aa02:	4613      	mov	r3, r2
 800aa04:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800aa06:	68fb      	ldr	r3, [r7, #12]
 800aa08:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800aa0c:	b2db      	uxtb	r3, r3
 800aa0e:	2b20      	cmp	r3, #32
 800aa10:	d165      	bne.n	800aade <HAL_UART_Transmit_DMA+0xe6>
  {
    if ((pData == NULL) || (Size == 0U))
 800aa12:	68bb      	ldr	r3, [r7, #8]
 800aa14:	2b00      	cmp	r3, #0
 800aa16:	d002      	beq.n	800aa1e <HAL_UART_Transmit_DMA+0x26>
 800aa18:	88fb      	ldrh	r3, [r7, #6]
 800aa1a:	2b00      	cmp	r3, #0
 800aa1c:	d101      	bne.n	800aa22 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 800aa1e:	2301      	movs	r3, #1
 800aa20:	e05e      	b.n	800aae0 <HAL_UART_Transmit_DMA+0xe8>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800aa22:	68fb      	ldr	r3, [r7, #12]
 800aa24:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800aa28:	2b01      	cmp	r3, #1
 800aa2a:	d101      	bne.n	800aa30 <HAL_UART_Transmit_DMA+0x38>
 800aa2c:	2302      	movs	r3, #2
 800aa2e:	e057      	b.n	800aae0 <HAL_UART_Transmit_DMA+0xe8>
 800aa30:	68fb      	ldr	r3, [r7, #12]
 800aa32:	2201      	movs	r2, #1
 800aa34:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 800aa38:	68ba      	ldr	r2, [r7, #8]
 800aa3a:	68fb      	ldr	r3, [r7, #12]
 800aa3c:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800aa3e:	68fb      	ldr	r3, [r7, #12]
 800aa40:	88fa      	ldrh	r2, [r7, #6]
 800aa42:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800aa44:	68fb      	ldr	r3, [r7, #12]
 800aa46:	88fa      	ldrh	r2, [r7, #6]
 800aa48:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800aa4a:	68fb      	ldr	r3, [r7, #12]
 800aa4c:	2200      	movs	r2, #0
 800aa4e:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800aa50:	68fb      	ldr	r3, [r7, #12]
 800aa52:	2221      	movs	r2, #33	; 0x21
 800aa54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800aa58:	68fb      	ldr	r3, [r7, #12]
 800aa5a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800aa5c:	4a22      	ldr	r2, [pc, #136]	; (800aae8 <HAL_UART_Transmit_DMA+0xf0>)
 800aa5e:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800aa60:	68fb      	ldr	r3, [r7, #12]
 800aa62:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800aa64:	4a21      	ldr	r2, [pc, #132]	; (800aaec <HAL_UART_Transmit_DMA+0xf4>)
 800aa66:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 800aa68:	68fb      	ldr	r3, [r7, #12]
 800aa6a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800aa6c:	4a20      	ldr	r2, [pc, #128]	; (800aaf0 <HAL_UART_Transmit_DMA+0xf8>)
 800aa6e:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 800aa70:	68fb      	ldr	r3, [r7, #12]
 800aa72:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800aa74:	2200      	movs	r2, #0
 800aa76:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 800aa78:	f107 0308 	add.w	r3, r7, #8
 800aa7c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 800aa7e:	68fb      	ldr	r3, [r7, #12]
 800aa80:	6b58      	ldr	r0, [r3, #52]	; 0x34
 800aa82:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aa84:	6819      	ldr	r1, [r3, #0]
 800aa86:	68fb      	ldr	r3, [r7, #12]
 800aa88:	681b      	ldr	r3, [r3, #0]
 800aa8a:	3304      	adds	r3, #4
 800aa8c:	461a      	mov	r2, r3
 800aa8e:	88fb      	ldrh	r3, [r7, #6]
 800aa90:	f7fb f8f4 	bl	8005c7c <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 800aa94:	68fb      	ldr	r3, [r7, #12]
 800aa96:	681b      	ldr	r3, [r3, #0]
 800aa98:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800aa9c:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800aa9e:	68fb      	ldr	r3, [r7, #12]
 800aaa0:	2200      	movs	r2, #0
 800aaa2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800aaa6:	68fb      	ldr	r3, [r7, #12]
 800aaa8:	681b      	ldr	r3, [r3, #0]
 800aaaa:	3314      	adds	r3, #20
 800aaac:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aaae:	69bb      	ldr	r3, [r7, #24]
 800aab0:	e853 3f00 	ldrex	r3, [r3]
 800aab4:	617b      	str	r3, [r7, #20]
   return(result);
 800aab6:	697b      	ldr	r3, [r7, #20]
 800aab8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800aabc:	62bb      	str	r3, [r7, #40]	; 0x28
 800aabe:	68fb      	ldr	r3, [r7, #12]
 800aac0:	681b      	ldr	r3, [r3, #0]
 800aac2:	3314      	adds	r3, #20
 800aac4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800aac6:	627a      	str	r2, [r7, #36]	; 0x24
 800aac8:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aaca:	6a39      	ldr	r1, [r7, #32]
 800aacc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800aace:	e841 2300 	strex	r3, r2, [r1]
 800aad2:	61fb      	str	r3, [r7, #28]
   return(result);
 800aad4:	69fb      	ldr	r3, [r7, #28]
 800aad6:	2b00      	cmp	r3, #0
 800aad8:	d1e5      	bne.n	800aaa6 <HAL_UART_Transmit_DMA+0xae>

    return HAL_OK;
 800aada:	2300      	movs	r3, #0
 800aadc:	e000      	b.n	800aae0 <HAL_UART_Transmit_DMA+0xe8>
  }
  else
  {
    return HAL_BUSY;
 800aade:	2302      	movs	r3, #2
  }
}
 800aae0:	4618      	mov	r0, r3
 800aae2:	3730      	adds	r7, #48	; 0x30
 800aae4:	46bd      	mov	sp, r7
 800aae6:	bd80      	pop	{r7, pc}
 800aae8:	0800b1ed 	.word	0x0800b1ed
 800aaec:	0800b287 	.word	0x0800b287
 800aaf0:	0800b3ff 	.word	0x0800b3ff

0800aaf4 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800aaf4:	b580      	push	{r7, lr}
 800aaf6:	b084      	sub	sp, #16
 800aaf8:	af00      	add	r7, sp, #0
 800aafa:	60f8      	str	r0, [r7, #12]
 800aafc:	60b9      	str	r1, [r7, #8]
 800aafe:	4613      	mov	r3, r2
 800ab00:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800ab02:	68fb      	ldr	r3, [r7, #12]
 800ab04:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800ab08:	b2db      	uxtb	r3, r3
 800ab0a:	2b20      	cmp	r3, #32
 800ab0c:	d11d      	bne.n	800ab4a <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 800ab0e:	68bb      	ldr	r3, [r7, #8]
 800ab10:	2b00      	cmp	r3, #0
 800ab12:	d002      	beq.n	800ab1a <HAL_UART_Receive_DMA+0x26>
 800ab14:	88fb      	ldrh	r3, [r7, #6]
 800ab16:	2b00      	cmp	r3, #0
 800ab18:	d101      	bne.n	800ab1e <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 800ab1a:	2301      	movs	r3, #1
 800ab1c:	e016      	b.n	800ab4c <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800ab1e:	68fb      	ldr	r3, [r7, #12]
 800ab20:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800ab24:	2b01      	cmp	r3, #1
 800ab26:	d101      	bne.n	800ab2c <HAL_UART_Receive_DMA+0x38>
 800ab28:	2302      	movs	r3, #2
 800ab2a:	e00f      	b.n	800ab4c <HAL_UART_Receive_DMA+0x58>
 800ab2c:	68fb      	ldr	r3, [r7, #12]
 800ab2e:	2201      	movs	r2, #1
 800ab30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ab34:	68fb      	ldr	r3, [r7, #12]
 800ab36:	2200      	movs	r2, #0
 800ab38:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800ab3a:	88fb      	ldrh	r3, [r7, #6]
 800ab3c:	461a      	mov	r2, r3
 800ab3e:	68b9      	ldr	r1, [r7, #8]
 800ab40:	68f8      	ldr	r0, [r7, #12]
 800ab42:	f000 fca7 	bl	800b494 <UART_Start_Receive_DMA>
 800ab46:	4603      	mov	r3, r0
 800ab48:	e000      	b.n	800ab4c <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 800ab4a:	2302      	movs	r3, #2
  }
}
 800ab4c:	4618      	mov	r0, r3
 800ab4e:	3710      	adds	r7, #16
 800ab50:	46bd      	mov	sp, r7
 800ab52:	bd80      	pop	{r7, pc}

0800ab54 <HAL_UART_DMAStop>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 800ab54:	b580      	push	{r7, lr}
 800ab56:	b090      	sub	sp, #64	; 0x40
 800ab58:	af00      	add	r7, sp, #0
 800ab5a:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800ab5c:	2300      	movs	r3, #0
 800ab5e:	63fb      	str	r3, [r7, #60]	; 0x3c
     when calling HAL_DMA_Abort() API the DMA TX/RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_UART_TxCpltCallback() / HAL_UART_RxCpltCallback()
     */

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800ab60:	687b      	ldr	r3, [r7, #4]
 800ab62:	681b      	ldr	r3, [r3, #0]
 800ab64:	695b      	ldr	r3, [r3, #20]
 800ab66:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ab6a:	2b80      	cmp	r3, #128	; 0x80
 800ab6c:	bf0c      	ite	eq
 800ab6e:	2301      	moveq	r3, #1
 800ab70:	2300      	movne	r3, #0
 800ab72:	b2db      	uxtb	r3, r3
 800ab74:	63fb      	str	r3, [r7, #60]	; 0x3c
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800ab76:	687b      	ldr	r3, [r7, #4]
 800ab78:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800ab7c:	b2db      	uxtb	r3, r3
 800ab7e:	2b21      	cmp	r3, #33	; 0x21
 800ab80:	d128      	bne.n	800abd4 <HAL_UART_DMAStop+0x80>
 800ab82:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ab84:	2b00      	cmp	r3, #0
 800ab86:	d025      	beq.n	800abd4 <HAL_UART_DMAStop+0x80>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800ab88:	687b      	ldr	r3, [r7, #4]
 800ab8a:	681b      	ldr	r3, [r3, #0]
 800ab8c:	3314      	adds	r3, #20
 800ab8e:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ab92:	e853 3f00 	ldrex	r3, [r3]
 800ab96:	623b      	str	r3, [r7, #32]
   return(result);
 800ab98:	6a3b      	ldr	r3, [r7, #32]
 800ab9a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800ab9e:	63bb      	str	r3, [r7, #56]	; 0x38
 800aba0:	687b      	ldr	r3, [r7, #4]
 800aba2:	681b      	ldr	r3, [r3, #0]
 800aba4:	3314      	adds	r3, #20
 800aba6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800aba8:	633a      	str	r2, [r7, #48]	; 0x30
 800abaa:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800abac:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800abae:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800abb0:	e841 2300 	strex	r3, r2, [r1]
 800abb4:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800abb6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800abb8:	2b00      	cmp	r3, #0
 800abba:	d1e5      	bne.n	800ab88 <HAL_UART_DMAStop+0x34>

    /* Abort the UART DMA Tx stream */
    if (huart->hdmatx != NULL)
 800abbc:	687b      	ldr	r3, [r7, #4]
 800abbe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800abc0:	2b00      	cmp	r3, #0
 800abc2:	d004      	beq.n	800abce <HAL_UART_DMAStop+0x7a>
    {
      HAL_DMA_Abort(huart->hdmatx);
 800abc4:	687b      	ldr	r3, [r7, #4]
 800abc6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800abc8:	4618      	mov	r0, r3
 800abca:	f7fb f8af 	bl	8005d2c <HAL_DMA_Abort>
    }
    UART_EndTxTransfer(huart);
 800abce:	6878      	ldr	r0, [r7, #4]
 800abd0:	f000 fcfe 	bl	800b5d0 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800abd4:	687b      	ldr	r3, [r7, #4]
 800abd6:	681b      	ldr	r3, [r3, #0]
 800abd8:	695b      	ldr	r3, [r3, #20]
 800abda:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800abde:	2b40      	cmp	r3, #64	; 0x40
 800abe0:	bf0c      	ite	eq
 800abe2:	2301      	moveq	r3, #1
 800abe4:	2300      	movne	r3, #0
 800abe6:	b2db      	uxtb	r3, r3
 800abe8:	63fb      	str	r3, [r7, #60]	; 0x3c
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800abea:	687b      	ldr	r3, [r7, #4]
 800abec:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800abf0:	b2db      	uxtb	r3, r3
 800abf2:	2b22      	cmp	r3, #34	; 0x22
 800abf4:	d128      	bne.n	800ac48 <HAL_UART_DMAStop+0xf4>
 800abf6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800abf8:	2b00      	cmp	r3, #0
 800abfa:	d025      	beq.n	800ac48 <HAL_UART_DMAStop+0xf4>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800abfc:	687b      	ldr	r3, [r7, #4]
 800abfe:	681b      	ldr	r3, [r3, #0]
 800ac00:	3314      	adds	r3, #20
 800ac02:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ac04:	693b      	ldr	r3, [r7, #16]
 800ac06:	e853 3f00 	ldrex	r3, [r3]
 800ac0a:	60fb      	str	r3, [r7, #12]
   return(result);
 800ac0c:	68fb      	ldr	r3, [r7, #12]
 800ac0e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800ac12:	637b      	str	r3, [r7, #52]	; 0x34
 800ac14:	687b      	ldr	r3, [r7, #4]
 800ac16:	681b      	ldr	r3, [r3, #0]
 800ac18:	3314      	adds	r3, #20
 800ac1a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800ac1c:	61fa      	str	r2, [r7, #28]
 800ac1e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ac20:	69b9      	ldr	r1, [r7, #24]
 800ac22:	69fa      	ldr	r2, [r7, #28]
 800ac24:	e841 2300 	strex	r3, r2, [r1]
 800ac28:	617b      	str	r3, [r7, #20]
   return(result);
 800ac2a:	697b      	ldr	r3, [r7, #20]
 800ac2c:	2b00      	cmp	r3, #0
 800ac2e:	d1e5      	bne.n	800abfc <HAL_UART_DMAStop+0xa8>

    /* Abort the UART DMA Rx stream */
    if (huart->hdmarx != NULL)
 800ac30:	687b      	ldr	r3, [r7, #4]
 800ac32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ac34:	2b00      	cmp	r3, #0
 800ac36:	d004      	beq.n	800ac42 <HAL_UART_DMAStop+0xee>
    {
      HAL_DMA_Abort(huart->hdmarx);
 800ac38:	687b      	ldr	r3, [r7, #4]
 800ac3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ac3c:	4618      	mov	r0, r3
 800ac3e:	f7fb f875 	bl	8005d2c <HAL_DMA_Abort>
    }
    UART_EndRxTransfer(huart);
 800ac42:	6878      	ldr	r0, [r7, #4]
 800ac44:	f000 fcec 	bl	800b620 <UART_EndRxTransfer>
  }

  return HAL_OK;
 800ac48:	2300      	movs	r3, #0
}
 800ac4a:	4618      	mov	r0, r3
 800ac4c:	3740      	adds	r7, #64	; 0x40
 800ac4e:	46bd      	mov	sp, r7
 800ac50:	bd80      	pop	{r7, pc}
	...

0800ac54 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800ac54:	b580      	push	{r7, lr}
 800ac56:	b0ba      	sub	sp, #232	; 0xe8
 800ac58:	af00      	add	r7, sp, #0
 800ac5a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800ac5c:	687b      	ldr	r3, [r7, #4]
 800ac5e:	681b      	ldr	r3, [r3, #0]
 800ac60:	681b      	ldr	r3, [r3, #0]
 800ac62:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800ac66:	687b      	ldr	r3, [r7, #4]
 800ac68:	681b      	ldr	r3, [r3, #0]
 800ac6a:	68db      	ldr	r3, [r3, #12]
 800ac6c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800ac70:	687b      	ldr	r3, [r7, #4]
 800ac72:	681b      	ldr	r3, [r3, #0]
 800ac74:	695b      	ldr	r3, [r3, #20]
 800ac76:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800ac7a:	2300      	movs	r3, #0
 800ac7c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 800ac80:	2300      	movs	r3, #0
 800ac82:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800ac86:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ac8a:	f003 030f 	and.w	r3, r3, #15
 800ac8e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800ac92:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800ac96:	2b00      	cmp	r3, #0
 800ac98:	d10f      	bne.n	800acba <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800ac9a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ac9e:	f003 0320 	and.w	r3, r3, #32
 800aca2:	2b00      	cmp	r3, #0
 800aca4:	d009      	beq.n	800acba <HAL_UART_IRQHandler+0x66>
 800aca6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800acaa:	f003 0320 	and.w	r3, r3, #32
 800acae:	2b00      	cmp	r3, #0
 800acb0:	d003      	beq.n	800acba <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800acb2:	6878      	ldr	r0, [r7, #4]
 800acb4:	f000 fd93 	bl	800b7de <UART_Receive_IT>
      return;
 800acb8:	e256      	b.n	800b168 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800acba:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800acbe:	2b00      	cmp	r3, #0
 800acc0:	f000 80de 	beq.w	800ae80 <HAL_UART_IRQHandler+0x22c>
 800acc4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800acc8:	f003 0301 	and.w	r3, r3, #1
 800accc:	2b00      	cmp	r3, #0
 800acce:	d106      	bne.n	800acde <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800acd0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800acd4:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800acd8:	2b00      	cmp	r3, #0
 800acda:	f000 80d1 	beq.w	800ae80 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800acde:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ace2:	f003 0301 	and.w	r3, r3, #1
 800ace6:	2b00      	cmp	r3, #0
 800ace8:	d00b      	beq.n	800ad02 <HAL_UART_IRQHandler+0xae>
 800acea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800acee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800acf2:	2b00      	cmp	r3, #0
 800acf4:	d005      	beq.n	800ad02 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800acf6:	687b      	ldr	r3, [r7, #4]
 800acf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800acfa:	f043 0201 	orr.w	r2, r3, #1
 800acfe:	687b      	ldr	r3, [r7, #4]
 800ad00:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800ad02:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ad06:	f003 0304 	and.w	r3, r3, #4
 800ad0a:	2b00      	cmp	r3, #0
 800ad0c:	d00b      	beq.n	800ad26 <HAL_UART_IRQHandler+0xd2>
 800ad0e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800ad12:	f003 0301 	and.w	r3, r3, #1
 800ad16:	2b00      	cmp	r3, #0
 800ad18:	d005      	beq.n	800ad26 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800ad1a:	687b      	ldr	r3, [r7, #4]
 800ad1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ad1e:	f043 0202 	orr.w	r2, r3, #2
 800ad22:	687b      	ldr	r3, [r7, #4]
 800ad24:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800ad26:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ad2a:	f003 0302 	and.w	r3, r3, #2
 800ad2e:	2b00      	cmp	r3, #0
 800ad30:	d00b      	beq.n	800ad4a <HAL_UART_IRQHandler+0xf6>
 800ad32:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800ad36:	f003 0301 	and.w	r3, r3, #1
 800ad3a:	2b00      	cmp	r3, #0
 800ad3c:	d005      	beq.n	800ad4a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800ad3e:	687b      	ldr	r3, [r7, #4]
 800ad40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ad42:	f043 0204 	orr.w	r2, r3, #4
 800ad46:	687b      	ldr	r3, [r7, #4]
 800ad48:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800ad4a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ad4e:	f003 0308 	and.w	r3, r3, #8
 800ad52:	2b00      	cmp	r3, #0
 800ad54:	d011      	beq.n	800ad7a <HAL_UART_IRQHandler+0x126>
 800ad56:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800ad5a:	f003 0320 	and.w	r3, r3, #32
 800ad5e:	2b00      	cmp	r3, #0
 800ad60:	d105      	bne.n	800ad6e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800ad62:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800ad66:	f003 0301 	and.w	r3, r3, #1
 800ad6a:	2b00      	cmp	r3, #0
 800ad6c:	d005      	beq.n	800ad7a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800ad6e:	687b      	ldr	r3, [r7, #4]
 800ad70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ad72:	f043 0208 	orr.w	r2, r3, #8
 800ad76:	687b      	ldr	r3, [r7, #4]
 800ad78:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800ad7a:	687b      	ldr	r3, [r7, #4]
 800ad7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ad7e:	2b00      	cmp	r3, #0
 800ad80:	f000 81ed 	beq.w	800b15e <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800ad84:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ad88:	f003 0320 	and.w	r3, r3, #32
 800ad8c:	2b00      	cmp	r3, #0
 800ad8e:	d008      	beq.n	800ada2 <HAL_UART_IRQHandler+0x14e>
 800ad90:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800ad94:	f003 0320 	and.w	r3, r3, #32
 800ad98:	2b00      	cmp	r3, #0
 800ad9a:	d002      	beq.n	800ada2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800ad9c:	6878      	ldr	r0, [r7, #4]
 800ad9e:	f000 fd1e 	bl	800b7de <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800ada2:	687b      	ldr	r3, [r7, #4]
 800ada4:	681b      	ldr	r3, [r3, #0]
 800ada6:	695b      	ldr	r3, [r3, #20]
 800ada8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800adac:	2b40      	cmp	r3, #64	; 0x40
 800adae:	bf0c      	ite	eq
 800adb0:	2301      	moveq	r3, #1
 800adb2:	2300      	movne	r3, #0
 800adb4:	b2db      	uxtb	r3, r3
 800adb6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800adba:	687b      	ldr	r3, [r7, #4]
 800adbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800adbe:	f003 0308 	and.w	r3, r3, #8
 800adc2:	2b00      	cmp	r3, #0
 800adc4:	d103      	bne.n	800adce <HAL_UART_IRQHandler+0x17a>
 800adc6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800adca:	2b00      	cmp	r3, #0
 800adcc:	d04f      	beq.n	800ae6e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800adce:	6878      	ldr	r0, [r7, #4]
 800add0:	f000 fc26 	bl	800b620 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800add4:	687b      	ldr	r3, [r7, #4]
 800add6:	681b      	ldr	r3, [r3, #0]
 800add8:	695b      	ldr	r3, [r3, #20]
 800adda:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800adde:	2b40      	cmp	r3, #64	; 0x40
 800ade0:	d141      	bne.n	800ae66 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ade2:	687b      	ldr	r3, [r7, #4]
 800ade4:	681b      	ldr	r3, [r3, #0]
 800ade6:	3314      	adds	r3, #20
 800ade8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800adec:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800adf0:	e853 3f00 	ldrex	r3, [r3]
 800adf4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800adf8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800adfc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800ae00:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800ae04:	687b      	ldr	r3, [r7, #4]
 800ae06:	681b      	ldr	r3, [r3, #0]
 800ae08:	3314      	adds	r3, #20
 800ae0a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800ae0e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800ae12:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ae16:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800ae1a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800ae1e:	e841 2300 	strex	r3, r2, [r1]
 800ae22:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800ae26:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800ae2a:	2b00      	cmp	r3, #0
 800ae2c:	d1d9      	bne.n	800ade2 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800ae2e:	687b      	ldr	r3, [r7, #4]
 800ae30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ae32:	2b00      	cmp	r3, #0
 800ae34:	d013      	beq.n	800ae5e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800ae36:	687b      	ldr	r3, [r7, #4]
 800ae38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ae3a:	4a7d      	ldr	r2, [pc, #500]	; (800b030 <HAL_UART_IRQHandler+0x3dc>)
 800ae3c:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800ae3e:	687b      	ldr	r3, [r7, #4]
 800ae40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ae42:	4618      	mov	r0, r3
 800ae44:	f7fa ffe2 	bl	8005e0c <HAL_DMA_Abort_IT>
 800ae48:	4603      	mov	r3, r0
 800ae4a:	2b00      	cmp	r3, #0
 800ae4c:	d016      	beq.n	800ae7c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800ae4e:	687b      	ldr	r3, [r7, #4]
 800ae50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ae52:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ae54:	687a      	ldr	r2, [r7, #4]
 800ae56:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800ae58:	4610      	mov	r0, r2
 800ae5a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ae5c:	e00e      	b.n	800ae7c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800ae5e:	6878      	ldr	r0, [r7, #4]
 800ae60:	f000 f9ae 	bl	800b1c0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ae64:	e00a      	b.n	800ae7c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800ae66:	6878      	ldr	r0, [r7, #4]
 800ae68:	f000 f9aa 	bl	800b1c0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ae6c:	e006      	b.n	800ae7c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800ae6e:	6878      	ldr	r0, [r7, #4]
 800ae70:	f000 f9a6 	bl	800b1c0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ae74:	687b      	ldr	r3, [r7, #4]
 800ae76:	2200      	movs	r2, #0
 800ae78:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800ae7a:	e170      	b.n	800b15e <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ae7c:	bf00      	nop
    return;
 800ae7e:	e16e      	b.n	800b15e <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ae80:	687b      	ldr	r3, [r7, #4]
 800ae82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ae84:	2b01      	cmp	r3, #1
 800ae86:	f040 814a 	bne.w	800b11e <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800ae8a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ae8e:	f003 0310 	and.w	r3, r3, #16
 800ae92:	2b00      	cmp	r3, #0
 800ae94:	f000 8143 	beq.w	800b11e <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800ae98:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800ae9c:	f003 0310 	and.w	r3, r3, #16
 800aea0:	2b00      	cmp	r3, #0
 800aea2:	f000 813c 	beq.w	800b11e <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800aea6:	2300      	movs	r3, #0
 800aea8:	60bb      	str	r3, [r7, #8]
 800aeaa:	687b      	ldr	r3, [r7, #4]
 800aeac:	681b      	ldr	r3, [r3, #0]
 800aeae:	681b      	ldr	r3, [r3, #0]
 800aeb0:	60bb      	str	r3, [r7, #8]
 800aeb2:	687b      	ldr	r3, [r7, #4]
 800aeb4:	681b      	ldr	r3, [r3, #0]
 800aeb6:	685b      	ldr	r3, [r3, #4]
 800aeb8:	60bb      	str	r3, [r7, #8]
 800aeba:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800aebc:	687b      	ldr	r3, [r7, #4]
 800aebe:	681b      	ldr	r3, [r3, #0]
 800aec0:	695b      	ldr	r3, [r3, #20]
 800aec2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800aec6:	2b40      	cmp	r3, #64	; 0x40
 800aec8:	f040 80b4 	bne.w	800b034 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800aecc:	687b      	ldr	r3, [r7, #4]
 800aece:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aed0:	681b      	ldr	r3, [r3, #0]
 800aed2:	685b      	ldr	r3, [r3, #4]
 800aed4:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800aed8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800aedc:	2b00      	cmp	r3, #0
 800aede:	f000 8140 	beq.w	800b162 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800aee2:	687b      	ldr	r3, [r7, #4]
 800aee4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800aee6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800aeea:	429a      	cmp	r2, r3
 800aeec:	f080 8139 	bcs.w	800b162 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800aef0:	687b      	ldr	r3, [r7, #4]
 800aef2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800aef6:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800aef8:	687b      	ldr	r3, [r7, #4]
 800aefa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aefc:	69db      	ldr	r3, [r3, #28]
 800aefe:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800af02:	f000 8088 	beq.w	800b016 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800af06:	687b      	ldr	r3, [r7, #4]
 800af08:	681b      	ldr	r3, [r3, #0]
 800af0a:	330c      	adds	r3, #12
 800af0c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af10:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800af14:	e853 3f00 	ldrex	r3, [r3]
 800af18:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800af1c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800af20:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800af24:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800af28:	687b      	ldr	r3, [r7, #4]
 800af2a:	681b      	ldr	r3, [r3, #0]
 800af2c:	330c      	adds	r3, #12
 800af2e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800af32:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800af36:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af3a:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800af3e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800af42:	e841 2300 	strex	r3, r2, [r1]
 800af46:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800af4a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800af4e:	2b00      	cmp	r3, #0
 800af50:	d1d9      	bne.n	800af06 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800af52:	687b      	ldr	r3, [r7, #4]
 800af54:	681b      	ldr	r3, [r3, #0]
 800af56:	3314      	adds	r3, #20
 800af58:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af5a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800af5c:	e853 3f00 	ldrex	r3, [r3]
 800af60:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800af62:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800af64:	f023 0301 	bic.w	r3, r3, #1
 800af68:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800af6c:	687b      	ldr	r3, [r7, #4]
 800af6e:	681b      	ldr	r3, [r3, #0]
 800af70:	3314      	adds	r3, #20
 800af72:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800af76:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800af7a:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af7c:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800af7e:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800af82:	e841 2300 	strex	r3, r2, [r1]
 800af86:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800af88:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800af8a:	2b00      	cmp	r3, #0
 800af8c:	d1e1      	bne.n	800af52 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800af8e:	687b      	ldr	r3, [r7, #4]
 800af90:	681b      	ldr	r3, [r3, #0]
 800af92:	3314      	adds	r3, #20
 800af94:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af96:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800af98:	e853 3f00 	ldrex	r3, [r3]
 800af9c:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800af9e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800afa0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800afa4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800afa8:	687b      	ldr	r3, [r7, #4]
 800afaa:	681b      	ldr	r3, [r3, #0]
 800afac:	3314      	adds	r3, #20
 800afae:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800afb2:	66fa      	str	r2, [r7, #108]	; 0x6c
 800afb4:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800afb6:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800afb8:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800afba:	e841 2300 	strex	r3, r2, [r1]
 800afbe:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800afc0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800afc2:	2b00      	cmp	r3, #0
 800afc4:	d1e3      	bne.n	800af8e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800afc6:	687b      	ldr	r3, [r7, #4]
 800afc8:	2220      	movs	r2, #32
 800afca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800afce:	687b      	ldr	r3, [r7, #4]
 800afd0:	2200      	movs	r2, #0
 800afd2:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800afd4:	687b      	ldr	r3, [r7, #4]
 800afd6:	681b      	ldr	r3, [r3, #0]
 800afd8:	330c      	adds	r3, #12
 800afda:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800afdc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800afde:	e853 3f00 	ldrex	r3, [r3]
 800afe2:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800afe4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800afe6:	f023 0310 	bic.w	r3, r3, #16
 800afea:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800afee:	687b      	ldr	r3, [r7, #4]
 800aff0:	681b      	ldr	r3, [r3, #0]
 800aff2:	330c      	adds	r3, #12
 800aff4:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800aff8:	65ba      	str	r2, [r7, #88]	; 0x58
 800affa:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800affc:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800affe:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800b000:	e841 2300 	strex	r3, r2, [r1]
 800b004:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800b006:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b008:	2b00      	cmp	r3, #0
 800b00a:	d1e3      	bne.n	800afd4 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800b00c:	687b      	ldr	r3, [r7, #4]
 800b00e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b010:	4618      	mov	r0, r3
 800b012:	f7fa fe8b 	bl	8005d2c <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800b016:	687b      	ldr	r3, [r7, #4]
 800b018:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800b01a:	687b      	ldr	r3, [r7, #4]
 800b01c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800b01e:	b29b      	uxth	r3, r3
 800b020:	1ad3      	subs	r3, r2, r3
 800b022:	b29b      	uxth	r3, r3
 800b024:	4619      	mov	r1, r3
 800b026:	6878      	ldr	r0, [r7, #4]
 800b028:	f000 f8d4 	bl	800b1d4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800b02c:	e099      	b.n	800b162 <HAL_UART_IRQHandler+0x50e>
 800b02e:	bf00      	nop
 800b030:	0800b6e7 	.word	0x0800b6e7
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800b034:	687b      	ldr	r3, [r7, #4]
 800b036:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800b038:	687b      	ldr	r3, [r7, #4]
 800b03a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800b03c:	b29b      	uxth	r3, r3
 800b03e:	1ad3      	subs	r3, r2, r3
 800b040:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800b044:	687b      	ldr	r3, [r7, #4]
 800b046:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800b048:	b29b      	uxth	r3, r3
 800b04a:	2b00      	cmp	r3, #0
 800b04c:	f000 808b 	beq.w	800b166 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 800b050:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800b054:	2b00      	cmp	r3, #0
 800b056:	f000 8086 	beq.w	800b166 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800b05a:	687b      	ldr	r3, [r7, #4]
 800b05c:	681b      	ldr	r3, [r3, #0]
 800b05e:	330c      	adds	r3, #12
 800b060:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b062:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b064:	e853 3f00 	ldrex	r3, [r3]
 800b068:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800b06a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b06c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800b070:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800b074:	687b      	ldr	r3, [r7, #4]
 800b076:	681b      	ldr	r3, [r3, #0]
 800b078:	330c      	adds	r3, #12
 800b07a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800b07e:	647a      	str	r2, [r7, #68]	; 0x44
 800b080:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b082:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800b084:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800b086:	e841 2300 	strex	r3, r2, [r1]
 800b08a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800b08c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b08e:	2b00      	cmp	r3, #0
 800b090:	d1e3      	bne.n	800b05a <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b092:	687b      	ldr	r3, [r7, #4]
 800b094:	681b      	ldr	r3, [r3, #0]
 800b096:	3314      	adds	r3, #20
 800b098:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b09a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b09c:	e853 3f00 	ldrex	r3, [r3]
 800b0a0:	623b      	str	r3, [r7, #32]
   return(result);
 800b0a2:	6a3b      	ldr	r3, [r7, #32]
 800b0a4:	f023 0301 	bic.w	r3, r3, #1
 800b0a8:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800b0ac:	687b      	ldr	r3, [r7, #4]
 800b0ae:	681b      	ldr	r3, [r3, #0]
 800b0b0:	3314      	adds	r3, #20
 800b0b2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800b0b6:	633a      	str	r2, [r7, #48]	; 0x30
 800b0b8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b0ba:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800b0bc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b0be:	e841 2300 	strex	r3, r2, [r1]
 800b0c2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800b0c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b0c6:	2b00      	cmp	r3, #0
 800b0c8:	d1e3      	bne.n	800b092 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800b0ca:	687b      	ldr	r3, [r7, #4]
 800b0cc:	2220      	movs	r2, #32
 800b0ce:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b0d2:	687b      	ldr	r3, [r7, #4]
 800b0d4:	2200      	movs	r2, #0
 800b0d6:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b0d8:	687b      	ldr	r3, [r7, #4]
 800b0da:	681b      	ldr	r3, [r3, #0]
 800b0dc:	330c      	adds	r3, #12
 800b0de:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b0e0:	693b      	ldr	r3, [r7, #16]
 800b0e2:	e853 3f00 	ldrex	r3, [r3]
 800b0e6:	60fb      	str	r3, [r7, #12]
   return(result);
 800b0e8:	68fb      	ldr	r3, [r7, #12]
 800b0ea:	f023 0310 	bic.w	r3, r3, #16
 800b0ee:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800b0f2:	687b      	ldr	r3, [r7, #4]
 800b0f4:	681b      	ldr	r3, [r3, #0]
 800b0f6:	330c      	adds	r3, #12
 800b0f8:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800b0fc:	61fa      	str	r2, [r7, #28]
 800b0fe:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b100:	69b9      	ldr	r1, [r7, #24]
 800b102:	69fa      	ldr	r2, [r7, #28]
 800b104:	e841 2300 	strex	r3, r2, [r1]
 800b108:	617b      	str	r3, [r7, #20]
   return(result);
 800b10a:	697b      	ldr	r3, [r7, #20]
 800b10c:	2b00      	cmp	r3, #0
 800b10e:	d1e3      	bne.n	800b0d8 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800b110:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800b114:	4619      	mov	r1, r3
 800b116:	6878      	ldr	r0, [r7, #4]
 800b118:	f000 f85c 	bl	800b1d4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800b11c:	e023      	b.n	800b166 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800b11e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b122:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b126:	2b00      	cmp	r3, #0
 800b128:	d009      	beq.n	800b13e <HAL_UART_IRQHandler+0x4ea>
 800b12a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b12e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b132:	2b00      	cmp	r3, #0
 800b134:	d003      	beq.n	800b13e <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800b136:	6878      	ldr	r0, [r7, #4]
 800b138:	f000 fae9 	bl	800b70e <UART_Transmit_IT>
    return;
 800b13c:	e014      	b.n	800b168 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800b13e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b142:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b146:	2b00      	cmp	r3, #0
 800b148:	d00e      	beq.n	800b168 <HAL_UART_IRQHandler+0x514>
 800b14a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b14e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b152:	2b00      	cmp	r3, #0
 800b154:	d008      	beq.n	800b168 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800b156:	6878      	ldr	r0, [r7, #4]
 800b158:	f000 fb29 	bl	800b7ae <UART_EndTransmit_IT>
    return;
 800b15c:	e004      	b.n	800b168 <HAL_UART_IRQHandler+0x514>
    return;
 800b15e:	bf00      	nop
 800b160:	e002      	b.n	800b168 <HAL_UART_IRQHandler+0x514>
      return;
 800b162:	bf00      	nop
 800b164:	e000      	b.n	800b168 <HAL_UART_IRQHandler+0x514>
      return;
 800b166:	bf00      	nop
  }
}
 800b168:	37e8      	adds	r7, #232	; 0xe8
 800b16a:	46bd      	mov	sp, r7
 800b16c:	bd80      	pop	{r7, pc}
 800b16e:	bf00      	nop

0800b170 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800b170:	b480      	push	{r7}
 800b172:	b083      	sub	sp, #12
 800b174:	af00      	add	r7, sp, #0
 800b176:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800b178:	bf00      	nop
 800b17a:	370c      	adds	r7, #12
 800b17c:	46bd      	mov	sp, r7
 800b17e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b182:	4770      	bx	lr

0800b184 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800b184:	b480      	push	{r7}
 800b186:	b083      	sub	sp, #12
 800b188:	af00      	add	r7, sp, #0
 800b18a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 800b18c:	bf00      	nop
 800b18e:	370c      	adds	r7, #12
 800b190:	46bd      	mov	sp, r7
 800b192:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b196:	4770      	bx	lr

0800b198 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800b198:	b480      	push	{r7}
 800b19a:	b083      	sub	sp, #12
 800b19c:	af00      	add	r7, sp, #0
 800b19e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800b1a0:	bf00      	nop
 800b1a2:	370c      	adds	r7, #12
 800b1a4:	46bd      	mov	sp, r7
 800b1a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1aa:	4770      	bx	lr

0800b1ac <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800b1ac:	b480      	push	{r7}
 800b1ae:	b083      	sub	sp, #12
 800b1b0:	af00      	add	r7, sp, #0
 800b1b2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 800b1b4:	bf00      	nop
 800b1b6:	370c      	adds	r7, #12
 800b1b8:	46bd      	mov	sp, r7
 800b1ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1be:	4770      	bx	lr

0800b1c0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800b1c0:	b480      	push	{r7}
 800b1c2:	b083      	sub	sp, #12
 800b1c4:	af00      	add	r7, sp, #0
 800b1c6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800b1c8:	bf00      	nop
 800b1ca:	370c      	adds	r7, #12
 800b1cc:	46bd      	mov	sp, r7
 800b1ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1d2:	4770      	bx	lr

0800b1d4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800b1d4:	b480      	push	{r7}
 800b1d6:	b083      	sub	sp, #12
 800b1d8:	af00      	add	r7, sp, #0
 800b1da:	6078      	str	r0, [r7, #4]
 800b1dc:	460b      	mov	r3, r1
 800b1de:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800b1e0:	bf00      	nop
 800b1e2:	370c      	adds	r7, #12
 800b1e4:	46bd      	mov	sp, r7
 800b1e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1ea:	4770      	bx	lr

0800b1ec <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800b1ec:	b580      	push	{r7, lr}
 800b1ee:	b090      	sub	sp, #64	; 0x40
 800b1f0:	af00      	add	r7, sp, #0
 800b1f2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b1f4:	687b      	ldr	r3, [r7, #4]
 800b1f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b1f8:	63fb      	str	r3, [r7, #60]	; 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800b1fa:	687b      	ldr	r3, [r7, #4]
 800b1fc:	681b      	ldr	r3, [r3, #0]
 800b1fe:	681b      	ldr	r3, [r3, #0]
 800b200:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b204:	2b00      	cmp	r3, #0
 800b206:	d137      	bne.n	800b278 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 800b208:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b20a:	2200      	movs	r2, #0
 800b20c:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800b20e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b210:	681b      	ldr	r3, [r3, #0]
 800b212:	3314      	adds	r3, #20
 800b214:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b216:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b218:	e853 3f00 	ldrex	r3, [r3]
 800b21c:	623b      	str	r3, [r7, #32]
   return(result);
 800b21e:	6a3b      	ldr	r3, [r7, #32]
 800b220:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800b224:	63bb      	str	r3, [r7, #56]	; 0x38
 800b226:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b228:	681b      	ldr	r3, [r3, #0]
 800b22a:	3314      	adds	r3, #20
 800b22c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b22e:	633a      	str	r2, [r7, #48]	; 0x30
 800b230:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b232:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800b234:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b236:	e841 2300 	strex	r3, r2, [r1]
 800b23a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800b23c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b23e:	2b00      	cmp	r3, #0
 800b240:	d1e5      	bne.n	800b20e <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800b242:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b244:	681b      	ldr	r3, [r3, #0]
 800b246:	330c      	adds	r3, #12
 800b248:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b24a:	693b      	ldr	r3, [r7, #16]
 800b24c:	e853 3f00 	ldrex	r3, [r3]
 800b250:	60fb      	str	r3, [r7, #12]
   return(result);
 800b252:	68fb      	ldr	r3, [r7, #12]
 800b254:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b258:	637b      	str	r3, [r7, #52]	; 0x34
 800b25a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b25c:	681b      	ldr	r3, [r3, #0]
 800b25e:	330c      	adds	r3, #12
 800b260:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800b262:	61fa      	str	r2, [r7, #28]
 800b264:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b266:	69b9      	ldr	r1, [r7, #24]
 800b268:	69fa      	ldr	r2, [r7, #28]
 800b26a:	e841 2300 	strex	r3, r2, [r1]
 800b26e:	617b      	str	r3, [r7, #20]
   return(result);
 800b270:	697b      	ldr	r3, [r7, #20]
 800b272:	2b00      	cmp	r3, #0
 800b274:	d1e5      	bne.n	800b242 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800b276:	e002      	b.n	800b27e <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 800b278:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800b27a:	f7ff ff79 	bl	800b170 <HAL_UART_TxCpltCallback>
}
 800b27e:	bf00      	nop
 800b280:	3740      	adds	r7, #64	; 0x40
 800b282:	46bd      	mov	sp, r7
 800b284:	bd80      	pop	{r7, pc}

0800b286 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800b286:	b580      	push	{r7, lr}
 800b288:	b084      	sub	sp, #16
 800b28a:	af00      	add	r7, sp, #0
 800b28c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b28e:	687b      	ldr	r3, [r7, #4]
 800b290:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b292:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800b294:	68f8      	ldr	r0, [r7, #12]
 800b296:	f7ff ff75 	bl	800b184 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b29a:	bf00      	nop
 800b29c:	3710      	adds	r7, #16
 800b29e:	46bd      	mov	sp, r7
 800b2a0:	bd80      	pop	{r7, pc}

0800b2a2 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800b2a2:	b580      	push	{r7, lr}
 800b2a4:	b09c      	sub	sp, #112	; 0x70
 800b2a6:	af00      	add	r7, sp, #0
 800b2a8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b2aa:	687b      	ldr	r3, [r7, #4]
 800b2ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b2ae:	66fb      	str	r3, [r7, #108]	; 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800b2b0:	687b      	ldr	r3, [r7, #4]
 800b2b2:	681b      	ldr	r3, [r3, #0]
 800b2b4:	681b      	ldr	r3, [r3, #0]
 800b2b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b2ba:	2b00      	cmp	r3, #0
 800b2bc:	d172      	bne.n	800b3a4 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 800b2be:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b2c0:	2200      	movs	r2, #0
 800b2c2:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b2c4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b2c6:	681b      	ldr	r3, [r3, #0]
 800b2c8:	330c      	adds	r3, #12
 800b2ca:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b2cc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b2ce:	e853 3f00 	ldrex	r3, [r3]
 800b2d2:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800b2d4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b2d6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800b2da:	66bb      	str	r3, [r7, #104]	; 0x68
 800b2dc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b2de:	681b      	ldr	r3, [r3, #0]
 800b2e0:	330c      	adds	r3, #12
 800b2e2:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800b2e4:	65ba      	str	r2, [r7, #88]	; 0x58
 800b2e6:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b2e8:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800b2ea:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800b2ec:	e841 2300 	strex	r3, r2, [r1]
 800b2f0:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800b2f2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b2f4:	2b00      	cmp	r3, #0
 800b2f6:	d1e5      	bne.n	800b2c4 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b2f8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b2fa:	681b      	ldr	r3, [r3, #0]
 800b2fc:	3314      	adds	r3, #20
 800b2fe:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b300:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b302:	e853 3f00 	ldrex	r3, [r3]
 800b306:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800b308:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b30a:	f023 0301 	bic.w	r3, r3, #1
 800b30e:	667b      	str	r3, [r7, #100]	; 0x64
 800b310:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b312:	681b      	ldr	r3, [r3, #0]
 800b314:	3314      	adds	r3, #20
 800b316:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800b318:	647a      	str	r2, [r7, #68]	; 0x44
 800b31a:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b31c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800b31e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800b320:	e841 2300 	strex	r3, r2, [r1]
 800b324:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800b326:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b328:	2b00      	cmp	r3, #0
 800b32a:	d1e5      	bne.n	800b2f8 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b32c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b32e:	681b      	ldr	r3, [r3, #0]
 800b330:	3314      	adds	r3, #20
 800b332:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b334:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b336:	e853 3f00 	ldrex	r3, [r3]
 800b33a:	623b      	str	r3, [r7, #32]
   return(result);
 800b33c:	6a3b      	ldr	r3, [r7, #32]
 800b33e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b342:	663b      	str	r3, [r7, #96]	; 0x60
 800b344:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b346:	681b      	ldr	r3, [r3, #0]
 800b348:	3314      	adds	r3, #20
 800b34a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800b34c:	633a      	str	r2, [r7, #48]	; 0x30
 800b34e:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b350:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800b352:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b354:	e841 2300 	strex	r3, r2, [r1]
 800b358:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800b35a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b35c:	2b00      	cmp	r3, #0
 800b35e:	d1e5      	bne.n	800b32c <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800b360:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b362:	2220      	movs	r2, #32
 800b364:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b368:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b36a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b36c:	2b01      	cmp	r3, #1
 800b36e:	d119      	bne.n	800b3a4 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b370:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b372:	681b      	ldr	r3, [r3, #0]
 800b374:	330c      	adds	r3, #12
 800b376:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b378:	693b      	ldr	r3, [r7, #16]
 800b37a:	e853 3f00 	ldrex	r3, [r3]
 800b37e:	60fb      	str	r3, [r7, #12]
   return(result);
 800b380:	68fb      	ldr	r3, [r7, #12]
 800b382:	f023 0310 	bic.w	r3, r3, #16
 800b386:	65fb      	str	r3, [r7, #92]	; 0x5c
 800b388:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b38a:	681b      	ldr	r3, [r3, #0]
 800b38c:	330c      	adds	r3, #12
 800b38e:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800b390:	61fa      	str	r2, [r7, #28]
 800b392:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b394:	69b9      	ldr	r1, [r7, #24]
 800b396:	69fa      	ldr	r2, [r7, #28]
 800b398:	e841 2300 	strex	r3, r2, [r1]
 800b39c:	617b      	str	r3, [r7, #20]
   return(result);
 800b39e:	697b      	ldr	r3, [r7, #20]
 800b3a0:	2b00      	cmp	r3, #0
 800b3a2:	d1e5      	bne.n	800b370 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b3a4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b3a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b3a8:	2b01      	cmp	r3, #1
 800b3aa:	d106      	bne.n	800b3ba <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800b3ac:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b3ae:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800b3b0:	4619      	mov	r1, r3
 800b3b2:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800b3b4:	f7ff ff0e 	bl	800b1d4 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800b3b8:	e002      	b.n	800b3c0 <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 800b3ba:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800b3bc:	f7ff feec 	bl	800b198 <HAL_UART_RxCpltCallback>
}
 800b3c0:	bf00      	nop
 800b3c2:	3770      	adds	r7, #112	; 0x70
 800b3c4:	46bd      	mov	sp, r7
 800b3c6:	bd80      	pop	{r7, pc}

0800b3c8 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800b3c8:	b580      	push	{r7, lr}
 800b3ca:	b084      	sub	sp, #16
 800b3cc:	af00      	add	r7, sp, #0
 800b3ce:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b3d0:	687b      	ldr	r3, [r7, #4]
 800b3d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b3d4:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b3d6:	68fb      	ldr	r3, [r7, #12]
 800b3d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b3da:	2b01      	cmp	r3, #1
 800b3dc:	d108      	bne.n	800b3f0 <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800b3de:	68fb      	ldr	r3, [r7, #12]
 800b3e0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800b3e2:	085b      	lsrs	r3, r3, #1
 800b3e4:	b29b      	uxth	r3, r3
 800b3e6:	4619      	mov	r1, r3
 800b3e8:	68f8      	ldr	r0, [r7, #12]
 800b3ea:	f7ff fef3 	bl	800b1d4 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800b3ee:	e002      	b.n	800b3f6 <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 800b3f0:	68f8      	ldr	r0, [r7, #12]
 800b3f2:	f7ff fedb 	bl	800b1ac <HAL_UART_RxHalfCpltCallback>
}
 800b3f6:	bf00      	nop
 800b3f8:	3710      	adds	r7, #16
 800b3fa:	46bd      	mov	sp, r7
 800b3fc:	bd80      	pop	{r7, pc}

0800b3fe <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800b3fe:	b580      	push	{r7, lr}
 800b400:	b084      	sub	sp, #16
 800b402:	af00      	add	r7, sp, #0
 800b404:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800b406:	2300      	movs	r3, #0
 800b408:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b40a:	687b      	ldr	r3, [r7, #4]
 800b40c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b40e:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800b410:	68bb      	ldr	r3, [r7, #8]
 800b412:	681b      	ldr	r3, [r3, #0]
 800b414:	695b      	ldr	r3, [r3, #20]
 800b416:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b41a:	2b80      	cmp	r3, #128	; 0x80
 800b41c:	bf0c      	ite	eq
 800b41e:	2301      	moveq	r3, #1
 800b420:	2300      	movne	r3, #0
 800b422:	b2db      	uxtb	r3, r3
 800b424:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800b426:	68bb      	ldr	r3, [r7, #8]
 800b428:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b42c:	b2db      	uxtb	r3, r3
 800b42e:	2b21      	cmp	r3, #33	; 0x21
 800b430:	d108      	bne.n	800b444 <UART_DMAError+0x46>
 800b432:	68fb      	ldr	r3, [r7, #12]
 800b434:	2b00      	cmp	r3, #0
 800b436:	d005      	beq.n	800b444 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800b438:	68bb      	ldr	r3, [r7, #8]
 800b43a:	2200      	movs	r2, #0
 800b43c:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 800b43e:	68b8      	ldr	r0, [r7, #8]
 800b440:	f000 f8c6 	bl	800b5d0 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800b444:	68bb      	ldr	r3, [r7, #8]
 800b446:	681b      	ldr	r3, [r3, #0]
 800b448:	695b      	ldr	r3, [r3, #20]
 800b44a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b44e:	2b40      	cmp	r3, #64	; 0x40
 800b450:	bf0c      	ite	eq
 800b452:	2301      	moveq	r3, #1
 800b454:	2300      	movne	r3, #0
 800b456:	b2db      	uxtb	r3, r3
 800b458:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800b45a:	68bb      	ldr	r3, [r7, #8]
 800b45c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800b460:	b2db      	uxtb	r3, r3
 800b462:	2b22      	cmp	r3, #34	; 0x22
 800b464:	d108      	bne.n	800b478 <UART_DMAError+0x7a>
 800b466:	68fb      	ldr	r3, [r7, #12]
 800b468:	2b00      	cmp	r3, #0
 800b46a:	d005      	beq.n	800b478 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800b46c:	68bb      	ldr	r3, [r7, #8]
 800b46e:	2200      	movs	r2, #0
 800b470:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 800b472:	68b8      	ldr	r0, [r7, #8]
 800b474:	f000 f8d4 	bl	800b620 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800b478:	68bb      	ldr	r3, [r7, #8]
 800b47a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b47c:	f043 0210 	orr.w	r2, r3, #16
 800b480:	68bb      	ldr	r3, [r7, #8]
 800b482:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800b484:	68b8      	ldr	r0, [r7, #8]
 800b486:	f7ff fe9b 	bl	800b1c0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b48a:	bf00      	nop
 800b48c:	3710      	adds	r7, #16
 800b48e:	46bd      	mov	sp, r7
 800b490:	bd80      	pop	{r7, pc}
	...

0800b494 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800b494:	b580      	push	{r7, lr}
 800b496:	b098      	sub	sp, #96	; 0x60
 800b498:	af00      	add	r7, sp, #0
 800b49a:	60f8      	str	r0, [r7, #12]
 800b49c:	60b9      	str	r1, [r7, #8]
 800b49e:	4613      	mov	r3, r2
 800b4a0:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 800b4a2:	68ba      	ldr	r2, [r7, #8]
 800b4a4:	68fb      	ldr	r3, [r7, #12]
 800b4a6:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800b4a8:	68fb      	ldr	r3, [r7, #12]
 800b4aa:	88fa      	ldrh	r2, [r7, #6]
 800b4ac:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b4ae:	68fb      	ldr	r3, [r7, #12]
 800b4b0:	2200      	movs	r2, #0
 800b4b2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800b4b4:	68fb      	ldr	r3, [r7, #12]
 800b4b6:	2222      	movs	r2, #34	; 0x22
 800b4b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800b4bc:	68fb      	ldr	r3, [r7, #12]
 800b4be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b4c0:	4a40      	ldr	r2, [pc, #256]	; (800b5c4 <UART_Start_Receive_DMA+0x130>)
 800b4c2:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800b4c4:	68fb      	ldr	r3, [r7, #12]
 800b4c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b4c8:	4a3f      	ldr	r2, [pc, #252]	; (800b5c8 <UART_Start_Receive_DMA+0x134>)
 800b4ca:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 800b4cc:	68fb      	ldr	r3, [r7, #12]
 800b4ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b4d0:	4a3e      	ldr	r2, [pc, #248]	; (800b5cc <UART_Start_Receive_DMA+0x138>)
 800b4d2:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 800b4d4:	68fb      	ldr	r3, [r7, #12]
 800b4d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b4d8:	2200      	movs	r2, #0
 800b4da:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 800b4dc:	f107 0308 	add.w	r3, r7, #8
 800b4e0:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 800b4e2:	68fb      	ldr	r3, [r7, #12]
 800b4e4:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800b4e6:	68fb      	ldr	r3, [r7, #12]
 800b4e8:	681b      	ldr	r3, [r3, #0]
 800b4ea:	3304      	adds	r3, #4
 800b4ec:	4619      	mov	r1, r3
 800b4ee:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b4f0:	681a      	ldr	r2, [r3, #0]
 800b4f2:	88fb      	ldrh	r3, [r7, #6]
 800b4f4:	f7fa fbc2 	bl	8005c7c <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 800b4f8:	2300      	movs	r3, #0
 800b4fa:	613b      	str	r3, [r7, #16]
 800b4fc:	68fb      	ldr	r3, [r7, #12]
 800b4fe:	681b      	ldr	r3, [r3, #0]
 800b500:	681b      	ldr	r3, [r3, #0]
 800b502:	613b      	str	r3, [r7, #16]
 800b504:	68fb      	ldr	r3, [r7, #12]
 800b506:	681b      	ldr	r3, [r3, #0]
 800b508:	685b      	ldr	r3, [r3, #4]
 800b50a:	613b      	str	r3, [r7, #16]
 800b50c:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b50e:	68fb      	ldr	r3, [r7, #12]
 800b510:	2200      	movs	r2, #0
 800b512:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 800b516:	68fb      	ldr	r3, [r7, #12]
 800b518:	691b      	ldr	r3, [r3, #16]
 800b51a:	2b00      	cmp	r3, #0
 800b51c:	d019      	beq.n	800b552 <UART_Start_Receive_DMA+0xbe>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b51e:	68fb      	ldr	r3, [r7, #12]
 800b520:	681b      	ldr	r3, [r3, #0]
 800b522:	330c      	adds	r3, #12
 800b524:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b526:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b528:	e853 3f00 	ldrex	r3, [r3]
 800b52c:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800b52e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b530:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b534:	65bb      	str	r3, [r7, #88]	; 0x58
 800b536:	68fb      	ldr	r3, [r7, #12]
 800b538:	681b      	ldr	r3, [r3, #0]
 800b53a:	330c      	adds	r3, #12
 800b53c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800b53e:	64fa      	str	r2, [r7, #76]	; 0x4c
 800b540:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b542:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800b544:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800b546:	e841 2300 	strex	r3, r2, [r1]
 800b54a:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 800b54c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b54e:	2b00      	cmp	r3, #0
 800b550:	d1e5      	bne.n	800b51e <UART_Start_Receive_DMA+0x8a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b552:	68fb      	ldr	r3, [r7, #12]
 800b554:	681b      	ldr	r3, [r3, #0]
 800b556:	3314      	adds	r3, #20
 800b558:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b55a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b55c:	e853 3f00 	ldrex	r3, [r3]
 800b560:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800b562:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b564:	f043 0301 	orr.w	r3, r3, #1
 800b568:	657b      	str	r3, [r7, #84]	; 0x54
 800b56a:	68fb      	ldr	r3, [r7, #12]
 800b56c:	681b      	ldr	r3, [r3, #0]
 800b56e:	3314      	adds	r3, #20
 800b570:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800b572:	63ba      	str	r2, [r7, #56]	; 0x38
 800b574:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b576:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800b578:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b57a:	e841 2300 	strex	r3, r2, [r1]
 800b57e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800b580:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b582:	2b00      	cmp	r3, #0
 800b584:	d1e5      	bne.n	800b552 <UART_Start_Receive_DMA+0xbe>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b586:	68fb      	ldr	r3, [r7, #12]
 800b588:	681b      	ldr	r3, [r3, #0]
 800b58a:	3314      	adds	r3, #20
 800b58c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b58e:	69bb      	ldr	r3, [r7, #24]
 800b590:	e853 3f00 	ldrex	r3, [r3]
 800b594:	617b      	str	r3, [r7, #20]
   return(result);
 800b596:	697b      	ldr	r3, [r7, #20]
 800b598:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b59c:	653b      	str	r3, [r7, #80]	; 0x50
 800b59e:	68fb      	ldr	r3, [r7, #12]
 800b5a0:	681b      	ldr	r3, [r3, #0]
 800b5a2:	3314      	adds	r3, #20
 800b5a4:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800b5a6:	627a      	str	r2, [r7, #36]	; 0x24
 800b5a8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b5aa:	6a39      	ldr	r1, [r7, #32]
 800b5ac:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b5ae:	e841 2300 	strex	r3, r2, [r1]
 800b5b2:	61fb      	str	r3, [r7, #28]
   return(result);
 800b5b4:	69fb      	ldr	r3, [r7, #28]
 800b5b6:	2b00      	cmp	r3, #0
 800b5b8:	d1e5      	bne.n	800b586 <UART_Start_Receive_DMA+0xf2>

  return HAL_OK;
 800b5ba:	2300      	movs	r3, #0
}
 800b5bc:	4618      	mov	r0, r3
 800b5be:	3760      	adds	r7, #96	; 0x60
 800b5c0:	46bd      	mov	sp, r7
 800b5c2:	bd80      	pop	{r7, pc}
 800b5c4:	0800b2a3 	.word	0x0800b2a3
 800b5c8:	0800b3c9 	.word	0x0800b3c9
 800b5cc:	0800b3ff 	.word	0x0800b3ff

0800b5d0 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800b5d0:	b480      	push	{r7}
 800b5d2:	b089      	sub	sp, #36	; 0x24
 800b5d4:	af00      	add	r7, sp, #0
 800b5d6:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800b5d8:	687b      	ldr	r3, [r7, #4]
 800b5da:	681b      	ldr	r3, [r3, #0]
 800b5dc:	330c      	adds	r3, #12
 800b5de:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b5e0:	68fb      	ldr	r3, [r7, #12]
 800b5e2:	e853 3f00 	ldrex	r3, [r3]
 800b5e6:	60bb      	str	r3, [r7, #8]
   return(result);
 800b5e8:	68bb      	ldr	r3, [r7, #8]
 800b5ea:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800b5ee:	61fb      	str	r3, [r7, #28]
 800b5f0:	687b      	ldr	r3, [r7, #4]
 800b5f2:	681b      	ldr	r3, [r3, #0]
 800b5f4:	330c      	adds	r3, #12
 800b5f6:	69fa      	ldr	r2, [r7, #28]
 800b5f8:	61ba      	str	r2, [r7, #24]
 800b5fa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b5fc:	6979      	ldr	r1, [r7, #20]
 800b5fe:	69ba      	ldr	r2, [r7, #24]
 800b600:	e841 2300 	strex	r3, r2, [r1]
 800b604:	613b      	str	r3, [r7, #16]
   return(result);
 800b606:	693b      	ldr	r3, [r7, #16]
 800b608:	2b00      	cmp	r3, #0
 800b60a:	d1e5      	bne.n	800b5d8 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800b60c:	687b      	ldr	r3, [r7, #4]
 800b60e:	2220      	movs	r2, #32
 800b610:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 800b614:	bf00      	nop
 800b616:	3724      	adds	r7, #36	; 0x24
 800b618:	46bd      	mov	sp, r7
 800b61a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b61e:	4770      	bx	lr

0800b620 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800b620:	b480      	push	{r7}
 800b622:	b095      	sub	sp, #84	; 0x54
 800b624:	af00      	add	r7, sp, #0
 800b626:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800b628:	687b      	ldr	r3, [r7, #4]
 800b62a:	681b      	ldr	r3, [r3, #0]
 800b62c:	330c      	adds	r3, #12
 800b62e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b630:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b632:	e853 3f00 	ldrex	r3, [r3]
 800b636:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800b638:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b63a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800b63e:	64fb      	str	r3, [r7, #76]	; 0x4c
 800b640:	687b      	ldr	r3, [r7, #4]
 800b642:	681b      	ldr	r3, [r3, #0]
 800b644:	330c      	adds	r3, #12
 800b646:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800b648:	643a      	str	r2, [r7, #64]	; 0x40
 800b64a:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b64c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800b64e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800b650:	e841 2300 	strex	r3, r2, [r1]
 800b654:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800b656:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b658:	2b00      	cmp	r3, #0
 800b65a:	d1e5      	bne.n	800b628 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b65c:	687b      	ldr	r3, [r7, #4]
 800b65e:	681b      	ldr	r3, [r3, #0]
 800b660:	3314      	adds	r3, #20
 800b662:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b664:	6a3b      	ldr	r3, [r7, #32]
 800b666:	e853 3f00 	ldrex	r3, [r3]
 800b66a:	61fb      	str	r3, [r7, #28]
   return(result);
 800b66c:	69fb      	ldr	r3, [r7, #28]
 800b66e:	f023 0301 	bic.w	r3, r3, #1
 800b672:	64bb      	str	r3, [r7, #72]	; 0x48
 800b674:	687b      	ldr	r3, [r7, #4]
 800b676:	681b      	ldr	r3, [r3, #0]
 800b678:	3314      	adds	r3, #20
 800b67a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800b67c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800b67e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b680:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800b682:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b684:	e841 2300 	strex	r3, r2, [r1]
 800b688:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800b68a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b68c:	2b00      	cmp	r3, #0
 800b68e:	d1e5      	bne.n	800b65c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b690:	687b      	ldr	r3, [r7, #4]
 800b692:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b694:	2b01      	cmp	r3, #1
 800b696:	d119      	bne.n	800b6cc <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b698:	687b      	ldr	r3, [r7, #4]
 800b69a:	681b      	ldr	r3, [r3, #0]
 800b69c:	330c      	adds	r3, #12
 800b69e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b6a0:	68fb      	ldr	r3, [r7, #12]
 800b6a2:	e853 3f00 	ldrex	r3, [r3]
 800b6a6:	60bb      	str	r3, [r7, #8]
   return(result);
 800b6a8:	68bb      	ldr	r3, [r7, #8]
 800b6aa:	f023 0310 	bic.w	r3, r3, #16
 800b6ae:	647b      	str	r3, [r7, #68]	; 0x44
 800b6b0:	687b      	ldr	r3, [r7, #4]
 800b6b2:	681b      	ldr	r3, [r3, #0]
 800b6b4:	330c      	adds	r3, #12
 800b6b6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800b6b8:	61ba      	str	r2, [r7, #24]
 800b6ba:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b6bc:	6979      	ldr	r1, [r7, #20]
 800b6be:	69ba      	ldr	r2, [r7, #24]
 800b6c0:	e841 2300 	strex	r3, r2, [r1]
 800b6c4:	613b      	str	r3, [r7, #16]
   return(result);
 800b6c6:	693b      	ldr	r3, [r7, #16]
 800b6c8:	2b00      	cmp	r3, #0
 800b6ca:	d1e5      	bne.n	800b698 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800b6cc:	687b      	ldr	r3, [r7, #4]
 800b6ce:	2220      	movs	r2, #32
 800b6d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b6d4:	687b      	ldr	r3, [r7, #4]
 800b6d6:	2200      	movs	r2, #0
 800b6d8:	631a      	str	r2, [r3, #48]	; 0x30
}
 800b6da:	bf00      	nop
 800b6dc:	3754      	adds	r7, #84	; 0x54
 800b6de:	46bd      	mov	sp, r7
 800b6e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6e4:	4770      	bx	lr

0800b6e6 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800b6e6:	b580      	push	{r7, lr}
 800b6e8:	b084      	sub	sp, #16
 800b6ea:	af00      	add	r7, sp, #0
 800b6ec:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b6ee:	687b      	ldr	r3, [r7, #4]
 800b6f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b6f2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800b6f4:	68fb      	ldr	r3, [r7, #12]
 800b6f6:	2200      	movs	r2, #0
 800b6f8:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800b6fa:	68fb      	ldr	r3, [r7, #12]
 800b6fc:	2200      	movs	r2, #0
 800b6fe:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800b700:	68f8      	ldr	r0, [r7, #12]
 800b702:	f7ff fd5d 	bl	800b1c0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b706:	bf00      	nop
 800b708:	3710      	adds	r7, #16
 800b70a:	46bd      	mov	sp, r7
 800b70c:	bd80      	pop	{r7, pc}

0800b70e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800b70e:	b480      	push	{r7}
 800b710:	b085      	sub	sp, #20
 800b712:	af00      	add	r7, sp, #0
 800b714:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800b716:	687b      	ldr	r3, [r7, #4]
 800b718:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b71c:	b2db      	uxtb	r3, r3
 800b71e:	2b21      	cmp	r3, #33	; 0x21
 800b720:	d13e      	bne.n	800b7a0 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b722:	687b      	ldr	r3, [r7, #4]
 800b724:	689b      	ldr	r3, [r3, #8]
 800b726:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b72a:	d114      	bne.n	800b756 <UART_Transmit_IT+0x48>
 800b72c:	687b      	ldr	r3, [r7, #4]
 800b72e:	691b      	ldr	r3, [r3, #16]
 800b730:	2b00      	cmp	r3, #0
 800b732:	d110      	bne.n	800b756 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800b734:	687b      	ldr	r3, [r7, #4]
 800b736:	6a1b      	ldr	r3, [r3, #32]
 800b738:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800b73a:	68fb      	ldr	r3, [r7, #12]
 800b73c:	881b      	ldrh	r3, [r3, #0]
 800b73e:	461a      	mov	r2, r3
 800b740:	687b      	ldr	r3, [r7, #4]
 800b742:	681b      	ldr	r3, [r3, #0]
 800b744:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800b748:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800b74a:	687b      	ldr	r3, [r7, #4]
 800b74c:	6a1b      	ldr	r3, [r3, #32]
 800b74e:	1c9a      	adds	r2, r3, #2
 800b750:	687b      	ldr	r3, [r7, #4]
 800b752:	621a      	str	r2, [r3, #32]
 800b754:	e008      	b.n	800b768 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800b756:	687b      	ldr	r3, [r7, #4]
 800b758:	6a1b      	ldr	r3, [r3, #32]
 800b75a:	1c59      	adds	r1, r3, #1
 800b75c:	687a      	ldr	r2, [r7, #4]
 800b75e:	6211      	str	r1, [r2, #32]
 800b760:	781a      	ldrb	r2, [r3, #0]
 800b762:	687b      	ldr	r3, [r7, #4]
 800b764:	681b      	ldr	r3, [r3, #0]
 800b766:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800b768:	687b      	ldr	r3, [r7, #4]
 800b76a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800b76c:	b29b      	uxth	r3, r3
 800b76e:	3b01      	subs	r3, #1
 800b770:	b29b      	uxth	r3, r3
 800b772:	687a      	ldr	r2, [r7, #4]
 800b774:	4619      	mov	r1, r3
 800b776:	84d1      	strh	r1, [r2, #38]	; 0x26
 800b778:	2b00      	cmp	r3, #0
 800b77a:	d10f      	bne.n	800b79c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800b77c:	687b      	ldr	r3, [r7, #4]
 800b77e:	681b      	ldr	r3, [r3, #0]
 800b780:	68da      	ldr	r2, [r3, #12]
 800b782:	687b      	ldr	r3, [r7, #4]
 800b784:	681b      	ldr	r3, [r3, #0]
 800b786:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800b78a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800b78c:	687b      	ldr	r3, [r7, #4]
 800b78e:	681b      	ldr	r3, [r3, #0]
 800b790:	68da      	ldr	r2, [r3, #12]
 800b792:	687b      	ldr	r3, [r7, #4]
 800b794:	681b      	ldr	r3, [r3, #0]
 800b796:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b79a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800b79c:	2300      	movs	r3, #0
 800b79e:	e000      	b.n	800b7a2 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800b7a0:	2302      	movs	r3, #2
  }
}
 800b7a2:	4618      	mov	r0, r3
 800b7a4:	3714      	adds	r7, #20
 800b7a6:	46bd      	mov	sp, r7
 800b7a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7ac:	4770      	bx	lr

0800b7ae <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800b7ae:	b580      	push	{r7, lr}
 800b7b0:	b082      	sub	sp, #8
 800b7b2:	af00      	add	r7, sp, #0
 800b7b4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800b7b6:	687b      	ldr	r3, [r7, #4]
 800b7b8:	681b      	ldr	r3, [r3, #0]
 800b7ba:	68da      	ldr	r2, [r3, #12]
 800b7bc:	687b      	ldr	r3, [r7, #4]
 800b7be:	681b      	ldr	r3, [r3, #0]
 800b7c0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b7c4:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800b7c6:	687b      	ldr	r3, [r7, #4]
 800b7c8:	2220      	movs	r2, #32
 800b7ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800b7ce:	6878      	ldr	r0, [r7, #4]
 800b7d0:	f7ff fcce 	bl	800b170 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800b7d4:	2300      	movs	r3, #0
}
 800b7d6:	4618      	mov	r0, r3
 800b7d8:	3708      	adds	r7, #8
 800b7da:	46bd      	mov	sp, r7
 800b7dc:	bd80      	pop	{r7, pc}

0800b7de <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800b7de:	b580      	push	{r7, lr}
 800b7e0:	b08c      	sub	sp, #48	; 0x30
 800b7e2:	af00      	add	r7, sp, #0
 800b7e4:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800b7e6:	687b      	ldr	r3, [r7, #4]
 800b7e8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800b7ec:	b2db      	uxtb	r3, r3
 800b7ee:	2b22      	cmp	r3, #34	; 0x22
 800b7f0:	f040 80ab 	bne.w	800b94a <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b7f4:	687b      	ldr	r3, [r7, #4]
 800b7f6:	689b      	ldr	r3, [r3, #8]
 800b7f8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b7fc:	d117      	bne.n	800b82e <UART_Receive_IT+0x50>
 800b7fe:	687b      	ldr	r3, [r7, #4]
 800b800:	691b      	ldr	r3, [r3, #16]
 800b802:	2b00      	cmp	r3, #0
 800b804:	d113      	bne.n	800b82e <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800b806:	2300      	movs	r3, #0
 800b808:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800b80a:	687b      	ldr	r3, [r7, #4]
 800b80c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b80e:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800b810:	687b      	ldr	r3, [r7, #4]
 800b812:	681b      	ldr	r3, [r3, #0]
 800b814:	685b      	ldr	r3, [r3, #4]
 800b816:	b29b      	uxth	r3, r3
 800b818:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b81c:	b29a      	uxth	r2, r3
 800b81e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b820:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800b822:	687b      	ldr	r3, [r7, #4]
 800b824:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b826:	1c9a      	adds	r2, r3, #2
 800b828:	687b      	ldr	r3, [r7, #4]
 800b82a:	629a      	str	r2, [r3, #40]	; 0x28
 800b82c:	e026      	b.n	800b87c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800b82e:	687b      	ldr	r3, [r7, #4]
 800b830:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b832:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800b834:	2300      	movs	r3, #0
 800b836:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800b838:	687b      	ldr	r3, [r7, #4]
 800b83a:	689b      	ldr	r3, [r3, #8]
 800b83c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b840:	d007      	beq.n	800b852 <UART_Receive_IT+0x74>
 800b842:	687b      	ldr	r3, [r7, #4]
 800b844:	689b      	ldr	r3, [r3, #8]
 800b846:	2b00      	cmp	r3, #0
 800b848:	d10a      	bne.n	800b860 <UART_Receive_IT+0x82>
 800b84a:	687b      	ldr	r3, [r7, #4]
 800b84c:	691b      	ldr	r3, [r3, #16]
 800b84e:	2b00      	cmp	r3, #0
 800b850:	d106      	bne.n	800b860 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800b852:	687b      	ldr	r3, [r7, #4]
 800b854:	681b      	ldr	r3, [r3, #0]
 800b856:	685b      	ldr	r3, [r3, #4]
 800b858:	b2da      	uxtb	r2, r3
 800b85a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b85c:	701a      	strb	r2, [r3, #0]
 800b85e:	e008      	b.n	800b872 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800b860:	687b      	ldr	r3, [r7, #4]
 800b862:	681b      	ldr	r3, [r3, #0]
 800b864:	685b      	ldr	r3, [r3, #4]
 800b866:	b2db      	uxtb	r3, r3
 800b868:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b86c:	b2da      	uxtb	r2, r3
 800b86e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b870:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800b872:	687b      	ldr	r3, [r7, #4]
 800b874:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b876:	1c5a      	adds	r2, r3, #1
 800b878:	687b      	ldr	r3, [r7, #4]
 800b87a:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800b87c:	687b      	ldr	r3, [r7, #4]
 800b87e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800b880:	b29b      	uxth	r3, r3
 800b882:	3b01      	subs	r3, #1
 800b884:	b29b      	uxth	r3, r3
 800b886:	687a      	ldr	r2, [r7, #4]
 800b888:	4619      	mov	r1, r3
 800b88a:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800b88c:	2b00      	cmp	r3, #0
 800b88e:	d15a      	bne.n	800b946 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800b890:	687b      	ldr	r3, [r7, #4]
 800b892:	681b      	ldr	r3, [r3, #0]
 800b894:	68da      	ldr	r2, [r3, #12]
 800b896:	687b      	ldr	r3, [r7, #4]
 800b898:	681b      	ldr	r3, [r3, #0]
 800b89a:	f022 0220 	bic.w	r2, r2, #32
 800b89e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800b8a0:	687b      	ldr	r3, [r7, #4]
 800b8a2:	681b      	ldr	r3, [r3, #0]
 800b8a4:	68da      	ldr	r2, [r3, #12]
 800b8a6:	687b      	ldr	r3, [r7, #4]
 800b8a8:	681b      	ldr	r3, [r3, #0]
 800b8aa:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800b8ae:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800b8b0:	687b      	ldr	r3, [r7, #4]
 800b8b2:	681b      	ldr	r3, [r3, #0]
 800b8b4:	695a      	ldr	r2, [r3, #20]
 800b8b6:	687b      	ldr	r3, [r7, #4]
 800b8b8:	681b      	ldr	r3, [r3, #0]
 800b8ba:	f022 0201 	bic.w	r2, r2, #1
 800b8be:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800b8c0:	687b      	ldr	r3, [r7, #4]
 800b8c2:	2220      	movs	r2, #32
 800b8c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b8c8:	687b      	ldr	r3, [r7, #4]
 800b8ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b8cc:	2b01      	cmp	r3, #1
 800b8ce:	d135      	bne.n	800b93c <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b8d0:	687b      	ldr	r3, [r7, #4]
 800b8d2:	2200      	movs	r2, #0
 800b8d4:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b8d6:	687b      	ldr	r3, [r7, #4]
 800b8d8:	681b      	ldr	r3, [r3, #0]
 800b8da:	330c      	adds	r3, #12
 800b8dc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b8de:	697b      	ldr	r3, [r7, #20]
 800b8e0:	e853 3f00 	ldrex	r3, [r3]
 800b8e4:	613b      	str	r3, [r7, #16]
   return(result);
 800b8e6:	693b      	ldr	r3, [r7, #16]
 800b8e8:	f023 0310 	bic.w	r3, r3, #16
 800b8ec:	627b      	str	r3, [r7, #36]	; 0x24
 800b8ee:	687b      	ldr	r3, [r7, #4]
 800b8f0:	681b      	ldr	r3, [r3, #0]
 800b8f2:	330c      	adds	r3, #12
 800b8f4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b8f6:	623a      	str	r2, [r7, #32]
 800b8f8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b8fa:	69f9      	ldr	r1, [r7, #28]
 800b8fc:	6a3a      	ldr	r2, [r7, #32]
 800b8fe:	e841 2300 	strex	r3, r2, [r1]
 800b902:	61bb      	str	r3, [r7, #24]
   return(result);
 800b904:	69bb      	ldr	r3, [r7, #24]
 800b906:	2b00      	cmp	r3, #0
 800b908:	d1e5      	bne.n	800b8d6 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800b90a:	687b      	ldr	r3, [r7, #4]
 800b90c:	681b      	ldr	r3, [r3, #0]
 800b90e:	681b      	ldr	r3, [r3, #0]
 800b910:	f003 0310 	and.w	r3, r3, #16
 800b914:	2b10      	cmp	r3, #16
 800b916:	d10a      	bne.n	800b92e <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800b918:	2300      	movs	r3, #0
 800b91a:	60fb      	str	r3, [r7, #12]
 800b91c:	687b      	ldr	r3, [r7, #4]
 800b91e:	681b      	ldr	r3, [r3, #0]
 800b920:	681b      	ldr	r3, [r3, #0]
 800b922:	60fb      	str	r3, [r7, #12]
 800b924:	687b      	ldr	r3, [r7, #4]
 800b926:	681b      	ldr	r3, [r3, #0]
 800b928:	685b      	ldr	r3, [r3, #4]
 800b92a:	60fb      	str	r3, [r7, #12]
 800b92c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800b92e:	687b      	ldr	r3, [r7, #4]
 800b930:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800b932:	4619      	mov	r1, r3
 800b934:	6878      	ldr	r0, [r7, #4]
 800b936:	f7ff fc4d 	bl	800b1d4 <HAL_UARTEx_RxEventCallback>
 800b93a:	e002      	b.n	800b942 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800b93c:	6878      	ldr	r0, [r7, #4]
 800b93e:	f7ff fc2b 	bl	800b198 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800b942:	2300      	movs	r3, #0
 800b944:	e002      	b.n	800b94c <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800b946:	2300      	movs	r3, #0
 800b948:	e000      	b.n	800b94c <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800b94a:	2302      	movs	r3, #2
  }
}
 800b94c:	4618      	mov	r0, r3
 800b94e:	3730      	adds	r7, #48	; 0x30
 800b950:	46bd      	mov	sp, r7
 800b952:	bd80      	pop	{r7, pc}

0800b954 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800b954:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800b958:	b0c0      	sub	sp, #256	; 0x100
 800b95a:	af00      	add	r7, sp, #0
 800b95c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800b960:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b964:	681b      	ldr	r3, [r3, #0]
 800b966:	691b      	ldr	r3, [r3, #16]
 800b968:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800b96c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b970:	68d9      	ldr	r1, [r3, #12]
 800b972:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b976:	681a      	ldr	r2, [r3, #0]
 800b978:	ea40 0301 	orr.w	r3, r0, r1
 800b97c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800b97e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b982:	689a      	ldr	r2, [r3, #8]
 800b984:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b988:	691b      	ldr	r3, [r3, #16]
 800b98a:	431a      	orrs	r2, r3
 800b98c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b990:	695b      	ldr	r3, [r3, #20]
 800b992:	431a      	orrs	r2, r3
 800b994:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b998:	69db      	ldr	r3, [r3, #28]
 800b99a:	4313      	orrs	r3, r2
 800b99c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800b9a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b9a4:	681b      	ldr	r3, [r3, #0]
 800b9a6:	68db      	ldr	r3, [r3, #12]
 800b9a8:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800b9ac:	f021 010c 	bic.w	r1, r1, #12
 800b9b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b9b4:	681a      	ldr	r2, [r3, #0]
 800b9b6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800b9ba:	430b      	orrs	r3, r1
 800b9bc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800b9be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b9c2:	681b      	ldr	r3, [r3, #0]
 800b9c4:	695b      	ldr	r3, [r3, #20]
 800b9c6:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800b9ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b9ce:	6999      	ldr	r1, [r3, #24]
 800b9d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b9d4:	681a      	ldr	r2, [r3, #0]
 800b9d6:	ea40 0301 	orr.w	r3, r0, r1
 800b9da:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800b9dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b9e0:	681a      	ldr	r2, [r3, #0]
 800b9e2:	4b8f      	ldr	r3, [pc, #572]	; (800bc20 <UART_SetConfig+0x2cc>)
 800b9e4:	429a      	cmp	r2, r3
 800b9e6:	d005      	beq.n	800b9f4 <UART_SetConfig+0xa0>
 800b9e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b9ec:	681a      	ldr	r2, [r3, #0]
 800b9ee:	4b8d      	ldr	r3, [pc, #564]	; (800bc24 <UART_SetConfig+0x2d0>)
 800b9f0:	429a      	cmp	r2, r3
 800b9f2:	d104      	bne.n	800b9fe <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800b9f4:	f7fd fdfa 	bl	80095ec <HAL_RCC_GetPCLK2Freq>
 800b9f8:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800b9fc:	e003      	b.n	800ba06 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800b9fe:	f7fd fde1 	bl	80095c4 <HAL_RCC_GetPCLK1Freq>
 800ba02:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800ba06:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ba0a:	69db      	ldr	r3, [r3, #28]
 800ba0c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ba10:	f040 810c 	bne.w	800bc2c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800ba14:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800ba18:	2200      	movs	r2, #0
 800ba1a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800ba1e:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800ba22:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800ba26:	4622      	mov	r2, r4
 800ba28:	462b      	mov	r3, r5
 800ba2a:	1891      	adds	r1, r2, r2
 800ba2c:	65b9      	str	r1, [r7, #88]	; 0x58
 800ba2e:	415b      	adcs	r3, r3
 800ba30:	65fb      	str	r3, [r7, #92]	; 0x5c
 800ba32:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800ba36:	4621      	mov	r1, r4
 800ba38:	eb12 0801 	adds.w	r8, r2, r1
 800ba3c:	4629      	mov	r1, r5
 800ba3e:	eb43 0901 	adc.w	r9, r3, r1
 800ba42:	f04f 0200 	mov.w	r2, #0
 800ba46:	f04f 0300 	mov.w	r3, #0
 800ba4a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800ba4e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800ba52:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800ba56:	4690      	mov	r8, r2
 800ba58:	4699      	mov	r9, r3
 800ba5a:	4623      	mov	r3, r4
 800ba5c:	eb18 0303 	adds.w	r3, r8, r3
 800ba60:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800ba64:	462b      	mov	r3, r5
 800ba66:	eb49 0303 	adc.w	r3, r9, r3
 800ba6a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800ba6e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ba72:	685b      	ldr	r3, [r3, #4]
 800ba74:	2200      	movs	r2, #0
 800ba76:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800ba7a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800ba7e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800ba82:	460b      	mov	r3, r1
 800ba84:	18db      	adds	r3, r3, r3
 800ba86:	653b      	str	r3, [r7, #80]	; 0x50
 800ba88:	4613      	mov	r3, r2
 800ba8a:	eb42 0303 	adc.w	r3, r2, r3
 800ba8e:	657b      	str	r3, [r7, #84]	; 0x54
 800ba90:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800ba94:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800ba98:	f7f5 f87a 	bl	8000b90 <__aeabi_uldivmod>
 800ba9c:	4602      	mov	r2, r0
 800ba9e:	460b      	mov	r3, r1
 800baa0:	4b61      	ldr	r3, [pc, #388]	; (800bc28 <UART_SetConfig+0x2d4>)
 800baa2:	fba3 2302 	umull	r2, r3, r3, r2
 800baa6:	095b      	lsrs	r3, r3, #5
 800baa8:	011c      	lsls	r4, r3, #4
 800baaa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800baae:	2200      	movs	r2, #0
 800bab0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800bab4:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800bab8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800babc:	4642      	mov	r2, r8
 800babe:	464b      	mov	r3, r9
 800bac0:	1891      	adds	r1, r2, r2
 800bac2:	64b9      	str	r1, [r7, #72]	; 0x48
 800bac4:	415b      	adcs	r3, r3
 800bac6:	64fb      	str	r3, [r7, #76]	; 0x4c
 800bac8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800bacc:	4641      	mov	r1, r8
 800bace:	eb12 0a01 	adds.w	sl, r2, r1
 800bad2:	4649      	mov	r1, r9
 800bad4:	eb43 0b01 	adc.w	fp, r3, r1
 800bad8:	f04f 0200 	mov.w	r2, #0
 800badc:	f04f 0300 	mov.w	r3, #0
 800bae0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800bae4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800bae8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800baec:	4692      	mov	sl, r2
 800baee:	469b      	mov	fp, r3
 800baf0:	4643      	mov	r3, r8
 800baf2:	eb1a 0303 	adds.w	r3, sl, r3
 800baf6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800bafa:	464b      	mov	r3, r9
 800bafc:	eb4b 0303 	adc.w	r3, fp, r3
 800bb00:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800bb04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bb08:	685b      	ldr	r3, [r3, #4]
 800bb0a:	2200      	movs	r2, #0
 800bb0c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800bb10:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800bb14:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800bb18:	460b      	mov	r3, r1
 800bb1a:	18db      	adds	r3, r3, r3
 800bb1c:	643b      	str	r3, [r7, #64]	; 0x40
 800bb1e:	4613      	mov	r3, r2
 800bb20:	eb42 0303 	adc.w	r3, r2, r3
 800bb24:	647b      	str	r3, [r7, #68]	; 0x44
 800bb26:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800bb2a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800bb2e:	f7f5 f82f 	bl	8000b90 <__aeabi_uldivmod>
 800bb32:	4602      	mov	r2, r0
 800bb34:	460b      	mov	r3, r1
 800bb36:	4611      	mov	r1, r2
 800bb38:	4b3b      	ldr	r3, [pc, #236]	; (800bc28 <UART_SetConfig+0x2d4>)
 800bb3a:	fba3 2301 	umull	r2, r3, r3, r1
 800bb3e:	095b      	lsrs	r3, r3, #5
 800bb40:	2264      	movs	r2, #100	; 0x64
 800bb42:	fb02 f303 	mul.w	r3, r2, r3
 800bb46:	1acb      	subs	r3, r1, r3
 800bb48:	00db      	lsls	r3, r3, #3
 800bb4a:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800bb4e:	4b36      	ldr	r3, [pc, #216]	; (800bc28 <UART_SetConfig+0x2d4>)
 800bb50:	fba3 2302 	umull	r2, r3, r3, r2
 800bb54:	095b      	lsrs	r3, r3, #5
 800bb56:	005b      	lsls	r3, r3, #1
 800bb58:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800bb5c:	441c      	add	r4, r3
 800bb5e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800bb62:	2200      	movs	r2, #0
 800bb64:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800bb68:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800bb6c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800bb70:	4642      	mov	r2, r8
 800bb72:	464b      	mov	r3, r9
 800bb74:	1891      	adds	r1, r2, r2
 800bb76:	63b9      	str	r1, [r7, #56]	; 0x38
 800bb78:	415b      	adcs	r3, r3
 800bb7a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800bb7c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800bb80:	4641      	mov	r1, r8
 800bb82:	1851      	adds	r1, r2, r1
 800bb84:	6339      	str	r1, [r7, #48]	; 0x30
 800bb86:	4649      	mov	r1, r9
 800bb88:	414b      	adcs	r3, r1
 800bb8a:	637b      	str	r3, [r7, #52]	; 0x34
 800bb8c:	f04f 0200 	mov.w	r2, #0
 800bb90:	f04f 0300 	mov.w	r3, #0
 800bb94:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800bb98:	4659      	mov	r1, fp
 800bb9a:	00cb      	lsls	r3, r1, #3
 800bb9c:	4651      	mov	r1, sl
 800bb9e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800bba2:	4651      	mov	r1, sl
 800bba4:	00ca      	lsls	r2, r1, #3
 800bba6:	4610      	mov	r0, r2
 800bba8:	4619      	mov	r1, r3
 800bbaa:	4603      	mov	r3, r0
 800bbac:	4642      	mov	r2, r8
 800bbae:	189b      	adds	r3, r3, r2
 800bbb0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800bbb4:	464b      	mov	r3, r9
 800bbb6:	460a      	mov	r2, r1
 800bbb8:	eb42 0303 	adc.w	r3, r2, r3
 800bbbc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800bbc0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bbc4:	685b      	ldr	r3, [r3, #4]
 800bbc6:	2200      	movs	r2, #0
 800bbc8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800bbcc:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800bbd0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800bbd4:	460b      	mov	r3, r1
 800bbd6:	18db      	adds	r3, r3, r3
 800bbd8:	62bb      	str	r3, [r7, #40]	; 0x28
 800bbda:	4613      	mov	r3, r2
 800bbdc:	eb42 0303 	adc.w	r3, r2, r3
 800bbe0:	62fb      	str	r3, [r7, #44]	; 0x2c
 800bbe2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800bbe6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800bbea:	f7f4 ffd1 	bl	8000b90 <__aeabi_uldivmod>
 800bbee:	4602      	mov	r2, r0
 800bbf0:	460b      	mov	r3, r1
 800bbf2:	4b0d      	ldr	r3, [pc, #52]	; (800bc28 <UART_SetConfig+0x2d4>)
 800bbf4:	fba3 1302 	umull	r1, r3, r3, r2
 800bbf8:	095b      	lsrs	r3, r3, #5
 800bbfa:	2164      	movs	r1, #100	; 0x64
 800bbfc:	fb01 f303 	mul.w	r3, r1, r3
 800bc00:	1ad3      	subs	r3, r2, r3
 800bc02:	00db      	lsls	r3, r3, #3
 800bc04:	3332      	adds	r3, #50	; 0x32
 800bc06:	4a08      	ldr	r2, [pc, #32]	; (800bc28 <UART_SetConfig+0x2d4>)
 800bc08:	fba2 2303 	umull	r2, r3, r2, r3
 800bc0c:	095b      	lsrs	r3, r3, #5
 800bc0e:	f003 0207 	and.w	r2, r3, #7
 800bc12:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bc16:	681b      	ldr	r3, [r3, #0]
 800bc18:	4422      	add	r2, r4
 800bc1a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800bc1c:	e105      	b.n	800be2a <UART_SetConfig+0x4d6>
 800bc1e:	bf00      	nop
 800bc20:	40011000 	.word	0x40011000
 800bc24:	40011400 	.word	0x40011400
 800bc28:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800bc2c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800bc30:	2200      	movs	r2, #0
 800bc32:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800bc36:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800bc3a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800bc3e:	4642      	mov	r2, r8
 800bc40:	464b      	mov	r3, r9
 800bc42:	1891      	adds	r1, r2, r2
 800bc44:	6239      	str	r1, [r7, #32]
 800bc46:	415b      	adcs	r3, r3
 800bc48:	627b      	str	r3, [r7, #36]	; 0x24
 800bc4a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800bc4e:	4641      	mov	r1, r8
 800bc50:	1854      	adds	r4, r2, r1
 800bc52:	4649      	mov	r1, r9
 800bc54:	eb43 0501 	adc.w	r5, r3, r1
 800bc58:	f04f 0200 	mov.w	r2, #0
 800bc5c:	f04f 0300 	mov.w	r3, #0
 800bc60:	00eb      	lsls	r3, r5, #3
 800bc62:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800bc66:	00e2      	lsls	r2, r4, #3
 800bc68:	4614      	mov	r4, r2
 800bc6a:	461d      	mov	r5, r3
 800bc6c:	4643      	mov	r3, r8
 800bc6e:	18e3      	adds	r3, r4, r3
 800bc70:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800bc74:	464b      	mov	r3, r9
 800bc76:	eb45 0303 	adc.w	r3, r5, r3
 800bc7a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800bc7e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bc82:	685b      	ldr	r3, [r3, #4]
 800bc84:	2200      	movs	r2, #0
 800bc86:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800bc8a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800bc8e:	f04f 0200 	mov.w	r2, #0
 800bc92:	f04f 0300 	mov.w	r3, #0
 800bc96:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800bc9a:	4629      	mov	r1, r5
 800bc9c:	008b      	lsls	r3, r1, #2
 800bc9e:	4621      	mov	r1, r4
 800bca0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800bca4:	4621      	mov	r1, r4
 800bca6:	008a      	lsls	r2, r1, #2
 800bca8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800bcac:	f7f4 ff70 	bl	8000b90 <__aeabi_uldivmod>
 800bcb0:	4602      	mov	r2, r0
 800bcb2:	460b      	mov	r3, r1
 800bcb4:	4b60      	ldr	r3, [pc, #384]	; (800be38 <UART_SetConfig+0x4e4>)
 800bcb6:	fba3 2302 	umull	r2, r3, r3, r2
 800bcba:	095b      	lsrs	r3, r3, #5
 800bcbc:	011c      	lsls	r4, r3, #4
 800bcbe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800bcc2:	2200      	movs	r2, #0
 800bcc4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800bcc8:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800bccc:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800bcd0:	4642      	mov	r2, r8
 800bcd2:	464b      	mov	r3, r9
 800bcd4:	1891      	adds	r1, r2, r2
 800bcd6:	61b9      	str	r1, [r7, #24]
 800bcd8:	415b      	adcs	r3, r3
 800bcda:	61fb      	str	r3, [r7, #28]
 800bcdc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800bce0:	4641      	mov	r1, r8
 800bce2:	1851      	adds	r1, r2, r1
 800bce4:	6139      	str	r1, [r7, #16]
 800bce6:	4649      	mov	r1, r9
 800bce8:	414b      	adcs	r3, r1
 800bcea:	617b      	str	r3, [r7, #20]
 800bcec:	f04f 0200 	mov.w	r2, #0
 800bcf0:	f04f 0300 	mov.w	r3, #0
 800bcf4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800bcf8:	4659      	mov	r1, fp
 800bcfa:	00cb      	lsls	r3, r1, #3
 800bcfc:	4651      	mov	r1, sl
 800bcfe:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800bd02:	4651      	mov	r1, sl
 800bd04:	00ca      	lsls	r2, r1, #3
 800bd06:	4610      	mov	r0, r2
 800bd08:	4619      	mov	r1, r3
 800bd0a:	4603      	mov	r3, r0
 800bd0c:	4642      	mov	r2, r8
 800bd0e:	189b      	adds	r3, r3, r2
 800bd10:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800bd14:	464b      	mov	r3, r9
 800bd16:	460a      	mov	r2, r1
 800bd18:	eb42 0303 	adc.w	r3, r2, r3
 800bd1c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800bd20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bd24:	685b      	ldr	r3, [r3, #4]
 800bd26:	2200      	movs	r2, #0
 800bd28:	67bb      	str	r3, [r7, #120]	; 0x78
 800bd2a:	67fa      	str	r2, [r7, #124]	; 0x7c
 800bd2c:	f04f 0200 	mov.w	r2, #0
 800bd30:	f04f 0300 	mov.w	r3, #0
 800bd34:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800bd38:	4649      	mov	r1, r9
 800bd3a:	008b      	lsls	r3, r1, #2
 800bd3c:	4641      	mov	r1, r8
 800bd3e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800bd42:	4641      	mov	r1, r8
 800bd44:	008a      	lsls	r2, r1, #2
 800bd46:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800bd4a:	f7f4 ff21 	bl	8000b90 <__aeabi_uldivmod>
 800bd4e:	4602      	mov	r2, r0
 800bd50:	460b      	mov	r3, r1
 800bd52:	4b39      	ldr	r3, [pc, #228]	; (800be38 <UART_SetConfig+0x4e4>)
 800bd54:	fba3 1302 	umull	r1, r3, r3, r2
 800bd58:	095b      	lsrs	r3, r3, #5
 800bd5a:	2164      	movs	r1, #100	; 0x64
 800bd5c:	fb01 f303 	mul.w	r3, r1, r3
 800bd60:	1ad3      	subs	r3, r2, r3
 800bd62:	011b      	lsls	r3, r3, #4
 800bd64:	3332      	adds	r3, #50	; 0x32
 800bd66:	4a34      	ldr	r2, [pc, #208]	; (800be38 <UART_SetConfig+0x4e4>)
 800bd68:	fba2 2303 	umull	r2, r3, r2, r3
 800bd6c:	095b      	lsrs	r3, r3, #5
 800bd6e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800bd72:	441c      	add	r4, r3
 800bd74:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800bd78:	2200      	movs	r2, #0
 800bd7a:	673b      	str	r3, [r7, #112]	; 0x70
 800bd7c:	677a      	str	r2, [r7, #116]	; 0x74
 800bd7e:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800bd82:	4642      	mov	r2, r8
 800bd84:	464b      	mov	r3, r9
 800bd86:	1891      	adds	r1, r2, r2
 800bd88:	60b9      	str	r1, [r7, #8]
 800bd8a:	415b      	adcs	r3, r3
 800bd8c:	60fb      	str	r3, [r7, #12]
 800bd8e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800bd92:	4641      	mov	r1, r8
 800bd94:	1851      	adds	r1, r2, r1
 800bd96:	6039      	str	r1, [r7, #0]
 800bd98:	4649      	mov	r1, r9
 800bd9a:	414b      	adcs	r3, r1
 800bd9c:	607b      	str	r3, [r7, #4]
 800bd9e:	f04f 0200 	mov.w	r2, #0
 800bda2:	f04f 0300 	mov.w	r3, #0
 800bda6:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800bdaa:	4659      	mov	r1, fp
 800bdac:	00cb      	lsls	r3, r1, #3
 800bdae:	4651      	mov	r1, sl
 800bdb0:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800bdb4:	4651      	mov	r1, sl
 800bdb6:	00ca      	lsls	r2, r1, #3
 800bdb8:	4610      	mov	r0, r2
 800bdba:	4619      	mov	r1, r3
 800bdbc:	4603      	mov	r3, r0
 800bdbe:	4642      	mov	r2, r8
 800bdc0:	189b      	adds	r3, r3, r2
 800bdc2:	66bb      	str	r3, [r7, #104]	; 0x68
 800bdc4:	464b      	mov	r3, r9
 800bdc6:	460a      	mov	r2, r1
 800bdc8:	eb42 0303 	adc.w	r3, r2, r3
 800bdcc:	66fb      	str	r3, [r7, #108]	; 0x6c
 800bdce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bdd2:	685b      	ldr	r3, [r3, #4]
 800bdd4:	2200      	movs	r2, #0
 800bdd6:	663b      	str	r3, [r7, #96]	; 0x60
 800bdd8:	667a      	str	r2, [r7, #100]	; 0x64
 800bdda:	f04f 0200 	mov.w	r2, #0
 800bdde:	f04f 0300 	mov.w	r3, #0
 800bde2:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800bde6:	4649      	mov	r1, r9
 800bde8:	008b      	lsls	r3, r1, #2
 800bdea:	4641      	mov	r1, r8
 800bdec:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800bdf0:	4641      	mov	r1, r8
 800bdf2:	008a      	lsls	r2, r1, #2
 800bdf4:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800bdf8:	f7f4 feca 	bl	8000b90 <__aeabi_uldivmod>
 800bdfc:	4602      	mov	r2, r0
 800bdfe:	460b      	mov	r3, r1
 800be00:	4b0d      	ldr	r3, [pc, #52]	; (800be38 <UART_SetConfig+0x4e4>)
 800be02:	fba3 1302 	umull	r1, r3, r3, r2
 800be06:	095b      	lsrs	r3, r3, #5
 800be08:	2164      	movs	r1, #100	; 0x64
 800be0a:	fb01 f303 	mul.w	r3, r1, r3
 800be0e:	1ad3      	subs	r3, r2, r3
 800be10:	011b      	lsls	r3, r3, #4
 800be12:	3332      	adds	r3, #50	; 0x32
 800be14:	4a08      	ldr	r2, [pc, #32]	; (800be38 <UART_SetConfig+0x4e4>)
 800be16:	fba2 2303 	umull	r2, r3, r2, r3
 800be1a:	095b      	lsrs	r3, r3, #5
 800be1c:	f003 020f 	and.w	r2, r3, #15
 800be20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800be24:	681b      	ldr	r3, [r3, #0]
 800be26:	4422      	add	r2, r4
 800be28:	609a      	str	r2, [r3, #8]
}
 800be2a:	bf00      	nop
 800be2c:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800be30:	46bd      	mov	sp, r7
 800be32:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800be36:	bf00      	nop
 800be38:	51eb851f 	.word	0x51eb851f

0800be3c <arm_mat_trans_f32>:
 800be3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800be40:	8802      	ldrh	r2, [r0, #0]
 800be42:	884b      	ldrh	r3, [r1, #2]
 800be44:	f8d0 c004 	ldr.w	ip, [r0, #4]
 800be48:	684f      	ldr	r7, [r1, #4]
 800be4a:	8840      	ldrh	r0, [r0, #2]
 800be4c:	4293      	cmp	r3, r2
 800be4e:	b083      	sub	sp, #12
 800be50:	d14c      	bne.n	800beec <arm_mat_trans_f32+0xb0>
 800be52:	f8b1 e000 	ldrh.w	lr, [r1]
 800be56:	4586      	cmp	lr, r0
 800be58:	d148      	bne.n	800beec <arm_mat_trans_f32+0xb0>
 800be5a:	ea4f 089e 	mov.w	r8, lr, lsr #2
 800be5e:	009c      	lsls	r4, r3, #2
 800be60:	f00e 0e03 	and.w	lr, lr, #3
 800be64:	fb08 f904 	mul.w	r9, r8, r4
 800be68:	ea4f 028e 	mov.w	r2, lr, lsl #2
 800be6c:	011d      	lsls	r5, r3, #4
 800be6e:	00db      	lsls	r3, r3, #3
 800be70:	ea4f 0989 	mov.w	r9, r9, lsl #2
 800be74:	eb07 0a04 	add.w	sl, r7, r4
 800be78:	ea4f 1b08 	mov.w	fp, r8, lsl #4
 800be7c:	9201      	str	r2, [sp, #4]
 800be7e:	9300      	str	r3, [sp, #0]
 800be80:	463b      	mov	r3, r7
 800be82:	f1b8 0f00 	cmp.w	r8, #0
 800be86:	d01d      	beq.n	800bec4 <arm_mat_trans_f32+0x88>
 800be88:	9900      	ldr	r1, [sp, #0]
 800be8a:	f10c 0210 	add.w	r2, ip, #16
 800be8e:	4439      	add	r1, r7
 800be90:	4640      	mov	r0, r8
 800be92:	f852 6c10 	ldr.w	r6, [r2, #-16]
 800be96:	601e      	str	r6, [r3, #0]
 800be98:	ed52 7a03 	vldr	s15, [r2, #-12]
 800be9c:	191e      	adds	r6, r3, r4
 800be9e:	edc6 7a00 	vstr	s15, [r6]
 800bea2:	f852 6c08 	ldr.w	r6, [r2, #-8]
 800bea6:	600e      	str	r6, [r1, #0]
 800bea8:	ed52 7a01 	vldr	s15, [r2, #-4]
 800beac:	190e      	adds	r6, r1, r4
 800beae:	3801      	subs	r0, #1
 800beb0:	442b      	add	r3, r5
 800beb2:	f102 0210 	add.w	r2, r2, #16
 800beb6:	edc6 7a00 	vstr	s15, [r6]
 800beba:	4429      	add	r1, r5
 800bebc:	d1e9      	bne.n	800be92 <arm_mat_trans_f32+0x56>
 800bebe:	44dc      	add	ip, fp
 800bec0:	eb09 0307 	add.w	r3, r9, r7
 800bec4:	f1be 0f00 	cmp.w	lr, #0
 800bec8:	d009      	beq.n	800bede <arm_mat_trans_f32+0xa2>
 800beca:	4672      	mov	r2, lr
 800becc:	4661      	mov	r1, ip
 800bece:	f851 0b04 	ldr.w	r0, [r1], #4
 800bed2:	6018      	str	r0, [r3, #0]
 800bed4:	3a01      	subs	r2, #1
 800bed6:	4423      	add	r3, r4
 800bed8:	d1f9      	bne.n	800bece <arm_mat_trans_f32+0x92>
 800beda:	9b01      	ldr	r3, [sp, #4]
 800bedc:	449c      	add	ip, r3
 800bede:	3704      	adds	r7, #4
 800bee0:	4557      	cmp	r7, sl
 800bee2:	d1cd      	bne.n	800be80 <arm_mat_trans_f32+0x44>
 800bee4:	2000      	movs	r0, #0
 800bee6:	b003      	add	sp, #12
 800bee8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800beec:	f06f 0002 	mvn.w	r0, #2
 800bef0:	e7f9      	b.n	800bee6 <arm_mat_trans_f32+0xaa>
 800bef2:	bf00      	nop

0800bef4 <arm_mat_sub_f32>:
 800bef4:	b4f0      	push	{r4, r5, r6, r7}
 800bef6:	e9d1 4700 	ldrd	r4, r7, [r1]
 800befa:	6803      	ldr	r3, [r0, #0]
 800befc:	f8d0 c004 	ldr.w	ip, [r0, #4]
 800bf00:	6856      	ldr	r6, [r2, #4]
 800bf02:	42a3      	cmp	r3, r4
 800bf04:	d15d      	bne.n	800bfc2 <arm_mat_sub_f32+0xce>
 800bf06:	6812      	ldr	r2, [r2, #0]
 800bf08:	4293      	cmp	r3, r2
 800bf0a:	d15a      	bne.n	800bfc2 <arm_mat_sub_f32+0xce>
 800bf0c:	8803      	ldrh	r3, [r0, #0]
 800bf0e:	8844      	ldrh	r4, [r0, #2]
 800bf10:	fb04 f403 	mul.w	r4, r4, r3
 800bf14:	08a5      	lsrs	r5, r4, #2
 800bf16:	d032      	beq.n	800bf7e <arm_mat_sub_f32+0x8a>
 800bf18:	f10c 0110 	add.w	r1, ip, #16
 800bf1c:	f107 0210 	add.w	r2, r7, #16
 800bf20:	f106 0310 	add.w	r3, r6, #16
 800bf24:	4628      	mov	r0, r5
 800bf26:	ed12 7a04 	vldr	s14, [r2, #-16]
 800bf2a:	ed51 7a04 	vldr	s15, [r1, #-16]
 800bf2e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800bf32:	3801      	subs	r0, #1
 800bf34:	ed43 7a04 	vstr	s15, [r3, #-16]
 800bf38:	ed12 7a03 	vldr	s14, [r2, #-12]
 800bf3c:	ed51 7a03 	vldr	s15, [r1, #-12]
 800bf40:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800bf44:	f101 0110 	add.w	r1, r1, #16
 800bf48:	ed43 7a03 	vstr	s15, [r3, #-12]
 800bf4c:	ed12 7a02 	vldr	s14, [r2, #-8]
 800bf50:	ed51 7a06 	vldr	s15, [r1, #-24]	; 0xffffffe8
 800bf54:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800bf58:	f102 0210 	add.w	r2, r2, #16
 800bf5c:	ed43 7a02 	vstr	s15, [r3, #-8]
 800bf60:	ed51 7a05 	vldr	s15, [r1, #-20]	; 0xffffffec
 800bf64:	ed12 7a05 	vldr	s14, [r2, #-20]	; 0xffffffec
 800bf68:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800bf6c:	f103 0310 	add.w	r3, r3, #16
 800bf70:	ed43 7a05 	vstr	s15, [r3, #-20]	; 0xffffffec
 800bf74:	d1d7      	bne.n	800bf26 <arm_mat_sub_f32+0x32>
 800bf76:	012b      	lsls	r3, r5, #4
 800bf78:	449c      	add	ip, r3
 800bf7a:	441f      	add	r7, r3
 800bf7c:	441e      	add	r6, r3
 800bf7e:	f014 0403 	ands.w	r4, r4, #3
 800bf82:	d01b      	beq.n	800bfbc <arm_mat_sub_f32+0xc8>
 800bf84:	eddc 7a00 	vldr	s15, [ip]
 800bf88:	ed97 7a00 	vldr	s14, [r7]
 800bf8c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800bf90:	3c01      	subs	r4, #1
 800bf92:	edc6 7a00 	vstr	s15, [r6]
 800bf96:	d011      	beq.n	800bfbc <arm_mat_sub_f32+0xc8>
 800bf98:	eddc 7a01 	vldr	s15, [ip, #4]
 800bf9c:	ed97 7a01 	vldr	s14, [r7, #4]
 800bfa0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800bfa4:	2c01      	cmp	r4, #1
 800bfa6:	edc6 7a01 	vstr	s15, [r6, #4]
 800bfaa:	d007      	beq.n	800bfbc <arm_mat_sub_f32+0xc8>
 800bfac:	eddc 7a02 	vldr	s15, [ip, #8]
 800bfb0:	ed97 7a02 	vldr	s14, [r7, #8]
 800bfb4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800bfb8:	edc6 7a02 	vstr	s15, [r6, #8]
 800bfbc:	2000      	movs	r0, #0
 800bfbe:	bcf0      	pop	{r4, r5, r6, r7}
 800bfc0:	4770      	bx	lr
 800bfc2:	f06f 0002 	mvn.w	r0, #2
 800bfc6:	e7fa      	b.n	800bfbe <arm_mat_sub_f32+0xca>

0800bfc8 <arm_mat_mult_f32>:
 800bfc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bfcc:	8845      	ldrh	r5, [r0, #2]
 800bfce:	880b      	ldrh	r3, [r1, #0]
 800bfd0:	8806      	ldrh	r6, [r0, #0]
 800bfd2:	6847      	ldr	r7, [r0, #4]
 800bfd4:	6854      	ldr	r4, [r2, #4]
 800bfd6:	6848      	ldr	r0, [r1, #4]
 800bfd8:	b08b      	sub	sp, #44	; 0x2c
 800bfda:	42ab      	cmp	r3, r5
 800bfdc:	9109      	str	r1, [sp, #36]	; 0x24
 800bfde:	9604      	str	r6, [sp, #16]
 800bfe0:	8849      	ldrh	r1, [r1, #2]
 800bfe2:	f040 808a 	bne.w	800c0fa <arm_mat_mult_f32+0x132>
 800bfe6:	8815      	ldrh	r5, [r2, #0]
 800bfe8:	42b5      	cmp	r5, r6
 800bfea:	f040 8086 	bne.w	800c0fa <arm_mat_mult_f32+0x132>
 800bfee:	8852      	ldrh	r2, [r2, #2]
 800bff0:	428a      	cmp	r2, r1
 800bff2:	f040 8082 	bne.w	800c0fa <arm_mat_mult_f32+0x132>
 800bff6:	ea4f 0893 	mov.w	r8, r3, lsr #2
 800bffa:	1d01      	adds	r1, r0, #4
 800bffc:	0116      	lsls	r6, r2, #4
 800bffe:	9108      	str	r1, [sp, #32]
 800c000:	eb07 1108 	add.w	r1, r7, r8, lsl #4
 800c004:	ebc2 7c82 	rsb	ip, r2, r2, lsl #30
 800c008:	9101      	str	r1, [sp, #4]
 800c00a:	fb06 f108 	mul.w	r1, r6, r8
 800c00e:	0095      	lsls	r5, r2, #2
 800c010:	9103      	str	r1, [sp, #12]
 800c012:	00d2      	lsls	r2, r2, #3
 800c014:	ea4f 018c 	mov.w	r1, ip, lsl #2
 800c018:	f003 0903 	and.w	r9, r3, #3
 800c01c:	009b      	lsls	r3, r3, #2
 800c01e:	f107 0b10 	add.w	fp, r7, #16
 800c022:	eb04 0a05 	add.w	sl, r4, r5
 800c026:	9107      	str	r1, [sp, #28]
 800c028:	9202      	str	r2, [sp, #8]
 800c02a:	9306      	str	r3, [sp, #24]
 800c02c:	f1ab 0310 	sub.w	r3, fp, #16
 800c030:	9305      	str	r3, [sp, #20]
 800c032:	9b07      	ldr	r3, [sp, #28]
 800c034:	f8dd e020 	ldr.w	lr, [sp, #32]
 800c038:	eb03 0c0a 	add.w	ip, r3, sl
 800c03c:	eddf 7a31 	vldr	s15, [pc, #196]	; 800c104 <arm_mat_mult_f32+0x13c>
 800c040:	f1b8 0f00 	cmp.w	r8, #0
 800c044:	d053      	beq.n	800c0ee <arm_mat_mult_f32+0x126>
 800c046:	9b02      	ldr	r3, [sp, #8]
 800c048:	4644      	mov	r4, r8
 800c04a:	18c1      	adds	r1, r0, r3
 800c04c:	4602      	mov	r2, r0
 800c04e:	465b      	mov	r3, fp
 800c050:	ed92 6a00 	vldr	s12, [r2]
 800c054:	ed13 7a04 	vldr	s14, [r3, #-16]
 800c058:	ed53 4a03 	vldr	s9, [r3, #-12]
 800c05c:	ed53 6a02 	vldr	s13, [r3, #-8]
 800c060:	ed91 5a00 	vldr	s10, [r1]
 800c064:	ed53 5a01 	vldr	s11, [r3, #-4]
 800c068:	1957      	adds	r7, r2, r5
 800c06a:	ee27 7a06 	vmul.f32	s14, s14, s12
 800c06e:	ed97 6a00 	vldr	s12, [r7]
 800c072:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c076:	ee26 6a24 	vmul.f32	s12, s12, s9
 800c07a:	194f      	adds	r7, r1, r5
 800c07c:	ee36 6a27 	vadd.f32	s12, s12, s15
 800c080:	ee26 7a85 	vmul.f32	s14, s13, s10
 800c084:	edd7 7a00 	vldr	s15, [r7]
 800c088:	ee37 7a06 	vadd.f32	s14, s14, s12
 800c08c:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800c090:	3c01      	subs	r4, #1
 800c092:	4432      	add	r2, r6
 800c094:	4431      	add	r1, r6
 800c096:	ee77 7a87 	vadd.f32	s15, s15, s14
 800c09a:	f103 0310 	add.w	r3, r3, #16
 800c09e:	d1d7      	bne.n	800c050 <arm_mat_mult_f32+0x88>
 800c0a0:	9b03      	ldr	r3, [sp, #12]
 800c0a2:	9a01      	ldr	r2, [sp, #4]
 800c0a4:	4418      	add	r0, r3
 800c0a6:	f1b9 0f00 	cmp.w	r9, #0
 800c0aa:	d00b      	beq.n	800c0c4 <arm_mat_mult_f32+0xfc>
 800c0ac:	464b      	mov	r3, r9
 800c0ae:	edd0 6a00 	vldr	s13, [r0]
 800c0b2:	ecb2 7a01 	vldmia	r2!, {s14}
 800c0b6:	ee27 7a26 	vmul.f32	s14, s14, s13
 800c0ba:	3b01      	subs	r3, #1
 800c0bc:	4428      	add	r0, r5
 800c0be:	ee77 7a87 	vadd.f32	s15, s15, s14
 800c0c2:	d1f4      	bne.n	800c0ae <arm_mat_mult_f32+0xe6>
 800c0c4:	ecec 7a01 	vstmia	ip!, {s15}
 800c0c8:	45d4      	cmp	ip, sl
 800c0ca:	4670      	mov	r0, lr
 800c0cc:	f10e 0e04 	add.w	lr, lr, #4
 800c0d0:	d1b4      	bne.n	800c03c <arm_mat_mult_f32+0x74>
 800c0d2:	9a01      	ldr	r2, [sp, #4]
 800c0d4:	9b06      	ldr	r3, [sp, #24]
 800c0d6:	4611      	mov	r1, r2
 800c0d8:	4419      	add	r1, r3
 800c0da:	449b      	add	fp, r3
 800c0dc:	9b04      	ldr	r3, [sp, #16]
 800c0de:	9101      	str	r1, [sp, #4]
 800c0e0:	3b01      	subs	r3, #1
 800c0e2:	44aa      	add	sl, r5
 800c0e4:	9304      	str	r3, [sp, #16]
 800c0e6:	d004      	beq.n	800c0f2 <arm_mat_mult_f32+0x12a>
 800c0e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c0ea:	6858      	ldr	r0, [r3, #4]
 800c0ec:	e79e      	b.n	800c02c <arm_mat_mult_f32+0x64>
 800c0ee:	9a05      	ldr	r2, [sp, #20]
 800c0f0:	e7d9      	b.n	800c0a6 <arm_mat_mult_f32+0xde>
 800c0f2:	4618      	mov	r0, r3
 800c0f4:	b00b      	add	sp, #44	; 0x2c
 800c0f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c0fa:	f06f 0002 	mvn.w	r0, #2
 800c0fe:	b00b      	add	sp, #44	; 0x2c
 800c100:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c104:	00000000 	.word	0x00000000

0800c108 <arm_mat_init_f32>:
 800c108:	8001      	strh	r1, [r0, #0]
 800c10a:	8042      	strh	r2, [r0, #2]
 800c10c:	6043      	str	r3, [r0, #4]
 800c10e:	4770      	bx	lr

0800c110 <arm_mat_add_f32>:
 800c110:	b4f0      	push	{r4, r5, r6, r7}
 800c112:	e9d1 4700 	ldrd	r4, r7, [r1]
 800c116:	6803      	ldr	r3, [r0, #0]
 800c118:	f8d0 c004 	ldr.w	ip, [r0, #4]
 800c11c:	6856      	ldr	r6, [r2, #4]
 800c11e:	42a3      	cmp	r3, r4
 800c120:	d15d      	bne.n	800c1de <arm_mat_add_f32+0xce>
 800c122:	6812      	ldr	r2, [r2, #0]
 800c124:	4293      	cmp	r3, r2
 800c126:	d15a      	bne.n	800c1de <arm_mat_add_f32+0xce>
 800c128:	8803      	ldrh	r3, [r0, #0]
 800c12a:	8844      	ldrh	r4, [r0, #2]
 800c12c:	fb04 f403 	mul.w	r4, r4, r3
 800c130:	08a5      	lsrs	r5, r4, #2
 800c132:	d032      	beq.n	800c19a <arm_mat_add_f32+0x8a>
 800c134:	f10c 0110 	add.w	r1, ip, #16
 800c138:	f107 0210 	add.w	r2, r7, #16
 800c13c:	f106 0310 	add.w	r3, r6, #16
 800c140:	4628      	mov	r0, r5
 800c142:	ed12 7a04 	vldr	s14, [r2, #-16]
 800c146:	ed51 7a04 	vldr	s15, [r1, #-16]
 800c14a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800c14e:	3801      	subs	r0, #1
 800c150:	ed43 7a04 	vstr	s15, [r3, #-16]
 800c154:	ed12 7a03 	vldr	s14, [r2, #-12]
 800c158:	ed51 7a03 	vldr	s15, [r1, #-12]
 800c15c:	ee77 7a87 	vadd.f32	s15, s15, s14
 800c160:	f101 0110 	add.w	r1, r1, #16
 800c164:	ed43 7a03 	vstr	s15, [r3, #-12]
 800c168:	ed12 7a02 	vldr	s14, [r2, #-8]
 800c16c:	ed51 7a06 	vldr	s15, [r1, #-24]	; 0xffffffe8
 800c170:	ee77 7a87 	vadd.f32	s15, s15, s14
 800c174:	f102 0210 	add.w	r2, r2, #16
 800c178:	ed43 7a02 	vstr	s15, [r3, #-8]
 800c17c:	ed51 7a05 	vldr	s15, [r1, #-20]	; 0xffffffec
 800c180:	ed12 7a05 	vldr	s14, [r2, #-20]	; 0xffffffec
 800c184:	ee77 7a87 	vadd.f32	s15, s15, s14
 800c188:	f103 0310 	add.w	r3, r3, #16
 800c18c:	ed43 7a05 	vstr	s15, [r3, #-20]	; 0xffffffec
 800c190:	d1d7      	bne.n	800c142 <arm_mat_add_f32+0x32>
 800c192:	012b      	lsls	r3, r5, #4
 800c194:	449c      	add	ip, r3
 800c196:	441f      	add	r7, r3
 800c198:	441e      	add	r6, r3
 800c19a:	f014 0403 	ands.w	r4, r4, #3
 800c19e:	d01b      	beq.n	800c1d8 <arm_mat_add_f32+0xc8>
 800c1a0:	edd7 7a00 	vldr	s15, [r7]
 800c1a4:	ed9c 7a00 	vldr	s14, [ip]
 800c1a8:	ee77 7a87 	vadd.f32	s15, s15, s14
 800c1ac:	3c01      	subs	r4, #1
 800c1ae:	edc6 7a00 	vstr	s15, [r6]
 800c1b2:	d011      	beq.n	800c1d8 <arm_mat_add_f32+0xc8>
 800c1b4:	eddc 7a01 	vldr	s15, [ip, #4]
 800c1b8:	ed97 7a01 	vldr	s14, [r7, #4]
 800c1bc:	ee77 7a87 	vadd.f32	s15, s15, s14
 800c1c0:	2c01      	cmp	r4, #1
 800c1c2:	edc6 7a01 	vstr	s15, [r6, #4]
 800c1c6:	d007      	beq.n	800c1d8 <arm_mat_add_f32+0xc8>
 800c1c8:	eddc 7a02 	vldr	s15, [ip, #8]
 800c1cc:	ed97 7a02 	vldr	s14, [r7, #8]
 800c1d0:	ee77 7a87 	vadd.f32	s15, s15, s14
 800c1d4:	edc6 7a02 	vstr	s15, [r6, #8]
 800c1d8:	2000      	movs	r0, #0
 800c1da:	bcf0      	pop	{r4, r5, r6, r7}
 800c1dc:	4770      	bx	lr
 800c1de:	f06f 0002 	mvn.w	r0, #2
 800c1e2:	e7fa      	b.n	800c1da <arm_mat_add_f32+0xca>

0800c1e4 <__errno>:
 800c1e4:	4b01      	ldr	r3, [pc, #4]	; (800c1ec <__errno+0x8>)
 800c1e6:	6818      	ldr	r0, [r3, #0]
 800c1e8:	4770      	bx	lr
 800c1ea:	bf00      	nop
 800c1ec:	200000ec 	.word	0x200000ec

0800c1f0 <__libc_init_array>:
 800c1f0:	b570      	push	{r4, r5, r6, lr}
 800c1f2:	4d0d      	ldr	r5, [pc, #52]	; (800c228 <__libc_init_array+0x38>)
 800c1f4:	4c0d      	ldr	r4, [pc, #52]	; (800c22c <__libc_init_array+0x3c>)
 800c1f6:	1b64      	subs	r4, r4, r5
 800c1f8:	10a4      	asrs	r4, r4, #2
 800c1fa:	2600      	movs	r6, #0
 800c1fc:	42a6      	cmp	r6, r4
 800c1fe:	d109      	bne.n	800c214 <__libc_init_array+0x24>
 800c200:	4d0b      	ldr	r5, [pc, #44]	; (800c230 <__libc_init_array+0x40>)
 800c202:	4c0c      	ldr	r4, [pc, #48]	; (800c234 <__libc_init_array+0x44>)
 800c204:	f000 ffea 	bl	800d1dc <_init>
 800c208:	1b64      	subs	r4, r4, r5
 800c20a:	10a4      	asrs	r4, r4, #2
 800c20c:	2600      	movs	r6, #0
 800c20e:	42a6      	cmp	r6, r4
 800c210:	d105      	bne.n	800c21e <__libc_init_array+0x2e>
 800c212:	bd70      	pop	{r4, r5, r6, pc}
 800c214:	f855 3b04 	ldr.w	r3, [r5], #4
 800c218:	4798      	blx	r3
 800c21a:	3601      	adds	r6, #1
 800c21c:	e7ee      	b.n	800c1fc <__libc_init_array+0xc>
 800c21e:	f855 3b04 	ldr.w	r3, [r5], #4
 800c222:	4798      	blx	r3
 800c224:	3601      	adds	r6, #1
 800c226:	e7f2      	b.n	800c20e <__libc_init_array+0x1e>
 800c228:	0800d250 	.word	0x0800d250
 800c22c:	0800d250 	.word	0x0800d250
 800c230:	0800d250 	.word	0x0800d250
 800c234:	0800d254 	.word	0x0800d254

0800c238 <memset>:
 800c238:	4402      	add	r2, r0
 800c23a:	4603      	mov	r3, r0
 800c23c:	4293      	cmp	r3, r2
 800c23e:	d100      	bne.n	800c242 <memset+0xa>
 800c240:	4770      	bx	lr
 800c242:	f803 1b01 	strb.w	r1, [r3], #1
 800c246:	e7f9      	b.n	800c23c <memset+0x4>

0800c248 <ceil>:
 800c248:	ec51 0b10 	vmov	r0, r1, d0
 800c24c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c250:	f3c1 570a 	ubfx	r7, r1, #20, #11
 800c254:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 800c258:	2e13      	cmp	r6, #19
 800c25a:	ee10 5a10 	vmov	r5, s0
 800c25e:	ee10 8a10 	vmov	r8, s0
 800c262:	460c      	mov	r4, r1
 800c264:	dc30      	bgt.n	800c2c8 <ceil+0x80>
 800c266:	2e00      	cmp	r6, #0
 800c268:	da12      	bge.n	800c290 <ceil+0x48>
 800c26a:	a335      	add	r3, pc, #212	; (adr r3, 800c340 <ceil+0xf8>)
 800c26c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c270:	f7f3 ffb8 	bl	80001e4 <__adddf3>
 800c274:	2200      	movs	r2, #0
 800c276:	2300      	movs	r3, #0
 800c278:	f7f4 fbfa 	bl	8000a70 <__aeabi_dcmpgt>
 800c27c:	b128      	cbz	r0, 800c28a <ceil+0x42>
 800c27e:	2c00      	cmp	r4, #0
 800c280:	db55      	blt.n	800c32e <ceil+0xe6>
 800c282:	432c      	orrs	r4, r5
 800c284:	d057      	beq.n	800c336 <ceil+0xee>
 800c286:	4c30      	ldr	r4, [pc, #192]	; (800c348 <ceil+0x100>)
 800c288:	2500      	movs	r5, #0
 800c28a:	4621      	mov	r1, r4
 800c28c:	4628      	mov	r0, r5
 800c28e:	e025      	b.n	800c2dc <ceil+0x94>
 800c290:	4f2e      	ldr	r7, [pc, #184]	; (800c34c <ceil+0x104>)
 800c292:	4137      	asrs	r7, r6
 800c294:	ea01 0307 	and.w	r3, r1, r7
 800c298:	4303      	orrs	r3, r0
 800c29a:	d01f      	beq.n	800c2dc <ceil+0x94>
 800c29c:	a328      	add	r3, pc, #160	; (adr r3, 800c340 <ceil+0xf8>)
 800c29e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c2a2:	f7f3 ff9f 	bl	80001e4 <__adddf3>
 800c2a6:	2200      	movs	r2, #0
 800c2a8:	2300      	movs	r3, #0
 800c2aa:	f7f4 fbe1 	bl	8000a70 <__aeabi_dcmpgt>
 800c2ae:	2800      	cmp	r0, #0
 800c2b0:	d0eb      	beq.n	800c28a <ceil+0x42>
 800c2b2:	2c00      	cmp	r4, #0
 800c2b4:	bfc2      	ittt	gt
 800c2b6:	f44f 1380 	movgt.w	r3, #1048576	; 0x100000
 800c2ba:	fa43 f606 	asrgt.w	r6, r3, r6
 800c2be:	19a4      	addgt	r4, r4, r6
 800c2c0:	ea24 0407 	bic.w	r4, r4, r7
 800c2c4:	2500      	movs	r5, #0
 800c2c6:	e7e0      	b.n	800c28a <ceil+0x42>
 800c2c8:	2e33      	cmp	r6, #51	; 0x33
 800c2ca:	dd0b      	ble.n	800c2e4 <ceil+0x9c>
 800c2cc:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800c2d0:	d104      	bne.n	800c2dc <ceil+0x94>
 800c2d2:	ee10 2a10 	vmov	r2, s0
 800c2d6:	460b      	mov	r3, r1
 800c2d8:	f7f3 ff84 	bl	80001e4 <__adddf3>
 800c2dc:	ec41 0b10 	vmov	d0, r0, r1
 800c2e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c2e4:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 800c2e8:	f04f 33ff 	mov.w	r3, #4294967295
 800c2ec:	fa23 f707 	lsr.w	r7, r3, r7
 800c2f0:	4207      	tst	r7, r0
 800c2f2:	d0f3      	beq.n	800c2dc <ceil+0x94>
 800c2f4:	a312      	add	r3, pc, #72	; (adr r3, 800c340 <ceil+0xf8>)
 800c2f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c2fa:	f7f3 ff73 	bl	80001e4 <__adddf3>
 800c2fe:	2200      	movs	r2, #0
 800c300:	2300      	movs	r3, #0
 800c302:	f7f4 fbb5 	bl	8000a70 <__aeabi_dcmpgt>
 800c306:	2800      	cmp	r0, #0
 800c308:	d0bf      	beq.n	800c28a <ceil+0x42>
 800c30a:	2c00      	cmp	r4, #0
 800c30c:	dd02      	ble.n	800c314 <ceil+0xcc>
 800c30e:	2e14      	cmp	r6, #20
 800c310:	d103      	bne.n	800c31a <ceil+0xd2>
 800c312:	3401      	adds	r4, #1
 800c314:	ea25 0507 	bic.w	r5, r5, r7
 800c318:	e7b7      	b.n	800c28a <ceil+0x42>
 800c31a:	2301      	movs	r3, #1
 800c31c:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800c320:	fa03 f606 	lsl.w	r6, r3, r6
 800c324:	4435      	add	r5, r6
 800c326:	4545      	cmp	r5, r8
 800c328:	bf38      	it	cc
 800c32a:	18e4      	addcc	r4, r4, r3
 800c32c:	e7f2      	b.n	800c314 <ceil+0xcc>
 800c32e:	2500      	movs	r5, #0
 800c330:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 800c334:	e7a9      	b.n	800c28a <ceil+0x42>
 800c336:	4625      	mov	r5, r4
 800c338:	e7a7      	b.n	800c28a <ceil+0x42>
 800c33a:	bf00      	nop
 800c33c:	f3af 8000 	nop.w
 800c340:	8800759c 	.word	0x8800759c
 800c344:	7e37e43c 	.word	0x7e37e43c
 800c348:	3ff00000 	.word	0x3ff00000
 800c34c:	000fffff 	.word	0x000fffff

0800c350 <pow>:
 800c350:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c352:	ed2d 8b02 	vpush	{d8}
 800c356:	eeb0 8a40 	vmov.f32	s16, s0
 800c35a:	eef0 8a60 	vmov.f32	s17, s1
 800c35e:	ec55 4b11 	vmov	r4, r5, d1
 800c362:	f000 f891 	bl	800c488 <__ieee754_pow>
 800c366:	4622      	mov	r2, r4
 800c368:	462b      	mov	r3, r5
 800c36a:	4620      	mov	r0, r4
 800c36c:	4629      	mov	r1, r5
 800c36e:	ec57 6b10 	vmov	r6, r7, d0
 800c372:	f7f4 fb87 	bl	8000a84 <__aeabi_dcmpun>
 800c376:	2800      	cmp	r0, #0
 800c378:	d13b      	bne.n	800c3f2 <pow+0xa2>
 800c37a:	ec51 0b18 	vmov	r0, r1, d8
 800c37e:	2200      	movs	r2, #0
 800c380:	2300      	movs	r3, #0
 800c382:	f7f4 fb4d 	bl	8000a20 <__aeabi_dcmpeq>
 800c386:	b1b8      	cbz	r0, 800c3b8 <pow+0x68>
 800c388:	2200      	movs	r2, #0
 800c38a:	2300      	movs	r3, #0
 800c38c:	4620      	mov	r0, r4
 800c38e:	4629      	mov	r1, r5
 800c390:	f7f4 fb46 	bl	8000a20 <__aeabi_dcmpeq>
 800c394:	2800      	cmp	r0, #0
 800c396:	d146      	bne.n	800c426 <pow+0xd6>
 800c398:	ec45 4b10 	vmov	d0, r4, r5
 800c39c:	f000 fe8d 	bl	800d0ba <finite>
 800c3a0:	b338      	cbz	r0, 800c3f2 <pow+0xa2>
 800c3a2:	2200      	movs	r2, #0
 800c3a4:	2300      	movs	r3, #0
 800c3a6:	4620      	mov	r0, r4
 800c3a8:	4629      	mov	r1, r5
 800c3aa:	f7f4 fb43 	bl	8000a34 <__aeabi_dcmplt>
 800c3ae:	b300      	cbz	r0, 800c3f2 <pow+0xa2>
 800c3b0:	f7ff ff18 	bl	800c1e4 <__errno>
 800c3b4:	2322      	movs	r3, #34	; 0x22
 800c3b6:	e01b      	b.n	800c3f0 <pow+0xa0>
 800c3b8:	ec47 6b10 	vmov	d0, r6, r7
 800c3bc:	f000 fe7d 	bl	800d0ba <finite>
 800c3c0:	b9e0      	cbnz	r0, 800c3fc <pow+0xac>
 800c3c2:	eeb0 0a48 	vmov.f32	s0, s16
 800c3c6:	eef0 0a68 	vmov.f32	s1, s17
 800c3ca:	f000 fe76 	bl	800d0ba <finite>
 800c3ce:	b1a8      	cbz	r0, 800c3fc <pow+0xac>
 800c3d0:	ec45 4b10 	vmov	d0, r4, r5
 800c3d4:	f000 fe71 	bl	800d0ba <finite>
 800c3d8:	b180      	cbz	r0, 800c3fc <pow+0xac>
 800c3da:	4632      	mov	r2, r6
 800c3dc:	463b      	mov	r3, r7
 800c3de:	4630      	mov	r0, r6
 800c3e0:	4639      	mov	r1, r7
 800c3e2:	f7f4 fb4f 	bl	8000a84 <__aeabi_dcmpun>
 800c3e6:	2800      	cmp	r0, #0
 800c3e8:	d0e2      	beq.n	800c3b0 <pow+0x60>
 800c3ea:	f7ff fefb 	bl	800c1e4 <__errno>
 800c3ee:	2321      	movs	r3, #33	; 0x21
 800c3f0:	6003      	str	r3, [r0, #0]
 800c3f2:	ecbd 8b02 	vpop	{d8}
 800c3f6:	ec47 6b10 	vmov	d0, r6, r7
 800c3fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c3fc:	2200      	movs	r2, #0
 800c3fe:	2300      	movs	r3, #0
 800c400:	4630      	mov	r0, r6
 800c402:	4639      	mov	r1, r7
 800c404:	f7f4 fb0c 	bl	8000a20 <__aeabi_dcmpeq>
 800c408:	2800      	cmp	r0, #0
 800c40a:	d0f2      	beq.n	800c3f2 <pow+0xa2>
 800c40c:	eeb0 0a48 	vmov.f32	s0, s16
 800c410:	eef0 0a68 	vmov.f32	s1, s17
 800c414:	f000 fe51 	bl	800d0ba <finite>
 800c418:	2800      	cmp	r0, #0
 800c41a:	d0ea      	beq.n	800c3f2 <pow+0xa2>
 800c41c:	ec45 4b10 	vmov	d0, r4, r5
 800c420:	f000 fe4b 	bl	800d0ba <finite>
 800c424:	e7c3      	b.n	800c3ae <pow+0x5e>
 800c426:	4f01      	ldr	r7, [pc, #4]	; (800c42c <pow+0xdc>)
 800c428:	2600      	movs	r6, #0
 800c42a:	e7e2      	b.n	800c3f2 <pow+0xa2>
 800c42c:	3ff00000 	.word	0x3ff00000

0800c430 <sqrt>:
 800c430:	b538      	push	{r3, r4, r5, lr}
 800c432:	ed2d 8b02 	vpush	{d8}
 800c436:	ec55 4b10 	vmov	r4, r5, d0
 800c43a:	f000 fd53 	bl	800cee4 <__ieee754_sqrt>
 800c43e:	4622      	mov	r2, r4
 800c440:	462b      	mov	r3, r5
 800c442:	4620      	mov	r0, r4
 800c444:	4629      	mov	r1, r5
 800c446:	eeb0 8a40 	vmov.f32	s16, s0
 800c44a:	eef0 8a60 	vmov.f32	s17, s1
 800c44e:	f7f4 fb19 	bl	8000a84 <__aeabi_dcmpun>
 800c452:	b990      	cbnz	r0, 800c47a <sqrt+0x4a>
 800c454:	2200      	movs	r2, #0
 800c456:	2300      	movs	r3, #0
 800c458:	4620      	mov	r0, r4
 800c45a:	4629      	mov	r1, r5
 800c45c:	f7f4 faea 	bl	8000a34 <__aeabi_dcmplt>
 800c460:	b158      	cbz	r0, 800c47a <sqrt+0x4a>
 800c462:	f7ff febf 	bl	800c1e4 <__errno>
 800c466:	2321      	movs	r3, #33	; 0x21
 800c468:	6003      	str	r3, [r0, #0]
 800c46a:	2200      	movs	r2, #0
 800c46c:	2300      	movs	r3, #0
 800c46e:	4610      	mov	r0, r2
 800c470:	4619      	mov	r1, r3
 800c472:	f7f4 f997 	bl	80007a4 <__aeabi_ddiv>
 800c476:	ec41 0b18 	vmov	d8, r0, r1
 800c47a:	eeb0 0a48 	vmov.f32	s0, s16
 800c47e:	eef0 0a68 	vmov.f32	s1, s17
 800c482:	ecbd 8b02 	vpop	{d8}
 800c486:	bd38      	pop	{r3, r4, r5, pc}

0800c488 <__ieee754_pow>:
 800c488:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c48c:	ed2d 8b06 	vpush	{d8-d10}
 800c490:	b089      	sub	sp, #36	; 0x24
 800c492:	ed8d 1b00 	vstr	d1, [sp]
 800c496:	e9dd 2900 	ldrd	r2, r9, [sp]
 800c49a:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 800c49e:	ea58 0102 	orrs.w	r1, r8, r2
 800c4a2:	ec57 6b10 	vmov	r6, r7, d0
 800c4a6:	d115      	bne.n	800c4d4 <__ieee754_pow+0x4c>
 800c4a8:	19b3      	adds	r3, r6, r6
 800c4aa:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 800c4ae:	4152      	adcs	r2, r2
 800c4b0:	4299      	cmp	r1, r3
 800c4b2:	4b89      	ldr	r3, [pc, #548]	; (800c6d8 <__ieee754_pow+0x250>)
 800c4b4:	4193      	sbcs	r3, r2
 800c4b6:	f080 84d2 	bcs.w	800ce5e <__ieee754_pow+0x9d6>
 800c4ba:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c4be:	4630      	mov	r0, r6
 800c4c0:	4639      	mov	r1, r7
 800c4c2:	f7f3 fe8f 	bl	80001e4 <__adddf3>
 800c4c6:	ec41 0b10 	vmov	d0, r0, r1
 800c4ca:	b009      	add	sp, #36	; 0x24
 800c4cc:	ecbd 8b06 	vpop	{d8-d10}
 800c4d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c4d4:	4b81      	ldr	r3, [pc, #516]	; (800c6dc <__ieee754_pow+0x254>)
 800c4d6:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 800c4da:	429c      	cmp	r4, r3
 800c4dc:	ee10 aa10 	vmov	sl, s0
 800c4e0:	463d      	mov	r5, r7
 800c4e2:	dc06      	bgt.n	800c4f2 <__ieee754_pow+0x6a>
 800c4e4:	d101      	bne.n	800c4ea <__ieee754_pow+0x62>
 800c4e6:	2e00      	cmp	r6, #0
 800c4e8:	d1e7      	bne.n	800c4ba <__ieee754_pow+0x32>
 800c4ea:	4598      	cmp	r8, r3
 800c4ec:	dc01      	bgt.n	800c4f2 <__ieee754_pow+0x6a>
 800c4ee:	d10f      	bne.n	800c510 <__ieee754_pow+0x88>
 800c4f0:	b172      	cbz	r2, 800c510 <__ieee754_pow+0x88>
 800c4f2:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 800c4f6:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 800c4fa:	ea55 050a 	orrs.w	r5, r5, sl
 800c4fe:	d1dc      	bne.n	800c4ba <__ieee754_pow+0x32>
 800c500:	e9dd 3200 	ldrd	r3, r2, [sp]
 800c504:	18db      	adds	r3, r3, r3
 800c506:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 800c50a:	4152      	adcs	r2, r2
 800c50c:	429d      	cmp	r5, r3
 800c50e:	e7d0      	b.n	800c4b2 <__ieee754_pow+0x2a>
 800c510:	2d00      	cmp	r5, #0
 800c512:	da3b      	bge.n	800c58c <__ieee754_pow+0x104>
 800c514:	4b72      	ldr	r3, [pc, #456]	; (800c6e0 <__ieee754_pow+0x258>)
 800c516:	4598      	cmp	r8, r3
 800c518:	dc51      	bgt.n	800c5be <__ieee754_pow+0x136>
 800c51a:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 800c51e:	4598      	cmp	r8, r3
 800c520:	f340 84ac 	ble.w	800ce7c <__ieee754_pow+0x9f4>
 800c524:	ea4f 5328 	mov.w	r3, r8, asr #20
 800c528:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800c52c:	2b14      	cmp	r3, #20
 800c52e:	dd0f      	ble.n	800c550 <__ieee754_pow+0xc8>
 800c530:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 800c534:	fa22 f103 	lsr.w	r1, r2, r3
 800c538:	fa01 f303 	lsl.w	r3, r1, r3
 800c53c:	4293      	cmp	r3, r2
 800c53e:	f040 849d 	bne.w	800ce7c <__ieee754_pow+0x9f4>
 800c542:	f001 0101 	and.w	r1, r1, #1
 800c546:	f1c1 0302 	rsb	r3, r1, #2
 800c54a:	9304      	str	r3, [sp, #16]
 800c54c:	b182      	cbz	r2, 800c570 <__ieee754_pow+0xe8>
 800c54e:	e05f      	b.n	800c610 <__ieee754_pow+0x188>
 800c550:	2a00      	cmp	r2, #0
 800c552:	d15b      	bne.n	800c60c <__ieee754_pow+0x184>
 800c554:	f1c3 0314 	rsb	r3, r3, #20
 800c558:	fa48 f103 	asr.w	r1, r8, r3
 800c55c:	fa01 f303 	lsl.w	r3, r1, r3
 800c560:	4543      	cmp	r3, r8
 800c562:	f040 8488 	bne.w	800ce76 <__ieee754_pow+0x9ee>
 800c566:	f001 0101 	and.w	r1, r1, #1
 800c56a:	f1c1 0302 	rsb	r3, r1, #2
 800c56e:	9304      	str	r3, [sp, #16]
 800c570:	4b5c      	ldr	r3, [pc, #368]	; (800c6e4 <__ieee754_pow+0x25c>)
 800c572:	4598      	cmp	r8, r3
 800c574:	d132      	bne.n	800c5dc <__ieee754_pow+0x154>
 800c576:	f1b9 0f00 	cmp.w	r9, #0
 800c57a:	f280 8478 	bge.w	800ce6e <__ieee754_pow+0x9e6>
 800c57e:	4959      	ldr	r1, [pc, #356]	; (800c6e4 <__ieee754_pow+0x25c>)
 800c580:	4632      	mov	r2, r6
 800c582:	463b      	mov	r3, r7
 800c584:	2000      	movs	r0, #0
 800c586:	f7f4 f90d 	bl	80007a4 <__aeabi_ddiv>
 800c58a:	e79c      	b.n	800c4c6 <__ieee754_pow+0x3e>
 800c58c:	2300      	movs	r3, #0
 800c58e:	9304      	str	r3, [sp, #16]
 800c590:	2a00      	cmp	r2, #0
 800c592:	d13d      	bne.n	800c610 <__ieee754_pow+0x188>
 800c594:	4b51      	ldr	r3, [pc, #324]	; (800c6dc <__ieee754_pow+0x254>)
 800c596:	4598      	cmp	r8, r3
 800c598:	d1ea      	bne.n	800c570 <__ieee754_pow+0xe8>
 800c59a:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800c59e:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800c5a2:	ea53 030a 	orrs.w	r3, r3, sl
 800c5a6:	f000 845a 	beq.w	800ce5e <__ieee754_pow+0x9d6>
 800c5aa:	4b4f      	ldr	r3, [pc, #316]	; (800c6e8 <__ieee754_pow+0x260>)
 800c5ac:	429c      	cmp	r4, r3
 800c5ae:	dd08      	ble.n	800c5c2 <__ieee754_pow+0x13a>
 800c5b0:	f1b9 0f00 	cmp.w	r9, #0
 800c5b4:	f2c0 8457 	blt.w	800ce66 <__ieee754_pow+0x9de>
 800c5b8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c5bc:	e783      	b.n	800c4c6 <__ieee754_pow+0x3e>
 800c5be:	2302      	movs	r3, #2
 800c5c0:	e7e5      	b.n	800c58e <__ieee754_pow+0x106>
 800c5c2:	f1b9 0f00 	cmp.w	r9, #0
 800c5c6:	f04f 0000 	mov.w	r0, #0
 800c5ca:	f04f 0100 	mov.w	r1, #0
 800c5ce:	f6bf af7a 	bge.w	800c4c6 <__ieee754_pow+0x3e>
 800c5d2:	e9dd 0300 	ldrd	r0, r3, [sp]
 800c5d6:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800c5da:	e774      	b.n	800c4c6 <__ieee754_pow+0x3e>
 800c5dc:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 800c5e0:	d106      	bne.n	800c5f0 <__ieee754_pow+0x168>
 800c5e2:	4632      	mov	r2, r6
 800c5e4:	463b      	mov	r3, r7
 800c5e6:	4630      	mov	r0, r6
 800c5e8:	4639      	mov	r1, r7
 800c5ea:	f7f3 ffb1 	bl	8000550 <__aeabi_dmul>
 800c5ee:	e76a      	b.n	800c4c6 <__ieee754_pow+0x3e>
 800c5f0:	4b3e      	ldr	r3, [pc, #248]	; (800c6ec <__ieee754_pow+0x264>)
 800c5f2:	4599      	cmp	r9, r3
 800c5f4:	d10c      	bne.n	800c610 <__ieee754_pow+0x188>
 800c5f6:	2d00      	cmp	r5, #0
 800c5f8:	db0a      	blt.n	800c610 <__ieee754_pow+0x188>
 800c5fa:	ec47 6b10 	vmov	d0, r6, r7
 800c5fe:	b009      	add	sp, #36	; 0x24
 800c600:	ecbd 8b06 	vpop	{d8-d10}
 800c604:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c608:	f000 bc6c 	b.w	800cee4 <__ieee754_sqrt>
 800c60c:	2300      	movs	r3, #0
 800c60e:	9304      	str	r3, [sp, #16]
 800c610:	ec47 6b10 	vmov	d0, r6, r7
 800c614:	f000 fd48 	bl	800d0a8 <fabs>
 800c618:	ec51 0b10 	vmov	r0, r1, d0
 800c61c:	f1ba 0f00 	cmp.w	sl, #0
 800c620:	d129      	bne.n	800c676 <__ieee754_pow+0x1ee>
 800c622:	b124      	cbz	r4, 800c62e <__ieee754_pow+0x1a6>
 800c624:	4b2f      	ldr	r3, [pc, #188]	; (800c6e4 <__ieee754_pow+0x25c>)
 800c626:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 800c62a:	429a      	cmp	r2, r3
 800c62c:	d123      	bne.n	800c676 <__ieee754_pow+0x1ee>
 800c62e:	f1b9 0f00 	cmp.w	r9, #0
 800c632:	da05      	bge.n	800c640 <__ieee754_pow+0x1b8>
 800c634:	4602      	mov	r2, r0
 800c636:	460b      	mov	r3, r1
 800c638:	2000      	movs	r0, #0
 800c63a:	492a      	ldr	r1, [pc, #168]	; (800c6e4 <__ieee754_pow+0x25c>)
 800c63c:	f7f4 f8b2 	bl	80007a4 <__aeabi_ddiv>
 800c640:	2d00      	cmp	r5, #0
 800c642:	f6bf af40 	bge.w	800c4c6 <__ieee754_pow+0x3e>
 800c646:	9b04      	ldr	r3, [sp, #16]
 800c648:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800c64c:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800c650:	4323      	orrs	r3, r4
 800c652:	d108      	bne.n	800c666 <__ieee754_pow+0x1de>
 800c654:	4602      	mov	r2, r0
 800c656:	460b      	mov	r3, r1
 800c658:	4610      	mov	r0, r2
 800c65a:	4619      	mov	r1, r3
 800c65c:	f7f3 fdc0 	bl	80001e0 <__aeabi_dsub>
 800c660:	4602      	mov	r2, r0
 800c662:	460b      	mov	r3, r1
 800c664:	e78f      	b.n	800c586 <__ieee754_pow+0xfe>
 800c666:	9b04      	ldr	r3, [sp, #16]
 800c668:	2b01      	cmp	r3, #1
 800c66a:	f47f af2c 	bne.w	800c4c6 <__ieee754_pow+0x3e>
 800c66e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c672:	4619      	mov	r1, r3
 800c674:	e727      	b.n	800c4c6 <__ieee754_pow+0x3e>
 800c676:	0feb      	lsrs	r3, r5, #31
 800c678:	3b01      	subs	r3, #1
 800c67a:	9306      	str	r3, [sp, #24]
 800c67c:	9a06      	ldr	r2, [sp, #24]
 800c67e:	9b04      	ldr	r3, [sp, #16]
 800c680:	4313      	orrs	r3, r2
 800c682:	d102      	bne.n	800c68a <__ieee754_pow+0x202>
 800c684:	4632      	mov	r2, r6
 800c686:	463b      	mov	r3, r7
 800c688:	e7e6      	b.n	800c658 <__ieee754_pow+0x1d0>
 800c68a:	4b19      	ldr	r3, [pc, #100]	; (800c6f0 <__ieee754_pow+0x268>)
 800c68c:	4598      	cmp	r8, r3
 800c68e:	f340 80fb 	ble.w	800c888 <__ieee754_pow+0x400>
 800c692:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 800c696:	4598      	cmp	r8, r3
 800c698:	4b13      	ldr	r3, [pc, #76]	; (800c6e8 <__ieee754_pow+0x260>)
 800c69a:	dd0c      	ble.n	800c6b6 <__ieee754_pow+0x22e>
 800c69c:	429c      	cmp	r4, r3
 800c69e:	dc0f      	bgt.n	800c6c0 <__ieee754_pow+0x238>
 800c6a0:	f1b9 0f00 	cmp.w	r9, #0
 800c6a4:	da0f      	bge.n	800c6c6 <__ieee754_pow+0x23e>
 800c6a6:	2000      	movs	r0, #0
 800c6a8:	b009      	add	sp, #36	; 0x24
 800c6aa:	ecbd 8b06 	vpop	{d8-d10}
 800c6ae:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c6b2:	f000 bcf0 	b.w	800d096 <__math_oflow>
 800c6b6:	429c      	cmp	r4, r3
 800c6b8:	dbf2      	blt.n	800c6a0 <__ieee754_pow+0x218>
 800c6ba:	4b0a      	ldr	r3, [pc, #40]	; (800c6e4 <__ieee754_pow+0x25c>)
 800c6bc:	429c      	cmp	r4, r3
 800c6be:	dd19      	ble.n	800c6f4 <__ieee754_pow+0x26c>
 800c6c0:	f1b9 0f00 	cmp.w	r9, #0
 800c6c4:	dcef      	bgt.n	800c6a6 <__ieee754_pow+0x21e>
 800c6c6:	2000      	movs	r0, #0
 800c6c8:	b009      	add	sp, #36	; 0x24
 800c6ca:	ecbd 8b06 	vpop	{d8-d10}
 800c6ce:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c6d2:	f000 bcd7 	b.w	800d084 <__math_uflow>
 800c6d6:	bf00      	nop
 800c6d8:	fff00000 	.word	0xfff00000
 800c6dc:	7ff00000 	.word	0x7ff00000
 800c6e0:	433fffff 	.word	0x433fffff
 800c6e4:	3ff00000 	.word	0x3ff00000
 800c6e8:	3fefffff 	.word	0x3fefffff
 800c6ec:	3fe00000 	.word	0x3fe00000
 800c6f0:	41e00000 	.word	0x41e00000
 800c6f4:	4b60      	ldr	r3, [pc, #384]	; (800c878 <__ieee754_pow+0x3f0>)
 800c6f6:	2200      	movs	r2, #0
 800c6f8:	f7f3 fd72 	bl	80001e0 <__aeabi_dsub>
 800c6fc:	a354      	add	r3, pc, #336	; (adr r3, 800c850 <__ieee754_pow+0x3c8>)
 800c6fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c702:	4604      	mov	r4, r0
 800c704:	460d      	mov	r5, r1
 800c706:	f7f3 ff23 	bl	8000550 <__aeabi_dmul>
 800c70a:	a353      	add	r3, pc, #332	; (adr r3, 800c858 <__ieee754_pow+0x3d0>)
 800c70c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c710:	4606      	mov	r6, r0
 800c712:	460f      	mov	r7, r1
 800c714:	4620      	mov	r0, r4
 800c716:	4629      	mov	r1, r5
 800c718:	f7f3 ff1a 	bl	8000550 <__aeabi_dmul>
 800c71c:	4b57      	ldr	r3, [pc, #348]	; (800c87c <__ieee754_pow+0x3f4>)
 800c71e:	4682      	mov	sl, r0
 800c720:	468b      	mov	fp, r1
 800c722:	2200      	movs	r2, #0
 800c724:	4620      	mov	r0, r4
 800c726:	4629      	mov	r1, r5
 800c728:	f7f3 ff12 	bl	8000550 <__aeabi_dmul>
 800c72c:	4602      	mov	r2, r0
 800c72e:	460b      	mov	r3, r1
 800c730:	a14b      	add	r1, pc, #300	; (adr r1, 800c860 <__ieee754_pow+0x3d8>)
 800c732:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c736:	f7f3 fd53 	bl	80001e0 <__aeabi_dsub>
 800c73a:	4622      	mov	r2, r4
 800c73c:	462b      	mov	r3, r5
 800c73e:	f7f3 ff07 	bl	8000550 <__aeabi_dmul>
 800c742:	4602      	mov	r2, r0
 800c744:	460b      	mov	r3, r1
 800c746:	2000      	movs	r0, #0
 800c748:	494d      	ldr	r1, [pc, #308]	; (800c880 <__ieee754_pow+0x3f8>)
 800c74a:	f7f3 fd49 	bl	80001e0 <__aeabi_dsub>
 800c74e:	4622      	mov	r2, r4
 800c750:	4680      	mov	r8, r0
 800c752:	4689      	mov	r9, r1
 800c754:	462b      	mov	r3, r5
 800c756:	4620      	mov	r0, r4
 800c758:	4629      	mov	r1, r5
 800c75a:	f7f3 fef9 	bl	8000550 <__aeabi_dmul>
 800c75e:	4602      	mov	r2, r0
 800c760:	460b      	mov	r3, r1
 800c762:	4640      	mov	r0, r8
 800c764:	4649      	mov	r1, r9
 800c766:	f7f3 fef3 	bl	8000550 <__aeabi_dmul>
 800c76a:	a33f      	add	r3, pc, #252	; (adr r3, 800c868 <__ieee754_pow+0x3e0>)
 800c76c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c770:	f7f3 feee 	bl	8000550 <__aeabi_dmul>
 800c774:	4602      	mov	r2, r0
 800c776:	460b      	mov	r3, r1
 800c778:	4650      	mov	r0, sl
 800c77a:	4659      	mov	r1, fp
 800c77c:	f7f3 fd30 	bl	80001e0 <__aeabi_dsub>
 800c780:	4602      	mov	r2, r0
 800c782:	460b      	mov	r3, r1
 800c784:	4680      	mov	r8, r0
 800c786:	4689      	mov	r9, r1
 800c788:	4630      	mov	r0, r6
 800c78a:	4639      	mov	r1, r7
 800c78c:	f7f3 fd2a 	bl	80001e4 <__adddf3>
 800c790:	2000      	movs	r0, #0
 800c792:	4632      	mov	r2, r6
 800c794:	463b      	mov	r3, r7
 800c796:	4604      	mov	r4, r0
 800c798:	460d      	mov	r5, r1
 800c79a:	f7f3 fd21 	bl	80001e0 <__aeabi_dsub>
 800c79e:	4602      	mov	r2, r0
 800c7a0:	460b      	mov	r3, r1
 800c7a2:	4640      	mov	r0, r8
 800c7a4:	4649      	mov	r1, r9
 800c7a6:	f7f3 fd1b 	bl	80001e0 <__aeabi_dsub>
 800c7aa:	9b04      	ldr	r3, [sp, #16]
 800c7ac:	9a06      	ldr	r2, [sp, #24]
 800c7ae:	3b01      	subs	r3, #1
 800c7b0:	4313      	orrs	r3, r2
 800c7b2:	4682      	mov	sl, r0
 800c7b4:	468b      	mov	fp, r1
 800c7b6:	f040 81e7 	bne.w	800cb88 <__ieee754_pow+0x700>
 800c7ba:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 800c870 <__ieee754_pow+0x3e8>
 800c7be:	eeb0 8a47 	vmov.f32	s16, s14
 800c7c2:	eef0 8a67 	vmov.f32	s17, s15
 800c7c6:	e9dd 6700 	ldrd	r6, r7, [sp]
 800c7ca:	2600      	movs	r6, #0
 800c7cc:	4632      	mov	r2, r6
 800c7ce:	463b      	mov	r3, r7
 800c7d0:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c7d4:	f7f3 fd04 	bl	80001e0 <__aeabi_dsub>
 800c7d8:	4622      	mov	r2, r4
 800c7da:	462b      	mov	r3, r5
 800c7dc:	f7f3 feb8 	bl	8000550 <__aeabi_dmul>
 800c7e0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c7e4:	4680      	mov	r8, r0
 800c7e6:	4689      	mov	r9, r1
 800c7e8:	4650      	mov	r0, sl
 800c7ea:	4659      	mov	r1, fp
 800c7ec:	f7f3 feb0 	bl	8000550 <__aeabi_dmul>
 800c7f0:	4602      	mov	r2, r0
 800c7f2:	460b      	mov	r3, r1
 800c7f4:	4640      	mov	r0, r8
 800c7f6:	4649      	mov	r1, r9
 800c7f8:	f7f3 fcf4 	bl	80001e4 <__adddf3>
 800c7fc:	4632      	mov	r2, r6
 800c7fe:	463b      	mov	r3, r7
 800c800:	4680      	mov	r8, r0
 800c802:	4689      	mov	r9, r1
 800c804:	4620      	mov	r0, r4
 800c806:	4629      	mov	r1, r5
 800c808:	f7f3 fea2 	bl	8000550 <__aeabi_dmul>
 800c80c:	460b      	mov	r3, r1
 800c80e:	4604      	mov	r4, r0
 800c810:	460d      	mov	r5, r1
 800c812:	4602      	mov	r2, r0
 800c814:	4649      	mov	r1, r9
 800c816:	4640      	mov	r0, r8
 800c818:	f7f3 fce4 	bl	80001e4 <__adddf3>
 800c81c:	4b19      	ldr	r3, [pc, #100]	; (800c884 <__ieee754_pow+0x3fc>)
 800c81e:	4299      	cmp	r1, r3
 800c820:	ec45 4b19 	vmov	d9, r4, r5
 800c824:	4606      	mov	r6, r0
 800c826:	460f      	mov	r7, r1
 800c828:	468b      	mov	fp, r1
 800c82a:	f340 82f1 	ble.w	800ce10 <__ieee754_pow+0x988>
 800c82e:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800c832:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800c836:	4303      	orrs	r3, r0
 800c838:	f000 81e4 	beq.w	800cc04 <__ieee754_pow+0x77c>
 800c83c:	ec51 0b18 	vmov	r0, r1, d8
 800c840:	2200      	movs	r2, #0
 800c842:	2300      	movs	r3, #0
 800c844:	f7f4 f8f6 	bl	8000a34 <__aeabi_dcmplt>
 800c848:	3800      	subs	r0, #0
 800c84a:	bf18      	it	ne
 800c84c:	2001      	movne	r0, #1
 800c84e:	e72b      	b.n	800c6a8 <__ieee754_pow+0x220>
 800c850:	60000000 	.word	0x60000000
 800c854:	3ff71547 	.word	0x3ff71547
 800c858:	f85ddf44 	.word	0xf85ddf44
 800c85c:	3e54ae0b 	.word	0x3e54ae0b
 800c860:	55555555 	.word	0x55555555
 800c864:	3fd55555 	.word	0x3fd55555
 800c868:	652b82fe 	.word	0x652b82fe
 800c86c:	3ff71547 	.word	0x3ff71547
 800c870:	00000000 	.word	0x00000000
 800c874:	bff00000 	.word	0xbff00000
 800c878:	3ff00000 	.word	0x3ff00000
 800c87c:	3fd00000 	.word	0x3fd00000
 800c880:	3fe00000 	.word	0x3fe00000
 800c884:	408fffff 	.word	0x408fffff
 800c888:	4bd5      	ldr	r3, [pc, #852]	; (800cbe0 <__ieee754_pow+0x758>)
 800c88a:	402b      	ands	r3, r5
 800c88c:	2200      	movs	r2, #0
 800c88e:	b92b      	cbnz	r3, 800c89c <__ieee754_pow+0x414>
 800c890:	4bd4      	ldr	r3, [pc, #848]	; (800cbe4 <__ieee754_pow+0x75c>)
 800c892:	f7f3 fe5d 	bl	8000550 <__aeabi_dmul>
 800c896:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800c89a:	460c      	mov	r4, r1
 800c89c:	1523      	asrs	r3, r4, #20
 800c89e:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800c8a2:	4413      	add	r3, r2
 800c8a4:	9305      	str	r3, [sp, #20]
 800c8a6:	4bd0      	ldr	r3, [pc, #832]	; (800cbe8 <__ieee754_pow+0x760>)
 800c8a8:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800c8ac:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800c8b0:	429c      	cmp	r4, r3
 800c8b2:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800c8b6:	dd08      	ble.n	800c8ca <__ieee754_pow+0x442>
 800c8b8:	4bcc      	ldr	r3, [pc, #816]	; (800cbec <__ieee754_pow+0x764>)
 800c8ba:	429c      	cmp	r4, r3
 800c8bc:	f340 8162 	ble.w	800cb84 <__ieee754_pow+0x6fc>
 800c8c0:	9b05      	ldr	r3, [sp, #20]
 800c8c2:	3301      	adds	r3, #1
 800c8c4:	9305      	str	r3, [sp, #20]
 800c8c6:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800c8ca:	2400      	movs	r4, #0
 800c8cc:	00e3      	lsls	r3, r4, #3
 800c8ce:	9307      	str	r3, [sp, #28]
 800c8d0:	4bc7      	ldr	r3, [pc, #796]	; (800cbf0 <__ieee754_pow+0x768>)
 800c8d2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800c8d6:	ed93 7b00 	vldr	d7, [r3]
 800c8da:	4629      	mov	r1, r5
 800c8dc:	ec53 2b17 	vmov	r2, r3, d7
 800c8e0:	eeb0 9a47 	vmov.f32	s18, s14
 800c8e4:	eef0 9a67 	vmov.f32	s19, s15
 800c8e8:	4682      	mov	sl, r0
 800c8ea:	f7f3 fc79 	bl	80001e0 <__aeabi_dsub>
 800c8ee:	4652      	mov	r2, sl
 800c8f0:	4606      	mov	r6, r0
 800c8f2:	460f      	mov	r7, r1
 800c8f4:	462b      	mov	r3, r5
 800c8f6:	ec51 0b19 	vmov	r0, r1, d9
 800c8fa:	f7f3 fc73 	bl	80001e4 <__adddf3>
 800c8fe:	4602      	mov	r2, r0
 800c900:	460b      	mov	r3, r1
 800c902:	2000      	movs	r0, #0
 800c904:	49bb      	ldr	r1, [pc, #748]	; (800cbf4 <__ieee754_pow+0x76c>)
 800c906:	f7f3 ff4d 	bl	80007a4 <__aeabi_ddiv>
 800c90a:	ec41 0b1a 	vmov	d10, r0, r1
 800c90e:	4602      	mov	r2, r0
 800c910:	460b      	mov	r3, r1
 800c912:	4630      	mov	r0, r6
 800c914:	4639      	mov	r1, r7
 800c916:	f7f3 fe1b 	bl	8000550 <__aeabi_dmul>
 800c91a:	2300      	movs	r3, #0
 800c91c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c920:	9302      	str	r3, [sp, #8]
 800c922:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800c926:	46ab      	mov	fp, r5
 800c928:	106d      	asrs	r5, r5, #1
 800c92a:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800c92e:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800c932:	ec41 0b18 	vmov	d8, r0, r1
 800c936:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 800c93a:	2200      	movs	r2, #0
 800c93c:	4640      	mov	r0, r8
 800c93e:	4649      	mov	r1, r9
 800c940:	4614      	mov	r4, r2
 800c942:	461d      	mov	r5, r3
 800c944:	f7f3 fe04 	bl	8000550 <__aeabi_dmul>
 800c948:	4602      	mov	r2, r0
 800c94a:	460b      	mov	r3, r1
 800c94c:	4630      	mov	r0, r6
 800c94e:	4639      	mov	r1, r7
 800c950:	f7f3 fc46 	bl	80001e0 <__aeabi_dsub>
 800c954:	ec53 2b19 	vmov	r2, r3, d9
 800c958:	4606      	mov	r6, r0
 800c95a:	460f      	mov	r7, r1
 800c95c:	4620      	mov	r0, r4
 800c95e:	4629      	mov	r1, r5
 800c960:	f7f3 fc3e 	bl	80001e0 <__aeabi_dsub>
 800c964:	4602      	mov	r2, r0
 800c966:	460b      	mov	r3, r1
 800c968:	4650      	mov	r0, sl
 800c96a:	4659      	mov	r1, fp
 800c96c:	f7f3 fc38 	bl	80001e0 <__aeabi_dsub>
 800c970:	4642      	mov	r2, r8
 800c972:	464b      	mov	r3, r9
 800c974:	f7f3 fdec 	bl	8000550 <__aeabi_dmul>
 800c978:	4602      	mov	r2, r0
 800c97a:	460b      	mov	r3, r1
 800c97c:	4630      	mov	r0, r6
 800c97e:	4639      	mov	r1, r7
 800c980:	f7f3 fc2e 	bl	80001e0 <__aeabi_dsub>
 800c984:	ec53 2b1a 	vmov	r2, r3, d10
 800c988:	f7f3 fde2 	bl	8000550 <__aeabi_dmul>
 800c98c:	ec53 2b18 	vmov	r2, r3, d8
 800c990:	ec41 0b19 	vmov	d9, r0, r1
 800c994:	ec51 0b18 	vmov	r0, r1, d8
 800c998:	f7f3 fdda 	bl	8000550 <__aeabi_dmul>
 800c99c:	a37c      	add	r3, pc, #496	; (adr r3, 800cb90 <__ieee754_pow+0x708>)
 800c99e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9a2:	4604      	mov	r4, r0
 800c9a4:	460d      	mov	r5, r1
 800c9a6:	f7f3 fdd3 	bl	8000550 <__aeabi_dmul>
 800c9aa:	a37b      	add	r3, pc, #492	; (adr r3, 800cb98 <__ieee754_pow+0x710>)
 800c9ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9b0:	f7f3 fc18 	bl	80001e4 <__adddf3>
 800c9b4:	4622      	mov	r2, r4
 800c9b6:	462b      	mov	r3, r5
 800c9b8:	f7f3 fdca 	bl	8000550 <__aeabi_dmul>
 800c9bc:	a378      	add	r3, pc, #480	; (adr r3, 800cba0 <__ieee754_pow+0x718>)
 800c9be:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9c2:	f7f3 fc0f 	bl	80001e4 <__adddf3>
 800c9c6:	4622      	mov	r2, r4
 800c9c8:	462b      	mov	r3, r5
 800c9ca:	f7f3 fdc1 	bl	8000550 <__aeabi_dmul>
 800c9ce:	a376      	add	r3, pc, #472	; (adr r3, 800cba8 <__ieee754_pow+0x720>)
 800c9d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9d4:	f7f3 fc06 	bl	80001e4 <__adddf3>
 800c9d8:	4622      	mov	r2, r4
 800c9da:	462b      	mov	r3, r5
 800c9dc:	f7f3 fdb8 	bl	8000550 <__aeabi_dmul>
 800c9e0:	a373      	add	r3, pc, #460	; (adr r3, 800cbb0 <__ieee754_pow+0x728>)
 800c9e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9e6:	f7f3 fbfd 	bl	80001e4 <__adddf3>
 800c9ea:	4622      	mov	r2, r4
 800c9ec:	462b      	mov	r3, r5
 800c9ee:	f7f3 fdaf 	bl	8000550 <__aeabi_dmul>
 800c9f2:	a371      	add	r3, pc, #452	; (adr r3, 800cbb8 <__ieee754_pow+0x730>)
 800c9f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9f8:	f7f3 fbf4 	bl	80001e4 <__adddf3>
 800c9fc:	4622      	mov	r2, r4
 800c9fe:	4606      	mov	r6, r0
 800ca00:	460f      	mov	r7, r1
 800ca02:	462b      	mov	r3, r5
 800ca04:	4620      	mov	r0, r4
 800ca06:	4629      	mov	r1, r5
 800ca08:	f7f3 fda2 	bl	8000550 <__aeabi_dmul>
 800ca0c:	4602      	mov	r2, r0
 800ca0e:	460b      	mov	r3, r1
 800ca10:	4630      	mov	r0, r6
 800ca12:	4639      	mov	r1, r7
 800ca14:	f7f3 fd9c 	bl	8000550 <__aeabi_dmul>
 800ca18:	4642      	mov	r2, r8
 800ca1a:	4604      	mov	r4, r0
 800ca1c:	460d      	mov	r5, r1
 800ca1e:	464b      	mov	r3, r9
 800ca20:	ec51 0b18 	vmov	r0, r1, d8
 800ca24:	f7f3 fbde 	bl	80001e4 <__adddf3>
 800ca28:	ec53 2b19 	vmov	r2, r3, d9
 800ca2c:	f7f3 fd90 	bl	8000550 <__aeabi_dmul>
 800ca30:	4622      	mov	r2, r4
 800ca32:	462b      	mov	r3, r5
 800ca34:	f7f3 fbd6 	bl	80001e4 <__adddf3>
 800ca38:	4642      	mov	r2, r8
 800ca3a:	4682      	mov	sl, r0
 800ca3c:	468b      	mov	fp, r1
 800ca3e:	464b      	mov	r3, r9
 800ca40:	4640      	mov	r0, r8
 800ca42:	4649      	mov	r1, r9
 800ca44:	f7f3 fd84 	bl	8000550 <__aeabi_dmul>
 800ca48:	4b6b      	ldr	r3, [pc, #428]	; (800cbf8 <__ieee754_pow+0x770>)
 800ca4a:	2200      	movs	r2, #0
 800ca4c:	4606      	mov	r6, r0
 800ca4e:	460f      	mov	r7, r1
 800ca50:	f7f3 fbc8 	bl	80001e4 <__adddf3>
 800ca54:	4652      	mov	r2, sl
 800ca56:	465b      	mov	r3, fp
 800ca58:	f7f3 fbc4 	bl	80001e4 <__adddf3>
 800ca5c:	2000      	movs	r0, #0
 800ca5e:	4604      	mov	r4, r0
 800ca60:	460d      	mov	r5, r1
 800ca62:	4602      	mov	r2, r0
 800ca64:	460b      	mov	r3, r1
 800ca66:	4640      	mov	r0, r8
 800ca68:	4649      	mov	r1, r9
 800ca6a:	f7f3 fd71 	bl	8000550 <__aeabi_dmul>
 800ca6e:	4b62      	ldr	r3, [pc, #392]	; (800cbf8 <__ieee754_pow+0x770>)
 800ca70:	4680      	mov	r8, r0
 800ca72:	4689      	mov	r9, r1
 800ca74:	2200      	movs	r2, #0
 800ca76:	4620      	mov	r0, r4
 800ca78:	4629      	mov	r1, r5
 800ca7a:	f7f3 fbb1 	bl	80001e0 <__aeabi_dsub>
 800ca7e:	4632      	mov	r2, r6
 800ca80:	463b      	mov	r3, r7
 800ca82:	f7f3 fbad 	bl	80001e0 <__aeabi_dsub>
 800ca86:	4602      	mov	r2, r0
 800ca88:	460b      	mov	r3, r1
 800ca8a:	4650      	mov	r0, sl
 800ca8c:	4659      	mov	r1, fp
 800ca8e:	f7f3 fba7 	bl	80001e0 <__aeabi_dsub>
 800ca92:	ec53 2b18 	vmov	r2, r3, d8
 800ca96:	f7f3 fd5b 	bl	8000550 <__aeabi_dmul>
 800ca9a:	4622      	mov	r2, r4
 800ca9c:	4606      	mov	r6, r0
 800ca9e:	460f      	mov	r7, r1
 800caa0:	462b      	mov	r3, r5
 800caa2:	ec51 0b19 	vmov	r0, r1, d9
 800caa6:	f7f3 fd53 	bl	8000550 <__aeabi_dmul>
 800caaa:	4602      	mov	r2, r0
 800caac:	460b      	mov	r3, r1
 800caae:	4630      	mov	r0, r6
 800cab0:	4639      	mov	r1, r7
 800cab2:	f7f3 fb97 	bl	80001e4 <__adddf3>
 800cab6:	4606      	mov	r6, r0
 800cab8:	460f      	mov	r7, r1
 800caba:	4602      	mov	r2, r0
 800cabc:	460b      	mov	r3, r1
 800cabe:	4640      	mov	r0, r8
 800cac0:	4649      	mov	r1, r9
 800cac2:	f7f3 fb8f 	bl	80001e4 <__adddf3>
 800cac6:	a33e      	add	r3, pc, #248	; (adr r3, 800cbc0 <__ieee754_pow+0x738>)
 800cac8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cacc:	2000      	movs	r0, #0
 800cace:	4604      	mov	r4, r0
 800cad0:	460d      	mov	r5, r1
 800cad2:	f7f3 fd3d 	bl	8000550 <__aeabi_dmul>
 800cad6:	4642      	mov	r2, r8
 800cad8:	ec41 0b18 	vmov	d8, r0, r1
 800cadc:	464b      	mov	r3, r9
 800cade:	4620      	mov	r0, r4
 800cae0:	4629      	mov	r1, r5
 800cae2:	f7f3 fb7d 	bl	80001e0 <__aeabi_dsub>
 800cae6:	4602      	mov	r2, r0
 800cae8:	460b      	mov	r3, r1
 800caea:	4630      	mov	r0, r6
 800caec:	4639      	mov	r1, r7
 800caee:	f7f3 fb77 	bl	80001e0 <__aeabi_dsub>
 800caf2:	a335      	add	r3, pc, #212	; (adr r3, 800cbc8 <__ieee754_pow+0x740>)
 800caf4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800caf8:	f7f3 fd2a 	bl	8000550 <__aeabi_dmul>
 800cafc:	a334      	add	r3, pc, #208	; (adr r3, 800cbd0 <__ieee754_pow+0x748>)
 800cafe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb02:	4606      	mov	r6, r0
 800cb04:	460f      	mov	r7, r1
 800cb06:	4620      	mov	r0, r4
 800cb08:	4629      	mov	r1, r5
 800cb0a:	f7f3 fd21 	bl	8000550 <__aeabi_dmul>
 800cb0e:	4602      	mov	r2, r0
 800cb10:	460b      	mov	r3, r1
 800cb12:	4630      	mov	r0, r6
 800cb14:	4639      	mov	r1, r7
 800cb16:	f7f3 fb65 	bl	80001e4 <__adddf3>
 800cb1a:	9a07      	ldr	r2, [sp, #28]
 800cb1c:	4b37      	ldr	r3, [pc, #220]	; (800cbfc <__ieee754_pow+0x774>)
 800cb1e:	4413      	add	r3, r2
 800cb20:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb24:	f7f3 fb5e 	bl	80001e4 <__adddf3>
 800cb28:	4682      	mov	sl, r0
 800cb2a:	9805      	ldr	r0, [sp, #20]
 800cb2c:	468b      	mov	fp, r1
 800cb2e:	f7f3 fca5 	bl	800047c <__aeabi_i2d>
 800cb32:	9a07      	ldr	r2, [sp, #28]
 800cb34:	4b32      	ldr	r3, [pc, #200]	; (800cc00 <__ieee754_pow+0x778>)
 800cb36:	4413      	add	r3, r2
 800cb38:	e9d3 8900 	ldrd	r8, r9, [r3]
 800cb3c:	4606      	mov	r6, r0
 800cb3e:	460f      	mov	r7, r1
 800cb40:	4652      	mov	r2, sl
 800cb42:	465b      	mov	r3, fp
 800cb44:	ec51 0b18 	vmov	r0, r1, d8
 800cb48:	f7f3 fb4c 	bl	80001e4 <__adddf3>
 800cb4c:	4642      	mov	r2, r8
 800cb4e:	464b      	mov	r3, r9
 800cb50:	f7f3 fb48 	bl	80001e4 <__adddf3>
 800cb54:	4632      	mov	r2, r6
 800cb56:	463b      	mov	r3, r7
 800cb58:	f7f3 fb44 	bl	80001e4 <__adddf3>
 800cb5c:	2000      	movs	r0, #0
 800cb5e:	4632      	mov	r2, r6
 800cb60:	463b      	mov	r3, r7
 800cb62:	4604      	mov	r4, r0
 800cb64:	460d      	mov	r5, r1
 800cb66:	f7f3 fb3b 	bl	80001e0 <__aeabi_dsub>
 800cb6a:	4642      	mov	r2, r8
 800cb6c:	464b      	mov	r3, r9
 800cb6e:	f7f3 fb37 	bl	80001e0 <__aeabi_dsub>
 800cb72:	ec53 2b18 	vmov	r2, r3, d8
 800cb76:	f7f3 fb33 	bl	80001e0 <__aeabi_dsub>
 800cb7a:	4602      	mov	r2, r0
 800cb7c:	460b      	mov	r3, r1
 800cb7e:	4650      	mov	r0, sl
 800cb80:	4659      	mov	r1, fp
 800cb82:	e610      	b.n	800c7a6 <__ieee754_pow+0x31e>
 800cb84:	2401      	movs	r4, #1
 800cb86:	e6a1      	b.n	800c8cc <__ieee754_pow+0x444>
 800cb88:	ed9f 7b13 	vldr	d7, [pc, #76]	; 800cbd8 <__ieee754_pow+0x750>
 800cb8c:	e617      	b.n	800c7be <__ieee754_pow+0x336>
 800cb8e:	bf00      	nop
 800cb90:	4a454eef 	.word	0x4a454eef
 800cb94:	3fca7e28 	.word	0x3fca7e28
 800cb98:	93c9db65 	.word	0x93c9db65
 800cb9c:	3fcd864a 	.word	0x3fcd864a
 800cba0:	a91d4101 	.word	0xa91d4101
 800cba4:	3fd17460 	.word	0x3fd17460
 800cba8:	518f264d 	.word	0x518f264d
 800cbac:	3fd55555 	.word	0x3fd55555
 800cbb0:	db6fabff 	.word	0xdb6fabff
 800cbb4:	3fdb6db6 	.word	0x3fdb6db6
 800cbb8:	33333303 	.word	0x33333303
 800cbbc:	3fe33333 	.word	0x3fe33333
 800cbc0:	e0000000 	.word	0xe0000000
 800cbc4:	3feec709 	.word	0x3feec709
 800cbc8:	dc3a03fd 	.word	0xdc3a03fd
 800cbcc:	3feec709 	.word	0x3feec709
 800cbd0:	145b01f5 	.word	0x145b01f5
 800cbd4:	be3e2fe0 	.word	0xbe3e2fe0
 800cbd8:	00000000 	.word	0x00000000
 800cbdc:	3ff00000 	.word	0x3ff00000
 800cbe0:	7ff00000 	.word	0x7ff00000
 800cbe4:	43400000 	.word	0x43400000
 800cbe8:	0003988e 	.word	0x0003988e
 800cbec:	000bb679 	.word	0x000bb679
 800cbf0:	0800d218 	.word	0x0800d218
 800cbf4:	3ff00000 	.word	0x3ff00000
 800cbf8:	40080000 	.word	0x40080000
 800cbfc:	0800d238 	.word	0x0800d238
 800cc00:	0800d228 	.word	0x0800d228
 800cc04:	a3b5      	add	r3, pc, #724	; (adr r3, 800cedc <__ieee754_pow+0xa54>)
 800cc06:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc0a:	4640      	mov	r0, r8
 800cc0c:	4649      	mov	r1, r9
 800cc0e:	f7f3 fae9 	bl	80001e4 <__adddf3>
 800cc12:	4622      	mov	r2, r4
 800cc14:	ec41 0b1a 	vmov	d10, r0, r1
 800cc18:	462b      	mov	r3, r5
 800cc1a:	4630      	mov	r0, r6
 800cc1c:	4639      	mov	r1, r7
 800cc1e:	f7f3 fadf 	bl	80001e0 <__aeabi_dsub>
 800cc22:	4602      	mov	r2, r0
 800cc24:	460b      	mov	r3, r1
 800cc26:	ec51 0b1a 	vmov	r0, r1, d10
 800cc2a:	f7f3 ff21 	bl	8000a70 <__aeabi_dcmpgt>
 800cc2e:	2800      	cmp	r0, #0
 800cc30:	f47f ae04 	bne.w	800c83c <__ieee754_pow+0x3b4>
 800cc34:	4aa4      	ldr	r2, [pc, #656]	; (800cec8 <__ieee754_pow+0xa40>)
 800cc36:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800cc3a:	4293      	cmp	r3, r2
 800cc3c:	f340 8108 	ble.w	800ce50 <__ieee754_pow+0x9c8>
 800cc40:	151b      	asrs	r3, r3, #20
 800cc42:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 800cc46:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800cc4a:	fa4a f303 	asr.w	r3, sl, r3
 800cc4e:	445b      	add	r3, fp
 800cc50:	f3c3 520a 	ubfx	r2, r3, #20, #11
 800cc54:	4e9d      	ldr	r6, [pc, #628]	; (800cecc <__ieee754_pow+0xa44>)
 800cc56:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800cc5a:	4116      	asrs	r6, r2
 800cc5c:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 800cc60:	2000      	movs	r0, #0
 800cc62:	ea23 0106 	bic.w	r1, r3, r6
 800cc66:	f1c2 0214 	rsb	r2, r2, #20
 800cc6a:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800cc6e:	fa4a fa02 	asr.w	sl, sl, r2
 800cc72:	f1bb 0f00 	cmp.w	fp, #0
 800cc76:	4602      	mov	r2, r0
 800cc78:	460b      	mov	r3, r1
 800cc7a:	4620      	mov	r0, r4
 800cc7c:	4629      	mov	r1, r5
 800cc7e:	bfb8      	it	lt
 800cc80:	f1ca 0a00 	rsblt	sl, sl, #0
 800cc84:	f7f3 faac 	bl	80001e0 <__aeabi_dsub>
 800cc88:	ec41 0b19 	vmov	d9, r0, r1
 800cc8c:	4642      	mov	r2, r8
 800cc8e:	464b      	mov	r3, r9
 800cc90:	ec51 0b19 	vmov	r0, r1, d9
 800cc94:	f7f3 faa6 	bl	80001e4 <__adddf3>
 800cc98:	a37b      	add	r3, pc, #492	; (adr r3, 800ce88 <__ieee754_pow+0xa00>)
 800cc9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc9e:	2000      	movs	r0, #0
 800cca0:	4604      	mov	r4, r0
 800cca2:	460d      	mov	r5, r1
 800cca4:	f7f3 fc54 	bl	8000550 <__aeabi_dmul>
 800cca8:	ec53 2b19 	vmov	r2, r3, d9
 800ccac:	4606      	mov	r6, r0
 800ccae:	460f      	mov	r7, r1
 800ccb0:	4620      	mov	r0, r4
 800ccb2:	4629      	mov	r1, r5
 800ccb4:	f7f3 fa94 	bl	80001e0 <__aeabi_dsub>
 800ccb8:	4602      	mov	r2, r0
 800ccba:	460b      	mov	r3, r1
 800ccbc:	4640      	mov	r0, r8
 800ccbe:	4649      	mov	r1, r9
 800ccc0:	f7f3 fa8e 	bl	80001e0 <__aeabi_dsub>
 800ccc4:	a372      	add	r3, pc, #456	; (adr r3, 800ce90 <__ieee754_pow+0xa08>)
 800ccc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ccca:	f7f3 fc41 	bl	8000550 <__aeabi_dmul>
 800ccce:	a372      	add	r3, pc, #456	; (adr r3, 800ce98 <__ieee754_pow+0xa10>)
 800ccd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ccd4:	4680      	mov	r8, r0
 800ccd6:	4689      	mov	r9, r1
 800ccd8:	4620      	mov	r0, r4
 800ccda:	4629      	mov	r1, r5
 800ccdc:	f7f3 fc38 	bl	8000550 <__aeabi_dmul>
 800cce0:	4602      	mov	r2, r0
 800cce2:	460b      	mov	r3, r1
 800cce4:	4640      	mov	r0, r8
 800cce6:	4649      	mov	r1, r9
 800cce8:	f7f3 fa7c 	bl	80001e4 <__adddf3>
 800ccec:	4604      	mov	r4, r0
 800ccee:	460d      	mov	r5, r1
 800ccf0:	4602      	mov	r2, r0
 800ccf2:	460b      	mov	r3, r1
 800ccf4:	4630      	mov	r0, r6
 800ccf6:	4639      	mov	r1, r7
 800ccf8:	f7f3 fa74 	bl	80001e4 <__adddf3>
 800ccfc:	4632      	mov	r2, r6
 800ccfe:	463b      	mov	r3, r7
 800cd00:	4680      	mov	r8, r0
 800cd02:	4689      	mov	r9, r1
 800cd04:	f7f3 fa6c 	bl	80001e0 <__aeabi_dsub>
 800cd08:	4602      	mov	r2, r0
 800cd0a:	460b      	mov	r3, r1
 800cd0c:	4620      	mov	r0, r4
 800cd0e:	4629      	mov	r1, r5
 800cd10:	f7f3 fa66 	bl	80001e0 <__aeabi_dsub>
 800cd14:	4642      	mov	r2, r8
 800cd16:	4606      	mov	r6, r0
 800cd18:	460f      	mov	r7, r1
 800cd1a:	464b      	mov	r3, r9
 800cd1c:	4640      	mov	r0, r8
 800cd1e:	4649      	mov	r1, r9
 800cd20:	f7f3 fc16 	bl	8000550 <__aeabi_dmul>
 800cd24:	a35e      	add	r3, pc, #376	; (adr r3, 800cea0 <__ieee754_pow+0xa18>)
 800cd26:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd2a:	4604      	mov	r4, r0
 800cd2c:	460d      	mov	r5, r1
 800cd2e:	f7f3 fc0f 	bl	8000550 <__aeabi_dmul>
 800cd32:	a35d      	add	r3, pc, #372	; (adr r3, 800cea8 <__ieee754_pow+0xa20>)
 800cd34:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd38:	f7f3 fa52 	bl	80001e0 <__aeabi_dsub>
 800cd3c:	4622      	mov	r2, r4
 800cd3e:	462b      	mov	r3, r5
 800cd40:	f7f3 fc06 	bl	8000550 <__aeabi_dmul>
 800cd44:	a35a      	add	r3, pc, #360	; (adr r3, 800ceb0 <__ieee754_pow+0xa28>)
 800cd46:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd4a:	f7f3 fa4b 	bl	80001e4 <__adddf3>
 800cd4e:	4622      	mov	r2, r4
 800cd50:	462b      	mov	r3, r5
 800cd52:	f7f3 fbfd 	bl	8000550 <__aeabi_dmul>
 800cd56:	a358      	add	r3, pc, #352	; (adr r3, 800ceb8 <__ieee754_pow+0xa30>)
 800cd58:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd5c:	f7f3 fa40 	bl	80001e0 <__aeabi_dsub>
 800cd60:	4622      	mov	r2, r4
 800cd62:	462b      	mov	r3, r5
 800cd64:	f7f3 fbf4 	bl	8000550 <__aeabi_dmul>
 800cd68:	a355      	add	r3, pc, #340	; (adr r3, 800cec0 <__ieee754_pow+0xa38>)
 800cd6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd6e:	f7f3 fa39 	bl	80001e4 <__adddf3>
 800cd72:	4622      	mov	r2, r4
 800cd74:	462b      	mov	r3, r5
 800cd76:	f7f3 fbeb 	bl	8000550 <__aeabi_dmul>
 800cd7a:	4602      	mov	r2, r0
 800cd7c:	460b      	mov	r3, r1
 800cd7e:	4640      	mov	r0, r8
 800cd80:	4649      	mov	r1, r9
 800cd82:	f7f3 fa2d 	bl	80001e0 <__aeabi_dsub>
 800cd86:	4604      	mov	r4, r0
 800cd88:	460d      	mov	r5, r1
 800cd8a:	4602      	mov	r2, r0
 800cd8c:	460b      	mov	r3, r1
 800cd8e:	4640      	mov	r0, r8
 800cd90:	4649      	mov	r1, r9
 800cd92:	f7f3 fbdd 	bl	8000550 <__aeabi_dmul>
 800cd96:	2200      	movs	r2, #0
 800cd98:	ec41 0b19 	vmov	d9, r0, r1
 800cd9c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800cda0:	4620      	mov	r0, r4
 800cda2:	4629      	mov	r1, r5
 800cda4:	f7f3 fa1c 	bl	80001e0 <__aeabi_dsub>
 800cda8:	4602      	mov	r2, r0
 800cdaa:	460b      	mov	r3, r1
 800cdac:	ec51 0b19 	vmov	r0, r1, d9
 800cdb0:	f7f3 fcf8 	bl	80007a4 <__aeabi_ddiv>
 800cdb4:	4632      	mov	r2, r6
 800cdb6:	4604      	mov	r4, r0
 800cdb8:	460d      	mov	r5, r1
 800cdba:	463b      	mov	r3, r7
 800cdbc:	4640      	mov	r0, r8
 800cdbe:	4649      	mov	r1, r9
 800cdc0:	f7f3 fbc6 	bl	8000550 <__aeabi_dmul>
 800cdc4:	4632      	mov	r2, r6
 800cdc6:	463b      	mov	r3, r7
 800cdc8:	f7f3 fa0c 	bl	80001e4 <__adddf3>
 800cdcc:	4602      	mov	r2, r0
 800cdce:	460b      	mov	r3, r1
 800cdd0:	4620      	mov	r0, r4
 800cdd2:	4629      	mov	r1, r5
 800cdd4:	f7f3 fa04 	bl	80001e0 <__aeabi_dsub>
 800cdd8:	4642      	mov	r2, r8
 800cdda:	464b      	mov	r3, r9
 800cddc:	f7f3 fa00 	bl	80001e0 <__aeabi_dsub>
 800cde0:	460b      	mov	r3, r1
 800cde2:	4602      	mov	r2, r0
 800cde4:	493a      	ldr	r1, [pc, #232]	; (800ced0 <__ieee754_pow+0xa48>)
 800cde6:	2000      	movs	r0, #0
 800cde8:	f7f3 f9fa 	bl	80001e0 <__aeabi_dsub>
 800cdec:	ec41 0b10 	vmov	d0, r0, r1
 800cdf0:	ee10 3a90 	vmov	r3, s1
 800cdf4:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 800cdf8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800cdfc:	da2b      	bge.n	800ce56 <__ieee754_pow+0x9ce>
 800cdfe:	4650      	mov	r0, sl
 800ce00:	f000 f966 	bl	800d0d0 <scalbn>
 800ce04:	ec51 0b10 	vmov	r0, r1, d0
 800ce08:	ec53 2b18 	vmov	r2, r3, d8
 800ce0c:	f7ff bbed 	b.w	800c5ea <__ieee754_pow+0x162>
 800ce10:	4b30      	ldr	r3, [pc, #192]	; (800ced4 <__ieee754_pow+0xa4c>)
 800ce12:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800ce16:	429e      	cmp	r6, r3
 800ce18:	f77f af0c 	ble.w	800cc34 <__ieee754_pow+0x7ac>
 800ce1c:	4b2e      	ldr	r3, [pc, #184]	; (800ced8 <__ieee754_pow+0xa50>)
 800ce1e:	440b      	add	r3, r1
 800ce20:	4303      	orrs	r3, r0
 800ce22:	d009      	beq.n	800ce38 <__ieee754_pow+0x9b0>
 800ce24:	ec51 0b18 	vmov	r0, r1, d8
 800ce28:	2200      	movs	r2, #0
 800ce2a:	2300      	movs	r3, #0
 800ce2c:	f7f3 fe02 	bl	8000a34 <__aeabi_dcmplt>
 800ce30:	3800      	subs	r0, #0
 800ce32:	bf18      	it	ne
 800ce34:	2001      	movne	r0, #1
 800ce36:	e447      	b.n	800c6c8 <__ieee754_pow+0x240>
 800ce38:	4622      	mov	r2, r4
 800ce3a:	462b      	mov	r3, r5
 800ce3c:	f7f3 f9d0 	bl	80001e0 <__aeabi_dsub>
 800ce40:	4642      	mov	r2, r8
 800ce42:	464b      	mov	r3, r9
 800ce44:	f7f3 fe0a 	bl	8000a5c <__aeabi_dcmpge>
 800ce48:	2800      	cmp	r0, #0
 800ce4a:	f43f aef3 	beq.w	800cc34 <__ieee754_pow+0x7ac>
 800ce4e:	e7e9      	b.n	800ce24 <__ieee754_pow+0x99c>
 800ce50:	f04f 0a00 	mov.w	sl, #0
 800ce54:	e71a      	b.n	800cc8c <__ieee754_pow+0x804>
 800ce56:	ec51 0b10 	vmov	r0, r1, d0
 800ce5a:	4619      	mov	r1, r3
 800ce5c:	e7d4      	b.n	800ce08 <__ieee754_pow+0x980>
 800ce5e:	491c      	ldr	r1, [pc, #112]	; (800ced0 <__ieee754_pow+0xa48>)
 800ce60:	2000      	movs	r0, #0
 800ce62:	f7ff bb30 	b.w	800c4c6 <__ieee754_pow+0x3e>
 800ce66:	2000      	movs	r0, #0
 800ce68:	2100      	movs	r1, #0
 800ce6a:	f7ff bb2c 	b.w	800c4c6 <__ieee754_pow+0x3e>
 800ce6e:	4630      	mov	r0, r6
 800ce70:	4639      	mov	r1, r7
 800ce72:	f7ff bb28 	b.w	800c4c6 <__ieee754_pow+0x3e>
 800ce76:	9204      	str	r2, [sp, #16]
 800ce78:	f7ff bb7a 	b.w	800c570 <__ieee754_pow+0xe8>
 800ce7c:	2300      	movs	r3, #0
 800ce7e:	f7ff bb64 	b.w	800c54a <__ieee754_pow+0xc2>
 800ce82:	bf00      	nop
 800ce84:	f3af 8000 	nop.w
 800ce88:	00000000 	.word	0x00000000
 800ce8c:	3fe62e43 	.word	0x3fe62e43
 800ce90:	fefa39ef 	.word	0xfefa39ef
 800ce94:	3fe62e42 	.word	0x3fe62e42
 800ce98:	0ca86c39 	.word	0x0ca86c39
 800ce9c:	be205c61 	.word	0xbe205c61
 800cea0:	72bea4d0 	.word	0x72bea4d0
 800cea4:	3e663769 	.word	0x3e663769
 800cea8:	c5d26bf1 	.word	0xc5d26bf1
 800ceac:	3ebbbd41 	.word	0x3ebbbd41
 800ceb0:	af25de2c 	.word	0xaf25de2c
 800ceb4:	3f11566a 	.word	0x3f11566a
 800ceb8:	16bebd93 	.word	0x16bebd93
 800cebc:	3f66c16c 	.word	0x3f66c16c
 800cec0:	5555553e 	.word	0x5555553e
 800cec4:	3fc55555 	.word	0x3fc55555
 800cec8:	3fe00000 	.word	0x3fe00000
 800cecc:	000fffff 	.word	0x000fffff
 800ced0:	3ff00000 	.word	0x3ff00000
 800ced4:	4090cbff 	.word	0x4090cbff
 800ced8:	3f6f3400 	.word	0x3f6f3400
 800cedc:	652b82fe 	.word	0x652b82fe
 800cee0:	3c971547 	.word	0x3c971547

0800cee4 <__ieee754_sqrt>:
 800cee4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cee8:	ec55 4b10 	vmov	r4, r5, d0
 800ceec:	4e55      	ldr	r6, [pc, #340]	; (800d044 <__ieee754_sqrt+0x160>)
 800ceee:	43ae      	bics	r6, r5
 800cef0:	ee10 0a10 	vmov	r0, s0
 800cef4:	ee10 3a10 	vmov	r3, s0
 800cef8:	462a      	mov	r2, r5
 800cefa:	4629      	mov	r1, r5
 800cefc:	d110      	bne.n	800cf20 <__ieee754_sqrt+0x3c>
 800cefe:	ee10 2a10 	vmov	r2, s0
 800cf02:	462b      	mov	r3, r5
 800cf04:	f7f3 fb24 	bl	8000550 <__aeabi_dmul>
 800cf08:	4602      	mov	r2, r0
 800cf0a:	460b      	mov	r3, r1
 800cf0c:	4620      	mov	r0, r4
 800cf0e:	4629      	mov	r1, r5
 800cf10:	f7f3 f968 	bl	80001e4 <__adddf3>
 800cf14:	4604      	mov	r4, r0
 800cf16:	460d      	mov	r5, r1
 800cf18:	ec45 4b10 	vmov	d0, r4, r5
 800cf1c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cf20:	2d00      	cmp	r5, #0
 800cf22:	dc10      	bgt.n	800cf46 <__ieee754_sqrt+0x62>
 800cf24:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800cf28:	4330      	orrs	r0, r6
 800cf2a:	d0f5      	beq.n	800cf18 <__ieee754_sqrt+0x34>
 800cf2c:	b15d      	cbz	r5, 800cf46 <__ieee754_sqrt+0x62>
 800cf2e:	ee10 2a10 	vmov	r2, s0
 800cf32:	462b      	mov	r3, r5
 800cf34:	ee10 0a10 	vmov	r0, s0
 800cf38:	f7f3 f952 	bl	80001e0 <__aeabi_dsub>
 800cf3c:	4602      	mov	r2, r0
 800cf3e:	460b      	mov	r3, r1
 800cf40:	f7f3 fc30 	bl	80007a4 <__aeabi_ddiv>
 800cf44:	e7e6      	b.n	800cf14 <__ieee754_sqrt+0x30>
 800cf46:	1512      	asrs	r2, r2, #20
 800cf48:	d074      	beq.n	800d034 <__ieee754_sqrt+0x150>
 800cf4a:	07d4      	lsls	r4, r2, #31
 800cf4c:	f3c1 0113 	ubfx	r1, r1, #0, #20
 800cf50:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 800cf54:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800cf58:	bf5e      	ittt	pl
 800cf5a:	0fda      	lsrpl	r2, r3, #31
 800cf5c:	005b      	lslpl	r3, r3, #1
 800cf5e:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 800cf62:	2400      	movs	r4, #0
 800cf64:	0fda      	lsrs	r2, r3, #31
 800cf66:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 800cf6a:	107f      	asrs	r7, r7, #1
 800cf6c:	005b      	lsls	r3, r3, #1
 800cf6e:	2516      	movs	r5, #22
 800cf70:	4620      	mov	r0, r4
 800cf72:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800cf76:	1886      	adds	r6, r0, r2
 800cf78:	428e      	cmp	r6, r1
 800cf7a:	bfde      	ittt	le
 800cf7c:	1b89      	suble	r1, r1, r6
 800cf7e:	18b0      	addle	r0, r6, r2
 800cf80:	18a4      	addle	r4, r4, r2
 800cf82:	0049      	lsls	r1, r1, #1
 800cf84:	3d01      	subs	r5, #1
 800cf86:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 800cf8a:	ea4f 0252 	mov.w	r2, r2, lsr #1
 800cf8e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800cf92:	d1f0      	bne.n	800cf76 <__ieee754_sqrt+0x92>
 800cf94:	462a      	mov	r2, r5
 800cf96:	f04f 0e20 	mov.w	lr, #32
 800cf9a:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800cf9e:	4281      	cmp	r1, r0
 800cfa0:	eb06 0c05 	add.w	ip, r6, r5
 800cfa4:	dc02      	bgt.n	800cfac <__ieee754_sqrt+0xc8>
 800cfa6:	d113      	bne.n	800cfd0 <__ieee754_sqrt+0xec>
 800cfa8:	459c      	cmp	ip, r3
 800cfaa:	d811      	bhi.n	800cfd0 <__ieee754_sqrt+0xec>
 800cfac:	f1bc 0f00 	cmp.w	ip, #0
 800cfb0:	eb0c 0506 	add.w	r5, ip, r6
 800cfb4:	da43      	bge.n	800d03e <__ieee754_sqrt+0x15a>
 800cfb6:	2d00      	cmp	r5, #0
 800cfb8:	db41      	blt.n	800d03e <__ieee754_sqrt+0x15a>
 800cfba:	f100 0801 	add.w	r8, r0, #1
 800cfbe:	1a09      	subs	r1, r1, r0
 800cfc0:	459c      	cmp	ip, r3
 800cfc2:	bf88      	it	hi
 800cfc4:	f101 31ff 	addhi.w	r1, r1, #4294967295
 800cfc8:	eba3 030c 	sub.w	r3, r3, ip
 800cfcc:	4432      	add	r2, r6
 800cfce:	4640      	mov	r0, r8
 800cfd0:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 800cfd4:	f1be 0e01 	subs.w	lr, lr, #1
 800cfd8:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 800cfdc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800cfe0:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800cfe4:	d1db      	bne.n	800cf9e <__ieee754_sqrt+0xba>
 800cfe6:	430b      	orrs	r3, r1
 800cfe8:	d006      	beq.n	800cff8 <__ieee754_sqrt+0x114>
 800cfea:	1c50      	adds	r0, r2, #1
 800cfec:	bf13      	iteet	ne
 800cfee:	3201      	addne	r2, #1
 800cff0:	3401      	addeq	r4, #1
 800cff2:	4672      	moveq	r2, lr
 800cff4:	f022 0201 	bicne.w	r2, r2, #1
 800cff8:	1063      	asrs	r3, r4, #1
 800cffa:	0852      	lsrs	r2, r2, #1
 800cffc:	07e1      	lsls	r1, r4, #31
 800cffe:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800d002:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800d006:	bf48      	it	mi
 800d008:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 800d00c:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 800d010:	4614      	mov	r4, r2
 800d012:	e781      	b.n	800cf18 <__ieee754_sqrt+0x34>
 800d014:	0ad9      	lsrs	r1, r3, #11
 800d016:	3815      	subs	r0, #21
 800d018:	055b      	lsls	r3, r3, #21
 800d01a:	2900      	cmp	r1, #0
 800d01c:	d0fa      	beq.n	800d014 <__ieee754_sqrt+0x130>
 800d01e:	02cd      	lsls	r5, r1, #11
 800d020:	d50a      	bpl.n	800d038 <__ieee754_sqrt+0x154>
 800d022:	f1c2 0420 	rsb	r4, r2, #32
 800d026:	fa23 f404 	lsr.w	r4, r3, r4
 800d02a:	1e55      	subs	r5, r2, #1
 800d02c:	4093      	lsls	r3, r2
 800d02e:	4321      	orrs	r1, r4
 800d030:	1b42      	subs	r2, r0, r5
 800d032:	e78a      	b.n	800cf4a <__ieee754_sqrt+0x66>
 800d034:	4610      	mov	r0, r2
 800d036:	e7f0      	b.n	800d01a <__ieee754_sqrt+0x136>
 800d038:	0049      	lsls	r1, r1, #1
 800d03a:	3201      	adds	r2, #1
 800d03c:	e7ef      	b.n	800d01e <__ieee754_sqrt+0x13a>
 800d03e:	4680      	mov	r8, r0
 800d040:	e7bd      	b.n	800cfbe <__ieee754_sqrt+0xda>
 800d042:	bf00      	nop
 800d044:	7ff00000 	.word	0x7ff00000

0800d048 <with_errno>:
 800d048:	b570      	push	{r4, r5, r6, lr}
 800d04a:	4604      	mov	r4, r0
 800d04c:	460d      	mov	r5, r1
 800d04e:	4616      	mov	r6, r2
 800d050:	f7ff f8c8 	bl	800c1e4 <__errno>
 800d054:	4629      	mov	r1, r5
 800d056:	6006      	str	r6, [r0, #0]
 800d058:	4620      	mov	r0, r4
 800d05a:	bd70      	pop	{r4, r5, r6, pc}

0800d05c <xflow>:
 800d05c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800d05e:	4614      	mov	r4, r2
 800d060:	461d      	mov	r5, r3
 800d062:	b108      	cbz	r0, 800d068 <xflow+0xc>
 800d064:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800d068:	e9cd 2300 	strd	r2, r3, [sp]
 800d06c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d070:	4620      	mov	r0, r4
 800d072:	4629      	mov	r1, r5
 800d074:	f7f3 fa6c 	bl	8000550 <__aeabi_dmul>
 800d078:	2222      	movs	r2, #34	; 0x22
 800d07a:	b003      	add	sp, #12
 800d07c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800d080:	f7ff bfe2 	b.w	800d048 <with_errno>

0800d084 <__math_uflow>:
 800d084:	b508      	push	{r3, lr}
 800d086:	2200      	movs	r2, #0
 800d088:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800d08c:	f7ff ffe6 	bl	800d05c <xflow>
 800d090:	ec41 0b10 	vmov	d0, r0, r1
 800d094:	bd08      	pop	{r3, pc}

0800d096 <__math_oflow>:
 800d096:	b508      	push	{r3, lr}
 800d098:	2200      	movs	r2, #0
 800d09a:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 800d09e:	f7ff ffdd 	bl	800d05c <xflow>
 800d0a2:	ec41 0b10 	vmov	d0, r0, r1
 800d0a6:	bd08      	pop	{r3, pc}

0800d0a8 <fabs>:
 800d0a8:	ec51 0b10 	vmov	r0, r1, d0
 800d0ac:	ee10 2a10 	vmov	r2, s0
 800d0b0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800d0b4:	ec43 2b10 	vmov	d0, r2, r3
 800d0b8:	4770      	bx	lr

0800d0ba <finite>:
 800d0ba:	b082      	sub	sp, #8
 800d0bc:	ed8d 0b00 	vstr	d0, [sp]
 800d0c0:	9801      	ldr	r0, [sp, #4]
 800d0c2:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 800d0c6:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800d0ca:	0fc0      	lsrs	r0, r0, #31
 800d0cc:	b002      	add	sp, #8
 800d0ce:	4770      	bx	lr

0800d0d0 <scalbn>:
 800d0d0:	b570      	push	{r4, r5, r6, lr}
 800d0d2:	ec55 4b10 	vmov	r4, r5, d0
 800d0d6:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800d0da:	4606      	mov	r6, r0
 800d0dc:	462b      	mov	r3, r5
 800d0de:	b99a      	cbnz	r2, 800d108 <scalbn+0x38>
 800d0e0:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800d0e4:	4323      	orrs	r3, r4
 800d0e6:	d036      	beq.n	800d156 <scalbn+0x86>
 800d0e8:	4b39      	ldr	r3, [pc, #228]	; (800d1d0 <scalbn+0x100>)
 800d0ea:	4629      	mov	r1, r5
 800d0ec:	ee10 0a10 	vmov	r0, s0
 800d0f0:	2200      	movs	r2, #0
 800d0f2:	f7f3 fa2d 	bl	8000550 <__aeabi_dmul>
 800d0f6:	4b37      	ldr	r3, [pc, #220]	; (800d1d4 <scalbn+0x104>)
 800d0f8:	429e      	cmp	r6, r3
 800d0fa:	4604      	mov	r4, r0
 800d0fc:	460d      	mov	r5, r1
 800d0fe:	da10      	bge.n	800d122 <scalbn+0x52>
 800d100:	a32b      	add	r3, pc, #172	; (adr r3, 800d1b0 <scalbn+0xe0>)
 800d102:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d106:	e03a      	b.n	800d17e <scalbn+0xae>
 800d108:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800d10c:	428a      	cmp	r2, r1
 800d10e:	d10c      	bne.n	800d12a <scalbn+0x5a>
 800d110:	ee10 2a10 	vmov	r2, s0
 800d114:	4620      	mov	r0, r4
 800d116:	4629      	mov	r1, r5
 800d118:	f7f3 f864 	bl	80001e4 <__adddf3>
 800d11c:	4604      	mov	r4, r0
 800d11e:	460d      	mov	r5, r1
 800d120:	e019      	b.n	800d156 <scalbn+0x86>
 800d122:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800d126:	460b      	mov	r3, r1
 800d128:	3a36      	subs	r2, #54	; 0x36
 800d12a:	4432      	add	r2, r6
 800d12c:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800d130:	428a      	cmp	r2, r1
 800d132:	dd08      	ble.n	800d146 <scalbn+0x76>
 800d134:	2d00      	cmp	r5, #0
 800d136:	a120      	add	r1, pc, #128	; (adr r1, 800d1b8 <scalbn+0xe8>)
 800d138:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d13c:	da1c      	bge.n	800d178 <scalbn+0xa8>
 800d13e:	a120      	add	r1, pc, #128	; (adr r1, 800d1c0 <scalbn+0xf0>)
 800d140:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d144:	e018      	b.n	800d178 <scalbn+0xa8>
 800d146:	2a00      	cmp	r2, #0
 800d148:	dd08      	ble.n	800d15c <scalbn+0x8c>
 800d14a:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800d14e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800d152:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800d156:	ec45 4b10 	vmov	d0, r4, r5
 800d15a:	bd70      	pop	{r4, r5, r6, pc}
 800d15c:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800d160:	da19      	bge.n	800d196 <scalbn+0xc6>
 800d162:	f24c 3350 	movw	r3, #50000	; 0xc350
 800d166:	429e      	cmp	r6, r3
 800d168:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 800d16c:	dd0a      	ble.n	800d184 <scalbn+0xb4>
 800d16e:	a112      	add	r1, pc, #72	; (adr r1, 800d1b8 <scalbn+0xe8>)
 800d170:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d174:	2b00      	cmp	r3, #0
 800d176:	d1e2      	bne.n	800d13e <scalbn+0x6e>
 800d178:	a30f      	add	r3, pc, #60	; (adr r3, 800d1b8 <scalbn+0xe8>)
 800d17a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d17e:	f7f3 f9e7 	bl	8000550 <__aeabi_dmul>
 800d182:	e7cb      	b.n	800d11c <scalbn+0x4c>
 800d184:	a10a      	add	r1, pc, #40	; (adr r1, 800d1b0 <scalbn+0xe0>)
 800d186:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d18a:	2b00      	cmp	r3, #0
 800d18c:	d0b8      	beq.n	800d100 <scalbn+0x30>
 800d18e:	a10e      	add	r1, pc, #56	; (adr r1, 800d1c8 <scalbn+0xf8>)
 800d190:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d194:	e7b4      	b.n	800d100 <scalbn+0x30>
 800d196:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800d19a:	3236      	adds	r2, #54	; 0x36
 800d19c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800d1a0:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800d1a4:	4620      	mov	r0, r4
 800d1a6:	4b0c      	ldr	r3, [pc, #48]	; (800d1d8 <scalbn+0x108>)
 800d1a8:	2200      	movs	r2, #0
 800d1aa:	e7e8      	b.n	800d17e <scalbn+0xae>
 800d1ac:	f3af 8000 	nop.w
 800d1b0:	c2f8f359 	.word	0xc2f8f359
 800d1b4:	01a56e1f 	.word	0x01a56e1f
 800d1b8:	8800759c 	.word	0x8800759c
 800d1bc:	7e37e43c 	.word	0x7e37e43c
 800d1c0:	8800759c 	.word	0x8800759c
 800d1c4:	fe37e43c 	.word	0xfe37e43c
 800d1c8:	c2f8f359 	.word	0xc2f8f359
 800d1cc:	81a56e1f 	.word	0x81a56e1f
 800d1d0:	43500000 	.word	0x43500000
 800d1d4:	ffff3cb0 	.word	0xffff3cb0
 800d1d8:	3c900000 	.word	0x3c900000

0800d1dc <_init>:
 800d1dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d1de:	bf00      	nop
 800d1e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d1e2:	bc08      	pop	{r3}
 800d1e4:	469e      	mov	lr, r3
 800d1e6:	4770      	bx	lr

0800d1e8 <_fini>:
 800d1e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d1ea:	bf00      	nop
 800d1ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d1ee:	bc08      	pop	{r3}
 800d1f0:	469e      	mov	lr, r3
 800d1f2:	4770      	bx	lr
