<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xc7z007sclg400-1" LaunchTime="1730462781" LaunchIncrCheckpoint="$PPRDIR/../../../../../VIVADO/Cora_Z7/Trials_Basics/Vivado_x_Vitis_MyIP/Vivado_x_Vitis_MyIP.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp">
  <File Type="PA-TCL" Name="design_1_wrapper.tcl"/>
  <File Type="REPORTS-TCL" Name="design_1_wrapper_reports.tcl"/>
  <File Type="RDS-RDS" Name="design_1_wrapper.vds"/>
  <File Type="RDS-UTIL" Name="design_1_wrapper_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="design_1_wrapper_utilization_synth.pb"/>
  <File Type="RDS-DCP" Name="design_1_wrapper.dcp"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1" RelGenDir="$PGENDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/ip/mult_gen_0/mult_gen_0.xci">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../DST/FFT_implementation/fft-avr3200/designs/VIVADO_22.2/FFT_Behavioral_arch_x32_v1/FFT_Behavioral_arch_x32_v1.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci"/>
        <Attr Name="ImportTime" Val="1727959860"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/FFT_x32_vhdl_code/FSM.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../DST/FFT_implementation/fft-avr3200/designs/FFT_x32_vhdl_code/FSM.vhd"/>
        <Attr Name="ImportTime" Val="1728060245"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/FFT_x32_vhdl_code/PE.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../DST/FFT_implementation/fft-avr3200/designs/FFT_x32_vhdl_code/PE.vhd"/>
        <Attr Name="ImportTime" Val="1727960372"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/FFT_x32_vhdl_code/ROM.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../DST/FFT_implementation/fft-avr3200/designs/FFT_x32_vhdl_code/ROM.vhd"/>
        <Attr Name="ImportTime" Val="1727814163"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/FFT_x32_vhdl_code/address_gen.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../DST/FFT_implementation/fft-avr3200/designs/FFT_x32_vhdl_code/address_gen.vhd"/>
        <Attr Name="ImportTime" Val="1727807968"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/axi_regs.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../VIVADO/Cora_Z7/Projects/Full_FFT_System_Baremetal/Full_FFT_System_Baremetal.srcs/sources_1/new/axi_regs.vhd"/>
        <Attr Name="ImportTime" Val="1729503073"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/FFT_x32_vhdl_code/butterfly.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../DST/FFT_implementation/fft-avr3200/designs/FFT_x32_vhdl_code/butterfly.vhd"/>
        <Attr Name="ImportTime" Val="1727959983"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/FFT_x32_vhdl_code/count_generic_w_enable.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../DST/FFT_implementation/fft-avr3200/designs/FFT_x32_vhdl_code/count_generic_w_enable.vhd"/>
        <Attr Name="ImportTime" Val="1727807968"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/FFT_x32_vhdl_code/reg_comp.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../DST/FFT_implementation/fft-avr3200/designs/FFT_x32_vhdl_code/reg_comp.vhd"/>
        <Attr Name="ImportTime" Val="1727807968"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/FFT_x32_vhdl_code/register_generic.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../DST/FFT_implementation/fft-avr3200/designs/FFT_x32_vhdl_code/register_generic.vhd"/>
        <Attr Name="ImportTime" Val="1727807968"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/FFT_x32_vhdl_code/rounder.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../DST/FFT_implementation/fft-avr3200/designs/FFT_x32_vhdl_code/rounder.vhd"/>
        <Attr Name="ImportTime" Val="1727881648"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/FFT_x32_vhdl_code/shamt.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../DST/FFT_implementation/fft-avr3200/designs/FFT_x32_vhdl_code/shamt.vhd"/>
        <Attr Name="ImportTime" Val="1727887008"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/FFT_x32_vhdl_code/shift_register.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../DST/FFT_implementation/fft-avr3200/designs/FFT_x32_vhdl_code/shift_register.vhd"/>
        <Attr Name="ImportTime" Val="1727807968"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/FFT_x32_vhdl_code/shifter.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../DST/FFT_implementation/fft-avr3200/designs/FFT_x32_vhdl_code/shifter.vhd"/>
        <Attr Name="ImportTime" Val="1727881648"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/FFT_x32_vhdl_code/shifts_count.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../DST/FFT_implementation/fft-avr3200/designs/FFT_x32_vhdl_code/shifts_count.vhd"/>
        <Attr Name="ImportTime" Val="1727807968"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/FFT_x32_vhdl_code/top_level_FFT_IP.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../VIVADO/Cora_Z7/Projects/Full_FFT_System_Baremetal/Full_FFT_System_Baremetal.srcs/sources_1/imports/FFT_x32_vhdl_code/top_level_FFT_IP.vhd"/>
        <Attr Name="ImportTime" Val="1728503275"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/top_level_IP.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../VIVADO/Cora_Z7/Projects/Full_FFT_System_Baremetal/Full_FFT_System_Baremetal.srcs/sources_1/new/top_level_IP.vhd"/>
        <Attr Name="ImportTime" Val="1730452428"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/design_1/design_1.bd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../VIVADO/Cora_Z7/Trials_Basics/Vivado_x_Vitis_MyIP/Vivado_x_Vitis_MyIP.srcs/sources_1/bd/design_1/design_1.bd"/>
        <Attr Name="ImportTime" Val="1728491597"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/design_1_wrapper.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../VIVADO/Cora_Z7/Projects/Full_FFT_System_Baremetal/Full_FFT_System_Baremetal.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd"/>
        <Attr Name="ImportTime" Val="1730462489"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/FFT_x32_vhdl_code/string_pkg.vhd">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../DST/FFT_implementation/fft-avr3200/designs/FFT_x32_vhdl_code/string_pkg.vhd"/>
        <Attr Name="ImportTime" Val="1727824631"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="design_1_wrapper"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <File Path="$PPRDIR/../../../../../VIVADO/Cora_Z7/Trials_Basics/Vivado_x_Vitis_MyIP/Vivado_x_Vitis_MyIP.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedInSteps" Val="synth_1"/>
        <Attr Name="AutoDcp" Val="1"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022"/>
    <Step Id="synth_design"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="design_1_auto_pc_1"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_processing_system7_0_1"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_auto_pc_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_top_level_IP_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axi_gpio_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_proc_sys_reset_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_xbar_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axi_bram_ctrl_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_auto_pc_2"/>
</GenRun>
