
                               Synplify Pro (R) 

                Version T-2022.09M-SP2 for win64 - Mar 08, 2023 

                    Copyright (c) 1988 - 2023 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Starting:    C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\bin64\mbin\synbatch.exe
Install:     C:\Microchip\Libero_SoC_v2023.1\SynplifyPro
Hostname:    IRD-LT-M52413
Date:        Thu Jun 29 21:00:27 2023
Version:     T-2022.09M-SP2

Arguments:   -product synplify_pro -licensetype synplifypro_actel -batch -log synplify.log BaseDesign_syn.tcl
ProductType: synplify_pro

License checkout: synplifypro_actel
License: synplifypro_actel from server molalla.microsemi.net 
Licensed Vendor: actel
License Option: actel_oem

Running in Vendor Mode

Implementation not found: synthesis
log file: "C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_RV32IMA_CFG1_BD_ES\synthesis\BaseDesign.srr"
Running: synthesis in foreground

Running BaseDesign_syn|synthesis

Running Flow: compile (Compile) on BaseDesign_syn|synthesis
# Thu Jun 29 21:00:28 2023

Running Flow: compile_flow (Compile Process) on BaseDesign_syn|synthesis
# Thu Jun 29 21:00:28 2023

Running: compiler (Compile Input) on BaseDesign_syn|synthesis
# Thu Jun 29 21:00:28 2023
Copied C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_RV32IMA_CFG1_BD_ES\synthesis\synwork\BaseDesign_comp.srs to C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_RV32IMA_CFG1_BD_ES\synthesis\BaseDesign.srs

compiler completed
# Thu Jun 29 21:02:13 2023

Return Code: 0
Run Time:00h:01m:44s

Running: multi_srs_gen (Multi-srs Generator) on BaseDesign_syn|synthesis
# Thu Jun 29 21:02:13 2023

multi_srs_gen completed
# Thu Jun 29 21:02:14 2023

Return Code: 0
Run Time:00h:00m:01s
Copied C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_RV32IMA_CFG1_BD_ES\synthesis\synwork\BaseDesign_mult.srs to C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_RV32IMA_CFG1_BD_ES\synthesis\BaseDesign.srs
Complete: Compile Process on BaseDesign_syn|synthesis

Running: premap (Premap) on BaseDesign_syn|synthesis
# Thu Jun 29 21:02:14 2023

premap completed with warnings
# Thu Jun 29 21:02:23 2023

Return Code: 1
Run Time:00h:00m:09s
Complete: Compile on BaseDesign_syn|synthesis

Running Flow: map (Map) on BaseDesign_syn|synthesis
# Thu Jun 29 21:02:23 2023
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on BaseDesign_syn|synthesis
# Thu Jun 29 21:02:23 2023
Copied C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_RV32IMA_CFG1_BD_ES\synthesis\synwork\BaseDesign_m.srm to C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_RV32IMA_CFG1_BD_ES\synthesis\BaseDesign.srm

fpga_mapper completed with warnings
# Thu Jun 29 21:03:42 2023

Return Code: 1
Run Time:00h:01m:19s
Complete: Map on BaseDesign_syn|synthesis
Complete: Logic Synthesis on BaseDesign_syn|synthesis
Copied C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_RV32IMA_CFG1_BD_ES\synthesis\BaseDesign.srr to C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_RV32IMA_CFG1_BD_ES\synthesis\backup\BaseDesign.srr
TCL script complete: "BaseDesign_syn.tcl"
exit status=0
exit status=0
License checkin: synplifypro_actel
