// Seed: 1290646757
module module_0 (
    input wor id_0,
    input tri1 id_1,
    output wand id_2,
    output wor id_3,
    output supply1 id_4
);
  tri id_6;
  assign id_3 = id_6;
endmodule
module module_1 (
    input logic id_0,
    input logic id_1,
    input wire id_2,
    output wire id_3,
    input tri0 id_4,
    output logic id_5,
    output logic id_6,
    output supply0 id_7,
    output tri1 id_8,
    output wand id_9
    , id_11
);
  assign id_6 = id_0;
  always_latch begin
    if (id_0) begin
      $display(id_11, 1'b0);
      id_3 = 1;
      id_5 <= id_1;
    end
  end
  task id_12;
    @(1'd0)
      #(id_0) begin
        @(posedge 1) id_6 = id_11;
      end
    id_11 <= 1;
    begin
      id_8 = 1;
    end
    input id_13;
  endtask
  module_0(
      id_2, id_4, id_8, id_3, id_8
  );
  assign id_11 = 1;
  uwire id_14 = 1;
endmodule
