<stg><name>conv_1</name>


<trans_list>

<trans id="1130" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1972" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1973" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1974" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1975" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1976" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1977" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1978" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1979" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2024" from="10" to="55">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2025" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1980" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1981" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1982" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1983" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1984" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1985" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1986" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1987" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1988" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1989" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1990" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1991" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1992" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1993" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1994" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1995" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1996" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1997" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1998" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1999" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2000" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2001" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2002" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2003" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2004" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2005" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2006" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2007" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2008" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2009" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2010" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2011" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2012" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2013" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2014" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2015" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2016" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2017" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2018" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2019" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2020" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2021" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2022" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2023" from="54" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %1

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
:0  %indvar_flatten195 = phi i11 [ 0, %0 ], [ %add_ln8, %branch0333 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten195"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:1  %r_0 = phi i5 [ 0, %0 ], [ %select_ln30_1, %branch0333 ]

]]></Node>
<StgValue><ssdm name="r_0"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:2  %indvar_flatten = phi i7 [ 0, %0 ], [ %select_ln11, %branch0333 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:3  %c_0 = phi i5 [ 0, %0 ], [ %select_ln30_10, %branch0333 ]

]]></Node>
<StgValue><ssdm name="c_0"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:4  %f_0_0 = phi i3 [ 0, %0 ], [ %add_ln14, %branch0333 ]

]]></Node>
<StgValue><ssdm name="f_0_0"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:8  %r = add i5 1, %r_0

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="9" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
:12  %urem_ln23 = urem i5 %c_0, 3

]]></Node>
<StgValue><ssdm name="urem_ln23"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:25  %icmp_ln8 = icmp eq i11 %indvar_flatten195, -20

]]></Node>
<StgValue><ssdm name="icmp_ln8"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:26  %add_ln8 = add i11 1, %indvar_flatten195

]]></Node>
<StgValue><ssdm name="add_ln8"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
Filter1_Loop_begin:2  %icmp_ln11 = icmp eq i7 %indvar_flatten, -50

]]></Node>
<StgValue><ssdm name="icmp_ln11"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
Filter1_Loop_begin:3  %select_ln30 = select i1 %icmp_ln11, i5 0, i5 %c_0

]]></Node>
<StgValue><ssdm name="select_ln30"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
Filter1_Loop_begin:4  %select_ln30_1 = select i1 %icmp_ln11, i5 %r, i5 %r_0

]]></Node>
<StgValue><ssdm name="select_ln30_1"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="9" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop_begin:7  %urem_ln30 = urem i5 %select_ln30_1, 3

]]></Node>
<StgValue><ssdm name="urem_ln30"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Filter1_Loop_begin:42  %xor_ln30 = xor i1 %icmp_ln11, true

]]></Node>
<StgValue><ssdm name="xor_ln30"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
Filter1_Loop_begin:43  %icmp_ln14 = icmp eq i3 %f_0_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln14"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Filter1_Loop_begin:44  %and_ln30 = and i1 %icmp_ln14, %xor_ln30

]]></Node>
<StgValue><ssdm name="and_ln30"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop_begin:45  %add_ln23_9 = add i5 1, %select_ln30

]]></Node>
<StgValue><ssdm name="add_ln23_9"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Filter1_Loop_begin:47  %or_ln30 = or i1 %and_ln30, %icmp_ln11

]]></Node>
<StgValue><ssdm name="or_ln30"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
Filter1_Loop_begin:48  %select_ln30_9 = select i1 %or_ln30, i3 0, i3 %f_0_0

]]></Node>
<StgValue><ssdm name="select_ln30_9"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
Filter1_Loop_begin:49  %select_ln30_10 = select i1 %and_ln30, i5 %add_ln23_9, i5 %select_ln30

]]></Node>
<StgValue><ssdm name="select_ln30_10"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="9" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop_begin:56  %urem_ln23_1 = urem i5 %add_ln23_9, 3

]]></Node>
<StgValue><ssdm name="urem_ln23_1"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
branch0333:16  %add_ln14 = add i3 2, %select_ln30_9

]]></Node>
<StgValue><ssdm name="add_ln14"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
branch0333:17  %add_ln11 = add i7 1, %indvar_flatten

]]></Node>
<StgValue><ssdm name="add_ln11"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
branch0333:18  %select_ln11 = select i1 %icmp_ln11, i7 1, i7 %add_ln11

]]></Node>
<StgValue><ssdm name="select_ln11"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="81" st_id="3" stage="8" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
:12  %urem_ln23 = urem i5 %c_0, 3

]]></Node>
<StgValue><ssdm name="urem_ln23"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="8" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop_begin:7  %urem_ln30 = urem i5 %select_ln30_1, 3

]]></Node>
<StgValue><ssdm name="urem_ln30"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="8" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop_begin:56  %urem_ln23_1 = urem i5 %add_ln23_9, 3

]]></Node>
<StgValue><ssdm name="urem_ln23_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="84" st_id="4" stage="7" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
:12  %urem_ln23 = urem i5 %c_0, 3

]]></Node>
<StgValue><ssdm name="urem_ln23"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="7" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop_begin:7  %urem_ln30 = urem i5 %select_ln30_1, 3

]]></Node>
<StgValue><ssdm name="urem_ln30"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="7" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop_begin:56  %urem_ln23_1 = urem i5 %add_ln23_9, 3

]]></Node>
<StgValue><ssdm name="urem_ln23_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="87" st_id="5" stage="6" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
:12  %urem_ln23 = urem i5 %c_0, 3

]]></Node>
<StgValue><ssdm name="urem_ln23"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="6" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop_begin:7  %urem_ln30 = urem i5 %select_ln30_1, 3

]]></Node>
<StgValue><ssdm name="urem_ln30"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="6" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop_begin:56  %urem_ln23_1 = urem i5 %add_ln23_9, 3

]]></Node>
<StgValue><ssdm name="urem_ln23_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="90" st_id="6" stage="5" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
:12  %urem_ln23 = urem i5 %c_0, 3

]]></Node>
<StgValue><ssdm name="urem_ln23"/></StgValue>
</operation>

<operation id="91" st_id="6" stage="5" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop_begin:7  %urem_ln30 = urem i5 %select_ln30_1, 3

]]></Node>
<StgValue><ssdm name="urem_ln30"/></StgValue>
</operation>

<operation id="92" st_id="6" stage="5" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop_begin:56  %urem_ln23_1 = urem i5 %add_ln23_9, 3

]]></Node>
<StgValue><ssdm name="urem_ln23_1"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="93" st_id="7" stage="4" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
:12  %urem_ln23 = urem i5 %c_0, 3

]]></Node>
<StgValue><ssdm name="urem_ln23"/></StgValue>
</operation>

<operation id="94" st_id="7" stage="4" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop_begin:7  %urem_ln30 = urem i5 %select_ln30_1, 3

]]></Node>
<StgValue><ssdm name="urem_ln30"/></StgValue>
</operation>

<operation id="95" st_id="7" stage="4" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop_begin:56  %urem_ln23_1 = urem i5 %add_ln23_9, 3

]]></Node>
<StgValue><ssdm name="urem_ln23_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="96" st_id="8" stage="3" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
:12  %urem_ln23 = urem i5 %c_0, 3

]]></Node>
<StgValue><ssdm name="urem_ln23"/></StgValue>
</operation>

<operation id="97" st_id="8" stage="3" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop_begin:7  %urem_ln30 = urem i5 %select_ln30_1, 3

]]></Node>
<StgValue><ssdm name="urem_ln30"/></StgValue>
</operation>

<operation id="98" st_id="8" stage="3" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop_begin:56  %urem_ln23_1 = urem i5 %add_ln23_9, 3

]]></Node>
<StgValue><ssdm name="urem_ln23_1"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="99" st_id="9" stage="2" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
:12  %urem_ln23 = urem i5 %c_0, 3

]]></Node>
<StgValue><ssdm name="urem_ln23"/></StgValue>
</operation>

<operation id="100" st_id="9" stage="2" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop_begin:7  %urem_ln30 = urem i5 %select_ln30_1, 3

]]></Node>
<StgValue><ssdm name="urem_ln30"/></StgValue>
</operation>

<operation id="101" st_id="9" stage="2" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop_begin:56  %urem_ln23_1 = urem i5 %add_ln23_9, 3

]]></Node>
<StgValue><ssdm name="urem_ln23_1"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="102" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="12" op_0_bw="5">
<![CDATA[
:5  %zext_ln23_1 = zext i5 %r_0 to i12

]]></Node>
<StgValue><ssdm name="zext_ln23_1"/></StgValue>
</operation>

<operation id="103" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:6  %mul_ln23 = mul i12 43, %zext_ln23_1

]]></Node>
<StgValue><ssdm name="mul_ln23"/></StgValue>
</operation>

<operation id="104" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="5" op_0_bw="5" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7  %udiv_ln = call i5 @_ssdm_op_PartSelect.i5.i12.i32.i32(i12 %mul_ln23, i32 7, i32 11)

]]></Node>
<StgValue><ssdm name="udiv_ln"/></StgValue>
</operation>

<operation id="105" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="12" op_0_bw="5">
<![CDATA[
:9  %zext_ln23_2 = zext i5 %r to i12

]]></Node>
<StgValue><ssdm name="zext_ln23_2"/></StgValue>
</operation>

<operation id="106" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:10  %mul_ln23_1 = mul i12 43, %zext_ln23_2

]]></Node>
<StgValue><ssdm name="mul_ln23_1"/></StgValue>
</operation>

<operation id="107" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="5" op_0_bw="5" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
:11  %udiv_ln23_4 = call i5 @_ssdm_op_PartSelect.i5.i12.i32.i32(i12 %mul_ln23_1, i32 7, i32 11)

]]></Node>
<StgValue><ssdm name="udiv_ln23_4"/></StgValue>
</operation>

<operation id="108" st_id="10" stage="1" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
:12  %urem_ln23 = urem i5 %c_0, 3

]]></Node>
<StgValue><ssdm name="urem_ln23"/></StgValue>
</operation>

<operation id="109" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="and_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="3" op_0_bw="3">
<![CDATA[
:13  %trunc_ln23 = trunc i5 %urem_ln23 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln23"/></StgValue>
</operation>

<operation id="110" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="and_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="12" op_0_bw="5">
<![CDATA[
:14  %zext_ln23_3 = zext i5 %c_0 to i12

]]></Node>
<StgValue><ssdm name="zext_ln23_3"/></StgValue>
</operation>

<operation id="111" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="and_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:15  %mul_ln23_2 = mul i12 43, %zext_ln23_3

]]></Node>
<StgValue><ssdm name="mul_ln23_2"/></StgValue>
</operation>

<operation id="112" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="and_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="5" op_0_bw="5" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
:16  %udiv_ln23_1 = call i5 @_ssdm_op_PartSelect.i5.i12.i32.i32(i12 %mul_ln23_2, i32 7, i32 11)

]]></Node>
<StgValue><ssdm name="udiv_ln23_1"/></StgValue>
</operation>

<operation id="113" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="and_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:17  %c = add i5 1, %c_0

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="114" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="and_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="12" op_0_bw="5">
<![CDATA[
:18  %zext_ln23_4 = zext i5 %c to i12

]]></Node>
<StgValue><ssdm name="zext_ln23_4"/></StgValue>
</operation>

<operation id="115" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="and_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:19  %mul_ln23_3 = mul i12 43, %zext_ln23_4

]]></Node>
<StgValue><ssdm name="mul_ln23_3"/></StgValue>
</operation>

<operation id="116" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="and_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="5" op_0_bw="5" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
:20  %udiv_ln23_2 = call i5 @_ssdm_op_PartSelect.i5.i12.i32.i32(i12 %mul_ln23_3, i32 7, i32 11)

]]></Node>
<StgValue><ssdm name="udiv_ln23_2"/></StgValue>
</operation>

<operation id="117" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="and_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:21  %add_ln23_1 = add i5 2, %c_0

]]></Node>
<StgValue><ssdm name="add_ln23_1"/></StgValue>
</operation>

<operation id="118" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="and_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="12" op_0_bw="5">
<![CDATA[
:22  %zext_ln23_5 = zext i5 %add_ln23_1 to i12

]]></Node>
<StgValue><ssdm name="zext_ln23_5"/></StgValue>
</operation>

<operation id="119" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="and_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:23  %mul_ln23_4 = mul i12 43, %zext_ln23_5

]]></Node>
<StgValue><ssdm name="mul_ln23_4"/></StgValue>
</operation>

<operation id="120" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
<literal name="and_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="5" op_0_bw="5" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
:24  %udiv_ln23_3 = call i5 @_ssdm_op_PartSelect.i5.i12.i32.i32(i12 %mul_ln23_4, i32 7, i32 11)

]]></Node>
<StgValue><ssdm name="udiv_ln23_3"/></StgValue>
</operation>

<operation id="121" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:27  br i1 %icmp_ln8, label %2, label %Filter1_Loop_begin

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>

<operation id="122" st_id="10" stage="1" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop_begin:7  %urem_ln30 = urem i5 %select_ln30_1, 3

]]></Node>
<StgValue><ssdm name="urem_ln30"/></StgValue>
</operation>

<operation id="123" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="3" op_0_bw="3">
<![CDATA[
Filter1_Loop_begin:8  %trunc_ln30 = trunc i5 %urem_ln30 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln30"/></StgValue>
</operation>

<operation id="124" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
Filter1_Loop_begin:9  %select_ln30_2 = select i1 %icmp_ln11, i5 %udiv_ln23_4, i5 %udiv_ln

]]></Node>
<StgValue><ssdm name="select_ln30_2"/></StgValue>
</operation>

<operation id="125" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="5">
<![CDATA[
Filter1_Loop_begin:10  %zext_ln30_1 = zext i5 %select_ln30_2 to i8

]]></Node>
<StgValue><ssdm name="zext_ln30_1"/></StgValue>
</operation>

<operation id="126" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
Filter1_Loop_begin:11  %p_shl1_cast = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %select_ln30_2, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="127" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
Filter1_Loop_begin:12  %tmp = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %select_ln30_2, i1 false)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="128" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="6">
<![CDATA[
Filter1_Loop_begin:13  %zext_ln23_6 = zext i6 %tmp to i8

]]></Node>
<StgValue><ssdm name="zext_ln23_6"/></StgValue>
</operation>

<operation id="129" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Filter1_Loop_begin:14  %add_ln23 = add i8 %zext_ln23_6, %p_shl1_cast

]]></Node>
<StgValue><ssdm name="add_ln23"/></StgValue>
</operation>

<operation id="130" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Filter1_Loop_begin:15  %add_ln23_3 = add i8 %zext_ln30_1, %p_shl1_cast

]]></Node>
<StgValue><ssdm name="add_ln23_3"/></StgValue>
</operation>

<operation id="131" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop_begin:16  %add_ln23_4 = add i5 2, %r_0

]]></Node>
<StgValue><ssdm name="add_ln23_4"/></StgValue>
</operation>

<operation id="132" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="12" op_0_bw="5">
<![CDATA[
Filter1_Loop_begin:17  %zext_ln23_8 = zext i5 %add_ln23_4 to i12

]]></Node>
<StgValue><ssdm name="zext_ln23_8"/></StgValue>
</operation>

<operation id="133" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter1_Loop_begin:18  %mul_ln23_5 = mul i12 43, %zext_ln23_8

]]></Node>
<StgValue><ssdm name="mul_ln23_5"/></StgValue>
</operation>

<operation id="134" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="5" op_0_bw="5" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
Filter1_Loop_begin:19  %udiv_ln23_4_mid1 = call i5 @_ssdm_op_PartSelect.i5.i12.i32.i32(i12 %mul_ln23_5, i32 7, i32 11)

]]></Node>
<StgValue><ssdm name="udiv_ln23_4_mid1"/></StgValue>
</operation>

<operation id="135" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
Filter1_Loop_begin:20  %select_ln30_3 = select i1 %icmp_ln11, i5 %udiv_ln23_4_mid1, i5 %udiv_ln23_4

]]></Node>
<StgValue><ssdm name="select_ln30_3"/></StgValue>
</operation>

<operation id="136" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="5">
<![CDATA[
Filter1_Loop_begin:21  %zext_ln30_2 = zext i5 %select_ln30_3 to i8

]]></Node>
<StgValue><ssdm name="zext_ln30_2"/></StgValue>
</operation>

<operation id="137" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
Filter1_Loop_begin:22  %p_shl4_cast = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %select_ln30_3, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl4_cast"/></StgValue>
</operation>

<operation id="138" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
Filter1_Loop_begin:23  %tmp_11 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %select_ln30_3, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="139" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="6">
<![CDATA[
Filter1_Loop_begin:24  %zext_ln23_9 = zext i6 %tmp_11 to i8

]]></Node>
<StgValue><ssdm name="zext_ln23_9"/></StgValue>
</operation>

<operation id="140" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Filter1_Loop_begin:25  %add_ln23_5 = add i8 %zext_ln23_9, %p_shl4_cast

]]></Node>
<StgValue><ssdm name="add_ln23_5"/></StgValue>
</operation>

<operation id="141" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Filter1_Loop_begin:26  %add_ln23_6 = add i8 %zext_ln30_2, %p_shl4_cast

]]></Node>
<StgValue><ssdm name="add_ln23_6"/></StgValue>
</operation>

<operation id="142" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
Filter1_Loop_begin:27  %select_ln30_4 = select i1 %icmp_ln11, i5 3, i5 2

]]></Node>
<StgValue><ssdm name="select_ln30_4"/></StgValue>
</operation>

<operation id="143" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop_begin:28  %add_ln30 = add i5 %r_0, %select_ln30_4

]]></Node>
<StgValue><ssdm name="add_ln30"/></StgValue>
</operation>

<operation id="144" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="12" op_0_bw="5">
<![CDATA[
Filter1_Loop_begin:29  %zext_ln30_3 = zext i5 %add_ln30 to i12

]]></Node>
<StgValue><ssdm name="zext_ln30_3"/></StgValue>
</operation>

<operation id="145" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter1_Loop_begin:30  %mul_ln30_1 = mul i12 43, %zext_ln30_3

]]></Node>
<StgValue><ssdm name="mul_ln30_1"/></StgValue>
</operation>

<operation id="146" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="5" op_0_bw="5" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
Filter1_Loop_begin:31  %zext_ln23_6_mid2_v = call i5 @_ssdm_op_PartSelect.i5.i12.i32.i32(i12 %mul_ln30_1, i32 7, i32 11)

]]></Node>
<StgValue><ssdm name="zext_ln23_6_mid2_v"/></StgValue>
</operation>

<operation id="147" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="5">
<![CDATA[
Filter1_Loop_begin:32  %zext_ln23_10 = zext i5 %zext_ln23_6_mid2_v to i8

]]></Node>
<StgValue><ssdm name="zext_ln23_10"/></StgValue>
</operation>

<operation id="148" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
Filter1_Loop_begin:33  %tmp_10 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %zext_ln23_6_mid2_v, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="149" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
Filter1_Loop_begin:34  %tmp_12 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %zext_ln23_6_mid2_v, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="150" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="6">
<![CDATA[
Filter1_Loop_begin:35  %zext_ln23_11 = zext i6 %tmp_12 to i8

]]></Node>
<StgValue><ssdm name="zext_ln23_11"/></StgValue>
</operation>

<operation id="151" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Filter1_Loop_begin:36  %add_ln23_7 = add i8 %zext_ln23_11, %tmp_10

]]></Node>
<StgValue><ssdm name="add_ln23_7"/></StgValue>
</operation>

<operation id="152" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Filter1_Loop_begin:37  %add_ln23_8 = add i8 %zext_ln23_10, %tmp_10

]]></Node>
<StgValue><ssdm name="add_ln23_8"/></StgValue>
</operation>

<operation id="153" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="and_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
Filter1_Loop_begin:38  %select_ln30_5 = select i1 %icmp_ln11, i3 0, i3 %trunc_ln23

]]></Node>
<StgValue><ssdm name="select_ln30_5"/></StgValue>
</operation>

<operation id="154" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="and_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
Filter1_Loop_begin:39  %select_ln30_6 = select i1 %icmp_ln11, i5 0, i5 %udiv_ln23_1

]]></Node>
<StgValue><ssdm name="select_ln30_6"/></StgValue>
</operation>

<operation id="155" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="and_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
Filter1_Loop_begin:40  %select_ln30_7 = select i1 %icmp_ln11, i5 0, i5 %udiv_ln23_2

]]></Node>
<StgValue><ssdm name="select_ln30_7"/></StgValue>
</operation>

<operation id="156" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="and_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
Filter1_Loop_begin:41  %select_ln30_8 = select i1 %icmp_ln11, i5 0, i5 %udiv_ln23_3

]]></Node>
<StgValue><ssdm name="select_ln30_8"/></StgValue>
</operation>

<operation id="157" st_id="10" stage="1" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="3" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop_begin:56  %urem_ln23_1 = urem i5 %add_ln23_9, 3

]]></Node>
<StgValue><ssdm name="urem_ln23_1"/></StgValue>
</operation>

<operation id="158" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="and_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="3" op_0_bw="3">
<![CDATA[
Filter1_Loop_begin:57  %trunc_ln23_1 = trunc i5 %urem_ln23_1 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln23_1"/></StgValue>
</operation>

<operation id="159" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
Filter1_Loop_begin:58  %select_ln30_11 = select i1 %and_ln30, i3 %trunc_ln23_1, i3 %select_ln30_5

]]></Node>
<StgValue><ssdm name="select_ln30_11"/></StgValue>
</operation>

<operation id="160" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="and_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="12" op_0_bw="5">
<![CDATA[
Filter1_Loop_begin:59  %zext_ln23_12 = zext i5 %add_ln23_9 to i12

]]></Node>
<StgValue><ssdm name="zext_ln23_12"/></StgValue>
</operation>

<operation id="161" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="and_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter1_Loop_begin:60  %mul_ln23_6 = mul i12 43, %zext_ln23_12

]]></Node>
<StgValue><ssdm name="mul_ln23_6"/></StgValue>
</operation>

<operation id="162" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="and_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="5" op_0_bw="5" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
Filter1_Loop_begin:61  %udiv_ln23_1_mid1 = call i5 @_ssdm_op_PartSelect.i5.i12.i32.i32(i12 %mul_ln23_6, i32 7, i32 11)

]]></Node>
<StgValue><ssdm name="udiv_ln23_1_mid1"/></StgValue>
</operation>

<operation id="163" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
Filter1_Loop_begin:62  %select_ln30_12 = select i1 %and_ln30, i5 %udiv_ln23_1_mid1, i5 %select_ln30_6

]]></Node>
<StgValue><ssdm name="select_ln30_12"/></StgValue>
</operation>

<operation id="164" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="5">
<![CDATA[
Filter1_Loop_begin:63  %zext_ln30_6 = zext i5 %select_ln30_12 to i8

]]></Node>
<StgValue><ssdm name="zext_ln30_6"/></StgValue>
</operation>

<operation id="165" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Filter1_Loop_begin:64  %add_ln23_10 = add i8 %add_ln23_7, %zext_ln30_6

]]></Node>
<StgValue><ssdm name="add_ln23_10"/></StgValue>
</operation>

<operation id="166" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="8">
<![CDATA[
Filter1_Loop_begin:65  %zext_ln23_13 = zext i8 %add_ln23_10 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_13"/></StgValue>
</operation>

<operation id="167" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:66  %input_0_0_addr = getelementptr [100 x float]* %input_0_0, i64 0, i64 %zext_ln23_13

]]></Node>
<StgValue><ssdm name="input_0_0_addr"/></StgValue>
</operation>

<operation id="168" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Filter1_Loop_begin:67  %add_ln23_11 = add i8 %add_ln23_5, %zext_ln30_6

]]></Node>
<StgValue><ssdm name="add_ln23_11"/></StgValue>
</operation>

<operation id="169" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="8">
<![CDATA[
Filter1_Loop_begin:68  %zext_ln23_14 = zext i8 %add_ln23_11 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_14"/></StgValue>
</operation>

<operation id="170" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:69  %input_0_0_addr_1 = getelementptr [100 x float]* %input_0_0, i64 0, i64 %zext_ln23_14

]]></Node>
<StgValue><ssdm name="input_0_0_addr_1"/></StgValue>
</operation>

<operation id="171" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Filter1_Loop_begin:70  %add_ln23_12 = add i8 %add_ln23, %zext_ln30_6

]]></Node>
<StgValue><ssdm name="add_ln23_12"/></StgValue>
</operation>

<operation id="172" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="8">
<![CDATA[
Filter1_Loop_begin:71  %zext_ln23_15 = zext i8 %add_ln23_12 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_15"/></StgValue>
</operation>

<operation id="173" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:72  %input_0_0_addr_2 = getelementptr [100 x float]* %input_0_0, i64 0, i64 %zext_ln23_15

]]></Node>
<StgValue><ssdm name="input_0_0_addr_2"/></StgValue>
</operation>

<operation id="174" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Filter1_Loop_begin:73  %add_ln23_13 = add i8 %add_ln23_8, %zext_ln30_6

]]></Node>
<StgValue><ssdm name="add_ln23_13"/></StgValue>
</operation>

<operation id="175" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="8">
<![CDATA[
Filter1_Loop_begin:74  %zext_ln23_16 = zext i8 %add_ln23_13 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_16"/></StgValue>
</operation>

<operation id="176" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:75  %input_0_1_addr = getelementptr [90 x float]* %input_0_1, i64 0, i64 %zext_ln23_16

]]></Node>
<StgValue><ssdm name="input_0_1_addr"/></StgValue>
</operation>

<operation id="177" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Filter1_Loop_begin:76  %add_ln23_14 = add i8 %add_ln23_6, %zext_ln30_6

]]></Node>
<StgValue><ssdm name="add_ln23_14"/></StgValue>
</operation>

<operation id="178" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="8">
<![CDATA[
Filter1_Loop_begin:77  %zext_ln23_17 = zext i8 %add_ln23_14 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_17"/></StgValue>
</operation>

<operation id="179" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:78  %input_0_1_addr_1 = getelementptr [90 x float]* %input_0_1, i64 0, i64 %zext_ln23_17

]]></Node>
<StgValue><ssdm name="input_0_1_addr_1"/></StgValue>
</operation>

<operation id="180" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Filter1_Loop_begin:79  %add_ln23_15 = add i8 %add_ln23_3, %zext_ln30_6

]]></Node>
<StgValue><ssdm name="add_ln23_15"/></StgValue>
</operation>

<operation id="181" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="8">
<![CDATA[
Filter1_Loop_begin:80  %zext_ln23_18 = zext i8 %add_ln23_15 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_18"/></StgValue>
</operation>

<operation id="182" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:81  %input_0_1_addr_2 = getelementptr [90 x float]* %input_0_1, i64 0, i64 %zext_ln23_18

]]></Node>
<StgValue><ssdm name="input_0_1_addr_2"/></StgValue>
</operation>

<operation id="183" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:82  %input_0_2_addr = getelementptr [90 x float]* %input_0_2, i64 0, i64 %zext_ln23_16

]]></Node>
<StgValue><ssdm name="input_0_2_addr"/></StgValue>
</operation>

<operation id="184" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:83  %input_0_2_addr_1 = getelementptr [90 x float]* %input_0_2, i64 0, i64 %zext_ln23_17

]]></Node>
<StgValue><ssdm name="input_0_2_addr_1"/></StgValue>
</operation>

<operation id="185" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:84  %input_0_2_addr_2 = getelementptr [90 x float]* %input_0_2, i64 0, i64 %zext_ln23_18

]]></Node>
<StgValue><ssdm name="input_0_2_addr_2"/></StgValue>
</operation>

<operation id="186" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:85  %input_1_0_addr = getelementptr [90 x float]* %input_1_0, i64 0, i64 %zext_ln23_13

]]></Node>
<StgValue><ssdm name="input_1_0_addr"/></StgValue>
</operation>

<operation id="187" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:86  %input_1_0_addr_1 = getelementptr [90 x float]* %input_1_0, i64 0, i64 %zext_ln23_14

]]></Node>
<StgValue><ssdm name="input_1_0_addr_1"/></StgValue>
</operation>

<operation id="188" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:87  %input_1_0_addr_2 = getelementptr [90 x float]* %input_1_0, i64 0, i64 %zext_ln23_15

]]></Node>
<StgValue><ssdm name="input_1_0_addr_2"/></StgValue>
</operation>

<operation id="189" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:88  %input_1_1_addr = getelementptr [81 x float]* %input_1_1, i64 0, i64 %zext_ln23_16

]]></Node>
<StgValue><ssdm name="input_1_1_addr"/></StgValue>
</operation>

<operation id="190" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:89  %input_1_1_addr_1 = getelementptr [81 x float]* %input_1_1, i64 0, i64 %zext_ln23_17

]]></Node>
<StgValue><ssdm name="input_1_1_addr_1"/></StgValue>
</operation>

<operation id="191" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:90  %input_1_1_addr_2 = getelementptr [81 x float]* %input_1_1, i64 0, i64 %zext_ln23_18

]]></Node>
<StgValue><ssdm name="input_1_1_addr_2"/></StgValue>
</operation>

<operation id="192" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:91  %input_1_2_addr = getelementptr [81 x float]* %input_1_2, i64 0, i64 %zext_ln23_16

]]></Node>
<StgValue><ssdm name="input_1_2_addr"/></StgValue>
</operation>

<operation id="193" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:92  %input_1_2_addr_1 = getelementptr [81 x float]* %input_1_2, i64 0, i64 %zext_ln23_17

]]></Node>
<StgValue><ssdm name="input_1_2_addr_1"/></StgValue>
</operation>

<operation id="194" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:93  %input_1_2_addr_2 = getelementptr [81 x float]* %input_1_2, i64 0, i64 %zext_ln23_18

]]></Node>
<StgValue><ssdm name="input_1_2_addr_2"/></StgValue>
</operation>

<operation id="195" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:94  %input_2_0_addr = getelementptr [90 x float]* %input_2_0, i64 0, i64 %zext_ln23_13

]]></Node>
<StgValue><ssdm name="input_2_0_addr"/></StgValue>
</operation>

<operation id="196" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:95  %input_2_0_addr_1 = getelementptr [90 x float]* %input_2_0, i64 0, i64 %zext_ln23_14

]]></Node>
<StgValue><ssdm name="input_2_0_addr_1"/></StgValue>
</operation>

<operation id="197" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:96  %input_2_0_addr_2 = getelementptr [90 x float]* %input_2_0, i64 0, i64 %zext_ln23_15

]]></Node>
<StgValue><ssdm name="input_2_0_addr_2"/></StgValue>
</operation>

<operation id="198" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:97  %input_2_1_addr = getelementptr [81 x float]* %input_2_1, i64 0, i64 %zext_ln23_16

]]></Node>
<StgValue><ssdm name="input_2_1_addr"/></StgValue>
</operation>

<operation id="199" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:98  %input_2_1_addr_1 = getelementptr [81 x float]* %input_2_1, i64 0, i64 %zext_ln23_17

]]></Node>
<StgValue><ssdm name="input_2_1_addr_1"/></StgValue>
</operation>

<operation id="200" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:99  %input_2_1_addr_2 = getelementptr [81 x float]* %input_2_1, i64 0, i64 %zext_ln23_18

]]></Node>
<StgValue><ssdm name="input_2_1_addr_2"/></StgValue>
</operation>

<operation id="201" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:100  %input_2_2_addr = getelementptr [81 x float]* %input_2_2, i64 0, i64 %zext_ln23_16

]]></Node>
<StgValue><ssdm name="input_2_2_addr"/></StgValue>
</operation>

<operation id="202" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:101  %input_2_2_addr_1 = getelementptr [81 x float]* %input_2_2, i64 0, i64 %zext_ln23_17

]]></Node>
<StgValue><ssdm name="input_2_2_addr_1"/></StgValue>
</operation>

<operation id="203" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:102  %input_2_2_addr_2 = getelementptr [81 x float]* %input_2_2, i64 0, i64 %zext_ln23_18

]]></Node>
<StgValue><ssdm name="input_2_2_addr_2"/></StgValue>
</operation>

<operation id="204" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="and_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop_begin:103  %add_ln23_16 = add i5 2, %select_ln30

]]></Node>
<StgValue><ssdm name="add_ln23_16"/></StgValue>
</operation>

<operation id="205" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="and_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="12" op_0_bw="5">
<![CDATA[
Filter1_Loop_begin:104  %zext_ln23_19 = zext i5 %add_ln23_16 to i12

]]></Node>
<StgValue><ssdm name="zext_ln23_19"/></StgValue>
</operation>

<operation id="206" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="and_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter1_Loop_begin:105  %mul_ln23_7 = mul i12 43, %zext_ln23_19

]]></Node>
<StgValue><ssdm name="mul_ln23_7"/></StgValue>
</operation>

<operation id="207" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="and_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="5" op_0_bw="5" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
Filter1_Loop_begin:106  %udiv_ln23_2_mid1 = call i5 @_ssdm_op_PartSelect.i5.i12.i32.i32(i12 %mul_ln23_7, i32 7, i32 11)

]]></Node>
<StgValue><ssdm name="udiv_ln23_2_mid1"/></StgValue>
</operation>

<operation id="208" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
Filter1_Loop_begin:107  %select_ln30_13 = select i1 %and_ln30, i5 %udiv_ln23_2_mid1, i5 %select_ln30_7

]]></Node>
<StgValue><ssdm name="select_ln30_13"/></StgValue>
</operation>

<operation id="209" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="5">
<![CDATA[
Filter1_Loop_begin:108  %zext_ln30_7 = zext i5 %select_ln30_13 to i8

]]></Node>
<StgValue><ssdm name="zext_ln30_7"/></StgValue>
</operation>

<operation id="210" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Filter1_Loop_begin:109  %add_ln23_17 = add i8 %add_ln23_7, %zext_ln30_7

]]></Node>
<StgValue><ssdm name="add_ln23_17"/></StgValue>
</operation>

<operation id="211" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="8">
<![CDATA[
Filter1_Loop_begin:110  %zext_ln23_20 = zext i8 %add_ln23_17 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_20"/></StgValue>
</operation>

<operation id="212" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:111  %input_0_0_addr_3 = getelementptr [100 x float]* %input_0_0, i64 0, i64 %zext_ln23_20

]]></Node>
<StgValue><ssdm name="input_0_0_addr_3"/></StgValue>
</operation>

<operation id="213" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Filter1_Loop_begin:112  %add_ln23_18 = add i8 %add_ln23_5, %zext_ln30_7

]]></Node>
<StgValue><ssdm name="add_ln23_18"/></StgValue>
</operation>

<operation id="214" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="8">
<![CDATA[
Filter1_Loop_begin:113  %zext_ln23_21 = zext i8 %add_ln23_18 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_21"/></StgValue>
</operation>

<operation id="215" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:114  %input_0_0_addr_4 = getelementptr [100 x float]* %input_0_0, i64 0, i64 %zext_ln23_21

]]></Node>
<StgValue><ssdm name="input_0_0_addr_4"/></StgValue>
</operation>

<operation id="216" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Filter1_Loop_begin:115  %add_ln23_19 = add i8 %add_ln23, %zext_ln30_7

]]></Node>
<StgValue><ssdm name="add_ln23_19"/></StgValue>
</operation>

<operation id="217" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="8">
<![CDATA[
Filter1_Loop_begin:116  %zext_ln23_22 = zext i8 %add_ln23_19 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_22"/></StgValue>
</operation>

<operation id="218" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:117  %input_0_0_addr_5 = getelementptr [100 x float]* %input_0_0, i64 0, i64 %zext_ln23_22

]]></Node>
<StgValue><ssdm name="input_0_0_addr_5"/></StgValue>
</operation>

<operation id="219" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Filter1_Loop_begin:118  %add_ln23_20 = add i8 %add_ln23_8, %zext_ln30_7

]]></Node>
<StgValue><ssdm name="add_ln23_20"/></StgValue>
</operation>

<operation id="220" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="8">
<![CDATA[
Filter1_Loop_begin:119  %zext_ln23_23 = zext i8 %add_ln23_20 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_23"/></StgValue>
</operation>

<operation id="221" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:120  %input_0_1_addr_3 = getelementptr [90 x float]* %input_0_1, i64 0, i64 %zext_ln23_23

]]></Node>
<StgValue><ssdm name="input_0_1_addr_3"/></StgValue>
</operation>

<operation id="222" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Filter1_Loop_begin:121  %add_ln23_21 = add i8 %add_ln23_6, %zext_ln30_7

]]></Node>
<StgValue><ssdm name="add_ln23_21"/></StgValue>
</operation>

<operation id="223" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="8">
<![CDATA[
Filter1_Loop_begin:122  %zext_ln23_24 = zext i8 %add_ln23_21 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_24"/></StgValue>
</operation>

<operation id="224" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:123  %input_0_1_addr_4 = getelementptr [90 x float]* %input_0_1, i64 0, i64 %zext_ln23_24

]]></Node>
<StgValue><ssdm name="input_0_1_addr_4"/></StgValue>
</operation>

<operation id="225" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Filter1_Loop_begin:124  %add_ln23_22 = add i8 %add_ln23_3, %zext_ln30_7

]]></Node>
<StgValue><ssdm name="add_ln23_22"/></StgValue>
</operation>

<operation id="226" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="8">
<![CDATA[
Filter1_Loop_begin:125  %zext_ln23_25 = zext i8 %add_ln23_22 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_25"/></StgValue>
</operation>

<operation id="227" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:126  %input_0_1_addr_5 = getelementptr [90 x float]* %input_0_1, i64 0, i64 %zext_ln23_25

]]></Node>
<StgValue><ssdm name="input_0_1_addr_5"/></StgValue>
</operation>

<operation id="228" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:127  %input_0_2_addr_3 = getelementptr [90 x float]* %input_0_2, i64 0, i64 %zext_ln23_23

]]></Node>
<StgValue><ssdm name="input_0_2_addr_3"/></StgValue>
</operation>

<operation id="229" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:128  %input_0_2_addr_4 = getelementptr [90 x float]* %input_0_2, i64 0, i64 %zext_ln23_24

]]></Node>
<StgValue><ssdm name="input_0_2_addr_4"/></StgValue>
</operation>

<operation id="230" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:129  %input_0_2_addr_5 = getelementptr [90 x float]* %input_0_2, i64 0, i64 %zext_ln23_25

]]></Node>
<StgValue><ssdm name="input_0_2_addr_5"/></StgValue>
</operation>

<operation id="231" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:130  %input_1_0_addr_3 = getelementptr [90 x float]* %input_1_0, i64 0, i64 %zext_ln23_20

]]></Node>
<StgValue><ssdm name="input_1_0_addr_3"/></StgValue>
</operation>

<operation id="232" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:131  %input_1_0_addr_4 = getelementptr [90 x float]* %input_1_0, i64 0, i64 %zext_ln23_21

]]></Node>
<StgValue><ssdm name="input_1_0_addr_4"/></StgValue>
</operation>

<operation id="233" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:132  %input_1_0_addr_5 = getelementptr [90 x float]* %input_1_0, i64 0, i64 %zext_ln23_22

]]></Node>
<StgValue><ssdm name="input_1_0_addr_5"/></StgValue>
</operation>

<operation id="234" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:133  %input_1_1_addr_3 = getelementptr [81 x float]* %input_1_1, i64 0, i64 %zext_ln23_23

]]></Node>
<StgValue><ssdm name="input_1_1_addr_3"/></StgValue>
</operation>

<operation id="235" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:134  %input_1_1_addr_4 = getelementptr [81 x float]* %input_1_1, i64 0, i64 %zext_ln23_24

]]></Node>
<StgValue><ssdm name="input_1_1_addr_4"/></StgValue>
</operation>

<operation id="236" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:135  %input_1_1_addr_5 = getelementptr [81 x float]* %input_1_1, i64 0, i64 %zext_ln23_25

]]></Node>
<StgValue><ssdm name="input_1_1_addr_5"/></StgValue>
</operation>

<operation id="237" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:136  %input_1_2_addr_3 = getelementptr [81 x float]* %input_1_2, i64 0, i64 %zext_ln23_23

]]></Node>
<StgValue><ssdm name="input_1_2_addr_3"/></StgValue>
</operation>

<operation id="238" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:137  %input_1_2_addr_4 = getelementptr [81 x float]* %input_1_2, i64 0, i64 %zext_ln23_24

]]></Node>
<StgValue><ssdm name="input_1_2_addr_4"/></StgValue>
</operation>

<operation id="239" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:138  %input_1_2_addr_5 = getelementptr [81 x float]* %input_1_2, i64 0, i64 %zext_ln23_25

]]></Node>
<StgValue><ssdm name="input_1_2_addr_5"/></StgValue>
</operation>

<operation id="240" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:139  %input_2_0_addr_3 = getelementptr [90 x float]* %input_2_0, i64 0, i64 %zext_ln23_20

]]></Node>
<StgValue><ssdm name="input_2_0_addr_3"/></StgValue>
</operation>

<operation id="241" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:140  %input_2_0_addr_4 = getelementptr [90 x float]* %input_2_0, i64 0, i64 %zext_ln23_21

]]></Node>
<StgValue><ssdm name="input_2_0_addr_4"/></StgValue>
</operation>

<operation id="242" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:141  %input_2_0_addr_5 = getelementptr [90 x float]* %input_2_0, i64 0, i64 %zext_ln23_22

]]></Node>
<StgValue><ssdm name="input_2_0_addr_5"/></StgValue>
</operation>

<operation id="243" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:142  %input_2_1_addr_3 = getelementptr [81 x float]* %input_2_1, i64 0, i64 %zext_ln23_23

]]></Node>
<StgValue><ssdm name="input_2_1_addr_3"/></StgValue>
</operation>

<operation id="244" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:143  %input_2_1_addr_4 = getelementptr [81 x float]* %input_2_1, i64 0, i64 %zext_ln23_24

]]></Node>
<StgValue><ssdm name="input_2_1_addr_4"/></StgValue>
</operation>

<operation id="245" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:144  %input_2_1_addr_5 = getelementptr [81 x float]* %input_2_1, i64 0, i64 %zext_ln23_25

]]></Node>
<StgValue><ssdm name="input_2_1_addr_5"/></StgValue>
</operation>

<operation id="246" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:145  %input_2_2_addr_3 = getelementptr [81 x float]* %input_2_2, i64 0, i64 %zext_ln23_23

]]></Node>
<StgValue><ssdm name="input_2_2_addr_3"/></StgValue>
</operation>

<operation id="247" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:146  %input_2_2_addr_4 = getelementptr [81 x float]* %input_2_2, i64 0, i64 %zext_ln23_24

]]></Node>
<StgValue><ssdm name="input_2_2_addr_4"/></StgValue>
</operation>

<operation id="248" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:147  %input_2_2_addr_5 = getelementptr [81 x float]* %input_2_2, i64 0, i64 %zext_ln23_25

]]></Node>
<StgValue><ssdm name="input_2_2_addr_5"/></StgValue>
</operation>

<operation id="249" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="and_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop_begin:148  %add_ln23_23 = add i5 3, %select_ln30

]]></Node>
<StgValue><ssdm name="add_ln23_23"/></StgValue>
</operation>

<operation id="250" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="and_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="12" op_0_bw="5">
<![CDATA[
Filter1_Loop_begin:149  %zext_ln23_26 = zext i5 %add_ln23_23 to i12

]]></Node>
<StgValue><ssdm name="zext_ln23_26"/></StgValue>
</operation>

<operation id="251" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="and_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter1_Loop_begin:150  %mul_ln23_8 = mul i12 43, %zext_ln23_26

]]></Node>
<StgValue><ssdm name="mul_ln23_8"/></StgValue>
</operation>

<operation id="252" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="and_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="5" op_0_bw="5" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
Filter1_Loop_begin:151  %udiv_ln23_3_mid1 = call i5 @_ssdm_op_PartSelect.i5.i12.i32.i32(i12 %mul_ln23_8, i32 7, i32 11)

]]></Node>
<StgValue><ssdm name="udiv_ln23_3_mid1"/></StgValue>
</operation>

<operation id="253" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
Filter1_Loop_begin:152  %select_ln30_14 = select i1 %and_ln30, i5 %udiv_ln23_3_mid1, i5 %select_ln30_8

]]></Node>
<StgValue><ssdm name="select_ln30_14"/></StgValue>
</operation>

<operation id="254" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="8" op_0_bw="5">
<![CDATA[
Filter1_Loop_begin:153  %zext_ln30_8 = zext i5 %select_ln30_14 to i8

]]></Node>
<StgValue><ssdm name="zext_ln30_8"/></StgValue>
</operation>

<operation id="255" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Filter1_Loop_begin:154  %add_ln23_24 = add i8 %add_ln23_7, %zext_ln30_8

]]></Node>
<StgValue><ssdm name="add_ln23_24"/></StgValue>
</operation>

<operation id="256" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="64" op_0_bw="8">
<![CDATA[
Filter1_Loop_begin:155  %zext_ln23_27 = zext i8 %add_ln23_24 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_27"/></StgValue>
</operation>

<operation id="257" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:156  %input_0_0_addr_6 = getelementptr [100 x float]* %input_0_0, i64 0, i64 %zext_ln23_27

]]></Node>
<StgValue><ssdm name="input_0_0_addr_6"/></StgValue>
</operation>

<operation id="258" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Filter1_Loop_begin:157  %add_ln23_25 = add i8 %add_ln23_5, %zext_ln30_8

]]></Node>
<StgValue><ssdm name="add_ln23_25"/></StgValue>
</operation>

<operation id="259" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="8">
<![CDATA[
Filter1_Loop_begin:158  %zext_ln23_28 = zext i8 %add_ln23_25 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_28"/></StgValue>
</operation>

<operation id="260" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:159  %input_0_0_addr_7 = getelementptr [100 x float]* %input_0_0, i64 0, i64 %zext_ln23_28

]]></Node>
<StgValue><ssdm name="input_0_0_addr_7"/></StgValue>
</operation>

<operation id="261" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Filter1_Loop_begin:160  %add_ln23_26 = add i8 %add_ln23, %zext_ln30_8

]]></Node>
<StgValue><ssdm name="add_ln23_26"/></StgValue>
</operation>

<operation id="262" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="8">
<![CDATA[
Filter1_Loop_begin:161  %zext_ln23_29 = zext i8 %add_ln23_26 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_29"/></StgValue>
</operation>

<operation id="263" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:162  %input_0_0_addr_8 = getelementptr [100 x float]* %input_0_0, i64 0, i64 %zext_ln23_29

]]></Node>
<StgValue><ssdm name="input_0_0_addr_8"/></StgValue>
</operation>

<operation id="264" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Filter1_Loop_begin:163  %add_ln23_27 = add i8 %add_ln23_8, %zext_ln30_8

]]></Node>
<StgValue><ssdm name="add_ln23_27"/></StgValue>
</operation>

<operation id="265" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="8">
<![CDATA[
Filter1_Loop_begin:164  %zext_ln23_30 = zext i8 %add_ln23_27 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_30"/></StgValue>
</operation>

<operation id="266" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:165  %input_0_1_addr_6 = getelementptr [90 x float]* %input_0_1, i64 0, i64 %zext_ln23_30

]]></Node>
<StgValue><ssdm name="input_0_1_addr_6"/></StgValue>
</operation>

<operation id="267" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Filter1_Loop_begin:166  %add_ln23_28 = add i8 %add_ln23_6, %zext_ln30_8

]]></Node>
<StgValue><ssdm name="add_ln23_28"/></StgValue>
</operation>

<operation id="268" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="64" op_0_bw="8">
<![CDATA[
Filter1_Loop_begin:167  %zext_ln23_31 = zext i8 %add_ln23_28 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_31"/></StgValue>
</operation>

<operation id="269" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:168  %input_0_1_addr_7 = getelementptr [90 x float]* %input_0_1, i64 0, i64 %zext_ln23_31

]]></Node>
<StgValue><ssdm name="input_0_1_addr_7"/></StgValue>
</operation>

<operation id="270" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Filter1_Loop_begin:169  %add_ln23_29 = add i8 %add_ln23_3, %zext_ln30_8

]]></Node>
<StgValue><ssdm name="add_ln23_29"/></StgValue>
</operation>

<operation id="271" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="64" op_0_bw="8">
<![CDATA[
Filter1_Loop_begin:170  %zext_ln23_32 = zext i8 %add_ln23_29 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_32"/></StgValue>
</operation>

<operation id="272" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:171  %input_0_1_addr_8 = getelementptr [90 x float]* %input_0_1, i64 0, i64 %zext_ln23_32

]]></Node>
<StgValue><ssdm name="input_0_1_addr_8"/></StgValue>
</operation>

<operation id="273" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:172  %input_0_2_addr_6 = getelementptr [90 x float]* %input_0_2, i64 0, i64 %zext_ln23_30

]]></Node>
<StgValue><ssdm name="input_0_2_addr_6"/></StgValue>
</operation>

<operation id="274" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:173  %input_0_2_addr_7 = getelementptr [90 x float]* %input_0_2, i64 0, i64 %zext_ln23_31

]]></Node>
<StgValue><ssdm name="input_0_2_addr_7"/></StgValue>
</operation>

<operation id="275" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:174  %input_0_2_addr_8 = getelementptr [90 x float]* %input_0_2, i64 0, i64 %zext_ln23_32

]]></Node>
<StgValue><ssdm name="input_0_2_addr_8"/></StgValue>
</operation>

<operation id="276" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:175  %input_1_0_addr_6 = getelementptr [90 x float]* %input_1_0, i64 0, i64 %zext_ln23_27

]]></Node>
<StgValue><ssdm name="input_1_0_addr_6"/></StgValue>
</operation>

<operation id="277" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:176  %input_1_0_addr_7 = getelementptr [90 x float]* %input_1_0, i64 0, i64 %zext_ln23_28

]]></Node>
<StgValue><ssdm name="input_1_0_addr_7"/></StgValue>
</operation>

<operation id="278" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:177  %input_1_0_addr_8 = getelementptr [90 x float]* %input_1_0, i64 0, i64 %zext_ln23_29

]]></Node>
<StgValue><ssdm name="input_1_0_addr_8"/></StgValue>
</operation>

<operation id="279" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:178  %input_1_1_addr_6 = getelementptr [81 x float]* %input_1_1, i64 0, i64 %zext_ln23_30

]]></Node>
<StgValue><ssdm name="input_1_1_addr_6"/></StgValue>
</operation>

<operation id="280" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:179  %input_1_1_addr_7 = getelementptr [81 x float]* %input_1_1, i64 0, i64 %zext_ln23_31

]]></Node>
<StgValue><ssdm name="input_1_1_addr_7"/></StgValue>
</operation>

<operation id="281" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:180  %input_1_1_addr_8 = getelementptr [81 x float]* %input_1_1, i64 0, i64 %zext_ln23_32

]]></Node>
<StgValue><ssdm name="input_1_1_addr_8"/></StgValue>
</operation>

<operation id="282" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:181  %input_1_2_addr_6 = getelementptr [81 x float]* %input_1_2, i64 0, i64 %zext_ln23_30

]]></Node>
<StgValue><ssdm name="input_1_2_addr_6"/></StgValue>
</operation>

<operation id="283" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:182  %input_1_2_addr_7 = getelementptr [81 x float]* %input_1_2, i64 0, i64 %zext_ln23_31

]]></Node>
<StgValue><ssdm name="input_1_2_addr_7"/></StgValue>
</operation>

<operation id="284" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:183  %input_1_2_addr_8 = getelementptr [81 x float]* %input_1_2, i64 0, i64 %zext_ln23_32

]]></Node>
<StgValue><ssdm name="input_1_2_addr_8"/></StgValue>
</operation>

<operation id="285" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:184  %input_2_0_addr_6 = getelementptr [90 x float]* %input_2_0, i64 0, i64 %zext_ln23_27

]]></Node>
<StgValue><ssdm name="input_2_0_addr_6"/></StgValue>
</operation>

<operation id="286" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:185  %input_2_0_addr_7 = getelementptr [90 x float]* %input_2_0, i64 0, i64 %zext_ln23_28

]]></Node>
<StgValue><ssdm name="input_2_0_addr_7"/></StgValue>
</operation>

<operation id="287" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:186  %input_2_0_addr_8 = getelementptr [90 x float]* %input_2_0, i64 0, i64 %zext_ln23_29

]]></Node>
<StgValue><ssdm name="input_2_0_addr_8"/></StgValue>
</operation>

<operation id="288" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:187  %input_2_1_addr_6 = getelementptr [81 x float]* %input_2_1, i64 0, i64 %zext_ln23_30

]]></Node>
<StgValue><ssdm name="input_2_1_addr_6"/></StgValue>
</operation>

<operation id="289" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:188  %input_2_1_addr_7 = getelementptr [81 x float]* %input_2_1, i64 0, i64 %zext_ln23_31

]]></Node>
<StgValue><ssdm name="input_2_1_addr_7"/></StgValue>
</operation>

<operation id="290" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:189  %input_2_1_addr_8 = getelementptr [81 x float]* %input_2_1, i64 0, i64 %zext_ln23_32

]]></Node>
<StgValue><ssdm name="input_2_1_addr_8"/></StgValue>
</operation>

<operation id="291" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:190  %input_2_2_addr_6 = getelementptr [81 x float]* %input_2_2, i64 0, i64 %zext_ln23_30

]]></Node>
<StgValue><ssdm name="input_2_2_addr_6"/></StgValue>
</operation>

<operation id="292" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:191  %input_2_2_addr_7 = getelementptr [81 x float]* %input_2_2, i64 0, i64 %zext_ln23_31

]]></Node>
<StgValue><ssdm name="input_2_2_addr_7"/></StgValue>
</operation>

<operation id="293" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:192  %input_2_2_addr_8 = getelementptr [81 x float]* %input_2_2, i64 0, i64 %zext_ln23_32

]]></Node>
<StgValue><ssdm name="input_2_2_addr_8"/></StgValue>
</operation>

<operation id="294" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch52:0  switch i3 %select_ln30_11, label %branch104 [
    i3 0, label %branch102
    i3 1, label %branch103
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="295" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="7">
<![CDATA[
branch103:0  %input_1_1_load = load float* %input_1_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_1_1_load"/></StgValue>
</operation>

<operation id="296" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="7">
<![CDATA[
branch102:0  %input_1_0_load = load float* %input_1_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_1_0_load"/></StgValue>
</operation>

<operation id="297" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="7">
<![CDATA[
branch104:0  %input_1_2_load = load float* %input_1_2_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_1_2_load"/></StgValue>
</operation>

<operation id="298" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch51:0  switch i3 %select_ln30_11, label %branch50188 [
    i3 0, label %branch48184
    i3 1, label %branch49186
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="299" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="7">
<![CDATA[
branch49186:0  %input_0_1_load = load float* %input_0_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_0_1_load"/></StgValue>
</operation>

<operation id="300" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="7">
<![CDATA[
branch48184:0  %input_0_0_load = load float* %input_0_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_0_0_load"/></StgValue>
</operation>

<operation id="301" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="7">
<![CDATA[
branch50188:0  %input_0_2_load = load float* %input_0_2_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_0_2_load"/></StgValue>
</operation>

<operation id="302" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch53:0  switch i3 %select_ln30_11, label %branch158 [
    i3 0, label %branch156
    i3 1, label %branch157
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="303" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="7">
<![CDATA[
branch157:0  %input_2_1_load = load float* %input_2_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_2_1_load"/></StgValue>
</operation>

<operation id="304" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="7">
<![CDATA[
branch156:0  %input_2_0_load = load float* %input_2_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_2_0_load"/></StgValue>
</operation>

<operation id="305" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="7">
<![CDATA[
branch158:0  %input_2_2_load = load float* %input_2_2_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_2_2_load"/></StgValue>
</operation>

<operation id="306" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch46:0  switch i3 %select_ln30_11, label %branch98 [
    i3 0, label %branch96
    i3 1, label %branch97
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="307" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="7">
<![CDATA[
branch97:0  %input_1_2_load_1 = load float* %input_1_2_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_1_2_load_1"/></StgValue>
</operation>

<operation id="308" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="7">
<![CDATA[
branch96:0  %input_1_1_load_1 = load float* %input_1_1_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_1_1_load_1"/></StgValue>
</operation>

<operation id="309" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="7">
<![CDATA[
branch98:0  %input_1_0_load_1 = load float* %input_1_0_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_1_0_load_1"/></StgValue>
</operation>

<operation id="310" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch45:0  switch i3 %select_ln30_11, label %branch44168 [
    i3 0, label %branch42164
    i3 1, label %branch43166
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="311" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="7">
<![CDATA[
branch43166:0  %input_0_2_load_1 = load float* %input_0_2_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_0_2_load_1"/></StgValue>
</operation>

<operation id="312" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="7">
<![CDATA[
branch42164:0  %input_0_1_load_1 = load float* %input_0_1_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_0_1_load_1"/></StgValue>
</operation>

<operation id="313" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="7">
<![CDATA[
branch44168:0  %input_0_0_load_1 = load float* %input_0_0_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_0_0_load_1"/></StgValue>
</operation>

<operation id="314" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch47:0  switch i3 %select_ln30_11, label %branch152 [
    i3 0, label %branch150
    i3 1, label %branch151
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="315" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="7">
<![CDATA[
branch151:0  %input_2_2_load_1 = load float* %input_2_2_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_2_2_load_1"/></StgValue>
</operation>

<operation id="316" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="7">
<![CDATA[
branch150:0  %input_2_1_load_1 = load float* %input_2_1_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_2_1_load_1"/></StgValue>
</operation>

<operation id="317" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="7">
<![CDATA[
branch152:0  %input_2_0_load_1 = load float* %input_2_0_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_2_0_load_1"/></StgValue>
</operation>

<operation id="318" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch40:0  switch i3 %select_ln30_11, label %branch92 [
    i3 0, label %branch90
    i3 1, label %branch91
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="319" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="7">
<![CDATA[
branch91:0  %input_1_0_load_2 = load float* %input_1_0_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_1_0_load_2"/></StgValue>
</operation>

<operation id="320" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="7">
<![CDATA[
branch90:0  %input_1_2_load_2 = load float* %input_1_2_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_1_2_load_2"/></StgValue>
</operation>

<operation id="321" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="7">
<![CDATA[
branch92:0  %input_1_1_load_2 = load float* %input_1_1_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_1_1_load_2"/></StgValue>
</operation>

<operation id="322" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch39:0  switch i3 %select_ln30_11, label %branch38148 [
    i3 0, label %branch36144
    i3 1, label %branch37146
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="323" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="7">
<![CDATA[
branch37146:0  %input_0_0_load_2 = load float* %input_0_0_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_0_0_load_2"/></StgValue>
</operation>

<operation id="324" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="7">
<![CDATA[
branch36144:0  %input_0_2_load_2 = load float* %input_0_2_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_0_2_load_2"/></StgValue>
</operation>

<operation id="325" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="7">
<![CDATA[
branch38148:0  %input_0_1_load_2 = load float* %input_0_1_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_0_1_load_2"/></StgValue>
</operation>

<operation id="326" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch41:0  switch i3 %select_ln30_11, label %branch146 [
    i3 0, label %branch144
    i3 1, label %branch145
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="327" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="7">
<![CDATA[
branch145:0  %input_2_0_load_2 = load float* %input_2_0_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_2_0_load_2"/></StgValue>
</operation>

<operation id="328" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="7">
<![CDATA[
branch144:0  %input_2_2_load_2 = load float* %input_2_2_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_2_2_load_2"/></StgValue>
</operation>

<operation id="329" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="7">
<![CDATA[
branch146:0  %input_2_1_load_2 = load float* %input_2_1_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_2_1_load_2"/></StgValue>
</operation>

<operation id="330" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch34:0  switch i3 %select_ln30_11, label %branch140 [
    i3 0, label %branch138
    i3 1, label %branch139
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="331" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="7">
<![CDATA[
branch139:0  %input_2_1_load_3 = load float* %input_2_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_2_1_load_3"/></StgValue>
</operation>

<operation id="332" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="7">
<![CDATA[
branch138:0  %input_2_0_load_3 = load float* %input_2_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_2_0_load_3"/></StgValue>
</operation>

<operation id="333" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="7">
<![CDATA[
branch140:0  %input_2_2_load_3 = load float* %input_2_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_2_2_load_3"/></StgValue>
</operation>

<operation id="334" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch33:0  switch i3 %select_ln30_11, label %branch86 [
    i3 0, label %branch84
    i3 1, label %branch85
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="335" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="7">
<![CDATA[
branch85:0  %input_1_1_load_3 = load float* %input_1_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_1_1_load_3"/></StgValue>
</operation>

<operation id="336" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="7">
<![CDATA[
branch84:0  %input_1_0_load_3 = load float* %input_1_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_1_0_load_3"/></StgValue>
</operation>

<operation id="337" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="7">
<![CDATA[
branch86:0  %input_1_2_load_3 = load float* %input_1_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_1_2_load_3"/></StgValue>
</operation>

<operation id="338" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch35:0  switch i3 %select_ln30_11, label %branch32128 [
    i3 0, label %branch30124
    i3 1, label %branch31126
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="339" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="7">
<![CDATA[
branch31126:0  %input_0_1_load_3 = load float* %input_0_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_0_1_load_3"/></StgValue>
</operation>

<operation id="340" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="7">
<![CDATA[
branch30124:0  %input_0_0_load_3 = load float* %input_0_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_0_0_load_3"/></StgValue>
</operation>

<operation id="341" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="7">
<![CDATA[
branch32128:0  %input_0_2_load_3 = load float* %input_0_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_0_2_load_3"/></StgValue>
</operation>

<operation id="342" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch28:0  switch i3 %select_ln30_11, label %branch134 [
    i3 0, label %branch132
    i3 1, label %branch133
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="343" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="7">
<![CDATA[
branch133:0  %input_2_2_load_4 = load float* %input_2_2_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_2_2_load_4"/></StgValue>
</operation>

<operation id="344" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="7">
<![CDATA[
branch132:0  %input_2_1_load_4 = load float* %input_2_1_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_2_1_load_4"/></StgValue>
</operation>

<operation id="345" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="7">
<![CDATA[
branch134:0  %input_2_0_load_4 = load float* %input_2_0_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_2_0_load_4"/></StgValue>
</operation>

<operation id="346" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch27:0  switch i3 %select_ln30_11, label %branch80 [
    i3 0, label %branch78
    i3 1, label %branch79
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="347" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="7">
<![CDATA[
branch79:0  %input_1_2_load_4 = load float* %input_1_2_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_1_2_load_4"/></StgValue>
</operation>

<operation id="348" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="7">
<![CDATA[
branch78:0  %input_1_1_load_4 = load float* %input_1_1_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_1_1_load_4"/></StgValue>
</operation>

<operation id="349" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="7">
<![CDATA[
branch80:0  %input_1_0_load_4 = load float* %input_1_0_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_1_0_load_4"/></StgValue>
</operation>

<operation id="350" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch29:0  switch i3 %select_ln30_11, label %branch26108 [
    i3 0, label %branch24104
    i3 1, label %branch25106
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="351" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="7">
<![CDATA[
branch25106:0  %input_0_2_load_4 = load float* %input_0_2_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_0_2_load_4"/></StgValue>
</operation>

<operation id="352" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="7">
<![CDATA[
branch24104:0  %input_0_1_load_4 = load float* %input_0_1_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_0_1_load_4"/></StgValue>
</operation>

<operation id="353" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="7">
<![CDATA[
branch26108:0  %input_0_0_load_4 = load float* %input_0_0_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_0_0_load_4"/></StgValue>
</operation>

<operation id="354" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch22:0  switch i3 %select_ln30_11, label %branch128 [
    i3 0, label %branch126
    i3 1, label %branch127
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="355" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="7">
<![CDATA[
branch127:0  %input_2_0_load_5 = load float* %input_2_0_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_2_0_load_5"/></StgValue>
</operation>

<operation id="356" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="7">
<![CDATA[
branch126:0  %input_2_2_load_5 = load float* %input_2_2_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_2_2_load_5"/></StgValue>
</operation>

<operation id="357" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="7">
<![CDATA[
branch128:0  %input_2_1_load_5 = load float* %input_2_1_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_2_1_load_5"/></StgValue>
</operation>

<operation id="358" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch21:0  switch i3 %select_ln30_11, label %branch74 [
    i3 0, label %branch72
    i3 1, label %branch73
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="359" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="7">
<![CDATA[
branch73:0  %input_1_0_load_5 = load float* %input_1_0_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_1_0_load_5"/></StgValue>
</operation>

<operation id="360" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="7">
<![CDATA[
branch72:0  %input_1_2_load_5 = load float* %input_1_2_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_1_2_load_5"/></StgValue>
</operation>

<operation id="361" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="7">
<![CDATA[
branch74:0  %input_1_1_load_5 = load float* %input_1_1_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_1_1_load_5"/></StgValue>
</operation>

<operation id="362" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch23:0  switch i3 %select_ln30_11, label %branch2085 [
    i3 0, label %branch1881
    i3 1, label %branch1983
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="363" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="7">
<![CDATA[
branch1983:0  %input_0_0_load_5 = load float* %input_0_0_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_0_0_load_5"/></StgValue>
</operation>

<operation id="364" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="7">
<![CDATA[
branch1881:0  %input_0_2_load_5 = load float* %input_0_2_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_0_2_load_5"/></StgValue>
</operation>

<operation id="365" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="7">
<![CDATA[
branch2085:0  %input_0_1_load_5 = load float* %input_0_1_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_0_1_load_5"/></StgValue>
</operation>

<operation id="366" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch16:0  switch i3 %select_ln30_11, label %branch1462 [
    i3 0, label %branch1258
    i3 1, label %branch1360
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="367" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="32" op_0_bw="7">
<![CDATA[
branch1360:0  %input_0_1_load_6 = load float* %input_0_1_addr, align 4

]]></Node>
<StgValue><ssdm name="input_0_1_load_6"/></StgValue>
</operation>

<operation id="368" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="32" op_0_bw="7">
<![CDATA[
branch1258:0  %input_0_0_load_6 = load float* %input_0_0_addr, align 4

]]></Node>
<StgValue><ssdm name="input_0_0_load_6"/></StgValue>
</operation>

<operation id="369" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="32" op_0_bw="7">
<![CDATA[
branch1462:0  %input_0_2_load_6 = load float* %input_0_2_addr, align 4

]]></Node>
<StgValue><ssdm name="input_0_2_load_6"/></StgValue>
</operation>

<operation id="370" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch15:0  switch i3 %select_ln30_11, label %branch122360 [
    i3 0, label %branch120
    i3 1, label %branch121
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="371" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="32" op_0_bw="7">
<![CDATA[
branch121:0  %input_2_1_load_6 = load float* %input_2_1_addr, align 4

]]></Node>
<StgValue><ssdm name="input_2_1_load_6"/></StgValue>
</operation>

<operation id="372" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="7">
<![CDATA[
branch120:0  %input_2_0_load_6 = load float* %input_2_0_addr, align 4

]]></Node>
<StgValue><ssdm name="input_2_0_load_6"/></StgValue>
</operation>

<operation id="373" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="7">
<![CDATA[
branch122360:0  %input_2_2_load_6 = load float* %input_2_2_addr, align 4

]]></Node>
<StgValue><ssdm name="input_2_2_load_6"/></StgValue>
</operation>

<operation id="374" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch17:0  switch i3 %select_ln30_11, label %branch68 [
    i3 0, label %branch66
    i3 1, label %branch67
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="375" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="7">
<![CDATA[
branch67:0  %input_1_1_load_6 = load float* %input_1_1_addr, align 4

]]></Node>
<StgValue><ssdm name="input_1_1_load_6"/></StgValue>
</operation>

<operation id="376" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="7">
<![CDATA[
branch66:0  %input_1_0_load_6 = load float* %input_1_0_addr, align 4

]]></Node>
<StgValue><ssdm name="input_1_0_load_6"/></StgValue>
</operation>

<operation id="377" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="7">
<![CDATA[
branch68:0  %input_1_2_load_6 = load float* %input_1_2_addr, align 4

]]></Node>
<StgValue><ssdm name="input_1_2_load_6"/></StgValue>
</operation>

<operation id="378" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch10:0  switch i3 %select_ln30_11, label %branch840 [
    i3 0, label %branch636
    i3 1, label %branch738
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="379" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="7">
<![CDATA[
branch738:0  %input_0_2_load_7 = load float* %input_0_2_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_0_2_load_7"/></StgValue>
</operation>

<operation id="380" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="7">
<![CDATA[
branch636:0  %input_0_1_load_7 = load float* %input_0_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_0_1_load_7"/></StgValue>
</operation>

<operation id="381" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="32" op_0_bw="7">
<![CDATA[
branch840:0  %input_0_0_load_7 = load float* %input_0_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_0_0_load_7"/></StgValue>
</operation>

<operation id="382" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch9:0  switch i3 %select_ln30_11, label %branch116 [
    i3 0, label %branch114
    i3 1, label %branch115
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="383" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="7">
<![CDATA[
branch115:0  %input_2_2_load_7 = load float* %input_2_2_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_2_2_load_7"/></StgValue>
</operation>

<operation id="384" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="32" op_0_bw="7">
<![CDATA[
branch114:0  %input_2_1_load_7 = load float* %input_2_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_2_1_load_7"/></StgValue>
</operation>

<operation id="385" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="32" op_0_bw="7">
<![CDATA[
branch116:0  %input_2_0_load_7 = load float* %input_2_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_2_0_load_7"/></StgValue>
</operation>

<operation id="386" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch11:0  switch i3 %select_ln30_11, label %branch62 [
    i3 0, label %branch60
    i3 1, label %branch61
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="387" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="7">
<![CDATA[
branch61:0  %input_1_2_load_7 = load float* %input_1_2_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_1_2_load_7"/></StgValue>
</operation>

<operation id="388" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="32" op_0_bw="7">
<![CDATA[
branch60:0  %input_1_1_load_7 = load float* %input_1_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_1_1_load_7"/></StgValue>
</operation>

<operation id="389" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="7">
<![CDATA[
branch62:0  %input_1_0_load_7 = load float* %input_1_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_1_0_load_7"/></StgValue>
</operation>

<operation id="390" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch4:0  switch i3 %select_ln30_11, label %branch220 [
    i3 0, label %branch016
    i3 1, label %branch118
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="391" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="32" op_0_bw="7">
<![CDATA[
branch118:0  %input_0_0_load_8 = load float* %input_0_0_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_0_0_load_8"/></StgValue>
</operation>

<operation id="392" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="32" op_0_bw="7">
<![CDATA[
branch016:0  %input_0_2_load_8 = load float* %input_0_2_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_0_2_load_8"/></StgValue>
</operation>

<operation id="393" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="32" op_0_bw="7">
<![CDATA[
branch220:0  %input_0_1_load_8 = load float* %input_0_1_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_0_1_load_8"/></StgValue>
</operation>

<operation id="394" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch3:0  switch i3 %select_ln30_11, label %branch110 [
    i3 0, label %branch108
    i3 1, label %branch109
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="395" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="32" op_0_bw="7">
<![CDATA[
branch109:0  %input_2_0_load_8 = load float* %input_2_0_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_2_0_load_8"/></StgValue>
</operation>

<operation id="396" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="32" op_0_bw="7">
<![CDATA[
branch108:0  %input_2_2_load_8 = load float* %input_2_2_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_2_2_load_8"/></StgValue>
</operation>

<operation id="397" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="7">
<![CDATA[
branch110:0  %input_2_1_load_8 = load float* %input_2_1_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_2_1_load_8"/></StgValue>
</operation>

<operation id="398" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch5:0  switch i3 %select_ln30_11, label %branch56 [
    i3 0, label %branch54
    i3 1, label %branch55
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="399" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="32" op_0_bw="7">
<![CDATA[
branch55:0  %input_1_0_load_8 = load float* %input_1_0_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_1_0_load_8"/></StgValue>
</operation>

<operation id="400" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="32" op_0_bw="7">
<![CDATA[
branch54:0  %input_1_2_load_8 = load float* %input_1_2_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_1_2_load_8"/></StgValue>
</operation>

<operation id="401" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="32" op_0_bw="7">
<![CDATA[
branch56:0  %input_1_1_load_8 = load float* %input_1_1_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_1_1_load_8"/></StgValue>
</operation>

<operation id="402" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch49:0  switch i3 %select_ln30_11, label %branch107 [
    i3 0, label %branch105
    i3 1, label %branch106
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="403" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="32" op_0_bw="7">
<![CDATA[
branch106:0  %input_1_1_load_9 = load float* %input_1_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_1_1_load_9"/></StgValue>
</operation>

<operation id="404" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="32" op_0_bw="7">
<![CDATA[
branch105:0  %input_1_0_load_9 = load float* %input_1_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_1_0_load_9"/></StgValue>
</operation>

<operation id="405" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="32" op_0_bw="7">
<![CDATA[
branch107:0  %input_1_2_load_9 = load float* %input_1_2_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_1_2_load_9"/></StgValue>
</operation>

<operation id="406" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch48:0  switch i3 %select_ln30_11, label %branch53195 [
    i3 0, label %branch51191
    i3 1, label %branch52193
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="407" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="32" op_0_bw="7">
<![CDATA[
branch52193:0  %input_0_1_load_9 = load float* %input_0_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_0_1_load_9"/></StgValue>
</operation>

<operation id="408" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="32" op_0_bw="7">
<![CDATA[
branch51191:0  %input_0_0_load_9 = load float* %input_0_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_0_0_load_9"/></StgValue>
</operation>

<operation id="409" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="32" op_0_bw="7">
<![CDATA[
branch53195:0  %input_0_2_load_9 = load float* %input_0_2_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_0_2_load_9"/></StgValue>
</operation>

<operation id="410" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch50:0  switch i3 %select_ln30_11, label %branch161 [
    i3 0, label %branch159
    i3 1, label %branch160
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="411" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="32" op_0_bw="7">
<![CDATA[
branch160:0  %input_2_1_load_9 = load float* %input_2_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_2_1_load_9"/></StgValue>
</operation>

<operation id="412" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="32" op_0_bw="7">
<![CDATA[
branch159:0  %input_2_0_load_9 = load float* %input_2_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_2_0_load_9"/></StgValue>
</operation>

<operation id="413" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="32" op_0_bw="7">
<![CDATA[
branch161:0  %input_2_2_load_9 = load float* %input_2_2_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_2_2_load_9"/></StgValue>
</operation>

<operation id="414" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch43:0  switch i3 %select_ln30_11, label %branch101 [
    i3 0, label %branch99
    i3 1, label %branch100
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="415" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="32" op_0_bw="7">
<![CDATA[
branch100:0  %input_1_2_load_10 = load float* %input_1_2_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_1_2_load_10"/></StgValue>
</operation>

<operation id="416" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="32" op_0_bw="7">
<![CDATA[
branch99:0  %input_1_1_load_10 = load float* %input_1_1_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_1_1_load_10"/></StgValue>
</operation>

<operation id="417" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="32" op_0_bw="7">
<![CDATA[
branch101:0  %input_1_0_load_10 = load float* %input_1_0_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_1_0_load_10"/></StgValue>
</operation>

<operation id="418" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch42:0  switch i3 %select_ln30_11, label %branch47175 [
    i3 0, label %branch45171
    i3 1, label %branch46173
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="419" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="32" op_0_bw="7">
<![CDATA[
branch46173:0  %input_0_2_load_10 = load float* %input_0_2_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_0_2_load_10"/></StgValue>
</operation>

<operation id="420" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="32" op_0_bw="7">
<![CDATA[
branch45171:0  %input_0_1_load_10 = load float* %input_0_1_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_0_1_load_10"/></StgValue>
</operation>

<operation id="421" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="32" op_0_bw="7">
<![CDATA[
branch47175:0  %input_0_0_load_10 = load float* %input_0_0_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_0_0_load_10"/></StgValue>
</operation>

<operation id="422" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch44:0  switch i3 %select_ln30_11, label %branch155 [
    i3 0, label %branch153
    i3 1, label %branch154
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="423" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="32" op_0_bw="7">
<![CDATA[
branch154:0  %input_2_2_load_10 = load float* %input_2_2_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_2_2_load_10"/></StgValue>
</operation>

<operation id="424" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="32" op_0_bw="7">
<![CDATA[
branch153:0  %input_2_1_load_10 = load float* %input_2_1_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_2_1_load_10"/></StgValue>
</operation>

<operation id="425" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="32" op_0_bw="7">
<![CDATA[
branch155:0  %input_2_0_load_10 = load float* %input_2_0_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_2_0_load_10"/></StgValue>
</operation>

<operation id="426" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch37:0  switch i3 %select_ln30_11, label %branch95 [
    i3 0, label %branch93
    i3 1, label %branch94
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="427" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="32" op_0_bw="7">
<![CDATA[
branch94:0  %input_1_0_load_11 = load float* %input_1_0_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_1_0_load_11"/></StgValue>
</operation>

<operation id="428" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="32" op_0_bw="7">
<![CDATA[
branch93:0  %input_1_2_load_11 = load float* %input_1_2_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_1_2_load_11"/></StgValue>
</operation>

<operation id="429" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="32" op_0_bw="7">
<![CDATA[
branch95:0  %input_1_1_load_11 = load float* %input_1_1_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_1_1_load_11"/></StgValue>
</operation>

<operation id="430" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch36:0  switch i3 %select_ln30_11, label %branch41155 [
    i3 0, label %branch39151
    i3 1, label %branch40153
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="431" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="32" op_0_bw="7">
<![CDATA[
branch40153:0  %input_0_0_load_11 = load float* %input_0_0_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_0_0_load_11"/></StgValue>
</operation>

<operation id="432" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="32" op_0_bw="7">
<![CDATA[
branch39151:0  %input_0_2_load_11 = load float* %input_0_2_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_0_2_load_11"/></StgValue>
</operation>

<operation id="433" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="32" op_0_bw="7">
<![CDATA[
branch41155:0  %input_0_1_load_11 = load float* %input_0_1_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_0_1_load_11"/></StgValue>
</operation>

<operation id="434" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch38:0  switch i3 %select_ln30_11, label %branch149 [
    i3 0, label %branch147
    i3 1, label %branch148
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="435" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="32" op_0_bw="7">
<![CDATA[
branch148:0  %input_2_0_load_11 = load float* %input_2_0_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_2_0_load_11"/></StgValue>
</operation>

<operation id="436" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="32" op_0_bw="7">
<![CDATA[
branch147:0  %input_2_2_load_11 = load float* %input_2_2_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_2_2_load_11"/></StgValue>
</operation>

<operation id="437" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="32" op_0_bw="7">
<![CDATA[
branch149:0  %input_2_1_load_11 = load float* %input_2_1_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_2_1_load_11"/></StgValue>
</operation>

<operation id="438" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch31:0  switch i3 %select_ln30_11, label %branch143 [
    i3 0, label %branch141
    i3 1, label %branch142
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="439" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="32" op_0_bw="7">
<![CDATA[
branch142:0  %input_2_1_load_12 = load float* %input_2_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_2_1_load_12"/></StgValue>
</operation>

<operation id="440" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="32" op_0_bw="7">
<![CDATA[
branch141:0  %input_2_0_load_12 = load float* %input_2_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_2_0_load_12"/></StgValue>
</operation>

<operation id="441" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="32" op_0_bw="7">
<![CDATA[
branch143:0  %input_2_2_load_12 = load float* %input_2_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_2_2_load_12"/></StgValue>
</operation>

<operation id="442" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch30:0  switch i3 %select_ln30_11, label %branch89 [
    i3 0, label %branch87
    i3 1, label %branch88
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="443" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="32" op_0_bw="7">
<![CDATA[
branch88:0  %input_1_1_load_12 = load float* %input_1_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_1_1_load_12"/></StgValue>
</operation>

<operation id="444" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="32" op_0_bw="7">
<![CDATA[
branch87:0  %input_1_0_load_12 = load float* %input_1_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_1_0_load_12"/></StgValue>
</operation>

<operation id="445" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="32" op_0_bw="7">
<![CDATA[
branch89:0  %input_1_2_load_12 = load float* %input_1_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_1_2_load_12"/></StgValue>
</operation>

<operation id="446" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch32:0  switch i3 %select_ln30_11, label %branch35135 [
    i3 0, label %branch33131
    i3 1, label %branch34133
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="447" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="32" op_0_bw="7">
<![CDATA[
branch34133:0  %input_0_1_load_12 = load float* %input_0_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_0_1_load_12"/></StgValue>
</operation>

<operation id="448" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="32" op_0_bw="7">
<![CDATA[
branch33131:0  %input_0_0_load_12 = load float* %input_0_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_0_0_load_12"/></StgValue>
</operation>

<operation id="449" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="32" op_0_bw="7">
<![CDATA[
branch35135:0  %input_0_2_load_12 = load float* %input_0_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_0_2_load_12"/></StgValue>
</operation>

<operation id="450" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch25:0  switch i3 %select_ln30_11, label %branch137 [
    i3 0, label %branch135
    i3 1, label %branch136
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="451" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="32" op_0_bw="7">
<![CDATA[
branch136:0  %input_2_2_load_13 = load float* %input_2_2_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_2_2_load_13"/></StgValue>
</operation>

<operation id="452" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="32" op_0_bw="7">
<![CDATA[
branch135:0  %input_2_1_load_13 = load float* %input_2_1_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_2_1_load_13"/></StgValue>
</operation>

<operation id="453" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="32" op_0_bw="7">
<![CDATA[
branch137:0  %input_2_0_load_13 = load float* %input_2_0_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_2_0_load_13"/></StgValue>
</operation>

<operation id="454" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch24:0  switch i3 %select_ln30_11, label %branch83 [
    i3 0, label %branch81
    i3 1, label %branch82
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="455" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="32" op_0_bw="7">
<![CDATA[
branch82:0  %input_1_2_load_13 = load float* %input_1_2_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_1_2_load_13"/></StgValue>
</operation>

<operation id="456" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="32" op_0_bw="7">
<![CDATA[
branch81:0  %input_1_1_load_13 = load float* %input_1_1_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_1_1_load_13"/></StgValue>
</operation>

<operation id="457" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="32" op_0_bw="7">
<![CDATA[
branch83:0  %input_1_0_load_13 = load float* %input_1_0_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_1_0_load_13"/></StgValue>
</operation>

<operation id="458" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch26:0  switch i3 %select_ln30_11, label %branch29115 [
    i3 0, label %branch27111
    i3 1, label %branch28113
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="459" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="32" op_0_bw="7">
<![CDATA[
branch28113:0  %input_0_2_load_13 = load float* %input_0_2_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_0_2_load_13"/></StgValue>
</operation>

<operation id="460" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="32" op_0_bw="7">
<![CDATA[
branch27111:0  %input_0_1_load_13 = load float* %input_0_1_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_0_1_load_13"/></StgValue>
</operation>

<operation id="461" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="32" op_0_bw="7">
<![CDATA[
branch29115:0  %input_0_0_load_13 = load float* %input_0_0_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_0_0_load_13"/></StgValue>
</operation>

<operation id="462" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch19:0  switch i3 %select_ln30_11, label %branch131 [
    i3 0, label %branch129
    i3 1, label %branch130
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="463" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="32" op_0_bw="7">
<![CDATA[
branch130:0  %input_2_0_load_14 = load float* %input_2_0_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_2_0_load_14"/></StgValue>
</operation>

<operation id="464" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="32" op_0_bw="7">
<![CDATA[
branch129:0  %input_2_2_load_14 = load float* %input_2_2_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_2_2_load_14"/></StgValue>
</operation>

<operation id="465" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="32" op_0_bw="7">
<![CDATA[
branch131:0  %input_2_1_load_14 = load float* %input_2_1_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_2_1_load_14"/></StgValue>
</operation>

<operation id="466" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch18:0  switch i3 %select_ln30_11, label %branch77 [
    i3 0, label %branch75
    i3 1, label %branch76
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="467" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="32" op_0_bw="7">
<![CDATA[
branch76:0  %input_1_0_load_14 = load float* %input_1_0_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_1_0_load_14"/></StgValue>
</operation>

<operation id="468" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="32" op_0_bw="7">
<![CDATA[
branch75:0  %input_1_2_load_14 = load float* %input_1_2_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_1_2_load_14"/></StgValue>
</operation>

<operation id="469" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="32" op_0_bw="7">
<![CDATA[
branch77:0  %input_1_1_load_14 = load float* %input_1_1_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_1_1_load_14"/></StgValue>
</operation>

<operation id="470" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch20:0  switch i3 %select_ln30_11, label %branch2392 [
    i3 0, label %branch2188
    i3 1, label %branch2290
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="471" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="32" op_0_bw="7">
<![CDATA[
branch2290:0  %input_0_0_load_14 = load float* %input_0_0_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_0_0_load_14"/></StgValue>
</operation>

<operation id="472" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="32" op_0_bw="7">
<![CDATA[
branch2188:0  %input_0_2_load_14 = load float* %input_0_2_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_0_2_load_14"/></StgValue>
</operation>

<operation id="473" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="32" op_0_bw="7">
<![CDATA[
branch2392:0  %input_0_1_load_14 = load float* %input_0_1_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_0_1_load_14"/></StgValue>
</operation>

<operation id="474" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch13:0  switch i3 %select_ln30_11, label %branch1769 [
    i3 0, label %branch1565
    i3 1, label %branch1667
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="475" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="32" op_0_bw="7">
<![CDATA[
branch1667:0  %input_0_1_load_15 = load float* %input_0_1_addr, align 4

]]></Node>
<StgValue><ssdm name="input_0_1_load_15"/></StgValue>
</operation>

<operation id="476" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="32" op_0_bw="7">
<![CDATA[
branch1565:0  %input_0_0_load_15 = load float* %input_0_0_addr, align 4

]]></Node>
<StgValue><ssdm name="input_0_0_load_15"/></StgValue>
</operation>

<operation id="477" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="32" op_0_bw="7">
<![CDATA[
branch1769:0  %input_0_2_load_15 = load float* %input_0_2_addr, align 4

]]></Node>
<StgValue><ssdm name="input_0_2_load_15"/></StgValue>
</operation>

<operation id="478" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch12:0  switch i3 %select_ln30_11, label %branch125 [
    i3 0, label %branch123
    i3 1, label %branch124
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="479" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="32" op_0_bw="7">
<![CDATA[
branch124:0  %input_2_1_load_15 = load float* %input_2_1_addr, align 4

]]></Node>
<StgValue><ssdm name="input_2_1_load_15"/></StgValue>
</operation>

<operation id="480" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="32" op_0_bw="7">
<![CDATA[
branch123:0  %input_2_0_load_15 = load float* %input_2_0_addr, align 4

]]></Node>
<StgValue><ssdm name="input_2_0_load_15"/></StgValue>
</operation>

<operation id="481" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="32" op_0_bw="7">
<![CDATA[
branch125:0  %input_2_2_load_15 = load float* %input_2_2_addr, align 4

]]></Node>
<StgValue><ssdm name="input_2_2_load_15"/></StgValue>
</operation>

<operation id="482" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch14:0  switch i3 %select_ln30_11, label %branch71 [
    i3 0, label %branch69
    i3 1, label %branch70
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="483" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="32" op_0_bw="7">
<![CDATA[
branch70:0  %input_1_1_load_15 = load float* %input_1_1_addr, align 4

]]></Node>
<StgValue><ssdm name="input_1_1_load_15"/></StgValue>
</operation>

<operation id="484" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="32" op_0_bw="7">
<![CDATA[
branch69:0  %input_1_0_load_15 = load float* %input_1_0_addr, align 4

]]></Node>
<StgValue><ssdm name="input_1_0_load_15"/></StgValue>
</operation>

<operation id="485" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="32" op_0_bw="7">
<![CDATA[
branch71:0  %input_1_2_load_15 = load float* %input_1_2_addr, align 4

]]></Node>
<StgValue><ssdm name="input_1_2_load_15"/></StgValue>
</operation>

<operation id="486" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch7:0  switch i3 %select_ln30_11, label %branch1147 [
    i3 0, label %branch943
    i3 1, label %branch1045
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="487" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="32" op_0_bw="7">
<![CDATA[
branch1045:0  %input_0_2_load_16 = load float* %input_0_2_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_0_2_load_16"/></StgValue>
</operation>

<operation id="488" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="32" op_0_bw="7">
<![CDATA[
branch943:0  %input_0_1_load_16 = load float* %input_0_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_0_1_load_16"/></StgValue>
</operation>

<operation id="489" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="32" op_0_bw="7">
<![CDATA[
branch1147:0  %input_0_0_load_16 = load float* %input_0_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_0_0_load_16"/></StgValue>
</operation>

<operation id="490" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch6:0  switch i3 %select_ln30_11, label %branch119 [
    i3 0, label %branch117
    i3 1, label %branch118348
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="491" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="32" op_0_bw="7">
<![CDATA[
branch118348:0  %input_2_2_load_16 = load float* %input_2_2_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_2_2_load_16"/></StgValue>
</operation>

<operation id="492" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="32" op_0_bw="7">
<![CDATA[
branch117:0  %input_2_1_load_16 = load float* %input_2_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_2_1_load_16"/></StgValue>
</operation>

<operation id="493" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="32" op_0_bw="7">
<![CDATA[
branch119:0  %input_2_0_load_16 = load float* %input_2_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_2_0_load_16"/></StgValue>
</operation>

<operation id="494" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch8:0  switch i3 %select_ln30_11, label %branch65 [
    i3 0, label %branch63
    i3 1, label %branch64
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="495" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="32" op_0_bw="7">
<![CDATA[
branch64:0  %input_1_2_load_16 = load float* %input_1_2_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_1_2_load_16"/></StgValue>
</operation>

<operation id="496" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="32" op_0_bw="7">
<![CDATA[
branch63:0  %input_1_1_load_16 = load float* %input_1_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_1_1_load_16"/></StgValue>
</operation>

<operation id="497" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="32" op_0_bw="7">
<![CDATA[
branch65:0  %input_1_0_load_16 = load float* %input_1_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_1_0_load_16"/></StgValue>
</operation>

<operation id="498" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch1:0  switch i3 %select_ln30_11, label %branch527 [
    i3 0, label %branch323
    i3 1, label %branch425
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="499" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="32" op_0_bw="7">
<![CDATA[
branch425:0  %input_0_0_load_17 = load float* %input_0_0_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_0_0_load_17"/></StgValue>
</operation>

<operation id="500" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="32" op_0_bw="7">
<![CDATA[
branch323:0  %input_0_2_load_17 = load float* %input_0_2_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_0_2_load_17"/></StgValue>
</operation>

<operation id="501" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="32" op_0_bw="7">
<![CDATA[
branch527:0  %input_0_1_load_17 = load float* %input_0_1_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_0_1_load_17"/></StgValue>
</operation>

<operation id="502" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch0:0  switch i3 %select_ln30_11, label %branch113 [
    i3 0, label %branch111
    i3 1, label %branch112
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="503" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="32" op_0_bw="7">
<![CDATA[
branch112:0  %input_2_0_load_17 = load float* %input_2_0_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_2_0_load_17"/></StgValue>
</operation>

<operation id="504" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="32" op_0_bw="7">
<![CDATA[
branch111:0  %input_2_2_load_17 = load float* %input_2_2_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_2_2_load_17"/></StgValue>
</operation>

<operation id="505" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="32" op_0_bw="7">
<![CDATA[
branch113:0  %input_2_1_load_17 = load float* %input_2_1_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_2_1_load_17"/></StgValue>
</operation>

<operation id="506" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch2:0  switch i3 %select_ln30_11, label %branch59 [
    i3 0, label %branch57
    i3 1, label %branch58
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="507" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="32" op_0_bw="7">
<![CDATA[
branch58:0  %input_1_0_load_17 = load float* %input_1_0_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_1_0_load_17"/></StgValue>
</operation>

<operation id="508" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="32" op_0_bw="7">
<![CDATA[
branch57:0  %input_1_2_load_17 = load float* %input_1_2_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_1_2_load_17"/></StgValue>
</operation>

<operation id="509" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="32" op_0_bw="7">
<![CDATA[
branch59:0  %input_1_1_load_17 = load float* %input_1_1_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_1_1_load_17"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="510" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="64" op_0_bw="3">
<![CDATA[
Filter1_Loop_begin:196  %zext_ln23 = zext i3 %select_ln30_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23"/></StgValue>
</operation>

<operation id="511" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:201  %conv_1_weights_addr = getelementptr [54 x float]* @conv_1_weights, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="conv_1_weights_addr"/></StgValue>
</operation>

<operation id="512" st_id="11" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="6">
<![CDATA[
Filter1_Loop_begin:227  %conv_1_weights_load = load float* %conv_1_weights_addr, align 8

]]></Node>
<StgValue><ssdm name="conv_1_weights_load"/></StgValue>
</operation>

<operation id="513" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="7">
<![CDATA[
branch103:0  %input_1_1_load = load float* %input_1_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_1_1_load"/></StgValue>
</operation>

<operation id="514" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="0">
<![CDATA[
branch103:1  br label %branch51183

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="515" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="7">
<![CDATA[
branch102:0  %input_1_0_load = load float* %input_1_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_1_0_load"/></StgValue>
</operation>

<operation id="516" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="0">
<![CDATA[
branch102:1  br label %branch51183

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="517" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="7">
<![CDATA[
branch104:0  %input_1_2_load = load float* %input_1_2_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_1_2_load"/></StgValue>
</operation>

<operation id="518" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="0">
<![CDATA[
branch104:1  br label %branch51183

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="519" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="7">
<![CDATA[
branch49186:0  %input_0_1_load = load float* %input_0_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_0_1_load"/></StgValue>
</operation>

<operation id="520" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="0">
<![CDATA[
branch49186:1  br label %branch51183

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="521" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="7">
<![CDATA[
branch48184:0  %input_0_0_load = load float* %input_0_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_0_0_load"/></StgValue>
</operation>

<operation id="522" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="0">
<![CDATA[
branch48184:1  br label %branch51183

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="523" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="7">
<![CDATA[
branch50188:0  %input_0_2_load = load float* %input_0_2_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_0_2_load"/></StgValue>
</operation>

<operation id="524" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="0">
<![CDATA[
branch50188:1  br label %branch51183

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="525" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="7">
<![CDATA[
branch157:0  %input_2_1_load = load float* %input_2_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_2_1_load"/></StgValue>
</operation>

<operation id="526" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="0">
<![CDATA[
branch157:1  br label %branch51183

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="527" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="7">
<![CDATA[
branch156:0  %input_2_0_load = load float* %input_2_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_2_0_load"/></StgValue>
</operation>

<operation id="528" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="0">
<![CDATA[
branch156:1  br label %branch51183

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="529" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="7">
<![CDATA[
branch158:0  %input_2_2_load = load float* %input_2_2_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_2_2_load"/></StgValue>
</operation>

<operation id="530" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="0">
<![CDATA[
branch158:1  br label %branch51183

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="531" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="7">
<![CDATA[
branch97:0  %input_1_2_load_1 = load float* %input_1_2_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_1_2_load_1"/></StgValue>
</operation>

<operation id="532" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="0">
<![CDATA[
branch97:1  br label %branch45163

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="533" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="7">
<![CDATA[
branch96:0  %input_1_1_load_1 = load float* %input_1_1_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_1_1_load_1"/></StgValue>
</operation>

<operation id="534" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="0">
<![CDATA[
branch96:1  br label %branch45163

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="535" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="7">
<![CDATA[
branch98:0  %input_1_0_load_1 = load float* %input_1_0_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_1_0_load_1"/></StgValue>
</operation>

<operation id="536" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="0">
<![CDATA[
branch98:1  br label %branch45163

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="537" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="7">
<![CDATA[
branch43166:0  %input_0_2_load_1 = load float* %input_0_2_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_0_2_load_1"/></StgValue>
</operation>

<operation id="538" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="0">
<![CDATA[
branch43166:1  br label %branch45163

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="539" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="7">
<![CDATA[
branch42164:0  %input_0_1_load_1 = load float* %input_0_1_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_0_1_load_1"/></StgValue>
</operation>

<operation id="540" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="0">
<![CDATA[
branch42164:1  br label %branch45163

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="541" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="7">
<![CDATA[
branch44168:0  %input_0_0_load_1 = load float* %input_0_0_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_0_0_load_1"/></StgValue>
</operation>

<operation id="542" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="0">
<![CDATA[
branch44168:1  br label %branch45163

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="543" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="7">
<![CDATA[
branch151:0  %input_2_2_load_1 = load float* %input_2_2_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_2_2_load_1"/></StgValue>
</operation>

<operation id="544" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="0">
<![CDATA[
branch151:1  br label %branch45163

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="545" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="7">
<![CDATA[
branch150:0  %input_2_1_load_1 = load float* %input_2_1_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_2_1_load_1"/></StgValue>
</operation>

<operation id="546" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="0">
<![CDATA[
branch150:1  br label %branch45163

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="547" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="7">
<![CDATA[
branch152:0  %input_2_0_load_1 = load float* %input_2_0_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_2_0_load_1"/></StgValue>
</operation>

<operation id="548" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="0">
<![CDATA[
branch152:1  br label %branch45163

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="549" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="7">
<![CDATA[
branch91:0  %input_1_0_load_2 = load float* %input_1_0_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_1_0_load_2"/></StgValue>
</operation>

<operation id="550" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="0">
<![CDATA[
branch91:1  br label %branch39143

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="551" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="7">
<![CDATA[
branch90:0  %input_1_2_load_2 = load float* %input_1_2_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_1_2_load_2"/></StgValue>
</operation>

<operation id="552" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="0">
<![CDATA[
branch90:1  br label %branch39143

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="553" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="7">
<![CDATA[
branch92:0  %input_1_1_load_2 = load float* %input_1_1_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_1_1_load_2"/></StgValue>
</operation>

<operation id="554" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="0">
<![CDATA[
branch92:1  br label %branch39143

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="555" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="7">
<![CDATA[
branch37146:0  %input_0_0_load_2 = load float* %input_0_0_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_0_0_load_2"/></StgValue>
</operation>

<operation id="556" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="0">
<![CDATA[
branch37146:1  br label %branch39143

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="557" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="7">
<![CDATA[
branch36144:0  %input_0_2_load_2 = load float* %input_0_2_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_0_2_load_2"/></StgValue>
</operation>

<operation id="558" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="0">
<![CDATA[
branch36144:1  br label %branch39143

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="559" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="7">
<![CDATA[
branch38148:0  %input_0_1_load_2 = load float* %input_0_1_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_0_1_load_2"/></StgValue>
</operation>

<operation id="560" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="0">
<![CDATA[
branch38148:1  br label %branch39143

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="561" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="7">
<![CDATA[
branch145:0  %input_2_0_load_2 = load float* %input_2_0_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_2_0_load_2"/></StgValue>
</operation>

<operation id="562" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="0">
<![CDATA[
branch145:1  br label %branch39143

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="563" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="7">
<![CDATA[
branch144:0  %input_2_2_load_2 = load float* %input_2_2_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_2_2_load_2"/></StgValue>
</operation>

<operation id="564" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="0">
<![CDATA[
branch144:1  br label %branch39143

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="565" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="7">
<![CDATA[
branch146:0  %input_2_1_load_2 = load float* %input_2_1_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_2_1_load_2"/></StgValue>
</operation>

<operation id="566" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="0">
<![CDATA[
branch146:1  br label %branch39143

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="567" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="7">
<![CDATA[
branch139:0  %input_2_1_load_3 = load float* %input_2_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_2_1_load_3"/></StgValue>
</operation>

<operation id="568" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="0">
<![CDATA[
branch139:1  br label %branch33273

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="569" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="7">
<![CDATA[
branch138:0  %input_2_0_load_3 = load float* %input_2_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_2_0_load_3"/></StgValue>
</operation>

<operation id="570" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="0">
<![CDATA[
branch138:1  br label %branch33273

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="571" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="7">
<![CDATA[
branch140:0  %input_2_2_load_3 = load float* %input_2_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_2_2_load_3"/></StgValue>
</operation>

<operation id="572" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="0">
<![CDATA[
branch140:1  br label %branch33273

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="573" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="7">
<![CDATA[
branch85:0  %input_1_1_load_3 = load float* %input_1_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_1_1_load_3"/></StgValue>
</operation>

<operation id="574" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="0">
<![CDATA[
branch85:1  br label %branch33273

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="575" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="7">
<![CDATA[
branch84:0  %input_1_0_load_3 = load float* %input_1_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_1_0_load_3"/></StgValue>
</operation>

<operation id="576" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="0">
<![CDATA[
branch84:1  br label %branch33273

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="577" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="7">
<![CDATA[
branch86:0  %input_1_2_load_3 = load float* %input_1_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_1_2_load_3"/></StgValue>
</operation>

<operation id="578" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="0">
<![CDATA[
branch86:1  br label %branch33273

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="579" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="7">
<![CDATA[
branch31126:0  %input_0_1_load_3 = load float* %input_0_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_0_1_load_3"/></StgValue>
</operation>

<operation id="580" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="0">
<![CDATA[
branch31126:1  br label %branch33273

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="581" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="7">
<![CDATA[
branch30124:0  %input_0_0_load_3 = load float* %input_0_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_0_0_load_3"/></StgValue>
</operation>

<operation id="582" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="0">
<![CDATA[
branch30124:1  br label %branch33273

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="583" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="7">
<![CDATA[
branch32128:0  %input_0_2_load_3 = load float* %input_0_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_0_2_load_3"/></StgValue>
</operation>

<operation id="584" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="0">
<![CDATA[
branch32128:1  br label %branch33273

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="585" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="7">
<![CDATA[
branch133:0  %input_2_2_load_4 = load float* %input_2_2_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_2_2_load_4"/></StgValue>
</operation>

<operation id="586" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="0">
<![CDATA[
branch133:1  br label %branch27259

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="587" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="7">
<![CDATA[
branch132:0  %input_2_1_load_4 = load float* %input_2_1_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_2_1_load_4"/></StgValue>
</operation>

<operation id="588" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="0" op_0_bw="0">
<![CDATA[
branch132:1  br label %branch27259

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="589" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="7">
<![CDATA[
branch134:0  %input_2_0_load_4 = load float* %input_2_0_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_2_0_load_4"/></StgValue>
</operation>

<operation id="590" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="0">
<![CDATA[
branch134:1  br label %branch27259

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="591" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="7">
<![CDATA[
branch79:0  %input_1_2_load_4 = load float* %input_1_2_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_1_2_load_4"/></StgValue>
</operation>

<operation id="592" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="0">
<![CDATA[
branch79:1  br label %branch27259

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="593" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="7">
<![CDATA[
branch78:0  %input_1_1_load_4 = load float* %input_1_1_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_1_1_load_4"/></StgValue>
</operation>

<operation id="594" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="0">
<![CDATA[
branch78:1  br label %branch27259

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="595" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="7">
<![CDATA[
branch80:0  %input_1_0_load_4 = load float* %input_1_0_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_1_0_load_4"/></StgValue>
</operation>

<operation id="596" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="0" op_0_bw="0">
<![CDATA[
branch80:1  br label %branch27259

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="597" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="7">
<![CDATA[
branch25106:0  %input_0_2_load_4 = load float* %input_0_2_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_0_2_load_4"/></StgValue>
</operation>

<operation id="598" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="0">
<![CDATA[
branch25106:1  br label %branch27259

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="599" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="7">
<![CDATA[
branch24104:0  %input_0_1_load_4 = load float* %input_0_1_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_0_1_load_4"/></StgValue>
</operation>

<operation id="600" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="0" op_0_bw="0">
<![CDATA[
branch24104:1  br label %branch27259

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="601" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="7">
<![CDATA[
branch26108:0  %input_0_0_load_4 = load float* %input_0_0_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_0_0_load_4"/></StgValue>
</operation>

<operation id="602" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="0">
<![CDATA[
branch26108:1  br label %branch27259

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="603" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="7">
<![CDATA[
branch127:0  %input_2_0_load_5 = load float* %input_2_0_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_2_0_load_5"/></StgValue>
</operation>

<operation id="604" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="0" op_0_bw="0">
<![CDATA[
branch127:1  br label %branch21245

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="605" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="7">
<![CDATA[
branch126:0  %input_2_2_load_5 = load float* %input_2_2_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_2_2_load_5"/></StgValue>
</operation>

<operation id="606" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="0" op_0_bw="0">
<![CDATA[
branch126:1  br label %branch21245

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="607" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="7">
<![CDATA[
branch128:0  %input_2_1_load_5 = load float* %input_2_1_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_2_1_load_5"/></StgValue>
</operation>

<operation id="608" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="0" op_0_bw="0">
<![CDATA[
branch128:1  br label %branch21245

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="609" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="7">
<![CDATA[
branch73:0  %input_1_0_load_5 = load float* %input_1_0_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_1_0_load_5"/></StgValue>
</operation>

<operation id="610" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="0" op_0_bw="0">
<![CDATA[
branch73:1  br label %branch21245

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="611" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="7">
<![CDATA[
branch72:0  %input_1_2_load_5 = load float* %input_1_2_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_1_2_load_5"/></StgValue>
</operation>

<operation id="612" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="0" op_0_bw="0">
<![CDATA[
branch72:1  br label %branch21245

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="613" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="7">
<![CDATA[
branch74:0  %input_1_1_load_5 = load float* %input_1_1_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_1_1_load_5"/></StgValue>
</operation>

<operation id="614" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="0">
<![CDATA[
branch74:1  br label %branch21245

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="615" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="7">
<![CDATA[
branch1983:0  %input_0_0_load_5 = load float* %input_0_0_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_0_0_load_5"/></StgValue>
</operation>

<operation id="616" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="0">
<![CDATA[
branch1983:1  br label %branch21245

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="617" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="7">
<![CDATA[
branch1881:0  %input_0_2_load_5 = load float* %input_0_2_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_0_2_load_5"/></StgValue>
</operation>

<operation id="618" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="0" op_0_bw="0">
<![CDATA[
branch1881:1  br label %branch21245

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="619" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="7">
<![CDATA[
branch2085:0  %input_0_1_load_5 = load float* %input_0_1_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_0_1_load_5"/></StgValue>
</operation>

<operation id="620" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="0" op_0_bw="0">
<![CDATA[
branch2085:1  br label %branch21245

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="621" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="32" op_0_bw="7">
<![CDATA[
branch1360:0  %input_0_1_load_6 = load float* %input_0_1_addr, align 4

]]></Node>
<StgValue><ssdm name="input_0_1_load_6"/></StgValue>
</operation>

<operation id="622" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="0" op_0_bw="0">
<![CDATA[
branch1360:1  br label %branch15357

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="623" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="32" op_0_bw="7">
<![CDATA[
branch1258:0  %input_0_0_load_6 = load float* %input_0_0_addr, align 4

]]></Node>
<StgValue><ssdm name="input_0_0_load_6"/></StgValue>
</operation>

<operation id="624" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="0" op_0_bw="0">
<![CDATA[
branch1258:1  br label %branch15357

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="625" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="32" op_0_bw="7">
<![CDATA[
branch1462:0  %input_0_2_load_6 = load float* %input_0_2_addr, align 4

]]></Node>
<StgValue><ssdm name="input_0_2_load_6"/></StgValue>
</operation>

<operation id="626" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="0" op_0_bw="0">
<![CDATA[
branch1462:1  br label %branch15357

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="627" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="32" op_0_bw="7">
<![CDATA[
branch121:0  %input_2_1_load_6 = load float* %input_2_1_addr, align 4

]]></Node>
<StgValue><ssdm name="input_2_1_load_6"/></StgValue>
</operation>

<operation id="628" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="0" op_0_bw="0">
<![CDATA[
branch121:1  br label %branch15357

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="629" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="7">
<![CDATA[
branch120:0  %input_2_0_load_6 = load float* %input_2_0_addr, align 4

]]></Node>
<StgValue><ssdm name="input_2_0_load_6"/></StgValue>
</operation>

<operation id="630" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="0" op_0_bw="0">
<![CDATA[
branch120:1  br label %branch15357

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="631" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="7">
<![CDATA[
branch122360:0  %input_2_2_load_6 = load float* %input_2_2_addr, align 4

]]></Node>
<StgValue><ssdm name="input_2_2_load_6"/></StgValue>
</operation>

<operation id="632" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="0" op_0_bw="0">
<![CDATA[
branch122360:1  br label %branch15357

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="633" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="7">
<![CDATA[
branch67:0  %input_1_1_load_6 = load float* %input_1_1_addr, align 4

]]></Node>
<StgValue><ssdm name="input_1_1_load_6"/></StgValue>
</operation>

<operation id="634" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="0" op_0_bw="0">
<![CDATA[
branch67:1  br label %branch15357

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="635" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="7">
<![CDATA[
branch66:0  %input_1_0_load_6 = load float* %input_1_0_addr, align 4

]]></Node>
<StgValue><ssdm name="input_1_0_load_6"/></StgValue>
</operation>

<operation id="636" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="0" op_0_bw="0">
<![CDATA[
branch66:1  br label %branch15357

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="637" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="7">
<![CDATA[
branch68:0  %input_1_2_load_6 = load float* %input_1_2_addr, align 4

]]></Node>
<StgValue><ssdm name="input_1_2_load_6"/></StgValue>
</operation>

<operation id="638" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="0" op_0_bw="0">
<![CDATA[
branch68:1  br label %branch15357

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="639" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="7">
<![CDATA[
branch738:0  %input_0_2_load_7 = load float* %input_0_2_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_0_2_load_7"/></StgValue>
</operation>

<operation id="640" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="0" op_0_bw="0">
<![CDATA[
branch738:1  br label %branch9342

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="641" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="7">
<![CDATA[
branch636:0  %input_0_1_load_7 = load float* %input_0_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_0_1_load_7"/></StgValue>
</operation>

<operation id="642" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="0" op_0_bw="0">
<![CDATA[
branch636:1  br label %branch9342

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="643" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="32" op_0_bw="7">
<![CDATA[
branch840:0  %input_0_0_load_7 = load float* %input_0_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_0_0_load_7"/></StgValue>
</operation>

<operation id="644" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="0" op_0_bw="0">
<![CDATA[
branch840:1  br label %branch9342

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="645" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="7">
<![CDATA[
branch115:0  %input_2_2_load_7 = load float* %input_2_2_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_2_2_load_7"/></StgValue>
</operation>

<operation id="646" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="0" op_0_bw="0">
<![CDATA[
branch115:1  br label %branch9342

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="647" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="32" op_0_bw="7">
<![CDATA[
branch114:0  %input_2_1_load_7 = load float* %input_2_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_2_1_load_7"/></StgValue>
</operation>

<operation id="648" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="0" op_0_bw="0">
<![CDATA[
branch114:1  br label %branch9342

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="649" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="32" op_0_bw="7">
<![CDATA[
branch116:0  %input_2_0_load_7 = load float* %input_2_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_2_0_load_7"/></StgValue>
</operation>

<operation id="650" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="0" op_0_bw="0">
<![CDATA[
branch116:1  br label %branch9342

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="651" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="7">
<![CDATA[
branch61:0  %input_1_2_load_7 = load float* %input_1_2_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_1_2_load_7"/></StgValue>
</operation>

<operation id="652" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="0">
<![CDATA[
branch61:1  br label %branch9342

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="653" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="32" op_0_bw="7">
<![CDATA[
branch60:0  %input_1_1_load_7 = load float* %input_1_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_1_1_load_7"/></StgValue>
</operation>

<operation id="654" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="0" op_0_bw="0">
<![CDATA[
branch60:1  br label %branch9342

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="655" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="7">
<![CDATA[
branch62:0  %input_1_0_load_7 = load float* %input_1_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_1_0_load_7"/></StgValue>
</operation>

<operation id="656" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="0" op_0_bw="0">
<![CDATA[
branch62:1  br label %branch9342

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="657" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="32" op_0_bw="7">
<![CDATA[
branch118:0  %input_0_0_load_8 = load float* %input_0_0_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_0_0_load_8"/></StgValue>
</operation>

<operation id="658" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="0" op_0_bw="0">
<![CDATA[
branch118:1  br label %Filter1_Loop_end

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="659" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="32" op_0_bw="7">
<![CDATA[
branch016:0  %input_0_2_load_8 = load float* %input_0_2_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_0_2_load_8"/></StgValue>
</operation>

<operation id="660" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="0" op_0_bw="0">
<![CDATA[
branch016:1  br label %Filter1_Loop_end

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="661" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="32" op_0_bw="7">
<![CDATA[
branch220:0  %input_0_1_load_8 = load float* %input_0_1_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_0_1_load_8"/></StgValue>
</operation>

<operation id="662" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="0" op_0_bw="0">
<![CDATA[
branch220:1  br label %Filter1_Loop_end

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="663" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="32" op_0_bw="7">
<![CDATA[
branch109:0  %input_2_0_load_8 = load float* %input_2_0_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_2_0_load_8"/></StgValue>
</operation>

<operation id="664" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="0" op_0_bw="0">
<![CDATA[
branch109:1  br label %Filter1_Loop_end

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="665" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="32" op_0_bw="7">
<![CDATA[
branch108:0  %input_2_2_load_8 = load float* %input_2_2_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_2_2_load_8"/></StgValue>
</operation>

<operation id="666" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="0" op_0_bw="0">
<![CDATA[
branch108:1  br label %Filter1_Loop_end

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="667" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="7">
<![CDATA[
branch110:0  %input_2_1_load_8 = load float* %input_2_1_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_2_1_load_8"/></StgValue>
</operation>

<operation id="668" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="0" op_0_bw="0">
<![CDATA[
branch110:1  br label %Filter1_Loop_end

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="669" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="32" op_0_bw="7">
<![CDATA[
branch55:0  %input_1_0_load_8 = load float* %input_1_0_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_1_0_load_8"/></StgValue>
</operation>

<operation id="670" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="0" op_0_bw="0">
<![CDATA[
branch55:1  br label %Filter1_Loop_end

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="671" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="32" op_0_bw="7">
<![CDATA[
branch54:0  %input_1_2_load_8 = load float* %input_1_2_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_1_2_load_8"/></StgValue>
</operation>

<operation id="672" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="0" op_0_bw="0">
<![CDATA[
branch54:1  br label %Filter1_Loop_end

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="673" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="32" op_0_bw="7">
<![CDATA[
branch56:0  %input_1_1_load_8 = load float* %input_1_1_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_1_1_load_8"/></StgValue>
</operation>

<operation id="674" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="0" op_0_bw="0">
<![CDATA[
branch56:1  br label %Filter1_Loop_end

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="675" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_end:3  %conv_1_bias_addr = getelementptr inbounds [6 x float]* @conv_1_bias, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="conv_1_bias_addr"/></StgValue>
</operation>

<operation id="676" st_id="11" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="32" op_0_bw="3">
<![CDATA[
Filter1_Loop_end:4  %conv_1_bias_load = load float* %conv_1_bias_addr, align 8

]]></Node>
<StgValue><ssdm name="conv_1_bias_load"/></StgValue>
</operation>

<operation id="677" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
Filter1_Loop_end:17  %or_ln14 = or i3 %select_ln30_9, 1

]]></Node>
<StgValue><ssdm name="or_ln14"/></StgValue>
</operation>

<operation id="678" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="64" op_0_bw="3">
<![CDATA[
Filter1_Loop_end:18  %zext_ln23_7 = zext i3 %or_ln14 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_7"/></StgValue>
</operation>

<operation id="679" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_end:23  %conv_1_weights_addr_9 = getelementptr [54 x float]* @conv_1_weights, i64 0, i64 %zext_ln23_7

]]></Node>
<StgValue><ssdm name="conv_1_weights_addr_9"/></StgValue>
</operation>

<operation id="680" st_id="11" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="32" op_0_bw="6">
<![CDATA[
Filter1_Loop_end:49  %conv_1_weights_load_9 = load float* %conv_1_weights_addr_9, align 4

]]></Node>
<StgValue><ssdm name="conv_1_weights_load_9"/></StgValue>
</operation>

<operation id="681" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="32" op_0_bw="7">
<![CDATA[
branch106:0  %input_1_1_load_9 = load float* %input_1_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_1_1_load_9"/></StgValue>
</operation>

<operation id="682" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="0" op_0_bw="0">
<![CDATA[
branch106:1  br label %branch48190

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="683" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="32" op_0_bw="7">
<![CDATA[
branch105:0  %input_1_0_load_9 = load float* %input_1_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_1_0_load_9"/></StgValue>
</operation>

<operation id="684" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="0" op_0_bw="0">
<![CDATA[
branch105:1  br label %branch48190

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="685" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="32" op_0_bw="7">
<![CDATA[
branch107:0  %input_1_2_load_9 = load float* %input_1_2_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_1_2_load_9"/></StgValue>
</operation>

<operation id="686" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="0" op_0_bw="0">
<![CDATA[
branch107:1  br label %branch48190

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="687" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="32" op_0_bw="7">
<![CDATA[
branch52193:0  %input_0_1_load_9 = load float* %input_0_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_0_1_load_9"/></StgValue>
</operation>

<operation id="688" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="0" op_0_bw="0">
<![CDATA[
branch52193:1  br label %branch48190

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="689" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="32" op_0_bw="7">
<![CDATA[
branch51191:0  %input_0_0_load_9 = load float* %input_0_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_0_0_load_9"/></StgValue>
</operation>

<operation id="690" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="0" op_0_bw="0">
<![CDATA[
branch51191:1  br label %branch48190

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="691" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="32" op_0_bw="7">
<![CDATA[
branch53195:0  %input_0_2_load_9 = load float* %input_0_2_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_0_2_load_9"/></StgValue>
</operation>

<operation id="692" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="0" op_0_bw="0">
<![CDATA[
branch53195:1  br label %branch48190

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="693" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="32" op_0_bw="7">
<![CDATA[
branch160:0  %input_2_1_load_9 = load float* %input_2_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_2_1_load_9"/></StgValue>
</operation>

<operation id="694" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="0" op_0_bw="0">
<![CDATA[
branch160:1  br label %branch48190

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="695" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="32" op_0_bw="7">
<![CDATA[
branch159:0  %input_2_0_load_9 = load float* %input_2_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_2_0_load_9"/></StgValue>
</operation>

<operation id="696" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="0" op_0_bw="0">
<![CDATA[
branch159:1  br label %branch48190

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="697" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="32" op_0_bw="7">
<![CDATA[
branch161:0  %input_2_2_load_9 = load float* %input_2_2_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_2_2_load_9"/></StgValue>
</operation>

<operation id="698" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="0" op_0_bw="0">
<![CDATA[
branch161:1  br label %branch48190

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="699" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="32" op_0_bw="7">
<![CDATA[
branch100:0  %input_1_2_load_10 = load float* %input_1_2_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_1_2_load_10"/></StgValue>
</operation>

<operation id="700" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="0" op_0_bw="0">
<![CDATA[
branch100:1  br label %branch42170

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="701" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="32" op_0_bw="7">
<![CDATA[
branch99:0  %input_1_1_load_10 = load float* %input_1_1_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_1_1_load_10"/></StgValue>
</operation>

<operation id="702" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="0" op_0_bw="0">
<![CDATA[
branch99:1  br label %branch42170

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="703" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="32" op_0_bw="7">
<![CDATA[
branch101:0  %input_1_0_load_10 = load float* %input_1_0_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_1_0_load_10"/></StgValue>
</operation>

<operation id="704" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="0" op_0_bw="0">
<![CDATA[
branch101:1  br label %branch42170

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="705" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="32" op_0_bw="7">
<![CDATA[
branch46173:0  %input_0_2_load_10 = load float* %input_0_2_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_0_2_load_10"/></StgValue>
</operation>

<operation id="706" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="0" op_0_bw="0">
<![CDATA[
branch46173:1  br label %branch42170

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="707" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="32" op_0_bw="7">
<![CDATA[
branch45171:0  %input_0_1_load_10 = load float* %input_0_1_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_0_1_load_10"/></StgValue>
</operation>

<operation id="708" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="0" op_0_bw="0">
<![CDATA[
branch45171:1  br label %branch42170

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="709" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="32" op_0_bw="7">
<![CDATA[
branch47175:0  %input_0_0_load_10 = load float* %input_0_0_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_0_0_load_10"/></StgValue>
</operation>

<operation id="710" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="0" op_0_bw="0">
<![CDATA[
branch47175:1  br label %branch42170

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="711" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="32" op_0_bw="7">
<![CDATA[
branch154:0  %input_2_2_load_10 = load float* %input_2_2_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_2_2_load_10"/></StgValue>
</operation>

<operation id="712" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="0" op_0_bw="0">
<![CDATA[
branch154:1  br label %branch42170

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="713" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="32" op_0_bw="7">
<![CDATA[
branch153:0  %input_2_1_load_10 = load float* %input_2_1_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_2_1_load_10"/></StgValue>
</operation>

<operation id="714" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="0" op_0_bw="0">
<![CDATA[
branch153:1  br label %branch42170

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="715" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="32" op_0_bw="7">
<![CDATA[
branch155:0  %input_2_0_load_10 = load float* %input_2_0_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_2_0_load_10"/></StgValue>
</operation>

<operation id="716" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="0" op_0_bw="0">
<![CDATA[
branch155:1  br label %branch42170

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="717" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="32" op_0_bw="7">
<![CDATA[
branch94:0  %input_1_0_load_11 = load float* %input_1_0_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_1_0_load_11"/></StgValue>
</operation>

<operation id="718" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="0" op_0_bw="0">
<![CDATA[
branch94:1  br label %branch36150

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="719" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="32" op_0_bw="7">
<![CDATA[
branch93:0  %input_1_2_load_11 = load float* %input_1_2_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_1_2_load_11"/></StgValue>
</operation>

<operation id="720" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="0" op_0_bw="0">
<![CDATA[
branch93:1  br label %branch36150

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="721" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="32" op_0_bw="7">
<![CDATA[
branch95:0  %input_1_1_load_11 = load float* %input_1_1_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_1_1_load_11"/></StgValue>
</operation>

<operation id="722" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="0" op_0_bw="0">
<![CDATA[
branch95:1  br label %branch36150

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="723" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="32" op_0_bw="7">
<![CDATA[
branch40153:0  %input_0_0_load_11 = load float* %input_0_0_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_0_0_load_11"/></StgValue>
</operation>

<operation id="724" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="0" op_0_bw="0">
<![CDATA[
branch40153:1  br label %branch36150

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="725" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="32" op_0_bw="7">
<![CDATA[
branch39151:0  %input_0_2_load_11 = load float* %input_0_2_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_0_2_load_11"/></StgValue>
</operation>

<operation id="726" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="0" op_0_bw="0">
<![CDATA[
branch39151:1  br label %branch36150

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="727" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="32" op_0_bw="7">
<![CDATA[
branch41155:0  %input_0_1_load_11 = load float* %input_0_1_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_0_1_load_11"/></StgValue>
</operation>

<operation id="728" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="0" op_0_bw="0">
<![CDATA[
branch41155:1  br label %branch36150

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="729" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="32" op_0_bw="7">
<![CDATA[
branch148:0  %input_2_0_load_11 = load float* %input_2_0_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_2_0_load_11"/></StgValue>
</operation>

<operation id="730" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="0" op_0_bw="0">
<![CDATA[
branch148:1  br label %branch36150

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="731" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="32" op_0_bw="7">
<![CDATA[
branch147:0  %input_2_2_load_11 = load float* %input_2_2_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_2_2_load_11"/></StgValue>
</operation>

<operation id="732" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="0" op_0_bw="0">
<![CDATA[
branch147:1  br label %branch36150

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="733" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="32" op_0_bw="7">
<![CDATA[
branch149:0  %input_2_1_load_11 = load float* %input_2_1_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_2_1_load_11"/></StgValue>
</operation>

<operation id="734" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="0" op_0_bw="0">
<![CDATA[
branch149:1  br label %branch36150

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="735" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="32" op_0_bw="7">
<![CDATA[
branch142:0  %input_2_1_load_12 = load float* %input_2_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_2_1_load_12"/></StgValue>
</operation>

<operation id="736" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="0" op_0_bw="0">
<![CDATA[
branch142:1  br label %branch30277

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="737" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="32" op_0_bw="7">
<![CDATA[
branch141:0  %input_2_0_load_12 = load float* %input_2_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_2_0_load_12"/></StgValue>
</operation>

<operation id="738" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="0" op_0_bw="0">
<![CDATA[
branch141:1  br label %branch30277

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="739" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="32" op_0_bw="7">
<![CDATA[
branch143:0  %input_2_2_load_12 = load float* %input_2_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_2_2_load_12"/></StgValue>
</operation>

<operation id="740" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="0" op_0_bw="0">
<![CDATA[
branch143:1  br label %branch30277

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="741" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="32" op_0_bw="7">
<![CDATA[
branch88:0  %input_1_1_load_12 = load float* %input_1_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_1_1_load_12"/></StgValue>
</operation>

<operation id="742" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="0" op_0_bw="0">
<![CDATA[
branch88:1  br label %branch30277

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="743" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="32" op_0_bw="7">
<![CDATA[
branch87:0  %input_1_0_load_12 = load float* %input_1_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_1_0_load_12"/></StgValue>
</operation>

<operation id="744" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="0" op_0_bw="0">
<![CDATA[
branch87:1  br label %branch30277

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="745" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="32" op_0_bw="7">
<![CDATA[
branch89:0  %input_1_2_load_12 = load float* %input_1_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_1_2_load_12"/></StgValue>
</operation>

<operation id="746" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="0" op_0_bw="0">
<![CDATA[
branch89:1  br label %branch30277

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="747" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="32" op_0_bw="7">
<![CDATA[
branch34133:0  %input_0_1_load_12 = load float* %input_0_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_0_1_load_12"/></StgValue>
</operation>

<operation id="748" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="0" op_0_bw="0">
<![CDATA[
branch34133:1  br label %branch30277

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="749" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="32" op_0_bw="7">
<![CDATA[
branch33131:0  %input_0_0_load_12 = load float* %input_0_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_0_0_load_12"/></StgValue>
</operation>

<operation id="750" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="0" op_0_bw="0">
<![CDATA[
branch33131:1  br label %branch30277

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="751" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="32" op_0_bw="7">
<![CDATA[
branch35135:0  %input_0_2_load_12 = load float* %input_0_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_0_2_load_12"/></StgValue>
</operation>

<operation id="752" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="0" op_0_bw="0">
<![CDATA[
branch35135:1  br label %branch30277

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="753" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="32" op_0_bw="7">
<![CDATA[
branch136:0  %input_2_2_load_13 = load float* %input_2_2_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_2_2_load_13"/></StgValue>
</operation>

<operation id="754" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="0" op_0_bw="0">
<![CDATA[
branch136:1  br label %branch24263

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="755" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="32" op_0_bw="7">
<![CDATA[
branch135:0  %input_2_1_load_13 = load float* %input_2_1_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_2_1_load_13"/></StgValue>
</operation>

<operation id="756" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="0" op_0_bw="0">
<![CDATA[
branch135:1  br label %branch24263

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="757" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="32" op_0_bw="7">
<![CDATA[
branch137:0  %input_2_0_load_13 = load float* %input_2_0_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_2_0_load_13"/></StgValue>
</operation>

<operation id="758" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="0" op_0_bw="0">
<![CDATA[
branch137:1  br label %branch24263

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="759" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="32" op_0_bw="7">
<![CDATA[
branch82:0  %input_1_2_load_13 = load float* %input_1_2_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_1_2_load_13"/></StgValue>
</operation>

<operation id="760" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="0" op_0_bw="0">
<![CDATA[
branch82:1  br label %branch24263

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="761" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="32" op_0_bw="7">
<![CDATA[
branch81:0  %input_1_1_load_13 = load float* %input_1_1_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_1_1_load_13"/></StgValue>
</operation>

<operation id="762" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="0" op_0_bw="0">
<![CDATA[
branch81:1  br label %branch24263

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="763" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="32" op_0_bw="7">
<![CDATA[
branch83:0  %input_1_0_load_13 = load float* %input_1_0_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_1_0_load_13"/></StgValue>
</operation>

<operation id="764" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="0" op_0_bw="0">
<![CDATA[
branch83:1  br label %branch24263

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="765" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="32" op_0_bw="7">
<![CDATA[
branch28113:0  %input_0_2_load_13 = load float* %input_0_2_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_0_2_load_13"/></StgValue>
</operation>

<operation id="766" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="0" op_0_bw="0">
<![CDATA[
branch28113:1  br label %branch24263

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="767" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="32" op_0_bw="7">
<![CDATA[
branch27111:0  %input_0_1_load_13 = load float* %input_0_1_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_0_1_load_13"/></StgValue>
</operation>

<operation id="768" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="0" op_0_bw="0">
<![CDATA[
branch27111:1  br label %branch24263

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="769" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="32" op_0_bw="7">
<![CDATA[
branch29115:0  %input_0_0_load_13 = load float* %input_0_0_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_0_0_load_13"/></StgValue>
</operation>

<operation id="770" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="0" op_0_bw="0">
<![CDATA[
branch29115:1  br label %branch24263

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="771" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="32" op_0_bw="7">
<![CDATA[
branch130:0  %input_2_0_load_14 = load float* %input_2_0_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_2_0_load_14"/></StgValue>
</operation>

<operation id="772" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="0" op_0_bw="0">
<![CDATA[
branch130:1  br label %branch18249

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="773" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="32" op_0_bw="7">
<![CDATA[
branch129:0  %input_2_2_load_14 = load float* %input_2_2_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_2_2_load_14"/></StgValue>
</operation>

<operation id="774" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="0" op_0_bw="0">
<![CDATA[
branch129:1  br label %branch18249

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="775" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="32" op_0_bw="7">
<![CDATA[
branch131:0  %input_2_1_load_14 = load float* %input_2_1_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_2_1_load_14"/></StgValue>
</operation>

<operation id="776" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="0" op_0_bw="0">
<![CDATA[
branch131:1  br label %branch18249

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="777" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="32" op_0_bw="7">
<![CDATA[
branch76:0  %input_1_0_load_14 = load float* %input_1_0_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_1_0_load_14"/></StgValue>
</operation>

<operation id="778" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="0" op_0_bw="0">
<![CDATA[
branch76:1  br label %branch18249

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="779" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="32" op_0_bw="7">
<![CDATA[
branch75:0  %input_1_2_load_14 = load float* %input_1_2_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_1_2_load_14"/></StgValue>
</operation>

<operation id="780" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="0" op_0_bw="0">
<![CDATA[
branch75:1  br label %branch18249

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="781" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="32" op_0_bw="7">
<![CDATA[
branch77:0  %input_1_1_load_14 = load float* %input_1_1_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_1_1_load_14"/></StgValue>
</operation>

<operation id="782" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="0" op_0_bw="0">
<![CDATA[
branch77:1  br label %branch18249

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="783" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="32" op_0_bw="7">
<![CDATA[
branch2290:0  %input_0_0_load_14 = load float* %input_0_0_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_0_0_load_14"/></StgValue>
</operation>

<operation id="784" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="0" op_0_bw="0">
<![CDATA[
branch2290:1  br label %branch18249

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="785" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="32" op_0_bw="7">
<![CDATA[
branch2188:0  %input_0_2_load_14 = load float* %input_0_2_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_0_2_load_14"/></StgValue>
</operation>

<operation id="786" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="0" op_0_bw="0">
<![CDATA[
branch2188:1  br label %branch18249

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="787" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="32" op_0_bw="7">
<![CDATA[
branch2392:0  %input_0_1_load_14 = load float* %input_0_1_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_0_1_load_14"/></StgValue>
</operation>

<operation id="788" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="0" op_0_bw="0">
<![CDATA[
branch2392:1  br label %branch18249

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="789" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="32" op_0_bw="7">
<![CDATA[
branch1667:0  %input_0_1_load_15 = load float* %input_0_1_addr, align 4

]]></Node>
<StgValue><ssdm name="input_0_1_load_15"/></StgValue>
</operation>

<operation id="790" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="0" op_0_bw="0">
<![CDATA[
branch1667:1  br label %branch12362

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="791" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="32" op_0_bw="7">
<![CDATA[
branch1565:0  %input_0_0_load_15 = load float* %input_0_0_addr, align 4

]]></Node>
<StgValue><ssdm name="input_0_0_load_15"/></StgValue>
</operation>

<operation id="792" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="0" op_0_bw="0">
<![CDATA[
branch1565:1  br label %branch12362

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="793" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="32" op_0_bw="7">
<![CDATA[
branch1769:0  %input_0_2_load_15 = load float* %input_0_2_addr, align 4

]]></Node>
<StgValue><ssdm name="input_0_2_load_15"/></StgValue>
</operation>

<operation id="794" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="0" op_0_bw="0">
<![CDATA[
branch1769:1  br label %branch12362

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="795" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="32" op_0_bw="7">
<![CDATA[
branch124:0  %input_2_1_load_15 = load float* %input_2_1_addr, align 4

]]></Node>
<StgValue><ssdm name="input_2_1_load_15"/></StgValue>
</operation>

<operation id="796" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="0" op_0_bw="0">
<![CDATA[
branch124:1  br label %branch12362

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="797" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="32" op_0_bw="7">
<![CDATA[
branch123:0  %input_2_0_load_15 = load float* %input_2_0_addr, align 4

]]></Node>
<StgValue><ssdm name="input_2_0_load_15"/></StgValue>
</operation>

<operation id="798" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="0" op_0_bw="0">
<![CDATA[
branch123:1  br label %branch12362

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="799" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="32" op_0_bw="7">
<![CDATA[
branch125:0  %input_2_2_load_15 = load float* %input_2_2_addr, align 4

]]></Node>
<StgValue><ssdm name="input_2_2_load_15"/></StgValue>
</operation>

<operation id="800" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="0" op_0_bw="0">
<![CDATA[
branch125:1  br label %branch12362

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="801" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="32" op_0_bw="7">
<![CDATA[
branch70:0  %input_1_1_load_15 = load float* %input_1_1_addr, align 4

]]></Node>
<StgValue><ssdm name="input_1_1_load_15"/></StgValue>
</operation>

<operation id="802" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="0" op_0_bw="0">
<![CDATA[
branch70:1  br label %branch12362

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="803" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="32" op_0_bw="7">
<![CDATA[
branch69:0  %input_1_0_load_15 = load float* %input_1_0_addr, align 4

]]></Node>
<StgValue><ssdm name="input_1_0_load_15"/></StgValue>
</operation>

<operation id="804" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="0" op_0_bw="0">
<![CDATA[
branch69:1  br label %branch12362

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="805" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="32" op_0_bw="7">
<![CDATA[
branch71:0  %input_1_2_load_15 = load float* %input_1_2_addr, align 4

]]></Node>
<StgValue><ssdm name="input_1_2_load_15"/></StgValue>
</operation>

<operation id="806" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="0" op_0_bw="0">
<![CDATA[
branch71:1  br label %branch12362

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="807" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="32" op_0_bw="7">
<![CDATA[
branch1045:0  %input_0_2_load_16 = load float* %input_0_2_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_0_2_load_16"/></StgValue>
</operation>

<operation id="808" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="0" op_0_bw="0">
<![CDATA[
branch1045:1  br label %branch6346

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="809" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="32" op_0_bw="7">
<![CDATA[
branch943:0  %input_0_1_load_16 = load float* %input_0_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_0_1_load_16"/></StgValue>
</operation>

<operation id="810" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="0" op_0_bw="0">
<![CDATA[
branch943:1  br label %branch6346

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="811" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="32" op_0_bw="7">
<![CDATA[
branch1147:0  %input_0_0_load_16 = load float* %input_0_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_0_0_load_16"/></StgValue>
</operation>

<operation id="812" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="0" op_0_bw="0">
<![CDATA[
branch1147:1  br label %branch6346

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="813" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="32" op_0_bw="7">
<![CDATA[
branch118348:0  %input_2_2_load_16 = load float* %input_2_2_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_2_2_load_16"/></StgValue>
</operation>

<operation id="814" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="0" op_0_bw="0">
<![CDATA[
branch118348:1  br label %branch6346

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="815" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="32" op_0_bw="7">
<![CDATA[
branch117:0  %input_2_1_load_16 = load float* %input_2_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_2_1_load_16"/></StgValue>
</operation>

<operation id="816" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="0" op_0_bw="0">
<![CDATA[
branch117:1  br label %branch6346

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="817" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="32" op_0_bw="7">
<![CDATA[
branch119:0  %input_2_0_load_16 = load float* %input_2_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_2_0_load_16"/></StgValue>
</operation>

<operation id="818" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="0" op_0_bw="0">
<![CDATA[
branch119:1  br label %branch6346

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="819" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="32" op_0_bw="7">
<![CDATA[
branch64:0  %input_1_2_load_16 = load float* %input_1_2_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_1_2_load_16"/></StgValue>
</operation>

<operation id="820" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="0" op_0_bw="0">
<![CDATA[
branch64:1  br label %branch6346

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="821" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="32" op_0_bw="7">
<![CDATA[
branch63:0  %input_1_1_load_16 = load float* %input_1_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_1_1_load_16"/></StgValue>
</operation>

<operation id="822" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="0" op_0_bw="0">
<![CDATA[
branch63:1  br label %branch6346

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="823" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="32" op_0_bw="7">
<![CDATA[
branch65:0  %input_1_0_load_16 = load float* %input_1_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_1_0_load_16"/></StgValue>
</operation>

<operation id="824" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="0" op_0_bw="0">
<![CDATA[
branch65:1  br label %branch6346

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="825" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="32" op_0_bw="7">
<![CDATA[
branch425:0  %input_0_0_load_17 = load float* %input_0_0_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_0_0_load_17"/></StgValue>
</operation>

<operation id="826" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="0" op_0_bw="0">
<![CDATA[
branch425:1  br label %branch0333

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="827" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="32" op_0_bw="7">
<![CDATA[
branch323:0  %input_0_2_load_17 = load float* %input_0_2_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_0_2_load_17"/></StgValue>
</operation>

<operation id="828" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="0" op_0_bw="0">
<![CDATA[
branch323:1  br label %branch0333

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="829" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="32" op_0_bw="7">
<![CDATA[
branch527:0  %input_0_1_load_17 = load float* %input_0_1_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_0_1_load_17"/></StgValue>
</operation>

<operation id="830" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="0" op_0_bw="0">
<![CDATA[
branch527:1  br label %branch0333

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="831" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="32" op_0_bw="7">
<![CDATA[
branch112:0  %input_2_0_load_17 = load float* %input_2_0_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_2_0_load_17"/></StgValue>
</operation>

<operation id="832" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="0" op_0_bw="0">
<![CDATA[
branch112:1  br label %branch0333

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="833" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="32" op_0_bw="7">
<![CDATA[
branch111:0  %input_2_2_load_17 = load float* %input_2_2_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_2_2_load_17"/></StgValue>
</operation>

<operation id="834" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="0" op_0_bw="0">
<![CDATA[
branch111:1  br label %branch0333

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="835" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="32" op_0_bw="7">
<![CDATA[
branch113:0  %input_2_1_load_17 = load float* %input_2_1_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_2_1_load_17"/></StgValue>
</operation>

<operation id="836" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="0"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="0" op_0_bw="0">
<![CDATA[
branch113:1  br label %branch0333

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="837" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="32" op_0_bw="7">
<![CDATA[
branch58:0  %input_1_0_load_17 = load float* %input_1_0_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_1_0_load_17"/></StgValue>
</operation>

<operation id="838" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="0" op_0_bw="0">
<![CDATA[
branch58:1  br label %branch0333

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="839" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="32" op_0_bw="7">
<![CDATA[
branch57:0  %input_1_2_load_17 = load float* %input_1_2_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_1_2_load_17"/></StgValue>
</operation>

<operation id="840" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="0" op_0_bw="0">
<![CDATA[
branch57:1  br label %branch0333

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="841" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="32" op_0_bw="7">
<![CDATA[
branch59:0  %input_1_1_load_17 = load float* %input_1_1_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_1_1_load_17"/></StgValue>
</operation>

<operation id="842" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln30" val="!0"/>
<literal name="trunc_ln30" val="!1"/>
<literal name="select_ln30_11" val="!0"/>
<literal name="select_ln30_11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="0" op_0_bw="0">
<![CDATA[
branch59:1  br label %branch0333

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="843" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch0333:3  %conv_1_bias_addr_1 = getelementptr inbounds [6 x float]* @conv_1_bias, i64 0, i64 %zext_ln23_7

]]></Node>
<StgValue><ssdm name="conv_1_bias_addr_1"/></StgValue>
</operation>

<operation id="844" st_id="11" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="32" op_0_bw="3">
<![CDATA[
branch0333:4  %conv_1_bias_load_1 = load float* %conv_1_bias_addr_1, align 4

]]></Node>
<StgValue><ssdm name="conv_1_bias_load_1"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="845" st_id="12" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="6">
<![CDATA[
Filter1_Loop_begin:227  %conv_1_weights_load = load float* %conv_1_weights_addr, align 8

]]></Node>
<StgValue><ssdm name="conv_1_weights_load"/></StgValue>
</operation>

<operation id="846" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
Filter1_Loop_begin:228  switch i3 %trunc_ln30, label %branch53 [
    i3 0, label %branch51
    i3 1, label %branch52
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="847" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0">
<![CDATA[
branch51183:0  %phi_ln23 = phi float [ %input_0_0_load, %branch48184 ], [ %input_0_1_load, %branch49186 ], [ %input_0_2_load, %branch50188 ], [ %input_1_0_load, %branch102 ], [ %input_1_1_load, %branch103 ], [ %input_1_2_load, %branch104 ], [ %input_2_0_load, %branch156 ], [ %input_2_1_load, %branch157 ], [ %input_2_2_load, %branch158 ]

]]></Node>
<StgValue><ssdm name="phi_ln23"/></StgValue>
</operation>

<operation id="848" st_id="12" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch51183:1  %tmp_1 = fmul float %conv_1_weights_load, %phi_ln23

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="849" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch51183:4  switch i3 %trunc_ln30, label %branch47 [
    i3 0, label %branch45
    i3 1, label %branch46
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="850" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0">
<![CDATA[
branch45163:0  %phi_ln23_1 = phi float [ %input_0_1_load_1, %branch42164 ], [ %input_0_2_load_1, %branch43166 ], [ %input_0_0_load_1, %branch44168 ], [ %input_1_1_load_1, %branch96 ], [ %input_1_2_load_1, %branch97 ], [ %input_1_0_load_1, %branch98 ], [ %input_2_1_load_1, %branch150 ], [ %input_2_2_load_1, %branch151 ], [ %input_2_0_load_1, %branch152 ]

]]></Node>
<StgValue><ssdm name="phi_ln23_1"/></StgValue>
</operation>

<operation id="851" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch45163:4  switch i3 %trunc_ln30, label %branch41 [
    i3 0, label %branch39
    i3 1, label %branch40
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="852" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0">
<![CDATA[
branch39143:0  %phi_ln23_2 = phi float [ %input_0_2_load_2, %branch36144 ], [ %input_0_0_load_2, %branch37146 ], [ %input_0_1_load_2, %branch38148 ], [ %input_1_2_load_2, %branch90 ], [ %input_1_0_load_2, %branch91 ], [ %input_1_1_load_2, %branch92 ], [ %input_2_2_load_2, %branch144 ], [ %input_2_0_load_2, %branch145 ], [ %input_2_1_load_2, %branch146 ]

]]></Node>
<StgValue><ssdm name="phi_ln23_2"/></StgValue>
</operation>

<operation id="853" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch39143:4  switch i3 %trunc_ln30, label %branch35 [
    i3 0, label %branch33
    i3 1, label %branch34
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="854" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0">
<![CDATA[
branch33273:0  %phi_ln23_3 = phi float [ %input_1_0_load_3, %branch84 ], [ %input_1_1_load_3, %branch85 ], [ %input_1_2_load_3, %branch86 ], [ %input_2_0_load_3, %branch138 ], [ %input_2_1_load_3, %branch139 ], [ %input_2_2_load_3, %branch140 ], [ %input_0_0_load_3, %branch30124 ], [ %input_0_1_load_3, %branch31126 ], [ %input_0_2_load_3, %branch32128 ]

]]></Node>
<StgValue><ssdm name="phi_ln23_3"/></StgValue>
</operation>

<operation id="855" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch33273:4  switch i3 %trunc_ln30, label %branch29 [
    i3 0, label %branch27
    i3 1, label %branch28
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="856" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0">
<![CDATA[
branch27259:0  %phi_ln23_4 = phi float [ %input_1_1_load_4, %branch78 ], [ %input_1_2_load_4, %branch79 ], [ %input_1_0_load_4, %branch80 ], [ %input_2_1_load_4, %branch132 ], [ %input_2_2_load_4, %branch133 ], [ %input_2_0_load_4, %branch134 ], [ %input_0_1_load_4, %branch24104 ], [ %input_0_2_load_4, %branch25106 ], [ %input_0_0_load_4, %branch26108 ]

]]></Node>
<StgValue><ssdm name="phi_ln23_4"/></StgValue>
</operation>

<operation id="857" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch27259:4  switch i3 %trunc_ln30, label %branch23 [
    i3 0, label %branch21
    i3 1, label %branch22
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="858" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0">
<![CDATA[
branch21245:0  %phi_ln23_5 = phi float [ %input_1_2_load_5, %branch72 ], [ %input_1_0_load_5, %branch73 ], [ %input_1_1_load_5, %branch74 ], [ %input_2_2_load_5, %branch126 ], [ %input_2_0_load_5, %branch127 ], [ %input_2_1_load_5, %branch128 ], [ %input_0_2_load_5, %branch1881 ], [ %input_0_0_load_5, %branch1983 ], [ %input_0_1_load_5, %branch2085 ]

]]></Node>
<StgValue><ssdm name="phi_ln23_5"/></StgValue>
</operation>

<operation id="859" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch21245:4  switch i3 %trunc_ln30, label %branch17 [
    i3 0, label %branch15
    i3 1, label %branch16
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="860" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0">
<![CDATA[
branch15357:0  %phi_ln23_6 = phi float [ %input_2_0_load_6, %branch120 ], [ %input_2_1_load_6, %branch121 ], [ %input_2_2_load_6, %branch122360 ], [ %input_0_0_load_6, %branch1258 ], [ %input_0_1_load_6, %branch1360 ], [ %input_0_2_load_6, %branch1462 ], [ %input_1_0_load_6, %branch66 ], [ %input_1_1_load_6, %branch67 ], [ %input_1_2_load_6, %branch68 ]

]]></Node>
<StgValue><ssdm name="phi_ln23_6"/></StgValue>
</operation>

<operation id="861" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch15357:4  switch i3 %trunc_ln30, label %branch11 [
    i3 0, label %branch9
    i3 1, label %branch10
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="862" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0">
<![CDATA[
branch9342:0  %phi_ln23_7 = phi float [ %input_2_1_load_7, %branch114 ], [ %input_2_2_load_7, %branch115 ], [ %input_2_0_load_7, %branch116 ], [ %input_0_1_load_7, %branch636 ], [ %input_0_2_load_7, %branch738 ], [ %input_0_0_load_7, %branch840 ], [ %input_1_1_load_7, %branch60 ], [ %input_1_2_load_7, %branch61 ], [ %input_1_0_load_7, %branch62 ]

]]></Node>
<StgValue><ssdm name="phi_ln23_7"/></StgValue>
</operation>

<operation id="863" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch9342:4  switch i3 %trunc_ln30, label %branch5 [
    i3 0, label %branch3
    i3 1, label %branch4
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="864" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0">
<![CDATA[
Filter1_Loop_end:0  %phi_ln23_8 = phi float [ %input_2_2_load_8, %branch108 ], [ %input_2_0_load_8, %branch109 ], [ %input_2_1_load_8, %branch110 ], [ %input_0_2_load_8, %branch016 ], [ %input_0_0_load_8, %branch118 ], [ %input_0_1_load_8, %branch220 ], [ %input_1_2_load_8, %branch54 ], [ %input_1_0_load_8, %branch55 ], [ %input_1_1_load_8, %branch56 ]

]]></Node>
<StgValue><ssdm name="phi_ln23_8"/></StgValue>
</operation>

<operation id="865" st_id="12" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="32" op_0_bw="3">
<![CDATA[
Filter1_Loop_end:4  %conv_1_bias_load = load float* %conv_1_bias_addr, align 8

]]></Node>
<StgValue><ssdm name="conv_1_bias_load"/></StgValue>
</operation>

<operation id="866" st_id="12" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="32" op_0_bw="6">
<![CDATA[
Filter1_Loop_end:49  %conv_1_weights_load_9 = load float* %conv_1_weights_addr_9, align 4

]]></Node>
<StgValue><ssdm name="conv_1_weights_load_9"/></StgValue>
</operation>

<operation id="867" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
Filter1_Loop_end:50  switch i3 %trunc_ln30, label %branch50 [
    i3 0, label %branch48
    i3 1, label %branch49
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="868" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0">
<![CDATA[
branch48190:0  %phi_ln23_9 = phi float [ %input_0_0_load_9, %branch51191 ], [ %input_0_1_load_9, %branch52193 ], [ %input_0_2_load_9, %branch53195 ], [ %input_1_0_load_9, %branch105 ], [ %input_1_1_load_9, %branch106 ], [ %input_1_2_load_9, %branch107 ], [ %input_2_0_load_9, %branch159 ], [ %input_2_1_load_9, %branch160 ], [ %input_2_2_load_9, %branch161 ]

]]></Node>
<StgValue><ssdm name="phi_ln23_9"/></StgValue>
</operation>

<operation id="869" st_id="12" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch48190:1  %tmp_1_42 = fmul float %conv_1_weights_load_9, %phi_ln23_9

]]></Node>
<StgValue><ssdm name="tmp_1_42"/></StgValue>
</operation>

<operation id="870" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch48190:4  switch i3 %trunc_ln30, label %branch44 [
    i3 0, label %branch42
    i3 1, label %branch43
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="871" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0">
<![CDATA[
branch42170:0  %phi_ln23_10 = phi float [ %input_0_1_load_10, %branch45171 ], [ %input_0_2_load_10, %branch46173 ], [ %input_0_0_load_10, %branch47175 ], [ %input_1_1_load_10, %branch99 ], [ %input_1_2_load_10, %branch100 ], [ %input_1_0_load_10, %branch101 ], [ %input_2_1_load_10, %branch153 ], [ %input_2_2_load_10, %branch154 ], [ %input_2_0_load_10, %branch155 ]

]]></Node>
<StgValue><ssdm name="phi_ln23_10"/></StgValue>
</operation>

<operation id="872" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch42170:4  switch i3 %trunc_ln30, label %branch38 [
    i3 0, label %branch36
    i3 1, label %branch37
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="873" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0">
<![CDATA[
branch36150:0  %phi_ln23_11 = phi float [ %input_0_2_load_11, %branch39151 ], [ %input_0_0_load_11, %branch40153 ], [ %input_0_1_load_11, %branch41155 ], [ %input_1_2_load_11, %branch93 ], [ %input_1_0_load_11, %branch94 ], [ %input_1_1_load_11, %branch95 ], [ %input_2_2_load_11, %branch147 ], [ %input_2_0_load_11, %branch148 ], [ %input_2_1_load_11, %branch149 ]

]]></Node>
<StgValue><ssdm name="phi_ln23_11"/></StgValue>
</operation>

<operation id="874" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch36150:4  switch i3 %trunc_ln30, label %branch32 [
    i3 0, label %branch30
    i3 1, label %branch31
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="875" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0">
<![CDATA[
branch30277:0  %phi_ln23_12 = phi float [ %input_1_0_load_12, %branch87 ], [ %input_1_1_load_12, %branch88 ], [ %input_1_2_load_12, %branch89 ], [ %input_2_0_load_12, %branch141 ], [ %input_2_1_load_12, %branch142 ], [ %input_2_2_load_12, %branch143 ], [ %input_0_0_load_12, %branch33131 ], [ %input_0_1_load_12, %branch34133 ], [ %input_0_2_load_12, %branch35135 ]

]]></Node>
<StgValue><ssdm name="phi_ln23_12"/></StgValue>
</operation>

<operation id="876" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch30277:4  switch i3 %trunc_ln30, label %branch26 [
    i3 0, label %branch24
    i3 1, label %branch25
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="877" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0">
<![CDATA[
branch24263:0  %phi_ln23_13 = phi float [ %input_1_1_load_13, %branch81 ], [ %input_1_2_load_13, %branch82 ], [ %input_1_0_load_13, %branch83 ], [ %input_2_1_load_13, %branch135 ], [ %input_2_2_load_13, %branch136 ], [ %input_2_0_load_13, %branch137 ], [ %input_0_1_load_13, %branch27111 ], [ %input_0_2_load_13, %branch28113 ], [ %input_0_0_load_13, %branch29115 ]

]]></Node>
<StgValue><ssdm name="phi_ln23_13"/></StgValue>
</operation>

<operation id="878" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch24263:4  switch i3 %trunc_ln30, label %branch20 [
    i3 0, label %branch18
    i3 1, label %branch19
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="879" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0">
<![CDATA[
branch18249:0  %phi_ln23_14 = phi float [ %input_1_2_load_14, %branch75 ], [ %input_1_0_load_14, %branch76 ], [ %input_1_1_load_14, %branch77 ], [ %input_2_2_load_14, %branch129 ], [ %input_2_0_load_14, %branch130 ], [ %input_2_1_load_14, %branch131 ], [ %input_0_2_load_14, %branch2188 ], [ %input_0_0_load_14, %branch2290 ], [ %input_0_1_load_14, %branch2392 ]

]]></Node>
<StgValue><ssdm name="phi_ln23_14"/></StgValue>
</operation>

<operation id="880" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch18249:4  switch i3 %trunc_ln30, label %branch14 [
    i3 0, label %branch12
    i3 1, label %branch13
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="881" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0">
<![CDATA[
branch12362:0  %phi_ln23_15 = phi float [ %input_2_0_load_15, %branch123 ], [ %input_2_1_load_15, %branch124 ], [ %input_2_2_load_15, %branch125 ], [ %input_0_0_load_15, %branch1565 ], [ %input_0_1_load_15, %branch1667 ], [ %input_0_2_load_15, %branch1769 ], [ %input_1_0_load_15, %branch69 ], [ %input_1_1_load_15, %branch70 ], [ %input_1_2_load_15, %branch71 ]

]]></Node>
<StgValue><ssdm name="phi_ln23_15"/></StgValue>
</operation>

<operation id="882" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch12362:4  switch i3 %trunc_ln30, label %branch8 [
    i3 0, label %branch6
    i3 1, label %branch7
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="883" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0">
<![CDATA[
branch6346:0  %phi_ln23_16 = phi float [ %input_2_1_load_16, %branch117 ], [ %input_2_2_load_16, %branch118348 ], [ %input_2_0_load_16, %branch119 ], [ %input_0_1_load_16, %branch943 ], [ %input_0_2_load_16, %branch1045 ], [ %input_0_0_load_16, %branch1147 ], [ %input_1_1_load_16, %branch63 ], [ %input_1_2_load_16, %branch64 ], [ %input_1_0_load_16, %branch65 ]

]]></Node>
<StgValue><ssdm name="phi_ln23_16"/></StgValue>
</operation>

<operation id="884" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch6346:4  switch i3 %trunc_ln30, label %branch2 [
    i3 0, label %branch0
    i3 1, label %branch1
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="885" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0">
<![CDATA[
branch0333:0  %phi_ln23_17 = phi float [ %input_2_2_load_17, %branch111 ], [ %input_2_0_load_17, %branch112 ], [ %input_2_1_load_17, %branch113 ], [ %input_0_2_load_17, %branch323 ], [ %input_0_0_load_17, %branch425 ], [ %input_0_1_load_17, %branch527 ], [ %input_1_2_load_17, %branch57 ], [ %input_1_0_load_17, %branch58 ], [ %input_1_1_load_17, %branch59 ]

]]></Node>
<StgValue><ssdm name="phi_ln23_17"/></StgValue>
</operation>

<operation id="886" st_id="12" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="32" op_0_bw="3">
<![CDATA[
branch0333:4  %conv_1_bias_load_1 = load float* %conv_1_bias_addr_1, align 4

]]></Node>
<StgValue><ssdm name="conv_1_bias_load_1"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="887" st_id="13" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch51183:1  %tmp_1 = fmul float %conv_1_weights_load, %phi_ln23

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="888" st_id="13" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch48190:1  %tmp_1_42 = fmul float %conv_1_weights_load_9, %phi_ln23_9

]]></Node>
<StgValue><ssdm name="tmp_1_42"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="889" st_id="14" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch51183:2  %w_sum_4 = fadd float %tmp_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="w_sum_4"/></StgValue>
</operation>

<operation id="890" st_id="14" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch48190:2  %w_sum_4_1 = fadd float %tmp_1_42, 0.000000e+00

]]></Node>
<StgValue><ssdm name="w_sum_4_1"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="891" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="4" op_0_bw="3">
<![CDATA[
Filter1_Loop_begin:200  %zext_ln23_36 = zext i3 %select_ln30_9 to i4

]]></Node>
<StgValue><ssdm name="zext_ln23_36"/></StgValue>
</operation>

<operation id="892" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
Filter1_Loop_begin:202  %add_ln23_30 = add i4 6, %zext_ln23_36

]]></Node>
<StgValue><ssdm name="add_ln23_30"/></StgValue>
</operation>

<operation id="893" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="64" op_0_bw="4">
<![CDATA[
Filter1_Loop_begin:203  %zext_ln23_37 = zext i4 %add_ln23_30 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_37"/></StgValue>
</operation>

<operation id="894" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:204  %conv_1_weights_addr_1 = getelementptr [54 x float]* @conv_1_weights, i64 0, i64 %zext_ln23_37

]]></Node>
<StgValue><ssdm name="conv_1_weights_addr_1"/></StgValue>
</operation>

<operation id="895" st_id="15" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch51183:2  %w_sum_4 = fadd float %tmp_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="w_sum_4"/></StgValue>
</operation>

<operation id="896" st_id="15" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="6">
<![CDATA[
branch51183:3  %conv_1_weights_load_1 = load float* %conv_1_weights_addr_1, align 8

]]></Node>
<StgValue><ssdm name="conv_1_weights_load_1"/></StgValue>
</operation>

<operation id="897" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="4" op_0_bw="3">
<![CDATA[
Filter1_Loop_end:22  %zext_ln23_46 = zext i3 %or_ln14 to i4

]]></Node>
<StgValue><ssdm name="zext_ln23_46"/></StgValue>
</operation>

<operation id="898" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
Filter1_Loop_end:24  %add_ln23_36 = add i4 6, %zext_ln23_46

]]></Node>
<StgValue><ssdm name="add_ln23_36"/></StgValue>
</operation>

<operation id="899" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="64" op_0_bw="4">
<![CDATA[
Filter1_Loop_end:25  %zext_ln23_47 = zext i4 %add_ln23_36 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_47"/></StgValue>
</operation>

<operation id="900" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_end:26  %conv_1_weights_addr_10 = getelementptr [54 x float]* @conv_1_weights, i64 0, i64 %zext_ln23_47

]]></Node>
<StgValue><ssdm name="conv_1_weights_addr_10"/></StgValue>
</operation>

<operation id="901" st_id="15" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch48190:2  %w_sum_4_1 = fadd float %tmp_1_42, 0.000000e+00

]]></Node>
<StgValue><ssdm name="w_sum_4_1"/></StgValue>
</operation>

<operation id="902" st_id="15" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="32" op_0_bw="6">
<![CDATA[
branch48190:3  %conv_1_weights_load_10 = load float* %conv_1_weights_addr_10, align 4

]]></Node>
<StgValue><ssdm name="conv_1_weights_load_10"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="903" st_id="16" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch51183:2  %w_sum_4 = fadd float %tmp_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="w_sum_4"/></StgValue>
</operation>

<operation id="904" st_id="16" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="6">
<![CDATA[
branch51183:3  %conv_1_weights_load_1 = load float* %conv_1_weights_addr_1, align 8

]]></Node>
<StgValue><ssdm name="conv_1_weights_load_1"/></StgValue>
</operation>

<operation id="905" st_id="16" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch45163:1  %tmp_0_0_1 = fmul float %conv_1_weights_load_1, %phi_ln23_1

]]></Node>
<StgValue><ssdm name="tmp_0_0_1"/></StgValue>
</operation>

<operation id="906" st_id="16" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch48190:2  %w_sum_4_1 = fadd float %tmp_1_42, 0.000000e+00

]]></Node>
<StgValue><ssdm name="w_sum_4_1"/></StgValue>
</operation>

<operation id="907" st_id="16" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="32" op_0_bw="6">
<![CDATA[
branch48190:3  %conv_1_weights_load_10 = load float* %conv_1_weights_addr_10, align 4

]]></Node>
<StgValue><ssdm name="conv_1_weights_load_10"/></StgValue>
</operation>

<operation id="908" st_id="16" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch42170:1  %tmp_1_0_1 = fmul float %conv_1_weights_load_10, %phi_ln23_10

]]></Node>
<StgValue><ssdm name="tmp_1_0_1"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="909" st_id="17" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch51183:2  %w_sum_4 = fadd float %tmp_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="w_sum_4"/></StgValue>
</operation>

<operation id="910" st_id="17" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch45163:1  %tmp_0_0_1 = fmul float %conv_1_weights_load_1, %phi_ln23_1

]]></Node>
<StgValue><ssdm name="tmp_0_0_1"/></StgValue>
</operation>

<operation id="911" st_id="17" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch48190:2  %w_sum_4_1 = fadd float %tmp_1_42, 0.000000e+00

]]></Node>
<StgValue><ssdm name="w_sum_4_1"/></StgValue>
</operation>

<operation id="912" st_id="17" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch42170:1  %tmp_1_0_1 = fmul float %conv_1_weights_load_10, %phi_ln23_10

]]></Node>
<StgValue><ssdm name="tmp_1_0_1"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="913" st_id="18" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch45163:2  %w_sum_4_0_0_1 = fadd float %w_sum_4, %tmp_0_0_1

]]></Node>
<StgValue><ssdm name="w_sum_4_0_0_1"/></StgValue>
</operation>

<operation id="914" st_id="18" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch42170:2  %w_sum_4_1_0_1 = fadd float %w_sum_4_1, %tmp_1_0_1

]]></Node>
<StgValue><ssdm name="w_sum_4_1_0_1"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="915" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="5" op_0_bw="3">
<![CDATA[
Filter1_Loop_begin:199  %zext_ln23_35 = zext i3 %select_ln30_9 to i5

]]></Node>
<StgValue><ssdm name="zext_ln23_35"/></StgValue>
</operation>

<operation id="916" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop_begin:205  %add_ln23_31 = add i5 12, %zext_ln23_35

]]></Node>
<StgValue><ssdm name="add_ln23_31"/></StgValue>
</operation>

<operation id="917" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="64" op_0_bw="5">
<![CDATA[
Filter1_Loop_begin:206  %zext_ln23_38 = zext i5 %add_ln23_31 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_38"/></StgValue>
</operation>

<operation id="918" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:207  %conv_1_weights_addr_2 = getelementptr [54 x float]* @conv_1_weights, i64 0, i64 %zext_ln23_38

]]></Node>
<StgValue><ssdm name="conv_1_weights_addr_2"/></StgValue>
</operation>

<operation id="919" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop_begin:208  %add_ln23_32 = add i5 -14, %zext_ln23_35

]]></Node>
<StgValue><ssdm name="add_ln23_32"/></StgValue>
</operation>

<operation id="920" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="5">
<![CDATA[
Filter1_Loop_begin:209  %zext_ln23_39 = zext i5 %add_ln23_32 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_39"/></StgValue>
</operation>

<operation id="921" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:210  %conv_1_weights_addr_3 = getelementptr [54 x float]* @conv_1_weights, i64 0, i64 %zext_ln23_39

]]></Node>
<StgValue><ssdm name="conv_1_weights_addr_3"/></StgValue>
</operation>

<operation id="922" st_id="19" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch45163:2  %w_sum_4_0_0_1 = fadd float %w_sum_4, %tmp_0_0_1

]]></Node>
<StgValue><ssdm name="w_sum_4_0_0_1"/></StgValue>
</operation>

<operation id="923" st_id="19" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="6">
<![CDATA[
branch45163:3  %conv_1_weights_load_2 = load float* %conv_1_weights_addr_2, align 8

]]></Node>
<StgValue><ssdm name="conv_1_weights_load_2"/></StgValue>
</operation>

<operation id="924" st_id="19" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="6">
<![CDATA[
branch39143:3  %conv_1_weights_load_3 = load float* %conv_1_weights_addr_3, align 8

]]></Node>
<StgValue><ssdm name="conv_1_weights_load_3"/></StgValue>
</operation>

<operation id="925" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="5" op_0_bw="3">
<![CDATA[
Filter1_Loop_end:21  %zext_ln23_45 = zext i3 %or_ln14 to i5

]]></Node>
<StgValue><ssdm name="zext_ln23_45"/></StgValue>
</operation>

<operation id="926" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop_end:27  %add_ln23_37 = add i5 12, %zext_ln23_45

]]></Node>
<StgValue><ssdm name="add_ln23_37"/></StgValue>
</operation>

<operation id="927" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="64" op_0_bw="5">
<![CDATA[
Filter1_Loop_end:28  %zext_ln23_48 = zext i5 %add_ln23_37 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_48"/></StgValue>
</operation>

<operation id="928" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_end:29  %conv_1_weights_addr_11 = getelementptr [54 x float]* @conv_1_weights, i64 0, i64 %zext_ln23_48

]]></Node>
<StgValue><ssdm name="conv_1_weights_addr_11"/></StgValue>
</operation>

<operation id="929" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter1_Loop_end:30  %add_ln23_38 = add i5 -14, %zext_ln23_45

]]></Node>
<StgValue><ssdm name="add_ln23_38"/></StgValue>
</operation>

<operation id="930" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="64" op_0_bw="5">
<![CDATA[
Filter1_Loop_end:31  %zext_ln23_49 = zext i5 %add_ln23_38 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_49"/></StgValue>
</operation>

<operation id="931" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_end:32  %conv_1_weights_addr_12 = getelementptr [54 x float]* @conv_1_weights, i64 0, i64 %zext_ln23_49

]]></Node>
<StgValue><ssdm name="conv_1_weights_addr_12"/></StgValue>
</operation>

<operation id="932" st_id="19" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch42170:2  %w_sum_4_1_0_1 = fadd float %w_sum_4_1, %tmp_1_0_1

]]></Node>
<StgValue><ssdm name="w_sum_4_1_0_1"/></StgValue>
</operation>

<operation id="933" st_id="19" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="32" op_0_bw="6">
<![CDATA[
branch42170:3  %conv_1_weights_load_11 = load float* %conv_1_weights_addr_11, align 4

]]></Node>
<StgValue><ssdm name="conv_1_weights_load_11"/></StgValue>
</operation>

<operation id="934" st_id="19" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="32" op_0_bw="6">
<![CDATA[
branch36150:3  %conv_1_weights_load_12 = load float* %conv_1_weights_addr_12, align 4

]]></Node>
<StgValue><ssdm name="conv_1_weights_load_12"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="935" st_id="20" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch45163:2  %w_sum_4_0_0_1 = fadd float %w_sum_4, %tmp_0_0_1

]]></Node>
<StgValue><ssdm name="w_sum_4_0_0_1"/></StgValue>
</operation>

<operation id="936" st_id="20" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="6">
<![CDATA[
branch45163:3  %conv_1_weights_load_2 = load float* %conv_1_weights_addr_2, align 8

]]></Node>
<StgValue><ssdm name="conv_1_weights_load_2"/></StgValue>
</operation>

<operation id="937" st_id="20" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch39143:1  %tmp_0_0_2 = fmul float %conv_1_weights_load_2, %phi_ln23_2

]]></Node>
<StgValue><ssdm name="tmp_0_0_2"/></StgValue>
</operation>

<operation id="938" st_id="20" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="6">
<![CDATA[
branch39143:3  %conv_1_weights_load_3 = load float* %conv_1_weights_addr_3, align 8

]]></Node>
<StgValue><ssdm name="conv_1_weights_load_3"/></StgValue>
</operation>

<operation id="939" st_id="20" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch33273:1  %tmp_0_1 = fmul float %conv_1_weights_load_3, %phi_ln23_3

]]></Node>
<StgValue><ssdm name="tmp_0_1"/></StgValue>
</operation>

<operation id="940" st_id="20" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch42170:2  %w_sum_4_1_0_1 = fadd float %w_sum_4_1, %tmp_1_0_1

]]></Node>
<StgValue><ssdm name="w_sum_4_1_0_1"/></StgValue>
</operation>

<operation id="941" st_id="20" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="32" op_0_bw="6">
<![CDATA[
branch42170:3  %conv_1_weights_load_11 = load float* %conv_1_weights_addr_11, align 4

]]></Node>
<StgValue><ssdm name="conv_1_weights_load_11"/></StgValue>
</operation>

<operation id="942" st_id="20" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch36150:1  %tmp_1_0_2 = fmul float %conv_1_weights_load_11, %phi_ln23_11

]]></Node>
<StgValue><ssdm name="tmp_1_0_2"/></StgValue>
</operation>

<operation id="943" st_id="20" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="32" op_0_bw="6">
<![CDATA[
branch36150:3  %conv_1_weights_load_12 = load float* %conv_1_weights_addr_12, align 4

]]></Node>
<StgValue><ssdm name="conv_1_weights_load_12"/></StgValue>
</operation>

<operation id="944" st_id="20" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch30277:1  %tmp_1_1 = fmul float %conv_1_weights_load_12, %phi_ln23_12

]]></Node>
<StgValue><ssdm name="tmp_1_1"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="945" st_id="21" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch45163:2  %w_sum_4_0_0_1 = fadd float %w_sum_4, %tmp_0_0_1

]]></Node>
<StgValue><ssdm name="w_sum_4_0_0_1"/></StgValue>
</operation>

<operation id="946" st_id="21" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch39143:1  %tmp_0_0_2 = fmul float %conv_1_weights_load_2, %phi_ln23_2

]]></Node>
<StgValue><ssdm name="tmp_0_0_2"/></StgValue>
</operation>

<operation id="947" st_id="21" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch33273:1  %tmp_0_1 = fmul float %conv_1_weights_load_3, %phi_ln23_3

]]></Node>
<StgValue><ssdm name="tmp_0_1"/></StgValue>
</operation>

<operation id="948" st_id="21" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch42170:2  %w_sum_4_1_0_1 = fadd float %w_sum_4_1, %tmp_1_0_1

]]></Node>
<StgValue><ssdm name="w_sum_4_1_0_1"/></StgValue>
</operation>

<operation id="949" st_id="21" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch36150:1  %tmp_1_0_2 = fmul float %conv_1_weights_load_11, %phi_ln23_11

]]></Node>
<StgValue><ssdm name="tmp_1_0_2"/></StgValue>
</operation>

<operation id="950" st_id="21" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch30277:1  %tmp_1_1 = fmul float %conv_1_weights_load_12, %phi_ln23_12

]]></Node>
<StgValue><ssdm name="tmp_1_1"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="951" st_id="22" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch39143:2  %w_sum_4_0_0_2 = fadd float %w_sum_4_0_0_1, %tmp_0_0_2

]]></Node>
<StgValue><ssdm name="w_sum_4_0_0_2"/></StgValue>
</operation>

<operation id="952" st_id="22" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch36150:2  %w_sum_4_1_0_2 = fadd float %w_sum_4_1_0_1, %tmp_1_0_2

]]></Node>
<StgValue><ssdm name="w_sum_4_1_0_2"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="953" st_id="23" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch39143:2  %w_sum_4_0_0_2 = fadd float %w_sum_4_0_0_1, %tmp_0_0_2

]]></Node>
<StgValue><ssdm name="w_sum_4_0_0_2"/></StgValue>
</operation>

<operation id="954" st_id="23" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch36150:2  %w_sum_4_1_0_2 = fadd float %w_sum_4_1_0_1, %tmp_1_0_2

]]></Node>
<StgValue><ssdm name="w_sum_4_1_0_2"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="955" st_id="24" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch39143:2  %w_sum_4_0_0_2 = fadd float %w_sum_4_0_0_1, %tmp_0_0_2

]]></Node>
<StgValue><ssdm name="w_sum_4_0_0_2"/></StgValue>
</operation>

<operation id="956" st_id="24" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch36150:2  %w_sum_4_1_0_2 = fadd float %w_sum_4_1_0_1, %tmp_1_0_2

]]></Node>
<StgValue><ssdm name="w_sum_4_1_0_2"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="957" st_id="25" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch39143:2  %w_sum_4_0_0_2 = fadd float %w_sum_4_0_0_1, %tmp_0_0_2

]]></Node>
<StgValue><ssdm name="w_sum_4_0_0_2"/></StgValue>
</operation>

<operation id="958" st_id="25" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch36150:2  %w_sum_4_1_0_2 = fadd float %w_sum_4_1_0_1, %tmp_1_0_2

]]></Node>
<StgValue><ssdm name="w_sum_4_1_0_2"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="959" st_id="26" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch33273:2  %w_sum_4_0_1 = fadd float %w_sum_4_0_0_2, %tmp_0_1

]]></Node>
<StgValue><ssdm name="w_sum_4_0_1"/></StgValue>
</operation>

<operation id="960" st_id="26" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch30277:2  %w_sum_4_1_1 = fadd float %w_sum_4_1_0_2, %tmp_1_1

]]></Node>
<StgValue><ssdm name="w_sum_4_1_1"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="961" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter1_Loop_begin:211  %tmp_14 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 3, i3 %select_ln30_9)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="962" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:212  %conv_1_weights_addr_4 = getelementptr [54 x float]* @conv_1_weights, i64 0, i64 %tmp_14

]]></Node>
<StgValue><ssdm name="conv_1_weights_addr_4"/></StgValue>
</operation>

<operation id="963" st_id="27" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch33273:2  %w_sum_4_0_1 = fadd float %w_sum_4_0_0_2, %tmp_0_1

]]></Node>
<StgValue><ssdm name="w_sum_4_0_1"/></StgValue>
</operation>

<operation id="964" st_id="27" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="6">
<![CDATA[
branch33273:3  %conv_1_weights_load_4 = load float* %conv_1_weights_addr_4, align 8

]]></Node>
<StgValue><ssdm name="conv_1_weights_load_4"/></StgValue>
</operation>

<operation id="965" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter1_Loop_end:33  %tmp_16 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 3, i3 %or_ln14)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="966" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_end:34  %conv_1_weights_addr_13 = getelementptr [54 x float]* @conv_1_weights, i64 0, i64 %tmp_16

]]></Node>
<StgValue><ssdm name="conv_1_weights_addr_13"/></StgValue>
</operation>

<operation id="967" st_id="27" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch30277:2  %w_sum_4_1_1 = fadd float %w_sum_4_1_0_2, %tmp_1_1

]]></Node>
<StgValue><ssdm name="w_sum_4_1_1"/></StgValue>
</operation>

<operation id="968" st_id="27" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="32" op_0_bw="6">
<![CDATA[
branch30277:3  %conv_1_weights_load_13 = load float* %conv_1_weights_addr_13, align 4

]]></Node>
<StgValue><ssdm name="conv_1_weights_load_13"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="969" st_id="28" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch33273:2  %w_sum_4_0_1 = fadd float %w_sum_4_0_0_2, %tmp_0_1

]]></Node>
<StgValue><ssdm name="w_sum_4_0_1"/></StgValue>
</operation>

<operation id="970" st_id="28" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="6">
<![CDATA[
branch33273:3  %conv_1_weights_load_4 = load float* %conv_1_weights_addr_4, align 8

]]></Node>
<StgValue><ssdm name="conv_1_weights_load_4"/></StgValue>
</operation>

<operation id="971" st_id="28" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch27259:1  %tmp_0_1_1 = fmul float %conv_1_weights_load_4, %phi_ln23_4

]]></Node>
<StgValue><ssdm name="tmp_0_1_1"/></StgValue>
</operation>

<operation id="972" st_id="28" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch30277:2  %w_sum_4_1_1 = fadd float %w_sum_4_1_0_2, %tmp_1_1

]]></Node>
<StgValue><ssdm name="w_sum_4_1_1"/></StgValue>
</operation>

<operation id="973" st_id="28" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="32" op_0_bw="6">
<![CDATA[
branch30277:3  %conv_1_weights_load_13 = load float* %conv_1_weights_addr_13, align 4

]]></Node>
<StgValue><ssdm name="conv_1_weights_load_13"/></StgValue>
</operation>

<operation id="974" st_id="28" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch24263:1  %tmp_1_1_1 = fmul float %conv_1_weights_load_13, %phi_ln23_13

]]></Node>
<StgValue><ssdm name="tmp_1_1_1"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="975" st_id="29" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch33273:2  %w_sum_4_0_1 = fadd float %w_sum_4_0_0_2, %tmp_0_1

]]></Node>
<StgValue><ssdm name="w_sum_4_0_1"/></StgValue>
</operation>

<operation id="976" st_id="29" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch27259:1  %tmp_0_1_1 = fmul float %conv_1_weights_load_4, %phi_ln23_4

]]></Node>
<StgValue><ssdm name="tmp_0_1_1"/></StgValue>
</operation>

<operation id="977" st_id="29" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch30277:2  %w_sum_4_1_1 = fadd float %w_sum_4_1_0_2, %tmp_1_1

]]></Node>
<StgValue><ssdm name="w_sum_4_1_1"/></StgValue>
</operation>

<operation id="978" st_id="29" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch24263:1  %tmp_1_1_1 = fmul float %conv_1_weights_load_13, %phi_ln23_13

]]></Node>
<StgValue><ssdm name="tmp_1_1_1"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="979" st_id="30" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch27259:2  %w_sum_4_0_1_1 = fadd float %w_sum_4_0_1, %tmp_0_1_1

]]></Node>
<StgValue><ssdm name="w_sum_4_0_1_1"/></StgValue>
</operation>

<operation id="980" st_id="30" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch24263:2  %w_sum_4_1_1_1 = fadd float %w_sum_4_1_1, %tmp_1_1_1

]]></Node>
<StgValue><ssdm name="w_sum_4_1_1_1"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="981" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="6" op_0_bw="3">
<![CDATA[
Filter1_Loop_begin:198  %zext_ln23_34 = zext i3 %select_ln30_9 to i6

]]></Node>
<StgValue><ssdm name="zext_ln23_34"/></StgValue>
</operation>

<operation id="982" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
Filter1_Loop_begin:213  %add_ln23_33 = add i6 30, %zext_ln23_34

]]></Node>
<StgValue><ssdm name="add_ln23_33"/></StgValue>
</operation>

<operation id="983" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="64" op_0_bw="6">
<![CDATA[
Filter1_Loop_begin:214  %zext_ln23_40 = zext i6 %add_ln23_33 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_40"/></StgValue>
</operation>

<operation id="984" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:215  %conv_1_weights_addr_5 = getelementptr [54 x float]* @conv_1_weights, i64 0, i64 %zext_ln23_40

]]></Node>
<StgValue><ssdm name="conv_1_weights_addr_5"/></StgValue>
</operation>

<operation id="985" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
Filter1_Loop_begin:216  %add_ln23_34 = add i6 -28, %zext_ln23_34

]]></Node>
<StgValue><ssdm name="add_ln23_34"/></StgValue>
</operation>

<operation id="986" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="6">
<![CDATA[
Filter1_Loop_begin:217  %zext_ln23_41 = zext i6 %add_ln23_34 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_41"/></StgValue>
</operation>

<operation id="987" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:218  %conv_1_weights_addr_6 = getelementptr [54 x float]* @conv_1_weights, i64 0, i64 %zext_ln23_41

]]></Node>
<StgValue><ssdm name="conv_1_weights_addr_6"/></StgValue>
</operation>

<operation id="988" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
Filter1_Loop_begin:219  %add_ln23_35 = add i6 -22, %zext_ln23_34

]]></Node>
<StgValue><ssdm name="add_ln23_35"/></StgValue>
</operation>

<operation id="989" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="6">
<![CDATA[
Filter1_Loop_begin:220  %zext_ln23_42 = zext i6 %add_ln23_35 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_42"/></StgValue>
</operation>

<operation id="990" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:221  %conv_1_weights_addr_7 = getelementptr [54 x float]* @conv_1_weights, i64 0, i64 %zext_ln23_42

]]></Node>
<StgValue><ssdm name="conv_1_weights_addr_7"/></StgValue>
</operation>

<operation id="991" st_id="31" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch27259:2  %w_sum_4_0_1_1 = fadd float %w_sum_4_0_1, %tmp_0_1_1

]]></Node>
<StgValue><ssdm name="w_sum_4_0_1_1"/></StgValue>
</operation>

<operation id="992" st_id="31" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="6">
<![CDATA[
branch27259:3  %conv_1_weights_load_5 = load float* %conv_1_weights_addr_5, align 8

]]></Node>
<StgValue><ssdm name="conv_1_weights_load_5"/></StgValue>
</operation>

<operation id="993" st_id="31" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="6">
<![CDATA[
branch21245:3  %conv_1_weights_load_6 = load float* %conv_1_weights_addr_6, align 8

]]></Node>
<StgValue><ssdm name="conv_1_weights_load_6"/></StgValue>
</operation>

<operation id="994" st_id="31" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="6">
<![CDATA[
branch15357:3  %conv_1_weights_load_7 = load float* %conv_1_weights_addr_7, align 8

]]></Node>
<StgValue><ssdm name="conv_1_weights_load_7"/></StgValue>
</operation>

<operation id="995" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="6" op_0_bw="3">
<![CDATA[
Filter1_Loop_end:20  %zext_ln23_44 = zext i3 %or_ln14 to i6

]]></Node>
<StgValue><ssdm name="zext_ln23_44"/></StgValue>
</operation>

<operation id="996" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
Filter1_Loop_end:35  %add_ln23_39 = add i6 30, %zext_ln23_44

]]></Node>
<StgValue><ssdm name="add_ln23_39"/></StgValue>
</operation>

<operation id="997" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="64" op_0_bw="6">
<![CDATA[
Filter1_Loop_end:36  %zext_ln23_50 = zext i6 %add_ln23_39 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_50"/></StgValue>
</operation>

<operation id="998" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_end:37  %conv_1_weights_addr_14 = getelementptr [54 x float]* @conv_1_weights, i64 0, i64 %zext_ln23_50

]]></Node>
<StgValue><ssdm name="conv_1_weights_addr_14"/></StgValue>
</operation>

<operation id="999" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
Filter1_Loop_end:38  %add_ln23_40 = add i6 -28, %zext_ln23_44

]]></Node>
<StgValue><ssdm name="add_ln23_40"/></StgValue>
</operation>

<operation id="1000" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="64" op_0_bw="6">
<![CDATA[
Filter1_Loop_end:39  %zext_ln23_51 = zext i6 %add_ln23_40 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_51"/></StgValue>
</operation>

<operation id="1001" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_end:40  %conv_1_weights_addr_15 = getelementptr [54 x float]* @conv_1_weights, i64 0, i64 %zext_ln23_51

]]></Node>
<StgValue><ssdm name="conv_1_weights_addr_15"/></StgValue>
</operation>

<operation id="1002" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
Filter1_Loop_end:41  %add_ln23_41 = add i6 -22, %zext_ln23_44

]]></Node>
<StgValue><ssdm name="add_ln23_41"/></StgValue>
</operation>

<operation id="1003" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="64" op_0_bw="6">
<![CDATA[
Filter1_Loop_end:42  %zext_ln23_52 = zext i6 %add_ln23_41 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_52"/></StgValue>
</operation>

<operation id="1004" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_end:43  %conv_1_weights_addr_16 = getelementptr [54 x float]* @conv_1_weights, i64 0, i64 %zext_ln23_52

]]></Node>
<StgValue><ssdm name="conv_1_weights_addr_16"/></StgValue>
</operation>

<operation id="1005" st_id="31" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch24263:2  %w_sum_4_1_1_1 = fadd float %w_sum_4_1_1, %tmp_1_1_1

]]></Node>
<StgValue><ssdm name="w_sum_4_1_1_1"/></StgValue>
</operation>

<operation id="1006" st_id="31" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="32" op_0_bw="6">
<![CDATA[
branch24263:3  %conv_1_weights_load_14 = load float* %conv_1_weights_addr_14, align 4

]]></Node>
<StgValue><ssdm name="conv_1_weights_load_14"/></StgValue>
</operation>

<operation id="1007" st_id="31" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="32" op_0_bw="6">
<![CDATA[
branch18249:3  %conv_1_weights_load_15 = load float* %conv_1_weights_addr_15, align 4

]]></Node>
<StgValue><ssdm name="conv_1_weights_load_15"/></StgValue>
</operation>

<operation id="1008" st_id="31" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="32" op_0_bw="6">
<![CDATA[
branch12362:3  %conv_1_weights_load_16 = load float* %conv_1_weights_addr_16, align 4

]]></Node>
<StgValue><ssdm name="conv_1_weights_load_16"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="1009" st_id="32" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch27259:2  %w_sum_4_0_1_1 = fadd float %w_sum_4_0_1, %tmp_0_1_1

]]></Node>
<StgValue><ssdm name="w_sum_4_0_1_1"/></StgValue>
</operation>

<operation id="1010" st_id="32" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="6">
<![CDATA[
branch27259:3  %conv_1_weights_load_5 = load float* %conv_1_weights_addr_5, align 8

]]></Node>
<StgValue><ssdm name="conv_1_weights_load_5"/></StgValue>
</operation>

<operation id="1011" st_id="32" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch21245:1  %tmp_0_1_2 = fmul float %conv_1_weights_load_5, %phi_ln23_5

]]></Node>
<StgValue><ssdm name="tmp_0_1_2"/></StgValue>
</operation>

<operation id="1012" st_id="32" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="6">
<![CDATA[
branch21245:3  %conv_1_weights_load_6 = load float* %conv_1_weights_addr_6, align 8

]]></Node>
<StgValue><ssdm name="conv_1_weights_load_6"/></StgValue>
</operation>

<operation id="1013" st_id="32" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch15357:1  %tmp_0_2 = fmul float %conv_1_weights_load_6, %phi_ln23_6

]]></Node>
<StgValue><ssdm name="tmp_0_2"/></StgValue>
</operation>

<operation id="1014" st_id="32" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="6">
<![CDATA[
branch15357:3  %conv_1_weights_load_7 = load float* %conv_1_weights_addr_7, align 8

]]></Node>
<StgValue><ssdm name="conv_1_weights_load_7"/></StgValue>
</operation>

<operation id="1015" st_id="32" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch9342:1  %tmp_0_2_1 = fmul float %conv_1_weights_load_7, %phi_ln23_7

]]></Node>
<StgValue><ssdm name="tmp_0_2_1"/></StgValue>
</operation>

<operation id="1016" st_id="32" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch24263:2  %w_sum_4_1_1_1 = fadd float %w_sum_4_1_1, %tmp_1_1_1

]]></Node>
<StgValue><ssdm name="w_sum_4_1_1_1"/></StgValue>
</operation>

<operation id="1017" st_id="32" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="32" op_0_bw="6">
<![CDATA[
branch24263:3  %conv_1_weights_load_14 = load float* %conv_1_weights_addr_14, align 4

]]></Node>
<StgValue><ssdm name="conv_1_weights_load_14"/></StgValue>
</operation>

<operation id="1018" st_id="32" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch18249:1  %tmp_1_1_2 = fmul float %conv_1_weights_load_14, %phi_ln23_14

]]></Node>
<StgValue><ssdm name="tmp_1_1_2"/></StgValue>
</operation>

<operation id="1019" st_id="32" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="32" op_0_bw="6">
<![CDATA[
branch18249:3  %conv_1_weights_load_15 = load float* %conv_1_weights_addr_15, align 4

]]></Node>
<StgValue><ssdm name="conv_1_weights_load_15"/></StgValue>
</operation>

<operation id="1020" st_id="32" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch12362:1  %tmp_1_2 = fmul float %conv_1_weights_load_15, %phi_ln23_15

]]></Node>
<StgValue><ssdm name="tmp_1_2"/></StgValue>
</operation>

<operation id="1021" st_id="32" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="32" op_0_bw="6">
<![CDATA[
branch12362:3  %conv_1_weights_load_16 = load float* %conv_1_weights_addr_16, align 4

]]></Node>
<StgValue><ssdm name="conv_1_weights_load_16"/></StgValue>
</operation>

<operation id="1022" st_id="32" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch6346:1  %tmp_1_2_1 = fmul float %conv_1_weights_load_16, %phi_ln23_16

]]></Node>
<StgValue><ssdm name="tmp_1_2_1"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="1023" st_id="33" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch27259:2  %w_sum_4_0_1_1 = fadd float %w_sum_4_0_1, %tmp_0_1_1

]]></Node>
<StgValue><ssdm name="w_sum_4_0_1_1"/></StgValue>
</operation>

<operation id="1024" st_id="33" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch21245:1  %tmp_0_1_2 = fmul float %conv_1_weights_load_5, %phi_ln23_5

]]></Node>
<StgValue><ssdm name="tmp_0_1_2"/></StgValue>
</operation>

<operation id="1025" st_id="33" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch15357:1  %tmp_0_2 = fmul float %conv_1_weights_load_6, %phi_ln23_6

]]></Node>
<StgValue><ssdm name="tmp_0_2"/></StgValue>
</operation>

<operation id="1026" st_id="33" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch9342:1  %tmp_0_2_1 = fmul float %conv_1_weights_load_7, %phi_ln23_7

]]></Node>
<StgValue><ssdm name="tmp_0_2_1"/></StgValue>
</operation>

<operation id="1027" st_id="33" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch24263:2  %w_sum_4_1_1_1 = fadd float %w_sum_4_1_1, %tmp_1_1_1

]]></Node>
<StgValue><ssdm name="w_sum_4_1_1_1"/></StgValue>
</operation>

<operation id="1028" st_id="33" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch18249:1  %tmp_1_1_2 = fmul float %conv_1_weights_load_14, %phi_ln23_14

]]></Node>
<StgValue><ssdm name="tmp_1_1_2"/></StgValue>
</operation>

<operation id="1029" st_id="33" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch12362:1  %tmp_1_2 = fmul float %conv_1_weights_load_15, %phi_ln23_15

]]></Node>
<StgValue><ssdm name="tmp_1_2"/></StgValue>
</operation>

<operation id="1030" st_id="33" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch6346:1  %tmp_1_2_1 = fmul float %conv_1_weights_load_16, %phi_ln23_16

]]></Node>
<StgValue><ssdm name="tmp_1_2_1"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="1031" st_id="34" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch21245:2  %w_sum_4_0_1_2 = fadd float %w_sum_4_0_1_1, %tmp_0_1_2

]]></Node>
<StgValue><ssdm name="w_sum_4_0_1_2"/></StgValue>
</operation>

<operation id="1032" st_id="34" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch18249:2  %w_sum_4_1_1_2 = fadd float %w_sum_4_1_1_1, %tmp_1_1_2

]]></Node>
<StgValue><ssdm name="w_sum_4_1_1_2"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="1033" st_id="35" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch21245:2  %w_sum_4_0_1_2 = fadd float %w_sum_4_0_1_1, %tmp_0_1_2

]]></Node>
<StgValue><ssdm name="w_sum_4_0_1_2"/></StgValue>
</operation>

<operation id="1034" st_id="35" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch18249:2  %w_sum_4_1_1_2 = fadd float %w_sum_4_1_1_1, %tmp_1_1_2

]]></Node>
<StgValue><ssdm name="w_sum_4_1_1_2"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="1035" st_id="36" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch21245:2  %w_sum_4_0_1_2 = fadd float %w_sum_4_0_1_1, %tmp_0_1_2

]]></Node>
<StgValue><ssdm name="w_sum_4_0_1_2"/></StgValue>
</operation>

<operation id="1036" st_id="36" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch18249:2  %w_sum_4_1_1_2 = fadd float %w_sum_4_1_1_1, %tmp_1_1_2

]]></Node>
<StgValue><ssdm name="w_sum_4_1_1_2"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="1037" st_id="37" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch21245:2  %w_sum_4_0_1_2 = fadd float %w_sum_4_0_1_1, %tmp_0_1_2

]]></Node>
<StgValue><ssdm name="w_sum_4_0_1_2"/></StgValue>
</operation>

<operation id="1038" st_id="37" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch18249:2  %w_sum_4_1_1_2 = fadd float %w_sum_4_1_1_1, %tmp_1_1_2

]]></Node>
<StgValue><ssdm name="w_sum_4_1_1_2"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="1039" st_id="38" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch15357:2  %w_sum_4_0_2 = fadd float %w_sum_4_0_1_2, %tmp_0_2

]]></Node>
<StgValue><ssdm name="w_sum_4_0_2"/></StgValue>
</operation>

<operation id="1040" st_id="38" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch12362:2  %w_sum_4_1_2 = fadd float %w_sum_4_1_1_2, %tmp_1_2

]]></Node>
<StgValue><ssdm name="w_sum_4_1_2"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="1041" st_id="39" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch15357:2  %w_sum_4_0_2 = fadd float %w_sum_4_0_1_2, %tmp_0_2

]]></Node>
<StgValue><ssdm name="w_sum_4_0_2"/></StgValue>
</operation>

<operation id="1042" st_id="39" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch12362:2  %w_sum_4_1_2 = fadd float %w_sum_4_1_1_2, %tmp_1_2

]]></Node>
<StgValue><ssdm name="w_sum_4_1_2"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="1043" st_id="40" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch15357:2  %w_sum_4_0_2 = fadd float %w_sum_4_0_1_2, %tmp_0_2

]]></Node>
<StgValue><ssdm name="w_sum_4_0_2"/></StgValue>
</operation>

<operation id="1044" st_id="40" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch12362:2  %w_sum_4_1_2 = fadd float %w_sum_4_1_1_2, %tmp_1_2

]]></Node>
<StgValue><ssdm name="w_sum_4_1_2"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="1045" st_id="41" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch15357:2  %w_sum_4_0_2 = fadd float %w_sum_4_0_1_2, %tmp_0_2

]]></Node>
<StgValue><ssdm name="w_sum_4_0_2"/></StgValue>
</operation>

<operation id="1046" st_id="41" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch12362:2  %w_sum_4_1_2 = fadd float %w_sum_4_1_1_2, %tmp_1_2

]]></Node>
<StgValue><ssdm name="w_sum_4_1_2"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="1047" st_id="42" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch9342:2  %w_sum_4_0_2_1 = fadd float %w_sum_4_0_2, %tmp_0_2_1

]]></Node>
<StgValue><ssdm name="w_sum_4_0_2_1"/></StgValue>
</operation>

<operation id="1048" st_id="42" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch6346:2  %w_sum_4_1_2_1 = fadd float %w_sum_4_1_2, %tmp_1_2_1

]]></Node>
<StgValue><ssdm name="w_sum_4_1_2_1"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="1049" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter1_Loop_begin:222  %tmp_15 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 6, i3 %select_ln30_9)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="1050" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:223  %conv_1_weights_addr_8 = getelementptr [54 x float]* @conv_1_weights, i64 0, i64 %tmp_15

]]></Node>
<StgValue><ssdm name="conv_1_weights_addr_8"/></StgValue>
</operation>

<operation id="1051" st_id="43" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch9342:2  %w_sum_4_0_2_1 = fadd float %w_sum_4_0_2, %tmp_0_2_1

]]></Node>
<StgValue><ssdm name="w_sum_4_0_2_1"/></StgValue>
</operation>

<operation id="1052" st_id="43" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="6">
<![CDATA[
branch9342:3  %conv_1_weights_load_8 = load float* %conv_1_weights_addr_8, align 8

]]></Node>
<StgValue><ssdm name="conv_1_weights_load_8"/></StgValue>
</operation>

<operation id="1053" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Filter1_Loop_end:44  %tmp_17 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 6, i3 %or_ln14)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="1054" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_end:45  %conv_1_weights_addr_17 = getelementptr [54 x float]* @conv_1_weights, i64 0, i64 %tmp_17

]]></Node>
<StgValue><ssdm name="conv_1_weights_addr_17"/></StgValue>
</operation>

<operation id="1055" st_id="43" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch6346:2  %w_sum_4_1_2_1 = fadd float %w_sum_4_1_2, %tmp_1_2_1

]]></Node>
<StgValue><ssdm name="w_sum_4_1_2_1"/></StgValue>
</operation>

<operation id="1056" st_id="43" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="32" op_0_bw="6">
<![CDATA[
branch6346:3  %conv_1_weights_load_17 = load float* %conv_1_weights_addr_17, align 4

]]></Node>
<StgValue><ssdm name="conv_1_weights_load_17"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="1057" st_id="44" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch9342:2  %w_sum_4_0_2_1 = fadd float %w_sum_4_0_2, %tmp_0_2_1

]]></Node>
<StgValue><ssdm name="w_sum_4_0_2_1"/></StgValue>
</operation>

<operation id="1058" st_id="44" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="6">
<![CDATA[
branch9342:3  %conv_1_weights_load_8 = load float* %conv_1_weights_addr_8, align 8

]]></Node>
<StgValue><ssdm name="conv_1_weights_load_8"/></StgValue>
</operation>

<operation id="1059" st_id="44" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop_end:1  %tmp_0_2_2 = fmul float %conv_1_weights_load_8, %phi_ln23_8

]]></Node>
<StgValue><ssdm name="tmp_0_2_2"/></StgValue>
</operation>

<operation id="1060" st_id="44" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch6346:2  %w_sum_4_1_2_1 = fadd float %w_sum_4_1_2, %tmp_1_2_1

]]></Node>
<StgValue><ssdm name="w_sum_4_1_2_1"/></StgValue>
</operation>

<operation id="1061" st_id="44" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="32" op_0_bw="6">
<![CDATA[
branch6346:3  %conv_1_weights_load_17 = load float* %conv_1_weights_addr_17, align 4

]]></Node>
<StgValue><ssdm name="conv_1_weights_load_17"/></StgValue>
</operation>

<operation id="1062" st_id="44" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch0333:1  %tmp_1_2_2 = fmul float %conv_1_weights_load_17, %phi_ln23_17

]]></Node>
<StgValue><ssdm name="tmp_1_2_2"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="1063" st_id="45" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch9342:2  %w_sum_4_0_2_1 = fadd float %w_sum_4_0_2, %tmp_0_2_1

]]></Node>
<StgValue><ssdm name="w_sum_4_0_2_1"/></StgValue>
</operation>

<operation id="1064" st_id="45" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop_end:1  %tmp_0_2_2 = fmul float %conv_1_weights_load_8, %phi_ln23_8

]]></Node>
<StgValue><ssdm name="tmp_0_2_2"/></StgValue>
</operation>

<operation id="1065" st_id="45" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch6346:2  %w_sum_4_1_2_1 = fadd float %w_sum_4_1_2, %tmp_1_2_1

]]></Node>
<StgValue><ssdm name="w_sum_4_1_2_1"/></StgValue>
</operation>

<operation id="1066" st_id="45" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch0333:1  %tmp_1_2_2 = fmul float %conv_1_weights_load_17, %phi_ln23_17

]]></Node>
<StgValue><ssdm name="tmp_1_2_2"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="1067" st_id="46" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop_end:2  %w_sum_4_0_2_2 = fadd float %w_sum_4_0_2_1, %tmp_0_2_2

]]></Node>
<StgValue><ssdm name="w_sum_4_0_2_2"/></StgValue>
</operation>

<operation id="1068" st_id="46" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch0333:2  %w_sum_4_1_2_2 = fadd float %w_sum_4_1_2_1, %tmp_1_2_2

]]></Node>
<StgValue><ssdm name="w_sum_4_1_2_2"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="1069" st_id="47" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop_end:2  %w_sum_4_0_2_2 = fadd float %w_sum_4_0_2_1, %tmp_0_2_2

]]></Node>
<StgValue><ssdm name="w_sum_4_0_2_2"/></StgValue>
</operation>

<operation id="1070" st_id="47" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch0333:2  %w_sum_4_1_2_2 = fadd float %w_sum_4_1_2_1, %tmp_1_2_2

]]></Node>
<StgValue><ssdm name="w_sum_4_1_2_2"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="1071" st_id="48" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop_end:2  %w_sum_4_0_2_2 = fadd float %w_sum_4_0_2_1, %tmp_0_2_2

]]></Node>
<StgValue><ssdm name="w_sum_4_0_2_2"/></StgValue>
</operation>

<operation id="1072" st_id="48" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch0333:2  %w_sum_4_1_2_2 = fadd float %w_sum_4_1_2_1, %tmp_1_2_2

]]></Node>
<StgValue><ssdm name="w_sum_4_1_2_2"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="1073" st_id="49" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop_end:2  %w_sum_4_0_2_2 = fadd float %w_sum_4_0_2_1, %tmp_0_2_2

]]></Node>
<StgValue><ssdm name="w_sum_4_0_2_2"/></StgValue>
</operation>

<operation id="1074" st_id="49" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch0333:2  %w_sum_4_1_2_2 = fadd float %w_sum_4_1_2_1, %tmp_1_2_2

]]></Node>
<StgValue><ssdm name="w_sum_4_1_2_2"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="1075" st_id="50" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop_end:5  %w_sum_s = fadd float %w_sum_4_0_2_2, %conv_1_bias_load

]]></Node>
<StgValue><ssdm name="w_sum_s"/></StgValue>
</operation>

<operation id="1076" st_id="50" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch0333:5  %w_sum_1 = fadd float %w_sum_4_1_2_2, %conv_1_bias_load_1

]]></Node>
<StgValue><ssdm name="w_sum_1"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="1077" st_id="51" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop_end:5  %w_sum_s = fadd float %w_sum_4_0_2_2, %conv_1_bias_load

]]></Node>
<StgValue><ssdm name="w_sum_s"/></StgValue>
</operation>

<operation id="1078" st_id="51" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch0333:5  %w_sum_1 = fadd float %w_sum_4_1_2_2, %conv_1_bias_load_1

]]></Node>
<StgValue><ssdm name="w_sum_1"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="1079" st_id="52" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop_end:5  %w_sum_s = fadd float %w_sum_4_0_2_2, %conv_1_bias_load

]]></Node>
<StgValue><ssdm name="w_sum_s"/></StgValue>
</operation>

<operation id="1080" st_id="52" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch0333:5  %w_sum_1 = fadd float %w_sum_4_1_2_2, %conv_1_bias_load_1

]]></Node>
<StgValue><ssdm name="w_sum_1"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="1081" st_id="53" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop_end:5  %w_sum_s = fadd float %w_sum_4_0_2_2, %conv_1_bias_load

]]></Node>
<StgValue><ssdm name="w_sum_s"/></StgValue>
</operation>

<operation id="1082" st_id="53" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop_end:12  %tmp_7 = fcmp ogt float %w_sum_s, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="1083" st_id="53" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch0333:5  %w_sum_1 = fadd float %w_sum_4_1_2_2, %conv_1_bias_load_1

]]></Node>
<StgValue><ssdm name="w_sum_1"/></StgValue>
</operation>

<operation id="1084" st_id="53" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch0333:12  %tmp_9 = fcmp ogt float %w_sum_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="1085" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Filter1_Loop_begin:0  call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @Row_Loop_Col_Loop_Fi)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="1086" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
Filter1_Loop_begin:1  %empty_43 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2028, i64 2028, i64 2028)

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="1087" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="10" op_0_bw="5">
<![CDATA[
Filter1_Loop_begin:5  %zext_ln30 = zext i5 %select_ln30_1 to i10

]]></Node>
<StgValue><ssdm name="zext_ln30"/></StgValue>
</operation>

<operation id="1088" st_id="54" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
Filter1_Loop_begin:6  %mul_ln30 = mul i10 26, %zext_ln30

]]></Node>
<StgValue><ssdm name="mul_ln30"/></StgValue>
</operation>

<operation id="1089" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Filter1_Loop_begin:46  call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @Col_Loop_Filter1_Loo)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="1090" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="10" op_0_bw="5">
<![CDATA[
Filter1_Loop_begin:50  %zext_ln30_4 = zext i5 %select_ln30_10 to i10

]]></Node>
<StgValue><ssdm name="zext_ln30_4"/></StgValue>
</operation>

<operation id="1091" st_id="54" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
Filter1_Loop_begin:51  %add_ln30_1 = add i10 %mul_ln30, %zext_ln30_4

]]></Node>
<StgValue><ssdm name="add_ln30_1"/></StgValue>
</operation>

<operation id="1092" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
Filter1_Loop_begin:52  %p_shl_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %add_ln30_1, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="1093" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
Filter1_Loop_begin:53  %tmp_13 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %add_ln30_1, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="1094" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="13" op_0_bw="11">
<![CDATA[
Filter1_Loop_begin:54  %zext_ln30_5 = zext i11 %tmp_13 to i13

]]></Node>
<StgValue><ssdm name="zext_ln30_5"/></StgValue>
</operation>

<operation id="1095" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
Filter1_Loop_begin:55  %sub_ln30 = sub i13 %p_shl_cast, %zext_ln30_5

]]></Node>
<StgValue><ssdm name="sub_ln30"/></StgValue>
</operation>

<operation id="1096" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Filter1_Loop_begin:193  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str230) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln15"/></StgValue>
</operation>

<operation id="1097" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
Filter1_Loop_begin:194  %tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str230)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="1098" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
Filter1_Loop_begin:195  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str331) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln16"/></StgValue>
</operation>

<operation id="1099" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="13" op_0_bw="3">
<![CDATA[
Filter1_Loop_begin:197  %zext_ln23_33 = zext i3 %select_ln30_9 to i13

]]></Node>
<StgValue><ssdm name="zext_ln23_33"/></StgValue>
</operation>

<operation id="1100" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
Filter1_Loop_begin:224  %add_ln30_2 = add i13 %sub_ln30, %zext_ln23_33

]]></Node>
<StgValue><ssdm name="add_ln30_2"/></StgValue>
</operation>

<operation id="1101" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="64" op_0_bw="13">
<![CDATA[
Filter1_Loop_begin:225  %zext_ln30_9 = zext i13 %add_ln30_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln30_9"/></StgValue>
</operation>

<operation id="1102" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_begin:226  %conv_out_addr = getelementptr [4056 x float]* %conv_out, i64 0, i64 %zext_ln30_9

]]></Node>
<StgValue><ssdm name="conv_out_addr"/></StgValue>
</operation>

<operation id="1103" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="32" op_0_bw="32">
<![CDATA[
Filter1_Loop_end:6  %bitcast_ln29 = bitcast float %w_sum_s to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln29"/></StgValue>
</operation>

<operation id="1104" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
Filter1_Loop_end:7  %tmp_s = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="1105" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="23" op_0_bw="32">
<![CDATA[
Filter1_Loop_end:8  %trunc_ln29 = trunc i32 %bitcast_ln29 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln29"/></StgValue>
</operation>

<operation id="1106" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Filter1_Loop_end:9  %icmp_ln29 = icmp ne i8 %tmp_s, -1

]]></Node>
<StgValue><ssdm name="icmp_ln29"/></StgValue>
</operation>

<operation id="1107" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
Filter1_Loop_end:10  %icmp_ln29_7 = icmp eq i23 %trunc_ln29, 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_7"/></StgValue>
</operation>

<operation id="1108" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Filter1_Loop_end:11  %or_ln29 = or i1 %icmp_ln29_7, %icmp_ln29

]]></Node>
<StgValue><ssdm name="or_ln29"/></StgValue>
</operation>

<operation id="1109" st_id="54" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter1_Loop_end:12  %tmp_7 = fcmp ogt float %w_sum_s, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="1110" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Filter1_Loop_end:13  %and_ln29 = and i1 %or_ln29, %tmp_7

]]></Node>
<StgValue><ssdm name="and_ln29"/></StgValue>
</operation>

<operation id="1111" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
Filter1_Loop_end:14  %select_ln29 = select i1 %and_ln29, float %w_sum_s, float 0.000000e+00

]]></Node>
<StgValue><ssdm name="select_ln29"/></StgValue>
</operation>

<operation id="1112" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
Filter1_Loop_end:15  store float %select_ln29, float* %conv_out_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="1113" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
Filter1_Loop_end:16  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str230, i32 %tmp_6)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="1114" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="13" op_0_bw="3">
<![CDATA[
Filter1_Loop_end:19  %zext_ln23_43 = zext i3 %or_ln14 to i13

]]></Node>
<StgValue><ssdm name="zext_ln23_43"/></StgValue>
</operation>

<operation id="1115" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
Filter1_Loop_end:46  %add_ln30_3 = add i13 %zext_ln23_43, %sub_ln30

]]></Node>
<StgValue><ssdm name="add_ln30_3"/></StgValue>
</operation>

<operation id="1116" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="64" op_0_bw="13">
<![CDATA[
Filter1_Loop_end:47  %zext_ln30_10 = zext i13 %add_ln30_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln30_10"/></StgValue>
</operation>

<operation id="1117" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter1_Loop_end:48  %conv_out_addr_1 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %zext_ln30_10

]]></Node>
<StgValue><ssdm name="conv_out_addr_1"/></StgValue>
</operation>

<operation id="1118" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="32" op_0_bw="32">
<![CDATA[
branch0333:6  %bitcast_ln29_3 = bitcast float %w_sum_1 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln29_3"/></StgValue>
</operation>

<operation id="1119" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch0333:7  %tmp_8 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_3, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="1120" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="23" op_0_bw="32">
<![CDATA[
branch0333:8  %trunc_ln29_3 = trunc i32 %bitcast_ln29_3 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln29_3"/></StgValue>
</operation>

<operation id="1121" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch0333:9  %icmp_ln29_8 = icmp ne i8 %tmp_8, -1

]]></Node>
<StgValue><ssdm name="icmp_ln29_8"/></StgValue>
</operation>

<operation id="1122" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
branch0333:10  %icmp_ln29_9 = icmp eq i23 %trunc_ln29_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_9"/></StgValue>
</operation>

<operation id="1123" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch0333:11  %or_ln29_3 = or i1 %icmp_ln29_9, %icmp_ln29_8

]]></Node>
<StgValue><ssdm name="or_ln29_3"/></StgValue>
</operation>

<operation id="1124" st_id="54" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch0333:12  %tmp_9 = fcmp ogt float %w_sum_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="1125" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch0333:13  %and_ln29_3 = and i1 %or_ln29_3, %tmp_9

]]></Node>
<StgValue><ssdm name="and_ln29_3"/></StgValue>
</operation>

<operation id="1126" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch0333:14  %select_ln29_1 = select i1 %and_ln29_3, float %w_sum_1, float 0.000000e+00

]]></Node>
<StgValue><ssdm name="select_ln29_1"/></StgValue>
</operation>

<operation id="1127" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
branch0333:15  store float %select_ln29_1, float* %conv_out_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="1128" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="0" op_0_bw="0">
<![CDATA[
branch0333:19  br label %1

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="1129" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln37"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
