{"vcs1":{"timestamp_begin":1740057157.103014175, "rt":4.34, "ut":4.11, "st":0.18}}
{"vcselab":{"timestamp_begin":1740057161.528058176, "rt":0.27, "ut":0.16, "st":0.10}}
{"link":{"timestamp_begin":1740057161.855454263, "rt":0.24, "ut":0.11, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1740057156.798929615}
{"VCS_COMP_START_TIME": 1740057156.798929615}
{"VCS_COMP_END_TIME": 1740057162.163418131}
{"VCS_USER_OPTIONS": "-sverilog -ntb_opts uvm -timescale=1ns/1ns top.sv -o sim"}
{"vcs1": {"peak_mem": 288024}}
{"vcselab": {"peak_mem": 150356}}
