{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "c088b1ec",
   "metadata": {},
   "source": [
    "# RTL Simulation"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "fc59b4bd",
   "metadata": {},
   "outputs": [],
   "source": [
    "val ivy_path = System.getProperty(\"user.dir\") + \"/load-ivy.sc\"\n",
    "interp.load.module(ammonite.ops.Path(java.nio.file.FileSystems.getDefault().getPath(ivy_path)))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "44cc94c7",
   "metadata": {},
   "outputs": [],
   "source": [
    "import pillars.testers.{AppTestHelper, ApplicationTester}\n",
    "import pillars.hardware.{TopModule}\n",
    "import pillars.core._\n",
    "import pillars.archlib._\n",
    "import pillars.mapping._\n",
    "\n",
    "import chiseltest._\n",
    "import chiseltest.iotesters.PeekPokeTester\n",
    "import chiseltest.simulator.VerilatorBackendAnnotation\n",
    "import org.scalatest.flatspec.AnyFlatSpec\n",
    "import sys.process._\n",
    "import java.util.Date"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "b4196f9a",
   "metadata": {},
   "source": [
    "## A sample code of typical tester in Pillars.\n",
    "We can obtain the result of cycle-accurate simulation. \n",
    "The expected behaviors of CGRA can be verified at output ports of the top module during the activating process or the data obtained from LSUs during the post-process."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "dcada9f8",
   "metadata": {},
   "outputs": [],
   "source": [
    "class Tester(c: TopModule, appTestHelper: AppTestHelper)\n",
    "  extends ApplicationTester(c, appTestHelper) {\n",
    "\n",
    "  //pre-process\n",
    "  poke(c.io.en, 0)\n",
    "  inputData()\n",
    "  val testII = appTestHelper.getTestII()\n",
    "  inputConfig(testII)\n",
    "\n",
    "  //activating process\n",
    "  poke(c.io.en, 1)\n",
    "  checkPortOutsWithInput(testII)\n",
    "\n",
    "  //Wait reverse finished\n",
    "  step(10)\n",
    "  //post-process\n",
    "  checkLSUData()\n",
    "}"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "4fe94047",
   "metadata": {},
   "source": [
    "## Run the tester for simulating the Add DFG on a SimpleBlockWithReg"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "17cea148",
   "metadata": {},
   "outputs": [],
   "source": [
    "class AddTester(c: TopModule, appTestHelper: AppTestHelper)\n",
    "  extends ApplicationTester(c, appTestHelper) {\n",
    "  // pre-process\n",
    "  poke(c.io.en, 0)\n",
    "  val testII = appTestHelper.getTestII()\n",
    "  inputConfig(testII)\n",
    "  // activating process\n",
    "  poke(c.io.en, 1)\n",
    "  checkPortOutsWithInput(testII)\n",
    "}\n",
    "\n",
    "class SimpleBlockWithReg(name: String, isRegion: Boolean = false) extends BlockTrait {\n",
    "  initName(name)\n",
    "  addInPorts(Array(\"input_0\",\"input_1\"))\n",
    "  addOutPorts(Array(\"out_0\"))\n",
    "\n",
    "  if(isRegion){\n",
    "    setConfigRegion()\n",
    "  }\n",
    "\n",
    "  // Initialize ALU supporting ADD/SUB\n",
    "  val aluOpList = List(OpEnum.ADD, OpEnum.SUB)\n",
    "  val supBypass = false\n",
    "  val aluParams = List(32) // 32 bit width\n",
    "  val alu0 = new ElementAlu(name+\"_ALU\", aluOpList, supBypass, List(32))\n",
    "  alu0.addInPorts(Array(\"input_A\", \"input_B\"))\n",
    "  alu0.addOutPorts(Array(\"out_0\"))\n",
    "  addElement(alu0)\n",
    "\n",
    "  // A register file with 2 registers\n",
    "  val rf0 = new ElementRF(\"rf0\", List(1, 1, 1, 32))\n",
    "  //port sequnces outs: 0: out_0\n",
    "  //port sequnces inputs: 0: input_0\n",
    "  rf0.addOutPorts(Array(\"out_0\"))\n",
    "  rf0.addInPorts(Array(\"input_0\"))\n",
    "  addElement(rf0)\n",
    "\n",
    "  // Initialize internal connections\n",
    "  addConnect(term(\"input_0\") -> alu0 / \"input_A\")\n",
    "  addConnect(term(\"input_1\") -> alu0 / \"input_B\")\n",
    "  addConnect(alu0 / \"out_0\" -> rf0 / \"input_0\")\n",
    "  addConnect(rf0 / \"out_0\" -> term(\"out_0\"))\n",
    "}\n",
    "\n",
    "def prepareRuntimeInfoAdd(dfg: DFG) = {\n",
    "    val dataSize = 10\n",
    "    val A = (0 until dataSize).map(i => i).toList\n",
    "    val B = (0 until dataSize).map(i => i).toList\n",
    "    val expectedRet = (0 until dataSize).map(i => A(i) + B(i))\n",
    "\n",
    "    //Please make sure there are 2 operators with INPUT opcode in the DFG.\n",
    "    val inputOpNames = dfg.opNodes.filter(op => op.opcode == OpEnum.INPUT).map(op => op.name)\n",
    "    val inputToPort = List(InputToPort(inputOpNames(0), A), InputToPort(inputOpNames(1), B))\n",
    "\n",
    "    val outputOpNames = dfg.opNodes.filter(op => op.opcode == OpEnum.OUTPUT).map(op => op.name)\n",
    "    val outputFromPort = List(OutputFromPort(outputOpNames(0), expectedRet.toList))\n",
    "\n",
    "    val emptyList = List()\n",
    "\n",
    "    val runtimeInfo = RuntimeInfo(inputToPort, outputFromPort, emptyList\n",
    "      , emptyList, emptyList, emptyList)\n",
    "\n",
    "    runtimeInfo\n",
    "}\n",
    "\n",
    "val inputPort = 2\n",
    "val outputPort = 1\n",
    "val dataWidth = 32\n",
    "\n",
    "// Initialize the top block.\n",
    "val arch = new ArchitectureHierarchy()\n",
    "arch.addInPorts((0 until inputPort).map(i => s\"input_$i\").toArray)\n",
    "arch.addOutPorts((0 until outputPort).map(i => s\"out_$i\").toArray)\n",
    "\n",
    "val block = new SimpleBlockWithReg(\"Block0\")\n",
    "arch.addBlock(block)\n",
    "\n",
    "(0 until inputPort).foreach(i =>\n",
    "    arch.addConnect(arch.term(s\"input_$i\") -> block / s\"input_$i\"))\n",
    "(0 until outputPort).foreach(i =>\n",
    "    arch.addConnect(block / s\"out_$i\" -> arch.term(s\"out_$i\")))\n",
    "arch.init()\n",
    "\n",
    "val dfgFilename = \"./Add.dot\"\n",
    "val II = 2\n",
    "val MRRG = arch.getMRRG(II)\n",
    "val dfg = DotReader.loadDot(dfgFilename, II)\n",
    "val mappingResultFilename = s\"./Add_ii$II\"\n",
    "\n",
    "object Solver extends Enumeration {\n",
    "  val Gurobi, Search, Z3Prover = Value\n",
    "}\n",
    "val solver = Solver.Search\n",
    "val separatedPR = true\n",
    "val scheduleControl = true\n",
    "var startTime = new Date().getTime()\n",
    "solver match {\n",
    "    case Solver.Gurobi => ILPMap.mapping(dfg, MRRG, filename = mappingResultFilename, separatedPR = separatedPR, scheduleControl = scheduleControl, skewLimit = 4, latencyLimit = 15)\n",
    "    case Solver.Search => SearchMap.mapping(dfg, MRRG, mappingResultFilename, scheduleControl = scheduleControl, skewLimit = 4)\n",
    "    case Solver.Z3Prover => OmtMap.mapping(dfg, MRRG, filename = mappingResultFilename, separatedPR = separatedPR, scheduleControl = scheduleControl, skewLimit = 4, latencyLimit = 15)\n",
    "}\n",
    "var endTime = new Date().getTime()\n",
    "println(\"Mapping runtime: \" + (endTime - startTime))\n",
    "\n",
    "prepareRuntimeInfoAdd(dfg)\n",
    "JsonParser.writeJson(prepareRuntimeInfoAdd(dfg), \"runtime.json\")\n",
    "val runtimeInfo = JsonParser.readJson(\"runtime.json\", print = true)\n",
    "\n",
    "// Simulation settings.\n",
    "val simulationHelper = new SimulationHelper(arch)\n",
    "val resultFilename = s\"./Add_ii$II\" + \"_r.txt\"\n",
    "simulationHelper.init(resultFilename, runtimeInfo, II, print = true)\n",
    "\n",
    "val appTestHelper = new AppTestHelper(II)\n",
    "val moduleInfoFilename = s\"./Add_ii$II\" + \"_i.txt\"\n",
    "appTestHelper.init(arch, simulationHelper, moduleInfoFilename, runtimeInfo, print = true)\n",
    "\n",
    "// Generate the top design.\n",
    "val connect = new Connect(arch.connectArray)\n",
    "val hardwareGenerator = new HardwareGenerator(arch, connect)\n",
    "val topDesign = () => new TopModule(hardwareGenerator.pillarsModuleInfo,\n",
    "    hardwareGenerator.connectMap, hardwareGenerator.regionList, dataWidth)\n",
    "\n",
    "org.scalatest.run(new AnyFlatSpec with ChiselScalatestTester {\n",
    "    behavior of \"SimpleAdd\"\n",
    "    it should \"work\" in {\n",
    "        test(topDesign()).runPeekPoke(\n",
    "            new AddTester(_, appTestHelper))\n",
    "    }\n",
    "})"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "4d1b65e9",
   "metadata": {},
   "source": [
    "## Run the tester for simulating the Vadd-Reverse DFG on a 4x4 TileLSUBlock in library\n",
    "\n",
    "(**See** [An Example Design Flow](2-example-flow.ipynb) and check the `VaddReverseTester`.)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "097f544f",
   "metadata": {
    "scrolled": true
   },
   "outputs": [],
   "source": [
    "val run = \"./run.sh\"\n",
    "run!"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Scala",
   "language": "scala",
   "name": "scala"
  },
  "language_info": {
   "codemirror_mode": "text/x-scala",
   "file_extension": ".sc",
   "mimetype": "text/x-scala",
   "name": "scala",
   "nbconvert_exporter": "script",
   "version": "2.12.10"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
