
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys-Verific 0.0.36
 Yosys 0.17+76 (git sha1 ba67c2ec9, gcc 9.1.0 -fPIC -Os)


-- Executing script file `yosys.ys' --
echo on

yosys> plugin -i synth-rs

yosys> read -verific

yosys> read -incdir .

yosys> verific -vlog-incdir .

1. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific Apr22_SW_Release, released at Thu Apr 28 20:08:21 2022.

yosys> verilog_defaults -add -I.

yosys> read -vlog2k rc4_tb.v rc4.v

yosys> verific -vlog2k rc4_tb.v rc4.v

2. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific Apr22_SW_Release, released at Thu Apr 28 20:08:21 2022.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'rc4_tb.v'
VERIFIC-INFO [VERI-1328] rc4_tb.v:27: analyzing included file 'rc4.inc'
VERIFIC-INFO [VERI-2320] rc4_tb.v:27: back to file 'rc4_tb.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'rc4.v'
VERIFIC-INFO [VERI-1328] rc4.v:22: analyzing included file 'rc4.inc'
VERIFIC-INFO [VERI-2320] rc4.v:22: back to file 'rc4.v'

yosys> synth_rs -top rc4 -tech genesis -goal area -de -no_dsp -no_bram -verilog synthesized.v

3. Executing synth_rs pass: v0.4.52

yosys> read_verilog -lib -specify -nomem2reg +/rapidsilicon/common/cells_sim.v +/rapidsilicon/genesis/cells_sim.v

3.1. Executing Verilog-2005 frontend: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

3.2. Executing Verilog-2005 frontend: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v
Parsing Verilog input from `/home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\dffsre'.
Generating RTLIL representation for module `\dffnsre'.
Generating RTLIL representation for module `\latchsre'.
Generating RTLIL representation for module `\latchnsre'.
Generating RTLIL representation for module `\io_scff'.
Generating RTLIL representation for module `\scff'.
Generating RTLIL representation for module `\sh_dff'.
Generating RTLIL representation for module `\adder_carry'.
Generating RTLIL representation for module `\sdffr'.
Generating RTLIL representation for module `\sdffs'.
Generating RTLIL representation for module `\TDP_BRAM18'.
Generating RTLIL representation for module `\TDP36K'.
Generating RTLIL representation for module `\RS_DSP1'.
Generating RTLIL representation for module `\RS_DSP2'.
Generating RTLIL representation for module `\RS_DSP2_MULT'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\dsp_t1_sim'.
Generating RTLIL representation for module `\dsp_t1_20x18x64'.
Generating RTLIL representation for module `\dsp_t1_10x9x32'.
Successfully finished Verilog frontend.

yosys> hierarchy -check -top rc4

3.3. Executing HIERARCHY pass (managing design hierarchy).
VERIFIC-INFO [VERI-1018] rc4.v:24: compiling module 'rc4'
VERIFIC-INFO [VERI-2571] rc4.v:41: extracting RAM for identifier 'key'
VERIFIC-WARNING [VERI-1209] rc4.v:76: expression size 9 truncated to fit in target size 8
VERIFIC-WARNING [VERI-1142] rc4.v:78: system task 'display' is ignored for synthesis
VERIFIC-WARNING [VERI-1209] rc4.v:92: expression size 9 truncated to fit in target size 8
VERIFIC-WARNING [VERI-1209] rc4.v:117: expression size 9 truncated to fit in target size 8
VERIFIC-WARNING [VERI-1209] rc4.v:137: expression size 12 truncated to fit in target size 11
VERIFIC-WARNING [VERI-1209] rc4.v:139: expression size 9 truncated to fit in target size 8
VERIFIC-WARNING [VDB-1002] rc4.v:43: net 'S[256][7]' does not have a driver
Importing module rc4.

3.3.1. Analyzing design hierarchy..
Top module:  \rc4

3.3.2. Analyzing design hierarchy..
Top module:  \rc4
Removed 0 unused modules.

yosys> proc

3.4. Executing PROC pass (convert processes to netlists).

yosys> proc_clean

3.4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> proc_rmdead

3.4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

yosys> proc_prune

3.4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

yosys> proc_init

3.4.4. Executing PROC_INIT pass (extract init attributes).

yosys> proc_arst

3.4.5. Executing PROC_ARST pass (detect async resets in processes).

yosys> proc_rom

3.4.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

yosys> proc_mux

3.4.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

yosys> proc_dlatch

3.4.8. Executing PROC_DLATCH pass (convert process syncs to latches).

yosys> proc_dff

3.4.9. Executing PROC_DFF pass (convert process syncs to FFs).

yosys> proc_memwr

3.4.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

yosys> proc_clean

3.4.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> opt_expr -keepdc

3.4.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.
<suppressed ~7 debug messages>

yosys> flatten

3.5. Executing FLATTEN pass (flatten design).

yosys> tribuf -logic

3.6. Executing TRIBUF pass.

yosys> deminout

3.7. Executing DEMINOUT pass (demote inout ports to input or output).

yosys> opt_expr

3.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.

yosys> opt_clean

3.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..
Removed 0 unused cells and 29 unused wires.
<suppressed ~16 debug messages>

yosys> check

3.10. Executing CHECK pass (checking for obvious problems).
Checking module rc4...
Warning: Wire rc4.\S[256] [7] is used but has no driver.
Warning: Wire rc4.\S[256] [6] is used but has no driver.
Warning: Wire rc4.\S[256] [5] is used but has no driver.
Warning: Wire rc4.\S[256] [4] is used but has no driver.
Warning: Wire rc4.\S[256] [3] is used but has no driver.
Warning: Wire rc4.\S[256] [2] is used but has no driver.
Warning: Wire rc4.\S[256] [1] is used but has no driver.
Warning: Wire rc4.\S[256] [0] is used but has no driver.
Found and reported 8 problems.

yosys> opt -nodffe -nosdff

3.11. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.

yosys> opt_merge -nomux

3.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.11.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rc4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~263 debug messages>

yosys> opt_reduce

3.11.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rc4.
    New ctrl vector for $pmux cell $verific$select_10360$rc4.v:150$1374: { $auto$opt_reduce.cc:134:opt_pmux$2989 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$2987 }
    New ctrl vector for $pmux cell $verific$select_10361$rc4.v:150$2203: { $auto$opt_reduce.cc:134:opt_pmux$2993 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$2991 }
    New ctrl vector for $pmux cell $verific$select_10362$rc4.v:150$2204: { $auto$opt_reduce.cc:134:opt_pmux$2997 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$2995 }
    New ctrl vector for $pmux cell $verific$select_10363$rc4.v:150$2205: { $auto$opt_reduce.cc:134:opt_pmux$3001 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$2999 }
    New ctrl vector for $pmux cell $verific$select_10364$rc4.v:150$2206: { $auto$opt_reduce.cc:134:opt_pmux$3005 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3003 }
    New ctrl vector for $pmux cell $verific$select_10365$rc4.v:150$2207: { $auto$opt_reduce.cc:134:opt_pmux$3009 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3007 }
    New ctrl vector for $pmux cell $verific$select_10366$rc4.v:150$2208: { $auto$opt_reduce.cc:134:opt_pmux$3013 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3011 }
    New ctrl vector for $pmux cell $verific$select_10367$rc4.v:150$2209: { $auto$opt_reduce.cc:134:opt_pmux$3017 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3015 }
    New ctrl vector for $pmux cell $verific$select_10368$rc4.v:150$2210: { $auto$opt_reduce.cc:134:opt_pmux$3021 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3019 }
    New ctrl vector for $pmux cell $verific$select_10369$rc4.v:150$2211: { $auto$opt_reduce.cc:134:opt_pmux$3025 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3023 }
    New ctrl vector for $pmux cell $verific$select_10370$rc4.v:150$2212: { $auto$opt_reduce.cc:134:opt_pmux$3029 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3027 }
    New ctrl vector for $pmux cell $verific$select_10371$rc4.v:150$2213: { $auto$opt_reduce.cc:134:opt_pmux$3033 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3031 }
    New ctrl vector for $pmux cell $verific$select_10372$rc4.v:150$2214: { $auto$opt_reduce.cc:134:opt_pmux$3037 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3035 }
    New ctrl vector for $pmux cell $verific$select_10373$rc4.v:150$2215: { $auto$opt_reduce.cc:134:opt_pmux$3041 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3039 }
    New ctrl vector for $pmux cell $verific$select_10374$rc4.v:150$2216: { $auto$opt_reduce.cc:134:opt_pmux$3045 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3043 }
    New ctrl vector for $pmux cell $verific$select_10375$rc4.v:150$2217: { $auto$opt_reduce.cc:134:opt_pmux$3049 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3047 }
    New ctrl vector for $pmux cell $verific$select_10376$rc4.v:150$2218: { $auto$opt_reduce.cc:134:opt_pmux$3053 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3051 }
    New ctrl vector for $pmux cell $verific$select_10377$rc4.v:150$2219: { $auto$opt_reduce.cc:134:opt_pmux$3057 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3055 }
    New ctrl vector for $pmux cell $verific$select_10378$rc4.v:150$2220: { $auto$opt_reduce.cc:134:opt_pmux$3061 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3059 }
    New ctrl vector for $pmux cell $verific$select_10379$rc4.v:150$2221: { $auto$opt_reduce.cc:134:opt_pmux$3065 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3063 }
    New ctrl vector for $pmux cell $verific$select_10380$rc4.v:150$2222: { $auto$opt_reduce.cc:134:opt_pmux$3069 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3067 }
    New ctrl vector for $pmux cell $verific$select_10381$rc4.v:150$2223: { $auto$opt_reduce.cc:134:opt_pmux$3073 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3071 }
    New ctrl vector for $pmux cell $verific$select_10382$rc4.v:150$2224: { $auto$opt_reduce.cc:134:opt_pmux$3077 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3075 }
    New ctrl vector for $pmux cell $verific$select_10383$rc4.v:150$2225: { $auto$opt_reduce.cc:134:opt_pmux$3081 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3079 }
    New ctrl vector for $pmux cell $verific$select_10384$rc4.v:150$2226: { $auto$opt_reduce.cc:134:opt_pmux$3085 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3083 }
    New ctrl vector for $pmux cell $verific$select_10385$rc4.v:150$2227: { $auto$opt_reduce.cc:134:opt_pmux$3089 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3087 }
    New ctrl vector for $pmux cell $verific$select_10386$rc4.v:150$2228: { $auto$opt_reduce.cc:134:opt_pmux$3093 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3091 }
    New ctrl vector for $pmux cell $verific$select_10387$rc4.v:150$2229: { $auto$opt_reduce.cc:134:opt_pmux$3097 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3095 }
    New ctrl vector for $pmux cell $verific$select_10388$rc4.v:150$2230: { $auto$opt_reduce.cc:134:opt_pmux$3101 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3099 }
    New ctrl vector for $pmux cell $verific$select_10389$rc4.v:150$2231: { $auto$opt_reduce.cc:134:opt_pmux$3105 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3103 }
    New ctrl vector for $pmux cell $verific$select_10390$rc4.v:150$2232: { $auto$opt_reduce.cc:134:opt_pmux$3109 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3107 }
    New ctrl vector for $pmux cell $verific$select_10391$rc4.v:150$2233: { $auto$opt_reduce.cc:134:opt_pmux$3113 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3111 }
    New ctrl vector for $pmux cell $verific$select_10392$rc4.v:150$2234: { $auto$opt_reduce.cc:134:opt_pmux$3117 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3115 }
    New ctrl vector for $pmux cell $verific$select_10393$rc4.v:150$2235: { $auto$opt_reduce.cc:134:opt_pmux$3121 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3119 }
    New ctrl vector for $pmux cell $verific$select_10394$rc4.v:150$2236: { $auto$opt_reduce.cc:134:opt_pmux$3125 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3123 }
    New ctrl vector for $pmux cell $verific$select_10395$rc4.v:150$2237: { $auto$opt_reduce.cc:134:opt_pmux$3129 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3127 }
    New ctrl vector for $pmux cell $verific$select_10396$rc4.v:150$2238: { $auto$opt_reduce.cc:134:opt_pmux$3133 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3131 }
    New ctrl vector for $pmux cell $verific$select_10397$rc4.v:150$2239: { $auto$opt_reduce.cc:134:opt_pmux$3137 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3135 }
    New ctrl vector for $pmux cell $verific$select_10398$rc4.v:150$2240: { $auto$opt_reduce.cc:134:opt_pmux$3141 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3139 }
    New ctrl vector for $pmux cell $verific$select_10399$rc4.v:150$2241: { $auto$opt_reduce.cc:134:opt_pmux$3145 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3143 }
    New ctrl vector for $pmux cell $verific$select_10400$rc4.v:150$2242: { $auto$opt_reduce.cc:134:opt_pmux$3149 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3147 }
    New ctrl vector for $pmux cell $verific$select_10401$rc4.v:150$2243: { $auto$opt_reduce.cc:134:opt_pmux$3153 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3151 }
    New ctrl vector for $pmux cell $verific$select_10402$rc4.v:150$2244: { $auto$opt_reduce.cc:134:opt_pmux$3157 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3155 }
    New ctrl vector for $pmux cell $verific$select_10403$rc4.v:150$2245: { $auto$opt_reduce.cc:134:opt_pmux$3161 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3159 }
    New ctrl vector for $pmux cell $verific$select_10404$rc4.v:150$2246: { $auto$opt_reduce.cc:134:opt_pmux$3165 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3163 }
    New ctrl vector for $pmux cell $verific$select_10405$rc4.v:150$2247: { $auto$opt_reduce.cc:134:opt_pmux$3169 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3167 }
    New ctrl vector for $pmux cell $verific$select_10406$rc4.v:150$2248: { $auto$opt_reduce.cc:134:opt_pmux$3173 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3171 }
    New ctrl vector for $pmux cell $verific$select_10407$rc4.v:150$2249: { $auto$opt_reduce.cc:134:opt_pmux$3177 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3175 }
    New ctrl vector for $pmux cell $verific$select_10408$rc4.v:150$2250: { $auto$opt_reduce.cc:134:opt_pmux$3181 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3179 }
    New ctrl vector for $pmux cell $verific$select_10409$rc4.v:150$2251: { $auto$opt_reduce.cc:134:opt_pmux$3185 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3183 }
    New ctrl vector for $pmux cell $verific$select_10410$rc4.v:150$2252: { $auto$opt_reduce.cc:134:opt_pmux$3189 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3187 }
    New ctrl vector for $pmux cell $verific$select_10411$rc4.v:150$2253: { $auto$opt_reduce.cc:134:opt_pmux$3193 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3191 }
    New ctrl vector for $pmux cell $verific$select_10412$rc4.v:150$2254: { $auto$opt_reduce.cc:134:opt_pmux$3197 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3195 }
    New ctrl vector for $pmux cell $verific$select_10413$rc4.v:150$2255: { $auto$opt_reduce.cc:134:opt_pmux$3201 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3199 }
    New ctrl vector for $pmux cell $verific$select_10414$rc4.v:150$2256: { $auto$opt_reduce.cc:134:opt_pmux$3205 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3203 }
    New ctrl vector for $pmux cell $verific$select_10415$rc4.v:150$2257: { $auto$opt_reduce.cc:134:opt_pmux$3209 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3207 }
    New ctrl vector for $pmux cell $verific$select_10416$rc4.v:150$2258: { $auto$opt_reduce.cc:134:opt_pmux$3213 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3211 }
    New ctrl vector for $pmux cell $verific$select_10417$rc4.v:150$2259: { $auto$opt_reduce.cc:134:opt_pmux$3217 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3215 }
    New ctrl vector for $pmux cell $verific$select_10418$rc4.v:150$2260: { $auto$opt_reduce.cc:134:opt_pmux$3221 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3219 }
    New ctrl vector for $pmux cell $verific$select_10419$rc4.v:150$2261: { $auto$opt_reduce.cc:134:opt_pmux$3225 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3223 }
    New ctrl vector for $pmux cell $verific$select_10420$rc4.v:150$2262: { $auto$opt_reduce.cc:134:opt_pmux$3229 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3227 }
    New ctrl vector for $pmux cell $verific$select_10421$rc4.v:150$2263: { $auto$opt_reduce.cc:134:opt_pmux$3233 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3231 }
    New ctrl vector for $pmux cell $verific$select_10422$rc4.v:150$2264: { $auto$opt_reduce.cc:134:opt_pmux$3237 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3235 }
    New ctrl vector for $pmux cell $verific$select_10423$rc4.v:150$2265: { $auto$opt_reduce.cc:134:opt_pmux$3241 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3239 }
    New ctrl vector for $pmux cell $verific$select_10424$rc4.v:150$2266: { $auto$opt_reduce.cc:134:opt_pmux$3245 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3243 }
    New ctrl vector for $pmux cell $verific$select_10425$rc4.v:150$2267: { $auto$opt_reduce.cc:134:opt_pmux$3249 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3247 }
    New ctrl vector for $pmux cell $verific$select_10426$rc4.v:150$2268: { $auto$opt_reduce.cc:134:opt_pmux$3253 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3251 }
    New ctrl vector for $pmux cell $verific$select_10427$rc4.v:150$2269: { $auto$opt_reduce.cc:134:opt_pmux$3257 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3255 }
    New ctrl vector for $pmux cell $verific$select_10428$rc4.v:150$2270: { $auto$opt_reduce.cc:134:opt_pmux$3261 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3259 }
    New ctrl vector for $pmux cell $verific$select_10429$rc4.v:150$2271: { $auto$opt_reduce.cc:134:opt_pmux$3265 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3263 }
    New ctrl vector for $pmux cell $verific$select_10430$rc4.v:150$2272: { $auto$opt_reduce.cc:134:opt_pmux$3269 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3267 }
    New ctrl vector for $pmux cell $verific$select_10431$rc4.v:150$2273: { $auto$opt_reduce.cc:134:opt_pmux$3273 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3271 }
    New ctrl vector for $pmux cell $verific$select_10432$rc4.v:150$2274: { $auto$opt_reduce.cc:134:opt_pmux$3277 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3275 }
    New ctrl vector for $pmux cell $verific$select_10433$rc4.v:150$2275: { $auto$opt_reduce.cc:134:opt_pmux$3281 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3279 }
    New ctrl vector for $pmux cell $verific$select_10434$rc4.v:150$2276: { $auto$opt_reduce.cc:134:opt_pmux$3285 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3283 }
    New ctrl vector for $pmux cell $verific$select_10435$rc4.v:150$2277: { $auto$opt_reduce.cc:134:opt_pmux$3289 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3287 }
    New ctrl vector for $pmux cell $verific$select_10436$rc4.v:150$2278: { $auto$opt_reduce.cc:134:opt_pmux$3293 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3291 }
    New ctrl vector for $pmux cell $verific$select_10437$rc4.v:150$2279: { $auto$opt_reduce.cc:134:opt_pmux$3297 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3295 }
    New ctrl vector for $pmux cell $verific$select_10438$rc4.v:150$2280: { $auto$opt_reduce.cc:134:opt_pmux$3301 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3299 }
    New ctrl vector for $pmux cell $verific$select_10439$rc4.v:150$2281: { $auto$opt_reduce.cc:134:opt_pmux$3305 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3303 }
    New ctrl vector for $pmux cell $verific$select_10440$rc4.v:150$2282: { $auto$opt_reduce.cc:134:opt_pmux$3309 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3307 }
    New ctrl vector for $pmux cell $verific$select_10441$rc4.v:150$2283: { $auto$opt_reduce.cc:134:opt_pmux$3313 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3311 }
    New ctrl vector for $pmux cell $verific$select_10442$rc4.v:150$2284: { $auto$opt_reduce.cc:134:opt_pmux$3317 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3315 }
    New ctrl vector for $pmux cell $verific$select_10443$rc4.v:150$2285: { $auto$opt_reduce.cc:134:opt_pmux$3321 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3319 }
    New ctrl vector for $pmux cell $verific$select_10444$rc4.v:150$2286: { $auto$opt_reduce.cc:134:opt_pmux$3325 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3323 }
    New ctrl vector for $pmux cell $verific$select_10445$rc4.v:150$2287: { $auto$opt_reduce.cc:134:opt_pmux$3329 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3327 }
    New ctrl vector for $pmux cell $verific$select_10446$rc4.v:150$2288: { $auto$opt_reduce.cc:134:opt_pmux$3333 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3331 }
    New ctrl vector for $pmux cell $verific$select_10447$rc4.v:150$2289: { $auto$opt_reduce.cc:134:opt_pmux$3337 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3335 }
    New ctrl vector for $pmux cell $verific$select_10448$rc4.v:150$2290: { $auto$opt_reduce.cc:134:opt_pmux$3341 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3339 }
    New ctrl vector for $pmux cell $verific$select_10449$rc4.v:150$2291: { $auto$opt_reduce.cc:134:opt_pmux$3345 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3343 }
    New ctrl vector for $pmux cell $verific$select_10450$rc4.v:150$2292: { $auto$opt_reduce.cc:134:opt_pmux$3349 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3347 }
    New ctrl vector for $pmux cell $verific$select_10451$rc4.v:150$2293: { $auto$opt_reduce.cc:134:opt_pmux$3353 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3351 }
    New ctrl vector for $pmux cell $verific$select_10452$rc4.v:150$2294: { $auto$opt_reduce.cc:134:opt_pmux$3357 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3355 }
    New ctrl vector for $pmux cell $verific$select_10453$rc4.v:150$2295: { $auto$opt_reduce.cc:134:opt_pmux$3361 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3359 }
    New ctrl vector for $pmux cell $verific$select_10454$rc4.v:150$2296: { $auto$opt_reduce.cc:134:opt_pmux$3365 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3363 }
    New ctrl vector for $pmux cell $verific$select_10455$rc4.v:150$2297: { $auto$opt_reduce.cc:134:opt_pmux$3369 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3367 }
    New ctrl vector for $pmux cell $verific$select_10456$rc4.v:150$2298: { $auto$opt_reduce.cc:134:opt_pmux$3373 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3371 }
    New ctrl vector for $pmux cell $verific$select_10457$rc4.v:150$2299: { $auto$opt_reduce.cc:134:opt_pmux$3377 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3375 }
    New ctrl vector for $pmux cell $verific$select_10458$rc4.v:150$2300: { $auto$opt_reduce.cc:134:opt_pmux$3381 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3379 }
    New ctrl vector for $pmux cell $verific$select_10459$rc4.v:150$2301: { $auto$opt_reduce.cc:134:opt_pmux$3385 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3383 }
    New ctrl vector for $pmux cell $verific$select_10460$rc4.v:150$2302: { $auto$opt_reduce.cc:134:opt_pmux$3389 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3387 }
    New ctrl vector for $pmux cell $verific$select_10461$rc4.v:150$2303: { $auto$opt_reduce.cc:134:opt_pmux$3393 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3391 }
    New ctrl vector for $pmux cell $verific$select_10462$rc4.v:150$2304: { $auto$opt_reduce.cc:134:opt_pmux$3397 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3395 }
    New ctrl vector for $pmux cell $verific$select_10463$rc4.v:150$2305: { $auto$opt_reduce.cc:134:opt_pmux$3401 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3399 }
    New ctrl vector for $pmux cell $verific$select_10464$rc4.v:150$2306: { $auto$opt_reduce.cc:134:opt_pmux$3405 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3403 }
    New ctrl vector for $pmux cell $verific$select_10465$rc4.v:150$2307: { $auto$opt_reduce.cc:134:opt_pmux$3409 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3407 }
    New ctrl vector for $pmux cell $verific$select_10466$rc4.v:150$2308: { $auto$opt_reduce.cc:134:opt_pmux$3413 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3411 }
    New ctrl vector for $pmux cell $verific$select_10467$rc4.v:150$2309: { $auto$opt_reduce.cc:134:opt_pmux$3417 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3415 }
    New ctrl vector for $pmux cell $verific$select_10468$rc4.v:150$2310: { $auto$opt_reduce.cc:134:opt_pmux$3421 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3419 }
    New ctrl vector for $pmux cell $verific$select_10469$rc4.v:150$2311: { $auto$opt_reduce.cc:134:opt_pmux$3425 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3423 }
    New ctrl vector for $pmux cell $verific$select_10470$rc4.v:150$2312: { $auto$opt_reduce.cc:134:opt_pmux$3429 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3427 }
    New ctrl vector for $pmux cell $verific$select_10471$rc4.v:150$2313: { $auto$opt_reduce.cc:134:opt_pmux$3433 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3431 }
    New ctrl vector for $pmux cell $verific$select_10472$rc4.v:150$2314: { $auto$opt_reduce.cc:134:opt_pmux$3437 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3435 }
    New ctrl vector for $pmux cell $verific$select_10473$rc4.v:150$2315: { $auto$opt_reduce.cc:134:opt_pmux$3441 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3439 }
    New ctrl vector for $pmux cell $verific$select_10474$rc4.v:150$2316: { $auto$opt_reduce.cc:134:opt_pmux$3445 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3443 }
    New ctrl vector for $pmux cell $verific$select_10475$rc4.v:150$2317: { $auto$opt_reduce.cc:134:opt_pmux$3449 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3447 }
    New ctrl vector for $pmux cell $verific$select_10476$rc4.v:150$2318: { $auto$opt_reduce.cc:134:opt_pmux$3453 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3451 }
    New ctrl vector for $pmux cell $verific$select_10477$rc4.v:150$2319: { $auto$opt_reduce.cc:134:opt_pmux$3457 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3455 }
    New ctrl vector for $pmux cell $verific$select_10478$rc4.v:150$2320: { $auto$opt_reduce.cc:134:opt_pmux$3461 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3459 }
    New ctrl vector for $pmux cell $verific$select_10479$rc4.v:150$2321: { $auto$opt_reduce.cc:134:opt_pmux$3465 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3463 }
    New ctrl vector for $pmux cell $verific$select_10480$rc4.v:150$2322: { $auto$opt_reduce.cc:134:opt_pmux$3469 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3467 }
    New ctrl vector for $pmux cell $verific$select_10481$rc4.v:150$2323: { $auto$opt_reduce.cc:134:opt_pmux$3473 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3471 }
    New ctrl vector for $pmux cell $verific$select_10482$rc4.v:150$2324: { $auto$opt_reduce.cc:134:opt_pmux$3477 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3475 }
    New ctrl vector for $pmux cell $verific$select_10483$rc4.v:150$2325: { $auto$opt_reduce.cc:134:opt_pmux$3481 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3479 }
    New ctrl vector for $pmux cell $verific$select_10484$rc4.v:150$2326: { $auto$opt_reduce.cc:134:opt_pmux$3485 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3483 }
    New ctrl vector for $pmux cell $verific$select_10485$rc4.v:150$2327: { $auto$opt_reduce.cc:134:opt_pmux$3489 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3487 }
    New ctrl vector for $pmux cell $verific$select_10486$rc4.v:150$2328: { $auto$opt_reduce.cc:134:opt_pmux$3493 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3491 }
    New ctrl vector for $pmux cell $verific$select_10487$rc4.v:150$2329: { $auto$opt_reduce.cc:134:opt_pmux$3497 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3495 }
    New ctrl vector for $pmux cell $verific$select_10488$rc4.v:150$2330: { $auto$opt_reduce.cc:134:opt_pmux$3501 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3499 }
    New ctrl vector for $pmux cell $verific$select_10489$rc4.v:150$2331: { $auto$opt_reduce.cc:134:opt_pmux$3505 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3503 }
    New ctrl vector for $pmux cell $verific$select_10490$rc4.v:150$2332: { $auto$opt_reduce.cc:134:opt_pmux$3509 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3507 }
    New ctrl vector for $pmux cell $verific$select_10491$rc4.v:150$2333: { $auto$opt_reduce.cc:134:opt_pmux$3513 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3511 }
    New ctrl vector for $pmux cell $verific$select_10492$rc4.v:150$2334: { $auto$opt_reduce.cc:134:opt_pmux$3517 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3515 }
    New ctrl vector for $pmux cell $verific$select_10493$rc4.v:150$2335: { $auto$opt_reduce.cc:134:opt_pmux$3521 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3519 }
    New ctrl vector for $pmux cell $verific$select_10494$rc4.v:150$2336: { $auto$opt_reduce.cc:134:opt_pmux$3525 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3523 }
    New ctrl vector for $pmux cell $verific$select_10495$rc4.v:150$2337: { $auto$opt_reduce.cc:134:opt_pmux$3529 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3527 }
    New ctrl vector for $pmux cell $verific$select_10496$rc4.v:150$2338: { $auto$opt_reduce.cc:134:opt_pmux$3533 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3531 }
    New ctrl vector for $pmux cell $verific$select_10497$rc4.v:150$2339: { $auto$opt_reduce.cc:134:opt_pmux$3537 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3535 }
    New ctrl vector for $pmux cell $verific$select_10498$rc4.v:150$2340: { $auto$opt_reduce.cc:134:opt_pmux$3541 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3539 }
    New ctrl vector for $pmux cell $verific$select_10499$rc4.v:150$2341: { $auto$opt_reduce.cc:134:opt_pmux$3545 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3543 }
    New ctrl vector for $pmux cell $verific$select_10500$rc4.v:150$2342: { $auto$opt_reduce.cc:134:opt_pmux$3549 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3547 }
    New ctrl vector for $pmux cell $verific$select_10501$rc4.v:150$2343: { $auto$opt_reduce.cc:134:opt_pmux$3553 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3551 }
    New ctrl vector for $pmux cell $verific$select_10502$rc4.v:150$2344: { $auto$opt_reduce.cc:134:opt_pmux$3557 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3555 }
    New ctrl vector for $pmux cell $verific$select_10503$rc4.v:150$2345: { $auto$opt_reduce.cc:134:opt_pmux$3561 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3559 }
    New ctrl vector for $pmux cell $verific$select_10504$rc4.v:150$2346: { $auto$opt_reduce.cc:134:opt_pmux$3565 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3563 }
    New ctrl vector for $pmux cell $verific$select_10505$rc4.v:150$2347: { $auto$opt_reduce.cc:134:opt_pmux$3569 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3567 }
    New ctrl vector for $pmux cell $verific$select_10506$rc4.v:150$2348: { $auto$opt_reduce.cc:134:opt_pmux$3573 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3571 }
    New ctrl vector for $pmux cell $verific$select_10507$rc4.v:150$2349: { $auto$opt_reduce.cc:134:opt_pmux$3577 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3575 }
    New ctrl vector for $pmux cell $verific$select_10508$rc4.v:150$2350: { $auto$opt_reduce.cc:134:opt_pmux$3581 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3579 }
    New ctrl vector for $pmux cell $verific$select_10509$rc4.v:150$2351: { $auto$opt_reduce.cc:134:opt_pmux$3585 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3583 }
    New ctrl vector for $pmux cell $verific$select_10510$rc4.v:150$2352: { $auto$opt_reduce.cc:134:opt_pmux$3589 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3587 }
    New ctrl vector for $pmux cell $verific$select_10511$rc4.v:150$2353: { $auto$opt_reduce.cc:134:opt_pmux$3593 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3591 }
    New ctrl vector for $pmux cell $verific$select_10512$rc4.v:150$2354: { $auto$opt_reduce.cc:134:opt_pmux$3597 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3595 }
    New ctrl vector for $pmux cell $verific$select_10513$rc4.v:150$2355: { $auto$opt_reduce.cc:134:opt_pmux$3601 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3599 }
    New ctrl vector for $pmux cell $verific$select_10514$rc4.v:150$2356: { $auto$opt_reduce.cc:134:opt_pmux$3605 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3603 }
    New ctrl vector for $pmux cell $verific$select_10515$rc4.v:150$2357: { $auto$opt_reduce.cc:134:opt_pmux$3609 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3607 }
    New ctrl vector for $pmux cell $verific$select_10516$rc4.v:150$2358: { $auto$opt_reduce.cc:134:opt_pmux$3613 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3611 }
    New ctrl vector for $pmux cell $verific$select_10517$rc4.v:150$2359: { $auto$opt_reduce.cc:134:opt_pmux$3617 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3615 }
    New ctrl vector for $pmux cell $verific$select_10518$rc4.v:150$2360: { $auto$opt_reduce.cc:134:opt_pmux$3621 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3619 }
    New ctrl vector for $pmux cell $verific$select_10519$rc4.v:150$2361: { $auto$opt_reduce.cc:134:opt_pmux$3625 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3623 }
    New ctrl vector for $pmux cell $verific$select_10520$rc4.v:150$2362: { $auto$opt_reduce.cc:134:opt_pmux$3629 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3627 }
    New ctrl vector for $pmux cell $verific$select_10521$rc4.v:150$2363: { $auto$opt_reduce.cc:134:opt_pmux$3633 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3631 }
    New ctrl vector for $pmux cell $verific$select_10522$rc4.v:150$2364: { $auto$opt_reduce.cc:134:opt_pmux$3637 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3635 }
    New ctrl vector for $pmux cell $verific$select_10523$rc4.v:150$2365: { $auto$opt_reduce.cc:134:opt_pmux$3641 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3639 }
    New ctrl vector for $pmux cell $verific$select_10524$rc4.v:150$2366: { $auto$opt_reduce.cc:134:opt_pmux$3645 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3643 }
    New ctrl vector for $pmux cell $verific$select_10525$rc4.v:150$2367: { $auto$opt_reduce.cc:134:opt_pmux$3649 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3647 }
    New ctrl vector for $pmux cell $verific$select_10526$rc4.v:150$2368: { $auto$opt_reduce.cc:134:opt_pmux$3653 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3651 }
    New ctrl vector for $pmux cell $verific$select_10527$rc4.v:150$2369: { $auto$opt_reduce.cc:134:opt_pmux$3657 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3655 }
    New ctrl vector for $pmux cell $verific$select_10528$rc4.v:150$2370: { $auto$opt_reduce.cc:134:opt_pmux$3661 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3659 }
    New ctrl vector for $pmux cell $verific$select_10529$rc4.v:150$2371: { $auto$opt_reduce.cc:134:opt_pmux$3665 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3663 }
    New ctrl vector for $pmux cell $verific$select_10530$rc4.v:150$2372: { $auto$opt_reduce.cc:134:opt_pmux$3669 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3667 }
    New ctrl vector for $pmux cell $verific$select_10531$rc4.v:150$2373: { $auto$opt_reduce.cc:134:opt_pmux$3673 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3671 }
    New ctrl vector for $pmux cell $verific$select_10532$rc4.v:150$2374: { $auto$opt_reduce.cc:134:opt_pmux$3677 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3675 }
    New ctrl vector for $pmux cell $verific$select_10533$rc4.v:150$2375: { $auto$opt_reduce.cc:134:opt_pmux$3681 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3679 }
    New ctrl vector for $pmux cell $verific$select_10534$rc4.v:150$2376: { $auto$opt_reduce.cc:134:opt_pmux$3685 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3683 }
    New ctrl vector for $pmux cell $verific$select_10535$rc4.v:150$2377: { $auto$opt_reduce.cc:134:opt_pmux$3689 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3687 }
    New ctrl vector for $pmux cell $verific$select_10536$rc4.v:150$2378: { $auto$opt_reduce.cc:134:opt_pmux$3693 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3691 }
    New ctrl vector for $pmux cell $verific$select_10537$rc4.v:150$2379: { $auto$opt_reduce.cc:134:opt_pmux$3697 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3695 }
    New ctrl vector for $pmux cell $verific$select_10538$rc4.v:150$2380: { $auto$opt_reduce.cc:134:opt_pmux$3701 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3699 }
    New ctrl vector for $pmux cell $verific$select_10539$rc4.v:150$2381: { $auto$opt_reduce.cc:134:opt_pmux$3705 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3703 }
    New ctrl vector for $pmux cell $verific$select_10540$rc4.v:150$2382: { $auto$opt_reduce.cc:134:opt_pmux$3709 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3707 }
    New ctrl vector for $pmux cell $verific$select_10541$rc4.v:150$2383: { $auto$opt_reduce.cc:134:opt_pmux$3713 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3711 }
    New ctrl vector for $pmux cell $verific$select_10542$rc4.v:150$2384: { $auto$opt_reduce.cc:134:opt_pmux$3717 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3715 }
    New ctrl vector for $pmux cell $verific$select_10543$rc4.v:150$2385: { $auto$opt_reduce.cc:134:opt_pmux$3721 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3719 }
    New ctrl vector for $pmux cell $verific$select_10544$rc4.v:150$2386: { $auto$opt_reduce.cc:134:opt_pmux$3725 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3723 }
    New ctrl vector for $pmux cell $verific$select_10545$rc4.v:150$2387: { $auto$opt_reduce.cc:134:opt_pmux$3729 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3727 }
    New ctrl vector for $pmux cell $verific$select_10546$rc4.v:150$2388: { $auto$opt_reduce.cc:134:opt_pmux$3733 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3731 }
    New ctrl vector for $pmux cell $verific$select_10547$rc4.v:150$2389: { $auto$opt_reduce.cc:134:opt_pmux$3737 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3735 }
    New ctrl vector for $pmux cell $verific$select_10548$rc4.v:150$2390: { $auto$opt_reduce.cc:134:opt_pmux$3741 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3739 }
    New ctrl vector for $pmux cell $verific$select_10549$rc4.v:150$2391: { $auto$opt_reduce.cc:134:opt_pmux$3745 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3743 }
    New ctrl vector for $pmux cell $verific$select_10550$rc4.v:150$2392: { $auto$opt_reduce.cc:134:opt_pmux$3749 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3747 }
    New ctrl vector for $pmux cell $verific$select_10551$rc4.v:150$2393: { $auto$opt_reduce.cc:134:opt_pmux$3753 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3751 }
    New ctrl vector for $pmux cell $verific$select_10552$rc4.v:150$2394: { $auto$opt_reduce.cc:134:opt_pmux$3757 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3755 }
    New ctrl vector for $pmux cell $verific$select_10553$rc4.v:150$2395: { $auto$opt_reduce.cc:134:opt_pmux$3761 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3759 }
    New ctrl vector for $pmux cell $verific$select_10554$rc4.v:150$2396: { $auto$opt_reduce.cc:134:opt_pmux$3765 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3763 }
    New ctrl vector for $pmux cell $verific$select_10555$rc4.v:150$2397: { $auto$opt_reduce.cc:134:opt_pmux$3769 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3767 }
    New ctrl vector for $pmux cell $verific$select_10556$rc4.v:150$2398: { $auto$opt_reduce.cc:134:opt_pmux$3773 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3771 }
    New ctrl vector for $pmux cell $verific$select_10557$rc4.v:150$2399: { $auto$opt_reduce.cc:134:opt_pmux$3777 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3775 }
    New ctrl vector for $pmux cell $verific$select_10558$rc4.v:150$2400: { $auto$opt_reduce.cc:134:opt_pmux$3781 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3779 }
    New ctrl vector for $pmux cell $verific$select_10559$rc4.v:150$2401: { $auto$opt_reduce.cc:134:opt_pmux$3785 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3783 }
    New ctrl vector for $pmux cell $verific$select_10560$rc4.v:150$2402: { $auto$opt_reduce.cc:134:opt_pmux$3789 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3787 }
    New ctrl vector for $pmux cell $verific$select_10561$rc4.v:150$2403: { $auto$opt_reduce.cc:134:opt_pmux$3793 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3791 }
    New ctrl vector for $pmux cell $verific$select_10562$rc4.v:150$2404: { $auto$opt_reduce.cc:134:opt_pmux$3797 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3795 }
    New ctrl vector for $pmux cell $verific$select_10563$rc4.v:150$2405: { $auto$opt_reduce.cc:134:opt_pmux$3801 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3799 }
    New ctrl vector for $pmux cell $verific$select_10564$rc4.v:150$2406: { $auto$opt_reduce.cc:134:opt_pmux$3805 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3803 }
    New ctrl vector for $pmux cell $verific$select_10565$rc4.v:150$2407: { $auto$opt_reduce.cc:134:opt_pmux$3809 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3807 }
    New ctrl vector for $pmux cell $verific$select_10566$rc4.v:150$2408: { $auto$opt_reduce.cc:134:opt_pmux$3813 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3811 }
    New ctrl vector for $pmux cell $verific$select_10567$rc4.v:150$2409: { $auto$opt_reduce.cc:134:opt_pmux$3817 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3815 }
    New ctrl vector for $pmux cell $verific$select_10568$rc4.v:150$2410: { $auto$opt_reduce.cc:134:opt_pmux$3821 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3819 }
    New ctrl vector for $pmux cell $verific$select_10569$rc4.v:150$2411: { $auto$opt_reduce.cc:134:opt_pmux$3825 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3823 }
    New ctrl vector for $pmux cell $verific$select_10570$rc4.v:150$2412: { $auto$opt_reduce.cc:134:opt_pmux$3829 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3827 }
    New ctrl vector for $pmux cell $verific$select_10571$rc4.v:150$2413: { $auto$opt_reduce.cc:134:opt_pmux$3833 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3831 }
    New ctrl vector for $pmux cell $verific$select_10572$rc4.v:150$2414: { $auto$opt_reduce.cc:134:opt_pmux$3837 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3835 }
    New ctrl vector for $pmux cell $verific$select_10573$rc4.v:150$2415: { $auto$opt_reduce.cc:134:opt_pmux$3841 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3839 }
    New ctrl vector for $pmux cell $verific$select_10574$rc4.v:150$2416: { $auto$opt_reduce.cc:134:opt_pmux$3845 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3843 }
    New ctrl vector for $pmux cell $verific$select_10575$rc4.v:150$2417: { $auto$opt_reduce.cc:134:opt_pmux$3849 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3847 }
    New ctrl vector for $pmux cell $verific$select_10576$rc4.v:150$2418: { $auto$opt_reduce.cc:134:opt_pmux$3853 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3851 }
    New ctrl vector for $pmux cell $verific$select_10577$rc4.v:150$2419: { $auto$opt_reduce.cc:134:opt_pmux$3857 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3855 }
    New ctrl vector for $pmux cell $verific$select_10578$rc4.v:150$2420: { $auto$opt_reduce.cc:134:opt_pmux$3861 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3859 }
    New ctrl vector for $pmux cell $verific$select_10579$rc4.v:150$2421: { $auto$opt_reduce.cc:134:opt_pmux$3865 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3863 }
    New ctrl vector for $pmux cell $verific$select_10580$rc4.v:150$2422: { $auto$opt_reduce.cc:134:opt_pmux$3869 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3867 }
    New ctrl vector for $pmux cell $verific$select_10581$rc4.v:150$2423: { $auto$opt_reduce.cc:134:opt_pmux$3873 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3871 }
    New ctrl vector for $pmux cell $verific$select_10582$rc4.v:150$2424: { $auto$opt_reduce.cc:134:opt_pmux$3877 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3875 }
    New ctrl vector for $pmux cell $verific$select_10583$rc4.v:150$2425: { $auto$opt_reduce.cc:134:opt_pmux$3881 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3879 }
    New ctrl vector for $pmux cell $verific$select_10584$rc4.v:150$2426: { $auto$opt_reduce.cc:134:opt_pmux$3885 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3883 }
    New ctrl vector for $pmux cell $verific$select_10585$rc4.v:150$2427: { $auto$opt_reduce.cc:134:opt_pmux$3889 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3887 }
    New ctrl vector for $pmux cell $verific$select_10586$rc4.v:150$2428: { $auto$opt_reduce.cc:134:opt_pmux$3893 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3891 }
    New ctrl vector for $pmux cell $verific$select_10587$rc4.v:150$2429: { $auto$opt_reduce.cc:134:opt_pmux$3897 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3895 }
    New ctrl vector for $pmux cell $verific$select_10588$rc4.v:150$2430: { $auto$opt_reduce.cc:134:opt_pmux$3901 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3899 }
    New ctrl vector for $pmux cell $verific$select_10589$rc4.v:150$2431: { $auto$opt_reduce.cc:134:opt_pmux$3905 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3903 }
    New ctrl vector for $pmux cell $verific$select_10590$rc4.v:150$2432: { $auto$opt_reduce.cc:134:opt_pmux$3909 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3907 }
    New ctrl vector for $pmux cell $verific$select_10591$rc4.v:150$2433: { $auto$opt_reduce.cc:134:opt_pmux$3913 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3911 }
    New ctrl vector for $pmux cell $verific$select_10592$rc4.v:150$2434: { $auto$opt_reduce.cc:134:opt_pmux$3917 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3915 }
    New ctrl vector for $pmux cell $verific$select_10593$rc4.v:150$2435: { $auto$opt_reduce.cc:134:opt_pmux$3921 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3919 }
    New ctrl vector for $pmux cell $verific$select_10594$rc4.v:150$2436: { $auto$opt_reduce.cc:134:opt_pmux$3925 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3923 }
    New ctrl vector for $pmux cell $verific$select_10595$rc4.v:150$2437: { $auto$opt_reduce.cc:134:opt_pmux$3929 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3927 }
    New ctrl vector for $pmux cell $verific$select_10596$rc4.v:150$2438: { $auto$opt_reduce.cc:134:opt_pmux$3933 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3931 }
    New ctrl vector for $pmux cell $verific$select_10597$rc4.v:150$2439: { $auto$opt_reduce.cc:134:opt_pmux$3937 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3935 }
    New ctrl vector for $pmux cell $verific$select_10598$rc4.v:150$2440: { $auto$opt_reduce.cc:134:opt_pmux$3941 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3939 }
    New ctrl vector for $pmux cell $verific$select_10599$rc4.v:150$2441: { $auto$opt_reduce.cc:134:opt_pmux$3945 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3943 }
    New ctrl vector for $pmux cell $verific$select_10600$rc4.v:150$2442: { $auto$opt_reduce.cc:134:opt_pmux$3949 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3947 }
    New ctrl vector for $pmux cell $verific$select_10601$rc4.v:150$2443: { $auto$opt_reduce.cc:134:opt_pmux$3953 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3951 }
    New ctrl vector for $pmux cell $verific$select_10602$rc4.v:150$2444: { $auto$opt_reduce.cc:134:opt_pmux$3957 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3955 }
    New ctrl vector for $pmux cell $verific$select_10603$rc4.v:150$2445: { $auto$opt_reduce.cc:134:opt_pmux$3961 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3959 }
    New ctrl vector for $pmux cell $verific$select_10604$rc4.v:150$2446: { $auto$opt_reduce.cc:134:opt_pmux$3965 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3963 }
    New ctrl vector for $pmux cell $verific$select_10605$rc4.v:150$2447: { $auto$opt_reduce.cc:134:opt_pmux$3969 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3967 }
    New ctrl vector for $pmux cell $verific$select_10606$rc4.v:150$2448: { $auto$opt_reduce.cc:134:opt_pmux$3973 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3971 }
    New ctrl vector for $pmux cell $verific$select_10607$rc4.v:150$2449: { $auto$opt_reduce.cc:134:opt_pmux$3977 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3975 }
    New ctrl vector for $pmux cell $verific$select_10608$rc4.v:150$2450: { $auto$opt_reduce.cc:134:opt_pmux$3981 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3979 }
    New ctrl vector for $pmux cell $verific$select_10609$rc4.v:150$2451: { $auto$opt_reduce.cc:134:opt_pmux$3985 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3983 }
    New ctrl vector for $pmux cell $verific$select_10610$rc4.v:150$2452: { $auto$opt_reduce.cc:134:opt_pmux$3989 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3987 }
    New ctrl vector for $pmux cell $verific$select_10611$rc4.v:150$2453: { $auto$opt_reduce.cc:134:opt_pmux$3993 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3991 }
    New ctrl vector for $pmux cell $verific$select_10612$rc4.v:150$2454: { $auto$opt_reduce.cc:134:opt_pmux$3997 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3995 }
    New ctrl vector for $pmux cell $verific$select_10613$rc4.v:150$2455: { $auto$opt_reduce.cc:134:opt_pmux$4001 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$3999 }
    New ctrl vector for $pmux cell $verific$select_10614$rc4.v:150$2456: { $auto$opt_reduce.cc:134:opt_pmux$4005 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$4003 }
    New ctrl vector for $pmux cell $verific$select_10615$rc4.v:150$2457: { $auto$opt_reduce.cc:134:opt_pmux$4009 $verific$n15988$24 $auto$opt_reduce.cc:134:opt_pmux$4007 }
    New ctrl vector for $pmux cell $verific$select_1633$rc4.v:150$2199: { $verific$n15967$17 $verific$n15968$18 $verific$n15969$19 $verific$n15970$20 $auto$opt_reduce.cc:134:opt_pmux$4011 }
    New ctrl vector for $pmux cell $verific$select_1634$rc4.v:150$2200: { $verific$n15967$17 $verific$n15968$18 $verific$n15970$20 $verific$n15971$21 $auto$opt_reduce.cc:134:opt_pmux$4013 }
    New ctrl vector for $pmux cell $verific$select_5732$rc4.v:150$2459: { $verific$n15969$19 $verific$n15970$20 $verific$n15971$21 $auto$opt_reduce.cc:134:opt_pmux$4015 }
    New ctrl vector for $pmux cell $verific$select_5733$rc4.v:150$2460: { $verific$n15970$20 $verific$n15971$21 $auto$opt_reduce.cc:134:opt_pmux$4017 }
    New ctrl vector for $pmux cell $verific$select_5736$rc4.v:150$2463: { $verific$n15971$21 $auto$opt_reduce.cc:134:opt_pmux$4019 }
  Optimizing cells in module \rc4.
Performed a total of 261 changes.

yosys> opt_merge

3.11.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
<suppressed ~1533 debug messages>
Removed a total of 511 cells.

yosys> opt_dff -nodffe -nosdff

3.11.6. Executing OPT_DFF pass (perform DFF optimizations).
Changing const-value async load to async reset on $verific$output_ready_reg$rc4.v:150$2466 ($aldff) from module rc4.
Changing const-value async load to async reset on $verific$j_reg$rc4.v:150$2467 ($aldff) from module rc4.
Changing const-value async load to async reset on $verific$i_reg$rc4.v:150$2464 ($aldff) from module rc4.
Removing never-active async load on $verific$discardCount_reg$rc4.v:150$2981 ($aldff) from module rc4.
Removing never-active async load on $verific$S[9]_reg$rc4.v:150$2734 ($aldff) from module rc4.
Removing never-active async load on $verific$S[99]_reg$rc4.v:150$2824 ($aldff) from module rc4.
Removing never-active async load on $verific$S[98]_reg$rc4.v:150$2823 ($aldff) from module rc4.
Removing never-active async load on $verific$S[97]_reg$rc4.v:150$2822 ($aldff) from module rc4.
Removing never-active async load on $verific$S[96]_reg$rc4.v:150$2821 ($aldff) from module rc4.
Removing never-active async load on $verific$S[95]_reg$rc4.v:150$2820 ($aldff) from module rc4.
Removing never-active async load on $verific$S[94]_reg$rc4.v:150$2819 ($aldff) from module rc4.
Removing never-active async load on $verific$S[93]_reg$rc4.v:150$2818 ($aldff) from module rc4.
Removing never-active async load on $verific$S[92]_reg$rc4.v:150$2817 ($aldff) from module rc4.
Removing never-active async load on $verific$S[91]_reg$rc4.v:150$2816 ($aldff) from module rc4.
Removing never-active async load on $verific$S[90]_reg$rc4.v:150$2815 ($aldff) from module rc4.
Removing never-active async load on $verific$S[8]_reg$rc4.v:150$2733 ($aldff) from module rc4.
Removing never-active async load on $verific$S[89]_reg$rc4.v:150$2814 ($aldff) from module rc4.
Removing never-active async load on $verific$S[88]_reg$rc4.v:150$2813 ($aldff) from module rc4.
Removing never-active async load on $verific$S[87]_reg$rc4.v:150$2812 ($aldff) from module rc4.
Removing never-active async load on $verific$S[86]_reg$rc4.v:150$2811 ($aldff) from module rc4.
Removing never-active async load on $verific$S[85]_reg$rc4.v:150$2810 ($aldff) from module rc4.
Removing never-active async load on $verific$S[84]_reg$rc4.v:150$2809 ($aldff) from module rc4.
Removing never-active async load on $verific$S[83]_reg$rc4.v:150$2808 ($aldff) from module rc4.
Removing never-active async load on $verific$S[82]_reg$rc4.v:150$2807 ($aldff) from module rc4.
Removing never-active async load on $verific$S[81]_reg$rc4.v:150$2806 ($aldff) from module rc4.
Removing never-active async load on $verific$S[80]_reg$rc4.v:150$2805 ($aldff) from module rc4.
Removing never-active async load on $verific$S[7]_reg$rc4.v:150$2732 ($aldff) from module rc4.
Removing never-active async load on $verific$S[79]_reg$rc4.v:150$2804 ($aldff) from module rc4.
Removing never-active async load on $verific$S[78]_reg$rc4.v:150$2803 ($aldff) from module rc4.
Removing never-active async load on $verific$S[77]_reg$rc4.v:150$2802 ($aldff) from module rc4.
Removing never-active async load on $verific$S[76]_reg$rc4.v:150$2801 ($aldff) from module rc4.
Removing never-active async load on $verific$S[75]_reg$rc4.v:150$2800 ($aldff) from module rc4.
Removing never-active async load on $verific$S[74]_reg$rc4.v:150$2799 ($aldff) from module rc4.
Removing never-active async load on $verific$S[73]_reg$rc4.v:150$2798 ($aldff) from module rc4.
Removing never-active async load on $verific$S[72]_reg$rc4.v:150$2797 ($aldff) from module rc4.
Removing never-active async load on $verific$S[71]_reg$rc4.v:150$2796 ($aldff) from module rc4.
Removing never-active async load on $verific$S[70]_reg$rc4.v:150$2795 ($aldff) from module rc4.
Removing never-active async load on $verific$S[6]_reg$rc4.v:150$2731 ($aldff) from module rc4.
Removing never-active async load on $verific$S[69]_reg$rc4.v:150$2794 ($aldff) from module rc4.
Removing never-active async load on $verific$S[68]_reg$rc4.v:150$2793 ($aldff) from module rc4.
Removing never-active async load on $verific$S[67]_reg$rc4.v:150$2792 ($aldff) from module rc4.
Removing never-active async load on $verific$S[66]_reg$rc4.v:150$2791 ($aldff) from module rc4.
Removing never-active async load on $verific$S[65]_reg$rc4.v:150$2790 ($aldff) from module rc4.
Removing never-active async load on $verific$S[64]_reg$rc4.v:150$2789 ($aldff) from module rc4.
Removing never-active async load on $verific$S[63]_reg$rc4.v:150$2788 ($aldff) from module rc4.
Removing never-active async load on $verific$S[62]_reg$rc4.v:150$2787 ($aldff) from module rc4.
Removing never-active async load on $verific$S[61]_reg$rc4.v:150$2786 ($aldff) from module rc4.
Removing never-active async load on $verific$S[60]_reg$rc4.v:150$2785 ($aldff) from module rc4.
Removing never-active async load on $verific$S[5]_reg$rc4.v:150$2730 ($aldff) from module rc4.
Removing never-active async load on $verific$S[59]_reg$rc4.v:150$2784 ($aldff) from module rc4.
Removing never-active async load on $verific$S[58]_reg$rc4.v:150$2783 ($aldff) from module rc4.
Removing never-active async load on $verific$S[57]_reg$rc4.v:150$2782 ($aldff) from module rc4.
Removing never-active async load on $verific$S[56]_reg$rc4.v:150$2781 ($aldff) from module rc4.
Removing never-active async load on $verific$S[55]_reg$rc4.v:150$2780 ($aldff) from module rc4.
Removing never-active async load on $verific$S[54]_reg$rc4.v:150$2779 ($aldff) from module rc4.
Removing never-active async load on $verific$S[53]_reg$rc4.v:150$2778 ($aldff) from module rc4.
Removing never-active async load on $verific$S[52]_reg$rc4.v:150$2777 ($aldff) from module rc4.
Removing never-active async load on $verific$S[51]_reg$rc4.v:150$2776 ($aldff) from module rc4.
Removing never-active async load on $verific$S[50]_reg$rc4.v:150$2775 ($aldff) from module rc4.
Removing never-active async load on $verific$S[4]_reg$rc4.v:150$2729 ($aldff) from module rc4.
Removing never-active async load on $verific$S[49]_reg$rc4.v:150$2774 ($aldff) from module rc4.
Removing never-active async load on $verific$S[48]_reg$rc4.v:150$2773 ($aldff) from module rc4.
Removing never-active async load on $verific$S[47]_reg$rc4.v:150$2772 ($aldff) from module rc4.
Removing never-active async load on $verific$S[46]_reg$rc4.v:150$2771 ($aldff) from module rc4.
Removing never-active async load on $verific$S[45]_reg$rc4.v:150$2770 ($aldff) from module rc4.
Removing never-active async load on $verific$S[44]_reg$rc4.v:150$2769 ($aldff) from module rc4.
Removing never-active async load on $verific$S[43]_reg$rc4.v:150$2768 ($aldff) from module rc4.
Removing never-active async load on $verific$S[42]_reg$rc4.v:150$2767 ($aldff) from module rc4.
Removing never-active async load on $verific$S[41]_reg$rc4.v:150$2766 ($aldff) from module rc4.
Removing never-active async load on $verific$S[40]_reg$rc4.v:150$2765 ($aldff) from module rc4.
Removing never-active async load on $verific$S[3]_reg$rc4.v:150$2728 ($aldff) from module rc4.
Removing never-active async load on $verific$S[39]_reg$rc4.v:150$2764 ($aldff) from module rc4.
Removing never-active async load on $verific$S[38]_reg$rc4.v:150$2763 ($aldff) from module rc4.
Removing never-active async load on $verific$S[37]_reg$rc4.v:150$2762 ($aldff) from module rc4.
Removing never-active async load on $verific$S[36]_reg$rc4.v:150$2761 ($aldff) from module rc4.
Removing never-active async load on $verific$S[35]_reg$rc4.v:150$2760 ($aldff) from module rc4.
Removing never-active async load on $verific$S[34]_reg$rc4.v:150$2759 ($aldff) from module rc4.
Removing never-active async load on $verific$S[33]_reg$rc4.v:150$2758 ($aldff) from module rc4.
Removing never-active async load on $verific$S[32]_reg$rc4.v:150$2757 ($aldff) from module rc4.
Removing never-active async load on $verific$S[31]_reg$rc4.v:150$2756 ($aldff) from module rc4.
Removing never-active async load on $verific$S[30]_reg$rc4.v:150$2755 ($aldff) from module rc4.
Removing never-active async load on $verific$S[2]_reg$rc4.v:150$2727 ($aldff) from module rc4.
Removing never-active async load on $verific$S[29]_reg$rc4.v:150$2754 ($aldff) from module rc4.
Removing never-active async load on $verific$S[28]_reg$rc4.v:150$2753 ($aldff) from module rc4.
Removing never-active async load on $verific$S[27]_reg$rc4.v:150$2752 ($aldff) from module rc4.
Removing never-active async load on $verific$S[26]_reg$rc4.v:150$2751 ($aldff) from module rc4.
Removing never-active async load on $verific$S[25]_reg$rc4.v:150$2750 ($aldff) from module rc4.
Removing never-active async load on $verific$S[255]_reg$rc4.v:150$2980 ($aldff) from module rc4.
Removing never-active async load on $verific$S[254]_reg$rc4.v:150$2979 ($aldff) from module rc4.
Removing never-active async load on $verific$S[253]_reg$rc4.v:150$2978 ($aldff) from module rc4.
Removing never-active async load on $verific$S[252]_reg$rc4.v:150$2977 ($aldff) from module rc4.
Removing never-active async load on $verific$S[251]_reg$rc4.v:150$2976 ($aldff) from module rc4.
Removing never-active async load on $verific$S[250]_reg$rc4.v:150$2975 ($aldff) from module rc4.
Removing never-active async load on $verific$S[24]_reg$rc4.v:150$2749 ($aldff) from module rc4.
Removing never-active async load on $verific$S[249]_reg$rc4.v:150$2974 ($aldff) from module rc4.
Removing never-active async load on $verific$S[248]_reg$rc4.v:150$2973 ($aldff) from module rc4.
Removing never-active async load on $verific$S[247]_reg$rc4.v:150$2972 ($aldff) from module rc4.
Removing never-active async load on $verific$S[246]_reg$rc4.v:150$2971 ($aldff) from module rc4.
Removing never-active async load on $verific$S[245]_reg$rc4.v:150$2970 ($aldff) from module rc4.
Removing never-active async load on $verific$S[244]_reg$rc4.v:150$2969 ($aldff) from module rc4.
Removing never-active async load on $verific$S[243]_reg$rc4.v:150$2968 ($aldff) from module rc4.
Removing never-active async load on $verific$S[242]_reg$rc4.v:150$2967 ($aldff) from module rc4.
Removing never-active async load on $verific$S[241]_reg$rc4.v:150$2966 ($aldff) from module rc4.
Removing never-active async load on $verific$S[240]_reg$rc4.v:150$2965 ($aldff) from module rc4.
Removing never-active async load on $verific$S[23]_reg$rc4.v:150$2748 ($aldff) from module rc4.
Removing never-active async load on $verific$S[239]_reg$rc4.v:150$2964 ($aldff) from module rc4.
Removing never-active async load on $verific$S[238]_reg$rc4.v:150$2963 ($aldff) from module rc4.
Removing never-active async load on $verific$S[237]_reg$rc4.v:150$2962 ($aldff) from module rc4.
Removing never-active async load on $verific$S[236]_reg$rc4.v:150$2961 ($aldff) from module rc4.
Removing never-active async load on $verific$S[235]_reg$rc4.v:150$2960 ($aldff) from module rc4.
Removing never-active async load on $verific$S[234]_reg$rc4.v:150$2959 ($aldff) from module rc4.
Removing never-active async load on $verific$S[233]_reg$rc4.v:150$2958 ($aldff) from module rc4.
Removing never-active async load on $verific$S[232]_reg$rc4.v:150$2957 ($aldff) from module rc4.
Removing never-active async load on $verific$S[231]_reg$rc4.v:150$2956 ($aldff) from module rc4.
Removing never-active async load on $verific$S[230]_reg$rc4.v:150$2955 ($aldff) from module rc4.
Removing never-active async load on $verific$S[22]_reg$rc4.v:150$2747 ($aldff) from module rc4.
Removing never-active async load on $verific$S[229]_reg$rc4.v:150$2954 ($aldff) from module rc4.
Removing never-active async load on $verific$S[228]_reg$rc4.v:150$2953 ($aldff) from module rc4.
Removing never-active async load on $verific$S[227]_reg$rc4.v:150$2952 ($aldff) from module rc4.
Removing never-active async load on $verific$S[226]_reg$rc4.v:150$2951 ($aldff) from module rc4.
Removing never-active async load on $verific$S[225]_reg$rc4.v:150$2950 ($aldff) from module rc4.
Removing never-active async load on $verific$S[224]_reg$rc4.v:150$2949 ($aldff) from module rc4.
Removing never-active async load on $verific$S[223]_reg$rc4.v:150$2948 ($aldff) from module rc4.
Removing never-active async load on $verific$S[222]_reg$rc4.v:150$2947 ($aldff) from module rc4.
Removing never-active async load on $verific$S[221]_reg$rc4.v:150$2946 ($aldff) from module rc4.
Removing never-active async load on $verific$S[220]_reg$rc4.v:150$2945 ($aldff) from module rc4.
Removing never-active async load on $verific$S[21]_reg$rc4.v:150$2746 ($aldff) from module rc4.
Removing never-active async load on $verific$S[219]_reg$rc4.v:150$2944 ($aldff) from module rc4.
Removing never-active async load on $verific$S[218]_reg$rc4.v:150$2943 ($aldff) from module rc4.
Removing never-active async load on $verific$S[217]_reg$rc4.v:150$2942 ($aldff) from module rc4.
Removing never-active async load on $verific$S[216]_reg$rc4.v:150$2941 ($aldff) from module rc4.
Removing never-active async load on $verific$S[215]_reg$rc4.v:150$2940 ($aldff) from module rc4.
Removing never-active async load on $verific$S[214]_reg$rc4.v:150$2939 ($aldff) from module rc4.
Removing never-active async load on $verific$S[213]_reg$rc4.v:150$2938 ($aldff) from module rc4.
Removing never-active async load on $verific$S[212]_reg$rc4.v:150$2937 ($aldff) from module rc4.
Removing never-active async load on $verific$S[211]_reg$rc4.v:150$2936 ($aldff) from module rc4.
Removing never-active async load on $verific$S[210]_reg$rc4.v:150$2935 ($aldff) from module rc4.
Removing never-active async load on $verific$S[20]_reg$rc4.v:150$2745 ($aldff) from module rc4.
Removing never-active async load on $verific$S[209]_reg$rc4.v:150$2934 ($aldff) from module rc4.
Removing never-active async load on $verific$S[208]_reg$rc4.v:150$2933 ($aldff) from module rc4.
Removing never-active async load on $verific$S[207]_reg$rc4.v:150$2932 ($aldff) from module rc4.
Removing never-active async load on $verific$S[206]_reg$rc4.v:150$2931 ($aldff) from module rc4.
Removing never-active async load on $verific$S[205]_reg$rc4.v:150$2930 ($aldff) from module rc4.
Removing never-active async load on $verific$S[204]_reg$rc4.v:150$2929 ($aldff) from module rc4.
Removing never-active async load on $verific$S[203]_reg$rc4.v:150$2928 ($aldff) from module rc4.
Removing never-active async load on $verific$S[202]_reg$rc4.v:150$2927 ($aldff) from module rc4.
Removing never-active async load on $verific$S[201]_reg$rc4.v:150$2926 ($aldff) from module rc4.
Removing never-active async load on $verific$S[200]_reg$rc4.v:150$2925 ($aldff) from module rc4.
Removing never-active async load on $verific$S[1]_reg$rc4.v:150$2726 ($aldff) from module rc4.
Removing never-active async load on $verific$S[19]_reg$rc4.v:150$2744 ($aldff) from module rc4.
Removing never-active async load on $verific$S[199]_reg$rc4.v:150$2924 ($aldff) from module rc4.
Removing never-active async load on $verific$S[198]_reg$rc4.v:150$2923 ($aldff) from module rc4.
Removing never-active async load on $verific$S[197]_reg$rc4.v:150$2922 ($aldff) from module rc4.
Removing never-active async load on $verific$S[196]_reg$rc4.v:150$2921 ($aldff) from module rc4.
Removing never-active async load on $verific$S[195]_reg$rc4.v:150$2920 ($aldff) from module rc4.
Removing never-active async load on $verific$S[194]_reg$rc4.v:150$2919 ($aldff) from module rc4.
Removing never-active async load on $verific$S[193]_reg$rc4.v:150$2918 ($aldff) from module rc4.
Removing never-active async load on $verific$S[192]_reg$rc4.v:150$2917 ($aldff) from module rc4.
Removing never-active async load on $verific$S[191]_reg$rc4.v:150$2916 ($aldff) from module rc4.
Removing never-active async load on $verific$S[190]_reg$rc4.v:150$2915 ($aldff) from module rc4.
Removing never-active async load on $verific$S[18]_reg$rc4.v:150$2743 ($aldff) from module rc4.
Removing never-active async load on $verific$S[189]_reg$rc4.v:150$2914 ($aldff) from module rc4.
Removing never-active async load on $verific$S[188]_reg$rc4.v:150$2913 ($aldff) from module rc4.
Removing never-active async load on $verific$S[187]_reg$rc4.v:150$2912 ($aldff) from module rc4.
Removing never-active async load on $verific$S[186]_reg$rc4.v:150$2911 ($aldff) from module rc4.
Removing never-active async load on $verific$S[185]_reg$rc4.v:150$2910 ($aldff) from module rc4.
Removing never-active async load on $verific$S[184]_reg$rc4.v:150$2909 ($aldff) from module rc4.
Removing never-active async load on $verific$S[183]_reg$rc4.v:150$2908 ($aldff) from module rc4.
Removing never-active async load on $verific$S[182]_reg$rc4.v:150$2907 ($aldff) from module rc4.
Removing never-active async load on $verific$S[181]_reg$rc4.v:150$2906 ($aldff) from module rc4.
Removing never-active async load on $verific$S[180]_reg$rc4.v:150$2905 ($aldff) from module rc4.
Removing never-active async load on $verific$S[17]_reg$rc4.v:150$2742 ($aldff) from module rc4.
Removing never-active async load on $verific$S[179]_reg$rc4.v:150$2904 ($aldff) from module rc4.
Removing never-active async load on $verific$S[178]_reg$rc4.v:150$2903 ($aldff) from module rc4.
Removing never-active async load on $verific$S[177]_reg$rc4.v:150$2902 ($aldff) from module rc4.
Removing never-active async load on $verific$S[176]_reg$rc4.v:150$2901 ($aldff) from module rc4.
Removing never-active async load on $verific$S[175]_reg$rc4.v:150$2900 ($aldff) from module rc4.
Removing never-active async load on $verific$S[174]_reg$rc4.v:150$2899 ($aldff) from module rc4.
Removing never-active async load on $verific$S[173]_reg$rc4.v:150$2898 ($aldff) from module rc4.
Removing never-active async load on $verific$S[172]_reg$rc4.v:150$2897 ($aldff) from module rc4.
Removing never-active async load on $verific$S[171]_reg$rc4.v:150$2896 ($aldff) from module rc4.
Removing never-active async load on $verific$S[170]_reg$rc4.v:150$2895 ($aldff) from module rc4.
Removing never-active async load on $verific$S[16]_reg$rc4.v:150$2741 ($aldff) from module rc4.
Removing never-active async load on $verific$S[169]_reg$rc4.v:150$2894 ($aldff) from module rc4.
Removing never-active async load on $verific$S[168]_reg$rc4.v:150$2893 ($aldff) from module rc4.
Removing never-active async load on $verific$S[167]_reg$rc4.v:150$2892 ($aldff) from module rc4.
Removing never-active async load on $verific$S[166]_reg$rc4.v:150$2891 ($aldff) from module rc4.
Removing never-active async load on $verific$S[165]_reg$rc4.v:150$2890 ($aldff) from module rc4.
Removing never-active async load on $verific$S[164]_reg$rc4.v:150$2889 ($aldff) from module rc4.
Removing never-active async load on $verific$S[163]_reg$rc4.v:150$2888 ($aldff) from module rc4.
Removing never-active async load on $verific$S[162]_reg$rc4.v:150$2887 ($aldff) from module rc4.
Removing never-active async load on $verific$S[161]_reg$rc4.v:150$2886 ($aldff) from module rc4.
Removing never-active async load on $verific$S[160]_reg$rc4.v:150$2885 ($aldff) from module rc4.
Removing never-active async load on $verific$S[15]_reg$rc4.v:150$2740 ($aldff) from module rc4.
Removing never-active async load on $verific$S[159]_reg$rc4.v:150$2884 ($aldff) from module rc4.
Removing never-active async load on $verific$S[158]_reg$rc4.v:150$2883 ($aldff) from module rc4.
Removing never-active async load on $verific$S[157]_reg$rc4.v:150$2882 ($aldff) from module rc4.
Removing never-active async load on $verific$S[156]_reg$rc4.v:150$2881 ($aldff) from module rc4.
Removing never-active async load on $verific$S[155]_reg$rc4.v:150$2880 ($aldff) from module rc4.
Removing never-active async load on $verific$S[154]_reg$rc4.v:150$2879 ($aldff) from module rc4.
Removing never-active async load on $verific$S[153]_reg$rc4.v:150$2878 ($aldff) from module rc4.
Removing never-active async load on $verific$S[152]_reg$rc4.v:150$2877 ($aldff) from module rc4.
Removing never-active async load on $verific$S[151]_reg$rc4.v:150$2876 ($aldff) from module rc4.
Removing never-active async load on $verific$S[150]_reg$rc4.v:150$2875 ($aldff) from module rc4.
Removing never-active async load on $verific$S[14]_reg$rc4.v:150$2739 ($aldff) from module rc4.
Removing never-active async load on $verific$S[149]_reg$rc4.v:150$2874 ($aldff) from module rc4.
Removing never-active async load on $verific$S[148]_reg$rc4.v:150$2873 ($aldff) from module rc4.
Removing never-active async load on $verific$S[147]_reg$rc4.v:150$2872 ($aldff) from module rc4.
Removing never-active async load on $verific$S[146]_reg$rc4.v:150$2871 ($aldff) from module rc4.
Removing never-active async load on $verific$S[145]_reg$rc4.v:150$2870 ($aldff) from module rc4.
Removing never-active async load on $verific$S[144]_reg$rc4.v:150$2869 ($aldff) from module rc4.
Removing never-active async load on $verific$S[143]_reg$rc4.v:150$2868 ($aldff) from module rc4.
Removing never-active async load on $verific$S[142]_reg$rc4.v:150$2867 ($aldff) from module rc4.
Removing never-active async load on $verific$S[141]_reg$rc4.v:150$2866 ($aldff) from module rc4.
Removing never-active async load on $verific$S[140]_reg$rc4.v:150$2865 ($aldff) from module rc4.
Removing never-active async load on $verific$S[13]_reg$rc4.v:150$2738 ($aldff) from module rc4.
Removing never-active async load on $verific$S[139]_reg$rc4.v:150$2864 ($aldff) from module rc4.
Removing never-active async load on $verific$S[138]_reg$rc4.v:150$2863 ($aldff) from module rc4.
Removing never-active async load on $verific$S[137]_reg$rc4.v:150$2862 ($aldff) from module rc4.
Removing never-active async load on $verific$S[136]_reg$rc4.v:150$2861 ($aldff) from module rc4.
Removing never-active async load on $verific$S[135]_reg$rc4.v:150$2860 ($aldff) from module rc4.
Removing never-active async load on $verific$S[134]_reg$rc4.v:150$2859 ($aldff) from module rc4.
Removing never-active async load on $verific$S[133]_reg$rc4.v:150$2858 ($aldff) from module rc4.
Removing never-active async load on $verific$S[132]_reg$rc4.v:150$2857 ($aldff) from module rc4.
Removing never-active async load on $verific$S[131]_reg$rc4.v:150$2856 ($aldff) from module rc4.
Removing never-active async load on $verific$S[130]_reg$rc4.v:150$2855 ($aldff) from module rc4.
Removing never-active async load on $verific$S[12]_reg$rc4.v:150$2737 ($aldff) from module rc4.
Removing never-active async load on $verific$S[129]_reg$rc4.v:150$2854 ($aldff) from module rc4.
Removing never-active async load on $verific$S[128]_reg$rc4.v:150$2853 ($aldff) from module rc4.
Removing never-active async load on $verific$S[127]_reg$rc4.v:150$2852 ($aldff) from module rc4.
Removing never-active async load on $verific$S[126]_reg$rc4.v:150$2851 ($aldff) from module rc4.
Removing never-active async load on $verific$S[125]_reg$rc4.v:150$2850 ($aldff) from module rc4.
Removing never-active async load on $verific$S[124]_reg$rc4.v:150$2849 ($aldff) from module rc4.
Removing never-active async load on $verific$S[123]_reg$rc4.v:150$2848 ($aldff) from module rc4.
Removing never-active async load on $verific$S[122]_reg$rc4.v:150$2847 ($aldff) from module rc4.
Removing never-active async load on $verific$S[121]_reg$rc4.v:150$2846 ($aldff) from module rc4.
Removing never-active async load on $verific$S[120]_reg$rc4.v:150$2845 ($aldff) from module rc4.
Removing never-active async load on $verific$S[11]_reg$rc4.v:150$2736 ($aldff) from module rc4.
Removing never-active async load on $verific$S[119]_reg$rc4.v:150$2844 ($aldff) from module rc4.
Removing never-active async load on $verific$S[118]_reg$rc4.v:150$2843 ($aldff) from module rc4.
Removing never-active async load on $verific$S[117]_reg$rc4.v:150$2842 ($aldff) from module rc4.
Removing never-active async load on $verific$S[116]_reg$rc4.v:150$2841 ($aldff) from module rc4.
Removing never-active async load on $verific$S[115]_reg$rc4.v:150$2840 ($aldff) from module rc4.
Removing never-active async load on $verific$S[114]_reg$rc4.v:150$2839 ($aldff) from module rc4.
Removing never-active async load on $verific$S[113]_reg$rc4.v:150$2838 ($aldff) from module rc4.
Removing never-active async load on $verific$S[112]_reg$rc4.v:150$2837 ($aldff) from module rc4.
Removing never-active async load on $verific$S[111]_reg$rc4.v:150$2836 ($aldff) from module rc4.
Removing never-active async load on $verific$S[110]_reg$rc4.v:150$2835 ($aldff) from module rc4.
Removing never-active async load on $verific$S[10]_reg$rc4.v:150$2735 ($aldff) from module rc4.
Removing never-active async load on $verific$S[109]_reg$rc4.v:150$2834 ($aldff) from module rc4.
Removing never-active async load on $verific$S[108]_reg$rc4.v:150$2833 ($aldff) from module rc4.
Removing never-active async load on $verific$S[107]_reg$rc4.v:150$2832 ($aldff) from module rc4.
Removing never-active async load on $verific$S[106]_reg$rc4.v:150$2831 ($aldff) from module rc4.
Removing never-active async load on $verific$S[105]_reg$rc4.v:150$2830 ($aldff) from module rc4.
Removing never-active async load on $verific$S[104]_reg$rc4.v:150$2829 ($aldff) from module rc4.
Removing never-active async load on $verific$S[103]_reg$rc4.v:150$2828 ($aldff) from module rc4.
Removing never-active async load on $verific$S[102]_reg$rc4.v:150$2827 ($aldff) from module rc4.
Removing never-active async load on $verific$S[101]_reg$rc4.v:150$2826 ($aldff) from module rc4.
Removing never-active async load on $verific$S[100]_reg$rc4.v:150$2825 ($aldff) from module rc4.
Removing never-active async load on $verific$S[0]_reg$rc4.v:150$2725 ($aldff) from module rc4.
Removing never-active async load on $verific$K_reg$rc4.v:150$2983 ($aldff) from module rc4.
Changing const-value async load to async reset on $verific$KSState_reg$rc4.v:150$2465 ($aldff) from module rc4.

yosys> opt_clean

3.11.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..
Removed 0 unused cells and 511 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.11.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.

3.11.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.11.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rc4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~263 debug messages>

yosys> opt_reduce

3.11.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rc4.
Performed a total of 0 changes.

yosys> opt_merge

3.11.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.11.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.11.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..

yosys> opt_expr

3.11.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.

3.11.16. Finished OPT passes. (There is nothing left to do.)

yosys> fsm -encoding binary

3.12. Executing FSM pass (extract and optimize FSM).

yosys> fsm_detect

3.12.1. Executing FSM_DETECT pass (finding FSMs in design).

yosys> fsm_extract

3.12.2. Executing FSM_EXTRACT pass (extracting FSM from design).

yosys> fsm_opt

3.12.3. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> opt_clean

3.12.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..

yosys> fsm_opt

3.12.5. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> fsm_recode -encoding binary

3.12.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

yosys> fsm_info

3.12.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

yosys> fsm_map

3.12.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

yosys> opt -sat

3.13. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.

yosys> opt_merge -nomux

3.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rc4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~263 debug messages>

yosys> opt_reduce

3.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rc4.
Performed a total of 0 changes.

yosys> opt_merge

3.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.13.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $verific$output_ready_reg$rc4.v:150$2466 ($adff) from module rc4 (D = $verific$n20106$26, Q = \output_ready).
Adding EN signal on $verific$j_reg$rc4.v:150$2467 ($adff) from module rc4 (D = $verific$n20084$847, Q = \j).
Adding EN signal on $verific$i_reg$rc4.v:150$2464 ($adff) from module rc4 (D = $verific$n15978$846, Q = \i).
Adding EN signal on $verific$discardCount_reg$rc4.v:150$2981 ($dff) from module rc4 (D = $verific$n20093$848, Q = \discardCount).
Adding EN signal on $verific$S[9]_reg$rc4.v:150$2734 ($dff) from module rc4 (D = $verific$n24806$1117, Q = \S[9]).
Adding EN signal on $verific$S[99]_reg$rc4.v:150$2824 ($dff) from module rc4 (D = $verific$n24896$1207, Q = \S[99]).
Adding EN signal on $verific$S[98]_reg$rc4.v:150$2823 ($dff) from module rc4 (D = $verific$n24895$1206, Q = \S[98]).
Adding EN signal on $verific$S[97]_reg$rc4.v:150$2822 ($dff) from module rc4 (D = $verific$n24894$1205, Q = \S[97]).
Adding EN signal on $verific$S[96]_reg$rc4.v:150$2821 ($dff) from module rc4 (D = $verific$n24893$1204, Q = \S[96]).
Adding EN signal on $verific$S[95]_reg$rc4.v:150$2820 ($dff) from module rc4 (D = $verific$n24892$1203, Q = \S[95]).
Adding EN signal on $verific$S[94]_reg$rc4.v:150$2819 ($dff) from module rc4 (D = $verific$n24891$1202, Q = \S[94]).
Adding EN signal on $verific$S[93]_reg$rc4.v:150$2818 ($dff) from module rc4 (D = $verific$n24890$1201, Q = \S[93]).
Adding EN signal on $verific$S[92]_reg$rc4.v:150$2817 ($dff) from module rc4 (D = $verific$n24889$1200, Q = \S[92]).
Adding EN signal on $verific$S[91]_reg$rc4.v:150$2816 ($dff) from module rc4 (D = $verific$n24888$1199, Q = \S[91]).
Adding EN signal on $verific$S[90]_reg$rc4.v:150$2815 ($dff) from module rc4 (D = $verific$n24887$1198, Q = \S[90]).
Adding EN signal on $verific$S[8]_reg$rc4.v:150$2733 ($dff) from module rc4 (D = $verific$n24805$1116, Q = \S[8]).
Adding EN signal on $verific$S[89]_reg$rc4.v:150$2814 ($dff) from module rc4 (D = $verific$n24886$1197, Q = \S[89]).
Adding EN signal on $verific$S[88]_reg$rc4.v:150$2813 ($dff) from module rc4 (D = $verific$n24885$1196, Q = \S[88]).
Adding EN signal on $verific$S[87]_reg$rc4.v:150$2812 ($dff) from module rc4 (D = $verific$n24884$1195, Q = \S[87]).
Adding EN signal on $verific$S[86]_reg$rc4.v:150$2811 ($dff) from module rc4 (D = $verific$n24883$1194, Q = \S[86]).
Adding EN signal on $verific$S[85]_reg$rc4.v:150$2810 ($dff) from module rc4 (D = $verific$n24882$1193, Q = \S[85]).
Adding EN signal on $verific$S[84]_reg$rc4.v:150$2809 ($dff) from module rc4 (D = $verific$n24881$1192, Q = \S[84]).
Adding EN signal on $verific$S[83]_reg$rc4.v:150$2808 ($dff) from module rc4 (D = $verific$n24880$1191, Q = \S[83]).
Adding EN signal on $verific$S[82]_reg$rc4.v:150$2807 ($dff) from module rc4 (D = $verific$n24879$1190, Q = \S[82]).
Adding EN signal on $verific$S[81]_reg$rc4.v:150$2806 ($dff) from module rc4 (D = $verific$n24878$1189, Q = \S[81]).
Adding EN signal on $verific$S[80]_reg$rc4.v:150$2805 ($dff) from module rc4 (D = $verific$n24877$1188, Q = \S[80]).
Adding EN signal on $verific$S[7]_reg$rc4.v:150$2732 ($dff) from module rc4 (D = $verific$n24804$1115, Q = \S[7]).
Adding EN signal on $verific$S[79]_reg$rc4.v:150$2804 ($dff) from module rc4 (D = $verific$n24876$1187, Q = \S[79]).
Adding EN signal on $verific$S[78]_reg$rc4.v:150$2803 ($dff) from module rc4 (D = $verific$n24875$1186, Q = \S[78]).
Adding EN signal on $verific$S[77]_reg$rc4.v:150$2802 ($dff) from module rc4 (D = $verific$n24874$1185, Q = \S[77]).
Adding EN signal on $verific$S[76]_reg$rc4.v:150$2801 ($dff) from module rc4 (D = $verific$n24873$1184, Q = \S[76]).
Adding EN signal on $verific$S[75]_reg$rc4.v:150$2800 ($dff) from module rc4 (D = $verific$n24872$1183, Q = \S[75]).
Adding EN signal on $verific$S[74]_reg$rc4.v:150$2799 ($dff) from module rc4 (D = $verific$n24871$1182, Q = \S[74]).
Adding EN signal on $verific$S[73]_reg$rc4.v:150$2798 ($dff) from module rc4 (D = $verific$n24870$1181, Q = \S[73]).
Adding EN signal on $verific$S[72]_reg$rc4.v:150$2797 ($dff) from module rc4 (D = $verific$n24869$1180, Q = \S[72]).
Adding EN signal on $verific$S[71]_reg$rc4.v:150$2796 ($dff) from module rc4 (D = $verific$n24868$1179, Q = \S[71]).
Adding EN signal on $verific$S[70]_reg$rc4.v:150$2795 ($dff) from module rc4 (D = $verific$n24867$1178, Q = \S[70]).
Adding EN signal on $verific$S[6]_reg$rc4.v:150$2731 ($dff) from module rc4 (D = $verific$n24803$1114, Q = \S[6]).
Adding EN signal on $verific$S[69]_reg$rc4.v:150$2794 ($dff) from module rc4 (D = $verific$n24866$1177, Q = \S[69]).
Adding EN signal on $verific$S[68]_reg$rc4.v:150$2793 ($dff) from module rc4 (D = $verific$n24865$1176, Q = \S[68]).
Adding EN signal on $verific$S[67]_reg$rc4.v:150$2792 ($dff) from module rc4 (D = $verific$n24864$1175, Q = \S[67]).
Adding EN signal on $verific$S[66]_reg$rc4.v:150$2791 ($dff) from module rc4 (D = $verific$n24863$1174, Q = \S[66]).
Adding EN signal on $verific$S[65]_reg$rc4.v:150$2790 ($dff) from module rc4 (D = $verific$n24862$1173, Q = \S[65]).
Adding EN signal on $verific$S[64]_reg$rc4.v:150$2789 ($dff) from module rc4 (D = $verific$n24861$1172, Q = \S[64]).
Adding EN signal on $verific$S[63]_reg$rc4.v:150$2788 ($dff) from module rc4 (D = $verific$n24860$1171, Q = \S[63]).
Adding EN signal on $verific$S[62]_reg$rc4.v:150$2787 ($dff) from module rc4 (D = $verific$n24859$1170, Q = \S[62]).
Adding EN signal on $verific$S[61]_reg$rc4.v:150$2786 ($dff) from module rc4 (D = $verific$n24858$1169, Q = \S[61]).
Adding EN signal on $verific$S[60]_reg$rc4.v:150$2785 ($dff) from module rc4 (D = $verific$n24857$1168, Q = \S[60]).
Adding EN signal on $verific$S[5]_reg$rc4.v:150$2730 ($dff) from module rc4 (D = $verific$n24802$1113, Q = \S[5]).
Adding EN signal on $verific$S[59]_reg$rc4.v:150$2784 ($dff) from module rc4 (D = $verific$n24856$1167, Q = \S[59]).
Adding EN signal on $verific$S[58]_reg$rc4.v:150$2783 ($dff) from module rc4 (D = $verific$n24855$1166, Q = \S[58]).
Adding EN signal on $verific$S[57]_reg$rc4.v:150$2782 ($dff) from module rc4 (D = $verific$n24854$1165, Q = \S[57]).
Adding EN signal on $verific$S[56]_reg$rc4.v:150$2781 ($dff) from module rc4 (D = $verific$n24853$1164, Q = \S[56]).
Adding EN signal on $verific$S[55]_reg$rc4.v:150$2780 ($dff) from module rc4 (D = $verific$n24852$1163, Q = \S[55]).
Adding EN signal on $verific$S[54]_reg$rc4.v:150$2779 ($dff) from module rc4 (D = $verific$n24851$1162, Q = \S[54]).
Adding EN signal on $verific$S[53]_reg$rc4.v:150$2778 ($dff) from module rc4 (D = $verific$n24850$1161, Q = \S[53]).
Adding EN signal on $verific$S[52]_reg$rc4.v:150$2777 ($dff) from module rc4 (D = $verific$n24849$1160, Q = \S[52]).
Adding EN signal on $verific$S[51]_reg$rc4.v:150$2776 ($dff) from module rc4 (D = $verific$n24848$1159, Q = \S[51]).
Adding EN signal on $verific$S[50]_reg$rc4.v:150$2775 ($dff) from module rc4 (D = $verific$n24847$1158, Q = \S[50]).
Adding EN signal on $verific$S[4]_reg$rc4.v:150$2729 ($dff) from module rc4 (D = $verific$n24801$850, Q = \S[4]).
Adding EN signal on $verific$S[49]_reg$rc4.v:150$2774 ($dff) from module rc4 (D = $verific$n24846$1157, Q = \S[49]).
Adding EN signal on $verific$S[48]_reg$rc4.v:150$2773 ($dff) from module rc4 (D = $verific$n24845$1156, Q = \S[48]).
Adding EN signal on $verific$S[47]_reg$rc4.v:150$2772 ($dff) from module rc4 (D = $verific$n24844$1155, Q = \S[47]).
Adding EN signal on $verific$S[46]_reg$rc4.v:150$2771 ($dff) from module rc4 (D = $verific$n24843$1154, Q = \S[46]).
Adding EN signal on $verific$S[45]_reg$rc4.v:150$2770 ($dff) from module rc4 (D = $verific$n24842$1153, Q = \S[45]).
Adding EN signal on $verific$S[44]_reg$rc4.v:150$2769 ($dff) from module rc4 (D = $verific$n24841$1152, Q = \S[44]).
Adding EN signal on $verific$S[43]_reg$rc4.v:150$2768 ($dff) from module rc4 (D = $verific$n24840$1151, Q = \S[43]).
Adding EN signal on $verific$S[42]_reg$rc4.v:150$2767 ($dff) from module rc4 (D = $verific$n24839$1150, Q = \S[42]).
Adding EN signal on $verific$S[41]_reg$rc4.v:150$2766 ($dff) from module rc4 (D = $verific$n24838$1149, Q = \S[41]).
Adding EN signal on $verific$S[40]_reg$rc4.v:150$2765 ($dff) from module rc4 (D = $verific$n24837$1148, Q = \S[40]).
Adding EN signal on $verific$S[3]_reg$rc4.v:150$2728 ($dff) from module rc4 (D = $verific$n24800$851, Q = \S[3]).
Adding EN signal on $verific$S[39]_reg$rc4.v:150$2764 ($dff) from module rc4 (D = $verific$n24836$1147, Q = \S[39]).
Adding EN signal on $verific$S[38]_reg$rc4.v:150$2763 ($dff) from module rc4 (D = $verific$n24835$1146, Q = \S[38]).
Adding EN signal on $verific$S[37]_reg$rc4.v:150$2762 ($dff) from module rc4 (D = $verific$n24834$1145, Q = \S[37]).
Adding EN signal on $verific$S[36]_reg$rc4.v:150$2761 ($dff) from module rc4 (D = $verific$n24833$1144, Q = \S[36]).
Adding EN signal on $verific$S[35]_reg$rc4.v:150$2760 ($dff) from module rc4 (D = $verific$n24832$1143, Q = \S[35]).
Adding EN signal on $verific$S[34]_reg$rc4.v:150$2759 ($dff) from module rc4 (D = $verific$n24831$1142, Q = \S[34]).
Adding EN signal on $verific$S[33]_reg$rc4.v:150$2758 ($dff) from module rc4 (D = $verific$n24830$1141, Q = \S[33]).
Adding EN signal on $verific$S[32]_reg$rc4.v:150$2757 ($dff) from module rc4 (D = $verific$n24829$1140, Q = \S[32]).
Adding EN signal on $verific$S[31]_reg$rc4.v:150$2756 ($dff) from module rc4 (D = $verific$n24828$1139, Q = \S[31]).
Adding EN signal on $verific$S[30]_reg$rc4.v:150$2755 ($dff) from module rc4 (D = $verific$n24827$1138, Q = \S[30]).
Adding EN signal on $verific$S[2]_reg$rc4.v:150$2727 ($dff) from module rc4 (D = $verific$n24799$852, Q = \S[2]).
Adding EN signal on $verific$S[29]_reg$rc4.v:150$2754 ($dff) from module rc4 (D = $verific$n24826$1137, Q = \S[29]).
Adding EN signal on $verific$S[28]_reg$rc4.v:150$2753 ($dff) from module rc4 (D = $verific$n24825$1136, Q = \S[28]).
Adding EN signal on $verific$S[27]_reg$rc4.v:150$2752 ($dff) from module rc4 (D = $verific$n24824$1135, Q = \S[27]).
Adding EN signal on $verific$S[26]_reg$rc4.v:150$2751 ($dff) from module rc4 (D = $verific$n24823$1134, Q = \S[26]).
Adding EN signal on $verific$S[25]_reg$rc4.v:150$2750 ($dff) from module rc4 (D = $verific$n24822$1133, Q = \S[25]).
Adding EN signal on $verific$S[255]_reg$rc4.v:150$2980 ($dff) from module rc4 (D = $verific$n25052$1363, Q = \S[255]).
Adding EN signal on $verific$S[254]_reg$rc4.v:150$2979 ($dff) from module rc4 (D = $verific$n25051$1362, Q = \S[254]).
Adding EN signal on $verific$S[253]_reg$rc4.v:150$2978 ($dff) from module rc4 (D = $verific$n25050$1361, Q = \S[253]).
Adding EN signal on $verific$S[252]_reg$rc4.v:150$2977 ($dff) from module rc4 (D = $verific$n25049$1360, Q = \S[252]).
Adding EN signal on $verific$S[251]_reg$rc4.v:150$2976 ($dff) from module rc4 (D = $verific$n25048$1359, Q = \S[251]).
Adding EN signal on $verific$S[250]_reg$rc4.v:150$2975 ($dff) from module rc4 (D = $verific$n25047$1358, Q = \S[250]).
Adding EN signal on $verific$S[24]_reg$rc4.v:150$2749 ($dff) from module rc4 (D = $verific$n24821$1132, Q = \S[24]).
Adding EN signal on $verific$S[249]_reg$rc4.v:150$2974 ($dff) from module rc4 (D = $verific$n25046$1357, Q = \S[249]).
Adding EN signal on $verific$S[248]_reg$rc4.v:150$2973 ($dff) from module rc4 (D = $verific$n25045$1356, Q = \S[248]).
Adding EN signal on $verific$S[247]_reg$rc4.v:150$2972 ($dff) from module rc4 (D = $verific$n25044$1355, Q = \S[247]).
Adding EN signal on $verific$S[246]_reg$rc4.v:150$2971 ($dff) from module rc4 (D = $verific$n25043$1354, Q = \S[246]).
Adding EN signal on $verific$S[245]_reg$rc4.v:150$2970 ($dff) from module rc4 (D = $verific$n25042$1353, Q = \S[245]).
Adding EN signal on $verific$S[244]_reg$rc4.v:150$2969 ($dff) from module rc4 (D = $verific$n25041$1352, Q = \S[244]).
Adding EN signal on $verific$S[243]_reg$rc4.v:150$2968 ($dff) from module rc4 (D = $verific$n25040$1351, Q = \S[243]).
Adding EN signal on $verific$S[242]_reg$rc4.v:150$2967 ($dff) from module rc4 (D = $verific$n25039$1350, Q = \S[242]).
Adding EN signal on $verific$S[241]_reg$rc4.v:150$2966 ($dff) from module rc4 (D = $verific$n25038$1349, Q = \S[241]).
Adding EN signal on $verific$S[240]_reg$rc4.v:150$2965 ($dff) from module rc4 (D = $verific$n25037$1348, Q = \S[240]).
Adding EN signal on $verific$S[23]_reg$rc4.v:150$2748 ($dff) from module rc4 (D = $verific$n24820$1131, Q = \S[23]).
Adding EN signal on $verific$S[239]_reg$rc4.v:150$2964 ($dff) from module rc4 (D = $verific$n25036$1347, Q = \S[239]).
Adding EN signal on $verific$S[238]_reg$rc4.v:150$2963 ($dff) from module rc4 (D = $verific$n25035$1346, Q = \S[238]).
Adding EN signal on $verific$S[237]_reg$rc4.v:150$2962 ($dff) from module rc4 (D = $verific$n25034$1345, Q = \S[237]).
Adding EN signal on $verific$S[236]_reg$rc4.v:150$2961 ($dff) from module rc4 (D = $verific$n25033$1344, Q = \S[236]).
Adding EN signal on $verific$S[235]_reg$rc4.v:150$2960 ($dff) from module rc4 (D = $verific$n25032$1343, Q = \S[235]).
Adding EN signal on $verific$S[234]_reg$rc4.v:150$2959 ($dff) from module rc4 (D = $verific$n25031$1342, Q = \S[234]).
Adding EN signal on $verific$S[233]_reg$rc4.v:150$2958 ($dff) from module rc4 (D = $verific$n25030$1341, Q = \S[233]).
Adding EN signal on $verific$S[232]_reg$rc4.v:150$2957 ($dff) from module rc4 (D = $verific$n25029$1340, Q = \S[232]).
Adding EN signal on $verific$S[231]_reg$rc4.v:150$2956 ($dff) from module rc4 (D = $verific$n25028$1339, Q = \S[231]).
Adding EN signal on $verific$S[230]_reg$rc4.v:150$2955 ($dff) from module rc4 (D = $verific$n25027$1338, Q = \S[230]).
Adding EN signal on $verific$S[22]_reg$rc4.v:150$2747 ($dff) from module rc4 (D = $verific$n24819$1130, Q = \S[22]).
Adding EN signal on $verific$S[229]_reg$rc4.v:150$2954 ($dff) from module rc4 (D = $verific$n25026$1337, Q = \S[229]).
Adding EN signal on $verific$S[228]_reg$rc4.v:150$2953 ($dff) from module rc4 (D = $verific$n25025$1336, Q = \S[228]).
Adding EN signal on $verific$S[227]_reg$rc4.v:150$2952 ($dff) from module rc4 (D = $verific$n25024$1335, Q = \S[227]).
Adding EN signal on $verific$S[226]_reg$rc4.v:150$2951 ($dff) from module rc4 (D = $verific$n25023$1334, Q = \S[226]).
Adding EN signal on $verific$S[225]_reg$rc4.v:150$2950 ($dff) from module rc4 (D = $verific$n25022$1333, Q = \S[225]).
Adding EN signal on $verific$S[224]_reg$rc4.v:150$2949 ($dff) from module rc4 (D = $verific$n25021$1332, Q = \S[224]).
Adding EN signal on $verific$S[223]_reg$rc4.v:150$2948 ($dff) from module rc4 (D = $verific$n25020$1331, Q = \S[223]).
Adding EN signal on $verific$S[222]_reg$rc4.v:150$2947 ($dff) from module rc4 (D = $verific$n25019$1330, Q = \S[222]).
Adding EN signal on $verific$S[221]_reg$rc4.v:150$2946 ($dff) from module rc4 (D = $verific$n25018$1329, Q = \S[221]).
Adding EN signal on $verific$S[220]_reg$rc4.v:150$2945 ($dff) from module rc4 (D = $verific$n25017$1328, Q = \S[220]).
Adding EN signal on $verific$S[21]_reg$rc4.v:150$2746 ($dff) from module rc4 (D = $verific$n24818$1129, Q = \S[21]).
Adding EN signal on $verific$S[219]_reg$rc4.v:150$2944 ($dff) from module rc4 (D = $verific$n25016$1327, Q = \S[219]).
Adding EN signal on $verific$S[218]_reg$rc4.v:150$2943 ($dff) from module rc4 (D = $verific$n25015$1326, Q = \S[218]).
Adding EN signal on $verific$S[217]_reg$rc4.v:150$2942 ($dff) from module rc4 (D = $verific$n25014$1325, Q = \S[217]).
Adding EN signal on $verific$S[216]_reg$rc4.v:150$2941 ($dff) from module rc4 (D = $verific$n25013$1324, Q = \S[216]).
Adding EN signal on $verific$S[215]_reg$rc4.v:150$2940 ($dff) from module rc4 (D = $verific$n25012$1323, Q = \S[215]).
Adding EN signal on $verific$S[214]_reg$rc4.v:150$2939 ($dff) from module rc4 (D = $verific$n25011$1322, Q = \S[214]).
Adding EN signal on $verific$S[213]_reg$rc4.v:150$2938 ($dff) from module rc4 (D = $verific$n25010$1321, Q = \S[213]).
Adding EN signal on $verific$S[212]_reg$rc4.v:150$2937 ($dff) from module rc4 (D = $verific$n25009$1320, Q = \S[212]).
Adding EN signal on $verific$S[211]_reg$rc4.v:150$2936 ($dff) from module rc4 (D = $verific$n25008$1319, Q = \S[211]).
Adding EN signal on $verific$S[210]_reg$rc4.v:150$2935 ($dff) from module rc4 (D = $verific$n25007$1318, Q = \S[210]).
Adding EN signal on $verific$S[20]_reg$rc4.v:150$2745 ($dff) from module rc4 (D = $verific$n24817$1128, Q = \S[20]).
Adding EN signal on $verific$S[209]_reg$rc4.v:150$2934 ($dff) from module rc4 (D = $verific$n25006$1317, Q = \S[209]).
Adding EN signal on $verific$S[208]_reg$rc4.v:150$2933 ($dff) from module rc4 (D = $verific$n25005$1316, Q = \S[208]).
Adding EN signal on $verific$S[207]_reg$rc4.v:150$2932 ($dff) from module rc4 (D = $verific$n25004$1315, Q = \S[207]).
Adding EN signal on $verific$S[206]_reg$rc4.v:150$2931 ($dff) from module rc4 (D = $verific$n25003$1314, Q = \S[206]).
Adding EN signal on $verific$S[205]_reg$rc4.v:150$2930 ($dff) from module rc4 (D = $verific$n25002$1313, Q = \S[205]).
Adding EN signal on $verific$S[204]_reg$rc4.v:150$2929 ($dff) from module rc4 (D = $verific$n25001$1312, Q = \S[204]).
Adding EN signal on $verific$S[203]_reg$rc4.v:150$2928 ($dff) from module rc4 (D = $verific$n25000$1311, Q = \S[203]).
Adding EN signal on $verific$S[202]_reg$rc4.v:150$2927 ($dff) from module rc4 (D = $verific$n24999$1310, Q = \S[202]).
Adding EN signal on $verific$S[201]_reg$rc4.v:150$2926 ($dff) from module rc4 (D = $verific$n24998$1309, Q = \S[201]).
Adding EN signal on $verific$S[200]_reg$rc4.v:150$2925 ($dff) from module rc4 (D = $verific$n24997$1308, Q = \S[200]).
Adding EN signal on $verific$S[1]_reg$rc4.v:150$2726 ($dff) from module rc4 (D = $verific$n24798$853, Q = \S[1]).
Adding EN signal on $verific$S[19]_reg$rc4.v:150$2744 ($dff) from module rc4 (D = $verific$n24816$1127, Q = \S[19]).
Adding EN signal on $verific$S[199]_reg$rc4.v:150$2924 ($dff) from module rc4 (D = $verific$n24996$1307, Q = \S[199]).
Adding EN signal on $verific$S[198]_reg$rc4.v:150$2923 ($dff) from module rc4 (D = $verific$n24995$1306, Q = \S[198]).
Adding EN signal on $verific$S[197]_reg$rc4.v:150$2922 ($dff) from module rc4 (D = $verific$n24994$1305, Q = \S[197]).
Adding EN signal on $verific$S[196]_reg$rc4.v:150$2921 ($dff) from module rc4 (D = $verific$n24993$1304, Q = \S[196]).
Adding EN signal on $verific$S[195]_reg$rc4.v:150$2920 ($dff) from module rc4 (D = $verific$n24992$1303, Q = \S[195]).
Adding EN signal on $verific$S[194]_reg$rc4.v:150$2919 ($dff) from module rc4 (D = $verific$n24991$1302, Q = \S[194]).
Adding EN signal on $verific$S[193]_reg$rc4.v:150$2918 ($dff) from module rc4 (D = $verific$n24990$1301, Q = \S[193]).
Adding EN signal on $verific$S[192]_reg$rc4.v:150$2917 ($dff) from module rc4 (D = $verific$n24989$1300, Q = \S[192]).
Adding EN signal on $verific$S[191]_reg$rc4.v:150$2916 ($dff) from module rc4 (D = $verific$n24988$1299, Q = \S[191]).
Adding EN signal on $verific$S[190]_reg$rc4.v:150$2915 ($dff) from module rc4 (D = $verific$n24987$1298, Q = \S[190]).
Adding EN signal on $verific$S[18]_reg$rc4.v:150$2743 ($dff) from module rc4 (D = $verific$n24815$1126, Q = \S[18]).
Adding EN signal on $verific$S[189]_reg$rc4.v:150$2914 ($dff) from module rc4 (D = $verific$n24986$1297, Q = \S[189]).
Adding EN signal on $verific$S[188]_reg$rc4.v:150$2913 ($dff) from module rc4 (D = $verific$n24985$1296, Q = \S[188]).
Adding EN signal on $verific$S[187]_reg$rc4.v:150$2912 ($dff) from module rc4 (D = $verific$n24984$1295, Q = \S[187]).
Adding EN signal on $verific$S[186]_reg$rc4.v:150$2911 ($dff) from module rc4 (D = $verific$n24983$1294, Q = \S[186]).
Adding EN signal on $verific$S[185]_reg$rc4.v:150$2910 ($dff) from module rc4 (D = $verific$n24982$1293, Q = \S[185]).
Adding EN signal on $verific$S[184]_reg$rc4.v:150$2909 ($dff) from module rc4 (D = $verific$n24981$1292, Q = \S[184]).
Adding EN signal on $verific$S[183]_reg$rc4.v:150$2908 ($dff) from module rc4 (D = $verific$n24980$1291, Q = \S[183]).
Adding EN signal on $verific$S[182]_reg$rc4.v:150$2907 ($dff) from module rc4 (D = $verific$n24979$1290, Q = \S[182]).
Adding EN signal on $verific$S[181]_reg$rc4.v:150$2906 ($dff) from module rc4 (D = $verific$n24978$1289, Q = \S[181]).
Adding EN signal on $verific$S[180]_reg$rc4.v:150$2905 ($dff) from module rc4 (D = $verific$n24977$1288, Q = \S[180]).
Adding EN signal on $verific$S[17]_reg$rc4.v:150$2742 ($dff) from module rc4 (D = $verific$n24814$1125, Q = \S[17]).
Adding EN signal on $verific$S[179]_reg$rc4.v:150$2904 ($dff) from module rc4 (D = $verific$n24976$1287, Q = \S[179]).
Adding EN signal on $verific$S[178]_reg$rc4.v:150$2903 ($dff) from module rc4 (D = $verific$n24975$1286, Q = \S[178]).
Adding EN signal on $verific$S[177]_reg$rc4.v:150$2902 ($dff) from module rc4 (D = $verific$n24974$1285, Q = \S[177]).
Adding EN signal on $verific$S[176]_reg$rc4.v:150$2901 ($dff) from module rc4 (D = $verific$n24973$1284, Q = \S[176]).
Adding EN signal on $verific$S[175]_reg$rc4.v:150$2900 ($dff) from module rc4 (D = $verific$n24972$1283, Q = \S[175]).
Adding EN signal on $verific$S[174]_reg$rc4.v:150$2899 ($dff) from module rc4 (D = $verific$n24971$1282, Q = \S[174]).
Adding EN signal on $verific$S[173]_reg$rc4.v:150$2898 ($dff) from module rc4 (D = $verific$n24970$1281, Q = \S[173]).
Adding EN signal on $verific$S[172]_reg$rc4.v:150$2897 ($dff) from module rc4 (D = $verific$n24969$1280, Q = \S[172]).
Adding EN signal on $verific$S[171]_reg$rc4.v:150$2896 ($dff) from module rc4 (D = $verific$n24968$1279, Q = \S[171]).
Adding EN signal on $verific$S[170]_reg$rc4.v:150$2895 ($dff) from module rc4 (D = $verific$n24967$1278, Q = \S[170]).
Adding EN signal on $verific$S[16]_reg$rc4.v:150$2741 ($dff) from module rc4 (D = $verific$n24813$1124, Q = \S[16]).
Adding EN signal on $verific$S[169]_reg$rc4.v:150$2894 ($dff) from module rc4 (D = $verific$n24966$1277, Q = \S[169]).
Adding EN signal on $verific$S[168]_reg$rc4.v:150$2893 ($dff) from module rc4 (D = $verific$n24965$1276, Q = \S[168]).
Adding EN signal on $verific$S[167]_reg$rc4.v:150$2892 ($dff) from module rc4 (D = $verific$n24964$1275, Q = \S[167]).
Adding EN signal on $verific$S[166]_reg$rc4.v:150$2891 ($dff) from module rc4 (D = $verific$n24963$1274, Q = \S[166]).
Adding EN signal on $verific$S[165]_reg$rc4.v:150$2890 ($dff) from module rc4 (D = $verific$n24962$1273, Q = \S[165]).
Adding EN signal on $verific$S[164]_reg$rc4.v:150$2889 ($dff) from module rc4 (D = $verific$n24961$1272, Q = \S[164]).
Adding EN signal on $verific$S[163]_reg$rc4.v:150$2888 ($dff) from module rc4 (D = $verific$n24960$1271, Q = \S[163]).
Adding EN signal on $verific$S[162]_reg$rc4.v:150$2887 ($dff) from module rc4 (D = $verific$n24959$1270, Q = \S[162]).
Adding EN signal on $verific$S[161]_reg$rc4.v:150$2886 ($dff) from module rc4 (D = $verific$n24958$1269, Q = \S[161]).
Adding EN signal on $verific$S[160]_reg$rc4.v:150$2885 ($dff) from module rc4 (D = $verific$n24957$1268, Q = \S[160]).
Adding EN signal on $verific$S[15]_reg$rc4.v:150$2740 ($dff) from module rc4 (D = $verific$n24812$1123, Q = \S[15]).
Adding EN signal on $verific$S[159]_reg$rc4.v:150$2884 ($dff) from module rc4 (D = $verific$n24956$1267, Q = \S[159]).
Adding EN signal on $verific$S[158]_reg$rc4.v:150$2883 ($dff) from module rc4 (D = $verific$n24955$1266, Q = \S[158]).
Adding EN signal on $verific$S[157]_reg$rc4.v:150$2882 ($dff) from module rc4 (D = $verific$n24954$1265, Q = \S[157]).
Adding EN signal on $verific$S[156]_reg$rc4.v:150$2881 ($dff) from module rc4 (D = $verific$n24953$1264, Q = \S[156]).
Adding EN signal on $verific$S[155]_reg$rc4.v:150$2880 ($dff) from module rc4 (D = $verific$n24952$1263, Q = \S[155]).
Adding EN signal on $verific$S[154]_reg$rc4.v:150$2879 ($dff) from module rc4 (D = $verific$n24951$1262, Q = \S[154]).
Adding EN signal on $verific$S[153]_reg$rc4.v:150$2878 ($dff) from module rc4 (D = $verific$n24950$1261, Q = \S[153]).
Adding EN signal on $verific$S[152]_reg$rc4.v:150$2877 ($dff) from module rc4 (D = $verific$n24949$1260, Q = \S[152]).
Adding EN signal on $verific$S[151]_reg$rc4.v:150$2876 ($dff) from module rc4 (D = $verific$n24948$1259, Q = \S[151]).
Adding EN signal on $verific$S[150]_reg$rc4.v:150$2875 ($dff) from module rc4 (D = $verific$n24947$1258, Q = \S[150]).
Adding EN signal on $verific$S[14]_reg$rc4.v:150$2739 ($dff) from module rc4 (D = $verific$n24811$1122, Q = \S[14]).
Adding EN signal on $verific$S[149]_reg$rc4.v:150$2874 ($dff) from module rc4 (D = $verific$n24946$1257, Q = \S[149]).
Adding EN signal on $verific$S[148]_reg$rc4.v:150$2873 ($dff) from module rc4 (D = $verific$n24945$1256, Q = \S[148]).
Adding EN signal on $verific$S[147]_reg$rc4.v:150$2872 ($dff) from module rc4 (D = $verific$n24944$1255, Q = \S[147]).
Adding EN signal on $verific$S[146]_reg$rc4.v:150$2871 ($dff) from module rc4 (D = $verific$n24943$1254, Q = \S[146]).
Adding EN signal on $verific$S[145]_reg$rc4.v:150$2870 ($dff) from module rc4 (D = $verific$n24942$1253, Q = \S[145]).
Adding EN signal on $verific$S[144]_reg$rc4.v:150$2869 ($dff) from module rc4 (D = $verific$n24941$1252, Q = \S[144]).
Adding EN signal on $verific$S[143]_reg$rc4.v:150$2868 ($dff) from module rc4 (D = $verific$n24940$1251, Q = \S[143]).
Adding EN signal on $verific$S[142]_reg$rc4.v:150$2867 ($dff) from module rc4 (D = $verific$n24939$1250, Q = \S[142]).
Adding EN signal on $verific$S[141]_reg$rc4.v:150$2866 ($dff) from module rc4 (D = $verific$n24938$1249, Q = \S[141]).
Adding EN signal on $verific$S[140]_reg$rc4.v:150$2865 ($dff) from module rc4 (D = $verific$n24937$1248, Q = \S[140]).
Adding EN signal on $verific$S[13]_reg$rc4.v:150$2738 ($dff) from module rc4 (D = $verific$n24810$1121, Q = \S[13]).
Adding EN signal on $verific$S[139]_reg$rc4.v:150$2864 ($dff) from module rc4 (D = $verific$n24936$1247, Q = \S[139]).
Adding EN signal on $verific$S[138]_reg$rc4.v:150$2863 ($dff) from module rc4 (D = $verific$n24935$1246, Q = \S[138]).
Adding EN signal on $verific$S[137]_reg$rc4.v:150$2862 ($dff) from module rc4 (D = $verific$n24934$1245, Q = \S[137]).
Adding EN signal on $verific$S[136]_reg$rc4.v:150$2861 ($dff) from module rc4 (D = $verific$n24933$1244, Q = \S[136]).
Adding EN signal on $verific$S[135]_reg$rc4.v:150$2860 ($dff) from module rc4 (D = $verific$n24932$1243, Q = \S[135]).
Adding EN signal on $verific$S[134]_reg$rc4.v:150$2859 ($dff) from module rc4 (D = $verific$n24931$1242, Q = \S[134]).
Adding EN signal on $verific$S[133]_reg$rc4.v:150$2858 ($dff) from module rc4 (D = $verific$n24930$1241, Q = \S[133]).
Adding EN signal on $verific$S[132]_reg$rc4.v:150$2857 ($dff) from module rc4 (D = $verific$n24929$1240, Q = \S[132]).
Adding EN signal on $verific$S[131]_reg$rc4.v:150$2856 ($dff) from module rc4 (D = $verific$n24928$1239, Q = \S[131]).
Adding EN signal on $verific$S[130]_reg$rc4.v:150$2855 ($dff) from module rc4 (D = $verific$n24927$1238, Q = \S[130]).
Adding EN signal on $verific$S[12]_reg$rc4.v:150$2737 ($dff) from module rc4 (D = $verific$n24809$1120, Q = \S[12]).
Adding EN signal on $verific$S[129]_reg$rc4.v:150$2854 ($dff) from module rc4 (D = $verific$n24926$1237, Q = \S[129]).
Adding EN signal on $verific$S[128]_reg$rc4.v:150$2853 ($dff) from module rc4 (D = $verific$n24925$1236, Q = \S[128]).
Adding EN signal on $verific$S[127]_reg$rc4.v:150$2852 ($dff) from module rc4 (D = $verific$n24924$1235, Q = \S[127]).
Adding EN signal on $verific$S[126]_reg$rc4.v:150$2851 ($dff) from module rc4 (D = $verific$n24923$1234, Q = \S[126]).
Adding EN signal on $verific$S[125]_reg$rc4.v:150$2850 ($dff) from module rc4 (D = $verific$n24922$1233, Q = \S[125]).
Adding EN signal on $verific$S[124]_reg$rc4.v:150$2849 ($dff) from module rc4 (D = $verific$n24921$1232, Q = \S[124]).
Adding EN signal on $verific$S[123]_reg$rc4.v:150$2848 ($dff) from module rc4 (D = $verific$n24920$1231, Q = \S[123]).
Adding EN signal on $verific$S[122]_reg$rc4.v:150$2847 ($dff) from module rc4 (D = $verific$n24919$1230, Q = \S[122]).
Adding EN signal on $verific$S[121]_reg$rc4.v:150$2846 ($dff) from module rc4 (D = $verific$n24918$1229, Q = \S[121]).
Adding EN signal on $verific$S[120]_reg$rc4.v:150$2845 ($dff) from module rc4 (D = $verific$n24917$1228, Q = \S[120]).
Adding EN signal on $verific$S[11]_reg$rc4.v:150$2736 ($dff) from module rc4 (D = $verific$n24808$1119, Q = \S[11]).
Adding EN signal on $verific$S[119]_reg$rc4.v:150$2844 ($dff) from module rc4 (D = $verific$n24916$1227, Q = \S[119]).
Adding EN signal on $verific$S[118]_reg$rc4.v:150$2843 ($dff) from module rc4 (D = $verific$n24915$1226, Q = \S[118]).
Adding EN signal on $verific$S[117]_reg$rc4.v:150$2842 ($dff) from module rc4 (D = $verific$n24914$1225, Q = \S[117]).
Adding EN signal on $verific$S[116]_reg$rc4.v:150$2841 ($dff) from module rc4 (D = $verific$n24913$1224, Q = \S[116]).
Adding EN signal on $verific$S[115]_reg$rc4.v:150$2840 ($dff) from module rc4 (D = $verific$n24912$1223, Q = \S[115]).
Adding EN signal on $verific$S[114]_reg$rc4.v:150$2839 ($dff) from module rc4 (D = $verific$n24911$1222, Q = \S[114]).
Adding EN signal on $verific$S[113]_reg$rc4.v:150$2838 ($dff) from module rc4 (D = $verific$n24910$1221, Q = \S[113]).
Adding EN signal on $verific$S[112]_reg$rc4.v:150$2837 ($dff) from module rc4 (D = $verific$n24909$1220, Q = \S[112]).
Adding EN signal on $verific$S[111]_reg$rc4.v:150$2836 ($dff) from module rc4 (D = $verific$n24908$1219, Q = \S[111]).
Adding EN signal on $verific$S[110]_reg$rc4.v:150$2835 ($dff) from module rc4 (D = $verific$n24907$1218, Q = \S[110]).
Adding EN signal on $verific$S[10]_reg$rc4.v:150$2735 ($dff) from module rc4 (D = $verific$n24807$1118, Q = \S[10]).
Adding EN signal on $verific$S[109]_reg$rc4.v:150$2834 ($dff) from module rc4 (D = $verific$n24906$1217, Q = \S[109]).
Adding EN signal on $verific$S[108]_reg$rc4.v:150$2833 ($dff) from module rc4 (D = $verific$n24905$1216, Q = \S[108]).
Adding EN signal on $verific$S[107]_reg$rc4.v:150$2832 ($dff) from module rc4 (D = $verific$n24904$1215, Q = \S[107]).
Adding EN signal on $verific$S[106]_reg$rc4.v:150$2831 ($dff) from module rc4 (D = $verific$n24903$1214, Q = \S[106]).
Adding EN signal on $verific$S[105]_reg$rc4.v:150$2830 ($dff) from module rc4 (D = $verific$n24902$1213, Q = \S[105]).
Adding EN signal on $verific$S[104]_reg$rc4.v:150$2829 ($dff) from module rc4 (D = $verific$n24901$1212, Q = \S[104]).
Adding EN signal on $verific$S[103]_reg$rc4.v:150$2828 ($dff) from module rc4 (D = $verific$n24900$1211, Q = \S[103]).
Adding EN signal on $verific$S[102]_reg$rc4.v:150$2827 ($dff) from module rc4 (D = $verific$n24899$1210, Q = \S[102]).
Adding EN signal on $verific$S[101]_reg$rc4.v:150$2826 ($dff) from module rc4 (D = $verific$n24898$1209, Q = \S[101]).
Adding EN signal on $verific$S[100]_reg$rc4.v:150$2825 ($dff) from module rc4 (D = $verific$n24897$1208, Q = \S[100]).
Adding EN signal on $verific$S[0]_reg$rc4.v:150$2725 ($dff) from module rc4 (D = $verific$n24797$855, Q = \S[0]).
Adding EN signal on $verific$K_reg$rc4.v:150$2983 ($dff) from module rc4 (D = $verific$n20107$849, Q = \K).
Adding EN signal on $verific$KSState_reg$rc4.v:150$2465 ($adff) from module rc4 (D = $verific$n15973$845, Q = \KSState).
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$6873 ($adffe) from module rc4.

yosys> opt_clean

3.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..
Removed 258 unused cells and 258 unused wires.
<suppressed ~259 debug messages>

yosys> opt_expr

3.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.
<suppressed ~263 debug messages>

3.13.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.13.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rc4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~263 debug messages>

yosys> opt_reduce

3.13.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rc4.
Performed a total of 0 changes.

yosys> opt_merge

3.13.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
<suppressed ~1545 debug messages>
Removed a total of 515 cells.

yosys> opt_dff -sat

3.13.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.13.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..
Removed 1 unused cells and 516 unused wires.
<suppressed ~2 debug messages>

yosys> opt_expr

3.13.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.

3.13.16. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.13.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rc4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~263 debug messages>

yosys> opt_reduce

3.13.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rc4.
Performed a total of 0 changes.

yosys> opt_merge

3.13.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.13.20. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.13.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..

yosys> opt_expr

3.13.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.

3.13.23. Finished OPT passes. (There is nothing left to do.)

yosys> wreduce -keepdc

3.14. Executing WREDUCE pass (reducing word size of cells).
Removed top 5 bits (of 8) from port B of cell rc4.$verific$equal_8$rc4.v:70$1371 ($eq).
Removed top 7 bits (of 8) from port B of cell rc4.$verific$add_11$rc4.v:76$1373 ($add).
Removed top 255 bits (of 256) from port A of cell rc4.$verific$Decoder_21$rc4.v:80$1384 ($shl).
Removed top 255 bits (of 256) from port A of cell rc4.$verific$Decoder_811$rc4.v:107$1910 ($shl).
Removed top 10 bits (of 11) from port B of cell rc4.$verific$add_1606$rc4.v:137$2178 ($add).
Removed top 1 bits (of 9) from port A of cell rc4.$verific$equal_1614$rc4.v:141$2184 ($eq).
Removed top 2 bits (of 3) from port B of cell rc4.$verific$equal_1628$rc4.v:85$2192 ($eq).
Removed top 1 bits (of 3) from port B of cell rc4.$verific$equal_1629$rc4.v:101$2193 ($eq).
Removed top 1 bits (of 3) from port B of cell rc4.$verific$equal_1630$rc4.v:105$2194 ($eq).
Removed top 1 bits (of 4) from mux cell rc4.$verific$select_1633$rc4.v:150$2199 ($pmux).
Removed top 1 bits (of 8) from mux cell rc4.$verific$mux_10616$rc4.v:92$2458 ($mux).
Removed top 1 bits (of 4) from mux cell rc4.$verific$mux_17$rc4.v:79$1381 ($mux).
Removed top 1 bits (of 4) from wire rc4.$verific$n15973$845.
Removed top 1 bits (of 4) from wire rc4.$verific$n5264$295.
Removed top 1 bits (of 4) from wire rc4.$verific$n75$34.
Removed top 1 bits (of 4) from wire rc4.KSState.

yosys> peepopt

3.15. Executing PEEPOPT pass (run peephole optimizers).

yosys> pmuxtree

3.16. Executing PMUXTREE pass.

yosys> opt_clean

3.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..
Removed 524 unused cells and 790 unused wires.
<suppressed ~525 debug messages>

yosys> alumacc

3.18. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module rc4:
  creating $macc model for $verific$add_11$rc4.v:76$1373 ($add).
  creating $macc model for $verific$add_1602$rc4.v:135$2174 ($add).
  creating $macc model for $verific$add_1606$rc4.v:137$2178 ($add).
  creating $macc model for $verific$add_1619$rc4.v:144$2186 ($add).
  creating $macc model for $verific$add_1623$rc4.v:145$2188 ($add).
  creating $macc model for $verific$add_544$rc4.v:102$1645 ($add).
  creating $macc model for $verific$add_547$rc4.v:102$1648 ($add).
  creating $alu model for $macc $verific$add_547$rc4.v:102$1648.
  creating $alu model for $macc $verific$add_544$rc4.v:102$1645.
  creating $alu model for $macc $verific$add_1623$rc4.v:145$2188.
  creating $alu model for $macc $verific$add_1619$rc4.v:144$2186.
  creating $alu model for $macc $verific$add_1606$rc4.v:137$2178.
  creating $alu model for $macc $verific$add_1602$rc4.v:135$2174.
  creating $alu model for $macc $verific$add_11$rc4.v:76$1373.
  creating $alu model for $verific$LessThan_1605$rc4.v:136$2177 ($lt): new $alu
  creating $alu cell for $verific$LessThan_1605$rc4.v:136$2177: $auto$alumacc.cc:485:replace_alu$10038
  creating $alu cell for $verific$add_11$rc4.v:76$1373: $auto$alumacc.cc:485:replace_alu$10043
  creating $alu cell for $verific$add_1602$rc4.v:135$2174: $auto$alumacc.cc:485:replace_alu$10046
  creating $alu cell for $verific$add_1606$rc4.v:137$2178: $auto$alumacc.cc:485:replace_alu$10049
  creating $alu cell for $verific$add_1619$rc4.v:144$2186: $auto$alumacc.cc:485:replace_alu$10052
  creating $alu cell for $verific$add_1623$rc4.v:145$2188: $auto$alumacc.cc:485:replace_alu$10055
  creating $alu cell for $verific$add_544$rc4.v:102$1645: $auto$alumacc.cc:485:replace_alu$10058
  creating $alu cell for $verific$add_547$rc4.v:102$1648: $auto$alumacc.cc:485:replace_alu$10061
  created 8 $alu and 0 $macc cells.

yosys> opt

3.19. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.
<suppressed ~2 debug messages>

yosys> opt_merge -nomux

3.19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
<suppressed ~765 debug messages>
Removed a total of 255 cells.

yosys> opt_muxtree

3.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rc4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~265 debug messages>

yosys> opt_reduce

3.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rc4.
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$9999: { $verific$n15972$22 $verific$n15971$21 $verific$n15970$20 $verific$n15969$19 }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$9983: { $verific$n15972$22 $verific$n15971$21 $verific$n15970$20 $verific$n15969$19 }
  Optimizing cells in module \rc4.
Performed a total of 2 changes.

yosys> opt_merge

3.19.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

yosys> opt_dff

3.19.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.19.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..
Removed 0 unused cells and 257 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.19.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.

3.19.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.19.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rc4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~265 debug messages>

yosys> opt_reduce

3.19.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rc4.
Performed a total of 0 changes.

yosys> opt_merge

3.19.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

yosys> opt_dff

3.19.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.19.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..

yosys> opt_expr

3.19.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.

3.19.16. Finished OPT passes. (There is nothing left to do.)

yosys> stat

3.20. Printing statistics.

=== rc4 ===

   Number of wires:               2684
   Number of wire bits:          16198
   Number of public wires:         266
   Number of public wire bits:    2105
   Number of memories:               1
   Number of memory bits:           56
   Number of processes:              0
   Number of cells:               2662
     $adffe                          4
     $alu                            8
     $and                            1
     $bmux                           4
     $dffe                         258
     $eq                             7
     $logic_not                      1
     $memrd                          1
     $memwr                          1
     $mod                            1
     $mux                         1571
     $ne                           517
     $not                           10
     $or                             5
     $reduce_and                   261
     $reduce_or                     10
     $shl                            2


yosys> memory -nomap

3.21. Executing MEMORY pass.

yosys> opt_mem

3.21.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

yosys> opt_mem_priority

3.21.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

yosys> opt_mem_feedback

3.21.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing rc4.key write port 0.

yosys> memory_bmux2rom

3.21.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

yosys> memory_dff

3.21.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\key'[0] in module `\rc4': no output FF found.
Checking read port address `\key'[0] in module `\rc4': no address FF found.

yosys> opt_clean

3.21.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..

yosys> memory_share

3.21.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

yosys> opt_mem_widen

3.21.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

yosys> opt_clean

3.21.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..

yosys> memory_collect

3.21.10. Executing MEMORY_COLLECT pass (generating $mem cells).

yosys> stat

3.22. Printing statistics.

=== rc4 ===

   Number of wires:               2684
   Number of wire bits:          16198
   Number of public wires:         266
   Number of public wire bits:    2105
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2661
     $adffe                          4
     $alu                            8
     $and                            1
     $bmux                           4
     $dffe                         258
     $eq                             7
     $logic_not                      1
     $mem_v2                         1
     $mod                            1
     $mux                         1571
     $ne                           517
     $not                           10
     $or                             5
     $reduce_and                   261
     $reduce_or                     10
     $shl                            2


yosys> opt_clean

3.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..

yosys> stat

3.24. Printing statistics.

=== rc4 ===

   Number of wires:               2684
   Number of wire bits:          16198
   Number of public wires:         266
   Number of public wire bits:    2105
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2661
     $adffe                          4
     $alu                            8
     $and                            1
     $bmux                           4
     $dffe                         258
     $eq                             7
     $logic_not                      1
     $mem_v2                         1
     $mod                            1
     $mux                         1571
     $ne                           517
     $not                           10
     $or                             5
     $reduce_and                   261
     $reduce_or                     10
     $shl                            2


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/arith_map.v

3.25. Executing TECHMAP pass (map to technology primitives).

3.25.1. Executing Verilog-2005 frontend: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.25.2. Executing Verilog-2005 frontend: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v
Parsing Verilog input from `/home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

3.25.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $eq.
Using template $paramod$0d6d95e3fa0eb6b4a427f21fbcbdc6321e6ab338\_80_rs_alu for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $and.
Using template $paramod$constmap:135935dfae9f11465e573bdec8f1bbae74879dd5$paramod$1454c092ca45c604bd96f84667bfd88e7a804a87\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using extmapper simplemap for cells of type $bmux.
Using template $paramod$2cc4789d5a719afe0bc0832cf6985fee41d79c1e\_90_mod for cells of type $mod.
Using template $paramod$2f5fb04daf2da94d981bf9455fa4454c6ec8b705\_90_alu for cells of type $alu.
Using template $paramod$a2af9b43308e3114c3b5dd3f4dc3329b2387395d\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $adffe.
Using template $paramod$ec32b97001540459632a2df9accd677d3703ea0f\_90_alu for cells of type $alu.
Using template $paramod$2cc4789d5a719afe0bc0832cf6985fee41d79c1e\$__div_mod_trunc for cells of type $__div_mod_trunc.
Using extmapper simplemap for cells of type $pos.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001011 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001001 for cells of type $lcu.
Running "alumacc" on wrapper $extern:wrap:$neg:Y_WIDTH=8:A_WIDTH=8:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$neg:Y_WIDTH=8:A_WIDTH=8:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$neg:Y_WIDTH=8:A_WIDTH=8:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using extmapper simplemap for cells of type $logic_and.
Using template $paramod\$__div_mod_u\WIDTH=32'00000000000000000000000000001000 for cells of type $__div_mod_u.
Using template $paramod$20023d03b69683be1b101d066075b4a39f462309\_80_rs_alu for cells of type $alu.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=8:B_WIDTH=8:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=8:B_WIDTH=8:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=8:B_WIDTH=8:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=8:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=8:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=8:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=9:B_WIDTH=9:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=9:B_WIDTH=9:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=9:B_WIDTH=9:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=9:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=9:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=9:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=10:B_WIDTH=10:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=10:B_WIDTH=10:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=10:B_WIDTH=10:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=10:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=10:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=10:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=11:B_WIDTH=11:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=11:B_WIDTH=11:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=11:B_WIDTH=11:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=11:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=11:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=11:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=12:B_WIDTH=12:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=12:B_WIDTH=12:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=12:B_WIDTH=12:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=12:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=12:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=12:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=13:B_WIDTH=13:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=13:B_WIDTH=13:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=13:B_WIDTH=13:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=13:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=13:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=13:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=14:B_WIDTH=14:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=14:B_WIDTH=14:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=14:B_WIDTH=14:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=14:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=14:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=14:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=15:B_WIDTH=15:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=15:B_WIDTH=15:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=15:B_WIDTH=15:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=15:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=15:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=15:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $paramod$fd7bfb1a4f3a7c2ac1a35670d0fa64ccc7b91841\_90_alu for cells of type $alu.
Using template $paramod$089a78a8a0966fcc055e2feb3e29c6d35fa032d4\_80_rs_alu for cells of type $alu.
Using template $paramod$78464f9f65d57061f7490f3fe5dd257e4a61e2b7\_90_alu for cells of type $alu.
Using template $paramod$78648aff6d035ceca1e51be5292d8e9748cdc2be\_90_alu for cells of type $alu.
Using template $paramod$5ece6c5f43fb71f6d288804e401c83703363913e\_90_alu for cells of type $alu.
Using template $paramod$faa58573f9d1592ccf4bfc12206a71a8d2733e33\_90_alu for cells of type $alu.
Using template $paramod$7fb440a4f56077cf55596eac05c516869c752d23\_90_alu for cells of type $alu.
Using template $paramod$33acca59acb78d0be1d2963f30b104550f2b2c75\_90_alu for cells of type $alu.
Using template $paramod$f7417944f96f261f97a49c7e5ba603b32499b5a9\_90_alu for cells of type $alu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001000 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001010 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001100 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001101 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001110 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001111 for cells of type $lcu.
No more expansions possible.
<suppressed ~10029 debug messages>

yosys> stat

3.26. Printing statistics.

=== rc4 ===

   Number of wires:               6063
   Number of wire bits:          64553
   Number of public wires:         266
   Number of public wire bits:    2105
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              31235
     $_AND_                       1492
     $_DFFE_PP0N_                    8
     $_DFFE_PP0P_                   12
     $_DFFE_PP_                   2067
     $_MUX_                      24166
     $_NOT_                        323
     $_OR_                        1226
     $_XOR_                       1860
     $mem_v2                         1
     adder_carry                    80


yosys> opt

3.27. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.
<suppressed ~6278 debug messages>

yosys> opt_merge -nomux

3.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
<suppressed ~3522 debug messages>
Removed a total of 1174 cells.

yosys> opt_muxtree

3.27.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rc4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.27.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rc4.
Performed a total of 0 changes.

yosys> opt_merge

3.27.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

yosys> opt_dff

3.27.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.27.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..
Removed 156 unused cells and 3431 unused wires.
<suppressed ~157 debug messages>

yosys> opt_expr

3.27.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.

3.27.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.27.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rc4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.27.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rc4.
Performed a total of 0 changes.

yosys> opt_merge

3.27.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

yosys> opt_dff

3.27.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.27.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..

yosys> opt_expr

3.27.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.

3.27.16. Finished OPT passes. (There is nothing left to do.)

yosys> opt -fast -full

3.28. Executing OPT pass (performing simple optimizations).

yosys> opt_expr -full

3.28.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.
<suppressed ~8863 debug messages>

yosys> opt_merge

3.28.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
<suppressed ~6138 debug messages>
Removed a total of 2046 cells.

yosys> opt_dff

3.28.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:262:slice$31654 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$10022 [4], Q = \discardCount [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31660 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$10022 [10], Q = \discardCount [10], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31650 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$10022 [0], Q = \discardCount [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31656 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$10022 [6], Q = \discardCount [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31653 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$10022 [3], Q = \discardCount [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31652 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$10022 [2], Q = \discardCount [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31659 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$10022 [9], Q = \discardCount [9], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31658 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$10022 [8], Q = \discardCount [8], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31657 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$10022 [7], Q = \discardCount [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31651 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$10022 [1], Q = \discardCount [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31655 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$10022 [5], Q = \discardCount [5], rval = 1'0).

yosys> opt_clean

3.28.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..
Removed 11 unused cells and 1040 unused wires.
<suppressed ~12 debug messages>

3.28.5. Rerunning OPT passes. (Removed registers in this run.)

yosys> opt_expr -full

3.28.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.
<suppressed ~3 debug messages>

yosys> opt_merge

3.28.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

yosys> opt_dff

3.28.8. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:262:slice$32256 ($_DFFE_PP_) from module rc4 (D = $auto$simplemap.cc:309:simplemap_bmux$27370 [7], Q = \K [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32255 ($_DFFE_PP_) from module rc4 (D = $auto$simplemap.cc:309:simplemap_bmux$27370 [6], Q = \K [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32254 ($_DFFE_PP_) from module rc4 (D = $auto$simplemap.cc:309:simplemap_bmux$27370 [5], Q = \K [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32253 ($_DFFE_PP_) from module rc4 (D = $auto$simplemap.cc:309:simplemap_bmux$27370 [4], Q = \K [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32252 ($_DFFE_PP_) from module rc4 (D = $auto$simplemap.cc:309:simplemap_bmux$27370 [3], Q = \K [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32251 ($_DFFE_PP_) from module rc4 (D = $auto$simplemap.cc:309:simplemap_bmux$27370 [2], Q = \K [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32250 ($_DFFE_PP_) from module rc4 (D = $auto$simplemap.cc:309:simplemap_bmux$27370 [1], Q = \K [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32249 ($_DFFE_PP_) from module rc4 (D = $auto$simplemap.cc:309:simplemap_bmux$27370 [0], Q = \K [0], rval = 1'0).

yosys> opt_clean

3.28.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..
Removed 8 unused cells and 1 unused wires.
<suppressed ~9 debug messages>

3.28.10. Rerunning OPT passes. (Removed registers in this run.)

yosys> opt_expr -full

3.28.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.

yosys> opt_merge

3.28.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

yosys> opt_dff

3.28.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.28.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..

3.28.15. Finished fast OPT passes.

yosys> memory_map

3.29. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory \key in module \rc4:
  created 7 $dff cells and 0 static cells of width 8.
  read interface: 0 $dff and 7 $mux cells.
  write interface: 7 write mux blocks.

yosys> opt -full

3.30. Executing OPT pass (performing simple optimizations).

yosys> opt_expr -full

3.30.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.
<suppressed ~7 debug messages>

yosys> opt_merge -nomux

3.30.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.30.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rc4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~8 debug messages>

yosys> opt_reduce -full

3.30.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rc4.
Performed a total of 0 changes.

yosys> opt_merge

3.30.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

yosys> opt_share

3.30.6. Executing OPT_SHARE pass.

yosys> opt_dff

3.30.7. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.30.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..
Removed 0 unused cells and 18 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr -full

3.30.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.
<suppressed ~1 debug messages>

3.30.10. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.30.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rc4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~8 debug messages>

yosys> opt_reduce -full

3.30.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rc4.
Performed a total of 0 changes.

yosys> opt_merge

3.30.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

yosys> opt_share

3.30.14. Executing OPT_SHARE pass.

yosys> opt_dff

3.30.15. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $memory\key[6]$49707 ($dff) from module rc4 (D = \password_input, Q = \key[6]).
Adding EN signal on $memory\key[5]$49705 ($dff) from module rc4 (D = \password_input, Q = \key[5]).
Adding EN signal on $memory\key[4]$49703 ($dff) from module rc4 (D = \password_input, Q = \key[4]).
Adding EN signal on $memory\key[3]$49701 ($dff) from module rc4 (D = \password_input, Q = \key[3]).
Adding EN signal on $memory\key[2]$49699 ($dff) from module rc4 (D = \password_input, Q = \key[2]).
Adding EN signal on $memory\key[1]$49697 ($dff) from module rc4 (D = \password_input, Q = \key[1]).
Adding EN signal on $memory\key[0]$49695 ($dff) from module rc4 (D = \password_input, Q = \key[0]).

yosys> opt_clean

3.30.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..
Removed 7 unused cells and 8 unused wires.
<suppressed ~8 debug messages>

yosys> opt_expr -full

3.30.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.

3.30.18. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.30.19. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rc4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys> opt_reduce -full

3.30.20. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rc4.
Performed a total of 0 changes.

yosys> opt_merge

3.30.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

yosys> opt_share

3.30.22. Executing OPT_SHARE pass.

yosys> opt_dff

3.30.23. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.30.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..

yosys> opt_expr -full

3.30.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.

3.30.26. Finished OPT passes. (There is nothing left to do.)

yosys> techmap -map +/techmap.v

3.31. Executing TECHMAP pass (map to technology primitives).

3.31.1. Executing Verilog-2005 frontend: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.31.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $not.
No more expansions possible.
<suppressed ~105 debug messages>

yosys> opt -sat

3.32. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.32.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.

yosys> opt_merge -nomux

3.32.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

yosys> opt_muxtree

3.32.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rc4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.32.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rc4.
Performed a total of 0 changes.

yosys> opt_merge

3.32.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.32.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.32.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.32.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.

3.32.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.32.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rc4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.32.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rc4.
Performed a total of 0 changes.

yosys> opt_merge

3.32.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.32.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.32.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..

yosys> opt_expr

3.32.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.

3.32.16. Finished OPT passes. (There is nothing left to do.)

yosys> abc -dff

3.33. Executing ABC pass (technology mapping using ABC).

3.33.1. Summary of detected clock domains:
  18 cells in clk=\clk, en=$memory\key$wren[0][0][0]$y$49741, arst={ }, srst={ }
  9 cells in clk=\clk, en=$memory\key$wren[1][0][0]$y$49749, arst={ }, srst={ }
  17 cells in clk=\clk, en=$memory\key$wren[3][0][0]$y$49765, arst={ }, srst={ }
  17 cells in clk=\clk, en=$memory\key$wren[5][0][0]$y$49781, arst={ }, srst={ }
  10 cells in clk=\clk, en=$memory\key$wren[4][0][0]$y$49775, arst={ }, srst={ }
  10 cells in clk=\clk, en=$memory\key$wren[2][0][0]$y$49759, arst={ }, srst={ }
  27 cells in clk=\clk, en=$memory\key$wren[6][0][0]$y$49789, arst={ }, srst={ }
  1045 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6871, arst={ }, srst=$auto$rtlil.cc:2547:NotGate$48637
  70 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4048, arst={ }, srst=!$auto$rtlil.cc:2398:Or$10026
  8 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4027, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4059, arst={ }, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4983, arst={ }, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4994, arst={ }, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5005, arst={ }, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5016, arst={ }, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5027, arst={ }, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5038, arst={ }, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5060, arst={ }, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5071, arst={ }, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5082, arst={ }, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5093, arst={ }, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5104, arst={ }, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5115, arst={ }, srst={ }
  31 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5126, arst={ }, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5137, arst={ }, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5148, arst={ }, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5159, arst={ }, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5181, arst={ }, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5192, arst={ }, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5203, arst={ }, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5214, arst={ }, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5225, arst={ }, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5236, arst={ }, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5247, arst={ }, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5258, arst={ }, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5269, arst={ }, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5280, arst={ }, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5302, arst={ }, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5313, arst={ }, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5324, arst={ }, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5335, arst={ }, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5346, arst={ }, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5357, arst={ }, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5368, arst={ }, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5379, arst={ }, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5390, arst={ }, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5401, arst={ }, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5423, arst={ }, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5434, arst={ }, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5445, arst={ }, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5456, arst={ }, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5467, arst={ }, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5478, arst={ }, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5489, arst={ }, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5500, arst={ }, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5511, arst={ }, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5522, arst={ }, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5544, arst={ }, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5555, arst={ }, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5566, arst={ }, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5577, arst={ }, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5588, arst={ }, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5599, arst={ }, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5610, arst={ }, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5621, arst={ }, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5632, arst={ }, srst={ }
  114 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5643, arst={ }, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5676, arst={ }, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5687, arst={ }, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5698, arst={ }, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5709, arst={ }, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5720, arst={ }, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5731, arst={ }, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5742, arst={ }, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5753, arst={ }, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5764, arst={ }, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5775, arst={ }, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5797, arst={ }, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5808, arst={ }, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5819, arst={ }, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5830, arst={ }, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5841, arst={ }, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5852, arst={ }, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5863, arst={ }, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5874, arst={ }, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5885, arst={ }, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5896, arst={ }, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5918, arst={ }, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5929, arst={ }, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5940, arst={ }, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5951, arst={ }, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5962, arst={ }, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5973, arst={ }, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5984, arst={ }, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5995, arst={ }, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6006, arst={ }, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6017, arst={ }, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6039, arst={ }, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6050, arst={ }, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6061, arst={ }, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6072, arst={ }, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6083, arst={ }, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6094, arst={ }, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6105, arst={ }, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6116, arst={ }, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6127, arst={ }, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6138, arst={ }, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6160, arst={ }, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6171, arst={ }, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6182, arst={ }, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6193, arst={ }, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6204, arst={ }, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6215, arst={ }, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6226, arst={ }, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6237, arst={ }, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6248, arst={ }, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6259, arst={ }, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6281, arst={ }, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6292, arst={ }, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6303, arst={ }, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6314, arst={ }, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6325, arst={ }, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6336, arst={ }, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6347, arst={ }, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6358, arst={ }, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6369, arst={ }, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6380, arst={ }, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6402, arst={ }, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6413, arst={ }, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6424, arst={ }, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6435, arst={ }, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6446, arst={ }, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6457, arst={ }, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6468, arst={ }, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6479, arst={ }, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6490, arst={ }, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6501, arst={ }, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6523, arst={ }, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6534, arst={ }, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6545, arst={ }, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6556, arst={ }, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6567, arst={ }, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6578, arst={ }, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6589, arst={ }, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6600, arst={ }, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6611, arst={ }, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6622, arst={ }, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6644, arst={ }, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6655, arst={ }, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6666, arst={ }, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6677, arst={ }, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6688, arst={ }, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6699, arst={ }, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6710, arst={ }, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6721, arst={ }, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6732, arst={ }, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6743, arst={ }, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6765, arst={ }, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6776, arst={ }, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6787, arst={ }, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6798, arst={ }, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6809, arst={ }, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6820, arst={ }, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6831, arst={ }, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6842, arst={ }, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6853, arst={ }, srst={ }
  37 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6864, arst={ }, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4081, arst={ }, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4092, arst={ }, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4103, arst={ }, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4114, arst={ }, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4125, arst={ }, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4136, arst={ }, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4147, arst={ }, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4158, arst={ }, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4169, arst={ }, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4180, arst={ }, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4202, arst={ }, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4213, arst={ }, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4224, arst={ }, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4235, arst={ }, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4246, arst={ }, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4257, arst={ }, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4268, arst={ }, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4279, arst={ }, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4290, arst={ }, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4301, arst={ }, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4323, arst={ }, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4334, arst={ }, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4345, arst={ }, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4356, arst={ }, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4367, arst={ }, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4378, arst={ }, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4389, arst={ }, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4400, arst={ }, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4411, arst={ }, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4422, arst={ }, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4444, arst={ }, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4455, arst={ }, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4466, arst={ }, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4477, arst={ }, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4488, arst={ }, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4499, arst={ }, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4510, arst={ }, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4521, arst={ }, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4532, arst={ }, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4543, arst={ }, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4565, arst={ }, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4576, arst={ }, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4587, arst={ }, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4598, arst={ }, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4609, arst={ }, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4620, arst={ }, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4631, arst={ }, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4642, arst={ }, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4653, arst={ }, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4664, arst={ }, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4686, arst={ }, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4697, arst={ }, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4708, arst={ }, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4719, arst={ }, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4730, arst={ }, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4741, arst={ }, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4752, arst={ }, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4763, arst={ }, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4774, arst={ }, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4785, arst={ }, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4807, arst={ }, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4818, arst={ }, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4829, arst={ }, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4840, arst={ }, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4851, arst={ }, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4862, arst={ }, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4873, arst={ }, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4884, arst={ }, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4895, arst={ }, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4906, arst={ }, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4928, arst={ }, srst={ }
  64 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4939, arst={ }, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4950, arst={ }, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4961, arst={ }, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4972, arst={ }, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5049, arst={ }, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5170, arst={ }, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5291, arst={ }, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5412, arst={ }, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5533, arst={ }, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5665, arst={ }, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5786, arst={ }, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5907, arst={ }, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6028, arst={ }, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6149, arst={ }, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6270, arst={ }, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6391, arst={ }, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6512, arst={ }, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6633, arst={ }, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6754, arst={ }, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4070, arst={ }, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4191, arst={ }, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4312, arst={ }, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4433, arst={ }, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4554, arst={ }, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4675, arst={ }, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4796, arst={ }, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4917, arst={ }, srst={ }
  33 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5654, arst={ }, srst={ }
  1819 cells in clk=\clk, en=!$auto$opt_reduce.cc:134:opt_pmux$4013, arst=\rst, srst={ }
  2646 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4034, arst=\rst, srst={ }
  37 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6880, arst=\rst, srst={ }

3.33.2. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $memory\key$wren[0][0][0]$y$49741
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.33.2.1. Executing ABC.

3.33.3. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $memory\key$wren[1][0][0]$y$49749
Extracted 9 gates and 19 wires to a netlist network with 10 inputs and 9 outputs.

3.33.3.1. Executing ABC.

3.33.4. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $memory\key$wren[3][0][0]$y$49765
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 9 outputs.

3.33.4.1. Executing ABC.

3.33.5. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $memory\key$wren[5][0][0]$y$49781
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 9 outputs.

3.33.5.1. Executing ABC.

3.33.6. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $memory\key$wren[4][0][0]$y$49775
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.33.6.1. Executing ABC.

3.33.7. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $memory\key$wren[2][0][0]$y$49759
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.33.7.1. Executing ABC.

3.33.8. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $memory\key$wren[6][0][0]$y$49789
Extracted 26 gates and 55 wires to a netlist network with 28 inputs and 12 outputs.

3.33.8.1. Executing ABC.

3.33.9. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6871, synchronously reset by $auto$rtlil.cc:2547:NotGate$48637
Extracted 1039 gates and 2088 wires to a netlist network with 1049 inputs and 16 outputs.

3.33.9.1. Executing ABC.

3.33.10. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4048, synchronously reset by !$auto$rtlil.cc:2398:Or$10026
Extracted 70 gates and 76 wires to a netlist network with 6 inputs and 4 outputs.

3.33.10.1. Executing ABC.

3.33.11. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4027, asynchronously reset by \rst
Extracted 8 gates and 13 wires to a netlist network with 5 inputs and 5 outputs.

3.33.11.1. Executing ABC.

3.33.12. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4059
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.12.1. Executing ABC.

3.33.13. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4983
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.13.1. Executing ABC.

3.33.14. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4994
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.14.1. Executing ABC.

3.33.15. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5005
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.15.1. Executing ABC.

3.33.16. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5016
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.16.1. Executing ABC.

3.33.17. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5027
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.17.1. Executing ABC.

3.33.18. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5038
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.18.1. Executing ABC.

3.33.19. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5060
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.19.1. Executing ABC.

3.33.20. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5071
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.20.1. Executing ABC.

3.33.21. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5082
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.21.1. Executing ABC.

3.33.22. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5093
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.22.1. Executing ABC.

3.33.23. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5104
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.23.1. Executing ABC.

3.33.24. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5115
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.24.1. Executing ABC.

3.33.25. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5126
Extracted 31 gates and 62 wires to a netlist network with 31 inputs and 10 outputs.

3.33.25.1. Executing ABC.

3.33.26. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5137
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.26.1. Executing ABC.

3.33.27. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5148
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.27.1. Executing ABC.

3.33.28. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5159
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.28.1. Executing ABC.

3.33.29. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5181
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.29.1. Executing ABC.

3.33.30. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5192
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.30.1. Executing ABC.

3.33.31. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5203
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.31.1. Executing ABC.

3.33.32. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5214
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.32.1. Executing ABC.

3.33.33. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5225
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.33.1. Executing ABC.

3.33.34. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5236
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.34.1. Executing ABC.

3.33.35. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5247
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.35.1. Executing ABC.

3.33.36. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5258
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.36.1. Executing ABC.

3.33.37. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5269
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.37.1. Executing ABC.

3.33.38. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5280
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.38.1. Executing ABC.

3.33.39. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5302
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.39.1. Executing ABC.

3.33.40. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5313
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.40.1. Executing ABC.

3.33.41. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5324
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.41.1. Executing ABC.

3.33.42. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5335
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.42.1. Executing ABC.

3.33.43. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5346
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.43.1. Executing ABC.

3.33.44. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5357
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.44.1. Executing ABC.

3.33.45. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5368
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.45.1. Executing ABC.

3.33.46. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5379
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.46.1. Executing ABC.

3.33.47. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5390
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.47.1. Executing ABC.

3.33.48. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5401
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.48.1. Executing ABC.

3.33.49. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5423
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.49.1. Executing ABC.

3.33.50. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5434
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.50.1. Executing ABC.

3.33.51. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5445
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.51.1. Executing ABC.

3.33.52. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5456
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.52.1. Executing ABC.

3.33.53. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5467
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.53.1. Executing ABC.

3.33.54. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5478
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.54.1. Executing ABC.

3.33.55. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5489
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.55.1. Executing ABC.

3.33.56. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5500
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.56.1. Executing ABC.

3.33.57. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5511
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.57.1. Executing ABC.

3.33.58. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5522
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.58.1. Executing ABC.

3.33.59. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5544
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.59.1. Executing ABC.

3.33.60. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5555
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.60.1. Executing ABC.

3.33.61. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5566
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.61.1. Executing ABC.

3.33.62. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5577
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.62.1. Executing ABC.

3.33.63. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5588
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.63.1. Executing ABC.

3.33.64. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5599
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.64.1. Executing ABC.

3.33.65. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5610
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.65.1. Executing ABC.

3.33.66. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5621
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.66.1. Executing ABC.

3.33.67. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5632
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.67.1. Executing ABC.

3.33.68. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5643
Extracted 105 gates and 192 wires to a netlist network with 86 inputs and 53 outputs.

3.33.68.1. Executing ABC.

3.33.69. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5676
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.69.1. Executing ABC.

3.33.70. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5687
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.70.1. Executing ABC.

3.33.71. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5698
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.71.1. Executing ABC.

3.33.72. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5709
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.72.1. Executing ABC.

3.33.73. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5720
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.73.1. Executing ABC.

3.33.74. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5731
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.74.1. Executing ABC.

3.33.75. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5742
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.75.1. Executing ABC.

3.33.76. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5753
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.76.1. Executing ABC.

3.33.77. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5764
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.77.1. Executing ABC.

3.33.78. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5775
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.78.1. Executing ABC.

3.33.79. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5797
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.79.1. Executing ABC.

3.33.80. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5808
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.80.1. Executing ABC.

3.33.81. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5819
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.81.1. Executing ABC.

3.33.82. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5830
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.82.1. Executing ABC.

3.33.83. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5841
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.83.1. Executing ABC.

3.33.84. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5852
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.84.1. Executing ABC.

3.33.85. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5863
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.85.1. Executing ABC.

3.33.86. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5874
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.86.1. Executing ABC.

3.33.87. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5885
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.87.1. Executing ABC.

3.33.88. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5896
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.88.1. Executing ABC.

3.33.89. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5918
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.89.1. Executing ABC.

3.33.90. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5929
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.90.1. Executing ABC.

3.33.91. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5940
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.91.1. Executing ABC.

3.33.92. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5951
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.92.1. Executing ABC.

3.33.93. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5962
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.93.1. Executing ABC.

3.33.94. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5973
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.94.1. Executing ABC.

3.33.95. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5984
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.95.1. Executing ABC.

3.33.96. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5995
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.96.1. Executing ABC.

3.33.97. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6006
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.97.1. Executing ABC.

3.33.98. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6017
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.98.1. Executing ABC.

3.33.99. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6039
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.99.1. Executing ABC.

3.33.100. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6050
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.100.1. Executing ABC.

3.33.101. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6061
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.101.1. Executing ABC.

3.33.102. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6072
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.102.1. Executing ABC.

3.33.103. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6083
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.103.1. Executing ABC.

3.33.104. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6094
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.104.1. Executing ABC.

3.33.105. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6105
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.105.1. Executing ABC.

3.33.106. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6116
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.106.1. Executing ABC.

3.33.107. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6127
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.107.1. Executing ABC.

3.33.108. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6138
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.108.1. Executing ABC.

3.33.109. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6160
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.109.1. Executing ABC.

3.33.110. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6171
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.110.1. Executing ABC.

3.33.111. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6182
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.111.1. Executing ABC.

3.33.112. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6193
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.112.1. Executing ABC.

3.33.113. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6204
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.113.1. Executing ABC.

3.33.114. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6215
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.114.1. Executing ABC.

3.33.115. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6226
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.115.1. Executing ABC.

3.33.116. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6237
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.116.1. Executing ABC.

3.33.117. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6248
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.117.1. Executing ABC.

3.33.118. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6259
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.118.1. Executing ABC.

3.33.119. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6281
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.119.1. Executing ABC.

3.33.120. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6292
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.120.1. Executing ABC.

3.33.121. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6303
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.121.1. Executing ABC.

3.33.122. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6314
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.122.1. Executing ABC.

3.33.123. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6325
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.123.1. Executing ABC.

3.33.124. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6336
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.124.1. Executing ABC.

3.33.125. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6347
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.125.1. Executing ABC.

3.33.126. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6358
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.126.1. Executing ABC.

3.33.127. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6369
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.127.1. Executing ABC.

3.33.128. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6380
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.128.1. Executing ABC.

3.33.129. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6402
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.129.1. Executing ABC.

3.33.130. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6413
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.130.1. Executing ABC.

3.33.131. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6424
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.131.1. Executing ABC.

3.33.132. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6435
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.132.1. Executing ABC.

3.33.133. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6446
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.133.1. Executing ABC.

3.33.134. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6457
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.134.1. Executing ABC.

3.33.135. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6468
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.135.1. Executing ABC.

3.33.136. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6479
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.136.1. Executing ABC.

3.33.137. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6490
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.137.1. Executing ABC.

3.33.138. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6501
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.138.1. Executing ABC.

3.33.139. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6523
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.139.1. Executing ABC.

3.33.140. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6534
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.140.1. Executing ABC.

3.33.141. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6545
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.141.1. Executing ABC.

3.33.142. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6556
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.142.1. Executing ABC.

3.33.143. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6567
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.143.1. Executing ABC.

3.33.144. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6578
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.144.1. Executing ABC.

3.33.145. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6589
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.145.1. Executing ABC.

3.33.146. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6600
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.146.1. Executing ABC.

3.33.147. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6611
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.147.1. Executing ABC.

3.33.148. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6622
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.148.1. Executing ABC.

3.33.149. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6644
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.149.1. Executing ABC.

3.33.150. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6655
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.150.1. Executing ABC.

3.33.151. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6666
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.151.1. Executing ABC.

3.33.152. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6677
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.152.1. Executing ABC.

3.33.153. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6688
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.153.1. Executing ABC.

3.33.154. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6699
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.154.1. Executing ABC.

3.33.155. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6710
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.155.1. Executing ABC.

3.33.156. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6721
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.156.1. Executing ABC.

3.33.157. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6732
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.157.1. Executing ABC.

3.33.158. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6743
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.158.1. Executing ABC.

3.33.159. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6765
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.159.1. Executing ABC.

3.33.160. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6776
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.160.1. Executing ABC.

3.33.161. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6787
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.161.1. Executing ABC.

3.33.162. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6798
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.162.1. Executing ABC.

3.33.163. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6809
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.163.1. Executing ABC.

3.33.164. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6820
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.164.1. Executing ABC.

3.33.165. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6831
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.165.1. Executing ABC.

3.33.166. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6842
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.166.1. Executing ABC.

3.33.167. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6853
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.167.1. Executing ABC.

3.33.168. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6864
Extracted 37 gates and 75 wires to a netlist network with 38 inputs and 17 outputs.

3.33.168.1. Executing ABC.

3.33.169. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4081
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.169.1. Executing ABC.

3.33.170. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4092
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.170.1. Executing ABC.

3.33.171. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4103
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.171.1. Executing ABC.

3.33.172. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4114
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.172.1. Executing ABC.

3.33.173. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4125
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.173.1. Executing ABC.

3.33.174. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4136
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.174.1. Executing ABC.

3.33.175. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4147
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.175.1. Executing ABC.

3.33.176. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4158
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.176.1. Executing ABC.

3.33.177. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4169
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.177.1. Executing ABC.

3.33.178. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4180
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.178.1. Executing ABC.

3.33.179. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4202
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.179.1. Executing ABC.

3.33.180. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4213
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.180.1. Executing ABC.

3.33.181. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4224
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.181.1. Executing ABC.

3.33.182. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4235
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.182.1. Executing ABC.

3.33.183. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4246
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.183.1. Executing ABC.

3.33.184. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4257
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.184.1. Executing ABC.

3.33.185. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4268
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.185.1. Executing ABC.

3.33.186. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4279
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.186.1. Executing ABC.

3.33.187. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4290
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.187.1. Executing ABC.

3.33.188. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4301
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.188.1. Executing ABC.

3.33.189. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4323
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.189.1. Executing ABC.

3.33.190. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4334
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.190.1. Executing ABC.

3.33.191. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4345
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.191.1. Executing ABC.

3.33.192. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4356
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.192.1. Executing ABC.

3.33.193. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4367
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.193.1. Executing ABC.

3.33.194. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4378
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.194.1. Executing ABC.

3.33.195. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4389
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.195.1. Executing ABC.

3.33.196. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4400
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.196.1. Executing ABC.

3.33.197. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4411
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.197.1. Executing ABC.

3.33.198. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4422
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.198.1. Executing ABC.

3.33.199. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4444
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.199.1. Executing ABC.

3.33.200. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4455
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.33.200.1. Executing ABC.

3.33.201. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4466
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.33.201.1. Executing ABC.

yosys> abc -dff

3.34. Executing ABC pass (technology mapping using ABC).

3.34.1. Summary of detected clock domains:
  49 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5654, arst={ }, srst={ }
  3834 cells in clk=\clk, en=!$auto$opt_reduce.cc:134:opt_pmux$4013, arst=\rst, srst={ }
  3722 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4034, arst=\rst, srst={ }
  39 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6880, arst=\rst, srst={ }
  37 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4796, arst={ }, srst={ }
  37 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4675, arst={ }, srst={ }
  36 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4554, arst={ }, srst={ }
  37 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4433, arst={ }, srst={ }
  37 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4312, arst={ }, srst={ }
  37 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4191, arst={ }, srst={ }
  37 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4070, arst={ }, srst={ }
  37 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6754, arst={ }, srst={ }
  37 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4961, arst={ }, srst={ }
  37 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5049, arst={ }, srst={ }
  37 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5291, arst={ }, srst={ }
  37 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5533, arst={ }, srst={ }
  37 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5786, arst={ }, srst={ }
  37 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6028, arst={ }, srst={ }
  37 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6270, arst={ }, srst={ }
  37 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6512, arst={ }, srst={ }
  37 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4972, arst={ }, srst={ }
  37 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5170, arst={ }, srst={ }
  37 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5412, arst={ }, srst={ }
  37 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5665, arst={ }, srst={ }
  37 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5907, arst={ }, srst={ }
  37 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6149, arst={ }, srst={ }
  37 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6391, arst={ }, srst={ }
  37 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6633, arst={ }, srst={ }
  36 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4939, arst={ }, srst={ }
  37 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4884, arst={ }, srst={ }
  37 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4840, arst={ }, srst={ }
  37 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4785, arst={ }, srst={ }
  37 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4741, arst={ }, srst={ }
  37 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4697, arst={ }, srst={ }
  37 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4642, arst={ }, srst={ }
  37 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4598, arst={ }, srst={ }
  33 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4950, arst={ }, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4895, arst={ }, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4851, arst={ }, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4807, arst={ }, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4752, arst={ }, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4708, arst={ }, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4653, arst={ }, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4609, arst={ }, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4906, arst={ }, srst={ }
  36 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4862, arst={ }, srst={ }
  36 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4818, arst={ }, srst={ }
  36 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4763, arst={ }, srst={ }
  36 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4719, arst={ }, srst={ }
  37 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4664, arst={ }, srst={ }
  36 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4620, arst={ }, srst={ }
  36 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4576, arst={ }, srst={ }
  30 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4928, arst={ }, srst={ }
  30 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4873, arst={ }, srst={ }
  30 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4829, arst={ }, srst={ }
  30 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4774, arst={ }, srst={ }
  30 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4730, arst={ }, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4686, arst={ }, srst={ }
  30 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4631, arst={ }, srst={ }
  30 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4587, arst={ }, srst={ }
  34 cells in clk=\clk, en=$abc$59250$auto$opt_dff.cc:219:make_patterns_logic$6611, arst={ }, srst={ }
  34 cells in clk=\clk, en=$abc$59666$auto$opt_dff.cc:219:make_patterns_logic$6710, arst={ }, srst={ }
  34 cells in clk=\clk, en=$abc$60058$auto$opt_dff.cc:219:make_patterns_logic$6809, arst={ }, srst={ }
  34 cells in clk=\clk, en=$abc$60458$auto$opt_dff.cc:219:make_patterns_logic$4103, arst={ }, srst={ }
  28 cells in clk=\clk, en=$abc$60826$auto$opt_dff.cc:219:make_patterns_logic$4202, arst={ }, srst={ }
  34 cells in clk=\clk, en=$abc$61242$auto$opt_dff.cc:219:make_patterns_logic$4290, arst={ }, srst={ }
  34 cells in clk=\clk, en=$abc$61658$auto$opt_dff.cc:219:make_patterns_logic$4389, arst={ }, srst={ }
  37 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4499, arst={ }, srst={ }
  31 cells in clk=\clk, en=$abc$59152$auto$opt_dff.cc:219:make_patterns_logic$6589, arst={ }, srst={ }
  34 cells in clk=\clk, en=$abc$59568$auto$opt_dff.cc:219:make_patterns_logic$6688, arst={ }, srst={ }
  34 cells in clk=\clk, en=$abc$59960$auto$opt_dff.cc:219:make_patterns_logic$6787, arst={ }, srst={ }
  28 cells in clk=\clk, en=$abc$60336$auto$opt_dff.cc:219:make_patterns_logic$4081, arst={ }, srst={ }
  34 cells in clk=\clk, en=$abc$60752$auto$opt_dff.cc:219:make_patterns_logic$4169, arst={ }, srst={ }
  34 cells in clk=\clk, en=$abc$61144$auto$opt_dff.cc:219:make_patterns_logic$4268, arst={ }, srst={ }
  34 cells in clk=\clk, en=$abc$61560$auto$opt_dff.cc:219:make_patterns_logic$4367, arst={ }, srst={ }
  35 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4477, arst={ }, srst={ }
  30 cells in clk=\clk, en=$abc$59189$auto$opt_dff.cc:219:make_patterns_logic$6600, arst={ }, srst={ }
  30 cells in clk=\clk, en=$abc$59605$auto$opt_dff.cc:219:make_patterns_logic$6699, arst={ }, srst={ }
  30 cells in clk=\clk, en=$abc$59997$auto$opt_dff.cc:219:make_patterns_logic$6798, arst={ }, srst={ }
  30 cells in clk=\clk, en=$abc$60397$auto$opt_dff.cc:219:make_patterns_logic$4092, arst={ }, srst={ }
  36 cells in clk=\clk, en=$abc$60789$auto$opt_dff.cc:219:make_patterns_logic$4180, arst={ }, srst={ }
  30 cells in clk=\clk, en=$abc$61181$auto$opt_dff.cc:219:make_patterns_logic$4279, arst={ }, srst={ }
  30 cells in clk=\clk, en=$abc$61597$auto$opt_dff.cc:219:make_patterns_logic$4378, arst={ }, srst={ }
  31 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4488, arst={ }, srst={ }
  34 cells in clk=\clk, en=$abc$59470$auto$opt_dff.cc:219:make_patterns_logic$6666, arst={ }, srst={ }
  28 cells in clk=\clk, en=$abc$59838$auto$opt_dff.cc:219:make_patterns_logic$6765, arst={ }, srst={ }
  34 cells in clk=\clk, en=$abc$60254$auto$opt_dff.cc:219:make_patterns_logic$6853, arst={ }, srst={ }
  34 cells in clk=\clk, en=$abc$60654$auto$opt_dff.cc:219:make_patterns_logic$4147, arst={ }, srst={ }
  34 cells in clk=\clk, en=$abc$61046$auto$opt_dff.cc:219:make_patterns_logic$4246, arst={ }, srst={ }
  34 cells in clk=\clk, en=$abc$61462$auto$opt_dff.cc:219:make_patterns_logic$4345, arst={ }, srst={ }
  28 cells in clk=\clk, en=$abc$61830$auto$opt_dff.cc:219:make_patterns_logic$4444, arst={ }, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4543, arst={ }, srst={ }
  30 cells in clk=\clk, en=$abc$59507$auto$opt_dff.cc:219:make_patterns_logic$6677, arst={ }, srst={ }
  30 cells in clk=\clk, en=$abc$59899$auto$opt_dff.cc:219:make_patterns_logic$6776, arst={ }, srst={ }
  36 cells in clk=\clk, en=$abc$60291$auto$opt_dff.cc:219:make_patterns_logic$6864, arst={ }, srst={ }
  30 cells in clk=\clk, en=$abc$60691$auto$opt_dff.cc:219:make_patterns_logic$4158, arst={ }, srst={ }
  30 cells in clk=\clk, en=$abc$61083$auto$opt_dff.cc:219:make_patterns_logic$4257, arst={ }, srst={ }
  30 cells in clk=\clk, en=$abc$61499$auto$opt_dff.cc:219:make_patterns_logic$4356, arst={ }, srst={ }
  36 cells in clk=\clk, en=$abc$61891$auto$opt_dff.cc:219:make_patterns_logic$4455, arst={ }, srst={ }
  33 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4565, arst={ }, srst={ }
  34 cells in clk=\clk, en=$abc$59287$auto$opt_dff.cc:219:make_patterns_logic$6622, arst={ }, srst={ }
  36 cells in clk=\clk, en=$abc$59703$auto$opt_dff.cc:219:make_patterns_logic$6721, arst={ }, srst={ }
  36 cells in clk=\clk, en=$abc$60095$auto$opt_dff.cc:219:make_patterns_logic$6820, arst={ }, srst={ }
  36 cells in clk=\clk, en=$abc$60495$auto$opt_dff.cc:219:make_patterns_logic$4114, arst={ }, srst={ }
  36 cells in clk=\clk, en=$abc$60887$auto$opt_dff.cc:219:make_patterns_logic$4213, arst={ }, srst={ }
  34 cells in clk=\clk, en=$abc$61279$auto$opt_dff.cc:219:make_patterns_logic$4301, arst={ }, srst={ }
  36 cells in clk=\clk, en=$abc$61695$auto$opt_dff.cc:219:make_patterns_logic$4400, arst={ }, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4510, arst={ }, srst={ }
  28 cells in clk=\clk, en=$abc$59348$auto$opt_dff.cc:219:make_patterns_logic$6644, arst={ }, srst={ }
  28 cells in clk=\clk, en=$abc$59764$auto$opt_dff.cc:219:make_patterns_logic$6732, arst={ }, srst={ }
  28 cells in clk=\clk, en=$abc$60156$auto$opt_dff.cc:219:make_patterns_logic$6831, arst={ }, srst={ }
  28 cells in clk=\clk, en=$abc$60556$auto$opt_dff.cc:219:make_patterns_logic$4125, arst={ }, srst={ }
  28 cells in clk=\clk, en=$abc$60948$auto$opt_dff.cc:219:make_patterns_logic$4224, arst={ }, srst={ }
  28 cells in clk=\clk, en=$abc$61340$auto$opt_dff.cc:219:make_patterns_logic$4323, arst={ }, srst={ }
  28 cells in clk=\clk, en=$abc$61756$auto$opt_dff.cc:219:make_patterns_logic$4411, arst={ }, srst={ }
  36 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4521, arst={ }, srst={ }
  30 cells in clk=\clk, en=$abc$59409$auto$opt_dff.cc:219:make_patterns_logic$6655, arst={ }, srst={ }
  30 cells in clk=\clk, en=$abc$59801$auto$opt_dff.cc:219:make_patterns_logic$6743, arst={ }, srst={ }
  30 cells in clk=\clk, en=$abc$60193$auto$opt_dff.cc:219:make_patterns_logic$6842, arst={ }, srst={ }
  30 cells in clk=\clk, en=$abc$60593$auto$opt_dff.cc:219:make_patterns_logic$4136, arst={ }, srst={ }
  30 cells in clk=\clk, en=$abc$60985$auto$opt_dff.cc:219:make_patterns_logic$4235, arst={ }, srst={ }
  30 cells in clk=\clk, en=$abc$61401$auto$opt_dff.cc:219:make_patterns_logic$4334, arst={ }, srst={ }
  30 cells in clk=\clk, en=$abc$61793$auto$opt_dff.cc:219:make_patterns_logic$4422, arst={ }, srst={ }
  31 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4532, arst={ }, srst={ }
  51 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4917, arst={ }, srst={ }
  19 cells in clk=\clk, en=$abc$50001$memory\key$wren[0][0][0]$y$49741, arst={ }, srst={ }
  9 cells in clk=\clk, en=$abc$50028$memory\key$wren[1][0][0]$y$49749, arst={ }, srst={ }
  17 cells in clk=\clk, en=$abc$50054$memory\key$wren[3][0][0]$y$49765, arst={ }, srst={ }
  17 cells in clk=\clk, en=$abc$50080$memory\key$wren[5][0][0]$y$49781, arst={ }, srst={ }
  10 cells in clk=\clk, en=$abc$50106$memory\key$wren[4][0][0]$y$49775, arst={ }, srst={ }
  10 cells in clk=\clk, en=$abc$50133$memory\key$wren[2][0][0]$y$49759, arst={ }, srst={ }
  26 cells in clk=\clk, en=$abc$50160$memory\key$wren[6][0][0]$y$49789, arst={ }, srst={ }
  2104 cells in clk=\clk, en=$abc$50194$auto$opt_dff.cc:219:make_patterns_logic$6871, arst={ }, srst=$abc$50194$auto$rtlil.cc:2547:NotGate$48637
  39 cells in clk=\clk, en=$abc$52299$auto$opt_dff.cc:219:make_patterns_logic$4048, arst={ }, srst=!$abc$52299$auto$rtlil.cc:2398:Or$10026
  5 cells in clk=\clk, en=$abc$52338$auto$opt_dff.cc:219:make_patterns_logic$4027, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$52348$auto$opt_dff.cc:219:make_patterns_logic$4059, arst={ }, srst={ }
  28 cells in clk=\clk, en=$abc$52409$auto$opt_dff.cc:219:make_patterns_logic$4983, arst={ }, srst={ }
  36 cells in clk=\clk, en=$abc$52470$auto$opt_dff.cc:219:make_patterns_logic$4994, arst={ }, srst={ }
  28 cells in clk=\clk, en=$abc$52531$auto$opt_dff.cc:219:make_patterns_logic$5005, arst={ }, srst={ }
  36 cells in clk=\clk, en=$abc$52568$auto$opt_dff.cc:219:make_patterns_logic$5016, arst={ }, srst={ }
  28 cells in clk=\clk, en=$abc$52629$auto$opt_dff.cc:219:make_patterns_logic$5027, arst={ }, srst={ }
  28 cells in clk=\clk, en=$abc$52666$auto$opt_dff.cc:219:make_patterns_logic$5038, arst={ }, srst={ }
  28 cells in clk=\clk, en=$abc$52727$auto$opt_dff.cc:219:make_patterns_logic$5060, arst={ }, srst={ }
  36 cells in clk=\clk, en=$abc$52788$auto$opt_dff.cc:219:make_patterns_logic$5071, arst={ }, srst={ }
  28 cells in clk=\clk, en=$abc$52849$auto$opt_dff.cc:219:make_patterns_logic$5082, arst={ }, srst={ }
  36 cells in clk=\clk, en=$abc$52886$auto$opt_dff.cc:219:make_patterns_logic$5093, arst={ }, srst={ }
  28 cells in clk=\clk, en=$abc$52947$auto$opt_dff.cc:219:make_patterns_logic$5104, arst={ }, srst={ }
  36 cells in clk=\clk, en=$abc$52984$auto$opt_dff.cc:219:make_patterns_logic$5115, arst={ }, srst={ }
  30 cells in clk=\clk, en=$abc$53045$auto$opt_dff.cc:219:make_patterns_logic$5126, arst={ }, srst={ }
  36 cells in clk=\clk, en=$abc$53084$auto$opt_dff.cc:219:make_patterns_logic$5137, arst={ }, srst={ }
  28 cells in clk=\clk, en=$abc$53145$auto$opt_dff.cc:219:make_patterns_logic$5148, arst={ }, srst={ }
  36 cells in clk=\clk, en=$abc$53182$auto$opt_dff.cc:219:make_patterns_logic$5159, arst={ }, srst={ }
  28 cells in clk=\clk, en=$abc$53243$auto$opt_dff.cc:219:make_patterns_logic$5181, arst={ }, srst={ }
  36 cells in clk=\clk, en=$abc$53304$auto$opt_dff.cc:219:make_patterns_logic$5192, arst={ }, srst={ }
  28 cells in clk=\clk, en=$abc$53365$auto$opt_dff.cc:219:make_patterns_logic$5203, arst={ }, srst={ }
  36 cells in clk=\clk, en=$abc$53402$auto$opt_dff.cc:219:make_patterns_logic$5214, arst={ }, srst={ }
  28 cells in clk=\clk, en=$abc$53463$auto$opt_dff.cc:219:make_patterns_logic$5225, arst={ }, srst={ }
  36 cells in clk=\clk, en=$abc$53500$auto$opt_dff.cc:219:make_patterns_logic$5236, arst={ }, srst={ }
  28 cells in clk=\clk, en=$abc$53561$auto$opt_dff.cc:219:make_patterns_logic$5247, arst={ }, srst={ }
  36 cells in clk=\clk, en=$abc$53598$auto$opt_dff.cc:219:make_patterns_logic$5258, arst={ }, srst={ }
  28 cells in clk=\clk, en=$abc$53659$auto$opt_dff.cc:219:make_patterns_logic$5269, arst={ }, srst={ }
  28 cells in clk=\clk, en=$abc$53696$auto$opt_dff.cc:219:make_patterns_logic$5280, arst={ }, srst={ }
  28 cells in clk=\clk, en=$abc$53733$auto$opt_dff.cc:219:make_patterns_logic$5302, arst={ }, srst={ }
  36 cells in clk=\clk, en=$abc$53794$auto$opt_dff.cc:219:make_patterns_logic$5313, arst={ }, srst={ }
  28 cells in clk=\clk, en=$abc$53855$auto$opt_dff.cc:219:make_patterns_logic$5324, arst={ }, srst={ }
  36 cells in clk=\clk, en=$abc$53892$auto$opt_dff.cc:219:make_patterns_logic$5335, arst={ }, srst={ }
  28 cells in clk=\clk, en=$abc$53953$auto$opt_dff.cc:219:make_patterns_logic$5346, arst={ }, srst={ }
  36 cells in clk=\clk, en=$abc$53990$auto$opt_dff.cc:219:make_patterns_logic$5357, arst={ }, srst={ }
  28 cells in clk=\clk, en=$abc$54051$auto$opt_dff.cc:219:make_patterns_logic$5368, arst={ }, srst={ }
  36 cells in clk=\clk, en=$abc$54088$auto$opt_dff.cc:219:make_patterns_logic$5379, arst={ }, srst={ }
  28 cells in clk=\clk, en=$abc$54149$auto$opt_dff.cc:219:make_patterns_logic$5390, arst={ }, srst={ }
  36 cells in clk=\clk, en=$abc$54186$auto$opt_dff.cc:219:make_patterns_logic$5401, arst={ }, srst={ }
  28 cells in clk=\clk, en=$abc$54247$auto$opt_dff.cc:219:make_patterns_logic$5423, arst={ }, srst={ }
  36 cells in clk=\clk, en=$abc$54308$auto$opt_dff.cc:219:make_patterns_logic$5434, arst={ }, srst={ }
  28 cells in clk=\clk, en=$abc$54369$auto$opt_dff.cc:219:make_patterns_logic$5445, arst={ }, srst={ }
  36 cells in clk=\clk, en=$abc$54406$auto$opt_dff.cc:219:make_patterns_logic$5456, arst={ }, srst={ }
  28 cells in clk=\clk, en=$abc$54467$auto$opt_dff.cc:219:make_patterns_logic$5467, arst={ }, srst={ }
  36 cells in clk=\clk, en=$abc$54504$auto$opt_dff.cc:219:make_patterns_logic$5478, arst={ }, srst={ }
  28 cells in clk=\clk, en=$abc$54565$auto$opt_dff.cc:219:make_patterns_logic$5489, arst={ }, srst={ }
  36 cells in clk=\clk, en=$abc$54602$auto$opt_dff.cc:219:make_patterns_logic$5500, arst={ }, srst={ }
  28 cells in clk=\clk, en=$abc$54663$auto$opt_dff.cc:219:make_patterns_logic$5511, arst={ }, srst={ }
  28 cells in clk=\clk, en=$abc$54700$auto$opt_dff.cc:219:make_patterns_logic$5522, arst={ }, srst={ }
  28 cells in clk=\clk, en=$abc$54737$auto$opt_dff.cc:219:make_patterns_logic$5544, arst={ }, srst={ }
  36 cells in clk=\clk, en=$abc$54798$auto$opt_dff.cc:219:make_patterns_logic$5555, arst={ }, srst={ }
  28 cells in clk=\clk, en=$abc$54859$auto$opt_dff.cc:219:make_patterns_logic$5566, arst={ }, srst={ }
  36 cells in clk=\clk, en=$abc$54896$auto$opt_dff.cc:219:make_patterns_logic$5577, arst={ }, srst={ }
  28 cells in clk=\clk, en=$abc$54957$auto$opt_dff.cc:219:make_patterns_logic$5588, arst={ }, srst={ }
  36 cells in clk=\clk, en=$abc$54994$auto$opt_dff.cc:219:make_patterns_logic$5599, arst={ }, srst={ }
  28 cells in clk=\clk, en=$abc$55055$auto$opt_dff.cc:219:make_patterns_logic$5610, arst={ }, srst={ }
  36 cells in clk=\clk, en=$abc$55092$auto$opt_dff.cc:219:make_patterns_logic$5621, arst={ }, srst={ }
  28 cells in clk=\clk, en=$abc$55153$auto$opt_dff.cc:219:make_patterns_logic$5632, arst={ }, srst={ }
  36 cells in clk=\clk, en=$abc$55190$auto$opt_dff.cc:219:make_patterns_logic$5643, arst={ }, srst={ }
  28 cells in clk=\clk, en=$abc$55308$auto$opt_dff.cc:219:make_patterns_logic$5676, arst={ }, srst={ }
  36 cells in clk=\clk, en=$abc$55369$auto$opt_dff.cc:219:make_patterns_logic$5687, arst={ }, srst={ }
  28 cells in clk=\clk, en=$abc$55430$auto$opt_dff.cc:219:make_patterns_logic$5698, arst={ }, srst={ }
  36 cells in clk=\clk, en=$abc$55467$auto$opt_dff.cc:219:make_patterns_logic$5709, arst={ }, srst={ }
  28 cells in clk=\clk, en=$abc$55528$auto$opt_dff.cc:219:make_patterns_logic$5720, arst={ }, srst={ }
  36 cells in clk=\clk, en=$abc$55565$auto$opt_dff.cc:219:make_patterns_logic$5731, arst={ }, srst={ }
  28 cells in clk=\clk, en=$abc$55626$auto$opt_dff.cc:219:make_patterns_logic$5742, arst={ }, srst={ }
  36 cells in clk=\clk, en=$abc$55663$auto$opt_dff.cc:219:make_patterns_logic$5753, arst={ }, srst={ }
  28 cells in clk=\clk, en=$abc$55724$auto$opt_dff.cc:219:make_patterns_logic$5764, arst={ }, srst={ }
  28 cells in clk=\clk, en=$abc$55761$auto$opt_dff.cc:219:make_patterns_logic$5775, arst={ }, srst={ }
  28 cells in clk=\clk, en=$abc$55822$auto$opt_dff.cc:219:make_patterns_logic$5797, arst={ }, srst={ }
  36 cells in clk=\clk, en=$abc$55883$auto$opt_dff.cc:219:make_patterns_logic$5808, arst={ }, srst={ }
  28 cells in clk=\clk, en=$abc$55944$auto$opt_dff.cc:219:make_patterns_logic$5819, arst={ }, srst={ }
  36 cells in clk=\clk, en=$abc$55981$auto$opt_dff.cc:219:make_patterns_logic$5830, arst={ }, srst={ }
  28 cells in clk=\clk, en=$abc$56042$auto$opt_dff.cc:219:make_patterns_logic$5841, arst={ }, srst={ }
  36 cells in clk=\clk, en=$abc$56079$auto$opt_dff.cc:219:make_patterns_logic$5852, arst={ }, srst={ }
  28 cells in clk=\clk, en=$abc$56140$auto$opt_dff.cc:219:make_patterns_logic$5863, arst={ }, srst={ }
  36 cells in clk=\clk, en=$abc$56177$auto$opt_dff.cc:219:make_patterns_logic$5874, arst={ }, srst={ }
  28 cells in clk=\clk, en=$abc$56238$auto$opt_dff.cc:219:make_patterns_logic$5885, arst={ }, srst={ }
  36 cells in clk=\clk, en=$abc$56275$auto$opt_dff.cc:219:make_patterns_logic$5896, arst={ }, srst={ }
  28 cells in clk=\clk, en=$abc$56336$auto$opt_dff.cc:219:make_patterns_logic$5918, arst={ }, srst={ }
  36 cells in clk=\clk, en=$abc$56397$auto$opt_dff.cc:219:make_patterns_logic$5929, arst={ }, srst={ }
  28 cells in clk=\clk, en=$abc$56458$auto$opt_dff.cc:219:make_patterns_logic$5940, arst={ }, srst={ }
  36 cells in clk=\clk, en=$abc$56495$auto$opt_dff.cc:219:make_patterns_logic$5951, arst={ }, srst={ }
  28 cells in clk=\clk, en=$abc$56556$auto$opt_dff.cc:219:make_patterns_logic$5962, arst={ }, srst={ }
  36 cells in clk=\clk, en=$abc$56593$auto$opt_dff.cc:219:make_patterns_logic$5973, arst={ }, srst={ }
  28 cells in clk=\clk, en=$abc$56654$auto$opt_dff.cc:219:make_patterns_logic$5984, arst={ }, srst={ }
  36 cells in clk=\clk, en=$abc$56691$auto$opt_dff.cc:219:make_patterns_logic$5995, arst={ }, srst={ }
  28 cells in clk=\clk, en=$abc$56752$auto$opt_dff.cc:219:make_patterns_logic$6006, arst={ }, srst={ }
  28 cells in clk=\clk, en=$abc$56789$auto$opt_dff.cc:219:make_patterns_logic$6017, arst={ }, srst={ }
  28 cells in clk=\clk, en=$abc$56826$auto$opt_dff.cc:219:make_patterns_logic$6039, arst={ }, srst={ }
  36 cells in clk=\clk, en=$abc$56887$auto$opt_dff.cc:219:make_patterns_logic$6050, arst={ }, srst={ }
  28 cells in clk=\clk, en=$abc$56948$auto$opt_dff.cc:219:make_patterns_logic$6061, arst={ }, srst={ }
  36 cells in clk=\clk, en=$abc$56985$auto$opt_dff.cc:219:make_patterns_logic$6072, arst={ }, srst={ }
  28 cells in clk=\clk, en=$abc$57046$auto$opt_dff.cc:219:make_patterns_logic$6083, arst={ }, srst={ }
  36 cells in clk=\clk, en=$abc$57083$auto$opt_dff.cc:219:make_patterns_logic$6094, arst={ }, srst={ }
  28 cells in clk=\clk, en=$abc$57144$auto$opt_dff.cc:219:make_patterns_logic$6105, arst={ }, srst={ }
  36 cells in clk=\clk, en=$abc$57181$auto$opt_dff.cc:219:make_patterns_logic$6116, arst={ }, srst={ }
  28 cells in clk=\clk, en=$abc$57242$auto$opt_dff.cc:219:make_patterns_logic$6127, arst={ }, srst={ }
  36 cells in clk=\clk, en=$abc$57279$auto$opt_dff.cc:219:make_patterns_logic$6138, arst={ }, srst={ }
  28 cells in clk=\clk, en=$abc$57340$auto$opt_dff.cc:219:make_patterns_logic$6160, arst={ }, srst={ }
  36 cells in clk=\clk, en=$abc$57401$auto$opt_dff.cc:219:make_patterns_logic$6171, arst={ }, srst={ }
  28 cells in clk=\clk, en=$abc$57462$auto$opt_dff.cc:219:make_patterns_logic$6182, arst={ }, srst={ }
  36 cells in clk=\clk, en=$abc$57499$auto$opt_dff.cc:219:make_patterns_logic$6193, arst={ }, srst={ }
  28 cells in clk=\clk, en=$abc$57560$auto$opt_dff.cc:219:make_patterns_logic$6204, arst={ }, srst={ }
  36 cells in clk=\clk, en=$abc$57597$auto$opt_dff.cc:219:make_patterns_logic$6215, arst={ }, srst={ }
  28 cells in clk=\clk, en=$abc$57658$auto$opt_dff.cc:219:make_patterns_logic$6226, arst={ }, srst={ }
  36 cells in clk=\clk, en=$abc$57695$auto$opt_dff.cc:219:make_patterns_logic$6237, arst={ }, srst={ }
  28 cells in clk=\clk, en=$abc$57756$auto$opt_dff.cc:219:make_patterns_logic$6248, arst={ }, srst={ }
  28 cells in clk=\clk, en=$abc$57793$auto$opt_dff.cc:219:make_patterns_logic$6259, arst={ }, srst={ }
  28 cells in clk=\clk, en=$abc$57830$auto$opt_dff.cc:219:make_patterns_logic$6281, arst={ }, srst={ }
  36 cells in clk=\clk, en=$abc$57891$auto$opt_dff.cc:219:make_patterns_logic$6292, arst={ }, srst={ }
  28 cells in clk=\clk, en=$abc$57952$auto$opt_dff.cc:219:make_patterns_logic$6303, arst={ }, srst={ }
  36 cells in clk=\clk, en=$abc$57989$auto$opt_dff.cc:219:make_patterns_logic$6314, arst={ }, srst={ }
  28 cells in clk=\clk, en=$abc$58050$auto$opt_dff.cc:219:make_patterns_logic$6325, arst={ }, srst={ }
  36 cells in clk=\clk, en=$abc$58087$auto$opt_dff.cc:219:make_patterns_logic$6336, arst={ }, srst={ }
  28 cells in clk=\clk, en=$abc$58148$auto$opt_dff.cc:219:make_patterns_logic$6347, arst={ }, srst={ }
  36 cells in clk=\clk, en=$abc$58185$auto$opt_dff.cc:219:make_patterns_logic$6358, arst={ }, srst={ }
  28 cells in clk=\clk, en=$abc$58246$auto$opt_dff.cc:219:make_patterns_logic$6369, arst={ }, srst={ }
  36 cells in clk=\clk, en=$abc$58283$auto$opt_dff.cc:219:make_patterns_logic$6380, arst={ }, srst={ }
  28 cells in clk=\clk, en=$abc$58344$auto$opt_dff.cc:219:make_patterns_logic$6402, arst={ }, srst={ }
  36 cells in clk=\clk, en=$abc$58405$auto$opt_dff.cc:219:make_patterns_logic$6413, arst={ }, srst={ }
  28 cells in clk=\clk, en=$abc$58466$auto$opt_dff.cc:219:make_patterns_logic$6424, arst={ }, srst={ }
  36 cells in clk=\clk, en=$abc$58503$auto$opt_dff.cc:219:make_patterns_logic$6435, arst={ }, srst={ }
  28 cells in clk=\clk, en=$abc$58564$auto$opt_dff.cc:219:make_patterns_logic$6446, arst={ }, srst={ }
  36 cells in clk=\clk, en=$abc$58601$auto$opt_dff.cc:219:make_patterns_logic$6457, arst={ }, srst={ }
  28 cells in clk=\clk, en=$abc$58662$auto$opt_dff.cc:219:make_patterns_logic$6468, arst={ }, srst={ }
  36 cells in clk=\clk, en=$abc$58699$auto$opt_dff.cc:219:make_patterns_logic$6479, arst={ }, srst={ }
  28 cells in clk=\clk, en=$abc$58760$auto$opt_dff.cc:219:make_patterns_logic$6490, arst={ }, srst={ }
  28 cells in clk=\clk, en=$abc$58797$auto$opt_dff.cc:219:make_patterns_logic$6501, arst={ }, srst={ }
  28 cells in clk=\clk, en=$abc$58834$auto$opt_dff.cc:219:make_patterns_logic$6523, arst={ }, srst={ }
  36 cells in clk=\clk, en=$abc$58895$auto$opt_dff.cc:219:make_patterns_logic$6534, arst={ }, srst={ }
  28 cells in clk=\clk, en=$abc$58956$auto$opt_dff.cc:219:make_patterns_logic$6545, arst={ }, srst={ }
  39 cells in clk=\clk, en=$abc$58993$auto$opt_dff.cc:219:make_patterns_logic$6556, arst={ }, srst={ }
  28 cells in clk=\clk, en=$abc$59054$auto$opt_dff.cc:219:make_patterns_logic$6567, arst={ }, srst={ }
  42 cells in clk=\clk, en=$abc$59091$auto$opt_dff.cc:219:make_patterns_logic$6578, arst={ }, srst={ }
  33 cells in clk=\clk, en=$abc$61952$auto$opt_dff.cc:219:make_patterns_logic$4466, arst={ }, srst={ }

3.34.2. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5654
Extracted 49 gates and 90 wires to a netlist network with 41 inputs and 25 outputs.

3.34.2.1. Executing ABC.

3.34.3. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by !$auto$opt_reduce.cc:134:opt_pmux$4013, asynchronously reset by \rst
Extracted 3824 gates and 5874 wires to a netlist network with 2048 inputs and 1324 outputs.

3.34.3.1. Executing ABC.

3.34.4. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4034, asynchronously reset by \rst
Extracted 3689 gates and 6837 wires to a netlist network with 3147 inputs and 304 outputs.

3.34.4.1. Executing ABC.

3.34.5. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6880, asynchronously reset by \rst
Extracted 39 gates and 53 wires to a netlist network with 13 inputs and 13 outputs.

3.34.5.1. Executing ABC.

3.34.6. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4796
Extracted 37 gates and 76 wires to a netlist network with 39 inputs and 17 outputs.

3.34.6.1. Executing ABC.

3.34.7. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4675
Extracted 37 gates and 76 wires to a netlist network with 39 inputs and 17 outputs.

3.34.7.1. Executing ABC.

3.34.8. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4554
Extracted 36 gates and 74 wires to a netlist network with 38 inputs and 16 outputs.

3.34.8.1. Executing ABC.

3.34.9. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4433
Extracted 37 gates and 76 wires to a netlist network with 39 inputs and 17 outputs.

3.34.9.1. Executing ABC.

3.34.10. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4312
Extracted 37 gates and 76 wires to a netlist network with 39 inputs and 17 outputs.

3.34.10.1. Executing ABC.

3.34.11. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4191
Extracted 37 gates and 76 wires to a netlist network with 39 inputs and 17 outputs.

3.34.11.1. Executing ABC.

3.34.12. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4070
Extracted 37 gates and 76 wires to a netlist network with 39 inputs and 17 outputs.

3.34.12.1. Executing ABC.

3.34.13. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6754
Extracted 37 gates and 76 wires to a netlist network with 39 inputs and 17 outputs.

3.34.13.1. Executing ABC.

3.34.14. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4961
Extracted 37 gates and 76 wires to a netlist network with 39 inputs and 17 outputs.

3.34.14.1. Executing ABC.

3.34.15. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5049
Extracted 37 gates and 76 wires to a netlist network with 39 inputs and 17 outputs.

3.34.15.1. Executing ABC.

3.34.16. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5291
Extracted 37 gates and 76 wires to a netlist network with 39 inputs and 17 outputs.

3.34.16.1. Executing ABC.

3.34.17. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5533
Extracted 37 gates and 76 wires to a netlist network with 39 inputs and 17 outputs.

3.34.17.1. Executing ABC.

3.34.18. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5786
Extracted 37 gates and 76 wires to a netlist network with 39 inputs and 17 outputs.

3.34.18.1. Executing ABC.

3.34.19. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6028
Extracted 37 gates and 76 wires to a netlist network with 39 inputs and 17 outputs.

3.34.19.1. Executing ABC.

3.34.20. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6270
Extracted 37 gates and 76 wires to a netlist network with 39 inputs and 17 outputs.

3.34.20.1. Executing ABC.

3.34.21. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6512
Extracted 37 gates and 76 wires to a netlist network with 39 inputs and 17 outputs.

3.34.21.1. Executing ABC.

3.34.22. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4972
Extracted 37 gates and 76 wires to a netlist network with 39 inputs and 17 outputs.

3.34.22.1. Executing ABC.

3.34.23. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5170
Extracted 37 gates and 76 wires to a netlist network with 39 inputs and 17 outputs.

3.34.23.1. Executing ABC.

3.34.24. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5412
Extracted 37 gates and 76 wires to a netlist network with 39 inputs and 17 outputs.

3.34.24.1. Executing ABC.

3.34.25. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5665
Extracted 37 gates and 76 wires to a netlist network with 39 inputs and 17 outputs.

3.34.25.1. Executing ABC.

3.34.26. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5907
Extracted 37 gates and 76 wires to a netlist network with 39 inputs and 17 outputs.

3.34.26.1. Executing ABC.

3.34.27. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6149
Extracted 37 gates and 76 wires to a netlist network with 39 inputs and 17 outputs.

3.34.27.1. Executing ABC.

3.34.28. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6391
Extracted 37 gates and 76 wires to a netlist network with 39 inputs and 17 outputs.

3.34.28.1. Executing ABC.

3.34.29. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6633
Extracted 37 gates and 76 wires to a netlist network with 39 inputs and 17 outputs.

3.34.29.1. Executing ABC.

3.34.30. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4939
Extracted 36 gates and 74 wires to a netlist network with 38 inputs and 16 outputs.

3.34.30.1. Executing ABC.

3.34.31. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4884
Extracted 37 gates and 76 wires to a netlist network with 39 inputs and 17 outputs.

3.34.31.1. Executing ABC.

3.34.32. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4840
Extracted 37 gates and 76 wires to a netlist network with 39 inputs and 17 outputs.

3.34.32.1. Executing ABC.

3.34.33. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4785
Extracted 37 gates and 76 wires to a netlist network with 39 inputs and 17 outputs.

3.34.33.1. Executing ABC.

3.34.34. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4741
Extracted 37 gates and 76 wires to a netlist network with 39 inputs and 17 outputs.

3.34.34.1. Executing ABC.

3.34.35. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4697
Extracted 37 gates and 76 wires to a netlist network with 39 inputs and 17 outputs.

3.34.35.1. Executing ABC.

3.34.36. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4642
Extracted 37 gates and 76 wires to a netlist network with 39 inputs and 17 outputs.

3.34.36.1. Executing ABC.

3.34.37. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4598
Extracted 37 gates and 76 wires to a netlist network with 39 inputs and 17 outputs.

3.34.37.1. Executing ABC.

3.34.38. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4950
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 12 outputs.

3.34.38.1. Executing ABC.

3.34.39. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4895
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.34.39.1. Executing ABC.

3.34.40. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4851
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.34.40.1. Executing ABC.

3.34.41. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4807
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.34.41.1. Executing ABC.

3.34.42. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4752
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.34.42.1. Executing ABC.

3.34.43. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4708
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.34.43.1. Executing ABC.

3.34.44. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4653
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.34.44.1. Executing ABC.

3.34.45. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4609
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.34.45.1. Executing ABC.

3.34.46. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4906
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.34.46.1. Executing ABC.

3.34.47. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4862
Extracted 36 gates and 74 wires to a netlist network with 38 inputs and 16 outputs.

3.34.47.1. Executing ABC.

3.34.48. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4818
Extracted 36 gates and 74 wires to a netlist network with 38 inputs and 16 outputs.

3.34.48.1. Executing ABC.

3.34.49. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4763
Extracted 36 gates and 74 wires to a netlist network with 38 inputs and 16 outputs.

3.34.49.1. Executing ABC.

3.34.50. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4719
Extracted 36 gates and 74 wires to a netlist network with 38 inputs and 16 outputs.

3.34.50.1. Executing ABC.

3.34.51. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4664
Extracted 37 gates and 76 wires to a netlist network with 39 inputs and 17 outputs.

3.34.51.1. Executing ABC.

3.34.52. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4620
Extracted 36 gates and 74 wires to a netlist network with 38 inputs and 16 outputs.

3.34.52.1. Executing ABC.

3.34.53. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4576
Extracted 36 gates and 74 wires to a netlist network with 38 inputs and 16 outputs.

3.34.53.1. Executing ABC.

3.34.54. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4928
Extracted 30 gates and 62 wires to a netlist network with 32 inputs and 10 outputs.

3.34.54.1. Executing ABC.

3.34.55. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4873
Extracted 30 gates and 62 wires to a netlist network with 32 inputs and 10 outputs.

3.34.55.1. Executing ABC.

3.34.56. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4829
Extracted 30 gates and 62 wires to a netlist network with 32 inputs and 10 outputs.

3.34.56.1. Executing ABC.

3.34.57. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4774
Extracted 30 gates and 62 wires to a netlist network with 32 inputs and 10 outputs.

3.34.57.1. Executing ABC.

3.34.58. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4730
Extracted 30 gates and 62 wires to a netlist network with 32 inputs and 10 outputs.

3.34.58.1. Executing ABC.

3.34.59. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4686
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.34.59.1. Executing ABC.

3.34.60. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4631
Extracted 30 gates and 62 wires to a netlist network with 32 inputs and 10 outputs.

3.34.60.1. Executing ABC.

3.34.61. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4587
Extracted 30 gates and 62 wires to a netlist network with 32 inputs and 10 outputs.

3.34.61.1. Executing ABC.

3.34.62. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59250$auto$opt_dff.cc:219:make_patterns_logic$6611
Extracted 34 gates and 71 wires to a netlist network with 37 inputs and 15 outputs.

3.34.62.1. Executing ABC.

3.34.63. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59666$auto$opt_dff.cc:219:make_patterns_logic$6710
Extracted 34 gates and 71 wires to a netlist network with 37 inputs and 15 outputs.

3.34.63.1. Executing ABC.

3.34.64. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$60058$auto$opt_dff.cc:219:make_patterns_logic$6809
Extracted 34 gates and 71 wires to a netlist network with 37 inputs and 15 outputs.

3.34.64.1. Executing ABC.

3.34.65. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$60458$auto$opt_dff.cc:219:make_patterns_logic$4103
Extracted 34 gates and 71 wires to a netlist network with 37 inputs and 15 outputs.

3.34.65.1. Executing ABC.

3.34.66. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$60826$auto$opt_dff.cc:219:make_patterns_logic$4202
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.34.66.1. Executing ABC.

3.34.67. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$61242$auto$opt_dff.cc:219:make_patterns_logic$4290
Extracted 34 gates and 71 wires to a netlist network with 37 inputs and 15 outputs.

3.34.67.1. Executing ABC.

3.34.68. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$61658$auto$opt_dff.cc:219:make_patterns_logic$4389
Extracted 34 gates and 71 wires to a netlist network with 37 inputs and 15 outputs.

3.34.68.1. Executing ABC.

3.34.69. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4499
Extracted 37 gates and 76 wires to a netlist network with 39 inputs and 17 outputs.

3.34.69.1. Executing ABC.

3.34.70. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59152$auto$opt_dff.cc:219:make_patterns_logic$6589
Extracted 31 gates and 65 wires to a netlist network with 34 inputs and 12 outputs.

3.34.70.1. Executing ABC.

3.34.71. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59568$auto$opt_dff.cc:219:make_patterns_logic$6688
Extracted 34 gates and 71 wires to a netlist network with 37 inputs and 15 outputs.

3.34.71.1. Executing ABC.

3.34.72. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59960$auto$opt_dff.cc:219:make_patterns_logic$6787
Extracted 34 gates and 71 wires to a netlist network with 37 inputs and 15 outputs.

3.34.72.1. Executing ABC.

3.34.73. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$60336$auto$opt_dff.cc:219:make_patterns_logic$4081
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.34.73.1. Executing ABC.

3.34.74. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$60752$auto$opt_dff.cc:219:make_patterns_logic$4169
Extracted 34 gates and 71 wires to a netlist network with 37 inputs and 15 outputs.

3.34.74.1. Executing ABC.

3.34.75. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$61144$auto$opt_dff.cc:219:make_patterns_logic$4268
Extracted 34 gates and 71 wires to a netlist network with 37 inputs and 15 outputs.

3.34.75.1. Executing ABC.

3.34.76. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$61560$auto$opt_dff.cc:219:make_patterns_logic$4367
Extracted 34 gates and 71 wires to a netlist network with 37 inputs and 15 outputs.

3.34.76.1. Executing ABC.

3.34.77. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4477
Extracted 35 gates and 72 wires to a netlist network with 37 inputs and 15 outputs.

3.34.77.1. Executing ABC.

3.34.78. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59189$auto$opt_dff.cc:219:make_patterns_logic$6600
Extracted 30 gates and 63 wires to a netlist network with 33 inputs and 11 outputs.

3.34.78.1. Executing ABC.

3.34.79. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59605$auto$opt_dff.cc:219:make_patterns_logic$6699
Extracted 30 gates and 63 wires to a netlist network with 33 inputs and 11 outputs.

3.34.79.1. Executing ABC.

3.34.80. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59997$auto$opt_dff.cc:219:make_patterns_logic$6798
Extracted 30 gates and 63 wires to a netlist network with 33 inputs and 11 outputs.

3.34.80.1. Executing ABC.

3.34.81. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$60397$auto$opt_dff.cc:219:make_patterns_logic$4092
Extracted 30 gates and 63 wires to a netlist network with 33 inputs and 11 outputs.

3.34.81.1. Executing ABC.

3.34.82. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$60789$auto$opt_dff.cc:219:make_patterns_logic$4180
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.34.82.1. Executing ABC.

3.34.83. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$61181$auto$opt_dff.cc:219:make_patterns_logic$4279
Extracted 30 gates and 63 wires to a netlist network with 33 inputs and 11 outputs.

3.34.83.1. Executing ABC.

3.34.84. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$61597$auto$opt_dff.cc:219:make_patterns_logic$4378
Extracted 30 gates and 63 wires to a netlist network with 33 inputs and 11 outputs.

3.34.84.1. Executing ABC.

3.34.85. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4488
Extracted 31 gates and 64 wires to a netlist network with 33 inputs and 11 outputs.

3.34.85.1. Executing ABC.

3.34.86. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59470$auto$opt_dff.cc:219:make_patterns_logic$6666
Extracted 34 gates and 71 wires to a netlist network with 37 inputs and 15 outputs.

3.34.86.1. Executing ABC.

3.34.87. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59838$auto$opt_dff.cc:219:make_patterns_logic$6765
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.34.87.1. Executing ABC.

3.34.88. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$60254$auto$opt_dff.cc:219:make_patterns_logic$6853
Extracted 34 gates and 71 wires to a netlist network with 37 inputs and 15 outputs.

3.34.88.1. Executing ABC.

3.34.89. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$60654$auto$opt_dff.cc:219:make_patterns_logic$4147
Extracted 34 gates and 71 wires to a netlist network with 37 inputs and 15 outputs.

3.34.89.1. Executing ABC.

3.34.90. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$61046$auto$opt_dff.cc:219:make_patterns_logic$4246
Extracted 34 gates and 71 wires to a netlist network with 37 inputs and 15 outputs.

3.34.90.1. Executing ABC.

3.34.91. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$61462$auto$opt_dff.cc:219:make_patterns_logic$4345
Extracted 34 gates and 71 wires to a netlist network with 37 inputs and 15 outputs.

3.34.91.1. Executing ABC.

3.34.92. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$61830$auto$opt_dff.cc:219:make_patterns_logic$4444
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.34.92.1. Executing ABC.

3.34.93. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4543
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.34.93.1. Executing ABC.

3.34.94. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59507$auto$opt_dff.cc:219:make_patterns_logic$6677
Extracted 30 gates and 63 wires to a netlist network with 33 inputs and 11 outputs.

3.34.94.1. Executing ABC.

3.34.95. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59899$auto$opt_dff.cc:219:make_patterns_logic$6776
Extracted 30 gates and 63 wires to a netlist network with 33 inputs and 11 outputs.

3.34.95.1. Executing ABC.

3.34.96. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$60291$auto$opt_dff.cc:219:make_patterns_logic$6864
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.34.96.1. Executing ABC.

3.34.97. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$60691$auto$opt_dff.cc:219:make_patterns_logic$4158
Extracted 30 gates and 63 wires to a netlist network with 33 inputs and 11 outputs.

3.34.97.1. Executing ABC.

3.34.98. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$61083$auto$opt_dff.cc:219:make_patterns_logic$4257
Extracted 30 gates and 63 wires to a netlist network with 33 inputs and 11 outputs.

3.34.98.1. Executing ABC.

3.34.99. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$61499$auto$opt_dff.cc:219:make_patterns_logic$4356
Extracted 30 gates and 63 wires to a netlist network with 33 inputs and 11 outputs.

3.34.99.1. Executing ABC.

3.34.100. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$61891$auto$opt_dff.cc:219:make_patterns_logic$4455
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.34.100.1. Executing ABC.

3.34.101. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4565
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 12 outputs.

3.34.101.1. Executing ABC.

3.34.102. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59287$auto$opt_dff.cc:219:make_patterns_logic$6622
Extracted 34 gates and 71 wires to a netlist network with 37 inputs and 15 outputs.

3.34.102.1. Executing ABC.

3.34.103. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59703$auto$opt_dff.cc:219:make_patterns_logic$6721
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.34.103.1. Executing ABC.

3.34.104. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$60095$auto$opt_dff.cc:219:make_patterns_logic$6820
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.34.104.1. Executing ABC.

3.34.105. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$60495$auto$opt_dff.cc:219:make_patterns_logic$4114
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.34.105.1. Executing ABC.

3.34.106. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$60887$auto$opt_dff.cc:219:make_patterns_logic$4213
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.34.106.1. Executing ABC.

3.34.107. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$61279$auto$opt_dff.cc:219:make_patterns_logic$4301
Extracted 34 gates and 71 wires to a netlist network with 37 inputs and 15 outputs.

3.34.107.1. Executing ABC.

3.34.108. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$61695$auto$opt_dff.cc:219:make_patterns_logic$4400
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.34.108.1. Executing ABC.

3.34.109. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4510
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.34.109.1. Executing ABC.

3.34.110. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59348$auto$opt_dff.cc:219:make_patterns_logic$6644
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.34.110.1. Executing ABC.

3.34.111. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59764$auto$opt_dff.cc:219:make_patterns_logic$6732
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.34.111.1. Executing ABC.

3.34.112. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$60156$auto$opt_dff.cc:219:make_patterns_logic$6831
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.34.112.1. Executing ABC.

3.34.113. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$60556$auto$opt_dff.cc:219:make_patterns_logic$4125
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.34.113.1. Executing ABC.

3.34.114. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$60948$auto$opt_dff.cc:219:make_patterns_logic$4224
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.34.114.1. Executing ABC.

3.34.115. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$61340$auto$opt_dff.cc:219:make_patterns_logic$4323
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.34.115.1. Executing ABC.

3.34.116. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$61756$auto$opt_dff.cc:219:make_patterns_logic$4411
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.34.116.1. Executing ABC.

3.34.117. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4521
Extracted 36 gates and 73 wires to a netlist network with 37 inputs and 16 outputs.

3.34.117.1. Executing ABC.

3.34.118. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59409$auto$opt_dff.cc:219:make_patterns_logic$6655
Extracted 30 gates and 63 wires to a netlist network with 33 inputs and 11 outputs.

3.34.118.1. Executing ABC.

3.34.119. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59801$auto$opt_dff.cc:219:make_patterns_logic$6743
Extracted 30 gates and 63 wires to a netlist network with 33 inputs and 11 outputs.

3.34.119.1. Executing ABC.

3.34.120. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$60193$auto$opt_dff.cc:219:make_patterns_logic$6842
Extracted 30 gates and 63 wires to a netlist network with 33 inputs and 11 outputs.

3.34.120.1. Executing ABC.

3.34.121. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$60593$auto$opt_dff.cc:219:make_patterns_logic$4136
Extracted 30 gates and 63 wires to a netlist network with 33 inputs and 11 outputs.

3.34.121.1. Executing ABC.

3.34.122. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$60985$auto$opt_dff.cc:219:make_patterns_logic$4235
Extracted 30 gates and 63 wires to a netlist network with 33 inputs and 11 outputs.

3.34.122.1. Executing ABC.

3.34.123. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$61401$auto$opt_dff.cc:219:make_patterns_logic$4334
Extracted 30 gates and 63 wires to a netlist network with 33 inputs and 11 outputs.

3.34.123.1. Executing ABC.

3.34.124. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$61793$auto$opt_dff.cc:219:make_patterns_logic$4422
Extracted 30 gates and 63 wires to a netlist network with 33 inputs and 11 outputs.

3.34.124.1. Executing ABC.

3.34.125. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4532
Extracted 31 gates and 64 wires to a netlist network with 33 inputs and 11 outputs.

3.34.125.1. Executing ABC.

3.34.126. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4917
Extracted 51 gates and 91 wires to a netlist network with 40 inputs and 26 outputs.

3.34.126.1. Executing ABC.

3.34.127. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$50001$memory\key$wren[0][0][0]$y$49741
Extracted 19 gates and 40 wires to a netlist network with 21 inputs and 10 outputs.

3.34.127.1. Executing ABC.

3.34.128. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$50028$memory\key$wren[1][0][0]$y$49749
Extracted 9 gates and 19 wires to a netlist network with 10 inputs and 9 outputs.

3.34.128.1. Executing ABC.

3.34.129. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$50054$memory\key$wren[3][0][0]$y$49765
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 9 outputs.

3.34.129.1. Executing ABC.

3.34.130. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$50080$memory\key$wren[5][0][0]$y$49781
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 9 outputs.

3.34.130.1. Executing ABC.

3.34.131. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$50106$memory\key$wren[4][0][0]$y$49775
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.34.131.1. Executing ABC.

3.34.132. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$50133$memory\key$wren[2][0][0]$y$49759
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.34.132.1. Executing ABC.

3.34.133. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$50160$memory\key$wren[6][0][0]$y$49789
Extracted 25 gates and 53 wires to a netlist network with 28 inputs and 12 outputs.

3.34.133.1. Executing ABC.

3.34.134. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$50194$auto$opt_dff.cc:219:make_patterns_logic$6871, synchronously reset by $abc$50194$auto$rtlil.cc:2547:NotGate$48637
Extracted 2098 gates and 3148 wires to a netlist network with 1050 inputs and 16 outputs.

3.34.134.1. Executing ABC.

3.34.135. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$52299$auto$opt_dff.cc:219:make_patterns_logic$4048, synchronously reset by !$abc$52299$auto$rtlil.cc:2398:Or$10026
Extracted 39 gates and 44 wires to a netlist network with 5 inputs and 5 outputs.

3.34.135.1. Executing ABC.

3.34.136. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$52338$auto$opt_dff.cc:219:make_patterns_logic$4027, asynchronously reset by \rst
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 2 outputs.

3.34.136.1. Executing ABC.

3.34.137. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$52348$auto$opt_dff.cc:219:make_patterns_logic$4059
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.34.137.1. Executing ABC.

3.34.138. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$52409$auto$opt_dff.cc:219:make_patterns_logic$4983
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.34.138.1. Executing ABC.

3.34.139. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$52470$auto$opt_dff.cc:219:make_patterns_logic$4994
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.34.139.1. Executing ABC.

3.34.140. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$52531$auto$opt_dff.cc:219:make_patterns_logic$5005
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.34.140.1. Executing ABC.

3.34.141. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$52568$auto$opt_dff.cc:219:make_patterns_logic$5016
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.34.141.1. Executing ABC.

3.34.142. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$52629$auto$opt_dff.cc:219:make_patterns_logic$5027
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.34.142.1. Executing ABC.

3.34.143. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$52666$auto$opt_dff.cc:219:make_patterns_logic$5038
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.34.143.1. Executing ABC.

3.34.144. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$52727$auto$opt_dff.cc:219:make_patterns_logic$5060
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.34.144.1. Executing ABC.

3.34.145. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$52788$auto$opt_dff.cc:219:make_patterns_logic$5071
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.34.145.1. Executing ABC.

3.34.146. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$52849$auto$opt_dff.cc:219:make_patterns_logic$5082
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.34.146.1. Executing ABC.

3.34.147. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$52886$auto$opt_dff.cc:219:make_patterns_logic$5093
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.34.147.1. Executing ABC.

3.34.148. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$52947$auto$opt_dff.cc:219:make_patterns_logic$5104
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.34.148.1. Executing ABC.

3.34.149. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$52984$auto$opt_dff.cc:219:make_patterns_logic$5115
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.34.149.1. Executing ABC.

3.34.150. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53045$auto$opt_dff.cc:219:make_patterns_logic$5126
Extracted 30 gates and 61 wires to a netlist network with 31 inputs and 10 outputs.

3.34.150.1. Executing ABC.

3.34.151. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53084$auto$opt_dff.cc:219:make_patterns_logic$5137
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.34.151.1. Executing ABC.

3.34.152. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53145$auto$opt_dff.cc:219:make_patterns_logic$5148
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.34.152.1. Executing ABC.

3.34.153. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53182$auto$opt_dff.cc:219:make_patterns_logic$5159
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.34.153.1. Executing ABC.

3.34.154. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53243$auto$opt_dff.cc:219:make_patterns_logic$5181
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.34.154.1. Executing ABC.

3.34.155. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53304$auto$opt_dff.cc:219:make_patterns_logic$5192
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.34.155.1. Executing ABC.

3.34.156. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53365$auto$opt_dff.cc:219:make_patterns_logic$5203
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.34.156.1. Executing ABC.

3.34.157. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53402$auto$opt_dff.cc:219:make_patterns_logic$5214
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.34.157.1. Executing ABC.

3.34.158. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53463$auto$opt_dff.cc:219:make_patterns_logic$5225
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.34.158.1. Executing ABC.

3.34.159. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53500$auto$opt_dff.cc:219:make_patterns_logic$5236
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.34.159.1. Executing ABC.

3.34.160. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53561$auto$opt_dff.cc:219:make_patterns_logic$5247
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.34.160.1. Executing ABC.

3.34.161. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53598$auto$opt_dff.cc:219:make_patterns_logic$5258
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.34.161.1. Executing ABC.

3.34.162. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53659$auto$opt_dff.cc:219:make_patterns_logic$5269
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.34.162.1. Executing ABC.

3.34.163. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53696$auto$opt_dff.cc:219:make_patterns_logic$5280
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.34.163.1. Executing ABC.

3.34.164. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53733$auto$opt_dff.cc:219:make_patterns_logic$5302
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.34.164.1. Executing ABC.

3.34.165. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53794$auto$opt_dff.cc:219:make_patterns_logic$5313
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.34.165.1. Executing ABC.

3.34.166. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53855$auto$opt_dff.cc:219:make_patterns_logic$5324
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.34.166.1. Executing ABC.

3.34.167. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53892$auto$opt_dff.cc:219:make_patterns_logic$5335
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.34.167.1. Executing ABC.

3.34.168. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53953$auto$opt_dff.cc:219:make_patterns_logic$5346
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.34.168.1. Executing ABC.

3.34.169. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53990$auto$opt_dff.cc:219:make_patterns_logic$5357
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.34.169.1. Executing ABC.

3.34.170. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54051$auto$opt_dff.cc:219:make_patterns_logic$5368
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.34.170.1. Executing ABC.

3.34.171. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54088$auto$opt_dff.cc:219:make_patterns_logic$5379
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.34.171.1. Executing ABC.

3.34.172. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54149$auto$opt_dff.cc:219:make_patterns_logic$5390
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.34.172.1. Executing ABC.

3.34.173. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54186$auto$opt_dff.cc:219:make_patterns_logic$5401
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.34.173.1. Executing ABC.

3.34.174. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54247$auto$opt_dff.cc:219:make_patterns_logic$5423
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.34.174.1. Executing ABC.

3.34.175. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54308$auto$opt_dff.cc:219:make_patterns_logic$5434
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.34.175.1. Executing ABC.

3.34.176. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54369$auto$opt_dff.cc:219:make_patterns_logic$5445
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.34.176.1. Executing ABC.

3.34.177. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54406$auto$opt_dff.cc:219:make_patterns_logic$5456
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.34.177.1. Executing ABC.

3.34.178. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54467$auto$opt_dff.cc:219:make_patterns_logic$5467
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.34.178.1. Executing ABC.

3.34.179. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54504$auto$opt_dff.cc:219:make_patterns_logic$5478
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.34.179.1. Executing ABC.

3.34.180. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54565$auto$opt_dff.cc:219:make_patterns_logic$5489
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.34.180.1. Executing ABC.

3.34.181. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54602$auto$opt_dff.cc:219:make_patterns_logic$5500
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.34.181.1. Executing ABC.

3.34.182. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54663$auto$opt_dff.cc:219:make_patterns_logic$5511
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.34.182.1. Executing ABC.

3.34.183. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54700$auto$opt_dff.cc:219:make_patterns_logic$5522
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.34.183.1. Executing ABC.

3.34.184. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54737$auto$opt_dff.cc:219:make_patterns_logic$5544
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.34.184.1. Executing ABC.

3.34.185. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54798$auto$opt_dff.cc:219:make_patterns_logic$5555
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.34.185.1. Executing ABC.

3.34.186. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54859$auto$opt_dff.cc:219:make_patterns_logic$5566
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.34.186.1. Executing ABC.

3.34.187. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54896$auto$opt_dff.cc:219:make_patterns_logic$5577
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.34.187.1. Executing ABC.

3.34.188. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54957$auto$opt_dff.cc:219:make_patterns_logic$5588
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.34.188.1. Executing ABC.

3.34.189. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54994$auto$opt_dff.cc:219:make_patterns_logic$5599
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.34.189.1. Executing ABC.

3.34.190. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55055$auto$opt_dff.cc:219:make_patterns_logic$5610
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.34.190.1. Executing ABC.

3.34.191. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55092$auto$opt_dff.cc:219:make_patterns_logic$5621
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.34.191.1. Executing ABC.

3.34.192. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55153$auto$opt_dff.cc:219:make_patterns_logic$5632
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.34.192.1. Executing ABC.

3.34.193. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55190$auto$opt_dff.cc:219:make_patterns_logic$5643
Extracted 36 gates and 67 wires to a netlist network with 31 inputs and 17 outputs.

3.34.193.1. Executing ABC.

3.34.194. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55308$auto$opt_dff.cc:219:make_patterns_logic$5676
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.34.194.1. Executing ABC.

3.34.195. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55369$auto$opt_dff.cc:219:make_patterns_logic$5687
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.34.195.1. Executing ABC.

3.34.196. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55430$auto$opt_dff.cc:219:make_patterns_logic$5698
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.34.196.1. Executing ABC.

3.34.197. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55467$auto$opt_dff.cc:219:make_patterns_logic$5709
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.34.197.1. Executing ABC.

3.34.198. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55528$auto$opt_dff.cc:219:make_patterns_logic$5720
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.34.198.1. Executing ABC.

3.34.199. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55565$auto$opt_dff.cc:219:make_patterns_logic$5731
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.34.199.1. Executing ABC.

3.34.200. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55626$auto$opt_dff.cc:219:make_patterns_logic$5742
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.34.200.1. Executing ABC.

3.34.201. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55663$auto$opt_dff.cc:219:make_patterns_logic$5753
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.34.201.1. Executing ABC.

yosys> abc -dff

3.35. Executing ABC pass (technology mapping using ABC).

3.35.1. Summary of detected clock domains:
  53 cells in clk=\clk, en=$abc$84590$abc$54602$auto$opt_dff.cc:219:make_patterns_logic$5500, arst={ }, srst={ }
  61 cells in clk=\clk, en=$abc$84553$abc$54565$auto$opt_dff.cc:219:make_patterns_logic$5489, arst={ }, srst={ }
  45 cells in clk=\clk, en=$abc$84508$abc$54504$auto$opt_dff.cc:219:make_patterns_logic$5478, arst={ }, srst={ }
  61 cells in clk=\clk, en=$abc$84471$abc$54467$auto$opt_dff.cc:219:make_patterns_logic$5467, arst={ }, srst={ }
  45 cells in clk=\clk, en=$abc$84426$abc$54406$auto$opt_dff.cc:219:make_patterns_logic$5456, arst={ }, srst={ }
  61 cells in clk=\clk, en=$abc$84389$abc$54369$auto$opt_dff.cc:219:make_patterns_logic$5445, arst={ }, srst={ }
  45 cells in clk=\clk, en=$abc$84344$abc$54308$auto$opt_dff.cc:219:make_patterns_logic$5434, arst={ }, srst={ }
  61 cells in clk=\clk, en=$abc$84709$abc$54737$auto$opt_dff.cc:219:make_patterns_logic$5544, arst={ }, srst={ }
  61 cells in clk=\clk, en=$abc$84307$abc$54247$auto$opt_dff.cc:219:make_patterns_logic$5423, arst={ }, srst={ }
  56 cells in clk=\clk, en=$abc$61952$auto$opt_dff.cc:219:make_patterns_logic$4466, arst={ }, srst={ }
  57 cells in clk=\clk, en=$abc$61989$auto$opt_dff.cc:219:make_patterns_logic$5654, arst={ }, srst={ }
  1928 cells in clk=\clk, en=!$abc$62042$auto$opt_reduce.cc:134:opt_pmux$4013, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$75744$auto$opt_dff.cc:219:make_patterns_logic$6880, arst=\rst, srst={ }
  53 cells in clk=\clk, en=$abc$75780$auto$opt_dff.cc:219:make_patterns_logic$4796, arst={ }, srst={ }
  53 cells in clk=\clk, en=$abc$75825$auto$opt_dff.cc:219:make_patterns_logic$4675, arst={ }, srst={ }
  52 cells in clk=\clk, en=$abc$75870$auto$opt_dff.cc:219:make_patterns_logic$4554, arst={ }, srst={ }
  53 cells in clk=\clk, en=$abc$75914$auto$opt_dff.cc:219:make_patterns_logic$4433, arst={ }, srst={ }
  53 cells in clk=\clk, en=$abc$75959$auto$opt_dff.cc:219:make_patterns_logic$4312, arst={ }, srst={ }
  53 cells in clk=\clk, en=$abc$76004$auto$opt_dff.cc:219:make_patterns_logic$4191, arst={ }, srst={ }
  53 cells in clk=\clk, en=$abc$76049$auto$opt_dff.cc:219:make_patterns_logic$4070, arst={ }, srst={ }
  53 cells in clk=\clk, en=$abc$76094$auto$opt_dff.cc:219:make_patterns_logic$6754, arst={ }, srst={ }
  53 cells in clk=\clk, en=$abc$76139$auto$opt_dff.cc:219:make_patterns_logic$4961, arst={ }, srst={ }
  53 cells in clk=\clk, en=$abc$76184$auto$opt_dff.cc:219:make_patterns_logic$5049, arst={ }, srst={ }
  54 cells in clk=\clk, en=$abc$76229$auto$opt_dff.cc:219:make_patterns_logic$5291, arst={ }, srst={ }
  45 cells in clk=\clk, en=$abc$76274$auto$opt_dff.cc:219:make_patterns_logic$5533, arst={ }, srst={ }
  53 cells in clk=\clk, en=$abc$76319$auto$opt_dff.cc:219:make_patterns_logic$5786, arst={ }, srst={ }
  53 cells in clk=\clk, en=$abc$76364$auto$opt_dff.cc:219:make_patterns_logic$6028, arst={ }, srst={ }
  53 cells in clk=\clk, en=$abc$76409$auto$opt_dff.cc:219:make_patterns_logic$6270, arst={ }, srst={ }
  53 cells in clk=\clk, en=$abc$76454$auto$opt_dff.cc:219:make_patterns_logic$6512, arst={ }, srst={ }
  52 cells in clk=\clk, en=$abc$76499$auto$opt_dff.cc:219:make_patterns_logic$4972, arst={ }, srst={ }
  53 cells in clk=\clk, en=$abc$76544$auto$opt_dff.cc:219:make_patterns_logic$5170, arst={ }, srst={ }
  45 cells in clk=\clk, en=$abc$76589$auto$opt_dff.cc:219:make_patterns_logic$5412, arst={ }, srst={ }
  53 cells in clk=\clk, en=$abc$76634$auto$opt_dff.cc:219:make_patterns_logic$5665, arst={ }, srst={ }
  53 cells in clk=\clk, en=$abc$76679$auto$opt_dff.cc:219:make_patterns_logic$5907, arst={ }, srst={ }
  53 cells in clk=\clk, en=$abc$76724$auto$opt_dff.cc:219:make_patterns_logic$6149, arst={ }, srst={ }
  53 cells in clk=\clk, en=$abc$76769$auto$opt_dff.cc:219:make_patterns_logic$6391, arst={ }, srst={ }
  53 cells in clk=\clk, en=$abc$76814$auto$opt_dff.cc:219:make_patterns_logic$6633, arst={ }, srst={ }
  50 cells in clk=\clk, en=$abc$76859$auto$opt_dff.cc:219:make_patterns_logic$4939, arst={ }, srst={ }
  53 cells in clk=\clk, en=$abc$76903$auto$opt_dff.cc:219:make_patterns_logic$4884, arst={ }, srst={ }
  53 cells in clk=\clk, en=$abc$76948$auto$opt_dff.cc:219:make_patterns_logic$4840, arst={ }, srst={ }
  53 cells in clk=\clk, en=$abc$76993$auto$opt_dff.cc:219:make_patterns_logic$4785, arst={ }, srst={ }
  53 cells in clk=\clk, en=$abc$77038$auto$opt_dff.cc:219:make_patterns_logic$4741, arst={ }, srst={ }
  53 cells in clk=\clk, en=$abc$77083$auto$opt_dff.cc:219:make_patterns_logic$4697, arst={ }, srst={ }
  53 cells in clk=\clk, en=$abc$77128$auto$opt_dff.cc:219:make_patterns_logic$4642, arst={ }, srst={ }
  54 cells in clk=\clk, en=$abc$77173$auto$opt_dff.cc:219:make_patterns_logic$4598, arst={ }, srst={ }
  45 cells in clk=\clk, en=$abc$77218$auto$opt_dff.cc:219:make_patterns_logic$4950, arst={ }, srst={ }
  45 cells in clk=\clk, en=$abc$77258$auto$opt_dff.cc:219:make_patterns_logic$4895, arst={ }, srst={ }
  45 cells in clk=\clk, en=$abc$77295$auto$opt_dff.cc:219:make_patterns_logic$4851, arst={ }, srst={ }
  45 cells in clk=\clk, en=$abc$77332$auto$opt_dff.cc:219:make_patterns_logic$4807, arst={ }, srst={ }
  45 cells in clk=\clk, en=$abc$77369$auto$opt_dff.cc:219:make_patterns_logic$4752, arst={ }, srst={ }
  45 cells in clk=\clk, en=$abc$77406$auto$opt_dff.cc:219:make_patterns_logic$4708, arst={ }, srst={ }
  45 cells in clk=\clk, en=$abc$77443$auto$opt_dff.cc:219:make_patterns_logic$4653, arst={ }, srst={ }
  45 cells in clk=\clk, en=$abc$77480$auto$opt_dff.cc:219:make_patterns_logic$4609, arst={ }, srst={ }
  45 cells in clk=\clk, en=$abc$77517$auto$opt_dff.cc:219:make_patterns_logic$4906, arst={ }, srst={ }
  52 cells in clk=\clk, en=$abc$77554$auto$opt_dff.cc:219:make_patterns_logic$4862, arst={ }, srst={ }
  52 cells in clk=\clk, en=$abc$77598$auto$opt_dff.cc:219:make_patterns_logic$4818, arst={ }, srst={ }
  52 cells in clk=\clk, en=$abc$77642$auto$opt_dff.cc:219:make_patterns_logic$4763, arst={ }, srst={ }
  52 cells in clk=\clk, en=$abc$77686$auto$opt_dff.cc:219:make_patterns_logic$4719, arst={ }, srst={ }
  53 cells in clk=\clk, en=$abc$77730$auto$opt_dff.cc:219:make_patterns_logic$4664, arst={ }, srst={ }
  52 cells in clk=\clk, en=$abc$77775$auto$opt_dff.cc:219:make_patterns_logic$4620, arst={ }, srst={ }
  53 cells in clk=\clk, en=$abc$77819$auto$opt_dff.cc:219:make_patterns_logic$4576, arst={ }, srst={ }
  48 cells in clk=\clk, en=$abc$77863$auto$opt_dff.cc:219:make_patterns_logic$4928, arst={ }, srst={ }
  46 cells in clk=\clk, en=$abc$77901$auto$opt_dff.cc:219:make_patterns_logic$4873, arst={ }, srst={ }
  46 cells in clk=\clk, en=$abc$77939$auto$opt_dff.cc:219:make_patterns_logic$4829, arst={ }, srst={ }
  46 cells in clk=\clk, en=$abc$77977$auto$opt_dff.cc:219:make_patterns_logic$4774, arst={ }, srst={ }
  46 cells in clk=\clk, en=$abc$78015$auto$opt_dff.cc:219:make_patterns_logic$4730, arst={ }, srst={ }
  45 cells in clk=\clk, en=$abc$78053$auto$opt_dff.cc:219:make_patterns_logic$4686, arst={ }, srst={ }
  46 cells in clk=\clk, en=$abc$78090$auto$opt_dff.cc:219:make_patterns_logic$4631, arst={ }, srst={ }
  45 cells in clk=\clk, en=$abc$78128$auto$opt_dff.cc:219:make_patterns_logic$4587, arst={ }, srst={ }
  51 cells in clk=\clk, en=$abc$78166$abc$59250$auto$opt_dff.cc:219:make_patterns_logic$6611, arst={ }, srst={ }
  51 cells in clk=\clk, en=$abc$78209$abc$59666$auto$opt_dff.cc:219:make_patterns_logic$6710, arst={ }, srst={ }
  51 cells in clk=\clk, en=$abc$78252$abc$60058$auto$opt_dff.cc:219:make_patterns_logic$6809, arst={ }, srst={ }
  51 cells in clk=\clk, en=$abc$78295$abc$60458$auto$opt_dff.cc:219:make_patterns_logic$4103, arst={ }, srst={ }
  45 cells in clk=\clk, en=$abc$78338$abc$60826$auto$opt_dff.cc:219:make_patterns_logic$4202, arst={ }, srst={ }
  51 cells in clk=\clk, en=$abc$78375$abc$61242$auto$opt_dff.cc:219:make_patterns_logic$4290, arst={ }, srst={ }
  51 cells in clk=\clk, en=$abc$78418$abc$61658$auto$opt_dff.cc:219:make_patterns_logic$4389, arst={ }, srst={ }
  53 cells in clk=\clk, en=$abc$78461$auto$opt_dff.cc:219:make_patterns_logic$4499, arst={ }, srst={ }
  42 cells in clk=\clk, en=$abc$78506$abc$59152$auto$opt_dff.cc:219:make_patterns_logic$6589, arst={ }, srst={ }
  51 cells in clk=\clk, en=$abc$78546$abc$59568$auto$opt_dff.cc:219:make_patterns_logic$6688, arst={ }, srst={ }
  51 cells in clk=\clk, en=$abc$78589$abc$59960$auto$opt_dff.cc:219:make_patterns_logic$6787, arst={ }, srst={ }
  45 cells in clk=\clk, en=$abc$78632$abc$60336$auto$opt_dff.cc:219:make_patterns_logic$4081, arst={ }, srst={ }
  51 cells in clk=\clk, en=$abc$78669$abc$60752$auto$opt_dff.cc:219:make_patterns_logic$4169, arst={ }, srst={ }
  51 cells in clk=\clk, en=$abc$78712$abc$61144$auto$opt_dff.cc:219:make_patterns_logic$4268, arst={ }, srst={ }
  51 cells in clk=\clk, en=$abc$78755$abc$61560$auto$opt_dff.cc:219:make_patterns_logic$4367, arst={ }, srst={ }
  53 cells in clk=\clk, en=$abc$78798$auto$opt_dff.cc:219:make_patterns_logic$4477, arst={ }, srst={ }
  47 cells in clk=\clk, en=$abc$78841$abc$59189$auto$opt_dff.cc:219:make_patterns_logic$6600, arst={ }, srst={ }
  47 cells in clk=\clk, en=$abc$78880$abc$59605$auto$opt_dff.cc:219:make_patterns_logic$6699, arst={ }, srst={ }
  48 cells in clk=\clk, en=$abc$78919$abc$59997$auto$opt_dff.cc:219:make_patterns_logic$6798, arst={ }, srst={ }
  47 cells in clk=\clk, en=$abc$78958$abc$60397$auto$opt_dff.cc:219:make_patterns_logic$4092, arst={ }, srst={ }
  53 cells in clk=\clk, en=$abc$78997$abc$60789$auto$opt_dff.cc:219:make_patterns_logic$4180, arst={ }, srst={ }
  47 cells in clk=\clk, en=$abc$79042$abc$61181$auto$opt_dff.cc:219:make_patterns_logic$4279, arst={ }, srst={ }
  47 cells in clk=\clk, en=$abc$79081$abc$61597$auto$opt_dff.cc:219:make_patterns_logic$4378, arst={ }, srst={ }
  45 cells in clk=\clk, en=$abc$79120$auto$opt_dff.cc:219:make_patterns_logic$4488, arst={ }, srst={ }
  51 cells in clk=\clk, en=$abc$79159$abc$59470$auto$opt_dff.cc:219:make_patterns_logic$6666, arst={ }, srst={ }
  45 cells in clk=\clk, en=$abc$79202$abc$59838$auto$opt_dff.cc:219:make_patterns_logic$6765, arst={ }, srst={ }
  51 cells in clk=\clk, en=$abc$79239$abc$60254$auto$opt_dff.cc:219:make_patterns_logic$6853, arst={ }, srst={ }
  51 cells in clk=\clk, en=$abc$79282$abc$60654$auto$opt_dff.cc:219:make_patterns_logic$4147, arst={ }, srst={ }
  51 cells in clk=\clk, en=$abc$79325$abc$61046$auto$opt_dff.cc:219:make_patterns_logic$4246, arst={ }, srst={ }
  51 cells in clk=\clk, en=$abc$79368$abc$61462$auto$opt_dff.cc:219:make_patterns_logic$4345, arst={ }, srst={ }
  45 cells in clk=\clk, en=$abc$79411$abc$61830$auto$opt_dff.cc:219:make_patterns_logic$4444, arst={ }, srst={ }
  45 cells in clk=\clk, en=$abc$79448$auto$opt_dff.cc:219:make_patterns_logic$4543, arst={ }, srst={ }
  47 cells in clk=\clk, en=$abc$79485$abc$59507$auto$opt_dff.cc:219:make_patterns_logic$6677, arst={ }, srst={ }
  47 cells in clk=\clk, en=$abc$79524$abc$59899$auto$opt_dff.cc:219:make_patterns_logic$6776, arst={ }, srst={ }
  58 cells in clk=\clk, en=$abc$79563$abc$60291$auto$opt_dff.cc:219:make_patterns_logic$6864, arst={ }, srst={ }
  47 cells in clk=\clk, en=$abc$79608$abc$60691$auto$opt_dff.cc:219:make_patterns_logic$4158, arst={ }, srst={ }
  47 cells in clk=\clk, en=$abc$79647$abc$61083$auto$opt_dff.cc:219:make_patterns_logic$4257, arst={ }, srst={ }
  49 cells in clk=\clk, en=$abc$79686$abc$61499$auto$opt_dff.cc:219:make_patterns_logic$4356, arst={ }, srst={ }
  47 cells in clk=\clk, en=$abc$79725$abc$61891$auto$opt_dff.cc:219:make_patterns_logic$4455, arst={ }, srst={ }
  43 cells in clk=\clk, en=$abc$79770$auto$opt_dff.cc:219:make_patterns_logic$4565, arst={ }, srst={ }
  51 cells in clk=\clk, en=$abc$79810$abc$59287$auto$opt_dff.cc:219:make_patterns_logic$6622, arst={ }, srst={ }
  53 cells in clk=\clk, en=$abc$79853$abc$59703$auto$opt_dff.cc:219:make_patterns_logic$6721, arst={ }, srst={ }
  53 cells in clk=\clk, en=$abc$79898$abc$60095$auto$opt_dff.cc:219:make_patterns_logic$6820, arst={ }, srst={ }
  54 cells in clk=\clk, en=$abc$79943$abc$60495$auto$opt_dff.cc:219:make_patterns_logic$4114, arst={ }, srst={ }
  53 cells in clk=\clk, en=$abc$79988$abc$60887$auto$opt_dff.cc:219:make_patterns_logic$4213, arst={ }, srst={ }
  51 cells in clk=\clk, en=$abc$80033$abc$61279$auto$opt_dff.cc:219:make_patterns_logic$4301, arst={ }, srst={ }
  53 cells in clk=\clk, en=$abc$80076$abc$61695$auto$opt_dff.cc:219:make_patterns_logic$4400, arst={ }, srst={ }
  45 cells in clk=\clk, en=$abc$80121$auto$opt_dff.cc:219:make_patterns_logic$4510, arst={ }, srst={ }
  45 cells in clk=\clk, en=$abc$80158$abc$59348$auto$opt_dff.cc:219:make_patterns_logic$6644, arst={ }, srst={ }
  45 cells in clk=\clk, en=$abc$80195$abc$59764$auto$opt_dff.cc:219:make_patterns_logic$6732, arst={ }, srst={ }
  45 cells in clk=\clk, en=$abc$80232$abc$60156$auto$opt_dff.cc:219:make_patterns_logic$6831, arst={ }, srst={ }
  45 cells in clk=\clk, en=$abc$80269$abc$60556$auto$opt_dff.cc:219:make_patterns_logic$4125, arst={ }, srst={ }
  45 cells in clk=\clk, en=$abc$80306$abc$60948$auto$opt_dff.cc:219:make_patterns_logic$4224, arst={ }, srst={ }
  45 cells in clk=\clk, en=$abc$80343$abc$61340$auto$opt_dff.cc:219:make_patterns_logic$4323, arst={ }, srst={ }
  45 cells in clk=\clk, en=$abc$80380$abc$61756$auto$opt_dff.cc:219:make_patterns_logic$4411, arst={ }, srst={ }
  46 cells in clk=\clk, en=$abc$80417$auto$opt_dff.cc:219:make_patterns_logic$4521, arst={ }, srst={ }
  47 cells in clk=\clk, en=$abc$80461$abc$59409$auto$opt_dff.cc:219:make_patterns_logic$6655, arst={ }, srst={ }
  47 cells in clk=\clk, en=$abc$80500$abc$59801$auto$opt_dff.cc:219:make_patterns_logic$6743, arst={ }, srst={ }
  47 cells in clk=\clk, en=$abc$80539$abc$60193$auto$opt_dff.cc:219:make_patterns_logic$6842, arst={ }, srst={ }
  47 cells in clk=\clk, en=$abc$80578$abc$60593$auto$opt_dff.cc:219:make_patterns_logic$4136, arst={ }, srst={ }
  47 cells in clk=\clk, en=$abc$80617$abc$60985$auto$opt_dff.cc:219:make_patterns_logic$4235, arst={ }, srst={ }
  47 cells in clk=\clk, en=$abc$80656$abc$61401$auto$opt_dff.cc:219:make_patterns_logic$4334, arst={ }, srst={ }
  47 cells in clk=\clk, en=$abc$80695$abc$61793$auto$opt_dff.cc:219:make_patterns_logic$4422, arst={ }, srst={ }
  50 cells in clk=\clk, en=$abc$84262$abc$54186$auto$opt_dff.cc:219:make_patterns_logic$5401, arst={ }, srst={ }
  53 cells in clk=\clk, en=$abc$84225$abc$54149$auto$opt_dff.cc:219:make_patterns_logic$5390, arst={ }, srst={ }
  45 cells in clk=\clk, en=$abc$84180$abc$54088$auto$opt_dff.cc:219:make_patterns_logic$5379, arst={ }, srst={ }
  49 cells in clk=\clk, en=$abc$84143$abc$54051$auto$opt_dff.cc:219:make_patterns_logic$5368, arst={ }, srst={ }
  53 cells in clk=\clk, en=$abc$84746$abc$54798$auto$opt_dff.cc:219:make_patterns_logic$5555, arst={ }, srst={ }
  45 cells in clk=\clk, en=$abc$84791$abc$54859$auto$opt_dff.cc:219:make_patterns_logic$5566, arst={ }, srst={ }
  50 cells in clk=\clk, en=$abc$84828$abc$54896$auto$opt_dff.cc:219:make_patterns_logic$5577, arst={ }, srst={ }
  56 cells in clk=\clk, en=$abc$84061$abc$53953$auto$opt_dff.cc:219:make_patterns_logic$5346, arst={ }, srst={ }
  45 cells in clk=\clk, en=$abc$84016$abc$53892$auto$opt_dff.cc:219:make_patterns_logic$5335, arst={ }, srst={ }
  54 cells in clk=\clk, en=$abc$83979$abc$53855$auto$opt_dff.cc:219:make_patterns_logic$5324, arst={ }, srst={ }
  46 cells in clk=\clk, en=$abc$83934$abc$53794$auto$opt_dff.cc:219:make_patterns_logic$5313, arst={ }, srst={ }
  45 cells in clk=\clk, en=$abc$83897$abc$53733$auto$opt_dff.cc:219:make_patterns_logic$5302, arst={ }, srst={ }
  53 cells in clk=\clk, en=$abc$83860$abc$53696$auto$opt_dff.cc:219:make_patterns_logic$5280, arst={ }, srst={ }
  53 cells in clk=\clk, en=$abc$83823$abc$53659$auto$opt_dff.cc:219:make_patterns_logic$5269, arst={ }, srst={ }
  46 cells in clk=\clk, en=$abc$83778$abc$53598$auto$opt_dff.cc:219:make_patterns_logic$5258, arst={ }, srst={ }
  54 cells in clk=\clk, en=$abc$83741$abc$53561$auto$opt_dff.cc:219:make_patterns_logic$5247, arst={ }, srst={ }
  46 cells in clk=\clk, en=$abc$83696$abc$53500$auto$opt_dff.cc:219:make_patterns_logic$5236, arst={ }, srst={ }
  54 cells in clk=\clk, en=$abc$83659$abc$53463$auto$opt_dff.cc:219:make_patterns_logic$5225, arst={ }, srst={ }
  45 cells in clk=\clk, en=$abc$83614$abc$53402$auto$opt_dff.cc:219:make_patterns_logic$5214, arst={ }, srst={ }
  54 cells in clk=\clk, en=$abc$83577$abc$53365$auto$opt_dff.cc:219:make_patterns_logic$5203, arst={ }, srst={ }
  45 cells in clk=\clk, en=$abc$83532$abc$53304$auto$opt_dff.cc:219:make_patterns_logic$5192, arst={ }, srst={ }
  45 cells in clk=\clk, en=$abc$83495$abc$53243$auto$opt_dff.cc:219:make_patterns_logic$5181, arst={ }, srst={ }
  45 cells in clk=\clk, en=$abc$83450$abc$53182$auto$opt_dff.cc:219:make_patterns_logic$5159, arst={ }, srst={ }
  53 cells in clk=\clk, en=$abc$83413$abc$53145$auto$opt_dff.cc:219:make_patterns_logic$5148, arst={ }, srst={ }
  45 cells in clk=\clk, en=$abc$83368$abc$53084$auto$opt_dff.cc:219:make_patterns_logic$5137, arst={ }, srst={ }
  54 cells in clk=\clk, en=$abc$83329$abc$53045$auto$opt_dff.cc:219:make_patterns_logic$5126, arst={ }, srst={ }
  46 cells in clk=\clk, en=$abc$83284$abc$52984$auto$opt_dff.cc:219:make_patterns_logic$5115, arst={ }, srst={ }
  53 cells in clk=\clk, en=$abc$83247$abc$52947$auto$opt_dff.cc:219:make_patterns_logic$5104, arst={ }, srst={ }
  45 cells in clk=\clk, en=$abc$83202$abc$52886$auto$opt_dff.cc:219:make_patterns_logic$5093, arst={ }, srst={ }
  53 cells in clk=\clk, en=$abc$83165$abc$52849$auto$opt_dff.cc:219:make_patterns_logic$5082, arst={ }, srst={ }
  45 cells in clk=\clk, en=$abc$83120$abc$52788$auto$opt_dff.cc:219:make_patterns_logic$5071, arst={ }, srst={ }
  45 cells in clk=\clk, en=$abc$83083$abc$52727$auto$opt_dff.cc:219:make_patterns_logic$5060, arst={ }, srst={ }
  45 cells in clk=\clk, en=$abc$83046$abc$52666$auto$opt_dff.cc:219:make_patterns_logic$5038, arst={ }, srst={ }
  53 cells in clk=\clk, en=$abc$83009$abc$52629$auto$opt_dff.cc:219:make_patterns_logic$5027, arst={ }, srst={ }
  45 cells in clk=\clk, en=$abc$82964$abc$52568$auto$opt_dff.cc:219:make_patterns_logic$5016, arst={ }, srst={ }
  53 cells in clk=\clk, en=$abc$82927$abc$52531$auto$opt_dff.cc:219:make_patterns_logic$5005, arst={ }, srst={ }
  45 cells in clk=\clk, en=$abc$82882$abc$52470$auto$opt_dff.cc:219:make_patterns_logic$4994, arst={ }, srst={ }
  45 cells in clk=\clk, en=$abc$82845$abc$52409$auto$opt_dff.cc:219:make_patterns_logic$4983, arst={ }, srst={ }
  45 cells in clk=\clk, en=$abc$82808$abc$52348$auto$opt_dff.cc:219:make_patterns_logic$4059, arst={ }, srst={ }
  5 cells in clk=\clk, en=$abc$82801$abc$52338$auto$opt_dff.cc:219:make_patterns_logic$4027, arst=\rst, srst={ }
  38 cells in clk=\clk, en=$abc$82761$abc$52299$auto$opt_dff.cc:219:make_patterns_logic$4048, arst={ }, srst=!$abc$82761$abc$52299$auto$rtlil.cc:2398:Or$10026
  20 cells in clk=\clk, en=$abc$80987$abc$50160$memory\key$wren[6][0][0]$y$49789, arst={ }, srst={ }
  18 cells in clk=\clk, en=$abc$80960$abc$50133$memory\key$wren[2][0][0]$y$49759, arst={ }, srst={ }
  18 cells in clk=\clk, en=$abc$80933$abc$50106$memory\key$wren[4][0][0]$y$49775, arst={ }, srst={ }
  9 cells in clk=\clk, en=$abc$80907$abc$50080$memory\key$wren[5][0][0]$y$49781, arst={ }, srst={ }
  10 cells in clk=\clk, en=$abc$80881$abc$50054$memory\key$wren[3][0][0]$y$49765, arst={ }, srst={ }
  21 cells in clk=\clk, en=$abc$80855$abc$50028$memory\key$wren[1][0][0]$y$49749, arst={ }, srst={ }
  11 cells in clk=\clk, en=$abc$80827$abc$50001$memory\key$wren[0][0][0]$y$49741, arst={ }, srst={ }
  35 cells in clk=\clk, en=$abc$80773$auto$opt_dff.cc:219:make_patterns_logic$4917, arst={ }, srst={ }
  51 cells in clk=\clk, en=$abc$84955$abc$55055$auto$opt_dff.cc:219:make_patterns_logic$5610, arst={ }, srst={ }
  57 cells in clk=\clk, en=$abc$80734$auto$opt_dff.cc:219:make_patterns_logic$4532, arst={ }, srst={ }
  53 cells in clk=\clk, en=$abc$59091$auto$opt_dff.cc:219:make_patterns_logic$6578, arst={ }, srst={ }
  53 cells in clk=\clk, en=$abc$59054$auto$opt_dff.cc:219:make_patterns_logic$6567, arst={ }, srst={ }
  46 cells in clk=\clk, en=$abc$58993$auto$opt_dff.cc:219:make_patterns_logic$6556, arst={ }, srst={ }
  53 cells in clk=\clk, en=$abc$58956$auto$opt_dff.cc:219:make_patterns_logic$6545, arst={ }, srst={ }
  45 cells in clk=\clk, en=$abc$58895$auto$opt_dff.cc:219:make_patterns_logic$6534, arst={ }, srst={ }
  54 cells in clk=\clk, en=$abc$84635$abc$54663$auto$opt_dff.cc:219:make_patterns_logic$5511, arst={ }, srst={ }
  45 cells in clk=\clk, en=$abc$58834$auto$opt_dff.cc:219:make_patterns_logic$6523, arst={ }, srst={ }
  53 cells in clk=\clk, en=$abc$58797$auto$opt_dff.cc:219:make_patterns_logic$6501, arst={ }, srst={ }
  53 cells in clk=\clk, en=$abc$58760$auto$opt_dff.cc:219:make_patterns_logic$6490, arst={ }, srst={ }
  45 cells in clk=\clk, en=$abc$58699$auto$opt_dff.cc:219:make_patterns_logic$6479, arst={ }, srst={ }
  53 cells in clk=\clk, en=$abc$58662$auto$opt_dff.cc:219:make_patterns_logic$6468, arst={ }, srst={ }
  45 cells in clk=\clk, en=$abc$58601$auto$opt_dff.cc:219:make_patterns_logic$6457, arst={ }, srst={ }
  53 cells in clk=\clk, en=$abc$58564$auto$opt_dff.cc:219:make_patterns_logic$6446, arst={ }, srst={ }
  46 cells in clk=\clk, en=$abc$58503$auto$opt_dff.cc:219:make_patterns_logic$6435, arst={ }, srst={ }
  53 cells in clk=\clk, en=$abc$58466$auto$opt_dff.cc:219:make_patterns_logic$6424, arst={ }, srst={ }
  46 cells in clk=\clk, en=$abc$58405$auto$opt_dff.cc:219:make_patterns_logic$6413, arst={ }, srst={ }
  46 cells in clk=\clk, en=$abc$58344$auto$opt_dff.cc:219:make_patterns_logic$6402, arst={ }, srst={ }
  45 cells in clk=\clk, en=$abc$58283$auto$opt_dff.cc:219:make_patterns_logic$6380, arst={ }, srst={ }
  54 cells in clk=\clk, en=$abc$58246$auto$opt_dff.cc:219:make_patterns_logic$6369, arst={ }, srst={ }
  46 cells in clk=\clk, en=$abc$58185$auto$opt_dff.cc:219:make_patterns_logic$6358, arst={ }, srst={ }
  53 cells in clk=\clk, en=$abc$58148$auto$opt_dff.cc:219:make_patterns_logic$6347, arst={ }, srst={ }
  45 cells in clk=\clk, en=$abc$58087$auto$opt_dff.cc:219:make_patterns_logic$6336, arst={ }, srst={ }
  53 cells in clk=\clk, en=$abc$84672$abc$54700$auto$opt_dff.cc:219:make_patterns_logic$5522, arst={ }, srst={ }
  53 cells in clk=\clk, en=$abc$58050$auto$opt_dff.cc:219:make_patterns_logic$6325, arst={ }, srst={ }
  45 cells in clk=\clk, en=$abc$57989$auto$opt_dff.cc:219:make_patterns_logic$6314, arst={ }, srst={ }
  53 cells in clk=\clk, en=$abc$57952$auto$opt_dff.cc:219:make_patterns_logic$6303, arst={ }, srst={ }
  46 cells in clk=\clk, en=$abc$57891$auto$opt_dff.cc:219:make_patterns_logic$6292, arst={ }, srst={ }
  47 cells in clk=\clk, en=$abc$57830$auto$opt_dff.cc:219:make_patterns_logic$6281, arst={ }, srst={ }
  55 cells in clk=\clk, en=$abc$57793$auto$opt_dff.cc:219:make_patterns_logic$6259, arst={ }, srst={ }
  55 cells in clk=\clk, en=$abc$57756$auto$opt_dff.cc:219:make_patterns_logic$6248, arst={ }, srst={ }
  46 cells in clk=\clk, en=$abc$57695$auto$opt_dff.cc:219:make_patterns_logic$6237, arst={ }, srst={ }
  54 cells in clk=\clk, en=$abc$57658$auto$opt_dff.cc:219:make_patterns_logic$6226, arst={ }, srst={ }
  46 cells in clk=\clk, en=$abc$57597$auto$opt_dff.cc:219:make_patterns_logic$6215, arst={ }, srst={ }
  54 cells in clk=\clk, en=$abc$57560$auto$opt_dff.cc:219:make_patterns_logic$6204, arst={ }, srst={ }
  46 cells in clk=\clk, en=$abc$57499$auto$opt_dff.cc:219:make_patterns_logic$6193, arst={ }, srst={ }
  54 cells in clk=\clk, en=$abc$57462$auto$opt_dff.cc:219:make_patterns_logic$6182, arst={ }, srst={ }
  46 cells in clk=\clk, en=$abc$57401$auto$opt_dff.cc:219:make_patterns_logic$6171, arst={ }, srst={ }
  46 cells in clk=\clk, en=$abc$57340$auto$opt_dff.cc:219:make_patterns_logic$6160, arst={ }, srst={ }
  46 cells in clk=\clk, en=$abc$57279$auto$opt_dff.cc:219:make_patterns_logic$6138, arst={ }, srst={ }
  54 cells in clk=\clk, en=$abc$57242$auto$opt_dff.cc:219:make_patterns_logic$6127, arst={ }, srst={ }
  46 cells in clk=\clk, en=$abc$57181$auto$opt_dff.cc:219:make_patterns_logic$6116, arst={ }, srst={ }
  54 cells in clk=\clk, en=$abc$57144$auto$opt_dff.cc:219:make_patterns_logic$6105, arst={ }, srst={ }
  46 cells in clk=\clk, en=$abc$57083$auto$opt_dff.cc:219:make_patterns_logic$6094, arst={ }, srst={ }
  54 cells in clk=\clk, en=$abc$57046$auto$opt_dff.cc:219:make_patterns_logic$6083, arst={ }, srst={ }
  46 cells in clk=\clk, en=$abc$56985$auto$opt_dff.cc:219:make_patterns_logic$6072, arst={ }, srst={ }
  54 cells in clk=\clk, en=$abc$56948$auto$opt_dff.cc:219:make_patterns_logic$6061, arst={ }, srst={ }
  46 cells in clk=\clk, en=$abc$56887$auto$opt_dff.cc:219:make_patterns_logic$6050, arst={ }, srst={ }
  46 cells in clk=\clk, en=$abc$56826$auto$opt_dff.cc:219:make_patterns_logic$6039, arst={ }, srst={ }
  56 cells in clk=\clk, en=$abc$56789$auto$opt_dff.cc:219:make_patterns_logic$6017, arst={ }, srst={ }
  54 cells in clk=\clk, en=$abc$56752$auto$opt_dff.cc:219:make_patterns_logic$6006, arst={ }, srst={ }
  46 cells in clk=\clk, en=$abc$56691$auto$opt_dff.cc:219:make_patterns_logic$5995, arst={ }, srst={ }
  54 cells in clk=\clk, en=$abc$56654$auto$opt_dff.cc:219:make_patterns_logic$5984, arst={ }, srst={ }
  46 cells in clk=\clk, en=$abc$56593$auto$opt_dff.cc:219:make_patterns_logic$5973, arst={ }, srst={ }
  54 cells in clk=\clk, en=$abc$56556$auto$opt_dff.cc:219:make_patterns_logic$5962, arst={ }, srst={ }
  46 cells in clk=\clk, en=$abc$56495$auto$opt_dff.cc:219:make_patterns_logic$5951, arst={ }, srst={ }
  54 cells in clk=\clk, en=$abc$56458$auto$opt_dff.cc:219:make_patterns_logic$5940, arst={ }, srst={ }
  46 cells in clk=\clk, en=$abc$56397$auto$opt_dff.cc:219:make_patterns_logic$5929, arst={ }, srst={ }
  46 cells in clk=\clk, en=$abc$56336$auto$opt_dff.cc:219:make_patterns_logic$5918, arst={ }, srst={ }
  48 cells in clk=\clk, en=$abc$56275$auto$opt_dff.cc:219:make_patterns_logic$5896, arst={ }, srst={ }
  54 cells in clk=\clk, en=$abc$56238$auto$opt_dff.cc:219:make_patterns_logic$5885, arst={ }, srst={ }
  46 cells in clk=\clk, en=$abc$56177$auto$opt_dff.cc:219:make_patterns_logic$5874, arst={ }, srst={ }
  54 cells in clk=\clk, en=$abc$56140$auto$opt_dff.cc:219:make_patterns_logic$5863, arst={ }, srst={ }
  46 cells in clk=\clk, en=$abc$56079$auto$opt_dff.cc:219:make_patterns_logic$5852, arst={ }, srst={ }
  54 cells in clk=\clk, en=$abc$56042$auto$opt_dff.cc:219:make_patterns_logic$5841, arst={ }, srst={ }
  46 cells in clk=\clk, en=$abc$55981$auto$opt_dff.cc:219:make_patterns_logic$5830, arst={ }, srst={ }
  54 cells in clk=\clk, en=$abc$55944$auto$opt_dff.cc:219:make_patterns_logic$5819, arst={ }, srst={ }
  46 cells in clk=\clk, en=$abc$55883$auto$opt_dff.cc:219:make_patterns_logic$5808, arst={ }, srst={ }
  53 cells in clk=\clk, en=$abc$84098$abc$53990$auto$opt_dff.cc:219:make_patterns_logic$5357, arst={ }, srst={ }
  1739 cells in clk=\clk, en=$abc$81021$abc$50194$auto$opt_dff.cc:219:make_patterns_logic$6871, arst={ }, srst=$abc$81021$abc$50194$auto$rtlil.cc:2547:NotGate$48637
  51 cells in clk=\clk, en=$abc$84873$abc$54957$auto$opt_dff.cc:219:make_patterns_logic$5588, arst={ }, srst={ }
  51 cells in clk=\clk, en=$abc$84910$abc$54994$auto$opt_dff.cc:219:make_patterns_logic$5599, arst={ }, srst={ }
  46 cells in clk=\clk, en=$abc$55822$auto$opt_dff.cc:219:make_patterns_logic$5797, arst={ }, srst={ }
  7364 cells in clk=\clk, en=$abc$68383$auto$opt_dff.cc:219:make_patterns_logic$4034, arst=\rst, srst={ }
  38 cells in clk=\clk, en=$abc$55761$auto$opt_dff.cc:219:make_patterns_logic$5775, arst={ }, srst={ }
  54 cells in clk=\clk, en=$abc$55724$auto$opt_dff.cc:219:make_patterns_logic$5764, arst={ }, srst={ }
  54 cells in clk=\clk, en=$abc$85365$abc$55626$auto$opt_dff.cc:219:make_patterns_logic$5742, arst={ }, srst={ }
  46 cells in clk=\clk, en=$abc$85320$abc$55565$auto$opt_dff.cc:219:make_patterns_logic$5731, arst={ }, srst={ }
  54 cells in clk=\clk, en=$abc$85283$abc$55528$auto$opt_dff.cc:219:make_patterns_logic$5720, arst={ }, srst={ }
  46 cells in clk=\clk, en=$abc$85238$abc$55467$auto$opt_dff.cc:219:make_patterns_logic$5709, arst={ }, srst={ }
  54 cells in clk=\clk, en=$abc$85201$abc$55430$auto$opt_dff.cc:219:make_patterns_logic$5698, arst={ }, srst={ }
  46 cells in clk=\clk, en=$abc$85156$abc$55369$auto$opt_dff.cc:219:make_patterns_logic$5687, arst={ }, srst={ }
  46 cells in clk=\clk, en=$abc$85119$abc$55308$auto$opt_dff.cc:219:make_patterns_logic$5676, arst={ }, srst={ }
  55 cells in clk=\clk, en=$abc$85074$abc$55190$auto$opt_dff.cc:219:make_patterns_logic$5643, arst={ }, srst={ }
  50 cells in clk=\clk, en=$abc$85037$abc$55153$auto$opt_dff.cc:219:make_patterns_logic$5632, arst={ }, srst={ }
  59 cells in clk=\clk, en=$abc$84992$abc$55092$auto$opt_dff.cc:219:make_patterns_logic$5621, arst={ }, srst={ }
  51 cells in clk=\clk, en=$abc$85402$abc$55663$auto$opt_dff.cc:219:make_patterns_logic$5753, arst={ }, srst={ }

3.35.2. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$84590$abc$54602$auto$opt_dff.cc:219:make_patterns_logic$5500
Extracted 53 gates and 92 wires to a netlist network with 39 inputs and 29 outputs.

3.35.2.1. Executing ABC.

3.35.3. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$84553$abc$54565$auto$opt_dff.cc:219:make_patterns_logic$5489
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.35.3.1. Executing ABC.

3.35.4. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$84508$abc$54504$auto$opt_dff.cc:219:make_patterns_logic$5478
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.35.4.1. Executing ABC.

3.35.5. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$84471$abc$54467$auto$opt_dff.cc:219:make_patterns_logic$5467
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.35.5.1. Executing ABC.

3.35.6. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$84426$abc$54406$auto$opt_dff.cc:219:make_patterns_logic$5456
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.35.6.1. Executing ABC.

3.35.7. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$84389$abc$54369$auto$opt_dff.cc:219:make_patterns_logic$5445
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.35.7.1. Executing ABC.

3.35.8. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$84344$abc$54308$auto$opt_dff.cc:219:make_patterns_logic$5434
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.35.8.1. Executing ABC.

3.35.9. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$84709$abc$54737$auto$opt_dff.cc:219:make_patterns_logic$5544
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.35.9.1. Executing ABC.

3.35.10. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$84307$abc$54247$auto$opt_dff.cc:219:make_patterns_logic$5423
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.35.10.1. Executing ABC.

3.35.11. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$61952$auto$opt_dff.cc:219:make_patterns_logic$4466
Extracted 56 gates and 98 wires to a netlist network with 42 inputs and 32 outputs.

3.35.11.1. Executing ABC.

3.35.12. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$61989$auto$opt_dff.cc:219:make_patterns_logic$5654
Extracted 57 gates and 101 wires to a netlist network with 44 inputs and 33 outputs.

3.35.12.1. Executing ABC.

3.35.13. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by !$abc$62042$auto$opt_reduce.cc:134:opt_pmux$4013, asynchronously reset by \rst
Extracted 1918 gates and 4499 wires to a netlist network with 2581 inputs and 1194 outputs.

3.35.13.1. Executing ABC.

3.35.14. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$75744$auto$opt_dff.cc:219:make_patterns_logic$6880, asynchronously reset by \rst
Extracted 28 gates and 38 wires to a netlist network with 10 inputs and 9 outputs.

3.35.14.1. Executing ABC.

3.35.15. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$75780$auto$opt_dff.cc:219:make_patterns_logic$4796
Extracted 53 gates and 95 wires to a netlist network with 42 inputs and 33 outputs.

3.35.15.1. Executing ABC.

3.35.16. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$75825$auto$opt_dff.cc:219:make_patterns_logic$4675
Extracted 53 gates and 95 wires to a netlist network with 42 inputs and 33 outputs.

3.35.16.1. Executing ABC.

3.35.17. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$75870$auto$opt_dff.cc:219:make_patterns_logic$4554
Extracted 52 gates and 95 wires to a netlist network with 43 inputs and 32 outputs.

3.35.17.1. Executing ABC.

3.35.18. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$75914$auto$opt_dff.cc:219:make_patterns_logic$4433
Extracted 53 gates and 95 wires to a netlist network with 42 inputs and 33 outputs.

3.35.18.1. Executing ABC.

3.35.19. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$75959$auto$opt_dff.cc:219:make_patterns_logic$4312
Extracted 53 gates and 95 wires to a netlist network with 42 inputs and 33 outputs.

3.35.19.1. Executing ABC.

3.35.20. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$76004$auto$opt_dff.cc:219:make_patterns_logic$4191
Extracted 53 gates and 95 wires to a netlist network with 42 inputs and 33 outputs.

3.35.20.1. Executing ABC.

3.35.21. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$76049$auto$opt_dff.cc:219:make_patterns_logic$4070
Extracted 53 gates and 95 wires to a netlist network with 42 inputs and 33 outputs.

3.35.21.1. Executing ABC.

3.35.22. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$76094$auto$opt_dff.cc:219:make_patterns_logic$6754
Extracted 53 gates and 95 wires to a netlist network with 42 inputs and 33 outputs.

3.35.22.1. Executing ABC.

3.35.23. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$76139$auto$opt_dff.cc:219:make_patterns_logic$4961
Extracted 53 gates and 95 wires to a netlist network with 42 inputs and 33 outputs.

3.35.23.1. Executing ABC.

3.35.24. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$76184$auto$opt_dff.cc:219:make_patterns_logic$5049
Extracted 53 gates and 95 wires to a netlist network with 42 inputs and 33 outputs.

3.35.24.1. Executing ABC.

3.35.25. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$76229$auto$opt_dff.cc:219:make_patterns_logic$5291
Extracted 54 gates and 96 wires to a netlist network with 42 inputs and 34 outputs.

3.35.25.1. Executing ABC.

3.35.26. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$76274$auto$opt_dff.cc:219:make_patterns_logic$5533
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.35.26.1. Executing ABC.

3.35.27. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$76319$auto$opt_dff.cc:219:make_patterns_logic$5786
Extracted 53 gates and 95 wires to a netlist network with 42 inputs and 33 outputs.

3.35.27.1. Executing ABC.

3.35.28. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$76364$auto$opt_dff.cc:219:make_patterns_logic$6028
Extracted 53 gates and 95 wires to a netlist network with 42 inputs and 33 outputs.

3.35.28.1. Executing ABC.

3.35.29. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$76409$auto$opt_dff.cc:219:make_patterns_logic$6270
Extracted 53 gates and 95 wires to a netlist network with 42 inputs and 33 outputs.

3.35.29.1. Executing ABC.

3.35.30. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$76454$auto$opt_dff.cc:219:make_patterns_logic$6512
Extracted 53 gates and 95 wires to a netlist network with 42 inputs and 33 outputs.

3.35.30.1. Executing ABC.

3.35.31. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$76499$auto$opt_dff.cc:219:make_patterns_logic$4972
Extracted 52 gates and 93 wires to a netlist network with 41 inputs and 33 outputs.

3.35.31.1. Executing ABC.

3.35.32. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$76544$auto$opt_dff.cc:219:make_patterns_logic$5170
Extracted 53 gates and 95 wires to a netlist network with 42 inputs and 33 outputs.

3.35.32.1. Executing ABC.

3.35.33. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$76589$auto$opt_dff.cc:219:make_patterns_logic$5412
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.35.33.1. Executing ABC.

3.35.34. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$76634$auto$opt_dff.cc:219:make_patterns_logic$5665
Extracted 53 gates and 95 wires to a netlist network with 42 inputs and 33 outputs.

3.35.34.1. Executing ABC.

3.35.35. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$76679$auto$opt_dff.cc:219:make_patterns_logic$5907
Extracted 53 gates and 95 wires to a netlist network with 42 inputs and 33 outputs.

3.35.35.1. Executing ABC.

3.35.36. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$76724$auto$opt_dff.cc:219:make_patterns_logic$6149
Extracted 53 gates and 95 wires to a netlist network with 42 inputs and 33 outputs.

3.35.36.1. Executing ABC.

3.35.37. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$76769$auto$opt_dff.cc:219:make_patterns_logic$6391
Extracted 53 gates and 95 wires to a netlist network with 42 inputs and 33 outputs.

3.35.37.1. Executing ABC.

3.35.38. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$76814$auto$opt_dff.cc:219:make_patterns_logic$6633
Extracted 53 gates and 95 wires to a netlist network with 42 inputs and 33 outputs.

3.35.38.1. Executing ABC.

3.35.39. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$76859$auto$opt_dff.cc:219:make_patterns_logic$4939
Extracted 50 gates and 91 wires to a netlist network with 41 inputs and 30 outputs.

3.35.39.1. Executing ABC.

3.35.40. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$76903$auto$opt_dff.cc:219:make_patterns_logic$4884
Extracted 53 gates and 95 wires to a netlist network with 42 inputs and 33 outputs.

3.35.40.1. Executing ABC.

3.35.41. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$76948$auto$opt_dff.cc:219:make_patterns_logic$4840
Extracted 53 gates and 95 wires to a netlist network with 42 inputs and 33 outputs.

3.35.41.1. Executing ABC.

3.35.42. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$76993$auto$opt_dff.cc:219:make_patterns_logic$4785
Extracted 53 gates and 95 wires to a netlist network with 42 inputs and 33 outputs.

3.35.42.1. Executing ABC.

3.35.43. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$77038$auto$opt_dff.cc:219:make_patterns_logic$4741
Extracted 53 gates and 95 wires to a netlist network with 42 inputs and 33 outputs.

3.35.43.1. Executing ABC.

3.35.44. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$77083$auto$opt_dff.cc:219:make_patterns_logic$4697
Extracted 53 gates and 95 wires to a netlist network with 42 inputs and 33 outputs.

3.35.44.1. Executing ABC.

3.35.45. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$77128$auto$opt_dff.cc:219:make_patterns_logic$4642
Extracted 53 gates and 95 wires to a netlist network with 42 inputs and 33 outputs.

3.35.45.1. Executing ABC.

3.35.46. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$77173$auto$opt_dff.cc:219:make_patterns_logic$4598
Extracted 54 gates and 97 wires to a netlist network with 43 inputs and 33 outputs.

3.35.46.1. Executing ABC.

3.35.47. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$77218$auto$opt_dff.cc:219:make_patterns_logic$4950
Extracted 45 gates and 81 wires to a netlist network with 36 inputs and 25 outputs.

3.35.47.1. Executing ABC.

3.35.48. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$77258$auto$opt_dff.cc:219:make_patterns_logic$4895
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.35.48.1. Executing ABC.

3.35.49. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$77295$auto$opt_dff.cc:219:make_patterns_logic$4851
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.35.49.1. Executing ABC.

3.35.50. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$77332$auto$opt_dff.cc:219:make_patterns_logic$4807
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.35.50.1. Executing ABC.

3.35.51. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$77369$auto$opt_dff.cc:219:make_patterns_logic$4752
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.35.51.1. Executing ABC.

3.35.52. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$77406$auto$opt_dff.cc:219:make_patterns_logic$4708
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.35.52.1. Executing ABC.

3.35.53. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$77443$auto$opt_dff.cc:219:make_patterns_logic$4653
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.35.53.1. Executing ABC.

3.35.54. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$77480$auto$opt_dff.cc:219:make_patterns_logic$4609
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.35.54.1. Executing ABC.

3.35.55. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$77517$auto$opt_dff.cc:219:make_patterns_logic$4906
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.35.55.1. Executing ABC.

3.35.56. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$77554$auto$opt_dff.cc:219:make_patterns_logic$4862
Extracted 52 gates and 93 wires to a netlist network with 41 inputs and 32 outputs.

3.35.56.1. Executing ABC.

3.35.57. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$77598$auto$opt_dff.cc:219:make_patterns_logic$4818
Extracted 52 gates and 93 wires to a netlist network with 41 inputs and 32 outputs.

3.35.57.1. Executing ABC.

3.35.58. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$77642$auto$opt_dff.cc:219:make_patterns_logic$4763
Extracted 52 gates and 93 wires to a netlist network with 41 inputs and 32 outputs.

3.35.58.1. Executing ABC.

3.35.59. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$77686$auto$opt_dff.cc:219:make_patterns_logic$4719
Extracted 52 gates and 93 wires to a netlist network with 41 inputs and 32 outputs.

3.35.59.1. Executing ABC.

3.35.60. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$77730$auto$opt_dff.cc:219:make_patterns_logic$4664
Extracted 53 gates and 95 wires to a netlist network with 42 inputs and 33 outputs.

3.35.60.1. Executing ABC.

3.35.61. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$77775$auto$opt_dff.cc:219:make_patterns_logic$4620
Extracted 52 gates and 93 wires to a netlist network with 41 inputs and 32 outputs.

3.35.61.1. Executing ABC.

3.35.62. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$77819$auto$opt_dff.cc:219:make_patterns_logic$4576
Extracted 53 gates and 95 wires to a netlist network with 42 inputs and 33 outputs.

3.35.62.1. Executing ABC.

3.35.63. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$77863$auto$opt_dff.cc:219:make_patterns_logic$4928
Extracted 48 gates and 91 wires to a netlist network with 43 inputs and 28 outputs.

3.35.63.1. Executing ABC.

3.35.64. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$77901$auto$opt_dff.cc:219:make_patterns_logic$4873
Extracted 46 gates and 81 wires to a netlist network with 35 inputs and 26 outputs.

3.35.64.1. Executing ABC.

3.35.65. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$77939$auto$opt_dff.cc:219:make_patterns_logic$4829
Extracted 46 gates and 81 wires to a netlist network with 35 inputs and 26 outputs.

3.35.65.1. Executing ABC.

3.35.66. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$77977$auto$opt_dff.cc:219:make_patterns_logic$4774
Extracted 46 gates and 81 wires to a netlist network with 35 inputs and 26 outputs.

3.35.66.1. Executing ABC.

3.35.67. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$78015$auto$opt_dff.cc:219:make_patterns_logic$4730
Extracted 46 gates and 81 wires to a netlist network with 35 inputs and 26 outputs.

3.35.67.1. Executing ABC.

3.35.68. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$78053$auto$opt_dff.cc:219:make_patterns_logic$4686
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.35.68.1. Executing ABC.

3.35.69. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$78090$auto$opt_dff.cc:219:make_patterns_logic$4631
Extracted 46 gates and 81 wires to a netlist network with 35 inputs and 26 outputs.

3.35.69.1. Executing ABC.

3.35.70. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$78128$auto$opt_dff.cc:219:make_patterns_logic$4587
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.35.70.1. Executing ABC.

3.35.71. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$78166$abc$59250$auto$opt_dff.cc:219:make_patterns_logic$6611
Extracted 51 gates and 91 wires to a netlist network with 40 inputs and 31 outputs.

3.35.71.1. Executing ABC.

3.35.72. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$78209$abc$59666$auto$opt_dff.cc:219:make_patterns_logic$6710
Extracted 51 gates and 91 wires to a netlist network with 40 inputs and 31 outputs.

3.35.72.1. Executing ABC.

3.35.73. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$78252$abc$60058$auto$opt_dff.cc:219:make_patterns_logic$6809
Extracted 51 gates and 91 wires to a netlist network with 40 inputs and 31 outputs.

3.35.73.1. Executing ABC.

3.35.74. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$78295$abc$60458$auto$opt_dff.cc:219:make_patterns_logic$4103
Extracted 51 gates and 91 wires to a netlist network with 40 inputs and 31 outputs.

3.35.74.1. Executing ABC.

3.35.75. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$78338$abc$60826$auto$opt_dff.cc:219:make_patterns_logic$4202
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.35.75.1. Executing ABC.

3.35.76. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$78375$abc$61242$auto$opt_dff.cc:219:make_patterns_logic$4290
Extracted 51 gates and 91 wires to a netlist network with 40 inputs and 31 outputs.

3.35.76.1. Executing ABC.

3.35.77. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$78418$abc$61658$auto$opt_dff.cc:219:make_patterns_logic$4389
Extracted 51 gates and 91 wires to a netlist network with 40 inputs and 31 outputs.

3.35.77.1. Executing ABC.

3.35.78. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$78461$auto$opt_dff.cc:219:make_patterns_logic$4499
Extracted 53 gates and 95 wires to a netlist network with 42 inputs and 33 outputs.

3.35.78.1. Executing ABC.

3.35.79. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$78506$abc$59152$auto$opt_dff.cc:219:make_patterns_logic$6589
Extracted 42 gates and 79 wires to a netlist network with 37 inputs and 22 outputs.

3.35.79.1. Executing ABC.

3.35.80. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$78546$abc$59568$auto$opt_dff.cc:219:make_patterns_logic$6688
Extracted 51 gates and 91 wires to a netlist network with 40 inputs and 31 outputs.

3.35.80.1. Executing ABC.

3.35.81. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$78589$abc$59960$auto$opt_dff.cc:219:make_patterns_logic$6787
Extracted 51 gates and 91 wires to a netlist network with 40 inputs and 31 outputs.

3.35.81.1. Executing ABC.

3.35.82. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$78632$abc$60336$auto$opt_dff.cc:219:make_patterns_logic$4081
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.35.82.1. Executing ABC.

3.35.83. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$78669$abc$60752$auto$opt_dff.cc:219:make_patterns_logic$4169
Extracted 51 gates and 91 wires to a netlist network with 40 inputs and 31 outputs.

3.35.83.1. Executing ABC.

3.35.84. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$78712$abc$61144$auto$opt_dff.cc:219:make_patterns_logic$4268
Extracted 51 gates and 91 wires to a netlist network with 40 inputs and 31 outputs.

3.35.84.1. Executing ABC.

3.35.85. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$78755$abc$61560$auto$opt_dff.cc:219:make_patterns_logic$4367
Extracted 51 gates and 91 wires to a netlist network with 40 inputs and 31 outputs.

3.35.85.1. Executing ABC.

3.35.86. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$78798$auto$opt_dff.cc:219:make_patterns_logic$4477
Extracted 53 gates and 95 wires to a netlist network with 42 inputs and 33 outputs.

3.35.86.1. Executing ABC.

3.35.87. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$78841$abc$59189$auto$opt_dff.cc:219:make_patterns_logic$6600
Extracted 47 gates and 83 wires to a netlist network with 36 inputs and 27 outputs.

3.35.87.1. Executing ABC.

3.35.88. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$78880$abc$59605$auto$opt_dff.cc:219:make_patterns_logic$6699
Extracted 47 gates and 83 wires to a netlist network with 36 inputs and 27 outputs.

3.35.88.1. Executing ABC.

3.35.89. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$78919$abc$59997$auto$opt_dff.cc:219:make_patterns_logic$6798
Extracted 48 gates and 85 wires to a netlist network with 37 inputs and 28 outputs.

3.35.89.1. Executing ABC.

3.35.90. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$78958$abc$60397$auto$opt_dff.cc:219:make_patterns_logic$4092
Extracted 47 gates and 83 wires to a netlist network with 36 inputs and 27 outputs.

3.35.90.1. Executing ABC.

3.35.91. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$78997$abc$60789$auto$opt_dff.cc:219:make_patterns_logic$4180
Extracted 53 gates and 95 wires to a netlist network with 42 inputs and 33 outputs.

3.35.91.1. Executing ABC.

3.35.92. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$79042$abc$61181$auto$opt_dff.cc:219:make_patterns_logic$4279
Extracted 47 gates and 83 wires to a netlist network with 36 inputs and 27 outputs.

3.35.92.1. Executing ABC.

3.35.93. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$79081$abc$61597$auto$opt_dff.cc:219:make_patterns_logic$4378
Extracted 47 gates and 83 wires to a netlist network with 36 inputs and 27 outputs.

3.35.93.1. Executing ABC.

3.35.94. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$79120$auto$opt_dff.cc:219:make_patterns_logic$4488
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.35.94.1. Executing ABC.

3.35.95. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$79159$abc$59470$auto$opt_dff.cc:219:make_patterns_logic$6666
Extracted 51 gates and 91 wires to a netlist network with 40 inputs and 31 outputs.

3.35.95.1. Executing ABC.

3.35.96. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$79202$abc$59838$auto$opt_dff.cc:219:make_patterns_logic$6765
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.35.96.1. Executing ABC.

3.35.97. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$79239$abc$60254$auto$opt_dff.cc:219:make_patterns_logic$6853
Extracted 51 gates and 91 wires to a netlist network with 40 inputs and 31 outputs.

3.35.97.1. Executing ABC.

3.35.98. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$79282$abc$60654$auto$opt_dff.cc:219:make_patterns_logic$4147
Extracted 51 gates and 91 wires to a netlist network with 40 inputs and 31 outputs.

3.35.98.1. Executing ABC.

3.35.99. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$79325$abc$61046$auto$opt_dff.cc:219:make_patterns_logic$4246
Extracted 51 gates and 91 wires to a netlist network with 40 inputs and 31 outputs.

3.35.99.1. Executing ABC.

3.35.100. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$79368$abc$61462$auto$opt_dff.cc:219:make_patterns_logic$4345
Extracted 51 gates and 91 wires to a netlist network with 40 inputs and 31 outputs.

3.35.100.1. Executing ABC.

3.35.101. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$79411$abc$61830$auto$opt_dff.cc:219:make_patterns_logic$4444
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.35.101.1. Executing ABC.

3.35.102. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$79448$auto$opt_dff.cc:219:make_patterns_logic$4543
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.35.102.1. Executing ABC.

3.35.103. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$79485$abc$59507$auto$opt_dff.cc:219:make_patterns_logic$6677
Extracted 47 gates and 83 wires to a netlist network with 36 inputs and 27 outputs.

3.35.103.1. Executing ABC.

3.35.104. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$79524$abc$59899$auto$opt_dff.cc:219:make_patterns_logic$6776
Extracted 47 gates and 83 wires to a netlist network with 36 inputs and 27 outputs.

3.35.104.1. Executing ABC.

3.35.105. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$79563$abc$60291$auto$opt_dff.cc:219:make_patterns_logic$6864
Extracted 58 gates and 105 wires to a netlist network with 47 inputs and 38 outputs.

3.35.105.1. Executing ABC.

3.35.106. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$79608$abc$60691$auto$opt_dff.cc:219:make_patterns_logic$4158
Extracted 47 gates and 83 wires to a netlist network with 36 inputs and 27 outputs.

3.35.106.1. Executing ABC.

3.35.107. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$79647$abc$61083$auto$opt_dff.cc:219:make_patterns_logic$4257
Extracted 47 gates and 83 wires to a netlist network with 36 inputs and 27 outputs.

3.35.107.1. Executing ABC.

3.35.108. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$79686$abc$61499$auto$opt_dff.cc:219:make_patterns_logic$4356
Extracted 49 gates and 86 wires to a netlist network with 37 inputs and 29 outputs.

3.35.108.1. Executing ABC.

3.35.109. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$79725$abc$61891$auto$opt_dff.cc:219:make_patterns_logic$4455
Extracted 47 gates and 83 wires to a netlist network with 36 inputs and 26 outputs.

3.35.109.1. Executing ABC.

3.35.110. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$79770$auto$opt_dff.cc:219:make_patterns_logic$4565
Extracted 43 gates and 76 wires to a netlist network with 33 inputs and 23 outputs.

3.35.110.1. Executing ABC.

3.35.111. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$79810$abc$59287$auto$opt_dff.cc:219:make_patterns_logic$6622
Extracted 51 gates and 91 wires to a netlist network with 40 inputs and 31 outputs.

3.35.111.1. Executing ABC.

3.35.112. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$79853$abc$59703$auto$opt_dff.cc:219:make_patterns_logic$6721
Extracted 53 gates and 95 wires to a netlist network with 42 inputs and 33 outputs.

3.35.112.1. Executing ABC.

3.35.113. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$79898$abc$60095$auto$opt_dff.cc:219:make_patterns_logic$6820
Extracted 53 gates and 95 wires to a netlist network with 42 inputs and 33 outputs.

3.35.113.1. Executing ABC.

3.35.114. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$79943$abc$60495$auto$opt_dff.cc:219:make_patterns_logic$4114
Extracted 54 gates and 97 wires to a netlist network with 43 inputs and 34 outputs.

3.35.114.1. Executing ABC.

3.35.115. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$79988$abc$60887$auto$opt_dff.cc:219:make_patterns_logic$4213
Extracted 53 gates and 95 wires to a netlist network with 42 inputs and 33 outputs.

3.35.115.1. Executing ABC.

3.35.116. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$80033$abc$61279$auto$opt_dff.cc:219:make_patterns_logic$4301
Extracted 51 gates and 91 wires to a netlist network with 40 inputs and 31 outputs.

3.35.116.1. Executing ABC.

3.35.117. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$80076$abc$61695$auto$opt_dff.cc:219:make_patterns_logic$4400
Extracted 53 gates and 95 wires to a netlist network with 42 inputs and 33 outputs.

3.35.117.1. Executing ABC.

3.35.118. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$80121$auto$opt_dff.cc:219:make_patterns_logic$4510
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.35.118.1. Executing ABC.

3.35.119. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$80158$abc$59348$auto$opt_dff.cc:219:make_patterns_logic$6644
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.35.119.1. Executing ABC.

3.35.120. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$80195$abc$59764$auto$opt_dff.cc:219:make_patterns_logic$6732
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.35.120.1. Executing ABC.

3.35.121. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$80232$abc$60156$auto$opt_dff.cc:219:make_patterns_logic$6831
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.35.121.1. Executing ABC.

3.35.122. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$80269$abc$60556$auto$opt_dff.cc:219:make_patterns_logic$4125
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.35.122.1. Executing ABC.

3.35.123. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$80306$abc$60948$auto$opt_dff.cc:219:make_patterns_logic$4224
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.35.123.1. Executing ABC.

3.35.124. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$80343$abc$61340$auto$opt_dff.cc:219:make_patterns_logic$4323
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.35.124.1. Executing ABC.

3.35.125. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$80380$abc$61756$auto$opt_dff.cc:219:make_patterns_logic$4411
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.35.125.1. Executing ABC.

3.35.126. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$80417$auto$opt_dff.cc:219:make_patterns_logic$4521
Extracted 46 gates and 81 wires to a netlist network with 35 inputs and 26 outputs.

3.35.126.1. Executing ABC.

3.35.127. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$80461$abc$59409$auto$opt_dff.cc:219:make_patterns_logic$6655
Extracted 47 gates and 83 wires to a netlist network with 36 inputs and 27 outputs.

3.35.127.1. Executing ABC.

3.35.128. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$80500$abc$59801$auto$opt_dff.cc:219:make_patterns_logic$6743
Extracted 47 gates and 83 wires to a netlist network with 36 inputs and 27 outputs.

3.35.128.1. Executing ABC.

3.35.129. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$80539$abc$60193$auto$opt_dff.cc:219:make_patterns_logic$6842
Extracted 47 gates and 83 wires to a netlist network with 36 inputs and 27 outputs.

3.35.129.1. Executing ABC.

3.35.130. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$80578$abc$60593$auto$opt_dff.cc:219:make_patterns_logic$4136
Extracted 47 gates and 83 wires to a netlist network with 36 inputs and 27 outputs.

3.35.130.1. Executing ABC.

3.35.131. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$80617$abc$60985$auto$opt_dff.cc:219:make_patterns_logic$4235
Extracted 47 gates and 83 wires to a netlist network with 36 inputs and 27 outputs.

3.35.131.1. Executing ABC.

3.35.132. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$80656$abc$61401$auto$opt_dff.cc:219:make_patterns_logic$4334
Extracted 47 gates and 83 wires to a netlist network with 36 inputs and 27 outputs.

3.35.132.1. Executing ABC.

3.35.133. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$80695$abc$61793$auto$opt_dff.cc:219:make_patterns_logic$4422
Extracted 47 gates and 83 wires to a netlist network with 36 inputs and 27 outputs.

3.35.133.1. Executing ABC.

3.35.134. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$84262$abc$54186$auto$opt_dff.cc:219:make_patterns_logic$5401
Extracted 50 gates and 89 wires to a netlist network with 39 inputs and 30 outputs.

3.35.134.1. Executing ABC.

3.35.135. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$84225$abc$54149$auto$opt_dff.cc:219:make_patterns_logic$5390
Extracted 53 gates and 95 wires to a netlist network with 42 inputs and 33 outputs.

3.35.135.1. Executing ABC.

3.35.136. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$84180$abc$54088$auto$opt_dff.cc:219:make_patterns_logic$5379
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.35.136.1. Executing ABC.

3.35.137. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$84143$abc$54051$auto$opt_dff.cc:219:make_patterns_logic$5368
Extracted 49 gates and 87 wires to a netlist network with 38 inputs and 29 outputs.

3.35.137.1. Executing ABC.

3.35.138. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$84746$abc$54798$auto$opt_dff.cc:219:make_patterns_logic$5555
Extracted 53 gates and 95 wires to a netlist network with 42 inputs and 33 outputs.

3.35.138.1. Executing ABC.

3.35.139. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$84791$abc$54859$auto$opt_dff.cc:219:make_patterns_logic$5566
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.35.139.1. Executing ABC.

3.35.140. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$84828$abc$54896$auto$opt_dff.cc:219:make_patterns_logic$5577
Extracted 50 gates and 89 wires to a netlist network with 39 inputs and 30 outputs.

3.35.140.1. Executing ABC.

3.35.141. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$84061$abc$53953$auto$opt_dff.cc:219:make_patterns_logic$5346
Extracted 56 gates and 99 wires to a netlist network with 43 inputs and 33 outputs.

3.35.141.1. Executing ABC.

3.35.142. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$84016$abc$53892$auto$opt_dff.cc:219:make_patterns_logic$5335
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.35.142.1. Executing ABC.

3.35.143. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$83979$abc$53855$auto$opt_dff.cc:219:make_patterns_logic$5324
Extracted 54 gates and 96 wires to a netlist network with 42 inputs and 34 outputs.

3.35.143.1. Executing ABC.

3.35.144. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$83934$abc$53794$auto$opt_dff.cc:219:make_patterns_logic$5313
Extracted 46 gates and 79 wires to a netlist network with 33 inputs and 26 outputs.

3.35.144.1. Executing ABC.

3.35.145. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$83897$abc$53733$auto$opt_dff.cc:219:make_patterns_logic$5302
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.35.145.1. Executing ABC.

3.35.146. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$83860$abc$53696$auto$opt_dff.cc:219:make_patterns_logic$5280
Extracted 53 gates and 95 wires to a netlist network with 42 inputs and 33 outputs.

3.35.146.1. Executing ABC.

3.35.147. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$83823$abc$53659$auto$opt_dff.cc:219:make_patterns_logic$5269
Extracted 53 gates and 95 wires to a netlist network with 42 inputs and 33 outputs.

3.35.147.1. Executing ABC.

3.35.148. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$83778$abc$53598$auto$opt_dff.cc:219:make_patterns_logic$5258
Extracted 46 gates and 79 wires to a netlist network with 33 inputs and 26 outputs.

3.35.148.1. Executing ABC.

3.35.149. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$83741$abc$53561$auto$opt_dff.cc:219:make_patterns_logic$5247
Extracted 54 gates and 96 wires to a netlist network with 42 inputs and 34 outputs.

3.35.149.1. Executing ABC.

3.35.150. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$83696$abc$53500$auto$opt_dff.cc:219:make_patterns_logic$5236
Extracted 46 gates and 79 wires to a netlist network with 33 inputs and 26 outputs.

3.35.150.1. Executing ABC.

3.35.151. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$83659$abc$53463$auto$opt_dff.cc:219:make_patterns_logic$5225
Extracted 54 gates and 96 wires to a netlist network with 42 inputs and 34 outputs.

3.35.151.1. Executing ABC.

3.35.152. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$83614$abc$53402$auto$opt_dff.cc:219:make_patterns_logic$5214
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.35.152.1. Executing ABC.

3.35.153. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$83577$abc$53365$auto$opt_dff.cc:219:make_patterns_logic$5203
Extracted 54 gates and 97 wires to a netlist network with 43 inputs and 34 outputs.

3.35.153.1. Executing ABC.

3.35.154. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$83532$abc$53304$auto$opt_dff.cc:219:make_patterns_logic$5192
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.35.154.1. Executing ABC.

3.35.155. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$83495$abc$53243$auto$opt_dff.cc:219:make_patterns_logic$5181
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.35.155.1. Executing ABC.

3.35.156. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$83450$abc$53182$auto$opt_dff.cc:219:make_patterns_logic$5159
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.35.156.1. Executing ABC.

3.35.157. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$83413$abc$53145$auto$opt_dff.cc:219:make_patterns_logic$5148
Extracted 53 gates and 95 wires to a netlist network with 42 inputs and 33 outputs.

3.35.157.1. Executing ABC.

3.35.158. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$83368$abc$53084$auto$opt_dff.cc:219:make_patterns_logic$5137
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.35.158.1. Executing ABC.

3.35.159. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$83329$abc$53045$auto$opt_dff.cc:219:make_patterns_logic$5126
Extracted 54 gates and 97 wires to a netlist network with 43 inputs and 33 outputs.

3.35.159.1. Executing ABC.

3.35.160. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$83284$abc$52984$auto$opt_dff.cc:219:make_patterns_logic$5115
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 26 outputs.

3.35.160.1. Executing ABC.

3.35.161. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$83247$abc$52947$auto$opt_dff.cc:219:make_patterns_logic$5104
Extracted 53 gates and 95 wires to a netlist network with 42 inputs and 33 outputs.

3.35.161.1. Executing ABC.

3.35.162. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$83202$abc$52886$auto$opt_dff.cc:219:make_patterns_logic$5093
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.35.162.1. Executing ABC.

3.35.163. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$83165$abc$52849$auto$opt_dff.cc:219:make_patterns_logic$5082
Extracted 53 gates and 95 wires to a netlist network with 42 inputs and 33 outputs.

3.35.163.1. Executing ABC.

3.35.164. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$83120$abc$52788$auto$opt_dff.cc:219:make_patterns_logic$5071
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.35.164.1. Executing ABC.

3.35.165. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$83083$abc$52727$auto$opt_dff.cc:219:make_patterns_logic$5060
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.35.165.1. Executing ABC.

3.35.166. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$83046$abc$52666$auto$opt_dff.cc:219:make_patterns_logic$5038
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.35.166.1. Executing ABC.

3.35.167. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$83009$abc$52629$auto$opt_dff.cc:219:make_patterns_logic$5027
Extracted 53 gates and 95 wires to a netlist network with 42 inputs and 33 outputs.

3.35.167.1. Executing ABC.

3.35.168. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$82964$abc$52568$auto$opt_dff.cc:219:make_patterns_logic$5016
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.35.168.1. Executing ABC.

3.35.169. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$82927$abc$52531$auto$opt_dff.cc:219:make_patterns_logic$5005
Extracted 53 gates and 95 wires to a netlist network with 42 inputs and 33 outputs.

3.35.169.1. Executing ABC.

3.35.170. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$82882$abc$52470$auto$opt_dff.cc:219:make_patterns_logic$4994
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.35.170.1. Executing ABC.

3.35.171. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$82845$abc$52409$auto$opt_dff.cc:219:make_patterns_logic$4983
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.35.171.1. Executing ABC.

3.35.172. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$82808$abc$52348$auto$opt_dff.cc:219:make_patterns_logic$4059
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.35.172.1. Executing ABC.

3.35.173. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$82801$abc$52338$auto$opt_dff.cc:219:make_patterns_logic$4027, asynchronously reset by \rst
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 2 outputs.

3.35.173.1. Executing ABC.

3.35.174. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$82761$abc$52299$auto$opt_dff.cc:219:make_patterns_logic$4048, synchronously reset by !$abc$82761$abc$52299$auto$rtlil.cc:2398:Or$10026
Extracted 38 gates and 44 wires to a netlist network with 6 inputs and 4 outputs.

3.35.174.1. Executing ABC.

3.35.175. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$80987$abc$50160$memory\key$wren[6][0][0]$y$49789
Extracted 19 gates and 41 wires to a netlist network with 22 inputs and 10 outputs.

3.35.175.1. Executing ABC.

3.35.176. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$80960$abc$50133$memory\key$wren[2][0][0]$y$49759
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.35.176.1. Executing ABC.

3.35.177. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$80933$abc$50106$memory\key$wren[4][0][0]$y$49775
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.35.177.1. Executing ABC.

3.35.178. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$80907$abc$50080$memory\key$wren[5][0][0]$y$49781
Extracted 9 gates and 19 wires to a netlist network with 10 inputs and 9 outputs.

3.35.178.1. Executing ABC.

3.35.179. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$80881$abc$50054$memory\key$wren[3][0][0]$y$49765
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.35.179.1. Executing ABC.

3.35.180. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$80855$abc$50028$memory\key$wren[1][0][0]$y$49749
Extracted 21 gates and 44 wires to a netlist network with 23 inputs and 10 outputs.

3.35.180.1. Executing ABC.

3.35.181. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$80827$abc$50001$memory\key$wren[0][0][0]$y$49741
Extracted 11 gates and 23 wires to a netlist network with 12 inputs and 10 outputs.

3.35.181.1. Executing ABC.

3.35.182. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$80773$auto$opt_dff.cc:219:make_patterns_logic$4917
Extracted 35 gates and 68 wires to a netlist network with 33 inputs and 15 outputs.

3.35.182.1. Executing ABC.

3.35.183. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$84955$abc$55055$auto$opt_dff.cc:219:make_patterns_logic$5610
Extracted 51 gates and 91 wires to a netlist network with 40 inputs and 30 outputs.

3.35.183.1. Executing ABC.

3.35.184. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$80734$auto$opt_dff.cc:219:make_patterns_logic$4532
Extracted 57 gates and 99 wires to a netlist network with 42 inputs and 32 outputs.

3.35.184.1. Executing ABC.

3.35.185. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59091$auto$opt_dff.cc:219:make_patterns_logic$6578
Extracted 53 gates and 94 wires to a netlist network with 41 inputs and 30 outputs.

3.35.185.1. Executing ABC.

3.35.186. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59054$auto$opt_dff.cc:219:make_patterns_logic$6567
Extracted 53 gates and 95 wires to a netlist network with 42 inputs and 33 outputs.

3.35.186.1. Executing ABC.

3.35.187. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$58993$auto$opt_dff.cc:219:make_patterns_logic$6556
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 26 outputs.

3.35.187.1. Executing ABC.

3.35.188. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$58956$auto$opt_dff.cc:219:make_patterns_logic$6545
Extracted 53 gates and 95 wires to a netlist network with 42 inputs and 33 outputs.

3.35.188.1. Executing ABC.

3.35.189. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$58895$auto$opt_dff.cc:219:make_patterns_logic$6534
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.35.189.1. Executing ABC.

3.35.190. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$84635$abc$54663$auto$opt_dff.cc:219:make_patterns_logic$5511
Extracted 54 gates and 93 wires to a netlist network with 39 inputs and 30 outputs.

3.35.190.1. Executing ABC.

3.35.191. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$58834$auto$opt_dff.cc:219:make_patterns_logic$6523
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.35.191.1. Executing ABC.

3.35.192. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$58797$auto$opt_dff.cc:219:make_patterns_logic$6501
Extracted 53 gates and 95 wires to a netlist network with 42 inputs and 33 outputs.

3.35.192.1. Executing ABC.

3.35.193. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$58760$auto$opt_dff.cc:219:make_patterns_logic$6490
Extracted 53 gates and 95 wires to a netlist network with 42 inputs and 33 outputs.

3.35.193.1. Executing ABC.

3.35.194. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$58699$auto$opt_dff.cc:219:make_patterns_logic$6479
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.35.194.1. Executing ABC.

3.35.195. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$58662$auto$opt_dff.cc:219:make_patterns_logic$6468
Extracted 53 gates and 95 wires to a netlist network with 42 inputs and 33 outputs.

3.35.195.1. Executing ABC.

3.35.196. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$58601$auto$opt_dff.cc:219:make_patterns_logic$6457
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.35.196.1. Executing ABC.

3.35.197. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$58564$auto$opt_dff.cc:219:make_patterns_logic$6446
Extracted 53 gates and 95 wires to a netlist network with 42 inputs and 33 outputs.

3.35.197.1. Executing ABC.

3.35.198. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$58503$auto$opt_dff.cc:219:make_patterns_logic$6435
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 26 outputs.

3.35.198.1. Executing ABC.

3.35.199. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$58466$auto$opt_dff.cc:219:make_patterns_logic$6424
Extracted 53 gates and 95 wires to a netlist network with 42 inputs and 33 outputs.

3.35.199.1. Executing ABC.

3.35.200. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$58405$auto$opt_dff.cc:219:make_patterns_logic$6413
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 26 outputs.

3.35.200.1. Executing ABC.

3.35.201. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$58344$auto$opt_dff.cc:219:make_patterns_logic$6402
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 26 outputs.

3.35.201.1. Executing ABC.

yosys> abc -dff

3.36. Executing ABC pass (technology mapping using ABC).

3.36.1. Summary of detected clock domains:
  61 cells in clk=\clk, en=$abc$85402$abc$55663$auto$opt_dff.cc:219:make_patterns_logic$5753, arst={ }, srst={ }
  61 cells in clk=\clk, en=$abc$85447$abc$84590$abc$54602$auto$opt_dff.cc:219:make_patterns_logic$5500, arst={ }, srst={ }
  61 cells in clk=\clk, en=$abc$85505$abc$84553$abc$54565$auto$opt_dff.cc:219:make_patterns_logic$5489, arst={ }, srst={ }
  45 cells in clk=\clk, en=$abc$85567$abc$84508$abc$54504$auto$opt_dff.cc:219:make_patterns_logic$5478, arst={ }, srst={ }
  61 cells in clk=\clk, en=$abc$85621$abc$84471$abc$54467$auto$opt_dff.cc:219:make_patterns_logic$5467, arst={ }, srst={ }
  45 cells in clk=\clk, en=$abc$85683$abc$84426$abc$54406$auto$opt_dff.cc:219:make_patterns_logic$5456, arst={ }, srst={ }
  61 cells in clk=\clk, en=$abc$85737$abc$84389$abc$54369$auto$opt_dff.cc:219:make_patterns_logic$5445, arst={ }, srst={ }
  45 cells in clk=\clk, en=$abc$85799$abc$84344$abc$54308$auto$opt_dff.cc:219:make_patterns_logic$5434, arst={ }, srst={ }
  57 cells in clk=\clk, en=$abc$85853$abc$84709$abc$54737$auto$opt_dff.cc:219:make_patterns_logic$5544, arst={ }, srst={ }
  53 cells in clk=\clk, en=$abc$85915$abc$84307$abc$54247$auto$opt_dff.cc:219:make_patterns_logic$5423, arst={ }, srst={ }
  53 cells in clk=\clk, en=$abc$85977$abc$61952$auto$opt_dff.cc:219:make_patterns_logic$4466, arst={ }, srst={ }
  49 cells in clk=\clk, en=$abc$86038$abc$61989$auto$opt_dff.cc:219:make_patterns_logic$5654, arst={ }, srst={ }
  31 cells in clk=\clk, en=$abc$88011$abc$75744$auto$opt_dff.cc:219:make_patterns_logic$6880, arst=\rst, srst={ }
  53 cells in clk=\clk, en=$abc$88036$abc$75780$auto$opt_dff.cc:219:make_patterns_logic$4796, arst={ }, srst={ }
  53 cells in clk=\clk, en=$abc$88098$abc$75825$auto$opt_dff.cc:219:make_patterns_logic$4675, arst={ }, srst={ }
  53 cells in clk=\clk, en=$abc$88160$abc$75870$auto$opt_dff.cc:219:make_patterns_logic$4554, arst={ }, srst={ }
  53 cells in clk=\clk, en=$abc$88221$abc$75914$auto$opt_dff.cc:219:make_patterns_logic$4433, arst={ }, srst={ }
  53 cells in clk=\clk, en=$abc$88283$abc$75959$auto$opt_dff.cc:219:make_patterns_logic$4312, arst={ }, srst={ }
  53 cells in clk=\clk, en=$abc$88345$abc$76004$auto$opt_dff.cc:219:make_patterns_logic$4191, arst={ }, srst={ }
  53 cells in clk=\clk, en=$abc$88407$abc$76049$auto$opt_dff.cc:219:make_patterns_logic$4070, arst={ }, srst={ }
  53 cells in clk=\clk, en=$abc$88469$abc$76094$auto$opt_dff.cc:219:make_patterns_logic$6754, arst={ }, srst={ }
  53 cells in clk=\clk, en=$abc$88531$abc$76139$auto$opt_dff.cc:219:make_patterns_logic$4961, arst={ }, srst={ }
  53 cells in clk=\clk, en=$abc$88593$abc$76184$auto$opt_dff.cc:219:make_patterns_logic$5049, arst={ }, srst={ }
  54 cells in clk=\clk, en=$abc$88655$abc$76229$auto$opt_dff.cc:219:make_patterns_logic$5291, arst={ }, srst={ }
  45 cells in clk=\clk, en=$abc$88718$abc$76274$auto$opt_dff.cc:219:make_patterns_logic$5533, arst={ }, srst={ }
  53 cells in clk=\clk, en=$abc$88772$abc$76319$auto$opt_dff.cc:219:make_patterns_logic$5786, arst={ }, srst={ }
  53 cells in clk=\clk, en=$abc$88834$abc$76364$auto$opt_dff.cc:219:make_patterns_logic$6028, arst={ }, srst={ }
  53 cells in clk=\clk, en=$abc$88896$abc$76409$auto$opt_dff.cc:219:make_patterns_logic$6270, arst={ }, srst={ }
  53 cells in clk=\clk, en=$abc$88958$abc$76454$auto$opt_dff.cc:219:make_patterns_logic$6512, arst={ }, srst={ }
  54 cells in clk=\clk, en=$abc$89020$abc$76499$auto$opt_dff.cc:219:make_patterns_logic$4972, arst={ }, srst={ }
  53 cells in clk=\clk, en=$abc$89081$abc$76544$auto$opt_dff.cc:219:make_patterns_logic$5170, arst={ }, srst={ }
  45 cells in clk=\clk, en=$abc$89143$abc$76589$auto$opt_dff.cc:219:make_patterns_logic$5412, arst={ }, srst={ }
  53 cells in clk=\clk, en=$abc$89197$abc$76634$auto$opt_dff.cc:219:make_patterns_logic$5665, arst={ }, srst={ }
  53 cells in clk=\clk, en=$abc$89259$abc$76679$auto$opt_dff.cc:219:make_patterns_logic$5907, arst={ }, srst={ }
  53 cells in clk=\clk, en=$abc$89321$abc$76724$auto$opt_dff.cc:219:make_patterns_logic$6149, arst={ }, srst={ }
  53 cells in clk=\clk, en=$abc$89383$abc$76769$auto$opt_dff.cc:219:make_patterns_logic$6391, arst={ }, srst={ }
  53 cells in clk=\clk, en=$abc$89445$abc$76814$auto$opt_dff.cc:219:make_patterns_logic$6633, arst={ }, srst={ }
  51 cells in clk=\clk, en=$abc$89507$abc$76859$auto$opt_dff.cc:219:make_patterns_logic$4939, arst={ }, srst={ }
  53 cells in clk=\clk, en=$abc$89566$abc$76903$auto$opt_dff.cc:219:make_patterns_logic$4884, arst={ }, srst={ }
  53 cells in clk=\clk, en=$abc$89628$abc$76948$auto$opt_dff.cc:219:make_patterns_logic$4840, arst={ }, srst={ }
  53 cells in clk=\clk, en=$abc$89690$abc$76993$auto$opt_dff.cc:219:make_patterns_logic$4785, arst={ }, srst={ }
  53 cells in clk=\clk, en=$abc$89752$abc$77038$auto$opt_dff.cc:219:make_patterns_logic$4741, arst={ }, srst={ }
  53 cells in clk=\clk, en=$abc$89814$abc$77083$auto$opt_dff.cc:219:make_patterns_logic$4697, arst={ }, srst={ }
  53 cells in clk=\clk, en=$abc$89876$abc$77128$auto$opt_dff.cc:219:make_patterns_logic$4642, arst={ }, srst={ }
  53 cells in clk=\clk, en=$abc$89938$abc$77173$auto$opt_dff.cc:219:make_patterns_logic$4598, arst={ }, srst={ }
  46 cells in clk=\clk, en=$abc$90000$abc$77218$auto$opt_dff.cc:219:make_patterns_logic$4950, arst={ }, srst={ }
  45 cells in clk=\clk, en=$abc$90054$abc$77258$auto$opt_dff.cc:219:make_patterns_logic$4895, arst={ }, srst={ }
  45 cells in clk=\clk, en=$abc$90108$abc$77295$auto$opt_dff.cc:219:make_patterns_logic$4851, arst={ }, srst={ }
  45 cells in clk=\clk, en=$abc$90162$abc$77332$auto$opt_dff.cc:219:make_patterns_logic$4807, arst={ }, srst={ }
  45 cells in clk=\clk, en=$abc$90216$abc$77369$auto$opt_dff.cc:219:make_patterns_logic$4752, arst={ }, srst={ }
  45 cells in clk=\clk, en=$abc$90270$abc$77406$auto$opt_dff.cc:219:make_patterns_logic$4708, arst={ }, srst={ }
  45 cells in clk=\clk, en=$abc$90324$abc$77443$auto$opt_dff.cc:219:make_patterns_logic$4653, arst={ }, srst={ }
  45 cells in clk=\clk, en=$abc$90378$abc$77480$auto$opt_dff.cc:219:make_patterns_logic$4609, arst={ }, srst={ }
  45 cells in clk=\clk, en=$abc$90432$abc$77517$auto$opt_dff.cc:219:make_patterns_logic$4906, arst={ }, srst={ }
  52 cells in clk=\clk, en=$abc$90486$abc$77554$auto$opt_dff.cc:219:make_patterns_logic$4862, arst={ }, srst={ }
  52 cells in clk=\clk, en=$abc$90547$abc$77598$auto$opt_dff.cc:219:make_patterns_logic$4818, arst={ }, srst={ }
  52 cells in clk=\clk, en=$abc$90608$abc$77642$auto$opt_dff.cc:219:make_patterns_logic$4763, arst={ }, srst={ }
  52 cells in clk=\clk, en=$abc$90669$abc$77686$auto$opt_dff.cc:219:make_patterns_logic$4719, arst={ }, srst={ }
  53 cells in clk=\clk, en=$abc$90730$abc$77730$auto$opt_dff.cc:219:make_patterns_logic$4664, arst={ }, srst={ }
  53 cells in clk=\clk, en=$abc$90792$abc$77775$auto$opt_dff.cc:219:make_patterns_logic$4620, arst={ }, srst={ }
  53 cells in clk=\clk, en=$abc$90853$abc$77819$auto$opt_dff.cc:219:make_patterns_logic$4576, arst={ }, srst={ }
  52 cells in clk=\clk, en=$abc$90915$abc$77863$auto$opt_dff.cc:219:make_patterns_logic$4928, arst={ }, srst={ }
  46 cells in clk=\clk, en=$abc$90972$abc$77901$auto$opt_dff.cc:219:make_patterns_logic$4873, arst={ }, srst={ }
  46 cells in clk=\clk, en=$abc$91027$abc$77939$auto$opt_dff.cc:219:make_patterns_logic$4829, arst={ }, srst={ }
  46 cells in clk=\clk, en=$abc$91082$abc$77977$auto$opt_dff.cc:219:make_patterns_logic$4774, arst={ }, srst={ }
  46 cells in clk=\clk, en=$abc$91137$abc$78015$auto$opt_dff.cc:219:make_patterns_logic$4730, arst={ }, srst={ }
  45 cells in clk=\clk, en=$abc$91192$abc$78053$auto$opt_dff.cc:219:make_patterns_logic$4686, arst={ }, srst={ }
  45 cells in clk=\clk, en=$abc$91246$abc$78090$auto$opt_dff.cc:219:make_patterns_logic$4631, arst={ }, srst={ }
  45 cells in clk=\clk, en=$abc$91301$abc$78128$auto$opt_dff.cc:219:make_patterns_logic$4587, arst={ }, srst={ }
  51 cells in clk=\clk, en=$abc$91355$abc$78166$abc$59250$auto$opt_dff.cc:219:make_patterns_logic$6611, arst={ }, srst={ }
  51 cells in clk=\clk, en=$abc$91415$abc$78209$abc$59666$auto$opt_dff.cc:219:make_patterns_logic$6710, arst={ }, srst={ }
  51 cells in clk=\clk, en=$abc$91475$abc$78252$abc$60058$auto$opt_dff.cc:219:make_patterns_logic$6809, arst={ }, srst={ }
  51 cells in clk=\clk, en=$abc$91535$abc$78295$abc$60458$auto$opt_dff.cc:219:make_patterns_logic$4103, arst={ }, srst={ }
  45 cells in clk=\clk, en=$abc$91595$abc$78338$abc$60826$auto$opt_dff.cc:219:make_patterns_logic$4202, arst={ }, srst={ }
  51 cells in clk=\clk, en=$abc$91649$abc$78375$abc$61242$auto$opt_dff.cc:219:make_patterns_logic$4290, arst={ }, srst={ }
  53 cells in clk=\clk, en=$abc$91709$abc$78418$abc$61658$auto$opt_dff.cc:219:make_patterns_logic$4389, arst={ }, srst={ }
  53 cells in clk=\clk, en=$abc$91769$abc$78461$auto$opt_dff.cc:219:make_patterns_logic$4499, arst={ }, srst={ }
  50 cells in clk=\clk, en=$abc$91831$abc$78506$abc$59152$auto$opt_dff.cc:219:make_patterns_logic$6589, arst={ }, srst={ }
  51 cells in clk=\clk, en=$abc$91882$abc$78546$abc$59568$auto$opt_dff.cc:219:make_patterns_logic$6688, arst={ }, srst={ }
  51 cells in clk=\clk, en=$abc$91942$abc$78589$abc$59960$auto$opt_dff.cc:219:make_patterns_logic$6787, arst={ }, srst={ }
  45 cells in clk=\clk, en=$abc$92002$abc$78632$abc$60336$auto$opt_dff.cc:219:make_patterns_logic$4081, arst={ }, srst={ }
  51 cells in clk=\clk, en=$abc$92056$abc$78669$abc$60752$auto$opt_dff.cc:219:make_patterns_logic$4169, arst={ }, srst={ }
  51 cells in clk=\clk, en=$abc$92116$abc$78712$abc$61144$auto$opt_dff.cc:219:make_patterns_logic$4268, arst={ }, srst={ }
  51 cells in clk=\clk, en=$abc$92176$abc$78755$abc$61560$auto$opt_dff.cc:219:make_patterns_logic$4367, arst={ }, srst={ }
  53 cells in clk=\clk, en=$abc$92236$abc$78798$auto$opt_dff.cc:219:make_patterns_logic$4477, arst={ }, srst={ }
  47 cells in clk=\clk, en=$abc$92298$abc$78841$abc$59189$auto$opt_dff.cc:219:make_patterns_logic$6600, arst={ }, srst={ }
  47 cells in clk=\clk, en=$abc$92354$abc$78880$abc$59605$auto$opt_dff.cc:219:make_patterns_logic$6699, arst={ }, srst={ }
  48 cells in clk=\clk, en=$abc$92410$abc$78919$abc$59997$auto$opt_dff.cc:219:make_patterns_logic$6798, arst={ }, srst={ }
  47 cells in clk=\clk, en=$abc$92467$abc$78958$abc$60397$auto$opt_dff.cc:219:make_patterns_logic$4092, arst={ }, srst={ }
  53 cells in clk=\clk, en=$abc$92523$abc$78997$abc$60789$auto$opt_dff.cc:219:make_patterns_logic$4180, arst={ }, srst={ }
  47 cells in clk=\clk, en=$abc$92585$abc$79042$abc$61181$auto$opt_dff.cc:219:make_patterns_logic$4279, arst={ }, srst={ }
  45 cells in clk=\clk, en=$abc$92641$abc$79081$abc$61597$auto$opt_dff.cc:219:make_patterns_logic$4378, arst={ }, srst={ }
  45 cells in clk=\clk, en=$abc$92697$abc$79120$auto$opt_dff.cc:219:make_patterns_logic$4488, arst={ }, srst={ }
  51 cells in clk=\clk, en=$abc$92751$abc$79159$abc$59470$auto$opt_dff.cc:219:make_patterns_logic$6666, arst={ }, srst={ }
  45 cells in clk=\clk, en=$abc$92811$abc$79202$abc$59838$auto$opt_dff.cc:219:make_patterns_logic$6765, arst={ }, srst={ }
  51 cells in clk=\clk, en=$abc$92865$abc$79239$abc$60254$auto$opt_dff.cc:219:make_patterns_logic$6853, arst={ }, srst={ }
  51 cells in clk=\clk, en=$abc$92925$abc$79282$abc$60654$auto$opt_dff.cc:219:make_patterns_logic$4147, arst={ }, srst={ }
  51 cells in clk=\clk, en=$abc$92985$abc$79325$abc$61046$auto$opt_dff.cc:219:make_patterns_logic$4246, arst={ }, srst={ }
  51 cells in clk=\clk, en=$abc$93045$abc$79368$abc$61462$auto$opt_dff.cc:219:make_patterns_logic$4345, arst={ }, srst={ }
  45 cells in clk=\clk, en=$abc$93105$abc$79411$abc$61830$auto$opt_dff.cc:219:make_patterns_logic$4444, arst={ }, srst={ }
  45 cells in clk=\clk, en=$abc$93159$abc$79448$auto$opt_dff.cc:219:make_patterns_logic$4543, arst={ }, srst={ }
  47 cells in clk=\clk, en=$abc$93213$abc$79485$abc$59507$auto$opt_dff.cc:219:make_patterns_logic$6677, arst={ }, srst={ }
  47 cells in clk=\clk, en=$abc$93269$abc$79524$abc$59899$auto$opt_dff.cc:219:make_patterns_logic$6776, arst={ }, srst={ }
  58 cells in clk=\clk, en=$abc$93325$abc$79563$abc$60291$auto$opt_dff.cc:219:make_patterns_logic$6864, arst={ }, srst={ }
  47 cells in clk=\clk, en=$abc$93392$abc$79608$abc$60691$auto$opt_dff.cc:219:make_patterns_logic$4158, arst={ }, srst={ }
  47 cells in clk=\clk, en=$abc$93448$abc$79647$abc$61083$auto$opt_dff.cc:219:make_patterns_logic$4257, arst={ }, srst={ }
  47 cells in clk=\clk, en=$abc$93504$abc$79686$abc$61499$auto$opt_dff.cc:219:make_patterns_logic$4356, arst={ }, srst={ }
  45 cells in clk=\clk, en=$abc$93562$abc$79725$abc$61891$auto$opt_dff.cc:219:make_patterns_logic$4455, arst={ }, srst={ }
  44 cells in clk=\clk, en=$abc$93617$abc$79770$auto$opt_dff.cc:219:make_patterns_logic$4565, arst={ }, srst={ }
  53 cells in clk=\clk, en=$abc$93669$abc$79810$abc$59287$auto$opt_dff.cc:219:make_patterns_logic$6622, arst={ }, srst={ }
  53 cells in clk=\clk, en=$abc$93729$abc$79853$abc$59703$auto$opt_dff.cc:219:make_patterns_logic$6721, arst={ }, srst={ }
  53 cells in clk=\clk, en=$abc$93791$abc$79898$abc$60095$auto$opt_dff.cc:219:make_patterns_logic$6820, arst={ }, srst={ }
  54 cells in clk=\clk, en=$abc$93853$abc$79943$abc$60495$auto$opt_dff.cc:219:make_patterns_logic$4114, arst={ }, srst={ }
  53 cells in clk=\clk, en=$abc$93916$abc$79988$abc$60887$auto$opt_dff.cc:219:make_patterns_logic$4213, arst={ }, srst={ }
  53 cells in clk=\clk, en=$abc$93978$abc$80033$abc$61279$auto$opt_dff.cc:219:make_patterns_logic$4301, arst={ }, srst={ }
  51 cells in clk=\clk, en=$abc$94038$abc$80076$abc$61695$auto$opt_dff.cc:219:make_patterns_logic$4400, arst={ }, srst={ }
  45 cells in clk=\clk, en=$abc$94100$abc$80121$auto$opt_dff.cc:219:make_patterns_logic$4510, arst={ }, srst={ }
  45 cells in clk=\clk, en=$abc$94154$abc$80158$abc$59348$auto$opt_dff.cc:219:make_patterns_logic$6644, arst={ }, srst={ }
  45 cells in clk=\clk, en=$abc$94208$abc$80195$abc$59764$auto$opt_dff.cc:219:make_patterns_logic$6732, arst={ }, srst={ }
  45 cells in clk=\clk, en=$abc$94262$abc$80232$abc$60156$auto$opt_dff.cc:219:make_patterns_logic$6831, arst={ }, srst={ }
  45 cells in clk=\clk, en=$abc$94316$abc$80269$abc$60556$auto$opt_dff.cc:219:make_patterns_logic$4125, arst={ }, srst={ }
  45 cells in clk=\clk, en=$abc$94370$abc$80306$abc$60948$auto$opt_dff.cc:219:make_patterns_logic$4224, arst={ }, srst={ }
  45 cells in clk=\clk, en=$abc$94424$abc$80343$abc$61340$auto$opt_dff.cc:219:make_patterns_logic$4323, arst={ }, srst={ }
  47 cells in clk=\clk, en=$abc$94478$abc$80380$abc$61756$auto$opt_dff.cc:219:make_patterns_logic$4411, arst={ }, srst={ }
  48 cells in clk=\clk, en=$abc$94532$abc$80417$auto$opt_dff.cc:219:make_patterns_logic$4521, arst={ }, srst={ }
  47 cells in clk=\clk, en=$abc$94587$abc$80461$abc$59409$auto$opt_dff.cc:219:make_patterns_logic$6655, arst={ }, srst={ }
  47 cells in clk=\clk, en=$abc$94643$abc$80500$abc$59801$auto$opt_dff.cc:219:make_patterns_logic$6743, arst={ }, srst={ }
  47 cells in clk=\clk, en=$abc$94699$abc$80539$abc$60193$auto$opt_dff.cc:219:make_patterns_logic$6842, arst={ }, srst={ }
  47 cells in clk=\clk, en=$abc$94755$abc$80578$abc$60593$auto$opt_dff.cc:219:make_patterns_logic$4136, arst={ }, srst={ }
  47 cells in clk=\clk, en=$abc$94811$abc$80617$abc$60985$auto$opt_dff.cc:219:make_patterns_logic$4235, arst={ }, srst={ }
  47 cells in clk=\clk, en=$abc$94867$abc$80656$abc$61401$auto$opt_dff.cc:219:make_patterns_logic$4334, arst={ }, srst={ }
  1759 cells in clk=\clk, en=!$abc$86100$abc$62042$auto$opt_reduce.cc:134:opt_pmux$4013, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$94923$abc$80695$abc$61793$auto$opt_dff.cc:219:make_patterns_logic$4422, arst={ }, srst={ }
  50 cells in clk=\clk, en=$abc$94979$abc$84262$abc$54186$auto$opt_dff.cc:219:make_patterns_logic$5401, arst={ }, srst={ }
  53 cells in clk=\clk, en=$abc$95038$abc$84225$abc$54149$auto$opt_dff.cc:219:make_patterns_logic$5390, arst={ }, srst={ }
  45 cells in clk=\clk, en=$abc$95100$abc$84180$abc$54088$auto$opt_dff.cc:219:make_patterns_logic$5379, arst={ }, srst={ }
  49 cells in clk=\clk, en=$abc$95154$abc$84143$abc$54051$auto$opt_dff.cc:219:make_patterns_logic$5368, arst={ }, srst={ }
  53 cells in clk=\clk, en=$abc$95212$abc$84746$abc$54798$auto$opt_dff.cc:219:make_patterns_logic$5555, arst={ }, srst={ }
  45 cells in clk=\clk, en=$abc$95274$abc$84791$abc$54859$auto$opt_dff.cc:219:make_patterns_logic$5566, arst={ }, srst={ }
  51 cells in clk=\clk, en=$abc$95328$abc$84828$abc$54896$auto$opt_dff.cc:219:make_patterns_logic$5577, arst={ }, srst={ }
  53 cells in clk=\clk, en=$abc$95387$abc$84061$abc$53953$auto$opt_dff.cc:219:make_patterns_logic$5346, arst={ }, srst={ }
  45 cells in clk=\clk, en=$abc$95449$abc$84016$abc$53892$auto$opt_dff.cc:219:make_patterns_logic$5335, arst={ }, srst={ }
  54 cells in clk=\clk, en=$abc$95503$abc$83979$abc$53855$auto$opt_dff.cc:219:make_patterns_logic$5324, arst={ }, srst={ }
  46 cells in clk=\clk, en=$abc$95566$abc$83934$abc$53794$auto$opt_dff.cc:219:make_patterns_logic$5313, arst={ }, srst={ }
  45 cells in clk=\clk, en=$abc$95621$abc$83897$abc$53733$auto$opt_dff.cc:219:make_patterns_logic$5302, arst={ }, srst={ }
  53 cells in clk=\clk, en=$abc$95675$abc$83860$abc$53696$auto$opt_dff.cc:219:make_patterns_logic$5280, arst={ }, srst={ }
  53 cells in clk=\clk, en=$abc$95737$abc$83823$abc$53659$auto$opt_dff.cc:219:make_patterns_logic$5269, arst={ }, srst={ }
  46 cells in clk=\clk, en=$abc$95799$abc$83778$abc$53598$auto$opt_dff.cc:219:make_patterns_logic$5258, arst={ }, srst={ }
  54 cells in clk=\clk, en=$abc$95854$abc$83741$abc$53561$auto$opt_dff.cc:219:make_patterns_logic$5247, arst={ }, srst={ }
  46 cells in clk=\clk, en=$abc$95917$abc$83696$abc$53500$auto$opt_dff.cc:219:make_patterns_logic$5236, arst={ }, srst={ }
  54 cells in clk=\clk, en=$abc$95972$abc$83659$abc$53463$auto$opt_dff.cc:219:make_patterns_logic$5225, arst={ }, srst={ }
  45 cells in clk=\clk, en=$abc$96035$abc$83614$abc$53402$auto$opt_dff.cc:219:make_patterns_logic$5214, arst={ }, srst={ }
  54 cells in clk=\clk, en=$abc$96089$abc$83577$abc$53365$auto$opt_dff.cc:219:make_patterns_logic$5203, arst={ }, srst={ }
  47 cells in clk=\clk, en=$abc$96152$abc$83532$abc$53304$auto$opt_dff.cc:219:make_patterns_logic$5192, arst={ }, srst={ }
  45 cells in clk=\clk, en=$abc$96206$abc$83495$abc$53243$auto$opt_dff.cc:219:make_patterns_logic$5181, arst={ }, srst={ }
  45 cells in clk=\clk, en=$abc$96260$abc$83450$abc$53182$auto$opt_dff.cc:219:make_patterns_logic$5159, arst={ }, srst={ }
  53 cells in clk=\clk, en=$abc$96314$abc$83413$abc$53145$auto$opt_dff.cc:219:make_patterns_logic$5148, arst={ }, srst={ }
  45 cells in clk=\clk, en=$abc$96376$abc$83368$abc$53084$auto$opt_dff.cc:219:make_patterns_logic$5137, arst={ }, srst={ }
  54 cells in clk=\clk, en=$abc$96430$abc$83329$abc$53045$auto$opt_dff.cc:219:make_patterns_logic$5126, arst={ }, srst={ }
  46 cells in clk=\clk, en=$abc$96493$abc$83284$abc$52984$auto$opt_dff.cc:219:make_patterns_logic$5115, arst={ }, srst={ }
  53 cells in clk=\clk, en=$abc$96548$abc$83247$abc$52947$auto$opt_dff.cc:219:make_patterns_logic$5104, arst={ }, srst={ }
  45 cells in clk=\clk, en=$abc$96610$abc$83202$abc$52886$auto$opt_dff.cc:219:make_patterns_logic$5093, arst={ }, srst={ }
  53 cells in clk=\clk, en=$abc$96664$abc$83165$abc$52849$auto$opt_dff.cc:219:make_patterns_logic$5082, arst={ }, srst={ }
  45 cells in clk=\clk, en=$abc$96726$abc$83120$abc$52788$auto$opt_dff.cc:219:make_patterns_logic$5071, arst={ }, srst={ }
  45 cells in clk=\clk, en=$abc$96780$abc$83083$abc$52727$auto$opt_dff.cc:219:make_patterns_logic$5060, arst={ }, srst={ }
  45 cells in clk=\clk, en=$abc$96834$abc$83046$abc$52666$auto$opt_dff.cc:219:make_patterns_logic$5038, arst={ }, srst={ }
  53 cells in clk=\clk, en=$abc$96888$abc$83009$abc$52629$auto$opt_dff.cc:219:make_patterns_logic$5027, arst={ }, srst={ }
  45 cells in clk=\clk, en=$abc$96950$abc$82964$abc$52568$auto$opt_dff.cc:219:make_patterns_logic$5016, arst={ }, srst={ }
  53 cells in clk=\clk, en=$abc$97004$abc$82927$abc$52531$auto$opt_dff.cc:219:make_patterns_logic$5005, arst={ }, srst={ }
  45 cells in clk=\clk, en=$abc$97066$abc$82882$abc$52470$auto$opt_dff.cc:219:make_patterns_logic$4994, arst={ }, srst={ }
  45 cells in clk=\clk, en=$abc$97120$abc$82845$abc$52409$auto$opt_dff.cc:219:make_patterns_logic$4983, arst={ }, srst={ }
  45 cells in clk=\clk, en=$abc$97174$abc$82808$abc$52348$auto$opt_dff.cc:219:make_patterns_logic$4059, arst={ }, srst={ }
  5 cells in clk=\clk, en=$abc$97228$abc$82801$abc$52338$auto$opt_dff.cc:219:make_patterns_logic$4027, arst=\rst, srst={ }
  39 cells in clk=\clk, en=$abc$97235$abc$82761$abc$52299$auto$opt_dff.cc:219:make_patterns_logic$4048, arst={ }, srst=!$abc$97235$abc$82761$abc$52299$auto$rtlil.cc:2398:Or$10026
  20 cells in clk=\clk, en=$abc$97274$abc$80987$abc$50160$memory\key$wren[6][0][0]$y$49789, arst={ }, srst={ }
  18 cells in clk=\clk, en=$abc$97302$abc$80960$abc$50133$memory\key$wren[2][0][0]$y$49759, arst={ }, srst={ }
  18 cells in clk=\clk, en=$abc$97329$abc$80933$abc$50106$memory\key$wren[4][0][0]$y$49775, arst={ }, srst={ }
  9 cells in clk=\clk, en=$abc$97356$abc$80907$abc$50080$memory\key$wren[5][0][0]$y$49781, arst={ }, srst={ }
  10 cells in clk=\clk, en=$abc$97382$abc$80881$abc$50054$memory\key$wren[3][0][0]$y$49765, arst={ }, srst={ }
  21 cells in clk=\clk, en=$abc$97409$abc$80855$abc$50028$memory\key$wren[1][0][0]$y$49749, arst={ }, srst={ }
  11 cells in clk=\clk, en=$abc$97439$abc$80827$abc$50001$memory\key$wren[0][0][0]$y$49741, arst={ }, srst={ }
  41 cells in clk=\clk, en=$abc$97467$abc$80773$auto$opt_dff.cc:219:make_patterns_logic$4917, arst={ }, srst={ }
  50 cells in clk=\clk, en=$abc$97511$abc$84955$abc$55055$auto$opt_dff.cc:219:make_patterns_logic$5610, arst={ }, srst={ }
  50 cells in clk=\clk, en=$abc$97570$abc$80734$auto$opt_dff.cc:219:make_patterns_logic$4532, arst={ }, srst={ }
  39 cells in clk=\clk, en=$abc$97631$abc$59091$auto$opt_dff.cc:219:make_patterns_logic$6578, arst={ }, srst={ }
  53 cells in clk=\clk, en=$abc$97690$abc$59054$auto$opt_dff.cc:219:make_patterns_logic$6567, arst={ }, srst={ }
  46 cells in clk=\clk, en=$abc$97752$abc$58993$auto$opt_dff.cc:219:make_patterns_logic$6556, arst={ }, srst={ }
  46 cells in clk=\clk, en=$abc$97807$abc$58956$auto$opt_dff.cc:219:make_patterns_logic$6545, arst={ }, srst={ }
  57 cells in clk=\clk, en=$abc$97869$abc$58895$auto$opt_dff.cc:219:make_patterns_logic$6534, arst={ }, srst={ }
  45 cells in clk=\clk, en=$abc$97923$abc$84635$abc$54663$auto$opt_dff.cc:219:make_patterns_logic$5511, arst={ }, srst={ }
  45 cells in clk=\clk, en=$abc$97982$abc$58834$auto$opt_dff.cc:219:make_patterns_logic$6523, arst={ }, srst={ }
  53 cells in clk=\clk, en=$abc$98036$abc$58797$auto$opt_dff.cc:219:make_patterns_logic$6501, arst={ }, srst={ }
  53 cells in clk=\clk, en=$abc$98098$abc$58760$auto$opt_dff.cc:219:make_patterns_logic$6490, arst={ }, srst={ }
  45 cells in clk=\clk, en=$abc$98160$abc$58699$auto$opt_dff.cc:219:make_patterns_logic$6479, arst={ }, srst={ }
  53 cells in clk=\clk, en=$abc$98214$abc$58662$auto$opt_dff.cc:219:make_patterns_logic$6468, arst={ }, srst={ }
  45 cells in clk=\clk, en=$abc$98276$abc$58601$auto$opt_dff.cc:219:make_patterns_logic$6457, arst={ }, srst={ }
  53 cells in clk=\clk, en=$abc$98330$abc$58564$auto$opt_dff.cc:219:make_patterns_logic$6446, arst={ }, srst={ }
  46 cells in clk=\clk, en=$abc$98392$abc$58503$auto$opt_dff.cc:219:make_patterns_logic$6435, arst={ }, srst={ }
  53 cells in clk=\clk, en=$abc$98447$abc$58466$auto$opt_dff.cc:219:make_patterns_logic$6424, arst={ }, srst={ }
  46 cells in clk=\clk, en=$abc$98509$abc$58405$auto$opt_dff.cc:219:make_patterns_logic$6413, arst={ }, srst={ }
  45 cells in clk=\clk, en=$abc$58283$auto$opt_dff.cc:219:make_patterns_logic$6380, arst={ }, srst={ }
  54 cells in clk=\clk, en=$abc$58246$auto$opt_dff.cc:219:make_patterns_logic$6369, arst={ }, srst={ }
  46 cells in clk=\clk, en=$abc$58185$auto$opt_dff.cc:219:make_patterns_logic$6358, arst={ }, srst={ }
  53 cells in clk=\clk, en=$abc$58148$auto$opt_dff.cc:219:make_patterns_logic$6347, arst={ }, srst={ }
  45 cells in clk=\clk, en=$abc$58087$auto$opt_dff.cc:219:make_patterns_logic$6336, arst={ }, srst={ }
  53 cells in clk=\clk, en=$abc$84672$abc$54700$auto$opt_dff.cc:219:make_patterns_logic$5522, arst={ }, srst={ }
  53 cells in clk=\clk, en=$abc$58050$auto$opt_dff.cc:219:make_patterns_logic$6325, arst={ }, srst={ }
  45 cells in clk=\clk, en=$abc$57989$auto$opt_dff.cc:219:make_patterns_logic$6314, arst={ }, srst={ }
  53 cells in clk=\clk, en=$abc$57952$auto$opt_dff.cc:219:make_patterns_logic$6303, arst={ }, srst={ }
  46 cells in clk=\clk, en=$abc$57891$auto$opt_dff.cc:219:make_patterns_logic$6292, arst={ }, srst={ }
  47 cells in clk=\clk, en=$abc$57830$auto$opt_dff.cc:219:make_patterns_logic$6281, arst={ }, srst={ }
  55 cells in clk=\clk, en=$abc$57793$auto$opt_dff.cc:219:make_patterns_logic$6259, arst={ }, srst={ }
  55 cells in clk=\clk, en=$abc$57756$auto$opt_dff.cc:219:make_patterns_logic$6248, arst={ }, srst={ }
  46 cells in clk=\clk, en=$abc$57695$auto$opt_dff.cc:219:make_patterns_logic$6237, arst={ }, srst={ }
  54 cells in clk=\clk, en=$abc$57658$auto$opt_dff.cc:219:make_patterns_logic$6226, arst={ }, srst={ }
  46 cells in clk=\clk, en=$abc$57597$auto$opt_dff.cc:219:make_patterns_logic$6215, arst={ }, srst={ }
  54 cells in clk=\clk, en=$abc$57560$auto$opt_dff.cc:219:make_patterns_logic$6204, arst={ }, srst={ }
  46 cells in clk=\clk, en=$abc$57499$auto$opt_dff.cc:219:make_patterns_logic$6193, arst={ }, srst={ }
  54 cells in clk=\clk, en=$abc$57462$auto$opt_dff.cc:219:make_patterns_logic$6182, arst={ }, srst={ }
  46 cells in clk=\clk, en=$abc$57401$auto$opt_dff.cc:219:make_patterns_logic$6171, arst={ }, srst={ }
  46 cells in clk=\clk, en=$abc$57340$auto$opt_dff.cc:219:make_patterns_logic$6160, arst={ }, srst={ }
  46 cells in clk=\clk, en=$abc$57279$auto$opt_dff.cc:219:make_patterns_logic$6138, arst={ }, srst={ }
  54 cells in clk=\clk, en=$abc$57242$auto$opt_dff.cc:219:make_patterns_logic$6127, arst={ }, srst={ }
  46 cells in clk=\clk, en=$abc$57181$auto$opt_dff.cc:219:make_patterns_logic$6116, arst={ }, srst={ }
  54 cells in clk=\clk, en=$abc$57144$auto$opt_dff.cc:219:make_patterns_logic$6105, arst={ }, srst={ }
  46 cells in clk=\clk, en=$abc$57083$auto$opt_dff.cc:219:make_patterns_logic$6094, arst={ }, srst={ }
  54 cells in clk=\clk, en=$abc$57046$auto$opt_dff.cc:219:make_patterns_logic$6083, arst={ }, srst={ }
  46 cells in clk=\clk, en=$abc$56985$auto$opt_dff.cc:219:make_patterns_logic$6072, arst={ }, srst={ }
  54 cells in clk=\clk, en=$abc$56948$auto$opt_dff.cc:219:make_patterns_logic$6061, arst={ }, srst={ }
  46 cells in clk=\clk, en=$abc$56887$auto$opt_dff.cc:219:make_patterns_logic$6050, arst={ }, srst={ }
  46 cells in clk=\clk, en=$abc$56826$auto$opt_dff.cc:219:make_patterns_logic$6039, arst={ }, srst={ }
  56 cells in clk=\clk, en=$abc$56789$auto$opt_dff.cc:219:make_patterns_logic$6017, arst={ }, srst={ }
  54 cells in clk=\clk, en=$abc$56752$auto$opt_dff.cc:219:make_patterns_logic$6006, arst={ }, srst={ }
  46 cells in clk=\clk, en=$abc$56691$auto$opt_dff.cc:219:make_patterns_logic$5995, arst={ }, srst={ }
  54 cells in clk=\clk, en=$abc$56654$auto$opt_dff.cc:219:make_patterns_logic$5984, arst={ }, srst={ }
  46 cells in clk=\clk, en=$abc$56593$auto$opt_dff.cc:219:make_patterns_logic$5973, arst={ }, srst={ }
  54 cells in clk=\clk, en=$abc$56556$auto$opt_dff.cc:219:make_patterns_logic$5962, arst={ }, srst={ }
  46 cells in clk=\clk, en=$abc$56495$auto$opt_dff.cc:219:make_patterns_logic$5951, arst={ }, srst={ }
  54 cells in clk=\clk, en=$abc$56458$auto$opt_dff.cc:219:make_patterns_logic$5940, arst={ }, srst={ }
  46 cells in clk=\clk, en=$abc$56397$auto$opt_dff.cc:219:make_patterns_logic$5929, arst={ }, srst={ }
  46 cells in clk=\clk, en=$abc$56336$auto$opt_dff.cc:219:make_patterns_logic$5918, arst={ }, srst={ }
  48 cells in clk=\clk, en=$abc$56275$auto$opt_dff.cc:219:make_patterns_logic$5896, arst={ }, srst={ }
  54 cells in clk=\clk, en=$abc$56238$auto$opt_dff.cc:219:make_patterns_logic$5885, arst={ }, srst={ }
  46 cells in clk=\clk, en=$abc$56177$auto$opt_dff.cc:219:make_patterns_logic$5874, arst={ }, srst={ }
  54 cells in clk=\clk, en=$abc$56140$auto$opt_dff.cc:219:make_patterns_logic$5863, arst={ }, srst={ }
  46 cells in clk=\clk, en=$abc$56079$auto$opt_dff.cc:219:make_patterns_logic$5852, arst={ }, srst={ }
  54 cells in clk=\clk, en=$abc$56042$auto$opt_dff.cc:219:make_patterns_logic$5841, arst={ }, srst={ }
  46 cells in clk=\clk, en=$abc$55981$auto$opt_dff.cc:219:make_patterns_logic$5830, arst={ }, srst={ }
  54 cells in clk=\clk, en=$abc$55944$auto$opt_dff.cc:219:make_patterns_logic$5819, arst={ }, srst={ }
  46 cells in clk=\clk, en=$abc$55883$auto$opt_dff.cc:219:make_patterns_logic$5808, arst={ }, srst={ }
  49 cells in clk=\clk, en=$abc$84098$abc$53990$auto$opt_dff.cc:219:make_patterns_logic$5357, arst={ }, srst={ }
  1739 cells in clk=\clk, en=$abc$81021$abc$50194$auto$opt_dff.cc:219:make_patterns_logic$6871, arst={ }, srst=$abc$81021$abc$50194$auto$rtlil.cc:2547:NotGate$48637
  47 cells in clk=\clk, en=$abc$84873$abc$54957$auto$opt_dff.cc:219:make_patterns_logic$5588, arst={ }, srst={ }
  48 cells in clk=\clk, en=$abc$84910$abc$54994$auto$opt_dff.cc:219:make_patterns_logic$5599, arst={ }, srst={ }
  46 cells in clk=\clk, en=$abc$55822$auto$opt_dff.cc:219:make_patterns_logic$5797, arst={ }, srst={ }
  7540 cells in clk=\clk, en=$abc$68383$auto$opt_dff.cc:219:make_patterns_logic$4034, arst=\rst, srst={ }
  38 cells in clk=\clk, en=$abc$55761$auto$opt_dff.cc:219:make_patterns_logic$5775, arst={ }, srst={ }
  46 cells in clk=\clk, en=$abc$55724$auto$opt_dff.cc:219:make_patterns_logic$5764, arst={ }, srst={ }
  54 cells in clk=\clk, en=$abc$85365$abc$55626$auto$opt_dff.cc:219:make_patterns_logic$5742, arst={ }, srst={ }
  46 cells in clk=\clk, en=$abc$85320$abc$55565$auto$opt_dff.cc:219:make_patterns_logic$5731, arst={ }, srst={ }
  54 cells in clk=\clk, en=$abc$85283$abc$55528$auto$opt_dff.cc:219:make_patterns_logic$5720, arst={ }, srst={ }
  46 cells in clk=\clk, en=$abc$85238$abc$55467$auto$opt_dff.cc:219:make_patterns_logic$5709, arst={ }, srst={ }
  54 cells in clk=\clk, en=$abc$85201$abc$55430$auto$opt_dff.cc:219:make_patterns_logic$5698, arst={ }, srst={ }
  46 cells in clk=\clk, en=$abc$85156$abc$55369$auto$opt_dff.cc:219:make_patterns_logic$5687, arst={ }, srst={ }
  46 cells in clk=\clk, en=$abc$85119$abc$55308$auto$opt_dff.cc:219:make_patterns_logic$5676, arst={ }, srst={ }
  55 cells in clk=\clk, en=$abc$85074$abc$55190$auto$opt_dff.cc:219:make_patterns_logic$5643, arst={ }, srst={ }
  50 cells in clk=\clk, en=$abc$85037$abc$55153$auto$opt_dff.cc:219:make_patterns_logic$5632, arst={ }, srst={ }
  52 cells in clk=\clk, en=$abc$84992$abc$55092$auto$opt_dff.cc:219:make_patterns_logic$5621, arst={ }, srst={ }
  52 cells in clk=\clk, en=$abc$98564$abc$58344$auto$opt_dff.cc:219:make_patterns_logic$6402, arst={ }, srst={ }

3.36.2. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$85402$abc$55663$auto$opt_dff.cc:219:make_patterns_logic$5753
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.36.2.1. Executing ABC.

3.36.3. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$85447$abc$84590$abc$54602$auto$opt_dff.cc:219:make_patterns_logic$5500
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.36.3.1. Executing ABC.

3.36.4. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$85505$abc$84553$abc$54565$auto$opt_dff.cc:219:make_patterns_logic$5489
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.36.4.1. Executing ABC.

3.36.5. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$85567$abc$84508$abc$54504$auto$opt_dff.cc:219:make_patterns_logic$5478
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.36.5.1. Executing ABC.

3.36.6. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$85621$abc$84471$abc$54467$auto$opt_dff.cc:219:make_patterns_logic$5467
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.36.6.1. Executing ABC.

3.36.7. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$85683$abc$84426$abc$54406$auto$opt_dff.cc:219:make_patterns_logic$5456
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.36.7.1. Executing ABC.

3.36.8. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$85737$abc$84389$abc$54369$auto$opt_dff.cc:219:make_patterns_logic$5445
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.36.8.1. Executing ABC.

3.36.9. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$85799$abc$84344$abc$54308$auto$opt_dff.cc:219:make_patterns_logic$5434
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.36.9.1. Executing ABC.

3.36.10. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$85853$abc$84709$abc$54737$auto$opt_dff.cc:219:make_patterns_logic$5544
Extracted 57 gates and 100 wires to a netlist network with 43 inputs and 33 outputs.

3.36.10.1. Executing ABC.

3.36.11. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$85915$abc$84307$abc$54247$auto$opt_dff.cc:219:make_patterns_logic$5423
Extracted 53 gates and 95 wires to a netlist network with 42 inputs and 33 outputs.

3.36.11.1. Executing ABC.

3.36.12. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$85977$abc$61952$auto$opt_dff.cc:219:make_patterns_logic$4466
Extracted 53 gates and 95 wires to a netlist network with 42 inputs and 33 outputs.

3.36.12.1. Executing ABC.

3.36.13. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$86038$abc$61989$auto$opt_dff.cc:219:make_patterns_logic$5654
Extracted 49 gates and 92 wires to a netlist network with 43 inputs and 29 outputs.

3.36.13.1. Executing ABC.

3.36.14. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$88011$abc$75744$auto$opt_dff.cc:219:make_patterns_logic$6880, asynchronously reset by \rst
Extracted 31 gates and 47 wires to a netlist network with 16 inputs and 10 outputs.

3.36.14.1. Executing ABC.

3.36.15. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$88036$abc$75780$auto$opt_dff.cc:219:make_patterns_logic$4796
Extracted 53 gates and 95 wires to a netlist network with 42 inputs and 33 outputs.

3.36.15.1. Executing ABC.

3.36.16. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$88098$abc$75825$auto$opt_dff.cc:219:make_patterns_logic$4675
Extracted 53 gates and 95 wires to a netlist network with 42 inputs and 33 outputs.

3.36.16.1. Executing ABC.

3.36.17. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$88160$abc$75870$auto$opt_dff.cc:219:make_patterns_logic$4554
Extracted 53 gates and 96 wires to a netlist network with 43 inputs and 33 outputs.

3.36.17.1. Executing ABC.

3.36.18. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$88221$abc$75914$auto$opt_dff.cc:219:make_patterns_logic$4433
Extracted 53 gates and 95 wires to a netlist network with 42 inputs and 33 outputs.

3.36.18.1. Executing ABC.

3.36.19. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$88283$abc$75959$auto$opt_dff.cc:219:make_patterns_logic$4312
Extracted 53 gates and 95 wires to a netlist network with 42 inputs and 33 outputs.

3.36.19.1. Executing ABC.

3.36.20. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$88345$abc$76004$auto$opt_dff.cc:219:make_patterns_logic$4191
Extracted 53 gates and 95 wires to a netlist network with 42 inputs and 33 outputs.

3.36.20.1. Executing ABC.

3.36.21. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$88407$abc$76049$auto$opt_dff.cc:219:make_patterns_logic$4070
Extracted 53 gates and 95 wires to a netlist network with 42 inputs and 33 outputs.

3.36.21.1. Executing ABC.

3.36.22. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$88469$abc$76094$auto$opt_dff.cc:219:make_patterns_logic$6754
Extracted 53 gates and 95 wires to a netlist network with 42 inputs and 33 outputs.

3.36.22.1. Executing ABC.

3.36.23. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$88531$abc$76139$auto$opt_dff.cc:219:make_patterns_logic$4961
Extracted 53 gates and 95 wires to a netlist network with 42 inputs and 33 outputs.

3.36.23.1. Executing ABC.

3.36.24. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$88593$abc$76184$auto$opt_dff.cc:219:make_patterns_logic$5049
Extracted 53 gates and 95 wires to a netlist network with 42 inputs and 33 outputs.

3.36.24.1. Executing ABC.

3.36.25. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$88655$abc$76229$auto$opt_dff.cc:219:make_patterns_logic$5291
Extracted 54 gates and 96 wires to a netlist network with 42 inputs and 34 outputs.

3.36.25.1. Executing ABC.

3.36.26. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$88718$abc$76274$auto$opt_dff.cc:219:make_patterns_logic$5533
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.36.26.1. Executing ABC.

3.36.27. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$88772$abc$76319$auto$opt_dff.cc:219:make_patterns_logic$5786
Extracted 53 gates and 95 wires to a netlist network with 42 inputs and 33 outputs.

3.36.27.1. Executing ABC.

3.36.28. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$88834$abc$76364$auto$opt_dff.cc:219:make_patterns_logic$6028
Extracted 53 gates and 95 wires to a netlist network with 42 inputs and 33 outputs.

3.36.28.1. Executing ABC.

3.36.29. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$88896$abc$76409$auto$opt_dff.cc:219:make_patterns_logic$6270
Extracted 53 gates and 95 wires to a netlist network with 42 inputs and 33 outputs.

3.36.29.1. Executing ABC.

3.36.30. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$88958$abc$76454$auto$opt_dff.cc:219:make_patterns_logic$6512
Extracted 53 gates and 95 wires to a netlist network with 42 inputs and 33 outputs.

3.36.30.1. Executing ABC.

3.36.31. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$89020$abc$76499$auto$opt_dff.cc:219:make_patterns_logic$4972
Extracted 54 gates and 97 wires to a netlist network with 43 inputs and 34 outputs.

3.36.31.1. Executing ABC.

3.36.32. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$89081$abc$76544$auto$opt_dff.cc:219:make_patterns_logic$5170
Extracted 53 gates and 95 wires to a netlist network with 42 inputs and 33 outputs.

3.36.32.1. Executing ABC.

3.36.33. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$89143$abc$76589$auto$opt_dff.cc:219:make_patterns_logic$5412
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.36.33.1. Executing ABC.

3.36.34. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$89197$abc$76634$auto$opt_dff.cc:219:make_patterns_logic$5665
Extracted 53 gates and 95 wires to a netlist network with 42 inputs and 33 outputs.

3.36.34.1. Executing ABC.

3.36.35. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$89259$abc$76679$auto$opt_dff.cc:219:make_patterns_logic$5907
Extracted 53 gates and 95 wires to a netlist network with 42 inputs and 33 outputs.

3.36.35.1. Executing ABC.

3.36.36. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$89321$abc$76724$auto$opt_dff.cc:219:make_patterns_logic$6149
Extracted 53 gates and 95 wires to a netlist network with 42 inputs and 33 outputs.

3.36.36.1. Executing ABC.

3.36.37. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$89383$abc$76769$auto$opt_dff.cc:219:make_patterns_logic$6391
Extracted 53 gates and 95 wires to a netlist network with 42 inputs and 33 outputs.

3.36.37.1. Executing ABC.

3.36.38. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$89445$abc$76814$auto$opt_dff.cc:219:make_patterns_logic$6633
Extracted 53 gates and 95 wires to a netlist network with 42 inputs and 33 outputs.

3.36.38.1. Executing ABC.

3.36.39. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$89507$abc$76859$auto$opt_dff.cc:219:make_patterns_logic$4939
Extracted 51 gates and 92 wires to a netlist network with 41 inputs and 31 outputs.

3.36.39.1. Executing ABC.

3.36.40. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$89566$abc$76903$auto$opt_dff.cc:219:make_patterns_logic$4884
Extracted 53 gates and 95 wires to a netlist network with 42 inputs and 33 outputs.

3.36.40.1. Executing ABC.

3.36.41. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$89628$abc$76948$auto$opt_dff.cc:219:make_patterns_logic$4840
Extracted 53 gates and 95 wires to a netlist network with 42 inputs and 33 outputs.

3.36.41.1. Executing ABC.

3.36.42. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$89690$abc$76993$auto$opt_dff.cc:219:make_patterns_logic$4785
Extracted 53 gates and 95 wires to a netlist network with 42 inputs and 33 outputs.

3.36.42.1. Executing ABC.

3.36.43. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$89752$abc$77038$auto$opt_dff.cc:219:make_patterns_logic$4741
Extracted 53 gates and 95 wires to a netlist network with 42 inputs and 33 outputs.

3.36.43.1. Executing ABC.

3.36.44. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$89814$abc$77083$auto$opt_dff.cc:219:make_patterns_logic$4697
Extracted 53 gates and 95 wires to a netlist network with 42 inputs and 33 outputs.

3.36.44.1. Executing ABC.

3.36.45. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$89876$abc$77128$auto$opt_dff.cc:219:make_patterns_logic$4642
Extracted 53 gates and 95 wires to a netlist network with 42 inputs and 33 outputs.

3.36.45.1. Executing ABC.

3.36.46. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$89938$abc$77173$auto$opt_dff.cc:219:make_patterns_logic$4598
Extracted 53 gates and 95 wires to a netlist network with 42 inputs and 33 outputs.

3.36.46.1. Executing ABC.

3.36.47. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$90000$abc$77218$auto$opt_dff.cc:219:make_patterns_logic$4950
Extracted 46 gates and 82 wires to a netlist network with 36 inputs and 26 outputs.

3.36.47.1. Executing ABC.

3.36.48. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$90054$abc$77258$auto$opt_dff.cc:219:make_patterns_logic$4895
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.36.48.1. Executing ABC.

3.36.49. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$90108$abc$77295$auto$opt_dff.cc:219:make_patterns_logic$4851
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.36.49.1. Executing ABC.

3.36.50. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$90162$abc$77332$auto$opt_dff.cc:219:make_patterns_logic$4807
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.36.50.1. Executing ABC.

3.36.51. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$90216$abc$77369$auto$opt_dff.cc:219:make_patterns_logic$4752
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.36.51.1. Executing ABC.

3.36.52. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$90270$abc$77406$auto$opt_dff.cc:219:make_patterns_logic$4708
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.36.52.1. Executing ABC.

3.36.53. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$90324$abc$77443$auto$opt_dff.cc:219:make_patterns_logic$4653
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.36.53.1. Executing ABC.

3.36.54. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$90378$abc$77480$auto$opt_dff.cc:219:make_patterns_logic$4609
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.36.54.1. Executing ABC.

3.36.55. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$90432$abc$77517$auto$opt_dff.cc:219:make_patterns_logic$4906
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.36.55.1. Executing ABC.

3.36.56. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$90486$abc$77554$auto$opt_dff.cc:219:make_patterns_logic$4862
Extracted 52 gates and 93 wires to a netlist network with 41 inputs and 32 outputs.

3.36.56.1. Executing ABC.

3.36.57. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$90547$abc$77598$auto$opt_dff.cc:219:make_patterns_logic$4818
Extracted 52 gates and 93 wires to a netlist network with 41 inputs and 32 outputs.

3.36.57.1. Executing ABC.

3.36.58. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$90608$abc$77642$auto$opt_dff.cc:219:make_patterns_logic$4763
Extracted 52 gates and 93 wires to a netlist network with 41 inputs and 32 outputs.

3.36.58.1. Executing ABC.

3.36.59. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$90669$abc$77686$auto$opt_dff.cc:219:make_patterns_logic$4719
Extracted 52 gates and 93 wires to a netlist network with 41 inputs and 32 outputs.

3.36.59.1. Executing ABC.

3.36.60. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$90730$abc$77730$auto$opt_dff.cc:219:make_patterns_logic$4664
Extracted 53 gates and 95 wires to a netlist network with 42 inputs and 33 outputs.

3.36.60.1. Executing ABC.

3.36.61. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$90792$abc$77775$auto$opt_dff.cc:219:make_patterns_logic$4620
Extracted 53 gates and 95 wires to a netlist network with 42 inputs and 33 outputs.

3.36.61.1. Executing ABC.

3.36.62. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$90853$abc$77819$auto$opt_dff.cc:219:make_patterns_logic$4576
Extracted 53 gates and 95 wires to a netlist network with 42 inputs and 33 outputs.

3.36.62.1. Executing ABC.

3.36.63. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$90915$abc$77863$auto$opt_dff.cc:219:make_patterns_logic$4928
Extracted 52 gates and 94 wires to a netlist network with 42 inputs and 32 outputs.

3.36.63.1. Executing ABC.

3.36.64. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$90972$abc$77901$auto$opt_dff.cc:219:make_patterns_logic$4873
Extracted 46 gates and 81 wires to a netlist network with 35 inputs and 26 outputs.

3.36.64.1. Executing ABC.

3.36.65. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$91027$abc$77939$auto$opt_dff.cc:219:make_patterns_logic$4829
Extracted 46 gates and 81 wires to a netlist network with 35 inputs and 26 outputs.

3.36.65.1. Executing ABC.

3.36.66. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$91082$abc$77977$auto$opt_dff.cc:219:make_patterns_logic$4774
Extracted 46 gates and 81 wires to a netlist network with 35 inputs and 26 outputs.

3.36.66.1. Executing ABC.

3.36.67. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$91137$abc$78015$auto$opt_dff.cc:219:make_patterns_logic$4730
Extracted 46 gates and 81 wires to a netlist network with 35 inputs and 26 outputs.

3.36.67.1. Executing ABC.

3.36.68. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$91192$abc$78053$auto$opt_dff.cc:219:make_patterns_logic$4686
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.36.68.1. Executing ABC.

3.36.69. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$91246$abc$78090$auto$opt_dff.cc:219:make_patterns_logic$4631
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.36.69.1. Executing ABC.

3.36.70. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$91301$abc$78128$auto$opt_dff.cc:219:make_patterns_logic$4587
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.36.70.1. Executing ABC.

3.36.71. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$91355$abc$78166$abc$59250$auto$opt_dff.cc:219:make_patterns_logic$6611
Extracted 51 gates and 91 wires to a netlist network with 40 inputs and 31 outputs.

3.36.71.1. Executing ABC.

3.36.72. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$91415$abc$78209$abc$59666$auto$opt_dff.cc:219:make_patterns_logic$6710
Extracted 51 gates and 91 wires to a netlist network with 40 inputs and 31 outputs.

3.36.72.1. Executing ABC.

3.36.73. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$91475$abc$78252$abc$60058$auto$opt_dff.cc:219:make_patterns_logic$6809
Extracted 51 gates and 91 wires to a netlist network with 40 inputs and 31 outputs.

3.36.73.1. Executing ABC.

3.36.74. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$91535$abc$78295$abc$60458$auto$opt_dff.cc:219:make_patterns_logic$4103
Extracted 51 gates and 91 wires to a netlist network with 40 inputs and 31 outputs.

3.36.74.1. Executing ABC.

3.36.75. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$91595$abc$78338$abc$60826$auto$opt_dff.cc:219:make_patterns_logic$4202
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.36.75.1. Executing ABC.

3.36.76. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$91649$abc$78375$abc$61242$auto$opt_dff.cc:219:make_patterns_logic$4290
Extracted 51 gates and 91 wires to a netlist network with 40 inputs and 31 outputs.

3.36.76.1. Executing ABC.

3.36.77. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$91709$abc$78418$abc$61658$auto$opt_dff.cc:219:make_patterns_logic$4389
Extracted 53 gates and 95 wires to a netlist network with 42 inputs and 33 outputs.

3.36.77.1. Executing ABC.

3.36.78. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$91769$abc$78461$auto$opt_dff.cc:219:make_patterns_logic$4499
Extracted 53 gates and 95 wires to a netlist network with 42 inputs and 33 outputs.

3.36.78.1. Executing ABC.

3.36.79. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$91831$abc$78506$abc$59152$auto$opt_dff.cc:219:make_patterns_logic$6589
Extracted 50 gates and 93 wires to a netlist network with 43 inputs and 30 outputs.

3.36.79.1. Executing ABC.

3.36.80. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$91882$abc$78546$abc$59568$auto$opt_dff.cc:219:make_patterns_logic$6688
Extracted 51 gates and 91 wires to a netlist network with 40 inputs and 31 outputs.

3.36.80.1. Executing ABC.

3.36.81. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$91942$abc$78589$abc$59960$auto$opt_dff.cc:219:make_patterns_logic$6787
Extracted 51 gates and 91 wires to a netlist network with 40 inputs and 31 outputs.

3.36.81.1. Executing ABC.

3.36.82. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$92002$abc$78632$abc$60336$auto$opt_dff.cc:219:make_patterns_logic$4081
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.36.82.1. Executing ABC.

3.36.83. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$92056$abc$78669$abc$60752$auto$opt_dff.cc:219:make_patterns_logic$4169
Extracted 51 gates and 91 wires to a netlist network with 40 inputs and 31 outputs.

3.36.83.1. Executing ABC.

3.36.84. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$92116$abc$78712$abc$61144$auto$opt_dff.cc:219:make_patterns_logic$4268
Extracted 51 gates and 91 wires to a netlist network with 40 inputs and 31 outputs.

3.36.84.1. Executing ABC.

3.36.85. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$92176$abc$78755$abc$61560$auto$opt_dff.cc:219:make_patterns_logic$4367
Extracted 51 gates and 91 wires to a netlist network with 40 inputs and 31 outputs.

3.36.85.1. Executing ABC.

3.36.86. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$92236$abc$78798$auto$opt_dff.cc:219:make_patterns_logic$4477
Extracted 53 gates and 95 wires to a netlist network with 42 inputs and 33 outputs.

3.36.86.1. Executing ABC.

3.36.87. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$92298$abc$78841$abc$59189$auto$opt_dff.cc:219:make_patterns_logic$6600
Extracted 47 gates and 83 wires to a netlist network with 36 inputs and 27 outputs.

3.36.87.1. Executing ABC.

3.36.88. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$92354$abc$78880$abc$59605$auto$opt_dff.cc:219:make_patterns_logic$6699
Extracted 47 gates and 83 wires to a netlist network with 36 inputs and 27 outputs.

3.36.88.1. Executing ABC.

3.36.89. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$92410$abc$78919$abc$59997$auto$opt_dff.cc:219:make_patterns_logic$6798
Extracted 48 gates and 85 wires to a netlist network with 37 inputs and 28 outputs.

3.36.89.1. Executing ABC.

3.36.90. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$92467$abc$78958$abc$60397$auto$opt_dff.cc:219:make_patterns_logic$4092
Extracted 47 gates and 83 wires to a netlist network with 36 inputs and 27 outputs.

3.36.90.1. Executing ABC.

3.36.91. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$92523$abc$78997$abc$60789$auto$opt_dff.cc:219:make_patterns_logic$4180
Extracted 53 gates and 95 wires to a netlist network with 42 inputs and 33 outputs.

3.36.91.1. Executing ABC.

3.36.92. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$92585$abc$79042$abc$61181$auto$opt_dff.cc:219:make_patterns_logic$4279
Extracted 47 gates and 83 wires to a netlist network with 36 inputs and 27 outputs.

3.36.92.1. Executing ABC.

3.36.93. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$92641$abc$79081$abc$61597$auto$opt_dff.cc:219:make_patterns_logic$4378
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.36.93.1. Executing ABC.

3.36.94. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$92697$abc$79120$auto$opt_dff.cc:219:make_patterns_logic$4488
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.36.94.1. Executing ABC.

3.36.95. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$92751$abc$79159$abc$59470$auto$opt_dff.cc:219:make_patterns_logic$6666
Extracted 51 gates and 91 wires to a netlist network with 40 inputs and 31 outputs.

3.36.95.1. Executing ABC.

3.36.96. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$92811$abc$79202$abc$59838$auto$opt_dff.cc:219:make_patterns_logic$6765
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.36.96.1. Executing ABC.

3.36.97. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$92865$abc$79239$abc$60254$auto$opt_dff.cc:219:make_patterns_logic$6853
Extracted 51 gates and 91 wires to a netlist network with 40 inputs and 31 outputs.

3.36.97.1. Executing ABC.

3.36.98. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$92925$abc$79282$abc$60654$auto$opt_dff.cc:219:make_patterns_logic$4147
Extracted 51 gates and 91 wires to a netlist network with 40 inputs and 31 outputs.

3.36.98.1. Executing ABC.

3.36.99. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$92985$abc$79325$abc$61046$auto$opt_dff.cc:219:make_patterns_logic$4246
Extracted 51 gates and 91 wires to a netlist network with 40 inputs and 31 outputs.

3.36.99.1. Executing ABC.

3.36.100. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$93045$abc$79368$abc$61462$auto$opt_dff.cc:219:make_patterns_logic$4345
Extracted 51 gates and 91 wires to a netlist network with 40 inputs and 31 outputs.

3.36.100.1. Executing ABC.

3.36.101. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$93105$abc$79411$abc$61830$auto$opt_dff.cc:219:make_patterns_logic$4444
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.36.101.1. Executing ABC.

3.36.102. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$93159$abc$79448$auto$opt_dff.cc:219:make_patterns_logic$4543
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.36.102.1. Executing ABC.

3.36.103. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$93213$abc$79485$abc$59507$auto$opt_dff.cc:219:make_patterns_logic$6677
Extracted 47 gates and 83 wires to a netlist network with 36 inputs and 27 outputs.

3.36.103.1. Executing ABC.

3.36.104. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$93269$abc$79524$abc$59899$auto$opt_dff.cc:219:make_patterns_logic$6776
Extracted 47 gates and 83 wires to a netlist network with 36 inputs and 27 outputs.

3.36.104.1. Executing ABC.

3.36.105. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$93325$abc$79563$abc$60291$auto$opt_dff.cc:219:make_patterns_logic$6864
Extracted 58 gates and 105 wires to a netlist network with 47 inputs and 38 outputs.

3.36.105.1. Executing ABC.

3.36.106. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$93392$abc$79608$abc$60691$auto$opt_dff.cc:219:make_patterns_logic$4158
Extracted 47 gates and 83 wires to a netlist network with 36 inputs and 27 outputs.

3.36.106.1. Executing ABC.

3.36.107. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$93448$abc$79647$abc$61083$auto$opt_dff.cc:219:make_patterns_logic$4257
Extracted 47 gates and 83 wires to a netlist network with 36 inputs and 27 outputs.

3.36.107.1. Executing ABC.

3.36.108. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$93504$abc$79686$abc$61499$auto$opt_dff.cc:219:make_patterns_logic$4356
Extracted 47 gates and 83 wires to a netlist network with 36 inputs and 27 outputs.

3.36.108.1. Executing ABC.

3.36.109. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$93562$abc$79725$abc$61891$auto$opt_dff.cc:219:make_patterns_logic$4455
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.36.109.1. Executing ABC.

3.36.110. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$93617$abc$79770$auto$opt_dff.cc:219:make_patterns_logic$4565
Extracted 44 gates and 77 wires to a netlist network with 33 inputs and 24 outputs.

3.36.110.1. Executing ABC.

3.36.111. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$93669$abc$79810$abc$59287$auto$opt_dff.cc:219:make_patterns_logic$6622
Extracted 53 gates and 94 wires to a netlist network with 41 inputs and 33 outputs.

3.36.111.1. Executing ABC.

3.36.112. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$93729$abc$79853$abc$59703$auto$opt_dff.cc:219:make_patterns_logic$6721
Extracted 53 gates and 95 wires to a netlist network with 42 inputs and 33 outputs.

3.36.112.1. Executing ABC.

3.36.113. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$93791$abc$79898$abc$60095$auto$opt_dff.cc:219:make_patterns_logic$6820
Extracted 53 gates and 95 wires to a netlist network with 42 inputs and 33 outputs.

3.36.113.1. Executing ABC.

3.36.114. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$93853$abc$79943$abc$60495$auto$opt_dff.cc:219:make_patterns_logic$4114
Extracted 54 gates and 97 wires to a netlist network with 43 inputs and 34 outputs.

3.36.114.1. Executing ABC.

3.36.115. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$93916$abc$79988$abc$60887$auto$opt_dff.cc:219:make_patterns_logic$4213
Extracted 53 gates and 95 wires to a netlist network with 42 inputs and 33 outputs.

3.36.115.1. Executing ABC.

3.36.116. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$93978$abc$80033$abc$61279$auto$opt_dff.cc:219:make_patterns_logic$4301
Extracted 53 gates and 95 wires to a netlist network with 42 inputs and 33 outputs.

3.36.116.1. Executing ABC.

3.36.117. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$94038$abc$80076$abc$61695$auto$opt_dff.cc:219:make_patterns_logic$4400
Extracted 51 gates and 91 wires to a netlist network with 40 inputs and 31 outputs.

3.36.117.1. Executing ABC.

3.36.118. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$94100$abc$80121$auto$opt_dff.cc:219:make_patterns_logic$4510
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.36.118.1. Executing ABC.

3.36.119. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$94154$abc$80158$abc$59348$auto$opt_dff.cc:219:make_patterns_logic$6644
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.36.119.1. Executing ABC.

3.36.120. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$94208$abc$80195$abc$59764$auto$opt_dff.cc:219:make_patterns_logic$6732
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.36.120.1. Executing ABC.

3.36.121. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$94262$abc$80232$abc$60156$auto$opt_dff.cc:219:make_patterns_logic$6831
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.36.121.1. Executing ABC.

3.36.122. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$94316$abc$80269$abc$60556$auto$opt_dff.cc:219:make_patterns_logic$4125
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.36.122.1. Executing ABC.

3.36.123. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$94370$abc$80306$abc$60948$auto$opt_dff.cc:219:make_patterns_logic$4224
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.36.123.1. Executing ABC.

3.36.124. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$94424$abc$80343$abc$61340$auto$opt_dff.cc:219:make_patterns_logic$4323
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.36.124.1. Executing ABC.

3.36.125. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$94478$abc$80380$abc$61756$auto$opt_dff.cc:219:make_patterns_logic$4411
Extracted 47 gates and 83 wires to a netlist network with 36 inputs and 27 outputs.

3.36.125.1. Executing ABC.

3.36.126. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$94532$abc$80417$auto$opt_dff.cc:219:make_patterns_logic$4521
Extracted 48 gates and 85 wires to a netlist network with 37 inputs and 28 outputs.

3.36.126.1. Executing ABC.

3.36.127. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$94587$abc$80461$abc$59409$auto$opt_dff.cc:219:make_patterns_logic$6655
Extracted 47 gates and 83 wires to a netlist network with 36 inputs and 27 outputs.

3.36.127.1. Executing ABC.

3.36.128. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$94643$abc$80500$abc$59801$auto$opt_dff.cc:219:make_patterns_logic$6743
Extracted 47 gates and 83 wires to a netlist network with 36 inputs and 27 outputs.

3.36.128.1. Executing ABC.

3.36.129. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$94699$abc$80539$abc$60193$auto$opt_dff.cc:219:make_patterns_logic$6842
Extracted 47 gates and 83 wires to a netlist network with 36 inputs and 27 outputs.

3.36.129.1. Executing ABC.

3.36.130. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$94755$abc$80578$abc$60593$auto$opt_dff.cc:219:make_patterns_logic$4136
Extracted 47 gates and 83 wires to a netlist network with 36 inputs and 27 outputs.

3.36.130.1. Executing ABC.

3.36.131. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$94811$abc$80617$abc$60985$auto$opt_dff.cc:219:make_patterns_logic$4235
Extracted 47 gates and 83 wires to a netlist network with 36 inputs and 27 outputs.

3.36.131.1. Executing ABC.

3.36.132. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$94867$abc$80656$abc$61401$auto$opt_dff.cc:219:make_patterns_logic$4334
Extracted 47 gates and 83 wires to a netlist network with 36 inputs and 27 outputs.

3.36.132.1. Executing ABC.

3.36.133. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by !$abc$86100$abc$62042$auto$opt_reduce.cc:134:opt_pmux$4013, asynchronously reset by \rst
Extracted 1749 gates and 4245 wires to a netlist network with 2496 inputs and 1217 outputs.

3.36.133.1. Executing ABC.

3.36.134. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$94923$abc$80695$abc$61793$auto$opt_dff.cc:219:make_patterns_logic$4422
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.36.134.1. Executing ABC.

3.36.135. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$94979$abc$84262$abc$54186$auto$opt_dff.cc:219:make_patterns_logic$5401
Extracted 50 gates and 89 wires to a netlist network with 39 inputs and 30 outputs.

3.36.135.1. Executing ABC.

3.36.136. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$95038$abc$84225$abc$54149$auto$opt_dff.cc:219:make_patterns_logic$5390
Extracted 53 gates and 95 wires to a netlist network with 42 inputs and 33 outputs.

3.36.136.1. Executing ABC.

3.36.137. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$95100$abc$84180$abc$54088$auto$opt_dff.cc:219:make_patterns_logic$5379
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.36.137.1. Executing ABC.

3.36.138. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$95154$abc$84143$abc$54051$auto$opt_dff.cc:219:make_patterns_logic$5368
Extracted 49 gates and 87 wires to a netlist network with 38 inputs and 29 outputs.

3.36.138.1. Executing ABC.

3.36.139. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$95212$abc$84746$abc$54798$auto$opt_dff.cc:219:make_patterns_logic$5555
Extracted 53 gates and 95 wires to a netlist network with 42 inputs and 33 outputs.

3.36.139.1. Executing ABC.

3.36.140. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$95274$abc$84791$abc$54859$auto$opt_dff.cc:219:make_patterns_logic$5566
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.36.140.1. Executing ABC.

3.36.141. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$95328$abc$84828$abc$54896$auto$opt_dff.cc:219:make_patterns_logic$5577
Extracted 51 gates and 91 wires to a netlist network with 40 inputs and 31 outputs.

3.36.141.1. Executing ABC.

3.36.142. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$95387$abc$84061$abc$53953$auto$opt_dff.cc:219:make_patterns_logic$5346
Extracted 53 gates and 95 wires to a netlist network with 42 inputs and 33 outputs.

3.36.142.1. Executing ABC.

3.36.143. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$95449$abc$84016$abc$53892$auto$opt_dff.cc:219:make_patterns_logic$5335
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.36.143.1. Executing ABC.

3.36.144. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$95503$abc$83979$abc$53855$auto$opt_dff.cc:219:make_patterns_logic$5324
Extracted 54 gates and 96 wires to a netlist network with 42 inputs and 34 outputs.

3.36.144.1. Executing ABC.

3.36.145. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$95566$abc$83934$abc$53794$auto$opt_dff.cc:219:make_patterns_logic$5313
Extracted 46 gates and 79 wires to a netlist network with 33 inputs and 26 outputs.

3.36.145.1. Executing ABC.

3.36.146. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$95621$abc$83897$abc$53733$auto$opt_dff.cc:219:make_patterns_logic$5302
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.36.146.1. Executing ABC.

3.36.147. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$95675$abc$83860$abc$53696$auto$opt_dff.cc:219:make_patterns_logic$5280
Extracted 53 gates and 95 wires to a netlist network with 42 inputs and 33 outputs.

3.36.147.1. Executing ABC.

3.36.148. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$95737$abc$83823$abc$53659$auto$opt_dff.cc:219:make_patterns_logic$5269
Extracted 53 gates and 95 wires to a netlist network with 42 inputs and 33 outputs.

3.36.148.1. Executing ABC.

3.36.149. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$95799$abc$83778$abc$53598$auto$opt_dff.cc:219:make_patterns_logic$5258
Extracted 46 gates and 79 wires to a netlist network with 33 inputs and 26 outputs.

3.36.149.1. Executing ABC.

3.36.150. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$95854$abc$83741$abc$53561$auto$opt_dff.cc:219:make_patterns_logic$5247
Extracted 54 gates and 96 wires to a netlist network with 42 inputs and 34 outputs.

3.36.150.1. Executing ABC.

3.36.151. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$95917$abc$83696$abc$53500$auto$opt_dff.cc:219:make_patterns_logic$5236
Extracted 46 gates and 79 wires to a netlist network with 33 inputs and 26 outputs.

3.36.151.1. Executing ABC.

3.36.152. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$95972$abc$83659$abc$53463$auto$opt_dff.cc:219:make_patterns_logic$5225
Extracted 54 gates and 96 wires to a netlist network with 42 inputs and 34 outputs.

3.36.152.1. Executing ABC.

3.36.153. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$96035$abc$83614$abc$53402$auto$opt_dff.cc:219:make_patterns_logic$5214
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.36.153.1. Executing ABC.

3.36.154. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$96089$abc$83577$abc$53365$auto$opt_dff.cc:219:make_patterns_logic$5203
Extracted 54 gates and 97 wires to a netlist network with 43 inputs and 34 outputs.

3.36.154.1. Executing ABC.

3.36.155. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$96152$abc$83532$abc$53304$auto$opt_dff.cc:219:make_patterns_logic$5192
Extracted 47 gates and 81 wires to a netlist network with 34 inputs and 27 outputs.

3.36.155.1. Executing ABC.

3.36.156. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$96206$abc$83495$abc$53243$auto$opt_dff.cc:219:make_patterns_logic$5181
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.36.156.1. Executing ABC.

3.36.157. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$96260$abc$83450$abc$53182$auto$opt_dff.cc:219:make_patterns_logic$5159
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.36.157.1. Executing ABC.

3.36.158. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$96314$abc$83413$abc$53145$auto$opt_dff.cc:219:make_patterns_logic$5148
Extracted 53 gates and 95 wires to a netlist network with 42 inputs and 33 outputs.

3.36.158.1. Executing ABC.

3.36.159. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$96376$abc$83368$abc$53084$auto$opt_dff.cc:219:make_patterns_logic$5137
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.36.159.1. Executing ABC.

3.36.160. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$96430$abc$83329$abc$53045$auto$opt_dff.cc:219:make_patterns_logic$5126
Extracted 54 gates and 97 wires to a netlist network with 43 inputs and 33 outputs.

3.36.160.1. Executing ABC.

3.36.161. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$96493$abc$83284$abc$52984$auto$opt_dff.cc:219:make_patterns_logic$5115
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 26 outputs.

3.36.161.1. Executing ABC.

3.36.162. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$96548$abc$83247$abc$52947$auto$opt_dff.cc:219:make_patterns_logic$5104
Extracted 53 gates and 95 wires to a netlist network with 42 inputs and 33 outputs.

3.36.162.1. Executing ABC.

3.36.163. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$96610$abc$83202$abc$52886$auto$opt_dff.cc:219:make_patterns_logic$5093
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.36.163.1. Executing ABC.

3.36.164. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$96664$abc$83165$abc$52849$auto$opt_dff.cc:219:make_patterns_logic$5082
Extracted 53 gates and 95 wires to a netlist network with 42 inputs and 33 outputs.

3.36.164.1. Executing ABC.

3.36.165. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$96726$abc$83120$abc$52788$auto$opt_dff.cc:219:make_patterns_logic$5071
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.36.165.1. Executing ABC.

3.36.166. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$96780$abc$83083$abc$52727$auto$opt_dff.cc:219:make_patterns_logic$5060
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.36.166.1. Executing ABC.

3.36.167. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$96834$abc$83046$abc$52666$auto$opt_dff.cc:219:make_patterns_logic$5038
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.36.167.1. Executing ABC.

3.36.168. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$96888$abc$83009$abc$52629$auto$opt_dff.cc:219:make_patterns_logic$5027
Extracted 53 gates and 95 wires to a netlist network with 42 inputs and 33 outputs.

3.36.168.1. Executing ABC.

3.36.169. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$96950$abc$82964$abc$52568$auto$opt_dff.cc:219:make_patterns_logic$5016
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.36.169.1. Executing ABC.

3.36.170. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$97004$abc$82927$abc$52531$auto$opt_dff.cc:219:make_patterns_logic$5005
Extracted 53 gates and 95 wires to a netlist network with 42 inputs and 33 outputs.

3.36.170.1. Executing ABC.

3.36.171. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$97066$abc$82882$abc$52470$auto$opt_dff.cc:219:make_patterns_logic$4994
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.36.171.1. Executing ABC.

3.36.172. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$97120$abc$82845$abc$52409$auto$opt_dff.cc:219:make_patterns_logic$4983
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.36.172.1. Executing ABC.

3.36.173. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$97174$abc$82808$abc$52348$auto$opt_dff.cc:219:make_patterns_logic$4059
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.36.173.1. Executing ABC.

3.36.174. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$97228$abc$82801$abc$52338$auto$opt_dff.cc:219:make_patterns_logic$4027, asynchronously reset by \rst
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 2 outputs.

3.36.174.1. Executing ABC.

3.36.175. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$97235$abc$82761$abc$52299$auto$opt_dff.cc:219:make_patterns_logic$4048, synchronously reset by !$abc$97235$abc$82761$abc$52299$auto$rtlil.cc:2398:Or$10026
Extracted 39 gates and 44 wires to a netlist network with 5 inputs and 5 outputs.

3.36.175.1. Executing ABC.

3.36.176. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$97274$abc$80987$abc$50160$memory\key$wren[6][0][0]$y$49789
Extracted 19 gates and 41 wires to a netlist network with 22 inputs and 10 outputs.

3.36.176.1. Executing ABC.

3.36.177. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$97302$abc$80960$abc$50133$memory\key$wren[2][0][0]$y$49759
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.36.177.1. Executing ABC.

3.36.178. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$97329$abc$80933$abc$50106$memory\key$wren[4][0][0]$y$49775
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.36.178.1. Executing ABC.

3.36.179. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$97356$abc$80907$abc$50080$memory\key$wren[5][0][0]$y$49781
Extracted 9 gates and 19 wires to a netlist network with 10 inputs and 9 outputs.

3.36.179.1. Executing ABC.

3.36.180. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$97382$abc$80881$abc$50054$memory\key$wren[3][0][0]$y$49765
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs.

3.36.180.1. Executing ABC.

3.36.181. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$97409$abc$80855$abc$50028$memory\key$wren[1][0][0]$y$49749
Extracted 21 gates and 44 wires to a netlist network with 23 inputs and 10 outputs.

3.36.181.1. Executing ABC.

3.36.182. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$97439$abc$80827$abc$50001$memory\key$wren[0][0][0]$y$49741
Extracted 11 gates and 23 wires to a netlist network with 12 inputs and 10 outputs.

3.36.182.1. Executing ABC.

3.36.183. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$97467$abc$80773$auto$opt_dff.cc:219:make_patterns_logic$4917
Extracted 41 gates and 76 wires to a netlist network with 35 inputs and 21 outputs.

3.36.183.1. Executing ABC.

3.36.184. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$97511$abc$84955$abc$55055$auto$opt_dff.cc:219:make_patterns_logic$5610
Extracted 50 gates and 89 wires to a netlist network with 39 inputs and 30 outputs.

3.36.184.1. Executing ABC.

3.36.185. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$97570$abc$80734$auto$opt_dff.cc:219:make_patterns_logic$4532
Extracted 50 gates and 89 wires to a netlist network with 39 inputs and 30 outputs.

3.36.185.1. Executing ABC.

3.36.186. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$97631$abc$59091$auto$opt_dff.cc:219:make_patterns_logic$6578
Extracted 39 gates and 72 wires to a netlist network with 33 inputs and 19 outputs.

3.36.186.1. Executing ABC.

3.36.187. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$97690$abc$59054$auto$opt_dff.cc:219:make_patterns_logic$6567
Extracted 53 gates and 95 wires to a netlist network with 42 inputs and 33 outputs.

3.36.187.1. Executing ABC.

3.36.188. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$97752$abc$58993$auto$opt_dff.cc:219:make_patterns_logic$6556
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 26 outputs.

3.36.188.1. Executing ABC.

3.36.189. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$97807$abc$58956$auto$opt_dff.cc:219:make_patterns_logic$6545
Extracted 46 gates and 81 wires to a netlist network with 35 inputs and 26 outputs.

3.36.189.1. Executing ABC.

3.36.190. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$97869$abc$58895$auto$opt_dff.cc:219:make_patterns_logic$6534
Extracted 57 gates and 99 wires to a netlist network with 42 inputs and 33 outputs.

3.36.190.1. Executing ABC.

3.36.191. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$97923$abc$84635$abc$54663$auto$opt_dff.cc:219:make_patterns_logic$5511
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.36.191.1. Executing ABC.

3.36.192. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$97982$abc$58834$auto$opt_dff.cc:219:make_patterns_logic$6523
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.36.192.1. Executing ABC.

3.36.193. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$98036$abc$58797$auto$opt_dff.cc:219:make_patterns_logic$6501
Extracted 53 gates and 95 wires to a netlist network with 42 inputs and 33 outputs.

3.36.193.1. Executing ABC.

3.36.194. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$98098$abc$58760$auto$opt_dff.cc:219:make_patterns_logic$6490
Extracted 53 gates and 95 wires to a netlist network with 42 inputs and 33 outputs.

3.36.194.1. Executing ABC.

3.36.195. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$98160$abc$58699$auto$opt_dff.cc:219:make_patterns_logic$6479
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.36.195.1. Executing ABC.

3.36.196. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$98214$abc$58662$auto$opt_dff.cc:219:make_patterns_logic$6468
Extracted 53 gates and 95 wires to a netlist network with 42 inputs and 33 outputs.

3.36.196.1. Executing ABC.

3.36.197. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$98276$abc$58601$auto$opt_dff.cc:219:make_patterns_logic$6457
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.36.197.1. Executing ABC.

3.36.198. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$98330$abc$58564$auto$opt_dff.cc:219:make_patterns_logic$6446
Extracted 53 gates and 95 wires to a netlist network with 42 inputs and 33 outputs.

3.36.198.1. Executing ABC.

3.36.199. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$98392$abc$58503$auto$opt_dff.cc:219:make_patterns_logic$6435
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 26 outputs.

3.36.199.1. Executing ABC.

3.36.200. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$98447$abc$58466$auto$opt_dff.cc:219:make_patterns_logic$6424
Extracted 53 gates and 95 wires to a netlist network with 42 inputs and 33 outputs.

3.36.200.1. Executing ABC.

3.36.201. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$98509$abc$58405$auto$opt_dff.cc:219:make_patterns_logic$6413
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 26 outputs.

3.36.201.1. Executing ABC.

yosys> opt_ffinv

3.37. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

yosys> opt -sat

3.38. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.38.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.
<suppressed ~104 debug messages>

yosys> opt_merge -nomux

3.38.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

yosys> opt_muxtree

3.38.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rc4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.38.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rc4.
Performed a total of 0 changes.

yosys> opt_merge

3.38.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.38.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.38.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..
Removed 0 unused cells and 81515 unused wires.
<suppressed ~119 debug messages>

yosys> opt_expr

3.38.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.

3.38.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.38.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rc4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.38.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rc4.
Performed a total of 0 changes.

yosys> opt_merge

3.38.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.38.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.38.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..

yosys> opt_expr

3.38.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.

3.38.16. Finished OPT passes. (There is nothing left to do.)

yosys> abc -script /home/users/temp_dir/yosys_ToXvND/abc_tmp_1.scr

3.39. Executing ABC pass (technology mapping using ABC).

3.39.1. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Extracted 21704 gates and 23878 wires to a netlist network with 2174 inputs and 2404 outputs.

3.39.1.1. Executing ABC.
DE:   #PIs = 2174  #Luts =  6485  Max Lvl =  11  Avg Lvl =   7.02  [   0.91 sec. at Pass 0]
DE:   #PIs = 2174  #Luts =  5667  Max Lvl =  10  Avg Lvl =   5.72  [  61.55 sec. at Pass 1]
DE:   #PIs = 2174  #Luts =  5618  Max Lvl =  11  Avg Lvl =   5.19  [  17.05 sec. at Pass 2]
DE:   #PIs = 2174  #Luts =  5579  Max Lvl =  10  Avg Lvl =   5.19  [  33.04 sec. at Pass 3]
DE:   #PIs = 2174  #Luts =  5561  Max Lvl =   9  Avg Lvl =   5.18  [  21.89 sec. at Pass 4]
DE:   #PIs = 2174  #Luts =  5561  Max Lvl =   9  Avg Lvl =   5.18  [  43.30 sec. at Pass 5]
DE:   #PIs = 2174  #Luts =  5552  Max Lvl =  10  Avg Lvl =   5.19  [  31.86 sec. at Pass 6]
DE:   #PIs = 2174  #Luts =  5543  Max Lvl =  10  Avg Lvl =   5.28  [  49.21 sec. at Pass 7]
DE:   #PIs = 2174  #Luts =  5543  Max Lvl =  10  Avg Lvl =   5.28  [  31.49 sec. at Pass 8]
DE:   #PIs = 2174  #Luts =  5532  Max Lvl =  10  Avg Lvl =   5.28  [  59.91 sec. at Pass 9]
DE:   #PIs = 2174  #Luts =  5532  Max Lvl =  10  Avg Lvl =   5.28  [  37.09 sec. at Pass 10]
DE:   #PIs = 2174  #Luts =  5532  Max Lvl =  10  Avg Lvl =   5.28  [  54.72 sec. at Pass 11]
DE:   #PIs = 2174  #Luts =  5532  Max Lvl =  10  Avg Lvl =   5.28  [  32.23 sec. at Pass 12]
DE:   #PIs = 2174  #Luts =  5532  Max Lvl =  10  Avg Lvl =   5.28  [   4.98 sec. at Pass 13]

yosys> opt

3.40. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.40.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.

yosys> opt_merge -nomux

3.40.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.40.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rc4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.40.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rc4.
Performed a total of 0 changes.

yosys> opt_merge

3.40.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

yosys> opt_dff

3.40.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.40.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..
Removed 0 unused cells and 23536 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.40.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.

3.40.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.40.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rc4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.40.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rc4.
Performed a total of 0 changes.

yosys> opt_merge

3.40.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

yosys> opt_dff

3.40.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.40.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..

yosys> opt_expr

3.40.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.

3.40.16. Finished OPT passes. (There is nothing left to do.)

yosys> opt_ffinv

3.41. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 2 inverters.

yosys> stat

3.42. Printing statistics.

=== rc4 ===

   Number of wires:               6650
   Number of wire bits:           7882
   Number of public wires:         155
   Number of public wire bits:    1219
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               7725
     $_DFFE_PP0N_                    8
     $_DFFE_PP0P_                   11
     $_DFFE_PP1P_                    1
     $_DFFE_PP_                   2104
     $_SDFFE_PN0P_                  10
     $_SDFFE_PN1P_                   1
     $_SDFFE_PP0P_                   8
     $lut                         5530
     adder_carry                    52


yosys> shregmap -minlen 8 -maxlen 20

3.43. Executing SHREGMAP pass (map shift registers).
Converted 0 dff cells into 0 shift registers.

yosys> dfflegalize -cell $_DFF_?_ 0 -cell $_DFF_???_ 0 -cell $_DFFE_????_ 0 -cell $_DFFSR_???_ 0 -cell $_DFFSRE_????_ 0 -cell $_DLATCHSR_PPP_ 0

3.44. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

yosys> stat

3.45. Printing statistics.

=== rc4 ===

   Number of wires:               6688
   Number of wire bits:           7920
   Number of public wires:         155
   Number of public wire bits:    1219
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               7763
     $_DFFE_PP0N_                    8
     $_DFFE_PP0P_                 2115
     $_DFFE_PP1P_                    1
     $_DFF_P_                       19
     $_MUX_                         38
     $lut                         5530
     adder_carry                    52


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/ffs_map.v

3.46. Executing TECHMAP pass (map to technology primitives).

3.46.1. Executing Verilog-2005 frontend: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.46.2. Executing Verilog-2005 frontend: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v
Parsing Verilog input from `/home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFFSR_PPP_'.
Generating RTLIL representation for module `\$_DFFSR_PNP_'.
Generating RTLIL representation for module `\$_DFFSR_PNN_'.
Generating RTLIL representation for module `\$_DFFSR_PPN_'.
Generating RTLIL representation for module `\$_DFFSR_NPP_'.
Generating RTLIL representation for module `\$_DFFSR_NNP_'.
Generating RTLIL representation for module `\$_DFFSR_NNN_'.
Generating RTLIL representation for module `\$_DFFSR_NPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNN_'.
Generating RTLIL representation for module `\$_DLATCHSR_PPP_'.
Generating RTLIL representation for module `\$_DLATCHSR_NPP_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNN_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Successfully finished Verilog frontend.

3.46.3. Continuing TECHMAP pass.
Using template \$_DFFE_PP0P_ for cells of type $_DFFE_PP0P_.
Using extmapper simplemap for cells of type $lut.
Using template \$_DFFE_PP1P_ for cells of type $_DFFE_PP1P_.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
Using template \$_DFFE_PP0N_ for cells of type $_DFFE_PP0N_.
Using extmapper simplemap for cells of type $logic_not.
No more expansions possible.
<suppressed ~9941 debug messages>

yosys> opt_expr -mux_undef

3.47. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.
<suppressed ~176226 debug messages>

yosys> simplemap

3.48. Executing SIMPLEMAP pass (map simple cells to gate primitives).

yosys> opt_expr

3.49. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.

yosys> opt_merge

3.50. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
<suppressed ~154014 debug messages>
Removed a total of 51338 cells.

yosys> opt_dff -nodffe -nosdff

3.51. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.52. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..
Removed 1 unused cells and 30519 unused wires.
<suppressed ~2 debug messages>

yosys> opt -nodffe -nosdff

3.53. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.53.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.
<suppressed ~10605 debug messages>

yosys> opt_merge -nomux

3.53.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
<suppressed ~129 debug messages>
Removed a total of 43 cells.

yosys> opt_muxtree

3.53.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rc4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.53.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rc4.
Performed a total of 0 changes.

yosys> opt_merge

3.53.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.53.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.53.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..
Removed 0 unused cells and 3600 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.53.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.

3.53.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.53.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rc4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.53.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rc4.
Performed a total of 0 changes.

yosys> opt_merge

3.53.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.53.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.53.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..

yosys> opt_expr

3.53.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.

3.53.16. Finished OPT passes. (There is nothing left to do.)

yosys> abc -script /home/users/temp_dir/yosys_ToXvND/abc_tmp_2.scr

3.54. Executing ABC pass (technology mapping using ABC).

3.54.1. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Extracted 16907 gates and 19091 wires to a netlist network with 2182 inputs and 2400 outputs.

3.54.1.1. Executing ABC.
DE:   #PIs = 2182  #Luts =  5541  Max Lvl =  10  Avg Lvl =   5.30  [   1.32 sec. at Pass 0]
DE:   #PIs = 2182  #Luts =  5541  Max Lvl =  10  Avg Lvl =   5.30  [  78.54 sec. at Pass 1]
DE:   #PIs = 2182  #Luts =  5541  Max Lvl =  10  Avg Lvl =   5.30  [  14.58 sec. at Pass 2]
DE:   #PIs = 2182  #Luts =  5541  Max Lvl =  10  Avg Lvl =   5.30  [  25.11 sec. at Pass 3]
DE:   #PIs = 2182  #Luts =  5541  Max Lvl =  10  Avg Lvl =   5.30  [  17.55 sec. at Pass 4]
DE:   #PIs = 2182  #Luts =  5541  Max Lvl =  10  Avg Lvl =   5.30  [  29.54 sec. at Pass 5]
DE:   #PIs = 2182  #Luts =  5538  Max Lvl =  11  Avg Lvl =   5.41  [   2.89 sec. at Pass 6]

yosys> opt

3.55. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.55.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.

yosys> opt_merge -nomux

3.55.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.55.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rc4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.55.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rc4.
Performed a total of 0 changes.

yosys> opt_merge

3.55.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

yosys> opt_dff

3.55.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.55.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..
Removed 0 unused cells and 16332 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.55.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.

3.55.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.55.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rc4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.55.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rc4.
Performed a total of 0 changes.

yosys> opt_merge

3.55.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

yosys> opt_dff

3.55.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.55.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..

yosys> opt_expr

3.55.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.

3.55.16. Finished OPT passes. (There is nothing left to do.)

yosys> hierarchy -check

3.56. Executing HIERARCHY pass (managing design hierarchy).

3.56.1. Analyzing design hierarchy..
Top module:  \rc4

3.56.2. Analyzing design hierarchy..
Top module:  \rc4
Removed 0 unused modules.

yosys> stat

3.57. Printing statistics.

=== rc4 ===

   Number of wires:               6656
   Number of wire bits:           7888
   Number of public wires:         155
   Number of public wire bits:    1219
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               7733
     $lut                         5538
     adder_carry                    52
     dffsre                       2143


yosys> opt_clean -purge

3.58. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

yosys> write_verilog -noattr -nohex synthesized.v

3.59. Executing Verilog backend.

yosys> bmuxmap

3.59.1. Executing BMUXMAP pass.

yosys> demuxmap

3.59.2. Executing DEMUXMAP pass.

yosys> clean_zerowidth
Dumping module `\rc4'.

Warnings: 15 unique messages, 15 total
End of script. Logfile hash: f579104f07, CPU: user 170.87s system 8.16s, MEM: 501.18 MB peak
Yosys 0.17+76 (git sha1 ba67c2ec9, gcc 9.1.0 -fPIC -Os)
Time spent: 97% 6x abc (3937 sec), 1% 57x opt_expr (46 sec), ...
real 927.42
user 3833.28
sys 207.97
