(* use_dsp48="no" *) (* use_dsp="no" *) module top
#(parameter param16 = ((-((((8'hbe) >= (8'ha9)) >= ((8'ha8) ? (8'h9e) : (8'ha5))) < (((7'h43) ? (8'haf) : (8'hb3)) < ((7'h43) ? (8'ha7) : (8'hb7))))) <= (({(-(8'hb2)), (~&(8'ha9))} | {{(8'h9f), (8'hbf)}}) ? {((&(8'hbf)) == ((8'hb9) & (8'ha9)))} : ((((8'hb7) - (8'haa)) ~^ (|(8'hb8))) ? (~^((8'hbc) ? (8'hb7) : (8'h9c))) : ((8'hac) ~^ (~(8'hb8)))))), 
parameter param17 = ({({param16} != (((8'hb0) - param16) ? {param16} : ((8'hb4) ? param16 : param16)))} ? (((|(~param16)) >= (((8'hb9) > param16) < ((8'ha0) ? param16 : (8'hb6)))) >>> ((~(param16 ? param16 : param16)) << (^(~|param16)))) : ((^~(8'hab)) >= (param16 ? (param16 | param16) : (param16 + (param16 ? param16 : param16))))))
(y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h8a):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(5'h13):(1'h0)] wire3;
  input wire signed [(3'h7):(1'h0)] wire2;
  input wire [(5'h13):(1'h0)] wire1;
  input wire [(5'h12):(1'h0)] wire0;
  wire [(3'h4):(1'h0)] wire15;
  wire [(5'h13):(1'h0)] wire14;
  wire [(4'h9):(1'h0)] wire13;
  wire [(2'h2):(1'h0)] wire12;
  wire signed [(3'h5):(1'h0)] wire11;
  wire [(3'h7):(1'h0)] wire10;
  wire [(5'h13):(1'h0)] wire9;
  wire signed [(5'h13):(1'h0)] wire8;
  wire signed [(3'h4):(1'h0)] wire7;
  wire [(5'h12):(1'h0)] wire6;
  wire signed [(4'hd):(1'h0)] wire5;
  wire signed [(5'h12):(1'h0)] wire4;
  assign y = {wire15,
                 wire14,
                 wire13,
                 wire12,
                 wire11,
                 wire10,
                 wire9,
                 wire8,
                 wire7,
                 wire6,
                 wire5,
                 wire4,
                 (1'h0)};
  assign wire4 = ((~wire0[(4'hd):(4'hb)]) ?
                     wire3 : (^(wire2[(1'h0):(1'h0)] >= $signed((wire0 ?
                         wire0 : wire3)))));
  assign wire5 = $signed(wire4);
  assign wire6 = $signed(wire4);
  assign wire7 = wire1[(4'hf):(4'h9)];
  assign wire8 = wire3;
  assign wire9 = wire1[(4'hb):(4'hb)];
  assign wire10 = ($unsigned({$unsigned($signed(wire7))}) ^~ (($signed((wire1 ?
                      wire4 : wire9)) >> (wire8[(4'hc):(4'hc)] ?
                      $signed(wire7) : {wire7})) <<< wire2[(3'h6):(1'h1)]));
  assign wire11 = ($signed((wire4 ?
                          (wire7 ?
                              $signed((7'h40)) : (wire4 >= wire10)) : $unsigned({(8'hb5)}))) ?
                      wire2 : wire10);
  assign wire12 = (+wire6);
  assign wire13 = (wire12[(1'h0):(1'h0)] ?
                      wire1[(4'h9):(3'h4)] : $unsigned(((^(wire10 ?
                              wire8 : (8'hab))) ?
                          $unsigned(wire9[(1'h1):(1'h0)]) : {wire8[(3'h5):(3'h5)],
                              {wire1}})));
  assign wire14 = wire6[(1'h0):(1'h0)];
  assign wire15 = $signed((~&$unsigned($unsigned(wire13))));
endmodule