Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Thu Nov 29 19:42:46 2018
| Host         : lin06-418cvlb.ece.tamu.edu running 64-bit CentOS Linux release 7.5.1804 (Core)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file tlc_controller_ver1_timing_summary_routed.rpt -rpx tlc_controller_ver1_timing_summary_routed.rpx
| Design       : tlc_controller_ver1
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: Count_reg[0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Count_reg[10]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Count_reg[11]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Count_reg[12]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Count_reg[13]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Count_reg[14]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Count_reg[15]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Count_reg[16]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Count_reg[17]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Count_reg[18]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Count_reg[19]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Count_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Count_reg[20]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Count_reg[21]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Count_reg[22]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Count_reg[23]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Count_reg[24]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Count_reg[25]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Count_reg[26]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Count_reg[27]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Count_reg[28]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Count_reg[29]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Count_reg[2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Count_reg[30]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Count_reg[3]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Count_reg[4]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Count_reg[5]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Count_reg[6]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Count_reg[7]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Count_reg[8]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Count_reg[9]/C (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: FSM/FSM_onehot_state_reg[0]/C (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: FSM/FSM_onehot_state_reg[1]/C (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: FSM/FSM_onehot_state_reg[2]/C (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: FSM/FSM_onehot_state_reg[3]/C (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: FSM/FSM_onehot_state_reg[4]/C (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: FSM/FSM_onehot_state_reg[5]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: syncS/buff2_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     17.336        0.000                      0                   41        0.256        0.000                      0                   41        7.500        0.000                       0                    44  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 8.000}      20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        17.336        0.000                      0                   41        0.256        0.000                      0                   41        7.500        0.000                       0                    44  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       17.336ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.256ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.336ns  (required time - arrival time)
  Source:                 Count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            Count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.662ns  (logic 1.768ns (66.413%)  route 0.894ns (33.587%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns = ( 24.763 - 20.000 ) 
    Source Clock Delay      (SCD):    5.202ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  Clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.750     5.202    Clk_IBUF_BUFG
    SLICE_X40Y15         FDRE                                         r  Count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y15         FDRE (Prop_fdre_C_Q)         0.456     5.658 r  Count_reg[10]/Q
                         net (fo=4, routed)           0.894     6.552    Count_reg[10]
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     7.074 r  Count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.074    Count_reg[8]_i_1_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.188 r  Count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.188    Count_reg[12]_i_1_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.302 r  Count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.302    Count_reg[16]_i_1_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.416 r  Count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.416    Count_reg[20]_i_1_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.530 r  Count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.530    Count_reg[24]_i_1_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.864 r  Count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.864    Count_reg[28]_i_1_n_6
    SLICE_X40Y20         FDRE                                         r  Count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    23.104    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.195 r  Clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.568    24.763    Clk_IBUF_BUFG
    SLICE_X40Y20         FDRE                                         r  Count_reg[29]/C
                         clock pessimism              0.410    25.173    
                         clock uncertainty           -0.035    25.138    
    SLICE_X40Y20         FDRE (Setup_fdre_C_D)        0.062    25.200    Count_reg[29]
  -------------------------------------------------------------------
                         required time                         25.200    
                         arrival time                          -7.864    
  -------------------------------------------------------------------
                         slack                                 17.336    

Slack (MET) :             17.431ns  (required time - arrival time)
  Source:                 Count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            Count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.567ns  (logic 1.673ns (65.170%)  route 0.894ns (34.830%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns = ( 24.763 - 20.000 ) 
    Source Clock Delay      (SCD):    5.202ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  Clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.750     5.202    Clk_IBUF_BUFG
    SLICE_X40Y15         FDRE                                         r  Count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y15         FDRE (Prop_fdre_C_Q)         0.456     5.658 r  Count_reg[10]/Q
                         net (fo=4, routed)           0.894     6.552    Count_reg[10]
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     7.074 r  Count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.074    Count_reg[8]_i_1_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.188 r  Count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.188    Count_reg[12]_i_1_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.302 r  Count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.302    Count_reg[16]_i_1_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.416 r  Count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.416    Count_reg[20]_i_1_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.530 r  Count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.530    Count_reg[24]_i_1_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.769 r  Count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.769    Count_reg[28]_i_1_n_5
    SLICE_X40Y20         FDRE                                         r  Count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    23.104    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.195 r  Clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.568    24.763    Clk_IBUF_BUFG
    SLICE_X40Y20         FDRE                                         r  Count_reg[30]/C
                         clock pessimism              0.410    25.173    
                         clock uncertainty           -0.035    25.138    
    SLICE_X40Y20         FDRE (Setup_fdre_C_D)        0.062    25.200    Count_reg[30]
  -------------------------------------------------------------------
                         required time                         25.200    
                         arrival time                          -7.769    
  -------------------------------------------------------------------
                         slack                                 17.431    

Slack (MET) :             17.447ns  (required time - arrival time)
  Source:                 Count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            Count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.551ns  (logic 1.657ns (64.951%)  route 0.894ns (35.049%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns = ( 24.763 - 20.000 ) 
    Source Clock Delay      (SCD):    5.202ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  Clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.750     5.202    Clk_IBUF_BUFG
    SLICE_X40Y15         FDRE                                         r  Count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y15         FDRE (Prop_fdre_C_Q)         0.456     5.658 r  Count_reg[10]/Q
                         net (fo=4, routed)           0.894     6.552    Count_reg[10]
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     7.074 r  Count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.074    Count_reg[8]_i_1_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.188 r  Count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.188    Count_reg[12]_i_1_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.302 r  Count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.302    Count_reg[16]_i_1_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.416 r  Count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.416    Count_reg[20]_i_1_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.530 r  Count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.530    Count_reg[24]_i_1_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.753 r  Count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.753    Count_reg[28]_i_1_n_7
    SLICE_X40Y20         FDRE                                         r  Count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    23.104    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.195 r  Clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.568    24.763    Clk_IBUF_BUFG
    SLICE_X40Y20         FDRE                                         r  Count_reg[28]/C
                         clock pessimism              0.410    25.173    
                         clock uncertainty           -0.035    25.138    
    SLICE_X40Y20         FDRE (Setup_fdre_C_D)        0.062    25.200    Count_reg[28]
  -------------------------------------------------------------------
                         required time                         25.200    
                         arrival time                          -7.753    
  -------------------------------------------------------------------
                         slack                                 17.447    

Slack (MET) :             17.450ns  (required time - arrival time)
  Source:                 Count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            Count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.548ns  (logic 1.654ns (64.910%)  route 0.894ns (35.090%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns = ( 24.763 - 20.000 ) 
    Source Clock Delay      (SCD):    5.202ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  Clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.750     5.202    Clk_IBUF_BUFG
    SLICE_X40Y15         FDRE                                         r  Count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y15         FDRE (Prop_fdre_C_Q)         0.456     5.658 r  Count_reg[10]/Q
                         net (fo=4, routed)           0.894     6.552    Count_reg[10]
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     7.074 r  Count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.074    Count_reg[8]_i_1_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.188 r  Count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.188    Count_reg[12]_i_1_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.302 r  Count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.302    Count_reg[16]_i_1_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.416 r  Count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.416    Count_reg[20]_i_1_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.750 r  Count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.750    Count_reg[24]_i_1_n_6
    SLICE_X40Y19         FDRE                                         r  Count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    23.104    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.195 r  Clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.568    24.763    Clk_IBUF_BUFG
    SLICE_X40Y19         FDRE                                         r  Count_reg[25]/C
                         clock pessimism              0.410    25.173    
                         clock uncertainty           -0.035    25.138    
    SLICE_X40Y19         FDRE (Setup_fdre_C_D)        0.062    25.200    Count_reg[25]
  -------------------------------------------------------------------
                         required time                         25.200    
                         arrival time                          -7.750    
  -------------------------------------------------------------------
                         slack                                 17.450    

Slack (MET) :             17.471ns  (required time - arrival time)
  Source:                 Count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            Count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.527ns  (logic 1.633ns (64.619%)  route 0.894ns (35.381%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns = ( 24.763 - 20.000 ) 
    Source Clock Delay      (SCD):    5.202ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  Clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.750     5.202    Clk_IBUF_BUFG
    SLICE_X40Y15         FDRE                                         r  Count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y15         FDRE (Prop_fdre_C_Q)         0.456     5.658 r  Count_reg[10]/Q
                         net (fo=4, routed)           0.894     6.552    Count_reg[10]
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     7.074 r  Count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.074    Count_reg[8]_i_1_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.188 r  Count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.188    Count_reg[12]_i_1_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.302 r  Count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.302    Count_reg[16]_i_1_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.416 r  Count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.416    Count_reg[20]_i_1_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.729 r  Count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.729    Count_reg[24]_i_1_n_4
    SLICE_X40Y19         FDRE                                         r  Count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    23.104    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.195 r  Clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.568    24.763    Clk_IBUF_BUFG
    SLICE_X40Y19         FDRE                                         r  Count_reg[27]/C
                         clock pessimism              0.410    25.173    
                         clock uncertainty           -0.035    25.138    
    SLICE_X40Y19         FDRE (Setup_fdre_C_D)        0.062    25.200    Count_reg[27]
  -------------------------------------------------------------------
                         required time                         25.200    
                         arrival time                          -7.729    
  -------------------------------------------------------------------
                         slack                                 17.471    

Slack (MET) :             17.545ns  (required time - arrival time)
  Source:                 Count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            Count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.453ns  (logic 1.559ns (63.551%)  route 0.894ns (36.449%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns = ( 24.763 - 20.000 ) 
    Source Clock Delay      (SCD):    5.202ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  Clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.750     5.202    Clk_IBUF_BUFG
    SLICE_X40Y15         FDRE                                         r  Count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y15         FDRE (Prop_fdre_C_Q)         0.456     5.658 r  Count_reg[10]/Q
                         net (fo=4, routed)           0.894     6.552    Count_reg[10]
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     7.074 r  Count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.074    Count_reg[8]_i_1_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.188 r  Count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.188    Count_reg[12]_i_1_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.302 r  Count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.302    Count_reg[16]_i_1_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.416 r  Count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.416    Count_reg[20]_i_1_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.655 r  Count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.655    Count_reg[24]_i_1_n_5
    SLICE_X40Y19         FDRE                                         r  Count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    23.104    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.195 r  Clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.568    24.763    Clk_IBUF_BUFG
    SLICE_X40Y19         FDRE                                         r  Count_reg[26]/C
                         clock pessimism              0.410    25.173    
                         clock uncertainty           -0.035    25.138    
    SLICE_X40Y19         FDRE (Setup_fdre_C_D)        0.062    25.200    Count_reg[26]
  -------------------------------------------------------------------
                         required time                         25.200    
                         arrival time                          -7.655    
  -------------------------------------------------------------------
                         slack                                 17.545    

Slack (MET) :             17.561ns  (required time - arrival time)
  Source:                 Count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            Count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.437ns  (logic 1.543ns (63.312%)  route 0.894ns (36.688%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns = ( 24.763 - 20.000 ) 
    Source Clock Delay      (SCD):    5.202ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  Clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.750     5.202    Clk_IBUF_BUFG
    SLICE_X40Y15         FDRE                                         r  Count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y15         FDRE (Prop_fdre_C_Q)         0.456     5.658 r  Count_reg[10]/Q
                         net (fo=4, routed)           0.894     6.552    Count_reg[10]
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     7.074 r  Count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.074    Count_reg[8]_i_1_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.188 r  Count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.188    Count_reg[12]_i_1_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.302 r  Count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.302    Count_reg[16]_i_1_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.416 r  Count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.416    Count_reg[20]_i_1_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.639 r  Count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.639    Count_reg[24]_i_1_n_7
    SLICE_X40Y19         FDRE                                         r  Count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    23.104    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.195 r  Clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.568    24.763    Clk_IBUF_BUFG
    SLICE_X40Y19         FDRE                                         r  Count_reg[24]/C
                         clock pessimism              0.410    25.173    
                         clock uncertainty           -0.035    25.138    
    SLICE_X40Y19         FDRE (Setup_fdre_C_D)        0.062    25.200    Count_reg[24]
  -------------------------------------------------------------------
                         required time                         25.200    
                         arrival time                          -7.639    
  -------------------------------------------------------------------
                         slack                                 17.561    

Slack (MET) :             17.565ns  (required time - arrival time)
  Source:                 Count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            Count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.434ns  (logic 1.540ns (63.267%)  route 0.894ns (36.733%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 24.764 - 20.000 ) 
    Source Clock Delay      (SCD):    5.202ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  Clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.750     5.202    Clk_IBUF_BUFG
    SLICE_X40Y15         FDRE                                         r  Count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y15         FDRE (Prop_fdre_C_Q)         0.456     5.658 r  Count_reg[10]/Q
                         net (fo=4, routed)           0.894     6.552    Count_reg[10]
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     7.074 r  Count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.074    Count_reg[8]_i_1_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.188 r  Count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.188    Count_reg[12]_i_1_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.302 r  Count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.302    Count_reg[16]_i_1_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.636 r  Count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.636    Count_reg[20]_i_1_n_6
    SLICE_X40Y18         FDRE                                         r  Count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    23.104    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.195 r  Clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.569    24.764    Clk_IBUF_BUFG
    SLICE_X40Y18         FDRE                                         r  Count_reg[21]/C
                         clock pessimism              0.410    25.174    
                         clock uncertainty           -0.035    25.139    
    SLICE_X40Y18         FDRE (Setup_fdre_C_D)        0.062    25.201    Count_reg[21]
  -------------------------------------------------------------------
                         required time                         25.201    
                         arrival time                          -7.636    
  -------------------------------------------------------------------
                         slack                                 17.565    

Slack (MET) :             17.586ns  (required time - arrival time)
  Source:                 Count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            Count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.413ns  (logic 1.519ns (62.947%)  route 0.894ns (37.053%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 24.764 - 20.000 ) 
    Source Clock Delay      (SCD):    5.202ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  Clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.750     5.202    Clk_IBUF_BUFG
    SLICE_X40Y15         FDRE                                         r  Count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y15         FDRE (Prop_fdre_C_Q)         0.456     5.658 r  Count_reg[10]/Q
                         net (fo=4, routed)           0.894     6.552    Count_reg[10]
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     7.074 r  Count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.074    Count_reg[8]_i_1_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.188 r  Count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.188    Count_reg[12]_i_1_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.302 r  Count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.302    Count_reg[16]_i_1_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.615 r  Count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.615    Count_reg[20]_i_1_n_4
    SLICE_X40Y18         FDRE                                         r  Count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    23.104    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.195 r  Clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.569    24.764    Clk_IBUF_BUFG
    SLICE_X40Y18         FDRE                                         r  Count_reg[23]/C
                         clock pessimism              0.410    25.174    
                         clock uncertainty           -0.035    25.139    
    SLICE_X40Y18         FDRE (Setup_fdre_C_D)        0.062    25.201    Count_reg[23]
  -------------------------------------------------------------------
                         required time                         25.201    
                         arrival time                          -7.615    
  -------------------------------------------------------------------
                         slack                                 17.586    

Slack (MET) :             17.660ns  (required time - arrival time)
  Source:                 Count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            Count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.339ns  (logic 1.445ns (61.775%)  route 0.894ns (38.225%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 24.764 - 20.000 ) 
    Source Clock Delay      (SCD):    5.202ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  Clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.750     5.202    Clk_IBUF_BUFG
    SLICE_X40Y15         FDRE                                         r  Count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y15         FDRE (Prop_fdre_C_Q)         0.456     5.658 r  Count_reg[10]/Q
                         net (fo=4, routed)           0.894     6.552    Count_reg[10]
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     7.074 r  Count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.074    Count_reg[8]_i_1_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.188 r  Count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.188    Count_reg[12]_i_1_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.302 r  Count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.302    Count_reg[16]_i_1_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.541 r  Count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.541    Count_reg[20]_i_1_n_5
    SLICE_X40Y18         FDRE                                         r  Count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    23.104    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.195 r  Clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.569    24.764    Clk_IBUF_BUFG
    SLICE_X40Y18         FDRE                                         r  Count_reg[22]/C
                         clock pessimism              0.410    25.174    
                         clock uncertainty           -0.035    25.139    
    SLICE_X40Y18         FDRE (Setup_fdre_C_D)        0.062    25.201    Count_reg[22]
  -------------------------------------------------------------------
                         required time                         25.201    
                         arrival time                          -7.541    
  -------------------------------------------------------------------
                         slack                                 17.660    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 syncS/buff1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            syncS/buff2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.164ns (49.415%)  route 0.168ns (50.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  Clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.590     1.433    syncS/Clk_IBUF_BUFG
    SLICE_X42Y14         FDRE                                         r  syncS/buff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y14         FDRE (Prop_fdre_C_Q)         0.164     1.597 r  syncS/buff1_reg/Q
                         net (fo=1, routed)           0.168     1.765    syncS/buff1_reg_n_0
    SLICE_X42Y16         FDRE                                         r  syncS/buff2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  Clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.856     1.934    syncS/Clk_IBUF_BUFG
    SLICE_X42Y16         FDRE                                         r  syncS/buff2_reg/C
                         clock pessimism             -0.488     1.446    
    SLICE_X42Y16         FDRE (Hold_fdre_C_D)         0.063     1.509    syncS/buff2_reg
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 syncRst/buff0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            syncRst/buff1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.164ns (49.415%)  route 0.168ns (50.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  Clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.590     1.433    syncRst/Clk_IBUF_BUFG
    SLICE_X42Y14         FDRE                                         r  syncRst/buff0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y14         FDRE (Prop_fdre_C_Q)         0.164     1.597 r  syncRst/buff0_reg/Q
                         net (fo=1, routed)           0.168     1.765    syncRst/buff0
    SLICE_X42Y16         FDRE                                         r  syncRst/buff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  Clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.856     1.934    syncRst/Clk_IBUF_BUFG
    SLICE_X42Y16         FDRE                                         r  syncRst/buff1_reg/C
                         clock pessimism             -0.488     1.446    
    SLICE_X42Y16         FDRE (Hold_fdre_C_D)         0.059     1.505    syncRst/buff1_reg
  -------------------------------------------------------------------
                         required time                         -1.505    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 syncS/buff0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            syncS/buff1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  Clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.590     1.433    syncS/Clk_IBUF_BUFG
    SLICE_X42Y14         FDRE                                         r  syncS/buff0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y14         FDRE (Prop_fdre_C_Q)         0.164     1.597 r  syncS/buff0_reg/Q
                         net (fo=1, routed)           0.170     1.767    syncS/buff0_reg_n_0
    SLICE_X42Y14         FDRE                                         r  syncS/buff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  Clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.858     1.936    syncS/Clk_IBUF_BUFG
    SLICE_X42Y14         FDRE                                         r  syncS/buff1_reg/C
                         clock pessimism             -0.503     1.433    
    SLICE_X42Y14         FDRE (Hold_fdre_C_D)         0.063     1.496    syncS/buff1_reg
  -------------------------------------------------------------------
                         required time                         -1.496    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 Count_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            Count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  Clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.585     1.428    Clk_IBUF_BUFG
    SLICE_X40Y20         FDRE                                         r  Count_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y20         FDRE (Prop_fdre_C_Q)         0.141     1.569 r  Count_reg[30]/Q
                         net (fo=4, routed)           0.134     1.702    Count_reg[30]
    SLICE_X40Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.813 r  Count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.813    Count_reg[28]_i_1_n_5
    SLICE_X40Y20         FDRE                                         r  Count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  Clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.852     1.930    Clk_IBUF_BUFG
    SLICE_X40Y20         FDRE                                         r  Count_reg[30]/C
                         clock pessimism             -0.502     1.428    
    SLICE_X40Y20         FDRE (Hold_fdre_C_D)         0.105     1.533    Count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 syncRst/buff1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            syncRst/buff2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  Clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.589     1.432    syncRst/Clk_IBUF_BUFG
    SLICE_X42Y16         FDRE                                         r  syncRst/buff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y16         FDRE (Prop_fdre_C_Q)         0.164     1.596 r  syncRst/buff1_reg/Q
                         net (fo=1, routed)           0.170     1.766    syncRst/buff1
    SLICE_X42Y16         FDRE                                         r  syncRst/buff2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  Clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.856     1.934    syncRst/Clk_IBUF_BUFG
    SLICE_X42Y16         FDRE                                         r  syncRst/buff2_reg/C
                         clock pessimism             -0.502     1.432    
    SLICE_X42Y16         FDRE (Hold_fdre_C_D)         0.052     1.484    syncRst/buff2_reg
  -------------------------------------------------------------------
                         required time                         -1.484    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 Count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            Count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.252ns (63.525%)  route 0.145ns (36.475%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    1.429ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  Clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.586     1.429    Clk_IBUF_BUFG
    SLICE_X40Y19         FDRE                                         r  Count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y19         FDRE (Prop_fdre_C_Q)         0.141     1.570 r  Count_reg[26]/Q
                         net (fo=5, routed)           0.145     1.714    Count_reg[26]
    SLICE_X40Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.825 r  Count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.825    Count_reg[24]_i_1_n_5
    SLICE_X40Y19         FDRE                                         r  Count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  Clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.853     1.931    Clk_IBUF_BUFG
    SLICE_X40Y19         FDRE                                         r  Count_reg[26]/C
                         clock pessimism             -0.502     1.429    
    SLICE_X40Y19         FDRE (Hold_fdre_C_D)         0.105     1.534    Count_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 Count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            Count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.252ns (63.525%)  route 0.145ns (36.475%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  Clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.587     1.430    Clk_IBUF_BUFG
    SLICE_X40Y18         FDRE                                         r  Count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y18         FDRE (Prop_fdre_C_Q)         0.141     1.571 r  Count_reg[22]/Q
                         net (fo=6, routed)           0.145     1.715    Count_reg[22]
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.826 r  Count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.826    Count_reg[20]_i_1_n_5
    SLICE_X40Y18         FDRE                                         r  Count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  Clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.854     1.932    Clk_IBUF_BUFG
    SLICE_X40Y18         FDRE                                         r  Count_reg[22]/C
                         clock pessimism             -0.502     1.430    
    SLICE_X40Y18         FDRE (Hold_fdre_C_D)         0.105     1.535    Count_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 Count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            Count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.252ns (63.515%)  route 0.145ns (36.485%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  Clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.589     1.432    Clk_IBUF_BUFG
    SLICE_X40Y16         FDRE                                         r  Count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y16         FDRE (Prop_fdre_C_Q)         0.141     1.573 r  Count_reg[14]/Q
                         net (fo=4, routed)           0.145     1.717    Count_reg[14]
    SLICE_X40Y16         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.828 r  Count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.828    Count_reg[12]_i_1_n_5
    SLICE_X40Y16         FDRE                                         r  Count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  Clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.856     1.934    Clk_IBUF_BUFG
    SLICE_X40Y16         FDRE                                         r  Count_reg[14]/C
                         clock pessimism             -0.502     1.432    
    SLICE_X40Y16         FDRE (Hold_fdre_C_D)         0.105     1.537    Count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 Count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            Count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.285ns (66.326%)  route 0.145ns (33.674%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    1.429ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  Clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.586     1.429    Clk_IBUF_BUFG
    SLICE_X40Y19         FDRE                                         r  Count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y19         FDRE (Prop_fdre_C_Q)         0.141     1.570 r  Count_reg[26]/Q
                         net (fo=5, routed)           0.145     1.714    Count_reg[26]
    SLICE_X40Y19         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.858 r  Count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.858    Count_reg[24]_i_1_n_4
    SLICE_X40Y19         FDRE                                         r  Count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  Clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.853     1.931    Clk_IBUF_BUFG
    SLICE_X40Y19         FDRE                                         r  Count_reg[27]/C
                         clock pessimism             -0.502     1.429    
    SLICE_X40Y19         FDRE (Hold_fdre_C_D)         0.105     1.534    Count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 Count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            Count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.285ns (66.326%)  route 0.145ns (33.674%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  Clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.587     1.430    Clk_IBUF_BUFG
    SLICE_X40Y18         FDRE                                         r  Count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y18         FDRE (Prop_fdre_C_Q)         0.141     1.571 r  Count_reg[22]/Q
                         net (fo=6, routed)           0.145     1.715    Count_reg[22]
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.859 r  Count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.859    Count_reg[20]_i_1_n_4
    SLICE_X40Y18         FDRE                                         r  Count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  Clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.854     1.932    Clk_IBUF_BUFG
    SLICE_X40Y18         FDRE                                         r  Count_reg[23]/C
                         clock pessimism             -0.502     1.430    
    SLICE_X40Y18         FDRE (Hold_fdre_C_D)         0.105     1.535    Count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.325    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 8.000 }
Period(ns):         20.000
Sources:            { Clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X40Y13    Count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X40Y15    Count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X40Y15    Count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X40Y16    Count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X40Y16    Count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X40Y16    Count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X40Y16    Count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X40Y17    Count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X40Y17    Count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         12.000      11.500     SLICE_X40Y13    Count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         12.000      11.500     SLICE_X40Y17    Count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         12.000      11.500     SLICE_X40Y17    Count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         12.000      11.500     SLICE_X40Y17    Count_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         12.000      11.500     SLICE_X40Y17    Count_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         12.000      11.500     SLICE_X40Y13    Count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         12.000      11.500     SLICE_X40Y18    Count_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         12.000      11.500     SLICE_X40Y18    Count_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         12.000      11.500     SLICE_X40Y18    Count_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         12.000      11.500     SLICE_X40Y18    Count_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         8.000       7.500      SLICE_X40Y19    Count_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         8.000       7.500      SLICE_X40Y19    Count_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         8.000       7.500      SLICE_X40Y19    Count_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         8.000       7.500      SLICE_X40Y19    Count_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         8.000       7.500      SLICE_X40Y20    Count_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         8.000       7.500      SLICE_X40Y20    Count_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         8.000       7.500      SLICE_X40Y20    Count_reg[30]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         8.000       7.500      SLICE_X39Y18    FSM/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         8.000       7.500      SLICE_X39Y18    FSM/FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         8.000       7.500      SLICE_X39Y18    FSM/FSM_onehot_state_reg[4]/C



