// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module srcnn_conv3 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_bundle_1_AWVALID,
        m_axi_bundle_1_AWREADY,
        m_axi_bundle_1_AWADDR,
        m_axi_bundle_1_AWID,
        m_axi_bundle_1_AWLEN,
        m_axi_bundle_1_AWSIZE,
        m_axi_bundle_1_AWBURST,
        m_axi_bundle_1_AWLOCK,
        m_axi_bundle_1_AWCACHE,
        m_axi_bundle_1_AWPROT,
        m_axi_bundle_1_AWQOS,
        m_axi_bundle_1_AWREGION,
        m_axi_bundle_1_AWUSER,
        m_axi_bundle_1_WVALID,
        m_axi_bundle_1_WREADY,
        m_axi_bundle_1_WDATA,
        m_axi_bundle_1_WSTRB,
        m_axi_bundle_1_WLAST,
        m_axi_bundle_1_WID,
        m_axi_bundle_1_WUSER,
        m_axi_bundle_1_ARVALID,
        m_axi_bundle_1_ARREADY,
        m_axi_bundle_1_ARADDR,
        m_axi_bundle_1_ARID,
        m_axi_bundle_1_ARLEN,
        m_axi_bundle_1_ARSIZE,
        m_axi_bundle_1_ARBURST,
        m_axi_bundle_1_ARLOCK,
        m_axi_bundle_1_ARCACHE,
        m_axi_bundle_1_ARPROT,
        m_axi_bundle_1_ARQOS,
        m_axi_bundle_1_ARREGION,
        m_axi_bundle_1_ARUSER,
        m_axi_bundle_1_RVALID,
        m_axi_bundle_1_RREADY,
        m_axi_bundle_1_RDATA,
        m_axi_bundle_1_RLAST,
        m_axi_bundle_1_RID,
        m_axi_bundle_1_RFIFONUM,
        m_axi_bundle_1_RUSER,
        m_axi_bundle_1_RRESP,
        m_axi_bundle_1_BVALID,
        m_axi_bundle_1_BREADY,
        m_axi_bundle_1_BRESP,
        m_axi_bundle_1_BID,
        m_axi_bundle_1_BUSER,
        input_ftmap,
        m_axi_weights_AWVALID,
        m_axi_weights_AWREADY,
        m_axi_weights_AWADDR,
        m_axi_weights_AWID,
        m_axi_weights_AWLEN,
        m_axi_weights_AWSIZE,
        m_axi_weights_AWBURST,
        m_axi_weights_AWLOCK,
        m_axi_weights_AWCACHE,
        m_axi_weights_AWPROT,
        m_axi_weights_AWQOS,
        m_axi_weights_AWREGION,
        m_axi_weights_AWUSER,
        m_axi_weights_WVALID,
        m_axi_weights_WREADY,
        m_axi_weights_WDATA,
        m_axi_weights_WSTRB,
        m_axi_weights_WLAST,
        m_axi_weights_WID,
        m_axi_weights_WUSER,
        m_axi_weights_ARVALID,
        m_axi_weights_ARREADY,
        m_axi_weights_ARADDR,
        m_axi_weights_ARID,
        m_axi_weights_ARLEN,
        m_axi_weights_ARSIZE,
        m_axi_weights_ARBURST,
        m_axi_weights_ARLOCK,
        m_axi_weights_ARCACHE,
        m_axi_weights_ARPROT,
        m_axi_weights_ARQOS,
        m_axi_weights_ARREGION,
        m_axi_weights_ARUSER,
        m_axi_weights_RVALID,
        m_axi_weights_RREADY,
        m_axi_weights_RDATA,
        m_axi_weights_RLAST,
        m_axi_weights_RID,
        m_axi_weights_RFIFONUM,
        m_axi_weights_RUSER,
        m_axi_weights_RRESP,
        m_axi_weights_BVALID,
        m_axi_weights_BREADY,
        m_axi_weights_BRESP,
        m_axi_weights_BID,
        m_axi_weights_BUSER,
        conv3_weights,
        conv3_biases_0_0_val,
        m_axi_bundle_2_AWVALID,
        m_axi_bundle_2_AWREADY,
        m_axi_bundle_2_AWADDR,
        m_axi_bundle_2_AWID,
        m_axi_bundle_2_AWLEN,
        m_axi_bundle_2_AWSIZE,
        m_axi_bundle_2_AWBURST,
        m_axi_bundle_2_AWLOCK,
        m_axi_bundle_2_AWCACHE,
        m_axi_bundle_2_AWPROT,
        m_axi_bundle_2_AWQOS,
        m_axi_bundle_2_AWREGION,
        m_axi_bundle_2_AWUSER,
        m_axi_bundle_2_WVALID,
        m_axi_bundle_2_WREADY,
        m_axi_bundle_2_WDATA,
        m_axi_bundle_2_WSTRB,
        m_axi_bundle_2_WLAST,
        m_axi_bundle_2_WID,
        m_axi_bundle_2_WUSER,
        m_axi_bundle_2_ARVALID,
        m_axi_bundle_2_ARREADY,
        m_axi_bundle_2_ARADDR,
        m_axi_bundle_2_ARID,
        m_axi_bundle_2_ARLEN,
        m_axi_bundle_2_ARSIZE,
        m_axi_bundle_2_ARBURST,
        m_axi_bundle_2_ARLOCK,
        m_axi_bundle_2_ARCACHE,
        m_axi_bundle_2_ARPROT,
        m_axi_bundle_2_ARQOS,
        m_axi_bundle_2_ARREGION,
        m_axi_bundle_2_ARUSER,
        m_axi_bundle_2_RVALID,
        m_axi_bundle_2_RREADY,
        m_axi_bundle_2_RDATA,
        m_axi_bundle_2_RLAST,
        m_axi_bundle_2_RID,
        m_axi_bundle_2_RFIFONUM,
        m_axi_bundle_2_RUSER,
        m_axi_bundle_2_RRESP,
        m_axi_bundle_2_BVALID,
        m_axi_bundle_2_BREADY,
        m_axi_bundle_2_BRESP,
        m_axi_bundle_2_BID,
        m_axi_bundle_2_BUSER,
        output_ftmap
);

parameter    ap_ST_fsm_state1 = 28'd1;
parameter    ap_ST_fsm_state2 = 28'd2;
parameter    ap_ST_fsm_state3 = 28'd4;
parameter    ap_ST_fsm_state4 = 28'd8;
parameter    ap_ST_fsm_state5 = 28'd16;
parameter    ap_ST_fsm_state6 = 28'd32;
parameter    ap_ST_fsm_state7 = 28'd64;
parameter    ap_ST_fsm_state8 = 28'd128;
parameter    ap_ST_fsm_state9 = 28'd256;
parameter    ap_ST_fsm_state10 = 28'd512;
parameter    ap_ST_fsm_state11 = 28'd1024;
parameter    ap_ST_fsm_state12 = 28'd2048;
parameter    ap_ST_fsm_state13 = 28'd4096;
parameter    ap_ST_fsm_state14 = 28'd8192;
parameter    ap_ST_fsm_state15 = 28'd16384;
parameter    ap_ST_fsm_state16 = 28'd32768;
parameter    ap_ST_fsm_state17 = 28'd65536;
parameter    ap_ST_fsm_state18 = 28'd131072;
parameter    ap_ST_fsm_state19 = 28'd262144;
parameter    ap_ST_fsm_state20 = 28'd524288;
parameter    ap_ST_fsm_state21 = 28'd1048576;
parameter    ap_ST_fsm_state22 = 28'd2097152;
parameter    ap_ST_fsm_state23 = 28'd4194304;
parameter    ap_ST_fsm_state24 = 28'd8388608;
parameter    ap_ST_fsm_state25 = 28'd16777216;
parameter    ap_ST_fsm_state26 = 28'd33554432;
parameter    ap_ST_fsm_state27 = 28'd67108864;
parameter    ap_ST_fsm_state28 = 28'd134217728;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_bundle_1_AWVALID;
input   m_axi_bundle_1_AWREADY;
output  [63:0] m_axi_bundle_1_AWADDR;
output  [0:0] m_axi_bundle_1_AWID;
output  [31:0] m_axi_bundle_1_AWLEN;
output  [2:0] m_axi_bundle_1_AWSIZE;
output  [1:0] m_axi_bundle_1_AWBURST;
output  [1:0] m_axi_bundle_1_AWLOCK;
output  [3:0] m_axi_bundle_1_AWCACHE;
output  [2:0] m_axi_bundle_1_AWPROT;
output  [3:0] m_axi_bundle_1_AWQOS;
output  [3:0] m_axi_bundle_1_AWREGION;
output  [0:0] m_axi_bundle_1_AWUSER;
output   m_axi_bundle_1_WVALID;
input   m_axi_bundle_1_WREADY;
output  [15:0] m_axi_bundle_1_WDATA;
output  [1:0] m_axi_bundle_1_WSTRB;
output   m_axi_bundle_1_WLAST;
output  [0:0] m_axi_bundle_1_WID;
output  [0:0] m_axi_bundle_1_WUSER;
output   m_axi_bundle_1_ARVALID;
input   m_axi_bundle_1_ARREADY;
output  [63:0] m_axi_bundle_1_ARADDR;
output  [0:0] m_axi_bundle_1_ARID;
output  [31:0] m_axi_bundle_1_ARLEN;
output  [2:0] m_axi_bundle_1_ARSIZE;
output  [1:0] m_axi_bundle_1_ARBURST;
output  [1:0] m_axi_bundle_1_ARLOCK;
output  [3:0] m_axi_bundle_1_ARCACHE;
output  [2:0] m_axi_bundle_1_ARPROT;
output  [3:0] m_axi_bundle_1_ARQOS;
output  [3:0] m_axi_bundle_1_ARREGION;
output  [0:0] m_axi_bundle_1_ARUSER;
input   m_axi_bundle_1_RVALID;
output   m_axi_bundle_1_RREADY;
input  [15:0] m_axi_bundle_1_RDATA;
input   m_axi_bundle_1_RLAST;
input  [0:0] m_axi_bundle_1_RID;
input  [13:0] m_axi_bundle_1_RFIFONUM;
input  [0:0] m_axi_bundle_1_RUSER;
input  [1:0] m_axi_bundle_1_RRESP;
input   m_axi_bundle_1_BVALID;
output   m_axi_bundle_1_BREADY;
input  [1:0] m_axi_bundle_1_BRESP;
input  [0:0] m_axi_bundle_1_BID;
input  [0:0] m_axi_bundle_1_BUSER;
input  [63:0] input_ftmap;
output   m_axi_weights_AWVALID;
input   m_axi_weights_AWREADY;
output  [63:0] m_axi_weights_AWADDR;
output  [0:0] m_axi_weights_AWID;
output  [31:0] m_axi_weights_AWLEN;
output  [2:0] m_axi_weights_AWSIZE;
output  [1:0] m_axi_weights_AWBURST;
output  [1:0] m_axi_weights_AWLOCK;
output  [3:0] m_axi_weights_AWCACHE;
output  [2:0] m_axi_weights_AWPROT;
output  [3:0] m_axi_weights_AWQOS;
output  [3:0] m_axi_weights_AWREGION;
output  [0:0] m_axi_weights_AWUSER;
output   m_axi_weights_WVALID;
input   m_axi_weights_WREADY;
output  [31:0] m_axi_weights_WDATA;
output  [3:0] m_axi_weights_WSTRB;
output   m_axi_weights_WLAST;
output  [0:0] m_axi_weights_WID;
output  [0:0] m_axi_weights_WUSER;
output   m_axi_weights_ARVALID;
input   m_axi_weights_ARREADY;
output  [63:0] m_axi_weights_ARADDR;
output  [0:0] m_axi_weights_ARID;
output  [31:0] m_axi_weights_ARLEN;
output  [2:0] m_axi_weights_ARSIZE;
output  [1:0] m_axi_weights_ARBURST;
output  [1:0] m_axi_weights_ARLOCK;
output  [3:0] m_axi_weights_ARCACHE;
output  [2:0] m_axi_weights_ARPROT;
output  [3:0] m_axi_weights_ARQOS;
output  [3:0] m_axi_weights_ARREGION;
output  [0:0] m_axi_weights_ARUSER;
input   m_axi_weights_RVALID;
output   m_axi_weights_RREADY;
input  [31:0] m_axi_weights_RDATA;
input   m_axi_weights_RLAST;
input  [0:0] m_axi_weights_RID;
input  [12:0] m_axi_weights_RFIFONUM;
input  [0:0] m_axi_weights_RUSER;
input  [1:0] m_axi_weights_RRESP;
input   m_axi_weights_BVALID;
output   m_axi_weights_BREADY;
input  [1:0] m_axi_weights_BRESP;
input  [0:0] m_axi_weights_BID;
input  [0:0] m_axi_weights_BUSER;
input  [63:0] conv3_weights;
input  [7:0] conv3_biases_0_0_val;
output   m_axi_bundle_2_AWVALID;
input   m_axi_bundle_2_AWREADY;
output  [63:0] m_axi_bundle_2_AWADDR;
output  [0:0] m_axi_bundle_2_AWID;
output  [31:0] m_axi_bundle_2_AWLEN;
output  [2:0] m_axi_bundle_2_AWSIZE;
output  [1:0] m_axi_bundle_2_AWBURST;
output  [1:0] m_axi_bundle_2_AWLOCK;
output  [3:0] m_axi_bundle_2_AWCACHE;
output  [2:0] m_axi_bundle_2_AWPROT;
output  [3:0] m_axi_bundle_2_AWQOS;
output  [3:0] m_axi_bundle_2_AWREGION;
output  [0:0] m_axi_bundle_2_AWUSER;
output   m_axi_bundle_2_WVALID;
input   m_axi_bundle_2_WREADY;
output  [15:0] m_axi_bundle_2_WDATA;
output  [1:0] m_axi_bundle_2_WSTRB;
output   m_axi_bundle_2_WLAST;
output  [0:0] m_axi_bundle_2_WID;
output  [0:0] m_axi_bundle_2_WUSER;
output   m_axi_bundle_2_ARVALID;
input   m_axi_bundle_2_ARREADY;
output  [63:0] m_axi_bundle_2_ARADDR;
output  [0:0] m_axi_bundle_2_ARID;
output  [31:0] m_axi_bundle_2_ARLEN;
output  [2:0] m_axi_bundle_2_ARSIZE;
output  [1:0] m_axi_bundle_2_ARBURST;
output  [1:0] m_axi_bundle_2_ARLOCK;
output  [3:0] m_axi_bundle_2_ARCACHE;
output  [2:0] m_axi_bundle_2_ARPROT;
output  [3:0] m_axi_bundle_2_ARQOS;
output  [3:0] m_axi_bundle_2_ARREGION;
output  [0:0] m_axi_bundle_2_ARUSER;
input   m_axi_bundle_2_RVALID;
output   m_axi_bundle_2_RREADY;
input  [15:0] m_axi_bundle_2_RDATA;
input   m_axi_bundle_2_RLAST;
input  [0:0] m_axi_bundle_2_RID;
input  [13:0] m_axi_bundle_2_RFIFONUM;
input  [0:0] m_axi_bundle_2_RUSER;
input  [1:0] m_axi_bundle_2_RRESP;
input   m_axi_bundle_2_BVALID;
output   m_axi_bundle_2_BREADY;
input  [1:0] m_axi_bundle_2_BRESP;
input  [0:0] m_axi_bundle_2_BID;
input  [0:0] m_axi_bundle_2_BUSER;
input  [63:0] output_ftmap;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg m_axi_bundle_1_ARVALID;
reg m_axi_bundle_1_RREADY;
reg m_axi_weights_ARVALID;
reg m_axi_weights_RREADY;
reg m_axi_bundle_2_AWVALID;
reg[63:0] m_axi_bundle_2_AWADDR;
reg[0:0] m_axi_bundle_2_AWID;
reg[31:0] m_axi_bundle_2_AWLEN;
reg[2:0] m_axi_bundle_2_AWSIZE;
reg[1:0] m_axi_bundle_2_AWBURST;
reg[1:0] m_axi_bundle_2_AWLOCK;
reg[3:0] m_axi_bundle_2_AWCACHE;
reg[2:0] m_axi_bundle_2_AWPROT;
reg[3:0] m_axi_bundle_2_AWQOS;
reg[3:0] m_axi_bundle_2_AWREGION;
reg[0:0] m_axi_bundle_2_AWUSER;
reg m_axi_bundle_2_WVALID;
reg[15:0] m_axi_bundle_2_WDATA;
reg[1:0] m_axi_bundle_2_WSTRB;
reg m_axi_bundle_2_WLAST;
reg[0:0] m_axi_bundle_2_WID;
reg[0:0] m_axi_bundle_2_WUSER;
reg m_axi_bundle_2_BREADY;

(* fsm_encoding = "none" *) reg   [27:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [15:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address0;
reg    conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_ce0;
reg    conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_we0;
wire   [15:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_q0;
reg   [15:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address1;
reg    conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_ce1;
reg    conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_we1;
wire   [15:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_q1;
reg   [15:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address0;
reg    conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_ce0;
reg    conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_we0;
wire   [15:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_q0;
reg   [15:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address1;
reg    conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_ce1;
reg    conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_we1;
wire   [15:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_q1;
reg   [9:0] weight_buffer_0_address0;
reg    weight_buffer_0_ce0;
reg    weight_buffer_0_we0;
wire   [15:0] weight_buffer_0_q0;
reg    weight_buffer_0_ce1;
wire   [15:0] weight_buffer_0_q1;
reg   [9:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_address0;
reg    conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_ce0;
reg    conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_we0;
reg   [15:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_d0;
wire   [15:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_q0;
reg    conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_ce1;
reg    conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_we1;
wire   [15:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_q1;
reg   [9:0] conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_address0;
reg    conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_ce0;
reg    conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_we0;
reg   [15:0] conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_d0;
wire   [15:0] conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_q0;
reg    conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_ce1;
reg    conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_we1;
wire   [15:0] conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_q1;
reg    bundle_2_blk_n_AW;
wire    ap_CS_fsm_state7;
reg    bundle_2_blk_n_B;
wire    ap_CS_fsm_state14;
reg   [0:0] icmp_ln136_reg_593;
wire    ap_CS_fsm_state15;
wire    ap_CS_fsm_state22;
wire   [13:0] shl_ln_fu_316_p3;
reg   [13:0] shl_ln_reg_568;
wire   [1:0] empty_fu_324_p1;
reg   [1:0] empty_reg_576;
wire   [8:0] zext_ln132_fu_343_p1;
reg   [8:0] zext_ln132_reg_587;
wire    ap_CS_fsm_state5;
wire   [0:0] icmp_ln136_fu_346_p2;
wire    ap_CS_fsm_state6;
reg   [62:0] trunc_ln3_reg_597;
wire   [2:0] or_ln139_fu_410_p2;
reg   [2:0] or_ln139_reg_603;
wire   [63:0] add_ln139_3_fu_459_p2;
reg   [63:0] add_ln139_3_reg_610;
reg   [62:0] trunc_ln149_1_reg_623;
wire   [0:0] icmp_ln136_1_fu_474_p2;
wire   [2:0] add_ln136_fu_488_p2;
reg   [2:0] add_ln136_reg_629;
wire   [0:0] icmp_ln72_fu_504_p2;
reg   [0:0] icmp_ln72_reg_639;
wire    ap_CS_fsm_state23;
wire   [2:0] add_ln72_fu_510_p2;
reg   [2:0] add_ln72_reg_643;
wire    ap_CS_fsm_state25;
wire   [2:0] add_ln72_1_fu_517_p2;
reg   [2:0] add_ln72_1_reg_648;
wire    ap_CS_fsm_state26;
wire   [2:0] add_ln72_2_fu_529_p2;
reg   [2:0] add_ln72_2_reg_656;
wire   [0:0] icmp_ln72_1_fu_523_p2;
wire    grp_load_input_buffer_c3_fu_204_ap_start;
wire    grp_load_input_buffer_c3_fu_204_ap_done;
wire    grp_load_input_buffer_c3_fu_204_ap_idle;
wire    grp_load_input_buffer_c3_fu_204_ap_ready;
wire    grp_load_input_buffer_c3_fu_204_m_axi_bundle_1_AWVALID;
wire   [63:0] grp_load_input_buffer_c3_fu_204_m_axi_bundle_1_AWADDR;
wire   [0:0] grp_load_input_buffer_c3_fu_204_m_axi_bundle_1_AWID;
wire   [31:0] grp_load_input_buffer_c3_fu_204_m_axi_bundle_1_AWLEN;
wire   [2:0] grp_load_input_buffer_c3_fu_204_m_axi_bundle_1_AWSIZE;
wire   [1:0] grp_load_input_buffer_c3_fu_204_m_axi_bundle_1_AWBURST;
wire   [1:0] grp_load_input_buffer_c3_fu_204_m_axi_bundle_1_AWLOCK;
wire   [3:0] grp_load_input_buffer_c3_fu_204_m_axi_bundle_1_AWCACHE;
wire   [2:0] grp_load_input_buffer_c3_fu_204_m_axi_bundle_1_AWPROT;
wire   [3:0] grp_load_input_buffer_c3_fu_204_m_axi_bundle_1_AWQOS;
wire   [3:0] grp_load_input_buffer_c3_fu_204_m_axi_bundle_1_AWREGION;
wire   [0:0] grp_load_input_buffer_c3_fu_204_m_axi_bundle_1_AWUSER;
wire    grp_load_input_buffer_c3_fu_204_m_axi_bundle_1_WVALID;
wire   [15:0] grp_load_input_buffer_c3_fu_204_m_axi_bundle_1_WDATA;
wire   [1:0] grp_load_input_buffer_c3_fu_204_m_axi_bundle_1_WSTRB;
wire    grp_load_input_buffer_c3_fu_204_m_axi_bundle_1_WLAST;
wire   [0:0] grp_load_input_buffer_c3_fu_204_m_axi_bundle_1_WID;
wire   [0:0] grp_load_input_buffer_c3_fu_204_m_axi_bundle_1_WUSER;
wire    grp_load_input_buffer_c3_fu_204_m_axi_bundle_1_ARVALID;
wire   [63:0] grp_load_input_buffer_c3_fu_204_m_axi_bundle_1_ARADDR;
wire   [0:0] grp_load_input_buffer_c3_fu_204_m_axi_bundle_1_ARID;
wire   [31:0] grp_load_input_buffer_c3_fu_204_m_axi_bundle_1_ARLEN;
wire   [2:0] grp_load_input_buffer_c3_fu_204_m_axi_bundle_1_ARSIZE;
wire   [1:0] grp_load_input_buffer_c3_fu_204_m_axi_bundle_1_ARBURST;
wire   [1:0] grp_load_input_buffer_c3_fu_204_m_axi_bundle_1_ARLOCK;
wire   [3:0] grp_load_input_buffer_c3_fu_204_m_axi_bundle_1_ARCACHE;
wire   [2:0] grp_load_input_buffer_c3_fu_204_m_axi_bundle_1_ARPROT;
wire   [3:0] grp_load_input_buffer_c3_fu_204_m_axi_bundle_1_ARQOS;
wire   [3:0] grp_load_input_buffer_c3_fu_204_m_axi_bundle_1_ARREGION;
wire   [0:0] grp_load_input_buffer_c3_fu_204_m_axi_bundle_1_ARUSER;
wire    grp_load_input_buffer_c3_fu_204_m_axi_bundle_1_RREADY;
wire    grp_load_input_buffer_c3_fu_204_m_axi_bundle_1_BREADY;
wire   [15:0] grp_load_input_buffer_c3_fu_204_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address0;
wire    grp_load_input_buffer_c3_fu_204_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_ce0;
wire    grp_load_input_buffer_c3_fu_204_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_we0;
wire   [15:0] grp_load_input_buffer_c3_fu_204_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_d0;
wire   [15:0] grp_load_input_buffer_c3_fu_204_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address1;
wire    grp_load_input_buffer_c3_fu_204_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_ce1;
wire    grp_load_input_buffer_c3_fu_204_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_we1;
wire   [15:0] grp_load_input_buffer_c3_fu_204_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_d1;
wire   [15:0] grp_load_input_buffer_c3_fu_204_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address0;
wire    grp_load_input_buffer_c3_fu_204_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_ce0;
wire    grp_load_input_buffer_c3_fu_204_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_we0;
wire   [15:0] grp_load_input_buffer_c3_fu_204_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_d0;
wire   [15:0] grp_load_input_buffer_c3_fu_204_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address1;
wire    grp_load_input_buffer_c3_fu_204_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_ce1;
wire    grp_load_input_buffer_c3_fu_204_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_we1;
wire   [15:0] grp_load_input_buffer_c3_fu_204_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_d1;
wire    grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_216_ap_start;
wire    grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_216_ap_done;
wire    grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_216_ap_idle;
wire    grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_216_ap_ready;
wire    grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_216_m_axi_weights_AWVALID;
wire   [63:0] grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_216_m_axi_weights_AWADDR;
wire   [0:0] grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_216_m_axi_weights_AWID;
wire   [31:0] grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_216_m_axi_weights_AWLEN;
wire   [2:0] grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_216_m_axi_weights_AWSIZE;
wire   [1:0] grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_216_m_axi_weights_AWBURST;
wire   [1:0] grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_216_m_axi_weights_AWLOCK;
wire   [3:0] grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_216_m_axi_weights_AWCACHE;
wire   [2:0] grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_216_m_axi_weights_AWPROT;
wire   [3:0] grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_216_m_axi_weights_AWQOS;
wire   [3:0] grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_216_m_axi_weights_AWREGION;
wire   [0:0] grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_216_m_axi_weights_AWUSER;
wire    grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_216_m_axi_weights_WVALID;
wire   [31:0] grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_216_m_axi_weights_WDATA;
wire   [3:0] grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_216_m_axi_weights_WSTRB;
wire    grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_216_m_axi_weights_WLAST;
wire   [0:0] grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_216_m_axi_weights_WID;
wire   [0:0] grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_216_m_axi_weights_WUSER;
wire    grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_216_m_axi_weights_ARVALID;
wire   [63:0] grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_216_m_axi_weights_ARADDR;
wire   [0:0] grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_216_m_axi_weights_ARID;
wire   [31:0] grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_216_m_axi_weights_ARLEN;
wire   [2:0] grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_216_m_axi_weights_ARSIZE;
wire   [1:0] grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_216_m_axi_weights_ARBURST;
wire   [1:0] grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_216_m_axi_weights_ARLOCK;
wire   [3:0] grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_216_m_axi_weights_ARCACHE;
wire   [2:0] grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_216_m_axi_weights_ARPROT;
wire   [3:0] grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_216_m_axi_weights_ARQOS;
wire   [3:0] grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_216_m_axi_weights_ARREGION;
wire   [0:0] grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_216_m_axi_weights_ARUSER;
wire    grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_216_m_axi_weights_RREADY;
wire    grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_216_m_axi_weights_BREADY;
wire   [9:0] grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_216_weight_buffer_0_address0;
wire    grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_216_weight_buffer_0_ce0;
wire    grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_216_weight_buffer_0_we0;
wire   [15:0] grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_216_weight_buffer_0_d0;
wire    grp_conv3_Pipeline_IN_ROW_COL_fu_226_ap_start;
wire    grp_conv3_Pipeline_IN_ROW_COL_fu_226_ap_done;
wire    grp_conv3_Pipeline_IN_ROW_COL_fu_226_ap_idle;
wire    grp_conv3_Pipeline_IN_ROW_COL_fu_226_ap_ready;
wire   [9:0] grp_conv3_Pipeline_IN_ROW_COL_fu_226_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_address0;
wire    grp_conv3_Pipeline_IN_ROW_COL_fu_226_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_ce0;
wire    grp_conv3_Pipeline_IN_ROW_COL_fu_226_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_we0;
wire   [15:0] grp_conv3_Pipeline_IN_ROW_COL_fu_226_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_d0;
wire   [9:0] grp_conv3_Pipeline_IN_ROW_COL_fu_226_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_address1;
wire    grp_conv3_Pipeline_IN_ROW_COL_fu_226_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_ce1;
wire    grp_conv3_Pipeline_IN_ROW_COL_fu_226_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_we1;
wire   [15:0] grp_conv3_Pipeline_IN_ROW_COL_fu_226_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_d1;
wire   [15:0] grp_conv3_Pipeline_IN_ROW_COL_fu_226_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address0;
wire    grp_conv3_Pipeline_IN_ROW_COL_fu_226_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_ce0;
wire   [15:0] grp_conv3_Pipeline_IN_ROW_COL_fu_226_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address1;
wire    grp_conv3_Pipeline_IN_ROW_COL_fu_226_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_ce1;
wire   [15:0] grp_conv3_Pipeline_IN_ROW_COL_fu_226_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address0;
wire    grp_conv3_Pipeline_IN_ROW_COL_fu_226_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_ce0;
wire   [15:0] grp_conv3_Pipeline_IN_ROW_COL_fu_226_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address1;
wire    grp_conv3_Pipeline_IN_ROW_COL_fu_226_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_ce1;
wire   [9:0] grp_conv3_Pipeline_IN_ROW_COL_fu_226_conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_address0;
wire    grp_conv3_Pipeline_IN_ROW_COL_fu_226_conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_ce0;
wire    grp_conv3_Pipeline_IN_ROW_COL_fu_226_conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_we0;
wire   [15:0] grp_conv3_Pipeline_IN_ROW_COL_fu_226_conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_d0;
wire   [9:0] grp_conv3_Pipeline_IN_ROW_COL_fu_226_conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_address1;
wire    grp_conv3_Pipeline_IN_ROW_COL_fu_226_conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_ce1;
wire    grp_conv3_Pipeline_IN_ROW_COL_fu_226_conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_we1;
wire   [15:0] grp_conv3_Pipeline_IN_ROW_COL_fu_226_conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_d1;
wire   [9:0] grp_conv3_Pipeline_IN_ROW_COL_fu_226_weight_buffer_0_address0;
wire    grp_conv3_Pipeline_IN_ROW_COL_fu_226_weight_buffer_0_ce0;
wire   [9:0] grp_conv3_Pipeline_IN_ROW_COL_fu_226_weight_buffer_0_address1;
wire    grp_conv3_Pipeline_IN_ROW_COL_fu_226_weight_buffer_0_ce1;
wire    grp_conv3_Pipeline_RELU_fu_240_ap_start;
wire    grp_conv3_Pipeline_RELU_fu_240_ap_done;
wire    grp_conv3_Pipeline_RELU_fu_240_ap_idle;
wire    grp_conv3_Pipeline_RELU_fu_240_ap_ready;
wire   [9:0] grp_conv3_Pipeline_RELU_fu_240_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_address0;
wire    grp_conv3_Pipeline_RELU_fu_240_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_ce0;
wire    grp_conv3_Pipeline_RELU_fu_240_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_we0;
wire   [15:0] grp_conv3_Pipeline_RELU_fu_240_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_d0;
wire   [9:0] grp_conv3_Pipeline_RELU_fu_240_conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_address0;
wire    grp_conv3_Pipeline_RELU_fu_240_conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_ce0;
wire    grp_conv3_Pipeline_RELU_fu_240_conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_we0;
wire   [15:0] grp_conv3_Pipeline_RELU_fu_240_conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_d0;
wire    grp_conv3_Pipeline_4_fu_252_ap_start;
wire    grp_conv3_Pipeline_4_fu_252_ap_done;
wire    grp_conv3_Pipeline_4_fu_252_ap_idle;
wire    grp_conv3_Pipeline_4_fu_252_ap_ready;
wire    grp_conv3_Pipeline_4_fu_252_m_axi_bundle_2_AWVALID;
wire   [63:0] grp_conv3_Pipeline_4_fu_252_m_axi_bundle_2_AWADDR;
wire   [0:0] grp_conv3_Pipeline_4_fu_252_m_axi_bundle_2_AWID;
wire   [31:0] grp_conv3_Pipeline_4_fu_252_m_axi_bundle_2_AWLEN;
wire   [2:0] grp_conv3_Pipeline_4_fu_252_m_axi_bundle_2_AWSIZE;
wire   [1:0] grp_conv3_Pipeline_4_fu_252_m_axi_bundle_2_AWBURST;
wire   [1:0] grp_conv3_Pipeline_4_fu_252_m_axi_bundle_2_AWLOCK;
wire   [3:0] grp_conv3_Pipeline_4_fu_252_m_axi_bundle_2_AWCACHE;
wire   [2:0] grp_conv3_Pipeline_4_fu_252_m_axi_bundle_2_AWPROT;
wire   [3:0] grp_conv3_Pipeline_4_fu_252_m_axi_bundle_2_AWQOS;
wire   [3:0] grp_conv3_Pipeline_4_fu_252_m_axi_bundle_2_AWREGION;
wire   [0:0] grp_conv3_Pipeline_4_fu_252_m_axi_bundle_2_AWUSER;
wire    grp_conv3_Pipeline_4_fu_252_m_axi_bundle_2_WVALID;
wire   [15:0] grp_conv3_Pipeline_4_fu_252_m_axi_bundle_2_WDATA;
wire   [1:0] grp_conv3_Pipeline_4_fu_252_m_axi_bundle_2_WSTRB;
wire    grp_conv3_Pipeline_4_fu_252_m_axi_bundle_2_WLAST;
wire   [0:0] grp_conv3_Pipeline_4_fu_252_m_axi_bundle_2_WID;
wire   [0:0] grp_conv3_Pipeline_4_fu_252_m_axi_bundle_2_WUSER;
wire    grp_conv3_Pipeline_4_fu_252_m_axi_bundle_2_ARVALID;
wire   [63:0] grp_conv3_Pipeline_4_fu_252_m_axi_bundle_2_ARADDR;
wire   [0:0] grp_conv3_Pipeline_4_fu_252_m_axi_bundle_2_ARID;
wire   [31:0] grp_conv3_Pipeline_4_fu_252_m_axi_bundle_2_ARLEN;
wire   [2:0] grp_conv3_Pipeline_4_fu_252_m_axi_bundle_2_ARSIZE;
wire   [1:0] grp_conv3_Pipeline_4_fu_252_m_axi_bundle_2_ARBURST;
wire   [1:0] grp_conv3_Pipeline_4_fu_252_m_axi_bundle_2_ARLOCK;
wire   [3:0] grp_conv3_Pipeline_4_fu_252_m_axi_bundle_2_ARCACHE;
wire   [2:0] grp_conv3_Pipeline_4_fu_252_m_axi_bundle_2_ARPROT;
wire   [3:0] grp_conv3_Pipeline_4_fu_252_m_axi_bundle_2_ARQOS;
wire   [3:0] grp_conv3_Pipeline_4_fu_252_m_axi_bundle_2_ARREGION;
wire   [0:0] grp_conv3_Pipeline_4_fu_252_m_axi_bundle_2_ARUSER;
wire    grp_conv3_Pipeline_4_fu_252_m_axi_bundle_2_RREADY;
wire    grp_conv3_Pipeline_4_fu_252_m_axi_bundle_2_BREADY;
wire   [9:0] grp_conv3_Pipeline_4_fu_252_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_address0;
wire    grp_conv3_Pipeline_4_fu_252_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_ce0;
wire   [9:0] grp_conv3_Pipeline_4_fu_252_conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_address0;
wire    grp_conv3_Pipeline_4_fu_252_conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_ce0;
wire    grp_conv3_Pipeline_RELU1_fu_265_ap_start;
wire    grp_conv3_Pipeline_RELU1_fu_265_ap_done;
wire    grp_conv3_Pipeline_RELU1_fu_265_ap_idle;
wire    grp_conv3_Pipeline_RELU1_fu_265_ap_ready;
wire   [9:0] grp_conv3_Pipeline_RELU1_fu_265_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_address0;
wire    grp_conv3_Pipeline_RELU1_fu_265_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_ce0;
wire    grp_conv3_Pipeline_RELU1_fu_265_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_we0;
wire   [15:0] grp_conv3_Pipeline_RELU1_fu_265_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_d0;
wire   [9:0] grp_conv3_Pipeline_RELU1_fu_265_conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_address0;
wire    grp_conv3_Pipeline_RELU1_fu_265_conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_ce0;
wire    grp_conv3_Pipeline_RELU1_fu_265_conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_we0;
wire   [15:0] grp_conv3_Pipeline_RELU1_fu_265_conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_d0;
wire    grp_conv3_Pipeline_6_fu_276_ap_start;
wire    grp_conv3_Pipeline_6_fu_276_ap_done;
wire    grp_conv3_Pipeline_6_fu_276_ap_idle;
wire    grp_conv3_Pipeline_6_fu_276_ap_ready;
wire    grp_conv3_Pipeline_6_fu_276_m_axi_bundle_2_AWVALID;
wire   [63:0] grp_conv3_Pipeline_6_fu_276_m_axi_bundle_2_AWADDR;
wire   [0:0] grp_conv3_Pipeline_6_fu_276_m_axi_bundle_2_AWID;
wire   [31:0] grp_conv3_Pipeline_6_fu_276_m_axi_bundle_2_AWLEN;
wire   [2:0] grp_conv3_Pipeline_6_fu_276_m_axi_bundle_2_AWSIZE;
wire   [1:0] grp_conv3_Pipeline_6_fu_276_m_axi_bundle_2_AWBURST;
wire   [1:0] grp_conv3_Pipeline_6_fu_276_m_axi_bundle_2_AWLOCK;
wire   [3:0] grp_conv3_Pipeline_6_fu_276_m_axi_bundle_2_AWCACHE;
wire   [2:0] grp_conv3_Pipeline_6_fu_276_m_axi_bundle_2_AWPROT;
wire   [3:0] grp_conv3_Pipeline_6_fu_276_m_axi_bundle_2_AWQOS;
wire   [3:0] grp_conv3_Pipeline_6_fu_276_m_axi_bundle_2_AWREGION;
wire   [0:0] grp_conv3_Pipeline_6_fu_276_m_axi_bundle_2_AWUSER;
wire    grp_conv3_Pipeline_6_fu_276_m_axi_bundle_2_WVALID;
wire   [15:0] grp_conv3_Pipeline_6_fu_276_m_axi_bundle_2_WDATA;
wire   [1:0] grp_conv3_Pipeline_6_fu_276_m_axi_bundle_2_WSTRB;
wire    grp_conv3_Pipeline_6_fu_276_m_axi_bundle_2_WLAST;
wire   [0:0] grp_conv3_Pipeline_6_fu_276_m_axi_bundle_2_WID;
wire   [0:0] grp_conv3_Pipeline_6_fu_276_m_axi_bundle_2_WUSER;
wire    grp_conv3_Pipeline_6_fu_276_m_axi_bundle_2_ARVALID;
wire   [63:0] grp_conv3_Pipeline_6_fu_276_m_axi_bundle_2_ARADDR;
wire   [0:0] grp_conv3_Pipeline_6_fu_276_m_axi_bundle_2_ARID;
wire   [31:0] grp_conv3_Pipeline_6_fu_276_m_axi_bundle_2_ARLEN;
wire   [2:0] grp_conv3_Pipeline_6_fu_276_m_axi_bundle_2_ARSIZE;
wire   [1:0] grp_conv3_Pipeline_6_fu_276_m_axi_bundle_2_ARBURST;
wire   [1:0] grp_conv3_Pipeline_6_fu_276_m_axi_bundle_2_ARLOCK;
wire   [3:0] grp_conv3_Pipeline_6_fu_276_m_axi_bundle_2_ARCACHE;
wire   [2:0] grp_conv3_Pipeline_6_fu_276_m_axi_bundle_2_ARPROT;
wire   [3:0] grp_conv3_Pipeline_6_fu_276_m_axi_bundle_2_ARQOS;
wire   [3:0] grp_conv3_Pipeline_6_fu_276_m_axi_bundle_2_ARREGION;
wire   [0:0] grp_conv3_Pipeline_6_fu_276_m_axi_bundle_2_ARUSER;
wire    grp_conv3_Pipeline_6_fu_276_m_axi_bundle_2_RREADY;
wire    grp_conv3_Pipeline_6_fu_276_m_axi_bundle_2_BREADY;
wire   [9:0] grp_conv3_Pipeline_6_fu_276_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_address0;
wire    grp_conv3_Pipeline_6_fu_276_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_ce0;
wire   [9:0] grp_conv3_Pipeline_6_fu_276_conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_address0;
wire    grp_conv3_Pipeline_6_fu_276_conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_ce0;
wire    grp_conv3_Pipeline_CLEARW_fu_288_ap_start;
wire    grp_conv3_Pipeline_CLEARW_fu_288_ap_done;
wire    grp_conv3_Pipeline_CLEARW_fu_288_ap_idle;
wire    grp_conv3_Pipeline_CLEARW_fu_288_ap_ready;
wire   [9:0] grp_conv3_Pipeline_CLEARW_fu_288_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_address0;
wire    grp_conv3_Pipeline_CLEARW_fu_288_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_ce0;
wire    grp_conv3_Pipeline_CLEARW_fu_288_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_we0;
wire   [15:0] grp_conv3_Pipeline_CLEARW_fu_288_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_d0;
wire   [9:0] grp_conv3_Pipeline_CLEARW_fu_288_conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_address0;
wire    grp_conv3_Pipeline_CLEARW_fu_288_conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_ce0;
wire    grp_conv3_Pipeline_CLEARW_fu_288_conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_we0;
wire   [15:0] grp_conv3_Pipeline_CLEARW_fu_288_conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_d0;
wire    grp_conv3_Pipeline_CLEARW2_fu_298_ap_start;
wire    grp_conv3_Pipeline_CLEARW2_fu_298_ap_done;
wire    grp_conv3_Pipeline_CLEARW2_fu_298_ap_idle;
wire    grp_conv3_Pipeline_CLEARW2_fu_298_ap_ready;
wire   [9:0] grp_conv3_Pipeline_CLEARW2_fu_298_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_address0;
wire    grp_conv3_Pipeline_CLEARW2_fu_298_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_ce0;
wire    grp_conv3_Pipeline_CLEARW2_fu_298_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_we0;
wire   [15:0] grp_conv3_Pipeline_CLEARW2_fu_298_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_d0;
wire   [9:0] grp_conv3_Pipeline_CLEARW2_fu_298_conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_address0;
wire    grp_conv3_Pipeline_CLEARW2_fu_298_conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_ce0;
wire    grp_conv3_Pipeline_CLEARW2_fu_298_conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_we0;
wire   [15:0] grp_conv3_Pipeline_CLEARW2_fu_298_conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_d0;
wire    grp_conv3_Pipeline_CLEARW3_fu_307_ap_start;
wire    grp_conv3_Pipeline_CLEARW3_fu_307_ap_done;
wire    grp_conv3_Pipeline_CLEARW3_fu_307_ap_idle;
wire    grp_conv3_Pipeline_CLEARW3_fu_307_ap_ready;
wire   [9:0] grp_conv3_Pipeline_CLEARW3_fu_307_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_address0;
wire    grp_conv3_Pipeline_CLEARW3_fu_307_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_ce0;
wire    grp_conv3_Pipeline_CLEARW3_fu_307_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_we0;
wire   [15:0] grp_conv3_Pipeline_CLEARW3_fu_307_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_d0;
wire   [9:0] grp_conv3_Pipeline_CLEARW3_fu_307_conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_address0;
wire    grp_conv3_Pipeline_CLEARW3_fu_307_conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_ce0;
wire    grp_conv3_Pipeline_CLEARW3_fu_307_conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_we0;
wire   [15:0] grp_conv3_Pipeline_CLEARW3_fu_307_conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_d0;
reg   [2:0] bh_reg_180;
reg   [2:0] h_1_reg_192;
wire    ap_CS_fsm_state28;
reg    ap_block_state14;
reg    grp_load_input_buffer_c3_fu_204_ap_start_reg;
wire    ap_CS_fsm_state2;
wire   [0:0] icmp_ln32_fu_337_p2;
wire    ap_CS_fsm_state3;
reg    grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_216_ap_start_reg;
reg    grp_conv3_Pipeline_IN_ROW_COL_fu_226_ap_start_reg;
reg   [27:0] ap_NS_fsm;
wire    ap_NS_fsm_state4;
reg    grp_conv3_Pipeline_RELU_fu_240_ap_start_reg;
reg    grp_conv3_Pipeline_4_fu_252_ap_start_reg;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state9;
reg    grp_conv3_Pipeline_RELU1_fu_265_ap_start_reg;
reg    ap_block_state14_ignore_call0;
reg    grp_conv3_Pipeline_6_fu_276_ap_start_reg;
wire    ap_CS_fsm_state16;
wire    ap_CS_fsm_state17;
reg    grp_conv3_Pipeline_CLEARW_fu_288_ap_start_reg;
wire    ap_CS_fsm_state24;
reg    grp_conv3_Pipeline_CLEARW2_fu_298_ap_start_reg;
reg    grp_conv3_Pipeline_CLEARW3_fu_307_ap_start_reg;
wire    ap_CS_fsm_state27;
wire  signed [63:0] sext_ln149_fu_464_p1;
wire  signed [63:0] sext_ln149_1_fu_494_p1;
reg   [7:0] h_fu_136;
wire   [7:0] add_ln32_fu_535_p2;
reg    ap_block_state26_on_subcall_done;
wire   [8:0] zext_ln136_fu_352_p1;
wire   [8:0] add_ln139_fu_356_p2;
wire   [17:0] shl_ln3_fu_361_p3;
wire   [9:0] shl_ln139_1_fu_373_p3;
wire   [18:0] zext_ln139_fu_369_p1;
wire   [18:0] zext_ln139_1_fu_381_p1;
wire   [18:0] sub_ln139_fu_385_p2;
wire  signed [63:0] sext_ln139_fu_391_p1;
wire   [63:0] add_ln139_1_fu_395_p2;
wire   [8:0] zext_ln139_2_fu_416_p1;
wire   [8:0] add_ln139_2_fu_420_p2;
wire   [17:0] shl_ln139_2_fu_425_p3;
wire   [9:0] shl_ln139_3_fu_437_p3;
wire   [18:0] zext_ln139_3_fu_433_p1;
wire   [18:0] zext_ln139_4_fu_445_p1;
wire   [18:0] sub_ln139_1_fu_449_p2;
wire  signed [63:0] sext_ln139_1_fu_455_p1;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_block_state3_on_subcall_done;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
reg    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
reg    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
reg    ap_ST_fsm_state14_blk;
reg    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
reg    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
reg    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
reg    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
reg    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
reg    ap_ST_fsm_state28_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 28'd1;
#0 grp_load_input_buffer_c3_fu_204_ap_start_reg = 1'b0;
#0 grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_216_ap_start_reg = 1'b0;
#0 grp_conv3_Pipeline_IN_ROW_COL_fu_226_ap_start_reg = 1'b0;
#0 grp_conv3_Pipeline_RELU_fu_240_ap_start_reg = 1'b0;
#0 grp_conv3_Pipeline_4_fu_252_ap_start_reg = 1'b0;
#0 grp_conv3_Pipeline_RELU1_fu_265_ap_start_reg = 1'b0;
#0 grp_conv3_Pipeline_6_fu_276_ap_start_reg = 1'b0;
#0 grp_conv3_Pipeline_CLEARW_fu_288_ap_start_reg = 1'b0;
#0 grp_conv3_Pipeline_CLEARW2_fu_298_ap_start_reg = 1'b0;
#0 grp_conv3_Pipeline_CLEARW3_fu_307_ap_start_reg = 1'b0;
end

srcnn_conv3_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_RAM_AUTO2iS #(
    .DataWidth( 16 ),
    .AddressRange( 37440 ),
    .AddressWidth( 16 ))
conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address0),
    .ce0(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_ce0),
    .we0(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_we0),
    .d0(grp_load_input_buffer_c3_fu_204_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_d0),
    .q0(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_q0),
    .address1(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address1),
    .ce1(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_ce1),
    .we1(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_we1),
    .d1(grp_load_input_buffer_c3_fu_204_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_d1),
    .q1(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_q1)
);

srcnn_conv3_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_RAM_AUTO2iS #(
    .DataWidth( 16 ),
    .AddressRange( 37440 ),
    .AddressWidth( 16 ))
conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address0),
    .ce0(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_ce0),
    .we0(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_we0),
    .d0(grp_load_input_buffer_c3_fu_204_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_d0),
    .q0(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_q0),
    .address1(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address1),
    .ce1(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_ce1),
    .we1(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_we1),
    .d1(grp_load_input_buffer_c3_fu_204_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_d1),
    .q1(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_q1)
);

srcnn_conv3_weight_buffer_0_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 800 ),
    .AddressWidth( 10 ))
weight_buffer_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weight_buffer_0_address0),
    .ce0(weight_buffer_0_ce0),
    .we0(weight_buffer_0_we0),
    .d0(grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_216_weight_buffer_0_d0),
    .q0(weight_buffer_0_q0),
    .address1(grp_conv3_Pipeline_IN_ROW_COL_fu_226_weight_buffer_0_address1),
    .ce1(weight_buffer_0_ce1),
    .q1(weight_buffer_0_q1)
);

srcnn_conv3_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_RAM_T2P_4jc #(
    .DataWidth( 16 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_address0),
    .ce0(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_ce0),
    .we0(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_we0),
    .d0(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_d0),
    .q0(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_q0),
    .address1(grp_conv3_Pipeline_IN_ROW_COL_fu_226_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_address1),
    .ce1(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_ce1),
    .we1(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_we1),
    .d1(grp_conv3_Pipeline_IN_ROW_COL_fu_226_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_d1),
    .q1(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_q1)
);

srcnn_conv3_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_RAM_T2P_4jc #(
    .DataWidth( 16 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_address0),
    .ce0(conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_ce0),
    .we0(conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_we0),
    .d0(conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_d0),
    .q0(conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_q0),
    .address1(grp_conv3_Pipeline_IN_ROW_COL_fu_226_conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_address1),
    .ce1(conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_ce1),
    .we1(conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_we1),
    .d1(grp_conv3_Pipeline_IN_ROW_COL_fu_226_conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_d1),
    .q1(conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_q1)
);

srcnn_load_input_buffer_c3 grp_load_input_buffer_c3_fu_204(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_load_input_buffer_c3_fu_204_ap_start),
    .ap_done(grp_load_input_buffer_c3_fu_204_ap_done),
    .ap_idle(grp_load_input_buffer_c3_fu_204_ap_idle),
    .ap_ready(grp_load_input_buffer_c3_fu_204_ap_ready),
    .m_axi_bundle_1_AWVALID(grp_load_input_buffer_c3_fu_204_m_axi_bundle_1_AWVALID),
    .m_axi_bundle_1_AWREADY(1'b0),
    .m_axi_bundle_1_AWADDR(grp_load_input_buffer_c3_fu_204_m_axi_bundle_1_AWADDR),
    .m_axi_bundle_1_AWID(grp_load_input_buffer_c3_fu_204_m_axi_bundle_1_AWID),
    .m_axi_bundle_1_AWLEN(grp_load_input_buffer_c3_fu_204_m_axi_bundle_1_AWLEN),
    .m_axi_bundle_1_AWSIZE(grp_load_input_buffer_c3_fu_204_m_axi_bundle_1_AWSIZE),
    .m_axi_bundle_1_AWBURST(grp_load_input_buffer_c3_fu_204_m_axi_bundle_1_AWBURST),
    .m_axi_bundle_1_AWLOCK(grp_load_input_buffer_c3_fu_204_m_axi_bundle_1_AWLOCK),
    .m_axi_bundle_1_AWCACHE(grp_load_input_buffer_c3_fu_204_m_axi_bundle_1_AWCACHE),
    .m_axi_bundle_1_AWPROT(grp_load_input_buffer_c3_fu_204_m_axi_bundle_1_AWPROT),
    .m_axi_bundle_1_AWQOS(grp_load_input_buffer_c3_fu_204_m_axi_bundle_1_AWQOS),
    .m_axi_bundle_1_AWREGION(grp_load_input_buffer_c3_fu_204_m_axi_bundle_1_AWREGION),
    .m_axi_bundle_1_AWUSER(grp_load_input_buffer_c3_fu_204_m_axi_bundle_1_AWUSER),
    .m_axi_bundle_1_WVALID(grp_load_input_buffer_c3_fu_204_m_axi_bundle_1_WVALID),
    .m_axi_bundle_1_WREADY(1'b0),
    .m_axi_bundle_1_WDATA(grp_load_input_buffer_c3_fu_204_m_axi_bundle_1_WDATA),
    .m_axi_bundle_1_WSTRB(grp_load_input_buffer_c3_fu_204_m_axi_bundle_1_WSTRB),
    .m_axi_bundle_1_WLAST(grp_load_input_buffer_c3_fu_204_m_axi_bundle_1_WLAST),
    .m_axi_bundle_1_WID(grp_load_input_buffer_c3_fu_204_m_axi_bundle_1_WID),
    .m_axi_bundle_1_WUSER(grp_load_input_buffer_c3_fu_204_m_axi_bundle_1_WUSER),
    .m_axi_bundle_1_ARVALID(grp_load_input_buffer_c3_fu_204_m_axi_bundle_1_ARVALID),
    .m_axi_bundle_1_ARREADY(m_axi_bundle_1_ARREADY),
    .m_axi_bundle_1_ARADDR(grp_load_input_buffer_c3_fu_204_m_axi_bundle_1_ARADDR),
    .m_axi_bundle_1_ARID(grp_load_input_buffer_c3_fu_204_m_axi_bundle_1_ARID),
    .m_axi_bundle_1_ARLEN(grp_load_input_buffer_c3_fu_204_m_axi_bundle_1_ARLEN),
    .m_axi_bundle_1_ARSIZE(grp_load_input_buffer_c3_fu_204_m_axi_bundle_1_ARSIZE),
    .m_axi_bundle_1_ARBURST(grp_load_input_buffer_c3_fu_204_m_axi_bundle_1_ARBURST),
    .m_axi_bundle_1_ARLOCK(grp_load_input_buffer_c3_fu_204_m_axi_bundle_1_ARLOCK),
    .m_axi_bundle_1_ARCACHE(grp_load_input_buffer_c3_fu_204_m_axi_bundle_1_ARCACHE),
    .m_axi_bundle_1_ARPROT(grp_load_input_buffer_c3_fu_204_m_axi_bundle_1_ARPROT),
    .m_axi_bundle_1_ARQOS(grp_load_input_buffer_c3_fu_204_m_axi_bundle_1_ARQOS),
    .m_axi_bundle_1_ARREGION(grp_load_input_buffer_c3_fu_204_m_axi_bundle_1_ARREGION),
    .m_axi_bundle_1_ARUSER(grp_load_input_buffer_c3_fu_204_m_axi_bundle_1_ARUSER),
    .m_axi_bundle_1_RVALID(m_axi_bundle_1_RVALID),
    .m_axi_bundle_1_RREADY(grp_load_input_buffer_c3_fu_204_m_axi_bundle_1_RREADY),
    .m_axi_bundle_1_RDATA(m_axi_bundle_1_RDATA),
    .m_axi_bundle_1_RLAST(m_axi_bundle_1_RLAST),
    .m_axi_bundle_1_RID(m_axi_bundle_1_RID),
    .m_axi_bundle_1_RFIFONUM(m_axi_bundle_1_RFIFONUM),
    .m_axi_bundle_1_RUSER(m_axi_bundle_1_RUSER),
    .m_axi_bundle_1_RRESP(m_axi_bundle_1_RRESP),
    .m_axi_bundle_1_BVALID(1'b0),
    .m_axi_bundle_1_BREADY(grp_load_input_buffer_c3_fu_204_m_axi_bundle_1_BREADY),
    .m_axi_bundle_1_BRESP(2'd0),
    .m_axi_bundle_1_BID(1'd0),
    .m_axi_bundle_1_BUSER(1'd0),
    .input_ftmap(input_ftmap),
    .h(h_fu_136),
    .conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address0(grp_load_input_buffer_c3_fu_204_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address0),
    .conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_ce0(grp_load_input_buffer_c3_fu_204_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_ce0),
    .conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_we0(grp_load_input_buffer_c3_fu_204_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_we0),
    .conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_d0(grp_load_input_buffer_c3_fu_204_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_d0),
    .conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address1(grp_load_input_buffer_c3_fu_204_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address1),
    .conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_ce1(grp_load_input_buffer_c3_fu_204_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_ce1),
    .conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_we1(grp_load_input_buffer_c3_fu_204_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_we1),
    .conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_d1(grp_load_input_buffer_c3_fu_204_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_d1),
    .conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address0(grp_load_input_buffer_c3_fu_204_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address0),
    .conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_ce0(grp_load_input_buffer_c3_fu_204_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_ce0),
    .conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_we0(grp_load_input_buffer_c3_fu_204_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_we0),
    .conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_d0(grp_load_input_buffer_c3_fu_204_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_d0),
    .conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address1(grp_load_input_buffer_c3_fu_204_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address1),
    .conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_ce1(grp_load_input_buffer_c3_fu_204_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_ce1),
    .conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_we1(grp_load_input_buffer_c3_fu_204_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_we1),
    .conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_d1(grp_load_input_buffer_c3_fu_204_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_d1)
);

srcnn_conv3_Pipeline_WEIGHTI_WEIGHTK_L grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_216(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_216_ap_start),
    .ap_done(grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_216_ap_done),
    .ap_idle(grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_216_ap_idle),
    .ap_ready(grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_216_ap_ready),
    .m_axi_weights_AWVALID(grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_216_m_axi_weights_AWVALID),
    .m_axi_weights_AWREADY(1'b0),
    .m_axi_weights_AWADDR(grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_216_m_axi_weights_AWADDR),
    .m_axi_weights_AWID(grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_216_m_axi_weights_AWID),
    .m_axi_weights_AWLEN(grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_216_m_axi_weights_AWLEN),
    .m_axi_weights_AWSIZE(grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_216_m_axi_weights_AWSIZE),
    .m_axi_weights_AWBURST(grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_216_m_axi_weights_AWBURST),
    .m_axi_weights_AWLOCK(grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_216_m_axi_weights_AWLOCK),
    .m_axi_weights_AWCACHE(grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_216_m_axi_weights_AWCACHE),
    .m_axi_weights_AWPROT(grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_216_m_axi_weights_AWPROT),
    .m_axi_weights_AWQOS(grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_216_m_axi_weights_AWQOS),
    .m_axi_weights_AWREGION(grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_216_m_axi_weights_AWREGION),
    .m_axi_weights_AWUSER(grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_216_m_axi_weights_AWUSER),
    .m_axi_weights_WVALID(grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_216_m_axi_weights_WVALID),
    .m_axi_weights_WREADY(1'b0),
    .m_axi_weights_WDATA(grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_216_m_axi_weights_WDATA),
    .m_axi_weights_WSTRB(grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_216_m_axi_weights_WSTRB),
    .m_axi_weights_WLAST(grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_216_m_axi_weights_WLAST),
    .m_axi_weights_WID(grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_216_m_axi_weights_WID),
    .m_axi_weights_WUSER(grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_216_m_axi_weights_WUSER),
    .m_axi_weights_ARVALID(grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_216_m_axi_weights_ARVALID),
    .m_axi_weights_ARREADY(m_axi_weights_ARREADY),
    .m_axi_weights_ARADDR(grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_216_m_axi_weights_ARADDR),
    .m_axi_weights_ARID(grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_216_m_axi_weights_ARID),
    .m_axi_weights_ARLEN(grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_216_m_axi_weights_ARLEN),
    .m_axi_weights_ARSIZE(grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_216_m_axi_weights_ARSIZE),
    .m_axi_weights_ARBURST(grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_216_m_axi_weights_ARBURST),
    .m_axi_weights_ARLOCK(grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_216_m_axi_weights_ARLOCK),
    .m_axi_weights_ARCACHE(grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_216_m_axi_weights_ARCACHE),
    .m_axi_weights_ARPROT(grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_216_m_axi_weights_ARPROT),
    .m_axi_weights_ARQOS(grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_216_m_axi_weights_ARQOS),
    .m_axi_weights_ARREGION(grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_216_m_axi_weights_ARREGION),
    .m_axi_weights_ARUSER(grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_216_m_axi_weights_ARUSER),
    .m_axi_weights_RVALID(m_axi_weights_RVALID),
    .m_axi_weights_RREADY(grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_216_m_axi_weights_RREADY),
    .m_axi_weights_RDATA(m_axi_weights_RDATA),
    .m_axi_weights_RLAST(m_axi_weights_RLAST),
    .m_axi_weights_RID(m_axi_weights_RID),
    .m_axi_weights_RFIFONUM(m_axi_weights_RFIFONUM),
    .m_axi_weights_RUSER(m_axi_weights_RUSER),
    .m_axi_weights_RRESP(m_axi_weights_RRESP),
    .m_axi_weights_BVALID(1'b0),
    .m_axi_weights_BREADY(grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_216_m_axi_weights_BREADY),
    .m_axi_weights_BRESP(2'd0),
    .m_axi_weights_BID(1'd0),
    .m_axi_weights_BUSER(1'd0),
    .conv3_weights(conv3_weights),
    .conv3_weights_cast(empty_reg_576),
    .weight_buffer_0_address0(grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_216_weight_buffer_0_address0),
    .weight_buffer_0_ce0(grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_216_weight_buffer_0_ce0),
    .weight_buffer_0_we0(grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_216_weight_buffer_0_we0),
    .weight_buffer_0_d0(grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_216_weight_buffer_0_d0)
);

srcnn_conv3_Pipeline_IN_ROW_COL grp_conv3_Pipeline_IN_ROW_COL_fu_226(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_conv3_Pipeline_IN_ROW_COL_fu_226_ap_start),
    .ap_done(grp_conv3_Pipeline_IN_ROW_COL_fu_226_ap_done),
    .ap_idle(grp_conv3_Pipeline_IN_ROW_COL_fu_226_ap_idle),
    .ap_ready(grp_conv3_Pipeline_IN_ROW_COL_fu_226_ap_ready),
    .conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_address0(grp_conv3_Pipeline_IN_ROW_COL_fu_226_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_address0),
    .conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_ce0(grp_conv3_Pipeline_IN_ROW_COL_fu_226_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_ce0),
    .conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_we0(grp_conv3_Pipeline_IN_ROW_COL_fu_226_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_we0),
    .conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_d0(grp_conv3_Pipeline_IN_ROW_COL_fu_226_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_d0),
    .conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_q0(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_q0),
    .conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_address1(grp_conv3_Pipeline_IN_ROW_COL_fu_226_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_address1),
    .conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_ce1(grp_conv3_Pipeline_IN_ROW_COL_fu_226_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_ce1),
    .conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_we1(grp_conv3_Pipeline_IN_ROW_COL_fu_226_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_we1),
    .conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_d1(grp_conv3_Pipeline_IN_ROW_COL_fu_226_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_d1),
    .conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_q1(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_q1),
    .conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address0(grp_conv3_Pipeline_IN_ROW_COL_fu_226_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address0),
    .conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_ce0(grp_conv3_Pipeline_IN_ROW_COL_fu_226_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_ce0),
    .conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_q0(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_q0),
    .conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address1(grp_conv3_Pipeline_IN_ROW_COL_fu_226_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address1),
    .conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_ce1(grp_conv3_Pipeline_IN_ROW_COL_fu_226_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_ce1),
    .conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_q1(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_q1),
    .conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address0(grp_conv3_Pipeline_IN_ROW_COL_fu_226_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address0),
    .conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_ce0(grp_conv3_Pipeline_IN_ROW_COL_fu_226_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_ce0),
    .conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_q0(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_q0),
    .conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address1(grp_conv3_Pipeline_IN_ROW_COL_fu_226_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address1),
    .conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_ce1(grp_conv3_Pipeline_IN_ROW_COL_fu_226_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_ce1),
    .conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_q1(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_q1),
    .conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_address0(grp_conv3_Pipeline_IN_ROW_COL_fu_226_conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_address0),
    .conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_ce0(grp_conv3_Pipeline_IN_ROW_COL_fu_226_conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_ce0),
    .conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_we0(grp_conv3_Pipeline_IN_ROW_COL_fu_226_conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_we0),
    .conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_d0(grp_conv3_Pipeline_IN_ROW_COL_fu_226_conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_d0),
    .conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_q0(conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_q0),
    .conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_address1(grp_conv3_Pipeline_IN_ROW_COL_fu_226_conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_address1),
    .conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_ce1(grp_conv3_Pipeline_IN_ROW_COL_fu_226_conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_ce1),
    .conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_we1(grp_conv3_Pipeline_IN_ROW_COL_fu_226_conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_we1),
    .conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_d1(grp_conv3_Pipeline_IN_ROW_COL_fu_226_conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_d1),
    .conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_q1(conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_q1),
    .weight_buffer_0_address0(grp_conv3_Pipeline_IN_ROW_COL_fu_226_weight_buffer_0_address0),
    .weight_buffer_0_ce0(grp_conv3_Pipeline_IN_ROW_COL_fu_226_weight_buffer_0_ce0),
    .weight_buffer_0_q0(weight_buffer_0_q0),
    .weight_buffer_0_address1(grp_conv3_Pipeline_IN_ROW_COL_fu_226_weight_buffer_0_address1),
    .weight_buffer_0_ce1(grp_conv3_Pipeline_IN_ROW_COL_fu_226_weight_buffer_0_ce1),
    .weight_buffer_0_q1(weight_buffer_0_q1)
);

srcnn_conv3_Pipeline_RELU grp_conv3_Pipeline_RELU_fu_240(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_conv3_Pipeline_RELU_fu_240_ap_start),
    .ap_done(grp_conv3_Pipeline_RELU_fu_240_ap_done),
    .ap_idle(grp_conv3_Pipeline_RELU_fu_240_ap_idle),
    .ap_ready(grp_conv3_Pipeline_RELU_fu_240_ap_ready),
    .bh(bh_reg_180),
    .shl_ln142_cast(shl_ln_reg_568),
    .sext_ln142(shl_ln_reg_568),
    .conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_address0(grp_conv3_Pipeline_RELU_fu_240_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_address0),
    .conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_ce0(grp_conv3_Pipeline_RELU_fu_240_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_ce0),
    .conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_we0(grp_conv3_Pipeline_RELU_fu_240_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_we0),
    .conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_d0(grp_conv3_Pipeline_RELU_fu_240_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_d0),
    .conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_q0(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_q0),
    .conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_address0(grp_conv3_Pipeline_RELU_fu_240_conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_address0),
    .conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_ce0(grp_conv3_Pipeline_RELU_fu_240_conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_ce0),
    .conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_we0(grp_conv3_Pipeline_RELU_fu_240_conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_we0),
    .conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_d0(grp_conv3_Pipeline_RELU_fu_240_conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_d0),
    .conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_q0(conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_q0)
);

srcnn_conv3_Pipeline_4 grp_conv3_Pipeline_4_fu_252(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_conv3_Pipeline_4_fu_252_ap_start),
    .ap_done(grp_conv3_Pipeline_4_fu_252_ap_done),
    .ap_idle(grp_conv3_Pipeline_4_fu_252_ap_idle),
    .ap_ready(grp_conv3_Pipeline_4_fu_252_ap_ready),
    .m_axi_bundle_2_AWVALID(grp_conv3_Pipeline_4_fu_252_m_axi_bundle_2_AWVALID),
    .m_axi_bundle_2_AWREADY(m_axi_bundle_2_AWREADY),
    .m_axi_bundle_2_AWADDR(grp_conv3_Pipeline_4_fu_252_m_axi_bundle_2_AWADDR),
    .m_axi_bundle_2_AWID(grp_conv3_Pipeline_4_fu_252_m_axi_bundle_2_AWID),
    .m_axi_bundle_2_AWLEN(grp_conv3_Pipeline_4_fu_252_m_axi_bundle_2_AWLEN),
    .m_axi_bundle_2_AWSIZE(grp_conv3_Pipeline_4_fu_252_m_axi_bundle_2_AWSIZE),
    .m_axi_bundle_2_AWBURST(grp_conv3_Pipeline_4_fu_252_m_axi_bundle_2_AWBURST),
    .m_axi_bundle_2_AWLOCK(grp_conv3_Pipeline_4_fu_252_m_axi_bundle_2_AWLOCK),
    .m_axi_bundle_2_AWCACHE(grp_conv3_Pipeline_4_fu_252_m_axi_bundle_2_AWCACHE),
    .m_axi_bundle_2_AWPROT(grp_conv3_Pipeline_4_fu_252_m_axi_bundle_2_AWPROT),
    .m_axi_bundle_2_AWQOS(grp_conv3_Pipeline_4_fu_252_m_axi_bundle_2_AWQOS),
    .m_axi_bundle_2_AWREGION(grp_conv3_Pipeline_4_fu_252_m_axi_bundle_2_AWREGION),
    .m_axi_bundle_2_AWUSER(grp_conv3_Pipeline_4_fu_252_m_axi_bundle_2_AWUSER),
    .m_axi_bundle_2_WVALID(grp_conv3_Pipeline_4_fu_252_m_axi_bundle_2_WVALID),
    .m_axi_bundle_2_WREADY(m_axi_bundle_2_WREADY),
    .m_axi_bundle_2_WDATA(grp_conv3_Pipeline_4_fu_252_m_axi_bundle_2_WDATA),
    .m_axi_bundle_2_WSTRB(grp_conv3_Pipeline_4_fu_252_m_axi_bundle_2_WSTRB),
    .m_axi_bundle_2_WLAST(grp_conv3_Pipeline_4_fu_252_m_axi_bundle_2_WLAST),
    .m_axi_bundle_2_WID(grp_conv3_Pipeline_4_fu_252_m_axi_bundle_2_WID),
    .m_axi_bundle_2_WUSER(grp_conv3_Pipeline_4_fu_252_m_axi_bundle_2_WUSER),
    .m_axi_bundle_2_ARVALID(grp_conv3_Pipeline_4_fu_252_m_axi_bundle_2_ARVALID),
    .m_axi_bundle_2_ARREADY(1'b0),
    .m_axi_bundle_2_ARADDR(grp_conv3_Pipeline_4_fu_252_m_axi_bundle_2_ARADDR),
    .m_axi_bundle_2_ARID(grp_conv3_Pipeline_4_fu_252_m_axi_bundle_2_ARID),
    .m_axi_bundle_2_ARLEN(grp_conv3_Pipeline_4_fu_252_m_axi_bundle_2_ARLEN),
    .m_axi_bundle_2_ARSIZE(grp_conv3_Pipeline_4_fu_252_m_axi_bundle_2_ARSIZE),
    .m_axi_bundle_2_ARBURST(grp_conv3_Pipeline_4_fu_252_m_axi_bundle_2_ARBURST),
    .m_axi_bundle_2_ARLOCK(grp_conv3_Pipeline_4_fu_252_m_axi_bundle_2_ARLOCK),
    .m_axi_bundle_2_ARCACHE(grp_conv3_Pipeline_4_fu_252_m_axi_bundle_2_ARCACHE),
    .m_axi_bundle_2_ARPROT(grp_conv3_Pipeline_4_fu_252_m_axi_bundle_2_ARPROT),
    .m_axi_bundle_2_ARQOS(grp_conv3_Pipeline_4_fu_252_m_axi_bundle_2_ARQOS),
    .m_axi_bundle_2_ARREGION(grp_conv3_Pipeline_4_fu_252_m_axi_bundle_2_ARREGION),
    .m_axi_bundle_2_ARUSER(grp_conv3_Pipeline_4_fu_252_m_axi_bundle_2_ARUSER),
    .m_axi_bundle_2_RVALID(1'b0),
    .m_axi_bundle_2_RREADY(grp_conv3_Pipeline_4_fu_252_m_axi_bundle_2_RREADY),
    .m_axi_bundle_2_RDATA(16'd0),
    .m_axi_bundle_2_RLAST(1'b0),
    .m_axi_bundle_2_RID(1'd0),
    .m_axi_bundle_2_RFIFONUM(14'd0),
    .m_axi_bundle_2_RUSER(1'd0),
    .m_axi_bundle_2_RRESP(2'd0),
    .m_axi_bundle_2_BVALID(m_axi_bundle_2_BVALID),
    .m_axi_bundle_2_BREADY(grp_conv3_Pipeline_4_fu_252_m_axi_bundle_2_BREADY),
    .m_axi_bundle_2_BRESP(m_axi_bundle_2_BRESP),
    .m_axi_bundle_2_BID(m_axi_bundle_2_BID),
    .m_axi_bundle_2_BUSER(m_axi_bundle_2_BUSER),
    .sext_ln149(trunc_ln3_reg_597),
    .bh(bh_reg_180),
    .conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_address0(grp_conv3_Pipeline_4_fu_252_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_address0),
    .conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_ce0(grp_conv3_Pipeline_4_fu_252_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_ce0),
    .conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_q0(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_q0),
    .conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_address0(grp_conv3_Pipeline_4_fu_252_conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_address0),
    .conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_ce0(grp_conv3_Pipeline_4_fu_252_conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_ce0),
    .conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_q0(conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_q0)
);

srcnn_conv3_Pipeline_RELU1 grp_conv3_Pipeline_RELU1_fu_265(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_conv3_Pipeline_RELU1_fu_265_ap_start),
    .ap_done(grp_conv3_Pipeline_RELU1_fu_265_ap_done),
    .ap_idle(grp_conv3_Pipeline_RELU1_fu_265_ap_idle),
    .ap_ready(grp_conv3_Pipeline_RELU1_fu_265_ap_ready),
    .or_ln139(or_ln139_reg_603),
    .shl_ln142_cast(shl_ln_reg_568),
    .sext_ln142(shl_ln_reg_568),
    .conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_address0(grp_conv3_Pipeline_RELU1_fu_265_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_address0),
    .conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_ce0(grp_conv3_Pipeline_RELU1_fu_265_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_ce0),
    .conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_we0(grp_conv3_Pipeline_RELU1_fu_265_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_we0),
    .conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_d0(grp_conv3_Pipeline_RELU1_fu_265_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_d0),
    .conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_q0(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_q0),
    .conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_address0(grp_conv3_Pipeline_RELU1_fu_265_conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_address0),
    .conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_ce0(grp_conv3_Pipeline_RELU1_fu_265_conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_ce0),
    .conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_we0(grp_conv3_Pipeline_RELU1_fu_265_conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_we0),
    .conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_d0(grp_conv3_Pipeline_RELU1_fu_265_conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_d0),
    .conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_q0(conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_q0)
);

srcnn_conv3_Pipeline_6 grp_conv3_Pipeline_6_fu_276(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_conv3_Pipeline_6_fu_276_ap_start),
    .ap_done(grp_conv3_Pipeline_6_fu_276_ap_done),
    .ap_idle(grp_conv3_Pipeline_6_fu_276_ap_idle),
    .ap_ready(grp_conv3_Pipeline_6_fu_276_ap_ready),
    .m_axi_bundle_2_AWVALID(grp_conv3_Pipeline_6_fu_276_m_axi_bundle_2_AWVALID),
    .m_axi_bundle_2_AWREADY(m_axi_bundle_2_AWREADY),
    .m_axi_bundle_2_AWADDR(grp_conv3_Pipeline_6_fu_276_m_axi_bundle_2_AWADDR),
    .m_axi_bundle_2_AWID(grp_conv3_Pipeline_6_fu_276_m_axi_bundle_2_AWID),
    .m_axi_bundle_2_AWLEN(grp_conv3_Pipeline_6_fu_276_m_axi_bundle_2_AWLEN),
    .m_axi_bundle_2_AWSIZE(grp_conv3_Pipeline_6_fu_276_m_axi_bundle_2_AWSIZE),
    .m_axi_bundle_2_AWBURST(grp_conv3_Pipeline_6_fu_276_m_axi_bundle_2_AWBURST),
    .m_axi_bundle_2_AWLOCK(grp_conv3_Pipeline_6_fu_276_m_axi_bundle_2_AWLOCK),
    .m_axi_bundle_2_AWCACHE(grp_conv3_Pipeline_6_fu_276_m_axi_bundle_2_AWCACHE),
    .m_axi_bundle_2_AWPROT(grp_conv3_Pipeline_6_fu_276_m_axi_bundle_2_AWPROT),
    .m_axi_bundle_2_AWQOS(grp_conv3_Pipeline_6_fu_276_m_axi_bundle_2_AWQOS),
    .m_axi_bundle_2_AWREGION(grp_conv3_Pipeline_6_fu_276_m_axi_bundle_2_AWREGION),
    .m_axi_bundle_2_AWUSER(grp_conv3_Pipeline_6_fu_276_m_axi_bundle_2_AWUSER),
    .m_axi_bundle_2_WVALID(grp_conv3_Pipeline_6_fu_276_m_axi_bundle_2_WVALID),
    .m_axi_bundle_2_WREADY(m_axi_bundle_2_WREADY),
    .m_axi_bundle_2_WDATA(grp_conv3_Pipeline_6_fu_276_m_axi_bundle_2_WDATA),
    .m_axi_bundle_2_WSTRB(grp_conv3_Pipeline_6_fu_276_m_axi_bundle_2_WSTRB),
    .m_axi_bundle_2_WLAST(grp_conv3_Pipeline_6_fu_276_m_axi_bundle_2_WLAST),
    .m_axi_bundle_2_WID(grp_conv3_Pipeline_6_fu_276_m_axi_bundle_2_WID),
    .m_axi_bundle_2_WUSER(grp_conv3_Pipeline_6_fu_276_m_axi_bundle_2_WUSER),
    .m_axi_bundle_2_ARVALID(grp_conv3_Pipeline_6_fu_276_m_axi_bundle_2_ARVALID),
    .m_axi_bundle_2_ARREADY(1'b0),
    .m_axi_bundle_2_ARADDR(grp_conv3_Pipeline_6_fu_276_m_axi_bundle_2_ARADDR),
    .m_axi_bundle_2_ARID(grp_conv3_Pipeline_6_fu_276_m_axi_bundle_2_ARID),
    .m_axi_bundle_2_ARLEN(grp_conv3_Pipeline_6_fu_276_m_axi_bundle_2_ARLEN),
    .m_axi_bundle_2_ARSIZE(grp_conv3_Pipeline_6_fu_276_m_axi_bundle_2_ARSIZE),
    .m_axi_bundle_2_ARBURST(grp_conv3_Pipeline_6_fu_276_m_axi_bundle_2_ARBURST),
    .m_axi_bundle_2_ARLOCK(grp_conv3_Pipeline_6_fu_276_m_axi_bundle_2_ARLOCK),
    .m_axi_bundle_2_ARCACHE(grp_conv3_Pipeline_6_fu_276_m_axi_bundle_2_ARCACHE),
    .m_axi_bundle_2_ARPROT(grp_conv3_Pipeline_6_fu_276_m_axi_bundle_2_ARPROT),
    .m_axi_bundle_2_ARQOS(grp_conv3_Pipeline_6_fu_276_m_axi_bundle_2_ARQOS),
    .m_axi_bundle_2_ARREGION(grp_conv3_Pipeline_6_fu_276_m_axi_bundle_2_ARREGION),
    .m_axi_bundle_2_ARUSER(grp_conv3_Pipeline_6_fu_276_m_axi_bundle_2_ARUSER),
    .m_axi_bundle_2_RVALID(1'b0),
    .m_axi_bundle_2_RREADY(grp_conv3_Pipeline_6_fu_276_m_axi_bundle_2_RREADY),
    .m_axi_bundle_2_RDATA(16'd0),
    .m_axi_bundle_2_RLAST(1'b0),
    .m_axi_bundle_2_RID(1'd0),
    .m_axi_bundle_2_RFIFONUM(14'd0),
    .m_axi_bundle_2_RUSER(1'd0),
    .m_axi_bundle_2_RRESP(2'd0),
    .m_axi_bundle_2_BVALID(m_axi_bundle_2_BVALID),
    .m_axi_bundle_2_BREADY(grp_conv3_Pipeline_6_fu_276_m_axi_bundle_2_BREADY),
    .m_axi_bundle_2_BRESP(m_axi_bundle_2_BRESP),
    .m_axi_bundle_2_BID(m_axi_bundle_2_BID),
    .m_axi_bundle_2_BUSER(m_axi_bundle_2_BUSER),
    .sext_ln149_1(trunc_ln149_1_reg_623),
    .or_ln139(or_ln139_reg_603),
    .conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_address0(grp_conv3_Pipeline_6_fu_276_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_address0),
    .conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_ce0(grp_conv3_Pipeline_6_fu_276_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_ce0),
    .conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_q0(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_q0),
    .conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_address0(grp_conv3_Pipeline_6_fu_276_conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_address0),
    .conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_ce0(grp_conv3_Pipeline_6_fu_276_conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_ce0),
    .conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_q0(conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_q0)
);

srcnn_conv3_Pipeline_CLEARW grp_conv3_Pipeline_CLEARW_fu_288(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_conv3_Pipeline_CLEARW_fu_288_ap_start),
    .ap_done(grp_conv3_Pipeline_CLEARW_fu_288_ap_done),
    .ap_idle(grp_conv3_Pipeline_CLEARW_fu_288_ap_idle),
    .ap_ready(grp_conv3_Pipeline_CLEARW_fu_288_ap_ready),
    .h_1(h_1_reg_192),
    .conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_address0(grp_conv3_Pipeline_CLEARW_fu_288_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_address0),
    .conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_ce0(grp_conv3_Pipeline_CLEARW_fu_288_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_ce0),
    .conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_we0(grp_conv3_Pipeline_CLEARW_fu_288_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_we0),
    .conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_d0(grp_conv3_Pipeline_CLEARW_fu_288_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_d0),
    .conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_address0(grp_conv3_Pipeline_CLEARW_fu_288_conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_address0),
    .conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_ce0(grp_conv3_Pipeline_CLEARW_fu_288_conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_ce0),
    .conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_we0(grp_conv3_Pipeline_CLEARW_fu_288_conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_we0),
    .conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_d0(grp_conv3_Pipeline_CLEARW_fu_288_conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_d0)
);

srcnn_conv3_Pipeline_CLEARW2 grp_conv3_Pipeline_CLEARW2_fu_298(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_conv3_Pipeline_CLEARW2_fu_298_ap_start),
    .ap_done(grp_conv3_Pipeline_CLEARW2_fu_298_ap_done),
    .ap_idle(grp_conv3_Pipeline_CLEARW2_fu_298_ap_idle),
    .ap_ready(grp_conv3_Pipeline_CLEARW2_fu_298_ap_ready),
    .add_ln72(add_ln72_reg_643),
    .conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_address0(grp_conv3_Pipeline_CLEARW2_fu_298_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_address0),
    .conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_ce0(grp_conv3_Pipeline_CLEARW2_fu_298_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_ce0),
    .conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_we0(grp_conv3_Pipeline_CLEARW2_fu_298_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_we0),
    .conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_d0(grp_conv3_Pipeline_CLEARW2_fu_298_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_d0),
    .conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_address0(grp_conv3_Pipeline_CLEARW2_fu_298_conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_address0),
    .conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_ce0(grp_conv3_Pipeline_CLEARW2_fu_298_conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_ce0),
    .conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_we0(grp_conv3_Pipeline_CLEARW2_fu_298_conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_we0),
    .conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_d0(grp_conv3_Pipeline_CLEARW2_fu_298_conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_d0)
);

srcnn_conv3_Pipeline_CLEARW3 grp_conv3_Pipeline_CLEARW3_fu_307(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_conv3_Pipeline_CLEARW3_fu_307_ap_start),
    .ap_done(grp_conv3_Pipeline_CLEARW3_fu_307_ap_done),
    .ap_idle(grp_conv3_Pipeline_CLEARW3_fu_307_ap_idle),
    .ap_ready(grp_conv3_Pipeline_CLEARW3_fu_307_ap_ready),
    .add_ln72_1(add_ln72_1_reg_648),
    .conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_address0(grp_conv3_Pipeline_CLEARW3_fu_307_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_address0),
    .conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_ce0(grp_conv3_Pipeline_CLEARW3_fu_307_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_ce0),
    .conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_we0(grp_conv3_Pipeline_CLEARW3_fu_307_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_we0),
    .conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_d0(grp_conv3_Pipeline_CLEARW3_fu_307_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_d0),
    .conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_address0(grp_conv3_Pipeline_CLEARW3_fu_307_conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_address0),
    .conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_ce0(grp_conv3_Pipeline_CLEARW3_fu_307_conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_ce0),
    .conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_we0(grp_conv3_Pipeline_CLEARW3_fu_307_conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_we0),
    .conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_d0(grp_conv3_Pipeline_CLEARW3_fu_307_conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_d0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_conv3_Pipeline_4_fu_252_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state8)) begin
            grp_conv3_Pipeline_4_fu_252_ap_start_reg <= 1'b1;
        end else if ((grp_conv3_Pipeline_4_fu_252_ap_ready == 1'b1)) begin
            grp_conv3_Pipeline_4_fu_252_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_conv3_Pipeline_6_fu_276_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state16)) begin
            grp_conv3_Pipeline_6_fu_276_ap_start_reg <= 1'b1;
        end else if ((grp_conv3_Pipeline_6_fu_276_ap_ready == 1'b1)) begin
            grp_conv3_Pipeline_6_fu_276_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_conv3_Pipeline_CLEARW2_fu_298_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state25)) begin
            grp_conv3_Pipeline_CLEARW2_fu_298_ap_start_reg <= 1'b1;
        end else if ((grp_conv3_Pipeline_CLEARW2_fu_298_ap_ready == 1'b1)) begin
            grp_conv3_Pipeline_CLEARW2_fu_298_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_conv3_Pipeline_CLEARW3_fu_307_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state27)) begin
            grp_conv3_Pipeline_CLEARW3_fu_307_ap_start_reg <= 1'b1;
        end else if ((grp_conv3_Pipeline_CLEARW3_fu_307_ap_ready == 1'b1)) begin
            grp_conv3_Pipeline_CLEARW3_fu_307_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_conv3_Pipeline_CLEARW_fu_288_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln72_fu_504_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state23))) begin
            grp_conv3_Pipeline_CLEARW_fu_288_ap_start_reg <= 1'b1;
        end else if ((grp_conv3_Pipeline_CLEARW_fu_288_ap_ready == 1'b1)) begin
            grp_conv3_Pipeline_CLEARW_fu_288_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_conv3_Pipeline_IN_ROW_COL_fu_226_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_NS_fsm_state4) & (1'b1 == ap_CS_fsm_state3))) begin
            grp_conv3_Pipeline_IN_ROW_COL_fu_226_ap_start_reg <= 1'b1;
        end else if ((grp_conv3_Pipeline_IN_ROW_COL_fu_226_ap_ready == 1'b1)) begin
            grp_conv3_Pipeline_IN_ROW_COL_fu_226_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_conv3_Pipeline_RELU1_fu_265_ap_start_reg <= 1'b0;
    end else begin
        if ((~((icmp_ln136_reg_593 == 1'd1) & (m_axi_bundle_2_BVALID == 1'b0)) & (icmp_ln136_1_fu_474_p2 == 1'd1) & (icmp_ln136_reg_593 == 1'd1) & (1'b1 == ap_CS_fsm_state14))) begin
            grp_conv3_Pipeline_RELU1_fu_265_ap_start_reg <= 1'b1;
        end else if ((grp_conv3_Pipeline_RELU1_fu_265_ap_ready == 1'b1)) begin
            grp_conv3_Pipeline_RELU1_fu_265_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_conv3_Pipeline_RELU_fu_240_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln136_fu_346_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
            grp_conv3_Pipeline_RELU_fu_240_ap_start_reg <= 1'b1;
        end else if ((grp_conv3_Pipeline_RELU_fu_240_ap_ready == 1'b1)) begin
            grp_conv3_Pipeline_RELU_fu_240_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_216_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln32_fu_337_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
            grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_216_ap_start_reg <= 1'b1;
        end else if ((grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_216_ap_ready == 1'b1)) begin
            grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_216_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_load_input_buffer_c3_fu_204_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln32_fu_337_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
            grp_load_input_buffer_c3_fu_204_ap_start_reg <= 1'b1;
        end else if ((grp_load_input_buffer_c3_fu_204_ap_ready == 1'b1)) begin
            grp_load_input_buffer_c3_fu_204_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv3_Pipeline_IN_ROW_COL_fu_226_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        bh_reg_180 <= 3'd0;
    end else if (((m_axi_bundle_2_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state22))) begin
        bh_reg_180 <= add_ln136_reg_629;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln136_reg_593 == 1'd1) & (m_axi_bundle_2_BVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state14) & ((icmp_ln136_1_fu_474_p2 == 1'd0) | (icmp_ln136_reg_593 == 1'd0)))) begin
        h_1_reg_192 <= 3'd0;
    end else if (((grp_conv3_Pipeline_CLEARW3_fu_307_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state28))) begin
        h_1_reg_192 <= add_ln72_2_reg_656;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        h_fu_136 <= 8'd0;
    end else if (((1'b0 == ap_block_state26_on_subcall_done) & (1'b1 == ap_CS_fsm_state26) & ((icmp_ln72_1_fu_523_p2 == 1'd0) | (icmp_ln72_reg_639 == 1'd0)))) begin
        h_fu_136 <= add_ln32_fu_535_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln136_1_fu_474_p2 == 1'd1) & (icmp_ln136_reg_593 == 1'd1) & (1'b1 == ap_CS_fsm_state14))) begin
        add_ln136_reg_629 <= add_ln136_fu_488_p2;
        trunc_ln149_1_reg_623 <= {{add_ln139_3_reg_610[63:1]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln136_fu_346_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        add_ln139_3_reg_610 <= add_ln139_3_fu_459_p2;
        or_ln139_reg_603[2 : 1] <= or_ln139_fu_410_p2[2 : 1];
        trunc_ln3_reg_597 <= {{add_ln139_1_fu_395_p2[63:1]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln72_reg_639 == 1'd1) & (1'b1 == ap_CS_fsm_state26))) begin
        add_ln72_1_reg_648 <= add_ln72_1_fu_517_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln72_1_fu_523_p2 == 1'd1) & (icmp_ln72_reg_639 == 1'd1) & (1'b1 == ap_CS_fsm_state26))) begin
        add_ln72_2_reg_656 <= add_ln72_2_fu_529_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        add_ln72_reg_643 <= add_ln72_fu_510_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        empty_reg_576 <= empty_fu_324_p1;
        shl_ln_reg_568[13 : 6] <= shl_ln_fu_316_p3[13 : 6];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        icmp_ln136_reg_593 <= icmp_ln136_fu_346_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        icmp_ln72_reg_639 <= icmp_ln72_fu_504_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        zext_ln132_reg_587[7 : 0] <= zext_ln132_fu_343_p1[7 : 0];
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

always @ (*) begin
    if (((icmp_ln136_reg_593 == 1'd1) & (m_axi_bundle_2_BVALID == 1'b0))) begin
        ap_ST_fsm_state14_blk = 1'b1;
    end else begin
        ap_ST_fsm_state14_blk = 1'b0;
    end
end

always @ (*) begin
    if (((grp_conv3_Pipeline_RELU1_fu_265_ap_done == 1'b0) | (m_axi_bundle_2_AWREADY == 1'b0))) begin
        ap_ST_fsm_state15_blk = 1'b1;
    end else begin
        ap_ST_fsm_state15_blk = 1'b0;
    end
end

assign ap_ST_fsm_state16_blk = 1'b0;

always @ (*) begin
    if ((grp_conv3_Pipeline_6_fu_276_ap_done == 1'b0)) begin
        ap_ST_fsm_state17_blk = 1'b1;
    end else begin
        ap_ST_fsm_state17_blk = 1'b0;
    end
end

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

always @ (*) begin
    if ((m_axi_bundle_2_BVALID == 1'b0)) begin
        ap_ST_fsm_state22_blk = 1'b1;
    end else begin
        ap_ST_fsm_state22_blk = 1'b0;
    end
end

assign ap_ST_fsm_state23_blk = 1'b0;

always @ (*) begin
    if ((grp_conv3_Pipeline_CLEARW_fu_288_ap_done == 1'b0)) begin
        ap_ST_fsm_state24_blk = 1'b1;
    end else begin
        ap_ST_fsm_state24_blk = 1'b0;
    end
end

assign ap_ST_fsm_state25_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state26_on_subcall_done)) begin
        ap_ST_fsm_state26_blk = 1'b1;
    end else begin
        ap_ST_fsm_state26_blk = 1'b0;
    end
end

assign ap_ST_fsm_state27_blk = 1'b0;

always @ (*) begin
    if ((grp_conv3_Pipeline_CLEARW3_fu_307_ap_done == 1'b0)) begin
        ap_ST_fsm_state28_blk = 1'b1;
    end else begin
        ap_ST_fsm_state28_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state3_on_subcall_done)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

always @ (*) begin
    if ((grp_conv3_Pipeline_IN_ROW_COL_fu_226_ap_done == 1'b0)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

assign ap_ST_fsm_state6_blk = 1'b0;

always @ (*) begin
    if (((grp_conv3_Pipeline_RELU_fu_240_ap_done == 1'b0) | (m_axi_bundle_2_AWREADY == 1'b0))) begin
        ap_ST_fsm_state7_blk = 1'b1;
    end else begin
        ap_ST_fsm_state7_blk = 1'b0;
    end
end

assign ap_ST_fsm_state8_blk = 1'b0;

always @ (*) begin
    if ((grp_conv3_Pipeline_4_fu_252_ap_done == 1'b0)) begin
        ap_ST_fsm_state9_blk = 1'b1;
    end else begin
        ap_ST_fsm_state9_blk = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) | ((icmp_ln32_fu_337_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln32_fu_337_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state7))) begin
        bundle_2_blk_n_AW = m_axi_bundle_2_AWREADY;
    end else begin
        bundle_2_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | ((icmp_ln136_reg_593 == 1'd1) & (1'b1 == ap_CS_fsm_state14)))) begin
        bundle_2_blk_n_B = m_axi_bundle_2_BVALID;
    end else begin
        bundle_2_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_address0 = grp_conv3_Pipeline_CLEARW3_fu_307_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_address0;
    end else if (((icmp_ln72_reg_639 == 1'd1) & (1'b1 == ap_CS_fsm_state26))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_address0 = grp_conv3_Pipeline_CLEARW2_fu_298_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_address0 = grp_conv3_Pipeline_CLEARW_fu_288_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_address0 = grp_conv3_Pipeline_6_fu_276_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_address0 = grp_conv3_Pipeline_RELU1_fu_265_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_address0 = grp_conv3_Pipeline_4_fu_252_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_address0 = grp_conv3_Pipeline_RELU_fu_240_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_address0 = grp_conv3_Pipeline_IN_ROW_COL_fu_226_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_address0;
    end else begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_ce0 = grp_conv3_Pipeline_CLEARW3_fu_307_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_ce0;
    end else if (((icmp_ln72_reg_639 == 1'd1) & (1'b1 == ap_CS_fsm_state26))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_ce0 = grp_conv3_Pipeline_CLEARW2_fu_298_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_ce0 = grp_conv3_Pipeline_CLEARW_fu_288_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_ce0 = grp_conv3_Pipeline_6_fu_276_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_ce0 = grp_conv3_Pipeline_RELU1_fu_265_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_ce0 = grp_conv3_Pipeline_4_fu_252_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_ce0 = grp_conv3_Pipeline_RELU_fu_240_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_ce0 = grp_conv3_Pipeline_IN_ROW_COL_fu_226_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_ce0;
    end else begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_ce1 = grp_conv3_Pipeline_IN_ROW_COL_fu_226_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_ce1;
    end else begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_d0 = grp_conv3_Pipeline_CLEARW3_fu_307_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_d0;
    end else if (((icmp_ln72_reg_639 == 1'd1) & (1'b1 == ap_CS_fsm_state26))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_d0 = grp_conv3_Pipeline_CLEARW2_fu_298_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_d0 = grp_conv3_Pipeline_CLEARW_fu_288_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_d0 = grp_conv3_Pipeline_RELU1_fu_265_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_d0 = grp_conv3_Pipeline_RELU_fu_240_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_d0 = grp_conv3_Pipeline_IN_ROW_COL_fu_226_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_d0;
    end else begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_we0 = grp_conv3_Pipeline_CLEARW3_fu_307_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_we0;
    end else if (((icmp_ln72_reg_639 == 1'd1) & (1'b1 == ap_CS_fsm_state26))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_we0 = grp_conv3_Pipeline_CLEARW2_fu_298_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_we0 = grp_conv3_Pipeline_CLEARW_fu_288_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_we0 = grp_conv3_Pipeline_RELU1_fu_265_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_we0 = grp_conv3_Pipeline_RELU_fu_240_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_we0 = grp_conv3_Pipeline_IN_ROW_COL_fu_226_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_we0;
    end else begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_we1 = grp_conv3_Pipeline_IN_ROW_COL_fu_226_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_we1;
    end else begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address0 = grp_conv3_Pipeline_IN_ROW_COL_fu_226_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address0 = grp_load_input_buffer_c3_fu_204_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address0;
    end else begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address1 = grp_conv3_Pipeline_IN_ROW_COL_fu_226_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address1 = grp_load_input_buffer_c3_fu_204_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address1;
    end else begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_ce0 = grp_conv3_Pipeline_IN_ROW_COL_fu_226_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_ce0 = grp_load_input_buffer_c3_fu_204_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_ce0;
    end else begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_ce1 = grp_conv3_Pipeline_IN_ROW_COL_fu_226_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_ce1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_ce1 = grp_load_input_buffer_c3_fu_204_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_ce1;
    end else begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_we0 = grp_load_input_buffer_c3_fu_204_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_we0;
    end else begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_we1 = grp_load_input_buffer_c3_fu_204_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_we1;
    end else begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address0 = grp_conv3_Pipeline_IN_ROW_COL_fu_226_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address0 = grp_load_input_buffer_c3_fu_204_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address0;
    end else begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address1 = grp_conv3_Pipeline_IN_ROW_COL_fu_226_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address1 = grp_load_input_buffer_c3_fu_204_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address1;
    end else begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_ce0 = grp_conv3_Pipeline_IN_ROW_COL_fu_226_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_ce0 = grp_load_input_buffer_c3_fu_204_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_ce0;
    end else begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_ce1 = grp_conv3_Pipeline_IN_ROW_COL_fu_226_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_ce1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_ce1 = grp_load_input_buffer_c3_fu_204_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_ce1;
    end else begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_we0 = grp_load_input_buffer_c3_fu_204_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_we0;
    end else begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_we1 = grp_load_input_buffer_c3_fu_204_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_we1;
    end else begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_address0 = grp_conv3_Pipeline_CLEARW3_fu_307_conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_address0;
    end else if (((icmp_ln72_reg_639 == 1'd1) & (1'b1 == ap_CS_fsm_state26))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_address0 = grp_conv3_Pipeline_CLEARW2_fu_298_conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_address0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_address0 = grp_conv3_Pipeline_CLEARW_fu_288_conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_address0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_address0 = grp_conv3_Pipeline_6_fu_276_conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_address0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_address0 = grp_conv3_Pipeline_RELU1_fu_265_conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_address0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_address0 = grp_conv3_Pipeline_4_fu_252_conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_address0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_address0 = grp_conv3_Pipeline_RELU_fu_240_conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_address0 = grp_conv3_Pipeline_IN_ROW_COL_fu_226_conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_address0;
    end else begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_ce0 = grp_conv3_Pipeline_CLEARW3_fu_307_conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_ce0;
    end else if (((icmp_ln72_reg_639 == 1'd1) & (1'b1 == ap_CS_fsm_state26))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_ce0 = grp_conv3_Pipeline_CLEARW2_fu_298_conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_ce0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_ce0 = grp_conv3_Pipeline_CLEARW_fu_288_conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_ce0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_ce0 = grp_conv3_Pipeline_6_fu_276_conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_ce0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_ce0 = grp_conv3_Pipeline_RELU1_fu_265_conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_ce0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_ce0 = grp_conv3_Pipeline_4_fu_252_conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_ce0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_ce0 = grp_conv3_Pipeline_RELU_fu_240_conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_ce0 = grp_conv3_Pipeline_IN_ROW_COL_fu_226_conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_ce0;
    end else begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_ce1 = grp_conv3_Pipeline_IN_ROW_COL_fu_226_conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_ce1;
    end else begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_d0 = grp_conv3_Pipeline_CLEARW3_fu_307_conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_d0;
    end else if (((icmp_ln72_reg_639 == 1'd1) & (1'b1 == ap_CS_fsm_state26))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_d0 = grp_conv3_Pipeline_CLEARW2_fu_298_conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_d0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_d0 = grp_conv3_Pipeline_CLEARW_fu_288_conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_d0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_d0 = grp_conv3_Pipeline_RELU1_fu_265_conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_d0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_d0 = grp_conv3_Pipeline_RELU_fu_240_conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_d0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_d0 = grp_conv3_Pipeline_IN_ROW_COL_fu_226_conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_d0;
    end else begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_we0 = grp_conv3_Pipeline_CLEARW3_fu_307_conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_we0;
    end else if (((icmp_ln72_reg_639 == 1'd1) & (1'b1 == ap_CS_fsm_state26))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_we0 = grp_conv3_Pipeline_CLEARW2_fu_298_conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_we0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_we0 = grp_conv3_Pipeline_CLEARW_fu_288_conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_we0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_we0 = grp_conv3_Pipeline_RELU1_fu_265_conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_we0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_we0 = grp_conv3_Pipeline_RELU_fu_240_conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_we0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_we0 = grp_conv3_Pipeline_IN_ROW_COL_fu_226_conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_we0;
    end else begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_we1 = grp_conv3_Pipeline_IN_ROW_COL_fu_226_conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_we1;
    end else begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((icmp_ln32_fu_337_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)))) begin
        m_axi_bundle_1_ARVALID = grp_load_input_buffer_c3_fu_204_m_axi_bundle_1_ARVALID;
    end else begin
        m_axi_bundle_1_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((icmp_ln32_fu_337_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)))) begin
        m_axi_bundle_1_RREADY = grp_load_input_buffer_c3_fu_204_m_axi_bundle_1_RREADY;
    end else begin
        m_axi_bundle_1_RREADY = 1'b0;
    end
end

always @ (*) begin
    if ((~((grp_conv3_Pipeline_RELU1_fu_265_ap_done == 1'b0) | (m_axi_bundle_2_AWREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state15))) begin
        m_axi_bundle_2_AWADDR = sext_ln149_1_fu_494_p1;
    end else if ((~((grp_conv3_Pipeline_RELU_fu_240_ap_done == 1'b0) | (m_axi_bundle_2_AWREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state7))) begin
        m_axi_bundle_2_AWADDR = sext_ln149_fu_464_p1;
    end else if (((1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16))) begin
        m_axi_bundle_2_AWADDR = grp_conv3_Pipeline_6_fu_276_m_axi_bundle_2_AWADDR;
    end else if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        m_axi_bundle_2_AWADDR = grp_conv3_Pipeline_4_fu_252_m_axi_bundle_2_AWADDR;
    end else begin
        m_axi_bundle_2_AWADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16))) begin
        m_axi_bundle_2_AWBURST = grp_conv3_Pipeline_6_fu_276_m_axi_bundle_2_AWBURST;
    end else if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        m_axi_bundle_2_AWBURST = grp_conv3_Pipeline_4_fu_252_m_axi_bundle_2_AWBURST;
    end else begin
        m_axi_bundle_2_AWBURST = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16))) begin
        m_axi_bundle_2_AWCACHE = grp_conv3_Pipeline_6_fu_276_m_axi_bundle_2_AWCACHE;
    end else if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        m_axi_bundle_2_AWCACHE = grp_conv3_Pipeline_4_fu_252_m_axi_bundle_2_AWCACHE;
    end else begin
        m_axi_bundle_2_AWCACHE = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16))) begin
        m_axi_bundle_2_AWID = grp_conv3_Pipeline_6_fu_276_m_axi_bundle_2_AWID;
    end else if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        m_axi_bundle_2_AWID = grp_conv3_Pipeline_4_fu_252_m_axi_bundle_2_AWID;
    end else begin
        m_axi_bundle_2_AWID = 1'd0;
    end
end

always @ (*) begin
    if (((~((grp_conv3_Pipeline_RELU1_fu_265_ap_done == 1'b0) | (m_axi_bundle_2_AWREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state15)) | (~((grp_conv3_Pipeline_RELU_fu_240_ap_done == 1'b0) | (m_axi_bundle_2_AWREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state7)))) begin
        m_axi_bundle_2_AWLEN = 32'd255;
    end else if (((1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16))) begin
        m_axi_bundle_2_AWLEN = grp_conv3_Pipeline_6_fu_276_m_axi_bundle_2_AWLEN;
    end else if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        m_axi_bundle_2_AWLEN = grp_conv3_Pipeline_4_fu_252_m_axi_bundle_2_AWLEN;
    end else begin
        m_axi_bundle_2_AWLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16))) begin
        m_axi_bundle_2_AWLOCK = grp_conv3_Pipeline_6_fu_276_m_axi_bundle_2_AWLOCK;
    end else if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        m_axi_bundle_2_AWLOCK = grp_conv3_Pipeline_4_fu_252_m_axi_bundle_2_AWLOCK;
    end else begin
        m_axi_bundle_2_AWLOCK = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16))) begin
        m_axi_bundle_2_AWPROT = grp_conv3_Pipeline_6_fu_276_m_axi_bundle_2_AWPROT;
    end else if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        m_axi_bundle_2_AWPROT = grp_conv3_Pipeline_4_fu_252_m_axi_bundle_2_AWPROT;
    end else begin
        m_axi_bundle_2_AWPROT = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16))) begin
        m_axi_bundle_2_AWQOS = grp_conv3_Pipeline_6_fu_276_m_axi_bundle_2_AWQOS;
    end else if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        m_axi_bundle_2_AWQOS = grp_conv3_Pipeline_4_fu_252_m_axi_bundle_2_AWQOS;
    end else begin
        m_axi_bundle_2_AWQOS = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16))) begin
        m_axi_bundle_2_AWREGION = grp_conv3_Pipeline_6_fu_276_m_axi_bundle_2_AWREGION;
    end else if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        m_axi_bundle_2_AWREGION = grp_conv3_Pipeline_4_fu_252_m_axi_bundle_2_AWREGION;
    end else begin
        m_axi_bundle_2_AWREGION = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16))) begin
        m_axi_bundle_2_AWSIZE = grp_conv3_Pipeline_6_fu_276_m_axi_bundle_2_AWSIZE;
    end else if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        m_axi_bundle_2_AWSIZE = grp_conv3_Pipeline_4_fu_252_m_axi_bundle_2_AWSIZE;
    end else begin
        m_axi_bundle_2_AWSIZE = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16))) begin
        m_axi_bundle_2_AWUSER = grp_conv3_Pipeline_6_fu_276_m_axi_bundle_2_AWUSER;
    end else if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        m_axi_bundle_2_AWUSER = grp_conv3_Pipeline_4_fu_252_m_axi_bundle_2_AWUSER;
    end else begin
        m_axi_bundle_2_AWUSER = 1'd0;
    end
end

always @ (*) begin
    if (((~((grp_conv3_Pipeline_RELU1_fu_265_ap_done == 1'b0) | (m_axi_bundle_2_AWREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state15)) | (~((grp_conv3_Pipeline_RELU_fu_240_ap_done == 1'b0) | (m_axi_bundle_2_AWREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state7)))) begin
        m_axi_bundle_2_AWVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16))) begin
        m_axi_bundle_2_AWVALID = grp_conv3_Pipeline_6_fu_276_m_axi_bundle_2_AWVALID;
    end else if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        m_axi_bundle_2_AWVALID = grp_conv3_Pipeline_4_fu_252_m_axi_bundle_2_AWVALID;
    end else begin
        m_axi_bundle_2_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln136_reg_593 == 1'd1) & (m_axi_bundle_2_BVALID == 1'b0)) & (icmp_ln136_reg_593 == 1'd1) & (1'b1 == ap_CS_fsm_state14)) | ((m_axi_bundle_2_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state22)))) begin
        m_axi_bundle_2_BREADY = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16))) begin
        m_axi_bundle_2_BREADY = grp_conv3_Pipeline_6_fu_276_m_axi_bundle_2_BREADY;
    end else if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        m_axi_bundle_2_BREADY = grp_conv3_Pipeline_4_fu_252_m_axi_bundle_2_BREADY;
    end else begin
        m_axi_bundle_2_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16))) begin
        m_axi_bundle_2_WDATA = grp_conv3_Pipeline_6_fu_276_m_axi_bundle_2_WDATA;
    end else if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        m_axi_bundle_2_WDATA = grp_conv3_Pipeline_4_fu_252_m_axi_bundle_2_WDATA;
    end else begin
        m_axi_bundle_2_WDATA = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16))) begin
        m_axi_bundle_2_WID = grp_conv3_Pipeline_6_fu_276_m_axi_bundle_2_WID;
    end else if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        m_axi_bundle_2_WID = grp_conv3_Pipeline_4_fu_252_m_axi_bundle_2_WID;
    end else begin
        m_axi_bundle_2_WID = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16))) begin
        m_axi_bundle_2_WLAST = grp_conv3_Pipeline_6_fu_276_m_axi_bundle_2_WLAST;
    end else if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        m_axi_bundle_2_WLAST = grp_conv3_Pipeline_4_fu_252_m_axi_bundle_2_WLAST;
    end else begin
        m_axi_bundle_2_WLAST = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16))) begin
        m_axi_bundle_2_WSTRB = grp_conv3_Pipeline_6_fu_276_m_axi_bundle_2_WSTRB;
    end else if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        m_axi_bundle_2_WSTRB = grp_conv3_Pipeline_4_fu_252_m_axi_bundle_2_WSTRB;
    end else begin
        m_axi_bundle_2_WSTRB = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16))) begin
        m_axi_bundle_2_WUSER = grp_conv3_Pipeline_6_fu_276_m_axi_bundle_2_WUSER;
    end else if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        m_axi_bundle_2_WUSER = grp_conv3_Pipeline_4_fu_252_m_axi_bundle_2_WUSER;
    end else begin
        m_axi_bundle_2_WUSER = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16))) begin
        m_axi_bundle_2_WVALID = grp_conv3_Pipeline_6_fu_276_m_axi_bundle_2_WVALID;
    end else if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        m_axi_bundle_2_WVALID = grp_conv3_Pipeline_4_fu_252_m_axi_bundle_2_WVALID;
    end else begin
        m_axi_bundle_2_WVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((icmp_ln32_fu_337_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)))) begin
        m_axi_weights_ARVALID = grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_216_m_axi_weights_ARVALID;
    end else begin
        m_axi_weights_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((icmp_ln32_fu_337_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)))) begin
        m_axi_weights_RREADY = grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_216_m_axi_weights_RREADY;
    end else begin
        m_axi_weights_RREADY = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer_0_address0 = grp_conv3_Pipeline_IN_ROW_COL_fu_226_weight_buffer_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        weight_buffer_0_address0 = grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_216_weight_buffer_0_address0;
    end else begin
        weight_buffer_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer_0_ce0 = grp_conv3_Pipeline_IN_ROW_COL_fu_226_weight_buffer_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        weight_buffer_0_ce0 = grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_216_weight_buffer_0_ce0;
    end else begin
        weight_buffer_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer_0_ce1 = grp_conv3_Pipeline_IN_ROW_COL_fu_226_weight_buffer_0_ce1;
    end else begin
        weight_buffer_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        weight_buffer_0_we0 = grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_216_weight_buffer_0_we0;
    end else begin
        weight_buffer_0_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln32_fu_337_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b0 == ap_block_state3_on_subcall_done) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((grp_conv3_Pipeline_IN_ROW_COL_fu_226_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((icmp_ln136_fu_346_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state7 : begin
            if ((~((grp_conv3_Pipeline_RELU_fu_240_ap_done == 1'b0) | (m_axi_bundle_2_AWREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            if (((grp_conv3_Pipeline_4_fu_252_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            if ((~((icmp_ln136_reg_593 == 1'd1) & (m_axi_bundle_2_BVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state14) & ((icmp_ln136_1_fu_474_p2 == 1'd0) | (icmp_ln136_reg_593 == 1'd0)))) begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end else if ((~((icmp_ln136_reg_593 == 1'd1) & (m_axi_bundle_2_BVALID == 1'b0)) & (icmp_ln136_1_fu_474_p2 == 1'd1) & (icmp_ln136_reg_593 == 1'd1) & (1'b1 == ap_CS_fsm_state14))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state15 : begin
            if ((~((grp_conv3_Pipeline_RELU1_fu_265_ap_done == 1'b0) | (m_axi_bundle_2_AWREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state15))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            if (((grp_conv3_Pipeline_6_fu_276_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state17))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            if (((m_axi_bundle_2_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state22))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end
        end
        ap_ST_fsm_state23 : begin
            if (((icmp_ln72_fu_504_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state23))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end
        end
        ap_ST_fsm_state24 : begin
            if (((grp_conv3_Pipeline_CLEARW_fu_288_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state24))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            if (((1'b0 == ap_block_state26_on_subcall_done) & (1'b1 == ap_CS_fsm_state26) & ((icmp_ln72_1_fu_523_p2 == 1'd0) | (icmp_ln72_reg_639 == 1'd0)))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else if (((1'b0 == ap_block_state26_on_subcall_done) & (icmp_ln72_1_fu_523_p2 == 1'd1) & (icmp_ln72_reg_639 == 1'd1) & (1'b1 == ap_CS_fsm_state26))) begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            if (((grp_conv3_Pipeline_CLEARW3_fu_307_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state28))) begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln136_fu_488_p2 = (bh_reg_180 + 3'd2);

assign add_ln139_1_fu_395_p2 = ($signed(sext_ln139_fu_391_p1) + $signed(output_ftmap));

assign add_ln139_2_fu_420_p2 = (zext_ln139_2_fu_416_p1 + zext_ln132_reg_587);

assign add_ln139_3_fu_459_p2 = ($signed(sext_ln139_1_fu_455_p1) + $signed(output_ftmap));

assign add_ln139_fu_356_p2 = (zext_ln136_fu_352_p1 + zext_ln132_reg_587);

assign add_ln32_fu_535_p2 = (h_fu_136 + 8'd5);

assign add_ln72_1_fu_517_p2 = (h_1_reg_192 + 3'd2);

assign add_ln72_2_fu_529_p2 = (h_1_reg_192 + 3'd3);

assign add_ln72_fu_510_p2 = (h_1_reg_192 + 3'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_NS_fsm_state4 = ap_NS_fsm[32'd3];

always @ (*) begin
    ap_block_state14 = ((icmp_ln136_reg_593 == 1'd1) & (m_axi_bundle_2_BVALID == 1'b0));
end

always @ (*) begin
    ap_block_state14_ignore_call0 = ((icmp_ln136_reg_593 == 1'd1) & (m_axi_bundle_2_BVALID == 1'b0));
end

always @ (*) begin
    ap_block_state26_on_subcall_done = ((grp_conv3_Pipeline_CLEARW2_fu_298_ap_done == 1'b0) & (icmp_ln72_reg_639 == 1'd1));
end

always @ (*) begin
    ap_block_state3_on_subcall_done = ((grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_216_ap_done == 1'b0) | (grp_load_input_buffer_c3_fu_204_ap_done == 1'b0));
end

assign empty_fu_324_p1 = conv3_weights[1:0];

assign grp_conv3_Pipeline_4_fu_252_ap_start = grp_conv3_Pipeline_4_fu_252_ap_start_reg;

assign grp_conv3_Pipeline_6_fu_276_ap_start = grp_conv3_Pipeline_6_fu_276_ap_start_reg;

assign grp_conv3_Pipeline_CLEARW2_fu_298_ap_start = grp_conv3_Pipeline_CLEARW2_fu_298_ap_start_reg;

assign grp_conv3_Pipeline_CLEARW3_fu_307_ap_start = grp_conv3_Pipeline_CLEARW3_fu_307_ap_start_reg;

assign grp_conv3_Pipeline_CLEARW_fu_288_ap_start = grp_conv3_Pipeline_CLEARW_fu_288_ap_start_reg;

assign grp_conv3_Pipeline_IN_ROW_COL_fu_226_ap_start = grp_conv3_Pipeline_IN_ROW_COL_fu_226_ap_start_reg;

assign grp_conv3_Pipeline_RELU1_fu_265_ap_start = grp_conv3_Pipeline_RELU1_fu_265_ap_start_reg;

assign grp_conv3_Pipeline_RELU_fu_240_ap_start = grp_conv3_Pipeline_RELU_fu_240_ap_start_reg;

assign grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_216_ap_start = grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_216_ap_start_reg;

assign grp_load_input_buffer_c3_fu_204_ap_start = grp_load_input_buffer_c3_fu_204_ap_start_reg;

assign icmp_ln136_1_fu_474_p2 = ((or_ln139_reg_603 < 3'd5) ? 1'b1 : 1'b0);

assign icmp_ln136_fu_346_p2 = ((bh_reg_180 < 3'd5) ? 1'b1 : 1'b0);

assign icmp_ln32_fu_337_p2 = ((h_fu_136 == 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln72_1_fu_523_p2 = ((add_ln72_1_fu_517_p2 < 3'd5) ? 1'b1 : 1'b0);

assign icmp_ln72_fu_504_p2 = ((h_1_reg_192 < 3'd5) ? 1'b1 : 1'b0);

assign m_axi_bundle_1_ARADDR = grp_load_input_buffer_c3_fu_204_m_axi_bundle_1_ARADDR;

assign m_axi_bundle_1_ARBURST = grp_load_input_buffer_c3_fu_204_m_axi_bundle_1_ARBURST;

assign m_axi_bundle_1_ARCACHE = grp_load_input_buffer_c3_fu_204_m_axi_bundle_1_ARCACHE;

assign m_axi_bundle_1_ARID = grp_load_input_buffer_c3_fu_204_m_axi_bundle_1_ARID;

assign m_axi_bundle_1_ARLEN = grp_load_input_buffer_c3_fu_204_m_axi_bundle_1_ARLEN;

assign m_axi_bundle_1_ARLOCK = grp_load_input_buffer_c3_fu_204_m_axi_bundle_1_ARLOCK;

assign m_axi_bundle_1_ARPROT = grp_load_input_buffer_c3_fu_204_m_axi_bundle_1_ARPROT;

assign m_axi_bundle_1_ARQOS = grp_load_input_buffer_c3_fu_204_m_axi_bundle_1_ARQOS;

assign m_axi_bundle_1_ARREGION = grp_load_input_buffer_c3_fu_204_m_axi_bundle_1_ARREGION;

assign m_axi_bundle_1_ARSIZE = grp_load_input_buffer_c3_fu_204_m_axi_bundle_1_ARSIZE;

assign m_axi_bundle_1_ARUSER = grp_load_input_buffer_c3_fu_204_m_axi_bundle_1_ARUSER;

assign m_axi_bundle_1_AWADDR = 64'd0;

assign m_axi_bundle_1_AWBURST = 2'd0;

assign m_axi_bundle_1_AWCACHE = 4'd0;

assign m_axi_bundle_1_AWID = 1'd0;

assign m_axi_bundle_1_AWLEN = 32'd0;

assign m_axi_bundle_1_AWLOCK = 2'd0;

assign m_axi_bundle_1_AWPROT = 3'd0;

assign m_axi_bundle_1_AWQOS = 4'd0;

assign m_axi_bundle_1_AWREGION = 4'd0;

assign m_axi_bundle_1_AWSIZE = 3'd0;

assign m_axi_bundle_1_AWUSER = 1'd0;

assign m_axi_bundle_1_AWVALID = 1'b0;

assign m_axi_bundle_1_BREADY = 1'b0;

assign m_axi_bundle_1_WDATA = 16'd0;

assign m_axi_bundle_1_WID = 1'd0;

assign m_axi_bundle_1_WLAST = 1'b0;

assign m_axi_bundle_1_WSTRB = 2'd0;

assign m_axi_bundle_1_WUSER = 1'd0;

assign m_axi_bundle_1_WVALID = 1'b0;

assign m_axi_bundle_2_ARADDR = 64'd0;

assign m_axi_bundle_2_ARBURST = 2'd0;

assign m_axi_bundle_2_ARCACHE = 4'd0;

assign m_axi_bundle_2_ARID = 1'd0;

assign m_axi_bundle_2_ARLEN = 32'd0;

assign m_axi_bundle_2_ARLOCK = 2'd0;

assign m_axi_bundle_2_ARPROT = 3'd0;

assign m_axi_bundle_2_ARQOS = 4'd0;

assign m_axi_bundle_2_ARREGION = 4'd0;

assign m_axi_bundle_2_ARSIZE = 3'd0;

assign m_axi_bundle_2_ARUSER = 1'd0;

assign m_axi_bundle_2_ARVALID = 1'b0;

assign m_axi_bundle_2_RREADY = 1'b0;

assign m_axi_weights_ARADDR = grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_216_m_axi_weights_ARADDR;

assign m_axi_weights_ARBURST = grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_216_m_axi_weights_ARBURST;

assign m_axi_weights_ARCACHE = grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_216_m_axi_weights_ARCACHE;

assign m_axi_weights_ARID = grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_216_m_axi_weights_ARID;

assign m_axi_weights_ARLEN = grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_216_m_axi_weights_ARLEN;

assign m_axi_weights_ARLOCK = grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_216_m_axi_weights_ARLOCK;

assign m_axi_weights_ARPROT = grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_216_m_axi_weights_ARPROT;

assign m_axi_weights_ARQOS = grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_216_m_axi_weights_ARQOS;

assign m_axi_weights_ARREGION = grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_216_m_axi_weights_ARREGION;

assign m_axi_weights_ARSIZE = grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_216_m_axi_weights_ARSIZE;

assign m_axi_weights_ARUSER = grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_216_m_axi_weights_ARUSER;

assign m_axi_weights_AWADDR = 64'd0;

assign m_axi_weights_AWBURST = 2'd0;

assign m_axi_weights_AWCACHE = 4'd0;

assign m_axi_weights_AWID = 1'd0;

assign m_axi_weights_AWLEN = 32'd0;

assign m_axi_weights_AWLOCK = 2'd0;

assign m_axi_weights_AWPROT = 3'd0;

assign m_axi_weights_AWQOS = 4'd0;

assign m_axi_weights_AWREGION = 4'd0;

assign m_axi_weights_AWSIZE = 3'd0;

assign m_axi_weights_AWUSER = 1'd0;

assign m_axi_weights_AWVALID = 1'b0;

assign m_axi_weights_BREADY = 1'b0;

assign m_axi_weights_WDATA = 32'd0;

assign m_axi_weights_WID = 1'd0;

assign m_axi_weights_WLAST = 1'b0;

assign m_axi_weights_WSTRB = 4'd0;

assign m_axi_weights_WUSER = 1'd0;

assign m_axi_weights_WVALID = 1'b0;

assign or_ln139_fu_410_p2 = (bh_reg_180 | 3'd1);

assign sext_ln139_1_fu_455_p1 = $signed(sub_ln139_1_fu_449_p2);

assign sext_ln139_fu_391_p1 = $signed(sub_ln139_fu_385_p2);

assign sext_ln149_1_fu_494_p1 = $signed(trunc_ln149_1_reg_623);

assign sext_ln149_fu_464_p1 = $signed(trunc_ln3_reg_597);

assign shl_ln139_1_fu_373_p3 = {{add_ln139_fu_356_p2}, {1'd0}};

assign shl_ln139_2_fu_425_p3 = {{add_ln139_2_fu_420_p2}, {9'd0}};

assign shl_ln139_3_fu_437_p3 = {{add_ln139_2_fu_420_p2}, {1'd0}};

assign shl_ln3_fu_361_p3 = {{add_ln139_fu_356_p2}, {9'd0}};

assign shl_ln_fu_316_p3 = {{conv3_biases_0_0_val}, {6'd0}};

assign sub_ln139_1_fu_449_p2 = (zext_ln139_3_fu_433_p1 - zext_ln139_4_fu_445_p1);

assign sub_ln139_fu_385_p2 = (zext_ln139_fu_369_p1 - zext_ln139_1_fu_381_p1);

assign zext_ln132_fu_343_p1 = h_fu_136;

assign zext_ln136_fu_352_p1 = bh_reg_180;

assign zext_ln139_1_fu_381_p1 = shl_ln139_1_fu_373_p3;

assign zext_ln139_2_fu_416_p1 = or_ln139_fu_410_p2;

assign zext_ln139_3_fu_433_p1 = shl_ln139_2_fu_425_p3;

assign zext_ln139_4_fu_445_p1 = shl_ln139_3_fu_437_p3;

assign zext_ln139_fu_369_p1 = shl_ln3_fu_361_p3;

always @ (posedge ap_clk) begin
    shl_ln_reg_568[5:0] <= 6'b000000;
    zext_ln132_reg_587[8] <= 1'b0;
    or_ln139_reg_603[0] <= 1'b1;
end

endmodule //srcnn_conv3
