Release 14.5 - xst P.58f (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> 
Reading design: mecobo.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mecobo.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "mecobo"
Output Format                      : NGC
Target Device                      : xc6slx45-3-csg324

---- Source Options
Top Module Name                    : mecobo
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/lykkebo/mecobo/fpga/xbar_control.v" into library work
Parsing module <xbar_control>.
Analyzing Verilog file "/home/lykkebo/mecobo/fpga/xbar_clock.v" into library work
Parsing module <xbar_clock>.
Analyzing Verilog file "/home/lykkebo/mecobo/fpga/pincontrol.v" into library work
Parsing module <pincontrol>.
Analyzing Verilog file "/home/lykkebo/mecobo/fpga/main_clocks.v" into library work
Parsing module <main_clocks>.
Analyzing Verilog file "/home/lykkebo/mecobo/fpga/dac_control.v" into library work
Parsing module <dac_control>.
Analyzing Verilog file "/home/lykkebo/mecobo/fpga/adccontrol.v" into library work
Parsing module <adc_control>.
WARNING:HDLCompiler:248 - "/home/lykkebo/mecobo/fpga/adccontrol.v" Line 41: Block identifier is required on this block
Analyzing Verilog file "/home/lykkebo/mecobo/fpga/toplevel.v" into library work
Parsing module <mecobo>.
Analyzing Verilog file "/home/lykkebo/mecobo/fpga/mem.v" into library work
Parsing module <mem>.
Analyzing Verilog file "/home/lykkebo/mecobo/fpga/ram.v" into library work
Parsing module <dp_ram>.
Analyzing Verilog file "/home/lykkebo/mecobo/fpga/tb.v" into library work
Parsing module <toplevel_tb>.
Analyzing Verilog file "/opt/Xilinx/14.5/ISE_DS/ISE//verilog/src/glbl.v" into library work
Parsing module <glbl>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mecobo>.

Elaborating module <main_clocks>.

Elaborating module <IBUFG>.

Elaborating module <PLL_BASE(BANDWIDTH="OPTIMIZED",CLK_FEEDBACK="CLKFBOUT",COMPENSATION="SYSTEM_SYNCHRONOUS",DIVCLK_DIVIDE=1,CLKFBOUT_MULT=9,CLKFBOUT_PHASE=0.0,CLKOUT0_DIVIDE=6,CLKOUT0_PHASE=0.0,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT1_DIVIDE=90,CLKOUT1_PHASE=0.0,CLKOUT1_DUTY_CYCLE=0.5,CLKOUT2_DIVIDE=45,CLKOUT2_PHASE=0.0,CLKOUT2_DUTY_CYCLE=0.5,CLKOUT3_DIVIDE=15,CLKOUT3_PHASE=0.0,CLKOUT3_DUTY_CYCLE=0.5,CLKIN_PERIOD=20.0,REF_JITTER=0.01)>.
WARNING:HDLCompiler:1127 - "/home/lykkebo/mecobo/fpga/main_clocks.v" Line 131: Assignment to clkout4_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/lykkebo/mecobo/fpga/main_clocks.v" Line 132: Assignment to clkout5_unused ignored, since the identifier is never used

Elaborating module <BUFG>.

Elaborating module <xbar_clock>.

Elaborating module <DCM_SP(CLKDV_DIVIDE=5.0,CLKFX_DIVIDE=2,CLKFX_MULTIPLY=4,CLKIN_DIVIDE_BY_2="FALSE",CLKIN_PERIOD=200.0,CLKOUT_PHASE_SHIFT="NONE",CLK_FEEDBACK="1X",DESKEW_ADJUST="SYSTEM_SYNCHRONOUS",PHASE_SHIFT=0,STARTUP_WAIT="FALSE")>.
WARNING:HDLCompiler:1127 - "/home/lykkebo/mecobo/fpga/xbar_clock.v" Line 130: Assignment to status_int ignored, since the identifier is never used

Elaborating module <ODDR2>.

Elaborating module <pincontrol(POSITION=0)>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 127: Result of 32-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 131: Result of 16-bit expression is truncated to fit in 15-bit target.

Elaborating module <pincontrol(POSITION=1)>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 127: Result of 32-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 131: Result of 16-bit expression is truncated to fit in 15-bit target.

Elaborating module <pincontrol(POSITION=2)>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 127: Result of 32-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 131: Result of 16-bit expression is truncated to fit in 15-bit target.

Elaborating module <pincontrol(POSITION=3)>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 127: Result of 32-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 131: Result of 16-bit expression is truncated to fit in 15-bit target.

Elaborating module <pincontrol(POSITION=4)>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 127: Result of 32-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 131: Result of 16-bit expression is truncated to fit in 15-bit target.

Elaborating module <pincontrol(POSITION=5)>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 127: Result of 32-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 131: Result of 16-bit expression is truncated to fit in 15-bit target.

Elaborating module <pincontrol(POSITION=6)>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 127: Result of 32-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 131: Result of 16-bit expression is truncated to fit in 15-bit target.

Elaborating module <pincontrol(POSITION=7)>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 127: Result of 32-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 131: Result of 16-bit expression is truncated to fit in 15-bit target.

Elaborating module <pincontrol(POSITION=8)>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 127: Result of 32-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 131: Result of 16-bit expression is truncated to fit in 15-bit target.

Elaborating module <pincontrol(POSITION=9)>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 127: Result of 32-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 131: Result of 16-bit expression is truncated to fit in 15-bit target.

Elaborating module <pincontrol(POSITION=10)>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 127: Result of 32-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 131: Result of 16-bit expression is truncated to fit in 15-bit target.

Elaborating module <pincontrol(POSITION=11)>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 127: Result of 32-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 131: Result of 16-bit expression is truncated to fit in 15-bit target.

Elaborating module <pincontrol(POSITION=12)>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 127: Result of 32-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 131: Result of 16-bit expression is truncated to fit in 15-bit target.

Elaborating module <pincontrol(POSITION=13)>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 127: Result of 32-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 131: Result of 16-bit expression is truncated to fit in 15-bit target.

Elaborating module <pincontrol(POSITION=14)>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 127: Result of 32-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 131: Result of 16-bit expression is truncated to fit in 15-bit target.

Elaborating module <pincontrol(POSITION=15)>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 127: Result of 32-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 131: Result of 16-bit expression is truncated to fit in 15-bit target.

Elaborating module <adc_control(MIN_CHANNEL=100,MAX_CHANNEL=107)>.
WARNING:HDLCompiler:1127 - "/home/lykkebo/mecobo/fpga/adccontrol.v" Line 82: Assignment to clock_divide_register ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/adccontrol.v" Line 198: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/adccontrol.v" Line 466: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/adccontrol.v" Line 468: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <dac_control(POSITION=50)>.
WARNING:HDLCompiler:1127 - "/home/lykkebo/mecobo/fpga/dac_control.v" Line 80: Assignment to reset_ebi_captured_data ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/dac_control.v" Line 201: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:634 - "/home/lykkebo/mecobo/fpga/dac_control.v" Line 22: Net <busy> does not have a driver.

Elaborating module <xbar_control(POSITION=200)>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/xbar_control.v" Line 224: Result of 10-bit expression is truncated to fit in 9-bit target.

Elaborating module <mem>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/mem.v" Line 103: Result of 19-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/mem.v" Line 115: Result of 19-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:1127 - "/home/lykkebo/mecobo/fpga/mem.v" Line 72: Assignment to sample_fetched ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/mem.v" Line 345: Result of 20-bit expression is truncated to fit in 19-bit target.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/mem.v" Line 346: Result of 20-bit expression is truncated to fit in 19-bit target.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/mem.v" Line 352: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/mem.v" Line 358: Result of 20-bit expression is truncated to fit in 19-bit target.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/mem.v" Line 374: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <dp_ram>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mecobo>.
    Related source file is "/home/lykkebo/mecobo/fpga/toplevel.v".
    Found 27-bit register for signal <led_heartbeat>.
    Found 27-bit adder for signal <led_heartbeat[26]_GND_1_o_add_3_OUT> created at line 78.
    Found 1-bit tristate buffer for signal <ebi_data<15>> created at line 66
    Found 1-bit tristate buffer for signal <ebi_data<14>> created at line 66
    Found 1-bit tristate buffer for signal <ebi_data<13>> created at line 66
    Found 1-bit tristate buffer for signal <ebi_data<12>> created at line 66
    Found 1-bit tristate buffer for signal <ebi_data<11>> created at line 66
    Found 1-bit tristate buffer for signal <ebi_data<10>> created at line 66
    Found 1-bit tristate buffer for signal <ebi_data<9>> created at line 66
    Found 1-bit tristate buffer for signal <ebi_data<8>> created at line 66
    Found 1-bit tristate buffer for signal <ebi_data<7>> created at line 66
    Found 1-bit tristate buffer for signal <ebi_data<6>> created at line 66
    Found 1-bit tristate buffer for signal <ebi_data<5>> created at line 66
    Found 1-bit tristate buffer for signal <ebi_data<4>> created at line 66
    Found 1-bit tristate buffer for signal <ebi_data<3>> created at line 66
    Found 1-bit tristate buffer for signal <ebi_data<2>> created at line 66
    Found 1-bit tristate buffer for signal <ebi_data<1>> created at line 66
    Found 1-bit tristate buffer for signal <ebi_data<0>> created at line 66
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  27 D-type flip-flop(s).
	inferred  16 Tristate(s).
Unit <mecobo> synthesized.

Synthesizing Unit <main_clocks>.
    Related source file is "/home/lykkebo/mecobo/fpga/main_clocks.v".
    Summary:
	no macro.
Unit <main_clocks> synthesized.

Synthesizing Unit <xbar_clock>.
    Related source file is "/home/lykkebo/mecobo/fpga/xbar_clock.v".
    Summary:
	no macro.
Unit <xbar_clock> synthesized.

Synthesizing Unit <pincontrol_1>.
    Related source file is "/home/lykkebo/mecobo/fpga/pincontrol.v".
        POSITION = 0
WARNING:Xst:647 - Input <addr<18:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <reset_clk_DFF_60>.
    Found 16-bit register for signal <data_out>.
    Found 32-bit register for signal <nco_pa>.
    Found 32-bit register for signal <nco_counter>.
    Found 16-bit register for signal <command>.
    Found 16-bit register for signal <sample_rate>.
    Found 16-bit register for signal <cnt_sample_rate>.
    Found 1-bit register for signal <sample_register>.
    Found 15-bit register for signal <sample_cnt>.
    Found 5-bit register for signal <state>.
    Found 1-bit register for signal <enable_pin_output>.
    Found 1-bit register for signal <dec_sample_counter>.
    Found 1-bit register for signal <res_sample_counter>.
    Found 1-bit register for signal <res_cmd_reg>.
    Found 1-bit register for signal <update_data_out>.
    Found 31-bit register for signal <Z_9_o_dff_12_OUT>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 6                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 00001                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <nco_pa[31]_nco_counter[31]_add_15_OUT> created at line 64.
    Found 15-bit adder for signal <sample_cnt[14]_GND_25_o_add_47_OUT> created at line 131.
    Found 16-bit subtractor for signal <GND_25_o_GND_25_o_sub_45_OUT<15:0>> created at line 127.
    Found 1-bit tristate buffer for signal <sample_data<31>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<30>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<29>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<28>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<27>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<26>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<25>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<24>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<23>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<22>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<21>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<20>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<19>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<18>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<17>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<16>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<15>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<14>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<13>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<12>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<11>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<10>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<9>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<8>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<7>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<6>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<5>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<4>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<3>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<2>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<1>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<0>> created at line 30
    Found 1-bit tristate buffer for signal <pin> created at line 69
    Found 16-bit comparator greater for signal <cnt_sample_rate[15]_INV_60_o> created at line 205
    WARNING:Xst:2404 -  FFs/Latches <Z_9_o_dff_12_OUT<31:31>> (without init value) have a constant value of 0 in block <pincontrol_1>.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 181 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  23 Multiplexer(s).
	inferred  33 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <pincontrol_1> synthesized.

Synthesizing Unit <pincontrol_2>.
    Related source file is "/home/lykkebo/mecobo/fpga/pincontrol.v".
        POSITION = 1
WARNING:Xst:647 - Input <addr<18:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <reset_clk_DFF_134>.
    Found 16-bit register for signal <data_out>.
    Found 32-bit register for signal <nco_pa>.
    Found 32-bit register for signal <nco_counter>.
    Found 16-bit register for signal <command>.
    Found 16-bit register for signal <sample_rate>.
    Found 16-bit register for signal <cnt_sample_rate>.
    Found 1-bit register for signal <sample_register>.
    Found 15-bit register for signal <sample_cnt>.
    Found 5-bit register for signal <state>.
    Found 1-bit register for signal <enable_pin_output>.
    Found 1-bit register for signal <dec_sample_counter>.
    Found 1-bit register for signal <res_sample_counter>.
    Found 1-bit register for signal <res_cmd_reg>.
    Found 1-bit register for signal <update_data_out>.
    Found 31-bit register for signal <Z_10_o_dff_13_OUT>.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 6                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 00001                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <nco_pa[31]_nco_counter[31]_add_16_OUT> created at line 64.
    Found 15-bit adder for signal <sample_cnt[14]_GND_59_o_add_48_OUT> created at line 131.
    Found 16-bit subtractor for signal <GND_59_o_GND_59_o_sub_46_OUT<15:0>> created at line 127.
    Found 1-bit tristate buffer for signal <sample_data<31>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<30>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<29>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<28>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<27>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<26>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<25>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<24>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<23>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<22>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<21>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<20>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<19>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<18>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<17>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<16>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<15>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<14>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<13>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<12>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<11>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<10>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<9>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<8>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<7>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<6>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<5>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<4>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<3>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<2>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<1>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<0>> created at line 30
    Found 1-bit tristate buffer for signal <pin> created at line 69
    Found 16-bit comparator greater for signal <cnt_sample_rate[15]_INV_95_o> created at line 205
    WARNING:Xst:2404 -  FFs/Latches <Z_10_o_dff_13_OUT<31:31>> (without init value) have a constant value of 0 in block <pincontrol_2>.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 181 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  23 Multiplexer(s).
	inferred  33 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <pincontrol_2> synthesized.

Synthesizing Unit <pincontrol_3>.
    Related source file is "/home/lykkebo/mecobo/fpga/pincontrol.v".
        POSITION = 2
WARNING:Xst:647 - Input <addr<18:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <reset_clk_DFF_172>.
    Found 16-bit register for signal <data_out>.
    Found 32-bit register for signal <nco_pa>.
    Found 32-bit register for signal <nco_counter>.
    Found 16-bit register for signal <command>.
    Found 16-bit register for signal <sample_rate>.
    Found 16-bit register for signal <cnt_sample_rate>.
    Found 1-bit register for signal <sample_register>.
    Found 15-bit register for signal <sample_cnt>.
    Found 5-bit register for signal <state>.
    Found 1-bit register for signal <enable_pin_output>.
    Found 1-bit register for signal <dec_sample_counter>.
    Found 1-bit register for signal <res_sample_counter>.
    Found 1-bit register for signal <res_cmd_reg>.
    Found 1-bit register for signal <update_data_out>.
    Found 31-bit register for signal <Z_11_o_dff_13_OUT>.
    Found finite state machine <FSM_2> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 6                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 00001                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <nco_pa[31]_nco_counter[31]_add_16_OUT> created at line 64.
    Found 15-bit adder for signal <sample_cnt[14]_GND_93_o_add_48_OUT> created at line 131.
    Found 16-bit subtractor for signal <GND_93_o_GND_93_o_sub_46_OUT<15:0>> created at line 127.
    Found 1-bit tristate buffer for signal <sample_data<31>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<30>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<29>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<28>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<27>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<26>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<25>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<24>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<23>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<22>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<21>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<20>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<19>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<18>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<17>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<16>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<15>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<14>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<13>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<12>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<11>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<10>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<9>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<8>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<7>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<6>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<5>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<4>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<3>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<2>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<1>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<0>> created at line 30
    Found 1-bit tristate buffer for signal <pin> created at line 69
    Found 16-bit comparator greater for signal <cnt_sample_rate[15]_INV_128_o> created at line 205
    WARNING:Xst:2404 -  FFs/Latches <Z_11_o_dff_13_OUT<31:31>> (without init value) have a constant value of 0 in block <pincontrol_3>.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 181 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  23 Multiplexer(s).
	inferred  33 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <pincontrol_3> synthesized.

Synthesizing Unit <pincontrol_4>.
    Related source file is "/home/lykkebo/mecobo/fpga/pincontrol.v".
        POSITION = 3
WARNING:Xst:647 - Input <addr<18:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <reset_clk_DFF_210>.
    Found 16-bit register for signal <data_out>.
    Found 32-bit register for signal <nco_pa>.
    Found 32-bit register for signal <nco_counter>.
    Found 16-bit register for signal <command>.
    Found 16-bit register for signal <sample_rate>.
    Found 16-bit register for signal <cnt_sample_rate>.
    Found 1-bit register for signal <sample_register>.
    Found 15-bit register for signal <sample_cnt>.
    Found 5-bit register for signal <state>.
    Found 1-bit register for signal <enable_pin_output>.
    Found 1-bit register for signal <dec_sample_counter>.
    Found 1-bit register for signal <res_sample_counter>.
    Found 1-bit register for signal <res_cmd_reg>.
    Found 1-bit register for signal <update_data_out>.
    Found 31-bit register for signal <Z_12_o_dff_13_OUT>.
    Found finite state machine <FSM_3> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 6                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 00001                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <nco_pa[31]_nco_counter[31]_add_16_OUT> created at line 64.
    Found 15-bit adder for signal <sample_cnt[14]_GND_127_o_add_48_OUT> created at line 131.
    Found 16-bit subtractor for signal <GND_127_o_GND_127_o_sub_46_OUT<15:0>> created at line 127.
    Found 1-bit tristate buffer for signal <sample_data<31>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<30>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<29>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<28>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<27>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<26>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<25>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<24>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<23>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<22>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<21>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<20>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<19>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<18>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<17>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<16>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<15>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<14>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<13>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<12>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<11>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<10>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<9>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<8>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<7>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<6>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<5>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<4>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<3>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<2>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<1>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<0>> created at line 30
    Found 1-bit tristate buffer for signal <pin> created at line 69
    Found 16-bit comparator greater for signal <cnt_sample_rate[15]_INV_161_o> created at line 205
    WARNING:Xst:2404 -  FFs/Latches <Z_12_o_dff_13_OUT<31:31>> (without init value) have a constant value of 0 in block <pincontrol_4>.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 181 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  23 Multiplexer(s).
	inferred  33 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <pincontrol_4> synthesized.

Synthesizing Unit <pincontrol_5>.
    Related source file is "/home/lykkebo/mecobo/fpga/pincontrol.v".
        POSITION = 4
WARNING:Xst:647 - Input <addr<18:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <reset_clk_DFF_248>.
    Found 16-bit register for signal <data_out>.
    Found 32-bit register for signal <nco_pa>.
    Found 32-bit register for signal <nco_counter>.
    Found 16-bit register for signal <command>.
    Found 16-bit register for signal <sample_rate>.
    Found 16-bit register for signal <cnt_sample_rate>.
    Found 1-bit register for signal <sample_register>.
    Found 15-bit register for signal <sample_cnt>.
    Found 5-bit register for signal <state>.
    Found 1-bit register for signal <enable_pin_output>.
    Found 1-bit register for signal <dec_sample_counter>.
    Found 1-bit register for signal <res_sample_counter>.
    Found 1-bit register for signal <res_cmd_reg>.
    Found 1-bit register for signal <update_data_out>.
    Found 31-bit register for signal <Z_13_o_dff_13_OUT>.
    Found finite state machine <FSM_4> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 6                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 00001                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <nco_pa[31]_nco_counter[31]_add_16_OUT> created at line 64.
    Found 15-bit adder for signal <sample_cnt[14]_GND_161_o_add_48_OUT> created at line 131.
    Found 16-bit subtractor for signal <GND_161_o_GND_161_o_sub_46_OUT<15:0>> created at line 127.
    Found 1-bit tristate buffer for signal <sample_data<31>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<30>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<29>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<28>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<27>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<26>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<25>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<24>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<23>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<22>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<21>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<20>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<19>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<18>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<17>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<16>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<15>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<14>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<13>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<12>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<11>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<10>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<9>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<8>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<7>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<6>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<5>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<4>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<3>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<2>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<1>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<0>> created at line 30
    Found 1-bit tristate buffer for signal <pin> created at line 69
    Found 16-bit comparator greater for signal <cnt_sample_rate[15]_INV_194_o> created at line 205
    WARNING:Xst:2404 -  FFs/Latches <Z_13_o_dff_13_OUT<31:31>> (without init value) have a constant value of 0 in block <pincontrol_5>.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 181 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  23 Multiplexer(s).
	inferred  33 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <pincontrol_5> synthesized.

Synthesizing Unit <pincontrol_6>.
    Related source file is "/home/lykkebo/mecobo/fpga/pincontrol.v".
        POSITION = 5
WARNING:Xst:647 - Input <addr<18:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <reset_clk_DFF_286>.
    Found 16-bit register for signal <data_out>.
    Found 32-bit register for signal <nco_pa>.
    Found 32-bit register for signal <nco_counter>.
    Found 16-bit register for signal <command>.
    Found 16-bit register for signal <sample_rate>.
    Found 16-bit register for signal <cnt_sample_rate>.
    Found 1-bit register for signal <sample_register>.
    Found 15-bit register for signal <sample_cnt>.
    Found 5-bit register for signal <state>.
    Found 1-bit register for signal <enable_pin_output>.
    Found 1-bit register for signal <dec_sample_counter>.
    Found 1-bit register for signal <res_sample_counter>.
    Found 1-bit register for signal <res_cmd_reg>.
    Found 1-bit register for signal <update_data_out>.
    Found 31-bit register for signal <Z_14_o_dff_13_OUT>.
    Found finite state machine <FSM_5> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 6                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 00001                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <nco_pa[31]_nco_counter[31]_add_16_OUT> created at line 64.
    Found 15-bit adder for signal <sample_cnt[14]_GND_195_o_add_48_OUT> created at line 131.
    Found 16-bit subtractor for signal <GND_195_o_GND_195_o_sub_46_OUT<15:0>> created at line 127.
    Found 1-bit tristate buffer for signal <sample_data<31>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<30>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<29>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<28>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<27>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<26>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<25>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<24>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<23>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<22>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<21>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<20>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<19>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<18>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<17>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<16>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<15>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<14>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<13>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<12>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<11>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<10>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<9>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<8>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<7>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<6>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<5>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<4>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<3>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<2>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<1>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<0>> created at line 30
    Found 1-bit tristate buffer for signal <pin> created at line 69
    Found 16-bit comparator greater for signal <cnt_sample_rate[15]_INV_227_o> created at line 205
    WARNING:Xst:2404 -  FFs/Latches <Z_14_o_dff_13_OUT<31:31>> (without init value) have a constant value of 0 in block <pincontrol_6>.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 181 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  23 Multiplexer(s).
	inferred  33 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <pincontrol_6> synthesized.

Synthesizing Unit <pincontrol_7>.
    Related source file is "/home/lykkebo/mecobo/fpga/pincontrol.v".
        POSITION = 6
WARNING:Xst:647 - Input <addr<18:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <reset_clk_DFF_324>.
    Found 16-bit register for signal <data_out>.
    Found 32-bit register for signal <nco_pa>.
    Found 32-bit register for signal <nco_counter>.
    Found 16-bit register for signal <command>.
    Found 16-bit register for signal <sample_rate>.
    Found 16-bit register for signal <cnt_sample_rate>.
    Found 1-bit register for signal <sample_register>.
    Found 15-bit register for signal <sample_cnt>.
    Found 5-bit register for signal <state>.
    Found 1-bit register for signal <enable_pin_output>.
    Found 1-bit register for signal <dec_sample_counter>.
    Found 1-bit register for signal <res_sample_counter>.
    Found 1-bit register for signal <res_cmd_reg>.
    Found 1-bit register for signal <update_data_out>.
    Found 31-bit register for signal <Z_15_o_dff_13_OUT>.
    Found finite state machine <FSM_6> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 6                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 00001                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <nco_pa[31]_nco_counter[31]_add_16_OUT> created at line 64.
    Found 15-bit adder for signal <sample_cnt[14]_GND_229_o_add_48_OUT> created at line 131.
    Found 16-bit subtractor for signal <GND_229_o_GND_229_o_sub_46_OUT<15:0>> created at line 127.
    Found 1-bit tristate buffer for signal <sample_data<31>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<30>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<29>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<28>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<27>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<26>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<25>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<24>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<23>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<22>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<21>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<20>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<19>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<18>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<17>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<16>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<15>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<14>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<13>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<12>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<11>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<10>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<9>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<8>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<7>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<6>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<5>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<4>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<3>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<2>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<1>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<0>> created at line 30
    Found 1-bit tristate buffer for signal <pin> created at line 69
    Found 16-bit comparator greater for signal <cnt_sample_rate[15]_INV_260_o> created at line 205
    WARNING:Xst:2404 -  FFs/Latches <Z_15_o_dff_13_OUT<31:31>> (without init value) have a constant value of 0 in block <pincontrol_7>.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 181 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  23 Multiplexer(s).
	inferred  33 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <pincontrol_7> synthesized.

Synthesizing Unit <pincontrol_8>.
    Related source file is "/home/lykkebo/mecobo/fpga/pincontrol.v".
        POSITION = 7
WARNING:Xst:647 - Input <addr<18:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <reset_clk_DFF_362>.
    Found 16-bit register for signal <data_out>.
    Found 32-bit register for signal <nco_pa>.
    Found 32-bit register for signal <nco_counter>.
    Found 16-bit register for signal <command>.
    Found 16-bit register for signal <sample_rate>.
    Found 16-bit register for signal <cnt_sample_rate>.
    Found 1-bit register for signal <sample_register>.
    Found 15-bit register for signal <sample_cnt>.
    Found 5-bit register for signal <state>.
    Found 1-bit register for signal <enable_pin_output>.
    Found 1-bit register for signal <dec_sample_counter>.
    Found 1-bit register for signal <res_sample_counter>.
    Found 1-bit register for signal <res_cmd_reg>.
    Found 1-bit register for signal <update_data_out>.
    Found 31-bit register for signal <Z_16_o_dff_13_OUT>.
    Found finite state machine <FSM_7> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 6                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 00001                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <nco_pa[31]_nco_counter[31]_add_16_OUT> created at line 64.
    Found 15-bit adder for signal <sample_cnt[14]_GND_263_o_add_48_OUT> created at line 131.
    Found 16-bit subtractor for signal <GND_263_o_GND_263_o_sub_46_OUT<15:0>> created at line 127.
    Found 1-bit tristate buffer for signal <sample_data<31>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<30>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<29>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<28>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<27>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<26>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<25>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<24>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<23>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<22>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<21>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<20>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<19>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<18>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<17>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<16>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<15>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<14>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<13>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<12>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<11>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<10>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<9>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<8>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<7>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<6>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<5>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<4>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<3>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<2>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<1>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<0>> created at line 30
    Found 1-bit tristate buffer for signal <pin> created at line 69
    Found 16-bit comparator greater for signal <cnt_sample_rate[15]_INV_293_o> created at line 205
    WARNING:Xst:2404 -  FFs/Latches <Z_16_o_dff_13_OUT<31:31>> (without init value) have a constant value of 0 in block <pincontrol_8>.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 181 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  23 Multiplexer(s).
	inferred  33 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <pincontrol_8> synthesized.

Synthesizing Unit <pincontrol_9>.
    Related source file is "/home/lykkebo/mecobo/fpga/pincontrol.v".
        POSITION = 8
WARNING:Xst:647 - Input <addr<18:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <reset_clk_DFF_400>.
    Found 16-bit register for signal <data_out>.
    Found 32-bit register for signal <nco_pa>.
    Found 32-bit register for signal <nco_counter>.
    Found 16-bit register for signal <command>.
    Found 16-bit register for signal <sample_rate>.
    Found 16-bit register for signal <cnt_sample_rate>.
    Found 1-bit register for signal <sample_register>.
    Found 15-bit register for signal <sample_cnt>.
    Found 5-bit register for signal <state>.
    Found 1-bit register for signal <enable_pin_output>.
    Found 1-bit register for signal <dec_sample_counter>.
    Found 1-bit register for signal <res_sample_counter>.
    Found 1-bit register for signal <res_cmd_reg>.
    Found 1-bit register for signal <update_data_out>.
    Found 31-bit register for signal <Z_17_o_dff_13_OUT>.
    Found finite state machine <FSM_8> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 6                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 00001                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <nco_pa[31]_nco_counter[31]_add_16_OUT> created at line 64.
    Found 15-bit adder for signal <sample_cnt[14]_GND_297_o_add_48_OUT> created at line 131.
    Found 16-bit subtractor for signal <GND_297_o_GND_297_o_sub_46_OUT<15:0>> created at line 127.
    Found 1-bit tristate buffer for signal <sample_data<31>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<30>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<29>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<28>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<27>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<26>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<25>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<24>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<23>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<22>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<21>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<20>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<19>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<18>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<17>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<16>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<15>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<14>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<13>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<12>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<11>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<10>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<9>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<8>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<7>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<6>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<5>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<4>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<3>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<2>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<1>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<0>> created at line 30
    Found 1-bit tristate buffer for signal <pin> created at line 69
    Found 16-bit comparator greater for signal <cnt_sample_rate[15]_INV_326_o> created at line 205
    WARNING:Xst:2404 -  FFs/Latches <Z_17_o_dff_13_OUT<31:31>> (without init value) have a constant value of 0 in block <pincontrol_9>.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 181 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  23 Multiplexer(s).
	inferred  33 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <pincontrol_9> synthesized.

Synthesizing Unit <pincontrol_10>.
    Related source file is "/home/lykkebo/mecobo/fpga/pincontrol.v".
        POSITION = 9
WARNING:Xst:647 - Input <addr<18:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <reset_clk_DFF_438>.
    Found 16-bit register for signal <data_out>.
    Found 32-bit register for signal <nco_pa>.
    Found 32-bit register for signal <nco_counter>.
    Found 16-bit register for signal <command>.
    Found 16-bit register for signal <sample_rate>.
    Found 16-bit register for signal <cnt_sample_rate>.
    Found 1-bit register for signal <sample_register>.
    Found 15-bit register for signal <sample_cnt>.
    Found 5-bit register for signal <state>.
    Found 1-bit register for signal <enable_pin_output>.
    Found 1-bit register for signal <dec_sample_counter>.
    Found 1-bit register for signal <res_sample_counter>.
    Found 1-bit register for signal <res_cmd_reg>.
    Found 1-bit register for signal <update_data_out>.
    Found 31-bit register for signal <Z_18_o_dff_13_OUT>.
    Found finite state machine <FSM_9> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 6                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 00001                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <nco_pa[31]_nco_counter[31]_add_16_OUT> created at line 64.
    Found 15-bit adder for signal <sample_cnt[14]_GND_331_o_add_48_OUT> created at line 131.
    Found 16-bit subtractor for signal <GND_331_o_GND_331_o_sub_46_OUT<15:0>> created at line 127.
    Found 1-bit tristate buffer for signal <sample_data<31>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<30>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<29>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<28>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<27>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<26>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<25>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<24>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<23>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<22>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<21>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<20>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<19>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<18>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<17>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<16>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<15>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<14>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<13>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<12>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<11>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<10>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<9>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<8>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<7>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<6>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<5>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<4>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<3>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<2>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<1>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<0>> created at line 30
    Found 1-bit tristate buffer for signal <pin> created at line 69
    Found 16-bit comparator greater for signal <cnt_sample_rate[15]_INV_359_o> created at line 205
    WARNING:Xst:2404 -  FFs/Latches <Z_18_o_dff_13_OUT<31:31>> (without init value) have a constant value of 0 in block <pincontrol_10>.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 181 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  23 Multiplexer(s).
	inferred  33 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <pincontrol_10> synthesized.

Synthesizing Unit <pincontrol_11>.
    Related source file is "/home/lykkebo/mecobo/fpga/pincontrol.v".
        POSITION = 10
WARNING:Xst:647 - Input <addr<18:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <reset_clk_DFF_476>.
    Found 16-bit register for signal <data_out>.
    Found 32-bit register for signal <nco_pa>.
    Found 32-bit register for signal <nco_counter>.
    Found 16-bit register for signal <command>.
    Found 16-bit register for signal <sample_rate>.
    Found 16-bit register for signal <cnt_sample_rate>.
    Found 1-bit register for signal <sample_register>.
    Found 15-bit register for signal <sample_cnt>.
    Found 5-bit register for signal <state>.
    Found 1-bit register for signal <enable_pin_output>.
    Found 1-bit register for signal <dec_sample_counter>.
    Found 1-bit register for signal <res_sample_counter>.
    Found 1-bit register for signal <res_cmd_reg>.
    Found 1-bit register for signal <update_data_out>.
    Found 31-bit register for signal <Z_19_o_dff_13_OUT>.
    Found finite state machine <FSM_10> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 6                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 00001                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <nco_pa[31]_nco_counter[31]_add_16_OUT> created at line 64.
    Found 15-bit adder for signal <sample_cnt[14]_GND_365_o_add_48_OUT> created at line 131.
    Found 16-bit subtractor for signal <GND_365_o_GND_365_o_sub_46_OUT<15:0>> created at line 127.
    Found 1-bit tristate buffer for signal <sample_data<31>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<30>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<29>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<28>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<27>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<26>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<25>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<24>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<23>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<22>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<21>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<20>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<19>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<18>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<17>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<16>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<15>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<14>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<13>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<12>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<11>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<10>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<9>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<8>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<7>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<6>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<5>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<4>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<3>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<2>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<1>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<0>> created at line 30
    Found 1-bit tristate buffer for signal <pin> created at line 69
    Found 16-bit comparator greater for signal <cnt_sample_rate[15]_INV_392_o> created at line 205
    WARNING:Xst:2404 -  FFs/Latches <Z_19_o_dff_13_OUT<31:31>> (without init value) have a constant value of 0 in block <pincontrol_11>.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 181 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  23 Multiplexer(s).
	inferred  33 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <pincontrol_11> synthesized.

Synthesizing Unit <pincontrol_12>.
    Related source file is "/home/lykkebo/mecobo/fpga/pincontrol.v".
        POSITION = 11
WARNING:Xst:647 - Input <addr<18:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <reset_clk_DFF_514>.
    Found 16-bit register for signal <data_out>.
    Found 32-bit register for signal <nco_pa>.
    Found 32-bit register for signal <nco_counter>.
    Found 16-bit register for signal <command>.
    Found 16-bit register for signal <sample_rate>.
    Found 16-bit register for signal <cnt_sample_rate>.
    Found 1-bit register for signal <sample_register>.
    Found 15-bit register for signal <sample_cnt>.
    Found 5-bit register for signal <state>.
    Found 1-bit register for signal <enable_pin_output>.
    Found 1-bit register for signal <dec_sample_counter>.
    Found 1-bit register for signal <res_sample_counter>.
    Found 1-bit register for signal <res_cmd_reg>.
    Found 1-bit register for signal <update_data_out>.
    Found 31-bit register for signal <Z_20_o_dff_13_OUT>.
    Found finite state machine <FSM_11> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 6                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 00001                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <nco_pa[31]_nco_counter[31]_add_16_OUT> created at line 64.
    Found 15-bit adder for signal <sample_cnt[14]_GND_399_o_add_48_OUT> created at line 131.
    Found 16-bit subtractor for signal <GND_399_o_GND_399_o_sub_46_OUT<15:0>> created at line 127.
    Found 1-bit tristate buffer for signal <sample_data<31>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<30>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<29>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<28>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<27>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<26>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<25>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<24>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<23>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<22>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<21>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<20>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<19>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<18>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<17>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<16>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<15>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<14>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<13>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<12>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<11>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<10>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<9>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<8>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<7>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<6>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<5>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<4>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<3>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<2>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<1>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<0>> created at line 30
    Found 1-bit tristate buffer for signal <pin> created at line 69
    Found 16-bit comparator greater for signal <cnt_sample_rate[15]_INV_425_o> created at line 205
    WARNING:Xst:2404 -  FFs/Latches <Z_20_o_dff_13_OUT<31:31>> (without init value) have a constant value of 0 in block <pincontrol_12>.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 181 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  23 Multiplexer(s).
	inferred  33 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <pincontrol_12> synthesized.

Synthesizing Unit <pincontrol_13>.
    Related source file is "/home/lykkebo/mecobo/fpga/pincontrol.v".
        POSITION = 12
WARNING:Xst:647 - Input <addr<18:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <reset_clk_DFF_552>.
    Found 16-bit register for signal <data_out>.
    Found 32-bit register for signal <nco_pa>.
    Found 32-bit register for signal <nco_counter>.
    Found 16-bit register for signal <command>.
    Found 16-bit register for signal <sample_rate>.
    Found 16-bit register for signal <cnt_sample_rate>.
    Found 1-bit register for signal <sample_register>.
    Found 15-bit register for signal <sample_cnt>.
    Found 5-bit register for signal <state>.
    Found 1-bit register for signal <enable_pin_output>.
    Found 1-bit register for signal <dec_sample_counter>.
    Found 1-bit register for signal <res_sample_counter>.
    Found 1-bit register for signal <res_cmd_reg>.
    Found 1-bit register for signal <update_data_out>.
    Found 31-bit register for signal <Z_21_o_dff_13_OUT>.
    Found finite state machine <FSM_12> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 6                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 00001                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <nco_pa[31]_nco_counter[31]_add_16_OUT> created at line 64.
    Found 15-bit adder for signal <sample_cnt[14]_GND_433_o_add_48_OUT> created at line 131.
    Found 16-bit subtractor for signal <GND_433_o_GND_433_o_sub_46_OUT<15:0>> created at line 127.
    Found 1-bit tristate buffer for signal <sample_data<31>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<30>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<29>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<28>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<27>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<26>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<25>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<24>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<23>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<22>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<21>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<20>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<19>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<18>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<17>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<16>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<15>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<14>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<13>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<12>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<11>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<10>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<9>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<8>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<7>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<6>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<5>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<4>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<3>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<2>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<1>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<0>> created at line 30
    Found 1-bit tristate buffer for signal <pin> created at line 69
    Found 16-bit comparator greater for signal <cnt_sample_rate[15]_INV_458_o> created at line 205
    WARNING:Xst:2404 -  FFs/Latches <Z_21_o_dff_13_OUT<31:31>> (without init value) have a constant value of 0 in block <pincontrol_13>.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 181 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  23 Multiplexer(s).
	inferred  33 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <pincontrol_13> synthesized.

Synthesizing Unit <pincontrol_14>.
    Related source file is "/home/lykkebo/mecobo/fpga/pincontrol.v".
        POSITION = 13
WARNING:Xst:647 - Input <addr<18:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <reset_clk_DFF_590>.
    Found 16-bit register for signal <data_out>.
    Found 32-bit register for signal <nco_pa>.
    Found 32-bit register for signal <nco_counter>.
    Found 16-bit register for signal <command>.
    Found 16-bit register for signal <sample_rate>.
    Found 16-bit register for signal <cnt_sample_rate>.
    Found 1-bit register for signal <sample_register>.
    Found 15-bit register for signal <sample_cnt>.
    Found 5-bit register for signal <state>.
    Found 1-bit register for signal <enable_pin_output>.
    Found 1-bit register for signal <dec_sample_counter>.
    Found 1-bit register for signal <res_sample_counter>.
    Found 1-bit register for signal <res_cmd_reg>.
    Found 1-bit register for signal <update_data_out>.
    Found 31-bit register for signal <Z_22_o_dff_13_OUT>.
    Found finite state machine <FSM_13> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 6                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 00001                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <nco_pa[31]_nco_counter[31]_add_16_OUT> created at line 64.
    Found 15-bit adder for signal <sample_cnt[14]_GND_467_o_add_48_OUT> created at line 131.
    Found 16-bit subtractor for signal <GND_467_o_GND_467_o_sub_46_OUT<15:0>> created at line 127.
    Found 1-bit tristate buffer for signal <sample_data<31>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<30>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<29>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<28>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<27>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<26>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<25>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<24>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<23>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<22>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<21>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<20>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<19>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<18>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<17>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<16>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<15>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<14>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<13>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<12>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<11>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<10>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<9>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<8>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<7>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<6>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<5>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<4>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<3>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<2>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<1>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<0>> created at line 30
    Found 1-bit tristate buffer for signal <pin> created at line 69
    Found 16-bit comparator greater for signal <cnt_sample_rate[15]_INV_491_o> created at line 205
    WARNING:Xst:2404 -  FFs/Latches <Z_22_o_dff_13_OUT<31:31>> (without init value) have a constant value of 0 in block <pincontrol_14>.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 181 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  23 Multiplexer(s).
	inferred  33 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <pincontrol_14> synthesized.

Synthesizing Unit <pincontrol_15>.
    Related source file is "/home/lykkebo/mecobo/fpga/pincontrol.v".
        POSITION = 14
WARNING:Xst:647 - Input <addr<18:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <reset_clk_DFF_628>.
    Found 16-bit register for signal <data_out>.
    Found 32-bit register for signal <nco_pa>.
    Found 32-bit register for signal <nco_counter>.
    Found 16-bit register for signal <command>.
    Found 16-bit register for signal <sample_rate>.
    Found 16-bit register for signal <cnt_sample_rate>.
    Found 1-bit register for signal <sample_register>.
    Found 15-bit register for signal <sample_cnt>.
    Found 5-bit register for signal <state>.
    Found 1-bit register for signal <enable_pin_output>.
    Found 1-bit register for signal <dec_sample_counter>.
    Found 1-bit register for signal <res_sample_counter>.
    Found 1-bit register for signal <res_cmd_reg>.
    Found 1-bit register for signal <update_data_out>.
    Found 31-bit register for signal <Z_23_o_dff_13_OUT>.
    Found finite state machine <FSM_14> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 6                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 00001                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <nco_pa[31]_nco_counter[31]_add_16_OUT> created at line 64.
    Found 15-bit adder for signal <sample_cnt[14]_GND_501_o_add_48_OUT> created at line 131.
    Found 16-bit subtractor for signal <GND_501_o_GND_501_o_sub_46_OUT<15:0>> created at line 127.
    Found 1-bit tristate buffer for signal <sample_data<31>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<30>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<29>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<28>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<27>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<26>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<25>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<24>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<23>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<22>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<21>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<20>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<19>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<18>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<17>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<16>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<15>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<14>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<13>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<12>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<11>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<10>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<9>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<8>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<7>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<6>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<5>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<4>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<3>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<2>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<1>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<0>> created at line 30
    Found 1-bit tristate buffer for signal <pin> created at line 69
    Found 16-bit comparator greater for signal <cnt_sample_rate[15]_INV_524_o> created at line 205
    WARNING:Xst:2404 -  FFs/Latches <Z_23_o_dff_13_OUT<31:31>> (without init value) have a constant value of 0 in block <pincontrol_15>.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 181 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  23 Multiplexer(s).
	inferred  33 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <pincontrol_15> synthesized.

Synthesizing Unit <pincontrol_16>.
    Related source file is "/home/lykkebo/mecobo/fpga/pincontrol.v".
        POSITION = 15
WARNING:Xst:647 - Input <addr<18:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <reset_clk_DFF_666>.
    Found 16-bit register for signal <data_out>.
    Found 32-bit register for signal <nco_pa>.
    Found 32-bit register for signal <nco_counter>.
    Found 16-bit register for signal <command>.
    Found 16-bit register for signal <sample_rate>.
    Found 16-bit register for signal <cnt_sample_rate>.
    Found 1-bit register for signal <sample_register>.
    Found 15-bit register for signal <sample_cnt>.
    Found 5-bit register for signal <state>.
    Found 1-bit register for signal <enable_pin_output>.
    Found 1-bit register for signal <dec_sample_counter>.
    Found 1-bit register for signal <res_sample_counter>.
    Found 1-bit register for signal <res_cmd_reg>.
    Found 1-bit register for signal <update_data_out>.
    Found 31-bit register for signal <Z_24_o_dff_13_OUT>.
    Found finite state machine <FSM_15> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 6                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 00001                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <nco_pa[31]_nco_counter[31]_add_16_OUT> created at line 64.
    Found 15-bit adder for signal <sample_cnt[14]_GND_535_o_add_48_OUT> created at line 131.
    Found 16-bit subtractor for signal <GND_535_o_GND_535_o_sub_46_OUT<15:0>> created at line 127.
    Found 1-bit tristate buffer for signal <sample_data<31>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<30>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<29>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<28>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<27>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<26>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<25>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<24>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<23>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<22>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<21>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<20>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<19>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<18>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<17>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<16>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<15>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<14>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<13>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<12>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<11>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<10>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<9>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<8>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<7>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<6>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<5>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<4>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<3>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<2>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<1>> created at line 30
    Found 1-bit tristate buffer for signal <sample_data<0>> created at line 30
    Found 1-bit tristate buffer for signal <pin> created at line 69
    Found 16-bit comparator greater for signal <cnt_sample_rate[15]_INV_557_o> created at line 205
    WARNING:Xst:2404 -  FFs/Latches <Z_24_o_dff_13_OUT<31:31>> (without init value) have a constant value of 0 in block <pincontrol_16>.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 181 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  23 Multiplexer(s).
	inferred  33 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <pincontrol_16> synthesized.

Synthesizing Unit <adc_control>.
    Related source file is "/home/lykkebo/mecobo/fpga/adccontrol.v".
        MIN_CHANNEL = 100
        MAX_CHANNEL = 107
        NUM_STATES = 5
        init = 5'b00001
        program_adc = 5'b00010
        get_values = 5'b00100
        copy = 5'b01000
        writeback = 5'b10000
WARNING:Xst:647 - Input <addr<7:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <addr<18:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <Z_25_o_dff_77_OUT>.
    Found 1-bit register for signal <reset_clk_DFF_704>.
    Found 128-bit register for signal <n1367[127:0]>.
    Found 16-bit register for signal <ebi_capture_reg>.
    Found 16-bit register for signal <last_executed_command>.
    Found 16-bit register for signal <current_command>.
    Found 4-bit register for signal <clkcounter>.
    Found 16-bit register for signal <shift_out_register>.
    Found 128-bit register for signal <n1368[127:0]>.
    Found 16-bit register for signal <shift_in_register>.
    Found 1-bit register for signal <cs>.
    Found 1-bit register for signal <shift_in>.
    Found 1-bit register for signal <shift_out>.
    Found 1-bit register for signal <load_shift_out_reg>.
    Found 1-bit register for signal <inc_clkcounter>.
    Found 1-bit register for signal <res_clkcounter>.
    Found 1-bit register for signal <copy_to_tmp>.
    Found 1-bit register for signal <load_current_command>.
    Found 1-bit register for signal <reset_current_command>.
    Found 1-bit register for signal <load_last_executed_command>.
    Found 5-bit register for signal <state>.
    Found 1-bit register for signal <sample_register<0><15>>.
    Found 1-bit register for signal <sample_register<0><14>>.
    Found 1-bit register for signal <sample_register<0><13>>.
    Found 1-bit register for signal <sample_register<0><12>>.
    Found 1-bit register for signal <sample_register<0><11>>.
    Found 1-bit register for signal <sample_register<0><10>>.
    Found 1-bit register for signal <sample_register<0><9>>.
    Found 1-bit register for signal <sample_register<0><8>>.
    Found 1-bit register for signal <sample_register<0><7>>.
    Found 1-bit register for signal <sample_register<0><6>>.
    Found 1-bit register for signal <sample_register<0><5>>.
    Found 1-bit register for signal <sample_register<0><4>>.
    Found 1-bit register for signal <sample_register<0><3>>.
    Found 1-bit register for signal <sample_register<0><2>>.
    Found 1-bit register for signal <sample_register<0><1>>.
    Found 1-bit register for signal <sample_register<0><0>>.
    Found 1-bit register for signal <sequence_number<0><15>>.
    Found 1-bit register for signal <sequence_number<0><14>>.
    Found 1-bit register for signal <sequence_number<0><13>>.
    Found 1-bit register for signal <sequence_number<0><12>>.
    Found 1-bit register for signal <sequence_number<0><11>>.
    Found 1-bit register for signal <sequence_number<0><10>>.
    Found 1-bit register for signal <sequence_number<0><9>>.
    Found 1-bit register for signal <sequence_number<0><8>>.
    Found 1-bit register for signal <sequence_number<0><7>>.
    Found 1-bit register for signal <sequence_number<0><6>>.
    Found 1-bit register for signal <sequence_number<0><5>>.
    Found 1-bit register for signal <sequence_number<0><4>>.
    Found 1-bit register for signal <sequence_number<0><3>>.
    Found 1-bit register for signal <sequence_number<0><2>>.
    Found 1-bit register for signal <sequence_number<0><1>>.
    Found 1-bit register for signal <sequence_number<0><0>>.
    Found 1-bit register for signal <fast_clk_counter<0><15>>.
    Found 1-bit register for signal <fast_clk_counter<0><14>>.
    Found 1-bit register for signal <fast_clk_counter<0><13>>.
    Found 1-bit register for signal <fast_clk_counter<0><12>>.
    Found 1-bit register for signal <fast_clk_counter<0><11>>.
    Found 1-bit register for signal <fast_clk_counter<0><10>>.
    Found 1-bit register for signal <fast_clk_counter<0><9>>.
    Found 1-bit register for signal <fast_clk_counter<0><8>>.
    Found 1-bit register for signal <fast_clk_counter<0><7>>.
    Found 1-bit register for signal <fast_clk_counter<0><6>>.
    Found 1-bit register for signal <fast_clk_counter<0><5>>.
    Found 1-bit register for signal <fast_clk_counter<0><4>>.
    Found 1-bit register for signal <fast_clk_counter<0><3>>.
    Found 1-bit register for signal <fast_clk_counter<0><2>>.
    Found 1-bit register for signal <fast_clk_counter<0><1>>.
    Found 1-bit register for signal <fast_clk_counter<0><0>>.
    Found 1-bit register for signal <sample_register<1><15>>.
    Found 1-bit register for signal <sample_register<1><14>>.
    Found 1-bit register for signal <sample_register<1><13>>.
    Found 1-bit register for signal <sample_register<1><12>>.
    Found 1-bit register for signal <sample_register<1><11>>.
    Found 1-bit register for signal <sample_register<1><10>>.
    Found 1-bit register for signal <sample_register<1><9>>.
    Found 1-bit register for signal <sample_register<1><8>>.
    Found 1-bit register for signal <sample_register<1><7>>.
    Found 1-bit register for signal <sample_register<1><6>>.
    Found 1-bit register for signal <sample_register<1><5>>.
    Found 1-bit register for signal <sample_register<1><4>>.
    Found 1-bit register for signal <sample_register<1><3>>.
    Found 1-bit register for signal <sample_register<1><2>>.
    Found 1-bit register for signal <sample_register<1><1>>.
    Found 1-bit register for signal <sample_register<1><0>>.
    Found 1-bit register for signal <sequence_number<1><15>>.
    Found 1-bit register for signal <sequence_number<1><14>>.
    Found 1-bit register for signal <sequence_number<1><13>>.
    Found 1-bit register for signal <sequence_number<1><12>>.
    Found 1-bit register for signal <sequence_number<1><11>>.
    Found 1-bit register for signal <sequence_number<1><10>>.
    Found 1-bit register for signal <sequence_number<1><9>>.
    Found 1-bit register for signal <sequence_number<1><8>>.
    Found 1-bit register for signal <sequence_number<1><7>>.
    Found 1-bit register for signal <sequence_number<1><6>>.
    Found 1-bit register for signal <sequence_number<1><5>>.
    Found 1-bit register for signal <sequence_number<1><4>>.
    Found 1-bit register for signal <sequence_number<1><3>>.
    Found 1-bit register for signal <sequence_number<1><2>>.
    Found 1-bit register for signal <sequence_number<1><1>>.
    Found 1-bit register for signal <sequence_number<1><0>>.
    Found 1-bit register for signal <fast_clk_counter<1><15>>.
    Found 1-bit register for signal <fast_clk_counter<1><14>>.
    Found 1-bit register for signal <fast_clk_counter<1><13>>.
    Found 1-bit register for signal <fast_clk_counter<1><12>>.
    Found 1-bit register for signal <fast_clk_counter<1><11>>.
    Found 1-bit register for signal <fast_clk_counter<1><10>>.
    Found 1-bit register for signal <fast_clk_counter<1><9>>.
    Found 1-bit register for signal <fast_clk_counter<1><8>>.
    Found 1-bit register for signal <fast_clk_counter<1><7>>.
    Found 1-bit register for signal <fast_clk_counter<1><6>>.
    Found 1-bit register for signal <fast_clk_counter<1><5>>.
    Found 1-bit register for signal <fast_clk_counter<1><4>>.
    Found 1-bit register for signal <fast_clk_counter<1><3>>.
    Found 1-bit register for signal <fast_clk_counter<1><2>>.
    Found 1-bit register for signal <fast_clk_counter<1><1>>.
    Found 1-bit register for signal <fast_clk_counter<1><0>>.
    Found 1-bit register for signal <sample_register<2><15>>.
    Found 1-bit register for signal <sample_register<2><14>>.
    Found 1-bit register for signal <sample_register<2><13>>.
    Found 1-bit register for signal <sample_register<2><12>>.
    Found 1-bit register for signal <sample_register<2><11>>.
    Found 1-bit register for signal <sample_register<2><10>>.
    Found 1-bit register for signal <sample_register<2><9>>.
    Found 1-bit register for signal <sample_register<2><8>>.
    Found 1-bit register for signal <sample_register<2><7>>.
    Found 1-bit register for signal <sample_register<2><6>>.
    Found 1-bit register for signal <sample_register<2><5>>.
    Found 1-bit register for signal <sample_register<2><4>>.
    Found 1-bit register for signal <sample_register<2><3>>.
    Found 1-bit register for signal <sample_register<2><2>>.
    Found 1-bit register for signal <sample_register<2><1>>.
    Found 1-bit register for signal <sample_register<2><0>>.
    Found 1-bit register for signal <sequence_number<2><15>>.
    Found 1-bit register for signal <sequence_number<2><14>>.
    Found 1-bit register for signal <sequence_number<2><13>>.
    Found 1-bit register for signal <sequence_number<2><12>>.
    Found 1-bit register for signal <sequence_number<2><11>>.
    Found 1-bit register for signal <sequence_number<2><10>>.
    Found 1-bit register for signal <sequence_number<2><9>>.
    Found 1-bit register for signal <sequence_number<2><8>>.
    Found 1-bit register for signal <sequence_number<2><7>>.
    Found 1-bit register for signal <sequence_number<2><6>>.
    Found 1-bit register for signal <sequence_number<2><5>>.
    Found 1-bit register for signal <sequence_number<2><4>>.
    Found 1-bit register for signal <sequence_number<2><3>>.
    Found 1-bit register for signal <sequence_number<2><2>>.
    Found 1-bit register for signal <sequence_number<2><1>>.
    Found 1-bit register for signal <sequence_number<2><0>>.
    Found 1-bit register for signal <fast_clk_counter<2><15>>.
    Found 1-bit register for signal <fast_clk_counter<2><14>>.
    Found 1-bit register for signal <fast_clk_counter<2><13>>.
    Found 1-bit register for signal <fast_clk_counter<2><12>>.
    Found 1-bit register for signal <fast_clk_counter<2><11>>.
    Found 1-bit register for signal <fast_clk_counter<2><10>>.
    Found 1-bit register for signal <fast_clk_counter<2><9>>.
    Found 1-bit register for signal <fast_clk_counter<2><8>>.
    Found 1-bit register for signal <fast_clk_counter<2><7>>.
    Found 1-bit register for signal <fast_clk_counter<2><6>>.
    Found 1-bit register for signal <fast_clk_counter<2><5>>.
    Found 1-bit register for signal <fast_clk_counter<2><4>>.
    Found 1-bit register for signal <fast_clk_counter<2><3>>.
    Found 1-bit register for signal <fast_clk_counter<2><2>>.
    Found 1-bit register for signal <fast_clk_counter<2><1>>.
    Found 1-bit register for signal <fast_clk_counter<2><0>>.
    Found 1-bit register for signal <sample_register<3><15>>.
    Found 1-bit register for signal <sample_register<3><14>>.
    Found 1-bit register for signal <sample_register<3><13>>.
    Found 1-bit register for signal <sample_register<3><12>>.
    Found 1-bit register for signal <sample_register<3><11>>.
    Found 1-bit register for signal <sample_register<3><10>>.
    Found 1-bit register for signal <sample_register<3><9>>.
    Found 1-bit register for signal <sample_register<3><8>>.
    Found 1-bit register for signal <sample_register<3><7>>.
    Found 1-bit register for signal <sample_register<3><6>>.
    Found 1-bit register for signal <sample_register<3><5>>.
    Found 1-bit register for signal <sample_register<3><4>>.
    Found 1-bit register for signal <sample_register<3><3>>.
    Found 1-bit register for signal <sample_register<3><2>>.
    Found 1-bit register for signal <sample_register<3><1>>.
    Found 1-bit register for signal <sample_register<3><0>>.
    Found 1-bit register for signal <sequence_number<3><15>>.
    Found 1-bit register for signal <sequence_number<3><14>>.
    Found 1-bit register for signal <sequence_number<3><13>>.
    Found 1-bit register for signal <sequence_number<3><12>>.
    Found 1-bit register for signal <sequence_number<3><11>>.
    Found 1-bit register for signal <sequence_number<3><10>>.
    Found 1-bit register for signal <sequence_number<3><9>>.
    Found 1-bit register for signal <sequence_number<3><8>>.
    Found 1-bit register for signal <sequence_number<3><7>>.
    Found 1-bit register for signal <sequence_number<3><6>>.
    Found 1-bit register for signal <sequence_number<3><5>>.
    Found 1-bit register for signal <sequence_number<3><4>>.
    Found 1-bit register for signal <sequence_number<3><3>>.
    Found 1-bit register for signal <sequence_number<3><2>>.
    Found 1-bit register for signal <sequence_number<3><1>>.
    Found 1-bit register for signal <sequence_number<3><0>>.
    Found 1-bit register for signal <fast_clk_counter<3><15>>.
    Found 1-bit register for signal <fast_clk_counter<3><14>>.
    Found 1-bit register for signal <fast_clk_counter<3><13>>.
    Found 1-bit register for signal <fast_clk_counter<3><12>>.
    Found 1-bit register for signal <fast_clk_counter<3><11>>.
    Found 1-bit register for signal <fast_clk_counter<3><10>>.
    Found 1-bit register for signal <fast_clk_counter<3><9>>.
    Found 1-bit register for signal <fast_clk_counter<3><8>>.
    Found 1-bit register for signal <fast_clk_counter<3><7>>.
    Found 1-bit register for signal <fast_clk_counter<3><6>>.
    Found 1-bit register for signal <fast_clk_counter<3><5>>.
    Found 1-bit register for signal <fast_clk_counter<3><4>>.
    Found 1-bit register for signal <fast_clk_counter<3><3>>.
    Found 1-bit register for signal <fast_clk_counter<3><2>>.
    Found 1-bit register for signal <fast_clk_counter<3><1>>.
    Found 1-bit register for signal <fast_clk_counter<3><0>>.
    Found 1-bit register for signal <sample_register<4><15>>.
    Found 1-bit register for signal <sample_register<4><14>>.
    Found 1-bit register for signal <sample_register<4><13>>.
    Found 1-bit register for signal <sample_register<4><12>>.
    Found 1-bit register for signal <sample_register<4><11>>.
    Found 1-bit register for signal <sample_register<4><10>>.
    Found 1-bit register for signal <sample_register<4><9>>.
    Found 1-bit register for signal <sample_register<4><8>>.
    Found 1-bit register for signal <sample_register<4><7>>.
    Found 1-bit register for signal <sample_register<4><6>>.
    Found 1-bit register for signal <sample_register<4><5>>.
    Found 1-bit register for signal <sample_register<4><4>>.
    Found 1-bit register for signal <sample_register<4><3>>.
    Found 1-bit register for signal <sample_register<4><2>>.
    Found 1-bit register for signal <sample_register<4><1>>.
    Found 1-bit register for signal <sample_register<4><0>>.
    Found 1-bit register for signal <sequence_number<4><15>>.
    Found 1-bit register for signal <sequence_number<4><14>>.
    Found 1-bit register for signal <sequence_number<4><13>>.
    Found 1-bit register for signal <sequence_number<4><12>>.
    Found 1-bit register for signal <sequence_number<4><11>>.
    Found 1-bit register for signal <sequence_number<4><10>>.
    Found 1-bit register for signal <sequence_number<4><9>>.
    Found 1-bit register for signal <sequence_number<4><8>>.
    Found 1-bit register for signal <sequence_number<4><7>>.
    Found 1-bit register for signal <sequence_number<4><6>>.
    Found 1-bit register for signal <sequence_number<4><5>>.
    Found 1-bit register for signal <sequence_number<4><4>>.
    Found 1-bit register for signal <sequence_number<4><3>>.
    Found 1-bit register for signal <sequence_number<4><2>>.
    Found 1-bit register for signal <sequence_number<4><1>>.
    Found 1-bit register for signal <sequence_number<4><0>>.
    Found 1-bit register for signal <fast_clk_counter<4><15>>.
    Found 1-bit register for signal <fast_clk_counter<4><14>>.
    Found 1-bit register for signal <fast_clk_counter<4><13>>.
    Found 1-bit register for signal <fast_clk_counter<4><12>>.
    Found 1-bit register for signal <fast_clk_counter<4><11>>.
    Found 1-bit register for signal <fast_clk_counter<4><10>>.
    Found 1-bit register for signal <fast_clk_counter<4><9>>.
    Found 1-bit register for signal <fast_clk_counter<4><8>>.
    Found 1-bit register for signal <fast_clk_counter<4><7>>.
    Found 1-bit register for signal <fast_clk_counter<4><6>>.
    Found 1-bit register for signal <fast_clk_counter<4><5>>.
    Found 1-bit register for signal <fast_clk_counter<4><4>>.
    Found 1-bit register for signal <fast_clk_counter<4><3>>.
    Found 1-bit register for signal <fast_clk_counter<4><2>>.
    Found 1-bit register for signal <fast_clk_counter<4><1>>.
    Found 1-bit register for signal <fast_clk_counter<4><0>>.
    Found 1-bit register for signal <sample_register<5><15>>.
    Found 1-bit register for signal <sample_register<5><14>>.
    Found 1-bit register for signal <sample_register<5><13>>.
    Found 1-bit register for signal <sample_register<5><12>>.
    Found 1-bit register for signal <sample_register<5><11>>.
    Found 1-bit register for signal <sample_register<5><10>>.
    Found 1-bit register for signal <sample_register<5><9>>.
    Found 1-bit register for signal <sample_register<5><8>>.
    Found 1-bit register for signal <sample_register<5><7>>.
    Found 1-bit register for signal <sample_register<5><6>>.
    Found 1-bit register for signal <sample_register<5><5>>.
    Found 1-bit register for signal <sample_register<5><4>>.
    Found 1-bit register for signal <sample_register<5><3>>.
    Found 1-bit register for signal <sample_register<5><2>>.
    Found 1-bit register for signal <sample_register<5><1>>.
    Found 1-bit register for signal <sample_register<5><0>>.
    Found 1-bit register for signal <sequence_number<5><15>>.
    Found 1-bit register for signal <sequence_number<5><14>>.
    Found 1-bit register for signal <sequence_number<5><13>>.
    Found 1-bit register for signal <sequence_number<5><12>>.
    Found 1-bit register for signal <sequence_number<5><11>>.
    Found 1-bit register for signal <sequence_number<5><10>>.
    Found 1-bit register for signal <sequence_number<5><9>>.
    Found 1-bit register for signal <sequence_number<5><8>>.
    Found 1-bit register for signal <sequence_number<5><7>>.
    Found 1-bit register for signal <sequence_number<5><6>>.
    Found 1-bit register for signal <sequence_number<5><5>>.
    Found 1-bit register for signal <sequence_number<5><4>>.
    Found 1-bit register for signal <sequence_number<5><3>>.
    Found 1-bit register for signal <sequence_number<5><2>>.
    Found 1-bit register for signal <sequence_number<5><1>>.
    Found 1-bit register for signal <sequence_number<5><0>>.
    Found 1-bit register for signal <fast_clk_counter<5><15>>.
    Found 1-bit register for signal <fast_clk_counter<5><14>>.
    Found 1-bit register for signal <fast_clk_counter<5><13>>.
    Found 1-bit register for signal <fast_clk_counter<5><12>>.
    Found 1-bit register for signal <fast_clk_counter<5><11>>.
    Found 1-bit register for signal <fast_clk_counter<5><10>>.
    Found 1-bit register for signal <fast_clk_counter<5><9>>.
    Found 1-bit register for signal <fast_clk_counter<5><8>>.
    Found 1-bit register for signal <fast_clk_counter<5><7>>.
    Found 1-bit register for signal <fast_clk_counter<5><6>>.
    Found 1-bit register for signal <fast_clk_counter<5><5>>.
    Found 1-bit register for signal <fast_clk_counter<5><4>>.
    Found 1-bit register for signal <fast_clk_counter<5><3>>.
    Found 1-bit register for signal <fast_clk_counter<5><2>>.
    Found 1-bit register for signal <fast_clk_counter<5><1>>.
    Found 1-bit register for signal <fast_clk_counter<5><0>>.
    Found 1-bit register for signal <sample_register<6><15>>.
    Found 1-bit register for signal <sample_register<6><14>>.
    Found 1-bit register for signal <sample_register<6><13>>.
    Found 1-bit register for signal <sample_register<6><12>>.
    Found 1-bit register for signal <sample_register<6><11>>.
    Found 1-bit register for signal <sample_register<6><10>>.
    Found 1-bit register for signal <sample_register<6><9>>.
    Found 1-bit register for signal <sample_register<6><8>>.
    Found 1-bit register for signal <sample_register<6><7>>.
    Found 1-bit register for signal <sample_register<6><6>>.
    Found 1-bit register for signal <sample_register<6><5>>.
    Found 1-bit register for signal <sample_register<6><4>>.
    Found 1-bit register for signal <sample_register<6><3>>.
    Found 1-bit register for signal <sample_register<6><2>>.
    Found 1-bit register for signal <sample_register<6><1>>.
    Found 1-bit register for signal <sample_register<6><0>>.
    Found 1-bit register for signal <sequence_number<6><15>>.
    Found 1-bit register for signal <sequence_number<6><14>>.
    Found 1-bit register for signal <sequence_number<6><13>>.
    Found 1-bit register for signal <sequence_number<6><12>>.
    Found 1-bit register for signal <sequence_number<6><11>>.
    Found 1-bit register for signal <sequence_number<6><10>>.
    Found 1-bit register for signal <sequence_number<6><9>>.
    Found 1-bit register for signal <sequence_number<6><8>>.
    Found 1-bit register for signal <sequence_number<6><7>>.
    Found 1-bit register for signal <sequence_number<6><6>>.
    Found 1-bit register for signal <sequence_number<6><5>>.
    Found 1-bit register for signal <sequence_number<6><4>>.
    Found 1-bit register for signal <sequence_number<6><3>>.
    Found 1-bit register for signal <sequence_number<6><2>>.
    Found 1-bit register for signal <sequence_number<6><1>>.
    Found 1-bit register for signal <sequence_number<6><0>>.
    Found 1-bit register for signal <fast_clk_counter<6><15>>.
    Found 1-bit register for signal <fast_clk_counter<6><14>>.
    Found 1-bit register for signal <fast_clk_counter<6><13>>.
    Found 1-bit register for signal <fast_clk_counter<6><12>>.
    Found 1-bit register for signal <fast_clk_counter<6><11>>.
    Found 1-bit register for signal <fast_clk_counter<6><10>>.
    Found 1-bit register for signal <fast_clk_counter<6><9>>.
    Found 1-bit register for signal <fast_clk_counter<6><8>>.
    Found 1-bit register for signal <fast_clk_counter<6><7>>.
    Found 1-bit register for signal <fast_clk_counter<6><6>>.
    Found 1-bit register for signal <fast_clk_counter<6><5>>.
    Found 1-bit register for signal <fast_clk_counter<6><4>>.
    Found 1-bit register for signal <fast_clk_counter<6><3>>.
    Found 1-bit register for signal <fast_clk_counter<6><2>>.
    Found 1-bit register for signal <fast_clk_counter<6><1>>.
    Found 1-bit register for signal <fast_clk_counter<6><0>>.
    Found 1-bit register for signal <sample_register<7><15>>.
    Found 1-bit register for signal <sample_register<7><14>>.
    Found 1-bit register for signal <sample_register<7><13>>.
    Found 1-bit register for signal <sample_register<7><12>>.
    Found 1-bit register for signal <sample_register<7><11>>.
    Found 1-bit register for signal <sample_register<7><10>>.
    Found 1-bit register for signal <sample_register<7><9>>.
    Found 1-bit register for signal <sample_register<7><8>>.
    Found 1-bit register for signal <sample_register<7><7>>.
    Found 1-bit register for signal <sample_register<7><6>>.
    Found 1-bit register for signal <sample_register<7><5>>.
    Found 1-bit register for signal <sample_register<7><4>>.
    Found 1-bit register for signal <sample_register<7><3>>.
    Found 1-bit register for signal <sample_register<7><2>>.
    Found 1-bit register for signal <sample_register<7><1>>.
    Found 1-bit register for signal <sample_register<7><0>>.
    Found 1-bit register for signal <sequence_number<7><15>>.
    Found 1-bit register for signal <sequence_number<7><14>>.
    Found 1-bit register for signal <sequence_number<7><13>>.
    Found 1-bit register for signal <sequence_number<7><12>>.
    Found 1-bit register for signal <sequence_number<7><11>>.
    Found 1-bit register for signal <sequence_number<7><10>>.
    Found 1-bit register for signal <sequence_number<7><9>>.
    Found 1-bit register for signal <sequence_number<7><8>>.
    Found 1-bit register for signal <sequence_number<7><7>>.
    Found 1-bit register for signal <sequence_number<7><6>>.
    Found 1-bit register for signal <sequence_number<7><5>>.
    Found 1-bit register for signal <sequence_number<7><4>>.
    Found 1-bit register for signal <sequence_number<7><3>>.
    Found 1-bit register for signal <sequence_number<7><2>>.
    Found 1-bit register for signal <sequence_number<7><1>>.
    Found 1-bit register for signal <sequence_number<7><0>>.
    Found 1-bit register for signal <fast_clk_counter<7><15>>.
    Found 1-bit register for signal <fast_clk_counter<7><14>>.
    Found 1-bit register for signal <fast_clk_counter<7><13>>.
    Found 1-bit register for signal <fast_clk_counter<7><12>>.
    Found 1-bit register for signal <fast_clk_counter<7><11>>.
    Found 1-bit register for signal <fast_clk_counter<7><10>>.
    Found 1-bit register for signal <fast_clk_counter<7><9>>.
    Found 1-bit register for signal <fast_clk_counter<7><8>>.
    Found 1-bit register for signal <fast_clk_counter<7><7>>.
    Found 1-bit register for signal <fast_clk_counter<7><6>>.
    Found 1-bit register for signal <fast_clk_counter<7><5>>.
    Found 1-bit register for signal <fast_clk_counter<7><4>>.
    Found 1-bit register for signal <fast_clk_counter<7><3>>.
    Found 1-bit register for signal <fast_clk_counter<7><2>>.
    Found 1-bit register for signal <fast_clk_counter<7><1>>.
    Found 1-bit register for signal <fast_clk_counter<7><0>>.
    Found 16-bit register for signal <data_out>.
    Found finite state machine <FSM_16> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 8                                              |
    | Inputs             | 3                                              |
    | Outputs            | 5                                              |
    | Clock              | sclk (rising_edge)                             |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00001                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <clkcounter[3]_GND_569_o_add_85_OUT> created at line 198.
    Found 16-bit adder for signal <sequence_number[0][15]_GND_569_o_add_142_OUT> created at line 466.
    Found 16-bit adder for signal <fast_clk_counter[0][15]_GND_569_o_add_143_OUT> created at line 468.
    Found 16-bit adder for signal <sequence_number[1][15]_GND_569_o_add_146_OUT> created at line 466.
    Found 16-bit adder for signal <fast_clk_counter[1][15]_GND_569_o_add_147_OUT> created at line 468.
    Found 16-bit adder for signal <sequence_number[2][15]_GND_569_o_add_150_OUT> created at line 466.
    Found 16-bit adder for signal <fast_clk_counter[2][15]_GND_569_o_add_151_OUT> created at line 468.
    Found 16-bit adder for signal <sequence_number[3][15]_GND_569_o_add_154_OUT> created at line 466.
    Found 16-bit adder for signal <fast_clk_counter[3][15]_GND_569_o_add_155_OUT> created at line 468.
    Found 16-bit adder for signal <sequence_number[4][15]_GND_569_o_add_158_OUT> created at line 466.
    Found 16-bit adder for signal <fast_clk_counter[4][15]_GND_569_o_add_159_OUT> created at line 468.
    Found 16-bit adder for signal <sequence_number[5][15]_GND_569_o_add_162_OUT> created at line 466.
    Found 16-bit adder for signal <fast_clk_counter[5][15]_GND_569_o_add_163_OUT> created at line 468.
    Found 16-bit adder for signal <sequence_number[6][15]_GND_569_o_add_166_OUT> created at line 466.
    Found 16-bit adder for signal <fast_clk_counter[6][15]_GND_569_o_add_167_OUT> created at line 468.
    Found 16-bit adder for signal <sequence_number[7][15]_GND_569_o_add_170_OUT> created at line 466.
    Found 16-bit adder for signal <fast_clk_counter[7][15]_GND_569_o_add_171_OUT> created at line 468.
    Found 3-bit subtractor for signal <chan_idx<2:0>> created at line 50.
    Found 4-bit subtractor for signal <int_chan_idx> created at line 51.
    Found 16-bit 8-to-1 multiplexer for signal <int_chan_idx[2]_sample_register[7][15]_wide_mux_59_OUT> created at line 117.
    Found 16-bit 8-to-1 multiplexer for signal <int_chan_idx[2]_sequence_number[7][15]_wide_mux_62_OUT> created at line 121.
    Found 32-bit 8-to-1 multiplexer for signal <n1501> created at line 82.
    Found 1-bit tristate buffer for signal <sample_data<31>> created at line 82
    Found 1-bit tristate buffer for signal <sample_data<30>> created at line 82
    Found 1-bit tristate buffer for signal <sample_data<29>> created at line 82
    Found 1-bit tristate buffer for signal <sample_data<28>> created at line 82
    Found 1-bit tristate buffer for signal <sample_data<27>> created at line 82
    Found 1-bit tristate buffer for signal <sample_data<26>> created at line 82
    Found 1-bit tristate buffer for signal <sample_data<25>> created at line 82
    Found 1-bit tristate buffer for signal <sample_data<24>> created at line 82
    Found 1-bit tristate buffer for signal <sample_data<23>> created at line 82
    Found 1-bit tristate buffer for signal <sample_data<22>> created at line 82
    Found 1-bit tristate buffer for signal <sample_data<21>> created at line 82
    Found 1-bit tristate buffer for signal <sample_data<20>> created at line 82
    Found 1-bit tristate buffer for signal <sample_data<19>> created at line 82
    Found 1-bit tristate buffer for signal <sample_data<18>> created at line 82
    Found 1-bit tristate buffer for signal <sample_data<17>> created at line 82
    Found 1-bit tristate buffer for signal <sample_data<16>> created at line 82
    Found 1-bit tristate buffer for signal <sample_data<15>> created at line 82
    Found 1-bit tristate buffer for signal <sample_data<14>> created at line 82
    Found 1-bit tristate buffer for signal <sample_data<13>> created at line 82
    Found 1-bit tristate buffer for signal <sample_data<12>> created at line 82
    Found 1-bit tristate buffer for signal <sample_data<11>> created at line 82
    Found 1-bit tristate buffer for signal <sample_data<10>> created at line 82
    Found 1-bit tristate buffer for signal <sample_data<9>> created at line 82
    Found 1-bit tristate buffer for signal <sample_data<8>> created at line 82
    Found 1-bit tristate buffer for signal <sample_data<7>> created at line 82
    Found 1-bit tristate buffer for signal <sample_data<6>> created at line 82
    Found 1-bit tristate buffer for signal <sample_data<5>> created at line 82
    Found 1-bit tristate buffer for signal <sample_data<4>> created at line 82
    Found 1-bit tristate buffer for signal <sample_data<3>> created at line 82
    Found 1-bit tristate buffer for signal <sample_data<2>> created at line 82
    Found 1-bit tristate buffer for signal <sample_data<1>> created at line 82
    Found 1-bit tristate buffer for signal <sample_data<0>> created at line 82
    Found 4-bit comparator lessequal for signal <n0030> created at line 105
    Found 16-bit comparator equal for signal <n0139> created at line 338
    Found 16-bit comparator equal for signal <fast_clk_counter[0][15]_overflow_register[0][15]_equal_142_o> created at line 463
    Found 16-bit comparator equal for signal <fast_clk_counter[1][15]_overflow_register[1][15]_equal_146_o> created at line 463
    Found 16-bit comparator equal for signal <fast_clk_counter[2][15]_overflow_register[2][15]_equal_150_o> created at line 463
    Found 16-bit comparator equal for signal <fast_clk_counter[3][15]_overflow_register[3][15]_equal_154_o> created at line 463
    Found 16-bit comparator equal for signal <fast_clk_counter[4][15]_overflow_register[4][15]_equal_158_o> created at line 463
    Found 16-bit comparator equal for signal <fast_clk_counter[5][15]_overflow_register[5][15]_equal_162_o> created at line 463
    Found 16-bit comparator equal for signal <fast_clk_counter[6][15]_overflow_register[6][15]_equal_166_o> created at line 463
    Found 16-bit comparator equal for signal <fast_clk_counter[7][15]_overflow_register[7][15]_equal_170_o> created at line 463
    Summary:
	inferred  19 Adder/Subtractor(s).
	inferred 783 D-type flip-flop(s).
	inferred  10 Comparator(s).
	inferred  32 Multiplexer(s).
	inferred  32 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <adc_control> synthesized.

Synthesizing Unit <dac_control>.
    Related source file is "/home/lykkebo/mecobo/fpga/dac_control.v".
        POSITION = 50
        init = 3'b001
        load = 3'b010
        pulse = 3'b100
WARNING:Xst:653 - Signal <busy> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Register <count_up> equivalent to <shift_out_enable> has been removed
    Found 16-bit register for signal <ebi_captured_data>.
    Found 3-bit register for signal <state>.
    Found 1-bit register for signal <load_shift_reg>.
    Found 1-bit register for signal <shift_out_enable>.
    Found 1-bit register for signal <count_res>.
    Found 1-bit register for signal <nLdac>.
    Found 1-bit register for signal <nSync>.
    Found 1-bit register for signal <load_current_command>.
    Found 1-bit register for signal <reset_current_command>.
    Found 1-bit register for signal <load_last_executed_command>.
    Found 16-bit register for signal <shift_out_register>.
    Found 16-bit register for signal <last_executed_command>.
    Found 16-bit register for signal <current_command>.
    Found 4-bit register for signal <counter>.
    Found 16-bit register for signal <out_data>.
    Found finite state machine <FSM_17> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | sclk (rising_edge)                             |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 001                                            |
    | Power Up State     | 001                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <counter[3]_GND_602_o_add_40_OUT> created at line 201.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  92 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <dac_control> synthesized.

Synthesizing Unit <xbar_control>.
    Related source file is "/home/lykkebo/mecobo/fpga/xbar_control.v".
        POSITION = 200
        init = 5'b00001
        load = 5'b00010
        pulse_pclk = 5'b00100
        pulse_xbar_clk = 5'b01000
        load_shift = 5'b10000
    Found 16-bit register for signal <command>.
    Found 16-bit register for signal <data_out>.
    Found 5-bit register for signal <state>.
    Found 16-bit register for signal <shift_out_register>.
    Found 9-bit register for signal <counter>.
    Found 512-bit register for signal <n0089[511:0]>.
    Found finite state machine <FSM_18> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 8                                              |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | sclk (rising_edge)                             |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00001                                          |
    | Power Up State     | 00001                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 9-bit adder for signal <counter[8]_GND_603_o_add_83_OUT> created at line 224.
    Found 16-bit 32-to-1 multiplexer for signal <counter[8]_ebi_captured_data[31][15]_wide_mux_86_OUT> created at line 227.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 569 D-type flip-flop(s).
	inferred  34 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <xbar_control> synthesized.

Synthesizing Unit <mem>.
    Related source file is "/home/lykkebo/mecobo/fpga/mem.v".
        POSITION = 242
        MAX_SAMPLES = 65533
        MAX_COLLECTION_UNITS = 16
        idle = 5'b00001
        store = 5'b00010
        increment = 5'b00100
        fetch = 5'b01000
        fetch_wait = 5'b10000
WARNING:Xst:647 - Input <addr<18:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/lykkebo/mecobo/fpga/mem.v" line 386: Output port <doa> of the instance <sample_ram> is unconnected or connected to loadless signal.
    Register <ram_write_enable> equivalent to <inc_num_samples> has been removed
    Found 16-bit register for signal <ebi_captured_data>.
    Found 16-bit register for signal <command>.
    Found 1-bit register for signal <rd_d>.
    Found 1-bit register for signal <wr_d>.
    Found 1-bit register for signal <rd_dd>.
    Found 1-bit register for signal <wr_dd>.
    Found 1-bit register for signal <inc_curr_id_idx>.
    Found 1-bit register for signal <inc_num_samples>.
    Found 1-bit register for signal <en_read>.
    Found 1-bit register for signal <res_cmd_reg>.
    Found 1-bit register for signal <res_sampling>.
    Found 1-bit register for signal <capture_sample_data>.
    Found 5-bit register for signal <state>.
    Found 1-bit register for signal <output_sample>.
    Found 19-bit register for signal <num_samples>.
    Found 4-bit register for signal <num_units>.
    Found 19-bit register for signal <memory_top_addr>.
    Found 19-bit register for signal <memory_bottom_addr>.
    Found 4-bit register for signal <current_id_idx>.
    Found 32-bit register for signal <sample_data_reg>.
    Found 128-bit register for signal <n0157[127:0]>.
    Found 512-bit register for signal <n0165[511:0]>.
    Found 16-bit register for signal <ebi_data_out>.
    Found finite state machine <FSM_19> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 8                                              |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 00001                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit subtractor for signal <GND_604_o_GND_604_o_sub_113_OUT> created at line 371.
    Found 19-bit adder for signal <num_samples[18]_GND_604_o_add_61_OUT> created at line 345.
    Found 19-bit adder for signal <memory_top_addr[18]_GND_604_o_add_62_OUT> created at line 346.
    Found 4-bit adder for signal <num_units[3]_GND_604_o_add_85_OUT> created at line 352.
    Found 19-bit adder for signal <memory_bottom_addr[18]_GND_604_o_add_90_OUT> created at line 358.
    Found 4-bit adder for signal <current_id_idx[3]_GND_604_o_add_114_OUT> created at line 374.
    Found 32-bit 16-to-1 multiplexer for signal <current_id_idx[3]_last_fetched[15][31]_wide_mux_33_OUT> created at line 288.
    Found 8-bit 16-to-1 multiplexer for signal <channel_select> created at line 320.
    Found 32-bit comparator not equal for signal <n0047> created at line 288
    Found 19-bit comparator lessequal for signal <num_samples[18]_GND_604_o_LessThan_61_o> created at line 344
    Found 19-bit comparator lessequal for signal <memory_bottom_addr[18]_GND_604_o_LessThan_90_o> created at line 357
    Found 32-bit comparator equal for signal <GND_604_o_GND_604_o_equal_114_o> created at line 371
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred 796 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred  41 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <mem> synthesized.

Synthesizing Unit <dp_ram>.
    Related source file is "/home/lykkebo/mecobo/fpga/ram.v".
    Found 19-bit register for signal <read_addrb>.
    Found 19-bit register for signal <read_addra>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <ram>, simulation mismatch.
    Found 65537x16-bit dual-port RAM <Mram_ram> for signal <ram>.
    Summary:
	inferred   2 RAM(s).
	inferred  38 D-type flip-flop(s).
Unit <dp_ram> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 65537x16-bit dual-port RAM                            : 2
# Adders/Subtractors                                   : 76
 15-bit adder                                          : 16
 16-bit adder                                          : 16
 16-bit subtractor                                     : 16
 19-bit adder                                          : 3
 27-bit adder                                          : 1
 3-bit subtractor                                      : 1
 32-bit adder                                          : 16
 4-bit adder                                           : 4
 4-bit subtractor                                      : 1
 5-bit subtractor                                      : 1
 9-bit adder                                           : 1
# Registers                                            : 449
 1-bit register                                        : 270
 128-bit register                                      : 3
 15-bit register                                       : 16
 16-bit register                                       : 97
 19-bit register                                       : 5
 27-bit register                                       : 1
 31-bit register                                       : 16
 32-bit register                                       : 34
 4-bit register                                        : 4
 512-bit register                                      : 2
 9-bit register                                        : 1
# Comparators                                          : 30
 16-bit comparator equal                               : 9
 16-bit comparator greater                             : 16
 19-bit comparator lessequal                           : 2
 32-bit comparator equal                               : 1
 32-bit comparator not equal                           : 1
 4-bit comparator lessequal                            : 1
# Multiplexers                                         : 477
 1-bit 2-to-1 multiplexer                              : 267
 16-bit 2-to-1 multiplexer                             : 108
 16-bit 32-to-1 multiplexer                            : 1
 16-bit 8-to-1 multiplexer                             : 2
 32-bit 16-to-1 multiplexer                            : 1
 32-bit 2-to-1 multiplexer                             : 80
 32-bit 8-to-1 multiplexer                             : 1
 8-bit 16-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 16
# Tristates                                            : 576
 1-bit tristate buffer                                 : 576
# FSMs                                                 : 20

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <Z_9_o_dff_12_OUT_1> in Unit <pinControl[0].pc> is equivalent to the following 9 FFs/Latches, which will be removed : <Z_9_o_dff_12_OUT_2> <Z_9_o_dff_12_OUT_3> <Z_9_o_dff_12_OUT_6> <Z_9_o_dff_12_OUT_7> <Z_9_o_dff_12_OUT_8> <Z_9_o_dff_12_OUT_9> <Z_9_o_dff_12_OUT_11> <Z_9_o_dff_12_OUT_13> <Z_9_o_dff_12_OUT_15> 
INFO:Xst:2261 - The FF/Latch <Z_9_o_dff_12_OUT_4> in Unit <pinControl[0].pc> is equivalent to the following 4 FFs/Latches, which will be removed : <Z_9_o_dff_12_OUT_5> <Z_9_o_dff_12_OUT_10> <Z_9_o_dff_12_OUT_12> <Z_9_o_dff_12_OUT_14> 
INFO:Xst:2261 - The FF/Latch <Z_10_o_dff_13_OUT_1> in Unit <pinControl[1].pc> is equivalent to the following 9 FFs/Latches, which will be removed : <Z_10_o_dff_13_OUT_2> <Z_10_o_dff_13_OUT_3> <Z_10_o_dff_13_OUT_6> <Z_10_o_dff_13_OUT_7> <Z_10_o_dff_13_OUT_8> <Z_10_o_dff_13_OUT_9> <Z_10_o_dff_13_OUT_11> <Z_10_o_dff_13_OUT_13> <Z_10_o_dff_13_OUT_15> 
INFO:Xst:2261 - The FF/Latch <Z_10_o_dff_13_OUT_4> in Unit <pinControl[1].pc> is equivalent to the following 4 FFs/Latches, which will be removed : <Z_10_o_dff_13_OUT_5> <Z_10_o_dff_13_OUT_10> <Z_10_o_dff_13_OUT_12> <Z_10_o_dff_13_OUT_14> 
INFO:Xst:2261 - The FF/Latch <Z_11_o_dff_13_OUT_1> in Unit <pinControl[2].pc> is equivalent to the following 9 FFs/Latches, which will be removed : <Z_11_o_dff_13_OUT_2> <Z_11_o_dff_13_OUT_3> <Z_11_o_dff_13_OUT_6> <Z_11_o_dff_13_OUT_7> <Z_11_o_dff_13_OUT_8> <Z_11_o_dff_13_OUT_9> <Z_11_o_dff_13_OUT_11> <Z_11_o_dff_13_OUT_13> <Z_11_o_dff_13_OUT_15> 
INFO:Xst:2261 - The FF/Latch <Z_11_o_dff_13_OUT_4> in Unit <pinControl[2].pc> is equivalent to the following 4 FFs/Latches, which will be removed : <Z_11_o_dff_13_OUT_5> <Z_11_o_dff_13_OUT_10> <Z_11_o_dff_13_OUT_12> <Z_11_o_dff_13_OUT_14> 
INFO:Xst:2261 - The FF/Latch <Z_12_o_dff_13_OUT_1> in Unit <pinControl[3].pc> is equivalent to the following 9 FFs/Latches, which will be removed : <Z_12_o_dff_13_OUT_2> <Z_12_o_dff_13_OUT_3> <Z_12_o_dff_13_OUT_6> <Z_12_o_dff_13_OUT_7> <Z_12_o_dff_13_OUT_8> <Z_12_o_dff_13_OUT_9> <Z_12_o_dff_13_OUT_11> <Z_12_o_dff_13_OUT_13> <Z_12_o_dff_13_OUT_15> 
INFO:Xst:2261 - The FF/Latch <Z_12_o_dff_13_OUT_4> in Unit <pinControl[3].pc> is equivalent to the following 4 FFs/Latches, which will be removed : <Z_12_o_dff_13_OUT_5> <Z_12_o_dff_13_OUT_10> <Z_12_o_dff_13_OUT_12> <Z_12_o_dff_13_OUT_14> 
INFO:Xst:2261 - The FF/Latch <Z_13_o_dff_13_OUT_1> in Unit <pinControl[4].pc> is equivalent to the following 9 FFs/Latches, which will be removed : <Z_13_o_dff_13_OUT_2> <Z_13_o_dff_13_OUT_3> <Z_13_o_dff_13_OUT_6> <Z_13_o_dff_13_OUT_7> <Z_13_o_dff_13_OUT_8> <Z_13_o_dff_13_OUT_9> <Z_13_o_dff_13_OUT_11> <Z_13_o_dff_13_OUT_13> <Z_13_o_dff_13_OUT_15> 
INFO:Xst:2261 - The FF/Latch <Z_13_o_dff_13_OUT_4> in Unit <pinControl[4].pc> is equivalent to the following 4 FFs/Latches, which will be removed : <Z_13_o_dff_13_OUT_5> <Z_13_o_dff_13_OUT_10> <Z_13_o_dff_13_OUT_12> <Z_13_o_dff_13_OUT_14> 
INFO:Xst:2261 - The FF/Latch <Z_14_o_dff_13_OUT_1> in Unit <pinControl[5].pc> is equivalent to the following 9 FFs/Latches, which will be removed : <Z_14_o_dff_13_OUT_2> <Z_14_o_dff_13_OUT_3> <Z_14_o_dff_13_OUT_6> <Z_14_o_dff_13_OUT_7> <Z_14_o_dff_13_OUT_8> <Z_14_o_dff_13_OUT_9> <Z_14_o_dff_13_OUT_11> <Z_14_o_dff_13_OUT_13> <Z_14_o_dff_13_OUT_15> 
INFO:Xst:2261 - The FF/Latch <Z_14_o_dff_13_OUT_4> in Unit <pinControl[5].pc> is equivalent to the following 4 FFs/Latches, which will be removed : <Z_14_o_dff_13_OUT_5> <Z_14_o_dff_13_OUT_10> <Z_14_o_dff_13_OUT_12> <Z_14_o_dff_13_OUT_14> 
INFO:Xst:2261 - The FF/Latch <Z_15_o_dff_13_OUT_1> in Unit <pinControl[6].pc> is equivalent to the following 9 FFs/Latches, which will be removed : <Z_15_o_dff_13_OUT_2> <Z_15_o_dff_13_OUT_3> <Z_15_o_dff_13_OUT_6> <Z_15_o_dff_13_OUT_7> <Z_15_o_dff_13_OUT_8> <Z_15_o_dff_13_OUT_9> <Z_15_o_dff_13_OUT_11> <Z_15_o_dff_13_OUT_13> <Z_15_o_dff_13_OUT_15> 
INFO:Xst:2261 - The FF/Latch <Z_15_o_dff_13_OUT_4> in Unit <pinControl[6].pc> is equivalent to the following 4 FFs/Latches, which will be removed : <Z_15_o_dff_13_OUT_5> <Z_15_o_dff_13_OUT_10> <Z_15_o_dff_13_OUT_12> <Z_15_o_dff_13_OUT_14> 
INFO:Xst:2261 - The FF/Latch <Z_16_o_dff_13_OUT_1> in Unit <pinControl[7].pc> is equivalent to the following 9 FFs/Latches, which will be removed : <Z_16_o_dff_13_OUT_2> <Z_16_o_dff_13_OUT_3> <Z_16_o_dff_13_OUT_6> <Z_16_o_dff_13_OUT_7> <Z_16_o_dff_13_OUT_8> <Z_16_o_dff_13_OUT_9> <Z_16_o_dff_13_OUT_11> <Z_16_o_dff_13_OUT_13> <Z_16_o_dff_13_OUT_15> 
INFO:Xst:2261 - The FF/Latch <Z_16_o_dff_13_OUT_4> in Unit <pinControl[7].pc> is equivalent to the following 4 FFs/Latches, which will be removed : <Z_16_o_dff_13_OUT_5> <Z_16_o_dff_13_OUT_10> <Z_16_o_dff_13_OUT_12> <Z_16_o_dff_13_OUT_14> 
INFO:Xst:2261 - The FF/Latch <Z_17_o_dff_13_OUT_1> in Unit <pinControl[8].pc> is equivalent to the following 9 FFs/Latches, which will be removed : <Z_17_o_dff_13_OUT_2> <Z_17_o_dff_13_OUT_3> <Z_17_o_dff_13_OUT_6> <Z_17_o_dff_13_OUT_7> <Z_17_o_dff_13_OUT_8> <Z_17_o_dff_13_OUT_9> <Z_17_o_dff_13_OUT_11> <Z_17_o_dff_13_OUT_13> <Z_17_o_dff_13_OUT_15> 
INFO:Xst:2261 - The FF/Latch <Z_17_o_dff_13_OUT_4> in Unit <pinControl[8].pc> is equivalent to the following 4 FFs/Latches, which will be removed : <Z_17_o_dff_13_OUT_5> <Z_17_o_dff_13_OUT_10> <Z_17_o_dff_13_OUT_12> <Z_17_o_dff_13_OUT_14> 
INFO:Xst:2261 - The FF/Latch <Z_18_o_dff_13_OUT_1> in Unit <pinControl[9].pc> is equivalent to the following 9 FFs/Latches, which will be removed : <Z_18_o_dff_13_OUT_2> <Z_18_o_dff_13_OUT_3> <Z_18_o_dff_13_OUT_6> <Z_18_o_dff_13_OUT_7> <Z_18_o_dff_13_OUT_8> <Z_18_o_dff_13_OUT_9> <Z_18_o_dff_13_OUT_11> <Z_18_o_dff_13_OUT_13> <Z_18_o_dff_13_OUT_15> 
INFO:Xst:2261 - The FF/Latch <Z_18_o_dff_13_OUT_4> in Unit <pinControl[9].pc> is equivalent to the following 4 FFs/Latches, which will be removed : <Z_18_o_dff_13_OUT_5> <Z_18_o_dff_13_OUT_10> <Z_18_o_dff_13_OUT_12> <Z_18_o_dff_13_OUT_14> 
INFO:Xst:2261 - The FF/Latch <Z_19_o_dff_13_OUT_1> in Unit <pinControl[10].pc> is equivalent to the following 9 FFs/Latches, which will be removed : <Z_19_o_dff_13_OUT_2> <Z_19_o_dff_13_OUT_3> <Z_19_o_dff_13_OUT_6> <Z_19_o_dff_13_OUT_7> <Z_19_o_dff_13_OUT_8> <Z_19_o_dff_13_OUT_9> <Z_19_o_dff_13_OUT_11> <Z_19_o_dff_13_OUT_13> <Z_19_o_dff_13_OUT_15> 
INFO:Xst:2261 - The FF/Latch <Z_19_o_dff_13_OUT_4> in Unit <pinControl[10].pc> is equivalent to the following 4 FFs/Latches, which will be removed : <Z_19_o_dff_13_OUT_5> <Z_19_o_dff_13_OUT_10> <Z_19_o_dff_13_OUT_12> <Z_19_o_dff_13_OUT_14> 
INFO:Xst:2261 - The FF/Latch <Z_20_o_dff_13_OUT_1> in Unit <pinControl[11].pc> is equivalent to the following 9 FFs/Latches, which will be removed : <Z_20_o_dff_13_OUT_2> <Z_20_o_dff_13_OUT_3> <Z_20_o_dff_13_OUT_6> <Z_20_o_dff_13_OUT_7> <Z_20_o_dff_13_OUT_8> <Z_20_o_dff_13_OUT_9> <Z_20_o_dff_13_OUT_11> <Z_20_o_dff_13_OUT_13> <Z_20_o_dff_13_OUT_15> 
INFO:Xst:2261 - The FF/Latch <Z_20_o_dff_13_OUT_4> in Unit <pinControl[11].pc> is equivalent to the following 4 FFs/Latches, which will be removed : <Z_20_o_dff_13_OUT_5> <Z_20_o_dff_13_OUT_10> <Z_20_o_dff_13_OUT_12> <Z_20_o_dff_13_OUT_14> 
INFO:Xst:2261 - The FF/Latch <Z_21_o_dff_13_OUT_1> in Unit <pinControl[12].pc> is equivalent to the following 9 FFs/Latches, which will be removed : <Z_21_o_dff_13_OUT_2> <Z_21_o_dff_13_OUT_3> <Z_21_o_dff_13_OUT_6> <Z_21_o_dff_13_OUT_7> <Z_21_o_dff_13_OUT_8> <Z_21_o_dff_13_OUT_9> <Z_21_o_dff_13_OUT_11> <Z_21_o_dff_13_OUT_13> <Z_21_o_dff_13_OUT_15> 
INFO:Xst:2261 - The FF/Latch <Z_21_o_dff_13_OUT_4> in Unit <pinControl[12].pc> is equivalent to the following 4 FFs/Latches, which will be removed : <Z_21_o_dff_13_OUT_5> <Z_21_o_dff_13_OUT_10> <Z_21_o_dff_13_OUT_12> <Z_21_o_dff_13_OUT_14> 
INFO:Xst:2261 - The FF/Latch <Z_22_o_dff_13_OUT_1> in Unit <pinControl[13].pc> is equivalent to the following 9 FFs/Latches, which will be removed : <Z_22_o_dff_13_OUT_2> <Z_22_o_dff_13_OUT_3> <Z_22_o_dff_13_OUT_6> <Z_22_o_dff_13_OUT_7> <Z_22_o_dff_13_OUT_8> <Z_22_o_dff_13_OUT_9> <Z_22_o_dff_13_OUT_11> <Z_22_o_dff_13_OUT_13> <Z_22_o_dff_13_OUT_15> 
INFO:Xst:2261 - The FF/Latch <Z_22_o_dff_13_OUT_4> in Unit <pinControl[13].pc> is equivalent to the following 4 FFs/Latches, which will be removed : <Z_22_o_dff_13_OUT_5> <Z_22_o_dff_13_OUT_10> <Z_22_o_dff_13_OUT_12> <Z_22_o_dff_13_OUT_14> 
INFO:Xst:2261 - The FF/Latch <Z_23_o_dff_13_OUT_1> in Unit <pinControl[14].pc> is equivalent to the following 9 FFs/Latches, which will be removed : <Z_23_o_dff_13_OUT_2> <Z_23_o_dff_13_OUT_3> <Z_23_o_dff_13_OUT_6> <Z_23_o_dff_13_OUT_7> <Z_23_o_dff_13_OUT_8> <Z_23_o_dff_13_OUT_9> <Z_23_o_dff_13_OUT_11> <Z_23_o_dff_13_OUT_13> <Z_23_o_dff_13_OUT_15> 
INFO:Xst:2261 - The FF/Latch <Z_23_o_dff_13_OUT_4> in Unit <pinControl[14].pc> is equivalent to the following 4 FFs/Latches, which will be removed : <Z_23_o_dff_13_OUT_5> <Z_23_o_dff_13_OUT_10> <Z_23_o_dff_13_OUT_12> <Z_23_o_dff_13_OUT_14> 
INFO:Xst:2261 - The FF/Latch <Z_24_o_dff_13_OUT_1> in Unit <pinControl[15].pc> is equivalent to the following 9 FFs/Latches, which will be removed : <Z_24_o_dff_13_OUT_2> <Z_24_o_dff_13_OUT_3> <Z_24_o_dff_13_OUT_6> <Z_24_o_dff_13_OUT_7> <Z_24_o_dff_13_OUT_8> <Z_24_o_dff_13_OUT_9> <Z_24_o_dff_13_OUT_11> <Z_24_o_dff_13_OUT_13> <Z_24_o_dff_13_OUT_15> 
INFO:Xst:2261 - The FF/Latch <Z_24_o_dff_13_OUT_4> in Unit <pinControl[15].pc> is equivalent to the following 4 FFs/Latches, which will be removed : <Z_24_o_dff_13_OUT_5> <Z_24_o_dff_13_OUT_10> <Z_24_o_dff_13_OUT_12> <Z_24_o_dff_13_OUT_14> 
INFO:Xst:2261 - The FF/Latch <data_out_5> in Unit <xbar0> is equivalent to the following 7 FFs/Latches, which will be removed : <data_out_7> <data_out_8> <data_out_9> <data_out_11> <data_out_12> <data_out_13> <data_out_14> 
WARNING:Xst:1710 - FF/Latch <Z_18_o_dff_13_OUT_4> (without init value) has a constant value of 0 in block <pinControl[9].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Z_19_o_dff_13_OUT_1> (without init value) has a constant value of 1 in block <pinControl[10].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Z_19_o_dff_13_OUT_4> (without init value) has a constant value of 0 in block <pinControl[10].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Z_20_o_dff_13_OUT_1> (without init value) has a constant value of 1 in block <pinControl[11].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Z_20_o_dff_13_OUT_4> (without init value) has a constant value of 0 in block <pinControl[11].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Z_21_o_dff_13_OUT_1> (without init value) has a constant value of 1 in block <pinControl[12].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Z_21_o_dff_13_OUT_4> (without init value) has a constant value of 0 in block <pinControl[12].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Z_22_o_dff_13_OUT_1> (without init value) has a constant value of 1 in block <pinControl[13].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Z_22_o_dff_13_OUT_4> (without init value) has a constant value of 0 in block <pinControl[13].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Z_23_o_dff_13_OUT_1> (without init value) has a constant value of 1 in block <pinControl[14].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Z_23_o_dff_13_OUT_4> (without init value) has a constant value of 0 in block <pinControl[14].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Z_24_o_dff_13_OUT_1> (without init value) has a constant value of 1 in block <pinControl[15].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Z_24_o_dff_13_OUT_4> (without init value) has a constant value of 0 in block <pinControl[15].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_2> (without init value) has a constant value of 0 in block <xbar0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_3> (without init value) has a constant value of 0 in block <xbar0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_4> (without init value) has a constant value of 0 in block <xbar0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_6> (without init value) has a constant value of 0 in block <xbar0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_10> (without init value) has a constant value of 0 in block <xbar0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_15> (without init value) has a constant value of 0 in block <xbar0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Z_9_o_dff_12_OUT_1> (without init value) has a constant value of 1 in block <pinControl[0].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Z_9_o_dff_12_OUT_4> (without init value) has a constant value of 0 in block <pinControl[0].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Z_10_o_dff_13_OUT_1> (without init value) has a constant value of 1 in block <pinControl[1].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Z_10_o_dff_13_OUT_4> (without init value) has a constant value of 0 in block <pinControl[1].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Z_11_o_dff_13_OUT_1> (without init value) has a constant value of 1 in block <pinControl[2].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Z_11_o_dff_13_OUT_4> (without init value) has a constant value of 0 in block <pinControl[2].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Z_12_o_dff_13_OUT_1> (without init value) has a constant value of 1 in block <pinControl[3].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Z_12_o_dff_13_OUT_4> (without init value) has a constant value of 0 in block <pinControl[3].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Z_13_o_dff_13_OUT_1> (without init value) has a constant value of 1 in block <pinControl[4].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Z_13_o_dff_13_OUT_4> (without init value) has a constant value of 0 in block <pinControl[4].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Z_14_o_dff_13_OUT_1> (without init value) has a constant value of 1 in block <pinControl[5].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Z_14_o_dff_13_OUT_4> (without init value) has a constant value of 0 in block <pinControl[5].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Z_15_o_dff_13_OUT_1> (without init value) has a constant value of 1 in block <pinControl[6].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Z_15_o_dff_13_OUT_4> (without init value) has a constant value of 0 in block <pinControl[6].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Z_16_o_dff_13_OUT_1> (without init value) has a constant value of 1 in block <pinControl[7].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Z_16_o_dff_13_OUT_4> (without init value) has a constant value of 0 in block <pinControl[7].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Z_17_o_dff_13_OUT_1> (without init value) has a constant value of 1 in block <pinControl[8].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Z_17_o_dff_13_OUT_4> (without init value) has a constant value of 0 in block <pinControl[8].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Z_18_o_dff_13_OUT_1> (without init value) has a constant value of 1 in block <pinControl[9].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <read_addrb_17> of sequential type is unconnected in block <sample_ram>.
WARNING:Xst:2677 - Node <read_addrb_18> of sequential type is unconnected in block <sample_ram>.
WARNING:Xst:2677 - Node <ebi_captured_data_8> of sequential type is unconnected in block <mem0>.
WARNING:Xst:2677 - Node <ebi_captured_data_9> of sequential type is unconnected in block <mem0>.
WARNING:Xst:2677 - Node <ebi_captured_data_10> of sequential type is unconnected in block <mem0>.
WARNING:Xst:2677 - Node <ebi_captured_data_11> of sequential type is unconnected in block <mem0>.
WARNING:Xst:2677 - Node <ebi_captured_data_12> of sequential type is unconnected in block <mem0>.
WARNING:Xst:2677 - Node <ebi_captured_data_13> of sequential type is unconnected in block <mem0>.
WARNING:Xst:2677 - Node <ebi_captured_data_14> of sequential type is unconnected in block <mem0>.
WARNING:Xst:2677 - Node <ebi_captured_data_15> of sequential type is unconnected in block <mem0>.

Synthesizing (advanced) Unit <adc_control>.
The following registers are absorbed into counter <clkcounter>: 1 register on signal <clkcounter>.
The following registers are absorbed into counter <sequence_number<0><15:0>>: 1 register on signal <sequence_number<0><15:0>>.
The following registers are absorbed into counter <sequence_number<1><15:0>>: 1 register on signal <sequence_number<1><15:0>>.
The following registers are absorbed into counter <sequence_number<2><15:0>>: 1 register on signal <sequence_number<2><15:0>>.
The following registers are absorbed into counter <sequence_number<3><15:0>>: 1 register on signal <sequence_number<3><15:0>>.
The following registers are absorbed into counter <sequence_number<4><15:0>>: 1 register on signal <sequence_number<4><15:0>>.
The following registers are absorbed into counter <sequence_number<5><15:0>>: 1 register on signal <sequence_number<5><15:0>>.
The following registers are absorbed into counter <sequence_number<6><15:0>>: 1 register on signal <sequence_number<6><15:0>>.
The following registers are absorbed into counter <sequence_number<7><15:0>>: 1 register on signal <sequence_number<7><15:0>>.
Unit <adc_control> synthesized (advanced).

Synthesizing (advanced) Unit <dac_control>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <dac_control> synthesized (advanced).

Synthesizing (advanced) Unit <dp_ram>.
INFO:Xst:3227 - The RAM <Mram_ram>, combined with <Mram_ram1>, will be implemented as a BLOCK RAM, absorbing the following register(s): <read_addra> <read_addrb>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 65537-word x 16-bit                 |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     enA            | connected to signal <ena>           | high     |
    |     weA            | connected to signal <wea>           | high     |
    |     addrA          | connected to signal <addra<16:0>>   |          |
    |     diA            | connected to signal <dia>           |          |
    |     doA            | connected to signal <doa>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 65537-word x 16-bit                 |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <enb>           | high     |
    |     addrB          | connected to signal <addrb<16:0>>   |          |
    |     doB            | connected to signal <dob>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <dp_ram> synthesized (advanced).

Synthesizing (advanced) Unit <mecobo>.
The following registers are absorbed into counter <led_heartbeat>: 1 register on signal <led_heartbeat>.
Unit <mecobo> synthesized (advanced).

Synthesizing (advanced) Unit <mem>.
The following registers are absorbed into counter <num_samples>: 1 register on signal <num_samples>.
The following registers are absorbed into counter <num_units>: 1 register on signal <num_units>.
The following registers are absorbed into counter <memory_bottom_addr>: 1 register on signal <memory_bottom_addr>.
The following registers are absorbed into counter <memory_top_addr>: 1 register on signal <memory_top_addr>.
The following registers are absorbed into counter <current_id_idx>: 1 register on signal <current_id_idx>.
Unit <mem> synthesized (advanced).

Synthesizing (advanced) Unit <pincontrol_1>.
The following registers are absorbed into accumulator <nco_pa>: 1 register on signal <nco_pa>.
The following registers are absorbed into counter <cnt_sample_rate>: 1 register on signal <cnt_sample_rate>.
The following registers are absorbed into counter <sample_cnt>: 1 register on signal <sample_cnt>.
Unit <pincontrol_1> synthesized (advanced).

Synthesizing (advanced) Unit <pincontrol_10>.
The following registers are absorbed into accumulator <nco_pa>: 1 register on signal <nco_pa>.
The following registers are absorbed into counter <cnt_sample_rate>: 1 register on signal <cnt_sample_rate>.
The following registers are absorbed into counter <sample_cnt>: 1 register on signal <sample_cnt>.
Unit <pincontrol_10> synthesized (advanced).

Synthesizing (advanced) Unit <pincontrol_11>.
The following registers are absorbed into accumulator <nco_pa>: 1 register on signal <nco_pa>.
The following registers are absorbed into counter <cnt_sample_rate>: 1 register on signal <cnt_sample_rate>.
The following registers are absorbed into counter <sample_cnt>: 1 register on signal <sample_cnt>.
Unit <pincontrol_11> synthesized (advanced).

Synthesizing (advanced) Unit <pincontrol_12>.
The following registers are absorbed into accumulator <nco_pa>: 1 register on signal <nco_pa>.
The following registers are absorbed into counter <cnt_sample_rate>: 1 register on signal <cnt_sample_rate>.
The following registers are absorbed into counter <sample_cnt>: 1 register on signal <sample_cnt>.
Unit <pincontrol_12> synthesized (advanced).

Synthesizing (advanced) Unit <pincontrol_13>.
The following registers are absorbed into accumulator <nco_pa>: 1 register on signal <nco_pa>.
The following registers are absorbed into counter <cnt_sample_rate>: 1 register on signal <cnt_sample_rate>.
The following registers are absorbed into counter <sample_cnt>: 1 register on signal <sample_cnt>.
Unit <pincontrol_13> synthesized (advanced).

Synthesizing (advanced) Unit <pincontrol_14>.
The following registers are absorbed into accumulator <nco_pa>: 1 register on signal <nco_pa>.
The following registers are absorbed into counter <cnt_sample_rate>: 1 register on signal <cnt_sample_rate>.
The following registers are absorbed into counter <sample_cnt>: 1 register on signal <sample_cnt>.
Unit <pincontrol_14> synthesized (advanced).

Synthesizing (advanced) Unit <pincontrol_15>.
The following registers are absorbed into accumulator <nco_pa>: 1 register on signal <nco_pa>.
The following registers are absorbed into counter <cnt_sample_rate>: 1 register on signal <cnt_sample_rate>.
The following registers are absorbed into counter <sample_cnt>: 1 register on signal <sample_cnt>.
Unit <pincontrol_15> synthesized (advanced).

Synthesizing (advanced) Unit <pincontrol_16>.
The following registers are absorbed into accumulator <nco_pa>: 1 register on signal <nco_pa>.
The following registers are absorbed into counter <cnt_sample_rate>: 1 register on signal <cnt_sample_rate>.
The following registers are absorbed into counter <sample_cnt>: 1 register on signal <sample_cnt>.
Unit <pincontrol_16> synthesized (advanced).

Synthesizing (advanced) Unit <pincontrol_2>.
The following registers are absorbed into accumulator <nco_pa>: 1 register on signal <nco_pa>.
The following registers are absorbed into counter <cnt_sample_rate>: 1 register on signal <cnt_sample_rate>.
The following registers are absorbed into counter <sample_cnt>: 1 register on signal <sample_cnt>.
Unit <pincontrol_2> synthesized (advanced).

Synthesizing (advanced) Unit <pincontrol_3>.
The following registers are absorbed into accumulator <nco_pa>: 1 register on signal <nco_pa>.
The following registers are absorbed into counter <cnt_sample_rate>: 1 register on signal <cnt_sample_rate>.
The following registers are absorbed into counter <sample_cnt>: 1 register on signal <sample_cnt>.
Unit <pincontrol_3> synthesized (advanced).

Synthesizing (advanced) Unit <pincontrol_4>.
The following registers are absorbed into accumulator <nco_pa>: 1 register on signal <nco_pa>.
The following registers are absorbed into counter <cnt_sample_rate>: 1 register on signal <cnt_sample_rate>.
The following registers are absorbed into counter <sample_cnt>: 1 register on signal <sample_cnt>.
Unit <pincontrol_4> synthesized (advanced).

Synthesizing (advanced) Unit <pincontrol_5>.
The following registers are absorbed into accumulator <nco_pa>: 1 register on signal <nco_pa>.
The following registers are absorbed into counter <cnt_sample_rate>: 1 register on signal <cnt_sample_rate>.
The following registers are absorbed into counter <sample_cnt>: 1 register on signal <sample_cnt>.
Unit <pincontrol_5> synthesized (advanced).

Synthesizing (advanced) Unit <pincontrol_6>.
The following registers are absorbed into accumulator <nco_pa>: 1 register on signal <nco_pa>.
The following registers are absorbed into counter <cnt_sample_rate>: 1 register on signal <cnt_sample_rate>.
The following registers are absorbed into counter <sample_cnt>: 1 register on signal <sample_cnt>.
Unit <pincontrol_6> synthesized (advanced).

Synthesizing (advanced) Unit <pincontrol_7>.
The following registers are absorbed into accumulator <nco_pa>: 1 register on signal <nco_pa>.
The following registers are absorbed into counter <cnt_sample_rate>: 1 register on signal <cnt_sample_rate>.
The following registers are absorbed into counter <sample_cnt>: 1 register on signal <sample_cnt>.
Unit <pincontrol_7> synthesized (advanced).

Synthesizing (advanced) Unit <pincontrol_8>.
The following registers are absorbed into accumulator <nco_pa>: 1 register on signal <nco_pa>.
The following registers are absorbed into counter <cnt_sample_rate>: 1 register on signal <cnt_sample_rate>.
The following registers are absorbed into counter <sample_cnt>: 1 register on signal <sample_cnt>.
Unit <pincontrol_8> synthesized (advanced).

Synthesizing (advanced) Unit <pincontrol_9>.
The following registers are absorbed into accumulator <nco_pa>: 1 register on signal <nco_pa>.
The following registers are absorbed into counter <cnt_sample_rate>: 1 register on signal <cnt_sample_rate>.
The following registers are absorbed into counter <sample_cnt>: 1 register on signal <sample_cnt>.
Unit <pincontrol_9> synthesized (advanced).

Synthesizing (advanced) Unit <xbar_control>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <xbar_control> synthesized (advanced).
WARNING:Xst:2677 - Node <ebi_captured_data_8> of sequential type is unconnected in block <mem>.
WARNING:Xst:2677 - Node <ebi_captured_data_9> of sequential type is unconnected in block <mem>.
WARNING:Xst:2677 - Node <ebi_captured_data_10> of sequential type is unconnected in block <mem>.
WARNING:Xst:2677 - Node <ebi_captured_data_11> of sequential type is unconnected in block <mem>.
WARNING:Xst:2677 - Node <ebi_captured_data_12> of sequential type is unconnected in block <mem>.
WARNING:Xst:2677 - Node <ebi_captured_data_13> of sequential type is unconnected in block <mem>.
WARNING:Xst:2677 - Node <ebi_captured_data_14> of sequential type is unconnected in block <mem>.
WARNING:Xst:2677 - Node <ebi_captured_data_15> of sequential type is unconnected in block <mem>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 65537x16-bit dual-port block RAM                      : 1
# Adders/Subtractors                                   : 11
 16-bit adder                                          : 8
 3-bit subtractor                                      : 1
 4-bit subtractor                                      : 1
 5-bit subtractor                                      : 1
# Counters                                             : 49
 15-bit up counter                                     : 16
 16-bit down counter                                   : 16
 16-bit up counter                                     : 8
 19-bit up counter                                     : 3
 27-bit up counter                                     : 1
 4-bit up counter                                      : 4
 9-bit up counter                                      : 1
# Accumulators                                         : 16
 32-bit up accumulator                                 : 16
# Registers                                            : 3910
 Flip-Flops                                            : 3910
# Comparators                                          : 30
 16-bit comparator equal                               : 9
 16-bit comparator greater                             : 16
 19-bit comparator lessequal                           : 2
 32-bit comparator equal                               : 1
 32-bit comparator not equal                           : 1
 4-bit comparator lessequal                            : 1
# Multiplexers                                         : 1903
 1-bit 16-to-1 multiplexer                             : 40
 1-bit 2-to-1 multiplexer                              : 1691
 1-bit 32-to-1 multiplexer                             : 16
 1-bit 8-to-1 multiplexer                              : 48
 16-bit 2-to-1 multiplexer                             : 43
 16-bit 8-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 64
# FSMs                                                 : 20

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <Z_9_o_dff_12_OUT_1> (without init value) has a constant value of 1 in block <pincontrol_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_9_o_dff_12_OUT_2> (without init value) has a constant value of 1 in block <pincontrol_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_9_o_dff_12_OUT_3> (without init value) has a constant value of 1 in block <pincontrol_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_9_o_dff_12_OUT_4> (without init value) has a constant value of 0 in block <pincontrol_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_9_o_dff_12_OUT_5> (without init value) has a constant value of 0 in block <pincontrol_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_9_o_dff_12_OUT_6> (without init value) has a constant value of 1 in block <pincontrol_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_9_o_dff_12_OUT_7> (without init value) has a constant value of 1 in block <pincontrol_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_9_o_dff_12_OUT_8> (without init value) has a constant value of 1 in block <pincontrol_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_9_o_dff_12_OUT_9> (without init value) has a constant value of 1 in block <pincontrol_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_9_o_dff_12_OUT_10> (without init value) has a constant value of 0 in block <pincontrol_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_9_o_dff_12_OUT_11> (without init value) has a constant value of 1 in block <pincontrol_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_9_o_dff_12_OUT_12> (without init value) has a constant value of 0 in block <pincontrol_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_9_o_dff_12_OUT_13> (without init value) has a constant value of 1 in block <pincontrol_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_9_o_dff_12_OUT_14> (without init value) has a constant value of 0 in block <pincontrol_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_9_o_dff_12_OUT_15> (without init value) has a constant value of 1 in block <pincontrol_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Z_10_o_dff_13_OUT_1> (without init value) has a constant value of 1 in block <pincontrol_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_10_o_dff_13_OUT_2> (without init value) has a constant value of 1 in block <pincontrol_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_10_o_dff_13_OUT_3> (without init value) has a constant value of 1 in block <pincontrol_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_10_o_dff_13_OUT_4> (without init value) has a constant value of 0 in block <pincontrol_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_10_o_dff_13_OUT_5> (without init value) has a constant value of 0 in block <pincontrol_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_10_o_dff_13_OUT_6> (without init value) has a constant value of 1 in block <pincontrol_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_10_o_dff_13_OUT_7> (without init value) has a constant value of 1 in block <pincontrol_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_10_o_dff_13_OUT_8> (without init value) has a constant value of 1 in block <pincontrol_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_10_o_dff_13_OUT_9> (without init value) has a constant value of 1 in block <pincontrol_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_10_o_dff_13_OUT_10> (without init value) has a constant value of 0 in block <pincontrol_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_10_o_dff_13_OUT_11> (without init value) has a constant value of 1 in block <pincontrol_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_10_o_dff_13_OUT_12> (without init value) has a constant value of 0 in block <pincontrol_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_10_o_dff_13_OUT_13> (without init value) has a constant value of 1 in block <pincontrol_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_10_o_dff_13_OUT_14> (without init value) has a constant value of 0 in block <pincontrol_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_10_o_dff_13_OUT_15> (without init value) has a constant value of 1 in block <pincontrol_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Z_11_o_dff_13_OUT_1> (without init value) has a constant value of 1 in block <pincontrol_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_11_o_dff_13_OUT_2> (without init value) has a constant value of 1 in block <pincontrol_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_11_o_dff_13_OUT_3> (without init value) has a constant value of 1 in block <pincontrol_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_11_o_dff_13_OUT_4> (without init value) has a constant value of 0 in block <pincontrol_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_11_o_dff_13_OUT_5> (without init value) has a constant value of 0 in block <pincontrol_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_11_o_dff_13_OUT_6> (without init value) has a constant value of 1 in block <pincontrol_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_11_o_dff_13_OUT_7> (without init value) has a constant value of 1 in block <pincontrol_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_11_o_dff_13_OUT_8> (without init value) has a constant value of 1 in block <pincontrol_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_11_o_dff_13_OUT_9> (without init value) has a constant value of 1 in block <pincontrol_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_11_o_dff_13_OUT_10> (without init value) has a constant value of 0 in block <pincontrol_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_11_o_dff_13_OUT_11> (without init value) has a constant value of 1 in block <pincontrol_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_11_o_dff_13_OUT_12> (without init value) has a constant value of 0 in block <pincontrol_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_11_o_dff_13_OUT_13> (without init value) has a constant value of 1 in block <pincontrol_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_11_o_dff_13_OUT_14> (without init value) has a constant value of 0 in block <pincontrol_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_11_o_dff_13_OUT_15> (without init value) has a constant value of 1 in block <pincontrol_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Z_12_o_dff_13_OUT_1> (without init value) has a constant value of 1 in block <pincontrol_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_12_o_dff_13_OUT_2> (without init value) has a constant value of 1 in block <pincontrol_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_12_o_dff_13_OUT_3> (without init value) has a constant value of 1 in block <pincontrol_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_12_o_dff_13_OUT_4> (without init value) has a constant value of 0 in block <pincontrol_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_12_o_dff_13_OUT_5> (without init value) has a constant value of 0 in block <pincontrol_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_12_o_dff_13_OUT_6> (without init value) has a constant value of 1 in block <pincontrol_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_12_o_dff_13_OUT_7> (without init value) has a constant value of 1 in block <pincontrol_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_12_o_dff_13_OUT_8> (without init value) has a constant value of 1 in block <pincontrol_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_12_o_dff_13_OUT_9> (without init value) has a constant value of 1 in block <pincontrol_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_12_o_dff_13_OUT_10> (without init value) has a constant value of 0 in block <pincontrol_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_12_o_dff_13_OUT_11> (without init value) has a constant value of 1 in block <pincontrol_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_12_o_dff_13_OUT_12> (without init value) has a constant value of 0 in block <pincontrol_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_12_o_dff_13_OUT_13> (without init value) has a constant value of 1 in block <pincontrol_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_12_o_dff_13_OUT_14> (without init value) has a constant value of 0 in block <pincontrol_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_12_o_dff_13_OUT_15> (without init value) has a constant value of 1 in block <pincontrol_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Z_13_o_dff_13_OUT_1> (without init value) has a constant value of 1 in block <pincontrol_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_13_o_dff_13_OUT_2> (without init value) has a constant value of 1 in block <pincontrol_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_13_o_dff_13_OUT_3> (without init value) has a constant value of 1 in block <pincontrol_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_13_o_dff_13_OUT_4> (without init value) has a constant value of 0 in block <pincontrol_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_13_o_dff_13_OUT_5> (without init value) has a constant value of 0 in block <pincontrol_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_13_o_dff_13_OUT_6> (without init value) has a constant value of 1 in block <pincontrol_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_13_o_dff_13_OUT_7> (without init value) has a constant value of 1 in block <pincontrol_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_13_o_dff_13_OUT_8> (without init value) has a constant value of 1 in block <pincontrol_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_13_o_dff_13_OUT_9> (without init value) has a constant value of 1 in block <pincontrol_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_13_o_dff_13_OUT_10> (without init value) has a constant value of 0 in block <pincontrol_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_13_o_dff_13_OUT_11> (without init value) has a constant value of 1 in block <pincontrol_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_13_o_dff_13_OUT_12> (without init value) has a constant value of 0 in block <pincontrol_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_13_o_dff_13_OUT_13> (without init value) has a constant value of 1 in block <pincontrol_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_13_o_dff_13_OUT_14> (without init value) has a constant value of 0 in block <pincontrol_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_13_o_dff_13_OUT_15> (without init value) has a constant value of 1 in block <pincontrol_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Z_14_o_dff_13_OUT_1> (without init value) has a constant value of 1 in block <pincontrol_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_14_o_dff_13_OUT_2> (without init value) has a constant value of 1 in block <pincontrol_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_14_o_dff_13_OUT_3> (without init value) has a constant value of 1 in block <pincontrol_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_14_o_dff_13_OUT_4> (without init value) has a constant value of 0 in block <pincontrol_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_14_o_dff_13_OUT_5> (without init value) has a constant value of 0 in block <pincontrol_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_14_o_dff_13_OUT_6> (without init value) has a constant value of 1 in block <pincontrol_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_14_o_dff_13_OUT_7> (without init value) has a constant value of 1 in block <pincontrol_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_14_o_dff_13_OUT_8> (without init value) has a constant value of 1 in block <pincontrol_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_14_o_dff_13_OUT_9> (without init value) has a constant value of 1 in block <pincontrol_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_14_o_dff_13_OUT_10> (without init value) has a constant value of 0 in block <pincontrol_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_14_o_dff_13_OUT_11> (without init value) has a constant value of 1 in block <pincontrol_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_14_o_dff_13_OUT_12> (without init value) has a constant value of 0 in block <pincontrol_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_14_o_dff_13_OUT_13> (without init value) has a constant value of 1 in block <pincontrol_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_14_o_dff_13_OUT_14> (without init value) has a constant value of 0 in block <pincontrol_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_14_o_dff_13_OUT_15> (without init value) has a constant value of 1 in block <pincontrol_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Z_15_o_dff_13_OUT_1> (without init value) has a constant value of 1 in block <pincontrol_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_15_o_dff_13_OUT_2> (without init value) has a constant value of 1 in block <pincontrol_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_15_o_dff_13_OUT_3> (without init value) has a constant value of 1 in block <pincontrol_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_15_o_dff_13_OUT_4> (without init value) has a constant value of 0 in block <pincontrol_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_15_o_dff_13_OUT_5> (without init value) has a constant value of 0 in block <pincontrol_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_15_o_dff_13_OUT_6> (without init value) has a constant value of 1 in block <pincontrol_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_15_o_dff_13_OUT_7> (without init value) has a constant value of 1 in block <pincontrol_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_15_o_dff_13_OUT_8> (without init value) has a constant value of 1 in block <pincontrol_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_15_o_dff_13_OUT_9> (without init value) has a constant value of 1 in block <pincontrol_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_15_o_dff_13_OUT_10> (without init value) has a constant value of 0 in block <pincontrol_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_15_o_dff_13_OUT_11> (without init value) has a constant value of 1 in block <pincontrol_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_15_o_dff_13_OUT_12> (without init value) has a constant value of 0 in block <pincontrol_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_15_o_dff_13_OUT_13> (without init value) has a constant value of 1 in block <pincontrol_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_15_o_dff_13_OUT_14> (without init value) has a constant value of 0 in block <pincontrol_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_15_o_dff_13_OUT_15> (without init value) has a constant value of 1 in block <pincontrol_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Z_16_o_dff_13_OUT_1> (without init value) has a constant value of 1 in block <pincontrol_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_16_o_dff_13_OUT_2> (without init value) has a constant value of 1 in block <pincontrol_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_16_o_dff_13_OUT_3> (without init value) has a constant value of 1 in block <pincontrol_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_16_o_dff_13_OUT_4> (without init value) has a constant value of 0 in block <pincontrol_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_16_o_dff_13_OUT_5> (without init value) has a constant value of 0 in block <pincontrol_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_16_o_dff_13_OUT_6> (without init value) has a constant value of 1 in block <pincontrol_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_16_o_dff_13_OUT_7> (without init value) has a constant value of 1 in block <pincontrol_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_16_o_dff_13_OUT_8> (without init value) has a constant value of 1 in block <pincontrol_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_16_o_dff_13_OUT_9> (without init value) has a constant value of 1 in block <pincontrol_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_16_o_dff_13_OUT_10> (without init value) has a constant value of 0 in block <pincontrol_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_16_o_dff_13_OUT_11> (without init value) has a constant value of 1 in block <pincontrol_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_16_o_dff_13_OUT_12> (without init value) has a constant value of 0 in block <pincontrol_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_16_o_dff_13_OUT_13> (without init value) has a constant value of 1 in block <pincontrol_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_16_o_dff_13_OUT_14> (without init value) has a constant value of 0 in block <pincontrol_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_16_o_dff_13_OUT_15> (without init value) has a constant value of 1 in block <pincontrol_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Z_17_o_dff_13_OUT_1> (without init value) has a constant value of 1 in block <pincontrol_9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_17_o_dff_13_OUT_2> (without init value) has a constant value of 1 in block <pincontrol_9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_17_o_dff_13_OUT_3> (without init value) has a constant value of 1 in block <pincontrol_9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_17_o_dff_13_OUT_4> (without init value) has a constant value of 0 in block <pincontrol_9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_17_o_dff_13_OUT_5> (without init value) has a constant value of 0 in block <pincontrol_9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_17_o_dff_13_OUT_6> (without init value) has a constant value of 1 in block <pincontrol_9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_17_o_dff_13_OUT_7> (without init value) has a constant value of 1 in block <pincontrol_9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_17_o_dff_13_OUT_8> (without init value) has a constant value of 1 in block <pincontrol_9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_17_o_dff_13_OUT_9> (without init value) has a constant value of 1 in block <pincontrol_9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_17_o_dff_13_OUT_10> (without init value) has a constant value of 0 in block <pincontrol_9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_17_o_dff_13_OUT_11> (without init value) has a constant value of 1 in block <pincontrol_9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_17_o_dff_13_OUT_12> (without init value) has a constant value of 0 in block <pincontrol_9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_17_o_dff_13_OUT_13> (without init value) has a constant value of 1 in block <pincontrol_9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_17_o_dff_13_OUT_14> (without init value) has a constant value of 0 in block <pincontrol_9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_17_o_dff_13_OUT_15> (without init value) has a constant value of 1 in block <pincontrol_9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Z_18_o_dff_13_OUT_1> (without init value) has a constant value of 1 in block <pincontrol_10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_18_o_dff_13_OUT_2> (without init value) has a constant value of 1 in block <pincontrol_10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_18_o_dff_13_OUT_3> (without init value) has a constant value of 1 in block <pincontrol_10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_18_o_dff_13_OUT_4> (without init value) has a constant value of 0 in block <pincontrol_10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_18_o_dff_13_OUT_5> (without init value) has a constant value of 0 in block <pincontrol_10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_18_o_dff_13_OUT_6> (without init value) has a constant value of 1 in block <pincontrol_10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_18_o_dff_13_OUT_7> (without init value) has a constant value of 1 in block <pincontrol_10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_18_o_dff_13_OUT_8> (without init value) has a constant value of 1 in block <pincontrol_10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_18_o_dff_13_OUT_9> (without init value) has a constant value of 1 in block <pincontrol_10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_18_o_dff_13_OUT_10> (without init value) has a constant value of 0 in block <pincontrol_10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_18_o_dff_13_OUT_11> (without init value) has a constant value of 1 in block <pincontrol_10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_18_o_dff_13_OUT_12> (without init value) has a constant value of 0 in block <pincontrol_10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_18_o_dff_13_OUT_13> (without init value) has a constant value of 1 in block <pincontrol_10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_18_o_dff_13_OUT_14> (without init value) has a constant value of 0 in block <pincontrol_10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_18_o_dff_13_OUT_15> (without init value) has a constant value of 1 in block <pincontrol_10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Z_19_o_dff_13_OUT_1> (without init value) has a constant value of 1 in block <pincontrol_11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_19_o_dff_13_OUT_2> (without init value) has a constant value of 1 in block <pincontrol_11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_19_o_dff_13_OUT_3> (without init value) has a constant value of 1 in block <pincontrol_11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_19_o_dff_13_OUT_4> (without init value) has a constant value of 0 in block <pincontrol_11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_19_o_dff_13_OUT_5> (without init value) has a constant value of 0 in block <pincontrol_11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_19_o_dff_13_OUT_6> (without init value) has a constant value of 1 in block <pincontrol_11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_19_o_dff_13_OUT_7> (without init value) has a constant value of 1 in block <pincontrol_11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_19_o_dff_13_OUT_8> (without init value) has a constant value of 1 in block <pincontrol_11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_19_o_dff_13_OUT_9> (without init value) has a constant value of 1 in block <pincontrol_11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_19_o_dff_13_OUT_10> (without init value) has a constant value of 0 in block <pincontrol_11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_19_o_dff_13_OUT_11> (without init value) has a constant value of 1 in block <pincontrol_11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_19_o_dff_13_OUT_12> (without init value) has a constant value of 0 in block <pincontrol_11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_19_o_dff_13_OUT_13> (without init value) has a constant value of 1 in block <pincontrol_11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_19_o_dff_13_OUT_14> (without init value) has a constant value of 0 in block <pincontrol_11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_19_o_dff_13_OUT_15> (without init value) has a constant value of 1 in block <pincontrol_11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Z_20_o_dff_13_OUT_1> (without init value) has a constant value of 1 in block <pincontrol_12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_20_o_dff_13_OUT_2> (without init value) has a constant value of 1 in block <pincontrol_12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_20_o_dff_13_OUT_3> (without init value) has a constant value of 1 in block <pincontrol_12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_20_o_dff_13_OUT_4> (without init value) has a constant value of 0 in block <pincontrol_12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_20_o_dff_13_OUT_5> (without init value) has a constant value of 0 in block <pincontrol_12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_20_o_dff_13_OUT_6> (without init value) has a constant value of 1 in block <pincontrol_12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_20_o_dff_13_OUT_7> (without init value) has a constant value of 1 in block <pincontrol_12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_20_o_dff_13_OUT_8> (without init value) has a constant value of 1 in block <pincontrol_12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_20_o_dff_13_OUT_9> (without init value) has a constant value of 1 in block <pincontrol_12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_20_o_dff_13_OUT_10> (without init value) has a constant value of 0 in block <pincontrol_12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_20_o_dff_13_OUT_11> (without init value) has a constant value of 1 in block <pincontrol_12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_20_o_dff_13_OUT_12> (without init value) has a constant value of 0 in block <pincontrol_12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_20_o_dff_13_OUT_13> (without init value) has a constant value of 1 in block <pincontrol_12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_20_o_dff_13_OUT_14> (without init value) has a constant value of 0 in block <pincontrol_12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_20_o_dff_13_OUT_15> (without init value) has a constant value of 1 in block <pincontrol_12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Z_21_o_dff_13_OUT_1> (without init value) has a constant value of 1 in block <pincontrol_13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_21_o_dff_13_OUT_2> (without init value) has a constant value of 1 in block <pincontrol_13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_21_o_dff_13_OUT_3> (without init value) has a constant value of 1 in block <pincontrol_13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_21_o_dff_13_OUT_4> (without init value) has a constant value of 0 in block <pincontrol_13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_21_o_dff_13_OUT_5> (without init value) has a constant value of 0 in block <pincontrol_13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_21_o_dff_13_OUT_6> (without init value) has a constant value of 1 in block <pincontrol_13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_21_o_dff_13_OUT_7> (without init value) has a constant value of 1 in block <pincontrol_13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_21_o_dff_13_OUT_8> (without init value) has a constant value of 1 in block <pincontrol_13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_21_o_dff_13_OUT_9> (without init value) has a constant value of 1 in block <pincontrol_13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_21_o_dff_13_OUT_10> (without init value) has a constant value of 0 in block <pincontrol_13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_21_o_dff_13_OUT_11> (without init value) has a constant value of 1 in block <pincontrol_13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_21_o_dff_13_OUT_12> (without init value) has a constant value of 0 in block <pincontrol_13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_21_o_dff_13_OUT_13> (without init value) has a constant value of 1 in block <pincontrol_13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_21_o_dff_13_OUT_14> (without init value) has a constant value of 0 in block <pincontrol_13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_21_o_dff_13_OUT_15> (without init value) has a constant value of 1 in block <pincontrol_13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Z_22_o_dff_13_OUT_1> (without init value) has a constant value of 1 in block <pincontrol_14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_22_o_dff_13_OUT_2> (without init value) has a constant value of 1 in block <pincontrol_14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_22_o_dff_13_OUT_3> (without init value) has a constant value of 1 in block <pincontrol_14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_22_o_dff_13_OUT_4> (without init value) has a constant value of 0 in block <pincontrol_14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_22_o_dff_13_OUT_5> (without init value) has a constant value of 0 in block <pincontrol_14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_22_o_dff_13_OUT_6> (without init value) has a constant value of 1 in block <pincontrol_14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_22_o_dff_13_OUT_7> (without init value) has a constant value of 1 in block <pincontrol_14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_22_o_dff_13_OUT_8> (without init value) has a constant value of 1 in block <pincontrol_14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_22_o_dff_13_OUT_9> (without init value) has a constant value of 1 in block <pincontrol_14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_22_o_dff_13_OUT_10> (without init value) has a constant value of 0 in block <pincontrol_14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_22_o_dff_13_OUT_11> (without init value) has a constant value of 1 in block <pincontrol_14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_22_o_dff_13_OUT_12> (without init value) has a constant value of 0 in block <pincontrol_14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_22_o_dff_13_OUT_13> (without init value) has a constant value of 1 in block <pincontrol_14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_22_o_dff_13_OUT_14> (without init value) has a constant value of 0 in block <pincontrol_14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_22_o_dff_13_OUT_15> (without init value) has a constant value of 1 in block <pincontrol_14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Z_23_o_dff_13_OUT_1> (without init value) has a constant value of 1 in block <pincontrol_15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_23_o_dff_13_OUT_2> (without init value) has a constant value of 1 in block <pincontrol_15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_23_o_dff_13_OUT_3> (without init value) has a constant value of 1 in block <pincontrol_15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_23_o_dff_13_OUT_4> (without init value) has a constant value of 0 in block <pincontrol_15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_23_o_dff_13_OUT_5> (without init value) has a constant value of 0 in block <pincontrol_15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_23_o_dff_13_OUT_6> (without init value) has a constant value of 1 in block <pincontrol_15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_23_o_dff_13_OUT_7> (without init value) has a constant value of 1 in block <pincontrol_15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_23_o_dff_13_OUT_8> (without init value) has a constant value of 1 in block <pincontrol_15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_23_o_dff_13_OUT_9> (without init value) has a constant value of 1 in block <pincontrol_15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_23_o_dff_13_OUT_10> (without init value) has a constant value of 0 in block <pincontrol_15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_23_o_dff_13_OUT_11> (without init value) has a constant value of 1 in block <pincontrol_15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_23_o_dff_13_OUT_12> (without init value) has a constant value of 0 in block <pincontrol_15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_23_o_dff_13_OUT_13> (without init value) has a constant value of 1 in block <pincontrol_15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_23_o_dff_13_OUT_14> (without init value) has a constant value of 0 in block <pincontrol_15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_23_o_dff_13_OUT_15> (without init value) has a constant value of 1 in block <pincontrol_15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Z_24_o_dff_13_OUT_1> (without init value) has a constant value of 1 in block <pincontrol_16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_24_o_dff_13_OUT_2> (without init value) has a constant value of 1 in block <pincontrol_16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_24_o_dff_13_OUT_3> (without init value) has a constant value of 1 in block <pincontrol_16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_24_o_dff_13_OUT_4> (without init value) has a constant value of 0 in block <pincontrol_16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_24_o_dff_13_OUT_5> (without init value) has a constant value of 0 in block <pincontrol_16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_24_o_dff_13_OUT_6> (without init value) has a constant value of 1 in block <pincontrol_16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_24_o_dff_13_OUT_7> (without init value) has a constant value of 1 in block <pincontrol_16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_24_o_dff_13_OUT_8> (without init value) has a constant value of 1 in block <pincontrol_16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_24_o_dff_13_OUT_9> (without init value) has a constant value of 1 in block <pincontrol_16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_24_o_dff_13_OUT_10> (without init value) has a constant value of 0 in block <pincontrol_16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_24_o_dff_13_OUT_11> (without init value) has a constant value of 1 in block <pincontrol_16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_24_o_dff_13_OUT_12> (without init value) has a constant value of 0 in block <pincontrol_16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_24_o_dff_13_OUT_13> (without init value) has a constant value of 1 in block <pincontrol_16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_24_o_dff_13_OUT_14> (without init value) has a constant value of 0 in block <pincontrol_16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Z_24_o_dff_13_OUT_15> (without init value) has a constant value of 1 in block <pincontrol_16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_2> (without init value) has a constant value of 0 in block <xbar_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_out_3> (without init value) has a constant value of 0 in block <xbar_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_out_4> (without init value) has a constant value of 0 in block <xbar_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_out_6> (without init value) has a constant value of 0 in block <xbar_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_out_10> (without init value) has a constant value of 0 in block <xbar_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_out_15> (without init value) has a constant value of 0 in block <xbar_control>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <data_out_5> in Unit <xbar_control> is equivalent to the following 7 FFs/Latches, which will be removed : <data_out_7> <data_out_8> <data_out_9> <data_out_11> <data_out_12> <data_out_13> <data_out_14> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00001 | 00
 10000 | 01
 01000 | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_1> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00001 | 00
 10000 | 01
 01000 | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_2> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00001 | 00
 10000 | 01
 01000 | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_3> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00001 | 00
 10000 | 01
 01000 | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_4> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00001 | 00
 10000 | 01
 01000 | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_5> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00001 | 00
 10000 | 01
 01000 | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_6> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00001 | 00
 10000 | 01
 01000 | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_7> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00001 | 00
 10000 | 01
 01000 | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_8> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00001 | 00
 10000 | 01
 01000 | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_9> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00001 | 00
 10000 | 01
 01000 | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_10> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00001 | 00
 10000 | 01
 01000 | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_11> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00001 | 00
 10000 | 01
 01000 | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_12> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00001 | 00
 10000 | 01
 01000 | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_13> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00001 | 00
 10000 | 01
 01000 | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_14> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00001 | 00
 10000 | 01
 01000 | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_15> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00001 | 00
 10000 | 01
 01000 | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <adc0/FSM_16> on signal <state[1:5]> with user encoding.
-------------------
 State | Encoding
-------------------
 00001 | 00001
 01000 | 01000
 00100 | 00100
 10000 | 10000
 00010 | 00010
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <dac0/FSM_17> on signal <state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 001   | 00
 010   | 01
 100   | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <xbar0/FSM_18> on signal <state[1:5]> with user encoding.
-------------------
 State | Encoding
-------------------
 00001 | 00001
 00010 | 00010
 01000 | 01000
 10000 | 10000
 00100 | 00100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <mem0/FSM_19> on signal <state[1:5]> with user encoding.
-------------------
 State | Encoding
-------------------
 00001 | 00001
 01000 | 01000
 10000 | 10000
 00010 | 00010
 00100 | 00100
-------------------
INFO:Xst:2146 - In block <mem>, Counter <num_samples> <memory_top_addr> are equivalent, XST will keep only <num_samples>.
WARNING:Xst:1710 - FF/Latch <pinControl[0].pc/data_out_15> (without init value) has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pinControl[1].pc/data_out_15> (without init value) has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pinControl[2].pc/data_out_15> (without init value) has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pinControl[3].pc/data_out_15> (without init value) has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pinControl[4].pc/data_out_15> (without init value) has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pinControl[5].pc/data_out_15> (without init value) has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pinControl[6].pc/data_out_15> (without init value) has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pinControl[7].pc/data_out_15> (without init value) has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pinControl[8].pc/data_out_15> (without init value) has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pinControl[9].pc/data_out_15> (without init value) has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pinControl[10].pc/data_out_15> (without init value) has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pinControl[11].pc/data_out_15> (without init value) has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pinControl[12].pc/data_out_15> (without init value) has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pinControl[13].pc/data_out_15> (without init value) has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pinControl[14].pc/data_out_15> (without init value) has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pinControl[15].pc/data_out_15> (without init value) has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:1901 - Instance clocks/pll_base_inst in unit clocks/pll_base_inst of type PLL_BASE has been replaced by PLL_ADV
INFO:Xst:2261 - The FF/Latch <state_FSM_FFd3> in Unit <mem> is equivalent to the following FF/Latch, which will be removed : <capture_sample_data> 
WARNING:Xst:2040 - Unit mecobo: 33 multi-source signals are replaced by logic (pull-up yes): HW<3>_MLTSRCEDGE, sample_data_bus<0>, sample_data_bus<10>, sample_data_bus<11>, sample_data_bus<12>, sample_data_bus<13>, sample_data_bus<14>, sample_data_bus<15>, sample_data_bus<16>, sample_data_bus<17>, sample_data_bus<18>, sample_data_bus<19>, sample_data_bus<1>, sample_data_bus<20>, sample_data_bus<21>, sample_data_bus<22>, sample_data_bus<23>, sample_data_bus<24>, sample_data_bus<25>, sample_data_bus<26>, sample_data_bus<27>, sample_data_bus<28>, sample_data_bus<29>, sample_data_bus<2>, sample_data_bus<30>, sample_data_bus<31>, sample_data_bus<3>, sample_data_bus<4>, sample_data_bus<5>, sample_data_bus<6>, sample_data_bus<7>, sample_data_bus<8>, sample_data_bus<9>.
WARNING:Xst:2042 - Unit adc_control: 32 internal tristates are replaced by logic (pull-up yes): sample_data<0>, sample_data<10>, sample_data<11>, sample_data<12>, sample_data<13>, sample_data<14>, sample_data<15>, sample_data<16>, sample_data<17>, sample_data<18>, sample_data<19>, sample_data<1>, sample_data<20>, sample_data<21>, sample_data<22>, sample_data<23>, sample_data<24>, sample_data<25>, sample_data<26>, sample_data<27>, sample_data<28>, sample_data<29>, sample_data<2>, sample_data<30>, sample_data<31>, sample_data<3>, sample_data<4>, sample_data<5>, sample_data<6>, sample_data<7>, sample_data<8>, sample_data<9>.

Optimizing unit <mecobo> ...

Optimizing unit <dac_control> ...

Optimizing unit <xbar_control> ...

Optimizing unit <mem> ...
WARNING:Xst:1293 - FF/Latch <adc0/tmp_register_7_29> has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adc0/tmp_register_7_46> has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adc0/tmp_register_7_61> has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adc0/tmp_register_7_62> has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adc0/tmp_register_7_79> has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adc0/tmp_register_7_93> has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adc0/tmp_register_7_95> has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adc0/tmp_register_7_110> has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adc0/tmp_register_7_111> has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adc0/tmp_register_7_125> has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adc0/tmp_register_7_126> has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adc0/tmp_register_7_127> has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <adc0/sample_register_131> has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <adc0/sample_register_142> has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <adc0/sample_register_133> has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <adc0/sample_register_143> has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <adc0/sample_register_154> has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <adc0/sample_register_135> has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <adc0/sample_register_155> has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <adc0/sample_register_146> has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <adc0/sample_register_156> has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <adc0/sample_register_137> has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <adc0/sample_register_147> has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <adc0/sample_register_157> has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <adc0/tmp_register_7_15> in Unit <mecobo> is equivalent to the following 2 FFs/Latches, which will be removed : <adc0/tmp_register_7_14> <adc0/tmp_register_7_13> 
INFO:Xst:2261 - The FF/Latch <adc0/tmp_register_7_31> in Unit <mecobo> is equivalent to the following FF/Latch, which will be removed : <adc0/tmp_register_7_30> 
INFO:Xst:2261 - The FF/Latch <mem0/num_samples_18> in Unit <mecobo> is equivalent to the following 2 FFs/Latches, which will be removed : <mem0/num_samples_17> <mem0/num_samples_16> 
INFO:Xst:2261 - The FF/Latch <adc0/tmp_register_7_47> in Unit <mecobo> is equivalent to the following FF/Latch, which will be removed : <adc0/tmp_register_7_45> 
INFO:Xst:2261 - The FF/Latch <adc0/state_FSM_FFd1> in Unit <mecobo> is equivalent to the following FF/Latch, which will be removed : <adc0/load_last_executed_command> 
INFO:Xst:2261 - The FF/Latch <adc0/state_FSM_FFd2> in Unit <mecobo> is equivalent to the following FF/Latch, which will be removed : <adc0/copy_to_tmp> 
INFO:Xst:2261 - The FF/Latch <adc0/tmp_register_7_78> in Unit <mecobo> is equivalent to the following FF/Latch, which will be removed : <adc0/tmp_register_7_77> 
INFO:Xst:2261 - The FF/Latch <mem0/memory_bottom_addr_18> in Unit <mecobo> is equivalent to the following 2 FFs/Latches, which will be removed : <mem0/memory_bottom_addr_17> <mem0/memory_bottom_addr_16> 

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <adc0/sample_register_15> in Unit <mecobo> is equivalent to the following 2 FFs/Latches, which will be removed : <adc0/sample_register_14> <adc0/sample_register_13> 
INFO:Xst:2261 - The FF/Latch <adc0/sample_register_151> in Unit <mecobo> is equivalent to the following FF/Latch, which will be removed : <adc0/sample_register_141> 
INFO:Xst:2261 - The FF/Latch <adc0/sample_register_144> in Unit <mecobo> is equivalent to the following FF/Latch, which will be removed : <adc0/sample_register_134> 
INFO:Xst:2261 - The FF/Latch <adc0/sample_register_152> in Unit <mecobo> is equivalent to the following FF/Latch, which will be removed : <adc0/sample_register_132> 
Found area constraint ratio of 100 (+ 5) on block mecobo, actual ratio is 26.
FlipFlop adc0/shift_in_register_13 has been replicated 5 time(s)
FlipFlop adc0/shift_in_register_14 has been replicated 5 time(s)
FlipFlop adc0/shift_in_register_15 has been replicated 5 time(s)
FlipFlop mem0/current_id_idx_0 has been replicated 6 time(s)
FlipFlop mem0/current_id_idx_1 has been replicated 7 time(s)
FlipFlop mem0/current_id_idx_2 has been replicated 2 time(s)
FlipFlop mem0/current_id_idx_3 has been replicated 2 time(s)
FlipFlop mem0/memory_bottom_addr_12 has been replicated 1 time(s)
FlipFlop mem0/memory_bottom_addr_13 has been replicated 1 time(s)
FlipFlop mem0/memory_bottom_addr_2 has been replicated 1 time(s)
FlipFlop mem0/memory_bottom_addr_9 has been replicated 1 time(s)
FlipFlop mem0/num_samples_12 has been replicated 1 time(s)
FlipFlop mem0/num_samples_13 has been replicated 1 time(s)
FlipFlop mem0/num_samples_8 has been replicated 1 time(s)
FlipFlop mem0/num_samples_9 has been replicated 1 time(s)
FlipFlop mem0/num_units_0 has been replicated 1 time(s)
FlipFlop mem0/num_units_1 has been replicated 1 time(s)
FlipFlop mem0/num_units_2 has been replicated 1 time(s)
FlipFlop mem0/num_units_3 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 4922
 Flip-Flops                                            : 4922

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : mecobo.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 8172
#      GND                         : 1
#      INV                         : 83
#      LUT1                        : 536
#      LUT2                        : 657
#      LUT3                        : 893
#      LUT4                        : 623
#      LUT5                        : 273
#      LUT6                        : 2021
#      MUXCY                       : 1554
#      MUXF7                       : 156
#      MUXF8                       : 40
#      VCC                         : 1
#      XORCY                       : 1334
# FlipFlops/Latches                : 4924
#      FD                          : 544
#      FDE                         : 948
#      FDE_1                       : 31
#      FDR                         : 829
#      FDRE                        : 2428
#      FDS                         : 14
#      FDSE                        : 128
#      ODDR2                       : 2
# RAMS                             : 65
#      RAMB16BWER                  : 64
#      RAMB8BWER                   : 1
# Clock Buffers                    : 7
#      BUFG                        : 7
# IO Buffers                       : 71
#      IBUF                        : 24
#      IBUFG                       : 1
#      IOBUF                       : 31
#      OBUF                        : 15
# DCMs                             : 1
#      DCM_SP                      : 1
# Others                           : 1
#      PLL_ADV                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:            4924  out of  54576     9%  
 Number of Slice LUTs:                 5086  out of  27288    18%  
    Number used as Logic:              5086  out of  27288    18%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   5942
   Number with an unused Flip Flop:    1018  out of   5942    17%  
   Number with an unused LUT:           856  out of   5942    14%  
   Number of fully used LUT-FF pairs:  4068  out of   5942    68%  
   Number of unique control sets:       160

IO Utilization: 
 Number of IOs:                         162
 Number of bonded IOBs:                  71  out of    218    32%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               65  out of    116    56%  
    Number using Block RAM only:         65
 Number of BUFG/BUFGCTRL/BUFHCEs:         7  out of     16    43%  
 Number of PLL_ADVs:                      1  out of      4    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clocks/pll_base_inst/CLKOUT0       | BUFG                   | 4688  |
clocks/pll_base_inst/CLKOUT2       | BUFG                   | 209   |
clocks/pll_base_inst/CLKOUT3       | BUFG                   | 64    |
clocks/pll_base_inst/CLKOUT1       | DCM_SP:CLKDV           | 30    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.912ns (Maximum Frequency: 203.603MHz)
   Minimum input arrival time before clock: 8.904ns
   Maximum output required time after clock: 5.862ns
   Maximum combinational path delay: 6.496ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clocks/pll_base_inst/CLKOUT0'
  Clock period: 4.912ns (frequency: 203.603MHz)
  Total number of paths / destination ports: 73090 / 9449
-------------------------------------------------------------------------
Delay:               4.912ns (Levels of Logic = 5)
  Source:            mem0/current_id_idx_0_1 (FF)
  Destination:       adc0/sample_data_14 (FF)
  Source Clock:      clocks/pll_base_inst/CLKOUT0 rising
  Destination Clock: clocks/pll_base_inst/CLKOUT0 rising

  Data Path: mem0/current_id_idx_0_1 to adc0/sample_data_14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              17   0.447   1.132  mem0/current_id_idx_0_1 (mem0/current_id_idx_0_1)
     LUT6:I4->O            1   0.203   0.000  mem0/mux674_4 (mem0/mux674_4)
     MUXF7:I1->O           1   0.140   0.000  mem0/mux674_3_f7 (mem0/mux674_3_f7)
     MUXF8:I1->O          80   0.152   1.746  mem0/mux674_2_f8 (sample_channel_select<2>)
     LUT3:I2->O            1   0.205   0.580  adc0/mux261_2_f7_SW0 (N155)
     LUT6:I5->O            1   0.205   0.000  adc0/mux261_2_f7 (adc0/n1501<14>)
     FD:D                      0.102          adc0/sample_data_14
    ----------------------------------------
    Total                      4.912ns (1.454ns logic, 3.458ns route)
                                       (29.6% logic, 70.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clocks/pll_base_inst/CLKOUT2'
  Clock period: 4.108ns (frequency: 243.427MHz)
  Total number of paths / destination ports: 1024 / 406
-------------------------------------------------------------------------
Delay:               2.054ns (Levels of Logic = 1)
  Source:            adc0/shift_in_register_15 (FF)
  Destination:       adc0/tmp_register_7_124 (FF)
  Source Clock:      clocks/pll_base_inst/CLKOUT2 falling
  Destination Clock: clocks/pll_base_inst/CLKOUT2 rising

  Data Path: adc0/shift_in_register_15 to adc0/tmp_register_7_124
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE_1:C->Q           19   0.447   1.300  adc0/shift_in_register_15 (adc0/shift_in_register_15)
     LUT4:I1->O            1   0.205   0.000  adc0/mux16611 (adc0/tmp_register[5][15]_shift_in_register[15]_mux_97_OUT<15>)
     FDE:D                     0.102          adc0/tmp_register_7_47
    ----------------------------------------
    Total                      2.054ns (0.754ns logic, 1.300ns route)
                                       (36.7% logic, 63.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clocks/pll_base_inst/CLKOUT3'
  Clock period: 3.930ns (frequency: 254.430MHz)
  Total number of paths / destination ports: 214 / 118
-------------------------------------------------------------------------
Delay:               3.930ns (Levels of Logic = 3)
  Source:            dac0/current_command_7 (FF)
  Destination:       dac0/load_shift_reg (FF)
  Source Clock:      clocks/pll_base_inst/CLKOUT3 rising
  Destination Clock: clocks/pll_base_inst/CLKOUT3 rising

  Data Path: dac0/current_command_7 to dac0/load_shift_reg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.447   0.981  dac0/current_command_7 (dac0/current_command_7)
     LUT6:I0->O            1   0.203   0.944  dac0/n0016<15>2 (dac0/n0016<15>1)
     LUT6:I0->O            2   0.203   0.845  dac0/n0016<15>3 (dac0/n0016)
     LUT5:I2->O            1   0.205   0.000  dac0/load_shift_reg_rstpot (dac0/load_shift_reg_rstpot)
     FD:D                      0.102          dac0/load_shift_reg
    ----------------------------------------
    Total                      3.930ns (1.160ns logic, 2.770ns route)
                                       (29.5% logic, 70.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clocks/pll_base_inst/CLKOUT1'
  Clock period: 1.005ns (frequency: 994.621MHz)
  Total number of paths / destination ports: 505 / 64
-------------------------------------------------------------------------
Delay:               5.027ns (Levels of Logic = 4)
  Source:            xbar0/counter_5 (FF)
  Destination:       xbar0/shift_out_register_15 (FF)
  Source Clock:      clocks/pll_base_inst/CLKOUT1 rising 0.2X
  Destination Clock: clocks/pll_base_inst/CLKOUT1 rising 0.2X

  Data Path: xbar0/counter_5 to xbar0/shift_out_register_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q           130   0.447   2.320  xbar0/counter_5 (xbar0/counter_5)
     LUT6:I0->O            1   0.203   0.827  xbar0/mux512_81 (xbar0/mux512_81)
     LUT6:I2->O            1   0.203   0.000  xbar0/mux512_3 (xbar0/mux512_3)
     MUXF7:I1->O           1   0.140   0.580  xbar0/mux512_2_f7 (xbar0/counter[8]_ebi_captured_data[31][15]_wide_mux_86_OUT<0>)
     LUT2:I1->O            1   0.205   0.000  xbar0/state_shift_out_register[15]_counter[8]_mux_88_OUT<0>1 (xbar0/shift_out_register[15]_counter[8]_mux_88_OUT<0>)
     FDRE:D                    0.102          xbar0/shift_out_register_0
    ----------------------------------------
    Total                      5.027ns (1.300ns logic, 3.727ns route)
                                       (25.9% logic, 74.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clocks/pll_base_inst/CLKOUT0'
  Total number of paths / destination ports: 51165 / 6653
-------------------------------------------------------------------------
Offset:              8.904ns (Levels of Logic = 4)
  Source:            reset (PAD)
  Destination:       pinControl[0].pc/sample_rate_15 (FF)
  Destination Clock: clocks/pll_base_inst/CLKOUT0 rising

  Data Path: reset to pinControl[0].pc/sample_rate_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           183   1.222   2.038  reset_IBUF (reset_IBUF)
     LUT2:I1->O         2020   0.205   2.699  mecobo_reset1 (mecobo_reset)
     LUT6:I2->O           16   0.203   1.005  pinControl[0].pc/_n0237_inv11 (pinControl[0].pc/_n0237_inv1)
     LUT3:I2->O           16   0.205   1.004  pinControl[0].pc/_n0237_inv2 (pinControl[0].pc/_n0237_inv)
     FDE:CE                    0.322          pinControl[0].pc/sample_rate_0
    ----------------------------------------
    Total                      8.904ns (2.157ns logic, 6.747ns route)
                                       (24.2% logic, 75.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clocks/pll_base_inst/CLKOUT2'
  Total number of paths / destination ports: 102 / 102
-------------------------------------------------------------------------
Offset:              6.587ns (Levels of Logic = 3)
  Source:            reset (PAD)
  Destination:       adc0/shift_in (FF)
  Destination Clock: clocks/pll_base_inst/CLKOUT2 rising

  Data Path: reset to adc0/shift_in
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           183   1.222   2.038  reset_IBUF (reset_IBUF)
     LUT2:I1->O         2020   0.205   2.816  mecobo_reset1 (mecobo_reset)
     LUT6:I0->O            1   0.203   0.000  adc0/shift_in_rstpot (adc0/shift_in_rstpot)
     FD:D                      0.102          adc0/shift_in
    ----------------------------------------
    Total                      6.587ns (1.732ns logic, 4.855ns route)
                                       (26.3% logic, 73.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clocks/pll_base_inst/CLKOUT3'
  Total number of paths / destination ports: 82 / 82
-------------------------------------------------------------------------
Offset:              6.347ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       dac0/state_FSM_FFd2 (FF)
  Destination Clock: clocks/pll_base_inst/CLKOUT3 rising

  Data Path: reset to dac0/state_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           183   1.222   2.038  reset_IBUF (reset_IBUF)
     LUT2:I1->O         2020   0.205   2.451  mecobo_reset1 (mecobo_reset)
     FDS:S                     0.430          dac0/nLdac
    ----------------------------------------
    Total                      6.347ns (1.857ns logic, 4.490ns route)
                                       (29.3% logic, 70.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clocks/pll_base_inst/CLKOUT1'
  Total number of paths / destination ports: 39 / 39
-------------------------------------------------------------------------
Offset:              6.347ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       xbar0/state_FSM_FFd2 (FF)
  Destination Clock: clocks/pll_base_inst/CLKOUT1 rising 0.2X

  Data Path: reset to xbar0/state_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           183   1.222   2.038  reset_IBUF (reset_IBUF)
     LUT2:I1->O         2020   0.205   2.451  mecobo_reset1 (mecobo_reset)
     FDRE:R                    0.430          xbar0/shift_out_register_0
    ----------------------------------------
    Total                      6.347ns (1.857ns logic, 4.490ns route)
                                       (29.3% logic, 70.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clocks/pll_base_inst/CLKOUT0'
  Total number of paths / destination ports: 334 / 32
-------------------------------------------------------------------------
Offset:              5.862ns (Levels of Logic = 3)
  Source:            xbar0/data_out_5 (FF)
  Destination:       ebi_data<14> (PAD)
  Source Clock:      clocks/pll_base_inst/CLKOUT0 rising

  Data Path: xbar0/data_out_5 to ebi_data<14>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             8   0.447   1.050  xbar0/data_out_5 (xbar0/data_out_5)
     LUT6:I2->O            1   0.203   0.808  out17 (out1)
     LUT5:I2->O            1   0.205   0.579  out110 (data_out<14>)
     IOBUF:I->IO               2.571          ebi_data_14_IOBUF (ebi_data<14>)
    ----------------------------------------
    Total                      5.862ns (3.426ns logic, 2.436ns route)
                                       (58.4% logic, 41.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clocks/pll_base_inst/CLKOUT2'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            adc0/cs (FF)
  Destination:       HN<48> (PAD)
  Source Clock:      clocks/pll_base_inst/CLKOUT2 rising

  Data Path: adc0/cs to HN<48>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              1   0.447   0.579  adc0/cs (adc0/cs)
     OBUF:I->O                 2.571          HN_48_OBUF (HN<48>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clocks/pll_base_inst/CLKOUT3'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            dac0/nLdac (FF)
  Destination:       HN<24> (PAD)
  Source Clock:      clocks/pll_base_inst/CLKOUT3 rising

  Data Path: dac0/nLdac to HN<24>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              1   0.447   0.579  dac0/nLdac (dac0/nLdac)
     OBUF:I->O                 2.571          HN_24_OBUF (HN<24>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clocks/pll_base_inst/CLKOUT1'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              4.453ns (Levels of Logic = 2)
  Source:            xbar0/state_FSM_FFd3 (FF)
  Destination:       HN<1> (PAD)
  Source Clock:      clocks/pll_base_inst/CLKOUT1 rising 0.2X

  Data Path: xbar0/state_FSM_FFd3 to HN<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   0.650  xbar0/state_FSM_FFd3 (xbar0/state_FSM_FFd3)
     INV:I->O              1   0.206   0.579  xbar0/pclk1_INV_0 (HN_1_OBUF)
     OBUF:I->O                 2.571          HN_1_OBUF (HN<1>)
    ----------------------------------------
    Total                      4.453ns (3.224ns logic, 1.229ns route)
                                       (72.4% logic, 27.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 33 / 17
-------------------------------------------------------------------------
Delay:               6.496ns (Levels of Logic = 3)
  Source:            ebi_cs (PAD)
  Destination:       ebi_data<15> (PAD)

  Data Path: ebi_cs to ebi_data<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            39   1.222   1.496  ebi_cs_IBUF (ebi_cs_IBUF)
     LUT2:I0->O           16   0.203   1.004  chip_select_read_enable_AND_1_o_inv1 (chip_select_read_enable_AND_1_o_inv)
     IOBUF:T->IO               2.571          ebi_data_15_IOBUF (ebi_data<15>)
    ----------------------------------------
    Total                      6.496ns (3.996ns logic, 2.500ns route)
                                       (61.5% logic, 38.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clocks/pll_base_inst/CLKOUT0
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
clocks/pll_base_inst/CLKOUT0|    4.912|         |         |         |
clocks/pll_base_inst/CLKOUT1|    3.029|         |         |         |
clocks/pll_base_inst/CLKOUT2|    2.629|         |         |         |
clocks/pll_base_inst/CLKOUT3|    1.579|         |         |         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clocks/pll_base_inst/CLKOUT1
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
clocks/pll_base_inst/CLKOUT0|    4.041|         |         |         |
clocks/pll_base_inst/CLKOUT1|    5.027|         |         |         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clocks/pll_base_inst/CLKOUT2
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
clocks/pll_base_inst/CLKOUT0|    1.128|         |         |         |
clocks/pll_base_inst/CLKOUT2|    3.342|    2.054|    2.046|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clocks/pll_base_inst/CLKOUT3
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
clocks/pll_base_inst/CLKOUT0|    1.371|         |         |         |
clocks/pll_base_inst/CLKOUT3|    3.930|         |         |         |
----------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 55.00 secs
Total CPU time to Xst completion: 54.70 secs
 
--> 


Total memory usage is 519356 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  433 (   0 filtered)
Number of infos    :   51 (   0 filtered)

