>> "Give it a bit more effort - for the life you want, people you hope to meet, the person you aim to be."
>>
>> â€” A meaningful quote here

# Hi, I'm Lucas (Pháº¡m Quang Há»£p) ðŸ‘‹

ðŸ“« How to reach me: [LinkedIn](www.linkedin.com/in/phamquanghop)

>> -> [[Study Material](#main-subjects)]
>> -> [[Projects & Labs](#projects--labs)]
>> -> [[Courses](#courses)]

---

# Main Subjects

Here, these are the main subjects organized according to the Digital/Analog IC Design track in my curriculum.

1. C Programing Language
2. Digital Systems
3. Basic Electronic
4. Data Communication
5. Computer Architecture
6. Digital Signal Processing
7. FPGA/ASIC Digital System Design
8. VLSI Intergrated Circuit Design (CMOS)
9. Hardware/Software Codesign

---

# Projects & Labs

| Topic | | Project | Year |
|-------|-|---------|------|
| RTL Design |  |  |  |
|  |1| [Implement_FFT_8point_on_FPGA](https://github.com/QuangHop-dev/Implement_FFT_8point_on_FPGA) | 2023 |
|  |2| [Designing a simple 32-bit RISC-V processor](https://github.com/QuangHop-dev/RISC-V_Pipeline_32bit) | 2025 |
|  |3| [Designing a APB2UART Bridge](https://github.com/QuangHop-dev/APB-to-UART) | 2025 |
| Design Verification | | |  |
|  |1| [Synchronous FIFO Design and Verification](https://github.com/QuangHop-dev/Sync_FIFO_Design-and-Verification) | 2023 | 
|  |2| [Verification of AXI Slave Memory using UVM](https://github.com/QuangHop-dev/Verification_of_AXI-Memory_using_UVM) | 2026 |
|  |3| [UART Design and Verification using UVM](https://github.com/QuangHop-dev/UART_Verification_using_UVM) | 2025 |
| Analog Circuit Design | | | |
|  |1| 1.6-GHz PLL design | 2024 | 
| Custom IC Design and Layout | | | |
|  |1| 8x8 SRAM 6T array design and layout | 2024 |

---

# Courses

| Course | Year | Semester |
|--------|------|----------|
| Digital IC Design | 2023 | Fall |
| Computer Architecture | 2023 | Spring |
| VLSI Design | 2024 | Fall |
| Signals & Systems | 2022 | Fall |
| Probability | 2022 | Spring |

---
