

================================================================
== Vitis HLS Report for 'accelerator_Pipeline_VITIS_LOOP_160_9'
================================================================
* Date:           Wed Feb 28 12:04:59 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        XOR
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintex7
* Target device:  xc7k70t-fbv676-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.034 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  40.000 ns|  40.000 ns|    4|    4|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_160_9  |        2|        2|         1|          1|          1|     2|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+-------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF  |  LUT  | URAM|
+-----------------+---------+-----+-------+-------+-----+
|DSP              |        -|    -|      -|      -|    -|
|Expression       |        -|    -|      0|    213|    -|
|FIFO             |        -|    -|      -|      -|    -|
|Instance         |        -|    -|      -|      -|    -|
|Memory           |        -|    -|      -|      -|    -|
|Multiplexer      |        -|    -|      -|     27|    -|
|Register         |        -|    -|    196|      -|    -|
+-----------------+---------+-----+-------+-------+-----+
|Total            |        0|    0|    196|    240|    0|
+-----------------+---------+-----+-------+-------+-----+
|Available        |      270|  240|  82000|  41000|    0|
+-----------------+---------+-----+-------+-------+-----+
|Utilization (%)  |        0|    0|     ~0|     ~0|    0|
+-----------------+---------+-----+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name            | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------+----------+----+---+----+------------+------------+
    |add_ln160_fu_298_p2                  |         +|   0|  0|  10|           2|           1|
    |icmp_ln160_fu_292_p2                 |      icmp|   0|  0|  11|           2|           3|
    |output_array_new_b1_1_4_fu_352_p3    |    select|   0|  0|  16|           1|          16|
    |output_array_new_b1_1_fu_344_p3      |    select|   0|  0|  16|           1|          16|
    |output_array_new_b2_1_4_fu_368_p3    |    select|   0|  0|  16|           1|          16|
    |output_array_new_b2_1_fu_360_p3      |    select|   0|  0|  16|           1|          16|
    |output_array_new_w1_0_1_4_fu_384_p3  |    select|   0|  0|  16|           1|          16|
    |output_array_new_w1_0_1_fu_376_p3    |    select|   0|  0|  16|           1|          16|
    |output_array_new_w1_1_1_4_fu_416_p3  |    select|   0|  0|  16|           1|          16|
    |output_array_new_w1_1_1_fu_408_p3    |    select|   0|  0|  16|           1|          16|
    |output_array_new_w2_0_1_4_fu_400_p3  |    select|   0|  0|  16|           1|          16|
    |output_array_new_w2_0_1_fu_392_p3    |    select|   0|  0|  16|           1|          16|
    |output_array_new_w2_1_1_4_fu_432_p3  |    select|   0|  0|  16|           1|          16|
    |output_array_new_w2_1_1_fu_424_p3    |    select|   0|  0|  16|           1|          16|
    +-------------------------------------+----------+----+---+----+------------+------------+
    |Total                                |          |   0|  0| 213|          16|         196|
    +-------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_done_int         |   9|          2|    1|          2|
    |ap_sig_allocacmp_n  |   9|          2|    2|          4|
    |n_1_fu_76           |   9|          2|    2|          4|
    +--------------------+----+-----------+-----+-----------+
    |Total               |  27|          6|    5|         10|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |n_1_fu_76                         |   2|   0|    2|          0|
    |output_array_new_b1_1_2_fu_112    |  16|   0|   16|          0|
    |output_array_new_b1_1_3_fu_116    |  16|   0|   16|          0|
    |output_array_new_b2_1_2_fu_120    |  16|   0|   16|          0|
    |output_array_new_b2_1_3_fu_124    |  16|   0|   16|          0|
    |output_array_new_w1_0_1_2_fu_80   |  16|   0|   16|          0|
    |output_array_new_w1_0_1_3_fu_84   |  16|   0|   16|          0|
    |output_array_new_w1_1_1_2_fu_88   |  16|   0|   16|          0|
    |output_array_new_w1_1_1_3_fu_92   |  16|   0|   16|          0|
    |output_array_new_w2_0_1_2_fu_96   |  16|   0|   16|          0|
    |output_array_new_w2_0_1_3_fu_100  |  16|   0|   16|          0|
    |output_array_new_w2_1_1_2_fu_104  |  16|   0|   16|          0|
    |output_array_new_w2_1_1_3_fu_108  |  16|   0|   16|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 196|   0|  196|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------------+-----+-----+------------+---------------------------------------+--------------+
|                RTL Ports                | Dir | Bits|  Protocol  |             Source Object             |    C Type    |
+-----------------------------------------+-----+-----+------------+---------------------------------------+--------------+
|ap_clk                                   |   in|    1|  ap_ctrl_hs|  accelerator_Pipeline_VITIS_LOOP_160_9|  return value|
|ap_rst                                   |   in|    1|  ap_ctrl_hs|  accelerator_Pipeline_VITIS_LOOP_160_9|  return value|
|ap_start                                 |   in|    1|  ap_ctrl_hs|  accelerator_Pipeline_VITIS_LOOP_160_9|  return value|
|ap_done                                  |  out|    1|  ap_ctrl_hs|  accelerator_Pipeline_VITIS_LOOP_160_9|  return value|
|ap_idle                                  |  out|    1|  ap_ctrl_hs|  accelerator_Pipeline_VITIS_LOOP_160_9|  return value|
|ap_ready                                 |  out|    1|  ap_ctrl_hs|  accelerator_Pipeline_VITIS_LOOP_160_9|  return value|
|bias_1_local_1_5                         |   in|   16|     ap_none|                       bias_1_local_1_5|        scalar|
|bias_1_local_0_5                         |   in|   16|     ap_none|                       bias_1_local_0_5|        scalar|
|bias_2_local_1_5                         |   in|   16|     ap_none|                       bias_2_local_1_5|        scalar|
|bias_2_local_0_5                         |   in|   16|     ap_none|                       bias_2_local_0_5|        scalar|
|w1_local_0_1_5                           |   in|   16|     ap_none|                         w1_local_0_1_5|        scalar|
|w1_local_0_0_5                           |   in|   16|     ap_none|                         w1_local_0_0_5|        scalar|
|w2_local_0_1_5                           |   in|   16|     ap_none|                         w2_local_0_1_5|        scalar|
|w2_local_0_0_5                           |   in|   16|     ap_none|                         w2_local_0_0_5|        scalar|
|w1_local_1_1_5                           |   in|   16|     ap_none|                         w1_local_1_1_5|        scalar|
|w1_local_1_0_5                           |   in|   16|     ap_none|                         w1_local_1_0_5|        scalar|
|w2_local_1_1_5                           |   in|   16|     ap_none|                         w2_local_1_1_5|        scalar|
|w2_local_1_0_5                           |   in|   16|     ap_none|                         w2_local_1_0_5|        scalar|
|output_array_new_b2_1_0459_out           |  out|   16|      ap_vld|         output_array_new_b2_1_0459_out|       pointer|
|output_array_new_b2_1_0459_out_ap_vld    |  out|    1|      ap_vld|         output_array_new_b2_1_0459_out|       pointer|
|output_array_new_b2_0_0458_out           |  out|   16|      ap_vld|         output_array_new_b2_0_0458_out|       pointer|
|output_array_new_b2_0_0458_out_ap_vld    |  out|    1|      ap_vld|         output_array_new_b2_0_0458_out|       pointer|
|output_array_new_b1_1_0457_out           |  out|   16|      ap_vld|         output_array_new_b1_1_0457_out|       pointer|
|output_array_new_b1_1_0457_out_ap_vld    |  out|    1|      ap_vld|         output_array_new_b1_1_0457_out|       pointer|
|output_array_new_b1_0_0456_out           |  out|   16|      ap_vld|         output_array_new_b1_0_0456_out|       pointer|
|output_array_new_b1_0_0456_out_ap_vld    |  out|    1|      ap_vld|         output_array_new_b1_0_0456_out|       pointer|
|output_array_new_w2_1_1_0455_out         |  out|   16|      ap_vld|       output_array_new_w2_1_1_0455_out|       pointer|
|output_array_new_w2_1_1_0455_out_ap_vld  |  out|    1|      ap_vld|       output_array_new_w2_1_1_0455_out|       pointer|
|output_array_new_w2_1_0_0454_out         |  out|   16|      ap_vld|       output_array_new_w2_1_0_0454_out|       pointer|
|output_array_new_w2_1_0_0454_out_ap_vld  |  out|    1|      ap_vld|       output_array_new_w2_1_0_0454_out|       pointer|
|output_array_new_w2_0_1_0453_out         |  out|   16|      ap_vld|       output_array_new_w2_0_1_0453_out|       pointer|
|output_array_new_w2_0_1_0453_out_ap_vld  |  out|    1|      ap_vld|       output_array_new_w2_0_1_0453_out|       pointer|
|output_array_new_w2_0_0_0452_out         |  out|   16|      ap_vld|       output_array_new_w2_0_0_0452_out|       pointer|
|output_array_new_w2_0_0_0452_out_ap_vld  |  out|    1|      ap_vld|       output_array_new_w2_0_0_0452_out|       pointer|
|output_array_new_w1_1_1_0451_out         |  out|   16|      ap_vld|       output_array_new_w1_1_1_0451_out|       pointer|
|output_array_new_w1_1_1_0451_out_ap_vld  |  out|    1|      ap_vld|       output_array_new_w1_1_1_0451_out|       pointer|
|output_array_new_w1_1_0_0450_out         |  out|   16|      ap_vld|       output_array_new_w1_1_0_0450_out|       pointer|
|output_array_new_w1_1_0_0450_out_ap_vld  |  out|    1|      ap_vld|       output_array_new_w1_1_0_0450_out|       pointer|
|output_array_new_w1_0_1_0449_out         |  out|   16|      ap_vld|       output_array_new_w1_0_1_0449_out|       pointer|
|output_array_new_w1_0_1_0449_out_ap_vld  |  out|    1|      ap_vld|       output_array_new_w1_0_1_0449_out|       pointer|
|output_array_new_w1_0_0_0448_out         |  out|   16|      ap_vld|       output_array_new_w1_0_0_0448_out|       pointer|
|output_array_new_w1_0_0_0448_out_ap_vld  |  out|    1|      ap_vld|       output_array_new_w1_0_0_0448_out|       pointer|
+-----------------------------------------+-----+-----+------------+---------------------------------------+--------------+

