;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 2/23/2022 2:47:37 AM
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0xFFFC2000  	536936444
0x0004	0x03990000  	921
0x0008	0x02390000  	569
0x000C	0x02390000  	569
0x0010	0x02390000  	569
0x0014	0x02390000  	569
0x0018	0x02390000  	569
0x001C	0x02390000  	569
0x0020	0x02390000  	569
0x0024	0x02390000  	569
0x0028	0x02390000  	569
0x002C	0x02390000  	569
0x0030	0x02390000  	569
0x0034	0x02390000  	569
0x0038	0x02390000  	569
0x003C	0x02390000  	569
0x0040	0x02390000  	569
0x0044	0x02390000  	569
0x0048	0x02390000  	569
0x004C	0x02390000  	569
0x0050	0x02390000  	569
0x0054	0x02390000  	569
0x0058	0x02390000  	569
0x005C	0x02390000  	569
0x0060	0x02390000  	569
0x0064	0x02390000  	569
0x0068	0x02390000  	569
0x006C	0x02390000  	569
0x0070	0x02390000  	569
0x0074	0x02390000  	569
0x0078	0x02390000  	569
0x007C	0x02390000  	569
0x0080	0x02390000  	569
0x0084	0x02390000  	569
0x0088	0x02390000  	569
0x008C	0x02390000  	569
0x0090	0x02390000  	569
0x0094	0x02390000  	569
0x0098	0x02390000  	569
0x009C	0x02390000  	569
0x00A0	0x02390000  	569
0x00A4	0x02390000  	569
0x00A8	0x02390000  	569
0x00AC	0x02390000  	569
0x00B0	0x02390000  	569
0x00B4	0x02390000  	569
0x00B8	0x02390000  	569
0x00BC	0x02390000  	569
0x00C0	0x02390000  	569
0x00C4	0x02390000  	569
0x00C8	0x02390000  	569
0x00CC	0x02390000  	569
0x00D0	0x02390000  	569
0x00D4	0x02390000  	569
0x00D8	0x02390000  	569
0x00DC	0x02390000  	569
0x00E0	0x02390000  	569
0x00E4	0x02390000  	569
0x00E8	0x02390000  	569
0x00EC	0x02390000  	569
0x00F0	0x02390000  	569
0x00F4	0x02390000  	569
0x00F8	0x02390000  	569
0x00FC	0x02390000  	569
0x0100	0x02390000  	569
0x0104	0x02390000  	569
0x0108	0x02390000  	569
0x010C	0x02390000  	569
0x0110	0x02390000  	569
0x0114	0x02390000  	569
0x0118	0x02390000  	569
0x011C	0x02390000  	569
0x0120	0x02390000  	569
0x0124	0x02390000  	569
0x0128	0x02390000  	569
0x012C	0x02390000  	569
0x0130	0x02390000  	569
0x0134	0x02390000  	569
0x0138	0x02390000  	569
0x013C	0x02390000  	569
0x0140	0x02390000  	569
0x0144	0x02390000  	569
0x0148	0x02390000  	569
0x014C	0x02390000  	569
; end of ____SysVT
_main:
;P3_LED_manip.c, 86 :: 		void main() {
0x0398	0xB082    SUB	SP, SP, #8
0x039A	0xF7FFFF51  BL	576
0x039E	0xF000F90B  BL	1464
0x03A2	0xF7FFFF3F  BL	548
0x03A6	0xF000F8C7  BL	1336
;P3_LED_manip.c, 88 :: 		uint32_t i               = 0;
;P3_LED_manip.c, 89 :: 		uint32_t time_ms         = 1000;             // Default 1000ms; 1second
;P3_LED_manip.c, 90 :: 		uint16_t combined_num    = 0;
;P3_LED_manip.c, 91 :: 		uint16_t target_count    = PD_LOW_NUM;       // Set the lower bound number
0x03AA	0x4856    LDR	R0, [PC, #344]
0x03AC	0x7800    LDRB	R0, [R0, #0]
0x03AE	0xF8AD0004  STRH	R0, [SP, #4]
;P3_LED_manip.c, 92 :: 		uint8_t  count_mode      = INCREMENT_MODE;   // Default start state
; count_mode start address is: 16 (R4)
0x03B2	0x2401    MOVS	R4, #1
;P3_LED_manip.c, 97 :: 		combined_num = (PD_LOW_NUM & 0x00FF) | (PD_HIGH_NUM << 8);
0x03B4	0x4B53    LDR	R3, [PC, #332]
0x03B6	0x7818    LDRB	R0, [R3, #0]
0x03B8	0xF00000FF  AND	R0, R0, #255
0x03BC	0xB2C0    UXTB	R0, R0
0x03BE	0xF4407200  ORR	R2, R0, #512
0x03C2	0xB292    UXTH	R2, R2
; combined_num start address is: 20 (R5)
0x03C4	0xB295    UXTH	R5, R2
;P3_LED_manip.c, 137 :: 		RCC_APB2ENR |= 1 << 4; // Enable GPIO Clock - PORT C
0x03C6	0x4850    LDR	R0, [PC, #320]
0x03C8	0x6800    LDR	R0, [R0, #0]
0x03CA	0xF0400110  ORR	R1, R0, #16
0x03CE	0x484E    LDR	R0, [PC, #312]
0x03D0	0x6001    STR	R1, [R0, #0]
;P3_LED_manip.c, 138 :: 		RCC_APB2ENR |= 1 << 5; // Enable GPIO Clock - Port D
0x03D2	0x484D    LDR	R0, [PC, #308]
0x03D4	0x6800    LDR	R0, [R0, #0]
0x03D6	0xF0400120  ORR	R1, R0, #32
0x03DA	0x484B    LDR	R0, [PC, #300]
0x03DC	0x6001    STR	R1, [R0, #0]
;P3_LED_manip.c, 139 :: 		RCC_APB2ENR |= 1 << 6; // Enable GPIO Clock - Port E
0x03DE	0x484A    LDR	R0, [PC, #296]
0x03E0	0x6800    LDR	R0, [R0, #0]
0x03E2	0xF0400140  ORR	R1, R0, #64
0x03E6	0x4848    LDR	R0, [PC, #288]
0x03E8	0x6001    STR	R1, [R0, #0]
;P3_LED_manip.c, 144 :: 		GPIOC_CRL = GPIO_DIR_INPUT;
0x03EA	0xF04F3144  MOV	R1, #1145324612
0x03EE	0x4847    LDR	R0, [PC, #284]
0x03F0	0x6001    STR	R1, [R0, #0]
;P3_LED_manip.c, 147 :: 		GPIOD_CRL = GPIO_DIR_OUTPUT;
0x03F2	0xF04F3133  MOV	R1, #858993459
0x03F6	0x4846    LDR	R0, [PC, #280]
0x03F8	0x6001    STR	R1, [R0, #0]
;P3_LED_manip.c, 148 :: 		GPIOD_CRH = GPIO_DIR_OUTPUT;
0x03FA	0xF04F3133  MOV	R1, #858993459
0x03FE	0x4845    LDR	R0, [PC, #276]
0x0400	0x6001    STR	R1, [R0, #0]
;P3_LED_manip.c, 151 :: 		GPIOE_CRL = GPIO_DIR_OUTPUT;
0x0402	0xF04F3133  MOV	R1, #858993459
0x0406	0x4844    LDR	R0, [PC, #272]
0x0408	0x6001    STR	R1, [R0, #0]
;P3_LED_manip.c, 152 :: 		GPIOE_CRH = GPIO_DIR_OUTPUT;
0x040A	0xF04F3133  MOV	R1, #858993459
0x040E	0x4843    LDR	R0, [PC, #268]
0x0410	0x6001    STR	R1, [R0, #0]
;P3_LED_manip.c, 156 :: 		GPIOD_ODR = (combined_num & 0x0000FFFF);     // Pad for 32-bit ODR
0x0412	0xF64F70FF  MOVW	R0, #65535
0x0416	0xEA020100  AND	R1, R2, R0, LSL #0
0x041A	0xB289    UXTH	R1, R1
0x041C	0x4840    LDR	R0, [PC, #256]
0x041E	0x6001    STR	R1, [R0, #0]
;P3_LED_manip.c, 157 :: 		GPIOE_ODR = (PD_LOW_NUM & 0x0000FFFF);
0x0420	0x4618    MOV	R0, R3
0x0422	0x7801    LDRB	R1, [R0, #0]
0x0424	0xF64F70FF  MOVW	R0, #65535
0x0428	0x4001    ANDS	R1, R0
0x042A	0xB289    UXTH	R1, R1
0x042C	0x483D    LDR	R0, [PC, #244]
0x042E	0x6001    STR	R1, [R0, #0]
;P3_LED_manip.c, 160 :: 		Delay_ms(100);
0x0430	0xF644777F  MOVW	R7, #20351
0x0434	0xF2C00712  MOVT	R7, #18
L_main9:
0x0438	0x1E7F    SUBS	R7, R7, #1
0x043A	0xD1FD    BNE	L_main9
0x043C	0xBF00    NOP
0x043E	0xBF00    NOP
0x0440	0xBF00    NOP
0x0442	0xBF00    NOP
0x0444	0xBF00    NOP
; combined_num end address is: 20 (R5)
; count_mode end address is: 16 (R4)
0x0446	0xB2E2    UXTB	R2, R4
0x0448	0xB2AB    UXTH	R3, R5
;P3_LED_manip.c, 165 :: 		for (;;) {
L_main11:
;P3_LED_manip.c, 170 :: 		if (target_count == combined_num) {
; combined_num start address is: 12 (R3)
; count_mode start address is: 8 (R2)
0x044A	0xF8BD0004  LDRH	R0, [SP, #4]
0x044E	0x4298    CMP	R0, R3
0x0450	0xD101    BNE	L_main14
; count_mode end address is: 8 (R2)
;P3_LED_manip.c, 171 :: 		count_mode = DECREMENT_MODE;
; count_mode start address is: 16 (R4)
0x0452	0x2400    MOVS	R4, #0
;P3_LED_manip.c, 172 :: 		}
; count_mode end address is: 16 (R4)
0x0454	0xE009    B	L_main15
L_main14:
;P3_LED_manip.c, 173 :: 		else if (target_count == PD_LOW_NUM) {
; count_mode start address is: 8 (R2)
0x0456	0x482B    LDR	R0, [PC, #172]
0x0458	0x7801    LDRB	R1, [R0, #0]
0x045A	0xF8BD0004  LDRH	R0, [SP, #4]
0x045E	0x4288    CMP	R0, R1
0x0460	0xD102    BNE	L__main20
; count_mode end address is: 8 (R2)
;P3_LED_manip.c, 174 :: 		count_mode = INCREMENT_MODE;
; count_mode start address is: 0 (R0)
0x0462	0x2001    MOVS	R0, #1
; count_mode end address is: 0 (R0)
0x0464	0xB2C4    UXTB	R4, R0
;P3_LED_manip.c, 175 :: 		}
0x0466	0xE000    B	L_main16
L__main20:
;P3_LED_manip.c, 173 :: 		else if (target_count == PD_LOW_NUM) {
0x0468	0xB2D4    UXTB	R4, R2
;P3_LED_manip.c, 175 :: 		}
L_main16:
; count_mode start address is: 16 (R4)
; count_mode end address is: 16 (R4)
L_main15:
;P3_LED_manip.c, 178 :: 		if (count_mode == INCREMENT_MODE) {
; count_mode start address is: 16 (R4)
0x046A	0x2C01    CMP	R4, #1
0x046C	0xD105    BNE	L_main17
;P3_LED_manip.c, 179 :: 		++target_count;
0x046E	0xF8BD0004  LDRH	R0, [SP, #4]
0x0472	0x1C40    ADDS	R0, R0, #1
0x0474	0xF8AD0004  STRH	R0, [SP, #4]
;P3_LED_manip.c, 180 :: 		} else{
0x0478	0xE004    B	L_main18
L_main17:
;P3_LED_manip.c, 181 :: 		--target_count;
0x047A	0xF8BD0004  LDRH	R0, [SP, #4]
0x047E	0x1E40    SUBS	R0, R0, #1
0x0480	0xF8AD0004  STRH	R0, [SP, #4]
;P3_LED_manip.c, 182 :: 		}
L_main18:
;P3_LED_manip.c, 185 :: 		update_PD_LED(&target_count);
0x0484	0xA801    ADD	R0, SP, #4
0x0486	0xF7FFFE63  BL	_update_PD_LED+0
;P3_LED_manip.c, 198 :: 		MOVW R7, #0x8D7F // half 1 second 6mill approx.
0x048A	0xF88D4000  STRB	R4, [SP, #0]
0x048E	0xF648577F  MOVW	R7, #36223
;P3_LED_manip.c, 199 :: 		MOVT R7, #0x5E
0x0492	0xF2C0075E  MOVT	R7, #94
;P3_LED_manip.c, 202 :: 		MOVW R0, #LO_ADDR(GPIOC_IDR+0)
0x0496	0xF2410008  MOVW	R0, #lo_addr(GPIOC_IDR+0)
;P3_LED_manip.c, 203 :: 		MOVT R0, #HI_ADDR(GPIOC_IDR+0)
0x049A	0xF2C40001  MOVT	R0, #hi_addr(GPIOC_IDR+0)
;P3_LED_manip.c, 204 :: 		MOVW R2, #LO_ADDR(GPIOE_ODR+0)
0x049E	0xF641020C  MOVW	R2, #lo_addr(GPIOE_ODR+0)
;P3_LED_manip.c, 205 :: 		MOVT R2, #HI_ADDR(GPIOE_ODR+0)
0x04A2	0xF2C40201  MOVT	R2, #hi_addr(GPIOE_ODR+0)
;P3_LED_manip.c, 206 :: 		MOVW R4, #LO_ADDR(_PE_display_mode+0)
0x04A6	0xF2400401  MOVW	R4, #lo_addr(_PE_display_mode+0)
;P3_LED_manip.c, 207 :: 		MOVT R4, #HI_ADDR(_PE_display_mode+0)
0x04AA	0xF2C20400  MOVT	R4, #hi_addr(_PE_display_mode+0)
;P3_LED_manip.c, 208 :: 		MOVW R8, #LO_ADDR(_PD_LOW_NUM+0)
0x04AE	0xF2400800  MOVW	R8, #lo_addr(_PD_LOW_NUM+0)
;P3_LED_manip.c, 209 :: 		MOVT R8, #HI_ADDR(_PD_LOW_NUM+0)
0x04B2	0xF2C20800  MOVT	R8, #hi_addr(_PD_LOW_NUM+0)
;P3_LED_manip.c, 214 :: 		_DELAY_LOOP:
_DELAY_LOOP:
;P3_LED_manip.c, 215 :: 		SUBS R7, R7, #1
0x04B6	0x1E7F    SUBS	R7, R7, #1
;P3_LED_manip.c, 216 :: 		BEQ _EXIT_TIME_LOOP
0x04B8	0xD01E    BEQ	_EXIT_TIME_LOOP
;P3_LED_manip.c, 218 :: 		LDR R1, [R0]        // GPIOC_IDR value
0x04BA	0x6801    LDR	R1, [R0, #0]
;P3_LED_manip.c, 219 :: 		AND R6, R1, #0x00000001     // Extract PC0
0x04BC	0xF0010601  AND	R6, R1, #1
;P3_LED_manip.c, 220 :: 		CMP R6, #1                  // Check if PC0 is pressed '1'
0x04C0	0x2E01    CMP	R6, #1
;P3_LED_manip.c, 221 :: 		BEQ _PC0_PRESSED            // Branch to PC0 Pressed if 1, otherwise do nothing
0x04C2	0xD000    BEQ	_PC0_PRESSED
;P3_LED_manip.c, 222 :: 		BNE _PC0_NOT_PRESSED        // Branch to Fake operation to alingn cpu tick counting
0x04C4	0xD103    BNE	_PC0_NOT_PRESSED
;P3_LED_manip.c, 224 :: 		_PC0_PRESSED:
_PC0_PRESSED:
;P3_LED_manip.c, 225 :: 		LDR R5, [R4]        // PE_display_mode value
0x04C6	0x6825    LDR	R5, [R4, #0]
;P3_LED_manip.c, 226 :: 		CMP R5, #1
0x04C8	0x2D01    CMP	R5, #1
;P3_LED_manip.c, 227 :: 		BEQ _SET_PE_LOW
0x04CA	0xD003    BEQ	_SET_PE_LOW
;P3_LED_manip.c, 228 :: 		BNE _SET_PE_HI
0x04CC	0xD10B    BNE	_SET_PE_HI
;P3_LED_manip.c, 234 :: 		_PC0_NOT_PRESSED:
_PC0_NOT_PRESSED:
;P3_LED_manip.c, 235 :: 		MOV R8, #0
0x04CE	0xF04F0800  MOV	R8, #0
;P3_LED_manip.c, 236 :: 		B _DELAY_LOOP
0x04D2	0xE7F0    B	_DELAY_LOOP
;P3_LED_manip.c, 238 :: 		_SET_PE_LOW:
_SET_PE_LOW:
;P3_LED_manip.c, 240 :: 		MOVW R8, #0x3333
0x04D4	0xF2433833  MOVW	R8, #13107
;P3_LED_manip.c, 241 :: 		STR R8, [R2]
0x04D8	0xF8C28000  STR	R8, [R2, #0]
;P3_LED_manip.c, 242 :: 		MOV R9, #0x00000000
0x04DC	0xF04F0900  MOV	R9, #0
;P3_LED_manip.c, 243 :: 		STR R9, [R4]        // update display mode
0x04E0	0xF8C49000  STR	R9, [R4, #0]
;P3_LED_manip.c, 244 :: 		B _DELAY_LOOP
0x04E4	0xE7E7    B	_DELAY_LOOP
;P3_LED_manip.c, 246 :: 		_SET_PE_HI:
_SET_PE_HI:
;P3_LED_manip.c, 247 :: 		MOVW R8, #0xFFFF
0x04E6	0xF64F78FF  MOVW	R8, #65535
;P3_LED_manip.c, 248 :: 		STR R8, [R2]  // Updates PE light
0x04EA	0xF8C28000  STR	R8, [R2, #0]
;P3_LED_manip.c, 249 :: 		MOV R9, #0x00000001               // need to update pE mode now
0x04EE	0xF04F0901  MOV	R9, #1
;P3_LED_manip.c, 250 :: 		STR R9, [R4]
0x04F2	0xF8C49000  STR	R9, [R4, #0]
;P3_LED_manip.c, 251 :: 		B _DELAY_LOOP
0x04F6	0xE7DE    B	_DELAY_LOOP
;P3_LED_manip.c, 253 :: 		_EXIT_TIME_LOOP:
_EXIT_TIME_LOOP:
;P3_LED_manip.c, 254 :: 		NOP
0x04F8	0xBF00    NOP
;P3_LED_manip.c, 198 :: 		MOVW R7, #0x8D7F // half 1 second 6mill approx.
0x04FA	0xF89D4000  LDRB	R4, [SP, #0]
;P3_LED_manip.c, 272 :: 		}
0x04FE	0xB2E2    UXTB	R2, R4
; combined_num end address is: 12 (R3)
; count_mode end address is: 16 (R4)
0x0500	0xE7A3    B	L_main11
;P3_LED_manip.c, 276 :: 		}
L_end_main:
L__main_end_loop:
0x0502	0xE7FE    B	L__main_end_loop
0x0504	0x00002000  	_PD_LOW_NUM+0
0x0508	0x10184002  	RCC_APB2ENR+0
0x050C	0x10004001  	GPIOC_CRL+0
0x0510	0x14004001  	GPIOD_CRL+0
0x0514	0x14044001  	GPIOD_CRH+0
0x0518	0x18004001  	GPIOE_CRL+0
0x051C	0x18044001  	GPIOE_CRH+0
0x0520	0x140C4001  	GPIOD_ODR+0
0x0524	0x180C4001  	GPIOE_ODR+0
; end of _main
___CC2DW:
;__Lib_System_105_107.c, 28 :: 		
0x0210	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 30 :: 		
L_loopDW:
;__Lib_System_105_107.c, 31 :: 		
0x0212	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_105_107.c, 32 :: 		
0x0216	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_105_107.c, 33 :: 		
0x021A	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_105_107.c, 34 :: 		
0x021E	0xD1F8    BNE	L_loopDW
;__Lib_System_105_107.c, 36 :: 		
L_end___CC2DW:
0x0220	0xB001    ADD	SP, SP, #4
0x0222	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System_105_107.c, 70 :: 		
0x01D4	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 72 :: 		
0x01D6	0xF04F0900  MOV	R9, #0
;__Lib_System_105_107.c, 73 :: 		
0x01DA	0xF04F0C00  MOV	R12, #0
;__Lib_System_105_107.c, 74 :: 		
0x01DE	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_105_107.c, 75 :: 		
0x01E2	0xDC04    BGT	L_loopFZs
;__Lib_System_105_107.c, 76 :: 		
0x01E4	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_105_107.c, 77 :: 		
0x01E8	0xDB01    BLT	L_loopFZs
;__Lib_System_105_107.c, 78 :: 		
0x01EA	0x46D4    MOV	R12, R10
;__Lib_System_105_107.c, 79 :: 		
0x01EC	0x46EA    MOV	R10, SP
;__Lib_System_105_107.c, 80 :: 		
L_loopFZs:
;__Lib_System_105_107.c, 81 :: 		
0x01EE	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_105_107.c, 82 :: 		
0x01F2	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_105_107.c, 83 :: 		
0x01F6	0xD1FA    BNE	L_loopFZs
;__Lib_System_105_107.c, 84 :: 		
0x01F8	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_105_107.c, 85 :: 		
0x01FC	0xDD05    BLE	L_norep
;__Lib_System_105_107.c, 86 :: 		
0x01FE	0x46E2    MOV	R10, R12
;__Lib_System_105_107.c, 87 :: 		
0x0200	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_105_107.c, 88 :: 		
0x0204	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_105_107.c, 89 :: 		
0x0208	0xE7F1    B	L_loopFZs
;__Lib_System_105_107.c, 90 :: 		
L_norep:
;__Lib_System_105_107.c, 92 :: 		
L_end___FillZeros:
0x020A	0xB001    ADD	SP, SP, #4
0x020C	0x4770    BX	LR
; end of ___FillZeros
_update_PD_LED:
;P3_LED_manip.c, 48 :: 		void update_PD_LED(uint16_t *target_count) {
; target_count start address is: 0 (R0)
0x0150	0xB081    SUB	SP, SP, #4
; target_count end address is: 0 (R0)
; target_count start address is: 0 (R0)
;P3_LED_manip.c, 49 :: 		GPIOD_ODR = (*target_count & 0x000FFFF);  // GPIOD_ODR is 32bit, must pad target_count it will be promoted to uint32
0x0152	0x8802    LDRH	R2, [R0, #0]
; target_count end address is: 0 (R0)
0x0154	0xF64F71FF  MOVW	R1, #65535
0x0158	0x400A    ANDS	R2, R1
0x015A	0xB292    UXTH	R2, R2
0x015C	0x4901    LDR	R1, [PC, #4]
0x015E	0x600A    STR	R2, [R1, #0]
;P3_LED_manip.c, 50 :: 		}
L_end_update_PD_LED:
0x0160	0xB001    ADD	SP, SP, #4
0x0162	0x4770    BX	LR
0x0164	0x140C4001  	GPIOD_ODR+0
; end of _update_PD_LED
__Lib_System_105_107_InitialSetUpRCCRCC2:
;__Lib_System_105_107.c, 391 :: 		
0x0240	0xB081    SUB	SP, SP, #4
0x0242	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_105_107.c, 395 :: 		
; ulRCC_CR start address is: 8 (R2)
0x0246	0x4A4A    LDR	R2, [PC, #296]
;__Lib_System_105_107.c, 396 :: 		
; ulRCC_CFGR start address is: 12 (R3)
0x0248	0x4B4A    LDR	R3, [PC, #296]
;__Lib_System_105_107.c, 397 :: 		
; ulRCC_CFGR2 start address is: 16 (R4)
0x024A	0x4C4B    LDR	R4, [PC, #300]
;__Lib_System_105_107.c, 398 :: 		
; Fosc_kHz start address is: 20 (R5)
0x024C	0x4D4B    LDR	R5, [PC, #300]
;__Lib_System_105_107.c, 407 :: 		
0x024E	0xF00300F0  AND	R0, R3, #240
;__Lib_System_105_107.c, 408 :: 		
0x0252	0x0901    LSRS	R1, R0, #4
;__Lib_System_105_107.c, 409 :: 		
0x0254	0x484A    LDR	R0, [PC, #296]
0x0256	0x1840    ADDS	R0, R0, R1
0x0258	0x7800    LDRB	R0, [R0, #0]
; presc start address is: 0 (R0)
;__Lib_System_105_107.c, 411 :: 		
0x025A	0xFA05F100  LSL	R1, R5, R0
; Fosc_kHz end address is: 20 (R5)
; presc end address is: 0 (R0)
; SYS_clk start address is: 20 (R5)
0x025E	0x460D    MOV	R5, R1
;__Lib_System_105_107.c, 413 :: 		
0x0260	0xF64B3080  MOVW	R0, #48000
0x0264	0x4281    CMP	R1, R0
0x0266	0xD906    BLS	L___Lib_System_105_107_InitialSetUpRCCRCC234
; SYS_clk end address is: 20 (R5)
;__Lib_System_105_107.c, 414 :: 		
0x0268	0x4846    LDR	R0, [PC, #280]
0x026A	0x6800    LDR	R0, [R0, #0]
0x026C	0xF0400102  ORR	R1, R0, #2
0x0270	0x4844    LDR	R0, [PC, #272]
0x0272	0x6001    STR	R1, [R0, #0]
0x0274	0xE011    B	L___Lib_System_105_107_InitialSetUpRCCRCC235
L___Lib_System_105_107_InitialSetUpRCCRCC234:
;__Lib_System_105_107.c, 415 :: 		
; SYS_clk start address is: 20 (R5)
0x0276	0xF64550C0  MOVW	R0, #24000
0x027A	0x4285    CMP	R5, R0
0x027C	0xD906    BLS	L___Lib_System_105_107_InitialSetUpRCCRCC236
; SYS_clk end address is: 20 (R5)
;__Lib_System_105_107.c, 416 :: 		
0x027E	0x4841    LDR	R0, [PC, #260]
0x0280	0x6800    LDR	R0, [R0, #0]
0x0282	0xF0400101  ORR	R1, R0, #1
0x0286	0x483F    LDR	R0, [PC, #252]
0x0288	0x6001    STR	R1, [R0, #0]
0x028A	0xE006    B	L___Lib_System_105_107_InitialSetUpRCCRCC237
L___Lib_System_105_107_InitialSetUpRCCRCC236:
;__Lib_System_105_107.c, 418 :: 		
0x028C	0x483D    LDR	R0, [PC, #244]
0x028E	0x6801    LDR	R1, [R0, #0]
0x0290	0xF06F0007  MVN	R0, #7
0x0294	0x4001    ANDS	R1, R0
0x0296	0x483B    LDR	R0, [PC, #236]
0x0298	0x6001    STR	R1, [R0, #0]
L___Lib_System_105_107_InitialSetUpRCCRCC237:
L___Lib_System_105_107_InitialSetUpRCCRCC235:
;__Lib_System_105_107.c, 420 :: 		
0x029A	0xF7FFFF65  BL	__Lib_System_105_107_SystemClockSetDefault+0
;__Lib_System_105_107.c, 422 :: 		
0x029E	0x483A    LDR	R0, [PC, #232]
0x02A0	0x6003    STR	R3, [R0, #0]
;__Lib_System_105_107.c, 423 :: 		
0x02A2	0x483A    LDR	R0, [PC, #232]
0x02A4	0x6004    STR	R4, [R0, #0]
; ulRCC_CFGR2 end address is: 16 (R4)
;__Lib_System_105_107.c, 424 :: 		
0x02A6	0x483A    LDR	R0, [PC, #232]
0x02A8	0xEA020100  AND	R1, R2, R0, LSL #0
0x02AC	0x4839    LDR	R0, [PC, #228]
0x02AE	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 426 :: 		
0x02B0	0xF0020001  AND	R0, R2, #1
0x02B4	0xB140    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC255
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
0x02B6	0x4619    MOV	R1, R3
;__Lib_System_105_107.c, 427 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC239:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x02B8	0x4836    LDR	R0, [PC, #216]
0x02BA	0x6800    LDR	R0, [R0, #0]
0x02BC	0xF0000002  AND	R0, R0, #2
0x02C0	0x2800    CMP	R0, #0
0x02C2	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC240
;__Lib_System_105_107.c, 428 :: 		
0x02C4	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC239
L___Lib_System_105_107_InitialSetUpRCCRCC240:
;__Lib_System_105_107.c, 429 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x02C6	0xE000    B	L___Lib_System_105_107_InitialSetUpRCCRCC238
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_105_107_InitialSetUpRCCRCC255:
;__Lib_System_105_107.c, 426 :: 		
0x02C8	0x4619    MOV	R1, R3
;__Lib_System_105_107.c, 429 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC238:
;__Lib_System_105_107.c, 431 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x02CA	0xF4023080  AND	R0, R2, #65536
0x02CE	0xB140    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC256
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
0x02D0	0x460B    MOV	R3, R1
;__Lib_System_105_107.c, 432 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC242:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 12 (R3)
0x02D2	0x4830    LDR	R0, [PC, #192]
0x02D4	0x6800    LDR	R0, [R0, #0]
0x02D6	0xF4003000  AND	R0, R0, #131072
0x02DA	0x2800    CMP	R0, #0
0x02DC	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC243
;__Lib_System_105_107.c, 433 :: 		
0x02DE	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC242
L___Lib_System_105_107_InitialSetUpRCCRCC243:
;__Lib_System_105_107.c, 434 :: 		
; ulRCC_CR end address is: 8 (R2)
0x02E0	0xE000    B	L___Lib_System_105_107_InitialSetUpRCCRCC241
; ulRCC_CFGR end address is: 12 (R3)
L___Lib_System_105_107_InitialSetUpRCCRCC256:
;__Lib_System_105_107.c, 431 :: 		
0x02E2	0x460B    MOV	R3, R1
;__Lib_System_105_107.c, 434 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC241:
;__Lib_System_105_107.c, 436 :: 		
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 12 (R3)
0x02E4	0xF0025080  AND	R0, R2, #268435456
0x02E8	0xB168    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC257
;__Lib_System_105_107.c, 437 :: 		
0x02EA	0x482A    LDR	R0, [PC, #168]
0x02EC	0x6800    LDR	R0, [R0, #0]
0x02EE	0xF0405180  ORR	R1, R0, #268435456
0x02F2	0x4828    LDR	R0, [PC, #160]
0x02F4	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
;__Lib_System_105_107.c, 438 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC245:
; ulRCC_CFGR start address is: 12 (R3)
; ulRCC_CR start address is: 8 (R2)
0x02F6	0x4827    LDR	R0, [PC, #156]
0x02F8	0x6800    LDR	R0, [R0, #0]
0x02FA	0xF0005000  AND	R0, R0, #536870912
0x02FE	0x2800    CMP	R0, #0
0x0300	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC246
;__Lib_System_105_107.c, 439 :: 		
0x0302	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC245
L___Lib_System_105_107_InitialSetUpRCCRCC246:
;__Lib_System_105_107.c, 440 :: 		
; ulRCC_CR end address is: 8 (R2)
0x0304	0xE7FF    B	L___Lib_System_105_107_InitialSetUpRCCRCC244
; ulRCC_CFGR end address is: 12 (R3)
L___Lib_System_105_107_InitialSetUpRCCRCC257:
;__Lib_System_105_107.c, 436 :: 		
;__Lib_System_105_107.c, 440 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC244:
;__Lib_System_105_107.c, 442 :: 		
; ulRCC_CFGR start address is: 12 (R3)
; ulRCC_CR start address is: 8 (R2)
0x0306	0xF0026080  AND	R0, R2, #67108864
0x030A	0xB178    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC258
;__Lib_System_105_107.c, 443 :: 		
0x030C	0x4821    LDR	R0, [PC, #132]
0x030E	0x6800    LDR	R0, [R0, #0]
0x0310	0xF0406180  ORR	R1, R0, #67108864
0x0314	0x481F    LDR	R0, [PC, #124]
0x0316	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
0x0318	0x4611    MOV	R1, R2
0x031A	0x461A    MOV	R2, R3
;__Lib_System_105_107.c, 444 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC248:
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x031C	0x481D    LDR	R0, [PC, #116]
0x031E	0x6800    LDR	R0, [R0, #0]
0x0320	0xF0006000  AND	R0, R0, #134217728
0x0324	0x2800    CMP	R0, #0
0x0326	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC249
;__Lib_System_105_107.c, 445 :: 		
0x0328	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC248
L___Lib_System_105_107_InitialSetUpRCCRCC249:
;__Lib_System_105_107.c, 446 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x032A	0xE001    B	L___Lib_System_105_107_InitialSetUpRCCRCC247
; ulRCC_CR end address is: 4 (R1)
L___Lib_System_105_107_InitialSetUpRCCRCC258:
;__Lib_System_105_107.c, 442 :: 		
0x032C	0x4611    MOV	R1, R2
0x032E	0x461A    MOV	R2, R3
;__Lib_System_105_107.c, 446 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC247:
;__Lib_System_105_107.c, 448 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x0330	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x0334	0xB170    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC259
;__Lib_System_105_107.c, 449 :: 		
0x0336	0x4817    LDR	R0, [PC, #92]
0x0338	0x6800    LDR	R0, [R0, #0]
0x033A	0xF0407180  ORR	R1, R0, #16777216
0x033E	0x4815    LDR	R0, [PC, #84]
0x0340	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x0342	0x4611    MOV	R1, R2
;__Lib_System_105_107.c, 450 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC251:
; ulRCC_CFGR start address is: 4 (R1)
0x0344	0x4813    LDR	R0, [PC, #76]
0x0346	0x6800    LDR	R0, [R0, #0]
0x0348	0xF0007000  AND	R0, R0, #33554432
0x034C	0xB900    CBNZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC252
;__Lib_System_105_107.c, 451 :: 		
0x034E	0xE7F9    B	L___Lib_System_105_107_InitialSetUpRCCRCC251
L___Lib_System_105_107_InitialSetUpRCCRCC252:
;__Lib_System_105_107.c, 452 :: 		
0x0350	0x460A    MOV	R2, R1
0x0352	0xE7FF    B	L___Lib_System_105_107_InitialSetUpRCCRCC250
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_105_107_InitialSetUpRCCRCC259:
;__Lib_System_105_107.c, 448 :: 		
;__Lib_System_105_107.c, 452 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC250:
;__Lib_System_105_107.c, 456 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_105_107_InitialSetUpRCCRCC253:
; ulRCC_CFGR start address is: 8 (R2)
0x0354	0x480C    LDR	R0, [PC, #48]
0x0356	0x6800    LDR	R0, [R0, #0]
0x0358	0xF000010C  AND	R1, R0, #12
0x035C	0x0090    LSLS	R0, R2, #2
0x035E	0xF000000C  AND	R0, R0, #12
0x0362	0x4281    CMP	R1, R0
0x0364	0xD000    BEQ	L___Lib_System_105_107_InitialSetUpRCCRCC254
;__Lib_System_105_107.c, 457 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x0366	0xE7F5    B	L___Lib_System_105_107_InitialSetUpRCCRCC253
L___Lib_System_105_107_InitialSetUpRCCRCC254:
;__Lib_System_105_107.c, 458 :: 		
L_end_InitialSetUpRCCRCC2:
0x0368	0xF8DDE000  LDR	LR, [SP, #0]
0x036C	0xB001    ADD	SP, SP, #4
0x036E	0x4770    BX	LR
0x0370	0x00811501  	#352387201
0x0374	0x8402091D  	#152929282
0x0378	0xF6440001  	#128580
0x037C	0x19400001  	#72000
0x0380	0x05280000  	__Lib_System_105_107_APBAHBPrescTable+0
0x0384	0x20004002  	FLASH_ACR+0
0x0388	0x10044002  	RCC_CFGR+0
0x038C	0x102C4002  	RCC_CFGR2+0
0x0390	0xFFFF000F  	#1048575
0x0394	0x10004002  	RCC_CR+0
; end of __Lib_System_105_107_InitialSetUpRCCRCC2
__Lib_System_105_107_SystemClockSetDefault:
;__Lib_System_105_107.c, 360 :: 		
0x0168	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 363 :: 		
0x016A	0x4815    LDR	R0, [PC, #84]
0x016C	0x6800    LDR	R0, [R0, #0]
0x016E	0xF0400101  ORR	R1, R0, #1
0x0172	0x4813    LDR	R0, [PC, #76]
0x0174	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 366 :: 		
0x0176	0x4913    LDR	R1, [PC, #76]
0x0178	0x4813    LDR	R0, [PC, #76]
0x017A	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 369 :: 		
0x017C	0x4810    LDR	R0, [PC, #64]
0x017E	0x6801    LDR	R1, [R0, #0]
0x0180	0x4812    LDR	R0, [PC, #72]
0x0182	0x4001    ANDS	R1, R0
0x0184	0x480E    LDR	R0, [PC, #56]
0x0186	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 372 :: 		
0x0188	0x480D    LDR	R0, [PC, #52]
0x018A	0x6801    LDR	R1, [R0, #0]
0x018C	0xF46F2080  MVN	R0, #262144
0x0190	0x4001    ANDS	R1, R0
0x0192	0x480B    LDR	R0, [PC, #44]
0x0194	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 375 :: 		
0x0196	0x480C    LDR	R0, [PC, #48]
0x0198	0x6801    LDR	R1, [R0, #0]
0x019A	0xF46F00FE  MVN	R0, #8323072
0x019E	0x4001    ANDS	R1, R0
0x01A0	0x4809    LDR	R0, [PC, #36]
0x01A2	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 378 :: 		
0x01A4	0x4806    LDR	R0, [PC, #24]
0x01A6	0x6801    LDR	R1, [R0, #0]
0x01A8	0xF06F50A0  MVN	R0, #335544320
0x01AC	0x4001    ANDS	R1, R0
0x01AE	0x4804    LDR	R0, [PC, #16]
0x01B0	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 381 :: 		
0x01B2	0xF04F0100  MOV	R1, #0
0x01B6	0x4806    LDR	R0, [PC, #24]
0x01B8	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 385 :: 		
L_end_SystemClockSetDefault:
0x01BA	0xB001    ADD	SP, SP, #4
0x01BC	0x4770    BX	LR
0x01BE	0xBF00    NOP
0x01C0	0x10004002  	RCC_CR+0
0x01C4	0x0000F0FF  	#-251723776
0x01C8	0x10044002  	RCC_CFGR+0
0x01CC	0xFFFFFEF6  	#-17367041
0x01D0	0x102C4002  	RCC_CFGR2+0
; end of __Lib_System_105_107_SystemClockSetDefault
__Lib_System_105_107_InitialSetUpFosc:
;__Lib_System_105_107.c, 460 :: 		
0x0224	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 461 :: 		
0x0226	0x4902    LDR	R1, [PC, #8]
0x0228	0x4802    LDR	R0, [PC, #8]
0x022A	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 462 :: 		
L_end_InitialSetUpFosc:
0x022C	0xB001    ADD	SP, SP, #4
0x022E	0x4770    BX	LR
0x0230	0x19400001  	#72000
0x0234	0x00042000  	___System_CLOCK_IN_KHZ+0
; end of __Lib_System_105_107_InitialSetUpFosc
___GenExcept:
;__Lib_System_105_107.c, 311 :: 		
0x0238	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 312 :: 		
L___GenExcept30:
0x023A	0xE7FE    B	L___GenExcept30
;__Lib_System_105_107.c, 313 :: 		
L_end___GenExcept:
0x023C	0xB001    ADD	SP, SP, #4
0x023E	0x4770    BX	LR
; end of ___GenExcept
0x0538	0xB500    PUSH	(R14)
0x053A	0xF8DFB014  LDR	R11, [PC, #20]
0x053E	0xF8DFA014  LDR	R10, [PC, #20]
0x0542	0xF8DFC014  LDR	R12, [PC, #20]
0x0546	0xF7FFFE63  BL	528
0x054A	0xBD00    POP	(R15)
0x054C	0x4770    BX	LR
0x054E	0xBF00    NOP
0x0550	0x00002000  	#536870912
0x0554	0x00022000  	#536870914
0x0558	0x020E0000  	#526
0x05B8	0xB500    PUSH	(R14)
0x05BA	0xF8DFB010  LDR	R11, [PC, #16]
0x05BE	0xF8DFA010  LDR	R10, [PC, #16]
0x05C2	0xF7FFFE07  BL	468
0x05C6	0xBD00    POP	(R15)
0x05C8	0x4770    BX	LR
0x05CA	0xBF00    NOP
0x05CC	0x00002000  	#536870912
0x05D0	0x00082000  	#536870920
;,0 :: _initBlock_0 [2]
; Containing: ?ICS_PD_LOW_NUM [1]
;             ?ICS_PE_display_mode [1]
0x020E	0x0000 ;_initBlock_0+0 : ?ICS_PD_LOW_NUM at 0x020E : ?ICS_PE_display_mode at 0x020F
; end of _initBlock_0
;__Lib_System_105_107.c,388 :: __Lib_System_105_107_APBAHBPrescTable [16]
0x0528	0x00000000 ;__Lib_System_105_107_APBAHBPrescTable+0
0x052C	0x04030201 ;__Lib_System_105_107_APBAHBPrescTable+4
0x0530	0x04030201 ;__Lib_System_105_107_APBAHBPrescTable+8
0x0534	0x09080706 ;__Lib_System_105_107_APBAHBPrescTable+12
; end of __Lib_System_105_107_APBAHBPrescTable
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0150      [24]    _update_PD_LED
0x0168     [108]    __Lib_System_105_107_SystemClockSetDefault
0x01D4      [58]    ___FillZeros
0x0210      [20]    ___CC2DW
0x0224      [20]    __Lib_System_105_107_InitialSetUpFosc
0x0238       [8]    ___GenExcept
0x0240     [344]    __Lib_System_105_107_InitialSetUpRCCRCC2
0x0398     [400]    _main
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x20000000       [1]    _PD_LOW_NUM
0x20000001       [1]    _PE_display_mode
0x20000004       [4]    ___System_CLOCK_IN_KHZ
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x020E       [1]    ?ICS_PD_LOW_NUM
0x020F       [1]    ?ICS_PE_display_mode
0x0528      [16]    __Lib_System_105_107_APBAHBPrescTable
