

================================================================
== Vitis HLS Report for 'preProcessing'
================================================================
* Date:           Thu Aug  3 15:02:53 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        SHA512_01
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.898 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------+-------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                            |                                                 |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                          Instance                          |                      Module                     |   min   |   max   |    min    |    max    | min | max |   Type  |
        +------------------------------------------------------------+-------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1_fu_267  |preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1  |       16|       16|  64.000 ns|  64.000 ns|   16|   16|       no|
        +------------------------------------------------------------+-------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP_PREPROCESSING_MAIN  |        ?|        ?|    2 ~ 22|          -|          -|     ?|        no|
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      226|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|      518|     5433|    -|
|Memory               |        0|     -|      256|      257|    0|
|Multiplexer          |        -|     -|        -|      203|    -|
|Register             |        -|     -|     1422|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|     2196|     6119|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------+-------------------------------------------------+---------+----+-----+------+-----+
    |                          Instance                          |                      Module                     | BRAM_18K| DSP|  FF |  LUT | URAM|
    +------------------------------------------------------------+-------------------------------------------------+---------+----+-----+------+-----+
    |grp_preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1_fu_267  |preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1  |        0|   0|  518|  5433|    0|
    +------------------------------------------------------------+-------------------------------------------------+---------+----+-----+------+-----+
    |Total                                                       |                                                 |        0|   0|  518|  5433|    0|
    +------------------------------------------------------------+-------------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------------+-------------------------------------------+---------+-----+-----+-----+------+-----+------+-------------+
    |      Memory     |                   Module                  | BRAM_18K|  FF | LUT | URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+-------------------------------------------+---------+-----+-----+-----+------+-----+------+-------------+
    |inputBuffer_V_U  |preProcessing_inputBuffer_V_RAM_AUTO_1R1W  |        0|  256|  257|    0|     2|  512|     1|         1024|
    +-----------------+-------------------------------------------+---------+-----+-----+-----+------+-----+------+-------------+
    |Total            |                                           |        0|  256|  257|    0|     2|  512|     1|         1024|
    +-----------------+-------------------------------------------+---------+-----+-----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+----+---+-----+------------+------------+
    |          Variable Name         | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+----+---+-----+------------+------------+
    |bufferIndex_V_2_fu_563_p2       |         +|   0|  0|    9|           2|           1|
    |len_V_1_fu_406_p2               |         +|   0|  0|  135|         128|           7|
    |ap_block_state9                 |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op65_write_state2  |       and|   0|  0|    2|           1|           1|
    |icmp_ln1065_1_fu_412_p2         |      icmp|   0|  0|    8|           2|           3|
    |icmp_ln1065_fu_427_p2           |      icmp|   0|  0|   50|         128|           1|
    |icmp_ln1069_fu_437_p2           |      icmp|   0|  0|   10|           7|           1|
    |ap_block_state1                 |        or|   0|  0|    2|           1|           1|
    |ap_block_state2                 |        or|   0|  0|    2|           1|           1|
    |ap_block_state3                 |        or|   0|  0|    2|           1|           1|
    |ap_block_state5                 |        or|   0|  0|    2|           1|           1|
    |ap_block_state8                 |        or|   0|  0|    2|           1|           1|
    +--------------------------------+----------+----+---+-----+------------+------------+
    |Total                           |          |   0|  0|  226|         274|          20|
    +--------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+------+-----------+
    |          Name          | LUT| Input Size| Bits | Total Bits|
    +------------------------+----+-----------+------+-----------+
    |ap_NS_fsm               |  54|         10|     1|         10|
    |ap_done                 |   9|          2|     1|          2|
    |blk_strm_blk_n          |   9|          2|     1|          2|
    |blk_strm_din            |  26|          5|  1024|       5120|
    |bufferIndex_V_fu_130    |   9|          2|     2|          4|
    |end_nblk_strm31_blk_n   |   9|          2|     1|          2|
    |end_nblk_strm31_din     |  14|          3|     1|          3|
    |inputBuffer_V_address0  |  14|          3|     1|          3|
    |inputBuffer_V_address1  |  14|          3|     1|          3|
    |input_r_TDATA_blk_n     |   9|          2|     1|          2|
    |len_V_fu_134            |   9|          2|   128|        256|
    |real_start              |   9|          2|     1|          2|
    |tid_strm36_blk_n        |   9|          2|     1|          2|
    |tkeep_strm35_blk_n      |   9|          2|     1|          2|
    +------------------------+----+-----------+------+-----------+
    |Total                   | 203|         42|  1165|       5413|
    +------------------------+----+-----------+------+-----------+

    * Register: 
    +-------------------------------------------------------------------------+-----+----+-----+-----------+
    |                                   Name                                  |  FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                                                |    9|   0|    9|          0|
    |ap_done_reg                                                              |    1|   0|    1|          0|
    |bufferIndex_V_fu_130                                                     |    2|   0|    2|          0|
    |grp_preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1_fu_267_ap_start_reg  |    1|   0|    1|          0|
    |icmp_ln1065_1_reg_898                                                    |    1|   0|    1|          0|
    |icmp_ln1069_reg_910                                                      |    1|   0|    1|          0|
    |inp512c_V_2_reg_914                                                      |  512|   0|  512|          0|
    |len_V_1_reg_893                                                          |  128|   0|  128|          0|
    |len_V_fu_134                                                             |  128|   0|  128|          0|
    |start_once_reg                                                           |    1|   0|    1|          0|
    |tmp_13_reg_927                                                           |   64|   0|   64|          0|
    |tmp_tdata_V_reg_884                                                      |  512|   0|  512|          0|
    |tmp_tlast_V_reg_889                                                      |    1|   0|    1|          0|
    |trunc_ln232_reg_902                                                      |   61|   0|   61|          0|
    +-------------------------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                                    | 1422|   0| 1422|          0|
    +-------------------------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+------+------------+-----------------+--------------+
|            RTL Ports           | Dir | Bits |  Protocol  |  Source Object  |    C Type    |
+--------------------------------+-----+------+------------+-----------------+--------------+
|ap_clk                          |   in|     1|  ap_ctrl_hs|    preProcessing|  return value|
|ap_rst                          |   in|     1|  ap_ctrl_hs|    preProcessing|  return value|
|ap_start                        |   in|     1|  ap_ctrl_hs|    preProcessing|  return value|
|start_full_n                    |   in|     1|  ap_ctrl_hs|    preProcessing|  return value|
|ap_done                         |  out|     1|  ap_ctrl_hs|    preProcessing|  return value|
|ap_continue                     |   in|     1|  ap_ctrl_hs|    preProcessing|  return value|
|ap_idle                         |  out|     1|  ap_ctrl_hs|    preProcessing|  return value|
|ap_ready                        |  out|     1|  ap_ctrl_hs|    preProcessing|  return value|
|start_out                       |  out|     1|  ap_ctrl_hs|    preProcessing|  return value|
|start_write                     |  out|     1|  ap_ctrl_hs|    preProcessing|  return value|
|input_r_TDATA                   |   in|   584|        axis|          input_r|       pointer|
|input_r_TVALID                  |   in|     1|        axis|          input_r|       pointer|
|input_r_TREADY                  |  out|     1|        axis|          input_r|       pointer|
|blk_strm_din                    |  out|  1024|     ap_fifo|         blk_strm|       pointer|
|blk_strm_num_data_valid         |   in|     6|     ap_fifo|         blk_strm|       pointer|
|blk_strm_fifo_cap               |   in|     6|     ap_fifo|         blk_strm|       pointer|
|blk_strm_full_n                 |   in|     1|     ap_fifo|         blk_strm|       pointer|
|blk_strm_write                  |  out|     1|     ap_fifo|         blk_strm|       pointer|
|end_nblk_strm31_din             |  out|     1|     ap_fifo|  end_nblk_strm31|       pointer|
|end_nblk_strm31_num_data_valid  |   in|     6|     ap_fifo|  end_nblk_strm31|       pointer|
|end_nblk_strm31_fifo_cap        |   in|     6|     ap_fifo|  end_nblk_strm31|       pointer|
|end_nblk_strm31_full_n          |   in|     1|     ap_fifo|  end_nblk_strm31|       pointer|
|end_nblk_strm31_write           |  out|     1|     ap_fifo|  end_nblk_strm31|       pointer|
|tkeep_strm35_din                |  out|    64|     ap_fifo|     tkeep_strm35|       pointer|
|tkeep_strm35_num_data_valid     |   in|     6|     ap_fifo|     tkeep_strm35|       pointer|
|tkeep_strm35_fifo_cap           |   in|     6|     ap_fifo|     tkeep_strm35|       pointer|
|tkeep_strm35_full_n             |   in|     1|     ap_fifo|     tkeep_strm35|       pointer|
|tkeep_strm35_write              |  out|     1|     ap_fifo|     tkeep_strm35|       pointer|
|tid_strm36_din                  |  out|     6|     ap_fifo|       tid_strm36|       pointer|
|tid_strm36_num_data_valid       |   in|     6|     ap_fifo|       tid_strm36|       pointer|
|tid_strm36_fifo_cap             |   in|     6|     ap_fifo|       tid_strm36|       pointer|
|tid_strm36_full_n               |   in|     1|     ap_fifo|       tid_strm36|       pointer|
|tid_strm36_write                |  out|     1|     ap_fifo|       tid_strm36|       pointer|
+--------------------------------+-----+------+------------+-----------------+--------------+

