
mega32u4_DPS.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000000  00800100  00800100  0000030a  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000296  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000003  00800100  00800100  0000030a  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  0000030a  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  0000033c  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000040  00000000  00000000  0000037c  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00000326  00000000  00000000  000003bc  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000001a2  00000000  00000000  000006e2  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000001c8  00000000  00000000  00000884  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000000ac  00000000  00000000  00000a4c  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000029e  00000000  00000000  00000af8  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000001c6  00000000  00000000  00000d96  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000030  00000000  00000000  00000f5c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 56 00 	jmp	0xac	; 0xac <__ctors_end>
   4:	0c 94 68 00 	jmp	0xd0	; 0xd0 <__bad_interrupt>
   8:	0c 94 68 00 	jmp	0xd0	; 0xd0 <__bad_interrupt>
   c:	0c 94 68 00 	jmp	0xd0	; 0xd0 <__bad_interrupt>
  10:	0c 94 68 00 	jmp	0xd0	; 0xd0 <__bad_interrupt>
  14:	0c 94 68 00 	jmp	0xd0	; 0xd0 <__bad_interrupt>
  18:	0c 94 68 00 	jmp	0xd0	; 0xd0 <__bad_interrupt>
  1c:	0c 94 68 00 	jmp	0xd0	; 0xd0 <__bad_interrupt>
  20:	0c 94 68 00 	jmp	0xd0	; 0xd0 <__bad_interrupt>
  24:	0c 94 68 00 	jmp	0xd0	; 0xd0 <__bad_interrupt>
  28:	0c 94 68 00 	jmp	0xd0	; 0xd0 <__bad_interrupt>
  2c:	0c 94 68 00 	jmp	0xd0	; 0xd0 <__bad_interrupt>
  30:	0c 94 68 00 	jmp	0xd0	; 0xd0 <__bad_interrupt>
  34:	0c 94 68 00 	jmp	0xd0	; 0xd0 <__bad_interrupt>
  38:	0c 94 68 00 	jmp	0xd0	; 0xd0 <__bad_interrupt>
  3c:	0c 94 68 00 	jmp	0xd0	; 0xd0 <__bad_interrupt>
  40:	0c 94 68 00 	jmp	0xd0	; 0xd0 <__bad_interrupt>
  44:	0c 94 68 00 	jmp	0xd0	; 0xd0 <__bad_interrupt>
  48:	0c 94 68 00 	jmp	0xd0	; 0xd0 <__bad_interrupt>
  4c:	0c 94 68 00 	jmp	0xd0	; 0xd0 <__bad_interrupt>
  50:	0c 94 68 00 	jmp	0xd0	; 0xd0 <__bad_interrupt>
  54:	0c 94 68 00 	jmp	0xd0	; 0xd0 <__bad_interrupt>
  58:	0c 94 68 00 	jmp	0xd0	; 0xd0 <__bad_interrupt>
  5c:	0c 94 68 00 	jmp	0xd0	; 0xd0 <__bad_interrupt>
  60:	0c 94 68 00 	jmp	0xd0	; 0xd0 <__bad_interrupt>
  64:	0c 94 f2 00 	jmp	0x1e4	; 0x1e4 <__vector_25>
  68:	0c 94 68 00 	jmp	0xd0	; 0xd0 <__bad_interrupt>
  6c:	0c 94 68 00 	jmp	0xd0	; 0xd0 <__bad_interrupt>
  70:	0c 94 68 00 	jmp	0xd0	; 0xd0 <__bad_interrupt>
  74:	0c 94 68 00 	jmp	0xd0	; 0xd0 <__bad_interrupt>
  78:	0c 94 68 00 	jmp	0xd0	; 0xd0 <__bad_interrupt>
  7c:	0c 94 68 00 	jmp	0xd0	; 0xd0 <__bad_interrupt>
  80:	0c 94 68 00 	jmp	0xd0	; 0xd0 <__bad_interrupt>
  84:	0c 94 68 00 	jmp	0xd0	; 0xd0 <__bad_interrupt>
  88:	0c 94 68 00 	jmp	0xd0	; 0xd0 <__bad_interrupt>
  8c:	0c 94 68 00 	jmp	0xd0	; 0xd0 <__bad_interrupt>
  90:	0c 94 68 00 	jmp	0xd0	; 0xd0 <__bad_interrupt>
  94:	0c 94 68 00 	jmp	0xd0	; 0xd0 <__bad_interrupt>
  98:	0c 94 68 00 	jmp	0xd0	; 0xd0 <__bad_interrupt>
  9c:	0c 94 68 00 	jmp	0xd0	; 0xd0 <__bad_interrupt>
  a0:	0c 94 68 00 	jmp	0xd0	; 0xd0 <__bad_interrupt>
  a4:	0c 94 68 00 	jmp	0xd0	; 0xd0 <__bad_interrupt>
  a8:	0c 94 68 00 	jmp	0xd0	; 0xd0 <__bad_interrupt>

000000ac <__ctors_end>:
  ac:	11 24       	eor	r1, r1
  ae:	1f be       	out	0x3f, r1	; 63
  b0:	cf ef       	ldi	r28, 0xFF	; 255
  b2:	da e0       	ldi	r29, 0x0A	; 10
  b4:	de bf       	out	0x3e, r29	; 62
  b6:	cd bf       	out	0x3d, r28	; 61

000000b8 <__do_clear_bss>:
  b8:	21 e0       	ldi	r18, 0x01	; 1
  ba:	a0 e0       	ldi	r26, 0x00	; 0
  bc:	b1 e0       	ldi	r27, 0x01	; 1
  be:	01 c0       	rjmp	.+2      	; 0xc2 <.do_clear_bss_start>

000000c0 <.do_clear_bss_loop>:
  c0:	1d 92       	st	X+, r1

000000c2 <.do_clear_bss_start>:
  c2:	a3 30       	cpi	r26, 0x03	; 3
  c4:	b2 07       	cpc	r27, r18
  c6:	e1 f7       	brne	.-8      	; 0xc0 <.do_clear_bss_loop>
  c8:	0e 94 db 00 	call	0x1b6	; 0x1b6 <main>
  cc:	0c 94 49 01 	jmp	0x292	; 0x292 <_exit>

000000d0 <__bad_interrupt>:
  d0:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000d4 <_Z8SPI_initv>:
}


//----------------------------user defined functions---------------------------------
void SPI_init(){	//initialize SPI as master
	PRR0 &= ~(1<<PRSPI); //enable SPI module in PRR; page 167; Page 43
  d4:	e4 e6       	ldi	r30, 0x64	; 100
  d6:	f0 e0       	ldi	r31, 0x00	; 0
  d8:	80 81       	ld	r24, Z
  da:	8b 7f       	andi	r24, 0xFB	; 251
  dc:	80 83       	st	Z, r24
	
	SPCR |= 1<<SPIE;	//enable SPI interrupt; page 171
  de:	8c b5       	in	r24, 0x2c	; 44
  e0:	80 68       	ori	r24, 0x80	; 128
  e2:	8c bd       	out	0x2c, r24	; 44
	SPCR &= ~(1<<DORD);	//MSB to be transmitted first; page 171		
  e4:	8c b5       	in	r24, 0x2c	; 44
  e6:	8f 7d       	andi	r24, 0xDF	; 223
  e8:	8c bd       	out	0x2c, r24	; 44
	SPCR |= (1<<MSTR);	//enable master mode; page 171
  ea:	8c b5       	in	r24, 0x2c	; 44
  ec:	80 61       	ori	r24, 0x10	; 16
  ee:	8c bd       	out	0x2c, r24	; 44
	SPCR &= ~(1<<CPOL | 1<<CPHA);	//SPI clk is low when idle; Data is valid on leading edge; page 171
  f0:	8c b5       	in	r24, 0x2c	; 44
  f2:	83 7f       	andi	r24, 0xF3	; 243
  f4:	8c bd       	out	0x2c, r24	; 44
	DDRB |= 1<<DDB1 | 1<<DDB2;	//set PB2/MOSI and PB1/SCK as output
  f6:	84 b1       	in	r24, 0x04	; 4
  f8:	86 60       	ori	r24, 0x06	; 6
  fa:	84 b9       	out	0x04, r24	; 4
									// MISO is override as Input; p168
	
	SPCR &= ~(1<<SPR1 | 1<<SPR0);
  fc:	8c b5       	in	r24, 0x2c	; 44
  fe:	8c 7f       	andi	r24, 0xFC	; 252
 100:	8c bd       	out	0x2c, r24	; 44
	SPSR |= 1<<SPI2X;	//set SPI CLK frequency; p172; f_clk = f_osc/2
 102:	8d b5       	in	r24, 0x2d	; 45
 104:	81 60       	ori	r24, 0x01	; 1
 106:	8d bd       	out	0x2d, r24	; 45
									
	SPCR |= 1<<SPE;	//enable SPI module in SPI control Register; page 171
 108:	8c b5       	in	r24, 0x2c	; 44
 10a:	80 64       	ori	r24, 0x40	; 64
 10c:	8c bd       	out	0x2c, r24	; 44
 10e:	08 95       	ret

00000110 <_Z6SPI_TXhhh>:

//PORT = one of the four phase shifter to have LE pulse applied
//DPS_cmd = desired phase shift
//bit_sh = number of bit shift (left) to the DPS_cmd
void SPI_TX(uint8_t PORT, uint8_t DPS_cmd, uint8_t bit_sh){	
	DPS_cmd = DPS_cmd << bit_sh;	//shift bit according to the phase shifter datasheet
 110:	70 e0       	ldi	r23, 0x00	; 0
 112:	02 c0       	rjmp	.+4      	; 0x118 <_Z6SPI_TXhhh+0x8>
 114:	66 0f       	add	r22, r22
 116:	77 1f       	adc	r23, r23
 118:	4a 95       	dec	r20
 11a:	e2 f7       	brpl	.-8      	; 0x114 <_Z6SPI_TXhhh+0x4>
	
	SPDR = DPS_cmd;	//place data to SPI data buffer to start sending the data
 11c:	6e bd       	out	0x2e, r22	; 46
	//SPIF bit is set when a SPI transfer is complete; p158
	//SPIF bit is cleared by reading SPSR register with SPIF set, then accessing SPDR; page 158
	while(!(SPSR & (1<<SPIF))){
 11e:	0d b4       	in	r0, 0x2d	; 45
 120:	07 fe       	sbrs	r0, 7
 122:	fd cf       	rjmp	.-6      	; 0x11e <_Z6SPI_TXhhh+0xe>
	//selectively apply LE pulse after data is transmitted	
	/* delay is required by the phase shifter, but the hardware cannot create a pulse that is as short as 1 cpu cycle
	   assuming the clk is running at 16MHz because of the parasitic capacitance; consider adding an amp as a buffer
	   to remove the charges faster;
	   _delay_loop_1(count) time = 1/CPU_clk*3*count; or 3 CPU_clk time per loop  */	
	if(PORT == PORT1){	//LE1
 124:	81 30       	cpi	r24, 0x01	; 1
 126:	29 f4       	brne	.+10     	; 0x132 <_Z6SPI_TXhhh+0x22>
		PINB |= 1<<PINB6;	//toggle high
 128:	1e 9a       	sbi	0x03, 6	; 3
	__asm__ volatile (
		"1: dec %0" "\n\t"
		"brne 1b"
		: "=r" (__count)
		: "0" (__count)
	);
 12a:	8a 95       	dec	r24
 12c:	f1 f7       	brne	.-4      	; 0x12a <_Z6SPI_TXhhh+0x1a>
		_delay_loop_1(LE_t);
		//_NOP();	//delay by 1 cpu cycle
		PINB |= 1<<PINB6;	//toggle low
 12e:	1e 9a       	sbi	0x03, 6	; 3
 130:	08 95       	ret
	} else if (PORT == PORT2){	//LE2
 132:	82 30       	cpi	r24, 0x02	; 2
 134:	31 f4       	brne	.+12     	; 0x142 <_Z6SPI_TXhhh+0x32>
		PINB |= 1<<PINB5;	//toggle high
 136:	1d 9a       	sbi	0x03, 5	; 3
 138:	81 e0       	ldi	r24, 0x01	; 1
 13a:	8a 95       	dec	r24
 13c:	f1 f7       	brne	.-4      	; 0x13a <_Z6SPI_TXhhh+0x2a>
		_delay_loop_1(LE_t);
		PINB |= 1<<PINB5;	//toggle low
 13e:	1d 9a       	sbi	0x03, 5	; 3
 140:	08 95       	ret
	} else if (PORT == PORT3){	//LE3
 142:	83 30       	cpi	r24, 0x03	; 3
 144:	31 f4       	brne	.+12     	; 0x152 <_Z6SPI_TXhhh+0x42>
		PINB |= 1<<PINB4;	//toggle high		
 146:	1c 9a       	sbi	0x03, 4	; 3
 148:	81 e0       	ldi	r24, 0x01	; 1
 14a:	8a 95       	dec	r24
 14c:	f1 f7       	brne	.-4      	; 0x14a <_Z6SPI_TXhhh+0x3a>
		_delay_loop_1(LE_t);
		PINB |= 1<<PINB4;	//toggle low
 14e:	1c 9a       	sbi	0x03, 4	; 3
 150:	08 95       	ret
	} else if (PORT == PORT4){	//LE4
 152:	84 30       	cpi	r24, 0x04	; 4
 154:	29 f4       	brne	.+10     	; 0x160 <_Z6SPI_TXhhh+0x50>
		PINB |= 1<<PINB7;	//toggle high		
 156:	1f 9a       	sbi	0x03, 7	; 3
 158:	81 e0       	ldi	r24, 0x01	; 1
 15a:	8a 95       	dec	r24
 15c:	f1 f7       	brne	.-4      	; 0x15a <_Z6SPI_TXhhh+0x4a>
		_delay_loop_1(LE_t);
		PINB |= 1<<PINB7;	//toggle low
 15e:	1f 9a       	sbi	0x03, 7	; 3
 160:	08 95       	ret

00000162 <_Z11USART1_inith>:
	}	
}

void USART1_init(uint8_t baud_rate){	
	PRR1 &= ~(1<<PRUSART1);	//enable USART module in PRR; page43
 162:	e5 e6       	ldi	r30, 0x65	; 101
 164:	f0 e0       	ldi	r31, 0x00	; 0
 166:	90 81       	ld	r25, Z
 168:	9e 7f       	andi	r25, 0xFE	; 254
 16a:	90 83       	st	Z, r25
	UCSR1C &= ~((1<<UMSEL11) | (1<<UMSEL10));	//enable asynchronous mode in USART1; page 194
 16c:	ea ec       	ldi	r30, 0xCA	; 202
 16e:	f0 e0       	ldi	r31, 0x00	; 0
 170:	90 81       	ld	r25, Z
 172:	9f 73       	andi	r25, 0x3F	; 63
 174:	90 83       	st	Z, r25
	UCSR1C &= ~((1<<UPM11)|(1<<UPM10));	//disable parity check; page 195
 176:	90 81       	ld	r25, Z
 178:	9f 7c       	andi	r25, 0xCF	; 207
 17a:	90 83       	st	Z, r25
	UCSR1C &= ~(1<<USBS1);	//use 1 stop bit; page 195
 17c:	90 81       	ld	r25, Z
 17e:	97 7f       	andi	r25, 0xF7	; 247
 180:	90 83       	st	Z, r25
	UCSR1C |= ((1<<UCSZ11) | (1<<UCSZ10));	//use 8 character per frame; page 195
 182:	90 81       	ld	r25, Z
 184:	96 60       	ori	r25, 0x06	; 6
 186:	90 83       	st	Z, r25
	UCSR1B &= ~(1<<UCSZ12);	//use 8 character per frame; page 195
 188:	a9 ec       	ldi	r26, 0xC9	; 201
 18a:	b0 e0       	ldi	r27, 0x00	; 0
 18c:	9c 91       	ld	r25, X
 18e:	9b 7f       	andi	r25, 0xFB	; 251
 190:	9c 93       	st	X, r25
	UCSR1C &= ~(1<<UCPOL1);		//Clk polarity; write zero when using asynchronous mode; page 195
 192:	90 81       	ld	r25, Z
 194:	9e 7f       	andi	r25, 0xFE	; 254
 196:	90 83       	st	Z, r25
	UBRR1 = baud_rate;	//set the baud_rate; page 196
 198:	90 e0       	ldi	r25, 0x00	; 0
 19a:	90 93 cd 00 	sts	0x00CD, r25
 19e:	80 93 cc 00 	sts	0x00CC, r24
	UCSR1B |= 1<<RXCIE1;	//enable RX complete Interrupt; page 193	
 1a2:	8c 91       	ld	r24, X
 1a4:	80 68       	ori	r24, 0x80	; 128
 1a6:	8c 93       	st	X, r24
	UCSR1B |= (1<<TXEN1);	//enable transmitter; page 194
 1a8:	8c 91       	ld	r24, X
 1aa:	88 60       	ori	r24, 0x08	; 8
 1ac:	8c 93       	st	X, r24
	UCSR1B |= (1<<RXEN1);	//enable receiver; page 194	
 1ae:	8c 91       	ld	r24, X
 1b0:	80 61       	ori	r24, 0x10	; 16
 1b2:	8c 93       	st	X, r24
 1b4:	08 95       	ret

000001b6 <main>:
void USART1_init(uint8_t baud_rate);	//user defined function; receive cmd from bluetooth
void USART1_TX(uint8_t TX_data);	//user defined function; test USART1 comm

int main(void){
				
	cli();//Disable Global Interrupt
 1b6:	f8 94       	cli
	SPI_init();
 1b8:	0e 94 6a 00 	call	0xd4	; 0xd4 <_Z8SPI_initv>
	USART1_init(103);	//9600 baud rate
 1bc:	87 e6       	ldi	r24, 0x67	; 103
 1be:	0e 94 b1 00 	call	0x162	; 0x162 <_Z11USART1_inith>
	sei();	//Enable Global Interrupt
 1c2:	78 94       	sei
	
	//short pulse to execute the cmd received by the phase shifter
	DDRB |= 1<<DDB6;	//LE1; set port as output
 1c4:	26 9a       	sbi	0x04, 6	; 4
	DDRB |= 1<<DDB5;	//LE2; set port as output
 1c6:	25 9a       	sbi	0x04, 5	; 4
	DDRB |= 1<<DDB4;	//LE3; set port as output
 1c8:	24 9a       	sbi	0x04, 4	; 4
	DDRB |= 1<<DDB7;	//LE4; set port as output
 1ca:	27 9a       	sbi	0x04, 7	; 4
	
	DDRB |= 1<<DDB0;	//debug; set port as output
 1cc:	20 9a       	sbi	0x04, 0	; 4
	
    while (1){							
		PINB |= 1<<PINB0;				
 1ce:	18 9a       	sbi	0x03, 0	; 3
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 1d0:	2f ef       	ldi	r18, 0xFF	; 255
 1d2:	81 ee       	ldi	r24, 0xE1	; 225
 1d4:	94 e0       	ldi	r25, 0x04	; 4
 1d6:	21 50       	subi	r18, 0x01	; 1
 1d8:	80 40       	sbci	r24, 0x00	; 0
 1da:	90 40       	sbci	r25, 0x00	; 0
 1dc:	e1 f7       	brne	.-8      	; 0x1d6 <main+0x20>
 1de:	00 c0       	rjmp	.+0      	; 0x1e0 <main+0x2a>
 1e0:	00 00       	nop
 1e2:	f5 cf       	rjmp	.-22     	; 0x1ce <main+0x18>

000001e4 <__vector_25>:
//}

//----------------------------Interrupt Routine---------------------------------
//USART1 Receive complete interrupt service routine
//send data using SPI to digital phase shifter here
ISR(USART1_RX_vect, ISR_BLOCK){		
 1e4:	1f 92       	push	r1
 1e6:	0f 92       	push	r0
 1e8:	0f b6       	in	r0, 0x3f	; 63
 1ea:	0f 92       	push	r0
 1ec:	11 24       	eor	r1, r1
 1ee:	2f 93       	push	r18
 1f0:	3f 93       	push	r19
 1f2:	4f 93       	push	r20
 1f4:	5f 93       	push	r21
 1f6:	6f 93       	push	r22
 1f8:	7f 93       	push	r23
 1fa:	8f 93       	push	r24
 1fc:	9f 93       	push	r25
 1fe:	af 93       	push	r26
 200:	bf 93       	push	r27
 202:	ef 93       	push	r30
 204:	ff 93       	push	r31
	++usart_byte_count;		//expect to receive 4 commands
 206:	80 91 02 01 	lds	r24, 0x0102
 20a:	8f 5f       	subi	r24, 0xFF	; 255
 20c:	80 93 02 01 	sts	0x0102, r24
	if(usart_byte_count == 1){
 210:	81 30       	cpi	r24, 0x01	; 1
 212:	59 f4       	brne	.+22     	; 0x22a <__vector_25+0x46>
		if(UDR1 == 0xFF){	//cmd sync
 214:	80 91 ce 00 	lds	r24, 0x00CE
 218:	8f 3f       	cpi	r24, 0xFF	; 255
 21a:	21 f4       	brne	.+8      	; 0x224 <__vector_25+0x40>
			cmd_start = true;
 21c:	81 e0       	ldi	r24, 0x01	; 1
 21e:	80 93 01 01 	sts	0x0101, r24
 222:	26 c0       	rjmp	.+76     	; 0x270 <__vector_25+0x8c>
		} else {	//reset count if no start of cmd detected
			usart_byte_count = 0;
 224:	10 92 02 01 	sts	0x0102, r1
 228:	23 c0       	rjmp	.+70     	; 0x270 <__vector_25+0x8c>
		}
	} else if(cmd_start){
 22a:	90 91 01 01 	lds	r25, 0x0101
 22e:	99 23       	and	r25, r25
 230:	f9 f0       	breq	.+62     	; 0x270 <__vector_25+0x8c>
		if(usart_byte_count == 2){			
 232:	82 30       	cpi	r24, 0x02	; 2
 234:	49 f4       	brne	.+18     	; 0x248 <__vector_25+0x64>
			if(UDR1 != DPS_addr){	//start off and wait for new packet if address does not match
 236:	80 91 ce 00 	lds	r24, 0x00CE
 23a:	81 30       	cpi	r24, 0x01	; 1
 23c:	c9 f0       	breq	.+50     	; 0x270 <__vector_25+0x8c>
				usart_byte_count = 0;	
 23e:	10 92 02 01 	sts	0x0102, r1
				cmd_start = false;
 242:	10 92 01 01 	sts	0x0101, r1
 246:	14 c0       	rjmp	.+40     	; 0x270 <__vector_25+0x8c>
			}
		} else if(usart_byte_count == 3){
 248:	83 30       	cpi	r24, 0x03	; 3
 24a:	29 f4       	brne	.+10     	; 0x256 <__vector_25+0x72>
			port_num = UDR1;	//read port number
 24c:	80 91 ce 00 	lds	r24, 0x00CE
 250:	80 93 00 01 	sts	0x0100, r24
 254:	0d c0       	rjmp	.+26     	; 0x270 <__vector_25+0x8c>
		} else if(usart_byte_count == 4){						
 256:	84 30       	cpi	r24, 0x04	; 4
 258:	59 f4       	brne	.+22     	; 0x270 <__vector_25+0x8c>
			SPI_TX(port_num, UDR1, bit_sh);		//read data from USART buffer 1 then send to DPS chip							
 25a:	60 91 ce 00 	lds	r22, 0x00CE
 25e:	42 e0       	ldi	r20, 0x02	; 2
 260:	80 91 00 01 	lds	r24, 0x0100
 264:	0e 94 88 00 	call	0x110	; 0x110 <_Z6SPI_TXhhh>
			usart_byte_count = 0;
 268:	10 92 02 01 	sts	0x0102, r1
			cmd_start = false;
 26c:	10 92 01 01 	sts	0x0101, r1
		}	//end of else if
	}	//end of else if
}	//end of ISR
 270:	ff 91       	pop	r31
 272:	ef 91       	pop	r30
 274:	bf 91       	pop	r27
 276:	af 91       	pop	r26
 278:	9f 91       	pop	r25
 27a:	8f 91       	pop	r24
 27c:	7f 91       	pop	r23
 27e:	6f 91       	pop	r22
 280:	5f 91       	pop	r21
 282:	4f 91       	pop	r20
 284:	3f 91       	pop	r19
 286:	2f 91       	pop	r18
 288:	0f 90       	pop	r0
 28a:	0f be       	out	0x3f, r0	; 63
 28c:	0f 90       	pop	r0
 28e:	1f 90       	pop	r1
 290:	18 95       	reti

00000292 <_exit>:
 292:	f8 94       	cli

00000294 <__stop_program>:
 294:	ff cf       	rjmp	.-2      	; 0x294 <__stop_program>
