--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
counter.twr -v 30 -l 30 counter_routed.ncd counter.pcf

Design file:              counter_routed.ncd
Physical constraint file: counter.pcf
Device,package,speed:     xc7k325t,ffg900,C,-2 (PRODUCTION 1.09 2013-06-08)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 200 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.800ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 200 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.400ns (Tmmcmpw_CLKIN1_200_250)
  Physical resource: clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKIN1
  Logical resource: clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y1.CLKIN1
  Clock network: CLK
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.400ns (Tmmcmpw_CLKIN1_200_250)
  Physical resource: clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKIN1
  Logical resource: clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y1.CLKIN1
  Clock network: CLK
--------------------------------------------------------------------------------
Slack: 3.929ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.071ns (933.707MHz) (Tmmcmper_CLKIN(Finmax))
  Physical resource: clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKIN1
  Logical resource: clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y1.CLKIN1
  Clock network: CLK
--------------------------------------------------------------------------------
Slack: 3.929ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.071ns (933.707MHz) (Tmmcmper_CLKFBOUT(Foutmax))
  Physical resource: clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKFBOUT
  Logical resource: clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKFBOUT
  Location pin: MMCME2_ADV_X1Y1.CLKFBOUT
  Clock network: clock_generator_0/clock_generator_0/SIG_MMCM1_CLKFBOUT
--------------------------------------------------------------------------------
Slack: 8.929ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.071ns (933.707MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKOUT0
  Logical resource: clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKOUT0
  Location pin: MMCME2_ADV_X1Y1.CLKOUT0
  Clock network: clock_generator_0/clock_generator_0/SIG_MMCM1_CLKOUT0
--------------------------------------------------------------------------------
Slack: 95.000ns (max period limit - period)
  Period: 5.000ns
  Max period limit: 100.000ns (10.000MHz) (Tmmcmper_CLKIN(Finmin))
  Physical resource: clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKIN1
  Logical resource: clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y1.CLKIN1
  Clock network: CLK
--------------------------------------------------------------------------------
Slack: 203.360ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 213.360ns (4.687MHz) (Tmmcmper_CLKOUT(Foutmin))
  Physical resource: clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKOUT0
  Logical resource: clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKOUT0
  Location pin: MMCME2_ADV_X1Y1.CLKOUT0
  Clock network: clock_generator_0/clock_generator_0/SIG_MMCM1_CLKOUT0
--------------------------------------------------------------------------------
Slack: 208.360ns (max period limit - period)
  Period: 5.000ns
  Max period limit: 213.360ns (4.687MHz) (Tmmcmper_CLKFBOUT(Foutmin))
  Physical resource: clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKFBOUT
  Logical resource: clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKFBOUT
  Location pin: MMCME2_ADV_X1Y1.CLKFBOUT
  Clock network: clock_generator_0/clock_generator_0/SIG_MMCM1_CLKFBOUT
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0_0 = 
PERIOD TIMEGRP         
"clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0_0"         
TS_sys_clk_pin * 0.5 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1143376 paths analyzed, 29973 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------
Slack:                  0.017ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i (FF)
  Destination:          microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_10 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.562ns (Levels of Logic = 3)
  Clock Path Skew:      -0.360ns (1.093 - 1.453)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i to microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_10
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X19Y126.CQ            Tcko                  0.223   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i
    SLICE_X22Y160.D2            net (fanout=34)       1.424   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i
    SLICE_X22Y160.COUT          Topcyd                0.223   axi4lite_0_S_ARADDR[8]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X22Y161.CIN           net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X22Y161.DMUX          Tcind                 0.234   axi4lite_0_S_ARADDR[12]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X10Y134.B4            net (fanout=130)      0.956   microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_Addr[19]
    SLICE_X10Y134.B             Tilo                  0.043   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[19]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc111
    RAMB36_X2Y45.ADDRARDADDRU10 net (fanout=128)      6.043   microblaze_0_i_bram_ctrl_1_BRAM_PORT_BRAM_Addr[19]
    RAMB36_X2Y45.CLKARDCLKU     Trcck_ADDRA           0.416   microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_10
                                                              microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_10
    --------------------------------------------------------  ---------------------------
    Total                                             9.562ns (1.139ns logic, 8.423ns route)
                                                              (11.9% logic, 88.1% route)

--------------------------------------------------------------------------------
Slack:                  0.017ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i (FF)
  Destination:          microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_10 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.562ns (Levels of Logic = 3)
  Clock Path Skew:      -0.360ns (1.093 - 1.453)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i to microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_10
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X19Y126.CQ            Tcko                  0.223   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i
    SLICE_X22Y160.D2            net (fanout=34)       1.424   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i
    SLICE_X22Y160.COUT          Topcyd                0.223   axi4lite_0_S_ARADDR[8]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X22Y161.CIN           net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X22Y161.DMUX          Tcind                 0.234   axi4lite_0_S_ARADDR[12]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X10Y134.B4            net (fanout=130)      0.956   microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_Addr[19]
    SLICE_X10Y134.B             Tilo                  0.043   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[19]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc111
    RAMB36_X2Y45.ADDRARDADDRL10 net (fanout=128)      6.043   microblaze_0_i_bram_ctrl_1_BRAM_PORT_BRAM_Addr[19]
    RAMB36_X2Y45.CLKARDCLKL     Trcck_ADDRA           0.416   microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_10
                                                              microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_10
    --------------------------------------------------------  ---------------------------
    Total                                             9.562ns (1.139ns logic, 8.423ns route)
                                                              (11.9% logic, 88.1% route)

--------------------------------------------------------------------------------
Slack:                  0.022ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i (FF)
  Destination:          microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_10 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.557ns (Levels of Logic = 3)
  Clock Path Skew:      -0.360ns (1.093 - 1.453)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i to microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_10
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X19Y126.CQ            Tcko                  0.223   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i
    SLICE_X22Y160.C2            net (fanout=34)       1.416   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i
    SLICE_X22Y160.COUT          Topcyc                0.226   axi4lite_0_S_ARADDR[8]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[24].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X22Y161.CIN           net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X22Y161.DMUX          Tcind                 0.234   axi4lite_0_S_ARADDR[12]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X10Y134.B4            net (fanout=130)      0.956   microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_Addr[19]
    SLICE_X10Y134.B             Tilo                  0.043   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[19]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc111
    RAMB36_X2Y45.ADDRARDADDRU10 net (fanout=128)      6.043   microblaze_0_i_bram_ctrl_1_BRAM_PORT_BRAM_Addr[19]
    RAMB36_X2Y45.CLKARDCLKU     Trcck_ADDRA           0.416   microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_10
                                                              microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_10
    --------------------------------------------------------  ---------------------------
    Total                                             9.557ns (1.142ns logic, 8.415ns route)
                                                              (11.9% logic, 88.1% route)

--------------------------------------------------------------------------------
Slack:                  0.022ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i (FF)
  Destination:          microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_10 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.557ns (Levels of Logic = 3)
  Clock Path Skew:      -0.360ns (1.093 - 1.453)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i to microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_10
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X19Y126.CQ            Tcko                  0.223   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i
    SLICE_X22Y160.C2            net (fanout=34)       1.416   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i
    SLICE_X22Y160.COUT          Topcyc                0.226   axi4lite_0_S_ARADDR[8]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[24].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X22Y161.CIN           net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X22Y161.DMUX          Tcind                 0.234   axi4lite_0_S_ARADDR[12]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X10Y134.B4            net (fanout=130)      0.956   microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_Addr[19]
    SLICE_X10Y134.B             Tilo                  0.043   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[19]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc111
    RAMB36_X2Y45.ADDRARDADDRL10 net (fanout=128)      6.043   microblaze_0_i_bram_ctrl_1_BRAM_PORT_BRAM_Addr[19]
    RAMB36_X2Y45.CLKARDCLKL     Trcck_ADDRA           0.416   microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_10
                                                              microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_10
    --------------------------------------------------------  ---------------------------
    Total                                             9.557ns (1.142ns logic, 8.415ns route)
                                                              (11.9% logic, 88.1% route)

--------------------------------------------------------------------------------
Slack:                  0.023ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i (FF)
  Destination:          microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_10 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.556ns (Levels of Logic = 5)
  Clock Path Skew:      -0.360ns (1.093 - 1.453)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i to microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_10
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X19Y126.CQ            Tcko                  0.223   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i
    SLICE_X22Y158.D2            net (fanout=34)       1.310   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i
    SLICE_X22Y158.COUT          Topcyd                0.223   axi4lite_0_S_ARADDR[0]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X22Y159.CIN           net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X22Y159.COUT          Tbyp                  0.054   axi4lite_0_S_ARADDR[4]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X22Y160.CIN           net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X22Y160.COUT          Tbyp                  0.054   axi4lite_0_S_ARADDR[8]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X22Y161.CIN           net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X22Y161.DMUX          Tcind                 0.234   axi4lite_0_S_ARADDR[12]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X10Y134.B4            net (fanout=130)      0.956   microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_Addr[19]
    SLICE_X10Y134.B             Tilo                  0.043   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[19]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc111
    RAMB36_X2Y45.ADDRARDADDRU10 net (fanout=128)      6.043   microblaze_0_i_bram_ctrl_1_BRAM_PORT_BRAM_Addr[19]
    RAMB36_X2Y45.CLKARDCLKU     Trcck_ADDRA           0.416   microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_10
                                                              microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_10
    --------------------------------------------------------  ---------------------------
    Total                                             9.556ns (1.247ns logic, 8.309ns route)
                                                              (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Slack:                  0.023ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i (FF)
  Destination:          microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_10 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.556ns (Levels of Logic = 5)
  Clock Path Skew:      -0.360ns (1.093 - 1.453)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i to microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_10
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X19Y126.CQ            Tcko                  0.223   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i
    SLICE_X22Y158.D2            net (fanout=34)       1.310   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i
    SLICE_X22Y158.COUT          Topcyd                0.223   axi4lite_0_S_ARADDR[0]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X22Y159.CIN           net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X22Y159.COUT          Tbyp                  0.054   axi4lite_0_S_ARADDR[4]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X22Y160.CIN           net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X22Y160.COUT          Tbyp                  0.054   axi4lite_0_S_ARADDR[8]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X22Y161.CIN           net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X22Y161.DMUX          Tcind                 0.234   axi4lite_0_S_ARADDR[12]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X10Y134.B4            net (fanout=130)      0.956   microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_Addr[19]
    SLICE_X10Y134.B             Tilo                  0.043   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[19]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc111
    RAMB36_X2Y45.ADDRARDADDRL10 net (fanout=128)      6.043   microblaze_0_i_bram_ctrl_1_BRAM_PORT_BRAM_Addr[19]
    RAMB36_X2Y45.CLKARDCLKL     Trcck_ADDRA           0.416   microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_10
                                                              microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_10
    --------------------------------------------------------  ---------------------------
    Total                                             9.556ns (1.247ns logic, 8.309ns route)
                                                              (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Slack:                  0.028ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i (FF)
  Destination:          microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_10 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.551ns (Levels of Logic = 5)
  Clock Path Skew:      -0.360ns (1.093 - 1.453)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i to microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_10
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X19Y126.CQ            Tcko                  0.223   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i
    SLICE_X22Y158.C2            net (fanout=34)       1.302   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i
    SLICE_X22Y158.COUT          Topcyc                0.226   axi4lite_0_S_ARADDR[0]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.Use_Carry_Decoding.select_carry_in1
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X22Y159.CIN           net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X22Y159.COUT          Tbyp                  0.054   axi4lite_0_S_ARADDR[4]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X22Y160.CIN           net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X22Y160.COUT          Tbyp                  0.054   axi4lite_0_S_ARADDR[8]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X22Y161.CIN           net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X22Y161.DMUX          Tcind                 0.234   axi4lite_0_S_ARADDR[12]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X10Y134.B4            net (fanout=130)      0.956   microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_Addr[19]
    SLICE_X10Y134.B             Tilo                  0.043   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[19]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc111
    RAMB36_X2Y45.ADDRARDADDRU10 net (fanout=128)      6.043   microblaze_0_i_bram_ctrl_1_BRAM_PORT_BRAM_Addr[19]
    RAMB36_X2Y45.CLKARDCLKU     Trcck_ADDRA           0.416   microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_10
                                                              microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_10
    --------------------------------------------------------  ---------------------------
    Total                                             9.551ns (1.250ns logic, 8.301ns route)
                                                              (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------
Slack:                  0.028ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i (FF)
  Destination:          microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_10 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.551ns (Levels of Logic = 5)
  Clock Path Skew:      -0.360ns (1.093 - 1.453)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i to microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_10
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X19Y126.CQ            Tcko                  0.223   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i
    SLICE_X22Y158.C2            net (fanout=34)       1.302   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i
    SLICE_X22Y158.COUT          Topcyc                0.226   axi4lite_0_S_ARADDR[0]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.Use_Carry_Decoding.select_carry_in1
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X22Y159.CIN           net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X22Y159.COUT          Tbyp                  0.054   axi4lite_0_S_ARADDR[4]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X22Y160.CIN           net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X22Y160.COUT          Tbyp                  0.054   axi4lite_0_S_ARADDR[8]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X22Y161.CIN           net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X22Y161.DMUX          Tcind                 0.234   axi4lite_0_S_ARADDR[12]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X10Y134.B4            net (fanout=130)      0.956   microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_Addr[19]
    SLICE_X10Y134.B             Tilo                  0.043   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[19]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc111
    RAMB36_X2Y45.ADDRARDADDRL10 net (fanout=128)      6.043   microblaze_0_i_bram_ctrl_1_BRAM_PORT_BRAM_Addr[19]
    RAMB36_X2Y45.CLKARDCLKL     Trcck_ADDRA           0.416   microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_10
                                                              microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_10
    --------------------------------------------------------  ---------------------------
    Total                                             9.551ns (1.250ns logic, 8.301ns route)
                                                              (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------
Slack:                  0.038ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i (FF)
  Destination:          microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_10 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.541ns (Levels of Logic = 3)
  Clock Path Skew:      -0.360ns (1.093 - 1.453)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i to microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_10
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X19Y126.CQ            Tcko                  0.223   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i
    SLICE_X22Y160.B2            net (fanout=34)       1.327   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i
    SLICE_X22Y160.COUT          Topcyb                0.299   axi4lite_0_S_ARADDR[8]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[25].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X22Y161.CIN           net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X22Y161.DMUX          Tcind                 0.234   axi4lite_0_S_ARADDR[12]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X10Y134.B4            net (fanout=130)      0.956   microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_Addr[19]
    SLICE_X10Y134.B             Tilo                  0.043   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[19]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc111
    RAMB36_X2Y45.ADDRARDADDRU10 net (fanout=128)      6.043   microblaze_0_i_bram_ctrl_1_BRAM_PORT_BRAM_Addr[19]
    RAMB36_X2Y45.CLKARDCLKU     Trcck_ADDRA           0.416   microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_10
                                                              microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_10
    --------------------------------------------------------  ---------------------------
    Total                                             9.541ns (1.215ns logic, 8.326ns route)
                                                              (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------
Slack:                  0.038ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i (FF)
  Destination:          microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_10 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.541ns (Levels of Logic = 3)
  Clock Path Skew:      -0.360ns (1.093 - 1.453)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i to microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_10
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X19Y126.CQ            Tcko                  0.223   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i
    SLICE_X22Y160.B2            net (fanout=34)       1.327   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i
    SLICE_X22Y160.COUT          Topcyb                0.299   axi4lite_0_S_ARADDR[8]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[25].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X22Y161.CIN           net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X22Y161.DMUX          Tcind                 0.234   axi4lite_0_S_ARADDR[12]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X10Y134.B4            net (fanout=130)      0.956   microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_Addr[19]
    SLICE_X10Y134.B             Tilo                  0.043   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[19]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc111
    RAMB36_X2Y45.ADDRARDADDRL10 net (fanout=128)      6.043   microblaze_0_i_bram_ctrl_1_BRAM_PORT_BRAM_Addr[19]
    RAMB36_X2Y45.CLKARDCLKL     Trcck_ADDRA           0.416   microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_10
                                                              microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_10
    --------------------------------------------------------  ---------------------------
    Total                                             9.541ns (1.215ns logic, 8.326ns route)
                                                              (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------
Slack:                  0.043ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i (FF)
  Destination:          microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_10 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.536ns (Levels of Logic = 3)
  Clock Path Skew:      -0.360ns (1.093 - 1.453)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i to microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_10
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X19Y126.CQ            Tcko                  0.223   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i
    SLICE_X22Y160.D2            net (fanout=34)       1.424   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i
    SLICE_X22Y160.COUT          Topcyd                0.197   axi4lite_0_S_ARADDR[8]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT5
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X22Y161.CIN           net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X22Y161.DMUX          Tcind                 0.234   axi4lite_0_S_ARADDR[12]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X10Y134.B4            net (fanout=130)      0.956   microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_Addr[19]
    SLICE_X10Y134.B             Tilo                  0.043   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[19]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc111
    RAMB36_X2Y45.ADDRARDADDRU10 net (fanout=128)      6.043   microblaze_0_i_bram_ctrl_1_BRAM_PORT_BRAM_Addr[19]
    RAMB36_X2Y45.CLKARDCLKU     Trcck_ADDRA           0.416   microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_10
                                                              microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_10
    --------------------------------------------------------  ---------------------------
    Total                                             9.536ns (1.113ns logic, 8.423ns route)
                                                              (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------
Slack:                  0.043ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i (FF)
  Destination:          microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_10 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.536ns (Levels of Logic = 3)
  Clock Path Skew:      -0.360ns (1.093 - 1.453)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i to microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_10
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X19Y126.CQ            Tcko                  0.223   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i
    SLICE_X22Y160.D2            net (fanout=34)       1.424   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i
    SLICE_X22Y160.COUT          Topcyd                0.197   axi4lite_0_S_ARADDR[8]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT5
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X22Y161.CIN           net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X22Y161.DMUX          Tcind                 0.234   axi4lite_0_S_ARADDR[12]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X10Y134.B4            net (fanout=130)      0.956   microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_Addr[19]
    SLICE_X10Y134.B             Tilo                  0.043   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[19]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc111
    RAMB36_X2Y45.ADDRARDADDRL10 net (fanout=128)      6.043   microblaze_0_i_bram_ctrl_1_BRAM_PORT_BRAM_Addr[19]
    RAMB36_X2Y45.CLKARDCLKL     Trcck_ADDRA           0.416   microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_10
                                                              microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_10
    --------------------------------------------------------  ---------------------------
    Total                                             9.536ns (1.113ns logic, 8.423ns route)
                                                              (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------
Slack:                  0.046ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i (FF)
  Destination:          microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_10 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.533ns (Levels of Logic = 3)
  Clock Path Skew:      -0.360ns (1.093 - 1.453)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i to microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_10
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X19Y126.CQ            Tcko                  0.223   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i
    SLICE_X22Y160.A2            net (fanout=34)       1.329   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i
    SLICE_X22Y160.COUT          Topcya                0.289   axi4lite_0_S_ARADDR[8]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[26].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X22Y161.CIN           net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X22Y161.DMUX          Tcind                 0.234   axi4lite_0_S_ARADDR[12]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X10Y134.B4            net (fanout=130)      0.956   microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_Addr[19]
    SLICE_X10Y134.B             Tilo                  0.043   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[19]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc111
    RAMB36_X2Y45.ADDRARDADDRU10 net (fanout=128)      6.043   microblaze_0_i_bram_ctrl_1_BRAM_PORT_BRAM_Addr[19]
    RAMB36_X2Y45.CLKARDCLKU     Trcck_ADDRA           0.416   microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_10
                                                              microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_10
    --------------------------------------------------------  ---------------------------
    Total                                             9.533ns (1.205ns logic, 8.328ns route)
                                                              (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------
Slack:                  0.046ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i (FF)
  Destination:          microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_10 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.533ns (Levels of Logic = 3)
  Clock Path Skew:      -0.360ns (1.093 - 1.453)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i to microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_10
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X19Y126.CQ            Tcko                  0.223   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i
    SLICE_X22Y160.A2            net (fanout=34)       1.329   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i
    SLICE_X22Y160.COUT          Topcya                0.289   axi4lite_0_S_ARADDR[8]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[26].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X22Y161.CIN           net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X22Y161.DMUX          Tcind                 0.234   axi4lite_0_S_ARADDR[12]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X10Y134.B4            net (fanout=130)      0.956   microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_Addr[19]
    SLICE_X10Y134.B             Tilo                  0.043   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[19]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc111
    RAMB36_X2Y45.ADDRARDADDRL10 net (fanout=128)      6.043   microblaze_0_i_bram_ctrl_1_BRAM_PORT_BRAM_Addr[19]
    RAMB36_X2Y45.CLKARDCLKL     Trcck_ADDRA           0.416   microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_10
                                                              microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_10
    --------------------------------------------------------  ---------------------------
    Total                                             9.533ns (1.205ns logic, 8.328ns route)
                                                              (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------
Slack:                  0.047ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i (FF)
  Destination:          microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_10 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.532ns (Levels of Logic = 3)
  Clock Path Skew:      -0.360ns (1.093 - 1.453)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i to microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_10
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X19Y126.CQ            Tcko                  0.223   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i
    SLICE_X22Y160.C2            net (fanout=34)       1.416   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i
    SLICE_X22Y160.COUT          Topcyc                0.201   axi4lite_0_S_ARADDR[8]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[24].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT5
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X22Y161.CIN           net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X22Y161.DMUX          Tcind                 0.234   axi4lite_0_S_ARADDR[12]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X10Y134.B4            net (fanout=130)      0.956   microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_Addr[19]
    SLICE_X10Y134.B             Tilo                  0.043   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[19]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc111
    RAMB36_X2Y45.ADDRARDADDRL10 net (fanout=128)      6.043   microblaze_0_i_bram_ctrl_1_BRAM_PORT_BRAM_Addr[19]
    RAMB36_X2Y45.CLKARDCLKL     Trcck_ADDRA           0.416   microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_10
                                                              microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_10
    --------------------------------------------------------  ---------------------------
    Total                                             9.532ns (1.117ns logic, 8.415ns route)
                                                              (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------
Slack:                  0.047ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i (FF)
  Destination:          microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_10 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.532ns (Levels of Logic = 3)
  Clock Path Skew:      -0.360ns (1.093 - 1.453)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i to microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_10
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X19Y126.CQ            Tcko                  0.223   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i
    SLICE_X22Y160.C2            net (fanout=34)       1.416   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i
    SLICE_X22Y160.COUT          Topcyc                0.201   axi4lite_0_S_ARADDR[8]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[24].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT5
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X22Y161.CIN           net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X22Y161.DMUX          Tcind                 0.234   axi4lite_0_S_ARADDR[12]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X10Y134.B4            net (fanout=130)      0.956   microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_Addr[19]
    SLICE_X10Y134.B             Tilo                  0.043   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[19]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc111
    RAMB36_X2Y45.ADDRARDADDRU10 net (fanout=128)      6.043   microblaze_0_i_bram_ctrl_1_BRAM_PORT_BRAM_Addr[19]
    RAMB36_X2Y45.CLKARDCLKU     Trcck_ADDRA           0.416   microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_10
                                                              microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_10
    --------------------------------------------------------  ---------------------------
    Total                                             9.532ns (1.117ns logic, 8.415ns route)
                                                              (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------
Slack:                  0.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i (FF)
  Destination:          microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_10 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.530ns (Levels of Logic = 5)
  Clock Path Skew:      -0.360ns (1.093 - 1.453)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i to microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_10
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X19Y126.CQ            Tcko                  0.223   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i
    SLICE_X22Y158.D2            net (fanout=34)       1.310   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i
    SLICE_X22Y158.COUT          Topcyd                0.197   axi4lite_0_S_ARADDR[0]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT5
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X22Y159.CIN           net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X22Y159.COUT          Tbyp                  0.054   axi4lite_0_S_ARADDR[4]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X22Y160.CIN           net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X22Y160.COUT          Tbyp                  0.054   axi4lite_0_S_ARADDR[8]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X22Y161.CIN           net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X22Y161.DMUX          Tcind                 0.234   axi4lite_0_S_ARADDR[12]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X10Y134.B4            net (fanout=130)      0.956   microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_Addr[19]
    SLICE_X10Y134.B             Tilo                  0.043   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[19]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc111
    RAMB36_X2Y45.ADDRARDADDRU10 net (fanout=128)      6.043   microblaze_0_i_bram_ctrl_1_BRAM_PORT_BRAM_Addr[19]
    RAMB36_X2Y45.CLKARDCLKU     Trcck_ADDRA           0.416   microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_10
                                                              microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_10
    --------------------------------------------------------  ---------------------------
    Total                                             9.530ns (1.221ns logic, 8.309ns route)
                                                              (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------
Slack:                  0.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i (FF)
  Destination:          microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_10 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.530ns (Levels of Logic = 5)
  Clock Path Skew:      -0.360ns (1.093 - 1.453)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i to microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_10
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X19Y126.CQ            Tcko                  0.223   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i
    SLICE_X22Y158.D2            net (fanout=34)       1.310   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i
    SLICE_X22Y158.COUT          Topcyd                0.197   axi4lite_0_S_ARADDR[0]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT5
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X22Y159.CIN           net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X22Y159.COUT          Tbyp                  0.054   axi4lite_0_S_ARADDR[4]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X22Y160.CIN           net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X22Y160.COUT          Tbyp                  0.054   axi4lite_0_S_ARADDR[8]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X22Y161.CIN           net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X22Y161.DMUX          Tcind                 0.234   axi4lite_0_S_ARADDR[12]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X10Y134.B4            net (fanout=130)      0.956   microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_Addr[19]
    SLICE_X10Y134.B             Tilo                  0.043   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[19]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc111
    RAMB36_X2Y45.ADDRARDADDRL10 net (fanout=128)      6.043   microblaze_0_i_bram_ctrl_1_BRAM_PORT_BRAM_Addr[19]
    RAMB36_X2Y45.CLKARDCLKL     Trcck_ADDRA           0.416   microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_10
                                                              microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_10
    --------------------------------------------------------  ---------------------------
    Total                                             9.530ns (1.221ns logic, 8.309ns route)
                                                              (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------
Slack:                  0.053ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i (FF)
  Destination:          microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_10 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.526ns (Levels of Logic = 5)
  Clock Path Skew:      -0.360ns (1.093 - 1.453)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i to microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_10
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X19Y126.CQ            Tcko                  0.223   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i
    SLICE_X22Y158.C2            net (fanout=34)       1.302   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i
    SLICE_X22Y158.COUT          Topcyc                0.201   axi4lite_0_S_ARADDR[0]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ex_subtract_op<0>1
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X22Y159.CIN           net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X22Y159.COUT          Tbyp                  0.054   axi4lite_0_S_ARADDR[4]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X22Y160.CIN           net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X22Y160.COUT          Tbyp                  0.054   axi4lite_0_S_ARADDR[8]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X22Y161.CIN           net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X22Y161.DMUX          Tcind                 0.234   axi4lite_0_S_ARADDR[12]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X10Y134.B4            net (fanout=130)      0.956   microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_Addr[19]
    SLICE_X10Y134.B             Tilo                  0.043   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[19]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc111
    RAMB36_X2Y45.ADDRARDADDRU10 net (fanout=128)      6.043   microblaze_0_i_bram_ctrl_1_BRAM_PORT_BRAM_Addr[19]
    RAMB36_X2Y45.CLKARDCLKU     Trcck_ADDRA           0.416   microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_10
                                                              microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_10
    --------------------------------------------------------  ---------------------------
    Total                                             9.526ns (1.225ns logic, 8.301ns route)
                                                              (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Slack:                  0.053ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i (FF)
  Destination:          microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_10 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.526ns (Levels of Logic = 5)
  Clock Path Skew:      -0.360ns (1.093 - 1.453)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i to microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_10
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X19Y126.CQ            Tcko                  0.223   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i
    SLICE_X22Y158.C2            net (fanout=34)       1.302   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i
    SLICE_X22Y158.COUT          Topcyc                0.201   axi4lite_0_S_ARADDR[0]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ex_subtract_op<0>1
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X22Y159.CIN           net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X22Y159.COUT          Tbyp                  0.054   axi4lite_0_S_ARADDR[4]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X22Y160.CIN           net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X22Y160.COUT          Tbyp                  0.054   axi4lite_0_S_ARADDR[8]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X22Y161.CIN           net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X22Y161.DMUX          Tcind                 0.234   axi4lite_0_S_ARADDR[12]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X10Y134.B4            net (fanout=130)      0.956   microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_Addr[19]
    SLICE_X10Y134.B             Tilo                  0.043   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[19]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc111
    RAMB36_X2Y45.ADDRARDADDRL10 net (fanout=128)      6.043   microblaze_0_i_bram_ctrl_1_BRAM_PORT_BRAM_Addr[19]
    RAMB36_X2Y45.CLKARDCLKL     Trcck_ADDRA           0.416   microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_10
                                                              microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_10
    --------------------------------------------------------  ---------------------------
    Total                                             9.526ns (1.225ns logic, 8.301ns route)
                                                              (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Slack:                  0.057ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i (FF)
  Destination:          microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_10 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.522ns (Levels of Logic = 3)
  Clock Path Skew:      -0.360ns (1.093 - 1.453)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i to microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_10
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X19Y126.CQ            Tcko                  0.223   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i
    SLICE_X22Y160.A2            net (fanout=34)       1.329   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i
    SLICE_X22Y160.COUT          Topcya                0.278   axi4lite_0_S_ARADDR[8]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[26].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT5
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X22Y161.CIN           net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X22Y161.DMUX          Tcind                 0.234   axi4lite_0_S_ARADDR[12]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X10Y134.B4            net (fanout=130)      0.956   microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_Addr[19]
    SLICE_X10Y134.B             Tilo                  0.043   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[19]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc111
    RAMB36_X2Y45.ADDRARDADDRU10 net (fanout=128)      6.043   microblaze_0_i_bram_ctrl_1_BRAM_PORT_BRAM_Addr[19]
    RAMB36_X2Y45.CLKARDCLKU     Trcck_ADDRA           0.416   microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_10
                                                              microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_10
    --------------------------------------------------------  ---------------------------
    Total                                             9.522ns (1.194ns logic, 8.328ns route)
                                                              (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------
Slack:                  0.057ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i (FF)
  Destination:          microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_10 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.522ns (Levels of Logic = 3)
  Clock Path Skew:      -0.360ns (1.093 - 1.453)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i to microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_10
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X19Y126.CQ            Tcko                  0.223   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i
    SLICE_X22Y160.A2            net (fanout=34)       1.329   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i
    SLICE_X22Y160.COUT          Topcya                0.278   axi4lite_0_S_ARADDR[8]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[26].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT5
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X22Y161.CIN           net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X22Y161.DMUX          Tcind                 0.234   axi4lite_0_S_ARADDR[12]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X10Y134.B4            net (fanout=130)      0.956   microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_Addr[19]
    SLICE_X10Y134.B             Tilo                  0.043   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[19]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc111
    RAMB36_X2Y45.ADDRARDADDRL10 net (fanout=128)      6.043   microblaze_0_i_bram_ctrl_1_BRAM_PORT_BRAM_Addr[19]
    RAMB36_X2Y45.CLKARDCLKL     Trcck_ADDRA           0.416   microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_10
                                                              microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_10
    --------------------------------------------------------  ---------------------------
    Total                                             9.522ns (1.194ns logic, 8.328ns route)
                                                              (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------
Slack:                  0.079ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i (FF)
  Destination:          microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_10 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.500ns (Levels of Logic = 3)
  Clock Path Skew:      -0.360ns (1.093 - 1.453)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i to microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_10
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X19Y126.CQ            Tcko                  0.223   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i
    SLICE_X22Y160.B2            net (fanout=34)       1.327   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i
    SLICE_X22Y160.COUT          Topcyb                0.258   axi4lite_0_S_ARADDR[8]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[25].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT5
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X22Y161.CIN           net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X22Y161.DMUX          Tcind                 0.234   axi4lite_0_S_ARADDR[12]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X10Y134.B4            net (fanout=130)      0.956   microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_Addr[19]
    SLICE_X10Y134.B             Tilo                  0.043   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[19]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc111
    RAMB36_X2Y45.ADDRARDADDRL10 net (fanout=128)      6.043   microblaze_0_i_bram_ctrl_1_BRAM_PORT_BRAM_Addr[19]
    RAMB36_X2Y45.CLKARDCLKL     Trcck_ADDRA           0.416   microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_10
                                                              microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_10
    --------------------------------------------------------  ---------------------------
    Total                                             9.500ns (1.174ns logic, 8.326ns route)
                                                              (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------
Slack:                  0.079ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i (FF)
  Destination:          microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_10 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.500ns (Levels of Logic = 3)
  Clock Path Skew:      -0.360ns (1.093 - 1.453)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i to microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_10
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X19Y126.CQ            Tcko                  0.223   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i
    SLICE_X22Y160.B2            net (fanout=34)       1.327   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i
    SLICE_X22Y160.COUT          Topcyb                0.258   axi4lite_0_S_ARADDR[8]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[25].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT5
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X22Y161.CIN           net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X22Y161.DMUX          Tcind                 0.234   axi4lite_0_S_ARADDR[12]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X10Y134.B4            net (fanout=130)      0.956   microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_Addr[19]
    SLICE_X10Y134.B             Tilo                  0.043   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[19]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc111
    RAMB36_X2Y45.ADDRARDADDRU10 net (fanout=128)      6.043   microblaze_0_i_bram_ctrl_1_BRAM_PORT_BRAM_Addr[19]
    RAMB36_X2Y45.CLKARDCLKU     Trcck_ADDRA           0.416   microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_10
                                                              microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_10
    --------------------------------------------------------  ---------------------------
    Total                                             9.500ns (1.174ns logic, 8.326ns route)
                                                              (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------
Slack:                  0.095ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i (FF)
  Destination:          microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_10 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.484ns (Levels of Logic = 4)
  Clock Path Skew:      -0.360ns (1.093 - 1.453)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i to microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_10
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X19Y126.CQ            Tcko                  0.223   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i
    SLICE_X22Y159.B4            net (fanout=34)       1.216   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i
    SLICE_X22Y159.COUT          Topcyb                0.299   axi4lite_0_S_ARADDR[4]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[29].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X22Y160.CIN           net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X22Y160.COUT          Tbyp                  0.054   axi4lite_0_S_ARADDR[8]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X22Y161.CIN           net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X22Y161.DMUX          Tcind                 0.234   axi4lite_0_S_ARADDR[12]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X10Y134.B4            net (fanout=130)      0.956   microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_Addr[19]
    SLICE_X10Y134.B             Tilo                  0.043   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[19]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc111
    RAMB36_X2Y45.ADDRARDADDRU10 net (fanout=128)      6.043   microblaze_0_i_bram_ctrl_1_BRAM_PORT_BRAM_Addr[19]
    RAMB36_X2Y45.CLKARDCLKU     Trcck_ADDRA           0.416   microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_10
                                                              microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_10
    --------------------------------------------------------  ---------------------------
    Total                                             9.484ns (1.269ns logic, 8.215ns route)
                                                              (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Slack:                  0.095ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i (FF)
  Destination:          microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_10 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.484ns (Levels of Logic = 4)
  Clock Path Skew:      -0.360ns (1.093 - 1.453)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i to microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_10
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X19Y126.CQ            Tcko                  0.223   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i
    SLICE_X22Y159.B4            net (fanout=34)       1.216   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i
    SLICE_X22Y159.COUT          Topcyb                0.299   axi4lite_0_S_ARADDR[4]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[29].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X22Y160.CIN           net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X22Y160.COUT          Tbyp                  0.054   axi4lite_0_S_ARADDR[8]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X22Y161.CIN           net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X22Y161.DMUX          Tcind                 0.234   axi4lite_0_S_ARADDR[12]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X10Y134.B4            net (fanout=130)      0.956   microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_Addr[19]
    SLICE_X10Y134.B             Tilo                  0.043   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[19]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc111
    RAMB36_X2Y45.ADDRARDADDRL10 net (fanout=128)      6.043   microblaze_0_i_bram_ctrl_1_BRAM_PORT_BRAM_Addr[19]
    RAMB36_X2Y45.CLKARDCLKL     Trcck_ADDRA           0.416   microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_10
                                                              microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_10
    --------------------------------------------------------  ---------------------------
    Total                                             9.484ns (1.269ns logic, 8.215ns route)
                                                              (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Slack:                  0.105ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i (FF)
  Destination:          microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_10 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.474ns (Levels of Logic = 4)
  Clock Path Skew:      -0.360ns (1.093 - 1.453)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i to microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_10
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X19Y126.CQ            Tcko                  0.223   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i
    SLICE_X22Y159.A4            net (fanout=34)       1.216   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i
    SLICE_X22Y159.COUT          Topcya                0.289   axi4lite_0_S_ARADDR[4]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[30].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X22Y160.CIN           net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X22Y160.COUT          Tbyp                  0.054   axi4lite_0_S_ARADDR[8]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X22Y161.CIN           net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X22Y161.DMUX          Tcind                 0.234   axi4lite_0_S_ARADDR[12]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X10Y134.B4            net (fanout=130)      0.956   microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_Addr[19]
    SLICE_X10Y134.B             Tilo                  0.043   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[19]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc111
    RAMB36_X2Y45.ADDRARDADDRL10 net (fanout=128)      6.043   microblaze_0_i_bram_ctrl_1_BRAM_PORT_BRAM_Addr[19]
    RAMB36_X2Y45.CLKARDCLKL     Trcck_ADDRA           0.416   microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_10
                                                              microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_10
    --------------------------------------------------------  ---------------------------
    Total                                             9.474ns (1.259ns logic, 8.215ns route)
                                                              (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------
Slack:                  0.105ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i (FF)
  Destination:          microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_10 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.474ns (Levels of Logic = 4)
  Clock Path Skew:      -0.360ns (1.093 - 1.453)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i to microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_10
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X19Y126.CQ            Tcko                  0.223   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i
    SLICE_X22Y159.A4            net (fanout=34)       1.216   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i
    SLICE_X22Y159.COUT          Topcya                0.289   axi4lite_0_S_ARADDR[4]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[30].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X22Y160.CIN           net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X22Y160.COUT          Tbyp                  0.054   axi4lite_0_S_ARADDR[8]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X22Y161.CIN           net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X22Y161.DMUX          Tcind                 0.234   axi4lite_0_S_ARADDR[12]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X10Y134.B4            net (fanout=130)      0.956   microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_Addr[19]
    SLICE_X10Y134.B             Tilo                  0.043   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[19]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc111
    RAMB36_X2Y45.ADDRARDADDRU10 net (fanout=128)      6.043   microblaze_0_i_bram_ctrl_1_BRAM_PORT_BRAM_Addr[19]
    RAMB36_X2Y45.CLKARDCLKU     Trcck_ADDRA           0.416   microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_10
                                                              microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_10
    --------------------------------------------------------  ---------------------------
    Total                                             9.474ns (1.259ns logic, 8.215ns route)
                                                              (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------
Slack:                  0.112ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i (FF)
  Destination:          microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_10 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.467ns (Levels of Logic = 4)
  Clock Path Skew:      -0.360ns (1.093 - 1.453)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i to microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_10
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X19Y126.CQ            Tcko                  0.223   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i
    SLICE_X22Y159.A4            net (fanout=34)       1.216   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i
    SLICE_X22Y159.COUT          Topcya                0.282   axi4lite_0_S_ARADDR[4]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[30].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT5
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X22Y160.CIN           net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X22Y160.COUT          Tbyp                  0.054   axi4lite_0_S_ARADDR[8]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X22Y161.CIN           net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X22Y161.DMUX          Tcind                 0.234   axi4lite_0_S_ARADDR[12]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X10Y134.B4            net (fanout=130)      0.956   microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_Addr[19]
    SLICE_X10Y134.B             Tilo                  0.043   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[19]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc111
    RAMB36_X2Y45.ADDRARDADDRL10 net (fanout=128)      6.043   microblaze_0_i_bram_ctrl_1_BRAM_PORT_BRAM_Addr[19]
    RAMB36_X2Y45.CLKARDCLKL     Trcck_ADDRA           0.416   microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_10
                                                              microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_10
    --------------------------------------------------------  ---------------------------
    Total                                             9.467ns (1.252ns logic, 8.215ns route)
                                                              (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------
Slack:                  0.112ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i (FF)
  Destination:          microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_10 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.467ns (Levels of Logic = 4)
  Clock Path Skew:      -0.360ns (1.093 - 1.453)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i to microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_10
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X19Y126.CQ            Tcko                  0.223   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i
    SLICE_X22Y159.A4            net (fanout=34)       1.216   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i
    SLICE_X22Y159.COUT          Topcya                0.282   axi4lite_0_S_ARADDR[4]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[30].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT5
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X22Y160.CIN           net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X22Y160.COUT          Tbyp                  0.054   axi4lite_0_S_ARADDR[8]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X22Y161.CIN           net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X22Y161.DMUX          Tcind                 0.234   axi4lite_0_S_ARADDR[12]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X10Y134.B4            net (fanout=130)      0.956   microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_Addr[19]
    SLICE_X10Y134.B             Tilo                  0.043   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[19]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc111
    RAMB36_X2Y45.ADDRARDADDRU10 net (fanout=128)      6.043   microblaze_0_i_bram_ctrl_1_BRAM_PORT_BRAM_Addr[19]
    RAMB36_X2Y45.CLKARDCLKU     Trcck_ADDRA           0.416   microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_10
                                                              microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_10
    --------------------------------------------------------  ---------------------------
    Total                                             9.467ns (1.252ns logic, 8.215ns route)
                                                              (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0_0 = PERIOD TIMEGRP
        "clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0_0"
        TS_sys_clk_pin * 0.5 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 10.000ns (100.000MHz) (Tcapper)
  Physical resource: axi_hwicap_0/axi_hwicap_0/HWICAP_CTRL_I/GEN_FUNCTIONAL_UNISIM.GEN_VIRTEX7_ICAP.ICAP_VERTEX7_I/CLK
  Logical resource: axi_hwicap_0/axi_hwicap_0/HWICAP_CTRL_I/GEN_FUNCTIONAL_UNISIM.GEN_VIRTEX7_ICAP.ICAP_VERTEX7_I/CLK
  Location pin: ICAP_X0Y0.CLK
  Clock network: axi_hwicap_0/axi_hwicap_0/HWICAP_CTRL_I/gate_clk
--------------------------------------------------------------------------------
Slack: 6.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 4.000ns (250.000MHz) (Tadc_DCLK)
  Physical resource: axi_xadc_0/axi_xadc_0/AXI_XADC_CORE_I/is_7series.XADC_I/DCLK
  Logical resource: axi_xadc_0/axi_xadc_0/AXI_XADC_CORE_I/is_7series.XADC_I/DCLK
  Location pin: XADC_X0Y0.DCLK
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_0/CLKARDCLKL
  Logical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_0/CLKARDCLKL
  Location pin: RAMB36_X2Y13.CLKARDCLKL
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_0/CLKARDCLKU
  Logical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_0/CLKARDCLKU
  Location pin: RAMB36_X2Y13.CLKARDCLKU
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_0/CLKBWRCLKL
  Logical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_0/CLKBWRCLKL
  Location pin: RAMB36_X2Y13.CLKBWRCLKL
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_0/CLKBWRCLKU
  Logical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_0/CLKBWRCLKU
  Location pin: RAMB36_X2Y13.CLKBWRCLKU
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_1/CLKARDCLKL
  Logical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_1/CLKARDCLKL
  Location pin: RAMB36_X2Y18.CLKARDCLKL
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_1/CLKARDCLKU
  Logical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_1/CLKARDCLKU
  Location pin: RAMB36_X2Y18.CLKARDCLKU
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_1/CLKBWRCLKL
  Logical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_1/CLKBWRCLKL
  Location pin: RAMB36_X2Y18.CLKBWRCLKL
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_1/CLKBWRCLKU
  Logical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_1/CLKBWRCLKU
  Location pin: RAMB36_X2Y18.CLKBWRCLKU
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_2/CLKARDCLKL
  Logical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_2/CLKARDCLKL
  Location pin: RAMB36_X2Y22.CLKARDCLKL
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_2/CLKARDCLKU
  Logical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_2/CLKARDCLKU
  Location pin: RAMB36_X2Y22.CLKARDCLKU
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_2/CLKBWRCLKL
  Logical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_2/CLKBWRCLKL
  Location pin: RAMB36_X2Y22.CLKBWRCLKL
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_2/CLKBWRCLKU
  Logical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_2/CLKBWRCLKU
  Location pin: RAMB36_X2Y22.CLKBWRCLKU
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_3/CLKARDCLKL
  Logical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_3/CLKARDCLKL
  Location pin: RAMB36_X2Y15.CLKARDCLKL
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_3/CLKARDCLKU
  Logical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_3/CLKARDCLKU
  Location pin: RAMB36_X2Y15.CLKARDCLKU
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_3/CLKBWRCLKL
  Logical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_3/CLKBWRCLKL
  Location pin: RAMB36_X2Y15.CLKBWRCLKL
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_3/CLKBWRCLKU
  Logical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_3/CLKBWRCLKU
  Location pin: RAMB36_X2Y15.CLKBWRCLKU
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_4/CLKARDCLKL
  Logical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_4/CLKARDCLKL
  Location pin: RAMB36_X2Y20.CLKARDCLKL
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_4/CLKARDCLKU
  Logical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_4/CLKARDCLKU
  Location pin: RAMB36_X2Y20.CLKARDCLKU
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_4/CLKBWRCLKL
  Logical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_4/CLKBWRCLKL
  Location pin: RAMB36_X2Y20.CLKBWRCLKL
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_4/CLKBWRCLKU
  Logical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_4/CLKBWRCLKU
  Location pin: RAMB36_X2Y20.CLKBWRCLKU
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_5/CLKARDCLKL
  Logical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_5/CLKARDCLKL
  Location pin: RAMB36_X2Y16.CLKARDCLKL
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_5/CLKARDCLKU
  Logical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_5/CLKARDCLKU
  Location pin: RAMB36_X2Y16.CLKARDCLKU
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_5/CLKBWRCLKL
  Logical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_5/CLKBWRCLKL
  Location pin: RAMB36_X2Y16.CLKBWRCLKL
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_5/CLKBWRCLKU
  Logical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_5/CLKBWRCLKU
  Location pin: RAMB36_X2Y16.CLKBWRCLKU
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_6/CLKARDCLKL
  Logical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_6/CLKARDCLKL
  Location pin: RAMB36_X2Y17.CLKARDCLKL
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_6/CLKARDCLKU
  Logical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_6/CLKARDCLKU
  Location pin: RAMB36_X2Y17.CLKARDCLKU
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_6/CLKBWRCLKL
  Logical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_6/CLKBWRCLKL
  Location pin: RAMB36_X2Y17.CLKBWRCLKL
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_6/CLKBWRCLKU
  Logical resource: microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_6/CLKBWRCLKU
  Location pin: RAMB36_X2Y17.CLKBWRCLKU
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |      5.000ns|      2.800ns|      5.000ns|            0|            0|            0|      1143376|
| TS_clock_generator_0_clock_gen|     10.000ns|     10.000ns|          N/A|            0|            0|      1143376|            0|
| erator_0_SIG_MMCM1_CLKOUT0_0  |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK_N
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_N          |    9.983|    4.160|    2.499|    0.660|
CLK_P          |    9.983|    4.160|    2.499|    0.660|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLK_P
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_N          |    9.983|    4.160|    2.499|    0.660|
CLK_P          |    9.983|    4.160|    2.499|    0.660|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1143376 paths, 0 nets, and 35940 connections

Design statistics:
   Minimum period:  10.000ns{1}   (Maximum frequency: 100.000MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Oct 05 18:43:49 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 1035 MB



