static int T_1 F_1 ( void )\r\n{\r\nunion V_1 V_2 ;\r\nunsigned long V_3 , V_4 , V_5 ;\r\nstruct V_6 * V_7 ;\r\nstruct V_8 V_9 [ 3 ] ;\r\nunsigned int V_10 ;\r\nint V_11 ;\r\nint V_12 = 0 ;\r\nV_3 = 0 ;\r\nif ( V_13 -> V_14 == 1\r\n&& V_13 -> V_15 >= 1 ) {\r\nif ( V_13 -> V_16 )\r\nV_3 =\r\nV_13 -> V_16 ;\r\n} else {\r\nV_3 = 0x1d000800 ;\r\n}\r\nif ( ! V_3 )\r\nreturn V_12 ;\r\nfor ( V_11 = 0 ; V_11 < 8 ; V_11 ++ ) {\r\nV_2 . V_17 = F_2 ( F_3 ( V_11 ) ) ;\r\nV_4 = V_2 . V_18 . V_19 << 16 ;\r\nV_5 = ( V_2 . V_18 . V_20 + 1 ) << 16 ;\r\nif ( V_2 . V_18 . V_21 && V_3 >= V_4\r\n&& V_3 < V_4 + V_5 )\r\nbreak;\r\n}\r\nif ( V_11 >= 7 ) {\r\ngoto V_22;\r\n}\r\nV_23 . V_24 = V_11 ;\r\nV_23 . V_25 = V_2 . V_18 . V_26 ;\r\nV_23 . V_27 = V_3 - V_4 ;\r\nmemset ( V_9 , 0 , sizeof( V_9 ) ) ;\r\nV_10 = 0 ;\r\nV_9 [ V_10 ] . V_28 = V_29 ;\r\nV_9 [ V_10 ] . V_30 = V_4 ;\r\nV_9 [ V_10 ] . V_31 = V_4 + V_5 - 1 ;\r\nV_10 ++ ;\r\nif ( ! ( V_3 & 0xfffful ) ) {\r\nV_2 . V_17 =\r\nF_2 ( F_3 ( V_11 + 1 ) ) ;\r\nV_4 = V_2 . V_18 . V_19 << 16 ;\r\nV_5 = ( V_2 . V_18 . V_20 + 1 ) << 16 ;\r\nif ( ! V_2 . V_18 . V_21 )\r\ngoto V_22;\r\nV_9 [ V_10 ] . V_28 = V_29 ;\r\nV_9 [ V_10 ] . V_30 = V_4 ;\r\nV_9 [ V_10 ] . V_31 = V_4 + V_5 - 1 ;\r\nV_10 ++ ;\r\nV_23 . V_32 = 0 ;\r\nV_9 [ V_10 ] . V_28 = V_33 ;\r\nV_9 [ V_10 ] . V_30 = V_34 ;\r\nV_9 [ V_10 ] . V_31 = V_34 ;\r\nV_10 ++ ;\r\n} else {\r\nV_23 . V_32 = - 1 ;\r\n}\r\nV_7 = F_4 ( L_1 , - 1 ) ;\r\nif ( ! V_7 ) {\r\nV_12 = - V_35 ;\r\ngoto V_22;\r\n}\r\nV_7 -> V_36 . V_37 = & V_23 ;\r\nV_12 = F_5 ( V_7 , V_9 , V_10 ) ;\r\nif ( V_12 )\r\ngoto V_38;\r\nV_12 = F_6 ( V_7 ) ;\r\nif ( V_12 )\r\ngoto V_38;\r\nreturn V_12 ;\r\nV_38:\r\nF_7 ( V_7 ) ;\r\nV_22:\r\nreturn V_12 ;\r\n}\r\nstatic int T_1 F_8 ( void )\r\n{\r\nstruct V_6 * V_7 ;\r\nint V_12 = 0 ;\r\nstruct V_8 V_39 [] = {\r\n{\r\n. V_28 = V_29 ,\r\n. V_30 = F_9 ( V_40 ) ,\r\n. V_31 = F_9 ( V_40 ) + 0xf\r\n} , {\r\n. V_28 = V_29 ,\r\n. V_30 = F_10 ( 8 , 0 ) ,\r\n. V_31 = F_10 ( 8 , 0 ) + 0x7\r\n}\r\n} ;\r\nV_7 = F_4 ( L_2 , - 1 ) ;\r\nif ( ! V_7 ) {\r\nV_12 = - V_35 ;\r\ngoto V_22;\r\n}\r\nV_12 = F_5 ( V_7 , V_39 ,\r\nF_11 ( V_39 ) ) ;\r\nif ( V_12 )\r\ngoto V_38;\r\nV_12 = F_6 ( V_7 ) ;\r\nif ( V_12 )\r\ngoto V_38;\r\nreturn V_12 ;\r\nV_38:\r\nF_7 ( V_7 ) ;\r\nV_22:\r\nreturn V_12 ;\r\n}\r\nstatic int T_1 F_12 ( void )\r\n{\r\nreturn F_13 ( 0 , V_41 ,\r\nF_11 ( V_41 ) ) ;\r\n}\r\nstatic int T_1 F_14 ( void )\r\n{\r\nstruct V_6 * V_7 ;\r\nint V_12 = 0 ;\r\nint V_42 , V_43 ;\r\nstruct V_8 V_44 [] = {\r\n{\r\n. V_28 = V_29 ,\r\n} , {\r\n. V_28 = V_33 ,\r\n}\r\n} ;\r\nif ( F_15 ( V_45 ) || F_15 ( V_46 ) )\r\nV_43 = 2 ;\r\nelse\r\nV_43 = 1 ;\r\nfor ( V_42 = 0 ; V_42 < V_43 ; V_42 ++ ) {\r\nV_47 [ V_42 ] . V_48 = F_16 () ;\r\nV_47 [ V_42 ] . V_49 = 100000 ;\r\nV_7 = F_4 ( L_3 , V_42 ) ;\r\nif ( ! V_7 ) {\r\nV_12 = - V_35 ;\r\ngoto V_22;\r\n}\r\nV_7 -> V_36 . V_37 = V_47 + V_42 ;\r\nV_44 [ 0 ] . V_30 =\r\nV_50 + ( V_42 * V_51 ) ;\r\nV_44 [ 0 ] . V_31 = V_44 [ 0 ] . V_30 + 0x1f ;\r\nswitch ( V_42 ) {\r\ncase 0 :\r\nV_44 [ 1 ] . V_30 = V_52 ;\r\nV_44 [ 1 ] . V_31 = V_52 ;\r\nbreak;\r\ncase 1 :\r\nV_44 [ 1 ] . V_30 = V_53 ;\r\nV_44 [ 1 ] . V_31 = V_53 ;\r\nbreak;\r\ndefault:\r\nF_17 () ;\r\n}\r\nV_12 = F_5 ( V_7 ,\r\nV_44 ,\r\nF_11 ( V_44 ) ) ;\r\nif ( V_12 )\r\ngoto V_38;\r\nV_12 = F_6 ( V_7 ) ;\r\nif ( V_12 )\r\ngoto V_38;\r\n}\r\nreturn V_12 ;\r\nV_38:\r\nF_7 ( V_7 ) ;\r\nV_22:\r\nreturn V_12 ;\r\n}\r\nstatic int T_1 F_18 ( void )\r\n{\r\nstruct V_6 * V_7 ;\r\nint V_12 = 0 ;\r\nif ( F_19 () )\r\nreturn 0 ;\r\nV_7 = F_4 ( L_4 , 0 ) ;\r\nif ( ! V_7 ) {\r\nV_12 = - V_35 ;\r\ngoto V_22;\r\n}\r\nV_12 = F_6 ( V_7 ) ;\r\nif ( V_12 )\r\ngoto V_38;\r\nreturn V_12 ;\r\nV_38:\r\nF_7 ( V_7 ) ;\r\nV_22:\r\nreturn V_12 ;\r\n}\r\nstatic int T_1 F_20 ( void )\r\n{\r\nstruct V_6 * V_7 ;\r\nint V_12 = 0 ;\r\nint V_42 , V_43 ;\r\nstruct V_8 V_54 = {\r\n. V_28 = V_33 ,\r\n. V_30 = - 1 ,\r\n. V_31 = - 1\r\n} ;\r\nif ( ! F_15 ( V_45 ) && ! F_15 ( V_46 ) )\r\nreturn 0 ;\r\nif ( F_15 ( V_45 ) )\r\nV_43 = 1 ;\r\nelse\r\nV_43 = 2 ;\r\nfor ( V_42 = 0 ; V_42 < V_43 ; V_42 ++ ) {\r\nV_7 = F_4 ( L_5 , V_42 ) ;\r\nif ( ! V_7 ) {\r\nV_12 = - V_35 ;\r\ngoto V_22;\r\n}\r\nV_7 -> V_36 . V_55 = F_21 ( 64 ) ;\r\nV_7 -> V_36 . V_56 = & V_7 -> V_36 . V_55 ;\r\nswitch ( V_42 ) {\r\ncase 0 :\r\nV_54 . V_30 = V_57 ;\r\nbreak;\r\ncase 1 :\r\nV_54 . V_30 = V_58 ;\r\nbreak;\r\ndefault:\r\nF_17 () ;\r\n}\r\nV_54 . V_31 = V_54 . V_30 ;\r\nV_12 = F_5 ( V_7 , & V_54 , 1 ) ;\r\nif ( V_12 )\r\ngoto V_38;\r\nV_12 = F_6 ( V_7 ) ;\r\nif ( V_12 )\r\ngoto V_38;\r\n}\r\nreturn V_12 ;\r\nV_38:\r\nF_7 ( V_7 ) ;\r\nV_22:\r\nreturn V_12 ;\r\n}\r\nstatic int T_1 F_22 ( void )\r\n{\r\nstruct V_6 * V_7 ;\r\nint V_12 = 0 ;\r\nstruct V_8 V_59 [] = {\r\n{\r\n. V_28 = V_29 ,\r\n} , {\r\n. V_28 = V_33 ,\r\n}\r\n} ;\r\nif ( ! F_15 ( V_60 ) )\r\nreturn 0 ;\r\nif ( F_19 () || F_23 () )\r\nreturn 0 ;\r\nV_7 = F_4 ( L_6 , 0 ) ;\r\nif ( ! V_7 ) {\r\nV_12 = - V_35 ;\r\ngoto V_22;\r\n}\r\nV_59 [ 0 ] . V_30 = 0x00016F0000000000ULL ;\r\nV_59 [ 0 ] . V_31 = V_59 [ 0 ] . V_30 + 0x100 ;\r\nV_59 [ 1 ] . V_30 = V_61 ;\r\nV_59 [ 1 ] . V_31 = V_61 ;\r\nV_12 = F_5 ( V_7 , V_59 ,\r\nF_11 ( V_59 ) ) ;\r\nif ( V_12 )\r\ngoto V_38;\r\nV_12 = F_6 ( V_7 ) ;\r\nif ( V_12 )\r\ngoto V_38;\r\nreturn V_12 ;\r\nV_38:\r\nF_7 ( V_7 ) ;\r\nV_22:\r\nreturn V_12 ;\r\n}\r\nstatic int T_1 F_24 ( void )\r\n{\r\nstruct V_6 * V_7 ;\r\nint V_12 = 0 ;\r\nstruct V_8 V_59 [] = {\r\n{\r\n. V_28 = V_29 ,\r\n} , {\r\n. V_28 = V_33 ,\r\n}\r\n} ;\r\nif ( ! F_15 ( V_60 ) )\r\nreturn 0 ;\r\nif ( F_19 () || F_23 () )\r\nreturn 0 ;\r\nV_7 = F_4 ( L_7 , 0 ) ;\r\nif ( ! V_7 ) {\r\nV_12 = - V_35 ;\r\ngoto V_22;\r\n}\r\nV_59 [ 0 ] . V_30 = 0x00016F0000000400ULL ;\r\nV_59 [ 0 ] . V_31 = V_59 [ 0 ] . V_30 + 0x100 ;\r\nV_59 [ 1 ] . V_30 = V_61 ;\r\nV_59 [ 1 ] . V_31 = V_61 ;\r\nV_12 = F_5 ( V_7 , V_59 ,\r\nF_11 ( V_59 ) ) ;\r\nif ( V_12 )\r\ngoto V_38;\r\nV_12 = F_6 ( V_7 ) ;\r\nif ( V_12 )\r\ngoto V_38;\r\nreturn V_12 ;\r\nV_38:\r\nF_7 ( V_7 ) ;\r\nV_22:\r\nreturn V_12 ;\r\n}
