

================================================================
== Vivado HLS Report for 'llr'
================================================================
* Date:           Thu Mar 12 13:22:43 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        LLRGen
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu28dr-ffvg1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     1.300|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|         2|          -|          -|     ?|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / (!tmp_7)
4 --> 
	3  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%tmp = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %ctrl_V)" [/home/shubham/HLS_Exercises/LLRGen/llrgen.h:44]   --->   Operation 5 'read' 'tmp' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 6 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P(i32* %control_V, i32 %tmp)" [/home/shubham/HLS_Exercises/LLRGen/llrgen.h:44]   --->   Operation 6 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 7 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P.i1P(i8* %din_words_V_data_V, i1* %din_words_V_tlast, i8 16, i1 true)" [/home/shubham/HLS_Exercises/LLRGen/llrgen.h:45]   --->   Operation 7 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 8 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P.i1P(i8* %dout_words_V_data_V, i1* %dout_words_V_tlast, i8 5, i1 true)" [/home/shubham/HLS_Exercises/LLRGen/llrgen.h:46]   --->   Operation 8 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%empty = call { i128, i1 } @_ssdm_op_Read.axis.volatile.i128P.i1P(i128* %dt_V_data_V, i1* %dt_V_tlast)" [/home/shubham/HLS_Exercises/LLRGen/llrgen.h:48]   --->   Operation 9 'read' 'empty' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue { i128, i1 } %empty, 0" [/home/shubham/HLS_Exercises/LLRGen/llrgen.h:48]   --->   Operation 10 'extractvalue' 'tmp_data_V' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.65>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %dt_V_data_V), !map !74"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %dt_V_tlast), !map !78"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %ctrl_V), !map !82"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %din_V_data_V), !map !86"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %din_V_tlast), !map !90"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %control_V), !map !94"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %din_words_V_data_V), !map !98"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %din_words_V_tlast), !map !102"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %dout_words_V_data_V), !map !106"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %dout_words_V_tlast), !map !110"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @llr_str) nounwind"   --->   Operation 21 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %dout_words_V_data_V, i1* %dout_words_V_tlast, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [/home/shubham/HLS_Exercises/LLRGen/llrgen.h:31]   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %din_words_V_data_V, i1* %din_words_V_tlast, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [/home/shubham/HLS_Exercises/LLRGen/llrgen.h:32]   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %control_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [/home/shubham/HLS_Exercises/LLRGen/llrgen.h:33]   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %din_V_data_V, i1* %din_V_tlast, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [/home/shubham/HLS_Exercises/LLRGen/llrgen.h:34]   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %dt_V_data_V, i1* %dt_V_tlast, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [/home/shubham/HLS_Exercises/LLRGen/llrgen.h:35]   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %ctrl_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [/home/shubham/HLS_Exercises/LLRGen/llrgen.h:36]   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P(i32* %control_V, i32 %tmp)" [/home/shubham/HLS_Exercises/LLRGen/llrgen.h:44]   --->   Operation 28 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 29 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P.i1P(i8* %din_words_V_data_V, i1* %din_words_V_tlast, i8 16, i1 true)" [/home/shubham/HLS_Exercises/LLRGen/llrgen.h:45]   --->   Operation 29 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 30 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P.i1P(i8* %dout_words_V_data_V, i1* %dout_words_V_tlast, i8 5, i1 true)" [/home/shubham/HLS_Exercises/LLRGen/llrgen.h:46]   --->   Operation 30 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 31 [1/1] (0.65ns)   --->   "br label %1" [/home/shubham/HLS_Exercises/LLRGen/llrgen.h:49]   --->   Operation 31 'br' <Predicate = true> <Delay = 0.65>

State 3 <SV = 2> <Delay = 1.30>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%lhs_V = phi i128 [ %tmp_data_V, %0 ], [ %temp_data_V_1, %_ZrSILi128ELb1EER11ap_int_baseIXT_EXT0_EES2_i.exit ]"   --->   Operation 32 'phi' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_1 = trunc i128 %lhs_V to i64" [/home/shubham/HLS_Exercises/LLRGen/llrgen.h:49]   --->   Operation 33 'trunc' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_2 = trunc i128 %lhs_V to i1" [/home/shubham/HLS_Exercises/LLRGen/llrgen.h:49]   --->   Operation 34 'trunc' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.13ns)   --->   "%tmp_7 = icmp eq i64 %tmp_1, 0" [/home/shubham/HLS_Exercises/LLRGen/llrgen.h:49]   --->   Operation 35 'icmp' 'tmp_7' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "br i1 %tmp_7, label %2, label %_ZrSILi128ELb1EER11ap_int_baseIXT_EXT0_EES2_i.exit" [/home/shubham/HLS_Exercises/LLRGen/llrgen.h:49]   --->   Operation 36 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_4 = call i127 @_ssdm_op_PartSelect.i127.i128.i32.i32(i128 %lhs_V, i32 1, i32 127)" [/home/shubham/HLS_Exercises/LLRGen/llrgen.h:51]   --->   Operation 37 'partselect' 'tmp_4' <Predicate = (!tmp_7)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%temp_data_V_1 = sext i127 %tmp_4 to i128" [/home/shubham/HLS_Exercises/LLRGen/llrgen.h:51]   --->   Operation 38 'sext' 'temp_data_V_1' <Predicate = (!tmp_7)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (1.30ns)   --->   "%tmp_tlast = icmp eq i127 %tmp_4, 0" [/home/shubham/HLS_Exercises/LLRGen/llrgen.h:52]   --->   Operation 39 'icmp' 'tmp_tlast' <Predicate = (!tmp_7)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.39ns)   --->   "%tmp_data_V_4_cast = select i1 %tmp_2, i128 127, i128 -127" [/home/shubham/HLS_Exercises/LLRGen/llrgen.h:55]   --->   Operation 40 'select' 'tmp_data_V_4_cast' <Predicate = (!tmp_7)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 41 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i128P.i1P(i128* %din_V_data_V, i1* %din_V_tlast, i128 %tmp_data_V_4_cast, i1 %tmp_tlast)" [/home/shubham/HLS_Exercises/LLRGen/llrgen.h:56]   --->   Operation 41 'write' <Predicate = (!tmp_7)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "ret void" [/home/shubham/HLS_Exercises/LLRGen/llrgen.h:58]   --->   Operation 42 'ret' <Predicate = (tmp_7)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 43 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i128P.i1P(i128* %din_V_data_V, i1* %din_V_tlast, i128 %tmp_data_V_4_cast, i1 %tmp_tlast)" [/home/shubham/HLS_Exercises/LLRGen/llrgen.h:56]   --->   Operation 43 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "br label %1" [/home/shubham/HLS_Exercises/LLRGen/llrgen.h:57]   --->   Operation 44 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ dt_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dt_V_tlast]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ctrl_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ din_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ din_V_tlast]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ control_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ din_words_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ din_words_V_tlast]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dout_words_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dout_words_V_tlast]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp               (read         ) [ 00100]
empty             (read         ) [ 00000]
tmp_data_V        (extractvalue ) [ 00111]
StgValue_11       (specbitsmap  ) [ 00000]
StgValue_12       (specbitsmap  ) [ 00000]
StgValue_13       (specbitsmap  ) [ 00000]
StgValue_14       (specbitsmap  ) [ 00000]
StgValue_15       (specbitsmap  ) [ 00000]
StgValue_16       (specbitsmap  ) [ 00000]
StgValue_17       (specbitsmap  ) [ 00000]
StgValue_18       (specbitsmap  ) [ 00000]
StgValue_19       (specbitsmap  ) [ 00000]
StgValue_20       (specbitsmap  ) [ 00000]
StgValue_21       (spectopmodule) [ 00000]
StgValue_22       (specinterface) [ 00000]
StgValue_23       (specinterface) [ 00000]
StgValue_24       (specinterface) [ 00000]
StgValue_25       (specinterface) [ 00000]
StgValue_26       (specinterface) [ 00000]
StgValue_27       (specinterface) [ 00000]
StgValue_28       (write        ) [ 00000]
StgValue_29       (write        ) [ 00000]
StgValue_30       (write        ) [ 00000]
StgValue_31       (br           ) [ 00111]
lhs_V             (phi          ) [ 00010]
tmp_1             (trunc        ) [ 00000]
tmp_2             (trunc        ) [ 00000]
tmp_7             (icmp         ) [ 00011]
StgValue_36       (br           ) [ 00000]
tmp_4             (partselect   ) [ 00000]
temp_data_V_1     (sext         ) [ 00111]
tmp_tlast         (icmp         ) [ 00001]
tmp_data_V_4_cast (select       ) [ 00001]
StgValue_42       (ret          ) [ 00000]
StgValue_43       (write        ) [ 00000]
StgValue_44       (br           ) [ 00111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="dt_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dt_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="dt_V_tlast">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dt_V_tlast"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ctrl_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctrl_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="din_V_data_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="din_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="din_V_tlast">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="din_V_tlast"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="control_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="din_words_V_data_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="din_words_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="din_words_V_tlast">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="din_words_V_tlast"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="dout_words_V_data_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dout_words_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="dout_words_V_tlast">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dout_words_V_tlast"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i8P.i1P"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i128P.i1P"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="llr_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i127.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i128P.i1P"/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="tmp_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="0"/>
<pin id="69" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="grp_write_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="0" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="0" index="2" bw="32" slack="0"/>
<pin id="76" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_6/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_write_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="0" slack="0"/>
<pin id="82" dir="0" index="1" bw="8" slack="0"/>
<pin id="83" dir="0" index="2" bw="1" slack="0"/>
<pin id="84" dir="0" index="3" bw="6" slack="0"/>
<pin id="85" dir="0" index="4" bw="1" slack="0"/>
<pin id="86" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_7/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_write_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="0" slack="0"/>
<pin id="94" dir="0" index="1" bw="8" slack="0"/>
<pin id="95" dir="0" index="2" bw="1" slack="0"/>
<pin id="96" dir="0" index="3" bw="4" slack="0"/>
<pin id="97" dir="0" index="4" bw="1" slack="0"/>
<pin id="98" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_8/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="empty_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="129" slack="0"/>
<pin id="106" dir="0" index="1" bw="128" slack="0"/>
<pin id="107" dir="0" index="2" bw="1" slack="0"/>
<pin id="108" dir="1" index="3" bw="129" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_write_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="0" slack="0"/>
<pin id="114" dir="0" index="1" bw="128" slack="0"/>
<pin id="115" dir="0" index="2" bw="1" slack="0"/>
<pin id="116" dir="0" index="3" bw="8" slack="0"/>
<pin id="117" dir="0" index="4" bw="1" slack="0"/>
<pin id="118" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_41/3 "/>
</bind>
</comp>

<comp id="122" class="1005" name="lhs_V_reg_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="124" dir="1" index="1" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opset="lhs_V (phireg) "/>
</bind>
</comp>

<comp id="125" class="1004" name="lhs_V_phi_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="128" slack="2"/>
<pin id="127" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="128" dir="0" index="2" bw="127" slack="0"/>
<pin id="129" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="130" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="lhs_V/3 "/>
</bind>
</comp>

<comp id="131" class="1004" name="tmp_data_V_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="129" slack="0"/>
<pin id="133" dir="1" index="1" bw="128" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="tmp_1_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="128" slack="0"/>
<pin id="137" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="139" class="1004" name="tmp_2_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="128" slack="0"/>
<pin id="141" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="143" class="1004" name="tmp_7_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="64" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="149" class="1004" name="tmp_4_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="127" slack="0"/>
<pin id="151" dir="0" index="1" bw="128" slack="0"/>
<pin id="152" dir="0" index="2" bw="1" slack="0"/>
<pin id="153" dir="0" index="3" bw="8" slack="0"/>
<pin id="154" dir="1" index="4" bw="127" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="159" class="1004" name="temp_data_V_1_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="127" slack="0"/>
<pin id="161" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="temp_data_V_1/3 "/>
</bind>
</comp>

<comp id="163" class="1004" name="tmp_tlast_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="127" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_tlast/3 "/>
</bind>
</comp>

<comp id="170" class="1004" name="tmp_data_V_4_cast_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="0" index="1" bw="8" slack="0"/>
<pin id="173" dir="0" index="2" bw="8" slack="0"/>
<pin id="174" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_data_V_4_cast/3 "/>
</bind>
</comp>

<comp id="179" class="1005" name="tmp_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="1"/>
<pin id="181" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="184" class="1005" name="tmp_data_V_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="128" slack="2"/>
<pin id="186" dir="1" index="1" bw="128" slack="2"/>
</pin_list>
<bind>
<opset="tmp_data_V "/>
</bind>
</comp>

<comp id="192" class="1005" name="temp_data_V_1_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="128" slack="0"/>
<pin id="194" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opset="temp_data_V_1 "/>
</bind>
</comp>

<comp id="197" class="1005" name="tmp_tlast_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="1"/>
<pin id="199" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_tlast "/>
</bind>
</comp>

<comp id="202" class="1005" name="tmp_data_V_4_cast_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="128" slack="1"/>
<pin id="204" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_4_cast "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="70"><net_src comp="20" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="4" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="77"><net_src comp="22" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="10" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="79"><net_src comp="66" pin="2"/><net_sink comp="72" pin=2"/></net>

<net id="87"><net_src comp="24" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="88"><net_src comp="12" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="89"><net_src comp="14" pin="0"/><net_sink comp="80" pin=2"/></net>

<net id="90"><net_src comp="26" pin="0"/><net_sink comp="80" pin=3"/></net>

<net id="91"><net_src comp="28" pin="0"/><net_sink comp="80" pin=4"/></net>

<net id="99"><net_src comp="24" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="100"><net_src comp="16" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="101"><net_src comp="18" pin="0"/><net_sink comp="92" pin=2"/></net>

<net id="102"><net_src comp="30" pin="0"/><net_sink comp="92" pin=3"/></net>

<net id="103"><net_src comp="28" pin="0"/><net_sink comp="92" pin=4"/></net>

<net id="109"><net_src comp="32" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="0" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="111"><net_src comp="2" pin="0"/><net_sink comp="104" pin=2"/></net>

<net id="119"><net_src comp="64" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="120"><net_src comp="6" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="121"><net_src comp="8" pin="0"/><net_sink comp="112" pin=2"/></net>

<net id="134"><net_src comp="104" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="138"><net_src comp="125" pin="4"/><net_sink comp="135" pin=0"/></net>

<net id="142"><net_src comp="125" pin="4"/><net_sink comp="139" pin=0"/></net>

<net id="147"><net_src comp="135" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="148"><net_src comp="52" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="155"><net_src comp="54" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="156"><net_src comp="125" pin="4"/><net_sink comp="149" pin=1"/></net>

<net id="157"><net_src comp="44" pin="0"/><net_sink comp="149" pin=2"/></net>

<net id="158"><net_src comp="56" pin="0"/><net_sink comp="149" pin=3"/></net>

<net id="162"><net_src comp="149" pin="4"/><net_sink comp="159" pin=0"/></net>

<net id="167"><net_src comp="149" pin="4"/><net_sink comp="163" pin=0"/></net>

<net id="168"><net_src comp="58" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="169"><net_src comp="163" pin="2"/><net_sink comp="112" pin=4"/></net>

<net id="175"><net_src comp="139" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="60" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="177"><net_src comp="62" pin="0"/><net_sink comp="170" pin=2"/></net>

<net id="178"><net_src comp="170" pin="3"/><net_sink comp="112" pin=3"/></net>

<net id="182"><net_src comp="66" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="183"><net_src comp="179" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="187"><net_src comp="131" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="188"><net_src comp="184" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="195"><net_src comp="159" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="200"><net_src comp="163" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="201"><net_src comp="197" pin="1"/><net_sink comp="112" pin=4"/></net>

<net id="205"><net_src comp="170" pin="3"/><net_sink comp="202" pin=0"/></net>

<net id="206"><net_src comp="202" pin="1"/><net_sink comp="112" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: din_V_data_V | {4 }
	Port: din_V_tlast | {4 }
	Port: control_V | {2 }
	Port: din_words_V_data_V | {2 }
	Port: din_words_V_tlast | {2 }
	Port: dout_words_V_data_V | {2 }
	Port: dout_words_V_tlast | {2 }
 - Input state : 
	Port: llr : dt_V_data_V | {1 }
	Port: llr : dt_V_tlast | {1 }
	Port: llr : ctrl_V | {1 }
  - Chain level:
	State 1
	State 2
	State 3
		tmp_1 : 1
		tmp_2 : 1
		tmp_7 : 2
		StgValue_36 : 3
		tmp_4 : 1
		temp_data_V_1 : 2
		tmp_tlast : 2
		tmp_data_V_4_cast : 2
		StgValue_41 : 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|   icmp   |       tmp_7_fu_143       |    0    |    29   |
|          |     tmp_tlast_fu_163     |    0    |    50   |
|----------|--------------------------|---------|---------|
|  select  | tmp_data_V_4_cast_fu_170 |    0    |    8    |
|----------|--------------------------|---------|---------|
|   read   |      tmp_read_fu_66      |    0    |    0    |
|          |     empty_read_fu_104    |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |      grp_write_fu_72     |    0    |    0    |
|   write  |      grp_write_fu_80     |    0    |    0    |
|          |      grp_write_fu_92     |    0    |    0    |
|          |     grp_write_fu_112     |    0    |    0    |
|----------|--------------------------|---------|---------|
|extractvalue|     tmp_data_V_fu_131    |    0    |    0    |
|----------|--------------------------|---------|---------|
|   trunc  |       tmp_1_fu_135       |    0    |    0    |
|          |       tmp_2_fu_139       |    0    |    0    |
|----------|--------------------------|---------|---------|
|partselect|       tmp_4_fu_149       |    0    |    0    |
|----------|--------------------------|---------|---------|
|   sext   |   temp_data_V_1_fu_159   |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |    87   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|      lhs_V_reg_122      |   128  |
|  temp_data_V_1_reg_192  |   128  |
|tmp_data_V_4_cast_reg_202|   128  |
|    tmp_data_V_reg_184   |   128  |
|       tmp_reg_179       |   32   |
|    tmp_tlast_reg_197    |    1   |
+-------------------------+--------+
|          Total          |   545  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_72 |  p2  |   2  |  32  |   64   ||    9    |
| grp_write_fu_112 |  p3  |   2  |   8  |   16   ||    9    |
| grp_write_fu_112 |  p4  |   2  |   1  |    2   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   82   ||  1.968  ||    27   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   87   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   27   |
|  Register |    -   |   545  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   545  |   114  |
+-----------+--------+--------+--------+
