Analysis & Synthesis report for rob
Tue May 07 02:20:21 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. User-Specified and Inferred Latches
  9. Logic Cells Representing Combinational Loops
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:0:rob_pc
 13. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:0:rob_dest
 14. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:0:rob_ir
 15. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:0:rob_result
 16. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:0:rob_dest_tag
 17. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:0:rob_c_tag
 18. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:0:rob_z_tag
 19. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:1:rob_pc
 20. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:1:rob_dest
 21. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:1:rob_ir
 22. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:1:rob_result
 23. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:1:rob_dest_tag
 24. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:1:rob_c_tag
 25. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:1:rob_z_tag
 26. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:2:rob_pc
 27. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:2:rob_dest
 28. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:2:rob_ir
 29. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:2:rob_result
 30. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:2:rob_dest_tag
 31. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:2:rob_c_tag
 32. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:2:rob_z_tag
 33. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:3:rob_pc
 34. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:3:rob_dest
 35. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:3:rob_ir
 36. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:3:rob_result
 37. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:3:rob_dest_tag
 38. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:3:rob_c_tag
 39. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:3:rob_z_tag
 40. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:4:rob_pc
 41. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:4:rob_dest
 42. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:4:rob_ir
 43. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:4:rob_result
 44. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:4:rob_dest_tag
 45. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:4:rob_c_tag
 46. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:4:rob_z_tag
 47. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:5:rob_pc
 48. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:5:rob_dest
 49. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:5:rob_ir
 50. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:5:rob_result
 51. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:5:rob_dest_tag
 52. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:5:rob_c_tag
 53. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:5:rob_z_tag
 54. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:6:rob_pc
 55. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:6:rob_dest
 56. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:6:rob_ir
 57. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:6:rob_result
 58. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:6:rob_dest_tag
 59. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:6:rob_c_tag
 60. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:6:rob_z_tag
 61. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:7:rob_pc
 62. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:7:rob_dest
 63. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:7:rob_ir
 64. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:7:rob_result
 65. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:7:rob_dest_tag
 66. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:7:rob_c_tag
 67. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:7:rob_z_tag
 68. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:8:rob_pc
 69. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:8:rob_dest
 70. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:8:rob_ir
 71. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:8:rob_result
 72. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:8:rob_dest_tag
 73. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:8:rob_c_tag
 74. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:8:rob_z_tag
 75. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:9:rob_pc
 76. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:9:rob_dest
 77. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:9:rob_ir
 78. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:9:rob_result
 79. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:9:rob_dest_tag
 80. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:9:rob_c_tag
 81. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:9:rob_z_tag
 82. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:10:rob_pc
 83. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:10:rob_dest
 84. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:10:rob_ir
 85. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:10:rob_result
 86. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:10:rob_dest_tag
 87. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:10:rob_c_tag
 88. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:10:rob_z_tag
 89. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:11:rob_pc
 90. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:11:rob_dest
 91. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:11:rob_ir
 92. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:11:rob_result
 93. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:11:rob_dest_tag
 94. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:11:rob_c_tag
 95. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:11:rob_z_tag
 96. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:12:rob_pc
 97. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:12:rob_dest
 98. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:12:rob_ir
 99. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:12:rob_result
100. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:12:rob_dest_tag
101. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:12:rob_c_tag
102. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:12:rob_z_tag
103. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:13:rob_pc
104. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:13:rob_dest
105. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:13:rob_ir
106. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:13:rob_result
107. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:13:rob_dest_tag
108. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:13:rob_c_tag
109. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:13:rob_z_tag
110. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:14:rob_pc
111. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:14:rob_dest
112. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:14:rob_ir
113. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:14:rob_result
114. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:14:rob_dest_tag
115. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:14:rob_c_tag
116. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:14:rob_z_tag
117. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:15:rob_pc
118. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:15:rob_dest
119. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:15:rob_ir
120. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:15:rob_result
121. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:15:rob_dest_tag
122. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:15:rob_c_tag
123. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:15:rob_z_tag
124. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:16:rob_pc
125. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:16:rob_dest
126. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:16:rob_ir
127. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:16:rob_result
128. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:16:rob_dest_tag
129. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:16:rob_c_tag
130. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:16:rob_z_tag
131. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:17:rob_pc
132. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:17:rob_dest
133. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:17:rob_ir
134. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:17:rob_result
135. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:17:rob_dest_tag
136. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:17:rob_c_tag
137. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:17:rob_z_tag
138. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:18:rob_pc
139. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:18:rob_dest
140. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:18:rob_ir
141. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:18:rob_result
142. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:18:rob_dest_tag
143. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:18:rob_c_tag
144. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:18:rob_z_tag
145. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:19:rob_pc
146. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:19:rob_dest
147. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:19:rob_ir
148. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:19:rob_result
149. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:19:rob_dest_tag
150. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:19:rob_c_tag
151. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:19:rob_z_tag
152. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:20:rob_pc
153. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:20:rob_dest
154. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:20:rob_ir
155. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:20:rob_result
156. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:20:rob_dest_tag
157. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:20:rob_c_tag
158. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:20:rob_z_tag
159. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:21:rob_pc
160. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:21:rob_dest
161. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:21:rob_ir
162. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:21:rob_result
163. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:21:rob_dest_tag
164. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:21:rob_c_tag
165. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:21:rob_z_tag
166. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:22:rob_pc
167. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:22:rob_dest
168. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:22:rob_ir
169. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:22:rob_result
170. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:22:rob_dest_tag
171. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:22:rob_c_tag
172. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:22:rob_z_tag
173. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:23:rob_pc
174. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:23:rob_dest
175. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:23:rob_ir
176. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:23:rob_result
177. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:23:rob_dest_tag
178. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:23:rob_c_tag
179. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:23:rob_z_tag
180. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:24:rob_pc
181. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:24:rob_dest
182. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:24:rob_ir
183. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:24:rob_result
184. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:24:rob_dest_tag
185. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:24:rob_c_tag
186. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:24:rob_z_tag
187. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:25:rob_pc
188. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:25:rob_dest
189. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:25:rob_ir
190. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:25:rob_result
191. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:25:rob_dest_tag
192. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:25:rob_c_tag
193. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:25:rob_z_tag
194. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:26:rob_pc
195. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:26:rob_dest
196. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:26:rob_ir
197. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:26:rob_result
198. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:26:rob_dest_tag
199. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:26:rob_c_tag
200. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:26:rob_z_tag
201. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:27:rob_pc
202. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:27:rob_dest
203. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:27:rob_ir
204. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:27:rob_result
205. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:27:rob_dest_tag
206. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:27:rob_c_tag
207. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:27:rob_z_tag
208. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:28:rob_pc
209. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:28:rob_dest
210. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:28:rob_ir
211. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:28:rob_result
212. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:28:rob_dest_tag
213. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:28:rob_c_tag
214. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:28:rob_z_tag
215. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:29:rob_pc
216. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:29:rob_dest
217. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:29:rob_ir
218. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:29:rob_result
219. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:29:rob_dest_tag
220. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:29:rob_c_tag
221. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:29:rob_z_tag
222. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:30:rob_pc
223. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:30:rob_dest
224. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:30:rob_ir
225. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:30:rob_result
226. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:30:rob_dest_tag
227. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:30:rob_c_tag
228. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:30:rob_z_tag
229. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:31:rob_pc
230. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:31:rob_dest
231. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:31:rob_ir
232. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:31:rob_result
233. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:31:rob_dest_tag
234. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:31:rob_c_tag
235. Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:31:rob_z_tag
236. Parameter Settings for User Entity Instance: myRegister:head_ptr_reg
237. Parameter Settings for User Entity Instance: myRegister:tail_ptr_reg
238. Port Connectivity Checks: "Add5:a4"
239. Port Connectivity Checks: "Add5:a3"
240. Port Connectivity Checks: "Add5:a2"
241. Port Connectivity Checks: "Add5:a1|FullAdder:\ist_add:4:F1"
242. Port Connectivity Checks: "Add5:a1|FullAdder:F0"
243. Port Connectivity Checks: "Add5:a1"
244. Port Connectivity Checks: "myRegister:tail_ptr_reg"
245. Port Connectivity Checks: "myRegister:head_ptr_reg"
246. Post-Synthesis Netlist Statistics for Top Partition
247. Elapsed Time Per Partition
248. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue May 07 02:20:21 2019       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; rob                                         ;
; Top-level Entity Name           ; rob                                         ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 2634                                        ;
; Total pins                      ; 470                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGTFD9E5F35C7     ;                    ;
; Top-level entity name                                                           ; rob                ; rob                ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.49        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  49.2%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                    ;
+----------------------------------+-----------------+-----------------+------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                                                             ; Library ;
+----------------------------------+-----------------+-----------------+------------------------------------------------------------------------------------------+---------+
; rob.vhd                          ; yes             ; User VHDL File  ; C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd          ;         ;
; register.vhd                     ; yes             ; User VHDL File  ; C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/register.vhd     ;         ;
; bit_register.vhd                 ; yes             ; User VHDL File  ; C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/bit_register.vhd ;         ;
; add5.vhd                         ; yes             ; User VHDL File  ; C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/add5.vhd         ;         ;
; FullAdder.vhd                    ; yes             ; User VHDL File  ; C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/FullAdder.vhd    ;         ;
+----------------------------------+-----------------+-----------------+------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 3672      ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 3205      ;
;     -- 7 input functions                    ; 59        ;
;     -- 6 input functions                    ; 2066      ;
;     -- 5 input functions                    ; 413       ;
;     -- 4 input functions                    ; 188       ;
;     -- <=3 input functions                  ; 479       ;
;                                             ;           ;
; Dedicated logic registers                   ; 2634      ;
;                                             ;           ;
; I/O pins                                    ; 470       ;
;                                             ;           ;
; Total DSP Blocks                            ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 2634      ;
; Total fan-out                               ; 32384     ;
; Average fan-out                             ; 4.78      ;
+---------------------------------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                  ;
+-------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------+--------------+--------------+
; Compilation Hierarchy Node                            ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                   ; Entity Name  ; Library Name ;
+-------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------+--------------+--------------+
; |rob                                                  ; 3205 (2988)         ; 2634 (0)                  ; 0                 ; 0          ; 470  ; 0            ; |rob                                                  ; rob          ; work         ;
;    |Add5:a1|                                          ; 4 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|Add5:a1                                          ; Add5         ; work         ;
;       |FullAdder:\ist_add:1:F1|                       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|Add5:a1|FullAdder:\ist_add:1:F1                  ; FullAdder    ; work         ;
;       |FullAdder:\ist_add:2:F1|                       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|Add5:a1|FullAdder:\ist_add:2:F1                  ; FullAdder    ; work         ;
;       |FullAdder:\ist_add:3:F1|                       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|Add5:a1|FullAdder:\ist_add:3:F1                  ; FullAdder    ; work         ;
;       |FullAdder:\ist_add:4:F1|                       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|Add5:a1|FullAdder:\ist_add:4:F1                  ; FullAdder    ; work         ;
;    |bit_register:\ReorderBuffer:0:rob_complete_exec|  ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:0:rob_complete_exec  ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:0:rob_cwr|            ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:0:rob_cwr            ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:0:rob_c|              ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:0:rob_c              ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:0:rob_mr|             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:0:rob_mr             ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:0:rob_zwr|            ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:0:rob_zwr            ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:0:rob_z|              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:0:rob_z              ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:10:rob_complete_exec| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:10:rob_complete_exec ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:10:rob_cwr|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:10:rob_cwr           ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:10:rob_c|             ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:10:rob_c             ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:10:rob_mr|            ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:10:rob_mr            ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:10:rob_zwr|           ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:10:rob_zwr           ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:10:rob_z|             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:10:rob_z             ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:11:rob_complete_exec| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:11:rob_complete_exec ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:11:rob_cwr|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:11:rob_cwr           ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:11:rob_c|             ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:11:rob_c             ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:11:rob_mr|            ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:11:rob_mr            ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:11:rob_zwr|           ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:11:rob_zwr           ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:11:rob_z|             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:11:rob_z             ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:12:rob_complete_exec| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:12:rob_complete_exec ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:12:rob_cwr|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:12:rob_cwr           ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:12:rob_c|             ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:12:rob_c             ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:12:rob_mr|            ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:12:rob_mr            ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:12:rob_zwr|           ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:12:rob_zwr           ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:12:rob_z|             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:12:rob_z             ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:13:rob_complete_exec| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:13:rob_complete_exec ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:13:rob_cwr|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:13:rob_cwr           ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:13:rob_c|             ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:13:rob_c             ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:13:rob_mr|            ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:13:rob_mr            ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:13:rob_zwr|           ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:13:rob_zwr           ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:13:rob_z|             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:13:rob_z             ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:14:rob_complete_exec| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:14:rob_complete_exec ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:14:rob_cwr|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:14:rob_cwr           ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:14:rob_c|             ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:14:rob_c             ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:14:rob_mr|            ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:14:rob_mr            ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:14:rob_zwr|           ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:14:rob_zwr           ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:14:rob_z|             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:14:rob_z             ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:15:rob_complete_exec| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:15:rob_complete_exec ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:15:rob_cwr|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:15:rob_cwr           ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:15:rob_c|             ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:15:rob_c             ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:15:rob_mr|            ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:15:rob_mr            ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:15:rob_zwr|           ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:15:rob_zwr           ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:15:rob_z|             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:15:rob_z             ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:16:rob_complete_exec| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:16:rob_complete_exec ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:16:rob_cwr|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:16:rob_cwr           ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:16:rob_c|             ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:16:rob_c             ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:16:rob_mr|            ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:16:rob_mr            ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:16:rob_zwr|           ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:16:rob_zwr           ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:16:rob_z|             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:16:rob_z             ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:17:rob_complete_exec| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:17:rob_complete_exec ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:17:rob_cwr|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:17:rob_cwr           ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:17:rob_c|             ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:17:rob_c             ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:17:rob_mr|            ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:17:rob_mr            ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:17:rob_zwr|           ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:17:rob_zwr           ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:17:rob_z|             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:17:rob_z             ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:18:rob_complete_exec| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:18:rob_complete_exec ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:18:rob_cwr|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:18:rob_cwr           ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:18:rob_c|             ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:18:rob_c             ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:18:rob_mr|            ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:18:rob_mr            ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:18:rob_zwr|           ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:18:rob_zwr           ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:18:rob_z|             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:18:rob_z             ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:19:rob_complete_exec| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:19:rob_complete_exec ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:19:rob_cwr|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:19:rob_cwr           ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:19:rob_c|             ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:19:rob_c             ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:19:rob_mr|            ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:19:rob_mr            ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:19:rob_zwr|           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:19:rob_zwr           ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:19:rob_z|             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:19:rob_z             ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:1:rob_complete_exec|  ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:1:rob_complete_exec  ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:1:rob_cwr|            ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:1:rob_cwr            ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:1:rob_c|              ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:1:rob_c              ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:1:rob_mr|             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:1:rob_mr             ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:1:rob_zwr|            ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:1:rob_zwr            ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:1:rob_z|              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:1:rob_z              ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:20:rob_complete_exec| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:20:rob_complete_exec ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:20:rob_cwr|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:20:rob_cwr           ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:20:rob_c|             ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:20:rob_c             ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:20:rob_mr|            ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:20:rob_mr            ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:20:rob_zwr|           ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:20:rob_zwr           ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:20:rob_z|             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:20:rob_z             ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:21:rob_complete_exec| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:21:rob_complete_exec ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:21:rob_cwr|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:21:rob_cwr           ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:21:rob_c|             ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:21:rob_c             ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:21:rob_mr|            ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:21:rob_mr            ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:21:rob_zwr|           ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:21:rob_zwr           ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:21:rob_z|             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:21:rob_z             ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:22:rob_complete_exec| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:22:rob_complete_exec ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:22:rob_cwr|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:22:rob_cwr           ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:22:rob_c|             ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:22:rob_c             ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:22:rob_mr|            ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:22:rob_mr            ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:22:rob_zwr|           ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:22:rob_zwr           ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:22:rob_z|             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:22:rob_z             ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:23:rob_complete_exec| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:23:rob_complete_exec ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:23:rob_cwr|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:23:rob_cwr           ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:23:rob_c|             ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:23:rob_c             ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:23:rob_mr|            ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:23:rob_mr            ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:23:rob_zwr|           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:23:rob_zwr           ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:23:rob_z|             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:23:rob_z             ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:24:rob_complete_exec| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:24:rob_complete_exec ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:24:rob_cwr|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:24:rob_cwr           ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:24:rob_c|             ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:24:rob_c             ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:24:rob_mr|            ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:24:rob_mr            ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:24:rob_zwr|           ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:24:rob_zwr           ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:24:rob_z|             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:24:rob_z             ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:25:rob_complete_exec| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:25:rob_complete_exec ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:25:rob_cwr|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:25:rob_cwr           ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:25:rob_c|             ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:25:rob_c             ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:25:rob_mr|            ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:25:rob_mr            ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:25:rob_zwr|           ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:25:rob_zwr           ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:25:rob_z|             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:25:rob_z             ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:26:rob_complete_exec| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:26:rob_complete_exec ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:26:rob_cwr|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:26:rob_cwr           ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:26:rob_c|             ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:26:rob_c             ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:26:rob_mr|            ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:26:rob_mr            ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:26:rob_zwr|           ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:26:rob_zwr           ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:26:rob_z|             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:26:rob_z             ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:27:rob_complete_exec| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:27:rob_complete_exec ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:27:rob_cwr|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:27:rob_cwr           ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:27:rob_c|             ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:27:rob_c             ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:27:rob_mr|            ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:27:rob_mr            ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:27:rob_zwr|           ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:27:rob_zwr           ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:27:rob_z|             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:27:rob_z             ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:28:rob_complete_exec| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:28:rob_complete_exec ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:28:rob_cwr|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:28:rob_cwr           ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:28:rob_c|             ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:28:rob_c             ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:28:rob_mr|            ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:28:rob_mr            ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:28:rob_zwr|           ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:28:rob_zwr           ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:28:rob_z|             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:28:rob_z             ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:29:rob_complete_exec| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:29:rob_complete_exec ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:29:rob_cwr|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:29:rob_cwr           ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:29:rob_c|             ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:29:rob_c             ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:29:rob_mr|            ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:29:rob_mr            ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:29:rob_zwr|           ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:29:rob_zwr           ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:29:rob_z|             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:29:rob_z             ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:2:rob_complete_exec|  ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:2:rob_complete_exec  ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:2:rob_cwr|            ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:2:rob_cwr            ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:2:rob_c|              ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:2:rob_c              ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:2:rob_mr|             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:2:rob_mr             ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:2:rob_zwr|            ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:2:rob_zwr            ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:2:rob_z|              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:2:rob_z              ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:30:rob_complete_exec| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:30:rob_complete_exec ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:30:rob_cwr|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:30:rob_cwr           ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:30:rob_c|             ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:30:rob_c             ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:30:rob_mr|            ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:30:rob_mr            ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:30:rob_zwr|           ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:30:rob_zwr           ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:30:rob_z|             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:30:rob_z             ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:31:rob_complete_exec| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:31:rob_complete_exec ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:31:rob_cwr|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:31:rob_cwr           ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:31:rob_c|             ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:31:rob_c             ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:31:rob_mr|            ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:31:rob_mr            ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:31:rob_zwr|           ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:31:rob_zwr           ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:31:rob_z|             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:31:rob_z             ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:3:rob_complete_exec|  ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:3:rob_complete_exec  ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:3:rob_cwr|            ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:3:rob_cwr            ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:3:rob_c|              ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:3:rob_c              ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:3:rob_mr|             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:3:rob_mr             ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:3:rob_zwr|            ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:3:rob_zwr            ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:3:rob_z|              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:3:rob_z              ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:4:rob_complete_exec|  ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:4:rob_complete_exec  ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:4:rob_cwr|            ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:4:rob_cwr            ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:4:rob_c|              ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:4:rob_c              ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:4:rob_mr|             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:4:rob_mr             ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:4:rob_zwr|            ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:4:rob_zwr            ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:4:rob_z|              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:4:rob_z              ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:5:rob_complete_exec|  ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:5:rob_complete_exec  ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:5:rob_cwr|            ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:5:rob_cwr            ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:5:rob_c|              ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:5:rob_c              ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:5:rob_mr|             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:5:rob_mr             ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:5:rob_zwr|            ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:5:rob_zwr            ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:5:rob_z|              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:5:rob_z              ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:6:rob_complete_exec|  ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:6:rob_complete_exec  ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:6:rob_cwr|            ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:6:rob_cwr            ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:6:rob_c|              ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:6:rob_c              ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:6:rob_mr|             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:6:rob_mr             ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:6:rob_zwr|            ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:6:rob_zwr            ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:6:rob_z|              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:6:rob_z              ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:7:rob_complete_exec|  ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:7:rob_complete_exec  ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:7:rob_cwr|            ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:7:rob_cwr            ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:7:rob_c|              ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:7:rob_c              ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:7:rob_mr|             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:7:rob_mr             ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:7:rob_zwr|            ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:7:rob_zwr            ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:7:rob_z|              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:7:rob_z              ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:8:rob_complete_exec|  ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:8:rob_complete_exec  ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:8:rob_cwr|            ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:8:rob_cwr            ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:8:rob_c|              ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:8:rob_c              ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:8:rob_mr|             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:8:rob_mr             ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:8:rob_zwr|            ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:8:rob_zwr            ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:8:rob_z|              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:8:rob_z              ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:9:rob_complete_exec|  ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:9:rob_complete_exec  ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:9:rob_cwr|            ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:9:rob_cwr            ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:9:rob_c|              ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:9:rob_c              ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:9:rob_mr|             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:9:rob_mr             ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:9:rob_zwr|            ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:9:rob_zwr            ; bit_register ; work         ;
;    |bit_register:\ReorderBuffer:9:rob_z|              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|bit_register:\ReorderBuffer:9:rob_z              ; bit_register ; work         ;
;    |myRegister:\ReorderBuffer:0:rob_c_tag|            ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:0:rob_c_tag            ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:0:rob_dest_tag|         ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:0:rob_dest_tag         ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:0:rob_dest|             ; 1 (1)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:0:rob_dest             ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:0:rob_ir|               ; 0 (0)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:0:rob_ir               ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:0:rob_pc|               ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:0:rob_pc               ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:0:rob_result|           ; 2 (2)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:0:rob_result           ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:0:rob_z_tag|            ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:0:rob_z_tag            ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:10:rob_c_tag|           ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:10:rob_c_tag           ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:10:rob_dest_tag|        ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:10:rob_dest_tag        ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:10:rob_dest|            ; 1 (1)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:10:rob_dest            ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:10:rob_ir|              ; 0 (0)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:10:rob_ir              ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:10:rob_pc|              ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:10:rob_pc              ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:10:rob_result|          ; 2 (2)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:10:rob_result          ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:10:rob_z_tag|           ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:10:rob_z_tag           ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:11:rob_c_tag|           ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:11:rob_c_tag           ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:11:rob_dest_tag|        ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:11:rob_dest_tag        ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:11:rob_dest|            ; 1 (1)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:11:rob_dest            ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:11:rob_ir|              ; 0 (0)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:11:rob_ir              ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:11:rob_pc|              ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:11:rob_pc              ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:11:rob_result|          ; 2 (2)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:11:rob_result          ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:11:rob_z_tag|           ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:11:rob_z_tag           ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:12:rob_c_tag|           ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:12:rob_c_tag           ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:12:rob_dest_tag|        ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:12:rob_dest_tag        ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:12:rob_dest|            ; 1 (1)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:12:rob_dest            ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:12:rob_ir|              ; 0 (0)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:12:rob_ir              ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:12:rob_pc|              ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:12:rob_pc              ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:12:rob_result|          ; 2 (2)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:12:rob_result          ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:12:rob_z_tag|           ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:12:rob_z_tag           ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:13:rob_c_tag|           ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:13:rob_c_tag           ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:13:rob_dest_tag|        ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:13:rob_dest_tag        ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:13:rob_dest|            ; 1 (1)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:13:rob_dest            ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:13:rob_ir|              ; 0 (0)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:13:rob_ir              ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:13:rob_pc|              ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:13:rob_pc              ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:13:rob_result|          ; 2 (2)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:13:rob_result          ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:13:rob_z_tag|           ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:13:rob_z_tag           ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:14:rob_c_tag|           ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:14:rob_c_tag           ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:14:rob_dest_tag|        ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:14:rob_dest_tag        ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:14:rob_dest|            ; 1 (1)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:14:rob_dest            ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:14:rob_ir|              ; 0 (0)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:14:rob_ir              ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:14:rob_pc|              ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:14:rob_pc              ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:14:rob_result|          ; 2 (2)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:14:rob_result          ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:14:rob_z_tag|           ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:14:rob_z_tag           ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:15:rob_c_tag|           ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:15:rob_c_tag           ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:15:rob_dest_tag|        ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:15:rob_dest_tag        ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:15:rob_dest|            ; 1 (1)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:15:rob_dest            ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:15:rob_ir|              ; 0 (0)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:15:rob_ir              ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:15:rob_pc|              ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:15:rob_pc              ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:15:rob_result|          ; 2 (2)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:15:rob_result          ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:15:rob_z_tag|           ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:15:rob_z_tag           ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:16:rob_c_tag|           ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:16:rob_c_tag           ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:16:rob_dest_tag|        ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:16:rob_dest_tag        ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:16:rob_dest|            ; 1 (1)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:16:rob_dest            ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:16:rob_ir|              ; 0 (0)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:16:rob_ir              ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:16:rob_pc|              ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:16:rob_pc              ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:16:rob_result|          ; 2 (2)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:16:rob_result          ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:16:rob_z_tag|           ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:16:rob_z_tag           ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:17:rob_c_tag|           ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:17:rob_c_tag           ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:17:rob_dest_tag|        ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:17:rob_dest_tag        ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:17:rob_dest|            ; 1 (1)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:17:rob_dest            ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:17:rob_ir|              ; 0 (0)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:17:rob_ir              ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:17:rob_pc|              ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:17:rob_pc              ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:17:rob_result|          ; 2 (2)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:17:rob_result          ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:17:rob_z_tag|           ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:17:rob_z_tag           ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:18:rob_c_tag|           ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:18:rob_c_tag           ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:18:rob_dest_tag|        ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:18:rob_dest_tag        ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:18:rob_dest|            ; 1 (1)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:18:rob_dest            ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:18:rob_ir|              ; 0 (0)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:18:rob_ir              ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:18:rob_pc|              ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:18:rob_pc              ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:18:rob_result|          ; 2 (2)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:18:rob_result          ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:18:rob_z_tag|           ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:18:rob_z_tag           ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:19:rob_c_tag|           ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:19:rob_c_tag           ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:19:rob_dest_tag|        ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:19:rob_dest_tag        ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:19:rob_dest|            ; 1 (1)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:19:rob_dest            ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:19:rob_ir|              ; 0 (0)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:19:rob_ir              ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:19:rob_pc|              ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:19:rob_pc              ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:19:rob_result|          ; 3 (3)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:19:rob_result          ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:19:rob_z_tag|           ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:19:rob_z_tag           ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:1:rob_c_tag|            ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:1:rob_c_tag            ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:1:rob_dest_tag|         ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:1:rob_dest_tag         ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:1:rob_dest|             ; 1 (1)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:1:rob_dest             ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:1:rob_ir|               ; 0 (0)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:1:rob_ir               ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:1:rob_pc|               ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:1:rob_pc               ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:1:rob_result|           ; 2 (2)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:1:rob_result           ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:1:rob_z_tag|            ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:1:rob_z_tag            ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:20:rob_c_tag|           ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:20:rob_c_tag           ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:20:rob_dest_tag|        ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:20:rob_dest_tag        ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:20:rob_dest|            ; 1 (1)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:20:rob_dest            ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:20:rob_ir|              ; 0 (0)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:20:rob_ir              ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:20:rob_pc|              ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:20:rob_pc              ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:20:rob_result|          ; 2 (2)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:20:rob_result          ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:20:rob_z_tag|           ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:20:rob_z_tag           ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:21:rob_c_tag|           ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:21:rob_c_tag           ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:21:rob_dest_tag|        ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:21:rob_dest_tag        ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:21:rob_dest|            ; 1 (1)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:21:rob_dest            ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:21:rob_ir|              ; 0 (0)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:21:rob_ir              ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:21:rob_pc|              ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:21:rob_pc              ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:21:rob_result|          ; 2 (2)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:21:rob_result          ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:21:rob_z_tag|           ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:21:rob_z_tag           ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:22:rob_c_tag|           ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:22:rob_c_tag           ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:22:rob_dest_tag|        ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:22:rob_dest_tag        ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:22:rob_dest|            ; 1 (1)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:22:rob_dest            ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:22:rob_ir|              ; 0 (0)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:22:rob_ir              ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:22:rob_pc|              ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:22:rob_pc              ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:22:rob_result|          ; 2 (2)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:22:rob_result          ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:22:rob_z_tag|           ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:22:rob_z_tag           ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:23:rob_c_tag|           ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:23:rob_c_tag           ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:23:rob_dest_tag|        ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:23:rob_dest_tag        ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:23:rob_dest|            ; 1 (1)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:23:rob_dest            ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:23:rob_ir|              ; 0 (0)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:23:rob_ir              ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:23:rob_pc|              ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:23:rob_pc              ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:23:rob_result|          ; 3 (3)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:23:rob_result          ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:23:rob_z_tag|           ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:23:rob_z_tag           ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:24:rob_c_tag|           ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:24:rob_c_tag           ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:24:rob_dest_tag|        ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:24:rob_dest_tag        ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:24:rob_dest|            ; 1 (1)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:24:rob_dest            ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:24:rob_ir|              ; 0 (0)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:24:rob_ir              ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:24:rob_pc|              ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:24:rob_pc              ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:24:rob_result|          ; 2 (2)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:24:rob_result          ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:24:rob_z_tag|           ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:24:rob_z_tag           ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:25:rob_c_tag|           ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:25:rob_c_tag           ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:25:rob_dest_tag|        ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:25:rob_dest_tag        ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:25:rob_dest|            ; 1 (1)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:25:rob_dest            ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:25:rob_ir|              ; 0 (0)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:25:rob_ir              ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:25:rob_pc|              ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:25:rob_pc              ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:25:rob_result|          ; 2 (2)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:25:rob_result          ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:25:rob_z_tag|           ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:25:rob_z_tag           ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:26:rob_c_tag|           ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:26:rob_c_tag           ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:26:rob_dest_tag|        ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:26:rob_dest_tag        ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:26:rob_dest|            ; 1 (1)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:26:rob_dest            ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:26:rob_ir|              ; 0 (0)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:26:rob_ir              ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:26:rob_pc|              ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:26:rob_pc              ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:26:rob_result|          ; 2 (2)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:26:rob_result          ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:26:rob_z_tag|           ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:26:rob_z_tag           ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:27:rob_c_tag|           ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:27:rob_c_tag           ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:27:rob_dest_tag|        ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:27:rob_dest_tag        ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:27:rob_dest|            ; 1 (1)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:27:rob_dest            ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:27:rob_ir|              ; 0 (0)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:27:rob_ir              ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:27:rob_pc|              ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:27:rob_pc              ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:27:rob_result|          ; 2 (2)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:27:rob_result          ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:27:rob_z_tag|           ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:27:rob_z_tag           ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:28:rob_c_tag|           ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:28:rob_c_tag           ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:28:rob_dest_tag|        ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:28:rob_dest_tag        ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:28:rob_dest|            ; 1 (1)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:28:rob_dest            ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:28:rob_ir|              ; 0 (0)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:28:rob_ir              ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:28:rob_pc|              ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:28:rob_pc              ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:28:rob_result|          ; 2 (2)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:28:rob_result          ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:28:rob_z_tag|           ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:28:rob_z_tag           ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:29:rob_c_tag|           ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:29:rob_c_tag           ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:29:rob_dest_tag|        ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:29:rob_dest_tag        ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:29:rob_dest|            ; 1 (1)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:29:rob_dest            ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:29:rob_ir|              ; 0 (0)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:29:rob_ir              ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:29:rob_pc|              ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:29:rob_pc              ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:29:rob_result|          ; 2 (2)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:29:rob_result          ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:29:rob_z_tag|           ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:29:rob_z_tag           ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:2:rob_c_tag|            ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:2:rob_c_tag            ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:2:rob_dest_tag|         ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:2:rob_dest_tag         ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:2:rob_dest|             ; 1 (1)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:2:rob_dest             ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:2:rob_ir|               ; 0 (0)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:2:rob_ir               ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:2:rob_pc|               ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:2:rob_pc               ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:2:rob_result|           ; 2 (2)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:2:rob_result           ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:2:rob_z_tag|            ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:2:rob_z_tag            ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:30:rob_c_tag|           ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:30:rob_c_tag           ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:30:rob_dest_tag|        ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:30:rob_dest_tag        ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:30:rob_dest|            ; 1 (1)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:30:rob_dest            ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:30:rob_ir|              ; 0 (0)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:30:rob_ir              ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:30:rob_pc|              ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:30:rob_pc              ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:30:rob_result|          ; 2 (2)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:30:rob_result          ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:30:rob_z_tag|           ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:30:rob_z_tag           ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:31:rob_c_tag|           ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:31:rob_c_tag           ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:31:rob_dest_tag|        ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:31:rob_dest_tag        ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:31:rob_dest|            ; 1 (1)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:31:rob_dest            ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:31:rob_ir|              ; 0 (0)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:31:rob_ir              ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:31:rob_pc|              ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:31:rob_pc              ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:31:rob_result|          ; 2 (2)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:31:rob_result          ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:31:rob_z_tag|           ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:31:rob_z_tag           ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:3:rob_c_tag|            ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:3:rob_c_tag            ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:3:rob_dest_tag|         ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:3:rob_dest_tag         ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:3:rob_dest|             ; 1 (1)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:3:rob_dest             ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:3:rob_ir|               ; 0 (0)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:3:rob_ir               ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:3:rob_pc|               ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:3:rob_pc               ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:3:rob_result|           ; 2 (2)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:3:rob_result           ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:3:rob_z_tag|            ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:3:rob_z_tag            ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:4:rob_c_tag|            ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:4:rob_c_tag            ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:4:rob_dest_tag|         ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:4:rob_dest_tag         ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:4:rob_dest|             ; 1 (1)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:4:rob_dest             ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:4:rob_ir|               ; 0 (0)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:4:rob_ir               ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:4:rob_pc|               ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:4:rob_pc               ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:4:rob_result|           ; 2 (2)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:4:rob_result           ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:4:rob_z_tag|            ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:4:rob_z_tag            ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:5:rob_c_tag|            ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:5:rob_c_tag            ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:5:rob_dest_tag|         ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:5:rob_dest_tag         ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:5:rob_dest|             ; 1 (1)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:5:rob_dest             ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:5:rob_ir|               ; 0 (0)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:5:rob_ir               ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:5:rob_pc|               ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:5:rob_pc               ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:5:rob_result|           ; 2 (2)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:5:rob_result           ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:5:rob_z_tag|            ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:5:rob_z_tag            ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:6:rob_c_tag|            ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:6:rob_c_tag            ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:6:rob_dest_tag|         ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:6:rob_dest_tag         ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:6:rob_dest|             ; 1 (1)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:6:rob_dest             ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:6:rob_ir|               ; 0 (0)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:6:rob_ir               ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:6:rob_pc|               ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:6:rob_pc               ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:6:rob_result|           ; 2 (2)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:6:rob_result           ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:6:rob_z_tag|            ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:6:rob_z_tag            ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:7:rob_c_tag|            ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:7:rob_c_tag            ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:7:rob_dest_tag|         ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:7:rob_dest_tag         ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:7:rob_dest|             ; 1 (1)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:7:rob_dest             ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:7:rob_ir|               ; 0 (0)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:7:rob_ir               ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:7:rob_pc|               ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:7:rob_pc               ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:7:rob_result|           ; 2 (2)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:7:rob_result           ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:7:rob_z_tag|            ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:7:rob_z_tag            ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:8:rob_c_tag|            ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:8:rob_c_tag            ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:8:rob_dest_tag|         ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:8:rob_dest_tag         ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:8:rob_dest|             ; 1 (1)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:8:rob_dest             ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:8:rob_ir|               ; 0 (0)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:8:rob_ir               ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:8:rob_pc|               ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:8:rob_pc               ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:8:rob_result|           ; 2 (2)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:8:rob_result           ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:8:rob_z_tag|            ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:8:rob_z_tag            ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:9:rob_c_tag|            ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:9:rob_c_tag            ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:9:rob_dest_tag|         ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:9:rob_dest_tag         ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:9:rob_dest|             ; 1 (1)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:9:rob_dest             ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:9:rob_ir|               ; 0 (0)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:9:rob_ir               ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:9:rob_pc|               ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:9:rob_pc               ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:9:rob_result|           ; 2 (2)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:9:rob_result           ; myRegister   ; work         ;
;    |myRegister:\ReorderBuffer:9:rob_z_tag|            ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:\ReorderBuffer:9:rob_z_tag            ; myRegister   ; work         ;
;    |myRegister:head_ptr_reg|                          ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:head_ptr_reg                          ; myRegister   ; work         ;
;    |myRegister:tail_ptr_reg|                          ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |rob|myRegister:tail_ptr_reg                          ; myRegister   ; work         ;
+-------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------+--------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                 ;
+-----------------------------------------------------+----------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal  ; Free of Timing Hazards ;
+-----------------------------------------------------+----------------------+------------------------+
; val_rrf_vect_out[0]$latch                           ; val_rrf_vect_out[0]  ; yes                    ;
; val_rrf_vect_out[1]$latch                           ; val_rrf_vect_out[1]  ; yes                    ;
; val_rrf_vect_out[2]$latch                           ; val_rrf_vect_out[2]  ; yes                    ;
; val_rrf_vect_out[3]$latch                           ; val_rrf_vect_out[3]  ; yes                    ;
; val_rrf_vect_out[4]$latch                           ; val_rrf_vect_out[4]  ; yes                    ;
; val_rrf_vect_out[5]$latch                           ; val_rrf_vect_out[5]  ; yes                    ;
; val_rrf_vect_out[6]$latch                           ; val_rrf_vect_out[6]  ; yes                    ;
; val_rrf_vect_out[7]$latch                           ; val_rrf_vect_out[7]  ; yes                    ;
; val_rrf_vect_out[8]$latch                           ; val_rrf_vect_out[8]  ; yes                    ;
; val_rrf_vect_out[9]$latch                           ; val_rrf_vect_out[9]  ; yes                    ;
; val_rrf_vect_out[10]$latch                          ; val_rrf_vect_out[10] ; yes                    ;
; val_rrf_vect_out[11]$latch                          ; val_rrf_vect_out[11] ; yes                    ;
; val_rrf_vect_out[12]$latch                          ; val_rrf_vect_out[12] ; yes                    ;
; val_rrf_vect_out[13]$latch                          ; val_rrf_vect_out[13] ; yes                    ;
; val_rrf_vect_out[14]$latch                          ; val_rrf_vect_out[14] ; yes                    ;
; val_rrf_vect_out[15]$latch                          ; val_rrf_vect_out[15] ; yes                    ;
; val_rrf_vect_out[16]$latch                          ; val_rrf_vect_out[16] ; yes                    ;
; val_rrf_vect_out[17]$latch                          ; val_rrf_vect_out[17] ; yes                    ;
; val_rrf_vect_out[18]$latch                          ; val_rrf_vect_out[18] ; yes                    ;
; val_rrf_vect_out[19]$latch                          ; val_rrf_vect_out[19] ; yes                    ;
; val_rrf_vect_out[20]$latch                          ; val_rrf_vect_out[20] ; yes                    ;
; val_rrf_vect_out[21]$latch                          ; val_rrf_vect_out[21] ; yes                    ;
; val_rrf_vect_out[22]$latch                          ; val_rrf_vect_out[22] ; yes                    ;
; val_rrf_vect_out[23]$latch                          ; val_rrf_vect_out[23] ; yes                    ;
; val_rrf_vect_out[24]$latch                          ; val_rrf_vect_out[24] ; yes                    ;
; val_rrf_vect_out[25]$latch                          ; val_rrf_vect_out[25] ; yes                    ;
; val_rrf_vect_out[26]$latch                          ; val_rrf_vect_out[26] ; yes                    ;
; val_rrf_vect_out[27]$latch                          ; val_rrf_vect_out[27] ; yes                    ;
; val_rrf_vect_out[28]$latch                          ; val_rrf_vect_out[28] ; yes                    ;
; val_rrf_vect_out[29]$latch                          ; val_rrf_vect_out[29] ; yes                    ;
; val_rrf_vect_out[30]$latch                          ; val_rrf_vect_out[30] ; yes                    ;
; val_rrf_vect_out[31]$latch                          ; val_rrf_vect_out[31] ; yes                    ;
; Number of user-specified and inferred latches = 32  ;                      ;                        ;
+-----------------------------------------------------+----------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------+
; Logic Cells Representing Combinational Loops                ;
+--------------------------------------------------------+----+
; Logic Cell Name                                        ;    ;
+--------------------------------------------------------+----+
; head_ptr[1]~3                                          ;    ;
; head_ptr[0]~4                                          ;    ;
; head_ptr[2]~2                                          ;    ;
; head_ptr[3]~1                                          ;    ;
; head_ptr[4]~0                                          ;    ;
; tail_ptr[0]~4                                          ;    ;
; tail_ptr[1]~3                                          ;    ;
; tail_ptr[2]~2                                          ;    ;
; tail_ptr[3]~1                                          ;    ;
; tail_ptr[4]~0                                          ;    ;
; Number of logic cells representing combinational loops ; 10 ;
+--------------------------------------------------------+----+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2634  ;
; Number of registers using Synchronous Clear  ; 416   ;
; Number of registers using Synchronous Load   ; 2016  ;
; Number of registers using Asynchronous Clear ; 2634  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2592  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------+
; 3:1                ; 47 bits   ; 94 LEs        ; 0 LEs                ; 94 LEs                 ; Yes        ; |rob|myRegister:\ReorderBuffer:31:rob_c_tag|dout[3]    ;
; 3:1                ; 47 bits   ; 94 LEs        ; 0 LEs                ; 94 LEs                 ; Yes        ; |rob|myRegister:\ReorderBuffer:30:rob_ir|dout[8]       ;
; 3:1                ; 47 bits   ; 94 LEs        ; 0 LEs                ; 94 LEs                 ; Yes        ; |rob|myRegister:\ReorderBuffer:29:rob_dest_tag|dout[2] ;
; 3:1                ; 47 bits   ; 94 LEs        ; 0 LEs                ; 94 LEs                 ; Yes        ; |rob|myRegister:\ReorderBuffer:28:rob_dest_tag|dout[3] ;
; 3:1                ; 47 bits   ; 94 LEs        ; 0 LEs                ; 94 LEs                 ; Yes        ; |rob|myRegister:\ReorderBuffer:27:rob_pc|dout[10]      ;
; 3:1                ; 47 bits   ; 94 LEs        ; 0 LEs                ; 94 LEs                 ; Yes        ; |rob|myRegister:\ReorderBuffer:26:rob_pc|dout[8]       ;
; 3:1                ; 47 bits   ; 94 LEs        ; 0 LEs                ; 94 LEs                 ; Yes        ; |rob|myRegister:\ReorderBuffer:25:rob_pc|dout[15]      ;
; 3:1                ; 47 bits   ; 94 LEs        ; 0 LEs                ; 94 LEs                 ; Yes        ; |rob|myRegister:\ReorderBuffer:24:rob_dest_tag|dout[2] ;
; 3:1                ; 47 bits   ; 94 LEs        ; 0 LEs                ; 94 LEs                 ; Yes        ; |rob|myRegister:\ReorderBuffer:23:rob_dest_tag|dout[2] ;
; 3:1                ; 47 bits   ; 94 LEs        ; 0 LEs                ; 94 LEs                 ; Yes        ; |rob|bit_register:\ReorderBuffer:22:rob_cwr|dout       ;
; 3:1                ; 47 bits   ; 94 LEs        ; 0 LEs                ; 94 LEs                 ; Yes        ; |rob|myRegister:\ReorderBuffer:21:rob_ir|dout[7]       ;
; 3:1                ; 47 bits   ; 94 LEs        ; 0 LEs                ; 94 LEs                 ; Yes        ; |rob|myRegister:\ReorderBuffer:20:rob_dest_tag|dout[2] ;
; 3:1                ; 47 bits   ; 94 LEs        ; 0 LEs                ; 94 LEs                 ; Yes        ; |rob|myRegister:\ReorderBuffer:19:rob_dest_tag|dout[3] ;
; 3:1                ; 47 bits   ; 94 LEs        ; 0 LEs                ; 94 LEs                 ; Yes        ; |rob|myRegister:\ReorderBuffer:18:rob_pc|dout[10]      ;
; 3:1                ; 47 bits   ; 94 LEs        ; 0 LEs                ; 94 LEs                 ; Yes        ; |rob|myRegister:\ReorderBuffer:17:rob_pc|dout[8]       ;
; 3:1                ; 47 bits   ; 94 LEs        ; 0 LEs                ; 94 LEs                 ; Yes        ; |rob|myRegister:\ReorderBuffer:16:rob_pc|dout[14]      ;
; 3:1                ; 47 bits   ; 94 LEs        ; 0 LEs                ; 94 LEs                 ; Yes        ; |rob|myRegister:\ReorderBuffer:15:rob_dest_tag|dout[2] ;
; 3:1                ; 47 bits   ; 94 LEs        ; 0 LEs                ; 94 LEs                 ; Yes        ; |rob|myRegister:\ReorderBuffer:14:rob_dest_tag|dout[2] ;
; 3:1                ; 47 bits   ; 94 LEs        ; 0 LEs                ; 94 LEs                 ; Yes        ; |rob|bit_register:\ReorderBuffer:13:rob_cwr|dout       ;
; 3:1                ; 47 bits   ; 94 LEs        ; 0 LEs                ; 94 LEs                 ; Yes        ; |rob|myRegister:\ReorderBuffer:12:rob_ir|dout[7]       ;
; 3:1                ; 47 bits   ; 94 LEs        ; 0 LEs                ; 94 LEs                 ; Yes        ; |rob|myRegister:\ReorderBuffer:11:rob_dest_tag|dout[2] ;
; 3:1                ; 47 bits   ; 94 LEs        ; 0 LEs                ; 94 LEs                 ; Yes        ; |rob|myRegister:\ReorderBuffer:10:rob_dest_tag|dout[3] ;
; 3:1                ; 47 bits   ; 94 LEs        ; 0 LEs                ; 94 LEs                 ; Yes        ; |rob|myRegister:\ReorderBuffer:9:rob_pc|dout[10]       ;
; 3:1                ; 47 bits   ; 94 LEs        ; 0 LEs                ; 94 LEs                 ; Yes        ; |rob|myRegister:\ReorderBuffer:8:rob_pc|dout[8]        ;
; 3:1                ; 47 bits   ; 94 LEs        ; 0 LEs                ; 94 LEs                 ; Yes        ; |rob|myRegister:\ReorderBuffer:7:rob_pc|dout[15]       ;
; 3:1                ; 47 bits   ; 94 LEs        ; 0 LEs                ; 94 LEs                 ; Yes        ; |rob|myRegister:\ReorderBuffer:6:rob_dest_tag|dout[2]  ;
; 3:1                ; 47 bits   ; 94 LEs        ; 0 LEs                ; 94 LEs                 ; Yes        ; |rob|myRegister:\ReorderBuffer:5:rob_ir|dout[14]       ;
; 3:1                ; 47 bits   ; 94 LEs        ; 0 LEs                ; 94 LEs                 ; Yes        ; |rob|bit_register:\ReorderBuffer:4:rob_cwr|dout        ;
; 3:1                ; 47 bits   ; 94 LEs        ; 0 LEs                ; 94 LEs                 ; Yes        ; |rob|myRegister:\ReorderBuffer:3:rob_ir|dout[7]        ;
; 3:1                ; 47 bits   ; 94 LEs        ; 0 LEs                ; 94 LEs                 ; Yes        ; |rob|myRegister:\ReorderBuffer:2:rob_dest_tag|dout[2]  ;
; 3:1                ; 47 bits   ; 94 LEs        ; 0 LEs                ; 94 LEs                 ; Yes        ; |rob|myRegister:\ReorderBuffer:1:rob_ir|dout[11]       ;
; 3:1                ; 47 bits   ; 94 LEs        ; 0 LEs                ; 94 LEs                 ; Yes        ; |rob|myRegister:\ReorderBuffer:0:rob_pc|dout[7]        ;
; 3:1                ; 47 bits   ; 94 LEs        ; 94 LEs               ; 0 LEs                  ; No         ; |rob|ir                                                ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |rob|head_ptr[0]                                       ;
; 32:1               ; 25 bits   ; 525 LEs       ; 525 LEs              ; 0 LEs                  ; No         ; |rob|Mux173                                            ;
; 32:1               ; 17 bits   ; 357 LEs       ; 357 LEs              ; 0 LEs                  ; No         ; |rob|Mux112                                            ;
; 33:1               ; 13 bits   ; 286 LEs       ; 286 LEs              ; 0 LEs                  ; No         ; |rob|mem_addr_2                                        ;
; 33:1               ; 2 bits    ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; No         ; |rob|free_rrf_vect_out                                 ;
; 33:1               ; 32 bits   ; 704 LEs       ; 704 LEs              ; 0 LEs                  ; No         ; |rob|data_out_1                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |rob|myRegister:\ReorderBuffer:0:rob_result|dout[14]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |rob|myRegister:\ReorderBuffer:1:rob_result|dout[4]    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |rob|myRegister:\ReorderBuffer:2:rob_result|dout[12]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |rob|myRegister:\ReorderBuffer:3:rob_result|dout[15]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |rob|myRegister:\ReorderBuffer:4:rob_result|dout[7]    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |rob|myRegister:\ReorderBuffer:5:rob_result|dout[1]    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |rob|myRegister:\ReorderBuffer:6:rob_result|dout[0]    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |rob|myRegister:\ReorderBuffer:7:rob_result|dout[0]    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |rob|myRegister:\ReorderBuffer:8:rob_result|dout[15]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |rob|myRegister:\ReorderBuffer:9:rob_result|dout[1]    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |rob|myRegister:\ReorderBuffer:10:rob_result|dout[7]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |rob|myRegister:\ReorderBuffer:11:rob_result|dout[15]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |rob|myRegister:\ReorderBuffer:12:rob_result|dout[15]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |rob|myRegister:\ReorderBuffer:13:rob_result|dout[0]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |rob|myRegister:\ReorderBuffer:14:rob_result|dout[15]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |rob|myRegister:\ReorderBuffer:15:rob_result|dout[15]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |rob|myRegister:\ReorderBuffer:16:rob_result|dout[12]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |rob|myRegister:\ReorderBuffer:17:rob_result|dout[15]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |rob|myRegister:\ReorderBuffer:18:rob_result|dout[0]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |rob|myRegister:\ReorderBuffer:19:rob_result|dout[15]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |rob|myRegister:\ReorderBuffer:20:rob_result|dout[15]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |rob|myRegister:\ReorderBuffer:21:rob_result|dout[7]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |rob|myRegister:\ReorderBuffer:22:rob_result|dout[15]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |rob|myRegister:\ReorderBuffer:23:rob_result|dout[0]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |rob|myRegister:\ReorderBuffer:24:rob_result|dout[0]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |rob|myRegister:\ReorderBuffer:25:rob_result|dout[15]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |rob|myRegister:\ReorderBuffer:26:rob_result|dout[0]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |rob|myRegister:\ReorderBuffer:27:rob_result|dout[3]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |rob|myRegister:\ReorderBuffer:28:rob_result|dout[7]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |rob|myRegister:\ReorderBuffer:29:rob_result|dout[7]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |rob|myRegister:\ReorderBuffer:30:rob_result|dout[5]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |rob|myRegister:\ReorderBuffer:31:rob_result|dout[6]   ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |rob|myRegister:\ReorderBuffer:0:rob_dest|dout[14]     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |rob|myRegister:\ReorderBuffer:0:rob_dest|dout[0]      ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |rob|myRegister:\ReorderBuffer:1:rob_dest|dout[10]     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |rob|myRegister:\ReorderBuffer:1:rob_dest|dout[0]      ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |rob|myRegister:\ReorderBuffer:2:rob_dest|dout[15]     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |rob|myRegister:\ReorderBuffer:2:rob_dest|dout[1]      ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |rob|myRegister:\ReorderBuffer:3:rob_dest|dout[13]     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |rob|myRegister:\ReorderBuffer:3:rob_dest|dout[2]      ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |rob|myRegister:\ReorderBuffer:4:rob_dest|dout[7]      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |rob|myRegister:\ReorderBuffer:4:rob_dest|dout[0]      ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |rob|myRegister:\ReorderBuffer:5:rob_dest|dout[11]     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |rob|myRegister:\ReorderBuffer:5:rob_dest|dout[2]      ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |rob|myRegister:\ReorderBuffer:6:rob_dest|dout[10]     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |rob|myRegister:\ReorderBuffer:6:rob_dest|dout[2]      ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |rob|myRegister:\ReorderBuffer:7:rob_dest|dout[13]     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |rob|myRegister:\ReorderBuffer:7:rob_dest|dout[0]      ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |rob|myRegister:\ReorderBuffer:8:rob_dest|dout[10]     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |rob|myRegister:\ReorderBuffer:8:rob_dest|dout[1]      ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |rob|myRegister:\ReorderBuffer:9:rob_dest|dout[5]      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |rob|myRegister:\ReorderBuffer:9:rob_dest|dout[1]      ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |rob|myRegister:\ReorderBuffer:10:rob_dest|dout[9]     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |rob|myRegister:\ReorderBuffer:10:rob_dest|dout[0]     ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |rob|myRegister:\ReorderBuffer:11:rob_dest|dout[15]    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |rob|myRegister:\ReorderBuffer:11:rob_dest|dout[0]     ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |rob|myRegister:\ReorderBuffer:12:rob_dest|dout[15]    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |rob|myRegister:\ReorderBuffer:12:rob_dest|dout[0]     ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |rob|myRegister:\ReorderBuffer:13:rob_dest|dout[15]    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |rob|myRegister:\ReorderBuffer:13:rob_dest|dout[0]     ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |rob|myRegister:\ReorderBuffer:14:rob_dest|dout[15]    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |rob|myRegister:\ReorderBuffer:14:rob_dest|dout[1]     ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |rob|myRegister:\ReorderBuffer:15:rob_dest|dout[5]     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |rob|myRegister:\ReorderBuffer:15:rob_dest|dout[2]     ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |rob|myRegister:\ReorderBuffer:16:rob_dest|dout[13]    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |rob|myRegister:\ReorderBuffer:16:rob_dest|dout[0]     ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |rob|myRegister:\ReorderBuffer:17:rob_dest|dout[15]    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |rob|myRegister:\ReorderBuffer:17:rob_dest|dout[0]     ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |rob|myRegister:\ReorderBuffer:18:rob_dest|dout[13]    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |rob|myRegister:\ReorderBuffer:18:rob_dest|dout[0]     ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |rob|myRegister:\ReorderBuffer:19:rob_dest|dout[14]    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |rob|myRegister:\ReorderBuffer:19:rob_dest|dout[2]     ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |rob|myRegister:\ReorderBuffer:20:rob_dest|dout[7]     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |rob|myRegister:\ReorderBuffer:20:rob_dest|dout[0]     ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |rob|myRegister:\ReorderBuffer:21:rob_dest|dout[3]     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |rob|myRegister:\ReorderBuffer:21:rob_dest|dout[2]     ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |rob|myRegister:\ReorderBuffer:22:rob_dest|dout[10]    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |rob|myRegister:\ReorderBuffer:22:rob_dest|dout[2]     ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |rob|myRegister:\ReorderBuffer:23:rob_dest|dout[6]     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |rob|myRegister:\ReorderBuffer:23:rob_dest|dout[1]     ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |rob|myRegister:\ReorderBuffer:24:rob_dest|dout[10]    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |rob|myRegister:\ReorderBuffer:24:rob_dest|dout[1]     ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |rob|myRegister:\ReorderBuffer:25:rob_dest|dout[3]     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |rob|myRegister:\ReorderBuffer:25:rob_dest|dout[0]     ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |rob|myRegister:\ReorderBuffer:26:rob_dest|dout[10]    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |rob|myRegister:\ReorderBuffer:26:rob_dest|dout[0]     ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |rob|myRegister:\ReorderBuffer:27:rob_dest|dout[11]    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |rob|myRegister:\ReorderBuffer:27:rob_dest|dout[0]     ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |rob|myRegister:\ReorderBuffer:28:rob_dest|dout[6]     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |rob|myRegister:\ReorderBuffer:28:rob_dest|dout[0]     ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |rob|myRegister:\ReorderBuffer:29:rob_dest|dout[3]     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |rob|myRegister:\ReorderBuffer:29:rob_dest|dout[0]     ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |rob|myRegister:\ReorderBuffer:30:rob_dest|dout[5]     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |rob|myRegister:\ReorderBuffer:30:rob_dest|dout[0]     ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |rob|myRegister:\ReorderBuffer:31:rob_dest|dout[5]     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |rob|myRegister:\ReorderBuffer:31:rob_dest|dout[0]     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |rob|tail_ptr[0]                                       ;
; 5:1                ; 13 bits   ; 39 LEs        ; 26 LEs               ; 13 LEs                 ; No         ; |rob|dest2[7]                                          ;
; 32:1               ; 6 bits    ; 126 LEs       ; 126 LEs              ; 0 LEs                  ; No         ; |rob|Mux141                                            ;
; 32:1               ; 4 bits    ; 84 LEs        ; 84 LEs               ; 0 LEs                  ; No         ; |rob|Mux42                                             ;
; 32:1               ; 4 bits    ; 84 LEs        ; 84 LEs               ; 0 LEs                  ; No         ; |rob|Mux65                                             ;
; 33:1               ; 16 bits   ; 352 LEs       ; 352 LEs              ; 0 LEs                  ; No         ; |rob|data_out_2                                        ;
; 35:1               ; 3 bits    ; 69 LEs        ; 66 LEs               ; 3 LEs                  ; No         ; |rob|dest2[0]                                          ;
; 98:1               ; 3 bits    ; 195 LEs       ; 195 LEs              ; 0 LEs                  ; No         ; |rob|dest1[0]                                          ;
; 25:1               ; 2 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |rob|exec_ptr_1[4]                                     ;
; 25:1               ; 2 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |rob|exec_ptr_2[4]                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:0:rob_pc ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; data_length    ; 16    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:0:rob_dest ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; data_length    ; 16    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:0:rob_ir ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; data_length    ; 16    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:0:rob_result ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; data_length    ; 16    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:0:rob_dest_tag ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; data_length    ; 5     ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:0:rob_c_tag ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; data_length    ; 5     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:0:rob_z_tag ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; data_length    ; 5     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:1:rob_pc ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; data_length    ; 16    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:1:rob_dest ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; data_length    ; 16    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:1:rob_ir ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; data_length    ; 16    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:1:rob_result ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; data_length    ; 16    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:1:rob_dest_tag ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; data_length    ; 5     ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:1:rob_c_tag ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; data_length    ; 5     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:1:rob_z_tag ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; data_length    ; 5     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:2:rob_pc ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; data_length    ; 16    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:2:rob_dest ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; data_length    ; 16    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:2:rob_ir ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; data_length    ; 16    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:2:rob_result ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; data_length    ; 16    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:2:rob_dest_tag ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; data_length    ; 5     ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:2:rob_c_tag ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; data_length    ; 5     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:2:rob_z_tag ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; data_length    ; 5     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:3:rob_pc ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; data_length    ; 16    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:3:rob_dest ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; data_length    ; 16    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:3:rob_ir ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; data_length    ; 16    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:3:rob_result ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; data_length    ; 16    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:3:rob_dest_tag ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; data_length    ; 5     ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:3:rob_c_tag ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; data_length    ; 5     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:3:rob_z_tag ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; data_length    ; 5     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:4:rob_pc ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; data_length    ; 16    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:4:rob_dest ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; data_length    ; 16    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:4:rob_ir ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; data_length    ; 16    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:4:rob_result ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; data_length    ; 16    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:4:rob_dest_tag ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; data_length    ; 5     ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:4:rob_c_tag ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; data_length    ; 5     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:4:rob_z_tag ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; data_length    ; 5     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:5:rob_pc ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; data_length    ; 16    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:5:rob_dest ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; data_length    ; 16    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:5:rob_ir ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; data_length    ; 16    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:5:rob_result ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; data_length    ; 16    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:5:rob_dest_tag ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; data_length    ; 5     ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:5:rob_c_tag ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; data_length    ; 5     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:5:rob_z_tag ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; data_length    ; 5     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:6:rob_pc ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; data_length    ; 16    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:6:rob_dest ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; data_length    ; 16    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:6:rob_ir ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; data_length    ; 16    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:6:rob_result ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; data_length    ; 16    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:6:rob_dest_tag ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; data_length    ; 5     ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:6:rob_c_tag ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; data_length    ; 5     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:6:rob_z_tag ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; data_length    ; 5     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:7:rob_pc ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; data_length    ; 16    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:7:rob_dest ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; data_length    ; 16    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:7:rob_ir ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; data_length    ; 16    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:7:rob_result ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; data_length    ; 16    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:7:rob_dest_tag ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; data_length    ; 5     ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:7:rob_c_tag ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; data_length    ; 5     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:7:rob_z_tag ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; data_length    ; 5     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:8:rob_pc ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; data_length    ; 16    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:8:rob_dest ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; data_length    ; 16    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:8:rob_ir ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; data_length    ; 16    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:8:rob_result ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; data_length    ; 16    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:8:rob_dest_tag ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; data_length    ; 5     ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:8:rob_c_tag ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; data_length    ; 5     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:8:rob_z_tag ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; data_length    ; 5     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:9:rob_pc ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; data_length    ; 16    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:9:rob_dest ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; data_length    ; 16    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:9:rob_ir ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; data_length    ; 16    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:9:rob_result ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; data_length    ; 16    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:9:rob_dest_tag ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; data_length    ; 5     ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:9:rob_c_tag ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; data_length    ; 5     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:9:rob_z_tag ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; data_length    ; 5     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:10:rob_pc ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; data_length    ; 16    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:10:rob_dest ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; data_length    ; 16    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:10:rob_ir ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; data_length    ; 16    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:10:rob_result ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; data_length    ; 16    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:10:rob_dest_tag ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; data_length    ; 5     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:10:rob_c_tag ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; data_length    ; 5     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:10:rob_z_tag ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; data_length    ; 5     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:11:rob_pc ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; data_length    ; 16    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:11:rob_dest ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; data_length    ; 16    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:11:rob_ir ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; data_length    ; 16    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:11:rob_result ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; data_length    ; 16    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:11:rob_dest_tag ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; data_length    ; 5     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:11:rob_c_tag ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; data_length    ; 5     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:11:rob_z_tag ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; data_length    ; 5     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:12:rob_pc ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; data_length    ; 16    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:12:rob_dest ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; data_length    ; 16    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:12:rob_ir ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; data_length    ; 16    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:12:rob_result ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; data_length    ; 16    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:12:rob_dest_tag ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; data_length    ; 5     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:12:rob_c_tag ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; data_length    ; 5     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:12:rob_z_tag ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; data_length    ; 5     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:13:rob_pc ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; data_length    ; 16    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:13:rob_dest ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; data_length    ; 16    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:13:rob_ir ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; data_length    ; 16    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:13:rob_result ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; data_length    ; 16    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:13:rob_dest_tag ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; data_length    ; 5     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:13:rob_c_tag ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; data_length    ; 5     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:13:rob_z_tag ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; data_length    ; 5     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:14:rob_pc ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; data_length    ; 16    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:14:rob_dest ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; data_length    ; 16    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:14:rob_ir ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; data_length    ; 16    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:14:rob_result ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; data_length    ; 16    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:14:rob_dest_tag ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; data_length    ; 5     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:14:rob_c_tag ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; data_length    ; 5     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:14:rob_z_tag ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; data_length    ; 5     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:15:rob_pc ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; data_length    ; 16    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:15:rob_dest ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; data_length    ; 16    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:15:rob_ir ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; data_length    ; 16    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:15:rob_result ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; data_length    ; 16    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:15:rob_dest_tag ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; data_length    ; 5     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:15:rob_c_tag ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; data_length    ; 5     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:15:rob_z_tag ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; data_length    ; 5     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:16:rob_pc ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; data_length    ; 16    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:16:rob_dest ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; data_length    ; 16    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:16:rob_ir ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; data_length    ; 16    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:16:rob_result ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; data_length    ; 16    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:16:rob_dest_tag ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; data_length    ; 5     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:16:rob_c_tag ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; data_length    ; 5     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:16:rob_z_tag ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; data_length    ; 5     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:17:rob_pc ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; data_length    ; 16    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:17:rob_dest ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; data_length    ; 16    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:17:rob_ir ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; data_length    ; 16    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:17:rob_result ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; data_length    ; 16    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:17:rob_dest_tag ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; data_length    ; 5     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:17:rob_c_tag ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; data_length    ; 5     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:17:rob_z_tag ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; data_length    ; 5     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:18:rob_pc ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; data_length    ; 16    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:18:rob_dest ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; data_length    ; 16    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:18:rob_ir ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; data_length    ; 16    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:18:rob_result ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; data_length    ; 16    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:18:rob_dest_tag ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; data_length    ; 5     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:18:rob_c_tag ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; data_length    ; 5     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:18:rob_z_tag ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; data_length    ; 5     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:19:rob_pc ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; data_length    ; 16    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:19:rob_dest ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; data_length    ; 16    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:19:rob_ir ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; data_length    ; 16    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:19:rob_result ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; data_length    ; 16    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:19:rob_dest_tag ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; data_length    ; 5     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:19:rob_c_tag ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; data_length    ; 5     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:19:rob_z_tag ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; data_length    ; 5     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:20:rob_pc ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; data_length    ; 16    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:20:rob_dest ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; data_length    ; 16    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:20:rob_ir ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; data_length    ; 16    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:20:rob_result ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; data_length    ; 16    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:20:rob_dest_tag ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; data_length    ; 5     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:20:rob_c_tag ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; data_length    ; 5     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:20:rob_z_tag ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; data_length    ; 5     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:21:rob_pc ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; data_length    ; 16    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:21:rob_dest ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; data_length    ; 16    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:21:rob_ir ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; data_length    ; 16    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:21:rob_result ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; data_length    ; 16    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:21:rob_dest_tag ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; data_length    ; 5     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:21:rob_c_tag ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; data_length    ; 5     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:21:rob_z_tag ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; data_length    ; 5     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:22:rob_pc ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; data_length    ; 16    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:22:rob_dest ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; data_length    ; 16    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:22:rob_ir ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; data_length    ; 16    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:22:rob_result ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; data_length    ; 16    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:22:rob_dest_tag ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; data_length    ; 5     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:22:rob_c_tag ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; data_length    ; 5     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:22:rob_z_tag ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; data_length    ; 5     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:23:rob_pc ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; data_length    ; 16    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:23:rob_dest ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; data_length    ; 16    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:23:rob_ir ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; data_length    ; 16    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:23:rob_result ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; data_length    ; 16    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:23:rob_dest_tag ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; data_length    ; 5     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:23:rob_c_tag ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; data_length    ; 5     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:23:rob_z_tag ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; data_length    ; 5     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:24:rob_pc ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; data_length    ; 16    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:24:rob_dest ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; data_length    ; 16    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:24:rob_ir ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; data_length    ; 16    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:24:rob_result ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; data_length    ; 16    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:24:rob_dest_tag ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; data_length    ; 5     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:24:rob_c_tag ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; data_length    ; 5     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:24:rob_z_tag ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; data_length    ; 5     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:25:rob_pc ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; data_length    ; 16    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:25:rob_dest ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; data_length    ; 16    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:25:rob_ir ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; data_length    ; 16    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:25:rob_result ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; data_length    ; 16    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:25:rob_dest_tag ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; data_length    ; 5     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:25:rob_c_tag ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; data_length    ; 5     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:25:rob_z_tag ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; data_length    ; 5     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:26:rob_pc ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; data_length    ; 16    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:26:rob_dest ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; data_length    ; 16    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:26:rob_ir ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; data_length    ; 16    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:26:rob_result ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; data_length    ; 16    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:26:rob_dest_tag ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; data_length    ; 5     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:26:rob_c_tag ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; data_length    ; 5     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:26:rob_z_tag ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; data_length    ; 5     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:27:rob_pc ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; data_length    ; 16    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:27:rob_dest ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; data_length    ; 16    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:27:rob_ir ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; data_length    ; 16    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:27:rob_result ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; data_length    ; 16    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:27:rob_dest_tag ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; data_length    ; 5     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:27:rob_c_tag ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; data_length    ; 5     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:27:rob_z_tag ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; data_length    ; 5     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:28:rob_pc ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; data_length    ; 16    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:28:rob_dest ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; data_length    ; 16    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:28:rob_ir ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; data_length    ; 16    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:28:rob_result ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; data_length    ; 16    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:28:rob_dest_tag ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; data_length    ; 5     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:28:rob_c_tag ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; data_length    ; 5     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:28:rob_z_tag ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; data_length    ; 5     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:29:rob_pc ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; data_length    ; 16    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:29:rob_dest ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; data_length    ; 16    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:29:rob_ir ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; data_length    ; 16    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:29:rob_result ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; data_length    ; 16    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:29:rob_dest_tag ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; data_length    ; 5     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:29:rob_c_tag ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; data_length    ; 5     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:29:rob_z_tag ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; data_length    ; 5     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:30:rob_pc ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; data_length    ; 16    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:30:rob_dest ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; data_length    ; 16    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:30:rob_ir ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; data_length    ; 16    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:30:rob_result ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; data_length    ; 16    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:30:rob_dest_tag ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; data_length    ; 5     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:30:rob_c_tag ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; data_length    ; 5     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:30:rob_z_tag ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; data_length    ; 5     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:31:rob_pc ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; data_length    ; 16    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:31:rob_dest ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; data_length    ; 16    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:31:rob_ir ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; data_length    ; 16    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:31:rob_result ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; data_length    ; 16    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:31:rob_dest_tag ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; data_length    ; 5     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:31:rob_c_tag ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; data_length    ; 5     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:\ReorderBuffer:31:rob_z_tag ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; data_length    ; 5     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:head_ptr_reg ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; data_length    ; 5     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myRegister:tail_ptr_reg ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; data_length    ; 5     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------+
; Port Connectivity Checks: "Add5:a4"       ;
+---------+-------+----------+--------------+
; Port    ; Type  ; Severity ; Details      ;
+---------+-------+----------+--------------+
; y[4..2] ; Input ; Info     ; Stuck at GND ;
; y[1]    ; Input ; Info     ; Stuck at VCC ;
; y[0]    ; Input ; Info     ; Stuck at GND ;
+---------+-------+----------+--------------+


+-------------------------------------------+
; Port Connectivity Checks: "Add5:a3"       ;
+---------+-------+----------+--------------+
; Port    ; Type  ; Severity ; Details      ;
+---------+-------+----------+--------------+
; y[4..1] ; Input ; Info     ; Stuck at GND ;
; y[0]    ; Input ; Info     ; Stuck at VCC ;
+---------+-------+----------+--------------+


+-------------------------------------------+
; Port Connectivity Checks: "Add5:a2"       ;
+---------+-------+----------+--------------+
; Port    ; Type  ; Severity ; Details      ;
+---------+-------+----------+--------------+
; y[4..2] ; Input ; Info     ; Stuck at GND ;
; y[1]    ; Input ; Info     ; Stuck at VCC ;
; y[0]    ; Input ; Info     ; Stuck at GND ;
+---------+-------+----------+--------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Add5:a1|FullAdder:\ist_add:4:F1"                                                    ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "Add5:a1|FullAdder:F0" ;
+------+-------+----------+------------------------+
; Port ; Type  ; Severity ; Details                ;
+------+-------+----------+------------------------+
; cin  ; Input ; Info     ; Stuck at GND           ;
+------+-------+----------+------------------------+


+-------------------------------------------+
; Port Connectivity Checks: "Add5:a1"       ;
+---------+-------+----------+--------------+
; Port    ; Type  ; Severity ; Details      ;
+---------+-------+----------+--------------+
; y[4..1] ; Input ; Info     ; Stuck at GND ;
; y[0]    ; Input ; Info     ; Stuck at VCC ;
+---------+-------+----------+--------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "myRegister:tail_ptr_reg" ;
+------+-------+----------+---------------------------+
; Port ; Type  ; Severity ; Details                   ;
+------+-------+----------+---------------------------+
; wr   ; Input ; Info     ; Stuck at VCC              ;
+------+-------+----------+---------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "myRegister:head_ptr_reg" ;
+------+-------+----------+---------------------------+
; Port ; Type  ; Severity ; Details                   ;
+------+-------+----------+---------------------------+
; wr   ; Input ; Info     ; Stuck at VCC              ;
+------+-------+----------+---------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 2634                        ;
;     CLR               ; 42                          ;
;     ENA CLR           ; 160                         ;
;     ENA CLR SCLR      ; 416                         ;
;     ENA CLR SLD       ; 2016                        ;
; arriav_lcell_comb     ; 3208                        ;
;     extend            ; 59                          ;
;         7 data inputs ; 59                          ;
;     normal            ; 3149                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 247                         ;
;         3 data inputs ; 232                         ;
;         4 data inputs ; 188                         ;
;         5 data inputs ; 413                         ;
;         6 data inputs ; 2066                        ;
; boundary_port         ; 470                         ;
;                       ;                             ;
; Max LUT depth         ; 12.00                       ;
; Average LUT depth     ; 6.23                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:31     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Tue May 07 02:19:33 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off rob -c rob
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file rob.vhd
    Info (12022): Found design unit 1: rob-behave File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 42
    Info (12023): Found entity 1: rob File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file register.vhd
    Info (12022): Found design unit 1: myRegister-behave File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/register.vhd Line: 16
    Info (12023): Found entity 1: myRegister File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/register.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file bit_register.vhd
    Info (12022): Found design unit 1: bit_register-behave File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/bit_register.vhd Line: 14
    Info (12023): Found entity 1: bit_register File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/bit_register.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file add5.vhd
    Info (12022): Found design unit 1: Add5-Struct File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/add5.vhd Line: 13
    Info (12023): Found entity 1: Add5 File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/add5.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file fulladder.vhd
    Info (12022): Found design unit 1: FullAdder-Struct File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/FullAdder.vhd Line: 11
    Info (12023): Found entity 1: FullAdder File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/FullAdder.vhd Line: 7
Info (12127): Elaborating entity "rob" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at rob.vhd(25): used implicit default value for signal "arf_addr_out_2" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 25
Warning (10492): VHDL Process Statement warning at rob.vhd(125): signal "pc_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 125
Warning (10492): VHDL Process Statement warning at rob.vhd(126): signal "dest_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 126
Warning (10492): VHDL Process Statement warning at rob.vhd(127): signal "ir_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 127
Warning (10492): VHDL Process Statement warning at rob.vhd(128): signal "result_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 128
Warning (10492): VHDL Process Statement warning at rob.vhd(129): signal "dest_tag_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 129
Warning (10492): VHDL Process Statement warning at rob.vhd(130): signal "complete_exec_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 130
Warning (10492): VHDL Process Statement warning at rob.vhd(131): signal "mr_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 131
Warning (10492): VHDL Process Statement warning at rob.vhd(132): signal "c_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 132
Warning (10492): VHDL Process Statement warning at rob.vhd(133): signal "z_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 133
Warning (10492): VHDL Process Statement warning at rob.vhd(134): signal "c_tag_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 134
Warning (10492): VHDL Process Statement warning at rob.vhd(135): signal "z_tag_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 135
Warning (10492): VHDL Process Statement warning at rob.vhd(136): signal "cwr_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 136
Warning (10492): VHDL Process Statement warning at rob.vhd(137): signal "zwr_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 137
Warning (10492): VHDL Process Statement warning at rob.vhd(138): signal "valid_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 138
Warning (10492): VHDL Process Statement warning at rob.vhd(147): signal "ir_1_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 147
Warning (10492): VHDL Process Statement warning at rob.vhd(153): signal "ir_2_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 153
Warning (10492): VHDL Process Statement warning at rob.vhd(160): signal "valid_1_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 160
Warning (10492): VHDL Process Statement warning at rob.vhd(162): signal "pc_1_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 162
Warning (10492): VHDL Process Statement warning at rob.vhd(162): signal "tail_ptr_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 162
Warning (10492): VHDL Process Statement warning at rob.vhd(163): signal "ir_1_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 163
Warning (10492): VHDL Process Statement warning at rob.vhd(163): signal "tail_ptr_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 163
Warning (10492): VHDL Process Statement warning at rob.vhd(164): signal "dest_tag_1_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 164
Warning (10492): VHDL Process Statement warning at rob.vhd(164): signal "tail_ptr_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 164
Warning (10492): VHDL Process Statement warning at rob.vhd(165): signal "c_tag_1_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 165
Warning (10492): VHDL Process Statement warning at rob.vhd(165): signal "tail_ptr_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 165
Warning (10492): VHDL Process Statement warning at rob.vhd(166): signal "z_tag_1_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 166
Warning (10492): VHDL Process Statement warning at rob.vhd(166): signal "tail_ptr_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 166
Warning (10492): VHDL Process Statement warning at rob.vhd(167): signal "mr1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 167
Warning (10492): VHDL Process Statement warning at rob.vhd(167): signal "tail_ptr_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 167
Warning (10492): VHDL Process Statement warning at rob.vhd(168): signal "cwr_1_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 168
Warning (10492): VHDL Process Statement warning at rob.vhd(168): signal "tail_ptr_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 168
Warning (10492): VHDL Process Statement warning at rob.vhd(169): signal "zwr_1_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 169
Warning (10492): VHDL Process Statement warning at rob.vhd(169): signal "tail_ptr_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 169
Warning (10492): VHDL Process Statement warning at rob.vhd(170): signal "valid_1_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 170
Warning (10492): VHDL Process Statement warning at rob.vhd(170): signal "tail_ptr_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 170
Warning (10492): VHDL Process Statement warning at rob.vhd(171): signal "tail_ptr_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 171
Warning (10492): VHDL Process Statement warning at rob.vhd(173): signal "valid_1_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 173
Warning (10492): VHDL Process Statement warning at rob.vhd(173): signal "valid_2_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 173
Warning (10492): VHDL Process Statement warning at rob.vhd(175): signal "pc_2_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 175
Warning (10492): VHDL Process Statement warning at rob.vhd(175): signal "tail_ptr_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 175
Warning (10492): VHDL Process Statement warning at rob.vhd(176): signal "ir_2_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 176
Warning (10492): VHDL Process Statement warning at rob.vhd(176): signal "tail_ptr_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 176
Warning (10492): VHDL Process Statement warning at rob.vhd(177): signal "dest_tag_2_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 177
Warning (10492): VHDL Process Statement warning at rob.vhd(177): signal "tail_ptr_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 177
Warning (10492): VHDL Process Statement warning at rob.vhd(178): signal "c_tag_2_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 178
Warning (10492): VHDL Process Statement warning at rob.vhd(178): signal "tail_ptr_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 178
Warning (10492): VHDL Process Statement warning at rob.vhd(179): signal "z_tag_2_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 179
Warning (10492): VHDL Process Statement warning at rob.vhd(179): signal "tail_ptr_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 179
Warning (10492): VHDL Process Statement warning at rob.vhd(180): signal "mr2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 180
Warning (10492): VHDL Process Statement warning at rob.vhd(180): signal "tail_ptr_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 180
Warning (10492): VHDL Process Statement warning at rob.vhd(181): signal "cwr_2_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 181
Warning (10492): VHDL Process Statement warning at rob.vhd(181): signal "tail_ptr_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 181
Warning (10492): VHDL Process Statement warning at rob.vhd(182): signal "zwr_2_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 182
Warning (10492): VHDL Process Statement warning at rob.vhd(182): signal "tail_ptr_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 182
Warning (10492): VHDL Process Statement warning at rob.vhd(183): signal "valid_2_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 183
Warning (10492): VHDL Process Statement warning at rob.vhd(183): signal "tail_ptr_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 183
Warning (10492): VHDL Process Statement warning at rob.vhd(184): signal "tail_ptr_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 184
Warning (10492): VHDL Process Statement warning at rob.vhd(188): signal "tail_ptr_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 188
Warning (10492): VHDL Process Statement warning at rob.vhd(189): signal "tail_ptr_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 189
Warning (10492): VHDL Process Statement warning at rob.vhd(190): signal "tail_ptr_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 190
Warning (10492): VHDL Process Statement warning at rob.vhd(191): signal "tail_ptr_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 191
Warning (10492): VHDL Process Statement warning at rob.vhd(192): signal "tail_ptr_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 192
Warning (10492): VHDL Process Statement warning at rob.vhd(193): signal "tail_ptr_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 193
Warning (10492): VHDL Process Statement warning at rob.vhd(194): signal "tail_ptr_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 194
Warning (10492): VHDL Process Statement warning at rob.vhd(195): signal "tail_ptr_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 195
Warning (10492): VHDL Process Statement warning at rob.vhd(196): signal "tail_ptr_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 196
Warning (10492): VHDL Process Statement warning at rob.vhd(197): signal "tail_ptr_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 197
Warning (10492): VHDL Process Statement warning at rob.vhd(202): signal "valid_2_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 202
Warning (10492): VHDL Process Statement warning at rob.vhd(202): signal "valid_1_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 202
Warning (10492): VHDL Process Statement warning at rob.vhd(204): signal "pc_2_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 204
Warning (10492): VHDL Process Statement warning at rob.vhd(204): signal "tail_ptr_out_plus1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 204
Warning (10492): VHDL Process Statement warning at rob.vhd(205): signal "ir_2_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 205
Warning (10492): VHDL Process Statement warning at rob.vhd(205): signal "tail_ptr_out_plus1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 205
Warning (10492): VHDL Process Statement warning at rob.vhd(206): signal "dest_tag_2_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 206
Warning (10492): VHDL Process Statement warning at rob.vhd(206): signal "tail_ptr_out_plus1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 206
Warning (10492): VHDL Process Statement warning at rob.vhd(207): signal "c_tag_2_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 207
Warning (10492): VHDL Process Statement warning at rob.vhd(207): signal "tail_ptr_out_plus1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 207
Warning (10492): VHDL Process Statement warning at rob.vhd(208): signal "z_tag_2_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 208
Warning (10492): VHDL Process Statement warning at rob.vhd(208): signal "tail_ptr_out_plus1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 208
Warning (10492): VHDL Process Statement warning at rob.vhd(209): signal "mr2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 209
Warning (10492): VHDL Process Statement warning at rob.vhd(209): signal "tail_ptr_out_plus1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 209
Warning (10492): VHDL Process Statement warning at rob.vhd(210): signal "cwr_2_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 210
Warning (10492): VHDL Process Statement warning at rob.vhd(210): signal "tail_ptr_out_plus1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 210
Warning (10492): VHDL Process Statement warning at rob.vhd(211): signal "zwr_2_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 211
Warning (10492): VHDL Process Statement warning at rob.vhd(211): signal "tail_ptr_out_plus1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 211
Warning (10492): VHDL Process Statement warning at rob.vhd(212): signal "valid_2_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 212
Warning (10492): VHDL Process Statement warning at rob.vhd(212): signal "tail_ptr_out_plus1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 212
Warning (10492): VHDL Process Statement warning at rob.vhd(213): signal "tail_ptr_out_plus1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 213
Warning (10492): VHDL Process Statement warning at rob.vhd(217): signal "tail_ptr_out_plus1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 217
Warning (10492): VHDL Process Statement warning at rob.vhd(218): signal "tail_ptr_out_plus1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 218
Warning (10492): VHDL Process Statement warning at rob.vhd(219): signal "tail_ptr_out_plus1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 219
Warning (10492): VHDL Process Statement warning at rob.vhd(220): signal "tail_ptr_out_plus1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 220
Warning (10492): VHDL Process Statement warning at rob.vhd(221): signal "tail_ptr_out_plus1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 221
Warning (10492): VHDL Process Statement warning at rob.vhd(222): signal "tail_ptr_out_plus1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 222
Warning (10492): VHDL Process Statement warning at rob.vhd(223): signal "tail_ptr_out_plus1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 223
Warning (10492): VHDL Process Statement warning at rob.vhd(224): signal "tail_ptr_out_plus1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 224
Warning (10492): VHDL Process Statement warning at rob.vhd(225): signal "tail_ptr_out_plus1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 225
Warning (10492): VHDL Process Statement warning at rob.vhd(226): signal "tail_ptr_out_plus1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 226
Warning (10492): VHDL Process Statement warning at rob.vhd(276): signal "valid_1_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 276
Warning (10492): VHDL Process Statement warning at rob.vhd(276): signal "valid_2_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 276
Warning (10492): VHDL Process Statement warning at rob.vhd(277): signal "tail_ptr_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 277
Warning (10492): VHDL Process Statement warning at rob.vhd(278): signal "valid_1_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 278
Warning (10492): VHDL Process Statement warning at rob.vhd(278): signal "valid_2_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 278
Warning (10492): VHDL Process Statement warning at rob.vhd(279): signal "tail_ptr_out_plus1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 279
Warning (10492): VHDL Process Statement warning at rob.vhd(281): signal "tail_ptr_out_plus2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 281
Warning (10492): VHDL Process Statement warning at rob.vhd(290): signal "tail_ptr_out_plus2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 290
Warning (10492): VHDL Process Statement warning at rob.vhd(290): signal "head_ptr_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 290
Warning (10492): VHDL Process Statement warning at rob.vhd(303): signal "pc_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 303
Warning (10492): VHDL Process Statement warning at rob.vhd(303): signal "pc_exec_1_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 303
Warning (10492): VHDL Process Statement warning at rob.vhd(303): signal "valid_exec_alu" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 303
Warning (10492): VHDL Process Statement warning at rob.vhd(305): signal "pc_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 305
Warning (10492): VHDL Process Statement warning at rob.vhd(305): signal "pc_exec_1_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 305
Warning (10492): VHDL Process Statement warning at rob.vhd(305): signal "valid_exec_alu" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 305
Warning (10492): VHDL Process Statement warning at rob.vhd(307): signal "pc_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 307
Warning (10492): VHDL Process Statement warning at rob.vhd(307): signal "pc_exec_1_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 307
Warning (10492): VHDL Process Statement warning at rob.vhd(307): signal "valid_exec_alu" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 307
Warning (10492): VHDL Process Statement warning at rob.vhd(309): signal "pc_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 309
Warning (10492): VHDL Process Statement warning at rob.vhd(309): signal "pc_exec_1_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 309
Warning (10492): VHDL Process Statement warning at rob.vhd(309): signal "valid_exec_alu" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 309
Warning (10492): VHDL Process Statement warning at rob.vhd(311): signal "pc_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 311
Warning (10492): VHDL Process Statement warning at rob.vhd(311): signal "pc_exec_1_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 311
Warning (10492): VHDL Process Statement warning at rob.vhd(311): signal "valid_exec_alu" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 311
Warning (10492): VHDL Process Statement warning at rob.vhd(313): signal "pc_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 313
Warning (10492): VHDL Process Statement warning at rob.vhd(313): signal "pc_exec_1_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 313
Warning (10492): VHDL Process Statement warning at rob.vhd(313): signal "valid_exec_alu" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 313
Warning (10492): VHDL Process Statement warning at rob.vhd(315): signal "pc_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 315
Warning (10492): VHDL Process Statement warning at rob.vhd(315): signal "pc_exec_1_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 315
Warning (10492): VHDL Process Statement warning at rob.vhd(315): signal "valid_exec_alu" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 315
Warning (10492): VHDL Process Statement warning at rob.vhd(317): signal "pc_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 317
Warning (10492): VHDL Process Statement warning at rob.vhd(317): signal "pc_exec_1_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 317
Warning (10492): VHDL Process Statement warning at rob.vhd(317): signal "valid_exec_alu" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 317
Warning (10492): VHDL Process Statement warning at rob.vhd(319): signal "pc_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 319
Warning (10492): VHDL Process Statement warning at rob.vhd(319): signal "pc_exec_1_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 319
Warning (10492): VHDL Process Statement warning at rob.vhd(319): signal "valid_exec_alu" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 319
Warning (10492): VHDL Process Statement warning at rob.vhd(321): signal "pc_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 321
Warning (10492): VHDL Process Statement warning at rob.vhd(321): signal "pc_exec_1_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 321
Warning (10492): VHDL Process Statement warning at rob.vhd(321): signal "valid_exec_alu" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 321
Warning (10492): VHDL Process Statement warning at rob.vhd(323): signal "pc_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 323
Warning (10492): VHDL Process Statement warning at rob.vhd(323): signal "pc_exec_1_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 323
Warning (10492): VHDL Process Statement warning at rob.vhd(323): signal "valid_exec_alu" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 323
Warning (10492): VHDL Process Statement warning at rob.vhd(325): signal "pc_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 325
Warning (10492): VHDL Process Statement warning at rob.vhd(325): signal "pc_exec_1_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 325
Warning (10492): VHDL Process Statement warning at rob.vhd(325): signal "valid_exec_alu" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 325
Warning (10492): VHDL Process Statement warning at rob.vhd(327): signal "pc_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 327
Warning (10492): VHDL Process Statement warning at rob.vhd(327): signal "pc_exec_1_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 327
Warning (10492): VHDL Process Statement warning at rob.vhd(327): signal "valid_exec_alu" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 327
Warning (10492): VHDL Process Statement warning at rob.vhd(329): signal "pc_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 329
Warning (10492): VHDL Process Statement warning at rob.vhd(329): signal "pc_exec_1_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 329
Warning (10492): VHDL Process Statement warning at rob.vhd(329): signal "valid_exec_alu" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 329
Warning (10492): VHDL Process Statement warning at rob.vhd(331): signal "pc_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 331
Warning (10492): VHDL Process Statement warning at rob.vhd(331): signal "pc_exec_1_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 331
Warning (10492): VHDL Process Statement warning at rob.vhd(331): signal "valid_exec_alu" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 331
Warning (10492): VHDL Process Statement warning at rob.vhd(333): signal "pc_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 333
Warning (10492): VHDL Process Statement warning at rob.vhd(333): signal "pc_exec_1_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 333
Warning (10492): VHDL Process Statement warning at rob.vhd(333): signal "valid_exec_alu" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 333
Warning (10492): VHDL Process Statement warning at rob.vhd(335): signal "pc_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 335
Warning (10492): VHDL Process Statement warning at rob.vhd(335): signal "pc_exec_1_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 335
Warning (10492): VHDL Process Statement warning at rob.vhd(335): signal "valid_exec_alu" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 335
Warning (10492): VHDL Process Statement warning at rob.vhd(337): signal "pc_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 337
Warning (10492): VHDL Process Statement warning at rob.vhd(337): signal "pc_exec_1_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 337
Warning (10492): VHDL Process Statement warning at rob.vhd(337): signal "valid_exec_alu" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 337
Warning (10492): VHDL Process Statement warning at rob.vhd(339): signal "pc_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 339
Warning (10492): VHDL Process Statement warning at rob.vhd(339): signal "pc_exec_1_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 339
Warning (10492): VHDL Process Statement warning at rob.vhd(339): signal "valid_exec_alu" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 339
Warning (10492): VHDL Process Statement warning at rob.vhd(341): signal "pc_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 341
Warning (10492): VHDL Process Statement warning at rob.vhd(341): signal "pc_exec_1_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 341
Warning (10492): VHDL Process Statement warning at rob.vhd(341): signal "valid_exec_alu" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 341
Warning (10492): VHDL Process Statement warning at rob.vhd(343): signal "pc_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 343
Warning (10492): VHDL Process Statement warning at rob.vhd(343): signal "pc_exec_1_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 343
Warning (10492): VHDL Process Statement warning at rob.vhd(343): signal "valid_exec_alu" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 343
Warning (10492): VHDL Process Statement warning at rob.vhd(345): signal "pc_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 345
Warning (10492): VHDL Process Statement warning at rob.vhd(345): signal "pc_exec_1_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 345
Warning (10492): VHDL Process Statement warning at rob.vhd(345): signal "valid_exec_alu" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 345
Warning (10492): VHDL Process Statement warning at rob.vhd(347): signal "pc_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 347
Warning (10492): VHDL Process Statement warning at rob.vhd(347): signal "pc_exec_1_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 347
Warning (10492): VHDL Process Statement warning at rob.vhd(347): signal "valid_exec_alu" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 347
Warning (10492): VHDL Process Statement warning at rob.vhd(349): signal "pc_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 349
Warning (10492): VHDL Process Statement warning at rob.vhd(349): signal "pc_exec_1_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 349
Warning (10492): VHDL Process Statement warning at rob.vhd(349): signal "valid_exec_alu" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 349
Warning (10492): VHDL Process Statement warning at rob.vhd(351): signal "pc_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 351
Warning (10492): VHDL Process Statement warning at rob.vhd(351): signal "pc_exec_1_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 351
Warning (10492): VHDL Process Statement warning at rob.vhd(351): signal "valid_exec_alu" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 351
Warning (10492): VHDL Process Statement warning at rob.vhd(353): signal "pc_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 353
Warning (10492): VHDL Process Statement warning at rob.vhd(353): signal "pc_exec_1_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 353
Warning (10492): VHDL Process Statement warning at rob.vhd(353): signal "valid_exec_alu" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 353
Warning (10492): VHDL Process Statement warning at rob.vhd(355): signal "pc_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 355
Warning (10492): VHDL Process Statement warning at rob.vhd(355): signal "pc_exec_1_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 355
Warning (10492): VHDL Process Statement warning at rob.vhd(355): signal "valid_exec_alu" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 355
Warning (10492): VHDL Process Statement warning at rob.vhd(357): signal "pc_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 357
Warning (10492): VHDL Process Statement warning at rob.vhd(357): signal "pc_exec_1_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 357
Warning (10492): VHDL Process Statement warning at rob.vhd(357): signal "valid_exec_alu" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 357
Warning (10492): VHDL Process Statement warning at rob.vhd(359): signal "pc_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 359
Warning (10492): VHDL Process Statement warning at rob.vhd(359): signal "pc_exec_1_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 359
Warning (10492): VHDL Process Statement warning at rob.vhd(359): signal "valid_exec_alu" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 359
Warning (10492): VHDL Process Statement warning at rob.vhd(361): signal "pc_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 361
Warning (10492): VHDL Process Statement warning at rob.vhd(361): signal "pc_exec_1_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 361
Warning (10492): VHDL Process Statement warning at rob.vhd(361): signal "valid_exec_alu" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 361
Warning (10492): VHDL Process Statement warning at rob.vhd(363): signal "pc_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 363
Warning (10492): VHDL Process Statement warning at rob.vhd(363): signal "pc_exec_1_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 363
Warning (10492): VHDL Process Statement warning at rob.vhd(363): signal "valid_exec_alu" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 363
Warning (10492): VHDL Process Statement warning at rob.vhd(365): signal "pc_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 365
Warning (10492): VHDL Process Statement warning at rob.vhd(365): signal "pc_exec_1_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 365
Warning (10492): VHDL Process Statement warning at rob.vhd(365): signal "valid_exec_alu" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 365
Warning (10492): VHDL Process Statement warning at rob.vhd(371): signal "pc_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 371
Warning (10492): VHDL Process Statement warning at rob.vhd(371): signal "pc_exec_2_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 371
Warning (10492): VHDL Process Statement warning at rob.vhd(371): signal "valid_exec_ls" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 371
Warning (10492): VHDL Process Statement warning at rob.vhd(373): signal "pc_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 373
Warning (10492): VHDL Process Statement warning at rob.vhd(373): signal "pc_exec_2_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 373
Warning (10492): VHDL Process Statement warning at rob.vhd(373): signal "valid_exec_ls" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 373
Warning (10492): VHDL Process Statement warning at rob.vhd(375): signal "pc_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 375
Warning (10492): VHDL Process Statement warning at rob.vhd(375): signal "pc_exec_2_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 375
Warning (10492): VHDL Process Statement warning at rob.vhd(375): signal "valid_exec_ls" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 375
Warning (10492): VHDL Process Statement warning at rob.vhd(377): signal "pc_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 377
Warning (10492): VHDL Process Statement warning at rob.vhd(377): signal "pc_exec_2_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 377
Warning (10492): VHDL Process Statement warning at rob.vhd(377): signal "valid_exec_ls" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 377
Warning (10492): VHDL Process Statement warning at rob.vhd(379): signal "pc_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 379
Warning (10492): VHDL Process Statement warning at rob.vhd(379): signal "pc_exec_2_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 379
Warning (10492): VHDL Process Statement warning at rob.vhd(379): signal "valid_exec_ls" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 379
Warning (10492): VHDL Process Statement warning at rob.vhd(381): signal "pc_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 381
Warning (10492): VHDL Process Statement warning at rob.vhd(381): signal "pc_exec_2_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 381
Warning (10492): VHDL Process Statement warning at rob.vhd(381): signal "valid_exec_ls" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 381
Warning (10492): VHDL Process Statement warning at rob.vhd(383): signal "pc_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 383
Warning (10492): VHDL Process Statement warning at rob.vhd(383): signal "pc_exec_2_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 383
Warning (10492): VHDL Process Statement warning at rob.vhd(383): signal "valid_exec_ls" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 383
Warning (10492): VHDL Process Statement warning at rob.vhd(385): signal "pc_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 385
Warning (10492): VHDL Process Statement warning at rob.vhd(385): signal "pc_exec_2_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 385
Warning (10492): VHDL Process Statement warning at rob.vhd(385): signal "valid_exec_ls" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 385
Warning (10492): VHDL Process Statement warning at rob.vhd(387): signal "pc_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 387
Warning (10492): VHDL Process Statement warning at rob.vhd(387): signal "pc_exec_2_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 387
Warning (10492): VHDL Process Statement warning at rob.vhd(387): signal "valid_exec_ls" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 387
Warning (10492): VHDL Process Statement warning at rob.vhd(389): signal "pc_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 389
Warning (10492): VHDL Process Statement warning at rob.vhd(389): signal "pc_exec_2_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 389
Warning (10492): VHDL Process Statement warning at rob.vhd(389): signal "valid_exec_ls" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 389
Warning (10492): VHDL Process Statement warning at rob.vhd(391): signal "pc_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 391
Warning (10492): VHDL Process Statement warning at rob.vhd(391): signal "pc_exec_2_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 391
Warning (10492): VHDL Process Statement warning at rob.vhd(391): signal "valid_exec_ls" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 391
Warning (10492): VHDL Process Statement warning at rob.vhd(393): signal "pc_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 393
Warning (10492): VHDL Process Statement warning at rob.vhd(393): signal "pc_exec_2_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 393
Warning (10492): VHDL Process Statement warning at rob.vhd(393): signal "valid_exec_ls" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 393
Warning (10492): VHDL Process Statement warning at rob.vhd(395): signal "pc_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 395
Warning (10492): VHDL Process Statement warning at rob.vhd(395): signal "pc_exec_2_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 395
Warning (10492): VHDL Process Statement warning at rob.vhd(395): signal "valid_exec_ls" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 395
Warning (10492): VHDL Process Statement warning at rob.vhd(397): signal "pc_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 397
Warning (10492): VHDL Process Statement warning at rob.vhd(397): signal "pc_exec_2_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 397
Warning (10492): VHDL Process Statement warning at rob.vhd(397): signal "valid_exec_ls" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 397
Warning (10492): VHDL Process Statement warning at rob.vhd(399): signal "pc_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 399
Warning (10492): VHDL Process Statement warning at rob.vhd(399): signal "pc_exec_2_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 399
Warning (10492): VHDL Process Statement warning at rob.vhd(399): signal "valid_exec_ls" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 399
Warning (10492): VHDL Process Statement warning at rob.vhd(401): signal "pc_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 401
Warning (10492): VHDL Process Statement warning at rob.vhd(401): signal "pc_exec_2_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 401
Warning (10492): VHDL Process Statement warning at rob.vhd(401): signal "valid_exec_ls" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 401
Warning (10492): VHDL Process Statement warning at rob.vhd(403): signal "pc_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 403
Warning (10492): VHDL Process Statement warning at rob.vhd(403): signal "pc_exec_2_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 403
Warning (10492): VHDL Process Statement warning at rob.vhd(403): signal "valid_exec_ls" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 403
Warning (10492): VHDL Process Statement warning at rob.vhd(405): signal "pc_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 405
Warning (10492): VHDL Process Statement warning at rob.vhd(405): signal "pc_exec_2_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 405
Warning (10492): VHDL Process Statement warning at rob.vhd(405): signal "valid_exec_ls" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 405
Warning (10492): VHDL Process Statement warning at rob.vhd(407): signal "pc_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 407
Warning (10492): VHDL Process Statement warning at rob.vhd(407): signal "pc_exec_2_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 407
Warning (10492): VHDL Process Statement warning at rob.vhd(407): signal "valid_exec_ls" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 407
Warning (10492): VHDL Process Statement warning at rob.vhd(409): signal "pc_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 409
Warning (10492): VHDL Process Statement warning at rob.vhd(409): signal "pc_exec_2_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 409
Warning (10492): VHDL Process Statement warning at rob.vhd(409): signal "valid_exec_ls" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 409
Warning (10492): VHDL Process Statement warning at rob.vhd(411): signal "pc_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 411
Warning (10492): VHDL Process Statement warning at rob.vhd(411): signal "pc_exec_2_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 411
Warning (10492): VHDL Process Statement warning at rob.vhd(411): signal "valid_exec_ls" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 411
Warning (10492): VHDL Process Statement warning at rob.vhd(413): signal "pc_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 413
Warning (10492): VHDL Process Statement warning at rob.vhd(413): signal "pc_exec_2_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 413
Warning (10492): VHDL Process Statement warning at rob.vhd(413): signal "valid_exec_ls" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 413
Warning (10492): VHDL Process Statement warning at rob.vhd(415): signal "pc_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 415
Warning (10492): VHDL Process Statement warning at rob.vhd(415): signal "pc_exec_2_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 415
Warning (10492): VHDL Process Statement warning at rob.vhd(415): signal "valid_exec_ls" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 415
Warning (10492): VHDL Process Statement warning at rob.vhd(417): signal "pc_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 417
Warning (10492): VHDL Process Statement warning at rob.vhd(417): signal "pc_exec_2_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 417
Warning (10492): VHDL Process Statement warning at rob.vhd(417): signal "valid_exec_ls" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 417
Warning (10492): VHDL Process Statement warning at rob.vhd(419): signal "pc_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 419
Warning (10492): VHDL Process Statement warning at rob.vhd(419): signal "pc_exec_2_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 419
Warning (10492): VHDL Process Statement warning at rob.vhd(419): signal "valid_exec_ls" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 419
Warning (10492): VHDL Process Statement warning at rob.vhd(421): signal "pc_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 421
Warning (10492): VHDL Process Statement warning at rob.vhd(421): signal "pc_exec_2_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 421
Warning (10492): VHDL Process Statement warning at rob.vhd(421): signal "valid_exec_ls" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 421
Warning (10492): VHDL Process Statement warning at rob.vhd(423): signal "pc_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 423
Warning (10492): VHDL Process Statement warning at rob.vhd(423): signal "pc_exec_2_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 423
Warning (10492): VHDL Process Statement warning at rob.vhd(423): signal "valid_exec_ls" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 423
Warning (10492): VHDL Process Statement warning at rob.vhd(425): signal "pc_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 425
Warning (10492): VHDL Process Statement warning at rob.vhd(425): signal "pc_exec_2_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 425
Warning (10492): VHDL Process Statement warning at rob.vhd(425): signal "valid_exec_ls" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 425
Warning (10492): VHDL Process Statement warning at rob.vhd(427): signal "pc_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 427
Warning (10492): VHDL Process Statement warning at rob.vhd(427): signal "pc_exec_2_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 427
Warning (10492): VHDL Process Statement warning at rob.vhd(427): signal "valid_exec_ls" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 427
Warning (10492): VHDL Process Statement warning at rob.vhd(429): signal "pc_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 429
Warning (10492): VHDL Process Statement warning at rob.vhd(429): signal "pc_exec_2_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 429
Warning (10492): VHDL Process Statement warning at rob.vhd(429): signal "valid_exec_ls" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 429
Warning (10492): VHDL Process Statement warning at rob.vhd(431): signal "pc_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 431
Warning (10492): VHDL Process Statement warning at rob.vhd(431): signal "pc_exec_2_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 431
Warning (10492): VHDL Process Statement warning at rob.vhd(431): signal "valid_exec_ls" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 431
Warning (10492): VHDL Process Statement warning at rob.vhd(433): signal "pc_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 433
Warning (10492): VHDL Process Statement warning at rob.vhd(433): signal "pc_exec_2_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 433
Warning (10492): VHDL Process Statement warning at rob.vhd(433): signal "valid_exec_ls" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 433
Warning (10492): VHDL Process Statement warning at rob.vhd(509): signal "ir_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 509
Warning (10492): VHDL Process Statement warning at rob.vhd(509): signal "exec_ptr_1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 509
Warning (10492): VHDL Process Statement warning at rob.vhd(510): signal "ir_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 510
Warning (10492): VHDL Process Statement warning at rob.vhd(510): signal "exec_ptr_1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 510
Warning (10492): VHDL Process Statement warning at rob.vhd(511): signal "ir_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 511
Warning (10492): VHDL Process Statement warning at rob.vhd(511): signal "exec_ptr_1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 511
Warning (10492): VHDL Process Statement warning at rob.vhd(512): signal "ir_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 512
Warning (10492): VHDL Process Statement warning at rob.vhd(512): signal "exec_ptr_1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 512
Warning (10492): VHDL Process Statement warning at rob.vhd(513): signal "ir_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 513
Warning (10492): VHDL Process Statement warning at rob.vhd(513): signal "exec_ptr_1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 513
Warning (10492): VHDL Process Statement warning at rob.vhd(514): signal "ir_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 514
Warning (10492): VHDL Process Statement warning at rob.vhd(514): signal "exec_ptr_1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 514
Warning (10492): VHDL Process Statement warning at rob.vhd(515): signal "ir_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 515
Warning (10492): VHDL Process Statement warning at rob.vhd(515): signal "exec_ptr_1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 515
Warning (10492): VHDL Process Statement warning at rob.vhd(516): signal "ir_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 516
Warning (10492): VHDL Process Statement warning at rob.vhd(516): signal "exec_ptr_1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 516
Warning (10492): VHDL Process Statement warning at rob.vhd(517): signal "ir_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 517
Warning (10492): VHDL Process Statement warning at rob.vhd(517): signal "exec_ptr_1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 517
Warning (10492): VHDL Process Statement warning at rob.vhd(519): signal "ir_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 519
Warning (10492): VHDL Process Statement warning at rob.vhd(519): signal "exec_ptr_1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 519
Warning (10492): VHDL Process Statement warning at rob.vhd(520): signal "ir_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 520
Warning (10492): VHDL Process Statement warning at rob.vhd(520): signal "exec_ptr_1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 520
Warning (10492): VHDL Process Statement warning at rob.vhd(521): signal "ir_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 521
Warning (10492): VHDL Process Statement warning at rob.vhd(521): signal "exec_ptr_1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 521
Warning (10492): VHDL Process Statement warning at rob.vhd(522): signal "ir_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 522
Warning (10492): VHDL Process Statement warning at rob.vhd(522): signal "exec_ptr_1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 522
Warning (10492): VHDL Process Statement warning at rob.vhd(527): signal "ir_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 527
Warning (10492): VHDL Process Statement warning at rob.vhd(527): signal "exec_ptr_2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 527
Warning (10492): VHDL Process Statement warning at rob.vhd(528): signal "ir_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 528
Warning (10492): VHDL Process Statement warning at rob.vhd(528): signal "exec_ptr_2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 528
Warning (10492): VHDL Process Statement warning at rob.vhd(529): signal "ir_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 529
Warning (10492): VHDL Process Statement warning at rob.vhd(529): signal "exec_ptr_2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 529
Warning (10492): VHDL Process Statement warning at rob.vhd(530): signal "ls_p_write_addr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 530
Warning (10492): VHDL Process Statement warning at rob.vhd(531): signal "ir_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 531
Warning (10492): VHDL Process Statement warning at rob.vhd(531): signal "exec_ptr_2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 531
Warning (10492): VHDL Process Statement warning at rob.vhd(532): signal "ir_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 532
Warning (10492): VHDL Process Statement warning at rob.vhd(532): signal "exec_ptr_2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 532
Warning (10492): VHDL Process Statement warning at rob.vhd(533): signal "ir_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 533
Warning (10492): VHDL Process Statement warning at rob.vhd(533): signal "exec_ptr_2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 533
Warning (10492): VHDL Process Statement warning at rob.vhd(534): signal "ls_p_write_addr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 534
Warning (10492): VHDL Process Statement warning at rob.vhd(555): signal "valid_exec_alu" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 555
Warning (10492): VHDL Process Statement warning at rob.vhd(556): signal "dest1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 556
Warning (10492): VHDL Process Statement warning at rob.vhd(556): signal "exec_ptr_1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 556
Warning (10492): VHDL Process Statement warning at rob.vhd(557): signal "alu_c_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 557
Warning (10492): VHDL Process Statement warning at rob.vhd(557): signal "exec_ptr_1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 557
Warning (10492): VHDL Process Statement warning at rob.vhd(558): signal "alu_z_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 558
Warning (10492): VHDL Process Statement warning at rob.vhd(558): signal "exec_ptr_1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 558
Warning (10492): VHDL Process Statement warning at rob.vhd(559): signal "alu_p_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 559
Warning (10492): VHDL Process Statement warning at rob.vhd(559): signal "exec_ptr_1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 559
Warning (10492): VHDL Process Statement warning at rob.vhd(560): signal "exec_ptr_1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 560
Warning (10492): VHDL Process Statement warning at rob.vhd(561): signal "exec_ptr_1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 561
Warning (10492): VHDL Process Statement warning at rob.vhd(564): signal "valid_exec_ls" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 564
Warning (10492): VHDL Process Statement warning at rob.vhd(565): signal "exec_ptr_2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 565
Warning (10492): VHDL Process Statement warning at rob.vhd(566): signal "ls_z_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 566
Warning (10492): VHDL Process Statement warning at rob.vhd(566): signal "exec_ptr_2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 566
Warning (10492): VHDL Process Statement warning at rob.vhd(567): signal "ls_p_data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 567
Warning (10492): VHDL Process Statement warning at rob.vhd(567): signal "exec_ptr_2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 567
Warning (10492): VHDL Process Statement warning at rob.vhd(568): signal "dest2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 568
Warning (10492): VHDL Process Statement warning at rob.vhd(568): signal "exec_ptr_2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 568
Warning (10492): VHDL Process Statement warning at rob.vhd(569): signal "exec_ptr_2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 569
Warning (10492): VHDL Process Statement warning at rob.vhd(592): signal "complete_exec_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 592
Warning (10492): VHDL Process Statement warning at rob.vhd(592): signal "head_ptr_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 592
Warning (10492): VHDL Process Statement warning at rob.vhd(592): signal "head_ptr_out_plus1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 592
Warning (10492): VHDL Process Statement warning at rob.vhd(594): signal "mr_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 594
Warning (10492): VHDL Process Statement warning at rob.vhd(594): signal "head_ptr_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 594
Warning (10492): VHDL Process Statement warning at rob.vhd(600): signal "mr_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 600
Warning (10492): VHDL Process Statement warning at rob.vhd(600): signal "head_ptr_out_plus1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 600
Warning (10492): VHDL Process Statement warning at rob.vhd(606): signal "ir_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 606
Warning (10492): VHDL Process Statement warning at rob.vhd(606): signal "head_ptr_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 606
Warning (10492): VHDL Process Statement warning at rob.vhd(606): signal "mr_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 606
Warning (10492): VHDL Process Statement warning at rob.vhd(612): signal "ir_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 612
Warning (10492): VHDL Process Statement warning at rob.vhd(612): signal "head_ptr_out_plus1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 612
Warning (10492): VHDL Process Statement warning at rob.vhd(612): signal "mr_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 612
Warning (10492): VHDL Process Statement warning at rob.vhd(618): signal "mem_en_1_temp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 618
Warning (10492): VHDL Process Statement warning at rob.vhd(619): signal "mem_en_2_temp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 619
Warning (10492): VHDL Process Statement warning at rob.vhd(620): signal "arf_en_1_temp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 620
Warning (10492): VHDL Process Statement warning at rob.vhd(621): signal "arf_en_2_temp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 621
Warning (10492): VHDL Process Statement warning at rob.vhd(623): signal "cwr_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 623
Warning (10492): VHDL Process Statement warning at rob.vhd(623): signal "head_ptr_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 623
Warning (10492): VHDL Process Statement warning at rob.vhd(623): signal "head_ptr_out_plus1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 623
Warning (10492): VHDL Process Statement warning at rob.vhd(624): signal "zwr_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 624
Warning (10492): VHDL Process Statement warning at rob.vhd(624): signal "head_ptr_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 624
Warning (10492): VHDL Process Statement warning at rob.vhd(624): signal "head_ptr_out_plus1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 624
Warning (10492): VHDL Process Statement warning at rob.vhd(625): signal "c_en_temp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 625
Warning (10492): VHDL Process Statement warning at rob.vhd(626): signal "z_en_temp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 626
Warning (10492): VHDL Process Statement warning at rob.vhd(628): signal "arf_tag_in_1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 628
Warning (10492): VHDL Process Statement warning at rob.vhd(628): signal "dest_tag_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 628
Warning (10492): VHDL Process Statement warning at rob.vhd(628): signal "head_ptr_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 628
Warning (10492): VHDL Process Statement warning at rob.vhd(634): signal "arf_tag_in_2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 634
Warning (10492): VHDL Process Statement warning at rob.vhd(634): signal "dest_tag_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 634
Warning (10492): VHDL Process Statement warning at rob.vhd(634): signal "head_ptr_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 634
Warning (10492): VHDL Process Statement warning at rob.vhd(640): signal "c_tag_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 640
Warning (10492): VHDL Process Statement warning at rob.vhd(640): signal "c_tag_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 640
Warning (10492): VHDL Process Statement warning at rob.vhd(640): signal "head_ptr_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 640
Warning (10492): VHDL Process Statement warning at rob.vhd(640): signal "head_ptr_out_plus1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 640
Warning (10492): VHDL Process Statement warning at rob.vhd(641): signal "c_en_temp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 641
Warning (10492): VHDL Process Statement warning at rob.vhd(646): signal "z_tag_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 646
Warning (10492): VHDL Process Statement warning at rob.vhd(646): signal "z_tag_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 646
Warning (10492): VHDL Process Statement warning at rob.vhd(646): signal "head_ptr_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 646
Warning (10492): VHDL Process Statement warning at rob.vhd(646): signal "head_ptr_out_plus1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 646
Warning (10492): VHDL Process Statement warning at rob.vhd(647): signal "z_en_temp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 647
Warning (10492): VHDL Process Statement warning at rob.vhd(652): signal "cwr_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 652
Warning (10492): VHDL Process Statement warning at rob.vhd(652): signal "head_ptr_out_plus1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 652
Warning (10492): VHDL Process Statement warning at rob.vhd(653): signal "c_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 653
Warning (10492): VHDL Process Statement warning at rob.vhd(653): signal "head_ptr_out_plus1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 653
Warning (10492): VHDL Process Statement warning at rob.vhd(654): signal "cwr_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 654
Warning (10492): VHDL Process Statement warning at rob.vhd(654): signal "head_ptr_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 654
Warning (10492): VHDL Process Statement warning at rob.vhd(655): signal "c_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 655
Warning (10492): VHDL Process Statement warning at rob.vhd(655): signal "head_ptr_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 655
Warning (10492): VHDL Process Statement warning at rob.vhd(660): signal "zwr_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 660
Warning (10492): VHDL Process Statement warning at rob.vhd(660): signal "head_ptr_out_plus1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 660
Warning (10492): VHDL Process Statement warning at rob.vhd(661): signal "z_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 661
Warning (10492): VHDL Process Statement warning at rob.vhd(661): signal "head_ptr_out_plus1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 661
Warning (10492): VHDL Process Statement warning at rob.vhd(662): signal "zwr_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 662
Warning (10492): VHDL Process Statement warning at rob.vhd(662): signal "head_ptr_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 662
Warning (10492): VHDL Process Statement warning at rob.vhd(663): signal "z_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 663
Warning (10492): VHDL Process Statement warning at rob.vhd(663): signal "head_ptr_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 663
Warning (10492): VHDL Process Statement warning at rob.vhd(668): signal "result_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 668
Warning (10492): VHDL Process Statement warning at rob.vhd(668): signal "head_ptr_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 668
Warning (10492): VHDL Process Statement warning at rob.vhd(669): signal "result_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 669
Warning (10492): VHDL Process Statement warning at rob.vhd(669): signal "head_ptr_out_plus1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 669
Warning (10492): VHDL Process Statement warning at rob.vhd(671): signal "dest_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 671
Warning (10492): VHDL Process Statement warning at rob.vhd(671): signal "head_ptr_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 671
Warning (10492): VHDL Process Statement warning at rob.vhd(672): signal "dest_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 672
Warning (10492): VHDL Process Statement warning at rob.vhd(672): signal "head_ptr_out_plus1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 672
Warning (10492): VHDL Process Statement warning at rob.vhd(674): signal "dest_tag_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 674
Warning (10492): VHDL Process Statement warning at rob.vhd(674): signal "head_ptr_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 674
Warning (10492): VHDL Process Statement warning at rob.vhd(675): signal "dest_tag_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 675
Warning (10492): VHDL Process Statement warning at rob.vhd(675): signal "head_ptr_out_plus1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 675
Warning (10492): VHDL Process Statement warning at rob.vhd(677): signal "dest_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 677
Warning (10492): VHDL Process Statement warning at rob.vhd(677): signal "head_ptr_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 677
Warning (10492): VHDL Process Statement warning at rob.vhd(678): signal "dest_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 678
Warning (10492): VHDL Process Statement warning at rob.vhd(678): signal "head_ptr_out_plus1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 678
Warning (10492): VHDL Process Statement warning at rob.vhd(680): signal "mem_en_1_temp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 680
Warning (10492): VHDL Process Statement warning at rob.vhd(680): signal "mem_en_2_temp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 680
Warning (10492): VHDL Process Statement warning at rob.vhd(682): signal "mem_en_1_temp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 682
Warning (10492): VHDL Process Statement warning at rob.vhd(682): signal "mem_en_2_temp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 682
Warning (10492): VHDL Process Statement warning at rob.vhd(684): signal "mem_en_1_temp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 684
Warning (10492): VHDL Process Statement warning at rob.vhd(684): signal "mem_en_2_temp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 684
Warning (10492): VHDL Process Statement warning at rob.vhd(690): signal "free_rrf_vect_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 690
Warning (10492): VHDL Process Statement warning at rob.vhd(692): signal "arf_en_1_temp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 692
Warning (10492): VHDL Process Statement warning at rob.vhd(693): signal "dest_tag_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 693
Warning (10492): VHDL Process Statement warning at rob.vhd(693): signal "head_ptr_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 693
Warning (10492): VHDL Process Statement warning at rob.vhd(695): signal "free_rrf_vect_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 695
Warning (10492): VHDL Process Statement warning at rob.vhd(695): signal "dest_tag_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 695
Warning (10492): VHDL Process Statement warning at rob.vhd(695): signal "head_ptr_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 695
Warning (10492): VHDL Process Statement warning at rob.vhd(698): signal "arf_en_2_temp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 698
Warning (10492): VHDL Process Statement warning at rob.vhd(699): signal "dest_tag_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 699
Warning (10492): VHDL Process Statement warning at rob.vhd(699): signal "head_ptr_out_plus1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 699
Warning (10492): VHDL Process Statement warning at rob.vhd(701): signal "free_rrf_vect_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 701
Warning (10492): VHDL Process Statement warning at rob.vhd(701): signal "dest_tag_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 701
Warning (10492): VHDL Process Statement warning at rob.vhd(701): signal "head_ptr_out_plus1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 701
Warning (10492): VHDL Process Statement warning at rob.vhd(706): signal "arf_en_1_temp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 706
Warning (10492): VHDL Process Statement warning at rob.vhd(707): signal "dest_tag_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 707
Warning (10492): VHDL Process Statement warning at rob.vhd(707): signal "head_ptr_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 707
Warning (10492): VHDL Process Statement warning at rob.vhd(709): signal "val_rrf_vect_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 709
Warning (10492): VHDL Process Statement warning at rob.vhd(709): signal "dest_tag_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 709
Warning (10492): VHDL Process Statement warning at rob.vhd(709): signal "head_ptr_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 709
Warning (10492): VHDL Process Statement warning at rob.vhd(712): signal "arf_en_2_temp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 712
Warning (10492): VHDL Process Statement warning at rob.vhd(713): signal "dest_tag_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 713
Warning (10492): VHDL Process Statement warning at rob.vhd(713): signal "head_ptr_out_plus1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 713
Warning (10492): VHDL Process Statement warning at rob.vhd(715): signal "val_rrf_vect_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 715
Warning (10492): VHDL Process Statement warning at rob.vhd(715): signal "dest_tag_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 715
Warning (10492): VHDL Process Statement warning at rob.vhd(715): signal "head_ptr_out_plus1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 715
Warning (10492): VHDL Process Statement warning at rob.vhd(718): signal "head_ptr_out_plus2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 718
Warning (10492): VHDL Process Statement warning at rob.vhd(720): signal "head_ptr_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 720
Warning (10492): VHDL Process Statement warning at rob.vhd(721): signal "head_ptr_out_plus1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 721
Warning (10492): VHDL Process Statement warning at rob.vhd(723): signal "complete_exec_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 723
Warning (10492): VHDL Process Statement warning at rob.vhd(723): signal "head_ptr_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 723
Warning (10492): VHDL Process Statement warning at rob.vhd(723): signal "head_ptr_out_plus1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 723
Warning (10492): VHDL Process Statement warning at rob.vhd(725): signal "mr_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 725
Warning (10492): VHDL Process Statement warning at rob.vhd(725): signal "head_ptr_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 725
Warning (10492): VHDL Process Statement warning at rob.vhd(731): signal "mr_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 731
Warning (10492): VHDL Process Statement warning at rob.vhd(731): signal "head_ptr_out_plus1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 731
Warning (10492): VHDL Process Statement warning at rob.vhd(737): signal "ir_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 737
Warning (10492): VHDL Process Statement warning at rob.vhd(737): signal "head_ptr_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 737
Warning (10492): VHDL Process Statement warning at rob.vhd(737): signal "mr_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 737
Warning (10492): VHDL Process Statement warning at rob.vhd(743): signal "ir_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 743
Warning (10492): VHDL Process Statement warning at rob.vhd(743): signal "head_ptr_out_plus1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 743
Warning (10492): VHDL Process Statement warning at rob.vhd(743): signal "mr_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 743
Warning (10492): VHDL Process Statement warning at rob.vhd(749): signal "mem_en_1_temp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 749
Warning (10492): VHDL Process Statement warning at rob.vhd(751): signal "arf_en_1_temp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 751
Warning (10492): VHDL Process Statement warning at rob.vhd(754): signal "cwr_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 754
Warning (10492): VHDL Process Statement warning at rob.vhd(754): signal "head_ptr_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 754
Warning (10492): VHDL Process Statement warning at rob.vhd(755): signal "zwr_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 755
Warning (10492): VHDL Process Statement warning at rob.vhd(755): signal "head_ptr_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 755
Warning (10492): VHDL Process Statement warning at rob.vhd(756): signal "c_en_temp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 756
Warning (10492): VHDL Process Statement warning at rob.vhd(757): signal "z_en_temp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 757
Warning (10492): VHDL Process Statement warning at rob.vhd(759): signal "arf_tag_in_1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 759
Warning (10492): VHDL Process Statement warning at rob.vhd(759): signal "dest_tag_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 759
Warning (10492): VHDL Process Statement warning at rob.vhd(759): signal "head_ptr_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 759
Warning (10492): VHDL Process Statement warning at rob.vhd(765): signal "c_tag_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 765
Warning (10492): VHDL Process Statement warning at rob.vhd(765): signal "c_tag_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 765
Warning (10492): VHDL Process Statement warning at rob.vhd(765): signal "head_ptr_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 765
Warning (10492): VHDL Process Statement warning at rob.vhd(766): signal "c_en_temp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 766
Warning (10492): VHDL Process Statement warning at rob.vhd(771): signal "z_tag_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 771
Warning (10492): VHDL Process Statement warning at rob.vhd(771): signal "z_tag_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 771
Warning (10492): VHDL Process Statement warning at rob.vhd(771): signal "head_ptr_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 771
Warning (10492): VHDL Process Statement warning at rob.vhd(772): signal "z_en_temp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 772
Warning (10492): VHDL Process Statement warning at rob.vhd(777): signal "cwr_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 777
Warning (10492): VHDL Process Statement warning at rob.vhd(777): signal "head_ptr_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 777
Warning (10492): VHDL Process Statement warning at rob.vhd(778): signal "c_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 778
Warning (10492): VHDL Process Statement warning at rob.vhd(778): signal "head_ptr_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 778
Warning (10492): VHDL Process Statement warning at rob.vhd(783): signal "zwr_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 783
Warning (10492): VHDL Process Statement warning at rob.vhd(783): signal "head_ptr_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 783
Warning (10492): VHDL Process Statement warning at rob.vhd(784): signal "z_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 784
Warning (10492): VHDL Process Statement warning at rob.vhd(784): signal "head_ptr_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 784
Warning (10492): VHDL Process Statement warning at rob.vhd(793): signal "result_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 793
Warning (10492): VHDL Process Statement warning at rob.vhd(793): signal "head_ptr_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 793
Warning (10492): VHDL Process Statement warning at rob.vhd(796): signal "dest_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 796
Warning (10492): VHDL Process Statement warning at rob.vhd(796): signal "head_ptr_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 796
Warning (10492): VHDL Process Statement warning at rob.vhd(799): signal "dest_tag_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 799
Warning (10492): VHDL Process Statement warning at rob.vhd(799): signal "head_ptr_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 799
Warning (10492): VHDL Process Statement warning at rob.vhd(802): signal "dest_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 802
Warning (10492): VHDL Process Statement warning at rob.vhd(802): signal "head_ptr_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 802
Warning (10492): VHDL Process Statement warning at rob.vhd(803): signal "dest_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 803
Warning (10492): VHDL Process Statement warning at rob.vhd(803): signal "head_ptr_out_plus1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 803
Warning (10492): VHDL Process Statement warning at rob.vhd(805): signal "mem_en_1_temp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 805
Warning (10492): VHDL Process Statement warning at rob.vhd(811): signal "free_rrf_vect_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 811
Warning (10492): VHDL Process Statement warning at rob.vhd(813): signal "arf_en_1_temp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 813
Warning (10492): VHDL Process Statement warning at rob.vhd(814): signal "dest_tag_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 814
Warning (10492): VHDL Process Statement warning at rob.vhd(814): signal "head_ptr_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 814
Warning (10492): VHDL Process Statement warning at rob.vhd(816): signal "free_rrf_vect_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 816
Warning (10492): VHDL Process Statement warning at rob.vhd(816): signal "dest_tag_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 816
Warning (10492): VHDL Process Statement warning at rob.vhd(816): signal "head_ptr_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 816
Warning (10492): VHDL Process Statement warning at rob.vhd(821): signal "arf_en_1_temp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 821
Warning (10492): VHDL Process Statement warning at rob.vhd(822): signal "dest_tag_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 822
Warning (10492): VHDL Process Statement warning at rob.vhd(822): signal "head_ptr_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 822
Warning (10492): VHDL Process Statement warning at rob.vhd(824): signal "val_rrf_vect_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 824
Warning (10492): VHDL Process Statement warning at rob.vhd(824): signal "dest_tag_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 824
Warning (10492): VHDL Process Statement warning at rob.vhd(824): signal "head_ptr_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 824
Warning (10492): VHDL Process Statement warning at rob.vhd(827): signal "head_ptr_out_plus1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 827
Warning (10492): VHDL Process Statement warning at rob.vhd(829): signal "head_ptr_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 829
Warning (10492): VHDL Process Statement warning at rob.vhd(834): signal "mr_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 834
Warning (10492): VHDL Process Statement warning at rob.vhd(834): signal "head_ptr_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 834
Warning (10492): VHDL Process Statement warning at rob.vhd(840): signal "mr_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 840
Warning (10492): VHDL Process Statement warning at rob.vhd(840): signal "head_ptr_out_plus1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 840
Warning (10492): VHDL Process Statement warning at rob.vhd(846): signal "ir_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 846
Warning (10492): VHDL Process Statement warning at rob.vhd(846): signal "head_ptr_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 846
Warning (10492): VHDL Process Statement warning at rob.vhd(846): signal "mr_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 846
Warning (10492): VHDL Process Statement warning at rob.vhd(852): signal "ir_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 852
Warning (10492): VHDL Process Statement warning at rob.vhd(852): signal "head_ptr_out_plus1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 852
Warning (10492): VHDL Process Statement warning at rob.vhd(852): signal "mr_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 852
Warning (10492): VHDL Process Statement warning at rob.vhd(863): signal "cwr_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 863
Warning (10492): VHDL Process Statement warning at rob.vhd(863): signal "head_ptr_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 863
Warning (10492): VHDL Process Statement warning at rob.vhd(864): signal "zwr_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 864
Warning (10492): VHDL Process Statement warning at rob.vhd(864): signal "head_ptr_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 864
Warning (10492): VHDL Process Statement warning at rob.vhd(892): signal "free_rrf_vect_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 892
Warning (10492): VHDL Process Statement warning at rob.vhd(893): signal "val_rrf_vect_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 893
Warning (10492): VHDL Process Statement warning at rob.vhd(895): signal "head_ptr_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 895
Warning (10631): VHDL Process Statement warning at rob.vhd(921): inferring latch(es) for signal or variable "val_rrf_vect_out", which holds its previous value in one or more paths through the process File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 921
Info (10041): Inferred latch for "val_rrf_vect_out[0]" at rob.vhd(921) File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 921
Info (10041): Inferred latch for "val_rrf_vect_out[1]" at rob.vhd(921) File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 921
Info (10041): Inferred latch for "val_rrf_vect_out[2]" at rob.vhd(921) File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 921
Info (10041): Inferred latch for "val_rrf_vect_out[3]" at rob.vhd(921) File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 921
Info (10041): Inferred latch for "val_rrf_vect_out[4]" at rob.vhd(921) File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 921
Info (10041): Inferred latch for "val_rrf_vect_out[5]" at rob.vhd(921) File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 921
Info (10041): Inferred latch for "val_rrf_vect_out[6]" at rob.vhd(921) File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 921
Info (10041): Inferred latch for "val_rrf_vect_out[7]" at rob.vhd(921) File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 921
Info (10041): Inferred latch for "val_rrf_vect_out[8]" at rob.vhd(921) File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 921
Info (10041): Inferred latch for "val_rrf_vect_out[9]" at rob.vhd(921) File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 921
Info (10041): Inferred latch for "val_rrf_vect_out[10]" at rob.vhd(921) File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 921
Info (10041): Inferred latch for "val_rrf_vect_out[11]" at rob.vhd(921) File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 921
Info (10041): Inferred latch for "val_rrf_vect_out[12]" at rob.vhd(921) File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 921
Info (10041): Inferred latch for "val_rrf_vect_out[13]" at rob.vhd(921) File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 921
Info (10041): Inferred latch for "val_rrf_vect_out[14]" at rob.vhd(921) File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 921
Info (10041): Inferred latch for "val_rrf_vect_out[15]" at rob.vhd(921) File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 921
Info (10041): Inferred latch for "val_rrf_vect_out[16]" at rob.vhd(921) File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 921
Info (10041): Inferred latch for "val_rrf_vect_out[17]" at rob.vhd(921) File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 921
Info (10041): Inferred latch for "val_rrf_vect_out[18]" at rob.vhd(921) File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 921
Info (10041): Inferred latch for "val_rrf_vect_out[19]" at rob.vhd(921) File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 921
Info (10041): Inferred latch for "val_rrf_vect_out[20]" at rob.vhd(921) File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 921
Info (10041): Inferred latch for "val_rrf_vect_out[21]" at rob.vhd(921) File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 921
Info (10041): Inferred latch for "val_rrf_vect_out[22]" at rob.vhd(921) File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 921
Info (10041): Inferred latch for "val_rrf_vect_out[23]" at rob.vhd(921) File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 921
Info (10041): Inferred latch for "val_rrf_vect_out[24]" at rob.vhd(921) File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 921
Info (10041): Inferred latch for "val_rrf_vect_out[25]" at rob.vhd(921) File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 921
Info (10041): Inferred latch for "val_rrf_vect_out[26]" at rob.vhd(921) File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 921
Info (10041): Inferred latch for "val_rrf_vect_out[27]" at rob.vhd(921) File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 921
Info (10041): Inferred latch for "val_rrf_vect_out[28]" at rob.vhd(921) File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 921
Info (10041): Inferred latch for "val_rrf_vect_out[29]" at rob.vhd(921) File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 921
Info (10041): Inferred latch for "val_rrf_vect_out[30]" at rob.vhd(921) File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 921
Info (10041): Inferred latch for "val_rrf_vect_out[31]" at rob.vhd(921) File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 921
Info (12128): Elaborating entity "myRegister" for hierarchy "myRegister:\ReorderBuffer:0:rob_pc" File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 87
Info (12128): Elaborating entity "myRegister" for hierarchy "myRegister:\ReorderBuffer:0:rob_dest_tag" File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 91
Info (12128): Elaborating entity "bit_register" for hierarchy "bit_register:\ReorderBuffer:0:rob_complete_exec" File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 96
Info (12128): Elaborating entity "Add5" for hierarchy "Add5:a1" File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 114
Info (12128): Elaborating entity "FullAdder" for hierarchy "Add5:a1|FullAdder:F0" File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/add5.vhd Line: 24
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "arf_addr_out_2[0]" is stuck at GND File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 25
    Warning (13410): Pin "arf_addr_out_2[1]" is stuck at GND File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 25
    Warning (13410): Pin "arf_addr_out_2[2]" is stuck at GND File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 25
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 46 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "dest_1_in[0]" File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 13
    Warning (15610): No output dependent on input pin "dest_1_in[1]" File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 13
    Warning (15610): No output dependent on input pin "dest_1_in[2]" File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 13
    Warning (15610): No output dependent on input pin "dest_1_in[3]" File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 13
    Warning (15610): No output dependent on input pin "dest_1_in[4]" File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 13
    Warning (15610): No output dependent on input pin "dest_1_in[5]" File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 13
    Warning (15610): No output dependent on input pin "dest_1_in[6]" File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 13
    Warning (15610): No output dependent on input pin "dest_1_in[7]" File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 13
    Warning (15610): No output dependent on input pin "dest_1_in[8]" File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 13
    Warning (15610): No output dependent on input pin "dest_1_in[9]" File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 13
    Warning (15610): No output dependent on input pin "dest_1_in[10]" File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 13
    Warning (15610): No output dependent on input pin "dest_1_in[11]" File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 13
    Warning (15610): No output dependent on input pin "dest_1_in[12]" File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 13
    Warning (15610): No output dependent on input pin "dest_1_in[13]" File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 13
    Warning (15610): No output dependent on input pin "dest_1_in[14]" File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 13
    Warning (15610): No output dependent on input pin "dest_1_in[15]" File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 13
    Warning (15610): No output dependent on input pin "dest_2_in[0]" File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 13
    Warning (15610): No output dependent on input pin "dest_2_in[1]" File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 13
    Warning (15610): No output dependent on input pin "dest_2_in[2]" File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 13
    Warning (15610): No output dependent on input pin "dest_2_in[3]" File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 13
    Warning (15610): No output dependent on input pin "dest_2_in[4]" File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 13
    Warning (15610): No output dependent on input pin "dest_2_in[5]" File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 13
    Warning (15610): No output dependent on input pin "dest_2_in[6]" File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 13
    Warning (15610): No output dependent on input pin "dest_2_in[7]" File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 13
    Warning (15610): No output dependent on input pin "dest_2_in[8]" File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 13
    Warning (15610): No output dependent on input pin "dest_2_in[9]" File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 13
    Warning (15610): No output dependent on input pin "dest_2_in[10]" File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 13
    Warning (15610): No output dependent on input pin "dest_2_in[11]" File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 13
    Warning (15610): No output dependent on input pin "dest_2_in[12]" File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 13
    Warning (15610): No output dependent on input pin "dest_2_in[13]" File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 13
    Warning (15610): No output dependent on input pin "dest_2_in[14]" File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 13
    Warning (15610): No output dependent on input pin "dest_2_in[15]" File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 13
    Warning (15610): No output dependent on input pin "ir_1_in[0]" File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 13
    Warning (15610): No output dependent on input pin "ir_1_in[1]" File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 13
    Warning (15610): No output dependent on input pin "ir_1_in[2]" File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 13
    Warning (15610): No output dependent on input pin "ir_2_in[0]" File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 13
    Warning (15610): No output dependent on input pin "ir_2_in[1]" File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 13
    Warning (15610): No output dependent on input pin "ir_2_in[2]" File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 13
    Warning (15610): No output dependent on input pin "complete_exec_1_in" File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 16
    Warning (15610): No output dependent on input pin "complete_exec_2_in" File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 16
    Warning (15610): No output dependent on input pin "mr_1_in" File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 16
    Warning (15610): No output dependent on input pin "mr_2_in" File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 16
    Warning (15610): No output dependent on input pin "c_1_in" File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 16
    Warning (15610): No output dependent on input pin "c_2_in" File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 16
    Warning (15610): No output dependent on input pin "z_1_in" File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 16
    Warning (15610): No output dependent on input pin "z_2_in" File: C:/Users/Pranil Joshi/Documents/GitHub/EE739_Superscalar/Reorder_buffer/rob.vhd Line: 16
Info (21057): Implemented 6117 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 311 input pins
    Info (21059): Implemented 159 output pins
    Info (21061): Implemented 5647 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 603 warnings
    Info: Peak virtual memory: 4931 megabytes
    Info: Processing ended: Tue May 07 02:20:21 2019
    Info: Elapsed time: 00:00:48
    Info: Total CPU time (on all processors): 00:01:09


