

================================================================
== Vitis HLS Report for 'v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3'
================================================================
* Date:           Mon Sep  5 13:09:04 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  8.469 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_271_3  |        ?|        ?|         6|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   3|      -|      -|    -|
|Expression       |        -|   -|      0|    147|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   0|      0|     51|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|    171|    -|
|Register         |        -|   -|    144|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   3|    144|    369|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   3|     ~0|      1|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+--------------------+---------+----+---+----+-----+
    |         Instance        |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------------+--------------------+---------+----+---+----+-----+
    |mul_9ns_9ns_17_1_1_U201  |mul_9ns_9ns_17_1_1  |        0|   0|  0|  51|    0|
    +-------------------------+--------------------+---------+----+---+----+-----+
    |Total                    |                    |        0|   0|  0|  51|    0|
    +-------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    +------------------------------------+-------------------------------+--------------+
    |              Instance              |             Module            |  Expression  |
    +------------------------------------+-------------------------------+--------------+
    |mac_muladd_9ns_9s_16ns_16_4_1_U202  |mac_muladd_9ns_9s_16ns_16_4_1  |  i0 * i1 + i2|
    |mac_muladd_9ns_9s_16ns_16_4_1_U203  |mac_muladd_9ns_9s_16ns_16_4_1  |  i0 * i1 + i2|
    |mac_muladd_9ns_9s_16ns_16_4_1_U204  |mac_muladd_9ns_9s_16ns_16_4_1  |  i0 * i1 + i2|
    +------------------------------------+-------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |x_12_fu_256_p2                    |         +|   0|  0|  17|          10|           1|
    |ret_V_6_fu_422_p2                 |         -|   0|  0|  16|           9|           9|
    |ret_V_7_fu_454_p2                 |         -|   0|  0|  16|           9|           9|
    |ret_V_8_fu_472_p2                 |         -|   0|  0|  16|           9|           9|
    |and_ln285_1_fu_286_p2             |       and|   0|  0|   2|           1|           1|
    |and_ln285_2_fu_280_p2             |       and|   0|  0|   2|           1|           1|
    |ap_condition_219                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_221                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op45_read_state2     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op50_read_state2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln271_fu_250_p2              |      icmp|   0|  0|  11|          10|          10|
    |icmp_ln286_fu_262_p2              |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln287_fu_274_p2              |      icmp|   0|  0|  13|          17|          17|
    |icmp_ln300_fu_387_p2              |      icmp|   0|  0|  11|           8|           2|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |or_ln285_fu_298_p2                |        or|   0|  0|   2|           1|           1|
    |ppalpha_V_fu_397_p3               |    select|   0|  0|  10|           1|          10|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |xor_ln285_fu_292_p2               |       xor|   0|  0|   2|           2|           1|
    |xor_ln286_fu_268_p2               |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 147|         102|          97|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1             |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter1_empty_reg_219  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_rhs_3_reg_199  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_rhs_6_reg_189  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_rhs_reg_209    |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter2_empty_reg_219  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter2_rhs_3_reg_199  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter2_rhs_6_reg_189  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter2_rhs_reg_209    |   9|          2|    8|         16|
    |ap_sig_allocacmp_x_11               |   9|          2|   10|         20|
    |outLayer0_blk_n                     |   9|          2|    1|          2|
    |outLayer1_blk_n                     |   9|          2|    1|          2|
    |p_0_0_0_0_022_out_o                 |   9|          2|    8|         16|
    |p_0_1_0_0_024_out_o                 |   9|          2|    8|         16|
    |p_0_2_0_0_026_out_o                 |   9|          2|    8|         16|
    |srcLayer1Alphax_blk_n               |   9|          2|    1|          2|
    |srcLayer1x_blk_n                    |   9|          2|    1|          2|
    |x_fu_100                            |   9|          2|   10|         20|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               | 171|         38|  114|        228|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                           |   1|   0|    1|          0|
    |ap_done_reg                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg    |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_empty_reg_219  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_rhs_3_reg_199  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_rhs_6_reg_189  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_rhs_reg_209    |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter2_empty_reg_219  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter2_rhs_3_reg_199  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter2_rhs_6_reg_189  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter2_rhs_reg_209    |   8|   0|    8|          0|
    |icmp_ln271_reg_602                  |   1|   0|    1|          0|
    |or_ln285_reg_606                    |   1|   0|    1|          0|
    |rhs_3_reg_199                       |   8|   0|    8|          0|
    |rhs_3_reg_199_pp0_iter3_reg         |   8|   0|    8|          0|
    |rhs_6_reg_189                       |   8|   0|    8|          0|
    |rhs_6_reg_189_pp0_iter3_reg         |   8|   0|    8|          0|
    |rhs_reg_209                         |   8|   0|    8|          0|
    |rhs_reg_209_pp0_iter3_reg           |   8|   0|    8|          0|
    |x_fu_100                            |  10|   0|   10|          0|
    |zext_ln301_cast_reg_597             |   9|   0|   17|          8|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 144|   0|  152|          8|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+--------------------------------------------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |                      Source Object                     |    C Type    |
+--------------------------------+-----+-----+------------+--------------------------------------------------------+--------------+
|ap_clk                          |   in|    1|  ap_ctrl_hs|  v_mix_core_alpha<true, true>_Pipeline_VITIS_LOOP_271_3|  return value|
|ap_rst                          |   in|    1|  ap_ctrl_hs|  v_mix_core_alpha<true, true>_Pipeline_VITIS_LOOP_271_3|  return value|
|ap_start                        |   in|    1|  ap_ctrl_hs|  v_mix_core_alpha<true, true>_Pipeline_VITIS_LOOP_271_3|  return value|
|ap_done                         |  out|    1|  ap_ctrl_hs|  v_mix_core_alpha<true, true>_Pipeline_VITIS_LOOP_271_3|  return value|
|ap_idle                         |  out|    1|  ap_ctrl_hs|  v_mix_core_alpha<true, true>_Pipeline_VITIS_LOOP_271_3|  return value|
|ap_ready                        |  out|    1|  ap_ctrl_hs|  v_mix_core_alpha<true, true>_Pipeline_VITIS_LOOP_271_3|  return value|
|outLayer0_dout                  |   in|   24|     ap_fifo|                                               outLayer0|       pointer|
|outLayer0_num_data_valid        |   in|    2|     ap_fifo|                                               outLayer0|       pointer|
|outLayer0_fifo_cap              |   in|    2|     ap_fifo|                                               outLayer0|       pointer|
|outLayer0_empty_n               |   in|    1|     ap_fifo|                                               outLayer0|       pointer|
|outLayer0_read                  |  out|    1|     ap_fifo|                                               outLayer0|       pointer|
|srcLayer1x_dout                 |   in|   24|     ap_fifo|                                              srcLayer1x|       pointer|
|srcLayer1x_num_data_valid       |   in|    2|     ap_fifo|                                              srcLayer1x|       pointer|
|srcLayer1x_fifo_cap             |   in|    2|     ap_fifo|                                              srcLayer1x|       pointer|
|srcLayer1x_empty_n              |   in|    1|     ap_fifo|                                              srcLayer1x|       pointer|
|srcLayer1x_read                 |  out|    1|     ap_fifo|                                              srcLayer1x|       pointer|
|srcLayer1Alphax_dout            |   in|    8|     ap_fifo|                                         srcLayer1Alphax|       pointer|
|srcLayer1Alphax_num_data_valid  |   in|    5|     ap_fifo|                                         srcLayer1Alphax|       pointer|
|srcLayer1Alphax_fifo_cap        |   in|    5|     ap_fifo|                                         srcLayer1Alphax|       pointer|
|srcLayer1Alphax_empty_n         |   in|    1|     ap_fifo|                                         srcLayer1Alphax|       pointer|
|srcLayer1Alphax_read            |  out|    1|     ap_fifo|                                         srcLayer1Alphax|       pointer|
|outLayer1_din                   |  out|   24|     ap_fifo|                                               outLayer1|       pointer|
|outLayer1_num_data_valid        |   in|    2|     ap_fifo|                                               outLayer1|       pointer|
|outLayer1_fifo_cap              |   in|    2|     ap_fifo|                                               outLayer1|       pointer|
|outLayer1_full_n                |   in|    1|     ap_fifo|                                               outLayer1|       pointer|
|outLayer1_write                 |  out|    1|     ap_fifo|                                               outLayer1|       pointer|
|width                           |   in|   10|     ap_none|                                                   width|        scalar|
|zext_ln301                      |   in|    9|     ap_none|                                              zext_ln301|        scalar|
|bkgpix_val_V_2                  |   in|    8|     ap_none|                                          bkgpix_val_V_2|        scalar|
|bkgpix_val_V_1                  |   in|    8|     ap_none|                                          bkgpix_val_V_1|        scalar|
|bkgpix_val_V                    |   in|    8|     ap_none|                                            bkgpix_val_V|        scalar|
|layerStartX                     |   in|   16|     ap_none|                                             layerStartX|        scalar|
|add75                           |   in|   17|     ap_none|                                                   add75|        scalar|
|and_ln285                       |   in|    1|     ap_none|                                               and_ln285|        scalar|
|tobool83_not                    |   in|    1|     ap_none|                                            tobool83_not|        scalar|
|hwReg_layerEnable_load_cast     |   in|    1|     ap_none|                             hwReg_layerEnable_load_cast|        scalar|
|p_0_2_0_0_026_out_i             |   in|    8|     ap_ovld|                                       p_0_2_0_0_026_out|       pointer|
|p_0_2_0_0_026_out_o             |  out|    8|     ap_ovld|                                       p_0_2_0_0_026_out|       pointer|
|p_0_2_0_0_026_out_o_ap_vld      |  out|    1|     ap_ovld|                                       p_0_2_0_0_026_out|       pointer|
|p_0_1_0_0_024_out_i             |   in|    8|     ap_ovld|                                       p_0_1_0_0_024_out|       pointer|
|p_0_1_0_0_024_out_o             |  out|    8|     ap_ovld|                                       p_0_1_0_0_024_out|       pointer|
|p_0_1_0_0_024_out_o_ap_vld      |  out|    1|     ap_ovld|                                       p_0_1_0_0_024_out|       pointer|
|p_0_0_0_0_022_out_i             |   in|    8|     ap_ovld|                                       p_0_0_0_0_022_out|       pointer|
|p_0_0_0_0_022_out_o             |  out|    8|     ap_ovld|                                       p_0_0_0_0_022_out|       pointer|
|p_0_0_0_0_022_out_o_ap_vld      |  out|    1|     ap_ovld|                                       p_0_0_0_0_022_out|       pointer|
+--------------------------------+-----+-----+------------+--------------------------------------------------------+--------------+

