{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 17 12:55:18 2018 " "Info: Processing started: Tue Apr 17 12:55:18 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ULA-16-04-18a -c ULA-16-04-18a " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ULA-16-04-18a -c ULA-16-04-18a" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula-16-04-18a.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ula-16-04-18a.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ULA-16-04-18a " "Info: Found entity 1: ULA-16-04-18a" {  } { { "ULA-16-04-18a.bdf" "" { Schematic "C:/Users/lfms/Documents/Projeto_ULA/ULA-16-04-18a.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comple2_para_5_bits.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file comple2_para_5_bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 comple2_para_5_bits " "Info: Found entity 1: comple2_para_5_bits" {  } { { "comple2_para_5_bits.bdf" "" { Schematic "C:/Users/lfms/Documents/Projeto_ULA/comple2_para_5_bits.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maior_que2.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file maior_que2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 maior_que2 " "Info: Found entity 1: maior_que2" {  } { { "maior_que2.bdf" "" { Schematic "C:/Users/lfms/Documents/Projeto_ULA/maior_que2.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maior_que.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file maior_que.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 maior_que " "Info: Found entity 1: maior_que" {  } { { "maior_que.bdf" "" { Schematic "C:/Users/lfms/Documents/Projeto_ULA/maior_que.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "menor_que.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file menor_que.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 menor_que " "Info: Found entity 1: menor_que" {  } { { "menor_que.bdf" "" { Schematic "C:/Users/lfms/Documents/Projeto_ULA/menor_que.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "ULA-16-04-18a " "Info: Elaborating entity \"ULA-16-04-18a\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "bcd14seg.bdf 1 1 " "Warning: Using design file bcd14seg.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 bcd14seg " "Info: Found entity 1: bcd14seg" {  } { { "bcd14seg.bdf" "" { Schematic "C:/Users/lfms/Documents/Projeto_ULA/bcd14seg.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd14seg bcd14seg:inst20 " "Info: Elaborating entity \"bcd14seg\" for hierarchy \"bcd14seg:inst20\"" {  } { { "ULA-16-04-18a.bdf" "inst20" { Schematic "C:/Users/lfms/Documents/Projeto_ULA/ULA-16-04-18a.bdf" { { -448 -472 -376 -160 "inst20" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "sistema.bdf 1 1 " "Warning: Using design file sistema.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sistema " "Info: Found entity 1: sistema" {  } { { "sistema.bdf" "" { Schematic "C:/Users/lfms/Documents/Projeto_ULA/sistema.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sistema sistema:inst " "Info: Elaborating entity \"sistema\" for hierarchy \"sistema:inst\"" {  } { { "ULA-16-04-18a.bdf" "inst" { Schematic "C:/Users/lfms/Documents/Projeto_ULA/ULA-16-04-18a.bdf" { { 184 -120 24 376 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "menor_que menor_que:inst4 " "Info: Elaborating entity \"menor_que\" for hierarchy \"menor_que:inst4\"" {  } { { "ULA-16-04-18a.bdf" "inst4" { Schematic "C:/Users/lfms/Documents/Projeto_ULA/ULA-16-04-18a.bdf" { { 1016 488 584 1240 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND3 inst35 " "Warning: Primitive \"AND3\" of instance \"inst35\" not used" {  } { { "menor_que.bdf" "" { Schematic "C:/Users/lfms/Documents/Projeto_ULA/menor_que.bdf" { { 992 760 824 1040 "inst35" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst36 " "Warning: Primitive \"NOT\" of instance \"inst36\" not used" {  } { { "menor_que.bdf" "" { Schematic "C:/Users/lfms/Documents/Projeto_ULA/menor_que.bdf" { { 1008 640 688 1040 "inst36" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "OR2 inst37 " "Warning: Primitive \"OR2\" of instance \"inst37\" not used" {  } { { "menor_que.bdf" "" { Schematic "C:/Users/lfms/Documents/Projeto_ULA/menor_que.bdf" { { 1000 856 920 1048 "inst37" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND3 inst38 " "Warning: Primitive \"AND3\" of instance \"inst38\" not used" {  } { { "menor_que.bdf" "" { Schematic "C:/Users/lfms/Documents/Projeto_ULA/menor_que.bdf" { { 1040 760 824 1088 "inst38" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "igualigual.bdf 1 1 " "Warning: Using design file igualigual.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 igualigual " "Info: Found entity 1: igualigual" {  } { { "igualigual.bdf" "" { Schematic "C:/Users/lfms/Documents/Projeto_ULA/igualigual.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "igualigual menor_que:inst4\|igualigual:inst1 " "Info: Elaborating entity \"igualigual\" for hierarchy \"menor_que:inst4\|igualigual:inst1\"" {  } { { "menor_que.bdf" "inst1" { Schematic "C:/Users/lfms/Documents/Projeto_ULA/menor_que.bdf" { { 416 104 200 640 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maior_que maior_que:inst34 " "Info: Elaborating entity \"maior_que\" for hierarchy \"maior_que:inst34\"" {  } { { "ULA-16-04-18a.bdf" "inst34" { Schematic "C:/Users/lfms/Documents/Projeto_ULA/ULA-16-04-18a.bdf" { { 744 688 784 968 "inst34" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND3 inst35 " "Warning: Primitive \"AND3\" of instance \"inst35\" not used" {  } { { "maior_que.bdf" "" { Schematic "C:/Users/lfms/Documents/Projeto_ULA/maior_que.bdf" { { 992 760 824 1040 "inst35" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst36 " "Warning: Primitive \"NOT\" of instance \"inst36\" not used" {  } { { "maior_que.bdf" "" { Schematic "C:/Users/lfms/Documents/Projeto_ULA/maior_que.bdf" { { 1008 640 688 1040 "inst36" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "OR2 inst37 " "Warning: Primitive \"OR2\" of instance \"inst37\" not used" {  } { { "maior_que.bdf" "" { Schematic "C:/Users/lfms/Documents/Projeto_ULA/maior_que.bdf" { { 1000 856 920 1048 "inst37" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND3 inst38 " "Warning: Primitive \"AND3\" of instance \"inst38\" not used" {  } { { "maior_que.bdf" "" { Schematic "C:/Users/lfms/Documents/Projeto_ULA/maior_que.bdf" { { 1040 760 824 1088 "inst38" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "bcd14segout3.bdf 1 1 " "Warning: Using design file bcd14segout3.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 bcd14segout3 " "Info: Found entity 1: bcd14segout3" {  } { { "bcd14segout3.bdf" "" { Schematic "C:/Users/lfms/Documents/Projeto_ULA/bcd14segout3.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd14segout3 bcd14segout3:inst57 " "Info: Elaborating entity \"bcd14segout3\" for hierarchy \"bcd14segout3:inst57\"" {  } { { "ULA-16-04-18a.bdf" "inst57" { Schematic "C:/Users/lfms/Documents/Projeto_ULA/ULA-16-04-18a.bdf" { { -224 2552 2712 64 "inst57" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comple2_para_5_bits comple2_para_5_bits:inst3 " "Info: Elaborating entity \"comple2_para_5_bits\" for hierarchy \"comple2_para_5_bits:inst3\"" {  } { { "ULA-16-04-18a.bdf" "inst3" { Schematic "C:/Users/lfms/Documents/Projeto_ULA/ULA-16-04-18a.bdf" { { 80 1672 1768 240 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst44 " "Warning: Primitive \"AND2\" of instance \"inst44\" not used" {  } { { "comple2_para_5_bits.bdf" "" { Schematic "C:/Users/lfms/Documents/Projeto_ULA/comple2_para_5_bits.bdf" { { 1464 1488 1552 1512 "inst44" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst45 " "Warning: Primitive \"AND2\" of instance \"inst45\" not used" {  } { { "comple2_para_5_bits.bdf" "" { Schematic "C:/Users/lfms/Documents/Projeto_ULA/comple2_para_5_bits.bdf" { { 1512 1488 1552 1560 "inst45" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst46 " "Warning: Primitive \"AND2\" of instance \"inst46\" not used" {  } { { "comple2_para_5_bits.bdf" "" { Schematic "C:/Users/lfms/Documents/Projeto_ULA/comple2_para_5_bits.bdf" { { 1560 1488 1552 1608 "inst46" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "OR3 inst55 " "Warning: Primitive \"OR3\" of instance \"inst55\" not used" {  } { { "comple2_para_5_bits.bdf" "" { Schematic "C:/Users/lfms/Documents/Projeto_ULA/comple2_para_5_bits.bdf" { { 1512 1584 1648 1560 "inst55" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "ulaula-soma-esquema.bdf 1 1 " "Warning: Using design file ulaula-soma-esquema.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ulaula-soma-esquema " "Info: Found entity 1: ulaula-soma-esquema" {  } { { "ulaula-soma-esquema.bdf" "" { Schematic "C:/Users/lfms/Documents/Projeto_ULA/ulaula-soma-esquema.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULAULA-SOMA-esquema ULAULA-SOMA-esquema:inst14 " "Info: Elaborating entity \"ULAULA-SOMA-esquema\" for hierarchy \"ULAULA-SOMA-esquema:inst14\"" {  } { { "ULA-16-04-18a.bdf" "inst14" { Schematic "C:/Users/lfms/Documents/Projeto_ULA/ULA-16-04-18a.bdf" { { -88 1312 1408 104 "inst14" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "complemento2.bdf 1 1 " "Warning: Using design file complemento2.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 complemento2 " "Info: Found entity 1: complemento2" {  } { { "complemento2.bdf" "" { Schematic "C:/Users/lfms/Documents/Projeto_ULA/complemento2.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "complemento2 complemento2:inst19 " "Info: Elaborating entity \"complemento2\" for hierarchy \"complemento2:inst19\"" {  } { { "ULA-16-04-18a.bdf" "inst19" { Schematic "C:/Users/lfms/Documents/Projeto_ULA/ULA-16-04-18a.bdf" { { -192 672 768 -32 "inst19" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst26 " "Warning: Primitive \"AND2\" of instance \"inst26\" not used" {  } { { "complemento2.bdf" "" { Schematic "C:/Users/lfms/Documents/Projeto_ULA/complemento2.bdf" { { 1064 1488 1552 1112 "inst26" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst27 " "Warning: Primitive \"AND2\" of instance \"inst27\" not used" {  } { { "complemento2.bdf" "" { Schematic "C:/Users/lfms/Documents/Projeto_ULA/complemento2.bdf" { { 1112 1488 1552 1160 "inst27" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst28 " "Warning: Primitive \"AND2\" of instance \"inst28\" not used" {  } { { "complemento2.bdf" "" { Schematic "C:/Users/lfms/Documents/Projeto_ULA/complemento2.bdf" { { 1160 1488 1552 1208 "inst28" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "OR3 inst29 " "Warning: Primitive \"OR3\" of instance \"inst29\" not used" {  } { { "complemento2.bdf" "" { Schematic "C:/Users/lfms/Documents/Projeto_ULA/complemento2.bdf" { { 1112 1584 1648 1160 "inst29" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "subcomp2.bdf 1 1 " "Warning: Using design file subcomp2.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 subcomp2 " "Info: Found entity 1: subcomp2" {  } { { "subcomp2.bdf" "" { Schematic "C:/Users/lfms/Documents/Projeto_ULA/subcomp2.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subComp2 subComp2:inst1 " "Info: Elaborating entity \"subComp2\" for hierarchy \"subComp2:inst1\"" {  } { { "ULA-16-04-18a.bdf" "inst1" { Schematic "C:/Users/lfms/Documents/Projeto_ULA/ULA-16-04-18a.bdf" { { 120 360 472 216 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "ulaand.bdf 1 1 " "Warning: Using design file ulaand.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ulaand " "Info: Found entity 1: ulaand" {  } { { "ulaand.bdf" "" { Schematic "C:/Users/lfms/Documents/Projeto_ULA/ulaand.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULAand ULAand:inst68 " "Info: Elaborating entity \"ULAand\" for hierarchy \"ULAand:inst68\"" {  } { { "ULA-16-04-18a.bdf" "inst68" { Schematic "C:/Users/lfms/Documents/Projeto_ULA/ULA-16-04-18a.bdf" { { 1336 600 696 1560 "inst68" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "ulaxor.bdf 1 1 " "Warning: Using design file ulaxor.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ulaxor " "Info: Found entity 1: ulaxor" {  } { { "ulaxor.bdf" "" { Schematic "C:/Users/lfms/Documents/Projeto_ULA/ulaxor.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULAxor ULAxor:inst69 " "Info: Elaborating entity \"ULAxor\" for hierarchy \"ULAxor:inst69\"" {  } { { "ULA-16-04-18a.bdf" "inst69" { Schematic "C:/Users/lfms/Documents/Projeto_ULA/ULA-16-04-18a.bdf" { { 1664 696 792 1888 "inst69" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "iab2 GND " "Warning (13410): Pin \"iab2\" is stuck at GND" {  } { { "ULA-16-04-18a.bdf" "" { Schematic "C:/Users/lfms/Documents/Projeto_ULA/ULA-16-04-18a.bdf" { { -296 -368 -192 -280 "iab2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "iac2 GND " "Warning (13410): Pin \"iac2\" is stuck at GND" {  } { { "ULA-16-04-18a.bdf" "" { Schematic "C:/Users/lfms/Documents/Projeto_ULA/ULA-16-04-18a.bdf" { { -280 -368 -192 -264 "iac2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "iag2 VCC " "Warning (13410): Pin \"iag2\" is stuck at VCC" {  } { { "ULA-16-04-18a.bdf" "" { Schematic "C:/Users/lfms/Documents/Projeto_ULA/ULA-16-04-18a.bdf" { { -216 -368 -192 -200 "iag2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ibb4 GND " "Warning (13410): Pin \"ibb4\" is stuck at GND" {  } { { "ULA-16-04-18a.bdf" "" { Schematic "C:/Users/lfms/Documents/Projeto_ULA/ULA-16-04-18a.bdf" { { -296 176 352 -280 "ibb4" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ibc4 GND " "Warning (13410): Pin \"ibc4\" is stuck at GND" {  } { { "ULA-16-04-18a.bdf" "" { Schematic "C:/Users/lfms/Documents/Projeto_ULA/ULA-16-04-18a.bdf" { { -280 176 352 -264 "ibc4" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ibg4 VCC " "Warning (13410): Pin \"ibg4\" is stuck at VCC" {  } { { "ULA-16-04-18a.bdf" "" { Schematic "C:/Users/lfms/Documents/Projeto_ULA/ULA-16-04-18a.bdf" { { -216 176 352 -200 "ibg4" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "173 " "Info: Implemented 173 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Info: Implemented 13 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "51 " "Info: Implemented 51 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "109 " "Info: Implemented 109 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 32 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "224 " "Info: Peak virtual memory: 224 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 17 12:55:20 2018 " "Info: Processing ended: Tue Apr 17 12:55:20 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
