/*
 * Copyright (C) 2018 Exor International.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

/dts-v1/;

#include <dt-bindings/input/input.h>
#include "imx6ul.dtsi"

/ {
	model = "Exor NanoSom01 i.MX6 UltraLite X5 BaseStation Board";
	compatible = "exor,ns01-ek435", "fsl,imx6ul";

	aliases {
		i2c3 = &i2c1;
		i2c1 = &i2c3;
		i2c2 = &i2c2;
		i2c0 = &i2c4;
		serial0 = &uart1;
		serial1 = &uart6;
		serial2 = &uart5;
		serial3 = &uart4;
		serial4 = &uart3;
		serial5 = &uart2;
		serial6 = &uart7;
		serial7 = &uart8;
		can0 = &flexcan2;
		can1 = &flexcan1;
	};

	chosen {
		stdout-path = &uart1;
	};

	memory {
		reg = <0x80000000 0x20000000>;
	};

	regulators {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <0>;

		dummy_reg: regulator@0 {
			compatible = "regulator-fixed";
			reg = <0>;
			regulator-name = "dummy-supply";
			gpio = <&gpio1 9 0>;
			regulator-boot-on;
		};

	};

	leds {
		compatible = "gpio-leds";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_leds>;

		led@1 {
			label = "ns01:dl:usr0";
			gpios = <&tca6408 7 1>;
			default-state = "on";
		};

		led@2 {
			label = "ns01:fault:usr0";
			gpios = <&tca6408 6 0>;
			default-state = "off";
		};

		led@3 {
			label = "ns01:front:green";
			gpios = <&gpio3 27 0>;
			default-state = "on";
		};

		led@4 {
			label = "ns01:front:red";
			gpios = <&gpio3 28 0>;
			default-state = "on";
		};
	};

	beeper {
	  /* Piezoelectric buzzer */
	  compatible = "gpio-beeper";
	  pinctrl-0 = <&pinctrl_beeper>;
	  pinctrl-names = "default";
	  gpios = <&gpio4 16 GPIO_ACTIVE_HIGH>;
	};

	working_hours {
	  compatible = "working_hours";
	  eeprom = <&seeprom0>;
	  rtcnvram = <&m41t83>;
	  status = "okay";
	};
	
	plxx0: plugin0 {
	  compatible = "exor,plxx_manager";
	  eeprom = <&plxxseeprom>;
	  ioexp = <&plxxioexp>;
	  sel-gpio = <&gpio3 15 0>;
	  index = <0>;
	  status = "okay";
	};

	plxx1: plugin1 {
	  compatible = "exor,plxx_manager";
	  eeprom = <&plxxseeprom>;
	  ioexp = <&plxxioexp>;
	  sel-gpio = <&gpio3 16 0>;
	  index = <1>;
	  status = "okay";
	};
};

&clks {
	assigned-clocks = <&clks IMX6UL_CLK_PLL4_AUDIO_DIV>;
	assigned-clock-rates = <786432000>;
};

&cpu0 {
	arm-supply = <&reg_arm>;
	soc-supply = <&reg_soc>;
};

&gpc {
	fsl,cpu_pupscr_sw2iso = <0x2>;
	fsl,cpu_pupscr_sw = <0x1>;
	fsl,cpu_pdnscr_iso2sw = <0x1>;
	fsl,cpu_pdnscr_iso = <0x1>;
	fsl,wdog-reset = <1>; /* watchdog select of reset source */
	fsl,ldo-bypass = <1>; /* use ldo-bypass, u-boot will check it and configure */
};

&uart1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart1>;
	fsl,uart-has-rtscts;
	rts-gpio = <&gpio4 27 0>;
	mode-gpio = <&gpio4 26 0>;
	rxen-gpio = <&gpio4 28 0>;
	status = "okay";
};

&uart4 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart4>;
	status = "okay";
};

&uart5 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart5>;
	status = "okay";
};

&uart6 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart6>;
	fsl,uart-has-rtscts;
	status = "okay";
	plugin1 = <&plxx0>;
	plugin2 = <&plxx1>;
};

&usbotg1 {
	dr_mode = "host";
	status = "okay";
};

&usbotg2 {
	dr_mode = "host";
	status = "okay";
};

&usdhc1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc1>;
	bus-width = <4>;
	non-removable;		/* non-removable is not a variable, the fact it is */
						/* listed is all that is used by driver  */
	cap-power-off-card;
	#address-cells = <1>;
	#size-cells = <0>;
	keep-power-in-suspend;
	enable-sdio-wakeup;
	max-frequency = <10000000>;
	status = "okay";

	wlcore: wlcore@0 {
		compatible = "ti,wl1835";
		reg = <2>;
		interrupt-parent = <&gpio1>;
		interrupts = <27 IRQ_TYPE_EDGE_FALLING>;
	};
};

&usdhc2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc2>;
	no-1-8-v;
	keep-power-in-suspend;
	enable-sdio-wakeup;
	status = "okay";
};

&i2c3 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c3>;
	status = "okay";

	plxxseeprom:seeprom1@57 {
		compatible = "atmel,24c02";
		reg = <0x57>;
	};

	plxxioexp:ioexp1@41 {
		compatible = "atmel,24c02";
		reg = <0x41>;
	};
};

&i2c4 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c4>;
	status = "okay";

	pmic: pfuze3000@08 {
		compatible = "fsl,pfuze3000";
		reg = <0x08>;

		regulators {
			sw1a_reg: sw1a {
					regulator-min-microvolt = <700000>;
					regulator-max-microvolt = <3300000>;
					regulator-boot-on;
					regulator-always-on;
					regulator-ramp-delay = <6250>;
			};

			/* use sw1c_reg to align with pfuze100/pfuze200 */
			sw1c_reg: sw1b {
				regulator-min-microvolt = <700000>;
				regulator-max-microvolt = <1475000>;
				regulator-boot-on;
				regulator-always-on;
				regulator-ramp-delay = <6250>;
			};

			sw2_reg: sw2 {
				regulator-min-microvolt = <2500000>;
				regulator-max-microvolt = <3300000>;
				regulator-boot-on;
				regulator-always-on;
			};

			sw3a_reg: sw3 {
				regulator-min-microvolt = <900000>;
				regulator-max-microvolt = <1650000>;
				regulator-boot-on;
				regulator-always-on;
			};

			swbst_reg: swbst {
				regulator-min-microvolt = <5000000>;
				regulator-max-microvolt = <5150000>;
				regulator-boot-on;
				regulator-always-on;
			};

			snvs_reg: vsnvs {
				regulator-min-microvolt = <1000000>;
				regulator-max-microvolt = <3000000>;
				regulator-boot-on;
				regulator-always-on;
			};

			vref_reg: vrefddr {
				regulator-boot-on;
				regulator-always-on;
			};

			vgen1_reg: vldo1 {
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <3300000>;
				regulator-always-on;
			};

			vgen2_reg: vldo2 {
				regulator-min-microvolt = <800000>;
				regulator-max-microvolt = <1550000>;
				regulator-always-on;
			};

			vgen3_reg: vccsd {
				regulator-min-microvolt = <2850000>;
				regulator-max-microvolt = <3300000>;
				regulator-always-on;
			};

			vgen4_reg: v33 {
				regulator-min-microvolt = <2850000>;
				regulator-max-microvolt = <3300000>;
				regulator-always-on;
			};

			vgen5_reg: vldo3 {
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <3300000>;
				regulator-always-on;
			};

			vgen6_reg: vldo4 {
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <3300000>;
				regulator-always-on;
			};
		};
	};
	
	seeprom0:seeprom0@54 {
		compatible = "atmel,24c02";
		reg = <0x54>;
	};

	seeprom1:seeprom1@50 {
		compatible = "atmel,24c02";
		reg = <0x50>;
	};

	seeprom2:seeprom2@51 {
		compatible = "atmel,24c02";
		reg = <0x51>;
	};
	
	m41t83:m41t83@68 {
		compatible = "stm,m41t83";
		reg = <0x68>;
	};

	tca6408: tca6408@21 {
		compatible = "ti,tca6408";
		interrupt-parent = <&gpio1>;
		interrupts = <3 0x8>;
		gpio-controller;
		#gpio-cells = <2>;
		interrupt-controller;
		#interrupt-cells = <2>;
		reg = <0x21>;
		restart-if-fails;
	};
	
	lm75@4c {
	  compatible = "lm75";
	  reg = <0x4C>;
	  status = "okay";
	};
};

&iomuxc {
  	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hog_1>;
	imx6ul-ns01 {
		pinctrl_usdhc1: usdhc1grp {
			fsl,pins = <
				MX6UL_PAD_SD1_CMD__USDHC1_CMD     0x170F9
				MX6UL_PAD_SD1_CLK__USDHC1_CLK     0x100F9
				MX6UL_PAD_SD1_DATA0__USDHC1_DATA0 0x170F9
				MX6UL_PAD_SD1_DATA1__USDHC1_DATA1 0x170F9
				MX6UL_PAD_SD1_DATA2__USDHC1_DATA2 0x170F9
				MX6UL_PAD_SD1_DATA3__USDHC1_DATA3 0x170F9
				MX6UL_PAD_UART1_RTS_B__GPIO1_IO19 0x170F9 /* SD1 CD */
				MX6UL_PAD_UART3_RTS_B__GPIO1_IO27 0x170F9 /* WIFI IRQ */
			>;
		};

		pinctrl_usdhc2: usdhc2grp {
			fsl,pins = <
				MX6UL_PAD_NAND_RE_B__USDHC2_CLK     0x17059
				MX6UL_PAD_NAND_WE_B__USDHC2_CMD     0x17059
				MX6UL_PAD_NAND_DATA00__USDHC2_DATA0 0x17059
				MX6UL_PAD_NAND_DATA01__USDHC2_DATA1 0x17059
				MX6UL_PAD_NAND_DATA02__USDHC2_DATA2 0x17059
				MX6UL_PAD_NAND_DATA03__USDHC2_DATA3 0x17059
			>;
		};

		pinctrl_hog_1: hoggrp-1 {
			fsl,pins = <
				MX6UL_PAD_UART3_TX_DATA__GPIO1_IO24	0x17059 /* EN_VDD */
				MX6UL_PAD_UART3_RX_DATA__GPIO1_IO25	0x17059 /* EN_BL */
				MX6UL_PAD_NAND_DATA07__GPIO4_IO09	0x17059 /* CARD SLOT N (SDIO MUX) */
				MX6UL_PAD_GPIO1_IO09__GPIO1_IO09	0x17059 /* WLAN EN */
				MX6UL_PAD_LCD_DATA11__GPIO3_IO16	0x17059 /* PL_T_EN */	
				MX6UL_PAD_LCD_DATA10__GPIO3_IO15	0x17059 /* PL_B_EN */
				>;
		};

		pinctrl_i2c4: i2c4grp {
			fsl,pins = <
				MX6UL_PAD_UART2_TX_DATA__I2C4_SCL 0x4001b8b0
				MX6UL_PAD_UART2_RX_DATA__I2C4_SDA 0x4001b8b0
				MX6UL_PAD_GPIO1_IO03__GPIO1_IO03  0x17059
			>;
		};

		pinctrl_i2c3: i2c3grp {
			fsl,pins = <
				MX6UL_PAD_LCD_DATA00__I2C3_SDA    0x4001b8b0
				MX6UL_PAD_LCD_DATA01__I2C3_SCL    0x4001b8b0
			>;
		};
		
		pinctrl_beeper: beeper0grp {
		  fsl,pins = <
				MX6UL_PAD_NAND_DQS__GPIO4_IO16          0x110b0
			>;
		};
		
		pinctrl_enet1: enet1grp {
			fsl,pins = <
				MX6UL_PAD_ENET1_RX_EN__ENET1_RX_EN	0x1b0b0
				MX6UL_PAD_ENET1_RX_ER__ENET1_RX_ER	0x1b0b0
				MX6UL_PAD_ENET1_RX_DATA0__ENET1_RDATA00	0x1b0b0
				MX6UL_PAD_ENET1_RX_DATA1__ENET1_RDATA01	0x1b0b0
				MX6UL_PAD_ENET1_TX_EN__ENET1_TX_EN	0x1b0b0
				MX6UL_PAD_ENET1_TX_DATA0__ENET1_TDATA00	0x1b0b0
				MX6UL_PAD_ENET1_TX_DATA1__ENET1_TDATA01	0x1b0b0
				MX6UL_PAD_ENET1_TX_CLK__ENET1_REF_CLK1	0x4b01b0a8
			>;
		};

		pinctrl_enet2: enet2grp {
			fsl,pins = <
				MX6UL_PAD_GPIO1_IO07__ENET2_MDC		0x1b0b0
				MX6UL_PAD_GPIO1_IO06__ENET2_MDIO	0x1b0b0
				MX6UL_PAD_ENET2_RX_EN__ENET2_RX_EN	0x1b0b0
				MX6UL_PAD_ENET2_RX_ER__ENET2_RX_ER	0x1b0b0
				MX6UL_PAD_ENET2_RX_DATA0__ENET2_RDATA00	0x1b0b0
				MX6UL_PAD_ENET2_RX_DATA1__ENET2_RDATA01	0x1b0b0
				MX6UL_PAD_ENET2_TX_EN__ENET2_TX_EN	0x1b0b0
				MX6UL_PAD_ENET2_TX_DATA0__ENET2_TDATA00	0x1b0b0
				MX6UL_PAD_ENET2_TX_DATA1__ENET2_TDATA01	0x1b0b0
				MX6UL_PAD_ENET2_TX_CLK__ENET2_REF_CLK2	0x4b01b0a8
				MX6UL_PAD_NAND_DATA06__GPIO4_IO08           0x0000E0B1
			>;
		};
		
		pinctrl_leds: ledsgrp {
			fsl,pins = <
				MX6UL_PAD_LCD_DATA22__GPIO3_IO27  0x10b0
				MX6UL_PAD_LCD_DATA23__GPIO3_IO28  0x10b0
			>;
		};

		pinctrl_uart1: uart1grp {
			fsl,pins = <
				MX6UL_PAD_CSI_DATA05__GPIO4_IO26	0x1b0b1
				MX6UL_PAD_CSI_DATA06__GPIO4_IO27	0x1b0b1
				MX6UL_PAD_CSI_DATA07__GPIO4_IO28	0x1b0b1
			>;
		};

		pinctrl_uart4: uart4grp {
			fsl,pins = <
				MX6UL_PAD_UART4_RX_DATA__UART4_DCE_RX	0x1b0b1
				MX6UL_PAD_UART4_TX_DATA__UART4_DCE_TX	0x1b0b1
			>;
		};
		
		pinctrl_uart5: uart5grp {
			fsl,pins = <
				MX6UL_PAD_UART5_TX_DATA__UART5_DCE_TX	0x1b0b1
				MX6UL_PAD_UART5_RX_DATA__UART5_DCE_RX	0x1b0b1
			>;
		};

		pinctrl_uart6: uart6grp {
			fsl,pins = <
				MX6UL_PAD_CSI_MCLK__UART6_DCE_TX	0x1b0b1
				MX6UL_PAD_CSI_PIXCLK__UART6_DCE_RX	0x1b0b1
				MX6UL_PAD_CSI_HSYNC__UART6_DCE_CTS	0x1b0b1
				MX6UL_PAD_CSI_VSYNC__UART6_DCE_RTS	0x1b0b1
			>;
		};
		
		pinctrl_ecspi3: ecspi1grp-3 {
			fsl,pins = <
				MX6UL_PAD_NAND_CE1_B__ECSPI3_MOSI   0x10b0
				MX6UL_PAD_NAND_CLE__ECSPI3_MISO     0x10b0
				MX6UL_PAD_NAND_CE0_B__ECSPI3_SCLK   0x10b0
				MX6UL_PAD_NAND_READY_B__GPIO4_IO12  0x10b0
				MX6UL_PAD_NAND_ALE__GPIO4_IO10      0x10b0
			>;
		};

		pinctrl_flexcan2: flexcan2grp{
			fsl,pins = <
				MX6UL_PAD_UART2_RTS_B__FLEXCAN2_RX	0x1b020
				MX6UL_PAD_UART2_CTS_B__FLEXCAN2_TX	0x1b020
			>;
		};
	};
};

&fec1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_enet1>;
	phy-mode = "rmii";
	phy-handle = <&ethphy1>;
	status = "okay";
};

&fec2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_enet2>;
	phy-mode = "rmii";
	phy-handle = <&ethphy0>;
	phy-reset-gpios = <&gpio4 8 GPIO_ACTIVE_LOW>;
	phy-reset-duration = <30>;
	status = "okay";

	mdio {
		#address-cells = <1>;
		#size-cells = <0>;

		ethphy0: ethernet-phy@0 {
			compatible = "ethernet-phy-ieee802.3-c22";
			reg = <0>;
		};

		ethphy1: ethernet-phy@1 {
			compatible = "ethernet-phy-ieee802.3-c22";
			reg = <1>;
		};
	};
};

&ecspi3 {
	fsl,spi-num-chipselects = <2>;
	cs-gpios = <&gpio4 12 0>, <&gpio4 10 0>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ecspi3>;
	status = "okay";

	spidev3_0: spi3@0 {
		compatible = "generic,spidev";
		reg = <0>;
		spi-max-frequency = <1000000>;
	};
	
	spidev3_1: spi3@1 {
		compatible = "generic,spidev";
		reg = <1>;
		spi-max-frequency = <1000000>;
	};
};

&flexcan2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_flexcan2>;
	status = "okay";
};

