# EK_RA8D1_LVGL

Initial work I did to get LVGL master branch (version 9 development) running on the EK-RA8D1 development board

Board Configuration.

MIPI LCD PCB attached to the main PCB.

USB cable connected from J10 to the development PC

DIP switch settings :- 

7 - ON (SDRAM)

Others OFF


Debug printf output is via the Jlink VCOM port, 921600 8,n,1
