<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3105" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3105{left:789px;bottom:68px;letter-spacing:0.09px;word-spacing:0.01px;}
#t2_3105{left:835px;bottom:68px;letter-spacing:0.1px;}
#t3_3105{left:808px;bottom:1141px;letter-spacing:-0.16px;}
#t4_3105{left:70px;bottom:1088px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t5_3105{left:70px;bottom:1071px;letter-spacing:-0.15px;word-spacing:-0.51px;}
#t6_3105{left:70px;bottom:1046px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t7_3105{left:70px;bottom:1030px;letter-spacing:-0.16px;}
#t8_3105{left:134px;bottom:1030px;letter-spacing:-0.14px;word-spacing:-1.32px;}
#t9_3105{left:70px;bottom:1013px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#ta_3105{left:70px;bottom:988px;letter-spacing:-0.15px;word-spacing:-0.97px;}
#tb_3105{left:366px;bottom:988px;letter-spacing:-0.14px;word-spacing:-0.97px;}
#tc_3105{left:820px;bottom:988px;letter-spacing:-0.14px;word-spacing:-0.95px;}
#td_3105{left:70px;bottom:972px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#te_3105{left:70px;bottom:947px;letter-spacing:-0.14px;word-spacing:-0.99px;}
#tf_3105{left:70px;bottom:930px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tg_3105{left:70px;bottom:906px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#th_3105{left:70px;bottom:889px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ti_3105{left:70px;bottom:872px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tj_3105{left:70px;bottom:855px;letter-spacing:-0.2px;word-spacing:-0.44px;}
#tk_3105{left:70px;bottom:831px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tl_3105{left:70px;bottom:814px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tm_3105{left:70px;bottom:797px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tn_3105{left:70px;bottom:781px;letter-spacing:-0.16px;word-spacing:-0.49px;}
#to_3105{left:70px;bottom:756px;letter-spacing:-0.14px;word-spacing:-0.69px;}
#tp_3105{left:542px;bottom:756px;letter-spacing:-0.16px;word-spacing:-0.65px;}
#tq_3105{left:661px;bottom:756px;letter-spacing:-0.15px;word-spacing:-0.66px;}
#tr_3105{left:70px;bottom:739px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#ts_3105{left:70px;bottom:723px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tt_3105{left:70px;bottom:706px;letter-spacing:-0.14px;word-spacing:-0.76px;}
#tu_3105{left:70px;bottom:689px;letter-spacing:-0.14px;}
#tv_3105{left:70px;bottom:664px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#tw_3105{left:191px;bottom:664px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tx_3105{left:477px;bottom:664px;letter-spacing:-0.14px;word-spacing:-0.4px;}
#ty_3105{left:70px;bottom:648px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tz_3105{left:363px;bottom:648px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t10_3105{left:546px;bottom:648px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t11_3105{left:70px;bottom:631px;letter-spacing:-0.17px;word-spacing:-0.93px;}
#t12_3105{left:227px;bottom:631px;letter-spacing:-0.13px;word-spacing:-1.01px;}
#t13_3105{left:70px;bottom:614px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t14_3105{left:70px;bottom:590px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t15_3105{left:70px;bottom:573px;letter-spacing:-0.17px;}
#t16_3105{left:185px;bottom:573px;letter-spacing:-0.14px;word-spacing:-0.99px;}
#t17_3105{left:70px;bottom:556px;letter-spacing:-0.14px;word-spacing:-0.99px;}
#t18_3105{left:70px;bottom:539px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t19_3105{left:70px;bottom:522px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1a_3105{left:70px;bottom:498px;letter-spacing:-0.17px;word-spacing:-1.04px;}
#t1b_3105{left:405px;bottom:498px;letter-spacing:-0.19px;word-spacing:-1px;}
#t1c_3105{left:505px;bottom:498px;letter-spacing:-0.16px;word-spacing:-1.06px;}
#t1d_3105{left:70px;bottom:481px;letter-spacing:-0.14px;word-spacing:-0.83px;}
#t1e_3105{left:70px;bottom:464px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#t1f_3105{left:70px;bottom:448px;letter-spacing:-0.14px;word-spacing:-1.13px;}
#t1g_3105{left:70px;bottom:431px;letter-spacing:-0.13px;}
#t1h_3105{left:70px;bottom:372px;letter-spacing:0.12px;}
#t1i_3105{left:152px;bottom:372px;letter-spacing:0.16px;word-spacing:0.01px;}
#t1j_3105{left:70px;bottom:348px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t1k_3105{left:70px;bottom:322px;}
#t1l_3105{left:96px;bottom:325px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1m_3105{left:96px;bottom:309px;letter-spacing:-0.14px;word-spacing:-0.4px;}
#t1n_3105{left:96px;bottom:292px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#t1o_3105{left:70px;bottom:265px;}
#t1p_3105{left:96px;bottom:269px;letter-spacing:-0.16px;word-spacing:-0.5px;}
#t1q_3105{left:96px;bottom:252px;letter-spacing:-0.19px;word-spacing:-0.93px;}
#t1r_3105{left:258px;bottom:252px;letter-spacing:-0.14px;word-spacing:-0.85px;}
#t1s_3105{left:96px;bottom:235px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#t1t_3105{left:70px;bottom:209px;}
#t1u_3105{left:96px;bottom:212px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1v_3105{left:96px;bottom:195px;letter-spacing:-0.15px;word-spacing:-0.36px;}
#t1w_3105{left:96px;bottom:179px;letter-spacing:-0.13px;}
#t1x_3105{left:70px;bottom:152px;}
#t1y_3105{left:96px;bottom:156px;letter-spacing:-0.25px;word-spacing:-0.3px;}
#t1z_3105{left:96px;bottom:139px;letter-spacing:-0.19px;word-spacing:-0.32px;}

.s1_3105{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3105{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3105{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3105{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s5_3105{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_3105{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3105" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3105Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3105" style="-webkit-user-select: none;"><object width="935" height="1210" data="3105/3105.svg" type="image/svg+xml" id="pdf3105" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3105" class="t s1_3105">Vol. 3A </span><span id="t2_3105" class="t s1_3105">4-5 </span>
<span id="t3_3105" class="t s2_3105">PAGING </span>
<span id="t4_3105" class="t s3_3105">CR0.WP.) Section 4.6 explains how access rights are determined, including the definition of supervisor-mode and </span>
<span id="t5_3105" class="t s3_3105">user-mode accesses. </span>
<span id="t6_3105" class="t s3_3105">CR4.PSE enables 4-MByte pages for 32-bit paging. If CR4.PSE = 0, 32-bit paging can use only 4-KByte pages; if </span>
<span id="t7_3105" class="t s3_3105">CR4.PSE </span><span id="t8_3105" class="t s3_3105">= 1, 32-bit paging can use both 4-KByte pages and 4-MByte pages. See Section 4.3 for more information. </span>
<span id="t9_3105" class="t s3_3105">(PAE paging, 4-level paging, and 5-level paging can use multiple page sizes regardless of the value of CR4.PSE.) </span>
<span id="ta_3105" class="t s3_3105">CR4.PGE enables global pages. If CR4.PGE </span><span id="tb_3105" class="t s3_3105">= 0, no translations are shared across address spaces; if CR4.PGE </span><span id="tc_3105" class="t s3_3105">= 1, </span>
<span id="td_3105" class="t s3_3105">specified translations may be shared across address spaces. See Section 4.10.2.4 for more information. </span>
<span id="te_3105" class="t s3_3105">CR4.PCIDE enables process-context identifiers (PCIDs) for 4-level paging and 5-level paging. PCIDs allow a logical </span>
<span id="tf_3105" class="t s3_3105">processor to cache information for multiple linear-address spaces. See Section 4.10.1 for more information. </span>
<span id="tg_3105" class="t s3_3105">CR4.SMEP allows pages to be protected from supervisor-mode instruction fetches. If CR4.SMEP = 1, software </span>
<span id="th_3105" class="t s3_3105">operating in supervisor mode cannot fetch instructions from linear addresses that are accessible in user mode. </span>
<span id="ti_3105" class="t s3_3105">Section 4.6 explains how access rights are determined, including the definition of supervisor-mode accesses and </span>
<span id="tj_3105" class="t s3_3105">user-mode accessibility. </span>
<span id="tk_3105" class="t s3_3105">CR4.SMAP allows pages to be protected from supervisor-mode data accesses. If CR4.SMAP = 1, software oper- </span>
<span id="tl_3105" class="t s3_3105">ating in supervisor mode cannot access data at linear addresses that are accessible in user mode. Software can </span>
<span id="tm_3105" class="t s3_3105">override this protection by setting EFLAGS.AC. Section 4.6 explains how access rights are determined, including </span>
<span id="tn_3105" class="t s3_3105">the definition of supervisor-mode accesses and user-mode accessibility. </span>
<span id="to_3105" class="t s3_3105">CR4.PKE and CR4.PKS enable specification of access rights based on </span><span id="tp_3105" class="t s4_3105">protection keys</span><span id="tq_3105" class="t s3_3105">. 4-level paging and 5-level </span>
<span id="tr_3105" class="t s3_3105">paging associate each linear address with a protection key. When CR4.PKE = 1, the PKRU register specifies, for </span>
<span id="ts_3105" class="t s3_3105">each protection key, whether user-mode linear addresses with that protection key can be read or written. When </span>
<span id="tt_3105" class="t s3_3105">CR4.PKS = 1, the IA32_PKRS MSR does the same for supervisor-mode linear addresses. See Section 4.6 for more </span>
<span id="tu_3105" class="t s3_3105">information. </span>
<span id="tv_3105" class="t s3_3105">CR4.CET enables </span><span id="tw_3105" class="t s4_3105">control-flow enforcement technology</span><span id="tx_3105" class="t s3_3105">, including the shadow-stack feature. If CR4.CET = 1, </span>
<span id="ty_3105" class="t s3_3105">certain memory accesses are identified as </span><span id="tz_3105" class="t s4_3105">shadow-stack accesses </span><span id="t10_3105" class="t s3_3105">and certain linear addresses translate to </span>
<span id="t11_3105" class="t s4_3105">shadow-stack pages</span><span id="t12_3105" class="t s3_3105">. Section 4.6 explains how access rights are determined for these accesses and pages. (The </span>
<span id="t13_3105" class="t s3_3105">processor allows CR4.CET to be set only if CR0.WP is also set.) </span>
<span id="t14_3105" class="t s3_3105">IA32_EFER.NXE enables execute-disable access rights for PAE paging, 4-level paging, and 5-level paging. If </span>
<span id="t15_3105" class="t s3_3105">IA32_EFER.NXE </span><span id="t16_3105" class="t s3_3105">= 1, instruction fetches can be prevented from specified linear addresses (even if data reads from </span>
<span id="t17_3105" class="t s3_3105">the addresses are allowed). Section 4.6 explains how access rights are determined. (IA32_EFER.NXE has no effect </span>
<span id="t18_3105" class="t s3_3105">with 32-bit paging. Software that wants to use this feature to limit instruction fetches from readable pages must </span>
<span id="t19_3105" class="t s3_3105">use PAE paging, 4-level paging, or 5-level paging.) </span>
<span id="t1a_3105" class="t s3_3105">The “enable HLAT” VM-execution control enables </span><span id="t1b_3105" class="t s4_3105">HLAT paging </span><span id="t1c_3105" class="t s3_3105">for 4-level paging and 5-level paging. HLAT paging </span>
<span id="t1d_3105" class="t s3_3105">does not use control register CR3 to identify the address of the first paging structure used for linear-address trans- </span>
<span id="t1e_3105" class="t s3_3105">lation; instead, that structure is located using a field in the virtual-machine control structure (VMCS). In addition, </span>
<span id="t1f_3105" class="t s3_3105">HLAT paging interprets certain bits in paging-structure entries differently than ordinary paging. See Section 4.5 for </span>
<span id="t1g_3105" class="t s3_3105">details. </span>
<span id="t1h_3105" class="t s5_3105">4.1.4 </span><span id="t1i_3105" class="t s5_3105">Enumeration of Paging Features by CPUID </span>
<span id="t1j_3105" class="t s3_3105">Software can discover support for different paging features using the CPUID instruction: </span>
<span id="t1k_3105" class="t s6_3105">• </span><span id="t1l_3105" class="t s3_3105">PSE: page-size extensions for 32-bit paging. </span>
<span id="t1m_3105" class="t s3_3105">If CPUID.01H:EDX.PSE [bit 3] = 1, CR4.PSE may be set to 1, enabling support for 4-MByte pages with 32-bit </span>
<span id="t1n_3105" class="t s3_3105">paging (see Section 4.3). </span>
<span id="t1o_3105" class="t s6_3105">• </span><span id="t1p_3105" class="t s3_3105">PAE: physical-address extension. </span>
<span id="t1q_3105" class="t s3_3105">If CPUID.01H:EDX.PAE </span><span id="t1r_3105" class="t s3_3105">[bit 6] = 1, CR4.PAE may be set to 1, enabling PAE paging (this setting is also required </span>
<span id="t1s_3105" class="t s3_3105">for 4-level paging and 5-level paging). </span>
<span id="t1t_3105" class="t s6_3105">• </span><span id="t1u_3105" class="t s3_3105">PGE: global-page support. </span>
<span id="t1v_3105" class="t s3_3105">If CPUID.01H:EDX.PGE [bit 13] = 1, CR4.PGE may be set to 1, enabling the global-page feature (see Section </span>
<span id="t1w_3105" class="t s3_3105">4.10.2.4). </span>
<span id="t1x_3105" class="t s6_3105">• </span><span id="t1y_3105" class="t s3_3105">PAT: page-attribute table. </span>
<span id="t1z_3105" class="t s3_3105">If CPUID.01H:EDX.PAT [bit 16] = 1, the 8-entry page-attribute table (PAT) is supported. When the PAT is </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
