
IMUTransceiverSTM32L476RG.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002ba0  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000006c  08002d28  08002d28  00003d28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002d94  08002d94  00004018  2**0
                  CONTENTS
  4 .ARM          00000008  08002d94  08002d94  00003d94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08002d9c  08002d9c  00004018  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002d9c  08002d9c  00003d9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08002da0  08002da0  00003da0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000018  20000000  08002da4  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003d44  20000018  08002dbc  00004018  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20003d5c  08002dbc  00004d5c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00004018  2**0
                  CONTENTS, READONLY
 12 .debug_info   000071c9  00000000  00000000  00004048  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001b2b  00000000  00000000  0000b211  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000008e0  00000000  00000000  0000cd40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000069a  00000000  00000000  0000d620  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000276c9  00000000  00000000  0000dcba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00009b12  00000000  00000000  00035383  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f13ae  00000000  00000000  0003ee95  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00130243  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002174  00000000  00000000  00130288  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000065  00000000  00000000  001323fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000018 	.word	0x20000018
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08002d10 	.word	0x08002d10

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	2000001c 	.word	0x2000001c
 80001c4:	08002d10 	.word	0x08002d10

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b96a 	b.w	80004b4 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9d08      	ldr	r5, [sp, #32]
 80001fe:	460c      	mov	r4, r1
 8000200:	2b00      	cmp	r3, #0
 8000202:	d14e      	bne.n	80002a2 <__udivmoddi4+0xaa>
 8000204:	4694      	mov	ip, r2
 8000206:	458c      	cmp	ip, r1
 8000208:	4686      	mov	lr, r0
 800020a:	fab2 f282 	clz	r2, r2
 800020e:	d962      	bls.n	80002d6 <__udivmoddi4+0xde>
 8000210:	b14a      	cbz	r2, 8000226 <__udivmoddi4+0x2e>
 8000212:	f1c2 0320 	rsb	r3, r2, #32
 8000216:	4091      	lsls	r1, r2
 8000218:	fa20 f303 	lsr.w	r3, r0, r3
 800021c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000220:	4319      	orrs	r1, r3
 8000222:	fa00 fe02 	lsl.w	lr, r0, r2
 8000226:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800022a:	fa1f f68c 	uxth.w	r6, ip
 800022e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000232:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000236:	fb07 1114 	mls	r1, r7, r4, r1
 800023a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800023e:	fb04 f106 	mul.w	r1, r4, r6
 8000242:	4299      	cmp	r1, r3
 8000244:	d90a      	bls.n	800025c <__udivmoddi4+0x64>
 8000246:	eb1c 0303 	adds.w	r3, ip, r3
 800024a:	f104 30ff 	add.w	r0, r4, #4294967295
 800024e:	f080 8112 	bcs.w	8000476 <__udivmoddi4+0x27e>
 8000252:	4299      	cmp	r1, r3
 8000254:	f240 810f 	bls.w	8000476 <__udivmoddi4+0x27e>
 8000258:	3c02      	subs	r4, #2
 800025a:	4463      	add	r3, ip
 800025c:	1a59      	subs	r1, r3, r1
 800025e:	fa1f f38e 	uxth.w	r3, lr
 8000262:	fbb1 f0f7 	udiv	r0, r1, r7
 8000266:	fb07 1110 	mls	r1, r7, r0, r1
 800026a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800026e:	fb00 f606 	mul.w	r6, r0, r6
 8000272:	429e      	cmp	r6, r3
 8000274:	d90a      	bls.n	800028c <__udivmoddi4+0x94>
 8000276:	eb1c 0303 	adds.w	r3, ip, r3
 800027a:	f100 31ff 	add.w	r1, r0, #4294967295
 800027e:	f080 80fc 	bcs.w	800047a <__udivmoddi4+0x282>
 8000282:	429e      	cmp	r6, r3
 8000284:	f240 80f9 	bls.w	800047a <__udivmoddi4+0x282>
 8000288:	4463      	add	r3, ip
 800028a:	3802      	subs	r0, #2
 800028c:	1b9b      	subs	r3, r3, r6
 800028e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000292:	2100      	movs	r1, #0
 8000294:	b11d      	cbz	r5, 800029e <__udivmoddi4+0xa6>
 8000296:	40d3      	lsrs	r3, r2
 8000298:	2200      	movs	r2, #0
 800029a:	e9c5 3200 	strd	r3, r2, [r5]
 800029e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002a2:	428b      	cmp	r3, r1
 80002a4:	d905      	bls.n	80002b2 <__udivmoddi4+0xba>
 80002a6:	b10d      	cbz	r5, 80002ac <__udivmoddi4+0xb4>
 80002a8:	e9c5 0100 	strd	r0, r1, [r5]
 80002ac:	2100      	movs	r1, #0
 80002ae:	4608      	mov	r0, r1
 80002b0:	e7f5      	b.n	800029e <__udivmoddi4+0xa6>
 80002b2:	fab3 f183 	clz	r1, r3
 80002b6:	2900      	cmp	r1, #0
 80002b8:	d146      	bne.n	8000348 <__udivmoddi4+0x150>
 80002ba:	42a3      	cmp	r3, r4
 80002bc:	d302      	bcc.n	80002c4 <__udivmoddi4+0xcc>
 80002be:	4290      	cmp	r0, r2
 80002c0:	f0c0 80f0 	bcc.w	80004a4 <__udivmoddi4+0x2ac>
 80002c4:	1a86      	subs	r6, r0, r2
 80002c6:	eb64 0303 	sbc.w	r3, r4, r3
 80002ca:	2001      	movs	r0, #1
 80002cc:	2d00      	cmp	r5, #0
 80002ce:	d0e6      	beq.n	800029e <__udivmoddi4+0xa6>
 80002d0:	e9c5 6300 	strd	r6, r3, [r5]
 80002d4:	e7e3      	b.n	800029e <__udivmoddi4+0xa6>
 80002d6:	2a00      	cmp	r2, #0
 80002d8:	f040 8090 	bne.w	80003fc <__udivmoddi4+0x204>
 80002dc:	eba1 040c 	sub.w	r4, r1, ip
 80002e0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002e4:	fa1f f78c 	uxth.w	r7, ip
 80002e8:	2101      	movs	r1, #1
 80002ea:	fbb4 f6f8 	udiv	r6, r4, r8
 80002ee:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002f2:	fb08 4416 	mls	r4, r8, r6, r4
 80002f6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80002fa:	fb07 f006 	mul.w	r0, r7, r6
 80002fe:	4298      	cmp	r0, r3
 8000300:	d908      	bls.n	8000314 <__udivmoddi4+0x11c>
 8000302:	eb1c 0303 	adds.w	r3, ip, r3
 8000306:	f106 34ff 	add.w	r4, r6, #4294967295
 800030a:	d202      	bcs.n	8000312 <__udivmoddi4+0x11a>
 800030c:	4298      	cmp	r0, r3
 800030e:	f200 80cd 	bhi.w	80004ac <__udivmoddi4+0x2b4>
 8000312:	4626      	mov	r6, r4
 8000314:	1a1c      	subs	r4, r3, r0
 8000316:	fa1f f38e 	uxth.w	r3, lr
 800031a:	fbb4 f0f8 	udiv	r0, r4, r8
 800031e:	fb08 4410 	mls	r4, r8, r0, r4
 8000322:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000326:	fb00 f707 	mul.w	r7, r0, r7
 800032a:	429f      	cmp	r7, r3
 800032c:	d908      	bls.n	8000340 <__udivmoddi4+0x148>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f100 34ff 	add.w	r4, r0, #4294967295
 8000336:	d202      	bcs.n	800033e <__udivmoddi4+0x146>
 8000338:	429f      	cmp	r7, r3
 800033a:	f200 80b0 	bhi.w	800049e <__udivmoddi4+0x2a6>
 800033e:	4620      	mov	r0, r4
 8000340:	1bdb      	subs	r3, r3, r7
 8000342:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000346:	e7a5      	b.n	8000294 <__udivmoddi4+0x9c>
 8000348:	f1c1 0620 	rsb	r6, r1, #32
 800034c:	408b      	lsls	r3, r1
 800034e:	fa22 f706 	lsr.w	r7, r2, r6
 8000352:	431f      	orrs	r7, r3
 8000354:	fa20 fc06 	lsr.w	ip, r0, r6
 8000358:	fa04 f301 	lsl.w	r3, r4, r1
 800035c:	ea43 030c 	orr.w	r3, r3, ip
 8000360:	40f4      	lsrs	r4, r6
 8000362:	fa00 f801 	lsl.w	r8, r0, r1
 8000366:	0c38      	lsrs	r0, r7, #16
 8000368:	ea4f 4913 	mov.w	r9, r3, lsr #16
 800036c:	fbb4 fef0 	udiv	lr, r4, r0
 8000370:	fa1f fc87 	uxth.w	ip, r7
 8000374:	fb00 441e 	mls	r4, r0, lr, r4
 8000378:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800037c:	fb0e f90c 	mul.w	r9, lr, ip
 8000380:	45a1      	cmp	r9, r4
 8000382:	fa02 f201 	lsl.w	r2, r2, r1
 8000386:	d90a      	bls.n	800039e <__udivmoddi4+0x1a6>
 8000388:	193c      	adds	r4, r7, r4
 800038a:	f10e 3aff 	add.w	sl, lr, #4294967295
 800038e:	f080 8084 	bcs.w	800049a <__udivmoddi4+0x2a2>
 8000392:	45a1      	cmp	r9, r4
 8000394:	f240 8081 	bls.w	800049a <__udivmoddi4+0x2a2>
 8000398:	f1ae 0e02 	sub.w	lr, lr, #2
 800039c:	443c      	add	r4, r7
 800039e:	eba4 0409 	sub.w	r4, r4, r9
 80003a2:	fa1f f983 	uxth.w	r9, r3
 80003a6:	fbb4 f3f0 	udiv	r3, r4, r0
 80003aa:	fb00 4413 	mls	r4, r0, r3, r4
 80003ae:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003b2:	fb03 fc0c 	mul.w	ip, r3, ip
 80003b6:	45a4      	cmp	ip, r4
 80003b8:	d907      	bls.n	80003ca <__udivmoddi4+0x1d2>
 80003ba:	193c      	adds	r4, r7, r4
 80003bc:	f103 30ff 	add.w	r0, r3, #4294967295
 80003c0:	d267      	bcs.n	8000492 <__udivmoddi4+0x29a>
 80003c2:	45a4      	cmp	ip, r4
 80003c4:	d965      	bls.n	8000492 <__udivmoddi4+0x29a>
 80003c6:	3b02      	subs	r3, #2
 80003c8:	443c      	add	r4, r7
 80003ca:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80003ce:	fba0 9302 	umull	r9, r3, r0, r2
 80003d2:	eba4 040c 	sub.w	r4, r4, ip
 80003d6:	429c      	cmp	r4, r3
 80003d8:	46ce      	mov	lr, r9
 80003da:	469c      	mov	ip, r3
 80003dc:	d351      	bcc.n	8000482 <__udivmoddi4+0x28a>
 80003de:	d04e      	beq.n	800047e <__udivmoddi4+0x286>
 80003e0:	b155      	cbz	r5, 80003f8 <__udivmoddi4+0x200>
 80003e2:	ebb8 030e 	subs.w	r3, r8, lr
 80003e6:	eb64 040c 	sbc.w	r4, r4, ip
 80003ea:	fa04 f606 	lsl.w	r6, r4, r6
 80003ee:	40cb      	lsrs	r3, r1
 80003f0:	431e      	orrs	r6, r3
 80003f2:	40cc      	lsrs	r4, r1
 80003f4:	e9c5 6400 	strd	r6, r4, [r5]
 80003f8:	2100      	movs	r1, #0
 80003fa:	e750      	b.n	800029e <__udivmoddi4+0xa6>
 80003fc:	f1c2 0320 	rsb	r3, r2, #32
 8000400:	fa20 f103 	lsr.w	r1, r0, r3
 8000404:	fa0c fc02 	lsl.w	ip, ip, r2
 8000408:	fa24 f303 	lsr.w	r3, r4, r3
 800040c:	4094      	lsls	r4, r2
 800040e:	430c      	orrs	r4, r1
 8000410:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000414:	fa00 fe02 	lsl.w	lr, r0, r2
 8000418:	fa1f f78c 	uxth.w	r7, ip
 800041c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000420:	fb08 3110 	mls	r1, r8, r0, r3
 8000424:	0c23      	lsrs	r3, r4, #16
 8000426:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800042a:	fb00 f107 	mul.w	r1, r0, r7
 800042e:	4299      	cmp	r1, r3
 8000430:	d908      	bls.n	8000444 <__udivmoddi4+0x24c>
 8000432:	eb1c 0303 	adds.w	r3, ip, r3
 8000436:	f100 36ff 	add.w	r6, r0, #4294967295
 800043a:	d22c      	bcs.n	8000496 <__udivmoddi4+0x29e>
 800043c:	4299      	cmp	r1, r3
 800043e:	d92a      	bls.n	8000496 <__udivmoddi4+0x29e>
 8000440:	3802      	subs	r0, #2
 8000442:	4463      	add	r3, ip
 8000444:	1a5b      	subs	r3, r3, r1
 8000446:	b2a4      	uxth	r4, r4
 8000448:	fbb3 f1f8 	udiv	r1, r3, r8
 800044c:	fb08 3311 	mls	r3, r8, r1, r3
 8000450:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000454:	fb01 f307 	mul.w	r3, r1, r7
 8000458:	42a3      	cmp	r3, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x276>
 800045c:	eb1c 0404 	adds.w	r4, ip, r4
 8000460:	f101 36ff 	add.w	r6, r1, #4294967295
 8000464:	d213      	bcs.n	800048e <__udivmoddi4+0x296>
 8000466:	42a3      	cmp	r3, r4
 8000468:	d911      	bls.n	800048e <__udivmoddi4+0x296>
 800046a:	3902      	subs	r1, #2
 800046c:	4464      	add	r4, ip
 800046e:	1ae4      	subs	r4, r4, r3
 8000470:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000474:	e739      	b.n	80002ea <__udivmoddi4+0xf2>
 8000476:	4604      	mov	r4, r0
 8000478:	e6f0      	b.n	800025c <__udivmoddi4+0x64>
 800047a:	4608      	mov	r0, r1
 800047c:	e706      	b.n	800028c <__udivmoddi4+0x94>
 800047e:	45c8      	cmp	r8, r9
 8000480:	d2ae      	bcs.n	80003e0 <__udivmoddi4+0x1e8>
 8000482:	ebb9 0e02 	subs.w	lr, r9, r2
 8000486:	eb63 0c07 	sbc.w	ip, r3, r7
 800048a:	3801      	subs	r0, #1
 800048c:	e7a8      	b.n	80003e0 <__udivmoddi4+0x1e8>
 800048e:	4631      	mov	r1, r6
 8000490:	e7ed      	b.n	800046e <__udivmoddi4+0x276>
 8000492:	4603      	mov	r3, r0
 8000494:	e799      	b.n	80003ca <__udivmoddi4+0x1d2>
 8000496:	4630      	mov	r0, r6
 8000498:	e7d4      	b.n	8000444 <__udivmoddi4+0x24c>
 800049a:	46d6      	mov	lr, sl
 800049c:	e77f      	b.n	800039e <__udivmoddi4+0x1a6>
 800049e:	4463      	add	r3, ip
 80004a0:	3802      	subs	r0, #2
 80004a2:	e74d      	b.n	8000340 <__udivmoddi4+0x148>
 80004a4:	4606      	mov	r6, r0
 80004a6:	4623      	mov	r3, r4
 80004a8:	4608      	mov	r0, r1
 80004aa:	e70f      	b.n	80002cc <__udivmoddi4+0xd4>
 80004ac:	3e02      	subs	r6, #2
 80004ae:	4463      	add	r3, ip
 80004b0:	e730      	b.n	8000314 <__udivmoddi4+0x11c>
 80004b2:	bf00      	nop

080004b4 <__aeabi_idiv0>:
 80004b4:	4770      	bx	lr
 80004b6:	bf00      	nop

080004b8 <I2C1_Read>:
    while(!(I2C1->ISR & I2C_ISR_STOPF));
    I2C1->ICR = I2C_ICR_STOPCF;
}


uint8_t I2C1_Read(uint8_t devAddr, uint8_t regAddr){
 80004b8:	b480      	push	{r7}
 80004ba:	b085      	sub	sp, #20
 80004bc:	af00      	add	r7, sp, #0
 80004be:	4603      	mov	r3, r0
 80004c0:	460a      	mov	r2, r1
 80004c2:	71fb      	strb	r3, [r7, #7]
 80004c4:	4613      	mov	r3, r2
 80004c6:	71bb      	strb	r3, [r7, #6]
	uint8_t data;

	while(I2C1->ISR & I2C_ISR_BUSY); //Wait until bus is free
 80004c8:	bf00      	nop
 80004ca:	4b26      	ldr	r3, [pc, #152]	@ (8000564 <I2C1_Read+0xac>)
 80004cc:	699b      	ldr	r3, [r3, #24]
 80004ce:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80004d2:	2b00      	cmp	r3, #0
 80004d4:	d1f9      	bne.n	80004ca <I2C1_Read+0x12>

	// First: Write the register address (no AUTOEND - we need restart)
	I2C1->CR2 = (devAddr << 1)
 80004d6:	79fb      	ldrb	r3, [r7, #7]
 80004d8:	005b      	lsls	r3, r3, #1
			  | (1 << I2C_CR2_NBYTES_Pos);  // 1 byte (register addr)
 80004da:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
	I2C1->CR2 = (devAddr << 1)
 80004de:	4b21      	ldr	r3, [pc, #132]	@ (8000564 <I2C1_Read+0xac>)
 80004e0:	605a      	str	r2, [r3, #4]

	I2C1->CR2 |= I2C_CR2_START;
 80004e2:	4b20      	ldr	r3, [pc, #128]	@ (8000564 <I2C1_Read+0xac>)
 80004e4:	685b      	ldr	r3, [r3, #4]
 80004e6:	4a1f      	ldr	r2, [pc, #124]	@ (8000564 <I2C1_Read+0xac>)
 80004e8:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80004ec:	6053      	str	r3, [r2, #4]

	while(!(I2C1->ISR & I2C_ISR_TXIS));
 80004ee:	bf00      	nop
 80004f0:	4b1c      	ldr	r3, [pc, #112]	@ (8000564 <I2C1_Read+0xac>)
 80004f2:	699b      	ldr	r3, [r3, #24]
 80004f4:	f003 0302 	and.w	r3, r3, #2
 80004f8:	2b00      	cmp	r3, #0
 80004fa:	d0f9      	beq.n	80004f0 <I2C1_Read+0x38>
	I2C1->TXDR = regAddr;
 80004fc:	4a19      	ldr	r2, [pc, #100]	@ (8000564 <I2C1_Read+0xac>)
 80004fe:	79bb      	ldrb	r3, [r7, #6]
 8000500:	6293      	str	r3, [r2, #40]	@ 0x28

	// Wait for transfer complete (TC), not STOPF since no AUTOEND
	while(!(I2C1->ISR & I2C_ISR_TC));
 8000502:	bf00      	nop
 8000504:	4b17      	ldr	r3, [pc, #92]	@ (8000564 <I2C1_Read+0xac>)
 8000506:	699b      	ldr	r3, [r3, #24]
 8000508:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800050c:	2b00      	cmp	r3, #0
 800050e:	d0f9      	beq.n	8000504 <I2C1_Read+0x4c>

	// Second: Read 1 byte with repeated START
	I2C1->CR2 = (devAddr << 1)
			  | (1 << I2C_CR2_NBYTES_Pos)
			  | I2C_CR2_RD_WRN             // Read mode
 8000510:	79fb      	ldrb	r3, [r7, #7]
 8000512:	005b      	lsls	r3, r3, #1
	I2C1->CR2 = (devAddr << 1)
 8000514:	4a13      	ldr	r2, [pc, #76]	@ (8000564 <I2C1_Read+0xac>)
			  | I2C_CR2_AUTOEND;
 8000516:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800051a:	f443 3382 	orr.w	r3, r3, #66560	@ 0x10400
	I2C1->CR2 = (devAddr << 1)
 800051e:	6053      	str	r3, [r2, #4]

	I2C1->CR2 |= I2C_CR2_START;            // Repeated START
 8000520:	4b10      	ldr	r3, [pc, #64]	@ (8000564 <I2C1_Read+0xac>)
 8000522:	685b      	ldr	r3, [r3, #4]
 8000524:	4a0f      	ldr	r2, [pc, #60]	@ (8000564 <I2C1_Read+0xac>)
 8000526:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800052a:	6053      	str	r3, [r2, #4]

	// Wait for RXNE (data received)
	while(!(I2C1->ISR & I2C_ISR_RXNE));
 800052c:	bf00      	nop
 800052e:	4b0d      	ldr	r3, [pc, #52]	@ (8000564 <I2C1_Read+0xac>)
 8000530:	699b      	ldr	r3, [r3, #24]
 8000532:	f003 0304 	and.w	r3, r3, #4
 8000536:	2b00      	cmp	r3, #0
 8000538:	d0f9      	beq.n	800052e <I2C1_Read+0x76>
	data = I2C1->RXDR;
 800053a:	4b0a      	ldr	r3, [pc, #40]	@ (8000564 <I2C1_Read+0xac>)
 800053c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800053e:	73fb      	strb	r3, [r7, #15]

	// Wait for STOP
	while(!(I2C1->ISR & I2C_ISR_STOPF));
 8000540:	bf00      	nop
 8000542:	4b08      	ldr	r3, [pc, #32]	@ (8000564 <I2C1_Read+0xac>)
 8000544:	699b      	ldr	r3, [r3, #24]
 8000546:	f003 0320 	and.w	r3, r3, #32
 800054a:	2b00      	cmp	r3, #0
 800054c:	d0f9      	beq.n	8000542 <I2C1_Read+0x8a>
	I2C1->ICR = I2C_ICR_STOPCF;
 800054e:	4b05      	ldr	r3, [pc, #20]	@ (8000564 <I2C1_Read+0xac>)
 8000550:	2220      	movs	r2, #32
 8000552:	61da      	str	r2, [r3, #28]

	return data;
 8000554:	7bfb      	ldrb	r3, [r7, #15]
}
 8000556:	4618      	mov	r0, r3
 8000558:	3714      	adds	r7, #20
 800055a:	46bd      	mov	sp, r7
 800055c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000560:	4770      	bx	lr
 8000562:	bf00      	nop
 8000564:	40005400 	.word	0x40005400

08000568 <I2C1_Write>:


void I2C1_Write(uint8_t devAddr, uint8_t regAddr, uint8_t data){
 8000568:	b480      	push	{r7}
 800056a:	b083      	sub	sp, #12
 800056c:	af00      	add	r7, sp, #0
 800056e:	4603      	mov	r3, r0
 8000570:	71fb      	strb	r3, [r7, #7]
 8000572:	460b      	mov	r3, r1
 8000574:	71bb      	strb	r3, [r7, #6]
 8000576:	4613      	mov	r3, r2
 8000578:	717b      	strb	r3, [r7, #5]

	while(I2C1->ISR & I2C_ISR_BUSY); //Wait until bus is free
 800057a:	bf00      	nop
 800057c:	4b1b      	ldr	r3, [pc, #108]	@ (80005ec <I2C1_Write+0x84>)
 800057e:	699b      	ldr	r3, [r3, #24]
 8000580:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000584:	2b00      	cmp	r3, #0
 8000586:	d1f9      	bne.n	800057c <I2C1_Write+0x14>

	I2C1->CR2 = (devAddr << 1)           //7-bit addr shifted to bits [7:1]
			  | (2 << I2C_CR2_NBYTES_Pos) //2 bytes to send (reg + data)
			  | I2C_CR2_AUTOEND;          //Auto end after transfer
 8000588:	79fb      	ldrb	r3, [r7, #7]
 800058a:	005b      	lsls	r3, r3, #1
	I2C1->CR2 = (devAddr << 1)           //7-bit addr shifted to bits [7:1]
 800058c:	4a17      	ldr	r2, [pc, #92]	@ (80005ec <I2C1_Write+0x84>)
			  | I2C_CR2_AUTOEND;          //Auto end after transfer
 800058e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000592:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
	I2C1->CR2 = (devAddr << 1)           //7-bit addr shifted to bits [7:1]
 8000596:	6053      	str	r3, [r2, #4]

	I2C1->CR2 |= I2C_CR2_START; //Start I2C
 8000598:	4b14      	ldr	r3, [pc, #80]	@ (80005ec <I2C1_Write+0x84>)
 800059a:	685b      	ldr	r3, [r3, #4]
 800059c:	4a13      	ldr	r2, [pc, #76]	@ (80005ec <I2C1_Write+0x84>)
 800059e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80005a2:	6053      	str	r3, [r2, #4]

	while(!(I2C1->ISR & I2C_ISR_TXIS)); // Wait for when TXIS is cleared (this register clears itself everytime it TXs)
 80005a4:	bf00      	nop
 80005a6:	4b11      	ldr	r3, [pc, #68]	@ (80005ec <I2C1_Write+0x84>)
 80005a8:	699b      	ldr	r3, [r3, #24]
 80005aa:	f003 0302 	and.w	r3, r3, #2
 80005ae:	2b00      	cmp	r3, #0
 80005b0:	d0f9      	beq.n	80005a6 <I2C1_Write+0x3e>
	I2C1->TXDR = regAddr;
 80005b2:	4a0e      	ldr	r2, [pc, #56]	@ (80005ec <I2C1_Write+0x84>)
 80005b4:	79bb      	ldrb	r3, [r7, #6]
 80005b6:	6293      	str	r3, [r2, #40]	@ 0x28

	// Wait for TXIS, send data
	while(!(I2C1->ISR & I2C_ISR_TXIS));
 80005b8:	bf00      	nop
 80005ba:	4b0c      	ldr	r3, [pc, #48]	@ (80005ec <I2C1_Write+0x84>)
 80005bc:	699b      	ldr	r3, [r3, #24]
 80005be:	f003 0302 	and.w	r3, r3, #2
 80005c2:	2b00      	cmp	r3, #0
 80005c4:	d0f9      	beq.n	80005ba <I2C1_Write+0x52>
	I2C1->TXDR = data;
 80005c6:	4a09      	ldr	r2, [pc, #36]	@ (80005ec <I2C1_Write+0x84>)
 80005c8:	797b      	ldrb	r3, [r7, #5]
 80005ca:	6293      	str	r3, [r2, #40]	@ 0x28

	// Wait for STOPF (transfer complete)
	while(!(I2C1->ISR & I2C_ISR_STOPF));
 80005cc:	bf00      	nop
 80005ce:	4b07      	ldr	r3, [pc, #28]	@ (80005ec <I2C1_Write+0x84>)
 80005d0:	699b      	ldr	r3, [r3, #24]
 80005d2:	f003 0320 	and.w	r3, r3, #32
 80005d6:	2b00      	cmp	r3, #0
 80005d8:	d0f9      	beq.n	80005ce <I2C1_Write+0x66>
	I2C1->ICR = I2C_ICR_STOPCF;  // Clear STOP flag
 80005da:	4b04      	ldr	r3, [pc, #16]	@ (80005ec <I2C1_Write+0x84>)
 80005dc:	2220      	movs	r2, #32
 80005de:	61da      	str	r2, [r3, #28]
}
 80005e0:	bf00      	nop
 80005e2:	370c      	adds	r7, #12
 80005e4:	46bd      	mov	sp, r7
 80005e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ea:	4770      	bx	lr
 80005ec:	40005400 	.word	0x40005400

080005f0 <I2C1_Config>:


void I2C1_Config(void){
 80005f0:	b480      	push	{r7}
 80005f2:	af00      	add	r7, sp, #0
	RCC->AHB2ENR |= RCC_AHB2ENR_GPIOBEN; //Turn on clock for AHB2 bus
 80005f4:	4b3f      	ldr	r3, [pc, #252]	@ (80006f4 <I2C1_Config+0x104>)
 80005f6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005f8:	4a3e      	ldr	r2, [pc, #248]	@ (80006f4 <I2C1_Config+0x104>)
 80005fa:	f043 0302 	orr.w	r3, r3, #2
 80005fe:	64d3      	str	r3, [r2, #76]	@ 0x4c
	tmpreg = RCC->AHB2ENR;
 8000600:	4b3c      	ldr	r3, [pc, #240]	@ (80006f4 <I2C1_Config+0x104>)
 8000602:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000604:	4a3c      	ldr	r2, [pc, #240]	@ (80006f8 <I2C1_Config+0x108>)
 8000606:	6013      	str	r3, [r2, #0]
	UNUSED(tmpreg);
 8000608:	4b3b      	ldr	r3, [pc, #236]	@ (80006f8 <I2C1_Config+0x108>)
 800060a:	681b      	ldr	r3, [r3, #0]
	GPIOB->MODER &= ~(GPIO_MODER_MODE8_Msk | GPIO_MODER_MODE9_Msk);
 800060c:	4b3b      	ldr	r3, [pc, #236]	@ (80006fc <I2C1_Config+0x10c>)
 800060e:	681b      	ldr	r3, [r3, #0]
 8000610:	4a3a      	ldr	r2, [pc, #232]	@ (80006fc <I2C1_Config+0x10c>)
 8000612:	f423 2370 	bic.w	r3, r3, #983040	@ 0xf0000
 8000616:	6013      	str	r3, [r2, #0]
	GPIOB->MODER |= (GPIO_MODER_MODE8_1 | GPIO_MODER_MODE9_1); //Alternate Function
 8000618:	4b38      	ldr	r3, [pc, #224]	@ (80006fc <I2C1_Config+0x10c>)
 800061a:	681b      	ldr	r3, [r3, #0]
 800061c:	4a37      	ldr	r2, [pc, #220]	@ (80006fc <I2C1_Config+0x10c>)
 800061e:	f443 2320 	orr.w	r3, r3, #655360	@ 0xa0000
 8000622:	6013      	str	r3, [r2, #0]
	GPIOB->AFR[1] &= ~(GPIO_AFRH_AFSEL8_Msk | GPIO_AFRH_AFSEL9_Msk);
 8000624:	4b35      	ldr	r3, [pc, #212]	@ (80006fc <I2C1_Config+0x10c>)
 8000626:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000628:	4a34      	ldr	r2, [pc, #208]	@ (80006fc <I2C1_Config+0x10c>)
 800062a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800062e:	6253      	str	r3, [r2, #36]	@ 0x24
	GPIOB->AFR[1] |= (GPIO_AFRH_AFSEL8_2 | GPIO_AFRH_AFSEL9_2); //AF4 (0100)
 8000630:	4b32      	ldr	r3, [pc, #200]	@ (80006fc <I2C1_Config+0x10c>)
 8000632:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000634:	4a31      	ldr	r2, [pc, #196]	@ (80006fc <I2C1_Config+0x10c>)
 8000636:	f043 0344 	orr.w	r3, r3, #68	@ 0x44
 800063a:	6253      	str	r3, [r2, #36]	@ 0x24
	GPIOB->OTYPER |= GPIO_OTYPER_OT8 | GPIO_OTYPER_OT9; //Output type open-drain, needed for I2C because open-drain allows multiple devices to share SDA/SCL safely
 800063c:	4b2f      	ldr	r3, [pc, #188]	@ (80006fc <I2C1_Config+0x10c>)
 800063e:	685b      	ldr	r3, [r3, #4]
 8000640:	4a2e      	ldr	r2, [pc, #184]	@ (80006fc <I2C1_Config+0x10c>)
 8000642:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8000646:	6053      	str	r3, [r2, #4]
	GPIOB->PUPDR &= ~((GPIO_PUPDR_PUPD8_0) | (GPIO_PUPDR_PUPD9_0));
 8000648:	4b2c      	ldr	r3, [pc, #176]	@ (80006fc <I2C1_Config+0x10c>)
 800064a:	68db      	ldr	r3, [r3, #12]
 800064c:	4a2b      	ldr	r2, [pc, #172]	@ (80006fc <I2C1_Config+0x10c>)
 800064e:	f423 23a0 	bic.w	r3, r3, #327680	@ 0x50000
 8000652:	60d3      	str	r3, [r2, #12]
	GPIOB->PUPDR |= (GPIO_PUPDR_PUPD8_0) | (GPIO_PUPDR_PUPD9_0); //PB8/PB9 pull-up register. We set output type to be open-drain,so we need a pull up resistor, also need external 4.7kOhms resistor, internal one too weak
 8000654:	4b29      	ldr	r3, [pc, #164]	@ (80006fc <I2C1_Config+0x10c>)
 8000656:	68db      	ldr	r3, [r3, #12]
 8000658:	4a28      	ldr	r2, [pc, #160]	@ (80006fc <I2C1_Config+0x10c>)
 800065a:	f443 23a0 	orr.w	r3, r3, #327680	@ 0x50000
 800065e:	60d3      	str	r3, [r2, #12]
	GPIOB->OSPEEDR &= ~((GPIO_OSPEEDR_OSPEED8) | (GPIO_OSPEEDR_OSPEED9));
 8000660:	4b26      	ldr	r3, [pc, #152]	@ (80006fc <I2C1_Config+0x10c>)
 8000662:	689b      	ldr	r3, [r3, #8]
 8000664:	4a25      	ldr	r2, [pc, #148]	@ (80006fc <I2C1_Config+0x10c>)
 8000666:	f423 2370 	bic.w	r3, r3, #983040	@ 0xf0000
 800066a:	6093      	str	r3, [r2, #8]
	GPIOB->OSPEEDR |= (GPIO_OSPEEDR_OSPEED8) | (GPIO_OSPEEDR_OSPEED9); //Set speed to the highest (very high speed) cuz why not(11)
 800066c:	4b23      	ldr	r3, [pc, #140]	@ (80006fc <I2C1_Config+0x10c>)
 800066e:	689b      	ldr	r3, [r3, #8]
 8000670:	4a22      	ldr	r2, [pc, #136]	@ (80006fc <I2C1_Config+0x10c>)
 8000672:	f443 2370 	orr.w	r3, r3, #983040	@ 0xf0000
 8000676:	6093      	str	r3, [r2, #8]

	RCC->APB1ENR1 |= RCC_APB1ENR1_I2C1EN;
 8000678:	4b1e      	ldr	r3, [pc, #120]	@ (80006f4 <I2C1_Config+0x104>)
 800067a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800067c:	4a1d      	ldr	r2, [pc, #116]	@ (80006f4 <I2C1_Config+0x104>)
 800067e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000682:	6593      	str	r3, [r2, #88]	@ 0x58
	tmpreg = RCC->APB1ENR1;
 8000684:	4b1b      	ldr	r3, [pc, #108]	@ (80006f4 <I2C1_Config+0x104>)
 8000686:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000688:	4a1b      	ldr	r2, [pc, #108]	@ (80006f8 <I2C1_Config+0x108>)
 800068a:	6013      	str	r3, [r2, #0]
	UNUSED(tmpreg);
 800068c:	4b1a      	ldr	r3, [pc, #104]	@ (80006f8 <I2C1_Config+0x108>)
 800068e:	681b      	ldr	r3, [r3, #0]
	I2C1->CR1 &= ~I2C_CR1_PE; //Turn off I2C1 control for now
 8000690:	4b1b      	ldr	r3, [pc, #108]	@ (8000700 <I2C1_Config+0x110>)
 8000692:	681b      	ldr	r3, [r3, #0]
 8000694:	4a1a      	ldr	r2, [pc, #104]	@ (8000700 <I2C1_Config+0x110>)
 8000696:	f023 0301 	bic.w	r3, r3, #1
 800069a:	6013      	str	r3, [r2, #0]
	RCC->APB1RSTR1 |= RCC_APB1RSTR1_I2C1RST; //Im not sure why its recommended to reset, but I guess if we REALLY want to make sure, we reset
 800069c:	4b15      	ldr	r3, [pc, #84]	@ (80006f4 <I2C1_Config+0x104>)
 800069e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80006a0:	4a14      	ldr	r2, [pc, #80]	@ (80006f4 <I2C1_Config+0x104>)
 80006a2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80006a6:	6393      	str	r3, [r2, #56]	@ 0x38
	RCC->APB1RSTR1 &= ~RCC_APB1RSTR1_I2C1RST; //So we don't want to keep the register value as 1, or else it will constantly reset, we set it back to 0 to stop resetting.
 80006a8:	4b12      	ldr	r3, [pc, #72]	@ (80006f4 <I2C1_Config+0x104>)
 80006aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80006ac:	4a11      	ldr	r2, [pc, #68]	@ (80006f4 <I2C1_Config+0x104>)
 80006ae:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80006b2:	6393      	str	r3, [r2, #56]	@ 0x38

	// Keep analog filter ON (default), digital filter DNF=0 (default)
	I2C1->CR1 &= ~I2C_CR1_ANFOFF; // 0 = analog filter enabled (This removes very short glitches/spikes (typical <50 ns) that could be mistaken as edges. You almost always leave it enabled)
 80006b4:	4b12      	ldr	r3, [pc, #72]	@ (8000700 <I2C1_Config+0x110>)
 80006b6:	681b      	ldr	r3, [r3, #0]
 80006b8:	4a11      	ldr	r2, [pc, #68]	@ (8000700 <I2C1_Config+0x110>)
 80006ba:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80006be:	6013      	str	r3, [r2, #0]
	I2C1->CR1 &= ~I2C_CR1_DNF;  // DNF = 0 digital filter off (I guess similar role of filtering random stuff but digitally?
 80006c0:	4b0f      	ldr	r3, [pc, #60]	@ (8000700 <I2C1_Config+0x110>)
 80006c2:	681b      	ldr	r3, [r3, #0]
 80006c4:	4a0e      	ldr	r2, [pc, #56]	@ (8000700 <I2C1_Config+0x110>)
 80006c6:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80006ca:	6013      	str	r3, [r2, #0]
	RCC->CCIPR = RCC_CCIPR_I2C1SEL_1; //chose the HSI16 clock (16MHz), this is not the I2C SCL speed, its just the internal peripheral clock feeding the I2C timing generator
 80006cc:	4b09      	ldr	r3, [pc, #36]	@ (80006f4 <I2C1_Config+0x104>)
 80006ce:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80006d2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

	//Configured I2C for 400kHz mode
	I2C1->TIMINGR = //TIMINGR should be fully assigned, so = not |=
 80006d6:	4b0a      	ldr	r3, [pc, #40]	@ (8000700 <I2C1_Config+0x110>)
 80006d8:	4a0a      	ldr	r2, [pc, #40]	@ (8000704 <I2C1_Config+0x114>)
 80006da:	611a      	str	r2, [r3, #16]
	//I2C1->ICR = I2C_ICR_CLEAR; //clear I2C ICR masks

	//NVIC_SetIRQ(I2C1_EV_IRQn); //enable interrupt events
	//NVIC_SetIRQ(I2C1_ER_IRQn); //enable interrupt errors

	I2C1->CR1 |= I2C_CR1_PE; //enable the I2C peripheral
 80006dc:	4b08      	ldr	r3, [pc, #32]	@ (8000700 <I2C1_Config+0x110>)
 80006de:	681b      	ldr	r3, [r3, #0]
 80006e0:	4a07      	ldr	r2, [pc, #28]	@ (8000700 <I2C1_Config+0x110>)
 80006e2:	f043 0301 	orr.w	r3, r3, #1
 80006e6:	6013      	str	r3, [r2, #0]
}
 80006e8:	bf00      	nop
 80006ea:	46bd      	mov	sp, r7
 80006ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006f0:	4770      	bx	lr
 80006f2:	bf00      	nop
 80006f4:	40021000 	.word	0x40021000
 80006f8:	20000034 	.word	0x20000034
 80006fc:	48000400 	.word	0x48000400
 8000700:	40005400 	.word	0x40005400
 8000704:	10320309 	.word	0x10320309

08000708 <LSM6DS3_Init>:
#include "Drivers/LSM6DS3.h"
#include "stm32l476xx.h"
#include "Drivers/I2C.h"


uint8_t LSM6DS3_Init(void){
 8000708:	b580      	push	{r7, lr}
 800070a:	b082      	sub	sp, #8
 800070c:	af00      	add	r7, sp, #0
	uint8_t result = I2C1_Read(LSM6DS3_ADDR, WHO_AM_I);
 800070e:	210f      	movs	r1, #15
 8000710:	206a      	movs	r0, #106	@ 0x6a
 8000712:	f7ff fed1 	bl	80004b8 <I2C1_Read>
 8000716:	4603      	mov	r3, r0
 8000718:	71fb      	strb	r3, [r7, #7]
	if(result == 0x69){
 800071a:	79fb      	ldrb	r3, [r7, #7]
 800071c:	2b69      	cmp	r3, #105	@ 0x69
 800071e:	d110      	bne.n	8000742 <LSM6DS3_Init+0x3a>
		I2C1_Write(LSM6DS3_ADDR, CTRL1_XL, 0x70); //Acceleration 833Hz sampling rate, 2g before saturation, 400Hz in changes per second
 8000720:	2270      	movs	r2, #112	@ 0x70
 8000722:	2110      	movs	r1, #16
 8000724:	206a      	movs	r0, #106	@ 0x6a
 8000726:	f7ff ff1f 	bl	8000568 <I2C1_Write>
		I2C1_Write(LSM6DS3_ADDR, CTRL2_G, 0x60); //Gyroscope 416Hz sampling rate, 250 dps
 800072a:	2260      	movs	r2, #96	@ 0x60
 800072c:	2111      	movs	r1, #17
 800072e:	206a      	movs	r0, #106	@ 0x6a
 8000730:	f7ff ff1a 	bl	8000568 <I2C1_Write>
		I2C1_Write(LSM6DS3_ADDR, CTRL3_C, 0x44); //Enable block data update (read MSB & LSB first then write into register) and auto increment addresses while reading multiple bytes
 8000734:	2244      	movs	r2, #68	@ 0x44
 8000736:	2112      	movs	r1, #18
 8000738:	206a      	movs	r0, #106	@ 0x6a
 800073a:	f7ff ff15 	bl	8000568 <I2C1_Write>
		return result;
 800073e:	79fb      	ldrb	r3, [r7, #7]
 8000740:	e000      	b.n	8000744 <LSM6DS3_Init+0x3c>
	}
	return result;
 8000742:	79fb      	ldrb	r3, [r7, #7]
}
 8000744:	4618      	mov	r0, r3
 8000746:	3708      	adds	r7, #8
 8000748:	46bd      	mov	sp, r7
 800074a:	bd80      	pop	{r7, pc}

0800074c <vApplicationStackOverflowHook>:
#include "FreeRTOS.h"
#include "task.h"
#include "stm32l4xx_hal.h"

void vApplicationStackOverflowHook(TaskHandle_t xTask, char *pcTaskName) {
 800074c:	b480      	push	{r7}
 800074e:	b083      	sub	sp, #12
 8000750:	af00      	add	r7, sp, #0
 8000752:	6078      	str	r0, [r7, #4]
 8000754:	6039      	str	r1, [r7, #0]
    (void)xTask;
    (void)pcTaskName;
    for (;;);
 8000756:	bf00      	nop
 8000758:	e7fd      	b.n	8000756 <vApplicationStackOverflowHook+0xa>

0800075a <vApplicationTickHook>:
}

void vApplicationTickHook(void) {
 800075a:	b580      	push	{r7, lr}
 800075c:	af00      	add	r7, sp, #0
    HAL_IncTick();
 800075e:	f000 fa1b 	bl	8000b98 <HAL_IncTick>
}
 8000762:	bf00      	nop
 8000764:	bd80      	pop	{r7, pc}

08000766 <main>:
void GPIOPortConfig(void);
void I2CConfig(void);
static void prvCreateTasks(void);
void vHeartbeat(void *pvParameters);

int main(void){
 8000766:	b580      	push	{r7, lr}
 8000768:	af00      	add	r7, sp, #0
  HAL_Init(); //Necessary for now
 800076a:	f000 f9c0 	bl	8000aee <HAL_Init>
  SystemClock_Config();
 800076e:	f000 f8eb 	bl	8000948 <SystemClock_Config>
  GPIOPortConfig();
 8000772:	f000 f8c3 	bl	80008fc <GPIOPortConfig>
  I2C1_Config();
 8000776:	f7ff ff3b 	bl	80005f0 <I2C1_Config>
  if(LSM6DS3_Init() != 0x69){
 800077a:	f7ff ffc5 	bl	8000708 <LSM6DS3_Init>
	  //some kind of error but make sure program continues
	  //print IMU was not initialized properly
  }
  prvCreateTasks();
 800077e:	f000 f805 	bl	800078c <prvCreateTasks>
  vTaskStartScheduler(); //Actually runs rtos
 8000782:	f001 feab 	bl	80024dc <vTaskStartScheduler>

  for(;;);
 8000786:	bf00      	nop
 8000788:	e7fd      	b.n	8000786 <main+0x20>
	...

0800078c <prvCreateTasks>:
}

static void prvCreateTasks(void){
 800078c:	b580      	push	{r7, lr}
 800078e:	b082      	sub	sp, #8
 8000790:	af02      	add	r7, sp, #8
	static uint32_t rate = 500; //Static variables dont live on stack, they get permanent address in .data or .bss section that persists for the whole program
	xTaskCreate(vHeartbeat, "Heartbeat", 128, (void*)&rate, 1, NULL);
 8000792:	2300      	movs	r3, #0
 8000794:	9301      	str	r3, [sp, #4]
 8000796:	2301      	movs	r3, #1
 8000798:	9300      	str	r3, [sp, #0]
 800079a:	4b04      	ldr	r3, [pc, #16]	@ (80007ac <prvCreateTasks+0x20>)
 800079c:	2280      	movs	r2, #128	@ 0x80
 800079e:	4904      	ldr	r1, [pc, #16]	@ (80007b0 <prvCreateTasks+0x24>)
 80007a0:	4804      	ldr	r0, [pc, #16]	@ (80007b4 <prvCreateTasks+0x28>)
 80007a2:	f001 fcf9 	bl	8002198 <xTaskCreate>
}
 80007a6:	bf00      	nop
 80007a8:	46bd      	mov	sp, r7
 80007aa:	bd80      	pop	{r7, pc}
 80007ac:	20000000 	.word	0x20000000
 80007b0:	08002d28 	.word	0x08002d28
 80007b4:	080007b9 	.word	0x080007b9

080007b8 <vHeartbeat>:

void vHeartbeat(void *pvParameters){
 80007b8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80007bc:	b08a      	sub	sp, #40	@ 0x28
 80007be:	af00      	add	r7, sp, #0
 80007c0:	61f8      	str	r0, [r7, #28]
	uint32_t *rate = (uint32_t*)pvParameters;
 80007c2:	69fb      	ldr	r3, [r7, #28]
 80007c4:	627b      	str	r3, [r7, #36]	@ 0x24

	for(;;){
		GPIOA->ODR |= GPIO_ODR_OD8; //Turn on external LED PA_8 (pin D7)
 80007c6:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80007ca:	695b      	ldr	r3, [r3, #20]
 80007cc:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80007d0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80007d4:	6153      	str	r3, [r2, #20]
		vTaskDelay(pdMS_TO_TICKS(*rate));
 80007d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80007d8:	681b      	ldr	r3, [r3, #0]
 80007da:	2200      	movs	r2, #0
 80007dc:	469a      	mov	sl, r3
 80007de:	4693      	mov	fp, r2
 80007e0:	4652      	mov	r2, sl
 80007e2:	465b      	mov	r3, fp
 80007e4:	f04f 0000 	mov.w	r0, #0
 80007e8:	f04f 0100 	mov.w	r1, #0
 80007ec:	0159      	lsls	r1, r3, #5
 80007ee:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80007f2:	0150      	lsls	r0, r2, #5
 80007f4:	4602      	mov	r2, r0
 80007f6:	460b      	mov	r3, r1
 80007f8:	ebb2 040a 	subs.w	r4, r2, sl
 80007fc:	eb63 050b 	sbc.w	r5, r3, fp
 8000800:	f04f 0200 	mov.w	r2, #0
 8000804:	f04f 0300 	mov.w	r3, #0
 8000808:	00ab      	lsls	r3, r5, #2
 800080a:	ea43 7394 	orr.w	r3, r3, r4, lsr #30
 800080e:	00a2      	lsls	r2, r4, #2
 8000810:	4614      	mov	r4, r2
 8000812:	461d      	mov	r5, r3
 8000814:	eb14 030a 	adds.w	r3, r4, sl
 8000818:	60bb      	str	r3, [r7, #8]
 800081a:	eb45 030b 	adc.w	r3, r5, fp
 800081e:	60fb      	str	r3, [r7, #12]
 8000820:	f04f 0200 	mov.w	r2, #0
 8000824:	f04f 0300 	mov.w	r3, #0
 8000828:	68f9      	ldr	r1, [r7, #12]
 800082a:	00cb      	lsls	r3, r1, #3
 800082c:	68b9      	ldr	r1, [r7, #8]
 800082e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8000832:	68b9      	ldr	r1, [r7, #8]
 8000834:	00ca      	lsls	r2, r1, #3
 8000836:	e9c7 2302 	strd	r2, r3, [r7, #8]
 800083a:	4610      	mov	r0, r2
 800083c:	4619      	mov	r1, r3
 800083e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000842:	f04f 0300 	mov.w	r3, #0
 8000846:	f7ff fcbf 	bl	80001c8 <__aeabi_uldivmod>
 800084a:	4602      	mov	r2, r0
 800084c:	460b      	mov	r3, r1
 800084e:	4613      	mov	r3, r2
 8000850:	4618      	mov	r0, r3
 8000852:	f001 fdc9 	bl	80023e8 <vTaskDelay>
		GPIOA->ODR &= ~GPIO_ODR_OD8; //Turn off
 8000856:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800085a:	695b      	ldr	r3, [r3, #20]
 800085c:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000860:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8000864:	6153      	str	r3, [r2, #20]
		vTaskDelay(pdMS_TO_TICKS(*rate));
 8000866:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000868:	681b      	ldr	r3, [r3, #0]
 800086a:	2200      	movs	r2, #0
 800086c:	613b      	str	r3, [r7, #16]
 800086e:	617a      	str	r2, [r7, #20]
 8000870:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8000874:	f04f 0000 	mov.w	r0, #0
 8000878:	f04f 0100 	mov.w	r1, #0
 800087c:	0159      	lsls	r1, r3, #5
 800087e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8000882:	0150      	lsls	r0, r2, #5
 8000884:	4602      	mov	r2, r0
 8000886:	460b      	mov	r3, r1
 8000888:	6939      	ldr	r1, [r7, #16]
 800088a:	ebb2 0801 	subs.w	r8, r2, r1
 800088e:	6979      	ldr	r1, [r7, #20]
 8000890:	eb63 0901 	sbc.w	r9, r3, r1
 8000894:	f04f 0200 	mov.w	r2, #0
 8000898:	f04f 0300 	mov.w	r3, #0
 800089c:	ea4f 0389 	mov.w	r3, r9, lsl #2
 80008a0:	ea43 7398 	orr.w	r3, r3, r8, lsr #30
 80008a4:	ea4f 0288 	mov.w	r2, r8, lsl #2
 80008a8:	4690      	mov	r8, r2
 80008aa:	4699      	mov	r9, r3
 80008ac:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80008b0:	460b      	mov	r3, r1
 80008b2:	eb18 0303 	adds.w	r3, r8, r3
 80008b6:	603b      	str	r3, [r7, #0]
 80008b8:	4613      	mov	r3, r2
 80008ba:	eb49 0303 	adc.w	r3, r9, r3
 80008be:	607b      	str	r3, [r7, #4]
 80008c0:	f04f 0200 	mov.w	r2, #0
 80008c4:	f04f 0300 	mov.w	r3, #0
 80008c8:	6879      	ldr	r1, [r7, #4]
 80008ca:	00cb      	lsls	r3, r1, #3
 80008cc:	6839      	ldr	r1, [r7, #0]
 80008ce:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80008d2:	6839      	ldr	r1, [r7, #0]
 80008d4:	00ca      	lsls	r2, r1, #3
 80008d6:	e9c7 2300 	strd	r2, r3, [r7]
 80008da:	4610      	mov	r0, r2
 80008dc:	4619      	mov	r1, r3
 80008de:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80008e2:	f04f 0300 	mov.w	r3, #0
 80008e6:	f7ff fc6f 	bl	80001c8 <__aeabi_uldivmod>
 80008ea:	4602      	mov	r2, r0
 80008ec:	460b      	mov	r3, r1
 80008ee:	4613      	mov	r3, r2
 80008f0:	4618      	mov	r0, r3
 80008f2:	f001 fd79 	bl	80023e8 <vTaskDelay>
		GPIOA->ODR |= GPIO_ODR_OD8; //Turn on external LED PA_8 (pin D7)
 80008f6:	bf00      	nop
 80008f8:	e765      	b.n	80007c6 <vHeartbeat+0xe>
	...

080008fc <GPIOPortConfig>:
	LSM6DS3_GyroAccelRead(s);
	printf("Gyro: gx=%d gy=%d gz=%d", s->gx, s->gy, s->gz);

}

void GPIOPortConfig(void){
 80008fc:	b480      	push	{r7}
 80008fe:	b083      	sub	sp, #12
 8000900:	af00      	add	r7, sp, #0
	volatile uint32_t tmpreg;

	RCC->AHB2ENR |= RCC_AHB2ENR_GPIOAEN; //Turn on clock for AHB2 bus
 8000902:	4b10      	ldr	r3, [pc, #64]	@ (8000944 <GPIOPortConfig+0x48>)
 8000904:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000906:	4a0f      	ldr	r2, [pc, #60]	@ (8000944 <GPIOPortConfig+0x48>)
 8000908:	f043 0301 	orr.w	r3, r3, #1
 800090c:	64d3      	str	r3, [r2, #76]	@ 0x4c
	tmpreg = RCC->AHB2ENR;
 800090e:	4b0d      	ldr	r3, [pc, #52]	@ (8000944 <GPIOPortConfig+0x48>)
 8000910:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000912:	607b      	str	r3, [r7, #4]
	UNUSED(tmpreg);
 8000914:	687b      	ldr	r3, [r7, #4]
	GPIOA->MODER &= ~GPIO_MODER_MODE8_Msk; //The starting value of MODER is like 111111111111111111111 so you need to mask to make sure the register you want is primed to set value
 8000916:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800091a:	681b      	ldr	r3, [r3, #0]
 800091c:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000920:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 8000924:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= GPIO_MODER_MODE8_0; //General output
 8000926:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800092a:	681b      	ldr	r3, [r3, #0]
 800092c:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000930:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000934:	6013      	str	r3, [r2, #0]
}
 8000936:	bf00      	nop
 8000938:	370c      	adds	r7, #12
 800093a:	46bd      	mov	sp, r7
 800093c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000940:	4770      	bx	lr
 8000942:	bf00      	nop
 8000944:	40021000 	.word	0x40021000

08000948 <SystemClock_Config>:

void SystemClock_Config(void)
{
 8000948:	b580      	push	{r7, lr}
 800094a:	b096      	sub	sp, #88	@ 0x58
 800094c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800094e:	f107 0314 	add.w	r3, r7, #20
 8000952:	2244      	movs	r2, #68	@ 0x44
 8000954:	2100      	movs	r1, #0
 8000956:	4618      	mov	r0, r3
 8000958:	f002 f9ae 	bl	8002cb8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800095c:	463b      	mov	r3, r7
 800095e:	2200      	movs	r2, #0
 8000960:	601a      	str	r2, [r3, #0]
 8000962:	605a      	str	r2, [r3, #4]
 8000964:	609a      	str	r2, [r3, #8]
 8000966:	60da      	str	r2, [r3, #12]
 8000968:	611a      	str	r2, [r3, #16]

  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800096a:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800096e:	f000 fa27 	bl	8000dc0 <HAL_PWREx_ControlVoltageScaling>
 8000972:	4603      	mov	r3, r0
 8000974:	2b00      	cmp	r3, #0
 8000976:	d001      	beq.n	800097c <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000978:	f000 f838 	bl	80009ec <Error_Handler>
  }

  // Enable MSI and the PLL for 80MHz
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 800097c:	2310      	movs	r3, #16
 800097e:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000980:	2301      	movs	r3, #1
 8000982:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000984:	2300      	movs	r3, #0
 8000986:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_CR_MSIRANGE_7; // Set to 8MHz. CubeIDE defaults project to RCC_CR_MSIRANGE_6 (4MHz). Internal RC oscillator (MSI) tops out at 48MHz.
 8000988:	2370      	movs	r3, #112	@ 0x70
 800098a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800098c:	2302      	movs	r3, #2
 800098e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000990:	2301      	movs	r3, #1
 8000992:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1; // 8MHz / 1 = 8MHz input to PLL
 8000994:	2301      	movs	r3, #1
 8000996:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 20; // 8MHz * 20 = 160MHz VCO
 8000998:	2314      	movs	r3, #20
 800099a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2; // 160MHz / 2 = 80MHz output
 800099c:	2302      	movs	r3, #2
 800099e:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 7;
 80009a0:	2307      	movs	r3, #7
 80009a2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80009a4:	2304      	movs	r3, #4
 80009a6:	653b      	str	r3, [r7, #80]	@ 0x50

  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80009a8:	f107 0314 	add.w	r3, r7, #20
 80009ac:	4618      	mov	r0, r3
 80009ae:	f000 fa5d 	bl	8000e6c <HAL_RCC_OscConfig>
 80009b2:	4603      	mov	r3, r0
 80009b4:	2b00      	cmp	r3, #0
 80009b6:	d001      	beq.n	80009bc <SystemClock_Config+0x74>
  {
    Error_Handler();
 80009b8:	f000 f818 	bl	80009ec <Error_Handler>
  }

  // Set clocks for 80MHz
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 80009bc:	230f      	movs	r3, #15
 80009be:	603b      	str	r3, [r7, #0]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK; // Went from MSI to PLLCLK
 80009c0:	2303      	movs	r3, #3
 80009c2:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80009c4:	2300      	movs	r3, #0
 80009c6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80009c8:	2300      	movs	r3, #0
 80009ca:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80009cc:	2300      	movs	r3, #0
 80009ce:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK) // As RCC_MSIRANGE_X goes higher, you need to increase this. 4 wait states for 80MHz
 80009d0:	463b      	mov	r3, r7
 80009d2:	2104      	movs	r1, #4
 80009d4:	4618      	mov	r0, r3
 80009d6:	f000 fe25 	bl	8001624 <HAL_RCC_ClockConfig>
 80009da:	4603      	mov	r3, r0
 80009dc:	2b00      	cmp	r3, #0
 80009de:	d001      	beq.n	80009e4 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 80009e0:	f000 f804 	bl	80009ec <Error_Handler>
  }
}
 80009e4:	bf00      	nop
 80009e6:	3758      	adds	r7, #88	@ 0x58
 80009e8:	46bd      	mov	sp, r7
 80009ea:	bd80      	pop	{r7, pc}

080009ec <Error_Handler>:

void Error_Handler(void)
{
 80009ec:	b480      	push	{r7}
 80009ee:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80009f0:	b672      	cpsid	i
}
 80009f2:	bf00      	nop
  __disable_irq();
  while (1)
 80009f4:	bf00      	nop
 80009f6:	e7fd      	b.n	80009f4 <Error_Handler+0x8>

080009f8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80009f8:	b480      	push	{r7}
 80009fa:	b083      	sub	sp, #12
 80009fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009fe:	4b0f      	ldr	r3, [pc, #60]	@ (8000a3c <HAL_MspInit+0x44>)
 8000a00:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000a02:	4a0e      	ldr	r2, [pc, #56]	@ (8000a3c <HAL_MspInit+0x44>)
 8000a04:	f043 0301 	orr.w	r3, r3, #1
 8000a08:	6613      	str	r3, [r2, #96]	@ 0x60
 8000a0a:	4b0c      	ldr	r3, [pc, #48]	@ (8000a3c <HAL_MspInit+0x44>)
 8000a0c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000a0e:	f003 0301 	and.w	r3, r3, #1
 8000a12:	607b      	str	r3, [r7, #4]
 8000a14:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a16:	4b09      	ldr	r3, [pc, #36]	@ (8000a3c <HAL_MspInit+0x44>)
 8000a18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000a1a:	4a08      	ldr	r2, [pc, #32]	@ (8000a3c <HAL_MspInit+0x44>)
 8000a1c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000a20:	6593      	str	r3, [r2, #88]	@ 0x58
 8000a22:	4b06      	ldr	r3, [pc, #24]	@ (8000a3c <HAL_MspInit+0x44>)
 8000a24:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000a26:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000a2a:	603b      	str	r3, [r7, #0]
 8000a2c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a2e:	bf00      	nop
 8000a30:	370c      	adds	r7, #12
 8000a32:	46bd      	mov	sp, r7
 8000a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a38:	4770      	bx	lr
 8000a3a:	bf00      	nop
 8000a3c:	40021000 	.word	0x40021000

08000a40 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a40:	b480      	push	{r7}
 8000a42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000a44:	bf00      	nop
 8000a46:	e7fd      	b.n	8000a44 <NMI_Handler+0x4>

08000a48 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a48:	b480      	push	{r7}
 8000a4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a4c:	bf00      	nop
 8000a4e:	e7fd      	b.n	8000a4c <HardFault_Handler+0x4>

08000a50 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000a50:	b480      	push	{r7}
 8000a52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a54:	bf00      	nop
 8000a56:	e7fd      	b.n	8000a54 <MemManage_Handler+0x4>

08000a58 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000a58:	b480      	push	{r7}
 8000a5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a5c:	bf00      	nop
 8000a5e:	e7fd      	b.n	8000a5c <BusFault_Handler+0x4>

08000a60 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000a60:	b480      	push	{r7}
 8000a62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000a64:	bf00      	nop
 8000a66:	e7fd      	b.n	8000a64 <UsageFault_Handler+0x4>

08000a68 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000a68:	b480      	push	{r7}
 8000a6a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000a6c:	bf00      	nop
 8000a6e:	46bd      	mov	sp, r7
 8000a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a74:	4770      	bx	lr
	...

08000a78 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000a78:	b480      	push	{r7}
 8000a7a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000a7c:	4b06      	ldr	r3, [pc, #24]	@ (8000a98 <SystemInit+0x20>)
 8000a7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000a82:	4a05      	ldr	r2, [pc, #20]	@ (8000a98 <SystemInit+0x20>)
 8000a84:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000a88:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8000a8c:	bf00      	nop
 8000a8e:	46bd      	mov	sp, r7
 8000a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a94:	4770      	bx	lr
 8000a96:	bf00      	nop
 8000a98:	e000ed00 	.word	0xe000ed00

08000a9c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000a9c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000ad4 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000aa0:	f7ff ffea 	bl	8000a78 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000aa4:	480c      	ldr	r0, [pc, #48]	@ (8000ad8 <LoopForever+0x6>)
  ldr r1, =_edata
 8000aa6:	490d      	ldr	r1, [pc, #52]	@ (8000adc <LoopForever+0xa>)
  ldr r2, =_sidata
 8000aa8:	4a0d      	ldr	r2, [pc, #52]	@ (8000ae0 <LoopForever+0xe>)
  movs r3, #0
 8000aaa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000aac:	e002      	b.n	8000ab4 <LoopCopyDataInit>

08000aae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000aae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ab0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000ab2:	3304      	adds	r3, #4

08000ab4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ab4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000ab6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ab8:	d3f9      	bcc.n	8000aae <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000aba:	4a0a      	ldr	r2, [pc, #40]	@ (8000ae4 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000abc:	4c0a      	ldr	r4, [pc, #40]	@ (8000ae8 <LoopForever+0x16>)
  movs r3, #0
 8000abe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ac0:	e001      	b.n	8000ac6 <LoopFillZerobss>

08000ac2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000ac2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ac4:	3204      	adds	r2, #4

08000ac6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000ac6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000ac8:	d3fb      	bcc.n	8000ac2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000aca:	f002 f8fd 	bl	8002cc8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000ace:	f7ff fe4a 	bl	8000766 <main>

08000ad2 <LoopForever>:

LoopForever:
    b LoopForever
 8000ad2:	e7fe      	b.n	8000ad2 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000ad4:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000ad8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000adc:	20000018 	.word	0x20000018
  ldr r2, =_sidata
 8000ae0:	08002da4 	.word	0x08002da4
  ldr r2, =_sbss
 8000ae4:	20000018 	.word	0x20000018
  ldr r4, =_ebss
 8000ae8:	20003d5c 	.word	0x20003d5c

08000aec <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000aec:	e7fe      	b.n	8000aec <ADC1_2_IRQHandler>

08000aee <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000aee:	b580      	push	{r7, lr}
 8000af0:	b082      	sub	sp, #8
 8000af2:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000af4:	2300      	movs	r3, #0
 8000af6:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000af8:	2003      	movs	r0, #3
 8000afa:	f000 f91f 	bl	8000d3c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000afe:	200f      	movs	r0, #15
 8000b00:	f000 f80e 	bl	8000b20 <HAL_InitTick>
 8000b04:	4603      	mov	r3, r0
 8000b06:	2b00      	cmp	r3, #0
 8000b08:	d002      	beq.n	8000b10 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000b0a:	2301      	movs	r3, #1
 8000b0c:	71fb      	strb	r3, [r7, #7]
 8000b0e:	e001      	b.n	8000b14 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000b10:	f7ff ff72 	bl	80009f8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000b14:	79fb      	ldrb	r3, [r7, #7]
}
 8000b16:	4618      	mov	r0, r3
 8000b18:	3708      	adds	r7, #8
 8000b1a:	46bd      	mov	sp, r7
 8000b1c:	bd80      	pop	{r7, pc}
	...

08000b20 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b20:	b580      	push	{r7, lr}
 8000b22:	b084      	sub	sp, #16
 8000b24:	af00      	add	r7, sp, #0
 8000b26:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000b28:	2300      	movs	r3, #0
 8000b2a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000b2c:	4b17      	ldr	r3, [pc, #92]	@ (8000b8c <HAL_InitTick+0x6c>)
 8000b2e:	781b      	ldrb	r3, [r3, #0]
 8000b30:	2b00      	cmp	r3, #0
 8000b32:	d023      	beq.n	8000b7c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000b34:	4b16      	ldr	r3, [pc, #88]	@ (8000b90 <HAL_InitTick+0x70>)
 8000b36:	681a      	ldr	r2, [r3, #0]
 8000b38:	4b14      	ldr	r3, [pc, #80]	@ (8000b8c <HAL_InitTick+0x6c>)
 8000b3a:	781b      	ldrb	r3, [r3, #0]
 8000b3c:	4619      	mov	r1, r3
 8000b3e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000b42:	fbb3 f3f1 	udiv	r3, r3, r1
 8000b46:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b4a:	4618      	mov	r0, r3
 8000b4c:	f000 f91d 	bl	8000d8a <HAL_SYSTICK_Config>
 8000b50:	4603      	mov	r3, r0
 8000b52:	2b00      	cmp	r3, #0
 8000b54:	d10f      	bne.n	8000b76 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b56:	687b      	ldr	r3, [r7, #4]
 8000b58:	2b0f      	cmp	r3, #15
 8000b5a:	d809      	bhi.n	8000b70 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000b5c:	2200      	movs	r2, #0
 8000b5e:	6879      	ldr	r1, [r7, #4]
 8000b60:	f04f 30ff 	mov.w	r0, #4294967295
 8000b64:	f000 f8f5 	bl	8000d52 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000b68:	4a0a      	ldr	r2, [pc, #40]	@ (8000b94 <HAL_InitTick+0x74>)
 8000b6a:	687b      	ldr	r3, [r7, #4]
 8000b6c:	6013      	str	r3, [r2, #0]
 8000b6e:	e007      	b.n	8000b80 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000b70:	2301      	movs	r3, #1
 8000b72:	73fb      	strb	r3, [r7, #15]
 8000b74:	e004      	b.n	8000b80 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000b76:	2301      	movs	r3, #1
 8000b78:	73fb      	strb	r3, [r7, #15]
 8000b7a:	e001      	b.n	8000b80 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000b7c:	2301      	movs	r3, #1
 8000b7e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000b80:	7bfb      	ldrb	r3, [r7, #15]
}
 8000b82:	4618      	mov	r0, r3
 8000b84:	3710      	adds	r7, #16
 8000b86:	46bd      	mov	sp, r7
 8000b88:	bd80      	pop	{r7, pc}
 8000b8a:	bf00      	nop
 8000b8c:	2000000c 	.word	0x2000000c
 8000b90:	20000004 	.word	0x20000004
 8000b94:	20000008 	.word	0x20000008

08000b98 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000b98:	b480      	push	{r7}
 8000b9a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000b9c:	4b06      	ldr	r3, [pc, #24]	@ (8000bb8 <HAL_IncTick+0x20>)
 8000b9e:	781b      	ldrb	r3, [r3, #0]
 8000ba0:	461a      	mov	r2, r3
 8000ba2:	4b06      	ldr	r3, [pc, #24]	@ (8000bbc <HAL_IncTick+0x24>)
 8000ba4:	681b      	ldr	r3, [r3, #0]
 8000ba6:	4413      	add	r3, r2
 8000ba8:	4a04      	ldr	r2, [pc, #16]	@ (8000bbc <HAL_IncTick+0x24>)
 8000baa:	6013      	str	r3, [r2, #0]
}
 8000bac:	bf00      	nop
 8000bae:	46bd      	mov	sp, r7
 8000bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop
 8000bb8:	2000000c 	.word	0x2000000c
 8000bbc:	20000038 	.word	0x20000038

08000bc0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000bc0:	b480      	push	{r7}
 8000bc2:	af00      	add	r7, sp, #0
  return uwTick;
 8000bc4:	4b03      	ldr	r3, [pc, #12]	@ (8000bd4 <HAL_GetTick+0x14>)
 8000bc6:	681b      	ldr	r3, [r3, #0]
}
 8000bc8:	4618      	mov	r0, r3
 8000bca:	46bd      	mov	sp, r7
 8000bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd0:	4770      	bx	lr
 8000bd2:	bf00      	nop
 8000bd4:	20000038 	.word	0x20000038

08000bd8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000bd8:	b480      	push	{r7}
 8000bda:	b085      	sub	sp, #20
 8000bdc:	af00      	add	r7, sp, #0
 8000bde:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	f003 0307 	and.w	r3, r3, #7
 8000be6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000be8:	4b0c      	ldr	r3, [pc, #48]	@ (8000c1c <__NVIC_SetPriorityGrouping+0x44>)
 8000bea:	68db      	ldr	r3, [r3, #12]
 8000bec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000bee:	68ba      	ldr	r2, [r7, #8]
 8000bf0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000bf4:	4013      	ands	r3, r2
 8000bf6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000bf8:	68fb      	ldr	r3, [r7, #12]
 8000bfa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000bfc:	68bb      	ldr	r3, [r7, #8]
 8000bfe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000c00:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000c04:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000c08:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000c0a:	4a04      	ldr	r2, [pc, #16]	@ (8000c1c <__NVIC_SetPriorityGrouping+0x44>)
 8000c0c:	68bb      	ldr	r3, [r7, #8]
 8000c0e:	60d3      	str	r3, [r2, #12]
}
 8000c10:	bf00      	nop
 8000c12:	3714      	adds	r7, #20
 8000c14:	46bd      	mov	sp, r7
 8000c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c1a:	4770      	bx	lr
 8000c1c:	e000ed00 	.word	0xe000ed00

08000c20 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000c20:	b480      	push	{r7}
 8000c22:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000c24:	4b04      	ldr	r3, [pc, #16]	@ (8000c38 <__NVIC_GetPriorityGrouping+0x18>)
 8000c26:	68db      	ldr	r3, [r3, #12]
 8000c28:	0a1b      	lsrs	r3, r3, #8
 8000c2a:	f003 0307 	and.w	r3, r3, #7
}
 8000c2e:	4618      	mov	r0, r3
 8000c30:	46bd      	mov	sp, r7
 8000c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c36:	4770      	bx	lr
 8000c38:	e000ed00 	.word	0xe000ed00

08000c3c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000c3c:	b480      	push	{r7}
 8000c3e:	b083      	sub	sp, #12
 8000c40:	af00      	add	r7, sp, #0
 8000c42:	4603      	mov	r3, r0
 8000c44:	6039      	str	r1, [r7, #0]
 8000c46:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c48:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c4c:	2b00      	cmp	r3, #0
 8000c4e:	db0a      	blt.n	8000c66 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c50:	683b      	ldr	r3, [r7, #0]
 8000c52:	b2da      	uxtb	r2, r3
 8000c54:	490c      	ldr	r1, [pc, #48]	@ (8000c88 <__NVIC_SetPriority+0x4c>)
 8000c56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c5a:	0112      	lsls	r2, r2, #4
 8000c5c:	b2d2      	uxtb	r2, r2
 8000c5e:	440b      	add	r3, r1
 8000c60:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000c64:	e00a      	b.n	8000c7c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c66:	683b      	ldr	r3, [r7, #0]
 8000c68:	b2da      	uxtb	r2, r3
 8000c6a:	4908      	ldr	r1, [pc, #32]	@ (8000c8c <__NVIC_SetPriority+0x50>)
 8000c6c:	79fb      	ldrb	r3, [r7, #7]
 8000c6e:	f003 030f 	and.w	r3, r3, #15
 8000c72:	3b04      	subs	r3, #4
 8000c74:	0112      	lsls	r2, r2, #4
 8000c76:	b2d2      	uxtb	r2, r2
 8000c78:	440b      	add	r3, r1
 8000c7a:	761a      	strb	r2, [r3, #24]
}
 8000c7c:	bf00      	nop
 8000c7e:	370c      	adds	r7, #12
 8000c80:	46bd      	mov	sp, r7
 8000c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c86:	4770      	bx	lr
 8000c88:	e000e100 	.word	0xe000e100
 8000c8c:	e000ed00 	.word	0xe000ed00

08000c90 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000c90:	b480      	push	{r7}
 8000c92:	b089      	sub	sp, #36	@ 0x24
 8000c94:	af00      	add	r7, sp, #0
 8000c96:	60f8      	str	r0, [r7, #12]
 8000c98:	60b9      	str	r1, [r7, #8]
 8000c9a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000c9c:	68fb      	ldr	r3, [r7, #12]
 8000c9e:	f003 0307 	and.w	r3, r3, #7
 8000ca2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000ca4:	69fb      	ldr	r3, [r7, #28]
 8000ca6:	f1c3 0307 	rsb	r3, r3, #7
 8000caa:	2b04      	cmp	r3, #4
 8000cac:	bf28      	it	cs
 8000cae:	2304      	movcs	r3, #4
 8000cb0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000cb2:	69fb      	ldr	r3, [r7, #28]
 8000cb4:	3304      	adds	r3, #4
 8000cb6:	2b06      	cmp	r3, #6
 8000cb8:	d902      	bls.n	8000cc0 <NVIC_EncodePriority+0x30>
 8000cba:	69fb      	ldr	r3, [r7, #28]
 8000cbc:	3b03      	subs	r3, #3
 8000cbe:	e000      	b.n	8000cc2 <NVIC_EncodePriority+0x32>
 8000cc0:	2300      	movs	r3, #0
 8000cc2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000cc4:	f04f 32ff 	mov.w	r2, #4294967295
 8000cc8:	69bb      	ldr	r3, [r7, #24]
 8000cca:	fa02 f303 	lsl.w	r3, r2, r3
 8000cce:	43da      	mvns	r2, r3
 8000cd0:	68bb      	ldr	r3, [r7, #8]
 8000cd2:	401a      	ands	r2, r3
 8000cd4:	697b      	ldr	r3, [r7, #20]
 8000cd6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000cd8:	f04f 31ff 	mov.w	r1, #4294967295
 8000cdc:	697b      	ldr	r3, [r7, #20]
 8000cde:	fa01 f303 	lsl.w	r3, r1, r3
 8000ce2:	43d9      	mvns	r1, r3
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ce8:	4313      	orrs	r3, r2
         );
}
 8000cea:	4618      	mov	r0, r3
 8000cec:	3724      	adds	r7, #36	@ 0x24
 8000cee:	46bd      	mov	sp, r7
 8000cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf4:	4770      	bx	lr
	...

08000cf8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000cf8:	b580      	push	{r7, lr}
 8000cfa:	b082      	sub	sp, #8
 8000cfc:	af00      	add	r7, sp, #0
 8000cfe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	3b01      	subs	r3, #1
 8000d04:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000d08:	d301      	bcc.n	8000d0e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000d0a:	2301      	movs	r3, #1
 8000d0c:	e00f      	b.n	8000d2e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000d0e:	4a0a      	ldr	r2, [pc, #40]	@ (8000d38 <SysTick_Config+0x40>)
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	3b01      	subs	r3, #1
 8000d14:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000d16:	210f      	movs	r1, #15
 8000d18:	f04f 30ff 	mov.w	r0, #4294967295
 8000d1c:	f7ff ff8e 	bl	8000c3c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000d20:	4b05      	ldr	r3, [pc, #20]	@ (8000d38 <SysTick_Config+0x40>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000d26:	4b04      	ldr	r3, [pc, #16]	@ (8000d38 <SysTick_Config+0x40>)
 8000d28:	2207      	movs	r2, #7
 8000d2a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000d2c:	2300      	movs	r3, #0
}
 8000d2e:	4618      	mov	r0, r3
 8000d30:	3708      	adds	r7, #8
 8000d32:	46bd      	mov	sp, r7
 8000d34:	bd80      	pop	{r7, pc}
 8000d36:	bf00      	nop
 8000d38:	e000e010 	.word	0xe000e010

08000d3c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d3c:	b580      	push	{r7, lr}
 8000d3e:	b082      	sub	sp, #8
 8000d40:	af00      	add	r7, sp, #0
 8000d42:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000d44:	6878      	ldr	r0, [r7, #4]
 8000d46:	f7ff ff47 	bl	8000bd8 <__NVIC_SetPriorityGrouping>
}
 8000d4a:	bf00      	nop
 8000d4c:	3708      	adds	r7, #8
 8000d4e:	46bd      	mov	sp, r7
 8000d50:	bd80      	pop	{r7, pc}

08000d52 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d52:	b580      	push	{r7, lr}
 8000d54:	b086      	sub	sp, #24
 8000d56:	af00      	add	r7, sp, #0
 8000d58:	4603      	mov	r3, r0
 8000d5a:	60b9      	str	r1, [r7, #8]
 8000d5c:	607a      	str	r2, [r7, #4]
 8000d5e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000d60:	2300      	movs	r3, #0
 8000d62:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000d64:	f7ff ff5c 	bl	8000c20 <__NVIC_GetPriorityGrouping>
 8000d68:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000d6a:	687a      	ldr	r2, [r7, #4]
 8000d6c:	68b9      	ldr	r1, [r7, #8]
 8000d6e:	6978      	ldr	r0, [r7, #20]
 8000d70:	f7ff ff8e 	bl	8000c90 <NVIC_EncodePriority>
 8000d74:	4602      	mov	r2, r0
 8000d76:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000d7a:	4611      	mov	r1, r2
 8000d7c:	4618      	mov	r0, r3
 8000d7e:	f7ff ff5d 	bl	8000c3c <__NVIC_SetPriority>
}
 8000d82:	bf00      	nop
 8000d84:	3718      	adds	r7, #24
 8000d86:	46bd      	mov	sp, r7
 8000d88:	bd80      	pop	{r7, pc}

08000d8a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000d8a:	b580      	push	{r7, lr}
 8000d8c:	b082      	sub	sp, #8
 8000d8e:	af00      	add	r7, sp, #0
 8000d90:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000d92:	6878      	ldr	r0, [r7, #4]
 8000d94:	f7ff ffb0 	bl	8000cf8 <SysTick_Config>
 8000d98:	4603      	mov	r3, r0
}
 8000d9a:	4618      	mov	r0, r3
 8000d9c:	3708      	adds	r7, #8
 8000d9e:	46bd      	mov	sp, r7
 8000da0:	bd80      	pop	{r7, pc}
	...

08000da4 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8000da4:	b480      	push	{r7}
 8000da6:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8000da8:	4b04      	ldr	r3, [pc, #16]	@ (8000dbc <HAL_PWREx_GetVoltageRange+0x18>)
 8000daa:	681b      	ldr	r3, [r3, #0]
 8000dac:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8000db0:	4618      	mov	r0, r3
 8000db2:	46bd      	mov	sp, r7
 8000db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db8:	4770      	bx	lr
 8000dba:	bf00      	nop
 8000dbc:	40007000 	.word	0x40007000

08000dc0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8000dc0:	b480      	push	{r7}
 8000dc2:	b085      	sub	sp, #20
 8000dc4:	af00      	add	r7, sp, #0
 8000dc6:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000dce:	d130      	bne.n	8000e32 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8000dd0:	4b23      	ldr	r3, [pc, #140]	@ (8000e60 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000dd2:	681b      	ldr	r3, [r3, #0]
 8000dd4:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8000dd8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000ddc:	d038      	beq.n	8000e50 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8000dde:	4b20      	ldr	r3, [pc, #128]	@ (8000e60 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000de0:	681b      	ldr	r3, [r3, #0]
 8000de2:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8000de6:	4a1e      	ldr	r2, [pc, #120]	@ (8000e60 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000de8:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000dec:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8000dee:	4b1d      	ldr	r3, [pc, #116]	@ (8000e64 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8000df0:	681b      	ldr	r3, [r3, #0]
 8000df2:	2232      	movs	r2, #50	@ 0x32
 8000df4:	fb02 f303 	mul.w	r3, r2, r3
 8000df8:	4a1b      	ldr	r2, [pc, #108]	@ (8000e68 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8000dfa:	fba2 2303 	umull	r2, r3, r2, r3
 8000dfe:	0c9b      	lsrs	r3, r3, #18
 8000e00:	3301      	adds	r3, #1
 8000e02:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000e04:	e002      	b.n	8000e0c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8000e06:	68fb      	ldr	r3, [r7, #12]
 8000e08:	3b01      	subs	r3, #1
 8000e0a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000e0c:	4b14      	ldr	r3, [pc, #80]	@ (8000e60 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000e0e:	695b      	ldr	r3, [r3, #20]
 8000e10:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000e14:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000e18:	d102      	bne.n	8000e20 <HAL_PWREx_ControlVoltageScaling+0x60>
 8000e1a:	68fb      	ldr	r3, [r7, #12]
 8000e1c:	2b00      	cmp	r3, #0
 8000e1e:	d1f2      	bne.n	8000e06 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000e20:	4b0f      	ldr	r3, [pc, #60]	@ (8000e60 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000e22:	695b      	ldr	r3, [r3, #20]
 8000e24:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000e28:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000e2c:	d110      	bne.n	8000e50 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8000e2e:	2303      	movs	r3, #3
 8000e30:	e00f      	b.n	8000e52 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8000e32:	4b0b      	ldr	r3, [pc, #44]	@ (8000e60 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000e34:	681b      	ldr	r3, [r3, #0]
 8000e36:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8000e3a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000e3e:	d007      	beq.n	8000e50 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8000e40:	4b07      	ldr	r3, [pc, #28]	@ (8000e60 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000e42:	681b      	ldr	r3, [r3, #0]
 8000e44:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8000e48:	4a05      	ldr	r2, [pc, #20]	@ (8000e60 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000e4a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000e4e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8000e50:	2300      	movs	r3, #0
}
 8000e52:	4618      	mov	r0, r3
 8000e54:	3714      	adds	r7, #20
 8000e56:	46bd      	mov	sp, r7
 8000e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e5c:	4770      	bx	lr
 8000e5e:	bf00      	nop
 8000e60:	40007000 	.word	0x40007000
 8000e64:	20000004 	.word	0x20000004
 8000e68:	431bde83 	.word	0x431bde83

08000e6c <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000e6c:	b580      	push	{r7, lr}
 8000e6e:	b088      	sub	sp, #32
 8000e70:	af00      	add	r7, sp, #0
 8000e72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	2b00      	cmp	r3, #0
 8000e78:	d101      	bne.n	8000e7e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000e7a:	2301      	movs	r3, #1
 8000e7c:	e3ca      	b.n	8001614 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000e7e:	4b97      	ldr	r3, [pc, #604]	@ (80010dc <HAL_RCC_OscConfig+0x270>)
 8000e80:	689b      	ldr	r3, [r3, #8]
 8000e82:	f003 030c 	and.w	r3, r3, #12
 8000e86:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000e88:	4b94      	ldr	r3, [pc, #592]	@ (80010dc <HAL_RCC_OscConfig+0x270>)
 8000e8a:	68db      	ldr	r3, [r3, #12]
 8000e8c:	f003 0303 	and.w	r3, r3, #3
 8000e90:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	681b      	ldr	r3, [r3, #0]
 8000e96:	f003 0310 	and.w	r3, r3, #16
 8000e9a:	2b00      	cmp	r3, #0
 8000e9c:	f000 80e4 	beq.w	8001068 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8000ea0:	69bb      	ldr	r3, [r7, #24]
 8000ea2:	2b00      	cmp	r3, #0
 8000ea4:	d007      	beq.n	8000eb6 <HAL_RCC_OscConfig+0x4a>
 8000ea6:	69bb      	ldr	r3, [r7, #24]
 8000ea8:	2b0c      	cmp	r3, #12
 8000eaa:	f040 808b 	bne.w	8000fc4 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8000eae:	697b      	ldr	r3, [r7, #20]
 8000eb0:	2b01      	cmp	r3, #1
 8000eb2:	f040 8087 	bne.w	8000fc4 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000eb6:	4b89      	ldr	r3, [pc, #548]	@ (80010dc <HAL_RCC_OscConfig+0x270>)
 8000eb8:	681b      	ldr	r3, [r3, #0]
 8000eba:	f003 0302 	and.w	r3, r3, #2
 8000ebe:	2b00      	cmp	r3, #0
 8000ec0:	d005      	beq.n	8000ece <HAL_RCC_OscConfig+0x62>
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	699b      	ldr	r3, [r3, #24]
 8000ec6:	2b00      	cmp	r3, #0
 8000ec8:	d101      	bne.n	8000ece <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8000eca:	2301      	movs	r3, #1
 8000ecc:	e3a2      	b.n	8001614 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	6a1a      	ldr	r2, [r3, #32]
 8000ed2:	4b82      	ldr	r3, [pc, #520]	@ (80010dc <HAL_RCC_OscConfig+0x270>)
 8000ed4:	681b      	ldr	r3, [r3, #0]
 8000ed6:	f003 0308 	and.w	r3, r3, #8
 8000eda:	2b00      	cmp	r3, #0
 8000edc:	d004      	beq.n	8000ee8 <HAL_RCC_OscConfig+0x7c>
 8000ede:	4b7f      	ldr	r3, [pc, #508]	@ (80010dc <HAL_RCC_OscConfig+0x270>)
 8000ee0:	681b      	ldr	r3, [r3, #0]
 8000ee2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8000ee6:	e005      	b.n	8000ef4 <HAL_RCC_OscConfig+0x88>
 8000ee8:	4b7c      	ldr	r3, [pc, #496]	@ (80010dc <HAL_RCC_OscConfig+0x270>)
 8000eea:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000eee:	091b      	lsrs	r3, r3, #4
 8000ef0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8000ef4:	4293      	cmp	r3, r2
 8000ef6:	d223      	bcs.n	8000f40 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	6a1b      	ldr	r3, [r3, #32]
 8000efc:	4618      	mov	r0, r3
 8000efe:	f000 fd1d 	bl	800193c <RCC_SetFlashLatencyFromMSIRange>
 8000f02:	4603      	mov	r3, r0
 8000f04:	2b00      	cmp	r3, #0
 8000f06:	d001      	beq.n	8000f0c <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8000f08:	2301      	movs	r3, #1
 8000f0a:	e383      	b.n	8001614 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000f0c:	4b73      	ldr	r3, [pc, #460]	@ (80010dc <HAL_RCC_OscConfig+0x270>)
 8000f0e:	681b      	ldr	r3, [r3, #0]
 8000f10:	4a72      	ldr	r2, [pc, #456]	@ (80010dc <HAL_RCC_OscConfig+0x270>)
 8000f12:	f043 0308 	orr.w	r3, r3, #8
 8000f16:	6013      	str	r3, [r2, #0]
 8000f18:	4b70      	ldr	r3, [pc, #448]	@ (80010dc <HAL_RCC_OscConfig+0x270>)
 8000f1a:	681b      	ldr	r3, [r3, #0]
 8000f1c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	6a1b      	ldr	r3, [r3, #32]
 8000f24:	496d      	ldr	r1, [pc, #436]	@ (80010dc <HAL_RCC_OscConfig+0x270>)
 8000f26:	4313      	orrs	r3, r2
 8000f28:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000f2a:	4b6c      	ldr	r3, [pc, #432]	@ (80010dc <HAL_RCC_OscConfig+0x270>)
 8000f2c:	685b      	ldr	r3, [r3, #4]
 8000f2e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	69db      	ldr	r3, [r3, #28]
 8000f36:	021b      	lsls	r3, r3, #8
 8000f38:	4968      	ldr	r1, [pc, #416]	@ (80010dc <HAL_RCC_OscConfig+0x270>)
 8000f3a:	4313      	orrs	r3, r2
 8000f3c:	604b      	str	r3, [r1, #4]
 8000f3e:	e025      	b.n	8000f8c <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000f40:	4b66      	ldr	r3, [pc, #408]	@ (80010dc <HAL_RCC_OscConfig+0x270>)
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	4a65      	ldr	r2, [pc, #404]	@ (80010dc <HAL_RCC_OscConfig+0x270>)
 8000f46:	f043 0308 	orr.w	r3, r3, #8
 8000f4a:	6013      	str	r3, [r2, #0]
 8000f4c:	4b63      	ldr	r3, [pc, #396]	@ (80010dc <HAL_RCC_OscConfig+0x270>)
 8000f4e:	681b      	ldr	r3, [r3, #0]
 8000f50:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	6a1b      	ldr	r3, [r3, #32]
 8000f58:	4960      	ldr	r1, [pc, #384]	@ (80010dc <HAL_RCC_OscConfig+0x270>)
 8000f5a:	4313      	orrs	r3, r2
 8000f5c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000f5e:	4b5f      	ldr	r3, [pc, #380]	@ (80010dc <HAL_RCC_OscConfig+0x270>)
 8000f60:	685b      	ldr	r3, [r3, #4]
 8000f62:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	69db      	ldr	r3, [r3, #28]
 8000f6a:	021b      	lsls	r3, r3, #8
 8000f6c:	495b      	ldr	r1, [pc, #364]	@ (80010dc <HAL_RCC_OscConfig+0x270>)
 8000f6e:	4313      	orrs	r3, r2
 8000f70:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8000f72:	69bb      	ldr	r3, [r7, #24]
 8000f74:	2b00      	cmp	r3, #0
 8000f76:	d109      	bne.n	8000f8c <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	6a1b      	ldr	r3, [r3, #32]
 8000f7c:	4618      	mov	r0, r3
 8000f7e:	f000 fcdd 	bl	800193c <RCC_SetFlashLatencyFromMSIRange>
 8000f82:	4603      	mov	r3, r0
 8000f84:	2b00      	cmp	r3, #0
 8000f86:	d001      	beq.n	8000f8c <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8000f88:	2301      	movs	r3, #1
 8000f8a:	e343      	b.n	8001614 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8000f8c:	f000 fc4a 	bl	8001824 <HAL_RCC_GetSysClockFreq>
 8000f90:	4602      	mov	r2, r0
 8000f92:	4b52      	ldr	r3, [pc, #328]	@ (80010dc <HAL_RCC_OscConfig+0x270>)
 8000f94:	689b      	ldr	r3, [r3, #8]
 8000f96:	091b      	lsrs	r3, r3, #4
 8000f98:	f003 030f 	and.w	r3, r3, #15
 8000f9c:	4950      	ldr	r1, [pc, #320]	@ (80010e0 <HAL_RCC_OscConfig+0x274>)
 8000f9e:	5ccb      	ldrb	r3, [r1, r3]
 8000fa0:	f003 031f 	and.w	r3, r3, #31
 8000fa4:	fa22 f303 	lsr.w	r3, r2, r3
 8000fa8:	4a4e      	ldr	r2, [pc, #312]	@ (80010e4 <HAL_RCC_OscConfig+0x278>)
 8000faa:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8000fac:	4b4e      	ldr	r3, [pc, #312]	@ (80010e8 <HAL_RCC_OscConfig+0x27c>)
 8000fae:	681b      	ldr	r3, [r3, #0]
 8000fb0:	4618      	mov	r0, r3
 8000fb2:	f7ff fdb5 	bl	8000b20 <HAL_InitTick>
 8000fb6:	4603      	mov	r3, r0
 8000fb8:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8000fba:	7bfb      	ldrb	r3, [r7, #15]
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d052      	beq.n	8001066 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8000fc0:	7bfb      	ldrb	r3, [r7, #15]
 8000fc2:	e327      	b.n	8001614 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	699b      	ldr	r3, [r3, #24]
 8000fc8:	2b00      	cmp	r3, #0
 8000fca:	d032      	beq.n	8001032 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8000fcc:	4b43      	ldr	r3, [pc, #268]	@ (80010dc <HAL_RCC_OscConfig+0x270>)
 8000fce:	681b      	ldr	r3, [r3, #0]
 8000fd0:	4a42      	ldr	r2, [pc, #264]	@ (80010dc <HAL_RCC_OscConfig+0x270>)
 8000fd2:	f043 0301 	orr.w	r3, r3, #1
 8000fd6:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8000fd8:	f7ff fdf2 	bl	8000bc0 <HAL_GetTick>
 8000fdc:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8000fde:	e008      	b.n	8000ff2 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000fe0:	f7ff fdee 	bl	8000bc0 <HAL_GetTick>
 8000fe4:	4602      	mov	r2, r0
 8000fe6:	693b      	ldr	r3, [r7, #16]
 8000fe8:	1ad3      	subs	r3, r2, r3
 8000fea:	2b02      	cmp	r3, #2
 8000fec:	d901      	bls.n	8000ff2 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8000fee:	2303      	movs	r3, #3
 8000ff0:	e310      	b.n	8001614 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8000ff2:	4b3a      	ldr	r3, [pc, #232]	@ (80010dc <HAL_RCC_OscConfig+0x270>)
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	f003 0302 	and.w	r3, r3, #2
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	d0f0      	beq.n	8000fe0 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000ffe:	4b37      	ldr	r3, [pc, #220]	@ (80010dc <HAL_RCC_OscConfig+0x270>)
 8001000:	681b      	ldr	r3, [r3, #0]
 8001002:	4a36      	ldr	r2, [pc, #216]	@ (80010dc <HAL_RCC_OscConfig+0x270>)
 8001004:	f043 0308 	orr.w	r3, r3, #8
 8001008:	6013      	str	r3, [r2, #0]
 800100a:	4b34      	ldr	r3, [pc, #208]	@ (80010dc <HAL_RCC_OscConfig+0x270>)
 800100c:	681b      	ldr	r3, [r3, #0]
 800100e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	6a1b      	ldr	r3, [r3, #32]
 8001016:	4931      	ldr	r1, [pc, #196]	@ (80010dc <HAL_RCC_OscConfig+0x270>)
 8001018:	4313      	orrs	r3, r2
 800101a:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800101c:	4b2f      	ldr	r3, [pc, #188]	@ (80010dc <HAL_RCC_OscConfig+0x270>)
 800101e:	685b      	ldr	r3, [r3, #4]
 8001020:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	69db      	ldr	r3, [r3, #28]
 8001028:	021b      	lsls	r3, r3, #8
 800102a:	492c      	ldr	r1, [pc, #176]	@ (80010dc <HAL_RCC_OscConfig+0x270>)
 800102c:	4313      	orrs	r3, r2
 800102e:	604b      	str	r3, [r1, #4]
 8001030:	e01a      	b.n	8001068 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001032:	4b2a      	ldr	r3, [pc, #168]	@ (80010dc <HAL_RCC_OscConfig+0x270>)
 8001034:	681b      	ldr	r3, [r3, #0]
 8001036:	4a29      	ldr	r2, [pc, #164]	@ (80010dc <HAL_RCC_OscConfig+0x270>)
 8001038:	f023 0301 	bic.w	r3, r3, #1
 800103c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800103e:	f7ff fdbf 	bl	8000bc0 <HAL_GetTick>
 8001042:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001044:	e008      	b.n	8001058 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001046:	f7ff fdbb 	bl	8000bc0 <HAL_GetTick>
 800104a:	4602      	mov	r2, r0
 800104c:	693b      	ldr	r3, [r7, #16]
 800104e:	1ad3      	subs	r3, r2, r3
 8001050:	2b02      	cmp	r3, #2
 8001052:	d901      	bls.n	8001058 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8001054:	2303      	movs	r3, #3
 8001056:	e2dd      	b.n	8001614 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001058:	4b20      	ldr	r3, [pc, #128]	@ (80010dc <HAL_RCC_OscConfig+0x270>)
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	f003 0302 	and.w	r3, r3, #2
 8001060:	2b00      	cmp	r3, #0
 8001062:	d1f0      	bne.n	8001046 <HAL_RCC_OscConfig+0x1da>
 8001064:	e000      	b.n	8001068 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001066:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	f003 0301 	and.w	r3, r3, #1
 8001070:	2b00      	cmp	r3, #0
 8001072:	d074      	beq.n	800115e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001074:	69bb      	ldr	r3, [r7, #24]
 8001076:	2b08      	cmp	r3, #8
 8001078:	d005      	beq.n	8001086 <HAL_RCC_OscConfig+0x21a>
 800107a:	69bb      	ldr	r3, [r7, #24]
 800107c:	2b0c      	cmp	r3, #12
 800107e:	d10e      	bne.n	800109e <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001080:	697b      	ldr	r3, [r7, #20]
 8001082:	2b03      	cmp	r3, #3
 8001084:	d10b      	bne.n	800109e <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001086:	4b15      	ldr	r3, [pc, #84]	@ (80010dc <HAL_RCC_OscConfig+0x270>)
 8001088:	681b      	ldr	r3, [r3, #0]
 800108a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800108e:	2b00      	cmp	r3, #0
 8001090:	d064      	beq.n	800115c <HAL_RCC_OscConfig+0x2f0>
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	685b      	ldr	r3, [r3, #4]
 8001096:	2b00      	cmp	r3, #0
 8001098:	d160      	bne.n	800115c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800109a:	2301      	movs	r3, #1
 800109c:	e2ba      	b.n	8001614 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	685b      	ldr	r3, [r3, #4]
 80010a2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80010a6:	d106      	bne.n	80010b6 <HAL_RCC_OscConfig+0x24a>
 80010a8:	4b0c      	ldr	r3, [pc, #48]	@ (80010dc <HAL_RCC_OscConfig+0x270>)
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	4a0b      	ldr	r2, [pc, #44]	@ (80010dc <HAL_RCC_OscConfig+0x270>)
 80010ae:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80010b2:	6013      	str	r3, [r2, #0]
 80010b4:	e026      	b.n	8001104 <HAL_RCC_OscConfig+0x298>
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	685b      	ldr	r3, [r3, #4]
 80010ba:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80010be:	d115      	bne.n	80010ec <HAL_RCC_OscConfig+0x280>
 80010c0:	4b06      	ldr	r3, [pc, #24]	@ (80010dc <HAL_RCC_OscConfig+0x270>)
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	4a05      	ldr	r2, [pc, #20]	@ (80010dc <HAL_RCC_OscConfig+0x270>)
 80010c6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80010ca:	6013      	str	r3, [r2, #0]
 80010cc:	4b03      	ldr	r3, [pc, #12]	@ (80010dc <HAL_RCC_OscConfig+0x270>)
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	4a02      	ldr	r2, [pc, #8]	@ (80010dc <HAL_RCC_OscConfig+0x270>)
 80010d2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80010d6:	6013      	str	r3, [r2, #0]
 80010d8:	e014      	b.n	8001104 <HAL_RCC_OscConfig+0x298>
 80010da:	bf00      	nop
 80010dc:	40021000 	.word	0x40021000
 80010e0:	08002d54 	.word	0x08002d54
 80010e4:	20000004 	.word	0x20000004
 80010e8:	20000008 	.word	0x20000008
 80010ec:	4ba0      	ldr	r3, [pc, #640]	@ (8001370 <HAL_RCC_OscConfig+0x504>)
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	4a9f      	ldr	r2, [pc, #636]	@ (8001370 <HAL_RCC_OscConfig+0x504>)
 80010f2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80010f6:	6013      	str	r3, [r2, #0]
 80010f8:	4b9d      	ldr	r3, [pc, #628]	@ (8001370 <HAL_RCC_OscConfig+0x504>)
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	4a9c      	ldr	r2, [pc, #624]	@ (8001370 <HAL_RCC_OscConfig+0x504>)
 80010fe:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001102:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	685b      	ldr	r3, [r3, #4]
 8001108:	2b00      	cmp	r3, #0
 800110a:	d013      	beq.n	8001134 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800110c:	f7ff fd58 	bl	8000bc0 <HAL_GetTick>
 8001110:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001112:	e008      	b.n	8001126 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001114:	f7ff fd54 	bl	8000bc0 <HAL_GetTick>
 8001118:	4602      	mov	r2, r0
 800111a:	693b      	ldr	r3, [r7, #16]
 800111c:	1ad3      	subs	r3, r2, r3
 800111e:	2b64      	cmp	r3, #100	@ 0x64
 8001120:	d901      	bls.n	8001126 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8001122:	2303      	movs	r3, #3
 8001124:	e276      	b.n	8001614 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001126:	4b92      	ldr	r3, [pc, #584]	@ (8001370 <HAL_RCC_OscConfig+0x504>)
 8001128:	681b      	ldr	r3, [r3, #0]
 800112a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800112e:	2b00      	cmp	r3, #0
 8001130:	d0f0      	beq.n	8001114 <HAL_RCC_OscConfig+0x2a8>
 8001132:	e014      	b.n	800115e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001134:	f7ff fd44 	bl	8000bc0 <HAL_GetTick>
 8001138:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800113a:	e008      	b.n	800114e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800113c:	f7ff fd40 	bl	8000bc0 <HAL_GetTick>
 8001140:	4602      	mov	r2, r0
 8001142:	693b      	ldr	r3, [r7, #16]
 8001144:	1ad3      	subs	r3, r2, r3
 8001146:	2b64      	cmp	r3, #100	@ 0x64
 8001148:	d901      	bls.n	800114e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800114a:	2303      	movs	r3, #3
 800114c:	e262      	b.n	8001614 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800114e:	4b88      	ldr	r3, [pc, #544]	@ (8001370 <HAL_RCC_OscConfig+0x504>)
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001156:	2b00      	cmp	r3, #0
 8001158:	d1f0      	bne.n	800113c <HAL_RCC_OscConfig+0x2d0>
 800115a:	e000      	b.n	800115e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800115c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	f003 0302 	and.w	r3, r3, #2
 8001166:	2b00      	cmp	r3, #0
 8001168:	d060      	beq.n	800122c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800116a:	69bb      	ldr	r3, [r7, #24]
 800116c:	2b04      	cmp	r3, #4
 800116e:	d005      	beq.n	800117c <HAL_RCC_OscConfig+0x310>
 8001170:	69bb      	ldr	r3, [r7, #24]
 8001172:	2b0c      	cmp	r3, #12
 8001174:	d119      	bne.n	80011aa <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001176:	697b      	ldr	r3, [r7, #20]
 8001178:	2b02      	cmp	r3, #2
 800117a:	d116      	bne.n	80011aa <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800117c:	4b7c      	ldr	r3, [pc, #496]	@ (8001370 <HAL_RCC_OscConfig+0x504>)
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001184:	2b00      	cmp	r3, #0
 8001186:	d005      	beq.n	8001194 <HAL_RCC_OscConfig+0x328>
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	68db      	ldr	r3, [r3, #12]
 800118c:	2b00      	cmp	r3, #0
 800118e:	d101      	bne.n	8001194 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8001190:	2301      	movs	r3, #1
 8001192:	e23f      	b.n	8001614 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001194:	4b76      	ldr	r3, [pc, #472]	@ (8001370 <HAL_RCC_OscConfig+0x504>)
 8001196:	685b      	ldr	r3, [r3, #4]
 8001198:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	691b      	ldr	r3, [r3, #16]
 80011a0:	061b      	lsls	r3, r3, #24
 80011a2:	4973      	ldr	r1, [pc, #460]	@ (8001370 <HAL_RCC_OscConfig+0x504>)
 80011a4:	4313      	orrs	r3, r2
 80011a6:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80011a8:	e040      	b.n	800122c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	68db      	ldr	r3, [r3, #12]
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d023      	beq.n	80011fa <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80011b2:	4b6f      	ldr	r3, [pc, #444]	@ (8001370 <HAL_RCC_OscConfig+0x504>)
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	4a6e      	ldr	r2, [pc, #440]	@ (8001370 <HAL_RCC_OscConfig+0x504>)
 80011b8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80011bc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80011be:	f7ff fcff 	bl	8000bc0 <HAL_GetTick>
 80011c2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80011c4:	e008      	b.n	80011d8 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80011c6:	f7ff fcfb 	bl	8000bc0 <HAL_GetTick>
 80011ca:	4602      	mov	r2, r0
 80011cc:	693b      	ldr	r3, [r7, #16]
 80011ce:	1ad3      	subs	r3, r2, r3
 80011d0:	2b02      	cmp	r3, #2
 80011d2:	d901      	bls.n	80011d8 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80011d4:	2303      	movs	r3, #3
 80011d6:	e21d      	b.n	8001614 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80011d8:	4b65      	ldr	r3, [pc, #404]	@ (8001370 <HAL_RCC_OscConfig+0x504>)
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80011e0:	2b00      	cmp	r3, #0
 80011e2:	d0f0      	beq.n	80011c6 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80011e4:	4b62      	ldr	r3, [pc, #392]	@ (8001370 <HAL_RCC_OscConfig+0x504>)
 80011e6:	685b      	ldr	r3, [r3, #4]
 80011e8:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	691b      	ldr	r3, [r3, #16]
 80011f0:	061b      	lsls	r3, r3, #24
 80011f2:	495f      	ldr	r1, [pc, #380]	@ (8001370 <HAL_RCC_OscConfig+0x504>)
 80011f4:	4313      	orrs	r3, r2
 80011f6:	604b      	str	r3, [r1, #4]
 80011f8:	e018      	b.n	800122c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80011fa:	4b5d      	ldr	r3, [pc, #372]	@ (8001370 <HAL_RCC_OscConfig+0x504>)
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	4a5c      	ldr	r2, [pc, #368]	@ (8001370 <HAL_RCC_OscConfig+0x504>)
 8001200:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001204:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001206:	f7ff fcdb 	bl	8000bc0 <HAL_GetTick>
 800120a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800120c:	e008      	b.n	8001220 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800120e:	f7ff fcd7 	bl	8000bc0 <HAL_GetTick>
 8001212:	4602      	mov	r2, r0
 8001214:	693b      	ldr	r3, [r7, #16]
 8001216:	1ad3      	subs	r3, r2, r3
 8001218:	2b02      	cmp	r3, #2
 800121a:	d901      	bls.n	8001220 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800121c:	2303      	movs	r3, #3
 800121e:	e1f9      	b.n	8001614 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001220:	4b53      	ldr	r3, [pc, #332]	@ (8001370 <HAL_RCC_OscConfig+0x504>)
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001228:	2b00      	cmp	r3, #0
 800122a:	d1f0      	bne.n	800120e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	f003 0308 	and.w	r3, r3, #8
 8001234:	2b00      	cmp	r3, #0
 8001236:	d03c      	beq.n	80012b2 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	695b      	ldr	r3, [r3, #20]
 800123c:	2b00      	cmp	r3, #0
 800123e:	d01c      	beq.n	800127a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001240:	4b4b      	ldr	r3, [pc, #300]	@ (8001370 <HAL_RCC_OscConfig+0x504>)
 8001242:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001246:	4a4a      	ldr	r2, [pc, #296]	@ (8001370 <HAL_RCC_OscConfig+0x504>)
 8001248:	f043 0301 	orr.w	r3, r3, #1
 800124c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001250:	f7ff fcb6 	bl	8000bc0 <HAL_GetTick>
 8001254:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001256:	e008      	b.n	800126a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001258:	f7ff fcb2 	bl	8000bc0 <HAL_GetTick>
 800125c:	4602      	mov	r2, r0
 800125e:	693b      	ldr	r3, [r7, #16]
 8001260:	1ad3      	subs	r3, r2, r3
 8001262:	2b02      	cmp	r3, #2
 8001264:	d901      	bls.n	800126a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8001266:	2303      	movs	r3, #3
 8001268:	e1d4      	b.n	8001614 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800126a:	4b41      	ldr	r3, [pc, #260]	@ (8001370 <HAL_RCC_OscConfig+0x504>)
 800126c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001270:	f003 0302 	and.w	r3, r3, #2
 8001274:	2b00      	cmp	r3, #0
 8001276:	d0ef      	beq.n	8001258 <HAL_RCC_OscConfig+0x3ec>
 8001278:	e01b      	b.n	80012b2 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800127a:	4b3d      	ldr	r3, [pc, #244]	@ (8001370 <HAL_RCC_OscConfig+0x504>)
 800127c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001280:	4a3b      	ldr	r2, [pc, #236]	@ (8001370 <HAL_RCC_OscConfig+0x504>)
 8001282:	f023 0301 	bic.w	r3, r3, #1
 8001286:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800128a:	f7ff fc99 	bl	8000bc0 <HAL_GetTick>
 800128e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001290:	e008      	b.n	80012a4 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001292:	f7ff fc95 	bl	8000bc0 <HAL_GetTick>
 8001296:	4602      	mov	r2, r0
 8001298:	693b      	ldr	r3, [r7, #16]
 800129a:	1ad3      	subs	r3, r2, r3
 800129c:	2b02      	cmp	r3, #2
 800129e:	d901      	bls.n	80012a4 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80012a0:	2303      	movs	r3, #3
 80012a2:	e1b7      	b.n	8001614 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80012a4:	4b32      	ldr	r3, [pc, #200]	@ (8001370 <HAL_RCC_OscConfig+0x504>)
 80012a6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80012aa:	f003 0302 	and.w	r3, r3, #2
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d1ef      	bne.n	8001292 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	f003 0304 	and.w	r3, r3, #4
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	f000 80a6 	beq.w	800140c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80012c0:	2300      	movs	r3, #0
 80012c2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80012c4:	4b2a      	ldr	r3, [pc, #168]	@ (8001370 <HAL_RCC_OscConfig+0x504>)
 80012c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80012c8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d10d      	bne.n	80012ec <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80012d0:	4b27      	ldr	r3, [pc, #156]	@ (8001370 <HAL_RCC_OscConfig+0x504>)
 80012d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80012d4:	4a26      	ldr	r2, [pc, #152]	@ (8001370 <HAL_RCC_OscConfig+0x504>)
 80012d6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80012da:	6593      	str	r3, [r2, #88]	@ 0x58
 80012dc:	4b24      	ldr	r3, [pc, #144]	@ (8001370 <HAL_RCC_OscConfig+0x504>)
 80012de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80012e0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80012e4:	60bb      	str	r3, [r7, #8]
 80012e6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80012e8:	2301      	movs	r3, #1
 80012ea:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80012ec:	4b21      	ldr	r3, [pc, #132]	@ (8001374 <HAL_RCC_OscConfig+0x508>)
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d118      	bne.n	800132a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80012f8:	4b1e      	ldr	r3, [pc, #120]	@ (8001374 <HAL_RCC_OscConfig+0x508>)
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	4a1d      	ldr	r2, [pc, #116]	@ (8001374 <HAL_RCC_OscConfig+0x508>)
 80012fe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001302:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001304:	f7ff fc5c 	bl	8000bc0 <HAL_GetTick>
 8001308:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800130a:	e008      	b.n	800131e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800130c:	f7ff fc58 	bl	8000bc0 <HAL_GetTick>
 8001310:	4602      	mov	r2, r0
 8001312:	693b      	ldr	r3, [r7, #16]
 8001314:	1ad3      	subs	r3, r2, r3
 8001316:	2b02      	cmp	r3, #2
 8001318:	d901      	bls.n	800131e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800131a:	2303      	movs	r3, #3
 800131c:	e17a      	b.n	8001614 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800131e:	4b15      	ldr	r3, [pc, #84]	@ (8001374 <HAL_RCC_OscConfig+0x508>)
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001326:	2b00      	cmp	r3, #0
 8001328:	d0f0      	beq.n	800130c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	689b      	ldr	r3, [r3, #8]
 800132e:	2b01      	cmp	r3, #1
 8001330:	d108      	bne.n	8001344 <HAL_RCC_OscConfig+0x4d8>
 8001332:	4b0f      	ldr	r3, [pc, #60]	@ (8001370 <HAL_RCC_OscConfig+0x504>)
 8001334:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001338:	4a0d      	ldr	r2, [pc, #52]	@ (8001370 <HAL_RCC_OscConfig+0x504>)
 800133a:	f043 0301 	orr.w	r3, r3, #1
 800133e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001342:	e029      	b.n	8001398 <HAL_RCC_OscConfig+0x52c>
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	689b      	ldr	r3, [r3, #8]
 8001348:	2b05      	cmp	r3, #5
 800134a:	d115      	bne.n	8001378 <HAL_RCC_OscConfig+0x50c>
 800134c:	4b08      	ldr	r3, [pc, #32]	@ (8001370 <HAL_RCC_OscConfig+0x504>)
 800134e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001352:	4a07      	ldr	r2, [pc, #28]	@ (8001370 <HAL_RCC_OscConfig+0x504>)
 8001354:	f043 0304 	orr.w	r3, r3, #4
 8001358:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800135c:	4b04      	ldr	r3, [pc, #16]	@ (8001370 <HAL_RCC_OscConfig+0x504>)
 800135e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001362:	4a03      	ldr	r2, [pc, #12]	@ (8001370 <HAL_RCC_OscConfig+0x504>)
 8001364:	f043 0301 	orr.w	r3, r3, #1
 8001368:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800136c:	e014      	b.n	8001398 <HAL_RCC_OscConfig+0x52c>
 800136e:	bf00      	nop
 8001370:	40021000 	.word	0x40021000
 8001374:	40007000 	.word	0x40007000
 8001378:	4b9c      	ldr	r3, [pc, #624]	@ (80015ec <HAL_RCC_OscConfig+0x780>)
 800137a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800137e:	4a9b      	ldr	r2, [pc, #620]	@ (80015ec <HAL_RCC_OscConfig+0x780>)
 8001380:	f023 0301 	bic.w	r3, r3, #1
 8001384:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001388:	4b98      	ldr	r3, [pc, #608]	@ (80015ec <HAL_RCC_OscConfig+0x780>)
 800138a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800138e:	4a97      	ldr	r2, [pc, #604]	@ (80015ec <HAL_RCC_OscConfig+0x780>)
 8001390:	f023 0304 	bic.w	r3, r3, #4
 8001394:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	689b      	ldr	r3, [r3, #8]
 800139c:	2b00      	cmp	r3, #0
 800139e:	d016      	beq.n	80013ce <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80013a0:	f7ff fc0e 	bl	8000bc0 <HAL_GetTick>
 80013a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80013a6:	e00a      	b.n	80013be <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80013a8:	f7ff fc0a 	bl	8000bc0 <HAL_GetTick>
 80013ac:	4602      	mov	r2, r0
 80013ae:	693b      	ldr	r3, [r7, #16]
 80013b0:	1ad3      	subs	r3, r2, r3
 80013b2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80013b6:	4293      	cmp	r3, r2
 80013b8:	d901      	bls.n	80013be <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80013ba:	2303      	movs	r3, #3
 80013bc:	e12a      	b.n	8001614 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80013be:	4b8b      	ldr	r3, [pc, #556]	@ (80015ec <HAL_RCC_OscConfig+0x780>)
 80013c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80013c4:	f003 0302 	and.w	r3, r3, #2
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d0ed      	beq.n	80013a8 <HAL_RCC_OscConfig+0x53c>
 80013cc:	e015      	b.n	80013fa <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80013ce:	f7ff fbf7 	bl	8000bc0 <HAL_GetTick>
 80013d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80013d4:	e00a      	b.n	80013ec <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80013d6:	f7ff fbf3 	bl	8000bc0 <HAL_GetTick>
 80013da:	4602      	mov	r2, r0
 80013dc:	693b      	ldr	r3, [r7, #16]
 80013de:	1ad3      	subs	r3, r2, r3
 80013e0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80013e4:	4293      	cmp	r3, r2
 80013e6:	d901      	bls.n	80013ec <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80013e8:	2303      	movs	r3, #3
 80013ea:	e113      	b.n	8001614 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80013ec:	4b7f      	ldr	r3, [pc, #508]	@ (80015ec <HAL_RCC_OscConfig+0x780>)
 80013ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80013f2:	f003 0302 	and.w	r3, r3, #2
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d1ed      	bne.n	80013d6 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80013fa:	7ffb      	ldrb	r3, [r7, #31]
 80013fc:	2b01      	cmp	r3, #1
 80013fe:	d105      	bne.n	800140c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001400:	4b7a      	ldr	r3, [pc, #488]	@ (80015ec <HAL_RCC_OscConfig+0x780>)
 8001402:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001404:	4a79      	ldr	r2, [pc, #484]	@ (80015ec <HAL_RCC_OscConfig+0x780>)
 8001406:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800140a:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001410:	2b00      	cmp	r3, #0
 8001412:	f000 80fe 	beq.w	8001612 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800141a:	2b02      	cmp	r3, #2
 800141c:	f040 80d0 	bne.w	80015c0 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8001420:	4b72      	ldr	r3, [pc, #456]	@ (80015ec <HAL_RCC_OscConfig+0x780>)
 8001422:	68db      	ldr	r3, [r3, #12]
 8001424:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001426:	697b      	ldr	r3, [r7, #20]
 8001428:	f003 0203 	and.w	r2, r3, #3
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001430:	429a      	cmp	r2, r3
 8001432:	d130      	bne.n	8001496 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001434:	697b      	ldr	r3, [r7, #20]
 8001436:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800143e:	3b01      	subs	r3, #1
 8001440:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001442:	429a      	cmp	r2, r3
 8001444:	d127      	bne.n	8001496 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001446:	697b      	ldr	r3, [r7, #20]
 8001448:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001450:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001452:	429a      	cmp	r2, r3
 8001454:	d11f      	bne.n	8001496 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001456:	697b      	ldr	r3, [r7, #20]
 8001458:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800145c:	687a      	ldr	r2, [r7, #4]
 800145e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8001460:	2a07      	cmp	r2, #7
 8001462:	bf14      	ite	ne
 8001464:	2201      	movne	r2, #1
 8001466:	2200      	moveq	r2, #0
 8001468:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800146a:	4293      	cmp	r3, r2
 800146c:	d113      	bne.n	8001496 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800146e:	697b      	ldr	r3, [r7, #20]
 8001470:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001478:	085b      	lsrs	r3, r3, #1
 800147a:	3b01      	subs	r3, #1
 800147c:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800147e:	429a      	cmp	r2, r3
 8001480:	d109      	bne.n	8001496 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001482:	697b      	ldr	r3, [r7, #20]
 8001484:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800148c:	085b      	lsrs	r3, r3, #1
 800148e:	3b01      	subs	r3, #1
 8001490:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001492:	429a      	cmp	r2, r3
 8001494:	d06e      	beq.n	8001574 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001496:	69bb      	ldr	r3, [r7, #24]
 8001498:	2b0c      	cmp	r3, #12
 800149a:	d069      	beq.n	8001570 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800149c:	4b53      	ldr	r3, [pc, #332]	@ (80015ec <HAL_RCC_OscConfig+0x780>)
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d105      	bne.n	80014b4 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80014a8:	4b50      	ldr	r3, [pc, #320]	@ (80015ec <HAL_RCC_OscConfig+0x780>)
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80014b0:	2b00      	cmp	r3, #0
 80014b2:	d001      	beq.n	80014b8 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 80014b4:	2301      	movs	r3, #1
 80014b6:	e0ad      	b.n	8001614 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80014b8:	4b4c      	ldr	r3, [pc, #304]	@ (80015ec <HAL_RCC_OscConfig+0x780>)
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	4a4b      	ldr	r2, [pc, #300]	@ (80015ec <HAL_RCC_OscConfig+0x780>)
 80014be:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80014c2:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80014c4:	f7ff fb7c 	bl	8000bc0 <HAL_GetTick>
 80014c8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80014ca:	e008      	b.n	80014de <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80014cc:	f7ff fb78 	bl	8000bc0 <HAL_GetTick>
 80014d0:	4602      	mov	r2, r0
 80014d2:	693b      	ldr	r3, [r7, #16]
 80014d4:	1ad3      	subs	r3, r2, r3
 80014d6:	2b02      	cmp	r3, #2
 80014d8:	d901      	bls.n	80014de <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 80014da:	2303      	movs	r3, #3
 80014dc:	e09a      	b.n	8001614 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80014de:	4b43      	ldr	r3, [pc, #268]	@ (80015ec <HAL_RCC_OscConfig+0x780>)
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d1f0      	bne.n	80014cc <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80014ea:	4b40      	ldr	r3, [pc, #256]	@ (80015ec <HAL_RCC_OscConfig+0x780>)
 80014ec:	68da      	ldr	r2, [r3, #12]
 80014ee:	4b40      	ldr	r3, [pc, #256]	@ (80015f0 <HAL_RCC_OscConfig+0x784>)
 80014f0:	4013      	ands	r3, r2
 80014f2:	687a      	ldr	r2, [r7, #4]
 80014f4:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80014f6:	687a      	ldr	r2, [r7, #4]
 80014f8:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80014fa:	3a01      	subs	r2, #1
 80014fc:	0112      	lsls	r2, r2, #4
 80014fe:	4311      	orrs	r1, r2
 8001500:	687a      	ldr	r2, [r7, #4]
 8001502:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8001504:	0212      	lsls	r2, r2, #8
 8001506:	4311      	orrs	r1, r2
 8001508:	687a      	ldr	r2, [r7, #4]
 800150a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800150c:	0852      	lsrs	r2, r2, #1
 800150e:	3a01      	subs	r2, #1
 8001510:	0552      	lsls	r2, r2, #21
 8001512:	4311      	orrs	r1, r2
 8001514:	687a      	ldr	r2, [r7, #4]
 8001516:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8001518:	0852      	lsrs	r2, r2, #1
 800151a:	3a01      	subs	r2, #1
 800151c:	0652      	lsls	r2, r2, #25
 800151e:	4311      	orrs	r1, r2
 8001520:	687a      	ldr	r2, [r7, #4]
 8001522:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8001524:	0912      	lsrs	r2, r2, #4
 8001526:	0452      	lsls	r2, r2, #17
 8001528:	430a      	orrs	r2, r1
 800152a:	4930      	ldr	r1, [pc, #192]	@ (80015ec <HAL_RCC_OscConfig+0x780>)
 800152c:	4313      	orrs	r3, r2
 800152e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8001530:	4b2e      	ldr	r3, [pc, #184]	@ (80015ec <HAL_RCC_OscConfig+0x780>)
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	4a2d      	ldr	r2, [pc, #180]	@ (80015ec <HAL_RCC_OscConfig+0x780>)
 8001536:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800153a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800153c:	4b2b      	ldr	r3, [pc, #172]	@ (80015ec <HAL_RCC_OscConfig+0x780>)
 800153e:	68db      	ldr	r3, [r3, #12]
 8001540:	4a2a      	ldr	r2, [pc, #168]	@ (80015ec <HAL_RCC_OscConfig+0x780>)
 8001542:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001546:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001548:	f7ff fb3a 	bl	8000bc0 <HAL_GetTick>
 800154c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800154e:	e008      	b.n	8001562 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001550:	f7ff fb36 	bl	8000bc0 <HAL_GetTick>
 8001554:	4602      	mov	r2, r0
 8001556:	693b      	ldr	r3, [r7, #16]
 8001558:	1ad3      	subs	r3, r2, r3
 800155a:	2b02      	cmp	r3, #2
 800155c:	d901      	bls.n	8001562 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 800155e:	2303      	movs	r3, #3
 8001560:	e058      	b.n	8001614 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001562:	4b22      	ldr	r3, [pc, #136]	@ (80015ec <HAL_RCC_OscConfig+0x780>)
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800156a:	2b00      	cmp	r3, #0
 800156c:	d0f0      	beq.n	8001550 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800156e:	e050      	b.n	8001612 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8001570:	2301      	movs	r3, #1
 8001572:	e04f      	b.n	8001614 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001574:	4b1d      	ldr	r3, [pc, #116]	@ (80015ec <HAL_RCC_OscConfig+0x780>)
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800157c:	2b00      	cmp	r3, #0
 800157e:	d148      	bne.n	8001612 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8001580:	4b1a      	ldr	r3, [pc, #104]	@ (80015ec <HAL_RCC_OscConfig+0x780>)
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	4a19      	ldr	r2, [pc, #100]	@ (80015ec <HAL_RCC_OscConfig+0x780>)
 8001586:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800158a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800158c:	4b17      	ldr	r3, [pc, #92]	@ (80015ec <HAL_RCC_OscConfig+0x780>)
 800158e:	68db      	ldr	r3, [r3, #12]
 8001590:	4a16      	ldr	r2, [pc, #88]	@ (80015ec <HAL_RCC_OscConfig+0x780>)
 8001592:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001596:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001598:	f7ff fb12 	bl	8000bc0 <HAL_GetTick>
 800159c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800159e:	e008      	b.n	80015b2 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80015a0:	f7ff fb0e 	bl	8000bc0 <HAL_GetTick>
 80015a4:	4602      	mov	r2, r0
 80015a6:	693b      	ldr	r3, [r7, #16]
 80015a8:	1ad3      	subs	r3, r2, r3
 80015aa:	2b02      	cmp	r3, #2
 80015ac:	d901      	bls.n	80015b2 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 80015ae:	2303      	movs	r3, #3
 80015b0:	e030      	b.n	8001614 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80015b2:	4b0e      	ldr	r3, [pc, #56]	@ (80015ec <HAL_RCC_OscConfig+0x780>)
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d0f0      	beq.n	80015a0 <HAL_RCC_OscConfig+0x734>
 80015be:	e028      	b.n	8001612 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80015c0:	69bb      	ldr	r3, [r7, #24]
 80015c2:	2b0c      	cmp	r3, #12
 80015c4:	d023      	beq.n	800160e <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80015c6:	4b09      	ldr	r3, [pc, #36]	@ (80015ec <HAL_RCC_OscConfig+0x780>)
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	4a08      	ldr	r2, [pc, #32]	@ (80015ec <HAL_RCC_OscConfig+0x780>)
 80015cc:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80015d0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015d2:	f7ff faf5 	bl	8000bc0 <HAL_GetTick>
 80015d6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80015d8:	e00c      	b.n	80015f4 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80015da:	f7ff faf1 	bl	8000bc0 <HAL_GetTick>
 80015de:	4602      	mov	r2, r0
 80015e0:	693b      	ldr	r3, [r7, #16]
 80015e2:	1ad3      	subs	r3, r2, r3
 80015e4:	2b02      	cmp	r3, #2
 80015e6:	d905      	bls.n	80015f4 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 80015e8:	2303      	movs	r3, #3
 80015ea:	e013      	b.n	8001614 <HAL_RCC_OscConfig+0x7a8>
 80015ec:	40021000 	.word	0x40021000
 80015f0:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80015f4:	4b09      	ldr	r3, [pc, #36]	@ (800161c <HAL_RCC_OscConfig+0x7b0>)
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d1ec      	bne.n	80015da <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8001600:	4b06      	ldr	r3, [pc, #24]	@ (800161c <HAL_RCC_OscConfig+0x7b0>)
 8001602:	68da      	ldr	r2, [r3, #12]
 8001604:	4905      	ldr	r1, [pc, #20]	@ (800161c <HAL_RCC_OscConfig+0x7b0>)
 8001606:	4b06      	ldr	r3, [pc, #24]	@ (8001620 <HAL_RCC_OscConfig+0x7b4>)
 8001608:	4013      	ands	r3, r2
 800160a:	60cb      	str	r3, [r1, #12]
 800160c:	e001      	b.n	8001612 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800160e:	2301      	movs	r3, #1
 8001610:	e000      	b.n	8001614 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8001612:	2300      	movs	r3, #0
}
 8001614:	4618      	mov	r0, r3
 8001616:	3720      	adds	r7, #32
 8001618:	46bd      	mov	sp, r7
 800161a:	bd80      	pop	{r7, pc}
 800161c:	40021000 	.word	0x40021000
 8001620:	feeefffc 	.word	0xfeeefffc

08001624 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001624:	b580      	push	{r7, lr}
 8001626:	b084      	sub	sp, #16
 8001628:	af00      	add	r7, sp, #0
 800162a:	6078      	str	r0, [r7, #4]
 800162c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	2b00      	cmp	r3, #0
 8001632:	d101      	bne.n	8001638 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001634:	2301      	movs	r3, #1
 8001636:	e0e7      	b.n	8001808 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001638:	4b75      	ldr	r3, [pc, #468]	@ (8001810 <HAL_RCC_ClockConfig+0x1ec>)
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	f003 0307 	and.w	r3, r3, #7
 8001640:	683a      	ldr	r2, [r7, #0]
 8001642:	429a      	cmp	r2, r3
 8001644:	d910      	bls.n	8001668 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001646:	4b72      	ldr	r3, [pc, #456]	@ (8001810 <HAL_RCC_ClockConfig+0x1ec>)
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	f023 0207 	bic.w	r2, r3, #7
 800164e:	4970      	ldr	r1, [pc, #448]	@ (8001810 <HAL_RCC_ClockConfig+0x1ec>)
 8001650:	683b      	ldr	r3, [r7, #0]
 8001652:	4313      	orrs	r3, r2
 8001654:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001656:	4b6e      	ldr	r3, [pc, #440]	@ (8001810 <HAL_RCC_ClockConfig+0x1ec>)
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	f003 0307 	and.w	r3, r3, #7
 800165e:	683a      	ldr	r2, [r7, #0]
 8001660:	429a      	cmp	r2, r3
 8001662:	d001      	beq.n	8001668 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001664:	2301      	movs	r3, #1
 8001666:	e0cf      	b.n	8001808 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	f003 0302 	and.w	r3, r3, #2
 8001670:	2b00      	cmp	r3, #0
 8001672:	d010      	beq.n	8001696 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	689a      	ldr	r2, [r3, #8]
 8001678:	4b66      	ldr	r3, [pc, #408]	@ (8001814 <HAL_RCC_ClockConfig+0x1f0>)
 800167a:	689b      	ldr	r3, [r3, #8]
 800167c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001680:	429a      	cmp	r2, r3
 8001682:	d908      	bls.n	8001696 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001684:	4b63      	ldr	r3, [pc, #396]	@ (8001814 <HAL_RCC_ClockConfig+0x1f0>)
 8001686:	689b      	ldr	r3, [r3, #8]
 8001688:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	689b      	ldr	r3, [r3, #8]
 8001690:	4960      	ldr	r1, [pc, #384]	@ (8001814 <HAL_RCC_ClockConfig+0x1f0>)
 8001692:	4313      	orrs	r3, r2
 8001694:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	f003 0301 	and.w	r3, r3, #1
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d04c      	beq.n	800173c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	685b      	ldr	r3, [r3, #4]
 80016a6:	2b03      	cmp	r3, #3
 80016a8:	d107      	bne.n	80016ba <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80016aa:	4b5a      	ldr	r3, [pc, #360]	@ (8001814 <HAL_RCC_ClockConfig+0x1f0>)
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d121      	bne.n	80016fa <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80016b6:	2301      	movs	r3, #1
 80016b8:	e0a6      	b.n	8001808 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	685b      	ldr	r3, [r3, #4]
 80016be:	2b02      	cmp	r3, #2
 80016c0:	d107      	bne.n	80016d2 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80016c2:	4b54      	ldr	r3, [pc, #336]	@ (8001814 <HAL_RCC_ClockConfig+0x1f0>)
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d115      	bne.n	80016fa <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80016ce:	2301      	movs	r3, #1
 80016d0:	e09a      	b.n	8001808 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	685b      	ldr	r3, [r3, #4]
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	d107      	bne.n	80016ea <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80016da:	4b4e      	ldr	r3, [pc, #312]	@ (8001814 <HAL_RCC_ClockConfig+0x1f0>)
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	f003 0302 	and.w	r3, r3, #2
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d109      	bne.n	80016fa <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80016e6:	2301      	movs	r3, #1
 80016e8:	e08e      	b.n	8001808 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80016ea:	4b4a      	ldr	r3, [pc, #296]	@ (8001814 <HAL_RCC_ClockConfig+0x1f0>)
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d101      	bne.n	80016fa <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80016f6:	2301      	movs	r3, #1
 80016f8:	e086      	b.n	8001808 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80016fa:	4b46      	ldr	r3, [pc, #280]	@ (8001814 <HAL_RCC_ClockConfig+0x1f0>)
 80016fc:	689b      	ldr	r3, [r3, #8]
 80016fe:	f023 0203 	bic.w	r2, r3, #3
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	685b      	ldr	r3, [r3, #4]
 8001706:	4943      	ldr	r1, [pc, #268]	@ (8001814 <HAL_RCC_ClockConfig+0x1f0>)
 8001708:	4313      	orrs	r3, r2
 800170a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800170c:	f7ff fa58 	bl	8000bc0 <HAL_GetTick>
 8001710:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001712:	e00a      	b.n	800172a <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001714:	f7ff fa54 	bl	8000bc0 <HAL_GetTick>
 8001718:	4602      	mov	r2, r0
 800171a:	68fb      	ldr	r3, [r7, #12]
 800171c:	1ad3      	subs	r3, r2, r3
 800171e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001722:	4293      	cmp	r3, r2
 8001724:	d901      	bls.n	800172a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8001726:	2303      	movs	r3, #3
 8001728:	e06e      	b.n	8001808 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800172a:	4b3a      	ldr	r3, [pc, #232]	@ (8001814 <HAL_RCC_ClockConfig+0x1f0>)
 800172c:	689b      	ldr	r3, [r3, #8]
 800172e:	f003 020c 	and.w	r2, r3, #12
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	685b      	ldr	r3, [r3, #4]
 8001736:	009b      	lsls	r3, r3, #2
 8001738:	429a      	cmp	r2, r3
 800173a:	d1eb      	bne.n	8001714 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	f003 0302 	and.w	r3, r3, #2
 8001744:	2b00      	cmp	r3, #0
 8001746:	d010      	beq.n	800176a <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	689a      	ldr	r2, [r3, #8]
 800174c:	4b31      	ldr	r3, [pc, #196]	@ (8001814 <HAL_RCC_ClockConfig+0x1f0>)
 800174e:	689b      	ldr	r3, [r3, #8]
 8001750:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001754:	429a      	cmp	r2, r3
 8001756:	d208      	bcs.n	800176a <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001758:	4b2e      	ldr	r3, [pc, #184]	@ (8001814 <HAL_RCC_ClockConfig+0x1f0>)
 800175a:	689b      	ldr	r3, [r3, #8]
 800175c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	689b      	ldr	r3, [r3, #8]
 8001764:	492b      	ldr	r1, [pc, #172]	@ (8001814 <HAL_RCC_ClockConfig+0x1f0>)
 8001766:	4313      	orrs	r3, r2
 8001768:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800176a:	4b29      	ldr	r3, [pc, #164]	@ (8001810 <HAL_RCC_ClockConfig+0x1ec>)
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	f003 0307 	and.w	r3, r3, #7
 8001772:	683a      	ldr	r2, [r7, #0]
 8001774:	429a      	cmp	r2, r3
 8001776:	d210      	bcs.n	800179a <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001778:	4b25      	ldr	r3, [pc, #148]	@ (8001810 <HAL_RCC_ClockConfig+0x1ec>)
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	f023 0207 	bic.w	r2, r3, #7
 8001780:	4923      	ldr	r1, [pc, #140]	@ (8001810 <HAL_RCC_ClockConfig+0x1ec>)
 8001782:	683b      	ldr	r3, [r7, #0]
 8001784:	4313      	orrs	r3, r2
 8001786:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001788:	4b21      	ldr	r3, [pc, #132]	@ (8001810 <HAL_RCC_ClockConfig+0x1ec>)
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	f003 0307 	and.w	r3, r3, #7
 8001790:	683a      	ldr	r2, [r7, #0]
 8001792:	429a      	cmp	r2, r3
 8001794:	d001      	beq.n	800179a <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8001796:	2301      	movs	r3, #1
 8001798:	e036      	b.n	8001808 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	f003 0304 	and.w	r3, r3, #4
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	d008      	beq.n	80017b8 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80017a6:	4b1b      	ldr	r3, [pc, #108]	@ (8001814 <HAL_RCC_ClockConfig+0x1f0>)
 80017a8:	689b      	ldr	r3, [r3, #8]
 80017aa:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	68db      	ldr	r3, [r3, #12]
 80017b2:	4918      	ldr	r1, [pc, #96]	@ (8001814 <HAL_RCC_ClockConfig+0x1f0>)
 80017b4:	4313      	orrs	r3, r2
 80017b6:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	f003 0308 	and.w	r3, r3, #8
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	d009      	beq.n	80017d8 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80017c4:	4b13      	ldr	r3, [pc, #76]	@ (8001814 <HAL_RCC_ClockConfig+0x1f0>)
 80017c6:	689b      	ldr	r3, [r3, #8]
 80017c8:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	691b      	ldr	r3, [r3, #16]
 80017d0:	00db      	lsls	r3, r3, #3
 80017d2:	4910      	ldr	r1, [pc, #64]	@ (8001814 <HAL_RCC_ClockConfig+0x1f0>)
 80017d4:	4313      	orrs	r3, r2
 80017d6:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80017d8:	f000 f824 	bl	8001824 <HAL_RCC_GetSysClockFreq>
 80017dc:	4602      	mov	r2, r0
 80017de:	4b0d      	ldr	r3, [pc, #52]	@ (8001814 <HAL_RCC_ClockConfig+0x1f0>)
 80017e0:	689b      	ldr	r3, [r3, #8]
 80017e2:	091b      	lsrs	r3, r3, #4
 80017e4:	f003 030f 	and.w	r3, r3, #15
 80017e8:	490b      	ldr	r1, [pc, #44]	@ (8001818 <HAL_RCC_ClockConfig+0x1f4>)
 80017ea:	5ccb      	ldrb	r3, [r1, r3]
 80017ec:	f003 031f 	and.w	r3, r3, #31
 80017f0:	fa22 f303 	lsr.w	r3, r2, r3
 80017f4:	4a09      	ldr	r2, [pc, #36]	@ (800181c <HAL_RCC_ClockConfig+0x1f8>)
 80017f6:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80017f8:	4b09      	ldr	r3, [pc, #36]	@ (8001820 <HAL_RCC_ClockConfig+0x1fc>)
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	4618      	mov	r0, r3
 80017fe:	f7ff f98f 	bl	8000b20 <HAL_InitTick>
 8001802:	4603      	mov	r3, r0
 8001804:	72fb      	strb	r3, [r7, #11]

  return status;
 8001806:	7afb      	ldrb	r3, [r7, #11]
}
 8001808:	4618      	mov	r0, r3
 800180a:	3710      	adds	r7, #16
 800180c:	46bd      	mov	sp, r7
 800180e:	bd80      	pop	{r7, pc}
 8001810:	40022000 	.word	0x40022000
 8001814:	40021000 	.word	0x40021000
 8001818:	08002d54 	.word	0x08002d54
 800181c:	20000004 	.word	0x20000004
 8001820:	20000008 	.word	0x20000008

08001824 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001824:	b480      	push	{r7}
 8001826:	b089      	sub	sp, #36	@ 0x24
 8001828:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800182a:	2300      	movs	r3, #0
 800182c:	61fb      	str	r3, [r7, #28]
 800182e:	2300      	movs	r3, #0
 8001830:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001832:	4b3e      	ldr	r3, [pc, #248]	@ (800192c <HAL_RCC_GetSysClockFreq+0x108>)
 8001834:	689b      	ldr	r3, [r3, #8]
 8001836:	f003 030c 	and.w	r3, r3, #12
 800183a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800183c:	4b3b      	ldr	r3, [pc, #236]	@ (800192c <HAL_RCC_GetSysClockFreq+0x108>)
 800183e:	68db      	ldr	r3, [r3, #12]
 8001840:	f003 0303 	and.w	r3, r3, #3
 8001844:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001846:	693b      	ldr	r3, [r7, #16]
 8001848:	2b00      	cmp	r3, #0
 800184a:	d005      	beq.n	8001858 <HAL_RCC_GetSysClockFreq+0x34>
 800184c:	693b      	ldr	r3, [r7, #16]
 800184e:	2b0c      	cmp	r3, #12
 8001850:	d121      	bne.n	8001896 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001852:	68fb      	ldr	r3, [r7, #12]
 8001854:	2b01      	cmp	r3, #1
 8001856:	d11e      	bne.n	8001896 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001858:	4b34      	ldr	r3, [pc, #208]	@ (800192c <HAL_RCC_GetSysClockFreq+0x108>)
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	f003 0308 	and.w	r3, r3, #8
 8001860:	2b00      	cmp	r3, #0
 8001862:	d107      	bne.n	8001874 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001864:	4b31      	ldr	r3, [pc, #196]	@ (800192c <HAL_RCC_GetSysClockFreq+0x108>)
 8001866:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800186a:	0a1b      	lsrs	r3, r3, #8
 800186c:	f003 030f 	and.w	r3, r3, #15
 8001870:	61fb      	str	r3, [r7, #28]
 8001872:	e005      	b.n	8001880 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001874:	4b2d      	ldr	r3, [pc, #180]	@ (800192c <HAL_RCC_GetSysClockFreq+0x108>)
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	091b      	lsrs	r3, r3, #4
 800187a:	f003 030f 	and.w	r3, r3, #15
 800187e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8001880:	4a2b      	ldr	r2, [pc, #172]	@ (8001930 <HAL_RCC_GetSysClockFreq+0x10c>)
 8001882:	69fb      	ldr	r3, [r7, #28]
 8001884:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001888:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800188a:	693b      	ldr	r3, [r7, #16]
 800188c:	2b00      	cmp	r3, #0
 800188e:	d10d      	bne.n	80018ac <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8001890:	69fb      	ldr	r3, [r7, #28]
 8001892:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001894:	e00a      	b.n	80018ac <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8001896:	693b      	ldr	r3, [r7, #16]
 8001898:	2b04      	cmp	r3, #4
 800189a:	d102      	bne.n	80018a2 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800189c:	4b25      	ldr	r3, [pc, #148]	@ (8001934 <HAL_RCC_GetSysClockFreq+0x110>)
 800189e:	61bb      	str	r3, [r7, #24]
 80018a0:	e004      	b.n	80018ac <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80018a2:	693b      	ldr	r3, [r7, #16]
 80018a4:	2b08      	cmp	r3, #8
 80018a6:	d101      	bne.n	80018ac <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80018a8:	4b23      	ldr	r3, [pc, #140]	@ (8001938 <HAL_RCC_GetSysClockFreq+0x114>)
 80018aa:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80018ac:	693b      	ldr	r3, [r7, #16]
 80018ae:	2b0c      	cmp	r3, #12
 80018b0:	d134      	bne.n	800191c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80018b2:	4b1e      	ldr	r3, [pc, #120]	@ (800192c <HAL_RCC_GetSysClockFreq+0x108>)
 80018b4:	68db      	ldr	r3, [r3, #12]
 80018b6:	f003 0303 	and.w	r3, r3, #3
 80018ba:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80018bc:	68bb      	ldr	r3, [r7, #8]
 80018be:	2b02      	cmp	r3, #2
 80018c0:	d003      	beq.n	80018ca <HAL_RCC_GetSysClockFreq+0xa6>
 80018c2:	68bb      	ldr	r3, [r7, #8]
 80018c4:	2b03      	cmp	r3, #3
 80018c6:	d003      	beq.n	80018d0 <HAL_RCC_GetSysClockFreq+0xac>
 80018c8:	e005      	b.n	80018d6 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80018ca:	4b1a      	ldr	r3, [pc, #104]	@ (8001934 <HAL_RCC_GetSysClockFreq+0x110>)
 80018cc:	617b      	str	r3, [r7, #20]
      break;
 80018ce:	e005      	b.n	80018dc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80018d0:	4b19      	ldr	r3, [pc, #100]	@ (8001938 <HAL_RCC_GetSysClockFreq+0x114>)
 80018d2:	617b      	str	r3, [r7, #20]
      break;
 80018d4:	e002      	b.n	80018dc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80018d6:	69fb      	ldr	r3, [r7, #28]
 80018d8:	617b      	str	r3, [r7, #20]
      break;
 80018da:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80018dc:	4b13      	ldr	r3, [pc, #76]	@ (800192c <HAL_RCC_GetSysClockFreq+0x108>)
 80018de:	68db      	ldr	r3, [r3, #12]
 80018e0:	091b      	lsrs	r3, r3, #4
 80018e2:	f003 0307 	and.w	r3, r3, #7
 80018e6:	3301      	adds	r3, #1
 80018e8:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80018ea:	4b10      	ldr	r3, [pc, #64]	@ (800192c <HAL_RCC_GetSysClockFreq+0x108>)
 80018ec:	68db      	ldr	r3, [r3, #12]
 80018ee:	0a1b      	lsrs	r3, r3, #8
 80018f0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80018f4:	697a      	ldr	r2, [r7, #20]
 80018f6:	fb03 f202 	mul.w	r2, r3, r2
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8001900:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001902:	4b0a      	ldr	r3, [pc, #40]	@ (800192c <HAL_RCC_GetSysClockFreq+0x108>)
 8001904:	68db      	ldr	r3, [r3, #12]
 8001906:	0e5b      	lsrs	r3, r3, #25
 8001908:	f003 0303 	and.w	r3, r3, #3
 800190c:	3301      	adds	r3, #1
 800190e:	005b      	lsls	r3, r3, #1
 8001910:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8001912:	697a      	ldr	r2, [r7, #20]
 8001914:	683b      	ldr	r3, [r7, #0]
 8001916:	fbb2 f3f3 	udiv	r3, r2, r3
 800191a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800191c:	69bb      	ldr	r3, [r7, #24]
}
 800191e:	4618      	mov	r0, r3
 8001920:	3724      	adds	r7, #36	@ 0x24
 8001922:	46bd      	mov	sp, r7
 8001924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001928:	4770      	bx	lr
 800192a:	bf00      	nop
 800192c:	40021000 	.word	0x40021000
 8001930:	08002d64 	.word	0x08002d64
 8001934:	00f42400 	.word	0x00f42400
 8001938:	007a1200 	.word	0x007a1200

0800193c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800193c:	b580      	push	{r7, lr}
 800193e:	b086      	sub	sp, #24
 8001940:	af00      	add	r7, sp, #0
 8001942:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001944:	2300      	movs	r3, #0
 8001946:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001948:	4b2a      	ldr	r3, [pc, #168]	@ (80019f4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800194a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800194c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001950:	2b00      	cmp	r3, #0
 8001952:	d003      	beq.n	800195c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8001954:	f7ff fa26 	bl	8000da4 <HAL_PWREx_GetVoltageRange>
 8001958:	6178      	str	r0, [r7, #20]
 800195a:	e014      	b.n	8001986 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800195c:	4b25      	ldr	r3, [pc, #148]	@ (80019f4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800195e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001960:	4a24      	ldr	r2, [pc, #144]	@ (80019f4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001962:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001966:	6593      	str	r3, [r2, #88]	@ 0x58
 8001968:	4b22      	ldr	r3, [pc, #136]	@ (80019f4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800196a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800196c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001970:	60fb      	str	r3, [r7, #12]
 8001972:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8001974:	f7ff fa16 	bl	8000da4 <HAL_PWREx_GetVoltageRange>
 8001978:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800197a:	4b1e      	ldr	r3, [pc, #120]	@ (80019f4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800197c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800197e:	4a1d      	ldr	r2, [pc, #116]	@ (80019f4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001980:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001984:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001986:	697b      	ldr	r3, [r7, #20]
 8001988:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800198c:	d10b      	bne.n	80019a6 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	2b80      	cmp	r3, #128	@ 0x80
 8001992:	d919      	bls.n	80019c8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	2ba0      	cmp	r3, #160	@ 0xa0
 8001998:	d902      	bls.n	80019a0 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800199a:	2302      	movs	r3, #2
 800199c:	613b      	str	r3, [r7, #16]
 800199e:	e013      	b.n	80019c8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80019a0:	2301      	movs	r3, #1
 80019a2:	613b      	str	r3, [r7, #16]
 80019a4:	e010      	b.n	80019c8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	2b80      	cmp	r3, #128	@ 0x80
 80019aa:	d902      	bls.n	80019b2 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80019ac:	2303      	movs	r3, #3
 80019ae:	613b      	str	r3, [r7, #16]
 80019b0:	e00a      	b.n	80019c8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	2b80      	cmp	r3, #128	@ 0x80
 80019b6:	d102      	bne.n	80019be <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80019b8:	2302      	movs	r3, #2
 80019ba:	613b      	str	r3, [r7, #16]
 80019bc:	e004      	b.n	80019c8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	2b70      	cmp	r3, #112	@ 0x70
 80019c2:	d101      	bne.n	80019c8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80019c4:	2301      	movs	r3, #1
 80019c6:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80019c8:	4b0b      	ldr	r3, [pc, #44]	@ (80019f8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	f023 0207 	bic.w	r2, r3, #7
 80019d0:	4909      	ldr	r1, [pc, #36]	@ (80019f8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80019d2:	693b      	ldr	r3, [r7, #16]
 80019d4:	4313      	orrs	r3, r2
 80019d6:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80019d8:	4b07      	ldr	r3, [pc, #28]	@ (80019f8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	f003 0307 	and.w	r3, r3, #7
 80019e0:	693a      	ldr	r2, [r7, #16]
 80019e2:	429a      	cmp	r2, r3
 80019e4:	d001      	beq.n	80019ea <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80019e6:	2301      	movs	r3, #1
 80019e8:	e000      	b.n	80019ec <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80019ea:	2300      	movs	r3, #0
}
 80019ec:	4618      	mov	r0, r3
 80019ee:	3718      	adds	r7, #24
 80019f0:	46bd      	mov	sp, r7
 80019f2:	bd80      	pop	{r7, pc}
 80019f4:	40021000 	.word	0x40021000
 80019f8:	40022000 	.word	0x40022000

080019fc <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 80019fc:	b480      	push	{r7}
 80019fe:	b085      	sub	sp, #20
 8001a00:	af00      	add	r7, sp, #0
 8001a02:	60f8      	str	r0, [r7, #12]
 8001a04:	60b9      	str	r1, [r7, #8]
 8001a06:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 8001a08:	68fb      	ldr	r3, [r7, #12]
 8001a0a:	3b04      	subs	r3, #4
 8001a0c:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 8001a0e:	68fb      	ldr	r3, [r7, #12]
 8001a10:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8001a14:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8001a16:	68fb      	ldr	r3, [r7, #12]
 8001a18:	3b04      	subs	r3, #4
 8001a1a:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 8001a1c:	68bb      	ldr	r3, [r7, #8]
 8001a1e:	f023 0201 	bic.w	r2, r3, #1
 8001a22:	68fb      	ldr	r3, [r7, #12]
 8001a24:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8001a26:	68fb      	ldr	r3, [r7, #12]
 8001a28:	3b04      	subs	r3, #4
 8001a2a:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 8001a2c:	4a0c      	ldr	r2, [pc, #48]	@ (8001a60 <pxPortInitialiseStack+0x64>)
 8001a2e:	68fb      	ldr	r3, [r7, #12]
 8001a30:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 8001a32:	68fb      	ldr	r3, [r7, #12]
 8001a34:	3b14      	subs	r3, #20
 8001a36:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 8001a38:	687a      	ldr	r2, [r7, #4]
 8001a3a:	68fb      	ldr	r3, [r7, #12]
 8001a3c:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 8001a3e:	68fb      	ldr	r3, [r7, #12]
 8001a40:	3b04      	subs	r3, #4
 8001a42:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 8001a44:	68fb      	ldr	r3, [r7, #12]
 8001a46:	f06f 0202 	mvn.w	r2, #2
 8001a4a:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8001a4c:	68fb      	ldr	r3, [r7, #12]
 8001a4e:	3b20      	subs	r3, #32
 8001a50:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 8001a52:	68fb      	ldr	r3, [r7, #12]
}
 8001a54:	4618      	mov	r0, r3
 8001a56:	3714      	adds	r7, #20
 8001a58:	46bd      	mov	sp, r7
 8001a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a5e:	4770      	bx	lr
 8001a60:	08001a65 	.word	0x08001a65

08001a64 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8001a64:	b480      	push	{r7}
 8001a66:	b083      	sub	sp, #12
 8001a68:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 8001a6a:	2300      	movs	r3, #0
 8001a6c:	603b      	str	r3, [r7, #0]

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
    uint32_t ulNewBASEPRI;

    __asm volatile
 8001a6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001a72:	f383 8811 	msr	BASEPRI, r3
 8001a76:	f3bf 8f6f 	isb	sy
 8001a7a:	f3bf 8f4f 	dsb	sy
 8001a7e:	607b      	str	r3, [r7, #4]
        "   msr basepri, %0                                         \n" \
        "   isb                                                     \n" \
        "   dsb                                                     \n" \
        : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
    );
}
 8001a80:	bf00      	nop
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 8001a82:	bf00      	nop
 8001a84:	683b      	ldr	r3, [r7, #0]
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d0fc      	beq.n	8001a84 <prvTaskExitError+0x20>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 8001a8a:	bf00      	nop
 8001a8c:	bf00      	nop
 8001a8e:	370c      	adds	r7, #12
 8001a90:	46bd      	mov	sp, r7
 8001a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a96:	4770      	bx	lr

08001a98 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8001a98:	4b06      	ldr	r3, [pc, #24]	@ (8001ab4 <SVC_Handler+0x1c>)
 8001a9a:	6819      	ldr	r1, [r3, #0]
 8001a9c:	6808      	ldr	r0, [r1, #0]
 8001a9e:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001aa2:	f380 8809 	msr	PSP, r0
 8001aa6:	f3bf 8f6f 	isb	sy
 8001aaa:	f04f 0000 	mov.w	r0, #0
 8001aae:	f380 8811 	msr	BASEPRI, r0
 8001ab2:	4770      	bx	lr
 8001ab4:	20003c58 	.word	0x20003c58
        "   msr basepri, r0                 \n"
        "   bx r14                          \n"
        "                                   \n"
        "   .ltorg                          \n"
        );
}
 8001ab8:	bf00      	nop
 8001aba:	bf00      	nop

08001abc <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 8001abc:	4808      	ldr	r0, [pc, #32]	@ (8001ae0 <prvPortStartFirstTask+0x24>)
 8001abe:	6800      	ldr	r0, [r0, #0]
 8001ac0:	6800      	ldr	r0, [r0, #0]
 8001ac2:	f380 8808 	msr	MSP, r0
 8001ac6:	f04f 0000 	mov.w	r0, #0
 8001aca:	f380 8814 	msr	CONTROL, r0
 8001ace:	b662      	cpsie	i
 8001ad0:	b661      	cpsie	f
 8001ad2:	f3bf 8f4f 	dsb	sy
 8001ad6:	f3bf 8f6f 	isb	sy
 8001ada:	df00      	svc	0
 8001adc:	bf00      	nop
 8001ade:	0000      	.short	0x0000
 8001ae0:	e000ed08 	.word	0xe000ed08
        " isb                   \n"
        " svc 0                 \n" /* System call to start first task. */
        " nop                   \n"
        " .ltorg                \n"
        );
}
 8001ae4:	bf00      	nop
 8001ae6:	bf00      	nop

08001ae8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8001ae8:	b580      	push	{r7, lr}
 8001aea:	b082      	sub	sp, #8
 8001aec:	af00      	add	r7, sp, #0
     * configCHECK_HANDLER_INSTALLATION to 0 in their FreeRTOSConfig.h. Direct
     * routing, which is validated here when configCHECK_HANDLER_INSTALLATION
     * is 1, should be preferred when possible. */
    #if ( configCHECK_HANDLER_INSTALLATION == 1 )
    {
        const portISR_t * const pxVectorTable = portSCB_VTOR_REG;
 8001aee:	4b15      	ldr	r3, [pc, #84]	@ (8001b44 <xPortStartScheduler+0x5c>)
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	607b      	str	r3, [r7, #4]
    }
    #endif /* configASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts, and make SVCall
     * the highest priority. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 8001af4:	4b14      	ldr	r3, [pc, #80]	@ (8001b48 <xPortStartScheduler+0x60>)
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	4a13      	ldr	r2, [pc, #76]	@ (8001b48 <xPortStartScheduler+0x60>)
 8001afa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8001afe:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 8001b00:	4b11      	ldr	r3, [pc, #68]	@ (8001b48 <xPortStartScheduler+0x60>)
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	4a10      	ldr	r2, [pc, #64]	@ (8001b48 <xPortStartScheduler+0x60>)
 8001b06:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8001b0a:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR2_REG = 0;
 8001b0c:	4b0f      	ldr	r3, [pc, #60]	@ (8001b4c <xPortStartScheduler+0x64>)
 8001b0e:	2200      	movs	r2, #0
 8001b10:	601a      	str	r2, [r3, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 8001b12:	f000 f8a9 	bl	8001c68 <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 8001b16:	4b0e      	ldr	r3, [pc, #56]	@ (8001b50 <xPortStartScheduler+0x68>)
 8001b18:	2200      	movs	r2, #0
 8001b1a:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 8001b1c:	f000 f8c0 	bl	8001ca0 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8001b20:	4b0c      	ldr	r3, [pc, #48]	@ (8001b54 <xPortStartScheduler+0x6c>)
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	4a0b      	ldr	r2, [pc, #44]	@ (8001b54 <xPortStartScheduler+0x6c>)
 8001b26:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8001b2a:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 8001b2c:	f7ff ffc6 	bl	8001abc <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 8001b30:	f000 ff18 	bl	8002964 <vTaskSwitchContext>
    prvTaskExitError();
 8001b34:	f7ff ff96 	bl	8001a64 <prvTaskExitError>

    /* Should not get here! */
    return 0;
 8001b38:	2300      	movs	r3, #0
}
 8001b3a:	4618      	mov	r0, r3
 8001b3c:	3708      	adds	r7, #8
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	bd80      	pop	{r7, pc}
 8001b42:	bf00      	nop
 8001b44:	e000ed08 	.word	0xe000ed08
 8001b48:	e000ed20 	.word	0xe000ed20
 8001b4c:	e000ed1c 	.word	0xe000ed1c
 8001b50:	20000010 	.word	0x20000010
 8001b54:	e000ef34 	.word	0xe000ef34

08001b58 <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8001b58:	b480      	push	{r7}
 8001b5a:	b083      	sub	sp, #12
 8001b5c:	af00      	add	r7, sp, #0
    __asm volatile
 8001b5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001b62:	f383 8811 	msr	BASEPRI, r3
 8001b66:	f3bf 8f6f 	isb	sy
 8001b6a:	f3bf 8f4f 	dsb	sy
 8001b6e:	607b      	str	r3, [r7, #4]
}
 8001b70:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 8001b72:	4b05      	ldr	r3, [pc, #20]	@ (8001b88 <vPortEnterCritical+0x30>)
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	3301      	adds	r3, #1
 8001b78:	4a03      	ldr	r2, [pc, #12]	@ (8001b88 <vPortEnterCritical+0x30>)
 8001b7a:	6013      	str	r3, [r2, #0]
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
    }
}
 8001b7c:	bf00      	nop
 8001b7e:	370c      	adds	r7, #12
 8001b80:	46bd      	mov	sp, r7
 8001b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b86:	4770      	bx	lr
 8001b88:	20000010 	.word	0x20000010

08001b8c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8001b8c:	b480      	push	{r7}
 8001b8e:	b083      	sub	sp, #12
 8001b90:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
    uxCriticalNesting--;
 8001b92:	4b0a      	ldr	r3, [pc, #40]	@ (8001bbc <vPortExitCritical+0x30>)
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	3b01      	subs	r3, #1
 8001b98:	4a08      	ldr	r2, [pc, #32]	@ (8001bbc <vPortExitCritical+0x30>)
 8001b9a:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 8001b9c:	4b07      	ldr	r3, [pc, #28]	@ (8001bbc <vPortExitCritical+0x30>)
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d105      	bne.n	8001bb0 <vPortExitCritical+0x24>
 8001ba4:	2300      	movs	r3, #0
 8001ba6:	607b      	str	r3, [r7, #4]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
    __asm volatile
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	f383 8811 	msr	BASEPRI, r3
    (
        "   msr basepri, %0 " ::"r" ( ulNewMaskValue ) : "memory"
    );
}
 8001bae:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 8001bb0:	bf00      	nop
 8001bb2:	370c      	adds	r7, #12
 8001bb4:	46bd      	mov	sp, r7
 8001bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bba:	4770      	bx	lr
 8001bbc:	20000010 	.word	0x20000010

08001bc0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8001bc0:	f3ef 8009 	mrs	r0, PSP
 8001bc4:	f3bf 8f6f 	isb	sy
 8001bc8:	4b14      	ldr	r3, [pc, #80]	@ (8001c1c <PendSV_Handler+0x5c>)
 8001bca:	681a      	ldr	r2, [r3, #0]
 8001bcc:	f01e 0f10 	tst.w	lr, #16
 8001bd0:	bf08      	it	eq
 8001bd2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8001bd6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001bda:	6010      	str	r0, [r2, #0]
 8001bdc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8001be0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8001be4:	f380 8811 	msr	BASEPRI, r0
 8001be8:	f3bf 8f4f 	dsb	sy
 8001bec:	f3bf 8f6f 	isb	sy
 8001bf0:	f000 feb8 	bl	8002964 <vTaskSwitchContext>
 8001bf4:	f04f 0000 	mov.w	r0, #0
 8001bf8:	f380 8811 	msr	BASEPRI, r0
 8001bfc:	bc09      	pop	{r0, r3}
 8001bfe:	6819      	ldr	r1, [r3, #0]
 8001c00:	6808      	ldr	r0, [r1, #0]
 8001c02:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001c06:	f01e 0f10 	tst.w	lr, #16
 8001c0a:	bf08      	it	eq
 8001c0c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8001c10:	f380 8809 	msr	PSP, r0
 8001c14:	f3bf 8f6f 	isb	sy
 8001c18:	4770      	bx	lr
 8001c1a:	0000      	.short	0x0000
 8001c1c:	20003c58 	.word	0x20003c58
        "   bx r14                              \n"
        "                                       \n"
        "   .ltorg                              \n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 8001c20:	bf00      	nop
 8001c22:	bf00      	nop

08001c24 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8001c24:	b580      	push	{r7, lr}
 8001c26:	b082      	sub	sp, #8
 8001c28:	af00      	add	r7, sp, #0
    __asm volatile
 8001c2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001c2e:	f383 8811 	msr	BASEPRI, r3
 8001c32:	f3bf 8f6f 	isb	sy
 8001c36:	f3bf 8f4f 	dsb	sy
 8001c3a:	607b      	str	r3, [r7, #4]
}
 8001c3c:	bf00      	nop
     * known. */
    portDISABLE_INTERRUPTS();
    traceISR_ENTER();
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8001c3e:	f000 fd81 	bl	8002744 <xTaskIncrementTick>
 8001c42:	4603      	mov	r3, r0
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d003      	beq.n	8001c50 <SysTick_Handler+0x2c>
        {
            traceISR_EXIT_TO_SCHEDULER();

            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8001c48:	4b06      	ldr	r3, [pc, #24]	@ (8001c64 <SysTick_Handler+0x40>)
 8001c4a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001c4e:	601a      	str	r2, [r3, #0]
 8001c50:	2300      	movs	r3, #0
 8001c52:	603b      	str	r3, [r7, #0]
    __asm volatile
 8001c54:	683b      	ldr	r3, [r7, #0]
 8001c56:	f383 8811 	msr	BASEPRI, r3
}
 8001c5a:	bf00      	nop
        {
            traceISR_EXIT();
        }
    }
    portENABLE_INTERRUPTS();
}
 8001c5c:	bf00      	nop
 8001c5e:	3708      	adds	r7, #8
 8001c60:	46bd      	mov	sp, r7
 8001c62:	bd80      	pop	{r7, pc}
 8001c64:	e000ed04 	.word	0xe000ed04

08001c68 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 8001c68:	b480      	push	{r7}
 8001c6a:	af00      	add	r7, sp, #0
        ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
    }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 8001c6c:	4b08      	ldr	r3, [pc, #32]	@ (8001c90 <vPortSetupTimerInterrupt+0x28>)
 8001c6e:	2200      	movs	r2, #0
 8001c70:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8001c72:	4b08      	ldr	r3, [pc, #32]	@ (8001c94 <vPortSetupTimerInterrupt+0x2c>)
 8001c74:	2200      	movs	r2, #0
 8001c76:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8001c78:	4b07      	ldr	r3, [pc, #28]	@ (8001c98 <vPortSetupTimerInterrupt+0x30>)
 8001c7a:	4a08      	ldr	r2, [pc, #32]	@ (8001c9c <vPortSetupTimerInterrupt+0x34>)
 8001c7c:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT_CONFIG | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8001c7e:	4b04      	ldr	r3, [pc, #16]	@ (8001c90 <vPortSetupTimerInterrupt+0x28>)
 8001c80:	2207      	movs	r2, #7
 8001c82:	601a      	str	r2, [r3, #0]
}
 8001c84:	bf00      	nop
 8001c86:	46bd      	mov	sp, r7
 8001c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c8c:	4770      	bx	lr
 8001c8e:	bf00      	nop
 8001c90:	e000e010 	.word	0xe000e010
 8001c94:	e000e018 	.word	0xe000e018
 8001c98:	e000e014 	.word	0xe000e014
 8001c9c:	0001387f 	.word	0x0001387f

08001ca0 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 8001ca0:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8001cb0 <vPortEnableVFP+0x10>
 8001ca4:	6801      	ldr	r1, [r0, #0]
 8001ca6:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8001caa:	6001      	str	r1, [r0, #0]
 8001cac:	4770      	bx	lr
 8001cae:	0000      	.short	0x0000
 8001cb0:	e000ed88 	.word	0xe000ed88
        "   orr r1, r1, #( 0xf << 20 )  \n" /* Enable CP10 and CP11 coprocessors, then save back. */
        "   str r1, [r0]                \n"
        "   bx r14                      \n"
        "   .ltorg                      \n"
    );
}
 8001cb4:	bf00      	nop
 8001cb6:	bf00      	nop

08001cb8 <pvPortMalloc>:
PRIVILEGED_DATA static size_t xNumberOfSuccessfulFrees = ( size_t ) 0U;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	b088      	sub	sp, #32
 8001cbc:	af00      	add	r7, sp, #0
 8001cbe:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock;
    BlockLink_t * pxPreviousBlock;
    BlockLink_t * pxNewBlockLink;
    void * pvReturn = NULL;
 8001cc0:	2300      	movs	r3, #0
 8001cc2:	617b      	str	r3, [r7, #20]
    size_t xAdditionalRequiredSize;
    size_t xAllocatedBlockSize = 0;
 8001cc4:	2300      	movs	r3, #0
 8001cc6:	613b      	str	r3, [r7, #16]

    if( xWantedSize > 0 )
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d022      	beq.n	8001d14 <pvPortMalloc+0x5c>
    {
        /* The wanted size must be increased so it can contain a BlockLink_t
         * structure in addition to the requested amount of bytes. */
        if( heapADD_WILL_OVERFLOW( xWantedSize, xHeapStructSize ) == 0 )
 8001cce:	2308      	movs	r3, #8
 8001cd0:	43db      	mvns	r3, r3
 8001cd2:	687a      	ldr	r2, [r7, #4]
 8001cd4:	429a      	cmp	r2, r3
 8001cd6:	d81b      	bhi.n	8001d10 <pvPortMalloc+0x58>
        {
            xWantedSize += xHeapStructSize;
 8001cd8:	2208      	movs	r2, #8
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	4413      	add	r3, r2
 8001cde:	607b      	str	r3, [r7, #4]

            /* Ensure that blocks are always aligned to the required number
             * of bytes. */
            if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	f003 0307 	and.w	r3, r3, #7
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d014      	beq.n	8001d14 <pvPortMalloc+0x5c>
            {
                /* Byte alignment required. */
                xAdditionalRequiredSize = portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK );
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	f003 0307 	and.w	r3, r3, #7
 8001cf0:	f1c3 0308 	rsb	r3, r3, #8
 8001cf4:	60fb      	str	r3, [r7, #12]

                if( heapADD_WILL_OVERFLOW( xWantedSize, xAdditionalRequiredSize ) == 0 )
 8001cf6:	68fb      	ldr	r3, [r7, #12]
 8001cf8:	43db      	mvns	r3, r3
 8001cfa:	687a      	ldr	r2, [r7, #4]
 8001cfc:	429a      	cmp	r2, r3
 8001cfe:	d804      	bhi.n	8001d0a <pvPortMalloc+0x52>
                {
                    xWantedSize += xAdditionalRequiredSize;
 8001d00:	687a      	ldr	r2, [r7, #4]
 8001d02:	68fb      	ldr	r3, [r7, #12]
 8001d04:	4413      	add	r3, r2
 8001d06:	607b      	str	r3, [r7, #4]
 8001d08:	e004      	b.n	8001d14 <pvPortMalloc+0x5c>
                }
                else
                {
                    xWantedSize = 0;
 8001d0a:	2300      	movs	r3, #0
 8001d0c:	607b      	str	r3, [r7, #4]
 8001d0e:	e001      	b.n	8001d14 <pvPortMalloc+0x5c>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            xWantedSize = 0;
 8001d10:	2300      	movs	r3, #0
 8001d12:	607b      	str	r3, [r7, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    vTaskSuspendAll();
 8001d14:	f000 fc10 	bl	8002538 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 8001d18:	4b3b      	ldr	r3, [pc, #236]	@ (8001e08 <pvPortMalloc+0x150>)
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d101      	bne.n	8001d24 <pvPortMalloc+0x6c>
        {
            prvHeapInit();
 8001d20:	f000 f8ba 	bl	8001e98 <prvHeapInit>

        /* Check the block size we are trying to allocate is not so large that the
         * top bit is set.  The top bit of the block size member of the BlockLink_t
         * structure is used to determine who owns the block - the application or
         * the kernel, so it must be free. */
        if( heapBLOCK_SIZE_IS_VALID( xWantedSize ) != 0 )
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	db67      	blt.n	8001dfa <pvPortMalloc+0x142>
        {
            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d064      	beq.n	8001dfa <pvPortMalloc+0x142>
 8001d30:	4b36      	ldr	r3, [pc, #216]	@ (8001e0c <pvPortMalloc+0x154>)
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	687a      	ldr	r2, [r7, #4]
 8001d36:	429a      	cmp	r2, r3
 8001d38:	d85f      	bhi.n	8001dfa <pvPortMalloc+0x142>
            {
                /* Traverse the list from the start (lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 8001d3a:	4b35      	ldr	r3, [pc, #212]	@ (8001e10 <pvPortMalloc+0x158>)
 8001d3c:	61bb      	str	r3, [r7, #24]
                pxBlock = heapPROTECT_BLOCK_POINTER( xStart.pxNextFreeBlock );
 8001d3e:	4b34      	ldr	r3, [pc, #208]	@ (8001e10 <pvPortMalloc+0x158>)
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	61fb      	str	r3, [r7, #28]
                heapVALIDATE_BLOCK_POINTER( pxBlock );

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != heapPROTECT_BLOCK_POINTER( NULL ) ) )
 8001d44:	e004      	b.n	8001d50 <pvPortMalloc+0x98>
                {
                    pxPreviousBlock = pxBlock;
 8001d46:	69fb      	ldr	r3, [r7, #28]
 8001d48:	61bb      	str	r3, [r7, #24]
                    pxBlock = heapPROTECT_BLOCK_POINTER( pxBlock->pxNextFreeBlock );
 8001d4a:	69fb      	ldr	r3, [r7, #28]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	61fb      	str	r3, [r7, #28]
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != heapPROTECT_BLOCK_POINTER( NULL ) ) )
 8001d50:	69fb      	ldr	r3, [r7, #28]
 8001d52:	685b      	ldr	r3, [r3, #4]
 8001d54:	687a      	ldr	r2, [r7, #4]
 8001d56:	429a      	cmp	r2, r3
 8001d58:	d903      	bls.n	8001d62 <pvPortMalloc+0xaa>
 8001d5a:	69fb      	ldr	r3, [r7, #28]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d1f1      	bne.n	8001d46 <pvPortMalloc+0x8e>
                    heapVALIDATE_BLOCK_POINTER( pxBlock );
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 8001d62:	4b29      	ldr	r3, [pc, #164]	@ (8001e08 <pvPortMalloc+0x150>)
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	69fa      	ldr	r2, [r7, #28]
 8001d68:	429a      	cmp	r2, r3
 8001d6a:	d046      	beq.n	8001dfa <pvPortMalloc+0x142>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) heapPROTECT_BLOCK_POINTER( pxPreviousBlock->pxNextFreeBlock ) ) + xHeapStructSize );
 8001d6c:	69bb      	ldr	r3, [r7, #24]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	2208      	movs	r2, #8
 8001d72:	4413      	add	r3, r2
 8001d74:	617b      	str	r3, [r7, #20]
                    heapVALIDATE_BLOCK_POINTER( pvReturn );

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8001d76:	69fb      	ldr	r3, [r7, #28]
 8001d78:	681a      	ldr	r2, [r3, #0]
 8001d7a:	69bb      	ldr	r3, [r7, #24]
 8001d7c:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    configASSERT( heapSUBTRACT_WILL_UNDERFLOW( pxBlock->xBlockSize, xWantedSize ) == 0 );

                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8001d7e:	69fb      	ldr	r3, [r7, #28]
 8001d80:	685a      	ldr	r2, [r3, #4]
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	1ad2      	subs	r2, r2, r3
 8001d86:	2308      	movs	r3, #8
 8001d88:	005b      	lsls	r3, r3, #1
 8001d8a:	429a      	cmp	r2, r3
 8001d8c:	d913      	bls.n	8001db6 <pvPortMalloc+0xfe>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8001d8e:	69fa      	ldr	r2, [r7, #28]
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	4413      	add	r3, r2
 8001d94:	60bb      	str	r3, [r7, #8]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8001d96:	69fb      	ldr	r3, [r7, #28]
 8001d98:	685a      	ldr	r2, [r3, #4]
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	1ad2      	subs	r2, r2, r3
 8001d9e:	68bb      	ldr	r3, [r7, #8]
 8001da0:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 8001da2:	69fb      	ldr	r3, [r7, #28]
 8001da4:	687a      	ldr	r2, [r7, #4]
 8001da6:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        pxNewBlockLink->pxNextFreeBlock = pxPreviousBlock->pxNextFreeBlock;
 8001da8:	69bb      	ldr	r3, [r7, #24]
 8001daa:	681a      	ldr	r2, [r3, #0]
 8001dac:	68bb      	ldr	r3, [r7, #8]
 8001dae:	601a      	str	r2, [r3, #0]
                        pxPreviousBlock->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxNewBlockLink );
 8001db0:	69bb      	ldr	r3, [r7, #24]
 8001db2:	68ba      	ldr	r2, [r7, #8]
 8001db4:	601a      	str	r2, [r3, #0]
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 8001db6:	4b15      	ldr	r3, [pc, #84]	@ (8001e0c <pvPortMalloc+0x154>)
 8001db8:	681a      	ldr	r2, [r3, #0]
 8001dba:	69fb      	ldr	r3, [r7, #28]
 8001dbc:	685b      	ldr	r3, [r3, #4]
 8001dbe:	1ad3      	subs	r3, r2, r3
 8001dc0:	4a12      	ldr	r2, [pc, #72]	@ (8001e0c <pvPortMalloc+0x154>)
 8001dc2:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8001dc4:	4b11      	ldr	r3, [pc, #68]	@ (8001e0c <pvPortMalloc+0x154>)
 8001dc6:	681a      	ldr	r2, [r3, #0]
 8001dc8:	4b12      	ldr	r3, [pc, #72]	@ (8001e14 <pvPortMalloc+0x15c>)
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	429a      	cmp	r2, r3
 8001dce:	d203      	bcs.n	8001dd8 <pvPortMalloc+0x120>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8001dd0:	4b0e      	ldr	r3, [pc, #56]	@ (8001e0c <pvPortMalloc+0x154>)
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	4a0f      	ldr	r2, [pc, #60]	@ (8001e14 <pvPortMalloc+0x15c>)
 8001dd6:	6013      	str	r3, [r2, #0]
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xAllocatedBlockSize = pxBlock->xBlockSize;
 8001dd8:	69fb      	ldr	r3, [r7, #28]
 8001dda:	685b      	ldr	r3, [r3, #4]
 8001ddc:	613b      	str	r3, [r7, #16]

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    heapALLOCATE_BLOCK( pxBlock );
 8001dde:	69fb      	ldr	r3, [r7, #28]
 8001de0:	685b      	ldr	r3, [r3, #4]
 8001de2:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8001de6:	69fb      	ldr	r3, [r7, #28]
 8001de8:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( NULL );
 8001dea:	69fb      	ldr	r3, [r7, #28]
 8001dec:	2200      	movs	r2, #0
 8001dee:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 8001df0:	4b09      	ldr	r3, [pc, #36]	@ (8001e18 <pvPortMalloc+0x160>)
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	3301      	adds	r3, #1
 8001df6:	4a08      	ldr	r2, [pc, #32]	@ (8001e18 <pvPortMalloc+0x160>)
 8001df8:	6013      	str	r3, [r2, #0]
        traceMALLOC( pvReturn, xAllocatedBlockSize );

        /* Prevent compiler warnings when trace macros are not used. */
        ( void ) xAllocatedBlockSize;
    }
    ( void ) xTaskResumeAll();
 8001dfa:	f000 fbab 	bl	8002554 <xTaskResumeAll>
        }
    }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
    return pvReturn;
 8001dfe:	697b      	ldr	r3, [r7, #20]
}
 8001e00:	4618      	mov	r0, r3
 8001e02:	3720      	adds	r7, #32
 8001e04:	46bd      	mov	sp, r7
 8001e06:	bd80      	pop	{r7, pc}
 8001e08:	20003c44 	.word	0x20003c44
 8001e0c:	20003c48 	.word	0x20003c48
 8001e10:	20003c3c 	.word	0x20003c3c
 8001e14:	20003c4c 	.word	0x20003c4c
 8001e18:	20003c50 	.word	0x20003c50

08001e1c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	b084      	sub	sp, #16
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	60fb      	str	r3, [r7, #12]
    BlockLink_t * pxLink;

    if( pv != NULL )
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d02b      	beq.n	8001e86 <vPortFree+0x6a>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 8001e2e:	2308      	movs	r3, #8
 8001e30:	425b      	negs	r3, r3
 8001e32:	68fa      	ldr	r2, [r7, #12]
 8001e34:	4413      	add	r3, r2
 8001e36:	60fb      	str	r3, [r7, #12]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 8001e38:	68fb      	ldr	r3, [r7, #12]
 8001e3a:	60bb      	str	r3, [r7, #8]

        heapVALIDATE_BLOCK_POINTER( pxLink );
        configASSERT( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 );
        configASSERT( pxLink->pxNextFreeBlock == heapPROTECT_BLOCK_POINTER( NULL ) );

        if( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 )
 8001e3c:	68bb      	ldr	r3, [r7, #8]
 8001e3e:	685b      	ldr	r3, [r3, #4]
 8001e40:	0fdb      	lsrs	r3, r3, #31
 8001e42:	f003 0301 	and.w	r3, r3, #1
 8001e46:	b2db      	uxtb	r3, r3
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d01c      	beq.n	8001e86 <vPortFree+0x6a>
        {
            if( pxLink->pxNextFreeBlock == heapPROTECT_BLOCK_POINTER( NULL ) )
 8001e4c:	68bb      	ldr	r3, [r7, #8]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d118      	bne.n	8001e86 <vPortFree+0x6a>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                heapFREE_BLOCK( pxLink );
 8001e54:	68bb      	ldr	r3, [r7, #8]
 8001e56:	685b      	ldr	r3, [r3, #4]
 8001e58:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001e5c:	68bb      	ldr	r3, [r7, #8]
 8001e5e:	605a      	str	r2, [r3, #4]
                        ( void ) memset( puc + xHeapStructSize, 0, pxLink->xBlockSize - xHeapStructSize );
                    }
                }
                #endif

                vTaskSuspendAll();
 8001e60:	f000 fb6a 	bl	8002538 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 8001e64:	68bb      	ldr	r3, [r7, #8]
 8001e66:	685a      	ldr	r2, [r3, #4]
 8001e68:	4b09      	ldr	r3, [pc, #36]	@ (8001e90 <vPortFree+0x74>)
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	4413      	add	r3, r2
 8001e6e:	4a08      	ldr	r2, [pc, #32]	@ (8001e90 <vPortFree+0x74>)
 8001e70:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8001e72:	68b8      	ldr	r0, [r7, #8]
 8001e74:	f000 f86a 	bl	8001f4c <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 8001e78:	4b06      	ldr	r3, [pc, #24]	@ (8001e94 <vPortFree+0x78>)
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	3301      	adds	r3, #1
 8001e7e:	4a05      	ldr	r2, [pc, #20]	@ (8001e94 <vPortFree+0x78>)
 8001e80:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 8001e82:	f000 fb67 	bl	8002554 <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 8001e86:	bf00      	nop
 8001e88:	3710      	adds	r7, #16
 8001e8a:	46bd      	mov	sp, r7
 8001e8c:	bd80      	pop	{r7, pc}
 8001e8e:	bf00      	nop
 8001e90:	20003c48 	.word	0x20003c48
 8001e94:	20003c54 	.word	0x20003c54

08001e98 <prvHeapInit>:
    return pv;
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 8001e98:	b480      	push	{r7}
 8001e9a:	b085      	sub	sp, #20
 8001e9c:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    portPOINTER_SIZE_TYPE uxStartAddress, uxEndAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8001e9e:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8001ea2:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxStartAddress = ( portPOINTER_SIZE_TYPE ) ucHeap;
 8001ea4:	4b24      	ldr	r3, [pc, #144]	@ (8001f38 <prvHeapInit+0xa0>)
 8001ea6:	60fb      	str	r3, [r7, #12]

    if( ( uxStartAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8001ea8:	68fb      	ldr	r3, [r7, #12]
 8001eaa:	f003 0307 	and.w	r3, r3, #7
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d00c      	beq.n	8001ecc <prvHeapInit+0x34>
    {
        uxStartAddress += ( portBYTE_ALIGNMENT - 1 );
 8001eb2:	68fb      	ldr	r3, [r7, #12]
 8001eb4:	3307      	adds	r3, #7
 8001eb6:	60fb      	str	r3, [r7, #12]
        uxStartAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	f023 0307 	bic.w	r3, r3, #7
 8001ebe:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= ( size_t ) ( uxStartAddress - ( portPOINTER_SIZE_TYPE ) ucHeap );
 8001ec0:	68ba      	ldr	r2, [r7, #8]
 8001ec2:	68fb      	ldr	r3, [r7, #12]
 8001ec4:	1ad3      	subs	r3, r2, r3
 8001ec6:	4a1c      	ldr	r2, [pc, #112]	@ (8001f38 <prvHeapInit+0xa0>)
 8001ec8:	4413      	add	r3, r2
 8001eca:	60bb      	str	r3, [r7, #8]
    }
    #endif

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) heapPROTECT_BLOCK_POINTER( uxStartAddress );
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	4a1b      	ldr	r2, [pc, #108]	@ (8001f3c <prvHeapInit+0xa4>)
 8001ed0:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 8001ed2:	4b1a      	ldr	r3, [pc, #104]	@ (8001f3c <prvHeapInit+0xa4>)
 8001ed4:	2200      	movs	r2, #0
 8001ed6:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxEndAddress = uxStartAddress + ( portPOINTER_SIZE_TYPE ) xTotalHeapSize;
 8001ed8:	68fa      	ldr	r2, [r7, #12]
 8001eda:	68bb      	ldr	r3, [r7, #8]
 8001edc:	4413      	add	r3, r2
 8001ede:	607b      	str	r3, [r7, #4]
    uxEndAddress -= ( portPOINTER_SIZE_TYPE ) xHeapStructSize;
 8001ee0:	2208      	movs	r2, #8
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	1a9b      	subs	r3, r3, r2
 8001ee6:	607b      	str	r3, [r7, #4]
    uxEndAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	f023 0307 	bic.w	r3, r3, #7
 8001eee:	607b      	str	r3, [r7, #4]
    pxEnd = ( BlockLink_t * ) uxEndAddress;
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	4a13      	ldr	r2, [pc, #76]	@ (8001f40 <prvHeapInit+0xa8>)
 8001ef4:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 8001ef6:	4b12      	ldr	r3, [pc, #72]	@ (8001f40 <prvHeapInit+0xa8>)
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	2200      	movs	r2, #0
 8001efc:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( NULL );
 8001efe:	4b10      	ldr	r3, [pc, #64]	@ (8001f40 <prvHeapInit+0xa8>)
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	2200      	movs	r2, #0
 8001f04:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( BlockLink_t * ) uxStartAddress;
 8001f06:	68fb      	ldr	r3, [r7, #12]
 8001f08:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = ( size_t ) ( uxEndAddress - ( portPOINTER_SIZE_TYPE ) pxFirstFreeBlock );
 8001f0a:	683b      	ldr	r3, [r7, #0]
 8001f0c:	687a      	ldr	r2, [r7, #4]
 8001f0e:	1ad2      	subs	r2, r2, r3
 8001f10:	683b      	ldr	r3, [r7, #0]
 8001f12:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxEnd );
 8001f14:	4b0a      	ldr	r3, [pc, #40]	@ (8001f40 <prvHeapInit+0xa8>)
 8001f16:	681a      	ldr	r2, [r3, #0]
 8001f18:	683b      	ldr	r3, [r7, #0]
 8001f1a:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8001f1c:	683b      	ldr	r3, [r7, #0]
 8001f1e:	685b      	ldr	r3, [r3, #4]
 8001f20:	4a08      	ldr	r2, [pc, #32]	@ (8001f44 <prvHeapInit+0xac>)
 8001f22:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8001f24:	683b      	ldr	r3, [r7, #0]
 8001f26:	685b      	ldr	r3, [r3, #4]
 8001f28:	4a07      	ldr	r2, [pc, #28]	@ (8001f48 <prvHeapInit+0xb0>)
 8001f2a:	6013      	str	r3, [r2, #0]
}
 8001f2c:	bf00      	nop
 8001f2e:	3714      	adds	r7, #20
 8001f30:	46bd      	mov	sp, r7
 8001f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f36:	4770      	bx	lr
 8001f38:	2000003c 	.word	0x2000003c
 8001f3c:	20003c3c 	.word	0x20003c3c
 8001f40:	20003c44 	.word	0x20003c44
 8001f44:	20003c4c 	.word	0x20003c4c
 8001f48:	20003c48 	.word	0x20003c48

08001f4c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 8001f4c:	b480      	push	{r7}
 8001f4e:	b085      	sub	sp, #20
 8001f50:	af00      	add	r7, sp, #0
 8001f52:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) < pxBlockToInsert; pxIterator = heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) )
 8001f54:	4b28      	ldr	r3, [pc, #160]	@ (8001ff8 <prvInsertBlockIntoFreeList+0xac>)
 8001f56:	60fb      	str	r3, [r7, #12]
 8001f58:	e002      	b.n	8001f60 <prvInsertBlockIntoFreeList+0x14>
 8001f5a:	68fb      	ldr	r3, [r7, #12]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	60fb      	str	r3, [r7, #12]
 8001f60:	68fb      	ldr	r3, [r7, #12]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	687a      	ldr	r2, [r7, #4]
 8001f66:	429a      	cmp	r2, r3
 8001f68:	d8f7      	bhi.n	8001f5a <prvInsertBlockIntoFreeList+0xe>
        heapVALIDATE_BLOCK_POINTER( pxIterator );
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 8001f6a:	68fb      	ldr	r3, [r7, #12]
 8001f6c:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8001f6e:	68fb      	ldr	r3, [r7, #12]
 8001f70:	685b      	ldr	r3, [r3, #4]
 8001f72:	68ba      	ldr	r2, [r7, #8]
 8001f74:	4413      	add	r3, r2
 8001f76:	687a      	ldr	r2, [r7, #4]
 8001f78:	429a      	cmp	r2, r3
 8001f7a:	d108      	bne.n	8001f8e <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	685a      	ldr	r2, [r3, #4]
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	685b      	ldr	r3, [r3, #4]
 8001f84:	441a      	add	r2, r3
 8001f86:	68fb      	ldr	r3, [r7, #12]
 8001f88:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 8001f8a:	68fb      	ldr	r3, [r7, #12]
 8001f8c:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) )
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	685b      	ldr	r3, [r3, #4]
 8001f96:	68ba      	ldr	r2, [r7, #8]
 8001f98:	441a      	add	r2, r3
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	429a      	cmp	r2, r3
 8001fa0:	d118      	bne.n	8001fd4 <prvInsertBlockIntoFreeList+0x88>
    {
        if( heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) != pxEnd )
 8001fa2:	68fb      	ldr	r3, [r7, #12]
 8001fa4:	681a      	ldr	r2, [r3, #0]
 8001fa6:	4b15      	ldr	r3, [pc, #84]	@ (8001ffc <prvInsertBlockIntoFreeList+0xb0>)
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	429a      	cmp	r2, r3
 8001fac:	d00d      	beq.n	8001fca <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock )->xBlockSize;
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	685a      	ldr	r2, [r3, #4]
 8001fb2:	68fb      	ldr	r3, [r7, #12]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	685b      	ldr	r3, [r3, #4]
 8001fb8:	441a      	add	r2, r3
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock )->pxNextFreeBlock;
 8001fbe:	68fb      	ldr	r3, [r7, #12]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	681a      	ldr	r2, [r3, #0]
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	601a      	str	r2, [r3, #0]
 8001fc8:	e008      	b.n	8001fdc <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxEnd );
 8001fca:	4b0c      	ldr	r3, [pc, #48]	@ (8001ffc <prvInsertBlockIntoFreeList+0xb0>)
 8001fcc:	681a      	ldr	r2, [r3, #0]
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	601a      	str	r2, [r3, #0]
 8001fd2:	e003      	b.n	8001fdc <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	681a      	ldr	r2, [r3, #0]
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gap, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 8001fdc:	68fa      	ldr	r2, [r7, #12]
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	429a      	cmp	r2, r3
 8001fe2:	d002      	beq.n	8001fea <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxBlockToInsert );
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	687a      	ldr	r2, [r7, #4]
 8001fe8:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8001fea:	bf00      	nop
 8001fec:	3714      	adds	r7, #20
 8001fee:	46bd      	mov	sp, r7
 8001ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff4:	4770      	bx	lr
 8001ff6:	bf00      	nop
 8001ff8:	20003c3c 	.word	0x20003c3c
 8001ffc:	20003c44 	.word	0x20003c44

08002000 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8002000:	b480      	push	{r7}
 8002002:	b083      	sub	sp, #12
 8002004:	af00      	add	r7, sp, #0
 8002006:	6078      	str	r0, [r7, #4]
    traceENTER_vListInitialise( pxList );

    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	f103 0208 	add.w	r2, r3, #8
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	605a      	str	r2, [r3, #4]

    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	f04f 32ff 	mov.w	r2, #4294967295
 8002018:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	f103 0208 	add.w	r2, r3, #8
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	f103 0208 	add.w	r2, r3, #8
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	611a      	str	r2, [r3, #16]
        pxList->xListEnd.pxContainer = NULL;
        listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );
    }
    #endif

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	2200      	movs	r2, #0
 8002032:	601a      	str	r2, [r3, #0]
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );

    traceRETURN_vListInitialise();
}
 8002034:	bf00      	nop
 8002036:	370c      	adds	r7, #12
 8002038:	46bd      	mov	sp, r7
 800203a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800203e:	4770      	bx	lr

08002040 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8002040:	b480      	push	{r7}
 8002042:	b083      	sub	sp, #12
 8002044:	af00      	add	r7, sp, #0
 8002046:	6078      	str	r0, [r7, #4]
    traceENTER_vListInitialiseItem( pxItem );

    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	2200      	movs	r2, #0
 800204c:	611a      	str	r2, [r3, #16]
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );

    traceRETURN_vListInitialiseItem();
}
 800204e:	bf00      	nop
 8002050:	370c      	adds	r7, #12
 8002052:	46bd      	mov	sp, r7
 8002054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002058:	4770      	bx	lr

0800205a <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 800205a:	b480      	push	{r7}
 800205c:	b085      	sub	sp, #20
 800205e:	af00      	add	r7, sp, #0
 8002060:	6078      	str	r0, [r7, #4]
 8002062:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8002064:	683b      	ldr	r3, [r7, #0]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 800206a:	68bb      	ldr	r3, [r7, #8]
 800206c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002070:	d103      	bne.n	800207a <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	691b      	ldr	r3, [r3, #16]
 8002076:	60fb      	str	r3, [r7, #12]
 8002078:	e00c      	b.n	8002094 <vListInsert+0x3a>
        *   5) If the FreeRTOS port supports interrupt nesting then ensure that
        *      the priority of the tick interrupt is at or below
        *      configMAX_SYSCALL_INTERRUPT_PRIORITY.
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext )
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	3308      	adds	r3, #8
 800207e:	60fb      	str	r3, [r7, #12]
 8002080:	e002      	b.n	8002088 <vListInsert+0x2e>
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	685b      	ldr	r3, [r3, #4]
 8002086:	60fb      	str	r3, [r7, #12]
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	685b      	ldr	r3, [r3, #4]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	68ba      	ldr	r2, [r7, #8]
 8002090:	429a      	cmp	r2, r3
 8002092:	d2f6      	bcs.n	8002082 <vListInsert+0x28>
             * IF YOU FIND YOUR CODE STUCK HERE, SEE THE NOTE JUST ABOVE.
             */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	685a      	ldr	r2, [r3, #4]
 8002098:	683b      	ldr	r3, [r7, #0]
 800209a:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800209c:	683b      	ldr	r3, [r7, #0]
 800209e:	685b      	ldr	r3, [r3, #4]
 80020a0:	683a      	ldr	r2, [r7, #0]
 80020a2:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 80020a4:	683b      	ldr	r3, [r7, #0]
 80020a6:	68fa      	ldr	r2, [r7, #12]
 80020a8:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 80020aa:	68fb      	ldr	r3, [r7, #12]
 80020ac:	683a      	ldr	r2, [r7, #0]
 80020ae:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 80020b0:	683b      	ldr	r3, [r7, #0]
 80020b2:	687a      	ldr	r2, [r7, #4]
 80020b4:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems ) = ( UBaseType_t ) ( pxList->uxNumberOfItems + 1U );
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	1c5a      	adds	r2, r3, #1
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	601a      	str	r2, [r3, #0]

    traceRETURN_vListInsert();
}
 80020c0:	bf00      	nop
 80020c2:	3714      	adds	r7, #20
 80020c4:	46bd      	mov	sp, r7
 80020c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ca:	4770      	bx	lr

080020cc <uxListRemove>:
/*-----------------------------------------------------------*/


UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80020cc:	b480      	push	{r7}
 80020ce:	b085      	sub	sp, #20
 80020d0:	af00      	add	r7, sp, #0
 80020d2:	6078      	str	r0, [r7, #4]
    /* The list item knows which list it is in.  Obtain the list from the list
     * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	691b      	ldr	r3, [r3, #16]
 80020d8:	60fb      	str	r3, [r7, #12]

    traceENTER_uxListRemove( pxItemToRemove );

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	685b      	ldr	r3, [r3, #4]
 80020de:	687a      	ldr	r2, [r7, #4]
 80020e0:	6892      	ldr	r2, [r2, #8]
 80020e2:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	689b      	ldr	r3, [r3, #8]
 80020e8:	687a      	ldr	r2, [r7, #4]
 80020ea:	6852      	ldr	r2, [r2, #4]
 80020ec:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 80020ee:	68fb      	ldr	r3, [r7, #12]
 80020f0:	685b      	ldr	r3, [r3, #4]
 80020f2:	687a      	ldr	r2, [r7, #4]
 80020f4:	429a      	cmp	r2, r3
 80020f6:	d103      	bne.n	8002100 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	689a      	ldr	r2, [r3, #8]
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	2200      	movs	r2, #0
 8002104:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems ) = ( UBaseType_t ) ( pxList->uxNumberOfItems - 1U );
 8002106:	68fb      	ldr	r3, [r7, #12]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	1e5a      	subs	r2, r3, #1
 800210c:	68fb      	ldr	r3, [r7, #12]
 800210e:	601a      	str	r2, [r3, #0]

    traceRETURN_uxListRemove( pxList->uxNumberOfItems );

    return pxList->uxNumberOfItems;
 8002110:	68fb      	ldr	r3, [r7, #12]
 8002112:	681b      	ldr	r3, [r3, #0]
}
 8002114:	4618      	mov	r0, r3
 8002116:	3714      	adds	r7, #20
 8002118:	46bd      	mov	sp, r7
 800211a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800211e:	4770      	bx	lr

08002120 <prvCreateTask>:
                                  const char * const pcName,
                                  const configSTACK_DEPTH_TYPE uxStackDepth,
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask )
    {
 8002120:	b580      	push	{r7, lr}
 8002122:	b08a      	sub	sp, #40	@ 0x28
 8002124:	af04      	add	r7, sp, #16
 8002126:	60f8      	str	r0, [r7, #12]
 8002128:	60b9      	str	r1, [r7, #8]
 800212a:	607a      	str	r2, [r7, #4]
 800212c:	603b      	str	r3, [r7, #0]

            /* Allocate space for the stack used by the task being created. */
            /* MISRA Ref 11.5.1 [Malloc memory assignment] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
            /* coverity[misra_c_2012_rule_11_5_violation] */
            pxStack = ( StackType_t * ) pvPortMallocStack( ( ( ( size_t ) uxStackDepth ) * sizeof( StackType_t ) ) );
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	009b      	lsls	r3, r3, #2
 8002132:	4618      	mov	r0, r3
 8002134:	f7ff fdc0 	bl	8001cb8 <pvPortMalloc>
 8002138:	6138      	str	r0, [r7, #16]

            if( pxStack != NULL )
 800213a:	693b      	ldr	r3, [r7, #16]
 800213c:	2b00      	cmp	r3, #0
 800213e:	d013      	beq.n	8002168 <prvCreateTask+0x48>
            {
                /* Allocate space for the TCB. */
                /* MISRA Ref 11.5.1 [Malloc memory assignment] */
                /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                /* coverity[misra_c_2012_rule_11_5_violation] */
                pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );
 8002140:	2054      	movs	r0, #84	@ 0x54
 8002142:	f7ff fdb9 	bl	8001cb8 <pvPortMalloc>
 8002146:	6178      	str	r0, [r7, #20]

                if( pxNewTCB != NULL )
 8002148:	697b      	ldr	r3, [r7, #20]
 800214a:	2b00      	cmp	r3, #0
 800214c:	d008      	beq.n	8002160 <prvCreateTask+0x40>
                {
                    ( void ) memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 800214e:	2254      	movs	r2, #84	@ 0x54
 8002150:	2100      	movs	r1, #0
 8002152:	6978      	ldr	r0, [r7, #20]
 8002154:	f000 fdb0 	bl	8002cb8 <memset>

                    /* Store the stack location in the TCB. */
                    pxNewTCB->pxStack = pxStack;
 8002158:	697b      	ldr	r3, [r7, #20]
 800215a:	693a      	ldr	r2, [r7, #16]
 800215c:	631a      	str	r2, [r3, #48]	@ 0x30
 800215e:	e005      	b.n	800216c <prvCreateTask+0x4c>
                }
                else
                {
                    /* The stack cannot be used as the TCB was not created.  Free
                     * it again. */
                    vPortFreeStack( pxStack );
 8002160:	6938      	ldr	r0, [r7, #16]
 8002162:	f7ff fe5b 	bl	8001e1c <vPortFree>
 8002166:	e001      	b.n	800216c <prvCreateTask+0x4c>
                }
            }
            else
            {
                pxNewTCB = NULL;
 8002168:	2300      	movs	r3, #0
 800216a:	617b      	str	r3, [r7, #20]
            }
        }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 800216c:	697b      	ldr	r3, [r7, #20]
 800216e:	2b00      	cmp	r3, #0
 8002170:	d00d      	beq.n	800218e <prvCreateTask+0x6e>
                 * task was created dynamically in case it is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8002172:	2300      	movs	r3, #0
 8002174:	9303      	str	r3, [sp, #12]
 8002176:	697b      	ldr	r3, [r7, #20]
 8002178:	9302      	str	r3, [sp, #8]
 800217a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800217c:	9301      	str	r3, [sp, #4]
 800217e:	6a3b      	ldr	r3, [r7, #32]
 8002180:	9300      	str	r3, [sp, #0]
 8002182:	683b      	ldr	r3, [r7, #0]
 8002184:	687a      	ldr	r2, [r7, #4]
 8002186:	68b9      	ldr	r1, [r7, #8]
 8002188:	68f8      	ldr	r0, [r7, #12]
 800218a:	f000 f828 	bl	80021de <prvInitialiseNewTask>
        }

        return pxNewTCB;
 800218e:	697b      	ldr	r3, [r7, #20]
    }
 8002190:	4618      	mov	r0, r3
 8002192:	3718      	adds	r7, #24
 8002194:	46bd      	mov	sp, r7
 8002196:	bd80      	pop	{r7, pc}

08002198 <xTaskCreate>:
                            const char * const pcName,
                            const configSTACK_DEPTH_TYPE uxStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 8002198:	b580      	push	{r7, lr}
 800219a:	b088      	sub	sp, #32
 800219c:	af02      	add	r7, sp, #8
 800219e:	60f8      	str	r0, [r7, #12]
 80021a0:	60b9      	str	r1, [r7, #8]
 80021a2:	607a      	str	r2, [r7, #4]
 80021a4:	603b      	str	r3, [r7, #0]
        TCB_t * pxNewTCB;
        BaseType_t xReturn;

        traceENTER_xTaskCreate( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask );

        pxNewTCB = prvCreateTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask );
 80021a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021a8:	9301      	str	r3, [sp, #4]
 80021aa:	6a3b      	ldr	r3, [r7, #32]
 80021ac:	9300      	str	r3, [sp, #0]
 80021ae:	683b      	ldr	r3, [r7, #0]
 80021b0:	687a      	ldr	r2, [r7, #4]
 80021b2:	68b9      	ldr	r1, [r7, #8]
 80021b4:	68f8      	ldr	r0, [r7, #12]
 80021b6:	f7ff ffb3 	bl	8002120 <prvCreateTask>
 80021ba:	6138      	str	r0, [r7, #16]

        if( pxNewTCB != NULL )
 80021bc:	693b      	ldr	r3, [r7, #16]
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d005      	beq.n	80021ce <xTaskCreate+0x36>
                /* Set the task's affinity before scheduling it. */
                pxNewTCB->uxCoreAffinityMask = configTASK_DEFAULT_CORE_AFFINITY;
            }
            #endif

            prvAddNewTaskToReadyList( pxNewTCB );
 80021c2:	6938      	ldr	r0, [r7, #16]
 80021c4:	f000 f87c 	bl	80022c0 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 80021c8:	2301      	movs	r3, #1
 80021ca:	617b      	str	r3, [r7, #20]
 80021cc:	e002      	b.n	80021d4 <xTaskCreate+0x3c>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80021ce:	f04f 33ff 	mov.w	r3, #4294967295
 80021d2:	617b      	str	r3, [r7, #20]
        }

        traceRETURN_xTaskCreate( xReturn );

        return xReturn;
 80021d4:	697b      	ldr	r3, [r7, #20]
    }
 80021d6:	4618      	mov	r0, r3
 80021d8:	3718      	adds	r7, #24
 80021da:	46bd      	mov	sp, r7
 80021dc:	bd80      	pop	{r7, pc}

080021de <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 80021de:	b580      	push	{r7, lr}
 80021e0:	b086      	sub	sp, #24
 80021e2:	af00      	add	r7, sp, #0
 80021e4:	60f8      	str	r0, [r7, #12]
 80021e6:	60b9      	str	r1, [r7, #8]
 80021e8:	607a      	str	r2, [r7, #4]
 80021ea:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
    {
        /* Fill the stack with a known value to assist debugging. */
        ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) uxStackDepth * sizeof( StackType_t ) );
 80021ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80021ee:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	009b      	lsls	r3, r3, #2
 80021f4:	461a      	mov	r2, r3
 80021f6:	21a5      	movs	r1, #165	@ 0xa5
 80021f8:	f000 fd5e 	bl	8002cb8 <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
    {
        pxTopOfStack = &( pxNewTCB->pxStack[ uxStackDepth - ( configSTACK_DEPTH_TYPE ) 1 ] );
 80021fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80021fe:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002206:	3b01      	subs	r3, #1
 8002208:	009b      	lsls	r3, r3, #2
 800220a:	4413      	add	r3, r2
 800220c:	613b      	str	r3, [r7, #16]
        pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
 800220e:	693b      	ldr	r3, [r7, #16]
 8002210:	f023 0307 	bic.w	r3, r3, #7
 8002214:	613b      	str	r3, [r7, #16]
        pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( uxStackDepth - ( configSTACK_DEPTH_TYPE ) 1 );
    }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 8002216:	68bb      	ldr	r3, [r7, #8]
 8002218:	2b00      	cmp	r3, #0
 800221a:	d01e      	beq.n	800225a <prvInitialiseNewTask+0x7c>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800221c:	2300      	movs	r3, #0
 800221e:	617b      	str	r3, [r7, #20]
 8002220:	e012      	b.n	8002248 <prvInitialiseNewTask+0x6a>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8002222:	68ba      	ldr	r2, [r7, #8]
 8002224:	697b      	ldr	r3, [r7, #20]
 8002226:	4413      	add	r3, r2
 8002228:	7819      	ldrb	r1, [r3, #0]
 800222a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800222c:	697b      	ldr	r3, [r7, #20]
 800222e:	4413      	add	r3, r2
 8002230:	3334      	adds	r3, #52	@ 0x34
 8002232:	460a      	mov	r2, r1
 8002234:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 8002236:	68ba      	ldr	r2, [r7, #8]
 8002238:	697b      	ldr	r3, [r7, #20]
 800223a:	4413      	add	r3, r2
 800223c:	781b      	ldrb	r3, [r3, #0]
 800223e:	2b00      	cmp	r3, #0
 8002240:	d006      	beq.n	8002250 <prvInitialiseNewTask+0x72>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002242:	697b      	ldr	r3, [r7, #20]
 8002244:	3301      	adds	r3, #1
 8002246:	617b      	str	r3, [r7, #20]
 8002248:	697b      	ldr	r3, [r7, #20]
 800224a:	2b0f      	cmp	r3, #15
 800224c:	d9e9      	bls.n	8002222 <prvInitialiseNewTask+0x44>
 800224e:	e000      	b.n	8002252 <prvInitialiseNewTask+0x74>
            {
                break;
 8002250:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1U ] = '\0';
 8002252:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002254:	2200      	movs	r2, #0
 8002256:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }

    /* This is used as an array index so must ensure it's not too large. */
    configASSERT( uxPriority < configMAX_PRIORITIES );

    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800225a:	6a3b      	ldr	r3, [r7, #32]
 800225c:	2b04      	cmp	r3, #4
 800225e:	d901      	bls.n	8002264 <prvInitialiseNewTask+0x86>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8002260:	2304      	movs	r3, #4
 8002262:	623b      	str	r3, [r7, #32]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 8002264:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002266:	6a3a      	ldr	r2, [r7, #32]
 8002268:	62da      	str	r2, [r3, #44]	@ 0x2c
    #if ( configUSE_MUTEXES == 1 )
    {
        pxNewTCB->uxBasePriority = uxPriority;
 800226a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800226c:	6a3a      	ldr	r2, [r7, #32]
 800226e:	645a      	str	r2, [r3, #68]	@ 0x44
    }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8002270:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002272:	3304      	adds	r3, #4
 8002274:	4618      	mov	r0, r3
 8002276:	f7ff fee3 	bl	8002040 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800227a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800227c:	3318      	adds	r3, #24
 800227e:	4618      	mov	r0, r3
 8002280:	f7ff fede 	bl	8002040 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8002284:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002286:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002288:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority );
 800228a:	6a3b      	ldr	r3, [r7, #32]
 800228c:	f1c3 0205 	rsb	r2, r3, #5
 8002290:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002292:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8002294:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002296:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002298:	625a      	str	r2, [r3, #36]	@ 0x24
            }
            #endif /* portSTACK_GROWTH */
        }
        #else /* portHAS_STACK_OVERFLOW_CHECKING */
        {
            pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800229a:	683a      	ldr	r2, [r7, #0]
 800229c:	68f9      	ldr	r1, [r7, #12]
 800229e:	6938      	ldr	r0, [r7, #16]
 80022a0:	f7ff fbac 	bl	80019fc <pxPortInitialiseStack>
 80022a4:	4602      	mov	r2, r0
 80022a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80022a8:	601a      	str	r2, [r3, #0]
            pxNewTCB->uxTaskAttributes |= taskATTRIBUTE_IS_IDLE;
        }
    }
    #endif /* #if ( configNUMBER_OF_CORES > 1 ) */

    if( pxCreatedTask != NULL )
 80022aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d002      	beq.n	80022b6 <prvInitialiseNewTask+0xd8>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80022b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022b2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80022b4:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80022b6:	bf00      	nop
 80022b8:	3718      	adds	r7, #24
 80022ba:	46bd      	mov	sp, r7
 80022bc:	bd80      	pop	{r7, pc}
	...

080022c0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

#if ( configNUMBER_OF_CORES == 1 )

    static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
    {
 80022c0:	b580      	push	{r7, lr}
 80022c2:	b084      	sub	sp, #16
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	6078      	str	r0, [r7, #4]
        /* Ensure interrupts don't access the task lists while the lists are being
         * updated. */
        taskENTER_CRITICAL();
 80022c8:	f7ff fc46 	bl	8001b58 <vPortEnterCritical>
        {
            uxCurrentNumberOfTasks = ( UBaseType_t ) ( uxCurrentNumberOfTasks + 1U );
 80022cc:	4b3f      	ldr	r3, [pc, #252]	@ (80023cc <prvAddNewTaskToReadyList+0x10c>)
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	3301      	adds	r3, #1
 80022d2:	4a3e      	ldr	r2, [pc, #248]	@ (80023cc <prvAddNewTaskToReadyList+0x10c>)
 80022d4:	6013      	str	r3, [r2, #0]

            if( pxCurrentTCB == NULL )
 80022d6:	4b3e      	ldr	r3, [pc, #248]	@ (80023d0 <prvAddNewTaskToReadyList+0x110>)
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d109      	bne.n	80022f2 <prvAddNewTaskToReadyList+0x32>
            {
                /* There are no other tasks, or all the other tasks are in
                 * the suspended state - make this the current task. */
                pxCurrentTCB = pxNewTCB;
 80022de:	4a3c      	ldr	r2, [pc, #240]	@ (80023d0 <prvAddNewTaskToReadyList+0x110>)
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	6013      	str	r3, [r2, #0]

                if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80022e4:	4b39      	ldr	r3, [pc, #228]	@ (80023cc <prvAddNewTaskToReadyList+0x10c>)
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	2b01      	cmp	r3, #1
 80022ea:	d110      	bne.n	800230e <prvAddNewTaskToReadyList+0x4e>
                {
                    /* This is the first task to be created so do the preliminary
                     * initialisation required.  We will not recover if this call
                     * fails, but we will report the failure. */
                    prvInitialiseTaskLists();
 80022ec:	f000 fbc8 	bl	8002a80 <prvInitialiseTaskLists>
 80022f0:	e00d      	b.n	800230e <prvAddNewTaskToReadyList+0x4e>
            else
            {
                /* If the scheduler is not already running, make this task the
                 * current task if it is the highest priority task to be created
                 * so far. */
                if( xSchedulerRunning == pdFALSE )
 80022f2:	4b38      	ldr	r3, [pc, #224]	@ (80023d4 <prvAddNewTaskToReadyList+0x114>)
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d109      	bne.n	800230e <prvAddNewTaskToReadyList+0x4e>
                {
                    if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80022fa:	4b35      	ldr	r3, [pc, #212]	@ (80023d0 <prvAddNewTaskToReadyList+0x110>)
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002304:	429a      	cmp	r2, r3
 8002306:	d802      	bhi.n	800230e <prvAddNewTaskToReadyList+0x4e>
                    {
                        pxCurrentTCB = pxNewTCB;
 8002308:	4a31      	ldr	r2, [pc, #196]	@ (80023d0 <prvAddNewTaskToReadyList+0x110>)
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	6013      	str	r3, [r2, #0]
                {
                    mtCOVERAGE_TEST_MARKER();
                }
            }

            uxTaskNumber++;
 800230e:	4b32      	ldr	r3, [pc, #200]	@ (80023d8 <prvAddNewTaskToReadyList+0x118>)
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	3301      	adds	r3, #1
 8002314:	4a30      	ldr	r2, [pc, #192]	@ (80023d8 <prvAddNewTaskToReadyList+0x118>)
 8002316:	6013      	str	r3, [r2, #0]
                pxNewTCB->uxTCBNumber = uxTaskNumber;
            }
            #endif /* configUSE_TRACE_FACILITY */
            traceTASK_CREATE( pxNewTCB );

            prvAddTaskToReadyList( pxNewTCB );
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800231c:	2201      	movs	r2, #1
 800231e:	409a      	lsls	r2, r3
 8002320:	4b2e      	ldr	r3, [pc, #184]	@ (80023dc <prvAddNewTaskToReadyList+0x11c>)
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	4313      	orrs	r3, r2
 8002326:	4a2d      	ldr	r2, [pc, #180]	@ (80023dc <prvAddNewTaskToReadyList+0x11c>)
 8002328:	6013      	str	r3, [r2, #0]
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800232e:	492c      	ldr	r1, [pc, #176]	@ (80023e0 <prvAddNewTaskToReadyList+0x120>)
 8002330:	4613      	mov	r3, r2
 8002332:	009b      	lsls	r3, r3, #2
 8002334:	4413      	add	r3, r2
 8002336:	009b      	lsls	r3, r3, #2
 8002338:	440b      	add	r3, r1
 800233a:	3304      	adds	r3, #4
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	60fb      	str	r3, [r7, #12]
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	68fa      	ldr	r2, [r7, #12]
 8002344:	609a      	str	r2, [r3, #8]
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	689a      	ldr	r2, [r3, #8]
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	60da      	str	r2, [r3, #12]
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	689b      	ldr	r3, [r3, #8]
 8002352:	687a      	ldr	r2, [r7, #4]
 8002354:	3204      	adds	r2, #4
 8002356:	605a      	str	r2, [r3, #4]
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	1d1a      	adds	r2, r3, #4
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	609a      	str	r2, [r3, #8]
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002364:	4613      	mov	r3, r2
 8002366:	009b      	lsls	r3, r3, #2
 8002368:	4413      	add	r3, r2
 800236a:	009b      	lsls	r3, r3, #2
 800236c:	4a1c      	ldr	r2, [pc, #112]	@ (80023e0 <prvAddNewTaskToReadyList+0x120>)
 800236e:	441a      	add	r2, r3
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	615a      	str	r2, [r3, #20]
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002378:	4919      	ldr	r1, [pc, #100]	@ (80023e0 <prvAddNewTaskToReadyList+0x120>)
 800237a:	4613      	mov	r3, r2
 800237c:	009b      	lsls	r3, r3, #2
 800237e:	4413      	add	r3, r2
 8002380:	009b      	lsls	r3, r3, #2
 8002382:	440b      	add	r3, r1
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	687a      	ldr	r2, [r7, #4]
 8002388:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800238a:	1c59      	adds	r1, r3, #1
 800238c:	4814      	ldr	r0, [pc, #80]	@ (80023e0 <prvAddNewTaskToReadyList+0x120>)
 800238e:	4613      	mov	r3, r2
 8002390:	009b      	lsls	r3, r3, #2
 8002392:	4413      	add	r3, r2
 8002394:	009b      	lsls	r3, r3, #2
 8002396:	4403      	add	r3, r0
 8002398:	6019      	str	r1, [r3, #0]

            portSETUP_TCB( pxNewTCB );
        }
        taskEXIT_CRITICAL();
 800239a:	f7ff fbf7 	bl	8001b8c <vPortExitCritical>

        if( xSchedulerRunning != pdFALSE )
 800239e:	4b0d      	ldr	r3, [pc, #52]	@ (80023d4 <prvAddNewTaskToReadyList+0x114>)
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d00e      	beq.n	80023c4 <prvAddNewTaskToReadyList+0x104>
        {
            /* If the created task is of a higher priority than the current task
             * then it should run now. */
            taskYIELD_ANY_CORE_IF_USING_PREEMPTION( pxNewTCB );
 80023a6:	4b0a      	ldr	r3, [pc, #40]	@ (80023d0 <prvAddNewTaskToReadyList+0x110>)
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023b0:	429a      	cmp	r2, r3
 80023b2:	d207      	bcs.n	80023c4 <prvAddNewTaskToReadyList+0x104>
 80023b4:	4b0b      	ldr	r3, [pc, #44]	@ (80023e4 <prvAddNewTaskToReadyList+0x124>)
 80023b6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80023ba:	601a      	str	r2, [r3, #0]
 80023bc:	f3bf 8f4f 	dsb	sy
 80023c0:	f3bf 8f6f 	isb	sy
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 80023c4:	bf00      	nop
 80023c6:	3710      	adds	r7, #16
 80023c8:	46bd      	mov	sp, r7
 80023ca:	bd80      	pop	{r7, pc}
 80023cc:	20003d30 	.word	0x20003d30
 80023d0:	20003c58 	.word	0x20003c58
 80023d4:	20003d3c 	.word	0x20003d3c
 80023d8:	20003d4c 	.word	0x20003d4c
 80023dc:	20003d38 	.word	0x20003d38
 80023e0:	20003c5c 	.word	0x20003c5c
 80023e4:	e000ed04 	.word	0xe000ed04

080023e8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

    void vTaskDelay( const TickType_t xTicksToDelay )
    {
 80023e8:	b580      	push	{r7, lr}
 80023ea:	b084      	sub	sp, #16
 80023ec:	af00      	add	r7, sp, #0
 80023ee:	6078      	str	r0, [r7, #4]
        BaseType_t xAlreadyYielded = pdFALSE;
 80023f0:	2300      	movs	r3, #0
 80023f2:	60fb      	str	r3, [r7, #12]

        traceENTER_vTaskDelay( xTicksToDelay );

        /* A delay time of zero just forces a reschedule. */
        if( xTicksToDelay > ( TickType_t ) 0U )
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d008      	beq.n	800240c <vTaskDelay+0x24>
        {
            vTaskSuspendAll();
 80023fa:	f000 f89d 	bl	8002538 <vTaskSuspendAll>
                 * list or removed from the blocked list until the scheduler
                 * is resumed.
                 *
                 * This task cannot be in an event list as it is the currently
                 * executing task. */
                prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80023fe:	2100      	movs	r1, #0
 8002400:	6878      	ldr	r0, [r7, #4]
 8002402:	f000 fbd7 	bl	8002bb4 <prvAddCurrentTaskToDelayedList>
            }
            xAlreadyYielded = xTaskResumeAll();
 8002406:	f000 f8a5 	bl	8002554 <xTaskResumeAll>
 800240a:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }

        /* Force a reschedule if xTaskResumeAll has not already done so, we may
         * have put ourselves to sleep. */
        if( xAlreadyYielded == pdFALSE )
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	2b00      	cmp	r3, #0
 8002410:	d107      	bne.n	8002422 <vTaskDelay+0x3a>
        {
            taskYIELD_WITHIN_API();
 8002412:	4b06      	ldr	r3, [pc, #24]	@ (800242c <vTaskDelay+0x44>)
 8002414:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002418:	601a      	str	r2, [r3, #0]
 800241a:	f3bf 8f4f 	dsb	sy
 800241e:	f3bf 8f6f 	isb	sy
        {
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_vTaskDelay();
    }
 8002422:	bf00      	nop
 8002424:	3710      	adds	r7, #16
 8002426:	46bd      	mov	sp, r7
 8002428:	bd80      	pop	{r7, pc}
 800242a:	bf00      	nop
 800242c:	e000ed04 	.word	0xe000ed04

08002430 <prvCreateIdleTasks>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

static BaseType_t prvCreateIdleTasks( void )
{
 8002430:	b580      	push	{r7, lr}
 8002432:	b08a      	sub	sp, #40	@ 0x28
 8002434:	af02      	add	r7, sp, #8
    BaseType_t xReturn = pdPASS;
 8002436:	2301      	movs	r3, #1
 8002438:	61fb      	str	r3, [r7, #28]
    BaseType_t xCoreID;
    char cIdleName[ configMAX_TASK_NAME_LEN ] = { 0 };
 800243a:	2300      	movs	r3, #0
 800243c:	603b      	str	r3, [r7, #0]
 800243e:	1d3b      	adds	r3, r7, #4
 8002440:	2200      	movs	r2, #0
 8002442:	601a      	str	r2, [r3, #0]
 8002444:	605a      	str	r2, [r3, #4]
 8002446:	609a      	str	r2, [r3, #8]
    TaskFunction_t pxIdleTaskFunction = NULL;
 8002448:	2300      	movs	r3, #0
 800244a:	613b      	str	r3, [r7, #16]
    UBaseType_t xIdleTaskNameIndex;

    /* MISRA Ref 14.3.1 [Configuration dependent invariant] */
    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-143. */
    /* coverity[misra_c_2012_rule_14_3_violation] */
    for( xIdleTaskNameIndex = 0U; xIdleTaskNameIndex < ( configMAX_TASK_NAME_LEN - taskRESERVED_TASK_NAME_LENGTH ); xIdleTaskNameIndex++ )
 800244c:	2300      	movs	r3, #0
 800244e:	617b      	str	r3, [r7, #20]
 8002450:	e011      	b.n	8002476 <prvCreateIdleTasks+0x46>
    {
        /* MISRA Ref 18.1.1 [Configuration dependent bounds checking] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-181. */
        /* coverity[misra_c_2012_rule_18_1_violation] */
        cIdleName[ xIdleTaskNameIndex ] = configIDLE_TASK_NAME[ xIdleTaskNameIndex ];
 8002452:	4a1f      	ldr	r2, [pc, #124]	@ (80024d0 <prvCreateIdleTasks+0xa0>)
 8002454:	697b      	ldr	r3, [r7, #20]
 8002456:	4413      	add	r3, r2
 8002458:	7819      	ldrb	r1, [r3, #0]
 800245a:	463a      	mov	r2, r7
 800245c:	697b      	ldr	r3, [r7, #20]
 800245e:	4413      	add	r3, r2
 8002460:	460a      	mov	r2, r1
 8002462:	701a      	strb	r2, [r3, #0]

        if( cIdleName[ xIdleTaskNameIndex ] == ( char ) 0x00 )
 8002464:	463a      	mov	r2, r7
 8002466:	697b      	ldr	r3, [r7, #20]
 8002468:	4413      	add	r3, r2
 800246a:	781b      	ldrb	r3, [r3, #0]
 800246c:	2b00      	cmp	r3, #0
 800246e:	d006      	beq.n	800247e <prvCreateIdleTasks+0x4e>
    for( xIdleTaskNameIndex = 0U; xIdleTaskNameIndex < ( configMAX_TASK_NAME_LEN - taskRESERVED_TASK_NAME_LENGTH ); xIdleTaskNameIndex++ )
 8002470:	697b      	ldr	r3, [r7, #20]
 8002472:	3301      	adds	r3, #1
 8002474:	617b      	str	r3, [r7, #20]
 8002476:	697b      	ldr	r3, [r7, #20]
 8002478:	2b0e      	cmp	r3, #14
 800247a:	d9ea      	bls.n	8002452 <prvCreateIdleTasks+0x22>
 800247c:	e000      	b.n	8002480 <prvCreateIdleTasks+0x50>
        {
            break;
 800247e:	bf00      	nop
            mtCOVERAGE_TEST_MARKER();
        }
    }

    /* Ensure null termination. */
    cIdleName[ xIdleTaskNameIndex ] = '\0';
 8002480:	463a      	mov	r2, r7
 8002482:	697b      	ldr	r3, [r7, #20]
 8002484:	4413      	add	r3, r2
 8002486:	2200      	movs	r2, #0
 8002488:	701a      	strb	r2, [r3, #0]

    /* Add each idle task at the lowest priority. */
    for( xCoreID = ( BaseType_t ) 0; xCoreID < ( BaseType_t ) configNUMBER_OF_CORES; xCoreID++ )
 800248a:	2300      	movs	r3, #0
 800248c:	61bb      	str	r3, [r7, #24]
 800248e:	e015      	b.n	80024bc <prvCreateIdleTasks+0x8c>
    {
        #if ( configNUMBER_OF_CORES == 1 )
        {
            pxIdleTaskFunction = &prvIdleTask;
 8002490:	4b10      	ldr	r3, [pc, #64]	@ (80024d4 <prvCreateIdleTasks+0xa4>)
 8002492:	613b      	str	r3, [r7, #16]
            }
        }
        #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
        {
            /* The Idle task is being created using dynamically allocated RAM. */
            xReturn = xTaskCreate( pxIdleTaskFunction,
 8002494:	69bb      	ldr	r3, [r7, #24]
 8002496:	009b      	lsls	r3, r3, #2
 8002498:	4a0f      	ldr	r2, [pc, #60]	@ (80024d8 <prvCreateIdleTasks+0xa8>)
 800249a:	4413      	add	r3, r2
 800249c:	4639      	mov	r1, r7
 800249e:	9301      	str	r3, [sp, #4]
 80024a0:	2300      	movs	r3, #0
 80024a2:	9300      	str	r3, [sp, #0]
 80024a4:	2300      	movs	r3, #0
 80024a6:	2280      	movs	r2, #128	@ 0x80
 80024a8:	6938      	ldr	r0, [r7, #16]
 80024aa:	f7ff fe75 	bl	8002198 <xTaskCreate>
 80024ae:	61f8      	str	r0, [r7, #28]
                                   &xIdleTaskHandles[ xCoreID ] );
        }
        #endif /* configSUPPORT_STATIC_ALLOCATION */

        /* Break the loop if any of the idle task is failed to be created. */
        if( xReturn != pdPASS )
 80024b0:	69fb      	ldr	r3, [r7, #28]
 80024b2:	2b01      	cmp	r3, #1
 80024b4:	d106      	bne.n	80024c4 <prvCreateIdleTasks+0x94>
    for( xCoreID = ( BaseType_t ) 0; xCoreID < ( BaseType_t ) configNUMBER_OF_CORES; xCoreID++ )
 80024b6:	69bb      	ldr	r3, [r7, #24]
 80024b8:	3301      	adds	r3, #1
 80024ba:	61bb      	str	r3, [r7, #24]
 80024bc:	69bb      	ldr	r3, [r7, #24]
 80024be:	2b00      	cmp	r3, #0
 80024c0:	dde6      	ble.n	8002490 <prvCreateIdleTasks+0x60>
 80024c2:	e000      	b.n	80024c6 <prvCreateIdleTasks+0x96>
        {
            break;
 80024c4:	bf00      	nop
            }
            #endif
        }
    }

    return xReturn;
 80024c6:	69fb      	ldr	r3, [r7, #28]
}
 80024c8:	4618      	mov	r0, r3
 80024ca:	3720      	adds	r7, #32
 80024cc:	46bd      	mov	sp, r7
 80024ce:	bd80      	pop	{r7, pc}
 80024d0:	08002d4c 	.word	0x08002d4c
 80024d4:	08002a51 	.word	0x08002a51
 80024d8:	20003d54 	.word	0x20003d54

080024dc <vTaskStartScheduler>:

/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80024dc:	b580      	push	{r7, lr}
 80024de:	b082      	sub	sp, #8
 80024e0:	af00      	add	r7, sp, #0
         * the number of bits as confNUMBER_OF_CORES. */
        configASSERT( ( sizeof( UBaseType_t ) * taskBITS_PER_BYTE ) >= configNUMBER_OF_CORES );
    }
    #endif /* #if ( configUSE_CORE_AFFINITY == 1 ) && ( configNUMBER_OF_CORES > 1 ) */

    xReturn = prvCreateIdleTasks();
 80024e2:	f7ff ffa5 	bl	8002430 <prvCreateIdleTasks>
 80024e6:	6078      	str	r0, [r7, #4]
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	2b01      	cmp	r3, #1
 80024ec:	d115      	bne.n	800251a <vTaskStartScheduler+0x3e>
    __asm volatile
 80024ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80024f2:	f383 8811 	msr	BASEPRI, r3
 80024f6:	f3bf 8f6f 	isb	sy
 80024fa:	f3bf 8f4f 	dsb	sy
 80024fe:	603b      	str	r3, [r7, #0]
}
 8002500:	bf00      	nop
             * block specific to the task that will run first. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif

        xNextTaskUnblockTime = portMAX_DELAY;
 8002502:	4b09      	ldr	r3, [pc, #36]	@ (8002528 <vTaskStartScheduler+0x4c>)
 8002504:	f04f 32ff 	mov.w	r2, #4294967295
 8002508:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 800250a:	4b08      	ldr	r3, [pc, #32]	@ (800252c <vTaskStartScheduler+0x50>)
 800250c:	2201      	movs	r2, #1
 800250e:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8002510:	4b07      	ldr	r3, [pc, #28]	@ (8002530 <vTaskStartScheduler+0x54>)
 8002512:	2200      	movs	r2, #0
 8002514:	601a      	str	r2, [r3, #0]
        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */

        /* The return value for xPortStartScheduler is not required
         * hence using a void datatype. */
        ( void ) xPortStartScheduler();
 8002516:	f7ff fae7 	bl	8001ae8 <xPortStartScheduler>
     * meaning xIdleTaskHandles are not used anywhere else. */
    ( void ) xIdleTaskHandles;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 800251a:	4b06      	ldr	r3, [pc, #24]	@ (8002534 <vTaskStartScheduler+0x58>)
 800251c:	681b      	ldr	r3, [r3, #0]

    traceRETURN_vTaskStartScheduler();
}
 800251e:	bf00      	nop
 8002520:	3708      	adds	r7, #8
 8002522:	46bd      	mov	sp, r7
 8002524:	bd80      	pop	{r7, pc}
 8002526:	bf00      	nop
 8002528:	20003d50 	.word	0x20003d50
 800252c:	20003d3c 	.word	0x20003d3c
 8002530:	20003d34 	.word	0x20003d34
 8002534:	20000014 	.word	0x20000014

08002538 <vTaskSuspendAll>:
    traceRETURN_vTaskEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8002538:	b480      	push	{r7}
 800253a:	af00      	add	r7, sp, #0
         * do not otherwise exhibit real time behaviour. */
        portSOFTWARE_BARRIER();

        /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
         * is used to allow calls to vTaskSuspendAll() to nest. */
        uxSchedulerSuspended = ( UBaseType_t ) ( uxSchedulerSuspended + 1U );
 800253c:	4b04      	ldr	r3, [pc, #16]	@ (8002550 <vTaskSuspendAll+0x18>)
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	3301      	adds	r3, #1
 8002542:	4a03      	ldr	r2, [pc, #12]	@ (8002550 <vTaskSuspendAll+0x18>)
 8002544:	6013      	str	r3, [r2, #0]
        }
    }
    #endif /* #if ( configNUMBER_OF_CORES == 1 ) */

    traceRETURN_vTaskSuspendAll();
}
 8002546:	bf00      	nop
 8002548:	46bd      	mov	sp, r7
 800254a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800254e:	4770      	bx	lr
 8002550:	20003d58 	.word	0x20003d58

08002554 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8002554:	b580      	push	{r7, lr}
 8002556:	b088      	sub	sp, #32
 8002558:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 800255a:	2300      	movs	r3, #0
 800255c:	61fb      	str	r3, [r7, #28]
    BaseType_t xAlreadyYielded = pdFALSE;
 800255e:	2300      	movs	r3, #0
 8002560:	61bb      	str	r3, [r7, #24]
        /* It is possible that an ISR caused a task to be removed from an event
         * list while the scheduler was suspended.  If this was the case then the
         * removed task will have been added to the xPendingReadyList.  Once the
         * scheduler has been resumed it is safe to move all the pending ready
         * tasks from this list into their appropriate ready list. */
        taskENTER_CRITICAL();
 8002562:	f7ff faf9 	bl	8001b58 <vPortEnterCritical>
        {
            const BaseType_t xCoreID = ( BaseType_t ) portGET_CORE_ID();
 8002566:	2300      	movs	r3, #0
 8002568:	613b      	str	r3, [r7, #16]

            /* If uxSchedulerSuspended is zero then this function does not match a
             * previous call to vTaskSuspendAll(). */
            configASSERT( uxSchedulerSuspended != 0U );

            uxSchedulerSuspended = ( UBaseType_t ) ( uxSchedulerSuspended - 1U );
 800256a:	4b6d      	ldr	r3, [pc, #436]	@ (8002720 <xTaskResumeAll+0x1cc>)
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	3b01      	subs	r3, #1
 8002570:	4a6b      	ldr	r2, [pc, #428]	@ (8002720 <xTaskResumeAll+0x1cc>)
 8002572:	6013      	str	r3, [r2, #0]
            portRELEASE_TASK_LOCK( xCoreID );

            if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 8002574:	4b6a      	ldr	r3, [pc, #424]	@ (8002720 <xTaskResumeAll+0x1cc>)
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	2b00      	cmp	r3, #0
 800257a:	f040 80ca 	bne.w	8002712 <xTaskResumeAll+0x1be>
            {
                if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800257e:	4b69      	ldr	r3, [pc, #420]	@ (8002724 <xTaskResumeAll+0x1d0>)
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	2b00      	cmp	r3, #0
 8002584:	f000 80c5 	beq.w	8002712 <xTaskResumeAll+0x1be>
                {
                    /* Move any readied tasks from the pending list into the
                     * appropriate ready list. */
                    while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002588:	e08e      	b.n	80026a8 <xTaskResumeAll+0x154>
                    {
                        /* MISRA Ref 11.5.3 [Void pointer assignment] */
                        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                        /* coverity[misra_c_2012_rule_11_5_violation] */
                        pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 800258a:	4b67      	ldr	r3, [pc, #412]	@ (8002728 <xTaskResumeAll+0x1d4>)
 800258c:	68db      	ldr	r3, [r3, #12]
 800258e:	68db      	ldr	r3, [r3, #12]
 8002590:	61fb      	str	r3, [r7, #28]
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8002592:	69fb      	ldr	r3, [r7, #28]
 8002594:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002596:	60fb      	str	r3, [r7, #12]
 8002598:	69fb      	ldr	r3, [r7, #28]
 800259a:	69db      	ldr	r3, [r3, #28]
 800259c:	69fa      	ldr	r2, [r7, #28]
 800259e:	6a12      	ldr	r2, [r2, #32]
 80025a0:	609a      	str	r2, [r3, #8]
 80025a2:	69fb      	ldr	r3, [r7, #28]
 80025a4:	6a1b      	ldr	r3, [r3, #32]
 80025a6:	69fa      	ldr	r2, [r7, #28]
 80025a8:	69d2      	ldr	r2, [r2, #28]
 80025aa:	605a      	str	r2, [r3, #4]
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	685a      	ldr	r2, [r3, #4]
 80025b0:	69fb      	ldr	r3, [r7, #28]
 80025b2:	3318      	adds	r3, #24
 80025b4:	429a      	cmp	r2, r3
 80025b6:	d103      	bne.n	80025c0 <xTaskResumeAll+0x6c>
 80025b8:	69fb      	ldr	r3, [r7, #28]
 80025ba:	6a1a      	ldr	r2, [r3, #32]
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	605a      	str	r2, [r3, #4]
 80025c0:	69fb      	ldr	r3, [r7, #28]
 80025c2:	2200      	movs	r2, #0
 80025c4:	629a      	str	r2, [r3, #40]	@ 0x28
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	1e5a      	subs	r2, r3, #1
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	601a      	str	r2, [r3, #0]
                        portMEMORY_BARRIER();
                        listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 80025d0:	69fb      	ldr	r3, [r7, #28]
 80025d2:	695b      	ldr	r3, [r3, #20]
 80025d4:	60bb      	str	r3, [r7, #8]
 80025d6:	69fb      	ldr	r3, [r7, #28]
 80025d8:	689b      	ldr	r3, [r3, #8]
 80025da:	69fa      	ldr	r2, [r7, #28]
 80025dc:	68d2      	ldr	r2, [r2, #12]
 80025de:	609a      	str	r2, [r3, #8]
 80025e0:	69fb      	ldr	r3, [r7, #28]
 80025e2:	68db      	ldr	r3, [r3, #12]
 80025e4:	69fa      	ldr	r2, [r7, #28]
 80025e6:	6892      	ldr	r2, [r2, #8]
 80025e8:	605a      	str	r2, [r3, #4]
 80025ea:	68bb      	ldr	r3, [r7, #8]
 80025ec:	685a      	ldr	r2, [r3, #4]
 80025ee:	69fb      	ldr	r3, [r7, #28]
 80025f0:	3304      	adds	r3, #4
 80025f2:	429a      	cmp	r2, r3
 80025f4:	d103      	bne.n	80025fe <xTaskResumeAll+0xaa>
 80025f6:	69fb      	ldr	r3, [r7, #28]
 80025f8:	68da      	ldr	r2, [r3, #12]
 80025fa:	68bb      	ldr	r3, [r7, #8]
 80025fc:	605a      	str	r2, [r3, #4]
 80025fe:	69fb      	ldr	r3, [r7, #28]
 8002600:	2200      	movs	r2, #0
 8002602:	615a      	str	r2, [r3, #20]
 8002604:	68bb      	ldr	r3, [r7, #8]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	1e5a      	subs	r2, r3, #1
 800260a:	68bb      	ldr	r3, [r7, #8]
 800260c:	601a      	str	r2, [r3, #0]
                        prvAddTaskToReadyList( pxTCB );
 800260e:	69fb      	ldr	r3, [r7, #28]
 8002610:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002612:	2201      	movs	r2, #1
 8002614:	409a      	lsls	r2, r3
 8002616:	4b45      	ldr	r3, [pc, #276]	@ (800272c <xTaskResumeAll+0x1d8>)
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	4313      	orrs	r3, r2
 800261c:	4a43      	ldr	r2, [pc, #268]	@ (800272c <xTaskResumeAll+0x1d8>)
 800261e:	6013      	str	r3, [r2, #0]
 8002620:	69fb      	ldr	r3, [r7, #28]
 8002622:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002624:	4942      	ldr	r1, [pc, #264]	@ (8002730 <xTaskResumeAll+0x1dc>)
 8002626:	4613      	mov	r3, r2
 8002628:	009b      	lsls	r3, r3, #2
 800262a:	4413      	add	r3, r2
 800262c:	009b      	lsls	r3, r3, #2
 800262e:	440b      	add	r3, r1
 8002630:	3304      	adds	r3, #4
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	607b      	str	r3, [r7, #4]
 8002636:	69fb      	ldr	r3, [r7, #28]
 8002638:	687a      	ldr	r2, [r7, #4]
 800263a:	609a      	str	r2, [r3, #8]
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	689a      	ldr	r2, [r3, #8]
 8002640:	69fb      	ldr	r3, [r7, #28]
 8002642:	60da      	str	r2, [r3, #12]
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	689b      	ldr	r3, [r3, #8]
 8002648:	69fa      	ldr	r2, [r7, #28]
 800264a:	3204      	adds	r2, #4
 800264c:	605a      	str	r2, [r3, #4]
 800264e:	69fb      	ldr	r3, [r7, #28]
 8002650:	1d1a      	adds	r2, r3, #4
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	609a      	str	r2, [r3, #8]
 8002656:	69fb      	ldr	r3, [r7, #28]
 8002658:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800265a:	4613      	mov	r3, r2
 800265c:	009b      	lsls	r3, r3, #2
 800265e:	4413      	add	r3, r2
 8002660:	009b      	lsls	r3, r3, #2
 8002662:	4a33      	ldr	r2, [pc, #204]	@ (8002730 <xTaskResumeAll+0x1dc>)
 8002664:	441a      	add	r2, r3
 8002666:	69fb      	ldr	r3, [r7, #28]
 8002668:	615a      	str	r2, [r3, #20]
 800266a:	69fb      	ldr	r3, [r7, #28]
 800266c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800266e:	4930      	ldr	r1, [pc, #192]	@ (8002730 <xTaskResumeAll+0x1dc>)
 8002670:	4613      	mov	r3, r2
 8002672:	009b      	lsls	r3, r3, #2
 8002674:	4413      	add	r3, r2
 8002676:	009b      	lsls	r3, r3, #2
 8002678:	440b      	add	r3, r1
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	69fa      	ldr	r2, [r7, #28]
 800267e:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8002680:	1c59      	adds	r1, r3, #1
 8002682:	482b      	ldr	r0, [pc, #172]	@ (8002730 <xTaskResumeAll+0x1dc>)
 8002684:	4613      	mov	r3, r2
 8002686:	009b      	lsls	r3, r3, #2
 8002688:	4413      	add	r3, r2
 800268a:	009b      	lsls	r3, r3, #2
 800268c:	4403      	add	r3, r0
 800268e:	6019      	str	r1, [r3, #0]

                        #if ( configNUMBER_OF_CORES == 1 )
                        {
                            /* If the moved task has a priority higher than the current
                             * task then a yield must be performed. */
                            if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8002690:	69fb      	ldr	r3, [r7, #28]
 8002692:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002694:	4b27      	ldr	r3, [pc, #156]	@ (8002734 <xTaskResumeAll+0x1e0>)
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800269a:	429a      	cmp	r2, r3
 800269c:	d904      	bls.n	80026a8 <xTaskResumeAll+0x154>
                            {
                                xYieldPendings[ xCoreID ] = pdTRUE;
 800269e:	4a26      	ldr	r2, [pc, #152]	@ (8002738 <xTaskResumeAll+0x1e4>)
 80026a0:	693b      	ldr	r3, [r7, #16]
 80026a2:	2101      	movs	r1, #1
 80026a4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                    while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80026a8:	4b1f      	ldr	r3, [pc, #124]	@ (8002728 <xTaskResumeAll+0x1d4>)
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	f47f af6c 	bne.w	800258a <xTaskResumeAll+0x36>
                             * which sets xYieldPendings for the current core to pdTRUE. */
                        }
                        #endif /* #if ( configNUMBER_OF_CORES == 1 ) */
                    }

                    if( pxTCB != NULL )
 80026b2:	69fb      	ldr	r3, [r7, #28]
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d001      	beq.n	80026bc <xTaskResumeAll+0x168>
                         * which may have prevented the next unblock time from being
                         * re-calculated, in which case re-calculate it now.  Mainly
                         * important for low power tickless implementations, where
                         * this can prevent an unnecessary exit from low power
                         * state. */
                        prvResetNextTaskUnblockTime();
 80026b8:	f000 fa60 	bl	8002b7c <prvResetNextTaskUnblockTime>
                     * It should be safe to call xTaskIncrementTick here from any core
                     * since we are in a critical section and xTaskIncrementTick itself
                     * protects itself within a critical section. Suspending the scheduler
                     * from any core causes xTaskIncrementTick to increment uxPendedCounts. */
                    {
                        TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80026bc:	4b1f      	ldr	r3, [pc, #124]	@ (800273c <xTaskResumeAll+0x1e8>)
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	617b      	str	r3, [r7, #20]

                        if( xPendedCounts > ( TickType_t ) 0U )
 80026c2:	697b      	ldr	r3, [r7, #20]
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d012      	beq.n	80026ee <xTaskResumeAll+0x19a>
                        {
                            do
                            {
                                if( xTaskIncrementTick() != pdFALSE )
 80026c8:	f000 f83c 	bl	8002744 <xTaskIncrementTick>
 80026cc:	4603      	mov	r3, r0
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d004      	beq.n	80026dc <xTaskResumeAll+0x188>
                                {
                                    /* Other cores are interrupted from
                                     * within xTaskIncrementTick(). */
                                    xYieldPendings[ xCoreID ] = pdTRUE;
 80026d2:	4a19      	ldr	r2, [pc, #100]	@ (8002738 <xTaskResumeAll+0x1e4>)
 80026d4:	693b      	ldr	r3, [r7, #16]
 80026d6:	2101      	movs	r1, #1
 80026d8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                                else
                                {
                                    mtCOVERAGE_TEST_MARKER();
                                }

                                --xPendedCounts;
 80026dc:	697b      	ldr	r3, [r7, #20]
 80026de:	3b01      	subs	r3, #1
 80026e0:	617b      	str	r3, [r7, #20]
                            } while( xPendedCounts > ( TickType_t ) 0U );
 80026e2:	697b      	ldr	r3, [r7, #20]
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d1ef      	bne.n	80026c8 <xTaskResumeAll+0x174>

                            xPendedTicks = 0;
 80026e8:	4b14      	ldr	r3, [pc, #80]	@ (800273c <xTaskResumeAll+0x1e8>)
 80026ea:	2200      	movs	r2, #0
 80026ec:	601a      	str	r2, [r3, #0]
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }

                    if( xYieldPendings[ xCoreID ] != pdFALSE )
 80026ee:	4a12      	ldr	r2, [pc, #72]	@ (8002738 <xTaskResumeAll+0x1e4>)
 80026f0:	693b      	ldr	r3, [r7, #16]
 80026f2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d00b      	beq.n	8002712 <xTaskResumeAll+0x1be>
                    {
                        #if ( configUSE_PREEMPTION != 0 )
                        {
                            xAlreadyYielded = pdTRUE;
 80026fa:	2301      	movs	r3, #1
 80026fc:	61bb      	str	r3, [r7, #24]
                        }
                        #endif /* #if ( configUSE_PREEMPTION != 0 ) */

                        #if ( configNUMBER_OF_CORES == 1 )
                        {
                            taskYIELD_TASK_CORE_IF_USING_PREEMPTION( pxCurrentTCB );
 80026fe:	4b0d      	ldr	r3, [pc, #52]	@ (8002734 <xTaskResumeAll+0x1e0>)
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	4b0f      	ldr	r3, [pc, #60]	@ (8002740 <xTaskResumeAll+0x1ec>)
 8002704:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002708:	601a      	str	r2, [r3, #0]
 800270a:	f3bf 8f4f 	dsb	sy
 800270e:	f3bf 8f6f 	isb	sy
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8002712:	f7ff fa3b 	bl	8001b8c <vPortExitCritical>
    }

    traceRETURN_xTaskResumeAll( xAlreadyYielded );

    return xAlreadyYielded;
 8002716:	69bb      	ldr	r3, [r7, #24]
}
 8002718:	4618      	mov	r0, r3
 800271a:	3720      	adds	r7, #32
 800271c:	46bd      	mov	sp, r7
 800271e:	bd80      	pop	{r7, pc}
 8002720:	20003d58 	.word	0x20003d58
 8002724:	20003d30 	.word	0x20003d30
 8002728:	20003cf0 	.word	0x20003cf0
 800272c:	20003d38 	.word	0x20003d38
 8002730:	20003c5c 	.word	0x20003c5c
 8002734:	20003c58 	.word	0x20003c58
 8002738:	20003d44 	.word	0x20003d44
 800273c:	20003d40 	.word	0x20003d40
 8002740:	e000ed04 	.word	0xe000ed04

08002744 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8002744:	b580      	push	{r7, lr}
 8002746:	b088      	sub	sp, #32
 8002748:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 800274a:	2300      	movs	r3, #0
 800274c:	61fb      	str	r3, [r7, #28]

    /* Tick increment should occur on every kernel timer event. Core 0 has the
     * responsibility to increment the tick, or increment the pended ticks if the
     * scheduler is suspended.  If pended ticks is greater than zero, the core that
     * calls xTaskResumeAll has the responsibility to increment the tick. */
    if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 800274e:	4b7a      	ldr	r3, [pc, #488]	@ (8002938 <xTaskIncrementTick+0x1f4>)
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	2b00      	cmp	r3, #0
 8002754:	f040 80e4 	bne.w	8002920 <xTaskIncrementTick+0x1dc>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8002758:	4b78      	ldr	r3, [pc, #480]	@ (800293c <xTaskIncrementTick+0x1f8>)
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	3301      	adds	r3, #1
 800275e:	61bb      	str	r3, [r7, #24]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 8002760:	4a76      	ldr	r2, [pc, #472]	@ (800293c <xTaskIncrementTick+0x1f8>)
 8002762:	69bb      	ldr	r3, [r7, #24]
 8002764:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U )
 8002766:	69bb      	ldr	r3, [r7, #24]
 8002768:	2b00      	cmp	r3, #0
 800276a:	d110      	bne.n	800278e <xTaskIncrementTick+0x4a>
        {
            taskSWITCH_DELAYED_LISTS();
 800276c:	4b74      	ldr	r3, [pc, #464]	@ (8002940 <xTaskIncrementTick+0x1fc>)
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	617b      	str	r3, [r7, #20]
 8002772:	4b74      	ldr	r3, [pc, #464]	@ (8002944 <xTaskIncrementTick+0x200>)
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	4a72      	ldr	r2, [pc, #456]	@ (8002940 <xTaskIncrementTick+0x1fc>)
 8002778:	6013      	str	r3, [r2, #0]
 800277a:	4a72      	ldr	r2, [pc, #456]	@ (8002944 <xTaskIncrementTick+0x200>)
 800277c:	697b      	ldr	r3, [r7, #20]
 800277e:	6013      	str	r3, [r2, #0]
 8002780:	4b71      	ldr	r3, [pc, #452]	@ (8002948 <xTaskIncrementTick+0x204>)
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	3301      	adds	r3, #1
 8002786:	4a70      	ldr	r2, [pc, #448]	@ (8002948 <xTaskIncrementTick+0x204>)
 8002788:	6013      	str	r3, [r2, #0]
 800278a:	f000 f9f7 	bl	8002b7c <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 800278e:	4b6f      	ldr	r3, [pc, #444]	@ (800294c <xTaskIncrementTick+0x208>)
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	69ba      	ldr	r2, [r7, #24]
 8002794:	429a      	cmp	r2, r3
 8002796:	f0c0 80a8 	bcc.w	80028ea <xTaskIncrementTick+0x1a6>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800279a:	4b69      	ldr	r3, [pc, #420]	@ (8002940 <xTaskIncrementTick+0x1fc>)
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d104      	bne.n	80027ae <xTaskIncrementTick+0x6a>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY;
 80027a4:	4b69      	ldr	r3, [pc, #420]	@ (800294c <xTaskIncrementTick+0x208>)
 80027a6:	f04f 32ff 	mov.w	r2, #4294967295
 80027aa:	601a      	str	r2, [r3, #0]
                    break;
 80027ac:	e09d      	b.n	80028ea <xTaskIncrementTick+0x1a6>
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    /* MISRA Ref 11.5.3 [Void pointer assignment] */
                    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                    /* coverity[misra_c_2012_rule_11_5_violation] */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80027ae:	4b64      	ldr	r3, [pc, #400]	@ (8002940 <xTaskIncrementTick+0x1fc>)
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	68db      	ldr	r3, [r3, #12]
 80027b4:	68db      	ldr	r3, [r3, #12]
 80027b6:	613b      	str	r3, [r7, #16]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80027b8:	693b      	ldr	r3, [r7, #16]
 80027ba:	685b      	ldr	r3, [r3, #4]
 80027bc:	60fb      	str	r3, [r7, #12]

                    if( xConstTickCount < xItemValue )
 80027be:	69ba      	ldr	r2, [r7, #24]
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	429a      	cmp	r2, r3
 80027c4:	d203      	bcs.n	80027ce <xTaskIncrementTick+0x8a>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 80027c6:	4a61      	ldr	r2, [pc, #388]	@ (800294c <xTaskIncrementTick+0x208>)
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	6013      	str	r3, [r2, #0]
                        break;
 80027cc:	e08d      	b.n	80028ea <xTaskIncrementTick+0x1a6>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 80027ce:	693b      	ldr	r3, [r7, #16]
 80027d0:	695b      	ldr	r3, [r3, #20]
 80027d2:	60bb      	str	r3, [r7, #8]
 80027d4:	693b      	ldr	r3, [r7, #16]
 80027d6:	689b      	ldr	r3, [r3, #8]
 80027d8:	693a      	ldr	r2, [r7, #16]
 80027da:	68d2      	ldr	r2, [r2, #12]
 80027dc:	609a      	str	r2, [r3, #8]
 80027de:	693b      	ldr	r3, [r7, #16]
 80027e0:	68db      	ldr	r3, [r3, #12]
 80027e2:	693a      	ldr	r2, [r7, #16]
 80027e4:	6892      	ldr	r2, [r2, #8]
 80027e6:	605a      	str	r2, [r3, #4]
 80027e8:	68bb      	ldr	r3, [r7, #8]
 80027ea:	685a      	ldr	r2, [r3, #4]
 80027ec:	693b      	ldr	r3, [r7, #16]
 80027ee:	3304      	adds	r3, #4
 80027f0:	429a      	cmp	r2, r3
 80027f2:	d103      	bne.n	80027fc <xTaskIncrementTick+0xb8>
 80027f4:	693b      	ldr	r3, [r7, #16]
 80027f6:	68da      	ldr	r2, [r3, #12]
 80027f8:	68bb      	ldr	r3, [r7, #8]
 80027fa:	605a      	str	r2, [r3, #4]
 80027fc:	693b      	ldr	r3, [r7, #16]
 80027fe:	2200      	movs	r2, #0
 8002800:	615a      	str	r2, [r3, #20]
 8002802:	68bb      	ldr	r3, [r7, #8]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	1e5a      	subs	r2, r3, #1
 8002808:	68bb      	ldr	r3, [r7, #8]
 800280a:	601a      	str	r2, [r3, #0]

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800280c:	693b      	ldr	r3, [r7, #16]
 800280e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002810:	2b00      	cmp	r3, #0
 8002812:	d01e      	beq.n	8002852 <xTaskIncrementTick+0x10e>
                    {
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8002814:	693b      	ldr	r3, [r7, #16]
 8002816:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002818:	607b      	str	r3, [r7, #4]
 800281a:	693b      	ldr	r3, [r7, #16]
 800281c:	69db      	ldr	r3, [r3, #28]
 800281e:	693a      	ldr	r2, [r7, #16]
 8002820:	6a12      	ldr	r2, [r2, #32]
 8002822:	609a      	str	r2, [r3, #8]
 8002824:	693b      	ldr	r3, [r7, #16]
 8002826:	6a1b      	ldr	r3, [r3, #32]
 8002828:	693a      	ldr	r2, [r7, #16]
 800282a:	69d2      	ldr	r2, [r2, #28]
 800282c:	605a      	str	r2, [r3, #4]
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	685a      	ldr	r2, [r3, #4]
 8002832:	693b      	ldr	r3, [r7, #16]
 8002834:	3318      	adds	r3, #24
 8002836:	429a      	cmp	r2, r3
 8002838:	d103      	bne.n	8002842 <xTaskIncrementTick+0xfe>
 800283a:	693b      	ldr	r3, [r7, #16]
 800283c:	6a1a      	ldr	r2, [r3, #32]
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	605a      	str	r2, [r3, #4]
 8002842:	693b      	ldr	r3, [r7, #16]
 8002844:	2200      	movs	r2, #0
 8002846:	629a      	str	r2, [r3, #40]	@ 0x28
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	1e5a      	subs	r2, r3, #1
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 8002852:	693b      	ldr	r3, [r7, #16]
 8002854:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002856:	2201      	movs	r2, #1
 8002858:	409a      	lsls	r2, r3
 800285a:	4b3d      	ldr	r3, [pc, #244]	@ (8002950 <xTaskIncrementTick+0x20c>)
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	4313      	orrs	r3, r2
 8002860:	4a3b      	ldr	r2, [pc, #236]	@ (8002950 <xTaskIncrementTick+0x20c>)
 8002862:	6013      	str	r3, [r2, #0]
 8002864:	693b      	ldr	r3, [r7, #16]
 8002866:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002868:	493a      	ldr	r1, [pc, #232]	@ (8002954 <xTaskIncrementTick+0x210>)
 800286a:	4613      	mov	r3, r2
 800286c:	009b      	lsls	r3, r3, #2
 800286e:	4413      	add	r3, r2
 8002870:	009b      	lsls	r3, r3, #2
 8002872:	440b      	add	r3, r1
 8002874:	3304      	adds	r3, #4
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	603b      	str	r3, [r7, #0]
 800287a:	693b      	ldr	r3, [r7, #16]
 800287c:	683a      	ldr	r2, [r7, #0]
 800287e:	609a      	str	r2, [r3, #8]
 8002880:	683b      	ldr	r3, [r7, #0]
 8002882:	689a      	ldr	r2, [r3, #8]
 8002884:	693b      	ldr	r3, [r7, #16]
 8002886:	60da      	str	r2, [r3, #12]
 8002888:	683b      	ldr	r3, [r7, #0]
 800288a:	689b      	ldr	r3, [r3, #8]
 800288c:	693a      	ldr	r2, [r7, #16]
 800288e:	3204      	adds	r2, #4
 8002890:	605a      	str	r2, [r3, #4]
 8002892:	693b      	ldr	r3, [r7, #16]
 8002894:	1d1a      	adds	r2, r3, #4
 8002896:	683b      	ldr	r3, [r7, #0]
 8002898:	609a      	str	r2, [r3, #8]
 800289a:	693b      	ldr	r3, [r7, #16]
 800289c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800289e:	4613      	mov	r3, r2
 80028a0:	009b      	lsls	r3, r3, #2
 80028a2:	4413      	add	r3, r2
 80028a4:	009b      	lsls	r3, r3, #2
 80028a6:	4a2b      	ldr	r2, [pc, #172]	@ (8002954 <xTaskIncrementTick+0x210>)
 80028a8:	441a      	add	r2, r3
 80028aa:	693b      	ldr	r3, [r7, #16]
 80028ac:	615a      	str	r2, [r3, #20]
 80028ae:	693b      	ldr	r3, [r7, #16]
 80028b0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80028b2:	4928      	ldr	r1, [pc, #160]	@ (8002954 <xTaskIncrementTick+0x210>)
 80028b4:	4613      	mov	r3, r2
 80028b6:	009b      	lsls	r3, r3, #2
 80028b8:	4413      	add	r3, r2
 80028ba:	009b      	lsls	r3, r3, #2
 80028bc:	440b      	add	r3, r1
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	693a      	ldr	r2, [r7, #16]
 80028c2:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80028c4:	1c59      	adds	r1, r3, #1
 80028c6:	4823      	ldr	r0, [pc, #140]	@ (8002954 <xTaskIncrementTick+0x210>)
 80028c8:	4613      	mov	r3, r2
 80028ca:	009b      	lsls	r3, r3, #2
 80028cc:	4413      	add	r3, r2
 80028ce:	009b      	lsls	r3, r3, #2
 80028d0:	4403      	add	r3, r0
 80028d2:	6019      	str	r1, [r3, #0]
                             * task.
                             * The case of equal priority tasks sharing
                             * processing time (which happens when both
                             * preemption and time slicing are on) is
                             * handled below.*/
                            if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 80028d4:	693b      	ldr	r3, [r7, #16]
 80028d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80028d8:	4b1f      	ldr	r3, [pc, #124]	@ (8002958 <xTaskIncrementTick+0x214>)
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028de:	429a      	cmp	r2, r3
 80028e0:	f67f af5b 	bls.w	800279a <xTaskIncrementTick+0x56>
                            {
                                xSwitchRequired = pdTRUE;
 80028e4:	2301      	movs	r3, #1
 80028e6:	61fb      	str	r3, [r7, #28]
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80028e8:	e757      	b.n	800279a <xTaskIncrementTick+0x56>
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
        {
            #if ( configNUMBER_OF_CORES == 1 )
            {
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > 1U )
 80028ea:	4b1b      	ldr	r3, [pc, #108]	@ (8002958 <xTaskIncrementTick+0x214>)
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80028f0:	4918      	ldr	r1, [pc, #96]	@ (8002954 <xTaskIncrementTick+0x210>)
 80028f2:	4613      	mov	r3, r2
 80028f4:	009b      	lsls	r3, r3, #2
 80028f6:	4413      	add	r3, r2
 80028f8:	009b      	lsls	r3, r3, #2
 80028fa:	440b      	add	r3, r1
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	2b01      	cmp	r3, #1
 8002900:	d901      	bls.n	8002906 <xTaskIncrementTick+0x1c2>
                {
                    xSwitchRequired = pdTRUE;
 8002902:	2301      	movs	r3, #1
 8002904:	61fb      	str	r3, [r7, #28]

        #if ( configUSE_TICK_HOOK == 1 )
        {
            /* Guard against the tick hook being called when the pended tick
             * count is being unwound (when the scheduler is being unlocked). */
            if( xPendedTicks == ( TickType_t ) 0 )
 8002906:	4b15      	ldr	r3, [pc, #84]	@ (800295c <xTaskIncrementTick+0x218>)
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	2b00      	cmp	r3, #0
 800290c:	d101      	bne.n	8002912 <xTaskIncrementTick+0x1ce>
            {
                vApplicationTickHook();
 800290e:	f7fd ff24 	bl	800075a <vApplicationTickHook>
        #if ( configUSE_PREEMPTION == 1 )
        {
            #if ( configNUMBER_OF_CORES == 1 )
            {
                /* For single core the core ID is always 0. */
                if( xYieldPendings[ 0 ] != pdFALSE )
 8002912:	4b13      	ldr	r3, [pc, #76]	@ (8002960 <xTaskIncrementTick+0x21c>)
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	2b00      	cmp	r3, #0
 8002918:	d009      	beq.n	800292e <xTaskIncrementTick+0x1ea>
                {
                    xSwitchRequired = pdTRUE;
 800291a:	2301      	movs	r3, #1
 800291c:	61fb      	str	r3, [r7, #28]
 800291e:	e006      	b.n	800292e <xTaskIncrementTick+0x1ea>
        }
        #endif /* #if ( configUSE_PREEMPTION == 1 ) */
    }
    else
    {
        xPendedTicks += 1U;
 8002920:	4b0e      	ldr	r3, [pc, #56]	@ (800295c <xTaskIncrementTick+0x218>)
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	3301      	adds	r3, #1
 8002926:	4a0d      	ldr	r2, [pc, #52]	@ (800295c <xTaskIncrementTick+0x218>)
 8002928:	6013      	str	r3, [r2, #0]

        /* The tick hook gets called at regular intervals, even if the
         * scheduler is locked. */
        #if ( configUSE_TICK_HOOK == 1 )
        {
            vApplicationTickHook();
 800292a:	f7fd ff16 	bl	800075a <vApplicationTickHook>
        #endif
    }

    traceRETURN_xTaskIncrementTick( xSwitchRequired );

    return xSwitchRequired;
 800292e:	69fb      	ldr	r3, [r7, #28]
}
 8002930:	4618      	mov	r0, r3
 8002932:	3720      	adds	r7, #32
 8002934:	46bd      	mov	sp, r7
 8002936:	bd80      	pop	{r7, pc}
 8002938:	20003d58 	.word	0x20003d58
 800293c:	20003d34 	.word	0x20003d34
 8002940:	20003ce8 	.word	0x20003ce8
 8002944:	20003cec 	.word	0x20003cec
 8002948:	20003d48 	.word	0x20003d48
 800294c:	20003d50 	.word	0x20003d50
 8002950:	20003d38 	.word	0x20003d38
 8002954:	20003c5c 	.word	0x20003c5c
 8002958:	20003c58 	.word	0x20003c58
 800295c:	20003d40 	.word	0x20003d40
 8002960:	20003d44 	.word	0x20003d44

08002964 <vTaskSwitchContext>:
#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

#if ( configNUMBER_OF_CORES == 1 )
    void vTaskSwitchContext( void )
    {
 8002964:	b580      	push	{r7, lr}
 8002966:	b088      	sub	sp, #32
 8002968:	af00      	add	r7, sp, #0
        traceENTER_vTaskSwitchContext();

        if( uxSchedulerSuspended != ( UBaseType_t ) 0U )
 800296a:	4b34      	ldr	r3, [pc, #208]	@ (8002a3c <vTaskSwitchContext+0xd8>)
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	2b00      	cmp	r3, #0
 8002970:	d003      	beq.n	800297a <vTaskSwitchContext+0x16>
        {
            /* The scheduler is currently suspended - do not allow a context
             * switch. */
            xYieldPendings[ 0 ] = pdTRUE;
 8002972:	4b33      	ldr	r3, [pc, #204]	@ (8002a40 <vTaskSwitchContext+0xdc>)
 8002974:	2201      	movs	r2, #1
 8002976:	601a      	str	r2, [r3, #0]
            }
            #endif
        }

        traceRETURN_vTaskSwitchContext();
    }
 8002978:	e05b      	b.n	8002a32 <vTaskSwitchContext+0xce>
            xYieldPendings[ 0 ] = pdFALSE;
 800297a:	4b31      	ldr	r3, [pc, #196]	@ (8002a40 <vTaskSwitchContext+0xdc>)
 800297c:	2200      	movs	r2, #0
 800297e:	601a      	str	r2, [r3, #0]
            taskCHECK_FOR_STACK_OVERFLOW();
 8002980:	4b30      	ldr	r3, [pc, #192]	@ (8002a44 <vTaskSwitchContext+0xe0>)
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002986:	61fb      	str	r3, [r7, #28]
 8002988:	f04f 33a5 	mov.w	r3, #2779096485	@ 0xa5a5a5a5
 800298c:	61bb      	str	r3, [r7, #24]
 800298e:	4b2d      	ldr	r3, [pc, #180]	@ (8002a44 <vTaskSwitchContext+0xe0>)
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	681a      	ldr	r2, [r3, #0]
 8002994:	4b2b      	ldr	r3, [pc, #172]	@ (8002a44 <vTaskSwitchContext+0xe0>)
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800299a:	429a      	cmp	r2, r3
 800299c:	d916      	bls.n	80029cc <vTaskSwitchContext+0x68>
 800299e:	69fb      	ldr	r3, [r7, #28]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	69ba      	ldr	r2, [r7, #24]
 80029a4:	429a      	cmp	r2, r3
 80029a6:	d111      	bne.n	80029cc <vTaskSwitchContext+0x68>
 80029a8:	69fb      	ldr	r3, [r7, #28]
 80029aa:	3304      	adds	r3, #4
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	69ba      	ldr	r2, [r7, #24]
 80029b0:	429a      	cmp	r2, r3
 80029b2:	d10b      	bne.n	80029cc <vTaskSwitchContext+0x68>
 80029b4:	69fb      	ldr	r3, [r7, #28]
 80029b6:	3308      	adds	r3, #8
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	69ba      	ldr	r2, [r7, #24]
 80029bc:	429a      	cmp	r2, r3
 80029be:	d105      	bne.n	80029cc <vTaskSwitchContext+0x68>
 80029c0:	69fb      	ldr	r3, [r7, #28]
 80029c2:	330c      	adds	r3, #12
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	69ba      	ldr	r2, [r7, #24]
 80029c8:	429a      	cmp	r2, r3
 80029ca:	d009      	beq.n	80029e0 <vTaskSwitchContext+0x7c>
 80029cc:	4b1d      	ldr	r3, [pc, #116]	@ (8002a44 <vTaskSwitchContext+0xe0>)
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	3334      	adds	r3, #52	@ 0x34
 80029d2:	617b      	str	r3, [r7, #20]
 80029d4:	4b1b      	ldr	r3, [pc, #108]	@ (8002a44 <vTaskSwitchContext+0xe0>)
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	6979      	ldr	r1, [r7, #20]
 80029da:	4618      	mov	r0, r3
 80029dc:	f7fd feb6 	bl	800074c <vApplicationStackOverflowHook>
            taskSELECT_HIGHEST_PRIORITY_TASK();
 80029e0:	4b19      	ldr	r3, [pc, #100]	@ (8002a48 <vTaskSwitchContext+0xe4>)
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	60bb      	str	r3, [r7, #8]
        __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80029e6:	68bb      	ldr	r3, [r7, #8]
 80029e8:	fab3 f383 	clz	r3, r3
 80029ec:	71fb      	strb	r3, [r7, #7]
        return ucReturn;
 80029ee:	79fb      	ldrb	r3, [r7, #7]
 80029f0:	f1c3 031f 	rsb	r3, r3, #31
 80029f4:	613b      	str	r3, [r7, #16]
 80029f6:	693a      	ldr	r2, [r7, #16]
 80029f8:	4613      	mov	r3, r2
 80029fa:	009b      	lsls	r3, r3, #2
 80029fc:	4413      	add	r3, r2
 80029fe:	009b      	lsls	r3, r3, #2
 8002a00:	4a12      	ldr	r2, [pc, #72]	@ (8002a4c <vTaskSwitchContext+0xe8>)
 8002a02:	4413      	add	r3, r2
 8002a04:	60fb      	str	r3, [r7, #12]
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	685b      	ldr	r3, [r3, #4]
 8002a0a:	685a      	ldr	r2, [r3, #4]
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	605a      	str	r2, [r3, #4]
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	685a      	ldr	r2, [r3, #4]
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	3308      	adds	r3, #8
 8002a18:	429a      	cmp	r2, r3
 8002a1a:	d103      	bne.n	8002a24 <vTaskSwitchContext+0xc0>
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	68da      	ldr	r2, [r3, #12]
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	605a      	str	r2, [r3, #4]
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	685b      	ldr	r3, [r3, #4]
 8002a28:	68db      	ldr	r3, [r3, #12]
 8002a2a:	4a06      	ldr	r2, [pc, #24]	@ (8002a44 <vTaskSwitchContext+0xe0>)
 8002a2c:	6013      	str	r3, [r2, #0]
            portTASK_SWITCH_HOOK( pxCurrentTCB );
 8002a2e:	4b05      	ldr	r3, [pc, #20]	@ (8002a44 <vTaskSwitchContext+0xe0>)
 8002a30:	681b      	ldr	r3, [r3, #0]
    }
 8002a32:	bf00      	nop
 8002a34:	3720      	adds	r7, #32
 8002a36:	46bd      	mov	sp, r7
 8002a38:	bd80      	pop	{r7, pc}
 8002a3a:	bf00      	nop
 8002a3c:	20003d58 	.word	0x20003d58
 8002a40:	20003d44 	.word	0x20003d44
 8002a44:	20003c58 	.word	0x20003c58
 8002a48:	20003d38 	.word	0x20003d38
 8002a4c:	20003c5c 	.word	0x20003c5c

08002a50 <prvIdleTask>:
 * void prvIdleTask( void *pvParameters );
 *
 */

static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8002a50:	b580      	push	{r7, lr}
 8002a52:	b082      	sub	sp, #8
 8002a54:	af00      	add	r7, sp, #0
 8002a56:	6078      	str	r0, [r7, #4]

    for( ; configCONTROL_INFINITE_LOOP(); )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 8002a58:	f000 f852 	bl	8002b00 <prvCheckTasksWaitingTermination>
             * A critical region is not required here as we are just reading from
             * the list, and an occasional incorrect value will not matter.  If
             * the ready list at the idle priority contains one more task than the
             * number of idle tasks, which is equal to the configured numbers of cores
             * then a task other than the idle task is ready to execute. */
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) configNUMBER_OF_CORES )
 8002a5c:	4b06      	ldr	r3, [pc, #24]	@ (8002a78 <prvIdleTask+0x28>)
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	2b01      	cmp	r3, #1
 8002a62:	d9f9      	bls.n	8002a58 <prvIdleTask+0x8>
            {
                taskYIELD();
 8002a64:	4b05      	ldr	r3, [pc, #20]	@ (8002a7c <prvIdleTask+0x2c>)
 8002a66:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002a6a:	601a      	str	r2, [r3, #0]
 8002a6c:	f3bf 8f4f 	dsb	sy
 8002a70:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 8002a74:	e7f0      	b.n	8002a58 <prvIdleTask+0x8>
 8002a76:	bf00      	nop
 8002a78:	20003c5c 	.word	0x20003c5c
 8002a7c:	e000ed04 	.word	0xe000ed04

08002a80 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8002a80:	b580      	push	{r7, lr}
 8002a82:	b082      	sub	sp, #8
 8002a84:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002a86:	2300      	movs	r3, #0
 8002a88:	607b      	str	r3, [r7, #4]
 8002a8a:	e00c      	b.n	8002aa6 <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8002a8c:	687a      	ldr	r2, [r7, #4]
 8002a8e:	4613      	mov	r3, r2
 8002a90:	009b      	lsls	r3, r3, #2
 8002a92:	4413      	add	r3, r2
 8002a94:	009b      	lsls	r3, r3, #2
 8002a96:	4a12      	ldr	r2, [pc, #72]	@ (8002ae0 <prvInitialiseTaskLists+0x60>)
 8002a98:	4413      	add	r3, r2
 8002a9a:	4618      	mov	r0, r3
 8002a9c:	f7ff fab0 	bl	8002000 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	3301      	adds	r3, #1
 8002aa4:	607b      	str	r3, [r7, #4]
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	2b04      	cmp	r3, #4
 8002aaa:	d9ef      	bls.n	8002a8c <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 8002aac:	480d      	ldr	r0, [pc, #52]	@ (8002ae4 <prvInitialiseTaskLists+0x64>)
 8002aae:	f7ff faa7 	bl	8002000 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 8002ab2:	480d      	ldr	r0, [pc, #52]	@ (8002ae8 <prvInitialiseTaskLists+0x68>)
 8002ab4:	f7ff faa4 	bl	8002000 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 8002ab8:	480c      	ldr	r0, [pc, #48]	@ (8002aec <prvInitialiseTaskLists+0x6c>)
 8002aba:	f7ff faa1 	bl	8002000 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
    {
        vListInitialise( &xTasksWaitingTermination );
 8002abe:	480c      	ldr	r0, [pc, #48]	@ (8002af0 <prvInitialiseTaskLists+0x70>)
 8002ac0:	f7ff fa9e 	bl	8002000 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        vListInitialise( &xSuspendedTaskList );
 8002ac4:	480b      	ldr	r0, [pc, #44]	@ (8002af4 <prvInitialiseTaskLists+0x74>)
 8002ac6:	f7ff fa9b 	bl	8002000 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 8002aca:	4b0b      	ldr	r3, [pc, #44]	@ (8002af8 <prvInitialiseTaskLists+0x78>)
 8002acc:	4a05      	ldr	r2, [pc, #20]	@ (8002ae4 <prvInitialiseTaskLists+0x64>)
 8002ace:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8002ad0:	4b0a      	ldr	r3, [pc, #40]	@ (8002afc <prvInitialiseTaskLists+0x7c>)
 8002ad2:	4a05      	ldr	r2, [pc, #20]	@ (8002ae8 <prvInitialiseTaskLists+0x68>)
 8002ad4:	601a      	str	r2, [r3, #0]
}
 8002ad6:	bf00      	nop
 8002ad8:	3708      	adds	r7, #8
 8002ada:	46bd      	mov	sp, r7
 8002adc:	bd80      	pop	{r7, pc}
 8002ade:	bf00      	nop
 8002ae0:	20003c5c 	.word	0x20003c5c
 8002ae4:	20003cc0 	.word	0x20003cc0
 8002ae8:	20003cd4 	.word	0x20003cd4
 8002aec:	20003cf0 	.word	0x20003cf0
 8002af0:	20003d04 	.word	0x20003d04
 8002af4:	20003d1c 	.word	0x20003d1c
 8002af8:	20003ce8 	.word	0x20003ce8
 8002afc:	20003cec 	.word	0x20003cec

08002b00 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8002b00:	b580      	push	{r7, lr}
 8002b02:	b082      	sub	sp, #8
 8002b04:	af00      	add	r7, sp, #0
    {
        TCB_t * pxTCB;

        /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
         * being called too often in the idle task. */
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002b06:	e019      	b.n	8002b3c <prvCheckTasksWaitingTermination+0x3c>
        {
            #if ( configNUMBER_OF_CORES == 1 )
            {
                taskENTER_CRITICAL();
 8002b08:	f7ff f826 	bl	8001b58 <vPortEnterCritical>
                {
                    {
                        /* MISRA Ref 11.5.3 [Void pointer assignment] */
                        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                        /* coverity[misra_c_2012_rule_11_5_violation] */
                        pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8002b0c:	4b10      	ldr	r3, [pc, #64]	@ (8002b50 <prvCheckTasksWaitingTermination+0x50>)
 8002b0e:	68db      	ldr	r3, [r3, #12]
 8002b10:	68db      	ldr	r3, [r3, #12]
 8002b12:	607b      	str	r3, [r7, #4]
                        ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	3304      	adds	r3, #4
 8002b18:	4618      	mov	r0, r3
 8002b1a:	f7ff fad7 	bl	80020cc <uxListRemove>
                        --uxCurrentNumberOfTasks;
 8002b1e:	4b0d      	ldr	r3, [pc, #52]	@ (8002b54 <prvCheckTasksWaitingTermination+0x54>)
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	3b01      	subs	r3, #1
 8002b24:	4a0b      	ldr	r2, [pc, #44]	@ (8002b54 <prvCheckTasksWaitingTermination+0x54>)
 8002b26:	6013      	str	r3, [r2, #0]
                        --uxDeletedTasksWaitingCleanUp;
 8002b28:	4b0b      	ldr	r3, [pc, #44]	@ (8002b58 <prvCheckTasksWaitingTermination+0x58>)
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	3b01      	subs	r3, #1
 8002b2e:	4a0a      	ldr	r2, [pc, #40]	@ (8002b58 <prvCheckTasksWaitingTermination+0x58>)
 8002b30:	6013      	str	r3, [r2, #0]
                    }
                }
                taskEXIT_CRITICAL();
 8002b32:	f7ff f82b 	bl	8001b8c <vPortExitCritical>

                prvDeleteTCB( pxTCB );
 8002b36:	6878      	ldr	r0, [r7, #4]
 8002b38:	f000 f810 	bl	8002b5c <prvDeleteTCB>
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002b3c:	4b06      	ldr	r3, [pc, #24]	@ (8002b58 <prvCheckTasksWaitingTermination+0x58>)
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d1e1      	bne.n	8002b08 <prvCheckTasksWaitingTermination+0x8>
            }
            #endif /* #if( configNUMBER_OF_CORES == 1 ) */
        }
    }
    #endif /* INCLUDE_vTaskDelete */
}
 8002b44:	bf00      	nop
 8002b46:	bf00      	nop
 8002b48:	3708      	adds	r7, #8
 8002b4a:	46bd      	mov	sp, r7
 8002b4c:	bd80      	pop	{r7, pc}
 8002b4e:	bf00      	nop
 8002b50:	20003d04 	.word	0x20003d04
 8002b54:	20003d30 	.word	0x20003d30
 8002b58:	20003d18 	.word	0x20003d18

08002b5c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 8002b5c:	b580      	push	{r7, lr}
 8002b5e:	b082      	sub	sp, #8
 8002b60:	af00      	add	r7, sp, #0
 8002b62:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
        {
            /* The task can only have been allocated dynamically - free both
             * the stack and TCB. */
            vPortFreeStack( pxTCB->pxStack );
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b68:	4618      	mov	r0, r3
 8002b6a:	f7ff f957 	bl	8001e1c <vPortFree>
            vPortFree( pxTCB );
 8002b6e:	6878      	ldr	r0, [r7, #4]
 8002b70:	f7ff f954 	bl	8001e1c <vPortFree>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 8002b74:	bf00      	nop
 8002b76:	3708      	adds	r7, #8
 8002b78:	46bd      	mov	sp, r7
 8002b7a:	bd80      	pop	{r7, pc}

08002b7c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8002b7c:	b480      	push	{r7}
 8002b7e:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002b80:	4b0a      	ldr	r3, [pc, #40]	@ (8002bac <prvResetNextTaskUnblockTime+0x30>)
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d104      	bne.n	8002b94 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 8002b8a:	4b09      	ldr	r3, [pc, #36]	@ (8002bb0 <prvResetNextTaskUnblockTime+0x34>)
 8002b8c:	f04f 32ff 	mov.w	r2, #4294967295
 8002b90:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 8002b92:	e005      	b.n	8002ba0 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 8002b94:	4b05      	ldr	r3, [pc, #20]	@ (8002bac <prvResetNextTaskUnblockTime+0x30>)
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	68db      	ldr	r3, [r3, #12]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	4a04      	ldr	r2, [pc, #16]	@ (8002bb0 <prvResetNextTaskUnblockTime+0x34>)
 8002b9e:	6013      	str	r3, [r2, #0]
}
 8002ba0:	bf00      	nop
 8002ba2:	46bd      	mov	sp, r7
 8002ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba8:	4770      	bx	lr
 8002baa:	bf00      	nop
 8002bac:	20003ce8 	.word	0x20003ce8
 8002bb0:	20003d50 	.word	0x20003d50

08002bb4 <prvAddCurrentTaskToDelayedList>:
#endif /* if ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( INCLUDE_xTaskGetIdleTaskHandle == 1 ) ) */
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 8002bb4:	b580      	push	{r7, lr}
 8002bb6:	b088      	sub	sp, #32
 8002bb8:	af00      	add	r7, sp, #0
 8002bba:	6078      	str	r0, [r7, #4]
 8002bbc:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 8002bbe:	4b37      	ldr	r3, [pc, #220]	@ (8002c9c <prvAddCurrentTaskToDelayedList+0xe8>)
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	61fb      	str	r3, [r7, #28]
    List_t * const pxDelayedList = pxDelayedTaskList;
 8002bc4:	4b36      	ldr	r3, [pc, #216]	@ (8002ca0 <prvAddCurrentTaskToDelayedList+0xec>)
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	61bb      	str	r3, [r7, #24]
    List_t * const pxOverflowDelayedList = pxOverflowDelayedTaskList;
 8002bca:	4b36      	ldr	r3, [pc, #216]	@ (8002ca4 <prvAddCurrentTaskToDelayedList+0xf0>)
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	617b      	str	r3, [r7, #20]
    }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002bd0:	4b35      	ldr	r3, [pc, #212]	@ (8002ca8 <prvAddCurrentTaskToDelayedList+0xf4>)
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	3304      	adds	r3, #4
 8002bd6:	4618      	mov	r0, r3
 8002bd8:	f7ff fa78 	bl	80020cc <uxListRemove>
 8002bdc:	4603      	mov	r3, r0
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d10b      	bne.n	8002bfa <prvAddCurrentTaskToDelayedList+0x46>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8002be2:	4b31      	ldr	r3, [pc, #196]	@ (8002ca8 <prvAddCurrentTaskToDelayedList+0xf4>)
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002be8:	2201      	movs	r2, #1
 8002bea:	fa02 f303 	lsl.w	r3, r2, r3
 8002bee:	43da      	mvns	r2, r3
 8002bf0:	4b2e      	ldr	r3, [pc, #184]	@ (8002cac <prvAddCurrentTaskToDelayedList+0xf8>)
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	4013      	ands	r3, r2
 8002bf6:	4a2d      	ldr	r2, [pc, #180]	@ (8002cac <prvAddCurrentTaskToDelayedList+0xf8>)
 8002bf8:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c00:	d124      	bne.n	8002c4c <prvAddCurrentTaskToDelayedList+0x98>
 8002c02:	683b      	ldr	r3, [r7, #0]
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d021      	beq.n	8002c4c <prvAddCurrentTaskToDelayedList+0x98>
        {
            /* Add the task to the suspended task list instead of a delayed task
             * list to ensure it is not woken by a timing event.  It will block
             * indefinitely. */
            listINSERT_END( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002c08:	4b29      	ldr	r3, [pc, #164]	@ (8002cb0 <prvAddCurrentTaskToDelayedList+0xfc>)
 8002c0a:	685b      	ldr	r3, [r3, #4]
 8002c0c:	613b      	str	r3, [r7, #16]
 8002c0e:	4b26      	ldr	r3, [pc, #152]	@ (8002ca8 <prvAddCurrentTaskToDelayedList+0xf4>)
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	693a      	ldr	r2, [r7, #16]
 8002c14:	609a      	str	r2, [r3, #8]
 8002c16:	4b24      	ldr	r3, [pc, #144]	@ (8002ca8 <prvAddCurrentTaskToDelayedList+0xf4>)
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	693a      	ldr	r2, [r7, #16]
 8002c1c:	6892      	ldr	r2, [r2, #8]
 8002c1e:	60da      	str	r2, [r3, #12]
 8002c20:	4b21      	ldr	r3, [pc, #132]	@ (8002ca8 <prvAddCurrentTaskToDelayedList+0xf4>)
 8002c22:	681a      	ldr	r2, [r3, #0]
 8002c24:	693b      	ldr	r3, [r7, #16]
 8002c26:	689b      	ldr	r3, [r3, #8]
 8002c28:	3204      	adds	r2, #4
 8002c2a:	605a      	str	r2, [r3, #4]
 8002c2c:	4b1e      	ldr	r3, [pc, #120]	@ (8002ca8 <prvAddCurrentTaskToDelayedList+0xf4>)
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	1d1a      	adds	r2, r3, #4
 8002c32:	693b      	ldr	r3, [r7, #16]
 8002c34:	609a      	str	r2, [r3, #8]
 8002c36:	4b1c      	ldr	r3, [pc, #112]	@ (8002ca8 <prvAddCurrentTaskToDelayedList+0xf4>)
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	4a1d      	ldr	r2, [pc, #116]	@ (8002cb0 <prvAddCurrentTaskToDelayedList+0xfc>)
 8002c3c:	615a      	str	r2, [r3, #20]
 8002c3e:	4b1c      	ldr	r3, [pc, #112]	@ (8002cb0 <prvAddCurrentTaskToDelayedList+0xfc>)
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	3301      	adds	r3, #1
 8002c44:	4a1a      	ldr	r2, [pc, #104]	@ (8002cb0 <prvAddCurrentTaskToDelayedList+0xfc>)
 8002c46:	6013      	str	r3, [r2, #0]
 8002c48:	bf00      	nop

        /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
        ( void ) xCanBlockIndefinitely;
    }
    #endif /* INCLUDE_vTaskSuspend */
}
 8002c4a:	e022      	b.n	8002c92 <prvAddCurrentTaskToDelayedList+0xde>
            xTimeToWake = xConstTickCount + xTicksToWait;
 8002c4c:	69fa      	ldr	r2, [r7, #28]
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	4413      	add	r3, r2
 8002c52:	60fb      	str	r3, [r7, #12]
            listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8002c54:	4b14      	ldr	r3, [pc, #80]	@ (8002ca8 <prvAddCurrentTaskToDelayedList+0xf4>)
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	68fa      	ldr	r2, [r7, #12]
 8002c5a:	605a      	str	r2, [r3, #4]
            if( xTimeToWake < xConstTickCount )
 8002c5c:	68fa      	ldr	r2, [r7, #12]
 8002c5e:	69fb      	ldr	r3, [r7, #28]
 8002c60:	429a      	cmp	r2, r3
 8002c62:	d207      	bcs.n	8002c74 <prvAddCurrentTaskToDelayedList+0xc0>
                vListInsert( pxOverflowDelayedList, &( pxCurrentTCB->xStateListItem ) );
 8002c64:	4b10      	ldr	r3, [pc, #64]	@ (8002ca8 <prvAddCurrentTaskToDelayedList+0xf4>)
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	3304      	adds	r3, #4
 8002c6a:	4619      	mov	r1, r3
 8002c6c:	6978      	ldr	r0, [r7, #20]
 8002c6e:	f7ff f9f4 	bl	800205a <vListInsert>
}
 8002c72:	e00e      	b.n	8002c92 <prvAddCurrentTaskToDelayedList+0xde>
                vListInsert( pxDelayedList, &( pxCurrentTCB->xStateListItem ) );
 8002c74:	4b0c      	ldr	r3, [pc, #48]	@ (8002ca8 <prvAddCurrentTaskToDelayedList+0xf4>)
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	3304      	adds	r3, #4
 8002c7a:	4619      	mov	r1, r3
 8002c7c:	69b8      	ldr	r0, [r7, #24]
 8002c7e:	f7ff f9ec 	bl	800205a <vListInsert>
                if( xTimeToWake < xNextTaskUnblockTime )
 8002c82:	4b0c      	ldr	r3, [pc, #48]	@ (8002cb4 <prvAddCurrentTaskToDelayedList+0x100>)
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	68fa      	ldr	r2, [r7, #12]
 8002c88:	429a      	cmp	r2, r3
 8002c8a:	d202      	bcs.n	8002c92 <prvAddCurrentTaskToDelayedList+0xde>
                    xNextTaskUnblockTime = xTimeToWake;
 8002c8c:	4a09      	ldr	r2, [pc, #36]	@ (8002cb4 <prvAddCurrentTaskToDelayedList+0x100>)
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	6013      	str	r3, [r2, #0]
}
 8002c92:	bf00      	nop
 8002c94:	3720      	adds	r7, #32
 8002c96:	46bd      	mov	sp, r7
 8002c98:	bd80      	pop	{r7, pc}
 8002c9a:	bf00      	nop
 8002c9c:	20003d34 	.word	0x20003d34
 8002ca0:	20003ce8 	.word	0x20003ce8
 8002ca4:	20003cec 	.word	0x20003cec
 8002ca8:	20003c58 	.word	0x20003c58
 8002cac:	20003d38 	.word	0x20003d38
 8002cb0:	20003d1c 	.word	0x20003d1c
 8002cb4:	20003d50 	.word	0x20003d50

08002cb8 <memset>:
 8002cb8:	4402      	add	r2, r0
 8002cba:	4603      	mov	r3, r0
 8002cbc:	4293      	cmp	r3, r2
 8002cbe:	d100      	bne.n	8002cc2 <memset+0xa>
 8002cc0:	4770      	bx	lr
 8002cc2:	f803 1b01 	strb.w	r1, [r3], #1
 8002cc6:	e7f9      	b.n	8002cbc <memset+0x4>

08002cc8 <__libc_init_array>:
 8002cc8:	b570      	push	{r4, r5, r6, lr}
 8002cca:	4d0d      	ldr	r5, [pc, #52]	@ (8002d00 <__libc_init_array+0x38>)
 8002ccc:	4c0d      	ldr	r4, [pc, #52]	@ (8002d04 <__libc_init_array+0x3c>)
 8002cce:	1b64      	subs	r4, r4, r5
 8002cd0:	10a4      	asrs	r4, r4, #2
 8002cd2:	2600      	movs	r6, #0
 8002cd4:	42a6      	cmp	r6, r4
 8002cd6:	d109      	bne.n	8002cec <__libc_init_array+0x24>
 8002cd8:	4d0b      	ldr	r5, [pc, #44]	@ (8002d08 <__libc_init_array+0x40>)
 8002cda:	4c0c      	ldr	r4, [pc, #48]	@ (8002d0c <__libc_init_array+0x44>)
 8002cdc:	f000 f818 	bl	8002d10 <_init>
 8002ce0:	1b64      	subs	r4, r4, r5
 8002ce2:	10a4      	asrs	r4, r4, #2
 8002ce4:	2600      	movs	r6, #0
 8002ce6:	42a6      	cmp	r6, r4
 8002ce8:	d105      	bne.n	8002cf6 <__libc_init_array+0x2e>
 8002cea:	bd70      	pop	{r4, r5, r6, pc}
 8002cec:	f855 3b04 	ldr.w	r3, [r5], #4
 8002cf0:	4798      	blx	r3
 8002cf2:	3601      	adds	r6, #1
 8002cf4:	e7ee      	b.n	8002cd4 <__libc_init_array+0xc>
 8002cf6:	f855 3b04 	ldr.w	r3, [r5], #4
 8002cfa:	4798      	blx	r3
 8002cfc:	3601      	adds	r6, #1
 8002cfe:	e7f2      	b.n	8002ce6 <__libc_init_array+0x1e>
 8002d00:	08002d9c 	.word	0x08002d9c
 8002d04:	08002d9c 	.word	0x08002d9c
 8002d08:	08002d9c 	.word	0x08002d9c
 8002d0c:	08002da0 	.word	0x08002da0

08002d10 <_init>:
 8002d10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d12:	bf00      	nop
 8002d14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002d16:	bc08      	pop	{r3}
 8002d18:	469e      	mov	lr, r3
 8002d1a:	4770      	bx	lr

08002d1c <_fini>:
 8002d1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d1e:	bf00      	nop
 8002d20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002d22:	bc08      	pop	{r3}
 8002d24:	469e      	mov	lr, r3
 8002d26:	4770      	bx	lr
