Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Tue Mar 29 16:03:08 2016
| Host         : RODRIGOCUNH821E running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file use_Iterative_Sorter_FSM_timing_summary_routed.rpt -rpx use_Iterative_Sorter_FSM_timing_summary_routed.rpx
| Design       : use_Iterative_Sorter_FSM
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.822        0.000                      0                 1091        0.137        0.000                      0                 1091        4.500        0.000                       0                   559  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.822        0.000                      0                 1091        0.137        0.000                      0                 1091        4.500        0.000                       0                   559  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.822ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.822ns  (required time - arrival time)
  Source:                 sort/arr_reg[5][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sort/arr_reg[5][17]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.874ns  (logic 1.197ns (24.559%)  route 3.677ns (75.441%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.737ns = ( 13.737 - 10.000 ) 
    Source Clock Delay      (SCD):    4.062ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.327     4.062    sort/clk_IBUF_BUFG
    SLICE_X85Y53         FDRE                                         r  sort/arr_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y53         FDRE (Prop_fdre_C_Q)         0.341     4.403 r  sort/arr_reg[5][0]/Q
                         net (fo=7, routed)           1.430     5.833    sort/res[160]
    SLICE_X77Y54         LUT4 (Prop_lut4_I0_O)        0.097     5.930 r  sort/arr[5][31]_i_38/O
                         net (fo=1, routed)           0.000     5.930    sort/arr[5][31]_i_38_n_0
    SLICE_X77Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     6.325 r  sort/arr_reg[5][31]_i_22/CO[3]
                         net (fo=1, routed)           0.000     6.325    sort/arr_reg[5][31]_i_22_n_0
    SLICE_X77Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.414 r  sort/arr_reg[5][31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.414    sort/arr_reg[5][31]_i_13_n_0
    SLICE_X77Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.503 r  sort/arr_reg[5][31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.503    sort/arr_reg[5][31]_i_4_n_0
    SLICE_X77Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.592 r  sort/arr_reg[5][31]_i_3/CO[3]
                         net (fo=3, routed)           1.061     7.653    sort/arr_reg[5][31]_i_3_n_0
    SLICE_X83Y58         LUT5 (Prop_lut5_I0_O)        0.097     7.750 r  sort/arr[5][31]_i_1/O
                         net (fo=32, routed)          1.186     8.936    sort/arr[5][31]_i_1_n_0
    SLICE_X69Y57         FDRE                                         r  sort/arr_reg[5][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.147    13.737    sort/clk_IBUF_BUFG
    SLICE_X69Y57         FDRE                                         r  sort/arr_reg[5][17]/C
                         clock pessimism              0.206    13.943    
                         clock uncertainty           -0.035    13.907    
    SLICE_X69Y57         FDRE (Setup_fdre_C_CE)      -0.150    13.757    sort/arr_reg[5][17]
  -------------------------------------------------------------------
                         required time                         13.757    
                         arrival time                          -8.936    
  -------------------------------------------------------------------
                         slack                                  4.822    

Slack (MET) :             4.822ns  (required time - arrival time)
  Source:                 sort/arr_reg[5][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sort/arr_reg[5][19]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.874ns  (logic 1.197ns (24.559%)  route 3.677ns (75.441%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.737ns = ( 13.737 - 10.000 ) 
    Source Clock Delay      (SCD):    4.062ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.327     4.062    sort/clk_IBUF_BUFG
    SLICE_X85Y53         FDRE                                         r  sort/arr_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y53         FDRE (Prop_fdre_C_Q)         0.341     4.403 r  sort/arr_reg[5][0]/Q
                         net (fo=7, routed)           1.430     5.833    sort/res[160]
    SLICE_X77Y54         LUT4 (Prop_lut4_I0_O)        0.097     5.930 r  sort/arr[5][31]_i_38/O
                         net (fo=1, routed)           0.000     5.930    sort/arr[5][31]_i_38_n_0
    SLICE_X77Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     6.325 r  sort/arr_reg[5][31]_i_22/CO[3]
                         net (fo=1, routed)           0.000     6.325    sort/arr_reg[5][31]_i_22_n_0
    SLICE_X77Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.414 r  sort/arr_reg[5][31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.414    sort/arr_reg[5][31]_i_13_n_0
    SLICE_X77Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.503 r  sort/arr_reg[5][31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.503    sort/arr_reg[5][31]_i_4_n_0
    SLICE_X77Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.592 r  sort/arr_reg[5][31]_i_3/CO[3]
                         net (fo=3, routed)           1.061     7.653    sort/arr_reg[5][31]_i_3_n_0
    SLICE_X83Y58         LUT5 (Prop_lut5_I0_O)        0.097     7.750 r  sort/arr[5][31]_i_1/O
                         net (fo=32, routed)          1.186     8.936    sort/arr[5][31]_i_1_n_0
    SLICE_X69Y57         FDRE                                         r  sort/arr_reg[5][19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.147    13.737    sort/clk_IBUF_BUFG
    SLICE_X69Y57         FDRE                                         r  sort/arr_reg[5][19]/C
                         clock pessimism              0.206    13.943    
                         clock uncertainty           -0.035    13.907    
    SLICE_X69Y57         FDRE (Setup_fdre_C_CE)      -0.150    13.757    sort/arr_reg[5][19]
  -------------------------------------------------------------------
                         required time                         13.757    
                         arrival time                          -8.936    
  -------------------------------------------------------------------
                         slack                                  4.822    

Slack (MET) :             4.822ns  (required time - arrival time)
  Source:                 sort/arr_reg[5][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sort/arr_reg[5][20]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.874ns  (logic 1.197ns (24.559%)  route 3.677ns (75.441%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.737ns = ( 13.737 - 10.000 ) 
    Source Clock Delay      (SCD):    4.062ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.327     4.062    sort/clk_IBUF_BUFG
    SLICE_X85Y53         FDRE                                         r  sort/arr_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y53         FDRE (Prop_fdre_C_Q)         0.341     4.403 r  sort/arr_reg[5][0]/Q
                         net (fo=7, routed)           1.430     5.833    sort/res[160]
    SLICE_X77Y54         LUT4 (Prop_lut4_I0_O)        0.097     5.930 r  sort/arr[5][31]_i_38/O
                         net (fo=1, routed)           0.000     5.930    sort/arr[5][31]_i_38_n_0
    SLICE_X77Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     6.325 r  sort/arr_reg[5][31]_i_22/CO[3]
                         net (fo=1, routed)           0.000     6.325    sort/arr_reg[5][31]_i_22_n_0
    SLICE_X77Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.414 r  sort/arr_reg[5][31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.414    sort/arr_reg[5][31]_i_13_n_0
    SLICE_X77Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.503 r  sort/arr_reg[5][31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.503    sort/arr_reg[5][31]_i_4_n_0
    SLICE_X77Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.592 r  sort/arr_reg[5][31]_i_3/CO[3]
                         net (fo=3, routed)           1.061     7.653    sort/arr_reg[5][31]_i_3_n_0
    SLICE_X83Y58         LUT5 (Prop_lut5_I0_O)        0.097     7.750 r  sort/arr[5][31]_i_1/O
                         net (fo=32, routed)          1.186     8.936    sort/arr[5][31]_i_1_n_0
    SLICE_X69Y57         FDRE                                         r  sort/arr_reg[5][20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.147    13.737    sort/clk_IBUF_BUFG
    SLICE_X69Y57         FDRE                                         r  sort/arr_reg[5][20]/C
                         clock pessimism              0.206    13.943    
                         clock uncertainty           -0.035    13.907    
    SLICE_X69Y57         FDRE (Setup_fdre_C_CE)      -0.150    13.757    sort/arr_reg[5][20]
  -------------------------------------------------------------------
                         required time                         13.757    
                         arrival time                          -8.936    
  -------------------------------------------------------------------
                         slack                                  4.822    

Slack (MET) :             4.880ns  (required time - arrival time)
  Source:                 sort/arr_reg[5][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sort/arr_reg[5][9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.847ns  (logic 1.197ns (24.697%)  route 3.650ns (75.303%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.737ns = ( 13.737 - 10.000 ) 
    Source Clock Delay      (SCD):    4.062ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.327     4.062    sort/clk_IBUF_BUFG
    SLICE_X85Y53         FDRE                                         r  sort/arr_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y53         FDRE (Prop_fdre_C_Q)         0.341     4.403 r  sort/arr_reg[5][0]/Q
                         net (fo=7, routed)           1.430     5.833    sort/res[160]
    SLICE_X77Y54         LUT4 (Prop_lut4_I0_O)        0.097     5.930 r  sort/arr[5][31]_i_38/O
                         net (fo=1, routed)           0.000     5.930    sort/arr[5][31]_i_38_n_0
    SLICE_X77Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     6.325 r  sort/arr_reg[5][31]_i_22/CO[3]
                         net (fo=1, routed)           0.000     6.325    sort/arr_reg[5][31]_i_22_n_0
    SLICE_X77Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.414 r  sort/arr_reg[5][31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.414    sort/arr_reg[5][31]_i_13_n_0
    SLICE_X77Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.503 r  sort/arr_reg[5][31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.503    sort/arr_reg[5][31]_i_4_n_0
    SLICE_X77Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.592 r  sort/arr_reg[5][31]_i_3/CO[3]
                         net (fo=3, routed)           1.061     7.653    sort/arr_reg[5][31]_i_3_n_0
    SLICE_X83Y58         LUT5 (Prop_lut5_I0_O)        0.097     7.750 r  sort/arr[5][31]_i_1/O
                         net (fo=32, routed)          1.158     8.908    sort/arr[5][31]_i_1_n_0
    SLICE_X70Y50         FDRE                                         r  sort/arr_reg[5][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.147    13.737    sort/clk_IBUF_BUFG
    SLICE_X70Y50         FDRE                                         r  sort/arr_reg[5][9]/C
                         clock pessimism              0.206    13.943    
                         clock uncertainty           -0.035    13.907    
    SLICE_X70Y50         FDRE (Setup_fdre_C_CE)      -0.119    13.788    sort/arr_reg[5][9]
  -------------------------------------------------------------------
                         required time                         13.788    
                         arrival time                          -8.908    
  -------------------------------------------------------------------
                         slack                                  4.880    

Slack (MET) :             4.891ns  (required time - arrival time)
  Source:                 sort/arr_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sort/arr_reg[4][8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.805ns  (logic 1.242ns (25.849%)  route 3.563ns (74.151%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.737ns = ( 13.737 - 10.000 ) 
    Source Clock Delay      (SCD):    4.062ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.327     4.062    sort/clk_IBUF_BUFG
    SLICE_X84Y52         FDRE                                         r  sort/arr_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y52         FDRE (Prop_fdre_C_Q)         0.393     4.455 r  sort/arr_reg[4][0]/Q
                         net (fo=7, routed)           1.245     5.700    sort/res[128]
    SLICE_X76Y55         LUT4 (Prop_lut4_I0_O)        0.097     5.797 r  sort/arr[4][31]_i_38/O
                         net (fo=1, routed)           0.000     5.797    sort/arr[4][31]_i_38_n_0
    SLICE_X76Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     6.176 r  sort/arr_reg[4][31]_i_22/CO[3]
                         net (fo=1, routed)           0.000     6.176    sort/arr_reg[4][31]_i_22_n_0
    SLICE_X76Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.268 r  sort/arr_reg[4][31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.268    sort/arr_reg[4][31]_i_13_n_0
    SLICE_X76Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.360 r  sort/arr_reg[4][31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.360    sort/arr_reg[4][31]_i_4_n_0
    SLICE_X76Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.452 r  sort/arr_reg[4][31]_i_3/CO[3]
                         net (fo=3, routed)           0.912     7.363    sort/arr_reg[4][31]_i_3_n_0
    SLICE_X83Y58         LUT5 (Prop_lut5_I3_O)        0.097     7.460 r  sort/arr[4][31]_i_1/O
                         net (fo=32, routed)          1.406     8.866    sort/arr[4][31]_i_1_n_0
    SLICE_X69Y51         FDRE                                         r  sort/arr_reg[4][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.147    13.737    sort/clk_IBUF_BUFG
    SLICE_X69Y51         FDRE                                         r  sort/arr_reg[4][8]/C
                         clock pessimism              0.206    13.943    
                         clock uncertainty           -0.035    13.907    
    SLICE_X69Y51         FDRE (Setup_fdre_C_CE)      -0.150    13.757    sort/arr_reg[4][8]
  -------------------------------------------------------------------
                         required time                         13.757    
                         arrival time                          -8.866    
  -------------------------------------------------------------------
                         slack                                  4.891    

Slack (MET) :             4.914ns  (required time - arrival time)
  Source:                 sort/arr_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sort/arr_reg[4][18]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.780ns  (logic 1.242ns (25.986%)  route 3.538ns (74.014%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.735ns = ( 13.735 - 10.000 ) 
    Source Clock Delay      (SCD):    4.062ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.327     4.062    sort/clk_IBUF_BUFG
    SLICE_X84Y52         FDRE                                         r  sort/arr_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y52         FDRE (Prop_fdre_C_Q)         0.393     4.455 r  sort/arr_reg[4][0]/Q
                         net (fo=7, routed)           1.245     5.700    sort/res[128]
    SLICE_X76Y55         LUT4 (Prop_lut4_I0_O)        0.097     5.797 r  sort/arr[4][31]_i_38/O
                         net (fo=1, routed)           0.000     5.797    sort/arr[4][31]_i_38_n_0
    SLICE_X76Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     6.176 r  sort/arr_reg[4][31]_i_22/CO[3]
                         net (fo=1, routed)           0.000     6.176    sort/arr_reg[4][31]_i_22_n_0
    SLICE_X76Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.268 r  sort/arr_reg[4][31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.268    sort/arr_reg[4][31]_i_13_n_0
    SLICE_X76Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.360 r  sort/arr_reg[4][31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.360    sort/arr_reg[4][31]_i_4_n_0
    SLICE_X76Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.452 r  sort/arr_reg[4][31]_i_3/CO[3]
                         net (fo=3, routed)           0.912     7.363    sort/arr_reg[4][31]_i_3_n_0
    SLICE_X83Y58         LUT5 (Prop_lut5_I3_O)        0.097     7.460 r  sort/arr[4][31]_i_1/O
                         net (fo=32, routed)          1.381     8.841    sort/arr[4][31]_i_1_n_0
    SLICE_X67Y56         FDRE                                         r  sort/arr_reg[4][18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.145    13.735    sort/clk_IBUF_BUFG
    SLICE_X67Y56         FDRE                                         r  sort/arr_reg[4][18]/C
                         clock pessimism              0.206    13.941    
                         clock uncertainty           -0.035    13.905    
    SLICE_X67Y56         FDRE (Setup_fdre_C_CE)      -0.150    13.755    sort/arr_reg[4][18]
  -------------------------------------------------------------------
                         required time                         13.755    
                         arrival time                          -8.841    
  -------------------------------------------------------------------
                         slack                                  4.914    

Slack (MET) :             4.955ns  (required time - arrival time)
  Source:                 sort/arr_reg[5][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sort/arr_reg[5][12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.740ns  (logic 1.197ns (25.251%)  route 3.543ns (74.749%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.737ns = ( 13.737 - 10.000 ) 
    Source Clock Delay      (SCD):    4.062ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.327     4.062    sort/clk_IBUF_BUFG
    SLICE_X85Y53         FDRE                                         r  sort/arr_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y53         FDRE (Prop_fdre_C_Q)         0.341     4.403 r  sort/arr_reg[5][0]/Q
                         net (fo=7, routed)           1.430     5.833    sort/res[160]
    SLICE_X77Y54         LUT4 (Prop_lut4_I0_O)        0.097     5.930 r  sort/arr[5][31]_i_38/O
                         net (fo=1, routed)           0.000     5.930    sort/arr[5][31]_i_38_n_0
    SLICE_X77Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     6.325 r  sort/arr_reg[5][31]_i_22/CO[3]
                         net (fo=1, routed)           0.000     6.325    sort/arr_reg[5][31]_i_22_n_0
    SLICE_X77Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.414 r  sort/arr_reg[5][31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.414    sort/arr_reg[5][31]_i_13_n_0
    SLICE_X77Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.503 r  sort/arr_reg[5][31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.503    sort/arr_reg[5][31]_i_4_n_0
    SLICE_X77Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.592 r  sort/arr_reg[5][31]_i_3/CO[3]
                         net (fo=3, routed)           1.061     7.653    sort/arr_reg[5][31]_i_3_n_0
    SLICE_X83Y58         LUT5 (Prop_lut5_I0_O)        0.097     7.750 r  sort/arr[5][31]_i_1/O
                         net (fo=32, routed)          1.052     8.802    sort/arr[5][31]_i_1_n_0
    SLICE_X71Y52         FDRE                                         r  sort/arr_reg[5][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.147    13.737    sort/clk_IBUF_BUFG
    SLICE_X71Y52         FDRE                                         r  sort/arr_reg[5][12]/C
                         clock pessimism              0.206    13.943    
                         clock uncertainty           -0.035    13.907    
    SLICE_X71Y52         FDRE (Setup_fdre_C_CE)      -0.150    13.757    sort/arr_reg[5][12]
  -------------------------------------------------------------------
                         required time                         13.757    
                         arrival time                          -8.802    
  -------------------------------------------------------------------
                         slack                                  4.955    

Slack (MET) :             4.955ns  (required time - arrival time)
  Source:                 sort/arr_reg[5][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sort/arr_reg[5][13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.740ns  (logic 1.197ns (25.251%)  route 3.543ns (74.749%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.737ns = ( 13.737 - 10.000 ) 
    Source Clock Delay      (SCD):    4.062ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.327     4.062    sort/clk_IBUF_BUFG
    SLICE_X85Y53         FDRE                                         r  sort/arr_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y53         FDRE (Prop_fdre_C_Q)         0.341     4.403 r  sort/arr_reg[5][0]/Q
                         net (fo=7, routed)           1.430     5.833    sort/res[160]
    SLICE_X77Y54         LUT4 (Prop_lut4_I0_O)        0.097     5.930 r  sort/arr[5][31]_i_38/O
                         net (fo=1, routed)           0.000     5.930    sort/arr[5][31]_i_38_n_0
    SLICE_X77Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     6.325 r  sort/arr_reg[5][31]_i_22/CO[3]
                         net (fo=1, routed)           0.000     6.325    sort/arr_reg[5][31]_i_22_n_0
    SLICE_X77Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.414 r  sort/arr_reg[5][31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.414    sort/arr_reg[5][31]_i_13_n_0
    SLICE_X77Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.503 r  sort/arr_reg[5][31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.503    sort/arr_reg[5][31]_i_4_n_0
    SLICE_X77Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.592 r  sort/arr_reg[5][31]_i_3/CO[3]
                         net (fo=3, routed)           1.061     7.653    sort/arr_reg[5][31]_i_3_n_0
    SLICE_X83Y58         LUT5 (Prop_lut5_I0_O)        0.097     7.750 r  sort/arr[5][31]_i_1/O
                         net (fo=32, routed)          1.052     8.802    sort/arr[5][31]_i_1_n_0
    SLICE_X71Y52         FDRE                                         r  sort/arr_reg[5][13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.147    13.737    sort/clk_IBUF_BUFG
    SLICE_X71Y52         FDRE                                         r  sort/arr_reg[5][13]/C
                         clock pessimism              0.206    13.943    
                         clock uncertainty           -0.035    13.907    
    SLICE_X71Y52         FDRE (Setup_fdre_C_CE)      -0.150    13.757    sort/arr_reg[5][13]
  -------------------------------------------------------------------
                         required time                         13.757    
                         arrival time                          -8.802    
  -------------------------------------------------------------------
                         slack                                  4.955    

Slack (MET) :             4.955ns  (required time - arrival time)
  Source:                 sort/arr_reg[5][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sort/arr_reg[5][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.740ns  (logic 1.197ns (25.251%)  route 3.543ns (74.749%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.737ns = ( 13.737 - 10.000 ) 
    Source Clock Delay      (SCD):    4.062ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.327     4.062    sort/clk_IBUF_BUFG
    SLICE_X85Y53         FDRE                                         r  sort/arr_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y53         FDRE (Prop_fdre_C_Q)         0.341     4.403 r  sort/arr_reg[5][0]/Q
                         net (fo=7, routed)           1.430     5.833    sort/res[160]
    SLICE_X77Y54         LUT4 (Prop_lut4_I0_O)        0.097     5.930 r  sort/arr[5][31]_i_38/O
                         net (fo=1, routed)           0.000     5.930    sort/arr[5][31]_i_38_n_0
    SLICE_X77Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     6.325 r  sort/arr_reg[5][31]_i_22/CO[3]
                         net (fo=1, routed)           0.000     6.325    sort/arr_reg[5][31]_i_22_n_0
    SLICE_X77Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.414 r  sort/arr_reg[5][31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.414    sort/arr_reg[5][31]_i_13_n_0
    SLICE_X77Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.503 r  sort/arr_reg[5][31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.503    sort/arr_reg[5][31]_i_4_n_0
    SLICE_X77Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.592 r  sort/arr_reg[5][31]_i_3/CO[3]
                         net (fo=3, routed)           1.061     7.653    sort/arr_reg[5][31]_i_3_n_0
    SLICE_X83Y58         LUT5 (Prop_lut5_I0_O)        0.097     7.750 r  sort/arr[5][31]_i_1/O
                         net (fo=32, routed)          1.052     8.802    sort/arr[5][31]_i_1_n_0
    SLICE_X71Y52         FDRE                                         r  sort/arr_reg[5][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.147    13.737    sort/clk_IBUF_BUFG
    SLICE_X71Y52         FDRE                                         r  sort/arr_reg[5][3]/C
                         clock pessimism              0.206    13.943    
                         clock uncertainty           -0.035    13.907    
    SLICE_X71Y52         FDRE (Setup_fdre_C_CE)      -0.150    13.757    sort/arr_reg[5][3]
  -------------------------------------------------------------------
                         required time                         13.757    
                         arrival time                          -8.802    
  -------------------------------------------------------------------
                         slack                                  4.955    

Slack (MET) :             4.955ns  (required time - arrival time)
  Source:                 sort/arr_reg[5][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sort/arr_reg[5][8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.740ns  (logic 1.197ns (25.251%)  route 3.543ns (74.749%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.737ns = ( 13.737 - 10.000 ) 
    Source Clock Delay      (SCD):    4.062ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.327     4.062    sort/clk_IBUF_BUFG
    SLICE_X85Y53         FDRE                                         r  sort/arr_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y53         FDRE (Prop_fdre_C_Q)         0.341     4.403 r  sort/arr_reg[5][0]/Q
                         net (fo=7, routed)           1.430     5.833    sort/res[160]
    SLICE_X77Y54         LUT4 (Prop_lut4_I0_O)        0.097     5.930 r  sort/arr[5][31]_i_38/O
                         net (fo=1, routed)           0.000     5.930    sort/arr[5][31]_i_38_n_0
    SLICE_X77Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     6.325 r  sort/arr_reg[5][31]_i_22/CO[3]
                         net (fo=1, routed)           0.000     6.325    sort/arr_reg[5][31]_i_22_n_0
    SLICE_X77Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.414 r  sort/arr_reg[5][31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.414    sort/arr_reg[5][31]_i_13_n_0
    SLICE_X77Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.503 r  sort/arr_reg[5][31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.503    sort/arr_reg[5][31]_i_4_n_0
    SLICE_X77Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.592 r  sort/arr_reg[5][31]_i_3/CO[3]
                         net (fo=3, routed)           1.061     7.653    sort/arr_reg[5][31]_i_3_n_0
    SLICE_X83Y58         LUT5 (Prop_lut5_I0_O)        0.097     7.750 r  sort/arr[5][31]_i_1/O
                         net (fo=32, routed)          1.052     8.802    sort/arr[5][31]_i_1_n_0
    SLICE_X71Y52         FDRE                                         r  sort/arr_reg[5][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.147    13.737    sort/clk_IBUF_BUFG
    SLICE_X71Y52         FDRE                                         r  sort/arr_reg[5][8]/C
                         clock pessimism              0.206    13.943    
                         clock uncertainty           -0.035    13.907    
    SLICE_X71Y52         FDRE (Setup_fdre_C_CE)      -0.150    13.757    sort/arr_reg[5][8]
  -------------------------------------------------------------------
                         required time                         13.757    
                         arrival time                          -8.802    
  -------------------------------------------------------------------
                         slack                                  4.955    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 big_number_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sort/arr_reg[1][28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (62.066%)  route 0.114ns (37.934%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.426ns
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.593     1.426    clk_IBUF_BUFG
    SLICE_X73Y60         FDRE                                         r  big_number_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y60         FDRE (Prop_fdre_C_Q)         0.141     1.567 r  big_number_reg[60]/Q
                         net (fo=1, routed)           0.114     1.681    sort/big_number[60]
    SLICE_X74Y59         LUT5 (Prop_lut5_I3_O)        0.045     1.726 r  sort/arr[1][28]_i_1/O
                         net (fo=1, routed)           0.000     1.726    sort/next_arr[1]_6[28]
    SLICE_X74Y59         FDRE                                         r  sort/arr_reg[1][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.869     1.938    sort/clk_IBUF_BUFG
    SLICE_X74Y59         FDRE                                         r  sort/arr_reg[1][28]/C
                         clock pessimism             -0.469     1.468    
    SLICE_X74Y59         FDRE (Hold_fdre_C_D)         0.121     1.589    sort/arr_reg[1][28]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 big_number_reg[93]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sort/arr_reg[2][29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.242%)  route 0.113ns (37.758%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.426ns
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.593     1.426    clk_IBUF_BUFG
    SLICE_X72Y60         FDRE                                         r  big_number_reg[93]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y60         FDRE (Prop_fdre_C_Q)         0.141     1.567 r  big_number_reg[93]/Q
                         net (fo=1, routed)           0.113     1.680    sort/big_number[93]
    SLICE_X74Y60         LUT5 (Prop_lut5_I3_O)        0.045     1.725 r  sort/arr[2][29]_i_1/O
                         net (fo=1, routed)           0.000     1.725    sort/next_arr[2]_5[29]
    SLICE_X74Y60         FDRE                                         r  sort/arr_reg[2][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.868     1.937    sort/clk_IBUF_BUFG
    SLICE_X74Y60         FDRE                                         r  sort/arr_reg[2][29]/C
                         clock pessimism             -0.469     1.467    
    SLICE_X74Y60         FDRE (Hold_fdre_C_D)         0.121     1.588    sort/arr_reg[2][29]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 big_number_reg[100]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sort/arr_reg[3][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.850%)  route 0.115ns (38.150%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.600     1.433    clk_IBUF_BUFG
    SLICE_X79Y55         FDRE                                         r  big_number_reg[100]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y55         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  big_number_reg[100]/Q
                         net (fo=1, routed)           0.115     1.689    sort/big_number[100]
    SLICE_X80Y55         LUT5 (Prop_lut5_I3_O)        0.045     1.734 r  sort/arr[3][4]_i_1/O
                         net (fo=1, routed)           0.000     1.734    sort/next_arr[3]_4[4]
    SLICE_X80Y55         FDRE                                         r  sort/arr_reg[3][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.874     1.943    sort/clk_IBUF_BUFG
    SLICE_X80Y55         FDRE                                         r  sort/arr_reg[3][4]/C
                         clock pessimism             -0.469     1.473    
    SLICE_X80Y55         FDRE (Hold_fdre_C_D)         0.121     1.594    sort/arr_reg[3][4]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 sort/arr_reg[2][23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sort/arr_reg[1][23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.339%)  route 0.090ns (32.661%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.908ns
    Source Clock Delay      (SCD):    1.400ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.567     1.400    sort/clk_IBUF_BUFG
    SLICE_X71Y58         FDRE                                         r  sort/arr_reg[2][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y58         FDRE (Prop_fdre_C_Q)         0.141     1.541 r  sort/arr_reg[2][23]/Q
                         net (fo=7, routed)           0.090     1.632    sort/res[87]
    SLICE_X70Y58         LUT5 (Prop_lut5_I0_O)        0.045     1.677 r  sort/arr[1][23]_i_1/O
                         net (fo=1, routed)           0.000     1.677    sort/next_arr[1]_6[23]
    SLICE_X70Y58         FDRE                                         r  sort/arr_reg[1][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.839     1.908    sort/clk_IBUF_BUFG
    SLICE_X70Y58         FDRE                                         r  sort/arr_reg[1][23]/C
                         clock pessimism             -0.494     1.413    
    SLICE_X70Y58         FDRE (Hold_fdre_C_D)         0.121     1.534    sort/arr_reg[1][23]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.677    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 big_number_reg[88]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sort/arr_reg[2][24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.436%)  route 0.122ns (39.564%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.426ns
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.593     1.426    clk_IBUF_BUFG
    SLICE_X72Y60         FDRE                                         r  big_number_reg[88]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y60         FDRE (Prop_fdre_C_Q)         0.141     1.567 r  big_number_reg[88]/Q
                         net (fo=1, routed)           0.122     1.689    sort/big_number[88]
    SLICE_X74Y60         LUT5 (Prop_lut5_I3_O)        0.045     1.734 r  sort/arr[2][24]_i_1/O
                         net (fo=1, routed)           0.000     1.734    sort/next_arr[2]_5[24]
    SLICE_X74Y60         FDRE                                         r  sort/arr_reg[2][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.868     1.937    sort/clk_IBUF_BUFG
    SLICE_X74Y60         FDRE                                         r  sort/arr_reg[2][24]/C
                         clock pessimism             -0.469     1.467    
    SLICE_X74Y60         FDRE (Hold_fdre_C_D)         0.120     1.587    sort/arr_reg[2][24]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 big_number_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sort/arr_reg[1][17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.159%)  route 0.099ns (34.841%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.908ns
    Source Clock Delay      (SCD):    1.400ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.567     1.400    clk_IBUF_BUFG
    SLICE_X69Y58         FDRE                                         r  big_number_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y58         FDRE (Prop_fdre_C_Q)         0.141     1.541 r  big_number_reg[49]/Q
                         net (fo=1, routed)           0.099     1.641    sort/big_number[49]
    SLICE_X70Y58         LUT5 (Prop_lut5_I3_O)        0.045     1.686 r  sort/arr[1][17]_i_1/O
                         net (fo=1, routed)           0.000     1.686    sort/next_arr[1]_6[17]
    SLICE_X70Y58         FDRE                                         r  sort/arr_reg[1][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.839     1.908    sort/clk_IBUF_BUFG
    SLICE_X70Y58         FDRE                                         r  sort/arr_reg[1][17]/C
                         clock pessimism             -0.491     1.416    
    SLICE_X70Y58         FDRE (Hold_fdre_C_D)         0.120     1.536    sort/arr_reg[1][17]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.686    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 big_number_reg[131]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sort/arr_reg[4][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.852%)  route 0.101ns (35.148%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.910ns
    Source Clock Delay      (SCD):    1.402ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.569     1.402    clk_IBUF_BUFG
    SLICE_X68Y52         FDRE                                         r  big_number_reg[131]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y52         FDRE (Prop_fdre_C_Q)         0.141     1.543 r  big_number_reg[131]/Q
                         net (fo=1, routed)           0.101     1.644    sort/big_number[131]
    SLICE_X70Y52         LUT5 (Prop_lut5_I3_O)        0.045     1.689 r  sort/arr[4][3]_i_1/O
                         net (fo=1, routed)           0.000     1.689    sort/next_arr[4]_3[3]
    SLICE_X70Y52         FDRE                                         r  sort/arr_reg[4][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.841     1.910    sort/clk_IBUF_BUFG
    SLICE_X70Y52         FDRE                                         r  sort/arr_reg[4][3]/C
                         clock pessimism             -0.491     1.418    
    SLICE_X70Y52         FDRE (Hold_fdre_C_D)         0.121     1.539    sort/arr_reg[4][3]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.689    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 sort/arr_reg[5][12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sort/arr_reg[4][12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.674%)  route 0.097ns (34.326%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.910ns
    Source Clock Delay      (SCD):    1.402ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.569     1.402    sort/clk_IBUF_BUFG
    SLICE_X71Y52         FDRE                                         r  sort/arr_reg[5][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y52         FDRE (Prop_fdre_C_Q)         0.141     1.543 r  sort/arr_reg[5][12]/Q
                         net (fo=7, routed)           0.097     1.641    sort/res[172]
    SLICE_X70Y52         LUT5 (Prop_lut5_I1_O)        0.045     1.686 r  sort/arr[4][12]_i_1/O
                         net (fo=1, routed)           0.000     1.686    sort/next_arr[4]_3[12]
    SLICE_X70Y52         FDRE                                         r  sort/arr_reg[4][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.841     1.910    sort/clk_IBUF_BUFG
    SLICE_X70Y52         FDRE                                         r  sort/arr_reg[4][12]/C
                         clock pessimism             -0.494     1.415    
    SLICE_X70Y52         FDRE (Hold_fdre_C_D)         0.120     1.535    sort/arr_reg[4][12]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.686    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 big_number_reg[200]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sort/arr_reg[6][8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.209ns (81.321%)  route 0.048ns (18.679%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.909ns
    Source Clock Delay      (SCD):    1.401ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.568     1.401    clk_IBUF_BUFG
    SLICE_X70Y53         FDRE                                         r  big_number_reg[200]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y53         FDRE (Prop_fdre_C_Q)         0.164     1.565 r  big_number_reg[200]/Q
                         net (fo=1, routed)           0.048     1.613    sort/big_number[200]
    SLICE_X71Y53         LUT5 (Prop_lut5_I3_O)        0.045     1.658 r  sort/arr[6][8]_i_1/O
                         net (fo=1, routed)           0.000     1.658    sort/next_arr[6]_1[8]
    SLICE_X71Y53         FDRE                                         r  sort/arr_reg[6][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.840     1.909    sort/clk_IBUF_BUFG
    SLICE_X71Y53         FDRE                                         r  sort/arr_reg[6][8]/C
                         clock pessimism             -0.494     1.414    
    SLICE_X71Y53         FDRE (Hold_fdre_C_D)         0.092     1.506    sort/arr_reg[6][8]
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           1.658    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 sort/arr_reg[5][24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sort/arr_reg[4][24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.705%)  route 0.115ns (38.295%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.595     1.428    sort/clk_IBUF_BUFG
    SLICE_X75Y60         FDRE                                         r  sort/arr_reg[5][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y60         FDRE (Prop_fdre_C_Q)         0.141     1.569 r  sort/arr_reg[5][24]/Q
                         net (fo=7, routed)           0.115     1.685    sort/res[184]
    SLICE_X76Y60         LUT5 (Prop_lut5_I1_O)        0.045     1.730 r  sort/arr[4][24]_i_1/O
                         net (fo=1, routed)           0.000     1.730    sort/next_arr[4]_3[24]
    SLICE_X76Y60         FDRE                                         r  sort/arr_reg[4][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.868     1.937    sort/clk_IBUF_BUFG
    SLICE_X76Y60         FDRE                                         r  sort/arr_reg[4][24]/C
                         clock pessimism             -0.492     1.444    
    SLICE_X76Y60         FDRE (Hold_fdre_C_D)         0.121     1.565    sort/arr_reg[4][24]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.164    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         10.000      8.038      RAMB18_X2Y22    lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962         10.000      8.038      RAMB18_X2Y22    lut/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X67Y54    addr_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X67Y54    addr_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X67Y54    addr_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X74Y61    big_number_reg[121]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X83Y56    big_number_reg[122]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X76Y57    big_number_reg[123]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X73Y57    big_number_reg[124]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X74Y61    big_number_reg[121]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X83Y56    big_number_reg[122]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X84Y53    big_number_reg[128]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X80Y51    big_number_reg[129]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X84Y53    big_number_reg[132]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X84Y53    big_number_reg[133]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X80Y51    big_number_reg[134]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X84Y56    big_number_reg[138]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X84Y53    big_number_reg[139]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X82Y54    big_number_reg[202]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X83Y56    big_number_reg[122]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X75Y53    big_number_reg[130]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X75Y53    big_number_reg[135]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X84Y56    big_number_reg[138]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X77Y54    big_number_reg[213]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X74Y54    big_number_reg[216]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X83Y59    sort/C_S_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X83Y59    sort/C_S_reg[0]_rep/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X83Y59    sort/C_S_reg[0]_rep__0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X83Y59    sort/C_S_reg[1]/C



