[[interrupt-source-assignment]]
=== Interrupt Source Assignment

The internal devices of the bridge chip are connected to the interrupt controller via interrupt lines. The interrupt pin assignment of the interrupt controller is shown in the follow Table. AC97 controller and HDA controller share one interrupt pin, `GPIO0-3` share one interrupt pin, and other `GPIOs` share one interrupt pin.

[[bridge-chip-interrupt-controller-interrupt-source-assignment]]
.Bridge chip interrupt controller interrupt source assignment
[%header,cols="^1m,^1m,^1m,1m"]
|===
|Interrupt Pins
|Interrupt Source
|Interrupt Pins
|Interrupt Source

|0
d|-
|32
|pcie_f0_0

|1
d|-
|33
|pcie_f0_1

|2
d|-
|34
|pcie_f0_2

|3
d|-
|35
|pcie_f0_3

|4
d|-
|36
|pcie_f1_0

|5
d|-
|37
|pcie_f1_1

|6
d|-
|38
|pcie_h_lo

|7
d|-
|39
|pcie_h_hi

|8
|uart[3:0]
|40
|pcie_g0_lo

|9
|i2c[5:0]
|41
|pcie_g0_hi

|10
d|-
|42
|pcie_g1_lo

|11
d|-
|43
|pcie_g1_hi

|12
|gmac0_sbd
|44
|toy[0]

|13
|gmac0_pmt
|45
|toy[1]

|14
|gmac1_sbd
|46
|toy[2]

|15
|gmac1_pmt
|47
|acpi_int

|16
|sata[0]
|48
|usb_0_ehci

|17
|sata[1]
|49
|usb_0_ohci

|18
|sata[2]
|50
|usb_1_ehci

|19
|lpc
|51
|usb_1_ohci

|20
d|-
|52
|rtc[0]

|21
d|-
|53
|rtc[1]

|22
d|-
|54
|rtc[2]

|23
d|-
|55
|hpet_int

|24
|pwm[0]
|56
|ac97_dma[0]

|25
|pwm[1]
|57
|ac97_dma[1]

|26
|pwm[2]
|58
|ac97/hda

|27
|pwm[3]
|59
|gpio_hi

|28
|dc
|60
|gpio[0]

|29
|gpu
|61
|gpio[1]

|30
|gmem
|62
|gpio[2]

|31
|thsens
|63
|gpio[3]
|===