{
  "module_name": "registers.h",
  "hash_id": "8c2f01c0b6fc451279a735a54f24b41baa3ea0a5f6c5ff31d1228ecdee911102",
  "original_prompt": "Ingested from linux-6.6.14/include/linux/mfd/mt6357/registers.h",
  "human_readable_source": " \n \n\n#ifndef __MFD_MT6357_REGISTERS_H__\n#define __MFD_MT6357_REGISTERS_H__\n\n \n#define MT6357_TOP0_ID                       0x0\n#define MT6357_TOP0_REV0                     0x2\n#define MT6357_TOP0_DSN_DBI                  0x4\n#define MT6357_TOP0_DSN_DXI                  0x6\n#define MT6357_HWCID                         0x8\n#define MT6357_SWCID                         0xa\n#define MT6357_PONSTS                        0xc\n#define MT6357_POFFSTS                       0xe\n#define MT6357_PSTSCTL                       0x10\n#define MT6357_PG_DEB_STS0                   0x12\n#define MT6357_PG_SDN_STS0                   0x14\n#define MT6357_OC_SDN_STS0                   0x16\n#define MT6357_THERMALSTATUS                 0x18\n#define MT6357_TOP_CON                       0x1a\n#define MT6357_TEST_OUT                      0x1c\n#define MT6357_TEST_CON0                     0x1e\n#define MT6357_TEST_CON1                     0x20\n#define MT6357_TESTMODE_SW                   0x22\n#define MT6357_TOPSTATUS                     0x24\n#define MT6357_TDSEL_CON                     0x26\n#define MT6357_RDSEL_CON                     0x28\n#define MT6357_SMT_CON0                      0x2a\n#define MT6357_SMT_CON1                      0x2c\n#define MT6357_TOP_RSV0                      0x2e\n#define MT6357_TOP_RSV1                      0x30\n#define MT6357_DRV_CON0                      0x32\n#define MT6357_DRV_CON1                      0x34\n#define MT6357_DRV_CON2                      0x36\n#define MT6357_DRV_CON3                      0x38\n#define MT6357_FILTER_CON0                   0x3a\n#define MT6357_FILTER_CON1                   0x3c\n#define MT6357_FILTER_CON2                   0x3e\n#define MT6357_FILTER_CON3                   0x40\n#define MT6357_TOP_STATUS                    0x42\n#define MT6357_TOP_STATUS_SET                0x44\n#define MT6357_TOP_STATUS_CLR                0x46\n#define MT6357_TOP_TRAP                      0x48\n#define MT6357_TOP1_ID                       0x80\n#define MT6357_TOP1_REV0                     0x82\n#define MT6357_TOP1_DSN_DBI                  0x84\n#define MT6357_TOP1_DSN_DXI                  0x86\n#define MT6357_GPIO_DIR0                     0x88\n#define MT6357_GPIO_DIR0_SET                 0x8a\n#define MT6357_GPIO_DIR0_CLR                 0x8c\n#define MT6357_GPIO_PULLEN0                  0x8e\n#define MT6357_GPIO_PULLEN0_SET              0x90\n#define MT6357_GPIO_PULLEN0_CLR              0x92\n#define MT6357_GPIO_PULLSEL0                 0x94\n#define MT6357_GPIO_PULLSEL0_SET             0x96\n#define MT6357_GPIO_PULLSEL0_CLR             0x98\n#define MT6357_GPIO_DINV0                    0x9a\n#define MT6357_GPIO_DINV0_SET                0x9c\n#define MT6357_GPIO_DINV0_CLR                0x9e\n#define MT6357_GPIO_DOUT0                    0xa0\n#define MT6357_GPIO_DOUT0_SET                0xa2\n#define MT6357_GPIO_DOUT0_CLR                0xa4\n#define MT6357_GPIO_PI0                      0xa6\n#define MT6357_GPIO_POE0                     0xa8\n#define MT6357_GPIO_MODE0                    0xaa\n#define MT6357_GPIO_MODE0_SET                0xac\n#define MT6357_GPIO_MODE0_CLR                0xae\n#define MT6357_GPIO_MODE1                    0xb0\n#define MT6357_GPIO_MODE1_SET                0xb2\n#define MT6357_GPIO_MODE1_CLR                0xb4\n#define MT6357_GPIO_MODE2                    0xb6\n#define MT6357_GPIO_MODE2_SET                0xb8\n#define MT6357_GPIO_MODE2_CLR                0xba\n#define MT6357_GPIO_MODE3                    0xbc\n#define MT6357_GPIO_MODE3_SET                0xbe\n#define MT6357_GPIO_MODE3_CLR                0xc0\n#define MT6357_GPIO_RSV                      0xc2\n#define MT6357_TOP2_ID                       0x100\n#define MT6357_TOP2_REV0                     0x102\n#define MT6357_TOP2_DSN_DBI                  0x104\n#define MT6357_TOP2_DSN_DXI                  0x106\n#define MT6357_TOP_PAM0                      0x108\n#define MT6357_TOP_PAM1                      0x10a\n#define MT6357_TOP_CKPDN_CON0                0x10c\n#define MT6357_TOP_CKPDN_CON0_SET            0x10e\n#define MT6357_TOP_CKPDN_CON0_CLR            0x110\n#define MT6357_TOP_CKPDN_CON1                0x112\n#define MT6357_TOP_CKPDN_CON1_SET            0x114\n#define MT6357_TOP_CKPDN_CON1_CLR            0x116\n#define MT6357_TOP_CKSEL_CON0                0x118\n#define MT6357_TOP_CKSEL_CON0_SET            0x11a\n#define MT6357_TOP_CKSEL_CON0_CLR            0x11c\n#define MT6357_TOP_CKSEL_CON1                0x11e\n#define MT6357_TOP_CKSEL_CON1_SET            0x120\n#define MT6357_TOP_CKSEL_CON1_CLR            0x122\n#define MT6357_TOP_CKDIVSEL_CON0             0x124\n#define MT6357_TOP_CKDIVSEL_CON0_SET         0x126\n#define MT6357_TOP_CKDIVSEL_CON0_CLR         0x128\n#define MT6357_TOP_CKHWEN_CON0               0x12a\n#define MT6357_TOP_CKHWEN_CON0_SET           0x12c\n#define MT6357_TOP_CKHWEN_CON0_CLR           0x12e\n#define MT6357_TOP_CKTST_CON0                0x130\n#define MT6357_TOP_CKTST_CON1                0x132\n#define MT6357_TOP_CLK_CON0                  0x134\n#define MT6357_TOP_CLK_CON0_SET              0x136\n#define MT6357_TOP_CLK_CON0_CLR              0x138\n#define MT6357_TOP_DCM_CON0                  0x13a\n#define MT6357_TOP_HANDOVER_DEBUG0           0x13c\n#define MT6357_TOP_RST_CON0                  0x13e\n#define MT6357_TOP_RST_CON0_SET              0x140\n#define MT6357_TOP_RST_CON0_CLR              0x142\n#define MT6357_TOP_RST_CON1                  0x144\n#define MT6357_TOP_RST_CON1_SET              0x146\n#define MT6357_TOP_RST_CON1_CLR              0x148\n#define MT6357_TOP_RST_CON2                  0x14a\n#define MT6357_TOP_RST_MISC                  0x14c\n#define MT6357_TOP_RST_MISC_SET              0x14e\n#define MT6357_TOP_RST_MISC_CLR              0x150\n#define MT6357_TOP_RST_STATUS                0x152\n#define MT6357_TOP_RST_STATUS_SET            0x154\n#define MT6357_TOP_RST_STATUS_CLR            0x156\n#define MT6357_TOP2_ELR_NUM                  0x158\n#define MT6357_TOP2_ELR0                     0x15a\n#define MT6357_TOP2_ELR1                     0x15c\n#define MT6357_TOP3_ID                       0x180\n#define MT6357_TOP3_REV0                     0x182\n#define MT6357_TOP3_DSN_DBI                  0x184\n#define MT6357_TOP3_DSN_DXI                  0x186\n#define MT6357_MISC_TOP_INT_CON0             0x188\n#define MT6357_MISC_TOP_INT_CON0_SET         0x18a\n#define MT6357_MISC_TOP_INT_CON0_CLR         0x18c\n#define MT6357_MISC_TOP_INT_MASK_CON0        0x18e\n#define MT6357_MISC_TOP_INT_MASK_CON0_SET    0x190\n#define MT6357_MISC_TOP_INT_MASK_CON0_CLR    0x192\n#define MT6357_MISC_TOP_INT_STATUS0          0x194\n#define MT6357_MISC_TOP_INT_RAW_STATUS0      0x196\n#define MT6357_TOP_INT_MASK_CON0             0x198\n#define MT6357_TOP_INT_MASK_CON0_SET         0x19a\n#define MT6357_TOP_INT_MASK_CON0_CLR         0x19c\n#define MT6357_TOP_INT_STATUS0               0x19e\n#define MT6357_TOP_INT_RAW_STATUS0           0x1a0\n#define MT6357_TOP_INT_CON0                  0x1a2\n#define MT6357_PLT0_ID                       0x380\n#define MT6357_PLT0_REV0                     0x382\n#define MT6357_PLT0_REV1                     0x384\n#define MT6357_PLT0_DSN_DXI                  0x386\n#define MT6357_FQMTR_CON0                    0x388\n#define MT6357_FQMTR_CON1                    0x38a\n#define MT6357_FQMTR_CON2                    0x38c\n#define MT6357_TOP_CLK_TRIM                  0x38e\n#define MT6357_OTP_CON0                      0x390\n#define MT6357_OTP_CON1                      0x392\n#define MT6357_OTP_CON2                      0x394\n#define MT6357_OTP_CON3                      0x396\n#define MT6357_OTP_CON4                      0x398\n#define MT6357_OTP_CON5                      0x39a\n#define MT6357_OTP_CON6                      0x39c\n#define MT6357_OTP_CON7                      0x39e\n#define MT6357_OTP_CON8                      0x3a0\n#define MT6357_OTP_CON9                      0x3a2\n#define MT6357_OTP_CON10                     0x3a4\n#define MT6357_OTP_CON11                     0x3a6\n#define MT6357_OTP_CON12                     0x3a8\n#define MT6357_OTP_CON13                     0x3aa\n#define MT6357_OTP_CON14                     0x3ac\n#define MT6357_TOP_TMA_KEY                   0x3ae\n#define MT6357_TOP_MDB_CONF0                 0x3b0\n#define MT6357_TOP_MDB_CONF1                 0x3b2\n#define MT6357_TOP_MDB_CONF2                 0x3b4\n#define MT6357_PLT0_ELR_NUM                  0x3b6\n#define MT6357_PLT0_ELR0                     0x3b8\n#define MT6357_PLT0_ELR1                     0x3ba\n#define MT6357_SPISLV_ID                     0x400\n#define MT6357_SPISLV_REV0                   0x402\n#define MT6357_SPISLV_REV1                   0x404\n#define MT6357_SPISLV_DSN_DXI                0x406\n#define MT6357_RG_SPI_CON0                   0x408\n#define MT6357_DEW_DIO_EN                    0x40a\n#define MT6357_DEW_READ_TEST                 0x40c\n#define MT6357_DEW_WRITE_TEST                0x40e\n#define MT6357_DEW_CRC_SWRST                 0x410\n#define MT6357_DEW_CRC_EN                    0x412\n#define MT6357_DEW_CRC_VAL                   0x414\n#define MT6357_DEW_DBG_MON_SEL               0x416\n#define MT6357_DEW_CIPHER_KEY_SEL            0x418\n#define MT6357_DEW_CIPHER_IV_SEL             0x41a\n#define MT6357_DEW_CIPHER_EN                 0x41c\n#define MT6357_DEW_CIPHER_RDY                0x41e\n#define MT6357_DEW_CIPHER_MODE               0x420\n#define MT6357_DEW_CIPHER_SWRST              0x422\n#define MT6357_DEW_RDDMY_NO                  0x424\n#define MT6357_INT_TYPE_CON0                 0x426\n#define MT6357_INT_TYPE_CON0_SET             0x428\n#define MT6357_INT_TYPE_CON0_CLR             0x42a\n#define MT6357_INT_STA                       0x42c\n#define MT6357_RG_SPI_CON1                   0x42e\n#define MT6357_RG_SPI_CON2                   0x430\n#define MT6357_RG_SPI_CON3                   0x432\n#define MT6357_RG_SPI_CON4                   0x434\n#define MT6357_RG_SPI_CON5                   0x436\n#define MT6357_RG_SPI_CON6                   0x438\n#define MT6357_RG_SPI_CON7                   0x43a\n#define MT6357_RG_SPI_CON8                   0x43c\n#define MT6357_RG_SPI_CON9                   0x43e\n#define MT6357_RG_SPI_CON10                  0x440\n#define MT6357_RG_SPI_CON11                  0x442\n#define MT6357_RG_SPI_CON12                  0x444\n#define MT6357_RG_SPI_CON13                  0x446\n#define MT6357_TOP_SPI_CON0                  0x448\n#define MT6357_TOP_SPI_CON1                  0x44a\n#define MT6357_SCK_TOP_DSN_ID                0x500\n#define MT6357_SCK_TOP_DSN_REV0              0x502\n#define MT6357_SCK_TOP_DBI                   0x504\n#define MT6357_SCK_TOP_DXI                   0x506\n#define MT6357_SCK_TOP_TPM0                  0x508\n#define MT6357_SCK_TOP_TPM1                  0x50a\n#define MT6357_SCK_TOP_CON0                  0x50c\n#define MT6357_SCK_TOP_CON1                  0x50e\n#define MT6357_SCK_TOP_TEST_OUT              0x510\n#define MT6357_SCK_TOP_TEST_CON0             0x512\n#define MT6357_SCK_TOP_CKPDN_CON0            0x514\n#define MT6357_SCK_TOP_CKPDN_CON0_SET        0x516\n#define MT6357_SCK_TOP_CKPDN_CON0_CLR        0x518\n#define MT6357_SCK_TOP_CKHWEN_CON0           0x51a\n#define MT6357_SCK_TOP_CKHWEN_CON0_SET       0x51c\n#define MT6357_SCK_TOP_CKHWEN_CON0_CLR       0x51e\n#define MT6357_SCK_TOP_CKTST_CON             0x520\n#define MT6357_SCK_TOP_RST_CON0              0x522\n#define MT6357_SCK_TOP_RST_CON0_SET          0x524\n#define MT6357_SCK_TOP_RST_CON0_CLR          0x526\n#define MT6357_SCK_TOP_INT_CON0              0x528\n#define MT6357_SCK_TOP_INT_CON0_SET          0x52a\n#define MT6357_SCK_TOP_INT_CON0_CLR          0x52c\n#define MT6357_SCK_TOP_INT_MASK_CON0         0x52e\n#define MT6357_SCK_TOP_INT_MASK_CON0_SET     0x530\n#define MT6357_SCK_TOP_INT_MASK_CON0_CLR     0x532\n#define MT6357_SCK_TOP_INT_STATUS0           0x534\n#define MT6357_SCK_TOP_INT_RAW_STATUS0       0x536\n#define MT6357_SCK_TOP_INT_MISC_CON          0x538\n#define MT6357_EOSC_CALI_CON0                0x53a\n#define MT6357_EOSC_CALI_CON1                0x53c\n#define MT6357_RTC_MIX_CON0                  0x53e\n#define MT6357_RTC_MIX_CON1                  0x540\n#define MT6357_RTC_MIX_CON2                  0x542\n#define MT6357_RTC_DSN_ID                    0x580\n#define MT6357_RTC_DSN_REV0                  0x582\n#define MT6357_RTC_DBI                       0x584\n#define MT6357_RTC_DXI                       0x586\n#define MT6357_RTC_BBPU                      0x588\n#define MT6357_RTC_IRQ_STA                   0x58a\n#define MT6357_RTC_IRQ_EN                    0x58c\n#define MT6357_RTC_CII_EN                    0x58e\n#define MT6357_RTC_AL_MASK                   0x590\n#define MT6357_RTC_TC_SEC                    0x592\n#define MT6357_RTC_TC_MIN                    0x594\n#define MT6357_RTC_TC_HOU                    0x596\n#define MT6357_RTC_TC_DOM                    0x598\n#define MT6357_RTC_TC_DOW                    0x59a\n#define MT6357_RTC_TC_MTH                    0x59c\n#define MT6357_RTC_TC_YEA                    0x59e\n#define MT6357_RTC_AL_SEC                    0x5a0\n#define MT6357_RTC_AL_MIN                    0x5a2\n#define MT6357_RTC_AL_HOU                    0x5a4\n#define MT6357_RTC_AL_DOM                    0x5a6\n#define MT6357_RTC_AL_DOW                    0x5a8\n#define MT6357_RTC_AL_MTH                    0x5aa\n#define MT6357_RTC_AL_YEA                    0x5ac\n#define MT6357_RTC_OSC32CON                  0x5ae\n#define MT6357_RTC_POWERKEY1                 0x5b0\n#define MT6357_RTC_POWERKEY2                 0x5b2\n#define MT6357_RTC_PDN1                      0x5b4\n#define MT6357_RTC_PDN2                      0x5b6\n#define MT6357_RTC_SPAR0                     0x5b8\n#define MT6357_RTC_SPAR1                     0x5ba\n#define MT6357_RTC_PROT                      0x5bc\n#define MT6357_RTC_DIFF                      0x5be\n#define MT6357_RTC_CALI                      0x5c0\n#define MT6357_RTC_WRTGR                     0x5c2\n#define MT6357_RTC_CON                       0x5c4\n#define MT6357_RTC_SEC_CTRL                  0x5c6\n#define MT6357_RTC_INT_CNT                   0x5c8\n#define MT6357_RTC_SEC_DAT0                  0x5ca\n#define MT6357_RTC_SEC_DAT1                  0x5cc\n#define MT6357_RTC_SEC_DAT2                  0x5ce\n#define MT6357_RTC_SEC_DSN_ID                0x600\n#define MT6357_RTC_SEC_DSN_REV0              0x602\n#define MT6357_RTC_SEC_DBI                   0x604\n#define MT6357_RTC_SEC_DXI                   0x606\n#define MT6357_RTC_TC_SEC_SEC                0x608\n#define MT6357_RTC_TC_MIN_SEC                0x60a\n#define MT6357_RTC_TC_HOU_SEC                0x60c\n#define MT6357_RTC_TC_DOM_SEC                0x60e\n#define MT6357_RTC_TC_DOW_SEC                0x610\n#define MT6357_RTC_TC_MTH_SEC                0x612\n#define MT6357_RTC_TC_YEA_SEC                0x614\n#define MT6357_RTC_SEC_CK_PDN                0x616\n#define MT6357_RTC_SEC_WRTGR                 0x618\n#define MT6357_DCXO_DSN_ID                   0x780\n#define MT6357_DCXO_DSN_REV0                 0x782\n#define MT6357_DCXO_DSN_DBI                  0x784\n#define MT6357_DCXO_DSN_DXI                  0x786\n#define MT6357_DCXO_CW00                     0x788\n#define MT6357_DCXO_CW00_SET                 0x78a\n#define MT6357_DCXO_CW00_CLR                 0x78c\n#define MT6357_DCXO_CW01                     0x78e\n#define MT6357_DCXO_CW02                     0x790\n#define MT6357_DCXO_CW03                     0x792\n#define MT6357_DCXO_CW04                     0x794\n#define MT6357_DCXO_CW05                     0x796\n#define MT6357_DCXO_CW06                     0x798\n#define MT6357_DCXO_CW07                     0x79a\n#define MT6357_DCXO_CW08                     0x79c\n#define MT6357_DCXO_CW09                     0x79e\n#define MT6357_DCXO_CW10                     0x7a0\n#define MT6357_DCXO_CW11                     0x7a2\n#define MT6357_DCXO_CW11_SET                 0x7a4\n#define MT6357_DCXO_CW11_CLR                 0x7a6\n#define MT6357_DCXO_CW12                     0x7a8\n#define MT6357_DCXO_CW13                     0x7aa\n#define MT6357_DCXO_CW14                     0x7ac\n#define MT6357_DCXO_CW15                     0x7ae\n#define MT6357_DCXO_CW16                     0x7b0\n#define MT6357_DCXO_CW17                     0x7b2\n#define MT6357_DCXO_CW18                     0x7b4\n#define MT6357_DCXO_CW19                     0x7b6\n#define MT6357_DCXO_CW20                     0x7b8\n#define MT6357_DCXO_CW21                     0x7ba\n#define MT6357_DCXO_CW22                     0x7bc\n#define MT6357_DCXO_ELR_NUM                  0x7be\n#define MT6357_DCXO_ELR0                     0x7c0\n#define MT6357_PSC_TOP_ID                    0x900\n#define MT6357_PSC_TOP_REV0                  0x902\n#define MT6357_PSC_TOP_DBI                   0x904\n#define MT6357_PSC_TOP_DXI                   0x906\n#define MT6357_PSC_TPM0                      0x908\n#define MT6357_PSC_TPM1                      0x90a\n#define MT6357_PSC_TOP_RSTCTL_0              0x90c\n#define MT6357_PSC_TOP_INT_CON0              0x90e\n#define MT6357_PSC_TOP_INT_CON0_SET          0x910\n#define MT6357_PSC_TOP_INT_CON0_CLR          0x912\n#define MT6357_PSC_TOP_INT_MASK_CON0         0x914\n#define MT6357_PSC_TOP_INT_MASK_CON0_SET     0x916\n#define MT6357_PSC_TOP_INT_MASK_CON0_CLR     0x918\n#define MT6357_PSC_TOP_INT_STATUS0           0x91a\n#define MT6357_PSC_TOP_INT_RAW_STATUS0       0x91c\n#define MT6357_PSC_TOP_INT_MISC_CON          0x91e\n#define MT6357_PSC_TOP_INT_MISC_CON_SET      0x920\n#define MT6357_PSC_TOP_INT_MISC_CON_CLR      0x922\n#define MT6357_PSC_TOP_MON_CTL               0x924\n#define MT6357_STRUP_ID                      0x980\n#define MT6357_STRUP_REV0                    0x982\n#define MT6357_STRUP_DBI                     0x984\n#define MT6357_STRUP_DXI                     0x986\n#define MT6357_STRUP_ANA_CON0                0x988\n#define MT6357_STRUP_ANA_CON1                0x98a\n#define MT6357_STRUP_ANA_CON2                0x98c\n#define MT6357_STRUP_ELR_NUM                 0x98e\n#define MT6357_STRUP_ELR_0                   0x990\n#define MT6357_PSEQ_ID                       0xa00\n#define MT6357_PSEQ_REV0                     0xa02\n#define MT6357_PSEQ_DBI                      0xa04\n#define MT6357_PSEQ_DXI                      0xa06\n#define MT6357_PPCCTL0                       0xa08\n#define MT6357_PPCCTL1                       0xa0a\n#define MT6357_PPCCTL2                       0xa0c\n#define MT6357_PPCCFG0                       0xa0e\n#define MT6357_PPCTST0                       0xa10\n#define MT6357_PORFLAG                       0xa12\n#define MT6357_STRUP_CON0                    0xa14\n#define MT6357_STRUP_CON1                    0xa16\n#define MT6357_STRUP_CON2                    0xa18\n#define MT6357_STRUP_CON3                    0xa1a\n#define MT6357_STRUP_CON4                    0xa1c\n#define MT6357_STRUP_CON5                    0xa1e\n#define MT6357_STRUP_CON6                    0xa20\n#define MT6357_STRUP_CON7                    0xa22\n#define MT6357_CPSCFG0                       0xa24\n#define MT6357_STRUP_CON9                    0xa26\n#define MT6357_STRUP_CON10                   0xa28\n#define MT6357_STRUP_CON11                   0xa2a\n#define MT6357_STRUP_CON12                   0xa2c\n#define MT6357_STRUP_CON13                   0xa2e\n#define MT6357_STRUP_CON14                   0xa30\n#define MT6357_STRUP_CON15                   0xa32\n#define MT6357_STRUP_CON16                   0xa34\n#define MT6357_STRUP_CON19                   0xa36\n#define MT6357_PSEQ_ELR_NUM                  0xa38\n#define MT6357_PSEQ_ELR7                     0xa3a\n#define MT6357_PSEQ_ELR8                     0xa3c\n#define MT6357_PCHR_DIG_DSN_ID               0xa80\n#define MT6357_PCHR_DIG_DSN_REV0             0xa82\n#define MT6357_PCHR_DIG_DSN_DBI              0xa84\n#define MT6357_PCHR_DIG_DSN_DXI              0xa86\n#define MT6357_CHR_TOP_CON0                  0xa88\n#define MT6357_CHR_TOP_CON1                  0xa8a\n#define MT6357_CHR_TOP_CON2                  0xa8c\n#define MT6357_CHR_TOP_CON3                  0xa8e\n#define MT6357_CHR_TOP_CON4                  0xa90\n#define MT6357_CHR_TOP_CON5                  0xa92\n#define MT6357_CHR_TOP_CON6                  0xa94\n#define MT6357_PCHR_DIG_ELR_NUM              0xa96\n#define MT6357_PCHR_ELR0                     0xa98\n#define MT6357_PCHR_ELR1                     0xa9a\n#define MT6357_PCHR_MACRO_DSN_ID             0xb80\n#define MT6357_PCHR_MACRO_DSN_REV0           0xb82\n#define MT6357_PCHR_MACRO_DSN_DBI            0xb84\n#define MT6357_PCHR_MACRO_DSN_DXI            0xb86\n#define MT6357_CHR_CON0                      0xb88\n#define MT6357_CHR_CON1                      0xb8a\n#define MT6357_CHR_CON2                      0xb8c\n#define MT6357_CHR_CON3                      0xb8e\n#define MT6357_CHR_CON4                      0xb90\n#define MT6357_CHR_CON5                      0xb92\n#define MT6357_CHR_CON6                      0xb94\n#define MT6357_CHR_CON7                      0xb96\n#define MT6357_CHR_CON8                      0xb98\n#define MT6357_CHR_CON9                      0xb9a\n#define MT6357_BM_TOP_DSN_ID                 0xc00\n#define MT6357_BM_TOP_DSN_REV0               0xc02\n#define MT6357_BM_TOP_DBI                    0xc04\n#define MT6357_BM_TOP_DXI                    0xc06\n#define MT6357_BM_TPM0                       0xc08\n#define MT6357_BM_TPM1                       0xc0a\n#define MT6357_BM_TOP_CKPDN_CON0             0xc0c\n#define MT6357_BM_TOP_CKPDN_CON0_SET         0xc0e\n#define MT6357_BM_TOP_CKPDN_CON0_CLR         0xc10\n#define MT6357_BM_TOP_CKSEL_CON0             0xc12\n#define MT6357_BM_TOP_CKSEL_CON0_SET         0xc14\n#define MT6357_BM_TOP_CKSEL_CON0_CLR         0xc16\n#define MT6357_BM_TOP_CKTST_CON0             0xc18\n#define MT6357_BM_TOP_RST_CON0               0xc1a\n#define MT6357_BM_TOP_RST_CON0_SET           0xc1c\n#define MT6357_BM_TOP_RST_CON0_CLR           0xc1e\n#define MT6357_BM_TOP_INT_CON0               0xc20\n#define MT6357_BM_TOP_INT_CON0_SET           0xc22\n#define MT6357_BM_TOP_INT_CON0_CLR           0xc24\n#define MT6357_BM_TOP_INT_CON1               0xc26\n#define MT6357_BM_TOP_INT_CON1_SET           0xc28\n#define MT6357_BM_TOP_INT_CON1_CLR           0xc2a\n#define MT6357_BM_TOP_INT_MASK_CON0          0xc2c\n#define MT6357_BM_TOP_INT_MASK_CON0_SET      0xc2e\n#define MT6357_BM_TOP_INT_MASK_CON0_CLR      0xc30\n#define MT6357_BM_TOP_INT_MASK_CON1          0xc32\n#define MT6357_BM_TOP_INT_MASK_CON1_SET      0xc34\n#define MT6357_BM_TOP_INT_MASK_CON1_CLR      0xc36\n#define MT6357_BM_TOP_INT_STATUS0            0xc38\n#define MT6357_BM_TOP_INT_STATUS1            0xc3a\n#define MT6357_BM_TOP_INT_RAW_STATUS0        0xc3c\n#define MT6357_BM_TOP_INT_RAW_STATUS1        0xc3e\n#define MT6357_BM_TOP_INT_MISC_CON           0xc40\n#define MT6357_BM_TOP_DBG_CON                0xc42\n#define MT6357_BM_TOP_RSV0                   0xc44\n#define MT6357_FGADC_ANA_DSN_ID              0xc80\n#define MT6357_FGADC_ANA_DSN_REV0            0xc82\n#define MT6357_FGADC_ANA_DSN_DBI             0xc84\n#define MT6357_FGADC_ANA_DSN_DXI             0xc86\n#define MT6357_FGADC_ANA_CON0                0xc88\n#define MT6357_FGADC_ANA_TEST_CON0           0xc8a\n#define MT6357_FGADC_ANA_ELR_NUM             0xc8c\n#define MT6357_FGADC_ANA_ELR0                0xc8e\n#define MT6357_FGADC_ANA_ELR1                0xc90\n#define MT6357_FGADC0_DSN_ID                 0xd00\n#define MT6357_FGADC0_DSN_REV0               0xd02\n#define MT6357_FGADC0_DSN_DBI                0xd04\n#define MT6357_FGADC0_DSN_DXI                0xd06\n#define MT6357_FGADC_CON0                    0xd08\n#define MT6357_FGADC_CON1                    0xd0a\n#define MT6357_FGADC_CON2                    0xd0c\n#define MT6357_FGADC_CON3                    0xd0e\n#define MT6357_FGADC_CON4                    0xd10\n#define MT6357_FGADC_CAR_CON0                0xd12\n#define MT6357_FGADC_CAR_CON1                0xd14\n#define MT6357_FGADC_CAR_CON2                0xd16\n#define MT6357_FGADC_CARTH_CON0              0xd18\n#define MT6357_FGADC_CARTH_CON1              0xd1a\n#define MT6357_FGADC_CARTH_CON2              0xd1c\n#define MT6357_FGADC_CARTH_CON3              0xd1e\n#define MT6357_FGADC_NTER_CON0               0xd20\n#define MT6357_FGADC_NTER_CON1               0xd22\n#define MT6357_FGADC_NTER_CON2               0xd24\n#define MT6357_FGADC_SON_CON0                0xd26\n#define MT6357_FGADC_SON_CON1                0xd28\n#define MT6357_FGADC_SON_CON2                0xd2a\n#define MT6357_FGADC_SON_CON3                0xd2c\n#define MT6357_FGADC_ZCV_CON0                0xd2e\n#define MT6357_FGADC_ZCV_CON1                0xd30\n#define MT6357_FGADC_ZCV_CON2                0xd32\n#define MT6357_FGADC_ZCV_CON3                0xd34\n#define MT6357_FGADC_ZCV_CON4                0xd36\n#define MT6357_FGADC_ZCVTH_CON0              0xd38\n#define MT6357_FGADC_ZCVTH_CON1              0xd3a\n#define MT6357_FGADC_ZCVTH_CON2              0xd3c\n#define MT6357_FGADC1_DSN_ID                 0xd80\n#define MT6357_FGADC1_DSN_REV0               0xd82\n#define MT6357_FGADC1_DSN_DBI                0xd84\n#define MT6357_FGADC1_DSN_DXI                0xd86\n#define MT6357_FGADC_R_CON0                  0xd88\n#define MT6357_FGADC_CUR_CON0                0xd8a\n#define MT6357_FGADC_CUR_CON1                0xd8c\n#define MT6357_FGADC_CUR_CON2                0xd8e\n#define MT6357_FGADC_CUR_CON3                0xd90\n#define MT6357_FGADC_OFFSET_CON0             0xd92\n#define MT6357_FGADC_OFFSET_CON1             0xd94\n#define MT6357_FGADC_GAIN_CON0               0xd96\n#define MT6357_FGADC_TEST_CON0               0xd98\n#define MT6357_SYSTEM_INFO_CON0              0xd9a\n#define MT6357_SYSTEM_INFO_CON1              0xd9c\n#define MT6357_SYSTEM_INFO_CON2              0xd9e\n#define MT6357_SYSTEM_INFO_CON3              0xda0\n#define MT6357_SYSTEM_INFO_CON4              0xda2\n#define MT6357_BATON_ANA_DSN_ID              0xe00\n#define MT6357_BATON_ANA_DSN_REV0            0xe02\n#define MT6357_BATON_ANA_DSN_DBI             0xe04\n#define MT6357_BATON_ANA_DSN_DXI             0xe06\n#define MT6357_BATON_ANA_CON0                0xe08\n#define MT6357_BATON_ANA_ELR_NUM             0xe0a\n#define MT6357_BATON_ANA_ELR0                0xe0c\n#define MT6357_HK_TOP_ID                     0xf80\n#define MT6357_HK_TOP_REV0                   0xf82\n#define MT6357_HK_TOP_DBI                    0xf84\n#define MT6357_HK_TOP_DXI                    0xf86\n#define MT6357_HK_TPM0                       0xf88\n#define MT6357_HK_TPM1                       0xf8a\n#define MT6357_HK_TOP_CLK_CON0               0xf8c\n#define MT6357_HK_TOP_CLK_CON1               0xf8e\n#define MT6357_HK_TOP_RST_CON0               0xf90\n#define MT6357_HK_TOP_INT_CON0               0xf92\n#define MT6357_HK_TOP_INT_CON0_SET           0xf94\n#define MT6357_HK_TOP_INT_CON0_CLR           0xf96\n#define MT6357_HK_TOP_INT_MASK_CON0          0xf98\n#define MT6357_HK_TOP_INT_MASK_CON0_SET      0xf9a\n#define MT6357_HK_TOP_INT_MASK_CON0_CLR      0xf9c\n#define MT6357_HK_TOP_INT_STATUS0            0xf9e\n#define MT6357_HK_TOP_INT_RAW_STATUS0        0xfa0\n#define MT6357_HK_TOP_MON_CON0               0xfa2\n#define MT6357_HK_TOP_MON_CON1               0xfa4\n#define MT6357_HK_TOP_MON_CON2               0xfa6\n#define MT6357_AUXADC_DSN_ID                 0x1000\n#define MT6357_AUXADC_DSN_REV0               0x1002\n#define MT6357_AUXADC_DSN_DBI                0x1004\n#define MT6357_AUXADC_DSN_DXI                0x1006\n#define MT6357_AUXADC_ANA_CON0               0x1008\n#define MT6357_AUXADC_DIG_1_DSN_ID           0x1080\n#define MT6357_AUXADC_DIG_1_DSN_REV0         0x1082\n#define MT6357_AUXADC_DIG_1_DSN_DBI          0x1084\n#define MT6357_AUXADC_DIG_1_DSN_DXI          0x1086\n#define MT6357_AUXADC_ADC0                   0x1088\n#define MT6357_AUXADC_ADC1                   0x108a\n#define MT6357_AUXADC_ADC2                   0x108c\n#define MT6357_AUXADC_ADC3                   0x108e\n#define MT6357_AUXADC_ADC4                   0x1090\n#define MT6357_AUXADC_ADC5                   0x1092\n#define MT6357_AUXADC_ADC6                   0x1094\n#define MT6357_AUXADC_ADC7                   0x1096\n#define MT6357_AUXADC_ADC8                   0x1098\n#define MT6357_AUXADC_ADC9                   0x109a\n#define MT6357_AUXADC_ADC10                  0x109c\n#define MT6357_AUXADC_ADC11                  0x109e\n#define MT6357_AUXADC_ADC12                  0x10a0\n#define MT6357_AUXADC_ADC14                  0x10a2\n#define MT6357_AUXADC_ADC16                  0x10a4\n#define MT6357_AUXADC_ADC17                  0x10a6\n#define MT6357_AUXADC_ADC18                  0x10a8\n#define MT6357_AUXADC_ADC19                  0x10aa\n#define MT6357_AUXADC_ADC20                  0x10ac\n#define MT6357_AUXADC_ADC21                  0x10ae\n#define MT6357_AUXADC_ADC22                  0x10b0\n#define MT6357_AUXADC_ADC23                  0x10b2\n#define MT6357_AUXADC_ADC24                  0x10b4\n#define MT6357_AUXADC_ADC25                  0x10b6\n#define MT6357_AUXADC_ADC26                  0x10b8\n#define MT6357_AUXADC_ADC27                  0x10ba\n#define MT6357_AUXADC_ADC29                  0x10bc\n#define MT6357_AUXADC_ADC30                  0x10be\n#define MT6357_AUXADC_ADC31                  0x10c0\n#define MT6357_AUXADC_ADC32                  0x10c2\n#define MT6357_AUXADC_ADC33                  0x10c4\n#define MT6357_AUXADC_ADC34                  0x10c6\n#define MT6357_AUXADC_ADC35                  0x10c8\n#define MT6357_AUXADC_ADC36                  0x10ca\n#define MT6357_AUXADC_ADC38                  0x10cc\n#define MT6357_AUXADC_ADC39                  0x10ce\n#define MT6357_AUXADC_ADC40                  0x10d0\n#define MT6357_AUXADC_ADC41                  0x10d2\n#define MT6357_AUXADC_ADC42                  0x10d4\n#define MT6357_AUXADC_ADC43                  0x10d6\n#define MT6357_AUXADC_ADC46                  0x10d8\n#define MT6357_AUXADC_ADC47                  0x10da\n#define MT6357_AUXADC_DIG_1_ELR_NUM          0x10dc\n#define MT6357_AUXADC_DIG_1_ELR0             0x10de\n#define MT6357_AUXADC_DIG_1_ELR1             0x10e0\n#define MT6357_AUXADC_DIG_2_DSN_ID           0x1100\n#define MT6357_AUXADC_DIG_2_DSN_REV0         0x1102\n#define MT6357_AUXADC_DIG_2_DSN_DBI          0x1104\n#define MT6357_AUXADC_DIG_2_DSN_DXI          0x1106\n#define MT6357_AUXADC_STA0                   0x1108\n#define MT6357_AUXADC_STA1                   0x110a\n#define MT6357_AUXADC_STA2                   0x110c\n#define MT6357_AUXADC_RQST0                  0x110e\n#define MT6357_AUXADC_RQST0_SET              0x1110\n#define MT6357_AUXADC_RQST0_CLR              0x1112\n#define MT6357_AUXADC_RQST2                  0x1114\n#define MT6357_AUXADC_RQST2_SET              0x1116\n#define MT6357_AUXADC_RQST2_CLR              0x1118\n#define MT6357_AUXADC_RQST1                  0x111a\n#define MT6357_AUXADC_RQST1_SET              0x111c\n#define MT6357_AUXADC_RQST1_CLR              0x111e\n#define MT6357_AUXADC_CON0                   0x1120\n#define MT6357_AUXADC_CON0_SET               0x1122\n#define MT6357_AUXADC_CON0_CLR               0x1124\n#define MT6357_AUXADC_CON1                   0x1126\n#define MT6357_AUXADC_CON2                   0x1128\n#define MT6357_AUXADC_CON3                   0x112a\n#define MT6357_AUXADC_CON4                   0x112c\n#define MT6357_AUXADC_CON5                   0x112e\n#define MT6357_AUXADC_CON6                   0x1130\n#define MT6357_AUXADC_CON7                   0x1132\n#define MT6357_AUXADC_CON8                   0x1134\n#define MT6357_AUXADC_CON9                   0x1136\n#define MT6357_AUXADC_CON10                  0x1138\n#define MT6357_AUXADC_CON11                  0x113a\n#define MT6357_AUXADC_CON12                  0x113c\n#define MT6357_AUXADC_CON13                  0x113e\n#define MT6357_AUXADC_CON14                  0x1140\n#define MT6357_AUXADC_CON15                  0x1142\n#define MT6357_AUXADC_CON16                  0x1144\n#define MT6357_AUXADC_CON17                  0x1146\n#define MT6357_AUXADC_CON18                  0x1148\n#define MT6357_AUXADC_CON19                  0x114a\n#define MT6357_AUXADC_CON20                  0x114c\n#define MT6357_AUXADC_DIG_3_DSN_ID           0x1180\n#define MT6357_AUXADC_DIG_3_DSN_REV0         0x1182\n#define MT6357_AUXADC_DIG_3_DSN_DBI          0x1184\n#define MT6357_AUXADC_DIG_3_DSN_DXI          0x1186\n#define MT6357_AUXADC_AUTORPT0               0x1188\n#define MT6357_AUXADC_LBAT0                  0x118a\n#define MT6357_AUXADC_LBAT1                  0x118c\n#define MT6357_AUXADC_LBAT2                  0x118e\n#define MT6357_AUXADC_LBAT3                  0x1190\n#define MT6357_AUXADC_LBAT4                  0x1192\n#define MT6357_AUXADC_LBAT5                  0x1194\n#define MT6357_AUXADC_LBAT6                  0x1196\n#define MT6357_AUXADC_ACCDET                 0x1198\n#define MT6357_AUXADC_DBG0                   0x119a\n#define MT6357_AUXADC_IMP0                   0x119c\n#define MT6357_AUXADC_IMP1                   0x119e\n#define MT6357_AUXADC_DIG_3_ELR_NUM          0x11a0\n#define MT6357_AUXADC_DIG_3_ELR0             0x11a2\n#define MT6357_AUXADC_DIG_3_ELR1             0x11a4\n#define MT6357_AUXADC_DIG_3_ELR2             0x11a6\n#define MT6357_AUXADC_DIG_3_ELR3             0x11a8\n#define MT6357_AUXADC_DIG_3_ELR4             0x11aa\n#define MT6357_AUXADC_DIG_3_ELR5             0x11ac\n#define MT6357_AUXADC_DIG_3_ELR6             0x11ae\n#define MT6357_AUXADC_DIG_3_ELR7             0x11b0\n#define MT6357_AUXADC_DIG_3_ELR8             0x11b2\n#define MT6357_AUXADC_DIG_3_ELR9             0x11b4\n#define MT6357_AUXADC_DIG_3_ELR10            0x11b6\n#define MT6357_AUXADC_DIG_3_ELR11            0x11b8\n#define MT6357_AUXADC_DIG_4_DSN_ID           0x1200\n#define MT6357_AUXADC_DIG_4_DSN_REV0         0x1202\n#define MT6357_AUXADC_DIG_4_DSN_DBI          0x1204\n#define MT6357_AUXADC_DIG_4_DSN_DXI          0x1206\n#define MT6357_AUXADC_MDRT_0                 0x1208\n#define MT6357_AUXADC_MDRT_1                 0x120a\n#define MT6357_AUXADC_MDRT_2                 0x120c\n#define MT6357_AUXADC_MDRT_3                 0x120e\n#define MT6357_AUXADC_MDRT_4                 0x1210\n#define MT6357_AUXADC_DCXO_MDRT_0            0x1212\n#define MT6357_AUXADC_DCXO_MDRT_1            0x1214\n#define MT6357_AUXADC_DCXO_MDRT_2            0x1216\n#define MT6357_AUXADC_NAG_0                  0x1218\n#define MT6357_AUXADC_NAG_1                  0x121a\n#define MT6357_AUXADC_NAG_2                  0x121c\n#define MT6357_AUXADC_NAG_3                  0x121e\n#define MT6357_AUXADC_NAG_4                  0x1220\n#define MT6357_AUXADC_NAG_5                  0x1222\n#define MT6357_AUXADC_NAG_6                  0x1224\n#define MT6357_AUXADC_NAG_7                  0x1226\n#define MT6357_AUXADC_NAG_8                  0x1228\n#define MT6357_AUXADC_RSV_1                  0x122a\n#define MT6357_AUXADC_ANA_0                  0x122c\n#define MT6357_AUXADC_IMP_CG0                0x122e\n#define MT6357_AUXADC_LBAT_CG0               0x1230\n#define MT6357_AUXADC_NAG_CG0                0x1232\n#define MT6357_AUXADC_PRI_NEW                0x1234\n#define MT6357_AUXADC_CHR_TOP_CON2           0x1236\n#define MT6357_BUCK_TOP_DSN_ID               0x1400\n#define MT6357_BUCK_TOP_DSN_REV0             0x1402\n#define MT6357_BUCK_TOP_DBI                  0x1404\n#define MT6357_BUCK_TOP_DXI                  0x1406\n#define MT6357_BUCK_TOP_PAM0                 0x1408\n#define MT6357_BUCK_TOP_PAM1                 0x140a\n#define MT6357_BUCK_TOP_CLK_CON0             0x140c\n#define MT6357_BUCK_TOP_CLK_CON0_SET         0x140e\n#define MT6357_BUCK_TOP_CLK_CON0_CLR         0x1410\n#define MT6357_BUCK_TOP_CLK_HWEN_CON0        0x1412\n#define MT6357_BUCK_TOP_CLK_HWEN_CON0_SET    0x1414\n#define MT6357_BUCK_TOP_CLK_HWEN_CON0_CLR    0x1416\n#define MT6357_BUCK_TOP_CLK_MISC_CON0        0x1418\n#define MT6357_BUCK_TOP_INT_CON0             0x141a\n#define MT6357_BUCK_TOP_INT_CON0_SET         0x141c\n#define MT6357_BUCK_TOP_INT_CON0_CLR         0x141e\n#define MT6357_BUCK_TOP_INT_MASK_CON0        0x1420\n#define MT6357_BUCK_TOP_INT_MASK_CON0_SET    0x1422\n#define MT6357_BUCK_TOP_INT_MASK_CON0_CLR    0x1424\n#define MT6357_BUCK_TOP_INT_STATUS0          0x1426\n#define MT6357_BUCK_TOP_INT_RAW_STATUS0      0x1428\n#define MT6357_BUCK_TOP_STB_CON              0x142a\n#define MT6357_BUCK_TOP_SLP_CON0             0x142c\n#define MT6357_BUCK_TOP_SLP_CON1             0x142e\n#define MT6357_BUCK_TOP_SLP_CON2             0x1430\n#define MT6357_BUCK_TOP_MINFREQ_CON          0x1432\n#define MT6357_BUCK_TOP_OC_CON0              0x1434\n#define MT6357_BUCK_TOP_K_CON0               0x1436\n#define MT6357_BUCK_TOP_K_CON1               0x1438\n#define MT6357_BUCK_TOP_K_CON2               0x143a\n#define MT6357_BUCK_TOP_WDTDBG0              0x143c\n#define MT6357_BUCK_TOP_WDTDBG1              0x143e\n#define MT6357_BUCK_TOP_WDTDBG2              0x1440\n#define MT6357_BUCK_TOP_ELR_NUM              0x1442\n#define MT6357_BUCK_TOP_ELR0                 0x1444\n#define MT6357_BUCK_TOP_ELR1                 0x1446\n#define MT6357_BUCK_VPROC_DSN_ID             0x1480\n#define MT6357_BUCK_VPROC_DSN_REV0           0x1482\n#define MT6357_BUCK_VPROC_DSN_DBI            0x1484\n#define MT6357_BUCK_VPROC_DSN_DXI            0x1486\n#define MT6357_BUCK_VPROC_CON0               0x1488\n#define MT6357_BUCK_VPROC_CON1               0x148a\n#define MT6357_BUCK_VPROC_CFG0               0x148c\n#define MT6357_BUCK_VPROC_CFG1               0x148e\n#define MT6357_BUCK_VPROC_OP_EN              0x1490\n#define MT6357_BUCK_VPROC_OP_EN_SET          0x1492\n#define MT6357_BUCK_VPROC_OP_EN_CLR          0x1494\n#define MT6357_BUCK_VPROC_OP_CFG             0x1496\n#define MT6357_BUCK_VPROC_OP_CFG_SET         0x1498\n#define MT6357_BUCK_VPROC_OP_CFG_CLR         0x149a\n#define MT6357_BUCK_VPROC_SP_CON             0x149c\n#define MT6357_BUCK_VPROC_SP_CFG             0x149e\n#define MT6357_BUCK_VPROC_OC_CFG             0x14a0\n#define MT6357_BUCK_VPROC_DBG0               0x14a2\n#define MT6357_BUCK_VPROC_DBG1               0x14a4\n#define MT6357_BUCK_VPROC_DBG2               0x14a6\n#define MT6357_BUCK_VPROC_ELR_NUM            0x14a8\n#define MT6357_BUCK_VPROC_ELR0               0x14aa\n#define MT6357_BUCK_VCORE_DSN_ID             0x1500\n#define MT6357_BUCK_VCORE_DSN_REV0           0x1502\n#define MT6357_BUCK_VCORE_DSN_DBI            0x1504\n#define MT6357_BUCK_VCORE_DSN_DXI            0x1506\n#define MT6357_BUCK_VCORE_CON0               0x1508\n#define MT6357_BUCK_VCORE_CON1               0x150a\n#define MT6357_BUCK_VCORE_CFG0               0x150c\n#define MT6357_BUCK_VCORE_CFG1               0x150e\n#define MT6357_BUCK_VCORE_OP_EN              0x1510\n#define MT6357_BUCK_VCORE_OP_EN_SET          0x1512\n#define MT6357_BUCK_VCORE_OP_EN_CLR          0x1514\n#define MT6357_BUCK_VCORE_OP_CFG             0x1516\n#define MT6357_BUCK_VCORE_OP_CFG_SET         0x1518\n#define MT6357_BUCK_VCORE_OP_CFG_CLR         0x151a\n#define MT6357_BUCK_VCORE_SP_CON             0x151c\n#define MT6357_BUCK_VCORE_SP_CFG             0x151e\n#define MT6357_BUCK_VCORE_OC_CFG             0x1520\n#define MT6357_BUCK_VCORE_DBG0               0x1522\n#define MT6357_BUCK_VCORE_DBG1               0x1524\n#define MT6357_BUCK_VCORE_DBG2               0x1526\n#define MT6357_BUCK_VCORE_ELR_NUM            0x1528\n#define MT6357_BUCK_VCORE_ELR0               0x152a\n#define MT6357_BUCK_VMODEM_DSN_ID            0x1580\n#define MT6357_BUCK_VMODEM_DSN_REV0          0x1582\n#define MT6357_BUCK_VMODEM_DSN_DBI           0x1584\n#define MT6357_BUCK_VMODEM_DSN_DXI           0x1586\n#define MT6357_BUCK_VMODEM_CON0              0x1588\n#define MT6357_BUCK_VMODEM_CON1              0x158a\n#define MT6357_BUCK_VMODEM_CFG0              0x158c\n#define MT6357_BUCK_VMODEM_CFG1              0x158e\n#define MT6357_BUCK_VMODEM_OP_EN             0x1590\n#define MT6357_BUCK_VMODEM_OP_EN_SET         0x1592\n#define MT6357_BUCK_VMODEM_OP_EN_CLR         0x1594\n#define MT6357_BUCK_VMODEM_OP_CFG            0x1596\n#define MT6357_BUCK_VMODEM_OP_CFG_SET        0x1598\n#define MT6357_BUCK_VMODEM_OP_CFG_CLR        0x159a\n#define MT6357_BUCK_VMODEM_SP_CON            0x159c\n#define MT6357_BUCK_VMODEM_SP_CFG            0x159e\n#define MT6357_BUCK_VMODEM_OC_CFG            0x15a0\n#define MT6357_BUCK_VMODEM_DBG0              0x15a2\n#define MT6357_BUCK_VMODEM_DBG1              0x15a4\n#define MT6357_BUCK_VMODEM_DBG2              0x15a6\n#define MT6357_BUCK_VMODEM_ELR_NUM           0x15a8\n#define MT6357_BUCK_VMODEM_ELR0              0x15aa\n#define MT6357_BUCK_VS1_DSN_ID               0x1600\n#define MT6357_BUCK_VS1_DSN_REV0             0x1602\n#define MT6357_BUCK_VS1_DSN_DBI              0x1604\n#define MT6357_BUCK_VS1_DSN_DXI              0x1606\n#define MT6357_BUCK_VS1_CON0                 0x1608\n#define MT6357_BUCK_VS1_CON1                 0x160a\n#define MT6357_BUCK_VS1_CFG0                 0x160c\n#define MT6357_BUCK_VS1_CFG1                 0x160e\n#define MT6357_BUCK_VS1_OP_EN                0x1610\n#define MT6357_BUCK_VS1_OP_EN_SET            0x1612\n#define MT6357_BUCK_VS1_OP_EN_CLR            0x1614\n#define MT6357_BUCK_VS1_OP_CFG               0x1616\n#define MT6357_BUCK_VS1_OP_CFG_SET           0x1618\n#define MT6357_BUCK_VS1_OP_CFG_CLR           0x161a\n#define MT6357_BUCK_VS1_SP_CON               0x161c\n#define MT6357_BUCK_VS1_SP_CFG               0x161e\n#define MT6357_BUCK_VS1_OC_CFG               0x1620\n#define MT6357_BUCK_VS1_DBG0                 0x1622\n#define MT6357_BUCK_VS1_DBG1                 0x1624\n#define MT6357_BUCK_VS1_DBG2                 0x1626\n#define MT6357_BUCK_VS1_VOTER                0x1628\n#define MT6357_BUCK_VS1_VOTER_SET            0x162a\n#define MT6357_BUCK_VS1_VOTER_CLR            0x162c\n#define MT6357_BUCK_VS1_VOTER_CFG            0x162e\n#define MT6357_BUCK_VS1_ELR_NUM              0x1630\n#define MT6357_BUCK_VS1_ELR0                 0x1632\n#define MT6357_BUCK_VPA_DSN_ID               0x1680\n#define MT6357_BUCK_VPA_DSN_REV0             0x1682\n#define MT6357_BUCK_VPA_DSN_DBI              0x1684\n#define MT6357_BUCK_VPA_DSN_DXI              0x1686\n#define MT6357_BUCK_VPA_CON0                 0x1688\n#define MT6357_BUCK_VPA_CON1                 0x168a\n#define MT6357_BUCK_VPA_CFG0                 0x168c\n#define MT6357_BUCK_VPA_CFG1                 0x168e\n#define MT6357_BUCK_VPA_OC_CFG               0x1690\n#define MT6357_BUCK_VPA_DBG0                 0x1692\n#define MT6357_BUCK_VPA_DBG1                 0x1694\n#define MT6357_BUCK_VPA_DBG2                 0x1696\n#define MT6357_BUCK_VPA_DLC_CON0             0x1698\n#define MT6357_BUCK_VPA_DLC_CON1             0x169a\n#define MT6357_BUCK_VPA_DLC_CON2             0x169c\n#define MT6357_BUCK_VPA_MSFG_CON0            0x169e\n#define MT6357_BUCK_VPA_MSFG_CON1            0x16a0\n#define MT6357_BUCK_VPA_MSFG_RRATE0          0x16a2\n#define MT6357_BUCK_VPA_MSFG_RRATE1          0x16a4\n#define MT6357_BUCK_VPA_MSFG_RRATE2          0x16a6\n#define MT6357_BUCK_VPA_MSFG_RTHD0           0x16a8\n#define MT6357_BUCK_VPA_MSFG_RTHD1           0x16aa\n#define MT6357_BUCK_VPA_MSFG_RTHD2           0x16ac\n#define MT6357_BUCK_VPA_MSFG_FRATE0          0x16ae\n#define MT6357_BUCK_VPA_MSFG_FRATE1          0x16b0\n#define MT6357_BUCK_VPA_MSFG_FRATE2          0x16b2\n#define MT6357_BUCK_VPA_MSFG_FTHD0           0x16b4\n#define MT6357_BUCK_VPA_MSFG_FTHD1           0x16b6\n#define MT6357_BUCK_VPA_MSFG_FTHD2           0x16b8\n#define MT6357_BUCK_ANA_DSN_ID               0x1700\n#define MT6357_BUCK_ANA_DSN_REV0             0x1702\n#define MT6357_BUCK_ANA_DSN_DBI              0x1704\n#define MT6357_BUCK_ANA_DSN_FPI              0x1706\n#define MT6357_SMPS_ANA_CON0                 0x1708\n#define MT6357_SMPS_ANA_CON1                 0x170a\n#define MT6357_SMPS_ANA_CON2                 0x170c\n#define MT6357_VCORE_VPROC_ANA_CON0          0x170e\n#define MT6357_VCORE_VPROC_ANA_CON1          0x1710\n#define MT6357_VCORE_VPROC_ANA_CON2          0x1712\n#define MT6357_VCORE_VPROC_ANA_CON3          0x1714\n#define MT6357_VCORE_VPROC_ANA_CON4          0x1716\n#define MT6357_VCORE_VPROC_ANA_CON5          0x1718\n#define MT6357_VCORE_VPROC_ANA_CON6          0x171a\n#define MT6357_VCORE_VPROC_ANA_CON7          0x171c\n#define MT6357_VCORE_VPROC_ANA_CON8          0x171e\n#define MT6357_VCORE_VPROC_ANA_CON9          0x1720\n#define MT6357_VCORE_VPROC_ANA_CON10         0x1722\n#define MT6357_VCORE_VPROC_ANA_CON11         0x1724\n#define MT6357_VMODEM_ANA_CON0               0x1726\n#define MT6357_VMODEM_ANA_CON1               0x1728\n#define MT6357_VMODEM_ANA_CON2               0x172a\n#define MT6357_VMODEM_ANA_CON3               0x172c\n#define MT6357_VMODEM_ANA_CON4               0x172e\n#define MT6357_VMODEM_ANA_CON5               0x1730\n#define MT6357_VS1_ANA_CON0                  0x1732\n#define MT6357_VS1_ANA_CON1                  0x1734\n#define MT6357_VS1_ANA_CON2                  0x1736\n#define MT6357_VS1_ANA_CON3                  0x1738\n#define MT6357_VS1_ANA_CON4                  0x173a\n#define MT6357_VS1_ANA_CON5                  0x173c\n#define MT6357_VPA_ANA_CON0                  0x173e\n#define MT6357_VPA_ANA_CON1                  0x1740\n#define MT6357_VPA_ANA_CON2                  0x1742\n#define MT6357_VPA_ANA_CON3                  0x1744\n#define MT6357_VPA_ANA_CON4                  0x1746\n#define MT6357_VPA_ANA_CON5                  0x1748\n#define MT6357_BUCK_ANA_ELR_NUM              0x174a\n#define MT6357_SMPS_ELR_0                    0x174c\n#define MT6357_SMPS_ELR_1                    0x174e\n#define MT6357_SMPS_ELR_2                    0x1750\n#define MT6357_SMPS_ELR_3                    0x1752\n#define MT6357_SMPS_ELR_4                    0x1754\n#define MT6357_SMPS_ELR_5                    0x1756\n#define MT6357_VCORE_VPROC_ELR_0             0x1758\n#define MT6357_VCORE_VPROC_ELR_1             0x175a\n#define MT6357_VCORE_VPROC_ELR_2             0x175c\n#define MT6357_VCORE_VPROC_ELR_3             0x175e\n#define MT6357_VCORE_VPROC_ELR_4             0x1760\n#define MT6357_VMODEM_ELR_0                  0x1762\n#define MT6357_VMODEM_ELR_1                  0x1764\n#define MT6357_VMODEM_ELR_2                  0x1766\n#define MT6357_VS1_ELR_0                     0x1768\n#define MT6357_VS1_ELR_1                     0x176a\n#define MT6357_VPA_ELR_0                     0x176c\n#define MT6357_LDO_TOP_ID                    0x1880\n#define MT6357_LDO_TOP_REV0                  0x1882\n#define MT6357_LDO_TOP_DBI                   0x1884\n#define MT6357_LDO_TOP_DXI                   0x1886\n#define MT6357_LDO_TPM0                      0x1888\n#define MT6357_LDO_TPM1                      0x188a\n#define MT6357_LDO_TOP_CLK_DCM_CON0          0x188c\n#define MT6357_LDO_TOP_CLK_VIO28_CON0        0x188e\n#define MT6357_LDO_TOP_CLK_VIO18_CON0        0x1890\n#define MT6357_LDO_TOP_CLK_VAUD28_CON0       0x1892\n#define MT6357_LDO_TOP_CLK_VDRAM_CON0        0x1894\n#define MT6357_LDO_TOP_CLK_VSRAM_PROC_CON0   0x1896\n#define MT6357_LDO_TOP_CLK_VSRAM_OTHERS_CON0 0x1898\n#define MT6357_LDO_TOP_CLK_VAUX18_CON0       0x189a\n#define MT6357_LDO_TOP_CLK_VUSB33_CON0       0x189c\n#define MT6357_LDO_TOP_CLK_VEMC_CON0         0x189e\n#define MT6357_LDO_TOP_CLK_VXO22_CON0        0x18a0\n#define MT6357_LDO_TOP_CLK_VSIM1_CON0        0x18a2\n#define MT6357_LDO_TOP_CLK_VSIM2_CON0        0x18a4\n#define MT6357_LDO_TOP_CLK_VCAMD_CON0        0x18a6\n#define MT6357_LDO_TOP_CLK_VCAMIO_CON0       0x18a8\n#define MT6357_LDO_TOP_CLK_VEFUSE_CON0       0x18aa\n#define MT6357_LDO_TOP_CLK_VCN33_CON0        0x18ac\n#define MT6357_LDO_TOP_CLK_VCN18_CON0        0x18ae\n#define MT6357_LDO_TOP_CLK_VCN28_CON0        0x18b0\n#define MT6357_LDO_TOP_CLK_VIBR_CON0         0x18b2\n#define MT6357_LDO_TOP_CLK_VFE28_CON0        0x18b4\n#define MT6357_LDO_TOP_CLK_VMCH_CON0         0x18b6\n#define MT6357_LDO_TOP_CLK_VMC_CON0          0x18b8\n#define MT6357_LDO_TOP_CLK_VRF18_CON0        0x18ba\n#define MT6357_LDO_TOP_CLK_VLDO28_CON0       0x18bc\n#define MT6357_LDO_TOP_CLK_VRF12_CON0        0x18be\n#define MT6357_LDO_TOP_CLK_VCAMA_CON0        0x18c0\n#define MT6357_LDO_TOP_CLK_TREF_CON0         0x18c2\n#define MT6357_LDO_TOP_INT_CON0              0x18c4\n#define MT6357_LDO_TOP_INT_CON0_SET          0x18c6\n#define MT6357_LDO_TOP_INT_CON0_CLR          0x18c8\n#define MT6357_LDO_TOP_INT_CON1              0x18ca\n#define MT6357_LDO_TOP_INT_CON1_SET          0x18cc\n#define MT6357_LDO_TOP_INT_CON1_CLR          0x18ce\n#define MT6357_LDO_TOP_INT_MASK_CON0         0x18d0\n#define MT6357_LDO_TOP_INT_MASK_CON0_SET     0x18d2\n#define MT6357_LDO_TOP_INT_MASK_CON0_CLR     0x18d4\n#define MT6357_LDO_TOP_INT_MASK_CON1         0x18d6\n#define MT6357_LDO_TOP_INT_MASK_CON1_SET     0x18d8\n#define MT6357_LDO_TOP_INT_MASK_CON1_CLR     0x18da\n#define MT6357_LDO_TOP_INT_STATUS0           0x18dc\n#define MT6357_LDO_TOP_INT_STATUS1           0x18de\n#define MT6357_LDO_TOP_INT_RAW_STATUS0       0x18e0\n#define MT6357_LDO_TOP_INT_RAW_STATUS1       0x18e2\n#define MT6357_LDO_TEST_CON0                 0x18e4\n#define MT6357_LDO_TOP_WDT_CON0              0x18e6\n#define MT6357_LDO_TOP_RSV_CON0              0x18e8\n#define MT6357_LDO_TOP_RSV_CON1              0x18ea\n#define MT6357_LDO_OCFB0                     0x18ec\n#define MT6357_LDO_LP_PROTECTION             0x18ee\n#define MT6357_LDO_DUMMY_LOAD_GATED          0x18f0\n#define MT6357_LDO_GON0_DSN_ID               0x1900\n#define MT6357_LDO_GON0_DSN_REV0             0x1902\n#define MT6357_LDO_GON0_DSN_DBI              0x1904\n#define MT6357_LDO_GON0_DSN_DXI              0x1906\n#define MT6357_LDO_VXO22_CON0                0x1908\n#define MT6357_LDO_VXO22_OP_EN               0x190a\n#define MT6357_LDO_VXO22_OP_EN_SET           0x190c\n#define MT6357_LDO_VXO22_OP_EN_CLR           0x190e\n#define MT6357_LDO_VXO22_OP_CFG              0x1910\n#define MT6357_LDO_VXO22_OP_CFG_SET          0x1912\n#define MT6357_LDO_VXO22_OP_CFG_CLR          0x1914\n#define MT6357_LDO_VXO22_CON1                0x1916\n#define MT6357_LDO_VXO22_CON2                0x1918\n#define MT6357_LDO_VXO22_CON3                0x191a\n#define MT6357_LDO_VAUX18_CON0               0x191c\n#define MT6357_LDO_VAUX18_OP_EN              0x191e\n#define MT6357_LDO_VAUX18_OP_EN_SET          0x1920\n#define MT6357_LDO_VAUX18_OP_EN_CLR          0x1922\n#define MT6357_LDO_VAUX18_OP_CFG             0x1924\n#define MT6357_LDO_VAUX18_OP_CFG_SET         0x1926\n#define MT6357_LDO_VAUX18_OP_CFG_CLR         0x1928\n#define MT6357_LDO_VAUX18_CON1               0x192a\n#define MT6357_LDO_VAUX18_CON2               0x192c\n#define MT6357_LDO_VAUX18_CON3               0x192e\n#define MT6357_LDO_VAUD28_CON0               0x1930\n#define MT6357_LDO_VAUD28_OP_EN              0x1932\n#define MT6357_LDO_VAUD28_OP_EN_SET          0x1934\n#define MT6357_LDO_VAUD28_OP_EN_CLR          0x1936\n#define MT6357_LDO_VAUD28_OP_CFG             0x1938\n#define MT6357_LDO_VAUD28_OP_CFG_SET         0x193a\n#define MT6357_LDO_VAUD28_OP_CFG_CLR         0x193c\n#define MT6357_LDO_VAUD28_CON1               0x193e\n#define MT6357_LDO_VAUD28_CON2               0x1940\n#define MT6357_LDO_VAUD28_CON3               0x1942\n#define MT6357_LDO_VIO28_CON0                0x1944\n#define MT6357_LDO_VIO28_OP_EN               0x1946\n#define MT6357_LDO_VIO28_OP_EN_SET           0x1948\n#define MT6357_LDO_VIO28_OP_EN_CLR           0x194a\n#define MT6357_LDO_VIO28_OP_CFG              0x194c\n#define MT6357_LDO_VIO28_OP_CFG_SET          0x194e\n#define MT6357_LDO_VIO28_OP_CFG_CLR          0x1950\n#define MT6357_LDO_VIO28_CON1                0x1952\n#define MT6357_LDO_VIO28_CON2                0x1954\n#define MT6357_LDO_VIO28_CON3                0x1956\n#define MT6357_LDO_VIO18_CON0                0x1958\n#define MT6357_LDO_VIO18_OP_EN               0x195a\n#define MT6357_LDO_VIO18_OP_EN_SET           0x195c\n#define MT6357_LDO_VIO18_OP_EN_CLR           0x195e\n#define MT6357_LDO_VIO18_OP_CFG              0x1960\n#define MT6357_LDO_VIO18_OP_CFG_SET          0x1962\n#define MT6357_LDO_VIO18_OP_CFG_CLR          0x1964\n#define MT6357_LDO_VIO18_CON1                0x1966\n#define MT6357_LDO_VIO18_CON2                0x1968\n#define MT6357_LDO_VIO18_CON3                0x196a\n#define MT6357_LDO_VDRAM_CON0                0x196c\n#define MT6357_LDO_VDRAM_OP_EN               0x196e\n#define MT6357_LDO_VDRAM_OP_EN_SET           0x1970\n#define MT6357_LDO_VDRAM_OP_EN_CLR           0x1972\n#define MT6357_LDO_VDRAM_OP_CFG              0x1974\n#define MT6357_LDO_VDRAM_OP_CFG_SET          0x1976\n#define MT6357_LDO_VDRAM_OP_CFG_CLR          0x1978\n#define MT6357_LDO_VDRAM_CON1                0x197a\n#define MT6357_LDO_VDRAM_CON2                0x197c\n#define MT6357_LDO_VDRAM_CON3                0x197e\n#define MT6357_LDO_GON1_DSN_ID               0x1980\n#define MT6357_LDO_GON1_DSN_REV0             0x1982\n#define MT6357_LDO_GON1_DSN_DBI              0x1984\n#define MT6357_LDO_GON1_DSN_DXI              0x1986\n#define MT6357_LDO_VEMC_CON0                 0x1988\n#define MT6357_LDO_VEMC_OP_EN                0x198a\n#define MT6357_LDO_VEMC_OP_EN_SET            0x198c\n#define MT6357_LDO_VEMC_OP_EN_CLR            0x198e\n#define MT6357_LDO_VEMC_OP_CFG               0x1990\n#define MT6357_LDO_VEMC_OP_CFG_SET           0x1992\n#define MT6357_LDO_VEMC_OP_CFG_CLR           0x1994\n#define MT6357_LDO_VEMC_CON1                 0x1996\n#define MT6357_LDO_VEMC_CON2                 0x1998\n#define MT6357_LDO_VEMC_CON3                 0x199a\n#define MT6357_LDO_VUSB33_CON0_0             0x199c\n#define MT6357_LDO_VUSB33_OP_EN              0x199e\n#define MT6357_LDO_VUSB33_OP_EN_SET          0x19a0\n#define MT6357_LDO_VUSB33_OP_EN_CLR          0x19a2\n#define MT6357_LDO_VUSB33_OP_CFG             0x19a4\n#define MT6357_LDO_VUSB33_OP_CFG_SET         0x19a6\n#define MT6357_LDO_VUSB33_OP_CFG_CLR         0x19a8\n#define MT6357_LDO_VUSB33_CON0_1             0x19aa\n#define MT6357_LDO_VUSB33_CON1               0x19ac\n#define MT6357_LDO_VUSB33_CON2               0x19ae\n#define MT6357_LDO_VUSB33_CON3               0x19b0\n#define MT6357_LDO_VSRAM_PROC_CON0           0x19b2\n#define MT6357_LDO_VSRAM_PROC_CON2           0x19b4\n#define MT6357_LDO_VSRAM_PROC_CFG0           0x19b6\n#define MT6357_LDO_VSRAM_PROC_CFG1           0x19b8\n#define MT6357_LDO_VSRAM_PROC_OP_EN          0x19ba\n#define MT6357_LDO_VSRAM_PROC_OP_EN_SET      0x19bc\n#define MT6357_LDO_VSRAM_PROC_OP_EN_CLR      0x19be\n#define MT6357_LDO_VSRAM_PROC_OP_CFG         0x19c0\n#define MT6357_LDO_VSRAM_PROC_OP_CFG_SET     0x19c2\n#define MT6357_LDO_VSRAM_PROC_OP_CFG_CLR     0x19c4\n#define MT6357_LDO_VSRAM_PROC_CON3           0x19c6\n#define MT6357_LDO_VSRAM_PROC_CON4           0x19c8\n#define MT6357_LDO_VSRAM_PROC_CON5           0x19ca\n#define MT6357_LDO_VSRAM_PROC_DBG0           0x19cc\n#define MT6357_LDO_VSRAM_PROC_DBG1           0x19ce\n#define MT6357_LDO_VSRAM_OTHERS_CON0         0x19d0\n#define MT6357_LDO_VSRAM_OTHERS_CON2         0x19d2\n#define MT6357_LDO_VSRAM_OTHERS_CFG0         0x19d4\n#define MT6357_LDO_VSRAM_OTHERS_CFG1         0x19d6\n#define MT6357_LDO_VSRAM_OTHERS_OP_EN        0x19d8\n#define MT6357_LDO_VSRAM_OTHERS_OP_EN_SET    0x19da\n#define MT6357_LDO_VSRAM_OTHERS_OP_EN_CLR    0x19dc\n#define MT6357_LDO_VSRAM_OTHERS_OP_CFG       0x19de\n#define MT6357_LDO_VSRAM_OTHERS_OP_CFG_SET   0x19e0\n#define MT6357_LDO_VSRAM_OTHERS_OP_CFG_CLR   0x19e2\n#define MT6357_LDO_VSRAM_OTHERS_CON3         0x19e4\n#define MT6357_LDO_VSRAM_OTHERS_CON4         0x19e6\n#define MT6357_LDO_VSRAM_OTHERS_CON5         0x19e8\n#define MT6357_LDO_VSRAM_OTHERS_DBG0         0x19ea\n#define MT6357_LDO_VSRAM_OTHERS_DBG1         0x19ec\n#define MT6357_LDO_VSRAM_PROC_SP             0x19ee\n#define MT6357_LDO_VSRAM_OTHERS_SP           0x19f0\n#define MT6357_LDO_VSRAM_PROC_R2R_PDN_DIS    0x19f2\n#define MT6357_LDO_VSRAM_OTHERS_R2R_PDN_DIS  0x19f4\n#define MT6357_LDO_VSRAM_WDT_DBG0            0x19f6\n#define MT6357_LDO_GON1_ELR_NUM              0x19f8\n#define MT6357_LDO_VSRAM_CON0                0x19fa\n#define MT6357_LDO_VSRAM_CON1                0x19fc\n#define MT6357_LDO_VSRAM_CON2                0x19fe\n#define MT6357_LDO_GOFF0_DSN_ID              0x1a00\n#define MT6357_LDO_GOFF0_DSN_REV0            0x1a02\n#define MT6357_LDO_GOFF0_DSN_DBI             0x1a04\n#define MT6357_LDO_GOFF0_DSN_DXI             0x1a06\n#define MT6357_LDO_VFE28_CON0                0x1a08\n#define MT6357_LDO_VFE28_OP_EN               0x1a0a\n#define MT6357_LDO_VFE28_OP_EN_SET           0x1a0c\n#define MT6357_LDO_VFE28_OP_EN_CLR           0x1a0e\n#define MT6357_LDO_VFE28_OP_CFG              0x1a10\n#define MT6357_LDO_VFE28_OP_CFG_SET          0x1a12\n#define MT6357_LDO_VFE28_OP_CFG_CLR          0x1a14\n#define MT6357_LDO_VFE28_CON1                0x1a16\n#define MT6357_LDO_VFE28_CON2                0x1a18\n#define MT6357_LDO_VFE28_CON3                0x1a1a\n#define MT6357_LDO_VRF18_CON0                0x1a1c\n#define MT6357_LDO_VRF18_OP_EN               0x1a1e\n#define MT6357_LDO_VRF18_OP_EN_SET           0x1a20\n#define MT6357_LDO_VRF18_OP_EN_CLR           0x1a22\n#define MT6357_LDO_VRF18_OP_CFG              0x1a24\n#define MT6357_LDO_VRF18_OP_CFG_SET          0x1a26\n#define MT6357_LDO_VRF18_OP_CFG_CLR          0x1a28\n#define MT6357_LDO_VRF18_CON1                0x1a2a\n#define MT6357_LDO_VRF18_CON2                0x1a2c\n#define MT6357_LDO_VRF18_CON3                0x1a2e\n#define MT6357_LDO_VRF12_CON0                0x1a30\n#define MT6357_LDO_VRF12_OP_EN               0x1a32\n#define MT6357_LDO_VRF12_OP_EN_SET           0x1a34\n#define MT6357_LDO_VRF12_OP_EN_CLR           0x1a36\n#define MT6357_LDO_VRF12_OP_CFG              0x1a38\n#define MT6357_LDO_VRF12_OP_CFG_SET          0x1a3a\n#define MT6357_LDO_VRF12_OP_CFG_CLR          0x1a3c\n#define MT6357_LDO_VRF12_CON1                0x1a3e\n#define MT6357_LDO_VRF12_CON2                0x1a40\n#define MT6357_LDO_VRF12_CON3                0x1a42\n#define MT6357_LDO_VEFUSE_CON0               0x1a44\n#define MT6357_LDO_VEFUSE_OP_EN              0x1a46\n#define MT6357_LDO_VEFUSE_OP_EN_SET          0x1a48\n#define MT6357_LDO_VEFUSE_OP_EN_CLR          0x1a4a\n#define MT6357_LDO_VEFUSE_OP_CFG             0x1a4c\n#define MT6357_LDO_VEFUSE_OP_CFG_SET         0x1a4e\n#define MT6357_LDO_VEFUSE_OP_CFG_CLR         0x1a50\n#define MT6357_LDO_VEFUSE_CON1               0x1a52\n#define MT6357_LDO_VEFUSE_CON2               0x1a54\n#define MT6357_LDO_VEFUSE_CON3               0x1a56\n#define MT6357_LDO_VCN18_CON0                0x1a58\n#define MT6357_LDO_VCN18_OP_EN               0x1a5a\n#define MT6357_LDO_VCN18_OP_EN_SET           0x1a5c\n#define MT6357_LDO_VCN18_OP_EN_CLR           0x1a5e\n#define MT6357_LDO_VCN18_OP_CFG              0x1a60\n#define MT6357_LDO_VCN18_OP_CFG_SET          0x1a62\n#define MT6357_LDO_VCN18_OP_CFG_CLR          0x1a64\n#define MT6357_LDO_VCN18_CON1                0x1a66\n#define MT6357_LDO_VCN18_CON2                0x1a68\n#define MT6357_LDO_VCN18_CON3                0x1a6a\n#define MT6357_LDO_VCAMA_CON0                0x1a6c\n#define MT6357_LDO_VCAMA_OP_EN               0x1a6e\n#define MT6357_LDO_VCAMA_OP_EN_SET           0x1a70\n#define MT6357_LDO_VCAMA_OP_EN_CLR           0x1a72\n#define MT6357_LDO_VCAMA_OP_CFG              0x1a74\n#define MT6357_LDO_VCAMA_OP_CFG_SET          0x1a76\n#define MT6357_LDO_VCAMA_OP_CFG_CLR          0x1a78\n#define MT6357_LDO_VCAMA_CON1                0x1a7a\n#define MT6357_LDO_VCAMA_CON2                0x1a7c\n#define MT6357_LDO_VCAMA_CON3                0x1a7e\n#define MT6357_LDO_GOFF1_DSN_ID              0x1a80\n#define MT6357_LDO_GOFF1_DSN_REV0            0x1a82\n#define MT6357_LDO_GOFF1_DSN_DBI             0x1a84\n#define MT6357_LDO_GOFF1_DSN_DXI             0x1a86\n#define MT6357_LDO_VCAMD_CON0                0x1a88\n#define MT6357_LDO_VCAMD_OP_EN               0x1a8a\n#define MT6357_LDO_VCAMD_OP_EN_SET           0x1a8c\n#define MT6357_LDO_VCAMD_OP_EN_CLR           0x1a8e\n#define MT6357_LDO_VCAMD_OP_CFG              0x1a90\n#define MT6357_LDO_VCAMD_OP_CFG_SET          0x1a92\n#define MT6357_LDO_VCAMD_OP_CFG_CLR          0x1a94\n#define MT6357_LDO_VCAMD_CON1                0x1a96\n#define MT6357_LDO_VCAMD_CON2                0x1a98\n#define MT6357_LDO_VCAMD_CON3                0x1a9a\n#define MT6357_LDO_VCAMIO_CON0               0x1a9c\n#define MT6357_LDO_VCAMIO_OP_EN              0x1a9e\n#define MT6357_LDO_VCAMIO_OP_EN_SET          0x1aa0\n#define MT6357_LDO_VCAMIO_OP_EN_CLR          0x1aa2\n#define MT6357_LDO_VCAMIO_OP_CFG             0x1aa4\n#define MT6357_LDO_VCAMIO_OP_CFG_SET         0x1aa6\n#define MT6357_LDO_VCAMIO_OP_CFG_CLR         0x1aa8\n#define MT6357_LDO_VCAMIO_CON1               0x1aaa\n#define MT6357_LDO_VCAMIO_CON2               0x1aac\n#define MT6357_LDO_VCAMIO_CON3               0x1aae\n#define MT6357_LDO_VMC_CON0                  0x1ab0\n#define MT6357_LDO_VMC_OP_EN                 0x1ab2\n#define MT6357_LDO_VMC_OP_EN_SET             0x1ab4\n#define MT6357_LDO_VMC_OP_EN_CLR             0x1ab6\n#define MT6357_LDO_VMC_OP_CFG                0x1ab8\n#define MT6357_LDO_VMC_OP_CFG_SET            0x1aba\n#define MT6357_LDO_VMC_OP_CFG_CLR            0x1abc\n#define MT6357_LDO_VMC_CON1                  0x1abe\n#define MT6357_LDO_VMC_CON2                  0x1ac0\n#define MT6357_LDO_VMC_CON3                  0x1ac2\n#define MT6357_LDO_VMCH_CON0                 0x1ac4\n#define MT6357_LDO_VMCH_OP_EN                0x1ac6\n#define MT6357_LDO_VMCH_OP_EN_SET            0x1ac8\n#define MT6357_LDO_VMCH_OP_EN_CLR            0x1aca\n#define MT6357_LDO_VMCH_OP_CFG               0x1acc\n#define MT6357_LDO_VMCH_OP_CFG_SET           0x1ace\n#define MT6357_LDO_VMCH_OP_CFG_CLR           0x1ad0\n#define MT6357_LDO_VMCH_CON1                 0x1ad2\n#define MT6357_LDO_VMCH_CON2                 0x1ad4\n#define MT6357_LDO_VMCH_CON3                 0x1ad6\n#define MT6357_LDO_VSIM1_CON0                0x1ad8\n#define MT6357_LDO_VSIM1_OP_EN               0x1ada\n#define MT6357_LDO_VSIM1_OP_EN_SET           0x1adc\n#define MT6357_LDO_VSIM1_OP_EN_CLR           0x1ade\n#define MT6357_LDO_VSIM1_OP_CFG              0x1ae0\n#define MT6357_LDO_VSIM1_OP_CFG_SET          0x1ae2\n#define MT6357_LDO_VSIM1_OP_CFG_CLR          0x1ae4\n#define MT6357_LDO_VSIM1_CON1                0x1ae6\n#define MT6357_LDO_VSIM1_CON2                0x1ae8\n#define MT6357_LDO_VSIM1_CON3                0x1aea\n#define MT6357_LDO_VSIM2_CON0                0x1aec\n#define MT6357_LDO_VSIM2_OP_EN               0x1aee\n#define MT6357_LDO_VSIM2_OP_EN_SET           0x1af0\n#define MT6357_LDO_VSIM2_OP_EN_CLR           0x1af2\n#define MT6357_LDO_VSIM2_OP_CFG              0x1af4\n#define MT6357_LDO_VSIM2_OP_CFG_SET          0x1af6\n#define MT6357_LDO_VSIM2_OP_CFG_CLR          0x1af8\n#define MT6357_LDO_VSIM2_CON1                0x1afa\n#define MT6357_LDO_VSIM2_CON2                0x1afc\n#define MT6357_LDO_VSIM2_CON3                0x1afe\n#define MT6357_LDO_GOFF2_DSN_ID              0x1b00\n#define MT6357_LDO_GOFF2_DSN_REV0            0x1b02\n#define MT6357_LDO_GOFF2_DSN_DBI             0x1b04\n#define MT6357_LDO_GOFF2_DSN_DXI             0x1b06\n#define MT6357_LDO_VIBR_CON0                 0x1b08\n#define MT6357_LDO_VIBR_OP_EN                0x1b0a\n#define MT6357_LDO_VIBR_OP_EN_SET            0x1b0c\n#define MT6357_LDO_VIBR_OP_EN_CLR            0x1b0e\n#define MT6357_LDO_VIBR_OP_CFG               0x1b10\n#define MT6357_LDO_VIBR_OP_CFG_SET           0x1b12\n#define MT6357_LDO_VIBR_OP_CFG_CLR           0x1b14\n#define MT6357_LDO_VIBR_CON1                 0x1b16\n#define MT6357_LDO_VIBR_CON2                 0x1b18\n#define MT6357_LDO_VIBR_CON3                 0x1b1a\n#define MT6357_LDO_VCN33_CON0_0              0x1b1c\n#define MT6357_LDO_VCN33_OP_EN               0x1b1e\n#define MT6357_LDO_VCN33_OP_EN_SET           0x1b20\n#define MT6357_LDO_VCN33_OP_EN_CLR           0x1b22\n#define MT6357_LDO_VCN33_OP_CFG              0x1b24\n#define MT6357_LDO_VCN33_OP_CFG_SET          0x1b26\n#define MT6357_LDO_VCN33_OP_CFG_CLR          0x1b28\n#define MT6357_LDO_VCN33_CON0_1              0x1b2a\n#define MT6357_LDO_VCN33_CON1                0x1b2c\n#define MT6357_LDO_VCN33_CON2                0x1b2e\n#define MT6357_LDO_VCN33_CON3                0x1b30\n#define MT6357_LDO_VLDO28_CON0_0             0x1b32\n#define MT6357_LDO_VLDO28_OP_EN              0x1b34\n#define MT6357_LDO_VLDO28_OP_EN_SET          0x1b36\n#define MT6357_LDO_VLDO28_OP_EN_CLR          0x1b38\n#define MT6357_LDO_VLDO28_OP_CFG             0x1b3a\n#define MT6357_LDO_VLDO28_OP_CFG_SET         0x1b3c\n#define MT6357_LDO_VLDO28_OP_CFG_CLR         0x1b3e\n#define MT6357_LDO_VLDO28_CON0_1             0x1b40\n#define MT6357_LDO_VLDO28_CON1               0x1b42\n#define MT6357_LDO_VLDO28_CON2               0x1b44\n#define MT6357_LDO_VLDO28_CON3               0x1b46\n#define MT6357_LDO_GOFF2_RSV_CON0            0x1b48\n#define MT6357_LDO_GOFF2_RSV_CON1            0x1b4a\n#define MT6357_LDO_GOFF3_DSN_ID              0x1b80\n#define MT6357_LDO_GOFF3_DSN_REV0            0x1b82\n#define MT6357_LDO_GOFF3_DSN_DBI             0x1b84\n#define MT6357_LDO_GOFF3_DSN_DXI             0x1b86\n#define MT6357_LDO_VCN28_CON0                0x1b88\n#define MT6357_LDO_VCN28_OP_EN               0x1b8a\n#define MT6357_LDO_VCN28_OP_EN_SET           0x1b8c\n#define MT6357_LDO_VCN28_OP_EN_CLR           0x1b8e\n#define MT6357_LDO_VCN28_OP_CFG              0x1b90\n#define MT6357_LDO_VCN28_OP_CFG_SET          0x1b92\n#define MT6357_LDO_VCN28_OP_CFG_CLR          0x1b94\n#define MT6357_LDO_VCN28_CON1                0x1b96\n#define MT6357_LDO_VCN28_CON2                0x1b98\n#define MT6357_LDO_VCN28_CON3                0x1b9a\n#define MT6357_VRTC_CON0                     0x1b9c\n#define MT6357_LDO_TREF_CON0                 0x1b9e\n#define MT6357_LDO_TREF_OP_EN                0x1ba0\n#define MT6357_LDO_TREF_OP_EN_SET            0x1ba2\n#define MT6357_LDO_TREF_OP_EN_CLR            0x1ba4\n#define MT6357_LDO_TREF_OP_CFG               0x1ba6\n#define MT6357_LDO_TREF_OP_CFG_SET           0x1ba8\n#define MT6357_LDO_TREF_OP_CFG_CLR           0x1baa\n#define MT6357_LDO_TREF_CON1                 0x1bac\n#define MT6357_LDO_GOFF3_RSV_CON0            0x1bae\n#define MT6357_LDO_GOFF3_RSV_CON1            0x1bb0\n#define MT6357_LDO_ANA0_DSN_ID               0x1c00\n#define MT6357_LDO_ANA0_DSN_REV0             0x1c02\n#define MT6357_LDO_ANA0_DSN_DBI              0x1c04\n#define MT6357_LDO_ANA0_DSN_DXI              0x1c06\n#define MT6357_VFE28_ANA_CON0                0x1c08\n#define MT6357_VFE28_ANA_CON1                0x1c0a\n#define MT6357_VCN28_ANA_CON0                0x1c0c\n#define MT6357_VCN28_ANA_CON1                0x1c0e\n#define MT6357_VAUD28_ANA_CON0               0x1c10\n#define MT6357_VAUD28_ANA_CON1               0x1c12\n#define MT6357_VAUX18_ANA_CON0               0x1c14\n#define MT6357_VAUX18_ANA_CON1               0x1c16\n#define MT6357_VXO22_ANA_CON0                0x1c18\n#define MT6357_VXO22_ANA_CON1                0x1c1a\n#define MT6357_VCN33_ANA_CON0                0x1c1c\n#define MT6357_VCN33_ANA_CON1                0x1c1e\n#define MT6357_VEMC_ANA_CON0                 0x1c20\n#define MT6357_VEMC_ANA_CON1                 0x1c22\n#define MT6357_VLDO28_ANA_CON0               0x1c24\n#define MT6357_VLDO28_ANA_CON1               0x1c26\n#define MT6357_VIO28_ANA_CON0                0x1c28\n#define MT6357_VIO28_ANA_CON1                0x1c2a\n#define MT6357_VIBR_ANA_CON0                 0x1c2c\n#define MT6357_VIBR_ANA_CON1                 0x1c2e\n#define MT6357_VSIM1_ANA_CON0                0x1c30\n#define MT6357_VSIM1_ANA_CON1                0x1c32\n#define MT6357_VSIM2_ANA_CON0                0x1c34\n#define MT6357_VSIM2_ANA_CON1                0x1c36\n#define MT6357_VMCH_ANA_CON0                 0x1c38\n#define MT6357_VMCH_ANA_CON1                 0x1c3a\n#define MT6357_VMC_ANA_CON0                  0x1c3c\n#define MT6357_VMC_ANA_CON1                  0x1c3e\n#define MT6357_VCAMIO_ANA_CON0               0x1c40\n#define MT6357_VCAMIO_ANA_CON1               0x1c42\n#define MT6357_VCN18_ANA_CON0                0x1c44\n#define MT6357_VCN18_ANA_CON1                0x1c46\n#define MT6357_VRF18_ANA_CON0                0x1c48\n#define MT6357_VRF18_ANA_CON1                0x1c4a\n#define MT6357_VIO18_ANA_CON0                0x1c4c\n#define MT6357_VIO18_ANA_CON1                0x1c4e\n#define MT6357_VDRAM_ANA_CON1                0x1c50\n#define MT6357_VRF12_ANA_CON0                0x1c52\n#define MT6357_VRF12_ANA_CON1                0x1c54\n#define MT6357_VSRAM_PROC_ANA_CON0           0x1c56\n#define MT6357_VSRAM_OTHERS_ANA_CON0         0x1c58\n#define MT6357_LDO_ANA0_ELR_NUM              0x1c5a\n#define MT6357_VFE28_ELR_0                   0x1c5c\n#define MT6357_VCN28_ELR_0                   0x1c5e\n#define MT6357_VAUD28_ELR_0                  0x1c60\n#define MT6357_VAUX18_ELR_0                  0x1c62\n#define MT6357_VXO22_ELR_0                   0x1c64\n#define MT6357_VCN33_ELR_0                   0x1c66\n#define MT6357_VEMC_ELR_0                    0x1c68\n#define MT6357_VLDO28_ELR_0                  0x1c6a\n#define MT6357_VIO28_ELR_0                   0x1c6c\n#define MT6357_VIBR_ELR_0                    0x1c6e\n#define MT6357_VSIM1_ELR_0                   0x1c70\n#define MT6357_VSIM2_ELR_0                   0x1c72\n#define MT6357_VMCH_ELR_0                    0x1c74\n#define MT6357_VMC_ELR_0                     0x1c76\n#define MT6357_VCAMIO_ELR_0                  0x1c78\n#define MT6357_VCN18_ELR_0                   0x1c7a\n#define MT6357_VRF18_ELR_0                   0x1c7c\n#define MT6357_LDO_ANA1_DSN_ID               0x1c80\n#define MT6357_LDO_ANA1_DSN_REV0             0x1c82\n#define MT6357_LDO_ANA1_DSN_DBI              0x1c84\n#define MT6357_LDO_ANA1_DSN_DXI              0x1c86\n#define MT6357_VUSB33_ANA_CON0               0x1c88\n#define MT6357_VUSB33_ANA_CON1               0x1c8a\n#define MT6357_VCAMA_ANA_CON0                0x1c8c\n#define MT6357_VCAMA_ANA_CON1                0x1c8e\n#define MT6357_VEFUSE_ANA_CON0               0x1c90\n#define MT6357_VEFUSE_ANA_CON1               0x1c92\n#define MT6357_VCAMD_ANA_CON0                0x1c94\n#define MT6357_VCAMD_ANA_CON1                0x1c96\n#define MT6357_LDO_ANA1_ELR_NUM              0x1c98\n#define MT6357_VUSB33_ELR_0                  0x1c9a\n#define MT6357_VCAMA_ELR_0                   0x1c9c\n#define MT6357_VEFUSE_ELR_0                  0x1c9e\n#define MT6357_VCAMD_ELR_0                   0x1ca0\n#define MT6357_VIO18_ELR_0                   0x1ca2\n#define MT6357_VDRAM_ELR_0                   0x1ca4\n#define MT6357_VRF12_ELR_0                   0x1ca6\n#define MT6357_VRTC_ELR_0                    0x1ca8\n#define MT6357_VDRAM_ELR_1                   0x1caa\n#define MT6357_VDRAM_ELR_2                   0x1cac\n#define MT6357_XPP_TOP_ID                    0x1e00\n#define MT6357_XPP_TOP_REV0                  0x1e02\n#define MT6357_XPP_TOP_DBI                   0x1e04\n#define MT6357_XPP_TOP_DXI                   0x1e06\n#define MT6357_XPP_TPM0                      0x1e08\n#define MT6357_XPP_TPM1                      0x1e0a\n#define MT6357_XPP_TOP_TEST_OUT              0x1e0c\n#define MT6357_XPP_TOP_TEST_CON0             0x1e0e\n#define MT6357_XPP_TOP_CKPDN_CON0            0x1e10\n#define MT6357_XPP_TOP_CKPDN_CON0_SET        0x1e12\n#define MT6357_XPP_TOP_CKPDN_CON0_CLR        0x1e14\n#define MT6357_XPP_TOP_CKSEL_CON0            0x1e16\n#define MT6357_XPP_TOP_CKSEL_CON0_SET        0x1e18\n#define MT6357_XPP_TOP_CKSEL_CON0_CLR        0x1e1a\n#define MT6357_XPP_TOP_RST_CON0              0x1e1c\n#define MT6357_XPP_TOP_RST_CON0_SET          0x1e1e\n#define MT6357_XPP_TOP_RST_CON0_CLR          0x1e20\n#define MT6357_XPP_TOP_RST_BANK_CON0         0x1e22\n#define MT6357_XPP_TOP_RST_BANK_CON0_SET     0x1e24\n#define MT6357_XPP_TOP_RST_BANK_CON0_CLR     0x1e26\n#define MT6357_DRIVER_BL_DSN_ID              0x1e80\n#define MT6357_DRIVER_BL_DSN_REV0            0x1e82\n#define MT6357_DRIVER_BL_DSN_DBI             0x1e84\n#define MT6357_DRIVER_BL_DSN_DXI             0x1e86\n#define MT6357_ISINK1_CON0                   0x1e88\n#define MT6357_ISINK1_CON1                   0x1e8a\n#define MT6357_ISINK1_CON2                   0x1e8c\n#define MT6357_ISINK1_CON3                   0x1e8e\n#define MT6357_ISINK_ANA1                    0x1e90\n#define MT6357_ISINK_PHASE_DLY               0x1e92\n#define MT6357_ISINK_SFSTR                   0x1e94\n#define MT6357_ISINK_EN_CTRL                 0x1e96\n#define MT6357_ISINK_MODE_CTRL               0x1e98\n#define MT6357_DRIVER_ANA_CON0               0x1e9a\n#define MT6357_ISINK_ANA_CON0                0x1e9c\n#define MT6357_ISINK_ANA_CON1                0x1e9e\n#define MT6357_DRIVER_BL_ELR_NUM             0x1ea0\n#define MT6357_DRIVER_BL_ELR_0               0x1ea2\n#define MT6357_DRIVER_CI_DSN_ID              0x1f00\n#define MT6357_DRIVER_CI_DSN_REV0            0x1f02\n#define MT6357_DRIVER_CI_DSN_DBI             0x1f04\n#define MT6357_DRIVER_CI_DSN_DXI             0x1f06\n#define MT6357_CHRIND_CON0                   0x1f08\n#define MT6357_CHRIND_CON1                   0x1f0a\n#define MT6357_CHRIND_CON2                   0x1f0c\n#define MT6357_CHRIND_CON3                   0x1f0e\n#define MT6357_CHRIND_CON4                   0x1f10\n#define MT6357_CHRIND_EN_CTRL                0x1f12\n#define MT6357_CHRIND_ANA_CON0               0x1f14\n#define MT6357_DRIVER_DL_DSN_ID              0x1f80\n#define MT6357_DRIVER_DL_DSN_REV0            0x1f82\n#define MT6357_DRIVER_DL_DSN_DBI             0x1f84\n#define MT6357_DRIVER_DL_DSN_DXI             0x1f86\n#define MT6357_ISINK2_CON0                   0x1f88\n#define MT6357_ISINK3_CON0                   0x1f8a\n#define MT6357_ISINK_EN_CTRL_SMPL            0x1f8c\n#define MT6357_AUD_TOP_ID                    0x2080\n#define MT6357_AUD_TOP_REV0                  0x2082\n#define MT6357_AUD_TOP_DBI                   0x2084\n#define MT6357_AUD_TOP_DXI                   0x2086\n#define MT6357_AUD_TOP_CKPDN_TPM0            0x2088\n#define MT6357_AUD_TOP_CKPDN_TPM1            0x208a\n#define MT6357_AUD_TOP_CKPDN_CON0            0x208c\n#define MT6357_AUD_TOP_CKPDN_CON0_SET        0x208e\n#define MT6357_AUD_TOP_CKPDN_CON0_CLR        0x2090\n#define MT6357_AUD_TOP_CKSEL_CON0            0x2092\n#define MT6357_AUD_TOP_CKSEL_CON0_SET        0x2094\n#define MT6357_AUD_TOP_CKSEL_CON0_CLR        0x2096\n#define MT6357_AUD_TOP_CKTST_CON0            0x2098\n#define MT6357_AUD_TOP_RST_CON0              0x209a\n#define MT6357_AUD_TOP_RST_CON0_SET          0x209c\n#define MT6357_AUD_TOP_RST_CON0_CLR          0x209e\n#define MT6357_AUD_TOP_RST_BANK_CON0         0x20a0\n#define MT6357_AUD_TOP_INT_CON0              0x20a2\n#define MT6357_AUD_TOP_INT_CON0_SET          0x20a4\n#define MT6357_AUD_TOP_INT_CON0_CLR          0x20a6\n#define MT6357_AUD_TOP_INT_MASK_CON0         0x20a8\n#define MT6357_AUD_TOP_INT_MASK_CON0_SET     0x20aa\n#define MT6357_AUD_TOP_INT_MASK_CON0_CLR     0x20ac\n#define MT6357_AUD_TOP_INT_STATUS0           0x20ae\n#define MT6357_AUD_TOP_INT_RAW_STATUS0       0x20b0\n#define MT6357_AUD_TOP_INT_MISC_CON0         0x20b2\n#define MT6357_AUDNCP_CLKDIV_CON0            0x20b4\n#define MT6357_AUDNCP_CLKDIV_CON1            0x20b6\n#define MT6357_AUDNCP_CLKDIV_CON2            0x20b8\n#define MT6357_AUDNCP_CLKDIV_CON3            0x20ba\n#define MT6357_AUDNCP_CLKDIV_CON4            0x20bc\n#define MT6357_AUD_TOP_MON_CON0              0x20be\n#define MT6357_AUDIO_DIG_DSN_ID              0x2100\n#define MT6357_AUDIO_DIG_DSN_REV0            0x2102\n#define MT6357_AUDIO_DIG_DSN_DBI             0x2104\n#define MT6357_AUDIO_DIG_DSN_DXI             0x2106\n#define MT6357_AFE_UL_DL_CON0                0x2108\n#define MT6357_AFE_DL_SRC2_CON0_L            0x210a\n#define MT6357_AFE_UL_SRC_CON0_H             0x210c\n#define MT6357_AFE_UL_SRC_CON0_L             0x210e\n#define MT6357_AFE_TOP_CON0                  0x2110\n#define MT6357_AUDIO_TOP_CON0                0x2112\n#define MT6357_AFE_MON_DEBUG0                0x2114\n#define MT6357_AFUNC_AUD_CON0                0x2116\n#define MT6357_AFUNC_AUD_CON1                0x2118\n#define MT6357_AFUNC_AUD_CON2                0x211a\n#define MT6357_AFUNC_AUD_CON3                0x211c\n#define MT6357_AFUNC_AUD_CON4                0x211e\n#define MT6357_AFUNC_AUD_CON5                0x2120\n#define MT6357_AFUNC_AUD_CON6                0x2122\n#define MT6357_AFUNC_AUD_MON0                0x2124\n#define MT6357_AUDRC_TUNE_MON0               0x2126\n#define MT6357_AFE_ADDA_MTKAIF_FIFO_CFG0     0x2128\n#define MT6357_AFE_ADDA_MTKAIF_FIFO_LOG_MON1 0x212a\n#define MT6357_AFE_ADDA_MTKAIF_MON0          0x212c\n#define MT6357_AFE_ADDA_MTKAIF_MON1          0x212e\n#define MT6357_AFE_ADDA_MTKAIF_MON2          0x2130\n#define MT6357_AFE_ADDA_MTKAIF_MON3          0x2132\n#define MT6357_AFE_ADDA_MTKAIF_CFG0          0x2134\n#define MT6357_AFE_ADDA_MTKAIF_RX_CFG0       0x2136\n#define MT6357_AFE_ADDA_MTKAIF_RX_CFG1       0x2138\n#define MT6357_AFE_ADDA_MTKAIF_RX_CFG2       0x213a\n#define MT6357_AFE_ADDA_MTKAIF_RX_CFG3       0x213c\n#define MT6357_AFE_ADDA_MTKAIF_TX_CFG1       0x213e\n#define MT6357_AFE_SGEN_CFG0                 0x2140\n#define MT6357_AFE_SGEN_CFG1                 0x2142\n#define MT6357_AFE_ADC_ASYNC_FIFO_CFG        0x2144\n#define MT6357_AFE_DCCLK_CFG0                0x2146\n#define MT6357_AFE_DCCLK_CFG1                0x2148\n#define MT6357_AUDIO_DIG_CFG                 0x214a\n#define MT6357_AFE_AUD_PAD_TOP               0x214c\n#define MT6357_AFE_AUD_PAD_TOP_MON           0x214e\n#define MT6357_AFE_AUD_PAD_TOP_MON1          0x2150\n#define MT6357_AUDENC_DSN_ID                 0x2180\n#define MT6357_AUDENC_DSN_REV0               0x2182\n#define MT6357_AUDENC_DSN_DBI                0x2184\n#define MT6357_AUDENC_DSN_FPI                0x2186\n#define MT6357_AUDENC_ANA_CON0               0x2188\n#define MT6357_AUDENC_ANA_CON1               0x218a\n#define MT6357_AUDENC_ANA_CON2               0x218c\n#define MT6357_AUDENC_ANA_CON3               0x218e\n#define MT6357_AUDENC_ANA_CON4               0x2190\n#define MT6357_AUDENC_ANA_CON5               0x2192\n#define MT6357_AUDENC_ANA_CON6               0x2194\n#define MT6357_AUDENC_ANA_CON7               0x2196\n#define MT6357_AUDENC_ANA_CON8               0x2198\n#define MT6357_AUDENC_ANA_CON9               0x219a\n#define MT6357_AUDENC_ANA_CON10              0x219c\n#define MT6357_AUDENC_ANA_CON11              0x219e\n#define MT6357_AUDDEC_DSN_ID                 0x2200\n#define MT6357_AUDDEC_DSN_REV0               0x2202\n#define MT6357_AUDDEC_DSN_DBI                0x2204\n#define MT6357_AUDDEC_DSN_FPI                0x2206\n#define MT6357_AUDDEC_ANA_CON0               0x2208\n#define MT6357_AUDDEC_ANA_CON1               0x220a\n#define MT6357_AUDDEC_ANA_CON2               0x220c\n#define MT6357_AUDDEC_ANA_CON3               0x220e\n#define MT6357_AUDDEC_ANA_CON4               0x2210\n#define MT6357_AUDDEC_ANA_CON5               0x2212\n#define MT6357_AUDDEC_ANA_CON6               0x2214\n#define MT6357_AUDDEC_ANA_CON7               0x2216\n#define MT6357_AUDDEC_ANA_CON8               0x2218\n#define MT6357_AUDDEC_ANA_CON9               0x221a\n#define MT6357_AUDDEC_ANA_CON10              0x221c\n#define MT6357_AUDDEC_ANA_CON11              0x221e\n#define MT6357_AUDDEC_ANA_CON12              0x2220\n#define MT6357_AUDDEC_ANA_CON13              0x2222\n#define MT6357_AUDDEC_ELR_NUM                0x2224\n#define MT6357_AUDDEC_ELR_0                  0x2226\n#define MT6357_AUDZCD_DSN_ID                 0x2280\n#define MT6357_AUDZCD_DSN_REV0               0x2282\n#define MT6357_AUDZCD_DSN_DBI                0x2284\n#define MT6357_AUDZCD_DSN_FPI                0x2286\n#define MT6357_ZCD_CON0                      0x2288\n#define MT6357_ZCD_CON1                      0x228a\n#define MT6357_ZCD_CON2                      0x228c\n#define MT6357_ZCD_CON3                      0x228e\n#define MT6357_ZCD_CON4                      0x2290\n#define MT6357_ZCD_CON5                      0x2292\n#define MT6357_ACCDET_DSN_DIG_ID             0x2300\n#define MT6357_ACCDET_DSN_DIG_REV0           0x2302\n#define MT6357_ACCDET_DSN_DBI                0x2304\n#define MT6357_ACCDET_DSN_FPI                0x2306\n#define MT6357_ACCDET_CON0                   0x2308\n#define MT6357_ACCDET_CON1                   0x230a\n#define MT6357_ACCDET_CON2                   0x230c\n#define MT6357_ACCDET_CON3                   0x230e\n#define MT6357_ACCDET_CON4                   0x2310\n#define MT6357_ACCDET_CON5                   0x2312\n#define MT6357_ACCDET_CON6                   0x2314\n#define MT6357_ACCDET_CON7                   0x2316\n#define MT6357_ACCDET_CON8                   0x2318\n#define MT6357_ACCDET_CON9                   0x231a\n#define MT6357_ACCDET_CON10                  0x231c\n#define MT6357_ACCDET_CON11                  0x231e\n#define MT6357_ACCDET_CON12                  0x2320\n#define MT6357_ACCDET_CON13                  0x2322\n#define MT6357_ACCDET_CON14                  0x2324\n#define MT6357_ACCDET_CON15                  0x2326\n#define MT6357_ACCDET_CON16                  0x2328\n#define MT6357_ACCDET_CON17                  0x232a\n#define MT6357_ACCDET_CON18                  0x232c\n#define MT6357_ACCDET_CON19                  0x232e\n#define MT6357_ACCDET_CON20                  0x2330\n#define MT6357_ACCDET_CON21                  0x2332\n#define MT6357_ACCDET_CON22                  0x2334\n#define MT6357_ACCDET_CON23                  0x2336\n#define MT6357_ACCDET_CON24                  0x2338\n#define MT6357_ACCDET_CON25                  0x233a\n#define MT6357_ACCDET_CON26                  0x233c\n#define MT6357_ACCDET_CON27                  0x233e\n#define MT6357_ACCDET_CON28                  0x2340\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}