###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad30.sjsuad.sjsu.edu)
#  Generated on:      Thu Nov  3 16:32:16 2016
#  Command:           timeDesign -preCTS -idealClock -pathReports -slackReports -numPaths 50 -prefix eth_core_preCTS -outDir timingReports
###############################################################
Path 1: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [29] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  5.062
= Slack Time                   -2.312
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |   -1.712 | 
     | \tx_core/axi_master /U624  | A ^ -> Y v                     | INVX2   | 0.021 | 0.042 |   0.642 |   -1.670 | 
     | \tx_core/axi_master /U623  | B v -> Y ^                     | NAND2X1 | 3.638 | 2.206 |   2.848 |    0.537 | 
     | \tx_core/axi_master /U412  | B ^ -> Y ^                     | OR2X2   | 0.201 | 0.886 |   3.734 |    1.423 | 
     | \tx_core/axi_master /U423  | A ^ -> Y v                     | INVX1   | 0.118 | 0.127 |   3.862 |    1.550 | 
     | \tx_core/axi_master /U421  | A v -> Y ^                     | INVX2   | 0.127 | 0.128 |   3.989 |    1.678 | 
     | \tx_core/axi_master /U23   | A ^ -> Y v                     | INVX2   | 0.732 | 0.525 |   4.515 |    2.203 | 
     | \tx_core/axi_master /U1251 | S v -> Y v                     | MUX2X1  | 0.129 | 0.302 |   4.817 |    2.506 | 
     | \tx_core/axi_master /U1252 | A v -> Y ^                     | INVX1   | 0.267 | 0.239 |   5.057 |    2.745 | 
     |                            | \memif_pdfifo1.f0_wdata [29] ^ |         | 0.267 | 0.005 |   5.062 |    2.750 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pcfifo1.f0_wdata [2] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]            (^) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  5.048
= Slack Time                   -2.298
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------------------------------+ 
     |         Instance          |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                               |         |       |       |  Time   |   Time   | 
     |---------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                           | \m_r_dch.RID [1] ^            |         | 0.000 |       |   0.600 |   -1.698 | 
     | \tx_core/axi_master /U624 | A ^ -> Y v                    | INVX2   | 0.021 | 0.042 |   0.642 |   -1.656 | 
     | \tx_core/axi_master /U623 | B v -> Y ^                    | NAND2X1 | 3.638 | 2.206 |   2.848 |    0.550 | 
     | \tx_core/axi_master /U445 | A ^ -> Y v                    | NOR2X1  | 0.958 | 1.040 |   3.889 |    1.591 | 
     | \tx_core/axi_master /U443 | A v -> Y ^                    | NAND2X1 | 0.252 | 0.374 |   4.262 |    1.965 | 
     | \tx_core/axi_master /U441 | A ^ -> Y v                    | INVX2   | 0.096 | 0.089 |   4.351 |    2.054 | 
     | \tx_core/axi_master /U65  | A v -> Y ^                    | OAI21X1 | 0.429 | 0.344 |   4.696 |    2.398 | 
     | \tx_core/axi_master /U64  | B ^ -> Y v                    | NOR2X1  | 0.296 | 0.339 |   5.035 |    2.737 | 
     |                           | \memif_pcfifo1.f0_wdata [2] v |         | 0.296 | 0.013 |   5.048 |    2.750 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [27] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  5.046
= Slack Time                   -2.296
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |   -1.696 | 
     | \tx_core/axi_master /U624  | A ^ -> Y v                     | INVX2   | 0.021 | 0.042 |   0.642 |   -1.654 | 
     | \tx_core/axi_master /U623  | B v -> Y ^                     | NAND2X1 | 3.638 | 2.206 |   2.848 |    0.552 | 
     | \tx_core/axi_master /U412  | B ^ -> Y ^                     | OR2X2   | 0.201 | 0.886 |   3.734 |    1.439 | 
     | \tx_core/axi_master /U423  | A ^ -> Y v                     | INVX1   | 0.118 | 0.127 |   3.862 |    1.566 | 
     | \tx_core/axi_master /U421  | A v -> Y ^                     | INVX2   | 0.127 | 0.128 |   3.989 |    1.694 | 
     | \tx_core/axi_master /U23   | A ^ -> Y v                     | INVX2   | 0.732 | 0.525 |   4.515 |    2.219 | 
     | \tx_core/axi_master /U1247 | S v -> Y v                     | MUX2X1  | 0.118 | 0.292 |   4.807 |    2.511 | 
     | \tx_core/axi_master /U1248 | A v -> Y ^                     | INVX1   | 0.266 | 0.234 |   5.041 |    2.745 | 
     |                            | \memif_pdfifo1.f0_wdata [27] ^ |         | 0.266 | 0.005 |   5.046 |    2.750 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [28] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  5.044
= Slack Time                   -2.294
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |   -1.694 | 
     | \tx_core/axi_master /U624  | A ^ -> Y v                     | INVX2   | 0.021 | 0.042 |   0.642 |   -1.652 | 
     | \tx_core/axi_master /U623  | B v -> Y ^                     | NAND2X1 | 3.638 | 2.206 |   2.848 |    0.554 | 
     | \tx_core/axi_master /U412  | B ^ -> Y ^                     | OR2X2   | 0.201 | 0.886 |   3.734 |    1.440 | 
     | \tx_core/axi_master /U423  | A ^ -> Y v                     | INVX1   | 0.118 | 0.127 |   3.862 |    1.568 | 
     | \tx_core/axi_master /U421  | A v -> Y ^                     | INVX2   | 0.127 | 0.128 |   3.989 |    1.695 | 
     | \tx_core/axi_master /U23   | A ^ -> Y v                     | INVX2   | 0.732 | 0.525 |   4.515 |    2.221 | 
     | \tx_core/axi_master /U1255 | S v -> Y v                     | MUX2X1  | 0.109 | 0.287 |   4.802 |    2.508 | 
     | \tx_core/axi_master /U1256 | A v -> Y ^                     | INVX1   | 0.273 | 0.230 |   5.032 |    2.738 | 
     |                            | \memif_pdfifo1.f0_wdata [28] ^ |         | 0.273 | 0.012 |   5.044 |    2.750 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [30] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  5.008
= Slack Time                   -2.258
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |   -1.658 | 
     | \tx_core/axi_master /U624  | A ^ -> Y v                     | INVX2   | 0.021 | 0.042 |   0.642 |   -1.616 | 
     | \tx_core/axi_master /U623  | B v -> Y ^                     | NAND2X1 | 3.638 | 2.206 |   2.848 |    0.590 | 
     | \tx_core/axi_master /U412  | B ^ -> Y ^                     | OR2X2   | 0.201 | 0.886 |   3.734 |    1.477 | 
     | \tx_core/axi_master /U423  | A ^ -> Y v                     | INVX1   | 0.118 | 0.127 |   3.862 |    1.604 | 
     | \tx_core/axi_master /U421  | A v -> Y ^                     | INVX2   | 0.127 | 0.128 |   3.989 |    1.732 | 
     | \tx_core/axi_master /U23   | A ^ -> Y v                     | INVX2   | 0.732 | 0.525 |   4.515 |    2.257 | 
     | \tx_core/axi_master /U1253 | S v -> Y v                     | MUX2X1  | 0.123 | 0.302 |   4.817 |    2.559 | 
     | \tx_core/axi_master /U1254 | A v -> Y ^                     | INVX1   | 0.199 | 0.184 |   5.001 |    2.743 | 
     |                            | \memif_pdfifo1.f0_wdata [30] ^ |         | 0.199 | 0.007 |   5.008 |    2.750 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [31] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  5.003
= Slack Time                   -2.253
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |   -1.653 | 
     | \tx_core/axi_master /U624  | A ^ -> Y v                     | INVX2   | 0.021 | 0.042 |   0.642 |   -1.611 | 
     | \tx_core/axi_master /U623  | B v -> Y ^                     | NAND2X1 | 3.638 | 2.206 |   2.848 |    0.595 | 
     | \tx_core/axi_master /U412  | B ^ -> Y ^                     | OR2X2   | 0.201 | 0.886 |   3.734 |    1.481 | 
     | \tx_core/axi_master /U423  | A ^ -> Y v                     | INVX1   | 0.118 | 0.127 |   3.862 |    1.609 | 
     | \tx_core/axi_master /U421  | A v -> Y ^                     | INVX2   | 0.127 | 0.128 |   3.989 |    1.736 | 
     | \tx_core/axi_master /U23   | A ^ -> Y v                     | INVX2   | 0.732 | 0.525 |   4.515 |    2.262 | 
     | \tx_core/axi_master /U1249 | S v -> Y v                     | MUX2X1  | 0.117 | 0.299 |   4.814 |    2.561 | 
     | \tx_core/axi_master /U1250 | A v -> Y ^                     | INVX1   | 0.199 | 0.182 |   4.996 |    2.743 | 
     |                            | \memif_pdfifo1.f0_wdata [31] ^ |         | 0.199 | 0.007 |   5.003 |    2.750 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [3] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]            (^) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.925
= Slack Time                   -2.175
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                               |         |       |       |  Time   |   Time   | 
     |----------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^            |         | 0.000 |       |   0.600 |   -1.575 | 
     | \tx_core/axi_master /U624  | A ^ -> Y v                    | INVX2   | 0.021 | 0.042 |   0.642 |   -1.533 | 
     | \tx_core/axi_master /U623  | B v -> Y ^                    | NAND2X1 | 3.638 | 2.206 |   2.848 |    0.673 | 
     | \tx_core/axi_master /U412  | B ^ -> Y ^                    | OR2X2   | 0.201 | 0.886 |   3.734 |    1.559 | 
     | \tx_core/axi_master /U423  | A ^ -> Y v                    | INVX1   | 0.118 | 0.127 |   3.862 |    1.686 | 
     | \tx_core/axi_master /U421  | A v -> Y ^                    | INVX2   | 0.127 | 0.128 |   3.989 |    1.814 | 
     | \tx_core/axi_master /U23   | A ^ -> Y v                    | INVX2   | 0.732 | 0.525 |   4.515 |    2.340 | 
     | \tx_core/axi_master /U1242 | S v -> Y v                    | MUX2X1  | 0.081 | 0.266 |   4.781 |    2.606 | 
     | \tx_core/axi_master /U1243 | A v -> Y ^                    | INVX1   | 0.156 | 0.142 |   4.923 |    2.748 | 
     |                            | \memif_pdfifo1.f0_wdata [3] ^ |         | 0.156 | 0.002 |   4.925 |    2.750 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [34] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.919
= Slack Time                   -2.169
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |   -1.569 | 
     | \tx_core/axi_master /U624  | A ^ -> Y v                     | INVX2   | 0.021 | 0.042 |   0.642 |   -1.527 | 
     | \tx_core/axi_master /U623  | B v -> Y ^                     | NAND2X1 | 3.638 | 2.206 |   2.848 |    0.679 | 
     | \tx_core/axi_master /U412  | B ^ -> Y ^                     | OR2X2   | 0.201 | 0.886 |   3.734 |    1.565 | 
     | \tx_core/axi_master /U423  | A ^ -> Y v                     | INVX1   | 0.118 | 0.127 |   3.862 |    1.693 | 
     | \tx_core/axi_master /U421  | A v -> Y ^                     | INVX2   | 0.127 | 0.128 |   3.989 |    1.820 | 
     | \tx_core/axi_master /U23   | A ^ -> Y v                     | INVX2   | 0.732 | 0.525 |   4.515 |    2.346 | 
     | \tx_core/axi_master /U2494 | S v -> Y v                     | MUX2X1  | 0.248 | 0.393 |   4.908 |    2.739 | 
     |                            | \memif_pdfifo1.f0_wdata [34] v |         | 0.248 | 0.011 |   4.919 |    2.750 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [38] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.910
= Slack Time                   -2.160
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |   -1.560 | 
     | \tx_core/axi_master /U624  | A ^ -> Y v                     | INVX2   | 0.021 | 0.042 |   0.642 |   -1.518 | 
     | \tx_core/axi_master /U623  | B v -> Y ^                     | NAND2X1 | 3.638 | 2.206 |   2.848 |    0.688 | 
     | \tx_core/axi_master /U412  | B ^ -> Y ^                     | OR2X2   | 0.201 | 0.886 |   3.734 |    1.575 | 
     | \tx_core/axi_master /U423  | A ^ -> Y v                     | INVX1   | 0.118 | 0.127 |   3.862 |    1.702 | 
     | \tx_core/axi_master /U421  | A v -> Y ^                     | INVX2   | 0.127 | 0.128 |   3.989 |    1.829 | 
     | \tx_core/axi_master /U23   | A ^ -> Y v                     | INVX2   | 0.732 | 0.525 |   4.515 |    2.355 | 
     | \tx_core/axi_master /U2506 | S v -> Y v                     | MUX2X1  | 0.237 | 0.387 |   4.902 |    2.742 | 
     |                            | \memif_pdfifo1.f0_wdata [38] v |         | 0.237 | 0.008 |   4.910 |    2.750 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [36] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.906
= Slack Time                   -2.156
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |   -1.556 | 
     | \tx_core/axi_master /U624  | A ^ -> Y v                     | INVX2   | 0.021 | 0.042 |   0.642 |   -1.514 | 
     | \tx_core/axi_master /U623  | B v -> Y ^                     | NAND2X1 | 3.638 | 2.206 |   2.848 |    0.693 | 
     | \tx_core/axi_master /U412  | B ^ -> Y ^                     | OR2X2   | 0.201 | 0.886 |   3.734 |    1.579 | 
     | \tx_core/axi_master /U423  | A ^ -> Y v                     | INVX1   | 0.118 | 0.127 |   3.862 |    1.706 | 
     | \tx_core/axi_master /U421  | A v -> Y ^                     | INVX2   | 0.127 | 0.128 |   3.989 |    1.834 | 
     | \tx_core/axi_master /U23   | A ^ -> Y v                     | INVX2   | 0.732 | 0.525 |   4.515 |    2.359 | 
     | \tx_core/axi_master /U2500 | S v -> Y v                     | MUX2X1  | 0.241 | 0.387 |   4.902 |    2.746 | 
     |                            | \memif_pdfifo1.f0_wdata [36] v |         | 0.241 | 0.004 |   4.906 |    2.750 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [50] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.905
= Slack Time                   -2.155
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |   -1.555 | 
     | \tx_core/axi_master /U624  | A ^ -> Y v                     | INVX2   | 0.021 | 0.042 |   0.642 |   -1.513 | 
     | \tx_core/axi_master /U623  | B v -> Y ^                     | NAND2X1 | 3.638 | 2.206 |   2.848 |    0.693 | 
     | \tx_core/axi_master /U412  | B ^ -> Y ^                     | OR2X2   | 0.201 | 0.886 |   3.734 |    1.579 | 
     | \tx_core/axi_master /U423  | A ^ -> Y v                     | INVX1   | 0.118 | 0.127 |   3.862 |    1.707 | 
     | \tx_core/axi_master /U421  | A v -> Y ^                     | INVX2   | 0.127 | 0.128 |   3.989 |    1.834 | 
     | \tx_core/axi_master /U23   | A ^ -> Y v                     | INVX2   | 0.732 | 0.525 |   4.515 |    2.360 | 
     | \tx_core/axi_master /U2542 | S v -> Y v                     | MUX2X1  | 0.250 | 0.386 |   4.901 |    2.746 | 
     |                            | \memif_pdfifo1.f0_wdata [50] v |         | 0.250 | 0.004 |   4.905 |    2.750 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [32] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.903
= Slack Time                   -2.153
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |   -1.553 | 
     | \tx_core/axi_master /U624  | A ^ -> Y v                     | INVX2   | 0.021 | 0.042 |   0.642 |   -1.511 | 
     | \tx_core/axi_master /U623  | B v -> Y ^                     | NAND2X1 | 3.638 | 2.206 |   2.848 |    0.695 | 
     | \tx_core/axi_master /U412  | B ^ -> Y ^                     | OR2X2   | 0.201 | 0.886 |   3.734 |    1.582 | 
     | \tx_core/axi_master /U423  | A ^ -> Y v                     | INVX1   | 0.118 | 0.127 |   3.862 |    1.709 | 
     | \tx_core/axi_master /U421  | A v -> Y ^                     | INVX2   | 0.127 | 0.128 |   3.989 |    1.837 | 
     | \tx_core/axi_master /U23   | A ^ -> Y v                     | INVX2   | 0.732 | 0.525 |   4.515 |    2.362 | 
     | \tx_core/axi_master /U2489 | S v -> Y v                     | MUX2X1  | 0.244 | 0.384 |   4.899 |    2.746 | 
     |                            | \memif_pdfifo1.f0_wdata [32] v |         | 0.244 | 0.004 |   4.903 |    2.750 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [33] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.900
= Slack Time                   -2.150
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |   -1.550 | 
     | \tx_core/axi_master /U624  | A ^ -> Y v                     | INVX2   | 0.021 | 0.042 |   0.642 |   -1.508 | 
     | \tx_core/axi_master /U623  | B v -> Y ^                     | NAND2X1 | 3.638 | 2.206 |   2.848 |    0.698 | 
     | \tx_core/axi_master /U412  | B ^ -> Y ^                     | OR2X2   | 0.201 | 0.886 |   3.734 |    1.584 | 
     | \tx_core/axi_master /U423  | A ^ -> Y v                     | INVX1   | 0.118 | 0.127 |   3.862 |    1.712 | 
     | \tx_core/axi_master /U421  | A v -> Y ^                     | INVX2   | 0.127 | 0.128 |   3.989 |    1.839 | 
     | \tx_core/axi_master /U23   | A ^ -> Y v                     | INVX2   | 0.732 | 0.525 |   4.515 |    2.365 | 
     | \tx_core/axi_master /U2491 | S v -> Y v                     | MUX2X1  | 0.244 | 0.382 |   4.896 |    2.746 | 
     |                            | \memif_pdfifo1.f0_wdata [33] v |         | 0.244 | 0.004 |   4.900 |    2.750 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [35] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.900
= Slack Time                   -2.150
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |   -1.550 | 
     | \tx_core/axi_master /U624  | A ^ -> Y v                     | INVX2   | 0.021 | 0.042 |   0.642 |   -1.508 | 
     | \tx_core/axi_master /U623  | B v -> Y ^                     | NAND2X1 | 3.638 | 2.206 |   2.848 |    0.698 | 
     | \tx_core/axi_master /U412  | B ^ -> Y ^                     | OR2X2   | 0.201 | 0.886 |   3.734 |    1.585 | 
     | \tx_core/axi_master /U423  | A ^ -> Y v                     | INVX1   | 0.118 | 0.127 |   3.862 |    1.712 | 
     | \tx_core/axi_master /U421  | A v -> Y ^                     | INVX2   | 0.127 | 0.128 |   3.989 |    1.839 | 
     | \tx_core/axi_master /U23   | A ^ -> Y v                     | INVX2   | 0.732 | 0.525 |   4.515 |    2.365 | 
     | \tx_core/axi_master /U2497 | S v -> Y v                     | MUX2X1  | 0.242 | 0.381 |   4.896 |    2.746 | 
     |                            | \memif_pdfifo1.f0_wdata [35] v |         | 0.242 | 0.004 |   4.900 |    2.750 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [37] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.897
= Slack Time                   -2.147
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |   -1.547 | 
     | \tx_core/axi_master /U624  | A ^ -> Y v                     | INVX2   | 0.021 | 0.042 |   0.642 |   -1.505 | 
     | \tx_core/axi_master /U623  | B v -> Y ^                     | NAND2X1 | 3.638 | 2.206 |   2.848 |    0.702 | 
     | \tx_core/axi_master /U412  | B ^ -> Y ^                     | OR2X2   | 0.201 | 0.886 |   3.734 |    1.588 | 
     | \tx_core/axi_master /U423  | A ^ -> Y v                     | INVX1   | 0.118 | 0.127 |   3.862 |    1.715 | 
     | \tx_core/axi_master /U421  | A v -> Y ^                     | INVX2   | 0.127 | 0.128 |   3.989 |    1.843 | 
     | \tx_core/axi_master /U23   | A ^ -> Y v                     | INVX2   | 0.732 | 0.525 |   4.515 |    2.368 | 
     | \tx_core/axi_master /U2503 | S v -> Y v                     | MUX2X1  | 0.239 | 0.378 |   4.893 |    2.747 | 
     |                            | \memif_pdfifo1.f0_wdata [37] v |         | 0.239 | 0.003 |   4.897 |    2.750 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [21] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.758
= Slack Time                   -2.008
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |   -1.408 | 
     | \tx_core/axi_master /U624  | A ^ -> Y v                     | INVX2   | 0.021 | 0.042 |   0.642 |   -1.366 | 
     | \tx_core/axi_master /U623  | B v -> Y ^                     | NAND2X1 | 3.638 | 2.206 |   2.848 |    0.840 | 
     | \tx_core/axi_master /U412  | B ^ -> Y ^                     | OR2X2   | 0.201 | 0.886 |   3.734 |    1.727 | 
     | \tx_core/axi_master /U22   | A ^ -> Y v                     | INVX4   | 0.693 | 0.469 |   4.203 |    2.195 | 
     | \tx_core/axi_master /U1355 | S v -> Y v                     | MUX2X1  | 0.101 | 0.315 |   4.518 |    2.510 | 
     | \tx_core/axi_master /U1356 | A v -> Y ^                     | INVX1   | 0.273 | 0.228 |   4.746 |    2.738 | 
     |                            | \memif_pdfifo1.f0_wdata [21] ^ |         | 0.273 | 0.012 |   4.758 |    2.750 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [23] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.756
= Slack Time                   -2.006
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |   -1.406 | 
     | \tx_core/axi_master /U624  | A ^ -> Y v                     | INVX2   | 0.021 | 0.042 |   0.642 |   -1.364 | 
     | \tx_core/axi_master /U623  | B v -> Y ^                     | NAND2X1 | 3.638 | 2.206 |   2.848 |    0.842 | 
     | \tx_core/axi_master /U412  | B ^ -> Y ^                     | OR2X2   | 0.201 | 0.886 |   3.734 |    1.728 | 
     | \tx_core/axi_master /U22   | A ^ -> Y v                     | INVX4   | 0.693 | 0.469 |   4.203 |    2.197 | 
     | \tx_core/axi_master /U1357 | S v -> Y v                     | MUX2X1  | 0.094 | 0.317 |   4.520 |    2.514 | 
     | \tx_core/axi_master /U1358 | A v -> Y ^                     | INVX1   | 0.272 | 0.225 |   4.745 |    2.738 | 
     |                            | \memif_pdfifo1.f0_wdata [23] ^ |         | 0.272 | 0.012 |   4.756 |    2.750 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [26] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.750
= Slack Time                   -2.000
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |   -1.400 | 
     | \tx_core/axi_master /U624  | A ^ -> Y v                     | INVX2   | 0.021 | 0.042 |   0.642 |   -1.358 | 
     | \tx_core/axi_master /U623  | B v -> Y ^                     | NAND2X1 | 3.638 | 2.206 |   2.848 |    0.848 | 
     | \tx_core/axi_master /U412  | B ^ -> Y ^                     | OR2X2   | 0.201 | 0.886 |   3.734 |    1.735 | 
     | \tx_core/axi_master /U22   | A ^ -> Y v                     | INVX4   | 0.693 | 0.469 |   4.203 |    2.203 | 
     | \tx_core/axi_master /U1367 | S v -> Y v                     | MUX2X1  | 0.115 | 0.302 |   4.505 |    2.505 | 
     | \tx_core/axi_master /U1368 | A v -> Y ^                     | INVX1   | 0.275 | 0.233 |   4.738 |    2.738 | 
     |                            | \memif_pdfifo1.f0_wdata [26] ^ |         | 0.275 | 0.012 |   4.750 |    2.750 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [24] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.737
= Slack Time                   -1.987
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |   -1.387 | 
     | \tx_core/axi_master /U624  | A ^ -> Y v                     | INVX2   | 0.021 | 0.042 |   0.642 |   -1.346 | 
     | \tx_core/axi_master /U623  | B v -> Y ^                     | NAND2X1 | 3.638 | 2.206 |   2.848 |    0.861 | 
     | \tx_core/axi_master /U412  | B ^ -> Y ^                     | OR2X2   | 0.201 | 0.886 |   3.734 |    1.747 | 
     | \tx_core/axi_master /U22   | A ^ -> Y v                     | INVX4   | 0.693 | 0.469 |   4.203 |    2.216 | 
     | \tx_core/axi_master /U1369 | S v -> Y v                     | MUX2X1  | 0.102 | 0.304 |   4.507 |    2.520 | 
     | \tx_core/axi_master /U1370 | A v -> Y ^                     | INVX1   | 0.261 | 0.225 |   4.733 |    2.745 | 
     |                            | \memif_pdfifo1.f0_wdata [24] ^ |         | 0.261 | 0.005 |   4.737 |    2.750 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [18] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.729
= Slack Time                   -1.979
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |   -1.379 | 
     | \tx_core/axi_master /U624  | A ^ -> Y v                     | INVX2   | 0.021 | 0.042 |   0.642 |   -1.337 | 
     | \tx_core/axi_master /U623  | B v -> Y ^                     | NAND2X1 | 3.638 | 2.206 |   2.848 |    0.869 | 
     | \tx_core/axi_master /U412  | B ^ -> Y ^                     | OR2X2   | 0.201 | 0.886 |   3.734 |    1.755 | 
     | \tx_core/axi_master /U22   | A ^ -> Y v                     | INVX4   | 0.693 | 0.469 |   4.203 |    2.224 | 
     | \tx_core/axi_master /U1363 | S v -> Y v                     | MUX2X1  | 0.094 | 0.298 |   4.501 |    2.522 | 
     | \tx_core/axi_master /U1364 | A v -> Y ^                     | INVX1   | 0.267 | 0.223 |   4.724 |    2.745 | 
     |                            | \memif_pdfifo1.f0_wdata [18] ^ |         | 0.267 | 0.005 |   4.729 |    2.750 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [22] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.713
= Slack Time                   -1.963
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |   -1.363 | 
     | \tx_core/axi_master /U624  | A ^ -> Y v                     | INVX2   | 0.021 | 0.042 |   0.642 |   -1.321 | 
     | \tx_core/axi_master /U623  | B v -> Y ^                     | NAND2X1 | 3.638 | 2.206 |   2.848 |    0.885 | 
     | \tx_core/axi_master /U412  | B ^ -> Y ^                     | OR2X2   | 0.201 | 0.886 |   3.734 |    1.771 | 
     | \tx_core/axi_master /U22   | A ^ -> Y v                     | INVX4   | 0.693 | 0.469 |   4.203 |    2.240 | 
     | \tx_core/axi_master /U1361 | S v -> Y v                     | MUX2X1  | 0.102 | 0.321 |   4.524 |    2.561 | 
     | \tx_core/axi_master /U1362 | A v -> Y ^                     | INVX1   | 0.206 | 0.182 |   4.706 |    2.743 | 
     |                            | \memif_pdfifo1.f0_wdata [22] ^ |         | 0.206 | 0.007 |   4.713 |    2.750 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [25] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.713
= Slack Time                   -1.963
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |   -1.363 | 
     | \tx_core/axi_master /U624  | A ^ -> Y v                     | INVX2   | 0.021 | 0.042 |   0.642 |   -1.321 | 
     | \tx_core/axi_master /U623  | B v -> Y ^                     | NAND2X1 | 3.638 | 2.206 |   2.848 |    0.885 | 
     | \tx_core/axi_master /U412  | B ^ -> Y ^                     | OR2X2   | 0.201 | 0.886 |   3.734 |    1.772 | 
     | \tx_core/axi_master /U22   | A ^ -> Y v                     | INVX4   | 0.693 | 0.469 |   4.203 |    2.240 | 
     | \tx_core/axi_master /U1365 | S v -> Y v                     | MUX2X1  | 0.119 | 0.313 |   4.516 |    2.554 | 
     | \tx_core/axi_master /U1366 | A v -> Y ^                     | INVX1   | 0.208 | 0.189 |   4.706 |    2.743 | 
     |                            | \memif_pdfifo1.f0_wdata [25] ^ |         | 0.208 | 0.007 |   4.713 |    2.750 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [19] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.712
= Slack Time                   -1.962
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |   -1.362 | 
     | \tx_core/axi_master /U624  | A ^ -> Y v                     | INVX2   | 0.021 | 0.042 |   0.642 |   -1.320 | 
     | \tx_core/axi_master /U623  | B v -> Y ^                     | NAND2X1 | 3.638 | 2.206 |   2.848 |    0.886 | 
     | \tx_core/axi_master /U412  | B ^ -> Y ^                     | OR2X2   | 0.201 | 0.886 |   3.734 |    1.772 | 
     | \tx_core/axi_master /U22   | A ^ -> Y v                     | INVX4   | 0.693 | 0.469 |   4.203 |    2.241 | 
     | \tx_core/axi_master /U1351 | S v -> Y v                     | MUX2X1  | 0.101 | 0.321 |   4.524 |    2.562 | 
     | \tx_core/axi_master /U1352 | A v -> Y ^                     | INVX1   | 0.205 | 0.181 |   4.705 |    2.743 | 
     |                            | \memif_pdfifo1.f0_wdata [19] ^ |         | 0.205 | 0.007 |   4.712 |    2.750 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pcfifo1.f0_wdata [1] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]            (^) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.710
= Slack Time                   -1.960
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +----------------------------------------------------------------------------------------------------------+ 
     |         Instance          |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                               |         |       |       |  Time   |   Time   | 
     |---------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                           | \m_r_dch.RID [1] ^            |         | 0.000 |       |   0.600 |   -1.360 | 
     | \tx_core/axi_master /U624 | A ^ -> Y v                    | INVX2   | 0.021 | 0.042 |   0.642 |   -1.318 | 
     | \tx_core/axi_master /U623 | B v -> Y ^                    | NAND2X1 | 3.638 | 2.206 |   2.848 |    0.888 | 
     | \tx_core/axi_master /U445 | A ^ -> Y v                    | NOR2X1  | 0.958 | 1.040 |   3.889 |    1.929 | 
     | \tx_core/axi_master /U443 | A v -> Y ^                    | NAND2X1 | 0.252 | 0.374 |   4.262 |    2.302 | 
     | \tx_core/axi_master /U441 | A ^ -> Y v                    | INVX2   | 0.096 | 0.089 |   4.351 |    2.391 | 
     | \tx_core/axi_master /U65  | A v -> Y ^                    | OAI21X1 | 0.429 | 0.344 |   4.696 |    2.736 | 
     |                           | \memif_pcfifo1.f0_wdata [1] ^ |         | 0.429 | 0.014 |   4.710 |    2.750 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [20] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.710
= Slack Time                   -1.960
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |   -1.360 | 
     | \tx_core/axi_master /U624  | A ^ -> Y v                     | INVX2   | 0.021 | 0.042 |   0.642 |   -1.318 | 
     | \tx_core/axi_master /U623  | B v -> Y ^                     | NAND2X1 | 3.638 | 2.206 |   2.848 |    0.889 | 
     | \tx_core/axi_master /U412  | B ^ -> Y ^                     | OR2X2   | 0.201 | 0.886 |   3.734 |    1.775 | 
     | \tx_core/axi_master /U22   | A ^ -> Y v                     | INVX4   | 0.693 | 0.469 |   4.203 |    2.243 | 
     | \tx_core/axi_master /U1349 | S v -> Y v                     | MUX2X1  | 0.100 | 0.323 |   4.526 |    2.566 | 
     | \tx_core/axi_master /U1350 | A v -> Y ^                     | INVX1   | 0.200 | 0.177 |   4.703 |    2.743 | 
     |                            | \memif_pdfifo1.f0_wdata [20] ^ |         | 0.200 | 0.007 |   4.710 |    2.750 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [16] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.708
= Slack Time                   -1.958
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |   -1.358 | 
     | \tx_core/axi_master /U624  | A ^ -> Y v                     | INVX2   | 0.021 | 0.042 |   0.642 |   -1.316 | 
     | \tx_core/axi_master /U623  | B v -> Y ^                     | NAND2X1 | 3.638 | 2.206 |   2.848 |    0.890 | 
     | \tx_core/axi_master /U412  | B ^ -> Y ^                     | OR2X2   | 0.201 | 0.886 |   3.734 |    1.777 | 
     | \tx_core/axi_master /U22   | A ^ -> Y v                     | INVX4   | 0.693 | 0.469 |   4.203 |    2.245 | 
     | \tx_core/axi_master /U1359 | S v -> Y v                     | MUX2X1  | 0.099 | 0.318 |   4.521 |    2.563 | 
     | \tx_core/axi_master /U1360 | A v -> Y ^                     | INVX1   | 0.205 | 0.180 |   4.701 |    2.743 | 
     |                            | \memif_pdfifo1.f0_wdata [16] ^ |         | 0.205 | 0.007 |   4.708 |    2.750 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [17] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.707
= Slack Time                   -1.957
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |   -1.357 | 
     | \tx_core/axi_master /U624  | A ^ -> Y v                     | INVX2   | 0.021 | 0.042 |   0.642 |   -1.315 | 
     | \tx_core/axi_master /U623  | B v -> Y ^                     | NAND2X1 | 3.638 | 2.206 |   2.848 |    0.891 | 
     | \tx_core/axi_master /U412  | B ^ -> Y ^                     | OR2X2   | 0.201 | 0.886 |   3.734 |    1.778 | 
     | \tx_core/axi_master /U22   | A ^ -> Y v                     | INVX4   | 0.693 | 0.469 |   4.203 |    2.246 | 
     | \tx_core/axi_master /U1353 | S v -> Y v                     | MUX2X1  | 0.098 | 0.317 |   4.520 |    2.563 | 
     | \tx_core/axi_master /U1354 | A v -> Y ^                     | INVX1   | 0.205 | 0.180 |   4.700 |    2.743 | 
     |                            | \memif_pdfifo1.f0_wdata [17] ^ |         | 0.205 | 0.007 |   4.707 |    2.750 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [8] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]            (^) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.661
= Slack Time                   -1.911
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                               |         |       |       |  Time   |   Time   | 
     |----------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^            |         | 0.000 |       |   0.600 |   -1.311 | 
     | \tx_core/axi_master /U624  | A ^ -> Y v                    | INVX2   | 0.021 | 0.042 |   0.642 |   -1.269 | 
     | \tx_core/axi_master /U623  | B v -> Y ^                    | NAND2X1 | 3.638 | 2.206 |   2.848 |    0.938 | 
     | \tx_core/axi_master /U412  | B ^ -> Y ^                    | OR2X2   | 0.201 | 0.886 |   3.734 |    1.824 | 
     | \tx_core/axi_master /U22   | A ^ -> Y v                    | INVX4   | 0.693 | 0.469 |   4.203 |    2.292 | 
     | \tx_core/axi_master /U1339 | S v -> Y v                    | MUX2X1  | 0.090 | 0.272 |   4.475 |    2.565 | 
     | \tx_core/axi_master /U1340 | A v -> Y ^                    | INVX1   | 0.207 | 0.178 |   4.654 |    2.743 | 
     |                            | \memif_pdfifo1.f0_wdata [8] ^ |         | 0.207 | 0.007 |   4.661 |    2.750 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [59] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.654
= Slack Time                   -1.904
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |   -1.304 | 
     | \tx_core/axi_master /U624  | A ^ -> Y v                     | INVX2   | 0.021 | 0.042 |   0.642 |   -1.262 | 
     | \tx_core/axi_master /U623  | B v -> Y ^                     | NAND2X1 | 3.638 | 2.206 |   2.848 |    0.944 | 
     | \tx_core/axi_master /U412  | B ^ -> Y ^                     | OR2X2   | 0.201 | 0.886 |   3.734 |    1.831 | 
     | \tx_core/axi_master /U22   | A ^ -> Y v                     | INVX4   | 0.693 | 0.469 |   4.203 |    2.299 | 
     | \tx_core/axi_master /U2569 | S v -> Y v                     | MUX2X1  | 0.254 | 0.442 |   4.645 |    2.741 | 
     |                            | \memif_pdfifo1.f0_wdata [59] v |         | 0.254 | 0.009 |   4.654 |    2.750 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [13] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.653
= Slack Time                   -1.903
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |   -1.303 | 
     | \tx_core/axi_master /U624  | A ^ -> Y v                     | INVX2   | 0.021 | 0.042 |   0.642 |   -1.261 | 
     | \tx_core/axi_master /U623  | B v -> Y ^                     | NAND2X1 | 3.638 | 2.206 |   2.848 |    0.945 | 
     | \tx_core/axi_master /U412  | B ^ -> Y ^                     | OR2X2   | 0.201 | 0.886 |   3.734 |    1.832 | 
     | \tx_core/axi_master /U22   | A ^ -> Y v                     | INVX4   | 0.693 | 0.469 |   4.203 |    2.300 | 
     | \tx_core/axi_master /U1335 | S v -> Y v                     | MUX2X1  | 0.088 | 0.262 |   4.465 |    2.562 | 
     | \tx_core/axi_master /U1336 | A v -> Y ^                     | INVX1   | 0.212 | 0.181 |   4.646 |    2.743 | 
     |                            | \memif_pdfifo1.f0_wdata [13] ^ |         | 0.212 | 0.007 |   4.653 |    2.750 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [54] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.653
= Slack Time                   -1.903
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |   -1.303 | 
     | \tx_core/axi_master /U624  | A ^ -> Y v                     | INVX2   | 0.021 | 0.042 |   0.642 |   -1.261 | 
     | \tx_core/axi_master /U623  | B v -> Y ^                     | NAND2X1 | 3.638 | 2.206 |   2.848 |    0.945 | 
     | \tx_core/axi_master /U412  | B ^ -> Y ^                     | OR2X2   | 0.201 | 0.886 |   3.734 |    1.832 | 
     | \tx_core/axi_master /U22   | A ^ -> Y v                     | INVX4   | 0.693 | 0.469 |   4.203 |    2.300 | 
     | \tx_core/axi_master /U2554 | S v -> Y v                     | MUX2X1  | 0.254 | 0.441 |   4.644 |    2.741 | 
     |                            | \memif_pdfifo1.f0_wdata [54] v |         | 0.254 | 0.009 |   4.653 |    2.750 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [58] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.651
= Slack Time                   -1.901
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |   -1.301 | 
     | \tx_core/axi_master /U624  | A ^ -> Y v                     | INVX2   | 0.021 | 0.042 |   0.642 |   -1.259 | 
     | \tx_core/axi_master /U623  | B v -> Y ^                     | NAND2X1 | 3.638 | 2.206 |   2.848 |    0.947 | 
     | \tx_core/axi_master /U412  | B ^ -> Y ^                     | OR2X2   | 0.201 | 0.886 |   3.734 |    1.833 | 
     | \tx_core/axi_master /U22   | A ^ -> Y v                     | INVX4   | 0.693 | 0.469 |   4.203 |    2.302 | 
     | \tx_core/axi_master /U2566 | S v -> Y v                     | MUX2X1  | 0.248 | 0.438 |   4.641 |    2.740 | 
     |                            | \memif_pdfifo1.f0_wdata [58] v |         | 0.248 | 0.010 |   4.651 |    2.750 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [55] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.650
= Slack Time                   -1.900
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |   -1.300 | 
     | \tx_core/axi_master /U624  | A ^ -> Y v                     | INVX2   | 0.021 | 0.042 |   0.642 |   -1.258 | 
     | \tx_core/axi_master /U623  | B v -> Y ^                     | NAND2X1 | 3.638 | 2.206 |   2.848 |    0.948 | 
     | \tx_core/axi_master /U412  | B ^ -> Y ^                     | OR2X2   | 0.201 | 0.886 |   3.734 |    1.834 | 
     | \tx_core/axi_master /U22   | A ^ -> Y v                     | INVX4   | 0.693 | 0.469 |   4.203 |    2.303 | 
     | \tx_core/axi_master /U2557 | S v -> Y v                     | MUX2X1  | 0.254 | 0.439 |   4.642 |    2.741 | 
     |                            | \memif_pdfifo1.f0_wdata [55] v |         | 0.254 | 0.009 |   4.650 |    2.750 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [62] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.650
= Slack Time                   -1.900
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |   -1.300 | 
     | \tx_core/axi_master /U624  | A ^ -> Y v                     | INVX2   | 0.021 | 0.042 |   0.642 |   -1.258 | 
     | \tx_core/axi_master /U623  | B v -> Y ^                     | NAND2X1 | 3.638 | 2.206 |   2.848 |    0.948 | 
     | \tx_core/axi_master /U412  | B ^ -> Y ^                     | OR2X2   | 0.201 | 0.886 |   3.734 |    1.834 | 
     | \tx_core/axi_master /U22   | A ^ -> Y v                     | INVX4   | 0.693 | 0.469 |   4.203 |    2.303 | 
     | \tx_core/axi_master /U2578 | S v -> Y v                     | MUX2X1  | 0.251 | 0.439 |   4.642 |    2.742 | 
     |                            | \memif_pdfifo1.f0_wdata [62] v |         | 0.251 | 0.008 |   4.650 |    2.750 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [63] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.650
= Slack Time                   -1.900
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |   -1.300 | 
     | \tx_core/axi_master /U624  | A ^ -> Y v                     | INVX2   | 0.021 | 0.042 |   0.642 |   -1.258 | 
     | \tx_core/axi_master /U623  | B v -> Y ^                     | NAND2X1 | 3.638 | 2.206 |   2.848 |    0.948 | 
     | \tx_core/axi_master /U412  | B ^ -> Y ^                     | OR2X2   | 0.201 | 0.886 |   3.734 |    1.834 | 
     | \tx_core/axi_master /U22   | A ^ -> Y v                     | INVX4   | 0.693 | 0.469 |   4.203 |    2.303 | 
     | \tx_core/axi_master /U2581 | S v -> Y v                     | MUX2X1  | 0.252 | 0.438 |   4.641 |    2.741 | 
     |                            | \memif_pdfifo1.f0_wdata [63] v |         | 0.252 | 0.009 |   4.650 |    2.750 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [41] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.650
= Slack Time                   -1.900
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |   -1.300 | 
     | \tx_core/axi_master /U624  | A ^ -> Y v                     | INVX2   | 0.021 | 0.042 |   0.642 |   -1.258 | 
     | \tx_core/axi_master /U623  | B v -> Y ^                     | NAND2X1 | 3.638 | 2.206 |   2.848 |    0.948 | 
     | \tx_core/axi_master /U412  | B ^ -> Y ^                     | OR2X2   | 0.201 | 0.886 |   3.734 |    1.835 | 
     | \tx_core/axi_master /U22   | A ^ -> Y v                     | INVX4   | 0.693 | 0.469 |   4.203 |    2.303 | 
     | \tx_core/axi_master /U2515 | S v -> Y v                     | MUX2X1  | 0.259 | 0.437 |   4.640 |    2.740 | 
     |                            | \memif_pdfifo1.f0_wdata [41] v |         | 0.259 | 0.010 |   4.650 |    2.750 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [15] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.649
= Slack Time                   -1.899
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |   -1.299 | 
     | \tx_core/axi_master /U624  | A ^ -> Y v                     | INVX2   | 0.021 | 0.042 |   0.642 |   -1.257 | 
     | \tx_core/axi_master /U623  | B v -> Y ^                     | NAND2X1 | 3.638 | 2.206 |   2.848 |    0.949 | 
     | \tx_core/axi_master /U412  | B ^ -> Y ^                     | OR2X2   | 0.201 | 0.886 |   3.734 |    1.835 | 
     | \tx_core/axi_master /U22   | A ^ -> Y v                     | INVX4   | 0.693 | 0.469 |   4.203 |    2.304 | 
     | \tx_core/axi_master /U1347 | S v -> Y v                     | MUX2X1  | 0.080 | 0.251 |   4.454 |    2.554 | 
     | \tx_core/axi_master /U1348 | A v -> Y ^                     | INVX1   | 0.225 | 0.187 |   4.641 |    2.742 | 
     |                            | \memif_pdfifo1.f0_wdata [15] ^ |         | 0.225 | 0.008 |   4.649 |    2.750 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [6] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]            (^) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.649
= Slack Time                   -1.899
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                               |         |       |       |  Time   |   Time   | 
     |----------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^            |         | 0.000 |       |   0.600 |   -1.299 | 
     | \tx_core/axi_master /U624  | A ^ -> Y v                    | INVX2   | 0.021 | 0.042 |   0.642 |   -1.257 | 
     | \tx_core/axi_master /U623  | B v -> Y ^                    | NAND2X1 | 3.638 | 2.206 |   2.848 |    0.949 | 
     | \tx_core/axi_master /U412  | B ^ -> Y ^                    | OR2X2   | 0.201 | 0.886 |   3.734 |    1.835 | 
     | \tx_core/axi_master /U22   | A ^ -> Y v                    | INVX4   | 0.693 | 0.469 |   4.203 |    2.304 | 
     | \tx_core/axi_master /U1329 | S v -> Y v                    | MUX2X1  | 0.079 | 0.275 |   4.478 |    2.579 | 
     | \tx_core/axi_master /U1330 | A v -> Y ^                    | INVX1   | 0.192 | 0.165 |   4.643 |    2.744 | 
     |                            | \memif_pdfifo1.f0_wdata [6] ^ |         | 0.192 | 0.006 |   4.649 |    2.750 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [39] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.649
= Slack Time                   -1.899
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |   -1.299 | 
     | \tx_core/axi_master /U624  | A ^ -> Y v                     | INVX2   | 0.021 | 0.042 |   0.642 |   -1.257 | 
     | \tx_core/axi_master /U623  | B v -> Y ^                     | NAND2X1 | 3.638 | 2.206 |   2.848 |    0.949 | 
     | \tx_core/axi_master /U412  | B ^ -> Y ^                     | OR2X2   | 0.201 | 0.886 |   3.734 |    1.835 | 
     | \tx_core/axi_master /U22   | A ^ -> Y v                     | INVX4   | 0.693 | 0.469 |   4.203 |    2.304 | 
     | \tx_core/axi_master /U2509 | S v -> Y v                     | MUX2X1  | 0.249 | 0.438 |   4.641 |    2.742 | 
     |                            | \memif_pdfifo1.f0_wdata [39] v |         | 0.249 | 0.008 |   4.649 |    2.750 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [47] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.648
= Slack Time                   -1.898
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |   -1.299 | 
     | \tx_core/axi_master /U624  | A ^ -> Y v                     | INVX2   | 0.021 | 0.042 |   0.642 |   -1.257 | 
     | \tx_core/axi_master /U623  | B v -> Y ^                     | NAND2X1 | 3.638 | 2.206 |   2.848 |    0.950 | 
     | \tx_core/axi_master /U412  | B ^ -> Y ^                     | OR2X2   | 0.201 | 0.886 |   3.734 |    1.836 | 
     | \tx_core/axi_master /U22   | A ^ -> Y v                     | INVX4   | 0.693 | 0.469 |   4.203 |    2.305 | 
     | \tx_core/axi_master /U2533 | S v -> Y v                     | MUX2X1  | 0.248 | 0.435 |   4.638 |    2.740 | 
     |                            | \memif_pdfifo1.f0_wdata [47] v |         | 0.248 | 0.010 |   4.648 |    2.750 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [53] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.648
= Slack Time                   -1.898
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |   -1.298 | 
     | \tx_core/axi_master /U624  | A ^ -> Y v                     | INVX2   | 0.021 | 0.042 |   0.642 |   -1.257 | 
     | \tx_core/axi_master /U623  | B v -> Y ^                     | NAND2X1 | 3.638 | 2.206 |   2.848 |    0.950 | 
     | \tx_core/axi_master /U412  | B ^ -> Y ^                     | OR2X2   | 0.201 | 0.886 |   3.734 |    1.836 | 
     | \tx_core/axi_master /U22   | A ^ -> Y v                     | INVX4   | 0.693 | 0.469 |   4.203 |    2.305 | 
     | \tx_core/axi_master /U2551 | S v -> Y v                     | MUX2X1  | 0.253 | 0.437 |   4.640 |    2.742 | 
     |                            | \memif_pdfifo1.f0_wdata [53] v |         | 0.253 | 0.008 |   4.648 |    2.750 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [57] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.648
= Slack Time                   -1.898
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |   -1.298 | 
     | \tx_core/axi_master /U624  | A ^ -> Y v                     | INVX2   | 0.021 | 0.042 |   0.642 |   -1.256 | 
     | \tx_core/axi_master /U623  | B v -> Y ^                     | NAND2X1 | 3.638 | 2.206 |   2.848 |    0.950 | 
     | \tx_core/axi_master /U412  | B ^ -> Y ^                     | OR2X2   | 0.201 | 0.886 |   3.734 |    1.837 | 
     | \tx_core/axi_master /U22   | A ^ -> Y v                     | INVX4   | 0.693 | 0.469 |   4.203 |    2.305 | 
     | \tx_core/axi_master /U2563 | S v -> Y v                     | MUX2X1  | 0.260 | 0.435 |   4.638 |    2.740 | 
     |                            | \memif_pdfifo1.f0_wdata [57] v |         | 0.260 | 0.010 |   4.648 |    2.750 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [10] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.647
= Slack Time                   -1.897
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |   -1.297 | 
     | \tx_core/axi_master /U624  | A ^ -> Y v                     | INVX2   | 0.021 | 0.042 |   0.642 |   -1.255 | 
     | \tx_core/axi_master /U623  | B v -> Y ^                     | NAND2X1 | 3.638 | 2.206 |   2.848 |    0.951 | 
     | \tx_core/axi_master /U412  | B ^ -> Y ^                     | OR2X2   | 0.201 | 0.886 |   3.734 |    1.837 | 
     | \tx_core/axi_master /U22   | A ^ -> Y v                     | INVX4   | 0.693 | 0.469 |   4.203 |    2.306 | 
     | \tx_core/axi_master /U1345 | S v -> Y v                     | MUX2X1  | 0.082 | 0.263 |   4.466 |    2.569 | 
     | \tx_core/axi_master /U1346 | A v -> Y ^                     | INVX1   | 0.206 | 0.175 |   4.640 |    2.743 | 
     |                            | \memif_pdfifo1.f0_wdata [10] ^ |         | 0.206 | 0.007 |   4.647 |    2.750 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [49] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.647
= Slack Time                   -1.897
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |   -1.297 | 
     | \tx_core/axi_master /U624  | A ^ -> Y v                     | INVX2   | 0.021 | 0.042 |   0.642 |   -1.255 | 
     | \tx_core/axi_master /U623  | B v -> Y ^                     | NAND2X1 | 3.638 | 2.206 |   2.848 |    0.952 | 
     | \tx_core/axi_master /U412  | B ^ -> Y ^                     | OR2X2   | 0.201 | 0.886 |   3.734 |    1.838 | 
     | \tx_core/axi_master /U22   | A ^ -> Y v                     | INVX4   | 0.693 | 0.469 |   4.203 |    2.306 | 
     | \tx_core/axi_master /U2539 | S v -> Y v                     | MUX2X1  | 0.247 | 0.440 |   4.643 |    2.746 | 
     |                            | \memif_pdfifo1.f0_wdata [49] v |         | 0.247 | 0.004 |   4.647 |    2.750 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [52] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.646
= Slack Time                   -1.896
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |   -1.296 | 
     | \tx_core/axi_master /U624  | A ^ -> Y v                     | INVX2   | 0.021 | 0.042 |   0.642 |   -1.254 | 
     | \tx_core/axi_master /U623  | B v -> Y ^                     | NAND2X1 | 3.638 | 2.206 |   2.848 |    0.952 | 
     | \tx_core/axi_master /U412  | B ^ -> Y ^                     | OR2X2   | 0.201 | 0.886 |   3.734 |    1.838 | 
     | \tx_core/axi_master /U22   | A ^ -> Y v                     | INVX4   | 0.693 | 0.469 |   4.203 |    2.307 | 
     | \tx_core/axi_master /U2548 | S v -> Y v                     | MUX2X1  | 0.263 | 0.433 |   4.636 |    2.740 | 
     |                            | \memif_pdfifo1.f0_wdata [52] v |         | 0.263 | 0.010 |   4.646 |    2.750 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [61] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.645
= Slack Time                   -1.895
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |   -1.295 | 
     | \tx_core/axi_master /U624  | A ^ -> Y v                     | INVX2   | 0.021 | 0.042 |   0.642 |   -1.253 | 
     | \tx_core/axi_master /U623  | B v -> Y ^                     | NAND2X1 | 3.638 | 2.206 |   2.848 |    0.953 | 
     | \tx_core/axi_master /U412  | B ^ -> Y ^                     | OR2X2   | 0.201 | 0.886 |   3.734 |    1.840 | 
     | \tx_core/axi_master /U22   | A ^ -> Y v                     | INVX4   | 0.693 | 0.469 |   4.203 |    2.308 | 
     | \tx_core/axi_master /U2575 | S v -> Y v                     | MUX2X1  | 0.250 | 0.431 |   4.634 |    2.739 | 
     |                            | \memif_pdfifo1.f0_wdata [61] v |         | 0.250 | 0.011 |   4.645 |    2.750 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [9] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]            (^) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.643
= Slack Time                   -1.893
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                               |         |       |       |  Time   |   Time   | 
     |----------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^            |         | 0.000 |       |   0.600 |   -1.293 | 
     | \tx_core/axi_master /U624  | A ^ -> Y v                    | INVX2   | 0.021 | 0.042 |   0.642 |   -1.251 | 
     | \tx_core/axi_master /U623  | B v -> Y ^                    | NAND2X1 | 3.638 | 2.206 |   2.848 |    0.955 | 
     | \tx_core/axi_master /U412  | B ^ -> Y ^                    | OR2X2   | 0.201 | 0.886 |   3.734 |    1.841 | 
     | \tx_core/axi_master /U22   | A ^ -> Y v                    | INVX4   | 0.693 | 0.469 |   4.203 |    2.310 | 
     | \tx_core/axi_master /U1333 | S v -> Y v                    | MUX2X1  | 0.090 | 0.270 |   4.473 |    2.580 | 
     | \tx_core/axi_master /U1334 | A v -> Y ^                    | INVX1   | 0.186 | 0.164 |   4.638 |    2.744 | 
     |                            | \memif_pdfifo1.f0_wdata [9] ^ |         | 0.186 | 0.006 |   4.643 |    2.750 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [44] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.641
= Slack Time                   -1.891
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |   -1.291 | 
     | \tx_core/axi_master /U624  | A ^ -> Y v                     | INVX2   | 0.021 | 0.042 |   0.642 |   -1.249 | 
     | \tx_core/axi_master /U623  | B v -> Y ^                     | NAND2X1 | 3.638 | 2.206 |   2.848 |    0.957 | 
     | \tx_core/axi_master /U412  | B ^ -> Y ^                     | OR2X2   | 0.201 | 0.886 |   3.734 |    1.843 | 
     | \tx_core/axi_master /U22   | A ^ -> Y v                     | INVX4   | 0.693 | 0.469 |   4.203 |    2.312 | 
     | \tx_core/axi_master /U2524 | S v -> Y v                     | MUX2X1  | 0.246 | 0.435 |   4.638 |    2.746 | 
     |                            | \memif_pdfifo1.f0_wdata [44] v |         | 0.246 | 0.004 |   4.641 |    2.750 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [46] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.641
= Slack Time                   -1.891
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |   -1.291 | 
     | \tx_core/axi_master /U624  | A ^ -> Y v                     | INVX2   | 0.021 | 0.042 |   0.642 |   -1.249 | 
     | \tx_core/axi_master /U623  | B v -> Y ^                     | NAND2X1 | 3.638 | 2.206 |   2.848 |    0.957 | 
     | \tx_core/axi_master /U412  | B ^ -> Y ^                     | OR2X2   | 0.201 | 0.886 |   3.734 |    1.843 | 
     | \tx_core/axi_master /U22   | A ^ -> Y v                     | INVX4   | 0.693 | 0.469 |   4.203 |    2.312 | 
     | \tx_core/axi_master /U2530 | S v -> Y v                     | MUX2X1  | 0.262 | 0.434 |   4.637 |    2.746 | 
     |                            | \memif_pdfifo1.f0_wdata [46] v |         | 0.262 | 0.004 |   4.641 |    2.750 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [14] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {in2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  4.641
= Slack Time                   -1.891
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |   -1.291 | 
     | \tx_core/axi_master /U624  | A ^ -> Y v                     | INVX2   | 0.021 | 0.042 |   0.642 |   -1.249 | 
     | \tx_core/axi_master /U623  | B v -> Y ^                     | NAND2X1 | 3.638 | 2.206 |   2.848 |    0.957 | 
     | \tx_core/axi_master /U412  | B ^ -> Y ^                     | OR2X2   | 0.201 | 0.886 |   3.734 |    1.843 | 
     | \tx_core/axi_master /U22   | A ^ -> Y v                     | INVX4   | 0.693 | 0.469 |   4.203 |    2.312 | 
     | \tx_core/axi_master /U1343 | S v -> Y v                     | MUX2X1  | 0.079 | 0.256 |   4.459 |    2.568 | 
     | \tx_core/axi_master /U1344 | A v -> Y ^                     | INVX1   | 0.207 | 0.178 |   4.638 |    2.747 | 
     |                            | \memif_pdfifo1.f0_wdata [14] ^ |         | 0.207 | 0.003 |   4.641 |    2.750 | 
     +------------------------------------------------------------------------------------------------------------+ 

