# Reading pref.tcl
sim.do
# couldn't execute ".\sim.do": no such file or directory
do sim.do
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Copying C:/intelFPGA/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:22:23 on Nov 29,2024
# vcom -reportprogress 300 -work work bcd_to_7seg_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# ** Error: (vcom-11) Could not find work.std_definitions.
# ** Error (suppressible): bcd_to_7seg_ea.vhd(4): (vcom-1195) Cannot find expanded name "work.std_definitions".
# ** Error: bcd_to_7seg_ea.vhd(4): Unknown expanded name.
# ** Note: bcd_to_7seg_ea.vhd(7): VHDL Compiler exiting
# End time: 15:22:23 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: C:/intelFPGA/20.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./sim.do line 4
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -work work bcd_to_7seg_ea.vhd"
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:23:50 on Nov 29,2024
# vcom -reportprogress 300 -work work bcd_to_7seg_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# ** Error: (vcom-11) Could not find work.std_definitions.
# ** Error (suppressible): bcd_to_7seg_ea.vhd(4): (vcom-1195) Cannot find expanded name "work.std_definitions".
# ** Error: bcd_to_7seg_ea.vhd(4): Unknown expanded name.
# ** Note: bcd_to_7seg_ea.vhd(7): VHDL Compiler exiting
# End time: 15:23:50 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: C:/intelFPGA/20.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./sim.do line 4
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -work work bcd_to_7seg_ea.vhd"
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:24:27 on Nov 29,2024
# vcom -reportprogress 300 -work work std_definitions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Compiling package std_definitions
# End time: 15:24:27 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:24:27 on Nov 29,2024
# vcom -reportprogress 300 -work work bcd_to_7seg_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package std_definitions
# -- Compiling entity bcd_to_7seg
# -- Compiling architecture rtl of bcd_to_7seg
# End time: 15:24:27 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:24:27 on Nov 29,2024
# vcom -reportprogress 300 -work work bin2bcd_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bin2bcd
# -- Compiling architecture rtl of bin2bcd
# End time: 15:24:27 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:24:27 on Nov 29,2024
# vcom -reportprogress 300 -work work servo_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Compiling package servo_pkg
# End time: 15:24:27 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:24:27 on Nov 29,2024
# vcom -reportprogress 300 -work work counter_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity counter
# -- Compiling architecture behav of counter
# End time: 15:24:27 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:24:27 on Nov 29,2024
# vcom -reportprogress 300 -work work pwm_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity pwm
# -- Compiling architecture behav of pwm
# -- Loading entity counter
# End time: 15:24:27 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:24:27 on Nov 29,2024
# vcom -reportprogress 300 -work work strb_generator_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity strb_generator
# -- Compiling architecture behav of strb_generator
# -- Loading entity counter
# End time: 15:24:27 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:24:27 on Nov 29,2024
# vcom -reportprogress 300 -work work delta_adc_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity delta_adc
# -- Compiling architecture behav of delta_adc
# -- Loading entity pwm
# -- Loading package MATH_REAL
# -- Loading entity strb_generator
# End time: 15:24:27 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:24:27 on Nov 29,2024
# vcom -reportprogress 300 -work work sample_hold_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package servo_pkg
# -- Compiling entity sample_hold
# -- Compiling architecture behav of sample_hold
# End time: 15:24:28 on Nov 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:24:28 on Nov 29,2024
# vcom -reportprogress 300 -work work servo_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package servo_pkg
# -- Compiling entity servo
# -- Compiling architecture behav of servo
# -- Loading entity pwm
# End time: 15:24:28 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:24:28 on Nov 29,2024
# vcom -reportprogress 300 -work work sync_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sync
# -- Compiling architecture behav of sync
# End time: 15:24:28 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:24:28 on Nov 29,2024
# vcom -reportprogress 300 -work work tilt_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package servo_pkg
# -- Compiling entity tilt
# -- Compiling architecture behav of tilt
# End time: 15:24:28 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:24:28 on Nov 29,2024
# vcom -reportprogress 300 -work work top_level_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package servo_pkg
# -- Compiling entity tilt_tl
# -- Compiling architecture behav of tilt_tl
# -- Loading entity sync
# -- Loading entity delta_adc
# -- Loading entity sample_hold
# -- Loading entity tilt
# -- Loading entity servo
# -- Loading entity bin2bcd
# -- Loading package std_definitions
# -- Loading entity bcd_to_7seg
# End time: 15:24:28 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:24:28 on Nov 29,2024
# vcom -reportprogress 300 -work work top_level_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity top_level_tb
# -- Compiling architecture behav of top_level_tb
# -- Loading package servo_pkg
# -- Loading entity tilt_tl
# End time: 15:24:28 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.top_level_tb 
# Start time: 15:24:28 on Nov 29,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.servo_pkg
# Loading work.top_level_tb(behav)
# Loading work.std_definitions
# Loading work.tilt_tl(behav)
# Loading work.sync(behav)
# Loading work.delta_adc(behav)
# Loading work.pwm(behav)
# Loading work.counter(behav)
# Loading work.strb_generator(behav)
# Loading work.sample_hold(behav)
# Loading work.tilt(behav)
# Loading work.servo(behav)
# Loading work.bin2bcd(rtl)
# Loading work.bcd_to_7seg(rtl)
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/servo_ent/pwm_ent
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/servo_ent/pwm_ent
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/tilt_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/tilt_ent
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/tilt_ent
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/adc_ent/sampling_strobe_ent
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/adc_ent/pwm_ent
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/adc_ent/pwm_ent
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /top_level_tb/top_level_dut/servo_ent/pwm_ent
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/Smon/source/vhdl_projects/ex_6/top_level_tb.do
do top_level_tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:04:44 on Nov 29,2024
# vcom -reportprogress 300 -work work std_definitions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Compiling package std_definitions
# End time: 17:04:44 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:04:44 on Nov 29,2024
# vcom -reportprogress 300 -work work bcd_to_7seg_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package std_definitions
# -- Compiling entity bcd_to_7seg
# -- Compiling architecture rtl of bcd_to_7seg
# End time: 17:04:44 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:04:44 on Nov 29,2024
# vcom -reportprogress 300 -work work bin2bcd_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bin2bcd
# -- Compiling architecture rtl of bin2bcd
# End time: 17:04:44 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:04:44 on Nov 29,2024
# vcom -reportprogress 300 -work work servo_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Compiling package servo_pkg
# End time: 17:04:44 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:04:44 on Nov 29,2024
# vcom -reportprogress 300 -work work counter_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity counter
# -- Compiling architecture behav of counter
# End time: 17:04:44 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:04:44 on Nov 29,2024
# vcom -reportprogress 300 -work work pwm_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity pwm
# -- Compiling architecture behav of pwm
# -- Loading entity counter
# End time: 17:04:44 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:04:44 on Nov 29,2024
# vcom -reportprogress 300 -work work strb_generator_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity strb_generator
# -- Compiling architecture behav of strb_generator
# -- Loading entity counter
# End time: 17:04:44 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:04:44 on Nov 29,2024
# vcom -reportprogress 300 -work work delta_adc_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity delta_adc
# -- Compiling architecture behav of delta_adc
# -- Loading entity pwm
# -- Loading package MATH_REAL
# -- Loading entity strb_generator
# End time: 17:04:44 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:04:44 on Nov 29,2024
# vcom -reportprogress 300 -work work sample_hold_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package servo_pkg
# -- Compiling entity sample_hold
# -- Compiling architecture behav of sample_hold
# End time: 17:04:44 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:04:44 on Nov 29,2024
# vcom -reportprogress 300 -work work servo_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package servo_pkg
# -- Compiling entity servo
# -- Compiling architecture behav of servo
# -- Loading entity pwm
# End time: 17:04:44 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:04:44 on Nov 29,2024
# vcom -reportprogress 300 -work work sync_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sync
# -- Compiling architecture behav of sync
# End time: 17:04:44 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:04:45 on Nov 29,2024
# vcom -reportprogress 300 -work work tilt_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package servo_pkg
# -- Compiling entity tilt
# -- Compiling architecture behav of tilt
# End time: 17:04:45 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:04:45 on Nov 29,2024
# vcom -reportprogress 300 -work work top_level_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package servo_pkg
# -- Compiling entity tilt_tl
# -- Compiling architecture behav of tilt_tl
# -- Loading entity sync
# -- Loading entity delta_adc
# -- Loading entity sample_hold
# -- Loading entity tilt
# -- Loading entity servo
# -- Loading entity bin2bcd
# -- Loading package std_definitions
# -- Loading entity bcd_to_7seg
# End time: 17:04:45 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:04:45 on Nov 29,2024
# vcom -reportprogress 300 -work work top_level_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity top_level_tb
# -- Compiling architecture behav of top_level_tb
# ** Error: top_level_tb.vhd(15): near "=": (vcom-1576) expecting ';'.
# -- Loading package servo_pkg
# -- Loading entity tilt_tl
# ** Error: top_level_tb.vhd(24): (vcom-1136) Unknown identifier "tb_comp".
# ** Error: top_level_tb.vhd(46): Illegal target for signal assignment.
# ** Error: top_level_tb.vhd(46): (vcom-1136) Unknown identifier "tb_comp".
# ** Note: top_level_tb.vhd(52): VHDL Compiler exiting
# End time: 17:04:45 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: C:/intelFPGA/20.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./top_level_tb.do line 18
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -work work top_level_tb.vhd"
do top_level_tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:04:58 on Nov 29,2024
# vcom -reportprogress 300 -work work std_definitions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Compiling package std_definitions
# End time: 17:04:58 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:04:58 on Nov 29,2024
# vcom -reportprogress 300 -work work bcd_to_7seg_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package std_definitions
# -- Compiling entity bcd_to_7seg
# -- Compiling architecture rtl of bcd_to_7seg
# End time: 17:04:58 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:04:58 on Nov 29,2024
# vcom -reportprogress 300 -work work bin2bcd_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bin2bcd
# -- Compiling architecture rtl of bin2bcd
# End time: 17:04:58 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:04:58 on Nov 29,2024
# vcom -reportprogress 300 -work work servo_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Compiling package servo_pkg
# End time: 17:04:58 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:04:58 on Nov 29,2024
# vcom -reportprogress 300 -work work counter_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity counter
# -- Compiling architecture behav of counter
# End time: 17:04:58 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:04:58 on Nov 29,2024
# vcom -reportprogress 300 -work work pwm_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity pwm
# -- Compiling architecture behav of pwm
# -- Loading entity counter
# End time: 17:04:58 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:04:58 on Nov 29,2024
# vcom -reportprogress 300 -work work strb_generator_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity strb_generator
# -- Compiling architecture behav of strb_generator
# -- Loading entity counter
# End time: 17:04:58 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:04:58 on Nov 29,2024
# vcom -reportprogress 300 -work work delta_adc_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity delta_adc
# -- Compiling architecture behav of delta_adc
# -- Loading entity pwm
# -- Loading package MATH_REAL
# -- Loading entity strb_generator
# End time: 17:04:58 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:04:58 on Nov 29,2024
# vcom -reportprogress 300 -work work sample_hold_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package servo_pkg
# -- Compiling entity sample_hold
# -- Compiling architecture behav of sample_hold
# End time: 17:04:59 on Nov 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:04:59 on Nov 29,2024
# vcom -reportprogress 300 -work work servo_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package servo_pkg
# -- Compiling entity servo
# -- Compiling architecture behav of servo
# -- Loading entity pwm
# End time: 17:04:59 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:04:59 on Nov 29,2024
# vcom -reportprogress 300 -work work sync_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sync
# -- Compiling architecture behav of sync
# End time: 17:04:59 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:04:59 on Nov 29,2024
# vcom -reportprogress 300 -work work tilt_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package servo_pkg
# -- Compiling entity tilt
# -- Compiling architecture behav of tilt
# End time: 17:04:59 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:04:59 on Nov 29,2024
# vcom -reportprogress 300 -work work top_level_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package servo_pkg
# -- Compiling entity tilt_tl
# -- Compiling architecture behav of tilt_tl
# -- Loading entity sync
# -- Loading entity delta_adc
# -- Loading entity sample_hold
# -- Loading entity tilt
# -- Loading entity servo
# -- Loading entity bin2bcd
# -- Loading package std_definitions
# -- Loading entity bcd_to_7seg
# End time: 17:04:59 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:04:59 on Nov 29,2024
# vcom -reportprogress 300 -work work top_level_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity top_level_tb
# -- Compiling architecture behav of top_level_tb
# -- Loading package servo_pkg
# -- Loading entity tilt_tl
# End time: 17:04:59 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:05:01 on Nov 29,2024, Elapsed time: 1:40:33
# Errors: 1, Warnings: 45
# vsim work.top_level_tb 
# Start time: 17:05:01 on Nov 29,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.servo_pkg
# Loading work.top_level_tb(behav)
# Loading work.std_definitions
# Loading work.tilt_tl(behav)
# Loading work.sync(behav)
# Loading work.delta_adc(behav)
# Loading work.pwm(behav)
# Loading work.counter(behav)
# Loading work.strb_generator(behav)
# Loading work.sample_hold(behav)
# Loading work.tilt(behav)
# Loading work.servo(behav)
# Loading work.bin2bcd(rtl)
# Loading work.bcd_to_7seg(rtl)
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/servo_ent/pwm_ent
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/servo_ent/pwm_ent
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/tilt_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/tilt_ent
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/tilt_ent
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/adc_ent/sampling_strobe_ent
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/adc_ent/pwm_ent
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/adc_ent/pwm_ent
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /top_level_tb/top_level_dut/servo_ent/pwm_ent
do top_level_tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:46:02 on Nov 29,2024
# vcom -reportprogress 300 -work work std_definitions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Compiling package std_definitions
# End time: 18:46:03 on Nov 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:46:03 on Nov 29,2024
# vcom -reportprogress 300 -work work bcd_to_7seg_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package std_definitions
# -- Compiling entity bcd_to_7seg
# -- Compiling architecture rtl of bcd_to_7seg
# End time: 18:46:03 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:46:03 on Nov 29,2024
# vcom -reportprogress 300 -work work bin2bcd_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bin2bcd
# -- Compiling architecture rtl of bin2bcd
# End time: 18:46:03 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:46:03 on Nov 29,2024
# vcom -reportprogress 300 -work work servo_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Compiling package servo_pkg
# End time: 18:46:03 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:46:03 on Nov 29,2024
# vcom -reportprogress 300 -work work counter_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity counter
# -- Compiling architecture behav of counter
# End time: 18:46:03 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:46:03 on Nov 29,2024
# vcom -reportprogress 300 -work work pwm_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity pwm
# -- Compiling architecture behav of pwm
# -- Loading entity counter
# End time: 18:46:03 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:46:03 on Nov 29,2024
# vcom -reportprogress 300 -work work strb_generator_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity strb_generator
# -- Compiling architecture behav of strb_generator
# -- Loading entity counter
# End time: 18:46:03 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:46:03 on Nov 29,2024
# vcom -reportprogress 300 -work work delta_adc_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity delta_adc
# -- Compiling architecture behav of delta_adc
# -- Loading entity pwm
# -- Loading package MATH_REAL
# -- Loading entity strb_generator
# End time: 18:46:03 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:46:03 on Nov 29,2024
# vcom -reportprogress 300 -work work sample_hold_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package servo_pkg
# -- Compiling entity sample_hold
# -- Compiling architecture behav of sample_hold
# End time: 18:46:03 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:46:03 on Nov 29,2024
# vcom -reportprogress 300 -work work servo_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package servo_pkg
# -- Compiling entity servo
# -- Compiling architecture behav of servo
# -- Loading entity pwm
# End time: 18:46:03 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:46:03 on Nov 29,2024
# vcom -reportprogress 300 -work work sync_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sync
# -- Compiling architecture behav of sync
# End time: 18:46:03 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:46:03 on Nov 29,2024
# vcom -reportprogress 300 -work work tilt_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package servo_pkg
# -- Compiling entity tilt
# -- Compiling architecture behav of tilt
# End time: 18:46:03 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:46:03 on Nov 29,2024
# vcom -reportprogress 300 -work work top_level_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package servo_pkg
# -- Compiling entity tilt_tl
# -- Compiling architecture behav of tilt_tl
# -- Loading entity sync
# -- Loading entity delta_adc
# -- Loading entity sample_hold
# -- Loading entity tilt
# -- Loading entity servo
# -- Loading entity bin2bcd
# -- Loading package std_definitions
# -- Loading entity bcd_to_7seg
# End time: 18:46:03 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:46:03 on Nov 29,2024
# vcom -reportprogress 300 -work work top_level_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity top_level_tb
# -- Compiling architecture behav of top_level_tb
# -- Loading package servo_pkg
# -- Loading entity tilt_tl
# End time: 18:46:04 on Nov 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 18:46:06 on Nov 29,2024, Elapsed time: 1:41:05
# Errors: 0, Warnings: 45
# vsim work.top_level_tb 
# Start time: 18:46:06 on Nov 29,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.servo_pkg
# Loading work.top_level_tb(behav)
# Loading work.std_definitions
# Loading work.tilt_tl(behav)
# Loading work.sync(behav)
# Loading work.delta_adc(behav)
# Loading work.pwm(behav)
# Loading work.counter(behav)
# Loading work.strb_generator(behav)
# Loading work.sample_hold(behav)
# Loading work.tilt(behav)
# Loading work.servo(behav)
# Loading work.bin2bcd(rtl)
# Loading work.bcd_to_7seg(rtl)
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/servo_ent/pwm_ent
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/servo_ent/pwm_ent
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/tilt_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/tilt_ent
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/tilt_ent
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/adc_ent/sampling_strobe_ent
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/adc_ent/pwm_ent
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/adc_ent/pwm_ent
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /top_level_tb/top_level_dut/servo_ent/pwm_ent
do top_level_tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:55:29 on Nov 29,2024
# vcom -reportprogress 300 -work work std_definitions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Compiling package std_definitions
# End time: 18:55:29 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:55:29 on Nov 29,2024
# vcom -reportprogress 300 -work work bcd_to_7seg_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package std_definitions
# -- Compiling entity bcd_to_7seg
# -- Compiling architecture rtl of bcd_to_7seg
# End time: 18:55:29 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:55:29 on Nov 29,2024
# vcom -reportprogress 300 -work work bin2bcd_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bin2bcd
# -- Compiling architecture rtl of bin2bcd
# End time: 18:55:29 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:55:29 on Nov 29,2024
# vcom -reportprogress 300 -work work servo_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Compiling package servo_pkg
# End time: 18:55:29 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:55:29 on Nov 29,2024
# vcom -reportprogress 300 -work work counter_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity counter
# -- Compiling architecture behav of counter
# End time: 18:55:29 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:55:29 on Nov 29,2024
# vcom -reportprogress 300 -work work pwm_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity pwm
# -- Compiling architecture behav of pwm
# -- Loading entity counter
# End time: 18:55:29 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:55:29 on Nov 29,2024
# vcom -reportprogress 300 -work work strb_generator_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity strb_generator
# -- Compiling architecture behav of strb_generator
# -- Loading entity counter
# End time: 18:55:29 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:55:29 on Nov 29,2024
# vcom -reportprogress 300 -work work delta_adc_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity delta_adc
# -- Compiling architecture behav of delta_adc
# -- Loading entity pwm
# -- Loading package MATH_REAL
# -- Loading entity strb_generator
# End time: 18:55:29 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:55:29 on Nov 29,2024
# vcom -reportprogress 300 -work work sample_hold_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package servo_pkg
# -- Compiling entity sample_hold
# -- Compiling architecture behav of sample_hold
# End time: 18:55:29 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:55:29 on Nov 29,2024
# vcom -reportprogress 300 -work work servo_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package servo_pkg
# -- Compiling entity servo
# -- Compiling architecture behav of servo
# -- Loading entity pwm
# End time: 18:55:29 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:55:29 on Nov 29,2024
# vcom -reportprogress 300 -work work sync_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sync
# -- Compiling architecture behav of sync
# End time: 18:55:29 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:55:29 on Nov 29,2024
# vcom -reportprogress 300 -work work tilt_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package servo_pkg
# -- Compiling entity tilt
# -- Compiling architecture behav of tilt
# End time: 18:55:29 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:55:29 on Nov 29,2024
# vcom -reportprogress 300 -work work top_level_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package servo_pkg
# -- Compiling entity tilt_tl
# -- Compiling architecture behav of tilt_tl
# -- Loading entity sync
# -- Loading entity delta_adc
# -- Loading entity sample_hold
# -- Loading entity tilt
# -- Loading entity servo
# -- Loading entity bin2bcd
# -- Loading package std_definitions
# -- Loading entity bcd_to_7seg
# End time: 18:55:30 on Nov 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:55:30 on Nov 29,2024
# vcom -reportprogress 300 -work work top_level_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity top_level_tb
# -- Compiling architecture behav of top_level_tb
# -- Loading package servo_pkg
# -- Loading entity tilt_tl
# ** Error: top_level_tb.vhd(39): Illegal expanded name prefix ("top_level_dut" is not label of block, process, generate, or (for) loop statement).
# ** Error (suppressible): top_level_tb.vhd(39): (vcom-1195) Cannot find expanded name "top_level_dut.adc_value".
# ** Error: top_level_tb.vhd(39): Unknown expanded name.
# ** Error: top_level_tb.vhd(39): Expression is not a signal.
# ** Error: top_level_tb.vhd(41): Illegal expanded name prefix ("top_level_dut" is not label of block, process, generate, or (for) loop statement).
# ** Error (suppressible): top_level_tb.vhd(41): (vcom-1195) Cannot find expanded name "top_level_dut.adc_value".
# ** Error: top_level_tb.vhd(41): Unknown expanded name.
# ** Error: top_level_tb.vhd(41): Type error resolving infix expression ">" as type std.STANDARD.BOOLEAN.
# ** Note: top_level_tb.vhd(57): VHDL Compiler exiting
# End time: 18:55:30 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 8, Warnings: 0
# ** Error: C:/intelFPGA/20.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./top_level_tb.do line 18
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -work work top_level_tb.vhd"
do top_level_tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:57:24 on Nov 29,2024
# vcom -reportprogress 300 -work work std_definitions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Compiling package std_definitions
# End time: 18:57:24 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:57:24 on Nov 29,2024
# vcom -reportprogress 300 -work work bcd_to_7seg_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package std_definitions
# -- Compiling entity bcd_to_7seg
# -- Compiling architecture rtl of bcd_to_7seg
# End time: 18:57:24 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:57:24 on Nov 29,2024
# vcom -reportprogress 300 -work work bin2bcd_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bin2bcd
# -- Compiling architecture rtl of bin2bcd
# End time: 18:57:24 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:57:24 on Nov 29,2024
# vcom -reportprogress 300 -work work servo_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Compiling package servo_pkg
# End time: 18:57:24 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:57:24 on Nov 29,2024
# vcom -reportprogress 300 -work work counter_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity counter
# -- Compiling architecture behav of counter
# End time: 18:57:24 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:57:24 on Nov 29,2024
# vcom -reportprogress 300 -work work pwm_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity pwm
# -- Compiling architecture behav of pwm
# -- Loading entity counter
# End time: 18:57:24 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:57:24 on Nov 29,2024
# vcom -reportprogress 300 -work work strb_generator_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity strb_generator
# -- Compiling architecture behav of strb_generator
# -- Loading entity counter
# End time: 18:57:24 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:57:24 on Nov 29,2024
# vcom -reportprogress 300 -work work delta_adc_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity delta_adc
# -- Compiling architecture behav of delta_adc
# -- Loading entity pwm
# -- Loading package MATH_REAL
# -- Loading entity strb_generator
# End time: 18:57:24 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:57:24 on Nov 29,2024
# vcom -reportprogress 300 -work work sample_hold_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package servo_pkg
# -- Compiling entity sample_hold
# -- Compiling architecture behav of sample_hold
# End time: 18:57:24 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:57:24 on Nov 29,2024
# vcom -reportprogress 300 -work work servo_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package servo_pkg
# -- Compiling entity servo
# -- Compiling architecture behav of servo
# -- Loading entity pwm
# End time: 18:57:25 on Nov 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:57:25 on Nov 29,2024
# vcom -reportprogress 300 -work work sync_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sync
# -- Compiling architecture behav of sync
# End time: 18:57:25 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:57:25 on Nov 29,2024
# vcom -reportprogress 300 -work work tilt_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package servo_pkg
# -- Compiling entity tilt
# -- Compiling architecture behav of tilt
# End time: 18:57:25 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:57:25 on Nov 29,2024
# vcom -reportprogress 300 -work work top_level_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package servo_pkg
# -- Compiling entity tilt_tl
# -- Compiling architecture behav of tilt_tl
# -- Loading entity sync
# -- Loading entity delta_adc
# -- Loading entity sample_hold
# -- Loading entity tilt
# -- Loading entity servo
# -- Loading entity bin2bcd
# -- Loading package std_definitions
# -- Loading entity bcd_to_7seg
# End time: 18:57:25 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:57:25 on Nov 29,2024
# vcom -reportprogress 300 -work work top_level_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity top_level_tb
# -- Compiling architecture behav of top_level_tb
# -- Loading package servo_pkg
# -- Loading entity tilt_tl
# ** Error: top_level_tb.vhd(33): (vcom-1484) Unknown formal identifier "adc_val_tb".
# ** Note: top_level_tb.vhd(60): VHDL Compiler exiting
# End time: 18:57:25 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/20.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./top_level_tb.do line 18
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -work work top_level_tb.vhd"
do top_level_tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:57:47 on Nov 29,2024
# vcom -reportprogress 300 -work work std_definitions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Compiling package std_definitions
# End time: 18:57:48 on Nov 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:57:48 on Nov 29,2024
# vcom -reportprogress 300 -work work bcd_to_7seg_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package std_definitions
# -- Compiling entity bcd_to_7seg
# -- Compiling architecture rtl of bcd_to_7seg
# End time: 18:57:48 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:57:48 on Nov 29,2024
# vcom -reportprogress 300 -work work bin2bcd_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bin2bcd
# -- Compiling architecture rtl of bin2bcd
# End time: 18:57:48 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:57:48 on Nov 29,2024
# vcom -reportprogress 300 -work work servo_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Compiling package servo_pkg
# End time: 18:57:48 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:57:48 on Nov 29,2024
# vcom -reportprogress 300 -work work counter_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity counter
# -- Compiling architecture behav of counter
# End time: 18:57:48 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:57:48 on Nov 29,2024
# vcom -reportprogress 300 -work work pwm_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity pwm
# -- Compiling architecture behav of pwm
# -- Loading entity counter
# End time: 18:57:48 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:57:48 on Nov 29,2024
# vcom -reportprogress 300 -work work strb_generator_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity strb_generator
# -- Compiling architecture behav of strb_generator
# -- Loading entity counter
# End time: 18:57:48 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:57:48 on Nov 29,2024
# vcom -reportprogress 300 -work work delta_adc_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity delta_adc
# -- Compiling architecture behav of delta_adc
# -- Loading entity pwm
# -- Loading package MATH_REAL
# -- Loading entity strb_generator
# End time: 18:57:48 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:57:48 on Nov 29,2024
# vcom -reportprogress 300 -work work sample_hold_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package servo_pkg
# -- Compiling entity sample_hold
# -- Compiling architecture behav of sample_hold
# End time: 18:57:48 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:57:48 on Nov 29,2024
# vcom -reportprogress 300 -work work servo_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package servo_pkg
# -- Compiling entity servo
# -- Compiling architecture behav of servo
# -- Loading entity pwm
# End time: 18:57:48 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:57:48 on Nov 29,2024
# vcom -reportprogress 300 -work work sync_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sync
# -- Compiling architecture behav of sync
# End time: 18:57:48 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:57:48 on Nov 29,2024
# vcom -reportprogress 300 -work work tilt_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package servo_pkg
# -- Compiling entity tilt
# -- Compiling architecture behav of tilt
# End time: 18:57:48 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:57:48 on Nov 29,2024
# vcom -reportprogress 300 -work work top_level_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package servo_pkg
# -- Compiling entity tilt_tl
# -- Compiling architecture behav of tilt_tl
# -- Loading entity sync
# -- Loading entity delta_adc
# -- Loading entity sample_hold
# -- Loading entity tilt
# -- Loading entity servo
# -- Loading entity bin2bcd
# -- Loading package std_definitions
# -- Loading entity bcd_to_7seg
# End time: 18:57:48 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:57:49 on Nov 29,2024
# vcom -reportprogress 300 -work work top_level_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity top_level_tb
# -- Compiling architecture behav of top_level_tb
# -- Loading package servo_pkg
# -- Loading entity tilt_tl
# ** Error (suppressible): top_level_tb.vhd(33): (vcom-1272) Length of formal "adc_value_test" is 8; length of actual is 9.
# ** Note: top_level_tb.vhd(60): VHDL Compiler exiting
# End time: 18:57:49 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/20.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./top_level_tb.do line 18
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -work work top_level_tb.vhd"
do top_level_tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:58:54 on Nov 29,2024
# vcom -reportprogress 300 -work work std_definitions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Compiling package std_definitions
# End time: 18:58:55 on Nov 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:58:55 on Nov 29,2024
# vcom -reportprogress 300 -work work bcd_to_7seg_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package std_definitions
# -- Compiling entity bcd_to_7seg
# -- Compiling architecture rtl of bcd_to_7seg
# End time: 18:58:55 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:58:55 on Nov 29,2024
# vcom -reportprogress 300 -work work bin2bcd_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bin2bcd
# -- Compiling architecture rtl of bin2bcd
# End time: 18:58:55 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:58:55 on Nov 29,2024
# vcom -reportprogress 300 -work work servo_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Compiling package servo_pkg
# End time: 18:58:55 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:58:55 on Nov 29,2024
# vcom -reportprogress 300 -work work counter_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity counter
# -- Compiling architecture behav of counter
# End time: 18:58:55 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:58:55 on Nov 29,2024
# vcom -reportprogress 300 -work work pwm_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity pwm
# -- Compiling architecture behav of pwm
# -- Loading entity counter
# End time: 18:58:55 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:58:55 on Nov 29,2024
# vcom -reportprogress 300 -work work strb_generator_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity strb_generator
# -- Compiling architecture behav of strb_generator
# -- Loading entity counter
# End time: 18:58:55 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:58:55 on Nov 29,2024
# vcom -reportprogress 300 -work work delta_adc_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity delta_adc
# -- Compiling architecture behav of delta_adc
# -- Loading entity pwm
# -- Loading package MATH_REAL
# -- Loading entity strb_generator
# End time: 18:58:55 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:58:55 on Nov 29,2024
# vcom -reportprogress 300 -work work sample_hold_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package servo_pkg
# -- Compiling entity sample_hold
# -- Compiling architecture behav of sample_hold
# End time: 18:58:55 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:58:55 on Nov 29,2024
# vcom -reportprogress 300 -work work servo_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package servo_pkg
# -- Compiling entity servo
# -- Compiling architecture behav of servo
# -- Loading entity pwm
# End time: 18:58:55 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:58:55 on Nov 29,2024
# vcom -reportprogress 300 -work work sync_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sync
# -- Compiling architecture behav of sync
# End time: 18:58:55 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:58:55 on Nov 29,2024
# vcom -reportprogress 300 -work work tilt_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package servo_pkg
# -- Compiling entity tilt
# -- Compiling architecture behav of tilt
# End time: 18:58:55 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:58:56 on Nov 29,2024
# vcom -reportprogress 300 -work work top_level_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package servo_pkg
# -- Compiling entity tilt_tl
# -- Compiling architecture behav of tilt_tl
# -- Loading entity sync
# -- Loading entity delta_adc
# -- Loading entity sample_hold
# -- Loading entity tilt
# -- Loading entity servo
# -- Loading entity bin2bcd
# -- Loading package std_definitions
# -- Loading entity bcd_to_7seg
# End time: 18:58:56 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:58:56 on Nov 29,2024
# vcom -reportprogress 300 -work work top_level_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity top_level_tb
# -- Compiling architecture behav of top_level_tb
# -- Loading package servo_pkg
# -- Loading entity tilt_tl
# End time: 18:58:56 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:58:58 on Nov 29,2024, Elapsed time: 0:12:52
# Errors: 3, Warnings: 45
# vsim work.top_level_tb 
# Start time: 18:58:58 on Nov 29,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.servo_pkg
# Loading work.top_level_tb(behav)
# Loading work.std_definitions
# Loading work.tilt_tl(behav)
# Loading work.sync(behav)
# Loading work.delta_adc(behav)
# Loading work.pwm(behav)
# Loading work.counter(behav)
# Loading work.strb_generator(behav)
# Loading work.sample_hold(behav)
# Loading work.tilt(behav)
# Loading work.servo(behav)
# Loading work.bin2bcd(rtl)
# Loading work.bcd_to_7seg(rtl)
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/servo_ent/pwm_ent
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/servo_ent/pwm_ent
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/tilt_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/tilt_ent
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/tilt_ent
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/adc_ent/sampling_strobe_ent
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/adc_ent/pwm_ent
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/adc_ent/pwm_ent
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /top_level_tb/top_level_dut/servo_ent/pwm_ent
do top_level_tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:03:41 on Nov 29,2024
# vcom -reportprogress 300 -work work std_definitions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Compiling package std_definitions
# End time: 19:03:41 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:03:41 on Nov 29,2024
# vcom -reportprogress 300 -work work bcd_to_7seg_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package std_definitions
# -- Compiling entity bcd_to_7seg
# -- Compiling architecture rtl of bcd_to_7seg
# End time: 19:03:41 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:03:41 on Nov 29,2024
# vcom -reportprogress 300 -work work bin2bcd_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bin2bcd
# -- Compiling architecture rtl of bin2bcd
# End time: 19:03:41 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:03:41 on Nov 29,2024
# vcom -reportprogress 300 -work work servo_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Compiling package servo_pkg
# End time: 19:03:41 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:03:41 on Nov 29,2024
# vcom -reportprogress 300 -work work counter_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity counter
# -- Compiling architecture behav of counter
# End time: 19:03:41 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:03:41 on Nov 29,2024
# vcom -reportprogress 300 -work work pwm_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity pwm
# -- Compiling architecture behav of pwm
# -- Loading entity counter
# End time: 19:03:41 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:03:41 on Nov 29,2024
# vcom -reportprogress 300 -work work strb_generator_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity strb_generator
# -- Compiling architecture behav of strb_generator
# -- Loading entity counter
# End time: 19:03:41 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:03:41 on Nov 29,2024
# vcom -reportprogress 300 -work work delta_adc_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity delta_adc
# -- Compiling architecture behav of delta_adc
# -- Loading entity pwm
# -- Loading package MATH_REAL
# -- Loading entity strb_generator
# End time: 19:03:41 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:03:41 on Nov 29,2024
# vcom -reportprogress 300 -work work sample_hold_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package servo_pkg
# -- Compiling entity sample_hold
# -- Compiling architecture behav of sample_hold
# End time: 19:03:41 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:03:41 on Nov 29,2024
# vcom -reportprogress 300 -work work servo_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package servo_pkg
# -- Compiling entity servo
# -- Compiling architecture behav of servo
# -- Loading entity pwm
# ** Error: servo_ea.vhd(51): Cannot read output "pwm_o".
# 	VHDL 2008 allows reading outputs.
# 	This facility is enabled by compiling with -2008.
# ** Error: servo_ea.vhd(53): Cannot read output "pwm_o".
# 	VHDL 2008 allows reading outputs.
# 	This facility is enabled by compiling with -2008.
# ** Error: servo_ea.vhd(53): Cannot read output "pwm_o".
# 	VHDL 2008 allows reading outputs.
# 	This facility is enabled by compiling with -2008.
# ** Note: servo_ea.vhd(59): VHDL Compiler exiting
# End time: 19:03:42 on Nov 29,2024, Elapsed time: 0:00:01
# Errors: 3, Warnings: 0
# ** Error: C:/intelFPGA/20.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./top_level_tb.do line 14
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -work work servo_ea.vhd"
do top_level_tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:42:09 on Nov 29,2024
# vcom -reportprogress 300 -work work std_definitions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Compiling package std_definitions
# End time: 22:42:09 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:42:09 on Nov 29,2024
# vcom -reportprogress 300 -work work bcd_to_7seg_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package std_definitions
# -- Compiling entity bcd_to_7seg
# -- Compiling architecture rtl of bcd_to_7seg
# End time: 22:42:09 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:42:09 on Nov 29,2024
# vcom -reportprogress 300 -work work bin2bcd_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bin2bcd
# -- Compiling architecture rtl of bin2bcd
# End time: 22:42:09 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:42:09 on Nov 29,2024
# vcom -reportprogress 300 -work work servo_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Compiling package servo_pkg
# End time: 22:42:09 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:42:09 on Nov 29,2024
# vcom -reportprogress 300 -work work counter_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity counter
# -- Compiling architecture behav of counter
# End time: 22:42:09 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:42:09 on Nov 29,2024
# vcom -reportprogress 300 -work work pwm_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity pwm
# -- Compiling architecture behav of pwm
# -- Loading entity counter
# End time: 22:42:10 on Nov 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:42:10 on Nov 29,2024
# vcom -reportprogress 300 -work work strb_generator_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity strb_generator
# -- Compiling architecture behav of strb_generator
# -- Loading entity counter
# End time: 22:42:10 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:42:10 on Nov 29,2024
# vcom -reportprogress 300 -work work delta_adc_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity delta_adc
# -- Compiling architecture behav of delta_adc
# -- Loading entity pwm
# -- Loading package MATH_REAL
# -- Loading entity strb_generator
# End time: 22:42:10 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:42:10 on Nov 29,2024
# vcom -reportprogress 300 -work work sample_hold_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package servo_pkg
# -- Compiling entity sample_hold
# -- Compiling architecture behav of sample_hold
# End time: 22:42:10 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:42:10 on Nov 29,2024
# vcom -reportprogress 300 -work work servo_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package servo_pkg
# -- Compiling entity servo
# -- Compiling architecture behav of servo
# -- Loading entity pwm
# End time: 22:42:10 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:42:10 on Nov 29,2024
# vcom -reportprogress 300 -work work sync_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sync
# -- Compiling architecture behav of sync
# End time: 22:42:10 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:42:10 on Nov 29,2024
# vcom -reportprogress 300 -work work tilt_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package servo_pkg
# -- Compiling entity tilt
# -- Compiling architecture behav of tilt
# End time: 22:42:10 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:42:10 on Nov 29,2024
# vcom -reportprogress 300 -work work top_level_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package servo_pkg
# -- Compiling entity tilt_tl
# -- Compiling architecture behav of tilt_tl
# -- Loading entity sync
# -- Loading entity delta_adc
# -- Loading entity sample_hold
# -- Loading entity tilt
# -- Loading entity servo
# -- Loading entity bin2bcd
# -- Loading package std_definitions
# -- Loading entity bcd_to_7seg
# End time: 22:42:10 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:42:10 on Nov 29,2024
# vcom -reportprogress 300 -work work top_level_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity top_level_tb
# -- Compiling architecture behav of top_level_tb
# -- Loading package servo_pkg
# -- Loading entity tilt_tl
# End time: 22:42:10 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:42:12 on Nov 29,2024, Elapsed time: 3:43:14
# Errors: 1, Warnings: 46
# vsim work.top_level_tb 
# Start time: 22:42:12 on Nov 29,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.servo_pkg
# Loading work.top_level_tb(behav)
# Loading work.std_definitions
# Loading work.tilt_tl(behav)
# Loading work.sync(behav)
# Loading work.delta_adc(behav)
# Loading work.pwm(behav)
# Loading work.counter(behav)
# Loading work.strb_generator(behav)
# Loading work.sample_hold(behav)
# Loading work.tilt(behav)
# Loading work.servo(behav)
# Loading work.bin2bcd(rtl)
# Loading work.bcd_to_7seg(rtl)
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/servo_ent/pwm_ent
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/servo_ent/pwm_ent
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/tilt_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/tilt_ent
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/tilt_ent
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/adc_ent/sampling_strobe_ent
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/adc_ent/pwm_ent
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/adc_ent/pwm_ent
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /top_level_tb/top_level_dut/servo_ent/pwm_ent
do top_level_tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:45:40 on Nov 29,2024
# vcom -reportprogress 300 -work work std_definitions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Compiling package std_definitions
# End time: 22:45:40 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:45:40 on Nov 29,2024
# vcom -reportprogress 300 -work work bcd_to_7seg_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package std_definitions
# -- Compiling entity bcd_to_7seg
# -- Compiling architecture rtl of bcd_to_7seg
# End time: 22:45:40 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:45:40 on Nov 29,2024
# vcom -reportprogress 300 -work work bin2bcd_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bin2bcd
# -- Compiling architecture rtl of bin2bcd
# End time: 22:45:40 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:45:40 on Nov 29,2024
# vcom -reportprogress 300 -work work servo_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Compiling package servo_pkg
# End time: 22:45:40 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:45:40 on Nov 29,2024
# vcom -reportprogress 300 -work work counter_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity counter
# -- Compiling architecture behav of counter
# End time: 22:45:40 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:45:40 on Nov 29,2024
# vcom -reportprogress 300 -work work pwm_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity pwm
# -- Compiling architecture behav of pwm
# -- Loading entity counter
# End time: 22:45:40 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:45:40 on Nov 29,2024
# vcom -reportprogress 300 -work work strb_generator_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity strb_generator
# -- Compiling architecture behav of strb_generator
# -- Loading entity counter
# End time: 22:45:40 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:45:40 on Nov 29,2024
# vcom -reportprogress 300 -work work delta_adc_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity delta_adc
# -- Compiling architecture behav of delta_adc
# -- Loading entity pwm
# -- Loading package MATH_REAL
# -- Loading entity strb_generator
# End time: 22:45:40 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:45:40 on Nov 29,2024
# vcom -reportprogress 300 -work work sample_hold_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package servo_pkg
# -- Compiling entity sample_hold
# -- Compiling architecture behav of sample_hold
# End time: 22:45:40 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:45:40 on Nov 29,2024
# vcom -reportprogress 300 -work work servo_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package servo_pkg
# -- Compiling entity servo
# -- Compiling architecture behav of servo
# -- Loading entity pwm
# End time: 22:45:40 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:45:40 on Nov 29,2024
# vcom -reportprogress 300 -work work sync_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sync
# -- Compiling architecture behav of sync
# End time: 22:45:41 on Nov 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:45:41 on Nov 29,2024
# vcom -reportprogress 300 -work work tilt_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package servo_pkg
# -- Compiling entity tilt
# -- Compiling architecture behav of tilt
# End time: 22:45:41 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:45:41 on Nov 29,2024
# vcom -reportprogress 300 -work work top_level_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package servo_pkg
# -- Compiling entity tilt_tl
# -- Compiling architecture behav of tilt_tl
# -- Loading entity sync
# -- Loading entity delta_adc
# -- Loading entity sample_hold
# -- Loading entity tilt
# -- Loading entity servo
# -- Loading entity bin2bcd
# -- Loading package std_definitions
# -- Loading entity bcd_to_7seg
# End time: 22:45:41 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:45:41 on Nov 29,2024
# vcom -reportprogress 300 -work work top_level_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity top_level_tb
# -- Compiling architecture behav of top_level_tb
# -- Loading package servo_pkg
# -- Loading entity tilt_tl
# End time: 22:45:41 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:45:43 on Nov 29,2024, Elapsed time: 0:03:31
# Errors: 0, Warnings: 46
# vsim work.top_level_tb 
# Start time: 22:45:43 on Nov 29,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.servo_pkg
# Loading work.top_level_tb(behav)
# Loading work.std_definitions
# Loading work.tilt_tl(behav)
# Loading work.sync(behav)
# Loading work.delta_adc(behav)
# Loading work.pwm(behav)
# Loading work.counter(behav)
# Loading work.strb_generator(behav)
# Loading work.sample_hold(behav)
# Loading work.tilt(behav)
# Loading work.servo(behav)
# Loading work.bin2bcd(rtl)
# Loading work.bcd_to_7seg(rtl)
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/servo_ent/pwm_ent
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/servo_ent/pwm_ent
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/tilt_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/tilt_ent
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/tilt_ent
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/adc_ent/sampling_strobe_ent
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/adc_ent/pwm_ent
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/adc_ent/pwm_ent
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /top_level_tb/top_level_dut/servo_ent/pwm_ent
do top_level_tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:48:35 on Nov 29,2024
# vcom -reportprogress 300 -work work std_definitions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Compiling package std_definitions
# End time: 22:48:35 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:48:35 on Nov 29,2024
# vcom -reportprogress 300 -work work bcd_to_7seg_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package std_definitions
# -- Compiling entity bcd_to_7seg
# -- Compiling architecture rtl of bcd_to_7seg
# End time: 22:48:35 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:48:35 on Nov 29,2024
# vcom -reportprogress 300 -work work bin2bcd_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bin2bcd
# -- Compiling architecture rtl of bin2bcd
# End time: 22:48:36 on Nov 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:48:36 on Nov 29,2024
# vcom -reportprogress 300 -work work servo_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Compiling package servo_pkg
# End time: 22:48:36 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:48:36 on Nov 29,2024
# vcom -reportprogress 300 -work work counter_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity counter
# -- Compiling architecture behav of counter
# End time: 22:48:36 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:48:36 on Nov 29,2024
# vcom -reportprogress 300 -work work pwm_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity pwm
# -- Compiling architecture behav of pwm
# -- Loading entity counter
# End time: 22:48:36 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:48:36 on Nov 29,2024
# vcom -reportprogress 300 -work work strb_generator_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity strb_generator
# -- Compiling architecture behav of strb_generator
# -- Loading entity counter
# End time: 22:48:36 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:48:36 on Nov 29,2024
# vcom -reportprogress 300 -work work delta_adc_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity delta_adc
# -- Compiling architecture behav of delta_adc
# -- Loading entity pwm
# -- Loading package MATH_REAL
# -- Loading entity strb_generator
# End time: 22:48:36 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:48:36 on Nov 29,2024
# vcom -reportprogress 300 -work work sample_hold_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package servo_pkg
# -- Compiling entity sample_hold
# -- Compiling architecture behav of sample_hold
# End time: 22:48:36 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:48:36 on Nov 29,2024
# vcom -reportprogress 300 -work work servo_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package servo_pkg
# -- Compiling entity servo
# -- Compiling architecture behav of servo
# -- Loading entity pwm
# End time: 22:48:36 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:48:36 on Nov 29,2024
# vcom -reportprogress 300 -work work sync_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sync
# -- Compiling architecture behav of sync
# End time: 22:48:36 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:48:36 on Nov 29,2024
# vcom -reportprogress 300 -work work tilt_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package servo_pkg
# -- Compiling entity tilt
# -- Compiling architecture behav of tilt
# End time: 22:48:36 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:48:36 on Nov 29,2024
# vcom -reportprogress 300 -work work top_level_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package servo_pkg
# -- Compiling entity tilt_tl
# -- Compiling architecture behav of tilt_tl
# -- Loading entity sync
# -- Loading entity delta_adc
# -- Loading entity sample_hold
# -- Loading entity tilt
# -- Loading entity servo
# -- Loading entity bin2bcd
# -- Loading package std_definitions
# -- Loading entity bcd_to_7seg
# End time: 22:48:36 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:48:36 on Nov 29,2024
# vcom -reportprogress 300 -work work top_level_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity top_level_tb
# -- Compiling architecture behav of top_level_tb
# -- Loading package servo_pkg
# -- Loading entity tilt_tl
# End time: 22:48:36 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:48:39 on Nov 29,2024, Elapsed time: 0:02:56
# Errors: 0, Warnings: 46
# vsim work.top_level_tb 
# Start time: 22:48:39 on Nov 29,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.servo_pkg
# Loading work.top_level_tb(behav)
# Loading work.std_definitions
# Loading work.tilt_tl(behav)
# Loading work.sync(behav)
# Loading work.delta_adc(behav)
# Loading work.pwm(behav)
# Loading work.counter(behav)
# Loading work.strb_generator(behav)
# Loading work.sample_hold(behav)
# Loading work.tilt(behav)
# Loading work.servo(behav)
# Loading work.bin2bcd(rtl)
# Loading work.bcd_to_7seg(rtl)
# ** Warning: (vsim-8683) Uninitialized out port /top_level_tb/top_level_dut/servo_ent/pwm_o has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/servo_ent/pwm_ent
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/servo_ent/pwm_ent
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/tilt_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/tilt_ent
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/tilt_ent
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/adc_ent/sampling_strobe_ent
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/adc_ent/pwm_ent
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/adc_ent/pwm_ent
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /top_level_tb/top_level_dut/servo_ent/pwm_ent
do top_level_tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:53:54 on Nov 29,2024
# vcom -reportprogress 300 -work work std_definitions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Compiling package std_definitions
# End time: 22:53:54 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:53:54 on Nov 29,2024
# vcom -reportprogress 300 -work work bcd_to_7seg_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package std_definitions
# -- Compiling entity bcd_to_7seg
# -- Compiling architecture rtl of bcd_to_7seg
# End time: 22:53:54 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:53:54 on Nov 29,2024
# vcom -reportprogress 300 -work work bin2bcd_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bin2bcd
# -- Compiling architecture rtl of bin2bcd
# End time: 22:53:54 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:53:54 on Nov 29,2024
# vcom -reportprogress 300 -work work servo_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Compiling package servo_pkg
# End time: 22:53:54 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:53:54 on Nov 29,2024
# vcom -reportprogress 300 -work work counter_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity counter
# -- Compiling architecture behav of counter
# End time: 22:53:54 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:53:54 on Nov 29,2024
# vcom -reportprogress 300 -work work pwm_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity pwm
# -- Compiling architecture behav of pwm
# -- Loading entity counter
# End time: 22:53:54 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:53:54 on Nov 29,2024
# vcom -reportprogress 300 -work work strb_generator_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity strb_generator
# -- Compiling architecture behav of strb_generator
# -- Loading entity counter
# End time: 22:53:54 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:53:54 on Nov 29,2024
# vcom -reportprogress 300 -work work delta_adc_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity delta_adc
# -- Compiling architecture behav of delta_adc
# -- Loading entity pwm
# -- Loading package MATH_REAL
# -- Loading entity strb_generator
# End time: 22:53:54 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:53:54 on Nov 29,2024
# vcom -reportprogress 300 -work work sample_hold_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package servo_pkg
# -- Compiling entity sample_hold
# -- Compiling architecture behav of sample_hold
# End time: 22:53:54 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:53:54 on Nov 29,2024
# vcom -reportprogress 300 -work work servo_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package servo_pkg
# -- Compiling entity servo
# -- Compiling architecture behav of servo
# -- Loading entity pwm
# ** Error: servo_ea.vhd(37): (vcom-1136) Unknown identifier "pwm".
# ** Note: servo_ea.vhd(40): VHDL Compiler exiting
# End time: 22:53:54 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/20.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./top_level_tb.do line 14
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -work work servo_ea.vhd"
do top_level_tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:54:09 on Nov 29,2024
# vcom -reportprogress 300 -work work std_definitions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Compiling package std_definitions
# End time: 22:54:09 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:54:09 on Nov 29,2024
# vcom -reportprogress 300 -work work bcd_to_7seg_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package std_definitions
# -- Compiling entity bcd_to_7seg
# -- Compiling architecture rtl of bcd_to_7seg
# End time: 22:54:09 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:54:09 on Nov 29,2024
# vcom -reportprogress 300 -work work bin2bcd_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bin2bcd
# -- Compiling architecture rtl of bin2bcd
# End time: 22:54:09 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:54:09 on Nov 29,2024
# vcom -reportprogress 300 -work work servo_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Compiling package servo_pkg
# End time: 22:54:09 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:54:09 on Nov 29,2024
# vcom -reportprogress 300 -work work counter_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity counter
# -- Compiling architecture behav of counter
# End time: 22:54:09 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:54:09 on Nov 29,2024
# vcom -reportprogress 300 -work work pwm_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity pwm
# -- Compiling architecture behav of pwm
# -- Loading entity counter
# End time: 22:54:09 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:54:09 on Nov 29,2024
# vcom -reportprogress 300 -work work strb_generator_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity strb_generator
# -- Compiling architecture behav of strb_generator
# -- Loading entity counter
# End time: 22:54:09 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:54:09 on Nov 29,2024
# vcom -reportprogress 300 -work work delta_adc_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity delta_adc
# -- Compiling architecture behav of delta_adc
# -- Loading entity pwm
# -- Loading package MATH_REAL
# -- Loading entity strb_generator
# End time: 22:54:09 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:54:09 on Nov 29,2024
# vcom -reportprogress 300 -work work sample_hold_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package servo_pkg
# -- Compiling entity sample_hold
# -- Compiling architecture behav of sample_hold
# End time: 22:54:09 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:54:09 on Nov 29,2024
# vcom -reportprogress 300 -work work servo_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package servo_pkg
# -- Compiling entity servo
# -- Compiling architecture behav of servo
# -- Loading entity pwm
# End time: 22:54:09 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:54:09 on Nov 29,2024
# vcom -reportprogress 300 -work work sync_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sync
# -- Compiling architecture behav of sync
# End time: 22:54:09 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:54:09 on Nov 29,2024
# vcom -reportprogress 300 -work work tilt_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package servo_pkg
# -- Compiling entity tilt
# -- Compiling architecture behav of tilt
# End time: 22:54:10 on Nov 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:54:10 on Nov 29,2024
# vcom -reportprogress 300 -work work top_level_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package servo_pkg
# -- Compiling entity tilt_tl
# -- Compiling architecture behav of tilt_tl
# -- Loading entity sync
# -- Loading entity delta_adc
# -- Loading entity sample_hold
# -- Loading entity tilt
# -- Loading entity servo
# -- Loading entity bin2bcd
# -- Loading package std_definitions
# -- Loading entity bcd_to_7seg
# End time: 22:54:10 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:54:10 on Nov 29,2024
# vcom -reportprogress 300 -work work top_level_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity top_level_tb
# -- Compiling architecture behav of top_level_tb
# -- Loading package servo_pkg
# -- Loading entity tilt_tl
# End time: 22:54:10 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:54:12 on Nov 29,2024, Elapsed time: 0:05:33
# Errors: 1, Warnings: 47
# vsim work.top_level_tb 
# Start time: 22:54:12 on Nov 29,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.servo_pkg
# Loading work.top_level_tb(behav)
# Loading work.std_definitions
# Loading work.tilt_tl(behav)
# Loading work.sync(behav)
# Loading work.delta_adc(behav)
# Loading work.pwm(behav)
# Loading work.counter(behav)
# Loading work.strb_generator(behav)
# Loading work.sample_hold(behav)
# Loading work.tilt(behav)
# Loading work.servo(behav)
# Loading work.bin2bcd(rtl)
# Loading work.bcd_to_7seg(rtl)
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/servo_ent/pwm_ent
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/servo_ent/pwm_ent
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/tilt_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/tilt_ent
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/tilt_ent
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/adc_ent/sampling_strobe_ent
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/adc_ent/pwm_ent
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/adc_ent/pwm_ent
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /top_level_tb/top_level_dut/servo_ent/pwm_ent
do top_level_tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:59:15 on Nov 29,2024
# vcom -reportprogress 300 -work work std_definitions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Compiling package std_definitions
# End time: 22:59:15 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:59:15 on Nov 29,2024
# vcom -reportprogress 300 -work work bcd_to_7seg_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package std_definitions
# -- Compiling entity bcd_to_7seg
# -- Compiling architecture rtl of bcd_to_7seg
# End time: 22:59:15 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:59:15 on Nov 29,2024
# vcom -reportprogress 300 -work work bin2bcd_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bin2bcd
# -- Compiling architecture rtl of bin2bcd
# End time: 22:59:15 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:59:15 on Nov 29,2024
# vcom -reportprogress 300 -work work servo_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Compiling package servo_pkg
# End time: 22:59:15 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:59:15 on Nov 29,2024
# vcom -reportprogress 300 -work work counter_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity counter
# -- Compiling architecture behav of counter
# End time: 22:59:16 on Nov 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:59:16 on Nov 29,2024
# vcom -reportprogress 300 -work work pwm_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity pwm
# -- Compiling architecture behav of pwm
# -- Loading entity counter
# End time: 22:59:16 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:59:16 on Nov 29,2024
# vcom -reportprogress 300 -work work strb_generator_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity strb_generator
# -- Compiling architecture behav of strb_generator
# -- Loading entity counter
# End time: 22:59:16 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:59:16 on Nov 29,2024
# vcom -reportprogress 300 -work work delta_adc_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity delta_adc
# -- Compiling architecture behav of delta_adc
# -- Loading entity pwm
# -- Loading package MATH_REAL
# -- Loading entity strb_generator
# End time: 22:59:16 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:59:16 on Nov 29,2024
# vcom -reportprogress 300 -work work sample_hold_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package servo_pkg
# -- Compiling entity sample_hold
# -- Compiling architecture behav of sample_hold
# End time: 22:59:16 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:59:16 on Nov 29,2024
# vcom -reportprogress 300 -work work servo_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package servo_pkg
# -- Compiling entity servo
# -- Compiling architecture behav of servo
# -- Loading entity pwm
# End time: 22:59:16 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:59:16 on Nov 29,2024
# vcom -reportprogress 300 -work work sync_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sync
# -- Compiling architecture behav of sync
# End time: 22:59:16 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:59:16 on Nov 29,2024
# vcom -reportprogress 300 -work work tilt_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package servo_pkg
# -- Compiling entity tilt
# -- Compiling architecture behav of tilt
# End time: 22:59:16 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:59:16 on Nov 29,2024
# vcom -reportprogress 300 -work work top_level_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package servo_pkg
# -- Compiling entity tilt_tl
# -- Compiling architecture behav of tilt_tl
# -- Loading entity sync
# -- Loading entity delta_adc
# -- Loading entity sample_hold
# -- Loading entity tilt
# -- Loading entity servo
# -- Loading entity bin2bcd
# -- Loading package std_definitions
# -- Loading entity bcd_to_7seg
# End time: 22:59:16 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:59:16 on Nov 29,2024
# vcom -reportprogress 300 -work work top_level_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity top_level_tb
# -- Compiling architecture behav of top_level_tb
# -- Loading package servo_pkg
# -- Loading entity tilt_tl
# End time: 22:59:16 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:59:18 on Nov 29,2024, Elapsed time: 0:05:06
# Errors: 0, Warnings: 46
# vsim work.top_level_tb 
# Start time: 22:59:18 on Nov 29,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.servo_pkg
# Loading work.top_level_tb(behav)
# Loading work.std_definitions
# Loading work.tilt_tl(behav)
# Loading work.sync(behav)
# Loading work.delta_adc(behav)
# Loading work.pwm(behav)
# Loading work.counter(behav)
# Loading work.strb_generator(behav)
# Loading work.sample_hold(behav)
# Loading work.tilt(behav)
# Loading work.servo(behav)
# Loading work.bin2bcd(rtl)
# Loading work.bcd_to_7seg(rtl)
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/servo_ent/pwm_ent
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/servo_ent/pwm_ent
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/tilt_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/tilt_ent
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/tilt_ent
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/adc_ent/sampling_strobe_ent
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/adc_ent/pwm_ent
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/adc_ent/pwm_ent
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /top_level_tb/top_level_dut/servo_ent/pwm_ent
do top_level_tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:00:42 on Nov 29,2024
# vcom -reportprogress 300 -work work std_definitions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Compiling package std_definitions
# End time: 23:00:42 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:00:42 on Nov 29,2024
# vcom -reportprogress 300 -work work bcd_to_7seg_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package std_definitions
# -- Compiling entity bcd_to_7seg
# -- Compiling architecture rtl of bcd_to_7seg
# End time: 23:00:42 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:00:42 on Nov 29,2024
# vcom -reportprogress 300 -work work bin2bcd_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bin2bcd
# -- Compiling architecture rtl of bin2bcd
# End time: 23:00:42 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:00:42 on Nov 29,2024
# vcom -reportprogress 300 -work work servo_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Compiling package servo_pkg
# End time: 23:00:42 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:00:42 on Nov 29,2024
# vcom -reportprogress 300 -work work counter_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity counter
# -- Compiling architecture behav of counter
# End time: 23:00:43 on Nov 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:00:43 on Nov 29,2024
# vcom -reportprogress 300 -work work pwm_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity pwm
# -- Compiling architecture behav of pwm
# -- Loading entity counter
# End time: 23:00:43 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:00:43 on Nov 29,2024
# vcom -reportprogress 300 -work work strb_generator_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity strb_generator
# -- Compiling architecture behav of strb_generator
# -- Loading entity counter
# End time: 23:00:43 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:00:43 on Nov 29,2024
# vcom -reportprogress 300 -work work delta_adc_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity delta_adc
# -- Compiling architecture behav of delta_adc
# -- Loading entity pwm
# -- Loading package MATH_REAL
# -- Loading entity strb_generator
# End time: 23:00:43 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:00:43 on Nov 29,2024
# vcom -reportprogress 300 -work work sample_hold_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package servo_pkg
# -- Compiling entity sample_hold
# -- Compiling architecture behav of sample_hold
# End time: 23:00:43 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:00:43 on Nov 29,2024
# vcom -reportprogress 300 -work work servo_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package servo_pkg
# -- Compiling entity servo
# -- Compiling architecture behav of servo
# -- Loading entity pwm
# ** Error: servo_ea.vhd(46): Enumeration literal '1' is not of type ieee.NUMERIC_STD.UNSIGNED.
# ** Note: servo_ea.vhd(57): VHDL Compiler exiting
# End time: 23:00:43 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/20.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./top_level_tb.do line 14
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -work work servo_ea.vhd"
do top_level_tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:01:31 on Nov 29,2024
# vcom -reportprogress 300 -work work std_definitions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Compiling package std_definitions
# End time: 23:01:31 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:01:31 on Nov 29,2024
# vcom -reportprogress 300 -work work bcd_to_7seg_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package std_definitions
# -- Compiling entity bcd_to_7seg
# -- Compiling architecture rtl of bcd_to_7seg
# End time: 23:01:31 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:01:31 on Nov 29,2024
# vcom -reportprogress 300 -work work bin2bcd_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bin2bcd
# -- Compiling architecture rtl of bin2bcd
# End time: 23:01:31 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:01:31 on Nov 29,2024
# vcom -reportprogress 300 -work work servo_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Compiling package servo_pkg
# End time: 23:01:31 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:01:31 on Nov 29,2024
# vcom -reportprogress 300 -work work counter_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity counter
# -- Compiling architecture behav of counter
# End time: 23:01:31 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:01:31 on Nov 29,2024
# vcom -reportprogress 300 -work work pwm_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity pwm
# -- Compiling architecture behav of pwm
# -- Loading entity counter
# End time: 23:01:31 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:01:31 on Nov 29,2024
# vcom -reportprogress 300 -work work strb_generator_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity strb_generator
# -- Compiling architecture behav of strb_generator
# -- Loading entity counter
# End time: 23:01:31 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:01:31 on Nov 29,2024
# vcom -reportprogress 300 -work work delta_adc_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity delta_adc
# -- Compiling architecture behav of delta_adc
# -- Loading entity pwm
# -- Loading package MATH_REAL
# -- Loading entity strb_generator
# End time: 23:01:31 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:01:31 on Nov 29,2024
# vcom -reportprogress 300 -work work sample_hold_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package servo_pkg
# -- Compiling entity sample_hold
# -- Compiling architecture behav of sample_hold
# End time: 23:01:31 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:01:31 on Nov 29,2024
# vcom -reportprogress 300 -work work servo_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package servo_pkg
# -- Compiling entity servo
# -- Compiling architecture behav of servo
# -- Loading entity pwm
# End time: 23:01:32 on Nov 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:01:32 on Nov 29,2024
# vcom -reportprogress 300 -work work sync_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sync
# -- Compiling architecture behav of sync
# End time: 23:01:32 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:01:32 on Nov 29,2024
# vcom -reportprogress 300 -work work tilt_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package servo_pkg
# -- Compiling entity tilt
# -- Compiling architecture behav of tilt
# End time: 23:01:32 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:01:32 on Nov 29,2024
# vcom -reportprogress 300 -work work top_level_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package servo_pkg
# -- Compiling entity tilt_tl
# -- Compiling architecture behav of tilt_tl
# -- Loading entity sync
# -- Loading entity delta_adc
# -- Loading entity sample_hold
# -- Loading entity tilt
# -- Loading entity servo
# -- Loading entity bin2bcd
# -- Loading package std_definitions
# -- Loading entity bcd_to_7seg
# End time: 23:01:32 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:01:32 on Nov 29,2024
# vcom -reportprogress 300 -work work top_level_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity top_level_tb
# -- Compiling architecture behav of top_level_tb
# -- Loading package servo_pkg
# -- Loading entity tilt_tl
# End time: 23:01:32 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:01:34 on Nov 29,2024, Elapsed time: 0:02:16
# Errors: 1, Warnings: 46
# vsim work.top_level_tb 
# Start time: 23:01:34 on Nov 29,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.servo_pkg
# Loading work.top_level_tb(behav)
# Loading work.std_definitions
# Loading work.tilt_tl(behav)
# Loading work.sync(behav)
# Loading work.delta_adc(behav)
# Loading work.pwm(behav)
# Loading work.counter(behav)
# Loading work.strb_generator(behav)
# Loading work.sample_hold(behav)
# Loading work.tilt(behav)
# Loading work.servo(behav)
# Loading work.bin2bcd(rtl)
# Loading work.bcd_to_7seg(rtl)
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/servo_ent/pwm_ent
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/servo_ent/pwm_ent
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/tilt_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/tilt_ent
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/tilt_ent
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/adc_ent/sampling_strobe_ent
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/adc_ent/pwm_ent
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/adc_ent/pwm_ent
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /top_level_tb/top_level_dut/servo_ent/pwm_ent
do top_level_tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:02:32 on Nov 29,2024
# vcom -reportprogress 300 -work work std_definitions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Compiling package std_definitions
# End time: 23:02:32 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:02:32 on Nov 29,2024
# vcom -reportprogress 300 -work work bcd_to_7seg_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package std_definitions
# -- Compiling entity bcd_to_7seg
# -- Compiling architecture rtl of bcd_to_7seg
# End time: 23:02:33 on Nov 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:02:33 on Nov 29,2024
# vcom -reportprogress 300 -work work bin2bcd_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bin2bcd
# -- Compiling architecture rtl of bin2bcd
# End time: 23:02:33 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:02:33 on Nov 29,2024
# vcom -reportprogress 300 -work work servo_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Compiling package servo_pkg
# End time: 23:02:33 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:02:33 on Nov 29,2024
# vcom -reportprogress 300 -work work counter_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity counter
# -- Compiling architecture behav of counter
# End time: 23:02:33 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:02:33 on Nov 29,2024
# vcom -reportprogress 300 -work work pwm_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity pwm
# -- Compiling architecture behav of pwm
# -- Loading entity counter
# End time: 23:02:33 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:02:33 on Nov 29,2024
# vcom -reportprogress 300 -work work strb_generator_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity strb_generator
# -- Compiling architecture behav of strb_generator
# -- Loading entity counter
# End time: 23:02:33 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:02:33 on Nov 29,2024
# vcom -reportprogress 300 -work work delta_adc_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity delta_adc
# -- Compiling architecture behav of delta_adc
# -- Loading entity pwm
# -- Loading package MATH_REAL
# -- Loading entity strb_generator
# End time: 23:02:33 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:02:33 on Nov 29,2024
# vcom -reportprogress 300 -work work sample_hold_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package servo_pkg
# -- Compiling entity sample_hold
# -- Compiling architecture behav of sample_hold
# End time: 23:02:33 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:02:33 on Nov 29,2024
# vcom -reportprogress 300 -work work servo_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package servo_pkg
# -- Compiling entity servo
# -- Compiling architecture behav of servo
# ** Error: servo_ea.vhd(24): (vcom-1136) Unknown identifier "SERVO_MIN_VAL".
# -- Loading entity pwm
# ** Note: servo_ea.vhd(58): VHDL Compiler exiting
# End time: 23:02:33 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/20.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./top_level_tb.do line 14
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -work work servo_ea.vhd"
do top_level_tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:02:56 on Nov 29,2024
# vcom -reportprogress 300 -work work std_definitions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Compiling package std_definitions
# End time: 23:02:56 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:02:56 on Nov 29,2024
# vcom -reportprogress 300 -work work bcd_to_7seg_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package std_definitions
# -- Compiling entity bcd_to_7seg
# -- Compiling architecture rtl of bcd_to_7seg
# End time: 23:02:56 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:02:56 on Nov 29,2024
# vcom -reportprogress 300 -work work bin2bcd_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bin2bcd
# -- Compiling architecture rtl of bin2bcd
# End time: 23:02:57 on Nov 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:02:57 on Nov 29,2024
# vcom -reportprogress 300 -work work servo_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Compiling package servo_pkg
# End time: 23:02:57 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:02:57 on Nov 29,2024
# vcom -reportprogress 300 -work work counter_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity counter
# -- Compiling architecture behav of counter
# End time: 23:02:57 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:02:57 on Nov 29,2024
# vcom -reportprogress 300 -work work pwm_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity pwm
# -- Compiling architecture behav of pwm
# -- Loading entity counter
# End time: 23:02:57 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:02:57 on Nov 29,2024
# vcom -reportprogress 300 -work work strb_generator_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity strb_generator
# -- Compiling architecture behav of strb_generator
# -- Loading entity counter
# End time: 23:02:57 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:02:57 on Nov 29,2024
# vcom -reportprogress 300 -work work delta_adc_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity delta_adc
# -- Compiling architecture behav of delta_adc
# -- Loading entity pwm
# -- Loading package MATH_REAL
# -- Loading entity strb_generator
# End time: 23:02:57 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:02:57 on Nov 29,2024
# vcom -reportprogress 300 -work work sample_hold_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package servo_pkg
# -- Compiling entity sample_hold
# -- Compiling architecture behav of sample_hold
# End time: 23:02:57 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:02:57 on Nov 29,2024
# vcom -reportprogress 300 -work work servo_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package servo_pkg
# -- Compiling entity servo
# -- Compiling architecture behav of servo
# -- Loading entity pwm
# End time: 23:02:57 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:02:57 on Nov 29,2024
# vcom -reportprogress 300 -work work sync_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sync
# -- Compiling architecture behav of sync
# End time: 23:02:57 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:02:57 on Nov 29,2024
# vcom -reportprogress 300 -work work tilt_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package servo_pkg
# -- Compiling entity tilt
# -- Compiling architecture behav of tilt
# End time: 23:02:57 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:02:57 on Nov 29,2024
# vcom -reportprogress 300 -work work top_level_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package servo_pkg
# -- Compiling entity tilt_tl
# -- Compiling architecture behav of tilt_tl
# -- Loading entity sync
# -- Loading entity delta_adc
# -- Loading entity sample_hold
# -- Loading entity tilt
# -- Loading entity servo
# -- Loading entity bin2bcd
# -- Loading package std_definitions
# -- Loading entity bcd_to_7seg
# End time: 23:02:57 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:02:57 on Nov 29,2024
# vcom -reportprogress 300 -work work top_level_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity top_level_tb
# -- Compiling architecture behav of top_level_tb
# -- Loading package servo_pkg
# -- Loading entity tilt_tl
# End time: 23:02:58 on Nov 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 23:03:00 on Nov 29,2024, Elapsed time: 0:01:26
# Errors: 1, Warnings: 46
# vsim work.top_level_tb 
# Start time: 23:03:00 on Nov 29,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.servo_pkg
# Loading work.top_level_tb(behav)
# Loading work.std_definitions
# Loading work.tilt_tl(behav)
# Loading work.sync(behav)
# Loading work.delta_adc(behav)
# Loading work.pwm(behav)
# Loading work.counter(behav)
# Loading work.strb_generator(behav)
# Loading work.sample_hold(behav)
# Loading work.tilt(behav)
# Loading work.servo(behav)
# Loading work.bin2bcd(rtl)
# Loading work.bcd_to_7seg(rtl)
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/servo_ent/pwm_ent
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/servo_ent/pwm_ent
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/tilt_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/tilt_ent
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/tilt_ent
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/adc_ent/sampling_strobe_ent
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/adc_ent/pwm_ent
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/adc_ent/pwm_ent
do top_level_tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:04:52 on Nov 29,2024
# vcom -reportprogress 300 -work work std_definitions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Compiling package std_definitions
# End time: 23:04:53 on Nov 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:04:53 on Nov 29,2024
# vcom -reportprogress 300 -work work bcd_to_7seg_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package std_definitions
# -- Compiling entity bcd_to_7seg
# -- Compiling architecture rtl of bcd_to_7seg
# End time: 23:04:53 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:04:53 on Nov 29,2024
# vcom -reportprogress 300 -work work bin2bcd_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bin2bcd
# -- Compiling architecture rtl of bin2bcd
# End time: 23:04:53 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:04:53 on Nov 29,2024
# vcom -reportprogress 300 -work work servo_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Compiling package servo_pkg
# End time: 23:04:53 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:04:53 on Nov 29,2024
# vcom -reportprogress 300 -work work counter_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity counter
# -- Compiling architecture behav of counter
# End time: 23:04:53 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:04:53 on Nov 29,2024
# vcom -reportprogress 300 -work work pwm_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity pwm
# -- Compiling architecture behav of pwm
# -- Loading entity counter
# End time: 23:04:53 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:04:53 on Nov 29,2024
# vcom -reportprogress 300 -work work strb_generator_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity strb_generator
# -- Compiling architecture behav of strb_generator
# -- Loading entity counter
# End time: 23:04:53 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:04:53 on Nov 29,2024
# vcom -reportprogress 300 -work work delta_adc_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity delta_adc
# -- Compiling architecture behav of delta_adc
# -- Loading entity pwm
# -- Loading package MATH_REAL
# -- Loading entity strb_generator
# End time: 23:04:53 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:04:53 on Nov 29,2024
# vcom -reportprogress 300 -work work sample_hold_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package servo_pkg
# -- Compiling entity sample_hold
# -- Compiling architecture behav of sample_hold
# End time: 23:04:53 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:04:53 on Nov 29,2024
# vcom -reportprogress 300 -work work servo_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package servo_pkg
# -- Compiling entity servo
# -- Compiling architecture behav of servo
# -- Loading entity pwm
# End time: 23:04:53 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:04:53 on Nov 29,2024
# vcom -reportprogress 300 -work work sync_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sync
# -- Compiling architecture behav of sync
# End time: 23:04:53 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:04:53 on Nov 29,2024
# vcom -reportprogress 300 -work work tilt_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package servo_pkg
# -- Compiling entity tilt
# -- Compiling architecture behav of tilt
# End time: 23:04:54 on Nov 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:04:54 on Nov 29,2024
# vcom -reportprogress 300 -work work top_level_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package servo_pkg
# -- Compiling entity tilt_tl
# -- Compiling architecture behav of tilt_tl
# -- Loading entity sync
# -- Loading entity delta_adc
# -- Loading entity sample_hold
# -- Loading entity tilt
# -- Loading entity servo
# -- Loading entity bin2bcd
# -- Loading package std_definitions
# -- Loading entity bcd_to_7seg
# End time: 23:04:54 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:04:54 on Nov 29,2024
# vcom -reportprogress 300 -work work top_level_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity top_level_tb
# -- Compiling architecture behav of top_level_tb
# -- Loading package servo_pkg
# -- Loading entity tilt_tl
# End time: 23:04:54 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:04:56 on Nov 29,2024, Elapsed time: 0:01:56
# Errors: 0, Warnings: 45
# vsim work.top_level_tb 
# Start time: 23:04:56 on Nov 29,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.servo_pkg
# Loading work.top_level_tb(behav)
# Loading work.std_definitions
# Loading work.tilt_tl(behav)
# Loading work.sync(behav)
# Loading work.delta_adc(behav)
# Loading work.pwm(behav)
# Loading work.counter(behav)
# Loading work.strb_generator(behav)
# Loading work.sample_hold(behav)
# Loading work.tilt(behav)
# Loading work.servo(behav)
# Loading work.bin2bcd(rtl)
# Loading work.bcd_to_7seg(rtl)
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/servo_ent/pwm_ent
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/servo_ent/pwm_ent
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/tilt_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/tilt_ent
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/tilt_ent
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/adc_ent/sampling_strobe_ent
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/adc_ent/pwm_ent
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/adc_ent/pwm_ent
add wave -position insertpoint  \
sim:/top_level_tb/top_level_dut/servo_ent/pwm_ent/ON_counter_val_i
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/Smon/source/vhdl_projects/ex_6/wave
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/Smon/source/vhdl_projects/ex_6/wave
do top_level_tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:09:08 on Nov 29,2024
# vcom -reportprogress 300 -work work std_definitions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Compiling package std_definitions
# End time: 23:09:08 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:09:08 on Nov 29,2024
# vcom -reportprogress 300 -work work bcd_to_7seg_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package std_definitions
# -- Compiling entity bcd_to_7seg
# -- Compiling architecture rtl of bcd_to_7seg
# End time: 23:09:08 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:09:08 on Nov 29,2024
# vcom -reportprogress 300 -work work bin2bcd_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bin2bcd
# -- Compiling architecture rtl of bin2bcd
# End time: 23:09:09 on Nov 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:09:09 on Nov 29,2024
# vcom -reportprogress 300 -work work servo_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Compiling package servo_pkg
# End time: 23:09:09 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:09:09 on Nov 29,2024
# vcom -reportprogress 300 -work work counter_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity counter
# -- Compiling architecture behav of counter
# End time: 23:09:09 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:09:09 on Nov 29,2024
# vcom -reportprogress 300 -work work pwm_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity pwm
# -- Compiling architecture behav of pwm
# -- Loading entity counter
# End time: 23:09:09 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:09:09 on Nov 29,2024
# vcom -reportprogress 300 -work work strb_generator_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity strb_generator
# -- Compiling architecture behav of strb_generator
# -- Loading entity counter
# End time: 23:09:09 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:09:09 on Nov 29,2024
# vcom -reportprogress 300 -work work delta_adc_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity delta_adc
# -- Compiling architecture behav of delta_adc
# -- Loading entity pwm
# -- Loading package MATH_REAL
# -- Loading entity strb_generator
# End time: 23:09:09 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:09:09 on Nov 29,2024
# vcom -reportprogress 300 -work work sample_hold_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package servo_pkg
# -- Compiling entity sample_hold
# -- Compiling architecture behav of sample_hold
# End time: 23:09:09 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:09:09 on Nov 29,2024
# vcom -reportprogress 300 -work work servo_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package servo_pkg
# -- Compiling entity servo
# -- Compiling architecture behav of servo
# -- Loading entity pwm
# End time: 23:09:09 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:09:09 on Nov 29,2024
# vcom -reportprogress 300 -work work sync_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sync
# -- Compiling architecture behav of sync
# End time: 23:09:09 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:09:09 on Nov 29,2024
# vcom -reportprogress 300 -work work tilt_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package servo_pkg
# -- Compiling entity tilt
# -- Compiling architecture behav of tilt
# End time: 23:09:09 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:09:09 on Nov 29,2024
# vcom -reportprogress 300 -work work top_level_ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package servo_pkg
# -- Compiling entity tilt_tl
# -- Compiling architecture behav of tilt_tl
# -- Loading entity sync
# -- Loading entity delta_adc
# -- Loading entity sample_hold
# -- Loading entity tilt
# -- Loading entity servo
# -- Loading entity bin2bcd
# -- Loading package std_definitions
# -- Loading entity bcd_to_7seg
# End time: 23:09:10 on Nov 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:09:10 on Nov 29,2024
# vcom -reportprogress 300 -work work top_level_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity top_level_tb
# -- Compiling architecture behav of top_level_tb
# -- Loading package servo_pkg
# -- Loading entity tilt_tl
# End time: 23:09:10 on Nov 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:09:12 on Nov 29,2024, Elapsed time: 0:04:16
# Errors: 0, Warnings: 44
# vsim work.top_level_tb 
# Start time: 23:09:12 on Nov 29,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.servo_pkg
# Loading work.top_level_tb(behav)
# Loading work.std_definitions
# Loading work.tilt_tl(behav)
# Loading work.sync(behav)
# Loading work.delta_adc(behav)
# Loading work.pwm(behav)
# Loading work.counter(behav)
# Loading work.strb_generator(behav)
# Loading work.sample_hold(behav)
# Loading work.tilt(behav)
# Loading work.servo(behav)
# Loading work.bin2bcd(rtl)
# Loading work.bcd_to_7seg(rtl)
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/bin2bcd_ent
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/servo_ent/pwm_ent
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/servo_ent/pwm_ent
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/tilt_ent
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/tilt_ent
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/tilt_ent
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/adc_ent/sampling_strobe_ent
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/adc_ent/pwm_ent
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/top_level_dut/adc_ent/pwm_ent
# End time: 00:57:39 on Nov 30,2024, Elapsed time: 1:48:27
# Errors: 0, Warnings: 44
