<!doctype html>
<html lang="en">
<head>
<meta charset="utf-8">
<meta name="viewport" content="width=device-width, initial-scale=1, minimum-scale=1">
<meta name="generator" content="pdoc3 0.11.6">
<title>atomik_sdk.tests.test_verilog_generation API documentation</title>
<meta name="description" content="Test Verilog RTL generation">
<link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/10up-sanitize.css/13.0.0/sanitize.min.css" integrity="sha512-y1dtMcuvtTMJc1yPgEqF0ZjQbhnc/bFhyvIyVNb9Zk5mIGtqVaAB1Ttl28su8AvFMOY0EwRbAe+HCLqj6W7/KA==" crossorigin>
<link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/10up-sanitize.css/13.0.0/typography.min.css" integrity="sha512-Y1DYSb995BAfxobCkKepB1BqJJTPrOp3zPL74AWFugHHmmdcvO+C48WLrUOlhGMc0QG7AE3f7gmvvcrmX2fDoA==" crossorigin>
<link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.9.0/styles/default.min.css" crossorigin>
<style>:root{--highlight-color:#fe9}.flex{display:flex !important}body{line-height:1.5em}#content{padding:20px}#sidebar{padding:1.5em;overflow:hidden}#sidebar > *:last-child{margin-bottom:2cm}.http-server-breadcrumbs{font-size:130%;margin:0 0 15px 0}#footer{font-size:.75em;padding:5px 30px;border-top:1px solid #ddd;text-align:right}#footer p{margin:0 0 0 1em;display:inline-block}#footer p:last-child{margin-right:30px}h1,h2,h3,h4,h5{font-weight:300}h1{font-size:2.5em;line-height:1.1em}h2{font-size:1.75em;margin:2em 0 .50em 0}h3{font-size:1.4em;margin:1.6em 0 .7em 0}h4{margin:0;font-size:105%}h1:target,h2:target,h3:target,h4:target,h5:target,h6:target{background:var(--highlight-color);padding:.2em 0}a{color:#058;text-decoration:none;transition:color .2s ease-in-out}a:visited{color:#503}a:hover{color:#b62}.title code{font-weight:bold}h2[id^="header-"]{margin-top:2em}.ident{color:#900;font-weight:bold}pre code{font-size:.8em;line-height:1.4em;padding:1em;display:block}code{background:#f3f3f3;font-family:"DejaVu Sans Mono",monospace;padding:1px 4px;overflow-wrap:break-word}h1 code{background:transparent}pre{border-top:1px solid #ccc;border-bottom:1px solid #ccc;margin:1em 0}#http-server-module-list{display:flex;flex-flow:column}#http-server-module-list div{display:flex}#http-server-module-list dt{min-width:10%}#http-server-module-list p{margin-top:0}.toc ul,#index{list-style-type:none;margin:0;padding:0}#index code{background:transparent}#index h3{border-bottom:1px solid #ddd}#index ul{padding:0}#index h4{margin-top:.6em;font-weight:bold}@media (min-width:200ex){#index .two-column{column-count:2}}@media (min-width:300ex){#index .two-column{column-count:3}}dl{margin-bottom:2em}dl dl:last-child{margin-bottom:4em}dd{margin:0 0 1em 3em}#header-classes + dl > dd{margin-bottom:3em}dd dd{margin-left:2em}dd p{margin:10px 0}.name{background:#eee;font-size:.85em;padding:5px 10px;display:inline-block;min-width:40%}.name:hover{background:#e0e0e0}dt:target .name{background:var(--highlight-color)}.name > span:first-child{white-space:nowrap}.name.class > span:nth-child(2){margin-left:.4em}.inherited{color:#999;border-left:5px solid #eee;padding-left:1em}.inheritance em{font-style:normal;font-weight:bold}.desc h2{font-weight:400;font-size:1.25em}.desc h3{font-size:1em}.desc dt code{background:inherit}.source > summary,.git-link-div{color:#666;text-align:right;font-weight:400;font-size:.8em;text-transform:uppercase}.source summary > *{white-space:nowrap;cursor:pointer}.git-link{color:inherit;margin-left:1em}.source pre{max-height:500px;overflow:auto;margin:0}.source pre code{font-size:12px;overflow:visible;min-width:max-content}.hlist{list-style:none}.hlist li{display:inline}.hlist li:after{content:',\2002'}.hlist li:last-child:after{content:none}.hlist .hlist{display:inline;padding-left:1em}img{max-width:100%}td{padding:0 .5em}.admonition{padding:.1em 1em;margin:1em 0}.admonition-title{font-weight:bold}.admonition.note,.admonition.info,.admonition.important{background:#aef}.admonition.todo,.admonition.versionadded,.admonition.tip,.admonition.hint{background:#dfd}.admonition.warning,.admonition.versionchanged,.admonition.deprecated{background:#fd4}.admonition.error,.admonition.danger,.admonition.caution{background:lightpink}</style>
<style media="screen and (min-width: 700px)">@media screen and (min-width:700px){#sidebar{width:30%;height:100vh;overflow:auto;position:sticky;top:0}#content{width:70%;max-width:100ch;padding:3em 4em;border-left:1px solid #ddd}pre code{font-size:1em}.name{font-size:1em}main{display:flex;flex-direction:row-reverse;justify-content:flex-end}.toc ul ul,#index ul ul{padding-left:1em}.toc > ul > li{margin-top:.5em}}</style>
<style media="print">@media print{#sidebar h1{page-break-before:always}.source{display:none}}@media print{*{background:transparent !important;color:#000 !important;box-shadow:none !important;text-shadow:none !important}a[href]:after{content:" (" attr(href) ")";font-size:90%}a[href][title]:after{content:none}abbr[title]:after{content:" (" attr(title) ")"}.ir a:after,a[href^="javascript:"]:after,a[href^="#"]:after{content:""}pre,blockquote{border:1px solid #999;page-break-inside:avoid}thead{display:table-header-group}tr,img{page-break-inside:avoid}img{max-width:100% !important}@page{margin:0.5cm}p,h2,h3{orphans:3;widows:3}h1,h2,h3,h4,h5,h6{page-break-after:avoid}}</style>
<script defer src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.9.0/highlight.min.js" integrity="sha512-D9gUyxqja7hBtkWpPWGt9wfbfaMGVt9gnyCvYa+jojwwPHLCzUm5i8rpk7vD7wNee9bA35eYIjobYPaQuKS1MQ==" crossorigin></script>
<script>window.addEventListener('DOMContentLoaded', () => {
hljs.configure({languages: ['bash', 'css', 'diff', 'graphql', 'ini', 'javascript', 'json', 'plaintext', 'python', 'python-repl', 'rust', 'shell', 'sql', 'typescript', 'xml', 'yaml']});
hljs.highlightAll();
/* Collapse source docstrings */
setTimeout(() => {
[...document.querySelectorAll('.hljs.language-python > .hljs-string')]
.filter(el => el.innerHTML.length > 200 && ['"""', "'''"].includes(el.innerHTML.substring(0, 3)))
.forEach(el => {
let d = document.createElement('details');
d.classList.add('hljs-string');
d.innerHTML = '<summary>"""</summary>' + el.innerHTML.substring(3);
el.replaceWith(d);
});
}, 100);
})</script>
</head>
<body>
<main>
<article id="content">
<header>
<h1 class="title">Module <code>atomik_sdk.tests.test_verilog_generation</code></h1>
</header>
<section id="section-intro">
<p>Test Verilog RTL generation</p>
</section>
<section>
</section>
<section>
</section>
<section>
<h2 class="section-title" id="header-functions">Functions</h2>
<dl>
<dt id="atomik_sdk.tests.test_verilog_generation.test_parallel_bank_generation"><code class="name flex">
<span>def <span class="ident">test_parallel_bank_generation</span></span>(<span>)</span>
</code></dt>
<dd>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">def test_parallel_bank_generation():
    &#34;&#34;&#34;Test Verilog RTL generation with N_BANKS=4 parallel accumulator banks.&#34;&#34;&#34;
    print(&#34;=&#34; * 70)
    print(&#34;Testing Parallel Bank Verilog Generation (N_BANKS=4)&#34;)
    print(&#34;=&#34; * 70)
    print()

    from generator.namespace_mapper import NamespaceMapping

    # Build a schema with N_BANKS=4 in hardware.rtl_params
    schema = {
        &#34;catalogue&#34;: {
            &#34;vertical&#34;: &#34;Test&#34;,
            &#34;field&#34;: &#34;Parallel&#34;,
            &#34;object&#34;: &#34;BankTest&#34;,
        },
        &#34;schema&#34;: {
            &#34;delta_fields&#34;: {
                &#34;value&#34;: {&#34;width&#34;: 64, &#34;type&#34;: &#34;xor&#34;},
            },
            &#34;operations&#34;: {},
        },
        &#34;hardware&#34;: {
            &#34;target_device&#34;: &#34;GW1NR-9&#34;,
            &#34;rtl_params&#34;: {
                &#34;DATA_WIDTH&#34;: 64,
                &#34;N_BANKS&#34;: 4,
            },
        },
    }

    namespace = NamespaceMapping(
        vertical=&#34;Test&#34;,
        field=&#34;Parallel&#34;,
        object=&#34;BankTest&#34;,
        python_module_path=&#34;atomik.Test.Parallel&#34;,
        python_import_statement=&#34;from atomik.Test.Parallel import BankTest&#34;,
        rust_path=&#34;atomik::test::parallel&#34;,
        rust_use_statement=&#34;use atomik::test::parallel::BankTest;&#34;,
        c_include_path=&#34;atomik/test/parallel/bank_test.h&#34;,
        c_include_statement=&#39;#include &#34;atomik/test/parallel/bank_test.h&#34;&#39;,
        javascript_package=&#34;@atomik/test-parallel&#34;,
        javascript_require_statement=&#34;const { BankTest } = require(&#39;@atomik/test-parallel&#39;);&#34;,
        verilog_module_name=&#34;atomik_test_parallel_bank_test&#34;,
    )

    gen = VerilogGenerator()
    result = gen.generate(schema, namespace)

    assert result.success, f&#34;Generation failed: {result.errors}&#34;
    print(f&#34;  [PASS] Generated {len(result.files)} file(s)&#34;)

    # Find the RTL module file
    rtl_files = [f for f in result.files if f.language == &#34;verilog&#34; and &#34;tb_&#34; not in f.relative_path]
    assert len(rtl_files) &gt;= 1, &#34;No RTL file generated&#34;

    rtl_content = rtl_files[0].content

    # Verify parallel accumulator instantiation
    assert &#34;atomik_parallel_acc&#34; in rtl_content, \
        &#34;Generated Verilog should contain atomik_parallel_acc instantiation&#34;
    print(&#34;  [PASS] Contains atomik_parallel_acc instantiation&#34;)

    assert &#34;N_BANKS&#34; in rtl_content, \
        &#34;Generated Verilog should contain N_BANKS parameter&#34;
    print(&#34;  [PASS] Contains N_BANKS parameter&#34;)

    assert &#34;delta_parallel_in&#34; in rtl_content, \
        &#34;Generated Verilog should contain delta_parallel_in port&#34;
    print(&#34;  [PASS] Contains delta_parallel_in port&#34;)

    assert &#34;delta_parallel_valid&#34; in rtl_content, \
        &#34;Generated Verilog should contain delta_parallel_valid port&#34;
    print(&#34;  [PASS] Contains delta_parallel_valid port&#34;)

    assert &#34;parallel_mode&#34; in rtl_content, \
        &#34;Generated Verilog should contain parallel_mode port&#34;
    print(&#34;  [PASS] Contains parallel_mode port&#34;)

    # Verify testbench has parallel tests
    tb_files = [f for f in result.files if &#34;tb_&#34; in f.relative_path]
    assert len(tb_files) &gt;= 1, &#34;No testbench file generated&#34;

    tb_content = tb_files[0].content
    assert &#34;Parallel&#34; in tb_content or &#34;parallel&#34; in tb_content, \
        &#34;Testbench should contain parallel mode tests&#34;
    print(&#34;  [PASS] Testbench contains parallel mode tests&#34;)

    print()
    print(&#34;  [PASS] Parallel bank generation test complete&#34;)
    print(&#34;=&#34; * 70)</code></pre>
</details>
<div class="desc"><p>Test Verilog RTL generation with N_BANKS=4 parallel accumulator banks.</p></div>
</dd>
<dt id="atomik_sdk.tests.test_verilog_generation.test_verilog_generation"><code class="name flex">
<span>def <span class="ident">test_verilog_generation</span></span>(<span>)</span>
</code></dt>
<dd>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">def test_verilog_generation():
    &#34;&#34;&#34;Test Verilog RTL code generation from example schemas.&#34;&#34;&#34;
    print(&#34;=&#34; * 70)
    print(&#34;Testing Verilog RTL Generation&#34;)
    print(&#34;=&#34; * 70)
    print()

    project_root = Path(__file__).parent.parent.parent.parent
    examples_dir = project_root / &#34;sdk&#34; / &#34;schemas&#34; / &#34;examples&#34;

    if not examples_dir.exists():
        pytest.skip(f&#34;Examples directory not found: {examples_dir}&#34;)

    # Create temporary output directory
    with tempfile.TemporaryDirectory() as temp_dir:
        output_dir = Path(temp_dir)

        # Test each example schema
        examples = list(examples_dir.glob(&#34;*.json&#34;))
        if not examples:
            pytest.skip(&#34;No example schemas found&#34;)

        for example_path in examples:
            print(f&#34;Testing {example_path.name}...&#34;)
            print(&#34;-&#34; * 70)

            # Create engine
            engine = GeneratorEngine(GeneratorConfig(
                output_dir=output_dir,
                validate_schemas=True,
                verbose=False
            ))

            # Register Verilog generator
            engine.register_generator(&#39;verilog&#39;, VerilogGenerator())

            # Load schema
            try:
                validation = engine.load_schema(example_path)
                if not validation:
                    print(&#34;  [FAIL] Validation errors:&#34;)
                    for error in validation.errors:
                        print(f&#34;    - {error}&#34;)
                    continue

                print(&#34;  [PASS] Schema validated&#34;)

                # Generate code
                results = engine.generate(target_languages=[&#39;verilog&#39;])

                if &#39;verilog&#39; not in results:
                    print(&#34;  [FAIL] No Verilog results&#34;)
                    continue

                result = results[&#39;verilog&#39;]

                if not result.success:
                    print(&#34;  [FAIL] Generation errors:&#34;)
                    for error in result.errors:
                        print(f&#34;    - {error}&#34;)
                    continue

                print(f&#34;  [PASS] Generated {len(result.files)} file(s)&#34;)

                # Write files
                files = engine.write_output(results)
                print(f&#34;  [PASS] Wrote {len(files)} file(s)&#34;)

                # Verify generated files have Verilog syntax
                verilog_files = [f for f in files if str(f).endswith(&#39;.v&#39;)]
                for verilog_file in verilog_files:
                    with open(verilog_file) as f:
                        content = f.read()
                        # Basic syntax checks
                        if &#39;module&#39; not in content:
                            print(f&#34;  [FAIL] Missing &#39;module&#39; keyword in {Path(verilog_file).name}&#34;)
                            continue
                        if &#39;endmodule&#39; not in content:
                            print(f&#34;  [FAIL] Missing &#39;endmodule&#39; keyword in {Path(verilog_file).name}&#34;)
                            continue

                print(&#34;  [PASS] Verilog syntax appears valid&#34;)

                # Check if iverilog is available for syntax checking
                try:
                    iverilog_version = subprocess.run(
                        [&#39;iverilog&#39;, &#39;-V&#39;],
                        capture_output=True,
                        text=True,
                        timeout=5
                    )

                    if iverilog_version.returncode == 0:
                        print(&#34;  [INFO] Found iverilog for syntax checking&#34;)

                        # Try to compile the main module
                        main_module = None
                        for f in verilog_files:
                            if &#39;tb_&#39; not in str(f):
                                main_module = f
                                break

                        if main_module:
                            iverilog_result = subprocess.run(
                                [&#39;iverilog&#39;, &#39;-t&#39;, &#39;null&#39;, str(main_module)],
                                capture_output=True,
                                text=True,
                                timeout=10
                            )

                            if iverilog_result.returncode == 0:
                                print(&#34;  [PASS] Verilog syntax check passed&#34;)
                            else:
                                print(&#34;  [WARN] Verilog syntax warnings:&#34;)
                                if iverilog_result.stderr:
                                    for line in iverilog_result.stderr.split(&#39;\n&#39;)[:5]:
                                        if line.strip():
                                            print(f&#34;    {line}&#34;)
                    else:
                        print(&#34;  [INFO] iverilog not available, skipping syntax check&#34;)

                except FileNotFoundError:
                    print(&#34;  [INFO] iverilog not installed, skipping syntax check&#34;)
                except subprocess.TimeoutExpired:
                    print(&#34;  [WARN] iverilog check timed out&#34;)
                except Exception as e:
                    print(f&#34;  [WARN] Could not run iverilog: {e}&#34;)

                print(&#34;  [PASS] Verilog RTL generation successful&#34;)

            except Exception as e:
                print(f&#34;  [FAIL] Exception: {e}&#34;)
                import traceback
                traceback.print_exc()
                continue

            print()

    print(&#34;=&#34; * 70)
    print(&#34;Verilog generation tests complete&#34;)
    print(&#34;=&#34; * 70)</code></pre>
</details>
<div class="desc"><p>Test Verilog RTL code generation from example schemas.</p></div>
</dd>
</dl>
</section>
<section>
</section>
</article>
<nav id="sidebar">
<div class="toc">
<ul></ul>
</div>
<ul id="index">
<li><h3>Super-module</h3>
<ul>
<li><code><a title="atomik_sdk.tests" href="index.html">atomik_sdk.tests</a></code></li>
</ul>
</li>
<li><h3><a href="#header-functions">Functions</a></h3>
<ul class="">
<li><code><a title="atomik_sdk.tests.test_verilog_generation.test_parallel_bank_generation" href="#atomik_sdk.tests.test_verilog_generation.test_parallel_bank_generation">test_parallel_bank_generation</a></code></li>
<li><code><a title="atomik_sdk.tests.test_verilog_generation.test_verilog_generation" href="#atomik_sdk.tests.test_verilog_generation.test_verilog_generation">test_verilog_generation</a></code></li>
</ul>
</li>
</ul>
</nav>
</main>
<footer id="footer">
<p>Generated by <a href="https://pdoc3.github.io/pdoc" title="pdoc: Python API documentation generator"><cite>pdoc</cite> 0.11.6</a>.</p>
</footer>
</body>
</html>
