// Generated by CIRCT firtool-1.66.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module PTW(
  input         clock,
                reset,
  output        io_requestor_0_req_ready,	// src/main/scala/rocket/PTW.scala:220:14
  input         io_requestor_0_req_valid,	// src/main/scala/rocket/PTW.scala:220:14
  input  [28:0] io_requestor_0_req_bits_bits_addr,	// src/main/scala/rocket/PTW.scala:220:14
  input         io_requestor_0_req_bits_bits_need_gpa,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_req_bits_bits_vstage1,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_req_bits_bits_stage2,	// src/main/scala/rocket/PTW.scala:220:14
  output        io_requestor_0_resp_valid,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_resp_bits_ae_ptw,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_resp_bits_ae_final,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_resp_bits_pf,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_resp_bits_gf,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_resp_bits_hr,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_resp_bits_hw,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_resp_bits_hx,	// src/main/scala/rocket/PTW.scala:220:14
  output [9:0]  io_requestor_0_resp_bits_pte_reserved_for_future,	// src/main/scala/rocket/PTW.scala:220:14
  output [43:0] io_requestor_0_resp_bits_pte_ppn,	// src/main/scala/rocket/PTW.scala:220:14
  output [1:0]  io_requestor_0_resp_bits_pte_reserved_for_software,	// src/main/scala/rocket/PTW.scala:220:14
  output        io_requestor_0_resp_bits_pte_d,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_resp_bits_pte_a,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_resp_bits_pte_g,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_resp_bits_pte_u,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_resp_bits_pte_x,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_resp_bits_pte_w,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_resp_bits_pte_r,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_resp_bits_pte_v,	// src/main/scala/rocket/PTW.scala:220:14
  output [1:0]  io_requestor_0_resp_bits_level,	// src/main/scala/rocket/PTW.scala:220:14
  output        io_requestor_0_resp_bits_fragmented_superpage,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_resp_bits_gpa_valid,	// src/main/scala/rocket/PTW.scala:220:14
  output [40:0] io_requestor_0_resp_bits_gpa_bits,	// src/main/scala/rocket/PTW.scala:220:14
  output        io_requestor_0_resp_bits_gpa_is_pte,	// src/main/scala/rocket/PTW.scala:220:14
  output [3:0]  io_requestor_0_ptbr_mode,	// src/main/scala/rocket/PTW.scala:220:14
  output [43:0] io_requestor_0_ptbr_ppn,	// src/main/scala/rocket/PTW.scala:220:14
  output [3:0]  io_requestor_0_hgatp_mode,	// src/main/scala/rocket/PTW.scala:220:14
  output [43:0] io_requestor_0_hgatp_ppn,	// src/main/scala/rocket/PTW.scala:220:14
  output [3:0]  io_requestor_0_vsatp_mode,	// src/main/scala/rocket/PTW.scala:220:14
  output [43:0] io_requestor_0_vsatp_ppn,	// src/main/scala/rocket/PTW.scala:220:14
  output        io_requestor_0_status_debug,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_status_cease,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_status_wfi,	// src/main/scala/rocket/PTW.scala:220:14
  output [31:0] io_requestor_0_status_isa,	// src/main/scala/rocket/PTW.scala:220:14
  output [1:0]  io_requestor_0_status_dprv,	// src/main/scala/rocket/PTW.scala:220:14
  output        io_requestor_0_status_dv,	// src/main/scala/rocket/PTW.scala:220:14
  output [1:0]  io_requestor_0_status_prv,	// src/main/scala/rocket/PTW.scala:220:14
  output        io_requestor_0_status_v,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_status_sd,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_status_mpv,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_status_gva,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_status_tsr,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_status_tw,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_status_tvm,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_status_mxr,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_status_sum,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_status_mprv,	// src/main/scala/rocket/PTW.scala:220:14
  output [1:0]  io_requestor_0_status_fs,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_status_mpp,	// src/main/scala/rocket/PTW.scala:220:14
  output        io_requestor_0_status_spp,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_status_mpie,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_status_spie,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_status_mie,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_status_sie,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_hstatus_vtsr,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_hstatus_vtw,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_hstatus_vtvm,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_hstatus_hu,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_hstatus_spvp,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_hstatus_spv,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_hstatus_gva,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_gstatus_debug,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_gstatus_cease,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_gstatus_wfi,	// src/main/scala/rocket/PTW.scala:220:14
  output [31:0] io_requestor_0_gstatus_isa,	// src/main/scala/rocket/PTW.scala:220:14
  output [1:0]  io_requestor_0_gstatus_dprv,	// src/main/scala/rocket/PTW.scala:220:14
  output        io_requestor_0_gstatus_dv,	// src/main/scala/rocket/PTW.scala:220:14
  output [1:0]  io_requestor_0_gstatus_prv,	// src/main/scala/rocket/PTW.scala:220:14
  output        io_requestor_0_gstatus_v,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_gstatus_sd,	// src/main/scala/rocket/PTW.scala:220:14
  output [22:0] io_requestor_0_gstatus_zero2,	// src/main/scala/rocket/PTW.scala:220:14
  output        io_requestor_0_gstatus_mpv,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_gstatus_gva,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_gstatus_mbe,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_gstatus_sbe,	// src/main/scala/rocket/PTW.scala:220:14
  output [1:0]  io_requestor_0_gstatus_sxl,	// src/main/scala/rocket/PTW.scala:220:14
  output [7:0]  io_requestor_0_gstatus_zero1,	// src/main/scala/rocket/PTW.scala:220:14
  output        io_requestor_0_gstatus_tsr,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_gstatus_tw,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_gstatus_tvm,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_gstatus_mxr,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_gstatus_sum,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_gstatus_mprv,	// src/main/scala/rocket/PTW.scala:220:14
  output [1:0]  io_requestor_0_gstatus_fs,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_gstatus_mpp,	// src/main/scala/rocket/PTW.scala:220:14
  output        io_requestor_0_gstatus_spp,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_gstatus_mpie,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_gstatus_ube,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_gstatus_spie,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_gstatus_upie,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_gstatus_mie,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_gstatus_hie,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_gstatus_sie,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_gstatus_uie,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_pmp_0_cfg_l,	// src/main/scala/rocket/PTW.scala:220:14
  output [1:0]  io_requestor_0_pmp_0_cfg_a,	// src/main/scala/rocket/PTW.scala:220:14
  output        io_requestor_0_pmp_0_cfg_x,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_pmp_0_cfg_w,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_pmp_0_cfg_r,	// src/main/scala/rocket/PTW.scala:220:14
  output [29:0] io_requestor_0_pmp_0_addr,	// src/main/scala/rocket/PTW.scala:220:14
  output [31:0] io_requestor_0_pmp_0_mask,	// src/main/scala/rocket/PTW.scala:220:14
  output        io_requestor_0_pmp_1_cfg_l,	// src/main/scala/rocket/PTW.scala:220:14
  output [1:0]  io_requestor_0_pmp_1_cfg_a,	// src/main/scala/rocket/PTW.scala:220:14
  output        io_requestor_0_pmp_1_cfg_x,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_pmp_1_cfg_w,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_pmp_1_cfg_r,	// src/main/scala/rocket/PTW.scala:220:14
  output [29:0] io_requestor_0_pmp_1_addr,	// src/main/scala/rocket/PTW.scala:220:14
  output [31:0] io_requestor_0_pmp_1_mask,	// src/main/scala/rocket/PTW.scala:220:14
  output        io_requestor_0_pmp_2_cfg_l,	// src/main/scala/rocket/PTW.scala:220:14
  output [1:0]  io_requestor_0_pmp_2_cfg_a,	// src/main/scala/rocket/PTW.scala:220:14
  output        io_requestor_0_pmp_2_cfg_x,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_pmp_2_cfg_w,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_pmp_2_cfg_r,	// src/main/scala/rocket/PTW.scala:220:14
  output [29:0] io_requestor_0_pmp_2_addr,	// src/main/scala/rocket/PTW.scala:220:14
  output [31:0] io_requestor_0_pmp_2_mask,	// src/main/scala/rocket/PTW.scala:220:14
  output        io_requestor_0_pmp_3_cfg_l,	// src/main/scala/rocket/PTW.scala:220:14
  output [1:0]  io_requestor_0_pmp_3_cfg_a,	// src/main/scala/rocket/PTW.scala:220:14
  output        io_requestor_0_pmp_3_cfg_x,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_pmp_3_cfg_w,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_pmp_3_cfg_r,	// src/main/scala/rocket/PTW.scala:220:14
  output [29:0] io_requestor_0_pmp_3_addr,	// src/main/scala/rocket/PTW.scala:220:14
  output [31:0] io_requestor_0_pmp_3_mask,	// src/main/scala/rocket/PTW.scala:220:14
  output        io_requestor_0_pmp_4_cfg_l,	// src/main/scala/rocket/PTW.scala:220:14
  output [1:0]  io_requestor_0_pmp_4_cfg_a,	// src/main/scala/rocket/PTW.scala:220:14
  output        io_requestor_0_pmp_4_cfg_x,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_pmp_4_cfg_w,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_pmp_4_cfg_r,	// src/main/scala/rocket/PTW.scala:220:14
  output [29:0] io_requestor_0_pmp_4_addr,	// src/main/scala/rocket/PTW.scala:220:14
  output [31:0] io_requestor_0_pmp_4_mask,	// src/main/scala/rocket/PTW.scala:220:14
  output        io_requestor_0_pmp_5_cfg_l,	// src/main/scala/rocket/PTW.scala:220:14
  output [1:0]  io_requestor_0_pmp_5_cfg_a,	// src/main/scala/rocket/PTW.scala:220:14
  output        io_requestor_0_pmp_5_cfg_x,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_pmp_5_cfg_w,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_pmp_5_cfg_r,	// src/main/scala/rocket/PTW.scala:220:14
  output [29:0] io_requestor_0_pmp_5_addr,	// src/main/scala/rocket/PTW.scala:220:14
  output [31:0] io_requestor_0_pmp_5_mask,	// src/main/scala/rocket/PTW.scala:220:14
  output        io_requestor_0_pmp_6_cfg_l,	// src/main/scala/rocket/PTW.scala:220:14
  output [1:0]  io_requestor_0_pmp_6_cfg_a,	// src/main/scala/rocket/PTW.scala:220:14
  output        io_requestor_0_pmp_6_cfg_x,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_pmp_6_cfg_w,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_pmp_6_cfg_r,	// src/main/scala/rocket/PTW.scala:220:14
  output [29:0] io_requestor_0_pmp_6_addr,	// src/main/scala/rocket/PTW.scala:220:14
  output [31:0] io_requestor_0_pmp_6_mask,	// src/main/scala/rocket/PTW.scala:220:14
  output        io_requestor_0_pmp_7_cfg_l,	// src/main/scala/rocket/PTW.scala:220:14
  output [1:0]  io_requestor_0_pmp_7_cfg_a,	// src/main/scala/rocket/PTW.scala:220:14
  output        io_requestor_0_pmp_7_cfg_x,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_pmp_7_cfg_w,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_pmp_7_cfg_r,	// src/main/scala/rocket/PTW.scala:220:14
  output [29:0] io_requestor_0_pmp_7_addr,	// src/main/scala/rocket/PTW.scala:220:14
  output [31:0] io_requestor_0_pmp_7_mask,	// src/main/scala/rocket/PTW.scala:220:14
  output        io_requestor_0_customCSRs_csrs_0_ren,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_customCSRs_csrs_0_wen,	// src/main/scala/rocket/PTW.scala:220:14
  output [63:0] io_requestor_0_customCSRs_csrs_0_wdata,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_customCSRs_csrs_0_value,	// src/main/scala/rocket/PTW.scala:220:14
  output        io_requestor_0_customCSRs_csrs_1_ren,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_customCSRs_csrs_1_wen,	// src/main/scala/rocket/PTW.scala:220:14
  output [63:0] io_requestor_0_customCSRs_csrs_1_wdata,	// src/main/scala/rocket/PTW.scala:220:14
  output        io_requestor_0_customCSRs_csrs_2_ren,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_customCSRs_csrs_2_wen,	// src/main/scala/rocket/PTW.scala:220:14
  output [63:0] io_requestor_0_customCSRs_csrs_2_wdata,	// src/main/scala/rocket/PTW.scala:220:14
  output        io_requestor_0_customCSRs_csrs_3_ren,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_customCSRs_csrs_3_wen,	// src/main/scala/rocket/PTW.scala:220:14
  output [63:0] io_requestor_0_customCSRs_csrs_3_wdata,	// src/main/scala/rocket/PTW.scala:220:14
  output        io_requestor_1_req_ready,	// src/main/scala/rocket/PTW.scala:220:14
  input         io_requestor_1_req_valid,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_req_bits_valid,	// src/main/scala/rocket/PTW.scala:220:14
  input  [28:0] io_requestor_1_req_bits_bits_addr,	// src/main/scala/rocket/PTW.scala:220:14
  input         io_requestor_1_req_bits_bits_need_gpa,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_req_bits_bits_vstage1,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_req_bits_bits_stage2,	// src/main/scala/rocket/PTW.scala:220:14
  output        io_requestor_1_resp_valid,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_resp_bits_ae_ptw,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_resp_bits_ae_final,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_resp_bits_pf,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_resp_bits_gf,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_resp_bits_hr,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_resp_bits_hw,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_resp_bits_hx,	// src/main/scala/rocket/PTW.scala:220:14
  output [9:0]  io_requestor_1_resp_bits_pte_reserved_for_future,	// src/main/scala/rocket/PTW.scala:220:14
  output [43:0] io_requestor_1_resp_bits_pte_ppn,	// src/main/scala/rocket/PTW.scala:220:14
  output [1:0]  io_requestor_1_resp_bits_pte_reserved_for_software,	// src/main/scala/rocket/PTW.scala:220:14
  output        io_requestor_1_resp_bits_pte_d,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_resp_bits_pte_a,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_resp_bits_pte_g,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_resp_bits_pte_u,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_resp_bits_pte_x,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_resp_bits_pte_w,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_resp_bits_pte_r,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_resp_bits_pte_v,	// src/main/scala/rocket/PTW.scala:220:14
  output [1:0]  io_requestor_1_resp_bits_level,	// src/main/scala/rocket/PTW.scala:220:14
  output        io_requestor_1_resp_bits_fragmented_superpage,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_resp_bits_gpa_valid,	// src/main/scala/rocket/PTW.scala:220:14
  output [40:0] io_requestor_1_resp_bits_gpa_bits,	// src/main/scala/rocket/PTW.scala:220:14
  output        io_requestor_1_resp_bits_gpa_is_pte,	// src/main/scala/rocket/PTW.scala:220:14
  output [3:0]  io_requestor_1_ptbr_mode,	// src/main/scala/rocket/PTW.scala:220:14
  output [43:0] io_requestor_1_ptbr_ppn,	// src/main/scala/rocket/PTW.scala:220:14
  output [3:0]  io_requestor_1_hgatp_mode,	// src/main/scala/rocket/PTW.scala:220:14
  output [43:0] io_requestor_1_hgatp_ppn,	// src/main/scala/rocket/PTW.scala:220:14
  output [3:0]  io_requestor_1_vsatp_mode,	// src/main/scala/rocket/PTW.scala:220:14
  output [43:0] io_requestor_1_vsatp_ppn,	// src/main/scala/rocket/PTW.scala:220:14
  output        io_requestor_1_status_debug,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_status_cease,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_status_wfi,	// src/main/scala/rocket/PTW.scala:220:14
  output [31:0] io_requestor_1_status_isa,	// src/main/scala/rocket/PTW.scala:220:14
  output [1:0]  io_requestor_1_status_dprv,	// src/main/scala/rocket/PTW.scala:220:14
  output        io_requestor_1_status_dv,	// src/main/scala/rocket/PTW.scala:220:14
  output [1:0]  io_requestor_1_status_prv,	// src/main/scala/rocket/PTW.scala:220:14
  output        io_requestor_1_status_v,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_status_sd,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_status_mpv,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_status_gva,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_status_tsr,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_status_tw,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_status_tvm,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_status_mxr,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_status_sum,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_status_mprv,	// src/main/scala/rocket/PTW.scala:220:14
  output [1:0]  io_requestor_1_status_fs,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_status_mpp,	// src/main/scala/rocket/PTW.scala:220:14
  output        io_requestor_1_status_spp,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_status_mpie,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_status_spie,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_status_mie,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_status_sie,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_hstatus_vtsr,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_hstatus_vtw,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_hstatus_vtvm,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_hstatus_hu,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_hstatus_spvp,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_hstatus_spv,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_hstatus_gva,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_gstatus_debug,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_gstatus_cease,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_gstatus_wfi,	// src/main/scala/rocket/PTW.scala:220:14
  output [31:0] io_requestor_1_gstatus_isa,	// src/main/scala/rocket/PTW.scala:220:14
  output [1:0]  io_requestor_1_gstatus_dprv,	// src/main/scala/rocket/PTW.scala:220:14
  output        io_requestor_1_gstatus_dv,	// src/main/scala/rocket/PTW.scala:220:14
  output [1:0]  io_requestor_1_gstatus_prv,	// src/main/scala/rocket/PTW.scala:220:14
  output        io_requestor_1_gstatus_v,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_gstatus_sd,	// src/main/scala/rocket/PTW.scala:220:14
  output [22:0] io_requestor_1_gstatus_zero2,	// src/main/scala/rocket/PTW.scala:220:14
  output        io_requestor_1_gstatus_mpv,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_gstatus_gva,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_gstatus_mbe,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_gstatus_sbe,	// src/main/scala/rocket/PTW.scala:220:14
  output [1:0]  io_requestor_1_gstatus_sxl,	// src/main/scala/rocket/PTW.scala:220:14
  output [7:0]  io_requestor_1_gstatus_zero1,	// src/main/scala/rocket/PTW.scala:220:14
  output        io_requestor_1_gstatus_tsr,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_gstatus_tw,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_gstatus_tvm,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_gstatus_mxr,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_gstatus_sum,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_gstatus_mprv,	// src/main/scala/rocket/PTW.scala:220:14
  output [1:0]  io_requestor_1_gstatus_fs,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_gstatus_mpp,	// src/main/scala/rocket/PTW.scala:220:14
  output        io_requestor_1_gstatus_spp,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_gstatus_mpie,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_gstatus_ube,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_gstatus_spie,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_gstatus_upie,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_gstatus_mie,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_gstatus_hie,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_gstatus_sie,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_gstatus_uie,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_pmp_0_cfg_l,	// src/main/scala/rocket/PTW.scala:220:14
  output [1:0]  io_requestor_1_pmp_0_cfg_a,	// src/main/scala/rocket/PTW.scala:220:14
  output        io_requestor_1_pmp_0_cfg_x,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_pmp_0_cfg_w,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_pmp_0_cfg_r,	// src/main/scala/rocket/PTW.scala:220:14
  output [29:0] io_requestor_1_pmp_0_addr,	// src/main/scala/rocket/PTW.scala:220:14
  output [31:0] io_requestor_1_pmp_0_mask,	// src/main/scala/rocket/PTW.scala:220:14
  output        io_requestor_1_pmp_1_cfg_l,	// src/main/scala/rocket/PTW.scala:220:14
  output [1:0]  io_requestor_1_pmp_1_cfg_a,	// src/main/scala/rocket/PTW.scala:220:14
  output        io_requestor_1_pmp_1_cfg_x,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_pmp_1_cfg_w,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_pmp_1_cfg_r,	// src/main/scala/rocket/PTW.scala:220:14
  output [29:0] io_requestor_1_pmp_1_addr,	// src/main/scala/rocket/PTW.scala:220:14
  output [31:0] io_requestor_1_pmp_1_mask,	// src/main/scala/rocket/PTW.scala:220:14
  output        io_requestor_1_pmp_2_cfg_l,	// src/main/scala/rocket/PTW.scala:220:14
  output [1:0]  io_requestor_1_pmp_2_cfg_a,	// src/main/scala/rocket/PTW.scala:220:14
  output        io_requestor_1_pmp_2_cfg_x,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_pmp_2_cfg_w,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_pmp_2_cfg_r,	// src/main/scala/rocket/PTW.scala:220:14
  output [29:0] io_requestor_1_pmp_2_addr,	// src/main/scala/rocket/PTW.scala:220:14
  output [31:0] io_requestor_1_pmp_2_mask,	// src/main/scala/rocket/PTW.scala:220:14
  output        io_requestor_1_pmp_3_cfg_l,	// src/main/scala/rocket/PTW.scala:220:14
  output [1:0]  io_requestor_1_pmp_3_cfg_a,	// src/main/scala/rocket/PTW.scala:220:14
  output        io_requestor_1_pmp_3_cfg_x,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_pmp_3_cfg_w,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_pmp_3_cfg_r,	// src/main/scala/rocket/PTW.scala:220:14
  output [29:0] io_requestor_1_pmp_3_addr,	// src/main/scala/rocket/PTW.scala:220:14
  output [31:0] io_requestor_1_pmp_3_mask,	// src/main/scala/rocket/PTW.scala:220:14
  output        io_requestor_1_pmp_4_cfg_l,	// src/main/scala/rocket/PTW.scala:220:14
  output [1:0]  io_requestor_1_pmp_4_cfg_a,	// src/main/scala/rocket/PTW.scala:220:14
  output        io_requestor_1_pmp_4_cfg_x,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_pmp_4_cfg_w,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_pmp_4_cfg_r,	// src/main/scala/rocket/PTW.scala:220:14
  output [29:0] io_requestor_1_pmp_4_addr,	// src/main/scala/rocket/PTW.scala:220:14
  output [31:0] io_requestor_1_pmp_4_mask,	// src/main/scala/rocket/PTW.scala:220:14
  output        io_requestor_1_pmp_5_cfg_l,	// src/main/scala/rocket/PTW.scala:220:14
  output [1:0]  io_requestor_1_pmp_5_cfg_a,	// src/main/scala/rocket/PTW.scala:220:14
  output        io_requestor_1_pmp_5_cfg_x,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_pmp_5_cfg_w,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_pmp_5_cfg_r,	// src/main/scala/rocket/PTW.scala:220:14
  output [29:0] io_requestor_1_pmp_5_addr,	// src/main/scala/rocket/PTW.scala:220:14
  output [31:0] io_requestor_1_pmp_5_mask,	// src/main/scala/rocket/PTW.scala:220:14
  output        io_requestor_1_pmp_6_cfg_l,	// src/main/scala/rocket/PTW.scala:220:14
  output [1:0]  io_requestor_1_pmp_6_cfg_a,	// src/main/scala/rocket/PTW.scala:220:14
  output        io_requestor_1_pmp_6_cfg_x,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_pmp_6_cfg_w,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_pmp_6_cfg_r,	// src/main/scala/rocket/PTW.scala:220:14
  output [29:0] io_requestor_1_pmp_6_addr,	// src/main/scala/rocket/PTW.scala:220:14
  output [31:0] io_requestor_1_pmp_6_mask,	// src/main/scala/rocket/PTW.scala:220:14
  output        io_requestor_1_pmp_7_cfg_l,	// src/main/scala/rocket/PTW.scala:220:14
  output [1:0]  io_requestor_1_pmp_7_cfg_a,	// src/main/scala/rocket/PTW.scala:220:14
  output        io_requestor_1_pmp_7_cfg_x,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_pmp_7_cfg_w,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_pmp_7_cfg_r,	// src/main/scala/rocket/PTW.scala:220:14
  output [29:0] io_requestor_1_pmp_7_addr,	// src/main/scala/rocket/PTW.scala:220:14
  output [31:0] io_requestor_1_pmp_7_mask,	// src/main/scala/rocket/PTW.scala:220:14
  output        io_requestor_1_customCSRs_csrs_0_ren,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_customCSRs_csrs_0_wen,	// src/main/scala/rocket/PTW.scala:220:14
  output [63:0] io_requestor_1_customCSRs_csrs_0_wdata,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_customCSRs_csrs_0_value,	// src/main/scala/rocket/PTW.scala:220:14
  output        io_requestor_1_customCSRs_csrs_1_ren,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_customCSRs_csrs_1_wen,	// src/main/scala/rocket/PTW.scala:220:14
  output [63:0] io_requestor_1_customCSRs_csrs_1_wdata,	// src/main/scala/rocket/PTW.scala:220:14
  output        io_requestor_1_customCSRs_csrs_2_ren,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_customCSRs_csrs_2_wen,	// src/main/scala/rocket/PTW.scala:220:14
  output [63:0] io_requestor_1_customCSRs_csrs_2_wdata,	// src/main/scala/rocket/PTW.scala:220:14
  output        io_requestor_1_customCSRs_csrs_3_ren,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_customCSRs_csrs_3_wen,	// src/main/scala/rocket/PTW.scala:220:14
  output [63:0] io_requestor_1_customCSRs_csrs_3_wdata,	// src/main/scala/rocket/PTW.scala:220:14
  input         io_mem_req_ready,	// src/main/scala/rocket/PTW.scala:220:14
  output        io_mem_req_valid,	// src/main/scala/rocket/PTW.scala:220:14
  output [42:0] io_mem_req_bits_addr,	// src/main/scala/rocket/PTW.scala:220:14
  output        io_mem_req_bits_dv,	// src/main/scala/rocket/PTW.scala:220:14
                io_mem_s1_kill,	// src/main/scala/rocket/PTW.scala:220:14
  input         io_mem_s2_nack,	// src/main/scala/rocket/PTW.scala:220:14
                io_mem_s2_nack_cause_raw,	// src/main/scala/rocket/PTW.scala:220:14
                io_mem_s2_uncached,	// src/main/scala/rocket/PTW.scala:220:14
  input  [31:0] io_mem_s2_paddr,	// src/main/scala/rocket/PTW.scala:220:14
  input         io_mem_resp_valid,	// src/main/scala/rocket/PTW.scala:220:14
  input  [42:0] io_mem_resp_bits_addr,	// src/main/scala/rocket/PTW.scala:220:14
  input  [6:0]  io_mem_resp_bits_tag,	// src/main/scala/rocket/PTW.scala:220:14
  input  [4:0]  io_mem_resp_bits_cmd,	// src/main/scala/rocket/PTW.scala:220:14
  input  [1:0]  io_mem_resp_bits_size,	// src/main/scala/rocket/PTW.scala:220:14
  input         io_mem_resp_bits_signed,	// src/main/scala/rocket/PTW.scala:220:14
  input  [1:0]  io_mem_resp_bits_dprv,	// src/main/scala/rocket/PTW.scala:220:14
  input         io_mem_resp_bits_dv,	// src/main/scala/rocket/PTW.scala:220:14
  input  [63:0] io_mem_resp_bits_data,	// src/main/scala/rocket/PTW.scala:220:14
  input  [7:0]  io_mem_resp_bits_mask,	// src/main/scala/rocket/PTW.scala:220:14
  input         io_mem_resp_bits_replay,	// src/main/scala/rocket/PTW.scala:220:14
                io_mem_resp_bits_has_data,	// src/main/scala/rocket/PTW.scala:220:14
  input  [63:0] io_mem_resp_bits_data_word_bypass,	// src/main/scala/rocket/PTW.scala:220:14
                io_mem_resp_bits_data_raw,	// src/main/scala/rocket/PTW.scala:220:14
                io_mem_resp_bits_store_data,	// src/main/scala/rocket/PTW.scala:220:14
  input         io_mem_replay_next,	// src/main/scala/rocket/PTW.scala:220:14
                io_mem_s2_xcpt_ma_ld,	// src/main/scala/rocket/PTW.scala:220:14
                io_mem_s2_xcpt_ma_st,	// src/main/scala/rocket/PTW.scala:220:14
                io_mem_s2_xcpt_pf_ld,	// src/main/scala/rocket/PTW.scala:220:14
                io_mem_s2_xcpt_pf_st,	// src/main/scala/rocket/PTW.scala:220:14
                io_mem_s2_xcpt_gf_ld,	// src/main/scala/rocket/PTW.scala:220:14
                io_mem_s2_xcpt_gf_st,	// src/main/scala/rocket/PTW.scala:220:14
                io_mem_s2_xcpt_ae_ld,	// src/main/scala/rocket/PTW.scala:220:14
                io_mem_s2_xcpt_ae_st,	// src/main/scala/rocket/PTW.scala:220:14
  input  [42:0] io_mem_s2_gpa,	// src/main/scala/rocket/PTW.scala:220:14
  input         io_mem_s2_gpa_is_pte,	// src/main/scala/rocket/PTW.scala:220:14
                io_mem_ordered,	// src/main/scala/rocket/PTW.scala:220:14
                io_mem_perf_acquire,	// src/main/scala/rocket/PTW.scala:220:14
                io_mem_perf_release,	// src/main/scala/rocket/PTW.scala:220:14
                io_mem_perf_grant,	// src/main/scala/rocket/PTW.scala:220:14
                io_mem_perf_tlbMiss,	// src/main/scala/rocket/PTW.scala:220:14
                io_mem_perf_blocked,	// src/main/scala/rocket/PTW.scala:220:14
                io_mem_perf_canAcceptStoreThenLoad,	// src/main/scala/rocket/PTW.scala:220:14
                io_mem_perf_canAcceptStoreThenRMW,	// src/main/scala/rocket/PTW.scala:220:14
                io_mem_perf_canAcceptLoadThenLoad,	// src/main/scala/rocket/PTW.scala:220:14
                io_mem_perf_storeBufferEmptyAfterLoad,	// src/main/scala/rocket/PTW.scala:220:14
                io_mem_perf_storeBufferEmptyAfterStore,	// src/main/scala/rocket/PTW.scala:220:14
  input  [3:0]  io_dpath_ptbr_mode,	// src/main/scala/rocket/PTW.scala:220:14
  input  [43:0] io_dpath_ptbr_ppn,	// src/main/scala/rocket/PTW.scala:220:14
  input  [3:0]  io_dpath_hgatp_mode,	// src/main/scala/rocket/PTW.scala:220:14
  input  [43:0] io_dpath_hgatp_ppn,	// src/main/scala/rocket/PTW.scala:220:14
  input  [3:0]  io_dpath_vsatp_mode,	// src/main/scala/rocket/PTW.scala:220:14
  input  [43:0] io_dpath_vsatp_ppn,	// src/main/scala/rocket/PTW.scala:220:14
  input         io_dpath_sfence_valid,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_sfence_bits_rs1,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_sfence_bits_rs2,	// src/main/scala/rocket/PTW.scala:220:14
  input  [40:0] io_dpath_sfence_bits_addr,	// src/main/scala/rocket/PTW.scala:220:14
  input         io_dpath_sfence_bits_asid,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_sfence_bits_hv,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_sfence_bits_hg,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_status_debug,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_status_cease,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_status_wfi,	// src/main/scala/rocket/PTW.scala:220:14
  input  [31:0] io_dpath_status_isa,	// src/main/scala/rocket/PTW.scala:220:14
  input  [1:0]  io_dpath_status_dprv,	// src/main/scala/rocket/PTW.scala:220:14
  input         io_dpath_status_dv,	// src/main/scala/rocket/PTW.scala:220:14
  input  [1:0]  io_dpath_status_prv,	// src/main/scala/rocket/PTW.scala:220:14
  input         io_dpath_status_v,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_status_sd,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_status_mpv,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_status_gva,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_status_tsr,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_status_tw,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_status_tvm,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_status_mxr,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_status_sum,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_status_mprv,	// src/main/scala/rocket/PTW.scala:220:14
  input  [1:0]  io_dpath_status_fs,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_status_mpp,	// src/main/scala/rocket/PTW.scala:220:14
  input         io_dpath_status_spp,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_status_mpie,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_status_spie,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_status_mie,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_status_sie,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_hstatus_vtsr,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_hstatus_vtw,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_hstatus_vtvm,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_hstatus_hu,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_hstatus_spvp,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_hstatus_spv,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_hstatus_gva,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_gstatus_debug,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_gstatus_cease,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_gstatus_wfi,	// src/main/scala/rocket/PTW.scala:220:14
  input  [31:0] io_dpath_gstatus_isa,	// src/main/scala/rocket/PTW.scala:220:14
  input  [1:0]  io_dpath_gstatus_dprv,	// src/main/scala/rocket/PTW.scala:220:14
  input         io_dpath_gstatus_dv,	// src/main/scala/rocket/PTW.scala:220:14
  input  [1:0]  io_dpath_gstatus_prv,	// src/main/scala/rocket/PTW.scala:220:14
  input         io_dpath_gstatus_v,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_gstatus_sd,	// src/main/scala/rocket/PTW.scala:220:14
  input  [22:0] io_dpath_gstatus_zero2,	// src/main/scala/rocket/PTW.scala:220:14
  input         io_dpath_gstatus_mpv,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_gstatus_gva,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_gstatus_mbe,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_gstatus_sbe,	// src/main/scala/rocket/PTW.scala:220:14
  input  [1:0]  io_dpath_gstatus_sxl,	// src/main/scala/rocket/PTW.scala:220:14
  input  [7:0]  io_dpath_gstatus_zero1,	// src/main/scala/rocket/PTW.scala:220:14
  input         io_dpath_gstatus_tsr,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_gstatus_tw,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_gstatus_tvm,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_gstatus_mxr,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_gstatus_sum,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_gstatus_mprv,	// src/main/scala/rocket/PTW.scala:220:14
  input  [1:0]  io_dpath_gstatus_fs,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_gstatus_mpp,	// src/main/scala/rocket/PTW.scala:220:14
  input         io_dpath_gstatus_spp,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_gstatus_mpie,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_gstatus_ube,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_gstatus_spie,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_gstatus_upie,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_gstatus_mie,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_gstatus_hie,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_gstatus_sie,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_gstatus_uie,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_pmp_0_cfg_l,	// src/main/scala/rocket/PTW.scala:220:14
  input  [1:0]  io_dpath_pmp_0_cfg_a,	// src/main/scala/rocket/PTW.scala:220:14
  input         io_dpath_pmp_0_cfg_x,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_pmp_0_cfg_w,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_pmp_0_cfg_r,	// src/main/scala/rocket/PTW.scala:220:14
  input  [29:0] io_dpath_pmp_0_addr,	// src/main/scala/rocket/PTW.scala:220:14
  input  [31:0] io_dpath_pmp_0_mask,	// src/main/scala/rocket/PTW.scala:220:14
  input         io_dpath_pmp_1_cfg_l,	// src/main/scala/rocket/PTW.scala:220:14
  input  [1:0]  io_dpath_pmp_1_cfg_a,	// src/main/scala/rocket/PTW.scala:220:14
  input         io_dpath_pmp_1_cfg_x,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_pmp_1_cfg_w,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_pmp_1_cfg_r,	// src/main/scala/rocket/PTW.scala:220:14
  input  [29:0] io_dpath_pmp_1_addr,	// src/main/scala/rocket/PTW.scala:220:14
  input  [31:0] io_dpath_pmp_1_mask,	// src/main/scala/rocket/PTW.scala:220:14
  input         io_dpath_pmp_2_cfg_l,	// src/main/scala/rocket/PTW.scala:220:14
  input  [1:0]  io_dpath_pmp_2_cfg_a,	// src/main/scala/rocket/PTW.scala:220:14
  input         io_dpath_pmp_2_cfg_x,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_pmp_2_cfg_w,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_pmp_2_cfg_r,	// src/main/scala/rocket/PTW.scala:220:14
  input  [29:0] io_dpath_pmp_2_addr,	// src/main/scala/rocket/PTW.scala:220:14
  input  [31:0] io_dpath_pmp_2_mask,	// src/main/scala/rocket/PTW.scala:220:14
  input         io_dpath_pmp_3_cfg_l,	// src/main/scala/rocket/PTW.scala:220:14
  input  [1:0]  io_dpath_pmp_3_cfg_a,	// src/main/scala/rocket/PTW.scala:220:14
  input         io_dpath_pmp_3_cfg_x,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_pmp_3_cfg_w,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_pmp_3_cfg_r,	// src/main/scala/rocket/PTW.scala:220:14
  input  [29:0] io_dpath_pmp_3_addr,	// src/main/scala/rocket/PTW.scala:220:14
  input  [31:0] io_dpath_pmp_3_mask,	// src/main/scala/rocket/PTW.scala:220:14
  input         io_dpath_pmp_4_cfg_l,	// src/main/scala/rocket/PTW.scala:220:14
  input  [1:0]  io_dpath_pmp_4_cfg_a,	// src/main/scala/rocket/PTW.scala:220:14
  input         io_dpath_pmp_4_cfg_x,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_pmp_4_cfg_w,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_pmp_4_cfg_r,	// src/main/scala/rocket/PTW.scala:220:14
  input  [29:0] io_dpath_pmp_4_addr,	// src/main/scala/rocket/PTW.scala:220:14
  input  [31:0] io_dpath_pmp_4_mask,	// src/main/scala/rocket/PTW.scala:220:14
  input         io_dpath_pmp_5_cfg_l,	// src/main/scala/rocket/PTW.scala:220:14
  input  [1:0]  io_dpath_pmp_5_cfg_a,	// src/main/scala/rocket/PTW.scala:220:14
  input         io_dpath_pmp_5_cfg_x,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_pmp_5_cfg_w,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_pmp_5_cfg_r,	// src/main/scala/rocket/PTW.scala:220:14
  input  [29:0] io_dpath_pmp_5_addr,	// src/main/scala/rocket/PTW.scala:220:14
  input  [31:0] io_dpath_pmp_5_mask,	// src/main/scala/rocket/PTW.scala:220:14
  input         io_dpath_pmp_6_cfg_l,	// src/main/scala/rocket/PTW.scala:220:14
  input  [1:0]  io_dpath_pmp_6_cfg_a,	// src/main/scala/rocket/PTW.scala:220:14
  input         io_dpath_pmp_6_cfg_x,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_pmp_6_cfg_w,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_pmp_6_cfg_r,	// src/main/scala/rocket/PTW.scala:220:14
  input  [29:0] io_dpath_pmp_6_addr,	// src/main/scala/rocket/PTW.scala:220:14
  input  [31:0] io_dpath_pmp_6_mask,	// src/main/scala/rocket/PTW.scala:220:14
  input         io_dpath_pmp_7_cfg_l,	// src/main/scala/rocket/PTW.scala:220:14
  input  [1:0]  io_dpath_pmp_7_cfg_a,	// src/main/scala/rocket/PTW.scala:220:14
  input         io_dpath_pmp_7_cfg_x,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_pmp_7_cfg_w,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_pmp_7_cfg_r,	// src/main/scala/rocket/PTW.scala:220:14
  input  [29:0] io_dpath_pmp_7_addr,	// src/main/scala/rocket/PTW.scala:220:14
  input  [31:0] io_dpath_pmp_7_mask,	// src/main/scala/rocket/PTW.scala:220:14
  output        io_dpath_perf_pte_miss,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_perf_pte_hit,	// src/main/scala/rocket/PTW.scala:220:14
  input         io_dpath_customCSRs_csrs_0_ren,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_customCSRs_csrs_0_wen,	// src/main/scala/rocket/PTW.scala:220:14
  input  [63:0] io_dpath_customCSRs_csrs_0_wdata,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_customCSRs_csrs_0_value,	// src/main/scala/rocket/PTW.scala:220:14
  input         io_dpath_customCSRs_csrs_1_ren,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_customCSRs_csrs_1_wen,	// src/main/scala/rocket/PTW.scala:220:14
  input  [63:0] io_dpath_customCSRs_csrs_1_wdata,	// src/main/scala/rocket/PTW.scala:220:14
  input         io_dpath_customCSRs_csrs_2_ren,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_customCSRs_csrs_2_wen,	// src/main/scala/rocket/PTW.scala:220:14
  input  [63:0] io_dpath_customCSRs_csrs_2_wdata,	// src/main/scala/rocket/PTW.scala:220:14
  input         io_dpath_customCSRs_csrs_3_ren,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_customCSRs_csrs_3_wen,	// src/main/scala/rocket/PTW.scala:220:14
  input  [63:0] io_dpath_customCSRs_csrs_3_wdata,	// src/main/scala/rocket/PTW.scala:220:14
  output        io_dpath_clock_enabled	// src/main/scala/rocket/PTW.scala:220:14
);

  wire             io_requestor_1_req_ready_0;
  wire             io_requestor_0_req_ready_0;
  wire             pte_v;	// src/main/scala/rocket/PTW.scala:306:26
  wire [9:0]       tmp_reserved_for_future;	// src/main/scala/rocket/PTW.scala:305:37
  wire [1:0]       tmp_reserved_for_software;	// src/main/scala/rocket/PTW.scala:305:37
  wire             tmp_d;	// src/main/scala/rocket/PTW.scala:305:37
  wire             tmp_a;	// src/main/scala/rocket/PTW.scala:305:37
  wire             tmp_g;	// src/main/scala/rocket/PTW.scala:305:37
  wire             tmp_u;	// src/main/scala/rocket/PTW.scala:305:37
  wire             tmp_x;	// src/main/scala/rocket/PTW.scala:305:37
  wire             tmp_w;	// src/main/scala/rocket/PTW.scala:305:37
  wire             tmp_r;	// src/main/scala/rocket/PTW.scala:305:37
  reg              stage2_final;	// src/main/scala/rocket/PTW.scala:284:25
  wire [9:0]       _r_pte_barrier_io_y_reserved_for_future;	// src/main/scala/util/package.scala:259:25
  wire [43:0]      _r_pte_barrier_io_y_ppn;	// src/main/scala/util/package.scala:259:25
  wire [1:0]       _r_pte_barrier_io_y_reserved_for_software;	// src/main/scala/util/package.scala:259:25
  wire             _r_pte_barrier_io_y_d;	// src/main/scala/util/package.scala:259:25
  wire             _r_pte_barrier_io_y_a;	// src/main/scala/util/package.scala:259:25
  wire             _r_pte_barrier_io_y_g;	// src/main/scala/util/package.scala:259:25
  wire             _r_pte_barrier_io_y_u;	// src/main/scala/util/package.scala:259:25
  wire             _r_pte_barrier_io_y_x;	// src/main/scala/util/package.scala:259:25
  wire             _r_pte_barrier_io_y_w;	// src/main/scala/util/package.scala:259:25
  wire             _r_pte_barrier_io_y_r;	// src/main/scala/util/package.scala:259:25
  wire             _r_pte_barrier_io_y_v;	// src/main/scala/util/package.scala:259:25
  wire [2:0]       _state_barrier_io_y;	// src/main/scala/util/package.scala:259:25
  wire             _arb_io_out_valid;	// src/main/scala/rocket/PTW.scala:236:19
  wire             _arb_io_out_bits_valid;	// src/main/scala/rocket/PTW.scala:236:19
  wire [28:0]      _arb_io_out_bits_bits_addr;	// src/main/scala/rocket/PTW.scala:236:19
  wire             _arb_io_out_bits_bits_need_gpa;	// src/main/scala/rocket/PTW.scala:236:19
  wire             _arb_io_out_bits_bits_vstage1;	// src/main/scala/rocket/PTW.scala:236:19
  wire             _arb_io_out_bits_bits_stage2;	// src/main/scala/rocket/PTW.scala:236:19
  wire             _arb_io_chosen;	// src/main/scala/rocket/PTW.scala:236:19
  wire             io_requestor_0_req_valid_0 = io_requestor_0_req_valid;
  wire [28:0]      io_requestor_0_req_bits_bits_addr_0 =
    io_requestor_0_req_bits_bits_addr;
  wire             io_requestor_0_req_bits_bits_need_gpa_0 =
    io_requestor_0_req_bits_bits_need_gpa;
  wire             io_requestor_0_req_bits_bits_vstage1_0 =
    io_requestor_0_req_bits_bits_vstage1;
  wire             io_requestor_0_req_bits_bits_stage2_0 =
    io_requestor_0_req_bits_bits_stage2;
  wire             io_requestor_1_req_valid_0 = io_requestor_1_req_valid;
  wire             io_requestor_1_req_bits_valid_0 = io_requestor_1_req_bits_valid;
  wire [28:0]      io_requestor_1_req_bits_bits_addr_0 =
    io_requestor_1_req_bits_bits_addr;
  wire             io_requestor_1_req_bits_bits_need_gpa_0 =
    io_requestor_1_req_bits_bits_need_gpa;
  wire             io_requestor_1_req_bits_bits_vstage1_0 =
    io_requestor_1_req_bits_bits_vstage1;
  wire             io_requestor_1_req_bits_bits_stage2_0 =
    io_requestor_1_req_bits_bits_stage2;
  wire             io_mem_req_ready_0 = io_mem_req_ready;
  wire             io_mem_s2_nack_0 = io_mem_s2_nack;
  wire             io_mem_s2_nack_cause_raw_0 = io_mem_s2_nack_cause_raw;
  wire             io_mem_s2_uncached_0 = io_mem_s2_uncached;
  wire [31:0]      io_mem_s2_paddr_0 = io_mem_s2_paddr;
  wire             io_mem_resp_valid_0 = io_mem_resp_valid;
  wire [42:0]      io_mem_resp_bits_addr_0 = io_mem_resp_bits_addr;
  wire [6:0]       io_mem_resp_bits_tag_0 = io_mem_resp_bits_tag;
  wire [4:0]       io_mem_resp_bits_cmd_0 = io_mem_resp_bits_cmd;
  wire [1:0]       io_mem_resp_bits_size_0 = io_mem_resp_bits_size;
  wire             io_mem_resp_bits_signed_0 = io_mem_resp_bits_signed;
  wire [1:0]       io_mem_resp_bits_dprv_0 = io_mem_resp_bits_dprv;
  wire             io_mem_resp_bits_dv_0 = io_mem_resp_bits_dv;
  wire [63:0]      io_mem_resp_bits_data_0 = io_mem_resp_bits_data;
  wire [7:0]       io_mem_resp_bits_mask_0 = io_mem_resp_bits_mask;
  wire             io_mem_resp_bits_replay_0 = io_mem_resp_bits_replay;
  wire             io_mem_resp_bits_has_data_0 = io_mem_resp_bits_has_data;
  wire [63:0]      io_mem_resp_bits_data_word_bypass_0 =
    io_mem_resp_bits_data_word_bypass;
  wire [63:0]      io_mem_resp_bits_data_raw_0 = io_mem_resp_bits_data_raw;
  wire [63:0]      io_mem_resp_bits_store_data_0 = io_mem_resp_bits_store_data;
  wire             io_mem_replay_next_0 = io_mem_replay_next;
  wire             io_mem_s2_xcpt_ma_ld_0 = io_mem_s2_xcpt_ma_ld;
  wire             io_mem_s2_xcpt_ma_st_0 = io_mem_s2_xcpt_ma_st;
  wire             io_mem_s2_xcpt_pf_ld_0 = io_mem_s2_xcpt_pf_ld;
  wire             io_mem_s2_xcpt_pf_st_0 = io_mem_s2_xcpt_pf_st;
  wire             io_mem_s2_xcpt_gf_ld_0 = io_mem_s2_xcpt_gf_ld;
  wire             io_mem_s2_xcpt_gf_st_0 = io_mem_s2_xcpt_gf_st;
  wire             io_mem_s2_xcpt_ae_ld_0 = io_mem_s2_xcpt_ae_ld;
  wire             io_mem_s2_xcpt_ae_st_0 = io_mem_s2_xcpt_ae_st;
  wire [42:0]      io_mem_s2_gpa_0 = io_mem_s2_gpa;
  wire             io_mem_s2_gpa_is_pte_0 = io_mem_s2_gpa_is_pte;
  wire             io_mem_ordered_0 = io_mem_ordered;
  wire             io_mem_perf_acquire_0 = io_mem_perf_acquire;
  wire             io_mem_perf_release_0 = io_mem_perf_release;
  wire             io_mem_perf_grant_0 = io_mem_perf_grant;
  wire             io_mem_perf_tlbMiss_0 = io_mem_perf_tlbMiss;
  wire             io_mem_perf_blocked_0 = io_mem_perf_blocked;
  wire             io_mem_perf_canAcceptStoreThenLoad_0 =
    io_mem_perf_canAcceptStoreThenLoad;
  wire             io_mem_perf_canAcceptStoreThenRMW_0 =
    io_mem_perf_canAcceptStoreThenRMW;
  wire             io_mem_perf_canAcceptLoadThenLoad_0 =
    io_mem_perf_canAcceptLoadThenLoad;
  wire             io_mem_perf_storeBufferEmptyAfterLoad_0 =
    io_mem_perf_storeBufferEmptyAfterLoad;
  wire             io_mem_perf_storeBufferEmptyAfterStore_0 =
    io_mem_perf_storeBufferEmptyAfterStore;
  wire [3:0]       io_dpath_ptbr_mode_0 = io_dpath_ptbr_mode;
  wire [43:0]      io_dpath_ptbr_ppn_0 = io_dpath_ptbr_ppn;
  wire [3:0]       io_dpath_hgatp_mode_0 = io_dpath_hgatp_mode;
  wire [43:0]      io_dpath_hgatp_ppn_0 = io_dpath_hgatp_ppn;
  wire [3:0]       io_dpath_vsatp_mode_0 = io_dpath_vsatp_mode;
  wire [43:0]      io_dpath_vsatp_ppn_0 = io_dpath_vsatp_ppn;
  wire             io_dpath_sfence_valid_0 = io_dpath_sfence_valid;
  wire             io_dpath_sfence_bits_rs1_0 = io_dpath_sfence_bits_rs1;
  wire             io_dpath_sfence_bits_rs2_0 = io_dpath_sfence_bits_rs2;
  wire [40:0]      io_dpath_sfence_bits_addr_0 = io_dpath_sfence_bits_addr;
  wire             io_dpath_sfence_bits_asid_0 = io_dpath_sfence_bits_asid;
  wire             io_dpath_sfence_bits_hv_0 = io_dpath_sfence_bits_hv;
  wire             io_dpath_sfence_bits_hg_0 = io_dpath_sfence_bits_hg;
  wire             io_dpath_status_debug_0 = io_dpath_status_debug;
  wire             io_dpath_status_cease_0 = io_dpath_status_cease;
  wire             io_dpath_status_wfi_0 = io_dpath_status_wfi;
  wire [31:0]      io_dpath_status_isa_0 = io_dpath_status_isa;
  wire [1:0]       io_dpath_status_dprv_0 = io_dpath_status_dprv;
  wire             io_dpath_status_dv_0 = io_dpath_status_dv;
  wire [1:0]       io_dpath_status_prv_0 = io_dpath_status_prv;
  wire             io_dpath_status_v_0 = io_dpath_status_v;
  wire             io_dpath_status_sd_0 = io_dpath_status_sd;
  wire             io_dpath_status_mpv_0 = io_dpath_status_mpv;
  wire             io_dpath_status_gva_0 = io_dpath_status_gva;
  wire             io_dpath_status_tsr_0 = io_dpath_status_tsr;
  wire             io_dpath_status_tw_0 = io_dpath_status_tw;
  wire             io_dpath_status_tvm_0 = io_dpath_status_tvm;
  wire             io_dpath_status_mxr_0 = io_dpath_status_mxr;
  wire             io_dpath_status_sum_0 = io_dpath_status_sum;
  wire             io_dpath_status_mprv_0 = io_dpath_status_mprv;
  wire [1:0]       io_dpath_status_fs_0 = io_dpath_status_fs;
  wire [1:0]       io_dpath_status_mpp_0 = io_dpath_status_mpp;
  wire             io_dpath_status_spp_0 = io_dpath_status_spp;
  wire             io_dpath_status_mpie_0 = io_dpath_status_mpie;
  wire             io_dpath_status_spie_0 = io_dpath_status_spie;
  wire             io_dpath_status_mie_0 = io_dpath_status_mie;
  wire             io_dpath_status_sie_0 = io_dpath_status_sie;
  wire             io_dpath_hstatus_vtsr_0 = io_dpath_hstatus_vtsr;
  wire             io_dpath_hstatus_vtw_0 = io_dpath_hstatus_vtw;
  wire             io_dpath_hstatus_vtvm_0 = io_dpath_hstatus_vtvm;
  wire             io_dpath_hstatus_hu_0 = io_dpath_hstatus_hu;
  wire             io_dpath_hstatus_spvp_0 = io_dpath_hstatus_spvp;
  wire             io_dpath_hstatus_spv_0 = io_dpath_hstatus_spv;
  wire             io_dpath_hstatus_gva_0 = io_dpath_hstatus_gva;
  wire             io_dpath_gstatus_debug_0 = io_dpath_gstatus_debug;
  wire             io_dpath_gstatus_cease_0 = io_dpath_gstatus_cease;
  wire             io_dpath_gstatus_wfi_0 = io_dpath_gstatus_wfi;
  wire [31:0]      io_dpath_gstatus_isa_0 = io_dpath_gstatus_isa;
  wire [1:0]       io_dpath_gstatus_dprv_0 = io_dpath_gstatus_dprv;
  wire             io_dpath_gstatus_dv_0 = io_dpath_gstatus_dv;
  wire [1:0]       io_dpath_gstatus_prv_0 = io_dpath_gstatus_prv;
  wire             io_dpath_gstatus_v_0 = io_dpath_gstatus_v;
  wire             io_dpath_gstatus_sd_0 = io_dpath_gstatus_sd;
  wire [22:0]      io_dpath_gstatus_zero2_0 = io_dpath_gstatus_zero2;
  wire             io_dpath_gstatus_mpv_0 = io_dpath_gstatus_mpv;
  wire             io_dpath_gstatus_gva_0 = io_dpath_gstatus_gva;
  wire             io_dpath_gstatus_mbe_0 = io_dpath_gstatus_mbe;
  wire             io_dpath_gstatus_sbe_0 = io_dpath_gstatus_sbe;
  wire [1:0]       io_dpath_gstatus_sxl_0 = io_dpath_gstatus_sxl;
  wire [7:0]       io_dpath_gstatus_zero1_0 = io_dpath_gstatus_zero1;
  wire             io_dpath_gstatus_tsr_0 = io_dpath_gstatus_tsr;
  wire             io_dpath_gstatus_tw_0 = io_dpath_gstatus_tw;
  wire             io_dpath_gstatus_tvm_0 = io_dpath_gstatus_tvm;
  wire             io_dpath_gstatus_mxr_0 = io_dpath_gstatus_mxr;
  wire             io_dpath_gstatus_sum_0 = io_dpath_gstatus_sum;
  wire             io_dpath_gstatus_mprv_0 = io_dpath_gstatus_mprv;
  wire [1:0]       io_dpath_gstatus_fs_0 = io_dpath_gstatus_fs;
  wire [1:0]       io_dpath_gstatus_mpp_0 = io_dpath_gstatus_mpp;
  wire             io_dpath_gstatus_spp_0 = io_dpath_gstatus_spp;
  wire             io_dpath_gstatus_mpie_0 = io_dpath_gstatus_mpie;
  wire             io_dpath_gstatus_ube_0 = io_dpath_gstatus_ube;
  wire             io_dpath_gstatus_spie_0 = io_dpath_gstatus_spie;
  wire             io_dpath_gstatus_upie_0 = io_dpath_gstatus_upie;
  wire             io_dpath_gstatus_mie_0 = io_dpath_gstatus_mie;
  wire             io_dpath_gstatus_hie_0 = io_dpath_gstatus_hie;
  wire             io_dpath_gstatus_sie_0 = io_dpath_gstatus_sie;
  wire             io_dpath_gstatus_uie_0 = io_dpath_gstatus_uie;
  wire             io_dpath_pmp_0_cfg_l_0 = io_dpath_pmp_0_cfg_l;
  wire [1:0]       io_dpath_pmp_0_cfg_a_0 = io_dpath_pmp_0_cfg_a;
  wire             io_dpath_pmp_0_cfg_x_0 = io_dpath_pmp_0_cfg_x;
  wire             io_dpath_pmp_0_cfg_w_0 = io_dpath_pmp_0_cfg_w;
  wire             io_dpath_pmp_0_cfg_r_0 = io_dpath_pmp_0_cfg_r;
  wire [29:0]      io_dpath_pmp_0_addr_0 = io_dpath_pmp_0_addr;
  wire [31:0]      io_dpath_pmp_0_mask_0 = io_dpath_pmp_0_mask;
  wire             io_dpath_pmp_1_cfg_l_0 = io_dpath_pmp_1_cfg_l;
  wire [1:0]       io_dpath_pmp_1_cfg_a_0 = io_dpath_pmp_1_cfg_a;
  wire             io_dpath_pmp_1_cfg_x_0 = io_dpath_pmp_1_cfg_x;
  wire             io_dpath_pmp_1_cfg_w_0 = io_dpath_pmp_1_cfg_w;
  wire             io_dpath_pmp_1_cfg_r_0 = io_dpath_pmp_1_cfg_r;
  wire [29:0]      io_dpath_pmp_1_addr_0 = io_dpath_pmp_1_addr;
  wire [31:0]      io_dpath_pmp_1_mask_0 = io_dpath_pmp_1_mask;
  wire             io_dpath_pmp_2_cfg_l_0 = io_dpath_pmp_2_cfg_l;
  wire [1:0]       io_dpath_pmp_2_cfg_a_0 = io_dpath_pmp_2_cfg_a;
  wire             io_dpath_pmp_2_cfg_x_0 = io_dpath_pmp_2_cfg_x;
  wire             io_dpath_pmp_2_cfg_w_0 = io_dpath_pmp_2_cfg_w;
  wire             io_dpath_pmp_2_cfg_r_0 = io_dpath_pmp_2_cfg_r;
  wire [29:0]      io_dpath_pmp_2_addr_0 = io_dpath_pmp_2_addr;
  wire [31:0]      io_dpath_pmp_2_mask_0 = io_dpath_pmp_2_mask;
  wire             io_dpath_pmp_3_cfg_l_0 = io_dpath_pmp_3_cfg_l;
  wire [1:0]       io_dpath_pmp_3_cfg_a_0 = io_dpath_pmp_3_cfg_a;
  wire             io_dpath_pmp_3_cfg_x_0 = io_dpath_pmp_3_cfg_x;
  wire             io_dpath_pmp_3_cfg_w_0 = io_dpath_pmp_3_cfg_w;
  wire             io_dpath_pmp_3_cfg_r_0 = io_dpath_pmp_3_cfg_r;
  wire [29:0]      io_dpath_pmp_3_addr_0 = io_dpath_pmp_3_addr;
  wire [31:0]      io_dpath_pmp_3_mask_0 = io_dpath_pmp_3_mask;
  wire             io_dpath_pmp_4_cfg_l_0 = io_dpath_pmp_4_cfg_l;
  wire [1:0]       io_dpath_pmp_4_cfg_a_0 = io_dpath_pmp_4_cfg_a;
  wire             io_dpath_pmp_4_cfg_x_0 = io_dpath_pmp_4_cfg_x;
  wire             io_dpath_pmp_4_cfg_w_0 = io_dpath_pmp_4_cfg_w;
  wire             io_dpath_pmp_4_cfg_r_0 = io_dpath_pmp_4_cfg_r;
  wire [29:0]      io_dpath_pmp_4_addr_0 = io_dpath_pmp_4_addr;
  wire [31:0]      io_dpath_pmp_4_mask_0 = io_dpath_pmp_4_mask;
  wire             io_dpath_pmp_5_cfg_l_0 = io_dpath_pmp_5_cfg_l;
  wire [1:0]       io_dpath_pmp_5_cfg_a_0 = io_dpath_pmp_5_cfg_a;
  wire             io_dpath_pmp_5_cfg_x_0 = io_dpath_pmp_5_cfg_x;
  wire             io_dpath_pmp_5_cfg_w_0 = io_dpath_pmp_5_cfg_w;
  wire             io_dpath_pmp_5_cfg_r_0 = io_dpath_pmp_5_cfg_r;
  wire [29:0]      io_dpath_pmp_5_addr_0 = io_dpath_pmp_5_addr;
  wire [31:0]      io_dpath_pmp_5_mask_0 = io_dpath_pmp_5_mask;
  wire             io_dpath_pmp_6_cfg_l_0 = io_dpath_pmp_6_cfg_l;
  wire [1:0]       io_dpath_pmp_6_cfg_a_0 = io_dpath_pmp_6_cfg_a;
  wire             io_dpath_pmp_6_cfg_x_0 = io_dpath_pmp_6_cfg_x;
  wire             io_dpath_pmp_6_cfg_w_0 = io_dpath_pmp_6_cfg_w;
  wire             io_dpath_pmp_6_cfg_r_0 = io_dpath_pmp_6_cfg_r;
  wire [29:0]      io_dpath_pmp_6_addr_0 = io_dpath_pmp_6_addr;
  wire [31:0]      io_dpath_pmp_6_mask_0 = io_dpath_pmp_6_mask;
  wire             io_dpath_pmp_7_cfg_l_0 = io_dpath_pmp_7_cfg_l;
  wire [1:0]       io_dpath_pmp_7_cfg_a_0 = io_dpath_pmp_7_cfg_a;
  wire             io_dpath_pmp_7_cfg_x_0 = io_dpath_pmp_7_cfg_x;
  wire             io_dpath_pmp_7_cfg_w_0 = io_dpath_pmp_7_cfg_w;
  wire             io_dpath_pmp_7_cfg_r_0 = io_dpath_pmp_7_cfg_r;
  wire [29:0]      io_dpath_pmp_7_addr_0 = io_dpath_pmp_7_addr;
  wire [31:0]      io_dpath_pmp_7_mask_0 = io_dpath_pmp_7_mask;
  wire             io_dpath_customCSRs_csrs_0_ren_0 = io_dpath_customCSRs_csrs_0_ren;
  wire             io_dpath_customCSRs_csrs_0_wen_0 = io_dpath_customCSRs_csrs_0_wen;
  wire [63:0]      io_dpath_customCSRs_csrs_0_wdata_0 = io_dpath_customCSRs_csrs_0_wdata;
  wire [63:0]      io_dpath_customCSRs_csrs_0_value_0 = io_dpath_customCSRs_csrs_0_value;
  wire             io_dpath_customCSRs_csrs_1_ren_0 = io_dpath_customCSRs_csrs_1_ren;
  wire             io_dpath_customCSRs_csrs_1_wen_0 = io_dpath_customCSRs_csrs_1_wen;
  wire [63:0]      io_dpath_customCSRs_csrs_1_wdata_0 = io_dpath_customCSRs_csrs_1_wdata;
  wire             io_dpath_customCSRs_csrs_2_ren_0 = io_dpath_customCSRs_csrs_2_ren;
  wire             io_dpath_customCSRs_csrs_2_wen_0 = io_dpath_customCSRs_csrs_2_wen;
  wire [63:0]      io_dpath_customCSRs_csrs_2_wdata_0 = io_dpath_customCSRs_csrs_2_wdata;
  wire             io_dpath_customCSRs_csrs_3_ren_0 = io_dpath_customCSRs_csrs_3_ren;
  wire             io_dpath_customCSRs_csrs_3_wen_0 = io_dpath_customCSRs_csrs_3_wen;
  wire [63:0]      io_dpath_customCSRs_csrs_3_wdata_0 = io_dpath_customCSRs_csrs_3_wdata;
  wire [5:0]       io_requestor_0_hstatus_vgein = 6'h0;
  wire [5:0]       io_requestor_1_hstatus_vgein = 6'h0;
  wire [5:0]       io_dpath_hstatus_vgein = 6'h0;
  wire [15:0]      io_requestor_0_ptbr_asid = 16'h0;
  wire [15:0]      io_requestor_0_hgatp_asid = 16'h0;
  wire [15:0]      io_requestor_0_vsatp_asid = 16'h0;
  wire [15:0]      io_requestor_1_ptbr_asid = 16'h0;
  wire [15:0]      io_requestor_1_hgatp_asid = 16'h0;
  wire [15:0]      io_requestor_1_vsatp_asid = 16'h0;
  wire [15:0]      io_dpath_ptbr_asid = 16'h0;
  wire [15:0]      io_dpath_hgatp_asid = 16'h0;
  wire [15:0]      io_dpath_vsatp_asid = 16'h0;
  wire [15:0]      satp_asid = 16'h0;	// src/main/scala/rocket/PTW.scala:286:17
  wire [22:0]      io_requestor_0_status_zero2 = 23'h0;
  wire [22:0]      io_requestor_1_status_zero2 = 23'h0;
  wire [22:0]      io_dpath_status_zero2 = 23'h0;
  wire             io_requestor_0_status_mbe = 1'h0;
  wire             io_requestor_0_status_sbe = 1'h0;
  wire             io_requestor_0_status_sd_rv32 = 1'h0;
  wire             io_requestor_0_status_ube = 1'h0;
  wire             io_requestor_0_status_upie = 1'h0;
  wire             io_requestor_0_status_hie = 1'h0;
  wire             io_requestor_0_status_uie = 1'h0;
  wire             io_requestor_0_hstatus_vsbe = 1'h0;
  wire             io_requestor_0_gstatus_sd_rv32 = 1'h0;
  wire             io_requestor_0_customCSRs_csrs_0_stall = 1'h0;
  wire             io_requestor_0_customCSRs_csrs_0_set = 1'h0;
  wire             io_requestor_0_customCSRs_csrs_1_stall = 1'h0;
  wire             io_requestor_0_customCSRs_csrs_1_set = 1'h0;
  wire             io_requestor_0_customCSRs_csrs_2_stall = 1'h0;
  wire             io_requestor_0_customCSRs_csrs_2_set = 1'h0;
  wire             io_requestor_0_customCSRs_csrs_3_stall = 1'h0;
  wire             io_requestor_0_customCSRs_csrs_3_set = 1'h0;
  wire             io_requestor_1_status_mbe = 1'h0;
  wire             io_requestor_1_status_sbe = 1'h0;
  wire             io_requestor_1_status_sd_rv32 = 1'h0;
  wire             io_requestor_1_status_ube = 1'h0;
  wire             io_requestor_1_status_upie = 1'h0;
  wire             io_requestor_1_status_hie = 1'h0;
  wire             io_requestor_1_status_uie = 1'h0;
  wire             io_requestor_1_hstatus_vsbe = 1'h0;
  wire             io_requestor_1_gstatus_sd_rv32 = 1'h0;
  wire             io_requestor_1_customCSRs_csrs_0_stall = 1'h0;
  wire             io_requestor_1_customCSRs_csrs_0_set = 1'h0;
  wire             io_requestor_1_customCSRs_csrs_1_stall = 1'h0;
  wire             io_requestor_1_customCSRs_csrs_1_set = 1'h0;
  wire             io_requestor_1_customCSRs_csrs_2_stall = 1'h0;
  wire             io_requestor_1_customCSRs_csrs_2_set = 1'h0;
  wire             io_requestor_1_customCSRs_csrs_3_stall = 1'h0;
  wire             io_requestor_1_customCSRs_csrs_3_set = 1'h0;
  wire             io_mem_req_bits_signed = 1'h0;
  wire             io_mem_req_bits_no_alloc = 1'h0;
  wire             io_mem_req_bits_no_xcpt = 1'h0;
  wire             io_mem_s2_kill = 1'h0;
  wire             io_mem_keep_clock_enabled = 1'h0;
  wire             io_dpath_status_mbe = 1'h0;
  wire             io_dpath_status_sbe = 1'h0;
  wire             io_dpath_status_sd_rv32 = 1'h0;
  wire             io_dpath_status_ube = 1'h0;
  wire             io_dpath_status_upie = 1'h0;
  wire             io_dpath_status_hie = 1'h0;
  wire             io_dpath_status_uie = 1'h0;
  wire             io_dpath_hstatus_vsbe = 1'h0;
  wire             io_dpath_gstatus_sd_rv32 = 1'h0;
  wire             io_dpath_perf_l2miss = 1'h0;
  wire             io_dpath_perf_l2hit = 1'h0;
  wire             io_dpath_customCSRs_csrs_0_stall = 1'h0;
  wire             io_dpath_customCSRs_csrs_0_set = 1'h0;
  wire             io_dpath_customCSRs_csrs_1_stall = 1'h0;
  wire             io_dpath_customCSRs_csrs_1_set = 1'h0;
  wire             io_dpath_customCSRs_csrs_2_stall = 1'h0;
  wire             io_dpath_customCSRs_csrs_2_set = 1'h0;
  wire             io_dpath_customCSRs_csrs_3_stall = 1'h0;
  wire             io_dpath_customCSRs_csrs_3_set = 1'h0;
  wire             l2_pte_d = 1'h0;	// src/main/scala/rocket/PTW.scala:415:113
  wire             l2_pte_a = 1'h0;	// src/main/scala/rocket/PTW.scala:415:113
  wire             l2_pte_g = 1'h0;	// src/main/scala/rocket/PTW.scala:415:113
  wire             l2_pte_u = 1'h0;	// src/main/scala/rocket/PTW.scala:415:113
  wire             l2_pte_x = 1'h0;	// src/main/scala/rocket/PTW.scala:415:113
  wire             l2_pte_w = 1'h0;	// src/main/scala/rocket/PTW.scala:415:113
  wire             l2_pte_r = 1'h0;	// src/main/scala/rocket/PTW.scala:415:113
  wire             l2_pte_v = 1'h0;	// src/main/scala/rocket/PTW.scala:415:113
  wire             pmpHomogeneous_endsBeforeLower = 1'h0;	// src/main/scala/rocket/PMP.scala:110:40
  wire             r_pte_pte_d = 1'h0;	// src/main/scala/rocket/PTW.scala:789:26
  wire             r_pte_pte_a = 1'h0;	// src/main/scala/rocket/PTW.scala:789:26
  wire             r_pte_pte_g = 1'h0;	// src/main/scala/rocket/PTW.scala:789:26
  wire             r_pte_pte_u = 1'h0;	// src/main/scala/rocket/PTW.scala:789:26
  wire             r_pte_pte_x = 1'h0;	// src/main/scala/rocket/PTW.scala:789:26
  wire             r_pte_pte_w = 1'h0;	// src/main/scala/rocket/PTW.scala:789:26
  wire             r_pte_pte_r = 1'h0;	// src/main/scala/rocket/PTW.scala:789:26
  wire             r_pte_pte_v = 1'h0;	// src/main/scala/rocket/PTW.scala:789:26
  wire             r_pte_pte_1_d = 1'h0;	// src/main/scala/rocket/PTW.scala:780:26
  wire             r_pte_pte_1_a = 1'h0;	// src/main/scala/rocket/PTW.scala:780:26
  wire             r_pte_pte_1_g = 1'h0;	// src/main/scala/rocket/PTW.scala:780:26
  wire             r_pte_pte_1_u = 1'h0;	// src/main/scala/rocket/PTW.scala:780:26
  wire             r_pte_pte_1_x = 1'h0;	// src/main/scala/rocket/PTW.scala:780:26
  wire             r_pte_pte_1_w = 1'h0;	// src/main/scala/rocket/PTW.scala:780:26
  wire             r_pte_pte_1_r = 1'h0;	// src/main/scala/rocket/PTW.scala:780:26
  wire             r_pte_pte_1_v = 1'h0;	// src/main/scala/rocket/PTW.scala:780:26
  wire [7:0]       io_requestor_0_status_zero1 = 8'h0;
  wire [7:0]       io_requestor_1_status_zero1 = 8'h0;
  wire [7:0]       io_mem_req_bits_mask = 8'h0;
  wire [7:0]       io_mem_s1_data_mask = 8'h0;
  wire [7:0]       io_dpath_status_zero1 = 8'h0;
  wire [1:0]       io_requestor_0_status_xs = 2'h0;
  wire [1:0]       io_requestor_0_status_vs = 2'h0;
  wire [1:0]       io_requestor_0_hstatus_zero3 = 2'h0;
  wire [1:0]       io_requestor_0_hstatus_zero2 = 2'h0;
  wire [1:0]       io_requestor_0_gstatus_xs = 2'h0;
  wire [1:0]       io_requestor_0_gstatus_vs = 2'h0;
  wire [1:0]       io_requestor_0_pmp_0_cfg_res = 2'h0;
  wire [1:0]       io_requestor_0_pmp_1_cfg_res = 2'h0;
  wire [1:0]       io_requestor_0_pmp_2_cfg_res = 2'h0;
  wire [1:0]       io_requestor_0_pmp_3_cfg_res = 2'h0;
  wire [1:0]       io_requestor_0_pmp_4_cfg_res = 2'h0;
  wire [1:0]       io_requestor_0_pmp_5_cfg_res = 2'h0;
  wire [1:0]       io_requestor_0_pmp_6_cfg_res = 2'h0;
  wire [1:0]       io_requestor_0_pmp_7_cfg_res = 2'h0;
  wire [1:0]       io_requestor_1_status_xs = 2'h0;
  wire [1:0]       io_requestor_1_status_vs = 2'h0;
  wire [1:0]       io_requestor_1_hstatus_zero3 = 2'h0;
  wire [1:0]       io_requestor_1_hstatus_zero2 = 2'h0;
  wire [1:0]       io_requestor_1_gstatus_xs = 2'h0;
  wire [1:0]       io_requestor_1_gstatus_vs = 2'h0;
  wire [1:0]       io_requestor_1_pmp_0_cfg_res = 2'h0;
  wire [1:0]       io_requestor_1_pmp_1_cfg_res = 2'h0;
  wire [1:0]       io_requestor_1_pmp_2_cfg_res = 2'h0;
  wire [1:0]       io_requestor_1_pmp_3_cfg_res = 2'h0;
  wire [1:0]       io_requestor_1_pmp_4_cfg_res = 2'h0;
  wire [1:0]       io_requestor_1_pmp_5_cfg_res = 2'h0;
  wire [1:0]       io_requestor_1_pmp_6_cfg_res = 2'h0;
  wire [1:0]       io_requestor_1_pmp_7_cfg_res = 2'h0;
  wire [1:0]       io_dpath_status_xs = 2'h0;
  wire [1:0]       io_dpath_status_vs = 2'h0;
  wire [1:0]       io_dpath_hstatus_zero3 = 2'h0;
  wire [1:0]       io_dpath_hstatus_zero2 = 2'h0;
  wire [1:0]       io_dpath_gstatus_xs = 2'h0;
  wire [1:0]       io_dpath_gstatus_vs = 2'h0;
  wire [1:0]       io_dpath_pmp_0_cfg_res = 2'h0;
  wire [1:0]       io_dpath_pmp_1_cfg_res = 2'h0;
  wire [1:0]       io_dpath_pmp_2_cfg_res = 2'h0;
  wire [1:0]       io_dpath_pmp_3_cfg_res = 2'h0;
  wire [1:0]       io_dpath_pmp_4_cfg_res = 2'h0;
  wire [1:0]       io_dpath_pmp_5_cfg_res = 2'h0;
  wire [1:0]       io_dpath_pmp_6_cfg_res = 2'h0;
  wire [1:0]       io_dpath_pmp_7_cfg_res = 2'h0;
  wire [1:0]       r_hgatp_initial_count = 2'h0;	// src/main/scala/rocket/PTW.scala:287:58
  wire [1:0]       l2_pte_reserved_for_software = 2'h0;	// src/main/scala/rocket/PTW.scala:415:113
  wire [1:0]       satp_initial_count = 2'h0;	// src/main/scala/rocket/PTW.scala:597:61
  wire [1:0]       vsatp_initial_count = 2'h0;	// src/main/scala/rocket/PTW.scala:598:62
  wire [1:0]       hgatp_initial_count = 2'h0;	// src/main/scala/rocket/PTW.scala:599:62
  wire [1:0]       r_pte_count = 2'h0;	// src/main/scala/rocket/PTW.scala:786:44
  wire [1:0]       r_pte_pte_reserved_for_software = 2'h0;	// src/main/scala/rocket/PTW.scala:789:26
  wire [1:0]       r_pte_pte_1_reserved_for_software = 2'h0;	// src/main/scala/rocket/PTW.scala:780:26
  wire [1:0]       r_pte_count_1 = 2'h0;	// src/main/scala/rocket/PTW.scala:786:44
  wire [1:0]       r_pte_count_2 = 2'h0;	// src/main/scala/rocket/PTW.scala:786:44
  wire [29:0]      io_requestor_0_hstatus_zero6 = 30'h0;
  wire [29:0]      io_requestor_1_hstatus_zero6 = 30'h0;
  wire [29:0]      io_dpath_hstatus_zero6 = 30'h0;
  wire [8:0]       io_requestor_0_hstatus_zero5 = 9'h0;
  wire [8:0]       io_requestor_1_hstatus_zero5 = 9'h0;
  wire [8:0]       io_dpath_hstatus_zero5 = 9'h0;
  wire [4:0]       io_requestor_0_hstatus_zero1 = 5'h0;
  wire [4:0]       io_requestor_1_hstatus_zero1 = 5'h0;
  wire [4:0]       io_mem_req_bits_cmd = 5'h0;
  wire [4:0]       io_dpath_hstatus_zero1 = 5'h0;
  wire [63:0]      io_requestor_0_customCSRs_csrs_1_value = 64'h1;
  wire [63:0]      io_requestor_1_customCSRs_csrs_1_value = 64'h1;
  wire [63:0]      io_dpath_customCSRs_csrs_1_value = 64'h1;
  wire [63:0]      io_requestor_0_customCSRs_csrs_0_sdata = 64'h0;
  wire [63:0]      io_requestor_0_customCSRs_csrs_1_sdata = 64'h0;
  wire [63:0]      io_requestor_0_customCSRs_csrs_2_value = 64'h0;
  wire [63:0]      io_requestor_0_customCSRs_csrs_2_sdata = 64'h0;
  wire [63:0]      io_requestor_0_customCSRs_csrs_3_sdata = 64'h0;
  wire [63:0]      io_requestor_1_customCSRs_csrs_0_sdata = 64'h0;
  wire [63:0]      io_requestor_1_customCSRs_csrs_1_sdata = 64'h0;
  wire [63:0]      io_requestor_1_customCSRs_csrs_2_value = 64'h0;
  wire [63:0]      io_requestor_1_customCSRs_csrs_2_sdata = 64'h0;
  wire [63:0]      io_requestor_1_customCSRs_csrs_3_sdata = 64'h0;
  wire [63:0]      io_mem_req_bits_data = 64'h0;
  wire [63:0]      io_mem_s1_data_data = 64'h0;
  wire [63:0]      io_dpath_customCSRs_csrs_0_sdata = 64'h0;
  wire [63:0]      io_dpath_customCSRs_csrs_1_sdata = 64'h0;
  wire [63:0]      io_dpath_customCSRs_csrs_2_value = 64'h0;
  wire [63:0]      io_dpath_customCSRs_csrs_2_sdata = 64'h0;
  wire [63:0]      io_dpath_customCSRs_csrs_3_sdata = 64'h0;
  wire [63:0]      io_requestor_0_customCSRs_csrs_3_value = 64'h20181004;
  wire [63:0]      io_requestor_1_customCSRs_csrs_3_value = 64'h20181004;
  wire [63:0]      io_dpath_customCSRs_csrs_3_value = 64'h20181004;
  wire             io_requestor_0_req_bits_valid = 1'h1;
  wire             io_requestor_0_resp_bits_homogeneous = 1'h1;
  wire             io_requestor_1_resp_bits_homogeneous = 1'h1;
  wire             io_mem_req_bits_phys = 1'h1;
  wire             io_mem_clock_enabled = 1'h1;
  wire             pmpHomogeneous_beginsAfterLower = 1'h1;	// src/main/scala/rocket/PMP.scala:106:28
  wire [1:0]       io_requestor_0_status_sxl = 2'h2;
  wire [1:0]       io_requestor_0_status_uxl = 2'h2;
  wire [1:0]       io_requestor_0_hstatus_vsxl = 2'h2;
  wire [1:0]       io_requestor_0_gstatus_uxl = 2'h2;
  wire [1:0]       io_requestor_1_status_sxl = 2'h2;
  wire [1:0]       io_requestor_1_status_uxl = 2'h2;
  wire [1:0]       io_requestor_1_hstatus_vsxl = 2'h2;
  wire [1:0]       io_requestor_1_gstatus_uxl = 2'h2;
  wire [1:0]       io_dpath_status_sxl = 2'h2;
  wire [1:0]       io_dpath_status_uxl = 2'h2;
  wire [1:0]       io_dpath_hstatus_vsxl = 2'h2;
  wire [1:0]       io_dpath_gstatus_uxl = 2'h2;
  wire [9:0]       l2_pte_reserved_for_future = 10'h0;	// src/main/scala/rocket/PTW.scala:415:113
  wire [9:0]       r_pte_pte_reserved_for_future = 10'h0;	// src/main/scala/rocket/PTW.scala:789:26
  wire [9:0]       r_pte_pte_1_reserved_for_future = 10'h0;	// src/main/scala/rocket/PTW.scala:780:26
  wire [1:0]       io_mem_req_bits_dprv = 2'h1;
  wire [43:0]      l2_pte_ppn = 44'h0;	// src/main/scala/rocket/PTW.scala:415:113
  wire [6:0]       io_mem_req_bits_tag = 7'h0;
  wire [1:0]       io_mem_req_bits_size = 2'h3;
  wire [1:0]       max_count;	// src/main/scala/rocket/PTW.scala:290:25
  wire             io_requestor_0_resp_bits_gpa_is_pte_0 = ~stage2_final;	// src/main/scala/rocket/PTW.scala:284:25, :369:107
  wire             io_requestor_1_resp_bits_gpa_is_pte_0 = ~stage2_final;	// src/main/scala/rocket/PTW.scala:284:25, :369:107
  wire [3:0]       io_requestor_0_ptbr_mode_0 = io_dpath_ptbr_mode_0;
  wire [3:0]       io_requestor_1_ptbr_mode_0 = io_dpath_ptbr_mode_0;
  wire [43:0]      io_requestor_0_ptbr_ppn_0 = io_dpath_ptbr_ppn_0;
  wire [43:0]      io_requestor_1_ptbr_ppn_0 = io_dpath_ptbr_ppn_0;
  wire [3:0]       io_requestor_0_hgatp_mode_0 = io_dpath_hgatp_mode_0;
  wire [3:0]       io_requestor_1_hgatp_mode_0 = io_dpath_hgatp_mode_0;
  wire [43:0]      io_requestor_0_hgatp_ppn_0 = io_dpath_hgatp_ppn_0;
  wire [43:0]      io_requestor_1_hgatp_ppn_0 = io_dpath_hgatp_ppn_0;
  wire [3:0]       io_requestor_0_vsatp_mode_0 = io_dpath_vsatp_mode_0;
  wire [3:0]       io_requestor_1_vsatp_mode_0 = io_dpath_vsatp_mode_0;
  wire [43:0]      io_requestor_0_vsatp_ppn_0 = io_dpath_vsatp_ppn_0;
  wire [43:0]      io_requestor_1_vsatp_ppn_0 = io_dpath_vsatp_ppn_0;
  wire             io_requestor_0_status_debug_0 = io_dpath_status_debug_0;
  wire             io_requestor_1_status_debug_0 = io_dpath_status_debug_0;
  wire             io_requestor_0_status_cease_0 = io_dpath_status_cease_0;
  wire             io_requestor_1_status_cease_0 = io_dpath_status_cease_0;
  wire             io_requestor_0_status_wfi_0 = io_dpath_status_wfi_0;
  wire             io_requestor_1_status_wfi_0 = io_dpath_status_wfi_0;
  wire [31:0]      io_requestor_0_status_isa_0 = io_dpath_status_isa_0;
  wire [31:0]      io_requestor_1_status_isa_0 = io_dpath_status_isa_0;
  wire [1:0]       io_requestor_0_status_dprv_0 = io_dpath_status_dprv_0;
  wire [1:0]       io_requestor_1_status_dprv_0 = io_dpath_status_dprv_0;
  wire             io_requestor_0_status_dv_0 = io_dpath_status_dv_0;
  wire             io_requestor_1_status_dv_0 = io_dpath_status_dv_0;
  wire [1:0]       io_requestor_0_status_prv_0 = io_dpath_status_prv_0;
  wire [1:0]       io_requestor_1_status_prv_0 = io_dpath_status_prv_0;
  wire             io_requestor_0_status_v_0 = io_dpath_status_v_0;
  wire             io_requestor_1_status_v_0 = io_dpath_status_v_0;
  wire             io_requestor_0_status_sd_0 = io_dpath_status_sd_0;
  wire             io_requestor_1_status_sd_0 = io_dpath_status_sd_0;
  wire             io_requestor_0_status_mpv_0 = io_dpath_status_mpv_0;
  wire             io_requestor_1_status_mpv_0 = io_dpath_status_mpv_0;
  wire             io_requestor_0_status_gva_0 = io_dpath_status_gva_0;
  wire             io_requestor_1_status_gva_0 = io_dpath_status_gva_0;
  wire             io_requestor_0_status_tsr_0 = io_dpath_status_tsr_0;
  wire             io_requestor_1_status_tsr_0 = io_dpath_status_tsr_0;
  wire             io_requestor_0_status_tw_0 = io_dpath_status_tw_0;
  wire             io_requestor_1_status_tw_0 = io_dpath_status_tw_0;
  wire             io_requestor_0_status_tvm_0 = io_dpath_status_tvm_0;
  wire             io_requestor_1_status_tvm_0 = io_dpath_status_tvm_0;
  wire             io_requestor_0_status_mxr_0 = io_dpath_status_mxr_0;
  wire             io_requestor_1_status_mxr_0 = io_dpath_status_mxr_0;
  wire             io_requestor_0_status_sum_0 = io_dpath_status_sum_0;
  wire             io_requestor_1_status_sum_0 = io_dpath_status_sum_0;
  wire             io_requestor_0_status_mprv_0 = io_dpath_status_mprv_0;
  wire             io_requestor_1_status_mprv_0 = io_dpath_status_mprv_0;
  wire [1:0]       io_requestor_0_status_fs_0 = io_dpath_status_fs_0;
  wire [1:0]       io_requestor_1_status_fs_0 = io_dpath_status_fs_0;
  wire [1:0]       io_requestor_0_status_mpp_0 = io_dpath_status_mpp_0;
  wire [1:0]       io_requestor_1_status_mpp_0 = io_dpath_status_mpp_0;
  wire             io_requestor_0_status_spp_0 = io_dpath_status_spp_0;
  wire             io_requestor_1_status_spp_0 = io_dpath_status_spp_0;
  wire             io_requestor_0_status_mpie_0 = io_dpath_status_mpie_0;
  wire             io_requestor_1_status_mpie_0 = io_dpath_status_mpie_0;
  wire             io_requestor_0_status_spie_0 = io_dpath_status_spie_0;
  wire             io_requestor_1_status_spie_0 = io_dpath_status_spie_0;
  wire             io_requestor_0_status_mie_0 = io_dpath_status_mie_0;
  wire             io_requestor_1_status_mie_0 = io_dpath_status_mie_0;
  wire             io_requestor_0_status_sie_0 = io_dpath_status_sie_0;
  wire             io_requestor_1_status_sie_0 = io_dpath_status_sie_0;
  wire             io_requestor_0_hstatus_vtsr_0 = io_dpath_hstatus_vtsr_0;
  wire             io_requestor_1_hstatus_vtsr_0 = io_dpath_hstatus_vtsr_0;
  wire             io_requestor_0_hstatus_vtw_0 = io_dpath_hstatus_vtw_0;
  wire             io_requestor_1_hstatus_vtw_0 = io_dpath_hstatus_vtw_0;
  wire             io_requestor_0_hstatus_vtvm_0 = io_dpath_hstatus_vtvm_0;
  wire             io_requestor_1_hstatus_vtvm_0 = io_dpath_hstatus_vtvm_0;
  wire             io_requestor_0_hstatus_hu_0 = io_dpath_hstatus_hu_0;
  wire             io_requestor_1_hstatus_hu_0 = io_dpath_hstatus_hu_0;
  wire             io_requestor_0_hstatus_spvp_0 = io_dpath_hstatus_spvp_0;
  wire             io_requestor_1_hstatus_spvp_0 = io_dpath_hstatus_spvp_0;
  wire             io_requestor_0_hstatus_spv_0 = io_dpath_hstatus_spv_0;
  wire             io_requestor_1_hstatus_spv_0 = io_dpath_hstatus_spv_0;
  wire             io_requestor_0_hstatus_gva_0 = io_dpath_hstatus_gva_0;
  wire             io_requestor_1_hstatus_gva_0 = io_dpath_hstatus_gva_0;
  wire             io_requestor_0_gstatus_debug_0 = io_dpath_gstatus_debug_0;
  wire             io_requestor_1_gstatus_debug_0 = io_dpath_gstatus_debug_0;
  wire             io_requestor_0_gstatus_cease_0 = io_dpath_gstatus_cease_0;
  wire             io_requestor_1_gstatus_cease_0 = io_dpath_gstatus_cease_0;
  wire             io_requestor_0_gstatus_wfi_0 = io_dpath_gstatus_wfi_0;
  wire             io_requestor_1_gstatus_wfi_0 = io_dpath_gstatus_wfi_0;
  wire [31:0]      io_requestor_0_gstatus_isa_0 = io_dpath_gstatus_isa_0;
  wire [31:0]      io_requestor_1_gstatus_isa_0 = io_dpath_gstatus_isa_0;
  wire [1:0]       io_requestor_0_gstatus_dprv_0 = io_dpath_gstatus_dprv_0;
  wire [1:0]       io_requestor_1_gstatus_dprv_0 = io_dpath_gstatus_dprv_0;
  wire             io_requestor_0_gstatus_dv_0 = io_dpath_gstatus_dv_0;
  wire             io_requestor_1_gstatus_dv_0 = io_dpath_gstatus_dv_0;
  wire [1:0]       io_requestor_0_gstatus_prv_0 = io_dpath_gstatus_prv_0;
  wire [1:0]       io_requestor_1_gstatus_prv_0 = io_dpath_gstatus_prv_0;
  wire             io_requestor_0_gstatus_v_0 = io_dpath_gstatus_v_0;
  wire             io_requestor_1_gstatus_v_0 = io_dpath_gstatus_v_0;
  wire             io_requestor_0_gstatus_sd_0 = io_dpath_gstatus_sd_0;
  wire             io_requestor_1_gstatus_sd_0 = io_dpath_gstatus_sd_0;
  wire [22:0]      io_requestor_0_gstatus_zero2_0 = io_dpath_gstatus_zero2_0;
  wire [22:0]      io_requestor_1_gstatus_zero2_0 = io_dpath_gstatus_zero2_0;
  wire             io_requestor_0_gstatus_mpv_0 = io_dpath_gstatus_mpv_0;
  wire             io_requestor_1_gstatus_mpv_0 = io_dpath_gstatus_mpv_0;
  wire             io_requestor_0_gstatus_gva_0 = io_dpath_gstatus_gva_0;
  wire             io_requestor_1_gstatus_gva_0 = io_dpath_gstatus_gva_0;
  wire             io_requestor_0_gstatus_mbe_0 = io_dpath_gstatus_mbe_0;
  wire             io_requestor_1_gstatus_mbe_0 = io_dpath_gstatus_mbe_0;
  wire             io_requestor_0_gstatus_sbe_0 = io_dpath_gstatus_sbe_0;
  wire             io_requestor_1_gstatus_sbe_0 = io_dpath_gstatus_sbe_0;
  wire [1:0]       io_requestor_0_gstatus_sxl_0 = io_dpath_gstatus_sxl_0;
  wire [1:0]       io_requestor_1_gstatus_sxl_0 = io_dpath_gstatus_sxl_0;
  wire [7:0]       io_requestor_0_gstatus_zero1_0 = io_dpath_gstatus_zero1_0;
  wire [7:0]       io_requestor_1_gstatus_zero1_0 = io_dpath_gstatus_zero1_0;
  wire             io_requestor_0_gstatus_tsr_0 = io_dpath_gstatus_tsr_0;
  wire             io_requestor_1_gstatus_tsr_0 = io_dpath_gstatus_tsr_0;
  wire             io_requestor_0_gstatus_tw_0 = io_dpath_gstatus_tw_0;
  wire             io_requestor_1_gstatus_tw_0 = io_dpath_gstatus_tw_0;
  wire             io_requestor_0_gstatus_tvm_0 = io_dpath_gstatus_tvm_0;
  wire             io_requestor_1_gstatus_tvm_0 = io_dpath_gstatus_tvm_0;
  wire             io_requestor_0_gstatus_mxr_0 = io_dpath_gstatus_mxr_0;
  wire             io_requestor_1_gstatus_mxr_0 = io_dpath_gstatus_mxr_0;
  wire             io_requestor_0_gstatus_sum_0 = io_dpath_gstatus_sum_0;
  wire             io_requestor_1_gstatus_sum_0 = io_dpath_gstatus_sum_0;
  wire             io_requestor_0_gstatus_mprv_0 = io_dpath_gstatus_mprv_0;
  wire             io_requestor_1_gstatus_mprv_0 = io_dpath_gstatus_mprv_0;
  wire [1:0]       io_requestor_0_gstatus_fs_0 = io_dpath_gstatus_fs_0;
  wire [1:0]       io_requestor_1_gstatus_fs_0 = io_dpath_gstatus_fs_0;
  wire [1:0]       io_requestor_0_gstatus_mpp_0 = io_dpath_gstatus_mpp_0;
  wire [1:0]       io_requestor_1_gstatus_mpp_0 = io_dpath_gstatus_mpp_0;
  wire             io_requestor_0_gstatus_spp_0 = io_dpath_gstatus_spp_0;
  wire             io_requestor_1_gstatus_spp_0 = io_dpath_gstatus_spp_0;
  wire             io_requestor_0_gstatus_mpie_0 = io_dpath_gstatus_mpie_0;
  wire             io_requestor_1_gstatus_mpie_0 = io_dpath_gstatus_mpie_0;
  wire             io_requestor_0_gstatus_ube_0 = io_dpath_gstatus_ube_0;
  wire             io_requestor_1_gstatus_ube_0 = io_dpath_gstatus_ube_0;
  wire             io_requestor_0_gstatus_spie_0 = io_dpath_gstatus_spie_0;
  wire             io_requestor_1_gstatus_spie_0 = io_dpath_gstatus_spie_0;
  wire             io_requestor_0_gstatus_upie_0 = io_dpath_gstatus_upie_0;
  wire             io_requestor_1_gstatus_upie_0 = io_dpath_gstatus_upie_0;
  wire             io_requestor_0_gstatus_mie_0 = io_dpath_gstatus_mie_0;
  wire             io_requestor_1_gstatus_mie_0 = io_dpath_gstatus_mie_0;
  wire             io_requestor_0_gstatus_hie_0 = io_dpath_gstatus_hie_0;
  wire             io_requestor_1_gstatus_hie_0 = io_dpath_gstatus_hie_0;
  wire             io_requestor_0_gstatus_sie_0 = io_dpath_gstatus_sie_0;
  wire             io_requestor_1_gstatus_sie_0 = io_dpath_gstatus_sie_0;
  wire             io_requestor_0_gstatus_uie_0 = io_dpath_gstatus_uie_0;
  wire             io_requestor_1_gstatus_uie_0 = io_dpath_gstatus_uie_0;
  wire             io_requestor_0_pmp_0_cfg_l_0 = io_dpath_pmp_0_cfg_l_0;
  wire             io_requestor_1_pmp_0_cfg_l_0 = io_dpath_pmp_0_cfg_l_0;
  wire [1:0]       io_requestor_0_pmp_0_cfg_a_0 = io_dpath_pmp_0_cfg_a_0;
  wire [1:0]       io_requestor_1_pmp_0_cfg_a_0 = io_dpath_pmp_0_cfg_a_0;
  wire             io_requestor_0_pmp_0_cfg_x_0 = io_dpath_pmp_0_cfg_x_0;
  wire             io_requestor_1_pmp_0_cfg_x_0 = io_dpath_pmp_0_cfg_x_0;
  wire             io_requestor_0_pmp_0_cfg_w_0 = io_dpath_pmp_0_cfg_w_0;
  wire             io_requestor_1_pmp_0_cfg_w_0 = io_dpath_pmp_0_cfg_w_0;
  wire             io_requestor_0_pmp_0_cfg_r_0 = io_dpath_pmp_0_cfg_r_0;
  wire             io_requestor_1_pmp_0_cfg_r_0 = io_dpath_pmp_0_cfg_r_0;
  wire [29:0]      io_requestor_0_pmp_0_addr_0 = io_dpath_pmp_0_addr_0;
  wire [29:0]      io_requestor_1_pmp_0_addr_0 = io_dpath_pmp_0_addr_0;
  wire [31:0]      io_requestor_0_pmp_0_mask_0 = io_dpath_pmp_0_mask_0;
  wire [31:0]      io_requestor_1_pmp_0_mask_0 = io_dpath_pmp_0_mask_0;
  wire             io_requestor_0_pmp_1_cfg_l_0 = io_dpath_pmp_1_cfg_l_0;
  wire             io_requestor_1_pmp_1_cfg_l_0 = io_dpath_pmp_1_cfg_l_0;
  wire [1:0]       io_requestor_0_pmp_1_cfg_a_0 = io_dpath_pmp_1_cfg_a_0;
  wire [1:0]       io_requestor_1_pmp_1_cfg_a_0 = io_dpath_pmp_1_cfg_a_0;
  wire             io_requestor_0_pmp_1_cfg_x_0 = io_dpath_pmp_1_cfg_x_0;
  wire             io_requestor_1_pmp_1_cfg_x_0 = io_dpath_pmp_1_cfg_x_0;
  wire             io_requestor_0_pmp_1_cfg_w_0 = io_dpath_pmp_1_cfg_w_0;
  wire             io_requestor_1_pmp_1_cfg_w_0 = io_dpath_pmp_1_cfg_w_0;
  wire             io_requestor_0_pmp_1_cfg_r_0 = io_dpath_pmp_1_cfg_r_0;
  wire             io_requestor_1_pmp_1_cfg_r_0 = io_dpath_pmp_1_cfg_r_0;
  wire [29:0]      io_requestor_0_pmp_1_addr_0 = io_dpath_pmp_1_addr_0;
  wire [29:0]      io_requestor_1_pmp_1_addr_0 = io_dpath_pmp_1_addr_0;
  wire [31:0]      io_requestor_0_pmp_1_mask_0 = io_dpath_pmp_1_mask_0;
  wire [31:0]      io_requestor_1_pmp_1_mask_0 = io_dpath_pmp_1_mask_0;
  wire             io_requestor_0_pmp_2_cfg_l_0 = io_dpath_pmp_2_cfg_l_0;
  wire             io_requestor_1_pmp_2_cfg_l_0 = io_dpath_pmp_2_cfg_l_0;
  wire [1:0]       io_requestor_0_pmp_2_cfg_a_0 = io_dpath_pmp_2_cfg_a_0;
  wire [1:0]       io_requestor_1_pmp_2_cfg_a_0 = io_dpath_pmp_2_cfg_a_0;
  wire             io_requestor_0_pmp_2_cfg_x_0 = io_dpath_pmp_2_cfg_x_0;
  wire             io_requestor_1_pmp_2_cfg_x_0 = io_dpath_pmp_2_cfg_x_0;
  wire             io_requestor_0_pmp_2_cfg_w_0 = io_dpath_pmp_2_cfg_w_0;
  wire             io_requestor_1_pmp_2_cfg_w_0 = io_dpath_pmp_2_cfg_w_0;
  wire             io_requestor_0_pmp_2_cfg_r_0 = io_dpath_pmp_2_cfg_r_0;
  wire             io_requestor_1_pmp_2_cfg_r_0 = io_dpath_pmp_2_cfg_r_0;
  wire [29:0]      io_requestor_0_pmp_2_addr_0 = io_dpath_pmp_2_addr_0;
  wire [29:0]      io_requestor_1_pmp_2_addr_0 = io_dpath_pmp_2_addr_0;
  wire [31:0]      io_requestor_0_pmp_2_mask_0 = io_dpath_pmp_2_mask_0;
  wire [31:0]      io_requestor_1_pmp_2_mask_0 = io_dpath_pmp_2_mask_0;
  wire             io_requestor_0_pmp_3_cfg_l_0 = io_dpath_pmp_3_cfg_l_0;
  wire             io_requestor_1_pmp_3_cfg_l_0 = io_dpath_pmp_3_cfg_l_0;
  wire [1:0]       io_requestor_0_pmp_3_cfg_a_0 = io_dpath_pmp_3_cfg_a_0;
  wire [1:0]       io_requestor_1_pmp_3_cfg_a_0 = io_dpath_pmp_3_cfg_a_0;
  wire             io_requestor_0_pmp_3_cfg_x_0 = io_dpath_pmp_3_cfg_x_0;
  wire             io_requestor_1_pmp_3_cfg_x_0 = io_dpath_pmp_3_cfg_x_0;
  wire             io_requestor_0_pmp_3_cfg_w_0 = io_dpath_pmp_3_cfg_w_0;
  wire             io_requestor_1_pmp_3_cfg_w_0 = io_dpath_pmp_3_cfg_w_0;
  wire             io_requestor_0_pmp_3_cfg_r_0 = io_dpath_pmp_3_cfg_r_0;
  wire             io_requestor_1_pmp_3_cfg_r_0 = io_dpath_pmp_3_cfg_r_0;
  wire [29:0]      io_requestor_0_pmp_3_addr_0 = io_dpath_pmp_3_addr_0;
  wire [29:0]      io_requestor_1_pmp_3_addr_0 = io_dpath_pmp_3_addr_0;
  wire [31:0]      io_requestor_0_pmp_3_mask_0 = io_dpath_pmp_3_mask_0;
  wire [31:0]      io_requestor_1_pmp_3_mask_0 = io_dpath_pmp_3_mask_0;
  wire             io_requestor_0_pmp_4_cfg_l_0 = io_dpath_pmp_4_cfg_l_0;
  wire             io_requestor_1_pmp_4_cfg_l_0 = io_dpath_pmp_4_cfg_l_0;
  wire [1:0]       io_requestor_0_pmp_4_cfg_a_0 = io_dpath_pmp_4_cfg_a_0;
  wire [1:0]       io_requestor_1_pmp_4_cfg_a_0 = io_dpath_pmp_4_cfg_a_0;
  wire             io_requestor_0_pmp_4_cfg_x_0 = io_dpath_pmp_4_cfg_x_0;
  wire             io_requestor_1_pmp_4_cfg_x_0 = io_dpath_pmp_4_cfg_x_0;
  wire             io_requestor_0_pmp_4_cfg_w_0 = io_dpath_pmp_4_cfg_w_0;
  wire             io_requestor_1_pmp_4_cfg_w_0 = io_dpath_pmp_4_cfg_w_0;
  wire             io_requestor_0_pmp_4_cfg_r_0 = io_dpath_pmp_4_cfg_r_0;
  wire             io_requestor_1_pmp_4_cfg_r_0 = io_dpath_pmp_4_cfg_r_0;
  wire [29:0]      io_requestor_0_pmp_4_addr_0 = io_dpath_pmp_4_addr_0;
  wire [29:0]      io_requestor_1_pmp_4_addr_0 = io_dpath_pmp_4_addr_0;
  wire [31:0]      io_requestor_0_pmp_4_mask_0 = io_dpath_pmp_4_mask_0;
  wire [31:0]      io_requestor_1_pmp_4_mask_0 = io_dpath_pmp_4_mask_0;
  wire             io_requestor_0_pmp_5_cfg_l_0 = io_dpath_pmp_5_cfg_l_0;
  wire             io_requestor_1_pmp_5_cfg_l_0 = io_dpath_pmp_5_cfg_l_0;
  wire [1:0]       io_requestor_0_pmp_5_cfg_a_0 = io_dpath_pmp_5_cfg_a_0;
  wire [1:0]       io_requestor_1_pmp_5_cfg_a_0 = io_dpath_pmp_5_cfg_a_0;
  wire             io_requestor_0_pmp_5_cfg_x_0 = io_dpath_pmp_5_cfg_x_0;
  wire             io_requestor_1_pmp_5_cfg_x_0 = io_dpath_pmp_5_cfg_x_0;
  wire             io_requestor_0_pmp_5_cfg_w_0 = io_dpath_pmp_5_cfg_w_0;
  wire             io_requestor_1_pmp_5_cfg_w_0 = io_dpath_pmp_5_cfg_w_0;
  wire             io_requestor_0_pmp_5_cfg_r_0 = io_dpath_pmp_5_cfg_r_0;
  wire             io_requestor_1_pmp_5_cfg_r_0 = io_dpath_pmp_5_cfg_r_0;
  wire [29:0]      io_requestor_0_pmp_5_addr_0 = io_dpath_pmp_5_addr_0;
  wire [29:0]      io_requestor_1_pmp_5_addr_0 = io_dpath_pmp_5_addr_0;
  wire [31:0]      io_requestor_0_pmp_5_mask_0 = io_dpath_pmp_5_mask_0;
  wire [31:0]      io_requestor_1_pmp_5_mask_0 = io_dpath_pmp_5_mask_0;
  wire             io_requestor_0_pmp_6_cfg_l_0 = io_dpath_pmp_6_cfg_l_0;
  wire             io_requestor_1_pmp_6_cfg_l_0 = io_dpath_pmp_6_cfg_l_0;
  wire [1:0]       io_requestor_0_pmp_6_cfg_a_0 = io_dpath_pmp_6_cfg_a_0;
  wire [1:0]       io_requestor_1_pmp_6_cfg_a_0 = io_dpath_pmp_6_cfg_a_0;
  wire             io_requestor_0_pmp_6_cfg_x_0 = io_dpath_pmp_6_cfg_x_0;
  wire             io_requestor_1_pmp_6_cfg_x_0 = io_dpath_pmp_6_cfg_x_0;
  wire             io_requestor_0_pmp_6_cfg_w_0 = io_dpath_pmp_6_cfg_w_0;
  wire             io_requestor_1_pmp_6_cfg_w_0 = io_dpath_pmp_6_cfg_w_0;
  wire             io_requestor_0_pmp_6_cfg_r_0 = io_dpath_pmp_6_cfg_r_0;
  wire             io_requestor_1_pmp_6_cfg_r_0 = io_dpath_pmp_6_cfg_r_0;
  wire [29:0]      io_requestor_0_pmp_6_addr_0 = io_dpath_pmp_6_addr_0;
  wire [29:0]      io_requestor_1_pmp_6_addr_0 = io_dpath_pmp_6_addr_0;
  wire [31:0]      io_requestor_0_pmp_6_mask_0 = io_dpath_pmp_6_mask_0;
  wire [31:0]      io_requestor_1_pmp_6_mask_0 = io_dpath_pmp_6_mask_0;
  wire             io_requestor_0_pmp_7_cfg_l_0 = io_dpath_pmp_7_cfg_l_0;
  wire             io_requestor_1_pmp_7_cfg_l_0 = io_dpath_pmp_7_cfg_l_0;
  wire [1:0]       io_requestor_0_pmp_7_cfg_a_0 = io_dpath_pmp_7_cfg_a_0;
  wire [1:0]       io_requestor_1_pmp_7_cfg_a_0 = io_dpath_pmp_7_cfg_a_0;
  wire             io_requestor_0_pmp_7_cfg_x_0 = io_dpath_pmp_7_cfg_x_0;
  wire             io_requestor_1_pmp_7_cfg_x_0 = io_dpath_pmp_7_cfg_x_0;
  wire             io_requestor_0_pmp_7_cfg_w_0 = io_dpath_pmp_7_cfg_w_0;
  wire             io_requestor_1_pmp_7_cfg_w_0 = io_dpath_pmp_7_cfg_w_0;
  wire             io_requestor_0_pmp_7_cfg_r_0 = io_dpath_pmp_7_cfg_r_0;
  wire             io_requestor_1_pmp_7_cfg_r_0 = io_dpath_pmp_7_cfg_r_0;
  wire [29:0]      io_requestor_0_pmp_7_addr_0 = io_dpath_pmp_7_addr_0;
  wire [29:0]      io_requestor_1_pmp_7_addr_0 = io_dpath_pmp_7_addr_0;
  wire [31:0]      io_requestor_0_pmp_7_mask_0 = io_dpath_pmp_7_mask_0;
  wire [31:0]      io_requestor_1_pmp_7_mask_0 = io_dpath_pmp_7_mask_0;
  wire             io_requestor_0_customCSRs_csrs_0_ren_0 =
    io_dpath_customCSRs_csrs_0_ren_0;
  wire             io_requestor_1_customCSRs_csrs_0_ren_0 =
    io_dpath_customCSRs_csrs_0_ren_0;
  wire             io_requestor_0_customCSRs_csrs_0_wen_0 =
    io_dpath_customCSRs_csrs_0_wen_0;
  wire             io_requestor_1_customCSRs_csrs_0_wen_0 =
    io_dpath_customCSRs_csrs_0_wen_0;
  wire [63:0]      io_requestor_0_customCSRs_csrs_0_wdata_0 =
    io_dpath_customCSRs_csrs_0_wdata_0;
  wire [63:0]      io_requestor_1_customCSRs_csrs_0_wdata_0 =
    io_dpath_customCSRs_csrs_0_wdata_0;
  wire [63:0]      io_requestor_0_customCSRs_csrs_0_value_0 =
    io_dpath_customCSRs_csrs_0_value_0;
  wire [63:0]      io_requestor_1_customCSRs_csrs_0_value_0 =
    io_dpath_customCSRs_csrs_0_value_0;
  wire             io_requestor_0_customCSRs_csrs_1_ren_0 =
    io_dpath_customCSRs_csrs_1_ren_0;
  wire             io_requestor_1_customCSRs_csrs_1_ren_0 =
    io_dpath_customCSRs_csrs_1_ren_0;
  wire             io_requestor_0_customCSRs_csrs_1_wen_0 =
    io_dpath_customCSRs_csrs_1_wen_0;
  wire             io_requestor_1_customCSRs_csrs_1_wen_0 =
    io_dpath_customCSRs_csrs_1_wen_0;
  wire [63:0]      io_requestor_0_customCSRs_csrs_1_wdata_0 =
    io_dpath_customCSRs_csrs_1_wdata_0;
  wire [63:0]      io_requestor_1_customCSRs_csrs_1_wdata_0 =
    io_dpath_customCSRs_csrs_1_wdata_0;
  wire             io_requestor_0_customCSRs_csrs_2_ren_0 =
    io_dpath_customCSRs_csrs_2_ren_0;
  wire             io_requestor_1_customCSRs_csrs_2_ren_0 =
    io_dpath_customCSRs_csrs_2_ren_0;
  wire             io_requestor_0_customCSRs_csrs_2_wen_0 =
    io_dpath_customCSRs_csrs_2_wen_0;
  wire             io_requestor_1_customCSRs_csrs_2_wen_0 =
    io_dpath_customCSRs_csrs_2_wen_0;
  wire [63:0]      io_requestor_0_customCSRs_csrs_2_wdata_0 =
    io_dpath_customCSRs_csrs_2_wdata_0;
  wire [63:0]      io_requestor_1_customCSRs_csrs_2_wdata_0 =
    io_dpath_customCSRs_csrs_2_wdata_0;
  wire             io_requestor_0_customCSRs_csrs_3_ren_0 =
    io_dpath_customCSRs_csrs_3_ren_0;
  wire             io_requestor_1_customCSRs_csrs_3_ren_0 =
    io_dpath_customCSRs_csrs_3_ren_0;
  wire             io_requestor_0_customCSRs_csrs_3_wen_0 =
    io_dpath_customCSRs_csrs_3_wen_0;
  wire             io_requestor_1_customCSRs_csrs_3_wen_0 =
    io_dpath_customCSRs_csrs_3_wen_0;
  wire [63:0]      io_requestor_0_customCSRs_csrs_3_wdata_0 =
    io_dpath_customCSRs_csrs_3_wdata_0;
  wire [63:0]      io_requestor_1_customCSRs_csrs_3_wdata_0 =
    io_dpath_customCSRs_csrs_3_wdata_0;
  wire             clock_en;	// src/main/scala/rocket/PTW.scala:244:99
  reg  [2:0]       state;	// src/main/scala/rocket/PTW.scala:233:22
  wire             _arb_io_out_ready_T = state == 3'h0;	// src/main/scala/rocket/PTW.scala:233:22, :240:30
  wire             l2_refill_wire;	// src/main/scala/rocket/PTW.scala:234:28
  wire             arb_io_out_ready = _arb_io_out_ready_T & ~l2_refill_wire;	// src/main/scala/rocket/PTW.scala:234:28, :240:{30,43,46}
  reg              resp_valid_0;	// src/main/scala/rocket/PTW.scala:242:27
  wire             io_requestor_0_resp_valid_0 = resp_valid_0;	// src/main/scala/rocket/PTW.scala:242:27
  reg              resp_valid_1;	// src/main/scala/rocket/PTW.scala:242:27
  wire             io_requestor_1_resp_valid_0 = resp_valid_1;	// src/main/scala/rocket/PTW.scala:242:27
  assign clock_en =
    (|state) | l2_refill_wire | _arb_io_out_valid | io_dpath_sfence_valid_0
    | io_dpath_customCSRs_csrs_0_value_0[0];	// src/main/scala/rocket/PTW.scala:233:22, :234:28, :236:19, :244:{24,36,54,74,99}, src/main/scala/tile/CustomCSRs.scala:43:61
  wire             io_dpath_clock_enabled_0 = clock_en;	// src/main/scala/rocket/PTW.scala:244:99
  reg              invalidated;	// src/main/scala/rocket/PTW.scala:251:24
  reg  [1:0]       count;	// src/main/scala/rocket/PTW.scala:259:18
  reg              resp_ae_ptw;	// src/main/scala/rocket/PTW.scala:260:24
  wire             io_requestor_0_resp_bits_ae_ptw_0 = resp_ae_ptw;	// src/main/scala/rocket/PTW.scala:260:24
  wire             io_requestor_1_resp_bits_ae_ptw_0 = resp_ae_ptw;	// src/main/scala/rocket/PTW.scala:260:24
  reg              resp_ae_final;	// src/main/scala/rocket/PTW.scala:261:26
  wire             io_requestor_0_resp_bits_ae_final_0 = resp_ae_final;	// src/main/scala/rocket/PTW.scala:261:26
  wire             io_requestor_1_resp_bits_ae_final_0 = resp_ae_final;	// src/main/scala/rocket/PTW.scala:261:26
  reg              resp_pf;	// src/main/scala/rocket/PTW.scala:262:20
  wire             io_requestor_0_resp_bits_pf_0 = resp_pf;	// src/main/scala/rocket/PTW.scala:262:20
  wire             io_requestor_1_resp_bits_pf_0 = resp_pf;	// src/main/scala/rocket/PTW.scala:262:20
  reg              resp_gf;	// src/main/scala/rocket/PTW.scala:263:20
  wire             io_requestor_0_resp_bits_gf_0 = resp_gf;	// src/main/scala/rocket/PTW.scala:263:20
  wire             io_requestor_1_resp_bits_gf_0 = resp_gf;	// src/main/scala/rocket/PTW.scala:263:20
  reg              resp_hr;	// src/main/scala/rocket/PTW.scala:264:20
  wire             io_requestor_0_resp_bits_hr_0 = resp_hr;	// src/main/scala/rocket/PTW.scala:264:20
  wire             io_requestor_1_resp_bits_hr_0 = resp_hr;	// src/main/scala/rocket/PTW.scala:264:20
  reg              resp_hw;	// src/main/scala/rocket/PTW.scala:265:20
  wire             io_requestor_0_resp_bits_hw_0 = resp_hw;	// src/main/scala/rocket/PTW.scala:265:20
  wire             io_requestor_1_resp_bits_hw_0 = resp_hw;	// src/main/scala/rocket/PTW.scala:265:20
  reg              resp_hx;	// src/main/scala/rocket/PTW.scala:266:20
  wire             io_requestor_0_resp_bits_hx_0 = resp_hx;	// src/main/scala/rocket/PTW.scala:266:20
  wire             io_requestor_1_resp_bits_hx_0 = resp_hx;	// src/main/scala/rocket/PTW.scala:266:20
  reg              resp_fragmented_superpage;	// src/main/scala/rocket/PTW.scala:267:38
  wire             io_requestor_0_resp_bits_fragmented_superpage_0 =
    resp_fragmented_superpage;	// src/main/scala/rocket/PTW.scala:267:38
  wire             io_requestor_1_resp_bits_fragmented_superpage_0 =
    resp_fragmented_superpage;	// src/main/scala/rocket/PTW.scala:267:38
  reg  [28:0]      r_req_addr;	// src/main/scala/rocket/PTW.scala:270:18
  reg              r_req_need_gpa;	// src/main/scala/rocket/PTW.scala:270:18
  wire             io_requestor_0_resp_bits_gpa_valid_0 = r_req_need_gpa;	// src/main/scala/rocket/PTW.scala:270:18
  wire             io_requestor_1_resp_bits_gpa_valid_0 = r_req_need_gpa;	// src/main/scala/rocket/PTW.scala:270:18
  reg              r_req_vstage1;	// src/main/scala/rocket/PTW.scala:270:18
  reg              r_req_stage2;	// src/main/scala/rocket/PTW.scala:270:18
  reg              r_req_dest;	// src/main/scala/rocket/PTW.scala:272:23
  reg  [9:0]       r_pte_reserved_for_future;	// src/main/scala/rocket/PTW.scala:275:18
  wire [9:0]       io_requestor_0_resp_bits_pte_reserved_for_future_0 =
    r_pte_reserved_for_future;	// src/main/scala/rocket/PTW.scala:275:18
  wire [9:0]       io_requestor_1_resp_bits_pte_reserved_for_future_0 =
    r_pte_reserved_for_future;	// src/main/scala/rocket/PTW.scala:275:18
  wire [9:0]       r_pte_pte_2_reserved_for_future = r_pte_reserved_for_future;	// src/main/scala/rocket/PTW.scala:275:18, :789:26
  wire [9:0]       r_pte_pte_3_reserved_for_future = r_pte_reserved_for_future;	// src/main/scala/rocket/PTW.scala:275:18, :780:26
  wire [9:0]       r_pte_pte_4_reserved_for_future = r_pte_reserved_for_future;	// src/main/scala/rocket/PTW.scala:275:18, :789:26
  wire [9:0]       r_pte_pte_5_reserved_for_future = r_pte_reserved_for_future;	// src/main/scala/rocket/PTW.scala:275:18, :780:26
  reg  [43:0]      r_pte_ppn;	// src/main/scala/rocket/PTW.scala:275:18
  wire [43:0]      io_requestor_0_resp_bits_pte_ppn_0 = r_pte_ppn;	// src/main/scala/rocket/PTW.scala:275:18
  wire [43:0]      io_requestor_1_resp_bits_pte_ppn_0 = r_pte_ppn;	// src/main/scala/rocket/PTW.scala:275:18
  reg  [1:0]       r_pte_reserved_for_software;	// src/main/scala/rocket/PTW.scala:275:18
  wire [1:0]       io_requestor_0_resp_bits_pte_reserved_for_software_0 =
    r_pte_reserved_for_software;	// src/main/scala/rocket/PTW.scala:275:18
  wire [1:0]       io_requestor_1_resp_bits_pte_reserved_for_software_0 =
    r_pte_reserved_for_software;	// src/main/scala/rocket/PTW.scala:275:18
  wire [1:0]       r_pte_pte_2_reserved_for_software = r_pte_reserved_for_software;	// src/main/scala/rocket/PTW.scala:275:18, :789:26
  wire [1:0]       r_pte_pte_3_reserved_for_software = r_pte_reserved_for_software;	// src/main/scala/rocket/PTW.scala:275:18, :780:26
  wire [1:0]       r_pte_pte_4_reserved_for_software = r_pte_reserved_for_software;	// src/main/scala/rocket/PTW.scala:275:18, :789:26
  wire [1:0]       r_pte_pte_5_reserved_for_software = r_pte_reserved_for_software;	// src/main/scala/rocket/PTW.scala:275:18, :780:26
  reg              r_pte_d;	// src/main/scala/rocket/PTW.scala:275:18
  wire             io_requestor_0_resp_bits_pte_d_0 = r_pte_d;	// src/main/scala/rocket/PTW.scala:275:18
  wire             io_requestor_1_resp_bits_pte_d_0 = r_pte_d;	// src/main/scala/rocket/PTW.scala:275:18
  wire             r_pte_pte_2_d = r_pte_d;	// src/main/scala/rocket/PTW.scala:275:18, :789:26
  wire             r_pte_pte_3_d = r_pte_d;	// src/main/scala/rocket/PTW.scala:275:18, :780:26
  wire             r_pte_pte_4_d = r_pte_d;	// src/main/scala/rocket/PTW.scala:275:18, :789:26
  wire             r_pte_pte_5_d = r_pte_d;	// src/main/scala/rocket/PTW.scala:275:18, :780:26
  reg              r_pte_a;	// src/main/scala/rocket/PTW.scala:275:18
  wire             io_requestor_0_resp_bits_pte_a_0 = r_pte_a;	// src/main/scala/rocket/PTW.scala:275:18
  wire             io_requestor_1_resp_bits_pte_a_0 = r_pte_a;	// src/main/scala/rocket/PTW.scala:275:18
  wire             r_pte_pte_2_a = r_pte_a;	// src/main/scala/rocket/PTW.scala:275:18, :789:26
  wire             r_pte_pte_3_a = r_pte_a;	// src/main/scala/rocket/PTW.scala:275:18, :780:26
  wire             r_pte_pte_4_a = r_pte_a;	// src/main/scala/rocket/PTW.scala:275:18, :789:26
  wire             r_pte_pte_5_a = r_pte_a;	// src/main/scala/rocket/PTW.scala:275:18, :780:26
  reg              r_pte_g;	// src/main/scala/rocket/PTW.scala:275:18
  wire             io_requestor_0_resp_bits_pte_g_0 = r_pte_g;	// src/main/scala/rocket/PTW.scala:275:18
  wire             io_requestor_1_resp_bits_pte_g_0 = r_pte_g;	// src/main/scala/rocket/PTW.scala:275:18
  wire             r_pte_pte_2_g = r_pte_g;	// src/main/scala/rocket/PTW.scala:275:18, :789:26
  wire             r_pte_pte_3_g = r_pte_g;	// src/main/scala/rocket/PTW.scala:275:18, :780:26
  wire             r_pte_pte_4_g = r_pte_g;	// src/main/scala/rocket/PTW.scala:275:18, :789:26
  wire             r_pte_pte_5_g = r_pte_g;	// src/main/scala/rocket/PTW.scala:275:18, :780:26
  reg              r_pte_u;	// src/main/scala/rocket/PTW.scala:275:18
  wire             io_requestor_0_resp_bits_pte_u_0 = r_pte_u;	// src/main/scala/rocket/PTW.scala:275:18
  wire             io_requestor_1_resp_bits_pte_u_0 = r_pte_u;	// src/main/scala/rocket/PTW.scala:275:18
  wire             r_pte_pte_2_u = r_pte_u;	// src/main/scala/rocket/PTW.scala:275:18, :789:26
  wire             r_pte_pte_3_u = r_pte_u;	// src/main/scala/rocket/PTW.scala:275:18, :780:26
  wire             r_pte_pte_4_u = r_pte_u;	// src/main/scala/rocket/PTW.scala:275:18, :789:26
  wire             r_pte_pte_5_u = r_pte_u;	// src/main/scala/rocket/PTW.scala:275:18, :780:26
  reg              r_pte_x;	// src/main/scala/rocket/PTW.scala:275:18
  wire             io_requestor_0_resp_bits_pte_x_0 = r_pte_x;	// src/main/scala/rocket/PTW.scala:275:18
  wire             io_requestor_1_resp_bits_pte_x_0 = r_pte_x;	// src/main/scala/rocket/PTW.scala:275:18
  wire             r_pte_pte_2_x = r_pte_x;	// src/main/scala/rocket/PTW.scala:275:18, :789:26
  wire             r_pte_pte_3_x = r_pte_x;	// src/main/scala/rocket/PTW.scala:275:18, :780:26
  wire             r_pte_pte_4_x = r_pte_x;	// src/main/scala/rocket/PTW.scala:275:18, :789:26
  wire             r_pte_pte_5_x = r_pte_x;	// src/main/scala/rocket/PTW.scala:275:18, :780:26
  reg              r_pte_w;	// src/main/scala/rocket/PTW.scala:275:18
  wire             io_requestor_0_resp_bits_pte_w_0 = r_pte_w;	// src/main/scala/rocket/PTW.scala:275:18
  wire             io_requestor_1_resp_bits_pte_w_0 = r_pte_w;	// src/main/scala/rocket/PTW.scala:275:18
  wire             r_pte_pte_2_w = r_pte_w;	// src/main/scala/rocket/PTW.scala:275:18, :789:26
  wire             r_pte_pte_3_w = r_pte_w;	// src/main/scala/rocket/PTW.scala:275:18, :780:26
  wire             r_pte_pte_4_w = r_pte_w;	// src/main/scala/rocket/PTW.scala:275:18, :789:26
  wire             r_pte_pte_5_w = r_pte_w;	// src/main/scala/rocket/PTW.scala:275:18, :780:26
  reg              r_pte_r;	// src/main/scala/rocket/PTW.scala:275:18
  wire             io_requestor_0_resp_bits_pte_r_0 = r_pte_r;	// src/main/scala/rocket/PTW.scala:275:18
  wire             io_requestor_1_resp_bits_pte_r_0 = r_pte_r;	// src/main/scala/rocket/PTW.scala:275:18
  wire             r_pte_pte_2_r = r_pte_r;	// src/main/scala/rocket/PTW.scala:275:18, :789:26
  wire             r_pte_pte_3_r = r_pte_r;	// src/main/scala/rocket/PTW.scala:275:18, :780:26
  wire             r_pte_pte_4_r = r_pte_r;	// src/main/scala/rocket/PTW.scala:275:18, :789:26
  wire             r_pte_pte_5_r = r_pte_r;	// src/main/scala/rocket/PTW.scala:275:18, :780:26
  reg              r_pte_v;	// src/main/scala/rocket/PTW.scala:275:18
  wire             io_requestor_0_resp_bits_pte_v_0 = r_pte_v;	// src/main/scala/rocket/PTW.scala:275:18
  wire             io_requestor_1_resp_bits_pte_v_0 = r_pte_v;	// src/main/scala/rocket/PTW.scala:275:18
  wire             r_pte_pte_2_v = r_pte_v;	// src/main/scala/rocket/PTW.scala:275:18, :789:26
  wire             r_pte_pte_3_v = r_pte_v;	// src/main/scala/rocket/PTW.scala:275:18, :780:26
  wire             r_pte_pte_4_v = r_pte_v;	// src/main/scala/rocket/PTW.scala:275:18, :789:26
  wire             r_pte_pte_5_v = r_pte_v;	// src/main/scala/rocket/PTW.scala:275:18, :780:26
  reg  [3:0]       r_hgatp_mode;	// src/main/scala/rocket/PTW.scala:276:20
  reg  [15:0]      r_hgatp_asid;	// src/main/scala/rocket/PTW.scala:276:20
  reg  [43:0]      r_hgatp_ppn;	// src/main/scala/rocket/PTW.scala:276:20
  reg  [1:0]       aux_count;	// src/main/scala/rocket/PTW.scala:278:22
  reg  [9:0]       aux_pte_reserved_for_future;	// src/main/scala/rocket/PTW.scala:280:20
  wire [9:0]       merged_pte_reserved_for_future = aux_pte_reserved_for_future;	// src/main/scala/rocket/PTW.scala:280:20, :780:26
  reg  [43:0]      aux_pte_ppn;	// src/main/scala/rocket/PTW.scala:280:20
  reg  [1:0]       aux_pte_reserved_for_software;	// src/main/scala/rocket/PTW.scala:280:20
  wire [1:0]       merged_pte_reserved_for_software = aux_pte_reserved_for_software;	// src/main/scala/rocket/PTW.scala:280:20, :780:26
  reg              aux_pte_d;	// src/main/scala/rocket/PTW.scala:280:20
  wire             merged_pte_d = aux_pte_d;	// src/main/scala/rocket/PTW.scala:280:20, :780:26
  reg              aux_pte_a;	// src/main/scala/rocket/PTW.scala:280:20
  wire             merged_pte_a = aux_pte_a;	// src/main/scala/rocket/PTW.scala:280:20, :780:26
  reg              aux_pte_g;	// src/main/scala/rocket/PTW.scala:280:20
  wire             merged_pte_g = aux_pte_g;	// src/main/scala/rocket/PTW.scala:280:20, :780:26
  reg              aux_pte_u;	// src/main/scala/rocket/PTW.scala:280:20
  wire             merged_pte_u = aux_pte_u;	// src/main/scala/rocket/PTW.scala:280:20, :780:26
  reg              aux_pte_x;	// src/main/scala/rocket/PTW.scala:280:20
  wire             merged_pte_x = aux_pte_x;	// src/main/scala/rocket/PTW.scala:280:20, :780:26
  reg              aux_pte_w;	// src/main/scala/rocket/PTW.scala:280:20
  wire             merged_pte_w = aux_pte_w;	// src/main/scala/rocket/PTW.scala:280:20, :780:26
  reg              aux_pte_r;	// src/main/scala/rocket/PTW.scala:280:20
  wire             merged_pte_r = aux_pte_r;	// src/main/scala/rocket/PTW.scala:280:20, :780:26
  reg              aux_pte_v;	// src/main/scala/rocket/PTW.scala:280:20
  wire             merged_pte_v = aux_pte_v;	// src/main/scala/rocket/PTW.scala:280:20, :780:26
  reg  [11:0]      gpa_pgoff;	// src/main/scala/rocket/PTW.scala:282:22
  reg              stage2;	// src/main/scala/rocket/PTW.scala:283:19
  wire [3:0]       satp_mode =
    _arb_io_out_bits_bits_vstage1 ? io_dpath_vsatp_mode_0 : io_dpath_ptbr_mode_0;	// src/main/scala/rocket/PTW.scala:236:19, :286:17
  wire [43:0]      satp_ppn =
    _arb_io_out_bits_bits_vstage1 ? io_dpath_vsatp_ppn_0 : io_dpath_ptbr_ppn_0;	// src/main/scala/rocket/PTW.scala:236:19, :286:17
  wire [43:0]      r_pte_pte_5_ppn = satp_ppn;	// src/main/scala/rocket/PTW.scala:286:17, :780:26
  wire             do_both_stages = r_req_vstage1 & r_req_stage2;	// src/main/scala/rocket/PTW.scala:270:18, :289:38
  assign max_count = count < aux_count ? aux_count : count;	// src/main/scala/rocket/PTW.scala:259:18, :278:22, :290:25
  wire [1:0]       io_requestor_0_resp_bits_level_0 = max_count;	// src/main/scala/rocket/PTW.scala:290:25
  wire [1:0]       io_requestor_1_resp_bits_level_0 = max_count;	// src/main/scala/rocket/PTW.scala:290:25
  wire [43:0]      vpn = r_req_vstage1 & stage2 ? aux_pte_ppn : {15'h0, r_req_addr};	// src/main/scala/rocket/PTW.scala:270:18, :280:20, :283:19, :291:{16,31}
  reg              mem_resp_valid;	// src/main/scala/rocket/PTW.scala:293:31
  reg  [63:0]      mem_resp_data;	// src/main/scala/rocket/PTW.scala:294:30
  wire [9:0]       pte_reserved_for_future = tmp_reserved_for_future;	// src/main/scala/rocket/PTW.scala:305:37, :306:26
  wire [1:0]       pte_reserved_for_software = tmp_reserved_for_software;	// src/main/scala/rocket/PTW.scala:305:37, :306:26
  wire             pte_d = tmp_d;	// src/main/scala/rocket/PTW.scala:305:37, :306:26
  wire             pte_a = tmp_a;	// src/main/scala/rocket/PTW.scala:305:37, :306:26
  wire             pte_g = tmp_g;	// src/main/scala/rocket/PTW.scala:305:37, :306:26
  wire             pte_u = tmp_u;	// src/main/scala/rocket/PTW.scala:305:37, :306:26
  wire             pte_x = tmp_x;	// src/main/scala/rocket/PTW.scala:305:37, :306:26
  wire             pte_w = tmp_w;	// src/main/scala/rocket/PTW.scala:305:37, :306:26
  wire             pte_r = tmp_r;	// src/main/scala/rocket/PTW.scala:305:37, :306:26
  wire             tmp_v = mem_resp_data[0];	// src/main/scala/rocket/PTW.scala:294:30, :305:37
  assign tmp_r = mem_resp_data[1];	// src/main/scala/rocket/PTW.scala:294:30, :305:37
  assign tmp_w = mem_resp_data[2];	// src/main/scala/rocket/PTW.scala:294:30, :305:37
  assign tmp_x = mem_resp_data[3];	// src/main/scala/rocket/PTW.scala:294:30, :305:37
  assign tmp_u = mem_resp_data[4];	// src/main/scala/rocket/PTW.scala:294:30, :305:37
  assign tmp_g = mem_resp_data[5];	// src/main/scala/rocket/PTW.scala:294:30, :305:37
  assign tmp_a = mem_resp_data[6];	// src/main/scala/rocket/PTW.scala:294:30, :305:37
  assign tmp_d = mem_resp_data[7];	// src/main/scala/rocket/PTW.scala:294:30, :305:37
  assign tmp_reserved_for_software = mem_resp_data[9:8];	// src/main/scala/rocket/PTW.scala:294:30, :305:37
  wire [43:0]      tmp_ppn = mem_resp_data[53:10];	// src/main/scala/rocket/PTW.scala:294:30, :305:37
  assign tmp_reserved_for_future = mem_resp_data[63:54];	// src/main/scala/rocket/PTW.scala:294:30, :305:37
  wire [9:0]       aux_pte_pte_reserved_for_future = pte_reserved_for_future;	// src/main/scala/rocket/PTW.scala:306:26, :780:26
  wire [1:0]       aux_pte_pte_reserved_for_software = pte_reserved_for_software;	// src/main/scala/rocket/PTW.scala:306:26, :780:26
  wire             aux_pte_pte_d = pte_d;	// src/main/scala/rocket/PTW.scala:306:26, :780:26
  wire             aux_pte_pte_a = pte_a;	// src/main/scala/rocket/PTW.scala:306:26, :780:26
  wire             aux_pte_pte_g = pte_g;	// src/main/scala/rocket/PTW.scala:306:26, :780:26
  wire             aux_pte_pte_u = pte_u;	// src/main/scala/rocket/PTW.scala:306:26, :780:26
  wire             aux_pte_pte_x = pte_x;	// src/main/scala/rocket/PTW.scala:306:26, :780:26
  wire             aux_pte_pte_w = pte_w;	// src/main/scala/rocket/PTW.scala:306:26, :780:26
  wire             aux_pte_pte_r = pte_r;	// src/main/scala/rocket/PTW.scala:306:26, :780:26
  wire             aux_pte_pte_v = pte_v;	// src/main/scala/rocket/PTW.scala:306:26, :780:26
  wire [43:0]      pte_ppn =
    {15'h0, do_both_stages & ~stage2 ? tmp_ppn[28:0] : {9'h0, tmp_ppn[19:0]}};	// src/main/scala/rocket/PTW.scala:283:19, :289:38, :305:37, :306:26, :307:{13,19,35,38,54,99}
  assign pte_v =
    ~((tmp_r | tmp_w | tmp_x)
      & (~(count[1]) & (|(tmp_ppn[8:0])) | count == 2'h0 & (|(tmp_ppn[17:9])))) & tmp_v;	// src/main/scala/rocket/PTW.scala:259:18, :305:37, :306:26, :308:{17,26,36}, :311:{21,28,38,97,106,114}
  wire             _GEN = do_both_stages & ~stage2;	// src/main/scala/rocket/PTW.scala:283:19, :289:38, :307:38, :313:30
  wire             invalid_paddr = _GEN ? (|(tmp_ppn[43:29])) : (|(tmp_ppn[43:20]));	// src/main/scala/rocket/PTW.scala:305:37, :313:{14,30,51,63,81,93}
  wire             _resp_ae_ptw_T_14 = pte_reserved_for_future == 10'h0;	// src/main/scala/rocket/PTW.scala:139:92, :306:26
  wire             traverse =
    pte_v & ~pte_r & ~pte_w & ~pte_x & ~pte_d & ~pte_a & ~pte_u & _resp_ae_ptw_T_14
    & ~invalid_paddr & ~(count[1]);	// src/main/scala/rocket/PTW.scala:139:{33,36,39,42,45,48,51,54,57,60,63,66,69,92}, :259:18, :306:26, :311:21, :313:14, :316:{30,33,48,57}
  wire [10:0]      pte_addr_vpn_idxs_0 = vpn[28:18];	// src/main/scala/rocket/PTW.scala:291:16, :321:{12,48}
  wire [8:0]       pte_addr_vpn_idxs_1 = vpn[17:9];	// src/main/scala/rocket/PTW.scala:291:16, :321:{12,48}
  wire [8:0]       pte_addr_vpn_idxs_2 = vpn[8:0];	// src/main/scala/rocket/PTW.scala:291:16, :321:48
  wire [10:0]      pte_addr_mask = stage2 & ~(|count) ? 11'h7FF : 11'h1FF;	// src/main/scala/rocket/PTW.scala:259:18, :283:19, :323:{23,31,40}
  wire             _leaf_T_5 = count == 2'h1;	// src/main/scala/rocket/PTW.scala:259:18, src/main/scala/util/package.scala:33:86
  wire             _leaf_T_8 = count == 2'h2;	// src/main/scala/rocket/PTW.scala:259:18, src/main/scala/util/package.scala:33:86
  wire [10:0]      _GEN_0 = {2'h0, pte_addr_vpn_idxs_2};	// src/main/scala/rocket/PTW.scala:321:48, src/main/scala/util/package.scala:33:76
  wire [3:0][10:0] _GEN_1 =
    {{_GEN_0}, {_GEN_0}, {{2'h0, pte_addr_vpn_idxs_1}}, {pte_addr_vpn_idxs_0}};	// src/main/scala/rocket/PTW.scala:321:48, src/main/scala/util/package.scala:33:{76,86}
  wire [10:0]      pte_addr_vpn_idx = _GEN_1[count] & pte_addr_mask;	// src/main/scala/rocket/PTW.scala:259:18, :323:23, :324:36, src/main/scala/util/package.scala:33:{76,86}
  wire [55:0]      pte_addr_raw_pte_addr =
    {r_pte_ppn[43:2], {r_pte_ppn[1:0], 9'h0} | pte_addr_vpn_idx, 3'h0};	// src/main/scala/rocket/PTW.scala:275:18, :324:36, :325:{52,63}
  wire [40:0]      pte_addr = pte_addr_raw_pte_addr[40:0];	// src/main/scala/rocket/PTW.scala:325:63, :329:23
  wire [8:0]       pte_cache_addr_vpn_idxs_0 = aux_pte_ppn[26:18];	// src/main/scala/rocket/PTW.scala:280:20, :338:{24,60}
  wire [8:0]       pte_cache_addr_vpn_idxs_1 = aux_pte_ppn[17:9];	// src/main/scala/rocket/PTW.scala:280:20, :338:{24,60}
  wire             pte_cache_addr_vpn_idx_truncIdx = count[0];	// src/main/scala/rocket/PTW.scala:259:18, src/main/scala/util/package.scala:32:47
  wire             r_pte_truncIdx = count[0];	// src/main/scala/rocket/PTW.scala:259:18, src/main/scala/util/package.scala:32:47
  wire [8:0]       pte_cache_addr_vpn_idx =
    pte_cache_addr_vpn_idx_truncIdx
      ? pte_cache_addr_vpn_idxs_1
      : pte_cache_addr_vpn_idxs_0;	// src/main/scala/rocket/PTW.scala:338:60, src/main/scala/util/package.scala:32:47, :33:76
  wire [55:0]      pte_cache_addr_raw_pte_cache_addr =
    {r_pte_ppn, pte_cache_addr_vpn_idx, 3'h0};	// src/main/scala/rocket/PTW.scala:275:18, :341:54, src/main/scala/util/package.scala:33:76
  wire [40:0]      pte_cache_addr = pte_cache_addr_raw_pte_cache_addr[40:0];	// src/main/scala/rocket/PTW.scala:341:54, :342:23
  wire [8:0]       stage2_pte_cache_addr_vpn_idxs_0 = r_req_addr[26:18];	// src/main/scala/rocket/PTW.scala:270:18, :347:{19,55}
  wire [8:0]       stage2_pte_cache_addr_vpn_idxs_1 = r_req_addr[17:9];	// src/main/scala/rocket/PTW.scala:270:18, :347:{19,55}
  wire             stage2_pte_cache_addr_vpn_idx_truncIdx = aux_count[0];	// src/main/scala/rocket/PTW.scala:278:22, src/main/scala/util/package.scala:32:47
  wire             io_requestor_0_resp_bits_gpa_bits_truncIdx = aux_count[0];	// src/main/scala/rocket/PTW.scala:278:22, src/main/scala/util/package.scala:32:47
  wire             io_requestor_1_resp_bits_gpa_bits_truncIdx = aux_count[0];	// src/main/scala/rocket/PTW.scala:278:22, src/main/scala/util/package.scala:32:47
  wire [8:0]       stage2_pte_cache_addr_vpn_idx =
    stage2_pte_cache_addr_vpn_idx_truncIdx
      ? stage2_pte_cache_addr_vpn_idxs_1
      : stage2_pte_cache_addr_vpn_idxs_0;	// src/main/scala/rocket/PTW.scala:347:55, src/main/scala/util/package.scala:32:47, :33:76
  wire [55:0]      stage2_pte_cache_addr_raw_s2_pte_cache_addr =
    {aux_pte_ppn, stage2_pte_cache_addr_vpn_idx, 3'h0};	// src/main/scala/rocket/PTW.scala:280:20, :350:59, src/main/scala/util/package.scala:33:76
  wire [40:0]      stage2_pte_cache_addr =
    stage2_pte_cache_addr_raw_s2_pte_cache_addr[40:0];	// src/main/scala/rocket/PTW.scala:350:59, :351:26
  reg  [6:0]       state_reg;	// src/main/scala/util/Replacement.scala:168:70
  reg  [7:0]       valid;	// src/main/scala/rocket/PTW.scala:364:24
  reg  [41:0]      tags_0;	// src/main/scala/rocket/PTW.scala:365:19
  reg  [41:0]      tags_1;	// src/main/scala/rocket/PTW.scala:365:19
  reg  [41:0]      tags_2;	// src/main/scala/rocket/PTW.scala:365:19
  reg  [41:0]      tags_3;	// src/main/scala/rocket/PTW.scala:365:19
  reg  [41:0]      tags_4;	// src/main/scala/rocket/PTW.scala:365:19
  reg  [41:0]      tags_5;	// src/main/scala/rocket/PTW.scala:365:19
  reg  [41:0]      tags_6;	// src/main/scala/rocket/PTW.scala:365:19
  reg  [41:0]      tags_7;	// src/main/scala/rocket/PTW.scala:365:19
  reg  [19:0]      data_0;	// src/main/scala/rocket/PTW.scala:367:19
  reg  [19:0]      data_1;	// src/main/scala/rocket/PTW.scala:367:19
  reg  [19:0]      data_2;	// src/main/scala/rocket/PTW.scala:367:19
  reg  [19:0]      data_3;	// src/main/scala/rocket/PTW.scala:367:19
  reg  [19:0]      data_4;	// src/main/scala/rocket/PTW.scala:367:19
  reg  [19:0]      data_5;	// src/main/scala/rocket/PTW.scala:367:19
  reg  [19:0]      data_6;	// src/main/scala/rocket/PTW.scala:367:19
  reg  [19:0]      data_7;	// src/main/scala/rocket/PTW.scala:367:19
  wire             can_hit = ~(count[1]) & (r_req_vstage1 ? stage2 : ~r_req_stage2);	// src/main/scala/rocket/PTW.scala:259:18, :270:18, :283:19, :311:21, :316:57, :370:{35,41,65}
  wire [41:0]      tag = {r_req_vstage1, pte_cache_addr};	// src/main/scala/rocket/PTW.scala:270:18, :342:23, :376:15
  wire [1:0]       hits_lo_lo = {tags_1 == tag, tags_0 == tag};	// src/main/scala/rocket/PTW.scala:365:19, :376:15, :378:27, src/main/scala/util/package.scala:37:27
  wire [1:0]       hits_lo_hi = {tags_3 == tag, tags_2 == tag};	// src/main/scala/rocket/PTW.scala:365:19, :376:15, :378:27, src/main/scala/util/package.scala:37:27
  wire [3:0]       hits_lo = {hits_lo_hi, hits_lo_lo};	// src/main/scala/util/package.scala:37:27
  wire [1:0]       hits_hi_lo = {tags_5 == tag, tags_4 == tag};	// src/main/scala/rocket/PTW.scala:365:19, :376:15, :378:27, src/main/scala/util/package.scala:37:27
  wire [1:0]       hits_hi_hi = {tags_7 == tag, tags_6 == tag};	// src/main/scala/rocket/PTW.scala:365:19, :376:15, :378:27, src/main/scala/util/package.scala:37:27
  wire [3:0]       hits_hi = {hits_hi_hi, hits_hi_lo};	// src/main/scala/util/package.scala:37:27
  wire [7:0]       hits = {hits_hi, hits_lo} & valid;	// src/main/scala/rocket/PTW.scala:364:24, :378:43, src/main/scala/util/package.scala:37:27
  wire             pte_cache_hit = (|hits) & can_hit;	// src/main/scala/rocket/PTW.scala:370:35, :378:43, :379:{20,24}
  wire             r_left_subtree_older = state_reg[6];	// src/main/scala/util/Replacement.scala:168:70, :243:38
  wire [2:0]       r_left_subtree_state = state_reg[5:3];	// src/main/scala/util/Replacement.scala:168:70, src/main/scala/util/package.scala:155:13
  wire [2:0]       state_reg_left_subtree_state = state_reg[5:3];	// src/main/scala/util/Replacement.scala:168:70, src/main/scala/util/package.scala:155:13
  wire [2:0]       state_reg_left_subtree_state_3 = state_reg[5:3];	// src/main/scala/util/Replacement.scala:168:70, src/main/scala/util/package.scala:155:13
  wire [2:0]       r_right_subtree_state = state_reg[2:0];	// src/main/scala/util/Replacement.scala:168:70, :245:38
  wire [2:0]       state_reg_right_subtree_state = state_reg[2:0];	// src/main/scala/util/Replacement.scala:168:70, :198:38, :245:38
  wire [2:0]       state_reg_right_subtree_state_3 = state_reg[2:0];	// src/main/scala/util/Replacement.scala:168:70, :198:38, :245:38
  wire             r_left_subtree_older_1 = r_left_subtree_state[2];	// src/main/scala/util/Replacement.scala:243:38, src/main/scala/util/package.scala:155:13
  wire             r_left_subtree_state_1 = r_left_subtree_state[1];	// src/main/scala/util/package.scala:155:13
  wire             r_right_subtree_state_1 = r_left_subtree_state[0];	// src/main/scala/util/Replacement.scala:245:38, src/main/scala/util/package.scala:155:13
  wire             r_left_subtree_older_2 = r_right_subtree_state[2];	// src/main/scala/util/Replacement.scala:243:38, :245:38
  wire             r_left_subtree_state_2 = r_right_subtree_state[1];	// src/main/scala/util/Replacement.scala:245:38, src/main/scala/util/package.scala:155:13
  wire             r_right_subtree_state_2 = r_right_subtree_state[0];	// src/main/scala/util/Replacement.scala:245:38
  wire [6:0]       _r_T_11 = ~(valid[6:0]);	// src/main/scala/rocket/PTW.scala:364:24, :382:57
  wire [2:0]       r =
    (&valid)
      ? {r_left_subtree_older,
         r_left_subtree_older
           ? {r_left_subtree_older_1,
              r_left_subtree_older_1 ? r_left_subtree_state_1 : r_right_subtree_state_1}
           : {r_left_subtree_older_2,
              r_left_subtree_older_2 ? r_left_subtree_state_2 : r_right_subtree_state_2}}
      : _r_T_11[0]
          ? 3'h0
          : _r_T_11[1]
              ? 3'h1
              : _r_T_11[2]
                  ? 3'h2
                  : _r_T_11[3]
                      ? 3'h3
                      : _r_T_11[4] ? 3'h4 : _r_T_11[5] ? 3'h5 : {2'h3, ~(_r_T_11[6])};	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/chisel3/util/OneHot.scala:48:45, src/main/scala/rocket/PTW.scala:364:24, :382:{18,25,57}, src/main/scala/util/Replacement.scala:243:38, :245:38, :249:12, :250:16, src/main/scala/util/package.scala:155:13
  wire [2:0]       state_reg_touch_way_sized = r;	// src/main/scala/rocket/PTW.scala:382:18, src/main/scala/util/package.scala:155:13
  wire             state_reg_set_left_older = ~(state_reg_touch_way_sized[2]);	// src/main/scala/util/Replacement.scala:196:{33,43}, src/main/scala/util/package.scala:155:13
  wire             state_reg_set_left_older_1 = ~(state_reg_touch_way_sized[1]);	// src/main/scala/util/Replacement.scala:196:{33,43}, src/main/scala/util/package.scala:155:13
  wire             state_reg_left_subtree_state_1 = state_reg_left_subtree_state[1];	// src/main/scala/util/package.scala:155:13
  wire             state_reg_right_subtree_state_1 = state_reg_left_subtree_state[0];	// src/main/scala/util/Replacement.scala:198:38, src/main/scala/util/package.scala:155:13
  wire [1:0]       state_reg_hi =
    {state_reg_set_left_older_1,
     state_reg_set_left_older_1
       ? state_reg_left_subtree_state_1
       : ~(state_reg_touch_way_sized[0])};	// src/main/scala/util/Replacement.scala:196:33, :202:12, :203:16, :218:7, src/main/scala/util/package.scala:155:13
  wire             state_reg_set_left_older_2 = ~(state_reg_touch_way_sized[1]);	// src/main/scala/util/Replacement.scala:196:{33,43}, src/main/scala/util/package.scala:155:13
  wire             state_reg_left_subtree_state_2 = state_reg_right_subtree_state[1];	// src/main/scala/util/Replacement.scala:198:38, src/main/scala/util/package.scala:155:13
  wire             state_reg_right_subtree_state_2 = state_reg_right_subtree_state[0];	// src/main/scala/util/Replacement.scala:198:38
  wire [1:0]       state_reg_hi_1 =
    {state_reg_set_left_older_2,
     state_reg_set_left_older_2
       ? state_reg_left_subtree_state_2
       : ~(state_reg_touch_way_sized[0])};	// src/main/scala/util/Replacement.scala:196:33, :202:12, :203:16, :218:7, src/main/scala/util/package.scala:155:13
  wire [3:0]       state_reg_hi_2 =
    {state_reg_set_left_older,
     state_reg_set_left_older
       ? state_reg_left_subtree_state
       : {state_reg_hi,
          state_reg_set_left_older_1
            ? ~(state_reg_touch_way_sized[0])
            : state_reg_right_subtree_state_1}};	// src/main/scala/util/Replacement.scala:196:33, :198:38, :202:12, :203:16, :206:16, :218:7, src/main/scala/util/package.scala:155:13
  wire             _r_pte_T_4 = state == 3'h1;	// src/main/scala/rocket/PTW.scala:233:22, :389:24
  wire [3:0]       hi = hits[7:4];	// src/main/scala/chisel3/util/OneHot.scala:30:18, src/main/scala/rocket/PTW.scala:378:43
  wire [3:0]       lo = hits[3:0];	// src/main/scala/chisel3/util/OneHot.scala:31:18, src/main/scala/rocket/PTW.scala:378:43
  wire [3:0]       _GEN_2 = hi | lo;	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [1:0]       hi_1 = _GEN_2[3:2];	// src/main/scala/chisel3/util/OneHot.scala:30:18, :32:28
  wire [1:0]       lo_1 = _GEN_2[1:0];	// src/main/scala/chisel3/util/OneHot.scala:31:18, :32:28
  wire [2:0]       state_reg_touch_way_sized_1 = {|hi, |hi_1, hi_1[1] | lo_1[1]};	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:{10,14,28}, src/main/scala/util/package.scala:155:13
  wire             state_reg_set_left_older_3 = ~(state_reg_touch_way_sized_1[2]);	// src/main/scala/util/Replacement.scala:196:{33,43}, src/main/scala/util/package.scala:155:13
  wire             state_reg_set_left_older_4 = ~(state_reg_touch_way_sized_1[1]);	// src/main/scala/util/Replacement.scala:196:{33,43}, src/main/scala/util/package.scala:155:13
  wire             state_reg_left_subtree_state_4 = state_reg_left_subtree_state_3[1];	// src/main/scala/util/package.scala:155:13
  wire             state_reg_right_subtree_state_4 = state_reg_left_subtree_state_3[0];	// src/main/scala/util/Replacement.scala:198:38, src/main/scala/util/package.scala:155:13
  wire [1:0]       state_reg_hi_3 =
    {state_reg_set_left_older_4,
     state_reg_set_left_older_4
       ? state_reg_left_subtree_state_4
       : ~(state_reg_touch_way_sized_1[0])};	// src/main/scala/util/Replacement.scala:196:33, :202:12, :203:16, :218:7, src/main/scala/util/package.scala:155:13
  wire             state_reg_set_left_older_5 = ~(state_reg_touch_way_sized_1[1]);	// src/main/scala/util/Replacement.scala:196:{33,43}, src/main/scala/util/package.scala:155:13
  wire             state_reg_left_subtree_state_5 = state_reg_right_subtree_state_3[1];	// src/main/scala/util/Replacement.scala:198:38, src/main/scala/util/package.scala:155:13
  wire             state_reg_right_subtree_state_5 = state_reg_right_subtree_state_3[0];	// src/main/scala/util/Replacement.scala:198:38
  wire [1:0]       state_reg_hi_4 =
    {state_reg_set_left_older_5,
     state_reg_set_left_older_5
       ? state_reg_left_subtree_state_5
       : ~(state_reg_touch_way_sized_1[0])};	// src/main/scala/util/Replacement.scala:196:33, :202:12, :203:16, :218:7, src/main/scala/util/package.scala:155:13
  wire [3:0]       state_reg_hi_5 =
    {state_reg_set_left_older_3,
     state_reg_set_left_older_3
       ? state_reg_left_subtree_state_3
       : {state_reg_hi_3,
          state_reg_set_left_older_4
            ? ~(state_reg_touch_way_sized_1[0])
            : state_reg_right_subtree_state_4}};	// src/main/scala/util/Replacement.scala:196:33, :198:38, :202:12, :203:16, :206:16, :218:7, src/main/scala/util/package.scala:155:13
  wire [19:0]      pte_cache_data =
    (hits[0] ? data_0 : 20'h0) | (hits[1] ? data_1 : 20'h0) | (hits[2] ? data_2 : 20'h0)
    | (hits[3] ? data_3 : 20'h0) | (hits[4] ? data_4 : 20'h0) | (hits[5] ? data_5 : 20'h0)
    | (hits[6] ? data_6 : 20'h0) | (hits[7] ? data_7 : 20'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, src/main/scala/rocket/PTW.scala:367:19, :378:43
  reg  [6:0]       state_reg_1;	// src/main/scala/util/Replacement.scala:168:70
  reg  [7:0]       valid_1;	// src/main/scala/rocket/PTW.scala:364:24
  reg  [41:0]      tags_1_0;	// src/main/scala/rocket/PTW.scala:365:19
  reg  [41:0]      tags_1_1;	// src/main/scala/rocket/PTW.scala:365:19
  reg  [41:0]      tags_1_2;	// src/main/scala/rocket/PTW.scala:365:19
  reg  [41:0]      tags_1_3;	// src/main/scala/rocket/PTW.scala:365:19
  reg  [41:0]      tags_1_4;	// src/main/scala/rocket/PTW.scala:365:19
  reg  [41:0]      tags_1_5;	// src/main/scala/rocket/PTW.scala:365:19
  reg  [41:0]      tags_1_6;	// src/main/scala/rocket/PTW.scala:365:19
  reg  [41:0]      tags_1_7;	// src/main/scala/rocket/PTW.scala:365:19
  reg  [28:0]      data_1_0;	// src/main/scala/rocket/PTW.scala:367:19
  reg  [28:0]      data_1_1;	// src/main/scala/rocket/PTW.scala:367:19
  reg  [28:0]      data_1_2;	// src/main/scala/rocket/PTW.scala:367:19
  reg  [28:0]      data_1_3;	// src/main/scala/rocket/PTW.scala:367:19
  reg  [28:0]      data_1_4;	// src/main/scala/rocket/PTW.scala:367:19
  reg  [28:0]      data_1_5;	// src/main/scala/rocket/PTW.scala:367:19
  reg  [28:0]      data_1_6;	// src/main/scala/rocket/PTW.scala:367:19
  reg  [28:0]      data_1_7;	// src/main/scala/rocket/PTW.scala:367:19
  wire             can_hit_1 =
    ~(|count) & ~(aux_count[1]) & r_req_vstage1 & stage2 & ~stage2_final;	// src/main/scala/rocket/PTW.scala:259:18, :270:18, :278:22, :283:19, :284:25, :323:40, :369:{47,60,77,94,104,107}
  wire             can_refill = do_both_stages & ~stage2 & ~stage2_final;	// src/main/scala/rocket/PTW.scala:283:19, :284:25, :289:38, :307:38, :369:107, :372:{30,41}
  wire [41:0]      tag_1 = {1'h1, stage2_pte_cache_addr};	// src/main/scala/rocket/PTW.scala:351:26, :375:18
  wire [1:0]       hits_lo_lo_1 = {tags_1_1 == tag_1, tags_1_0 == tag_1};	// src/main/scala/rocket/PTW.scala:365:19, :375:18, :378:27, src/main/scala/util/package.scala:37:27
  wire [1:0]       hits_lo_hi_1 = {tags_1_3 == tag_1, tags_1_2 == tag_1};	// src/main/scala/rocket/PTW.scala:365:19, :375:18, :378:27, src/main/scala/util/package.scala:37:27
  wire [3:0]       hits_lo_1 = {hits_lo_hi_1, hits_lo_lo_1};	// src/main/scala/util/package.scala:37:27
  wire [1:0]       hits_hi_lo_1 = {tags_1_5 == tag_1, tags_1_4 == tag_1};	// src/main/scala/rocket/PTW.scala:365:19, :375:18, :378:27, src/main/scala/util/package.scala:37:27
  wire [1:0]       hits_hi_hi_1 = {tags_1_7 == tag_1, tags_1_6 == tag_1};	// src/main/scala/rocket/PTW.scala:365:19, :375:18, :378:27, src/main/scala/util/package.scala:37:27
  wire [3:0]       hits_hi_1 = {hits_hi_hi_1, hits_hi_lo_1};	// src/main/scala/util/package.scala:37:27
  wire [7:0]       hits_1 = {hits_hi_1, hits_lo_1} & valid_1;	// src/main/scala/rocket/PTW.scala:364:24, :378:43, src/main/scala/util/package.scala:37:27
  wire             stage2_pte_cache_hit = (|hits_1) & can_hit_1;	// src/main/scala/rocket/PTW.scala:369:104, :378:43, :379:{20,24}
  wire             r_left_subtree_older_3 = state_reg_1[6];	// src/main/scala/util/Replacement.scala:168:70, :243:38
  wire [2:0]       r_left_subtree_state_3 = state_reg_1[5:3];	// src/main/scala/util/Replacement.scala:168:70, src/main/scala/util/package.scala:155:13
  wire [2:0]       state_reg_left_subtree_state_6 = state_reg_1[5:3];	// src/main/scala/util/Replacement.scala:168:70, src/main/scala/util/package.scala:155:13
  wire [2:0]       state_reg_left_subtree_state_9 = state_reg_1[5:3];	// src/main/scala/util/Replacement.scala:168:70, src/main/scala/util/package.scala:155:13
  wire [2:0]       r_right_subtree_state_3 = state_reg_1[2:0];	// src/main/scala/util/Replacement.scala:168:70, :245:38
  wire [2:0]       state_reg_right_subtree_state_6 = state_reg_1[2:0];	// src/main/scala/util/Replacement.scala:168:70, :198:38, :245:38
  wire [2:0]       state_reg_right_subtree_state_9 = state_reg_1[2:0];	// src/main/scala/util/Replacement.scala:168:70, :198:38, :245:38
  wire             r_left_subtree_older_4 = r_left_subtree_state_3[2];	// src/main/scala/util/Replacement.scala:243:38, src/main/scala/util/package.scala:155:13
  wire             r_left_subtree_state_4 = r_left_subtree_state_3[1];	// src/main/scala/util/package.scala:155:13
  wire             r_right_subtree_state_4 = r_left_subtree_state_3[0];	// src/main/scala/util/Replacement.scala:245:38, src/main/scala/util/package.scala:155:13
  wire             r_left_subtree_older_5 = r_right_subtree_state_3[2];	// src/main/scala/util/Replacement.scala:243:38, :245:38
  wire             r_left_subtree_state_5 = r_right_subtree_state_3[1];	// src/main/scala/util/Replacement.scala:245:38, src/main/scala/util/package.scala:155:13
  wire             r_right_subtree_state_5 = r_right_subtree_state_3[0];	// src/main/scala/util/Replacement.scala:245:38
  wire [6:0]       _r_T_38 = ~(valid_1[6:0]);	// src/main/scala/rocket/PTW.scala:364:24, :382:57
  wire [2:0]       r_1 =
    (&valid_1)
      ? {r_left_subtree_older_3,
         r_left_subtree_older_3
           ? {r_left_subtree_older_4,
              r_left_subtree_older_4 ? r_left_subtree_state_4 : r_right_subtree_state_4}
           : {r_left_subtree_older_5,
              r_left_subtree_older_5 ? r_left_subtree_state_5 : r_right_subtree_state_5}}
      : _r_T_38[0]
          ? 3'h0
          : _r_T_38[1]
              ? 3'h1
              : _r_T_38[2]
                  ? 3'h2
                  : _r_T_38[3]
                      ? 3'h3
                      : _r_T_38[4] ? 3'h4 : _r_T_38[5] ? 3'h5 : {2'h3, ~(_r_T_38[6])};	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/chisel3/util/OneHot.scala:48:45, src/main/scala/rocket/PTW.scala:364:24, :382:{18,25,57}, src/main/scala/util/Replacement.scala:243:38, :245:38, :249:12, :250:16, src/main/scala/util/package.scala:155:13
  wire [2:0]       state_reg_touch_way_sized_2 = r_1;	// src/main/scala/rocket/PTW.scala:382:18, src/main/scala/util/package.scala:155:13
  wire             state_reg_set_left_older_6 = ~(state_reg_touch_way_sized_2[2]);	// src/main/scala/util/Replacement.scala:196:{33,43}, src/main/scala/util/package.scala:155:13
  wire             state_reg_set_left_older_7 = ~(state_reg_touch_way_sized_2[1]);	// src/main/scala/util/Replacement.scala:196:{33,43}, src/main/scala/util/package.scala:155:13
  wire             state_reg_left_subtree_state_7 = state_reg_left_subtree_state_6[1];	// src/main/scala/util/package.scala:155:13
  wire             state_reg_right_subtree_state_7 = state_reg_left_subtree_state_6[0];	// src/main/scala/util/Replacement.scala:198:38, src/main/scala/util/package.scala:155:13
  wire [1:0]       state_reg_hi_6 =
    {state_reg_set_left_older_7,
     state_reg_set_left_older_7
       ? state_reg_left_subtree_state_7
       : ~(state_reg_touch_way_sized_2[0])};	// src/main/scala/util/Replacement.scala:196:33, :202:12, :203:16, :218:7, src/main/scala/util/package.scala:155:13
  wire             state_reg_set_left_older_8 = ~(state_reg_touch_way_sized_2[1]);	// src/main/scala/util/Replacement.scala:196:{33,43}, src/main/scala/util/package.scala:155:13
  wire             state_reg_left_subtree_state_8 = state_reg_right_subtree_state_6[1];	// src/main/scala/util/Replacement.scala:198:38, src/main/scala/util/package.scala:155:13
  wire             state_reg_right_subtree_state_8 = state_reg_right_subtree_state_6[0];	// src/main/scala/util/Replacement.scala:198:38
  wire [1:0]       state_reg_hi_7 =
    {state_reg_set_left_older_8,
     state_reg_set_left_older_8
       ? state_reg_left_subtree_state_8
       : ~(state_reg_touch_way_sized_2[0])};	// src/main/scala/util/Replacement.scala:196:33, :202:12, :203:16, :218:7, src/main/scala/util/package.scala:155:13
  wire [3:0]       state_reg_hi_8 =
    {state_reg_set_left_older_6,
     state_reg_set_left_older_6
       ? state_reg_left_subtree_state_6
       : {state_reg_hi_6,
          state_reg_set_left_older_7
            ? ~(state_reg_touch_way_sized_2[0])
            : state_reg_right_subtree_state_7}};	// src/main/scala/util/Replacement.scala:196:33, :198:38, :202:12, :203:16, :206:16, :218:7, src/main/scala/util/package.scala:155:13
  wire [3:0]       hi_2 = hits_1[7:4];	// src/main/scala/chisel3/util/OneHot.scala:30:18, src/main/scala/rocket/PTW.scala:378:43
  wire [3:0]       lo_2 = hits_1[3:0];	// src/main/scala/chisel3/util/OneHot.scala:31:18, src/main/scala/rocket/PTW.scala:378:43
  wire [3:0]       _GEN_3 = hi_2 | lo_2;	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [1:0]       hi_3 = _GEN_3[3:2];	// src/main/scala/chisel3/util/OneHot.scala:30:18, :32:28
  wire [1:0]       lo_3 = _GEN_3[1:0];	// src/main/scala/chisel3/util/OneHot.scala:31:18, :32:28
  wire [2:0]       state_reg_touch_way_sized_3 = {|hi_2, |hi_3, hi_3[1] | lo_3[1]};	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:{10,14,28}, src/main/scala/util/package.scala:155:13
  wire             state_reg_set_left_older_9 = ~(state_reg_touch_way_sized_3[2]);	// src/main/scala/util/Replacement.scala:196:{33,43}, src/main/scala/util/package.scala:155:13
  wire             state_reg_set_left_older_10 = ~(state_reg_touch_way_sized_3[1]);	// src/main/scala/util/Replacement.scala:196:{33,43}, src/main/scala/util/package.scala:155:13
  wire             state_reg_left_subtree_state_10 = state_reg_left_subtree_state_9[1];	// src/main/scala/util/package.scala:155:13
  wire             state_reg_right_subtree_state_10 = state_reg_left_subtree_state_9[0];	// src/main/scala/util/Replacement.scala:198:38, src/main/scala/util/package.scala:155:13
  wire [1:0]       state_reg_hi_9 =
    {state_reg_set_left_older_10,
     state_reg_set_left_older_10
       ? state_reg_left_subtree_state_10
       : ~(state_reg_touch_way_sized_3[0])};	// src/main/scala/util/Replacement.scala:196:33, :202:12, :203:16, :218:7, src/main/scala/util/package.scala:155:13
  wire             state_reg_set_left_older_11 = ~(state_reg_touch_way_sized_3[1]);	// src/main/scala/util/Replacement.scala:196:{33,43}, src/main/scala/util/package.scala:155:13
  wire             state_reg_left_subtree_state_11 = state_reg_right_subtree_state_9[1];	// src/main/scala/util/Replacement.scala:198:38, src/main/scala/util/package.scala:155:13
  wire             state_reg_right_subtree_state_11 = state_reg_right_subtree_state_9[0];	// src/main/scala/util/Replacement.scala:198:38
  wire [1:0]       state_reg_hi_10 =
    {state_reg_set_left_older_11,
     state_reg_set_left_older_11
       ? state_reg_left_subtree_state_11
       : ~(state_reg_touch_way_sized_3[0])};	// src/main/scala/util/Replacement.scala:196:33, :202:12, :203:16, :218:7, src/main/scala/util/package.scala:155:13
  wire [3:0]       state_reg_hi_11 =
    {state_reg_set_left_older_9,
     state_reg_set_left_older_9
       ? state_reg_left_subtree_state_9
       : {state_reg_hi_9,
          state_reg_set_left_older_10
            ? ~(state_reg_touch_way_sized_3[0])
            : state_reg_right_subtree_state_10}};	// src/main/scala/util/Replacement.scala:196:33, :198:38, :202:12, :203:16, :206:16, :218:7, src/main/scala/util/package.scala:155:13
  wire [28:0]      stage2_pte_cache_data =
    (hits_1[0] ? data_1_0 : 29'h0) | (hits_1[1] ? data_1_1 : 29'h0)
    | (hits_1[2] ? data_1_2 : 29'h0) | (hits_1[3] ? data_1_3 : 29'h0)
    | (hits_1[4] ? data_1_4 : 29'h0) | (hits_1[5] ? data_1_5 : 29'h0)
    | (hits_1[6] ? data_1_6 : 29'h0) | (hits_1[7] ? data_1_7 : 29'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, src/main/scala/rocket/PTW.scala:367:19, :378:43
  reg              pte_hit;	// src/main/scala/rocket/PTW.scala:404:24
  wire             io_dpath_perf_pte_hit_0 = pte_hit & _r_pte_T_4;	// src/main/scala/rocket/PTW.scala:389:24, :404:24, :406:36
  reg              l2_refill;	// src/main/scala/rocket/PTW.scala:410:26
  assign l2_refill_wire = l2_refill;	// src/main/scala/rocket/PTW.scala:234:28, :410:26
  wire             io_mem_req_valid_0 = _r_pte_T_4 | state == 3'h3;	// src/main/scala/rocket/PTW.scala:233:22, :389:24, :527:{39,48}
  wire [42:0]      io_mem_req_bits_addr_0 = {2'h0, pte_addr};	// src/main/scala/rocket/PTW.scala:329:23, :532:24
  wire             io_mem_req_bits_dv_0 = do_both_stages & ~stage2;	// src/main/scala/rocket/PTW.scala:283:19, :289:38, :307:38, :535:40
  wire             io_mem_s1_kill_0 = state != 3'h2;	// src/main/scala/rocket/PTW.scala:233:22, :542:37
  wire [25:0]      _GEN_4 = {r_pte_ppn[43:19], ~(r_pte_ppn[18])};	// src/main/scala/diplomacy/Parameters.scala:137:31, src/main/scala/rocket/PTW.scala:275:18
  wire [31:0]      _GEN_5 = {r_pte_ppn[19:0], 12'h0};	// src/main/scala/diplomacy/Parameters.scala:137:31, src/main/scala/rocket/PTW.scala:275:18
  wire [24:0]      _GEN_6 = {r_pte_ppn[43:20], ~(r_pte_ppn[19])};	// src/main/scala/diplomacy/Parameters.scala:137:31, src/main/scala/rocket/PTW.scala:275:18
  wire             pmaPgLevelHomogeneous_0 = _GEN_4 == 26'h0 | _GEN_6 == 25'h0;	// src/main/scala/diplomacy/Parameters.scala:137:{31,41,46,59}, src/main/scala/rocket/TLBPermissions.scala:101:65
  wire             pmaPgLevelHomogeneous_1 =
    {r_pte_ppn[43:16], ~(r_pte_ppn[15:14])} == 30'h0
    | {r_pte_ppn[43:17], ~(r_pte_ppn[16])} == 28'h0
    | {r_pte_ppn[43:18], ~(r_pte_ppn[17])} == 27'h0 | _GEN_4 == 26'h0 | _GEN_6 == 25'h0;	// src/main/scala/diplomacy/Parameters.scala:137:{31,41,46,59}, src/main/scala/rocket/PTW.scala:275:18, src/main/scala/rocket/TLBPermissions.scala:101:65
  wire             _GEN_7 = (&count) | _leaf_T_8;	// src/main/scala/rocket/PTW.scala:259:18, src/main/scala/util/package.scala:33:{76,86}
  wire             pmaHomogeneous =
    _GEN_7 | (_leaf_T_5 ? pmaPgLevelHomogeneous_1 : pmaPgLevelHomogeneous_0);	// src/main/scala/rocket/TLBPermissions.scala:101:65, src/main/scala/util/package.scala:33:{76,86}
  wire             pmpHomogeneous_maskHomogeneous =
    _GEN_7
      ? io_dpath_pmp_0_mask_0[11]
      : _leaf_T_5 ? io_dpath_pmp_0_mask_0[20] : io_dpath_pmp_0_mask_0[29];	// src/main/scala/rocket/PMP.scala:97:93, src/main/scala/util/package.scala:33:{76,86}
  wire             _GEN_8 = r_pte_ppn >= {24'h0, io_dpath_pmp_0_addr_0[29:10]};	// src/main/scala/rocket/PMP.scala:107:32, src/main/scala/rocket/PTW.scala:275:18
  wire             pmpHomogeneous_beginsAfterUpper;	// src/main/scala/rocket/PMP.scala:107:28
  assign pmpHomogeneous_beginsAfterUpper = _GEN_8;	// src/main/scala/rocket/PMP.scala:107:{28,32}
  wire             pmpHomogeneous_beginsAfterLower_1;	// src/main/scala/rocket/PMP.scala:106:28
  assign pmpHomogeneous_beginsAfterLower_1 = _GEN_8;	// src/main/scala/rocket/PMP.scala:106:28, :107:32
  wire [31:0]      pmpHomogeneous_pgMask =
    _GEN_7 ? 32'hFFFFF000 : _leaf_T_5 ? 32'hFFE00000 : 32'hC0000000;	// src/main/scala/util/package.scala:33:{76,86}
  wire             pmpHomogeneous_endsBeforeUpper =
    (_GEN_5
     & pmpHomogeneous_pgMask) < ({io_dpath_pmp_0_addr_0[29:10], 12'h0}
                                 & pmpHomogeneous_pgMask);	// src/main/scala/diplomacy/Parameters.scala:137:31, src/main/scala/rocket/PMP.scala:60:48, :110:30, :111:{40,53}, src/main/scala/util/package.scala:33:76
  wire             pmpHomogeneous_maskHomogeneous_1 =
    _GEN_7
      ? io_dpath_pmp_1_mask_0[11]
      : _leaf_T_5 ? io_dpath_pmp_1_mask_0[20] : io_dpath_pmp_1_mask_0[29];	// src/main/scala/rocket/PMP.scala:97:93, src/main/scala/util/package.scala:33:{76,86}
  wire             _GEN_9 = r_pte_ppn >= {24'h0, io_dpath_pmp_1_addr_0[29:10]};	// src/main/scala/rocket/PMP.scala:107:32, src/main/scala/rocket/PTW.scala:275:18
  wire             pmpHomogeneous_beginsAfterUpper_1;	// src/main/scala/rocket/PMP.scala:107:28
  assign pmpHomogeneous_beginsAfterUpper_1 = _GEN_9;	// src/main/scala/rocket/PMP.scala:107:{28,32}
  wire             pmpHomogeneous_beginsAfterLower_2;	// src/main/scala/rocket/PMP.scala:106:28
  assign pmpHomogeneous_beginsAfterLower_2 = _GEN_9;	// src/main/scala/rocket/PMP.scala:106:28, :107:32
  wire [31:0]      pmpHomogeneous_pgMask_1 =
    _GEN_7 ? 32'hFFFFF000 : _leaf_T_5 ? 32'hFFE00000 : 32'hC0000000;	// src/main/scala/util/package.scala:33:{76,86}
  wire [31:0]      _GEN_10 = _GEN_5 & pmpHomogeneous_pgMask_1;	// src/main/scala/diplomacy/Parameters.scala:137:31, src/main/scala/rocket/PMP.scala:110:30, src/main/scala/util/package.scala:33:76
  wire             pmpHomogeneous_endsBeforeLower_1 =
    _GEN_10 < ({io_dpath_pmp_0_addr_0[29:10], 12'h0} & pmpHomogeneous_pgMask_1);	// src/main/scala/rocket/PMP.scala:60:48, :110:{30,40,58}, src/main/scala/util/package.scala:33:76
  wire             pmpHomogeneous_endsBeforeUpper_1 =
    _GEN_10 < ({io_dpath_pmp_1_addr_0[29:10], 12'h0} & pmpHomogeneous_pgMask_1);	// src/main/scala/rocket/PMP.scala:60:48, :110:30, :111:{40,53}, src/main/scala/util/package.scala:33:76
  wire             pmpHomogeneous_maskHomogeneous_2 =
    _GEN_7
      ? io_dpath_pmp_2_mask_0[11]
      : _leaf_T_5 ? io_dpath_pmp_2_mask_0[20] : io_dpath_pmp_2_mask_0[29];	// src/main/scala/rocket/PMP.scala:97:93, src/main/scala/util/package.scala:33:{76,86}
  wire             _GEN_11 = r_pte_ppn >= {24'h0, io_dpath_pmp_2_addr_0[29:10]};	// src/main/scala/rocket/PMP.scala:107:32, src/main/scala/rocket/PTW.scala:275:18
  wire             pmpHomogeneous_beginsAfterUpper_2;	// src/main/scala/rocket/PMP.scala:107:28
  assign pmpHomogeneous_beginsAfterUpper_2 = _GEN_11;	// src/main/scala/rocket/PMP.scala:107:{28,32}
  wire             pmpHomogeneous_beginsAfterLower_3;	// src/main/scala/rocket/PMP.scala:106:28
  assign pmpHomogeneous_beginsAfterLower_3 = _GEN_11;	// src/main/scala/rocket/PMP.scala:106:28, :107:32
  wire [31:0]      pmpHomogeneous_pgMask_2 =
    _GEN_7 ? 32'hFFFFF000 : _leaf_T_5 ? 32'hFFE00000 : 32'hC0000000;	// src/main/scala/util/package.scala:33:{76,86}
  wire [31:0]      _GEN_12 = _GEN_5 & pmpHomogeneous_pgMask_2;	// src/main/scala/diplomacy/Parameters.scala:137:31, src/main/scala/rocket/PMP.scala:110:30, src/main/scala/util/package.scala:33:76
  wire             pmpHomogeneous_endsBeforeLower_2 =
    _GEN_12 < ({io_dpath_pmp_1_addr_0[29:10], 12'h0} & pmpHomogeneous_pgMask_2);	// src/main/scala/rocket/PMP.scala:60:48, :110:{30,40,58}, src/main/scala/util/package.scala:33:76
  wire             pmpHomogeneous_endsBeforeUpper_2 =
    _GEN_12 < ({io_dpath_pmp_2_addr_0[29:10], 12'h0} & pmpHomogeneous_pgMask_2);	// src/main/scala/rocket/PMP.scala:60:48, :110:30, :111:{40,53}, src/main/scala/util/package.scala:33:76
  wire             pmpHomogeneous_maskHomogeneous_3 =
    _GEN_7
      ? io_dpath_pmp_3_mask_0[11]
      : _leaf_T_5 ? io_dpath_pmp_3_mask_0[20] : io_dpath_pmp_3_mask_0[29];	// src/main/scala/rocket/PMP.scala:97:93, src/main/scala/util/package.scala:33:{76,86}
  wire             _GEN_13 = r_pte_ppn >= {24'h0, io_dpath_pmp_3_addr_0[29:10]};	// src/main/scala/rocket/PMP.scala:107:32, src/main/scala/rocket/PTW.scala:275:18
  wire             pmpHomogeneous_beginsAfterUpper_3;	// src/main/scala/rocket/PMP.scala:107:28
  assign pmpHomogeneous_beginsAfterUpper_3 = _GEN_13;	// src/main/scala/rocket/PMP.scala:107:{28,32}
  wire             pmpHomogeneous_beginsAfterLower_4;	// src/main/scala/rocket/PMP.scala:106:28
  assign pmpHomogeneous_beginsAfterLower_4 = _GEN_13;	// src/main/scala/rocket/PMP.scala:106:28, :107:32
  wire [31:0]      pmpHomogeneous_pgMask_3 =
    _GEN_7 ? 32'hFFFFF000 : _leaf_T_5 ? 32'hFFE00000 : 32'hC0000000;	// src/main/scala/util/package.scala:33:{76,86}
  wire [31:0]      _GEN_14 = _GEN_5 & pmpHomogeneous_pgMask_3;	// src/main/scala/diplomacy/Parameters.scala:137:31, src/main/scala/rocket/PMP.scala:110:30, src/main/scala/util/package.scala:33:76
  wire             pmpHomogeneous_endsBeforeLower_3 =
    _GEN_14 < ({io_dpath_pmp_2_addr_0[29:10], 12'h0} & pmpHomogeneous_pgMask_3);	// src/main/scala/rocket/PMP.scala:60:48, :110:{30,40,58}, src/main/scala/util/package.scala:33:76
  wire             pmpHomogeneous_endsBeforeUpper_3 =
    _GEN_14 < ({io_dpath_pmp_3_addr_0[29:10], 12'h0} & pmpHomogeneous_pgMask_3);	// src/main/scala/rocket/PMP.scala:60:48, :110:30, :111:{40,53}, src/main/scala/util/package.scala:33:76
  wire             pmpHomogeneous_maskHomogeneous_4 =
    _GEN_7
      ? io_dpath_pmp_4_mask_0[11]
      : _leaf_T_5 ? io_dpath_pmp_4_mask_0[20] : io_dpath_pmp_4_mask_0[29];	// src/main/scala/rocket/PMP.scala:97:93, src/main/scala/util/package.scala:33:{76,86}
  wire             _GEN_15 = r_pte_ppn >= {24'h0, io_dpath_pmp_4_addr_0[29:10]};	// src/main/scala/rocket/PMP.scala:107:32, src/main/scala/rocket/PTW.scala:275:18
  wire             pmpHomogeneous_beginsAfterUpper_4;	// src/main/scala/rocket/PMP.scala:107:28
  assign pmpHomogeneous_beginsAfterUpper_4 = _GEN_15;	// src/main/scala/rocket/PMP.scala:107:{28,32}
  wire             pmpHomogeneous_beginsAfterLower_5;	// src/main/scala/rocket/PMP.scala:106:28
  assign pmpHomogeneous_beginsAfterLower_5 = _GEN_15;	// src/main/scala/rocket/PMP.scala:106:28, :107:32
  wire [31:0]      pmpHomogeneous_pgMask_4 =
    _GEN_7 ? 32'hFFFFF000 : _leaf_T_5 ? 32'hFFE00000 : 32'hC0000000;	// src/main/scala/util/package.scala:33:{76,86}
  wire [31:0]      _GEN_16 = _GEN_5 & pmpHomogeneous_pgMask_4;	// src/main/scala/diplomacy/Parameters.scala:137:31, src/main/scala/rocket/PMP.scala:110:30, src/main/scala/util/package.scala:33:76
  wire             pmpHomogeneous_endsBeforeLower_4 =
    _GEN_16 < ({io_dpath_pmp_3_addr_0[29:10], 12'h0} & pmpHomogeneous_pgMask_4);	// src/main/scala/rocket/PMP.scala:60:48, :110:{30,40,58}, src/main/scala/util/package.scala:33:76
  wire             pmpHomogeneous_endsBeforeUpper_4 =
    _GEN_16 < ({io_dpath_pmp_4_addr_0[29:10], 12'h0} & pmpHomogeneous_pgMask_4);	// src/main/scala/rocket/PMP.scala:60:48, :110:30, :111:{40,53}, src/main/scala/util/package.scala:33:76
  wire             pmpHomogeneous_maskHomogeneous_5 =
    _GEN_7
      ? io_dpath_pmp_5_mask_0[11]
      : _leaf_T_5 ? io_dpath_pmp_5_mask_0[20] : io_dpath_pmp_5_mask_0[29];	// src/main/scala/rocket/PMP.scala:97:93, src/main/scala/util/package.scala:33:{76,86}
  wire             _GEN_17 = r_pte_ppn >= {24'h0, io_dpath_pmp_5_addr_0[29:10]};	// src/main/scala/rocket/PMP.scala:107:32, src/main/scala/rocket/PTW.scala:275:18
  wire             pmpHomogeneous_beginsAfterUpper_5;	// src/main/scala/rocket/PMP.scala:107:28
  assign pmpHomogeneous_beginsAfterUpper_5 = _GEN_17;	// src/main/scala/rocket/PMP.scala:107:{28,32}
  wire             pmpHomogeneous_beginsAfterLower_6;	// src/main/scala/rocket/PMP.scala:106:28
  assign pmpHomogeneous_beginsAfterLower_6 = _GEN_17;	// src/main/scala/rocket/PMP.scala:106:28, :107:32
  wire [31:0]      pmpHomogeneous_pgMask_5 =
    _GEN_7 ? 32'hFFFFF000 : _leaf_T_5 ? 32'hFFE00000 : 32'hC0000000;	// src/main/scala/util/package.scala:33:{76,86}
  wire [31:0]      _GEN_18 = _GEN_5 & pmpHomogeneous_pgMask_5;	// src/main/scala/diplomacy/Parameters.scala:137:31, src/main/scala/rocket/PMP.scala:110:30, src/main/scala/util/package.scala:33:76
  wire             pmpHomogeneous_endsBeforeLower_5 =
    _GEN_18 < ({io_dpath_pmp_4_addr_0[29:10], 12'h0} & pmpHomogeneous_pgMask_5);	// src/main/scala/rocket/PMP.scala:60:48, :110:{30,40,58}, src/main/scala/util/package.scala:33:76
  wire             pmpHomogeneous_endsBeforeUpper_5 =
    _GEN_18 < ({io_dpath_pmp_5_addr_0[29:10], 12'h0} & pmpHomogeneous_pgMask_5);	// src/main/scala/rocket/PMP.scala:60:48, :110:30, :111:{40,53}, src/main/scala/util/package.scala:33:76
  wire             pmpHomogeneous_maskHomogeneous_6 =
    _GEN_7
      ? io_dpath_pmp_6_mask_0[11]
      : _leaf_T_5 ? io_dpath_pmp_6_mask_0[20] : io_dpath_pmp_6_mask_0[29];	// src/main/scala/rocket/PMP.scala:97:93, src/main/scala/util/package.scala:33:{76,86}
  wire             _GEN_19 = r_pte_ppn >= {24'h0, io_dpath_pmp_6_addr_0[29:10]};	// src/main/scala/rocket/PMP.scala:107:32, src/main/scala/rocket/PTW.scala:275:18
  wire             pmpHomogeneous_beginsAfterUpper_6;	// src/main/scala/rocket/PMP.scala:107:28
  assign pmpHomogeneous_beginsAfterUpper_6 = _GEN_19;	// src/main/scala/rocket/PMP.scala:107:{28,32}
  wire             pmpHomogeneous_beginsAfterLower_7;	// src/main/scala/rocket/PMP.scala:106:28
  assign pmpHomogeneous_beginsAfterLower_7 = _GEN_19;	// src/main/scala/rocket/PMP.scala:106:28, :107:32
  wire [31:0]      pmpHomogeneous_pgMask_6 =
    _GEN_7 ? 32'hFFFFF000 : _leaf_T_5 ? 32'hFFE00000 : 32'hC0000000;	// src/main/scala/util/package.scala:33:{76,86}
  wire [31:0]      _GEN_20 = _GEN_5 & pmpHomogeneous_pgMask_6;	// src/main/scala/diplomacy/Parameters.scala:137:31, src/main/scala/rocket/PMP.scala:110:30, src/main/scala/util/package.scala:33:76
  wire             pmpHomogeneous_endsBeforeLower_6 =
    _GEN_20 < ({io_dpath_pmp_5_addr_0[29:10], 12'h0} & pmpHomogeneous_pgMask_6);	// src/main/scala/rocket/PMP.scala:60:48, :110:{30,40,58}, src/main/scala/util/package.scala:33:76
  wire             pmpHomogeneous_endsBeforeUpper_6 =
    _GEN_20 < ({io_dpath_pmp_6_addr_0[29:10], 12'h0} & pmpHomogeneous_pgMask_6);	// src/main/scala/rocket/PMP.scala:60:48, :110:30, :111:{40,53}, src/main/scala/util/package.scala:33:76
  wire             pmpHomogeneous_maskHomogeneous_7 =
    _GEN_7
      ? io_dpath_pmp_7_mask_0[11]
      : _leaf_T_5 ? io_dpath_pmp_7_mask_0[20] : io_dpath_pmp_7_mask_0[29];	// src/main/scala/rocket/PMP.scala:97:93, src/main/scala/util/package.scala:33:{76,86}
  wire             pmpHomogeneous_beginsAfterUpper_7 =
    r_pte_ppn >= {24'h0, io_dpath_pmp_7_addr_0[29:10]};	// src/main/scala/rocket/PMP.scala:107:{28,32}, src/main/scala/rocket/PTW.scala:275:18
  wire [31:0]      pmpHomogeneous_pgMask_7 =
    _GEN_7 ? 32'hFFFFF000 : _leaf_T_5 ? 32'hFFE00000 : 32'hC0000000;	// src/main/scala/util/package.scala:33:{76,86}
  wire [31:0]      _GEN_21 = _GEN_5 & pmpHomogeneous_pgMask_7;	// src/main/scala/diplomacy/Parameters.scala:137:31, src/main/scala/rocket/PMP.scala:110:30, src/main/scala/util/package.scala:33:76
  wire             pmpHomogeneous_endsBeforeLower_7 =
    _GEN_21 < ({io_dpath_pmp_6_addr_0[29:10], 12'h0} & pmpHomogeneous_pgMask_7);	// src/main/scala/rocket/PMP.scala:60:48, :110:{30,40,58}, src/main/scala/util/package.scala:33:76
  wire             pmpHomogeneous_endsBeforeUpper_7 =
    _GEN_21 < ({io_dpath_pmp_7_addr_0[29:10], 12'h0} & pmpHomogeneous_pgMask_7);	// src/main/scala/rocket/PMP.scala:60:48, :110:30, :111:{40,53}, src/main/scala/util/package.scala:33:76
  wire             pmpHomogeneous =
    (io_dpath_pmp_0_cfg_a_0[1]
       ? pmpHomogeneous_maskHomogeneous
         | (_GEN_7
              ? (|{r_pte_ppn[43:20], r_pte_ppn[19:0] ^ io_dpath_pmp_0_addr_0[29:10]})
              : _leaf_T_5
                  ? (|{r_pte_ppn[43:20], r_pte_ppn[19:9] ^ io_dpath_pmp_0_addr_0[29:19]})
                  : (|{r_pte_ppn[43:20],
                       r_pte_ppn[19:18] ^ io_dpath_pmp_0_addr_0[29:28]}))
       : ~(io_dpath_pmp_0_cfg_a_0[0]) | pmpHomogeneous_beginsAfterUpper
         | pmpHomogeneous_endsBeforeUpper)
    & (io_dpath_pmp_1_cfg_a_0[1]
         ? pmpHomogeneous_maskHomogeneous_1
           | (_GEN_7
                ? (|{r_pte_ppn[43:20], r_pte_ppn[19:0] ^ io_dpath_pmp_1_addr_0[29:10]})
                : _leaf_T_5
                    ? (|{r_pte_ppn[43:20],
                         r_pte_ppn[19:9] ^ io_dpath_pmp_1_addr_0[29:19]})
                    : (|{r_pte_ppn[43:20],
                         r_pte_ppn[19:18] ^ io_dpath_pmp_1_addr_0[29:28]}))
         : ~(io_dpath_pmp_1_cfg_a_0[0]) | pmpHomogeneous_endsBeforeLower_1
           | pmpHomogeneous_beginsAfterUpper_1 | pmpHomogeneous_beginsAfterLower_1
           & pmpHomogeneous_endsBeforeUpper_1)
    & (io_dpath_pmp_2_cfg_a_0[1]
         ? pmpHomogeneous_maskHomogeneous_2
           | (_GEN_7
                ? (|{r_pte_ppn[43:20], r_pte_ppn[19:0] ^ io_dpath_pmp_2_addr_0[29:10]})
                : _leaf_T_5
                    ? (|{r_pte_ppn[43:20],
                         r_pte_ppn[19:9] ^ io_dpath_pmp_2_addr_0[29:19]})
                    : (|{r_pte_ppn[43:20],
                         r_pte_ppn[19:18] ^ io_dpath_pmp_2_addr_0[29:28]}))
         : ~(io_dpath_pmp_2_cfg_a_0[0]) | pmpHomogeneous_endsBeforeLower_2
           | pmpHomogeneous_beginsAfterUpper_2 | pmpHomogeneous_beginsAfterLower_2
           & pmpHomogeneous_endsBeforeUpper_2)
    & (io_dpath_pmp_3_cfg_a_0[1]
         ? pmpHomogeneous_maskHomogeneous_3
           | (_GEN_7
                ? (|{r_pte_ppn[43:20], r_pte_ppn[19:0] ^ io_dpath_pmp_3_addr_0[29:10]})
                : _leaf_T_5
                    ? (|{r_pte_ppn[43:20],
                         r_pte_ppn[19:9] ^ io_dpath_pmp_3_addr_0[29:19]})
                    : (|{r_pte_ppn[43:20],
                         r_pte_ppn[19:18] ^ io_dpath_pmp_3_addr_0[29:28]}))
         : ~(io_dpath_pmp_3_cfg_a_0[0]) | pmpHomogeneous_endsBeforeLower_3
           | pmpHomogeneous_beginsAfterUpper_3 | pmpHomogeneous_beginsAfterLower_3
           & pmpHomogeneous_endsBeforeUpper_3)
    & (io_dpath_pmp_4_cfg_a_0[1]
         ? pmpHomogeneous_maskHomogeneous_4
           | (_GEN_7
                ? (|{r_pte_ppn[43:20], r_pte_ppn[19:0] ^ io_dpath_pmp_4_addr_0[29:10]})
                : _leaf_T_5
                    ? (|{r_pte_ppn[43:20],
                         r_pte_ppn[19:9] ^ io_dpath_pmp_4_addr_0[29:19]})
                    : (|{r_pte_ppn[43:20],
                         r_pte_ppn[19:18] ^ io_dpath_pmp_4_addr_0[29:28]}))
         : ~(io_dpath_pmp_4_cfg_a_0[0]) | pmpHomogeneous_endsBeforeLower_4
           | pmpHomogeneous_beginsAfterUpper_4 | pmpHomogeneous_beginsAfterLower_4
           & pmpHomogeneous_endsBeforeUpper_4)
    & (io_dpath_pmp_5_cfg_a_0[1]
         ? pmpHomogeneous_maskHomogeneous_5
           | (_GEN_7
                ? (|{r_pte_ppn[43:20], r_pte_ppn[19:0] ^ io_dpath_pmp_5_addr_0[29:10]})
                : _leaf_T_5
                    ? (|{r_pte_ppn[43:20],
                         r_pte_ppn[19:9] ^ io_dpath_pmp_5_addr_0[29:19]})
                    : (|{r_pte_ppn[43:20],
                         r_pte_ppn[19:18] ^ io_dpath_pmp_5_addr_0[29:28]}))
         : ~(io_dpath_pmp_5_cfg_a_0[0]) | pmpHomogeneous_endsBeforeLower_5
           | pmpHomogeneous_beginsAfterUpper_5 | pmpHomogeneous_beginsAfterLower_5
           & pmpHomogeneous_endsBeforeUpper_5)
    & (io_dpath_pmp_6_cfg_a_0[1]
         ? pmpHomogeneous_maskHomogeneous_6
           | (_GEN_7
                ? (|{r_pte_ppn[43:20], r_pte_ppn[19:0] ^ io_dpath_pmp_6_addr_0[29:10]})
                : _leaf_T_5
                    ? (|{r_pte_ppn[43:20],
                         r_pte_ppn[19:9] ^ io_dpath_pmp_6_addr_0[29:19]})
                    : (|{r_pte_ppn[43:20],
                         r_pte_ppn[19:18] ^ io_dpath_pmp_6_addr_0[29:28]}))
         : ~(io_dpath_pmp_6_cfg_a_0[0]) | pmpHomogeneous_endsBeforeLower_6
           | pmpHomogeneous_beginsAfterUpper_6 | pmpHomogeneous_beginsAfterLower_6
           & pmpHomogeneous_endsBeforeUpper_6)
    & (io_dpath_pmp_7_cfg_a_0[1]
         ? pmpHomogeneous_maskHomogeneous_7
           | (_GEN_7
                ? (|{r_pte_ppn[43:20], r_pte_ppn[19:0] ^ io_dpath_pmp_7_addr_0[29:10]})
                : _leaf_T_5
                    ? (|{r_pte_ppn[43:20],
                         r_pte_ppn[19:9] ^ io_dpath_pmp_7_addr_0[29:19]})
                    : (|{r_pte_ppn[43:20],
                         r_pte_ppn[19:18] ^ io_dpath_pmp_7_addr_0[29:28]}))
         : ~(io_dpath_pmp_7_cfg_a_0[0]) | pmpHomogeneous_endsBeforeLower_7
           | pmpHomogeneous_beginsAfterUpper_7 | pmpHomogeneous_beginsAfterLower_7
           & pmpHomogeneous_endsBeforeUpper_7);	// src/main/scala/diplomacy/Parameters.scala:137:31, src/main/scala/rocket/PMP.scala:45:20, :46:26, :60:48, :98:{21,53,66,78}, :106:28, :107:28, :110:40, :111:40, :113:{21,41,62}, :118:{8,45,58}, :138:10, src/main/scala/rocket/PTW.scala:275:18, src/main/scala/util/package.scala:33:{76,86}
  wire             homogeneous = pmaHomogeneous & pmpHomogeneous;	// src/main/scala/rocket/PMP.scala:138:10, src/main/scala/rocket/PTW.scala:560:36, src/main/scala/util/package.scala:33:76
  wire             _l2_refill_T_7 = aux_count == 2'h2;	// src/main/scala/rocket/PTW.scala:278:22, :577:60
  wire [28:0]      _GEN_22 = {aux_pte_ppn[28:9], r_req_addr[8:0]};	// src/main/scala/rocket/PTW.scala:270:18, :280:20, :355:{44,79}
  wire [28:0]      _GEN_23 = {aux_pte_ppn[28:18], r_req_addr[17:0]};	// src/main/scala/rocket/PTW.scala:270:18, :280:20, :355:{44,79}
  wire [40:0]      io_requestor_0_resp_bits_gpa_bits_0 =
    {~stage2_final | ~r_req_vstage1 | _l2_refill_T_7
       ? aux_pte_ppn[28:0]
       : io_requestor_0_resp_bits_gpa_bits_truncIdx ? _GEN_22 : _GEN_23,
     gpa_pgoff};	// src/main/scala/rocket/PTW.scala:270:18, :280:20, :282:22, :284:25, :355:44, :369:107, :576:40, :577:{14,29,32,47,60}, src/main/scala/util/package.scala:32:47, :33:76
  wire [40:0]      io_requestor_1_resp_bits_gpa_bits_0 =
    {~stage2_final | ~r_req_vstage1 | _l2_refill_T_7
       ? aux_pte_ppn[28:0]
       : io_requestor_1_resp_bits_gpa_bits_truncIdx ? _GEN_22 : _GEN_23,
     gpa_pgoff};	// src/main/scala/rocket/PTW.scala:270:18, :280:20, :282:22, :284:25, :355:44, :369:107, :576:40, :577:{14,29,32,47,60}, src/main/scala/util/package.scala:32:47, :33:76
  wire             _GEN_24 = arb_io_out_ready & _arb_io_out_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rocket/PTW.scala:236:19, :240:43
  wire             _GEN_25 = _arb_io_out_ready_T & _GEN_24;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rocket/PTW.scala:240:30, :596:30
  wire [43:0]      aux_ppn =
    _arb_io_out_bits_bits_vstage1
      ? io_dpath_vsatp_ppn_0
      : {15'h0, _arb_io_out_bits_bits_addr};	// src/main/scala/rocket/PTW.scala:236:19, :600:38
  wire             _GEN_26 = state == 3'h2;	// src/main/scala/rocket/PTW.scala:233:22, :594:18
  wire             _GEN_27 = state == 3'h4;	// src/main/scala/rocket/PTW.scala:233:22, :594:18
  wire             _GEN_28 = _r_pte_T_4 | _GEN_26;	// src/main/scala/rocket/PTW.scala:389:24, :405:26, :594:18
  wire             _GEN_29 = _arb_io_out_ready_T | _GEN_28;	// src/main/scala/rocket/PTW.scala:240:30, :405:26, :594:18
  wire             io_dpath_perf_pte_miss_0 = ~_GEN_29 & _GEN_27 & ~(count[1]);	// src/main/scala/rocket/PTW.scala:259:18, :311:21, :316:57, :405:26, :594:18, :649:30
  wire [7:0][2:0]  _GEN_30 =
    {{3'h0},
     {state},
     {state},
     {io_mem_s2_xcpt_ae_ld_0 ? 3'h0 : 3'h5},
     {state},
     {3'h4},
     {stage2_pte_cache_hit | pte_cache_hit ? state : io_mem_req_ready_0 ? 3'h2 : 3'h1},
     {_GEN_24 ? {2'h0, _arb_io_out_bits_valid} : state}};	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rocket/PTW.scala:233:22, :236:19, :240:30, :379:24, :389:24, :590:31, :594:18, :596:30, :604:{20,26}, :630:35, :636:34, :640:{20,26}, :645:18, :648:18, :650:35, :652:20, :657:18
  wire [1:0]       _merged_pte_superpage_mask_T = stage2_final ? max_count : 2'h2;	// src/main/scala/rocket/PTW.scala:284:25, :290:25, :671:45
  wire [43:0]      merged_pte_superpage_mask =
    (&_merged_pte_superpage_mask_T) | _merged_pte_superpage_mask_T == 2'h2
      ? 44'hFFFFFFFFFFF
      : _merged_pte_superpage_mask_T == 2'h1 ? 44'hFFFFFFFFE00 : 44'hFFFFFFC0000;	// src/main/scala/rocket/PTW.scala:671:45, src/main/scala/util/package.scala:33:{76,86}
  wire [43:0]      merged_pte_stage1_ppns_0 = {pte_ppn[43:18], aux_pte_ppn[17:0]};	// src/main/scala/rocket/PTW.scala:280:20, :306:26, :672:{56,64,125}
  wire [43:0]      merged_pte_stage1_ppns_1 = {pte_ppn[43:9], aux_pte_ppn[8:0]};	// src/main/scala/rocket/PTW.scala:280:20, :306:26, :672:{56,64,125}
  wire [43:0]      merged_pte_stage1_ppn =
    _GEN_7 ? pte_ppn : _leaf_T_5 ? merged_pte_stage1_ppns_1 : merged_pte_stage1_ppns_0;	// src/main/scala/rocket/PTW.scala:306:26, :672:56, src/main/scala/util/package.scala:33:{76,86}
  wire [43:0]      merged_pte_ppn = merged_pte_stage1_ppn & merged_pte_superpage_mask;	// src/main/scala/rocket/PTW.scala:674:24, :780:26, src/main/scala/util/package.scala:33:76
  wire             _r_pte_T_3 = _r_pte_T_4 & stage2_pte_cache_hit;	// src/main/scala/rocket/PTW.scala:379:24, :389:24, :681:25
  wire [1:0]       r_pte_idxs_0 = stage2_pte_cache_data[28:27];	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/rocket/PTW.scala:787:58
  wire [1:0]       r_pte_lsbs = r_pte_idxs_0;	// src/main/scala/rocket/PTW.scala:787:58, :788:27
  wire [43:0]      r_pte_pte_ppn = {r_hgatp_ppn[43:2], r_pte_lsbs};	// src/main/scala/rocket/PTW.scala:276:20, :788:27, :789:26, :790:{19,30}
  wire             _r_pte_T_5 = _r_pte_T_4 & pte_cache_hit;	// src/main/scala/rocket/PTW.scala:379:24, :389:24, :683:25
  wire [43:0]      r_pte_pte_1_ppn = {24'h0, pte_cache_data};	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/rocket/PTW.scala:780:26, :781:13
  wire [16:0]      r_pte_idxs_0_1 = pte_ppn[43:27];	// src/main/scala/rocket/PTW.scala:306:26, :787:58
  wire [1:0]       r_pte_lsbs_1 = r_pte_idxs_0_1[1:0];	// src/main/scala/rocket/PTW.scala:787:58, :788:27
  wire [43:0]      r_pte_pte_2_ppn = {r_hgatp_ppn[43:2], r_pte_lsbs_1};	// src/main/scala/rocket/PTW.scala:276:20, :788:27, :789:26, :790:{19,30}
  wire             _r_pte_T_8 = ~traverse & r_req_vstage1 & stage2;	// src/main/scala/rocket/PTW.scala:270:18, :283:19, :316:48, :687:{29,39,56}
  wire             _r_pte_T_14 = (&state) & ~homogeneous & count != 2'h2;	// src/main/scala/rocket/PTW.scala:233:22, :259:18, :560:36, :689:{15,40,43,56,65}
  wire [43:0]      r_pte_pte_3_ppn =
    r_pte_truncIdx
      ? {r_pte_ppn[43:9], r_req_addr[8:0]}
      : {r_pte_ppn[43:18], r_req_addr[17:0]};	// src/main/scala/rocket/PTW.scala:270:18, :275:18, :355:{44,49,79}, :780:26, src/main/scala/util/package.scala:32:47, :33:76
  wire             _r_pte_T_23 = arb_io_out_ready & _arb_io_out_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rocket/PTW.scala:236:19, :240:43
  wire [16:0]      r_pte_idxs_0_2 = io_dpath_vsatp_ppn_0[43:27];	// src/main/scala/rocket/PTW.scala:787:58
  wire [1:0]       r_pte_lsbs_2 = r_pte_idxs_0_2[1:0];	// src/main/scala/rocket/PTW.scala:787:58, :788:27
  wire [43:0]      r_pte_pte_4_ppn = {io_dpath_hgatp_ppn_0[43:2], r_pte_lsbs_2};	// src/main/scala/rocket/PTW.scala:788:27, :789:26, :790:{19,30}
  wire             do_switch;	// src/main/scala/rocket/PTW.scala:592:30
  wire             _GEN_31 = _r_pte_T_3 | _r_pte_T_5;	// src/main/scala/rocket/PTW.scala:681:{8,25}, :683:{8,25}
  wire             gf =
    stage2 & ~stage2_final & ~(pte_v & (pte_r | pte_x & ~pte_w) & pte_a & pte_r & pte_u);	// src/main/scala/rocket/PTW.scala:139:42, :141:{32,38,44,52}, :143:33, :149:35, :283:19, :284:25, :306:26, :369:107, :707:{23,40,43}
  wire             ae = pte_v & invalid_paddr;	// src/main/scala/rocket/PTW.scala:306:26, :313:14, :708:22
  wire             pf = pte_v & (|pte_reserved_for_future);	// src/main/scala/rocket/PTW.scala:306:26, :709:{22,49}
  wire             success = pte_v & ~ae & ~pf & ~gf;	// src/main/scala/rocket/PTW.scala:306:26, :707:40, :708:22, :709:22, :710:{27,30,34,37,41,44}
  wire             _GEN_32 = do_both_stages & ~stage2_final & success;	// src/main/scala/rocket/PTW.scala:284:25, :289:38, :369:107, :710:41, :712:{28,45}
  assign do_switch = mem_resp_valid & (traverse ? _GEN : _GEN_32 & ~stage2);	// src/main/scala/rocket/PTW.scala:283:19, :293:31, :313:30, :316:48, :592:30, :700:25, :703:21, :704:40, :712:{28,45,57}, :713:23, :718:21
  wire             _GEN_33 = traverse | _GEN_32;	// src/main/scala/rocket/PTW.scala:316:48, :410:26, :703:21, :712:{28,45,57}, :722:19
  wire             _GEN_34 = _leaf_T_8 & (~do_both_stages | _l2_refill_T_7);	// src/main/scala/rocket/PTW.scala:289:38, :577:60, :727:{67,71,87}, src/main/scala/util/package.scala:33:86
  `ifndef SYNTHESIS	// src/main/scala/rocket/PTW.scala:622:15
    always @(posedge clock) begin	// src/main/scala/rocket/PTW.scala:622:15
      if (_GEN_25 & ~reset
          & ~(~_arb_io_out_bits_bits_need_gpa | _arb_io_out_bits_bits_stage2)) begin	// src/main/scala/rocket/PTW.scala:236:19, :596:30, :622:{15,16,47}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/rocket/PTW.scala:622:15
          $error("Assertion failed\n    at PTW.scala:622 assert(!arb.io.out.bits.bits.need_gpa || arb.io.out.bits.bits.stage2)\n");	// src/main/scala/rocket/PTW.scala:622:15
        if (`STOP_COND_)	// src/main/scala/rocket/PTW.scala:622:15
          $fatal;	// src/main/scala/rocket/PTW.scala:622:15
      end
      if (mem_resp_valid & ~reset & state != 3'h5) begin	// src/main/scala/rocket/PTW.scala:233:22, :293:31, :622:15, :701:{11,18}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/rocket/PTW.scala:701:11
          $error("Assertion failed\n    at PTW.scala:701 assert(state === s_wait3)\n");	// src/main/scala/rocket/PTW.scala:701:11
        if (`STOP_COND_)	// src/main/scala/rocket/PTW.scala:701:11
          $fatal;	// src/main/scala/rocket/PTW.scala:701:11
      end
      if (io_mem_s2_nack_0 & ~reset & ~_GEN_27) begin	// src/main/scala/rocket/PTW.scala:594:18, :622:15, :745:11
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/rocket/PTW.scala:745:11
          $error("Assertion failed\n    at PTW.scala:745 assert(state === s_wait2)\n");	// src/main/scala/rocket/PTW.scala:745:11
        if (`STOP_COND_)	// src/main/scala/rocket/PTW.scala:745:11
          $fatal;	// src/main/scala/rocket/PTW.scala:745:11
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire [2:0]       next_state =
    io_mem_s2_nack_0
      ? 3'h1
      : mem_resp_valid ? (_GEN_33 ? 3'h1 : {3{~_GEN_34}}) : _GEN_30[state];	// src/main/scala/rocket/PTW.scala:233:22, :240:30, :293:31, :389:24, :410:26, :590:31, :594:18, :596:30, :630:35, :645:18, :650:35, :657:18, :694:30, :700:25, :702:16, :703:21, :712:57, :722:19, :727:{40,67,122}, :728:22, :730:22, :744:25, :746:16
  wire [43:0]      aux_pte_s1_ppns_0 = {pte_ppn[43:18], r_req_addr[17:0]};	// src/main/scala/rocket/PTW.scala:270:18, :306:26, :355:79, :672:64, :753:54
  wire [43:0]      aux_pte_s1_ppns_1 = {pte_ppn[43:9], r_req_addr[8:0]};	// src/main/scala/rocket/PTW.scala:270:18, :306:26, :355:79, :672:64, :753:54
  wire [43:0]      aux_pte_pte_ppn =
    _GEN_7 ? pte_ppn : _leaf_T_5 ? aux_pte_s1_ppns_1 : aux_pte_s1_ppns_0;	// src/main/scala/rocket/PTW.scala:306:26, :753:54, :780:26, src/main/scala/util/package.scala:33:{76,86}
  wire             leaf = mem_resp_valid & ~traverse & ~(|count);	// src/main/scala/rocket/PTW.scala:259:18, :293:31, :316:48, :323:40, :394:47, :687:29, :761:{31,44}
  wire             leaf_1 = mem_resp_valid & ~traverse & _leaf_T_5;	// src/main/scala/rocket/PTW.scala:293:31, :316:48, :687:29, :761:{31,44}, src/main/scala/util/package.scala:33:86
  wire             leaf_2 = mem_resp_valid & ~traverse & _leaf_T_8;	// src/main/scala/rocket/PTW.scala:293:31, :316:48, :687:29, :761:{31,44}, src/main/scala/util/package.scala:33:86
  always @(posedge clock) begin
    automatic logic _GEN_35;	// src/main/scala/rocket/PTW.scala:381:26
    automatic logic _GEN_36;	// src/main/scala/rocket/PTW.scala:381:{38,52,65}
    automatic logic _GEN_37;	// src/main/scala/rocket/PTW.scala:381:{38,52,65}
    automatic logic _GEN_38;	// src/main/scala/rocket/PTW.scala:389:15
    automatic logic _GEN_39;	// src/main/scala/rocket/PTW.scala:259:18, :594:18
    automatic logic _GEN_40 = traverse | _GEN_32 | ~_GEN_34;	// src/main/scala/rocket/PTW.scala:316:48, :694:30, :703:21, :712:{28,45,57}, :727:{40,67,122}, :731:34
    _GEN_35 = mem_resp_valid & traverse;	// src/main/scala/rocket/PTW.scala:293:31, :316:48, :381:26
    _GEN_36 = _GEN_35 & can_hit & ~(|hits) & ~invalidated;	// src/main/scala/rocket/PTW.scala:251:24, :370:35, :378:43, :379:20, :381:{26,38,52,55,65,68}
    _GEN_37 = _GEN_35 & can_refill & ~(|hits_1) & ~invalidated;	// src/main/scala/rocket/PTW.scala:251:24, :372:41, :378:43, :379:20, :381:{26,38,52,55,65,68}
    _GEN_38 = stage2_pte_cache_hit & _r_pte_T_4;	// src/main/scala/rocket/PTW.scala:379:24, :389:{15,24}
    _GEN_39 = _GEN_26 | _GEN_27;	// src/main/scala/rocket/PTW.scala:259:18, :594:18
    if (reset) begin
      state <= 3'h0;	// src/main/scala/rocket/PTW.scala:233:22
      state_reg <= 7'h0;	// src/main/scala/util/Replacement.scala:168:70
      valid <= 8'h0;	// src/main/scala/rocket/PTW.scala:364:24
      state_reg_1 <= 7'h0;	// src/main/scala/util/Replacement.scala:168:70
      valid_1 <= 8'h0;	// src/main/scala/rocket/PTW.scala:364:24
    end
    else begin
      state <= _state_barrier_io_y;	// src/main/scala/rocket/PTW.scala:233:22, src/main/scala/util/package.scala:259:25
      if (pte_cache_hit & _r_pte_T_4)	// src/main/scala/rocket/PTW.scala:379:24, :389:{15,24}
        state_reg <=
          {state_reg_hi_5,
           state_reg_set_left_older_3
             ? {state_reg_hi_4,
                state_reg_set_left_older_5
                  ? ~(state_reg_touch_way_sized_1[0])
                  : state_reg_right_subtree_state_5}
             : state_reg_right_subtree_state_3};	// src/main/scala/util/Replacement.scala:168:70, :196:33, :198:38, :202:12, :206:16, :218:7, src/main/scala/util/package.scala:155:13
      else if (_GEN_36)	// src/main/scala/rocket/PTW.scala:381:{38,52,65}
        state_reg <=
          {state_reg_hi_2,
           state_reg_set_left_older
             ? {state_reg_hi_1,
                state_reg_set_left_older_2
                  ? ~(state_reg_touch_way_sized[0])
                  : state_reg_right_subtree_state_2}
             : state_reg_right_subtree_state};	// src/main/scala/util/Replacement.scala:168:70, :196:33, :198:38, :202:12, :206:16, :218:7, src/main/scala/util/package.scala:155:13
      if (io_dpath_sfence_valid_0
          & (~io_dpath_sfence_bits_rs1_0 | io_dpath_sfence_bits_hg_0)) begin	// src/main/scala/rocket/PTW.scala:390:{33,37,63}
        valid <= 8'h0;	// src/main/scala/rocket/PTW.scala:364:24
        valid_1 <= 8'h0;	// src/main/scala/rocket/PTW.scala:364:24
      end
      else begin	// src/main/scala/rocket/PTW.scala:390:33
        valid <= {8{_GEN_36}} & 8'h1 << r | valid;	// src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/rocket/PTW.scala:364:24, :381:{38,52,65,82}, :382:18, :383:13
        valid_1 <= {8{_GEN_37}} & 8'h1 << r_1 | valid_1;	// src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/rocket/PTW.scala:364:24, :381:{38,52,65,82}, :382:18, :383:13
      end
      if (_GEN_38)	// src/main/scala/rocket/PTW.scala:389:15
        state_reg_1 <=
          {state_reg_hi_11,
           state_reg_set_left_older_9
             ? {state_reg_hi_10,
                state_reg_set_left_older_11
                  ? ~(state_reg_touch_way_sized_3[0])
                  : state_reg_right_subtree_state_11}
             : state_reg_right_subtree_state_9};	// src/main/scala/util/Replacement.scala:168:70, :196:33, :198:38, :202:12, :206:16, :218:7, src/main/scala/util/package.scala:155:13
      else if (_GEN_37)	// src/main/scala/rocket/PTW.scala:381:{38,52,65}
        state_reg_1 <=
          {state_reg_hi_8,
           state_reg_set_left_older_6
             ? {state_reg_hi_7,
                state_reg_set_left_older_8
                  ? ~(state_reg_touch_way_sized_2[0])
                  : state_reg_right_subtree_state_8}
             : state_reg_right_subtree_state_6};	// src/main/scala/util/Replacement.scala:168:70, :196:33, :198:38, :202:12, :206:16, :218:7, src/main/scala/util/package.scala:155:13
    end
    resp_valid_0 <=
      mem_resp_valid & ~_GEN_40 & ~r_req_dest | ~_GEN_29
      & (_GEN_27 ? io_mem_s2_xcpt_ae_ld_0 & ~r_req_dest : (&state) & ~r_req_dest);	// src/main/scala/rocket/PTW.scala:233:22, :242:27, :272:23, :293:31, :405:26, :594:18, :650:35, :653:32, :658:30, :694:30, :700:25, :703:21, :712:57, :727:122, :731:34
    resp_valid_1 <=
      mem_resp_valid & ~_GEN_40 & r_req_dest | ~_GEN_29
      & (_GEN_27 ? io_mem_s2_xcpt_ae_ld_0 & r_req_dest : (&state) & r_req_dest);	// src/main/scala/rocket/PTW.scala:233:22, :242:27, :272:23, :293:31, :405:26, :594:18, :650:35, :653:32, :658:30, :694:30, :700:25, :703:21, :712:57, :727:122, :731:34
    invalidated <= io_dpath_sfence_valid_0 | invalidated & (|state);	// src/main/scala/rocket/PTW.scala:233:22, :244:24, :251:24, :523:{40,56}
    if (do_switch) begin	// src/main/scala/rocket/PTW.scala:592:30
      count <= 2'h0;	// src/main/scala/rocket/PTW.scala:259:18
      aux_count <= traverse ? count + 2'h1 : count;	// src/main/scala/rocket/PTW.scala:259:18, :278:22, :316:48, :750:{21,38}
      aux_pte_reserved_for_future <=
        traverse ? pte_reserved_for_future : aux_pte_pte_reserved_for_future;	// src/main/scala/rocket/PTW.scala:280:20, :306:26, :316:48, :752:19, :780:26
      aux_pte_ppn <= traverse ? pte_ppn : aux_pte_pte_ppn;	// src/main/scala/rocket/PTW.scala:280:20, :306:26, :316:48, :752:19, :780:26
      aux_pte_reserved_for_software <=
        traverse ? pte_reserved_for_software : aux_pte_pte_reserved_for_software;	// src/main/scala/rocket/PTW.scala:280:20, :306:26, :316:48, :752:19, :780:26
      aux_pte_d <= traverse ? pte_d : aux_pte_pte_d;	// src/main/scala/rocket/PTW.scala:280:20, :306:26, :316:48, :752:19, :780:26
      aux_pte_a <= traverse ? pte_a : aux_pte_pte_a;	// src/main/scala/rocket/PTW.scala:280:20, :306:26, :316:48, :752:19, :780:26
      aux_pte_g <= traverse ? pte_g : aux_pte_pte_g;	// src/main/scala/rocket/PTW.scala:280:20, :306:26, :316:48, :752:19, :780:26
      aux_pte_u <= traverse ? pte_u : aux_pte_pte_u;	// src/main/scala/rocket/PTW.scala:280:20, :306:26, :316:48, :752:19, :780:26
      aux_pte_x <= traverse ? pte_x : aux_pte_pte_x;	// src/main/scala/rocket/PTW.scala:280:20, :306:26, :316:48, :752:19, :780:26
      aux_pte_w <= traverse ? pte_w : aux_pte_pte_w;	// src/main/scala/rocket/PTW.scala:280:20, :306:26, :316:48, :752:19, :780:26
      aux_pte_r <= traverse ? pte_r : aux_pte_pte_r;	// src/main/scala/rocket/PTW.scala:280:20, :306:26, :316:48, :752:19, :780:26
      aux_pte_v <= traverse ? pte_v : aux_pte_pte_v;	// src/main/scala/rocket/PTW.scala:280:20, :306:26, :316:48, :752:19, :780:26
    end
    else begin	// src/main/scala/rocket/PTW.scala:592:30
      automatic logic [1:0] _count_T_1;	// src/main/scala/rocket/PTW.scala:637:24
      automatic logic       _GEN_41;	// src/main/scala/rocket/PTW.scala:259:18, :630:35, :636:34
      automatic logic       _GEN_42;	// src/main/scala/rocket/PTW.scala:259:18, :594:18
      _count_T_1 = count + 2'h1;	// src/main/scala/rocket/PTW.scala:259:18, :637:24
      _GEN_41 = stage2_pte_cache_hit | ~pte_cache_hit;	// src/main/scala/rocket/PTW.scala:259:18, :379:24, :630:35, :636:34
      _GEN_42 = _GEN_39 | ~((&state) & ~homogeneous);	// src/main/scala/rocket/PTW.scala:233:22, :259:18, :560:36, :594:18, :659:{13,27}, :660:15
      if (mem_resp_valid) begin	// src/main/scala/rocket/PTW.scala:293:31
        if (traverse)	// src/main/scala/rocket/PTW.scala:316:48
          count <= count + 2'h1;	// src/main/scala/rocket/PTW.scala:259:18, :705:22
        else if (_GEN_32) begin	// src/main/scala/rocket/PTW.scala:712:{28,45}
          if (stage2)	// src/main/scala/rocket/PTW.scala:283:19
            count <= aux_count;	// src/main/scala/rocket/PTW.scala:259:18, :278:22
          else if (_arb_io_out_ready_T) begin	// src/main/scala/rocket/PTW.scala:240:30
            if (_GEN_24)	// src/main/scala/chisel3/util/Decoupled.scala:52:35
              count <= 2'h0;	// src/main/scala/rocket/PTW.scala:259:18
          end
          else if (_r_pte_T_4) begin	// src/main/scala/rocket/PTW.scala:389:24
            if (_GEN_41) begin	// src/main/scala/rocket/PTW.scala:259:18, :630:35, :636:34
            end
            else	// src/main/scala/rocket/PTW.scala:259:18, :630:35, :636:34
              count <= _count_T_1;	// src/main/scala/rocket/PTW.scala:259:18, :637:24
          end
          else if (_GEN_42) begin	// src/main/scala/rocket/PTW.scala:259:18, :594:18
          end
          else	// src/main/scala/rocket/PTW.scala:259:18, :594:18
            count <= 2'h2;	// src/main/scala/rocket/PTW.scala:259:18
        end
        else	// src/main/scala/rocket/PTW.scala:712:{28,45}
          count <= max_count;	// src/main/scala/rocket/PTW.scala:259:18, :290:25
      end
      else if (_arb_io_out_ready_T) begin	// src/main/scala/rocket/PTW.scala:240:30
        if (_GEN_24)	// src/main/scala/chisel3/util/Decoupled.scala:52:35
          count <= 2'h0;	// src/main/scala/rocket/PTW.scala:259:18
      end
      else if (_r_pte_T_4) begin	// src/main/scala/rocket/PTW.scala:389:24
        if (_GEN_41) begin	// src/main/scala/rocket/PTW.scala:259:18, :630:35, :636:34
        end
        else	// src/main/scala/rocket/PTW.scala:259:18, :630:35, :636:34
          count <= _count_T_1;	// src/main/scala/rocket/PTW.scala:259:18, :637:24
      end
      else if (_GEN_42) begin	// src/main/scala/rocket/PTW.scala:259:18, :594:18
      end
      else	// src/main/scala/rocket/PTW.scala:259:18, :594:18
        count <= 2'h2;	// src/main/scala/rocket/PTW.scala:259:18
      if (_arb_io_out_ready_T) begin	// src/main/scala/rocket/PTW.scala:240:30
        if (_GEN_24) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
          aux_count <= 2'h0;	// src/main/scala/rocket/PTW.scala:278:22
          aux_pte_ppn <= aux_ppn;	// src/main/scala/rocket/PTW.scala:280:20, :600:38
        end
      end
      else if (_GEN_38) begin	// src/main/scala/rocket/PTW.scala:389:15
        aux_count <= aux_count + 2'h1;	// src/main/scala/rocket/PTW.scala:278:22, :631:32
        aux_pte_ppn <= {15'h0, stage2_pte_cache_data};	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/rocket/PTW.scala:280:20, :632:21
      end
      if (_arb_io_out_ready_T ? _GEN_24 : _GEN_38)	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rocket/PTW.scala:240:30, :280:20, :389:15, :594:18, :596:30, :611:37, :630:35, :634:37
        aux_pte_reserved_for_future <= 10'h0;	// src/main/scala/rocket/PTW.scala:280:20
    end
    if (~mem_resp_valid | _GEN_33) begin	// src/main/scala/rocket/PTW.scala:293:31, :410:26, :594:18, :700:25, :703:21, :712:57, :722:19
      if (_arb_io_out_ready_T)	// src/main/scala/rocket/PTW.scala:240:30
        resp_ae_ptw <= ~_GEN_24 & resp_ae_ptw;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rocket/PTW.scala:260:24, :596:30, :612:21
      else	// src/main/scala/rocket/PTW.scala:240:30
        resp_ae_ptw <= ~_GEN_28 & _GEN_27 & io_mem_s2_xcpt_ae_ld_0 | resp_ae_ptw;	// src/main/scala/rocket/PTW.scala:260:24, :405:26, :594:18, :650:35, :651:21
      resp_ae_final <= ~_GEN_25 & resp_ae_final;	// src/main/scala/rocket/PTW.scala:261:26, :594:18, :596:30, :613:23
      resp_pf <= ~_GEN_25 & resp_pf;	// src/main/scala/rocket/PTW.scala:261:26, :262:20, :594:18, :596:30, :613:23, :614:17
      resp_gf <= ~_GEN_25 & resp_gf;	// src/main/scala/rocket/PTW.scala:261:26, :263:20, :594:18, :596:30, :613:23, :615:17
      resp_hr <= _GEN_25 | resp_hr;	// src/main/scala/rocket/PTW.scala:264:20, :594:18, :596:30, :616:17
      resp_hw <= _GEN_25 | resp_hw;	// src/main/scala/rocket/PTW.scala:265:20, :594:18, :596:30, :617:17
      resp_hx <= _GEN_25 | resp_hx;	// src/main/scala/rocket/PTW.scala:266:20, :594:18, :596:30, :618:17
    end
    else begin	// src/main/scala/rocket/PTW.scala:594:18, :700:25, :703:21
      resp_ae_ptw <=
        ae & ~(count[1]) & pte_v & ~pte_r & ~pte_w & ~pte_x & ~pte_d & ~pte_a & ~pte_u
        & _resp_ae_ptw_T_14;	// src/main/scala/rocket/PTW.scala:139:{33,36,39,42,45,48,51,54,57,60,63,66,69,92}, :259:18, :260:24, :306:26, :311:21, :316:57, :708:22, :734:{27,53}
      resp_ae_final <= ae;	// src/main/scala/rocket/PTW.scala:261:26, :708:22
      resp_pf <= pf & ~stage2;	// src/main/scala/rocket/PTW.scala:262:20, :283:19, :307:38, :709:22, :736:23
      resp_gf <= gf | pf & stage2;	// src/main/scala/rocket/PTW.scala:263:20, :283:19, :707:40, :709:22, :737:{23,30}
      resp_hr <=
        ~stage2 | ~pf & ~gf & pte_v & (pte_r | pte_x & ~pte_w) & pte_a & pte_r & pte_u;	// src/main/scala/rocket/PTW.scala:139:42, :141:{32,38,44,52}, :143:33, :149:35, :264:20, :283:19, :306:26, :307:38, :707:40, :709:22, :710:{37,44}, :738:{28,36,43}
      resp_hw <=
        ~stage2 | ~pf & ~gf & pte_v & (pte_r | pte_x & ~pte_w) & pte_a & pte_w & pte_d
        & pte_u;	// src/main/scala/rocket/PTW.scala:139:42, :141:{32,38,44,52}, :145:33, :151:{35,40}, :265:20, :283:19, :306:26, :307:38, :707:40, :709:22, :710:{37,44}, :739:{28,36,43}
      resp_hx <=
        ~stage2 | ~pf & ~gf & pte_v & (pte_r | pte_x & ~pte_w) & pte_a & pte_x & pte_u;	// src/main/scala/rocket/PTW.scala:139:42, :141:{32,38,44,52}, :147:33, :153:35, :266:20, :283:19, :306:26, :307:38, :707:40, :709:22, :710:{37,44}, :740:{28,36,43}
    end
    if (_arb_io_out_ready_T)	// src/main/scala/rocket/PTW.scala:240:30
      resp_fragmented_superpage <= ~_GEN_24 & resp_fragmented_superpage;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rocket/PTW.scala:260:24, :267:38, :596:30, :612:21, :619:35
    else	// src/main/scala/rocket/PTW.scala:240:30
      resp_fragmented_superpage <=
        ~(_r_pte_T_4 | _GEN_39) & (&state) & (do_both_stages | ~homogeneous)
        | resp_fragmented_superpage;	// src/main/scala/rocket/PTW.scala:233:22, :259:18, :267:38, :289:38, :389:24, :560:36, :594:18, :659:{13,27}, :661:35, :663:29, :664:35
    if (_GEN_25) begin	// src/main/scala/rocket/PTW.scala:596:30
      r_req_addr <= _arb_io_out_bits_bits_addr;	// src/main/scala/rocket/PTW.scala:236:19, :270:18
      r_req_need_gpa <= _arb_io_out_bits_bits_need_gpa;	// src/main/scala/rocket/PTW.scala:236:19, :270:18
      r_req_vstage1 <= _arb_io_out_bits_bits_vstage1;	// src/main/scala/rocket/PTW.scala:236:19, :270:18
      r_req_stage2 <= _arb_io_out_bits_bits_stage2;	// src/main/scala/rocket/PTW.scala:236:19, :270:18
      r_req_dest <= _arb_io_chosen;	// src/main/scala/rocket/PTW.scala:236:19, :272:23
      r_hgatp_mode <= io_dpath_hgatp_mode_0;	// src/main/scala/rocket/PTW.scala:276:20
      r_hgatp_asid <= 16'h0;	// src/main/scala/rocket/PTW.scala:276:20
      r_hgatp_ppn <= io_dpath_hgatp_ppn_0;	// src/main/scala/rocket/PTW.scala:276:20
    end
    r_pte_reserved_for_future <= _r_pte_barrier_io_y_reserved_for_future;	// src/main/scala/rocket/PTW.scala:275:18, src/main/scala/util/package.scala:259:25
    r_pte_ppn <= _r_pte_barrier_io_y_ppn;	// src/main/scala/rocket/PTW.scala:275:18, src/main/scala/util/package.scala:259:25
    r_pte_reserved_for_software <= _r_pte_barrier_io_y_reserved_for_software;	// src/main/scala/rocket/PTW.scala:275:18, src/main/scala/util/package.scala:259:25
    r_pte_d <= _r_pte_barrier_io_y_d;	// src/main/scala/rocket/PTW.scala:275:18, src/main/scala/util/package.scala:259:25
    r_pte_a <= _r_pte_barrier_io_y_a;	// src/main/scala/rocket/PTW.scala:275:18, src/main/scala/util/package.scala:259:25
    r_pte_g <= _r_pte_barrier_io_y_g;	// src/main/scala/rocket/PTW.scala:275:18, src/main/scala/util/package.scala:259:25
    r_pte_u <= _r_pte_barrier_io_y_u;	// src/main/scala/rocket/PTW.scala:275:18, src/main/scala/util/package.scala:259:25
    r_pte_x <= _r_pte_barrier_io_y_x;	// src/main/scala/rocket/PTW.scala:275:18, src/main/scala/util/package.scala:259:25
    r_pte_w <= _r_pte_barrier_io_y_w;	// src/main/scala/rocket/PTW.scala:275:18, src/main/scala/util/package.scala:259:25
    r_pte_r <= _r_pte_barrier_io_y_r;	// src/main/scala/rocket/PTW.scala:275:18, src/main/scala/util/package.scala:259:25
    r_pte_v <= _r_pte_barrier_io_y_v;	// src/main/scala/rocket/PTW.scala:275:18, src/main/scala/util/package.scala:259:25
    if (_arb_io_out_ready_T | ~(_r_pte_T_4 & stage2 & ~(|count))) begin	// src/main/scala/rocket/PTW.scala:240:30, :259:18, :282:22, :283:19, :323:40, :389:24, :594:18, :626:{19,55}, :627:19
    end
    else	// src/main/scala/rocket/PTW.scala:282:22, :594:18
      gpa_pgoff <= _l2_refill_T_7 ? {r_req_addr[8:0], 3'h0} : stage2_pte_cache_addr[11:0];	// src/main/scala/rocket/PTW.scala:270:18, :282:22, :351:26, :577:60, :627:25
    stage2 <=
      do_switch | (~mem_resp_valid | traverse | ~(_GEN_32 & stage2))
      & (_GEN_25 ? _arb_io_out_bits_bits_stage2 : stage2);	// src/main/scala/rocket/PTW.scala:236:19, :283:19, :293:31, :316:48, :592:30, :594:18, :596:30, :605:22, :700:25, :703:21, :712:{28,45,57}, :713:23, :714:18, :749:20, :757:12
    stage2_final <=
      mem_resp_valid & ~traverse & _GEN_32 & ~stage2
      | (_GEN_25
           ? _arb_io_out_bits_bits_stage2 & ~_arb_io_out_bits_bits_vstage1
           : stage2_final);	// src/main/scala/rocket/PTW.scala:236:19, :283:19, :284:25, :293:31, :316:48, :594:18, :596:30, :606:{22,53,56}, :700:25, :703:21, :712:{28,45,57}, :713:23, :717:24
    mem_resp_valid <= io_mem_resp_valid_0;	// src/main/scala/rocket/PTW.scala:293:31
    mem_resp_data <= io_mem_resp_bits_data_0;	// src/main/scala/rocket/PTW.scala:294:30
    if (_GEN_36 & r == 3'h0) begin	// src/main/scala/rocket/PTW.scala:365:19, :381:{38,52,65,82}, :382:18, :384:15
      tags_0 <= tag;	// src/main/scala/rocket/PTW.scala:365:19, :376:15
      data_0 <= pte_ppn[19:0];	// src/main/scala/rocket/PTW.scala:306:26, :367:19, :385:15
    end
    if (_GEN_36 & r == 3'h1) begin	// src/main/scala/rocket/PTW.scala:365:19, :381:{38,52,65,82}, :382:18, :384:15
      tags_1 <= tag;	// src/main/scala/rocket/PTW.scala:365:19, :376:15
      data_1 <= pte_ppn[19:0];	// src/main/scala/rocket/PTW.scala:306:26, :367:19, :385:15
    end
    if (_GEN_36 & r == 3'h2) begin	// src/main/scala/rocket/PTW.scala:365:19, :381:{38,52,65,82}, :382:18, :384:15
      tags_2 <= tag;	// src/main/scala/rocket/PTW.scala:365:19, :376:15
      data_2 <= pte_ppn[19:0];	// src/main/scala/rocket/PTW.scala:306:26, :367:19, :385:15
    end
    if (_GEN_36 & r == 3'h3) begin	// src/main/scala/rocket/PTW.scala:365:19, :381:{38,52,65,82}, :382:18, :384:15
      tags_3 <= tag;	// src/main/scala/rocket/PTW.scala:365:19, :376:15
      data_3 <= pte_ppn[19:0];	// src/main/scala/rocket/PTW.scala:306:26, :367:19, :385:15
    end
    if (_GEN_36 & r == 3'h4) begin	// src/main/scala/rocket/PTW.scala:365:19, :381:{38,52,65,82}, :382:18, :384:15
      tags_4 <= tag;	// src/main/scala/rocket/PTW.scala:365:19, :376:15
      data_4 <= pte_ppn[19:0];	// src/main/scala/rocket/PTW.scala:306:26, :367:19, :385:15
    end
    if (_GEN_36 & r == 3'h5) begin	// src/main/scala/rocket/PTW.scala:365:19, :381:{38,52,65,82}, :382:18, :384:15
      tags_5 <= tag;	// src/main/scala/rocket/PTW.scala:365:19, :376:15
      data_5 <= pte_ppn[19:0];	// src/main/scala/rocket/PTW.scala:306:26, :367:19, :385:15
    end
    if (_GEN_36 & r == 3'h6) begin	// src/main/scala/rocket/PTW.scala:365:19, :381:{38,52,65,82}, :382:18, :384:15
      tags_6 <= tag;	// src/main/scala/rocket/PTW.scala:365:19, :376:15
      data_6 <= pte_ppn[19:0];	// src/main/scala/rocket/PTW.scala:306:26, :367:19, :385:15
    end
    if (_GEN_36 & (&r)) begin	// src/main/scala/rocket/PTW.scala:365:19, :381:{38,52,65,82}, :382:18, :384:15
      tags_7 <= tag;	// src/main/scala/rocket/PTW.scala:365:19, :376:15
      data_7 <= pte_ppn[19:0];	// src/main/scala/rocket/PTW.scala:306:26, :367:19, :385:15
    end
    if (_GEN_37 & r_1 == 3'h0) begin	// src/main/scala/rocket/PTW.scala:365:19, :381:{38,52,65,82}, :382:18, :384:15
      tags_1_0 <= tag_1;	// src/main/scala/rocket/PTW.scala:365:19, :375:18
      data_1_0 <= pte_ppn[28:0];	// src/main/scala/rocket/PTW.scala:306:26, :367:19, :385:15
    end
    if (_GEN_37 & r_1 == 3'h1) begin	// src/main/scala/rocket/PTW.scala:365:19, :381:{38,52,65,82}, :382:18, :384:15
      tags_1_1 <= tag_1;	// src/main/scala/rocket/PTW.scala:365:19, :375:18
      data_1_1 <= pte_ppn[28:0];	// src/main/scala/rocket/PTW.scala:306:26, :367:19, :385:15
    end
    if (_GEN_37 & r_1 == 3'h2) begin	// src/main/scala/rocket/PTW.scala:365:19, :381:{38,52,65,82}, :382:18, :384:15
      tags_1_2 <= tag_1;	// src/main/scala/rocket/PTW.scala:365:19, :375:18
      data_1_2 <= pte_ppn[28:0];	// src/main/scala/rocket/PTW.scala:306:26, :367:19, :385:15
    end
    if (_GEN_37 & r_1 == 3'h3) begin	// src/main/scala/rocket/PTW.scala:365:19, :381:{38,52,65,82}, :382:18, :384:15
      tags_1_3 <= tag_1;	// src/main/scala/rocket/PTW.scala:365:19, :375:18
      data_1_3 <= pte_ppn[28:0];	// src/main/scala/rocket/PTW.scala:306:26, :367:19, :385:15
    end
    if (_GEN_37 & r_1 == 3'h4) begin	// src/main/scala/rocket/PTW.scala:365:19, :381:{38,52,65,82}, :382:18, :384:15
      tags_1_4 <= tag_1;	// src/main/scala/rocket/PTW.scala:365:19, :375:18
      data_1_4 <= pte_ppn[28:0];	// src/main/scala/rocket/PTW.scala:306:26, :367:19, :385:15
    end
    if (_GEN_37 & r_1 == 3'h5) begin	// src/main/scala/rocket/PTW.scala:365:19, :381:{38,52,65,82}, :382:18, :384:15
      tags_1_5 <= tag_1;	// src/main/scala/rocket/PTW.scala:365:19, :375:18
      data_1_5 <= pte_ppn[28:0];	// src/main/scala/rocket/PTW.scala:306:26, :367:19, :385:15
    end
    if (_GEN_37 & r_1 == 3'h6) begin	// src/main/scala/rocket/PTW.scala:365:19, :381:{38,52,65,82}, :382:18, :384:15
      tags_1_6 <= tag_1;	// src/main/scala/rocket/PTW.scala:365:19, :375:18
      data_1_6 <= pte_ppn[28:0];	// src/main/scala/rocket/PTW.scala:306:26, :367:19, :385:15
    end
    if (_GEN_37 & (&r_1)) begin	// src/main/scala/rocket/PTW.scala:365:19, :381:{38,52,65,82}, :382:18, :384:15
      tags_1_7 <= tag_1;	// src/main/scala/rocket/PTW.scala:365:19, :375:18
      data_1_7 <= pte_ppn[28:0];	// src/main/scala/rocket/PTW.scala:306:26, :367:19, :385:15
    end
    pte_hit <= ~_arb_io_out_ready_T & _r_pte_T_4 & (stage2_pte_cache_hit | pte_cache_hit);	// src/main/scala/rocket/PTW.scala:240:30, :379:24, :389:24, :404:24, :594:18, :630:35, :635:17, :636:34
    l2_refill <=
      mem_resp_valid & ~_GEN_33 & success & _leaf_T_8 & ~r_req_need_gpa
      & (~r_req_vstage1 & ~r_req_stage2 | do_both_stages & _l2_refill_T_7 & pte_v
         & (pte_r | pte_x & ~pte_w) & pte_a & pte_w & pte_d & pte_u
         & (pte_r | pte_x & ~pte_w) & pte_x);	// src/main/scala/rocket/PTW.scala:139:42, :141:{32,38,44,52}, :145:33, :147:33, :151:{35,40}, :153:35, :155:41, :270:18, :289:38, :293:31, :306:26, :370:65, :410:26, :577:{32,60}, :700:25, :703:21, :710:41, :712:57, :722:{19,30,58,61,77}, :723:{27,44}, :724:{27,59}, src/main/scala/util/package.scala:33:86
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin
      automatic logic [31:0] _RANDOM[0:44];
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [5:0] i = 6'h0; i < 6'h2D; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        state = _RANDOM[6'h0][2:0];	// src/main/scala/rocket/PTW.scala:233:22
        resp_valid_0 = _RANDOM[6'h0][3];	// src/main/scala/rocket/PTW.scala:233:22, :242:27
        resp_valid_1 = _RANDOM[6'h0][4];	// src/main/scala/rocket/PTW.scala:233:22, :242:27
        invalidated = _RANDOM[6'h0][5];	// src/main/scala/rocket/PTW.scala:233:22, :251:24
        count = _RANDOM[6'h0][7:6];	// src/main/scala/rocket/PTW.scala:233:22, :259:18
        resp_ae_ptw = _RANDOM[6'h0][8];	// src/main/scala/rocket/PTW.scala:233:22, :260:24
        resp_ae_final = _RANDOM[6'h0][9];	// src/main/scala/rocket/PTW.scala:233:22, :261:26
        resp_pf = _RANDOM[6'h0][10];	// src/main/scala/rocket/PTW.scala:233:22, :262:20
        resp_gf = _RANDOM[6'h0][11];	// src/main/scala/rocket/PTW.scala:233:22, :263:20
        resp_hr = _RANDOM[6'h0][12];	// src/main/scala/rocket/PTW.scala:233:22, :264:20
        resp_hw = _RANDOM[6'h0][13];	// src/main/scala/rocket/PTW.scala:233:22, :265:20
        resp_hx = _RANDOM[6'h0][14];	// src/main/scala/rocket/PTW.scala:233:22, :266:20
        resp_fragmented_superpage = _RANDOM[6'h0][15];	// src/main/scala/rocket/PTW.scala:233:22, :267:38
        r_req_addr = {_RANDOM[6'h0][31:16], _RANDOM[6'h1][12:0]};	// src/main/scala/rocket/PTW.scala:233:22, :270:18
        r_req_need_gpa = _RANDOM[6'h1][13];	// src/main/scala/rocket/PTW.scala:270:18
        r_req_vstage1 = _RANDOM[6'h1][14];	// src/main/scala/rocket/PTW.scala:270:18
        r_req_stage2 = _RANDOM[6'h1][15];	// src/main/scala/rocket/PTW.scala:270:18
        r_req_dest = _RANDOM[6'h1][16];	// src/main/scala/rocket/PTW.scala:270:18, :272:23
        r_pte_reserved_for_future = _RANDOM[6'h1][26:17];	// src/main/scala/rocket/PTW.scala:270:18, :275:18
        r_pte_ppn = {_RANDOM[6'h1][31:27], _RANDOM[6'h2], _RANDOM[6'h3][6:0]};	// src/main/scala/rocket/PTW.scala:270:18, :275:18
        r_pte_reserved_for_software = _RANDOM[6'h3][8:7];	// src/main/scala/rocket/PTW.scala:275:18
        r_pte_d = _RANDOM[6'h3][9];	// src/main/scala/rocket/PTW.scala:275:18
        r_pte_a = _RANDOM[6'h3][10];	// src/main/scala/rocket/PTW.scala:275:18
        r_pte_g = _RANDOM[6'h3][11];	// src/main/scala/rocket/PTW.scala:275:18
        r_pte_u = _RANDOM[6'h3][12];	// src/main/scala/rocket/PTW.scala:275:18
        r_pte_x = _RANDOM[6'h3][13];	// src/main/scala/rocket/PTW.scala:275:18
        r_pte_w = _RANDOM[6'h3][14];	// src/main/scala/rocket/PTW.scala:275:18
        r_pte_r = _RANDOM[6'h3][15];	// src/main/scala/rocket/PTW.scala:275:18
        r_pte_v = _RANDOM[6'h3][16];	// src/main/scala/rocket/PTW.scala:275:18
        r_hgatp_mode = _RANDOM[6'h3][20:17];	// src/main/scala/rocket/PTW.scala:275:18, :276:20
        r_hgatp_asid = {_RANDOM[6'h3][31:21], _RANDOM[6'h4][4:0]};	// src/main/scala/rocket/PTW.scala:275:18, :276:20
        r_hgatp_ppn = {_RANDOM[6'h4][31:5], _RANDOM[6'h5][16:0]};	// src/main/scala/rocket/PTW.scala:276:20
        aux_count = _RANDOM[6'h5][18:17];	// src/main/scala/rocket/PTW.scala:276:20, :278:22
        aux_pte_reserved_for_future = _RANDOM[6'h5][28:19];	// src/main/scala/rocket/PTW.scala:276:20, :280:20
        aux_pte_ppn = {_RANDOM[6'h5][31:29], _RANDOM[6'h6], _RANDOM[6'h7][8:0]};	// src/main/scala/rocket/PTW.scala:276:20, :280:20
        aux_pte_reserved_for_software = _RANDOM[6'h7][10:9];	// src/main/scala/rocket/PTW.scala:280:20
        aux_pte_d = _RANDOM[6'h7][11];	// src/main/scala/rocket/PTW.scala:280:20
        aux_pte_a = _RANDOM[6'h7][12];	// src/main/scala/rocket/PTW.scala:280:20
        aux_pte_g = _RANDOM[6'h7][13];	// src/main/scala/rocket/PTW.scala:280:20
        aux_pte_u = _RANDOM[6'h7][14];	// src/main/scala/rocket/PTW.scala:280:20
        aux_pte_x = _RANDOM[6'h7][15];	// src/main/scala/rocket/PTW.scala:280:20
        aux_pte_w = _RANDOM[6'h7][16];	// src/main/scala/rocket/PTW.scala:280:20
        aux_pte_r = _RANDOM[6'h7][17];	// src/main/scala/rocket/PTW.scala:280:20
        aux_pte_v = _RANDOM[6'h7][18];	// src/main/scala/rocket/PTW.scala:280:20
        gpa_pgoff = _RANDOM[6'h7][30:19];	// src/main/scala/rocket/PTW.scala:280:20, :282:22
        stage2 = _RANDOM[6'h7][31];	// src/main/scala/rocket/PTW.scala:280:20, :283:19
        stage2_final = _RANDOM[6'h8][0];	// src/main/scala/rocket/PTW.scala:284:25
        mem_resp_valid = _RANDOM[6'h8][1];	// src/main/scala/rocket/PTW.scala:284:25, :293:31
        mem_resp_data = {_RANDOM[6'h8][31:2], _RANDOM[6'h9], _RANDOM[6'hA][1:0]};	// src/main/scala/rocket/PTW.scala:284:25, :294:30
        state_reg = _RANDOM[6'hA][8:2];	// src/main/scala/rocket/PTW.scala:294:30, src/main/scala/util/Replacement.scala:168:70
        valid = _RANDOM[6'hA][16:9];	// src/main/scala/rocket/PTW.scala:294:30, :364:24
        tags_0 = {_RANDOM[6'hA][31:17], _RANDOM[6'hB][26:0]};	// src/main/scala/rocket/PTW.scala:294:30, :365:19
        tags_1 = {_RANDOM[6'hB][31:27], _RANDOM[6'hC], _RANDOM[6'hD][4:0]};	// src/main/scala/rocket/PTW.scala:365:19
        tags_2 = {_RANDOM[6'hD][31:5], _RANDOM[6'hE][14:0]};	// src/main/scala/rocket/PTW.scala:365:19
        tags_3 = {_RANDOM[6'hE][31:15], _RANDOM[6'hF][24:0]};	// src/main/scala/rocket/PTW.scala:365:19
        tags_4 = {_RANDOM[6'hF][31:25], _RANDOM[6'h10], _RANDOM[6'h11][2:0]};	// src/main/scala/rocket/PTW.scala:365:19
        tags_5 = {_RANDOM[6'h11][31:3], _RANDOM[6'h12][12:0]};	// src/main/scala/rocket/PTW.scala:365:19
        tags_6 = {_RANDOM[6'h12][31:13], _RANDOM[6'h13][22:0]};	// src/main/scala/rocket/PTW.scala:365:19
        tags_7 = {_RANDOM[6'h13][31:23], _RANDOM[6'h14], _RANDOM[6'h15][0]};	// src/main/scala/rocket/PTW.scala:365:19
        data_0 = _RANDOM[6'h15][20:1];	// src/main/scala/rocket/PTW.scala:365:19, :367:19
        data_1 = {_RANDOM[6'h15][31:21], _RANDOM[6'h16][8:0]};	// src/main/scala/rocket/PTW.scala:365:19, :367:19
        data_2 = _RANDOM[6'h16][28:9];	// src/main/scala/rocket/PTW.scala:367:19
        data_3 = {_RANDOM[6'h16][31:29], _RANDOM[6'h17][16:0]};	// src/main/scala/rocket/PTW.scala:367:19
        data_4 = {_RANDOM[6'h17][31:17], _RANDOM[6'h18][4:0]};	// src/main/scala/rocket/PTW.scala:367:19
        data_5 = _RANDOM[6'h18][24:5];	// src/main/scala/rocket/PTW.scala:367:19
        data_6 = {_RANDOM[6'h18][31:25], _RANDOM[6'h19][12:0]};	// src/main/scala/rocket/PTW.scala:367:19
        data_7 = {_RANDOM[6'h19][31:13], _RANDOM[6'h1A][0]};	// src/main/scala/rocket/PTW.scala:367:19
        state_reg_1 = _RANDOM[6'h1A][7:1];	// src/main/scala/rocket/PTW.scala:367:19, src/main/scala/util/Replacement.scala:168:70
        valid_1 = _RANDOM[6'h1A][15:8];	// src/main/scala/rocket/PTW.scala:364:24, :367:19
        tags_1_0 = {_RANDOM[6'h1A][31:16], _RANDOM[6'h1B][25:0]};	// src/main/scala/rocket/PTW.scala:365:19, :367:19
        tags_1_1 = {_RANDOM[6'h1B][31:26], _RANDOM[6'h1C], _RANDOM[6'h1D][3:0]};	// src/main/scala/rocket/PTW.scala:365:19
        tags_1_2 = {_RANDOM[6'h1D][31:4], _RANDOM[6'h1E][13:0]};	// src/main/scala/rocket/PTW.scala:365:19
        tags_1_3 = {_RANDOM[6'h1E][31:14], _RANDOM[6'h1F][23:0]};	// src/main/scala/rocket/PTW.scala:365:19
        tags_1_4 = {_RANDOM[6'h1F][31:24], _RANDOM[6'h20], _RANDOM[6'h21][1:0]};	// src/main/scala/rocket/PTW.scala:365:19
        tags_1_5 = {_RANDOM[6'h21][31:2], _RANDOM[6'h22][11:0]};	// src/main/scala/rocket/PTW.scala:365:19
        tags_1_6 = {_RANDOM[6'h22][31:12], _RANDOM[6'h23][21:0]};	// src/main/scala/rocket/PTW.scala:365:19
        tags_1_7 = {_RANDOM[6'h23][31:22], _RANDOM[6'h24]};	// src/main/scala/rocket/PTW.scala:365:19
        data_1_0 = _RANDOM[6'h25][28:0];	// src/main/scala/rocket/PTW.scala:367:19
        data_1_1 = {_RANDOM[6'h25][31:29], _RANDOM[6'h26][25:0]};	// src/main/scala/rocket/PTW.scala:367:19
        data_1_2 = {_RANDOM[6'h26][31:26], _RANDOM[6'h27][22:0]};	// src/main/scala/rocket/PTW.scala:367:19
        data_1_3 = {_RANDOM[6'h27][31:23], _RANDOM[6'h28][19:0]};	// src/main/scala/rocket/PTW.scala:367:19
        data_1_4 = {_RANDOM[6'h28][31:20], _RANDOM[6'h29][16:0]};	// src/main/scala/rocket/PTW.scala:367:19
        data_1_5 = {_RANDOM[6'h29][31:17], _RANDOM[6'h2A][13:0]};	// src/main/scala/rocket/PTW.scala:367:19
        data_1_6 = {_RANDOM[6'h2A][31:14], _RANDOM[6'h2B][10:0]};	// src/main/scala/rocket/PTW.scala:367:19
        data_1_7 = {_RANDOM[6'h2B][31:11], _RANDOM[6'h2C][7:0]};	// src/main/scala/rocket/PTW.scala:367:19
        pte_hit = _RANDOM[6'h2C][8];	// src/main/scala/rocket/PTW.scala:367:19, :404:24
        l2_refill = _RANDOM[6'h2C][9];	// src/main/scala/rocket/PTW.scala:367:19, :410:26
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  Arbiter arb (	// src/main/scala/rocket/PTW.scala:236:19
    .io_in_0_ready              (io_requestor_0_req_ready_0),
    .io_in_0_valid              (io_requestor_0_req_valid_0),
    .io_in_0_bits_bits_addr     (io_requestor_0_req_bits_bits_addr_0),
    .io_in_0_bits_bits_need_gpa (io_requestor_0_req_bits_bits_need_gpa_0),
    .io_in_0_bits_bits_vstage1  (io_requestor_0_req_bits_bits_vstage1_0),
    .io_in_0_bits_bits_stage2   (io_requestor_0_req_bits_bits_stage2_0),
    .io_in_1_ready              (io_requestor_1_req_ready_0),
    .io_in_1_valid              (io_requestor_1_req_valid_0),
    .io_in_1_bits_valid         (io_requestor_1_req_bits_valid_0),
    .io_in_1_bits_bits_addr     (io_requestor_1_req_bits_bits_addr_0),
    .io_in_1_bits_bits_need_gpa (io_requestor_1_req_bits_bits_need_gpa_0),
    .io_in_1_bits_bits_vstage1  (io_requestor_1_req_bits_bits_vstage1_0),
    .io_in_1_bits_bits_stage2   (io_requestor_1_req_bits_bits_stage2_0),
    .io_out_ready               (arb_io_out_ready),	// src/main/scala/rocket/PTW.scala:240:43
    .io_out_valid               (_arb_io_out_valid),
    .io_out_bits_valid          (_arb_io_out_bits_valid),
    .io_out_bits_bits_addr      (_arb_io_out_bits_bits_addr),
    .io_out_bits_bits_need_gpa  (_arb_io_out_bits_bits_need_gpa),
    .io_out_bits_bits_vstage1   (_arb_io_out_bits_bits_vstage1),
    .io_out_bits_bits_stage2    (_arb_io_out_bits_bits_stage2),
    .io_chosen                  (_arb_io_chosen)
  );	// src/main/scala/rocket/PTW.scala:236:19
  OptimizationBarrier_36 state_barrier (	// src/main/scala/util/package.scala:259:25
    .io_x (next_state),	// src/main/scala/rocket/PTW.scala:590:31
    .io_y (_state_barrier_io_y)
  );	// src/main/scala/util/package.scala:259:25
  OptimizationBarrier_37 r_pte_barrier (	// src/main/scala/util/package.scala:259:25
    .io_x_reserved_for_future
      (_GEN_31
         ? 10'h0
         : do_switch
             ? r_pte_pte_2_reserved_for_future
             : mem_resp_valid
                 ? (_r_pte_T_8 ? merged_pte_reserved_for_future : pte_reserved_for_future)
                 : _r_pte_T_14
                     ? r_pte_pte_3_reserved_for_future
                     : _r_pte_T_23
                         ? (_arb_io_out_bits_bits_stage2
                              ? r_pte_pte_4_reserved_for_future
                              : r_pte_pte_5_reserved_for_future)
                         : r_pte_reserved_for_future),	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rocket/PTW.scala:236:19, :275:18, :293:31, :306:26, :592:30, :681:8, :683:8, :685:8, :687:{8,28,39,56}, :689:{8,40,56}, :691:{8,29}, :780:26, :789:26
    .io_x_ppn
      (_r_pte_T_3
         ? r_pte_pte_ppn
         : _r_pte_T_5
             ? r_pte_pte_1_ppn
             : do_switch
                 ? r_pte_pte_2_ppn
                 : mem_resp_valid
                     ? (_r_pte_T_8 ? merged_pte_ppn : pte_ppn)
                     : _r_pte_T_14
                         ? r_pte_pte_3_ppn
                         : _r_pte_T_23
                             ? (_arb_io_out_bits_bits_stage2
                                  ? r_pte_pte_4_ppn
                                  : r_pte_pte_5_ppn)
                             : r_pte_ppn),	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rocket/PTW.scala:236:19, :275:18, :293:31, :306:26, :592:30, :681:{8,25}, :683:{8,25}, :685:8, :687:{8,28,39,56}, :689:{8,40,56}, :691:{8,29}, :780:26, :789:26
    .io_x_reserved_for_software
      (_GEN_31
         ? 2'h0
         : do_switch
             ? r_pte_pte_2_reserved_for_software
             : mem_resp_valid
                 ? (_r_pte_T_8
                      ? merged_pte_reserved_for_software
                      : pte_reserved_for_software)
                 : _r_pte_T_14
                     ? r_pte_pte_3_reserved_for_software
                     : _r_pte_T_23
                         ? (_arb_io_out_bits_bits_stage2
                              ? r_pte_pte_4_reserved_for_software
                              : r_pte_pte_5_reserved_for_software)
                         : r_pte_reserved_for_software),	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rocket/PTW.scala:236:19, :275:18, :293:31, :306:26, :592:30, :681:8, :683:8, :685:8, :687:{8,28,39,56}, :689:{8,40,56}, :691:{8,29}, :780:26, :789:26
    .io_x_d
      (~_GEN_31
       & (do_switch
            ? r_pte_pte_2_d
            : mem_resp_valid
                ? (_r_pte_T_8 ? merged_pte_d : pte_d)
                : _r_pte_T_14
                    ? r_pte_pte_3_d
                    : _r_pte_T_23
                        ? (_arb_io_out_bits_bits_stage2 ? r_pte_pte_4_d : r_pte_pte_5_d)
                        : r_pte_d)),	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rocket/PTW.scala:236:19, :275:18, :293:31, :306:26, :592:30, :681:8, :683:8, :685:8, :687:{8,28,39,56}, :689:{8,40,56}, :691:{8,29}, :780:26, :789:26
    .io_x_a
      (~_GEN_31
       & (do_switch
            ? r_pte_pte_2_a
            : mem_resp_valid
                ? (_r_pte_T_8 ? merged_pte_a : pte_a)
                : _r_pte_T_14
                    ? r_pte_pte_3_a
                    : _r_pte_T_23
                        ? (_arb_io_out_bits_bits_stage2 ? r_pte_pte_4_a : r_pte_pte_5_a)
                        : r_pte_a)),	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rocket/PTW.scala:236:19, :275:18, :293:31, :306:26, :592:30, :681:8, :683:8, :685:8, :687:{8,28,39,56}, :689:{8,40,56}, :691:{8,29}, :780:26, :789:26
    .io_x_g
      (~_GEN_31
       & (do_switch
            ? r_pte_pte_2_g
            : mem_resp_valid
                ? (_r_pte_T_8 ? merged_pte_g : pte_g)
                : _r_pte_T_14
                    ? r_pte_pte_3_g
                    : _r_pte_T_23
                        ? (_arb_io_out_bits_bits_stage2 ? r_pte_pte_4_g : r_pte_pte_5_g)
                        : r_pte_g)),	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rocket/PTW.scala:236:19, :275:18, :293:31, :306:26, :592:30, :681:8, :683:8, :685:8, :687:{8,28,39,56}, :689:{8,40,56}, :691:{8,29}, :780:26, :789:26
    .io_x_u
      (~_GEN_31
       & (do_switch
            ? r_pte_pte_2_u
            : mem_resp_valid
                ? (_r_pte_T_8 ? merged_pte_u : pte_u)
                : _r_pte_T_14
                    ? r_pte_pte_3_u
                    : _r_pte_T_23
                        ? (_arb_io_out_bits_bits_stage2 ? r_pte_pte_4_u : r_pte_pte_5_u)
                        : r_pte_u)),	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rocket/PTW.scala:236:19, :275:18, :293:31, :306:26, :592:30, :681:8, :683:8, :685:8, :687:{8,28,39,56}, :689:{8,40,56}, :691:{8,29}, :780:26, :789:26
    .io_x_x
      (~_GEN_31
       & (do_switch
            ? r_pte_pte_2_x
            : mem_resp_valid
                ? (_r_pte_T_8 ? merged_pte_x : pte_x)
                : _r_pte_T_14
                    ? r_pte_pte_3_x
                    : _r_pte_T_23
                        ? (_arb_io_out_bits_bits_stage2 ? r_pte_pte_4_x : r_pte_pte_5_x)
                        : r_pte_x)),	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rocket/PTW.scala:236:19, :275:18, :293:31, :306:26, :592:30, :681:8, :683:8, :685:8, :687:{8,28,39,56}, :689:{8,40,56}, :691:{8,29}, :780:26, :789:26
    .io_x_w
      (~_GEN_31
       & (do_switch
            ? r_pte_pte_2_w
            : mem_resp_valid
                ? (_r_pte_T_8 ? merged_pte_w : pte_w)
                : _r_pte_T_14
                    ? r_pte_pte_3_w
                    : _r_pte_T_23
                        ? (_arb_io_out_bits_bits_stage2 ? r_pte_pte_4_w : r_pte_pte_5_w)
                        : r_pte_w)),	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rocket/PTW.scala:236:19, :275:18, :293:31, :306:26, :592:30, :681:8, :683:8, :685:8, :687:{8,28,39,56}, :689:{8,40,56}, :691:{8,29}, :780:26, :789:26
    .io_x_r
      (~_GEN_31
       & (do_switch
            ? r_pte_pte_2_r
            : mem_resp_valid
                ? (_r_pte_T_8 ? merged_pte_r : pte_r)
                : _r_pte_T_14
                    ? r_pte_pte_3_r
                    : _r_pte_T_23
                        ? (_arb_io_out_bits_bits_stage2 ? r_pte_pte_4_r : r_pte_pte_5_r)
                        : r_pte_r)),	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rocket/PTW.scala:236:19, :275:18, :293:31, :306:26, :592:30, :681:8, :683:8, :685:8, :687:{8,28,39,56}, :689:{8,40,56}, :691:{8,29}, :780:26, :789:26
    .io_x_v
      (~_GEN_31
       & (do_switch
            ? r_pte_pte_2_v
            : mem_resp_valid
                ? (_r_pte_T_8 ? merged_pte_v : pte_v)
                : _r_pte_T_14
                    ? r_pte_pte_3_v
                    : _r_pte_T_23
                        ? (_arb_io_out_bits_bits_stage2 ? r_pte_pte_4_v : r_pte_pte_5_v)
                        : r_pte_v)),	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rocket/PTW.scala:236:19, :275:18, :293:31, :306:26, :592:30, :681:8, :683:8, :685:8, :687:{8,28,39,56}, :689:{8,40,56}, :691:{8,29}, :780:26, :789:26
    .io_y_reserved_for_future   (_r_pte_barrier_io_y_reserved_for_future),
    .io_y_ppn                   (_r_pte_barrier_io_y_ppn),
    .io_y_reserved_for_software (_r_pte_barrier_io_y_reserved_for_software),
    .io_y_d                     (_r_pte_barrier_io_y_d),
    .io_y_a                     (_r_pte_barrier_io_y_a),
    .io_y_g                     (_r_pte_barrier_io_y_g),
    .io_y_u                     (_r_pte_barrier_io_y_u),
    .io_y_x                     (_r_pte_barrier_io_y_x),
    .io_y_w                     (_r_pte_barrier_io_y_w),
    .io_y_r                     (_r_pte_barrier_io_y_r),
    .io_y_v                     (_r_pte_barrier_io_y_v)
  );	// src/main/scala/util/package.scala:259:25
  assign io_requestor_0_req_ready = io_requestor_0_req_ready_0;
  assign io_requestor_0_resp_valid = io_requestor_0_resp_valid_0;
  assign io_requestor_0_resp_bits_ae_ptw = io_requestor_0_resp_bits_ae_ptw_0;
  assign io_requestor_0_resp_bits_ae_final = io_requestor_0_resp_bits_ae_final_0;
  assign io_requestor_0_resp_bits_pf = io_requestor_0_resp_bits_pf_0;
  assign io_requestor_0_resp_bits_gf = io_requestor_0_resp_bits_gf_0;
  assign io_requestor_0_resp_bits_hr = io_requestor_0_resp_bits_hr_0;
  assign io_requestor_0_resp_bits_hw = io_requestor_0_resp_bits_hw_0;
  assign io_requestor_0_resp_bits_hx = io_requestor_0_resp_bits_hx_0;
  assign io_requestor_0_resp_bits_pte_reserved_for_future =
    io_requestor_0_resp_bits_pte_reserved_for_future_0;
  assign io_requestor_0_resp_bits_pte_ppn = io_requestor_0_resp_bits_pte_ppn_0;
  assign io_requestor_0_resp_bits_pte_reserved_for_software =
    io_requestor_0_resp_bits_pte_reserved_for_software_0;
  assign io_requestor_0_resp_bits_pte_d = io_requestor_0_resp_bits_pte_d_0;
  assign io_requestor_0_resp_bits_pte_a = io_requestor_0_resp_bits_pte_a_0;
  assign io_requestor_0_resp_bits_pte_g = io_requestor_0_resp_bits_pte_g_0;
  assign io_requestor_0_resp_bits_pte_u = io_requestor_0_resp_bits_pte_u_0;
  assign io_requestor_0_resp_bits_pte_x = io_requestor_0_resp_bits_pte_x_0;
  assign io_requestor_0_resp_bits_pte_w = io_requestor_0_resp_bits_pte_w_0;
  assign io_requestor_0_resp_bits_pte_r = io_requestor_0_resp_bits_pte_r_0;
  assign io_requestor_0_resp_bits_pte_v = io_requestor_0_resp_bits_pte_v_0;
  assign io_requestor_0_resp_bits_level = io_requestor_0_resp_bits_level_0;
  assign io_requestor_0_resp_bits_fragmented_superpage =
    io_requestor_0_resp_bits_fragmented_superpage_0;
  assign io_requestor_0_resp_bits_gpa_valid = io_requestor_0_resp_bits_gpa_valid_0;
  assign io_requestor_0_resp_bits_gpa_bits = io_requestor_0_resp_bits_gpa_bits_0;
  assign io_requestor_0_resp_bits_gpa_is_pte = io_requestor_0_resp_bits_gpa_is_pte_0;
  assign io_requestor_0_ptbr_mode = io_requestor_0_ptbr_mode_0;
  assign io_requestor_0_ptbr_ppn = io_requestor_0_ptbr_ppn_0;
  assign io_requestor_0_hgatp_mode = io_requestor_0_hgatp_mode_0;
  assign io_requestor_0_hgatp_ppn = io_requestor_0_hgatp_ppn_0;
  assign io_requestor_0_vsatp_mode = io_requestor_0_vsatp_mode_0;
  assign io_requestor_0_vsatp_ppn = io_requestor_0_vsatp_ppn_0;
  assign io_requestor_0_status_debug = io_requestor_0_status_debug_0;
  assign io_requestor_0_status_cease = io_requestor_0_status_cease_0;
  assign io_requestor_0_status_wfi = io_requestor_0_status_wfi_0;
  assign io_requestor_0_status_isa = io_requestor_0_status_isa_0;
  assign io_requestor_0_status_dprv = io_requestor_0_status_dprv_0;
  assign io_requestor_0_status_dv = io_requestor_0_status_dv_0;
  assign io_requestor_0_status_prv = io_requestor_0_status_prv_0;
  assign io_requestor_0_status_v = io_requestor_0_status_v_0;
  assign io_requestor_0_status_sd = io_requestor_0_status_sd_0;
  assign io_requestor_0_status_mpv = io_requestor_0_status_mpv_0;
  assign io_requestor_0_status_gva = io_requestor_0_status_gva_0;
  assign io_requestor_0_status_tsr = io_requestor_0_status_tsr_0;
  assign io_requestor_0_status_tw = io_requestor_0_status_tw_0;
  assign io_requestor_0_status_tvm = io_requestor_0_status_tvm_0;
  assign io_requestor_0_status_mxr = io_requestor_0_status_mxr_0;
  assign io_requestor_0_status_sum = io_requestor_0_status_sum_0;
  assign io_requestor_0_status_mprv = io_requestor_0_status_mprv_0;
  assign io_requestor_0_status_fs = io_requestor_0_status_fs_0;
  assign io_requestor_0_status_mpp = io_requestor_0_status_mpp_0;
  assign io_requestor_0_status_spp = io_requestor_0_status_spp_0;
  assign io_requestor_0_status_mpie = io_requestor_0_status_mpie_0;
  assign io_requestor_0_status_spie = io_requestor_0_status_spie_0;
  assign io_requestor_0_status_mie = io_requestor_0_status_mie_0;
  assign io_requestor_0_status_sie = io_requestor_0_status_sie_0;
  assign io_requestor_0_hstatus_vtsr = io_requestor_0_hstatus_vtsr_0;
  assign io_requestor_0_hstatus_vtw = io_requestor_0_hstatus_vtw_0;
  assign io_requestor_0_hstatus_vtvm = io_requestor_0_hstatus_vtvm_0;
  assign io_requestor_0_hstatus_hu = io_requestor_0_hstatus_hu_0;
  assign io_requestor_0_hstatus_spvp = io_requestor_0_hstatus_spvp_0;
  assign io_requestor_0_hstatus_spv = io_requestor_0_hstatus_spv_0;
  assign io_requestor_0_hstatus_gva = io_requestor_0_hstatus_gva_0;
  assign io_requestor_0_gstatus_debug = io_requestor_0_gstatus_debug_0;
  assign io_requestor_0_gstatus_cease = io_requestor_0_gstatus_cease_0;
  assign io_requestor_0_gstatus_wfi = io_requestor_0_gstatus_wfi_0;
  assign io_requestor_0_gstatus_isa = io_requestor_0_gstatus_isa_0;
  assign io_requestor_0_gstatus_dprv = io_requestor_0_gstatus_dprv_0;
  assign io_requestor_0_gstatus_dv = io_requestor_0_gstatus_dv_0;
  assign io_requestor_0_gstatus_prv = io_requestor_0_gstatus_prv_0;
  assign io_requestor_0_gstatus_v = io_requestor_0_gstatus_v_0;
  assign io_requestor_0_gstatus_sd = io_requestor_0_gstatus_sd_0;
  assign io_requestor_0_gstatus_zero2 = io_requestor_0_gstatus_zero2_0;
  assign io_requestor_0_gstatus_mpv = io_requestor_0_gstatus_mpv_0;
  assign io_requestor_0_gstatus_gva = io_requestor_0_gstatus_gva_0;
  assign io_requestor_0_gstatus_mbe = io_requestor_0_gstatus_mbe_0;
  assign io_requestor_0_gstatus_sbe = io_requestor_0_gstatus_sbe_0;
  assign io_requestor_0_gstatus_sxl = io_requestor_0_gstatus_sxl_0;
  assign io_requestor_0_gstatus_zero1 = io_requestor_0_gstatus_zero1_0;
  assign io_requestor_0_gstatus_tsr = io_requestor_0_gstatus_tsr_0;
  assign io_requestor_0_gstatus_tw = io_requestor_0_gstatus_tw_0;
  assign io_requestor_0_gstatus_tvm = io_requestor_0_gstatus_tvm_0;
  assign io_requestor_0_gstatus_mxr = io_requestor_0_gstatus_mxr_0;
  assign io_requestor_0_gstatus_sum = io_requestor_0_gstatus_sum_0;
  assign io_requestor_0_gstatus_mprv = io_requestor_0_gstatus_mprv_0;
  assign io_requestor_0_gstatus_fs = io_requestor_0_gstatus_fs_0;
  assign io_requestor_0_gstatus_mpp = io_requestor_0_gstatus_mpp_0;
  assign io_requestor_0_gstatus_spp = io_requestor_0_gstatus_spp_0;
  assign io_requestor_0_gstatus_mpie = io_requestor_0_gstatus_mpie_0;
  assign io_requestor_0_gstatus_ube = io_requestor_0_gstatus_ube_0;
  assign io_requestor_0_gstatus_spie = io_requestor_0_gstatus_spie_0;
  assign io_requestor_0_gstatus_upie = io_requestor_0_gstatus_upie_0;
  assign io_requestor_0_gstatus_mie = io_requestor_0_gstatus_mie_0;
  assign io_requestor_0_gstatus_hie = io_requestor_0_gstatus_hie_0;
  assign io_requestor_0_gstatus_sie = io_requestor_0_gstatus_sie_0;
  assign io_requestor_0_gstatus_uie = io_requestor_0_gstatus_uie_0;
  assign io_requestor_0_pmp_0_cfg_l = io_requestor_0_pmp_0_cfg_l_0;
  assign io_requestor_0_pmp_0_cfg_a = io_requestor_0_pmp_0_cfg_a_0;
  assign io_requestor_0_pmp_0_cfg_x = io_requestor_0_pmp_0_cfg_x_0;
  assign io_requestor_0_pmp_0_cfg_w = io_requestor_0_pmp_0_cfg_w_0;
  assign io_requestor_0_pmp_0_cfg_r = io_requestor_0_pmp_0_cfg_r_0;
  assign io_requestor_0_pmp_0_addr = io_requestor_0_pmp_0_addr_0;
  assign io_requestor_0_pmp_0_mask = io_requestor_0_pmp_0_mask_0;
  assign io_requestor_0_pmp_1_cfg_l = io_requestor_0_pmp_1_cfg_l_0;
  assign io_requestor_0_pmp_1_cfg_a = io_requestor_0_pmp_1_cfg_a_0;
  assign io_requestor_0_pmp_1_cfg_x = io_requestor_0_pmp_1_cfg_x_0;
  assign io_requestor_0_pmp_1_cfg_w = io_requestor_0_pmp_1_cfg_w_0;
  assign io_requestor_0_pmp_1_cfg_r = io_requestor_0_pmp_1_cfg_r_0;
  assign io_requestor_0_pmp_1_addr = io_requestor_0_pmp_1_addr_0;
  assign io_requestor_0_pmp_1_mask = io_requestor_0_pmp_1_mask_0;
  assign io_requestor_0_pmp_2_cfg_l = io_requestor_0_pmp_2_cfg_l_0;
  assign io_requestor_0_pmp_2_cfg_a = io_requestor_0_pmp_2_cfg_a_0;
  assign io_requestor_0_pmp_2_cfg_x = io_requestor_0_pmp_2_cfg_x_0;
  assign io_requestor_0_pmp_2_cfg_w = io_requestor_0_pmp_2_cfg_w_0;
  assign io_requestor_0_pmp_2_cfg_r = io_requestor_0_pmp_2_cfg_r_0;
  assign io_requestor_0_pmp_2_addr = io_requestor_0_pmp_2_addr_0;
  assign io_requestor_0_pmp_2_mask = io_requestor_0_pmp_2_mask_0;
  assign io_requestor_0_pmp_3_cfg_l = io_requestor_0_pmp_3_cfg_l_0;
  assign io_requestor_0_pmp_3_cfg_a = io_requestor_0_pmp_3_cfg_a_0;
  assign io_requestor_0_pmp_3_cfg_x = io_requestor_0_pmp_3_cfg_x_0;
  assign io_requestor_0_pmp_3_cfg_w = io_requestor_0_pmp_3_cfg_w_0;
  assign io_requestor_0_pmp_3_cfg_r = io_requestor_0_pmp_3_cfg_r_0;
  assign io_requestor_0_pmp_3_addr = io_requestor_0_pmp_3_addr_0;
  assign io_requestor_0_pmp_3_mask = io_requestor_0_pmp_3_mask_0;
  assign io_requestor_0_pmp_4_cfg_l = io_requestor_0_pmp_4_cfg_l_0;
  assign io_requestor_0_pmp_4_cfg_a = io_requestor_0_pmp_4_cfg_a_0;
  assign io_requestor_0_pmp_4_cfg_x = io_requestor_0_pmp_4_cfg_x_0;
  assign io_requestor_0_pmp_4_cfg_w = io_requestor_0_pmp_4_cfg_w_0;
  assign io_requestor_0_pmp_4_cfg_r = io_requestor_0_pmp_4_cfg_r_0;
  assign io_requestor_0_pmp_4_addr = io_requestor_0_pmp_4_addr_0;
  assign io_requestor_0_pmp_4_mask = io_requestor_0_pmp_4_mask_0;
  assign io_requestor_0_pmp_5_cfg_l = io_requestor_0_pmp_5_cfg_l_0;
  assign io_requestor_0_pmp_5_cfg_a = io_requestor_0_pmp_5_cfg_a_0;
  assign io_requestor_0_pmp_5_cfg_x = io_requestor_0_pmp_5_cfg_x_0;
  assign io_requestor_0_pmp_5_cfg_w = io_requestor_0_pmp_5_cfg_w_0;
  assign io_requestor_0_pmp_5_cfg_r = io_requestor_0_pmp_5_cfg_r_0;
  assign io_requestor_0_pmp_5_addr = io_requestor_0_pmp_5_addr_0;
  assign io_requestor_0_pmp_5_mask = io_requestor_0_pmp_5_mask_0;
  assign io_requestor_0_pmp_6_cfg_l = io_requestor_0_pmp_6_cfg_l_0;
  assign io_requestor_0_pmp_6_cfg_a = io_requestor_0_pmp_6_cfg_a_0;
  assign io_requestor_0_pmp_6_cfg_x = io_requestor_0_pmp_6_cfg_x_0;
  assign io_requestor_0_pmp_6_cfg_w = io_requestor_0_pmp_6_cfg_w_0;
  assign io_requestor_0_pmp_6_cfg_r = io_requestor_0_pmp_6_cfg_r_0;
  assign io_requestor_0_pmp_6_addr = io_requestor_0_pmp_6_addr_0;
  assign io_requestor_0_pmp_6_mask = io_requestor_0_pmp_6_mask_0;
  assign io_requestor_0_pmp_7_cfg_l = io_requestor_0_pmp_7_cfg_l_0;
  assign io_requestor_0_pmp_7_cfg_a = io_requestor_0_pmp_7_cfg_a_0;
  assign io_requestor_0_pmp_7_cfg_x = io_requestor_0_pmp_7_cfg_x_0;
  assign io_requestor_0_pmp_7_cfg_w = io_requestor_0_pmp_7_cfg_w_0;
  assign io_requestor_0_pmp_7_cfg_r = io_requestor_0_pmp_7_cfg_r_0;
  assign io_requestor_0_pmp_7_addr = io_requestor_0_pmp_7_addr_0;
  assign io_requestor_0_pmp_7_mask = io_requestor_0_pmp_7_mask_0;
  assign io_requestor_0_customCSRs_csrs_0_ren = io_requestor_0_customCSRs_csrs_0_ren_0;
  assign io_requestor_0_customCSRs_csrs_0_wen = io_requestor_0_customCSRs_csrs_0_wen_0;
  assign io_requestor_0_customCSRs_csrs_0_wdata =
    io_requestor_0_customCSRs_csrs_0_wdata_0;
  assign io_requestor_0_customCSRs_csrs_0_value =
    io_requestor_0_customCSRs_csrs_0_value_0;
  assign io_requestor_0_customCSRs_csrs_1_ren = io_requestor_0_customCSRs_csrs_1_ren_0;
  assign io_requestor_0_customCSRs_csrs_1_wen = io_requestor_0_customCSRs_csrs_1_wen_0;
  assign io_requestor_0_customCSRs_csrs_1_wdata =
    io_requestor_0_customCSRs_csrs_1_wdata_0;
  assign io_requestor_0_customCSRs_csrs_2_ren = io_requestor_0_customCSRs_csrs_2_ren_0;
  assign io_requestor_0_customCSRs_csrs_2_wen = io_requestor_0_customCSRs_csrs_2_wen_0;
  assign io_requestor_0_customCSRs_csrs_2_wdata =
    io_requestor_0_customCSRs_csrs_2_wdata_0;
  assign io_requestor_0_customCSRs_csrs_3_ren = io_requestor_0_customCSRs_csrs_3_ren_0;
  assign io_requestor_0_customCSRs_csrs_3_wen = io_requestor_0_customCSRs_csrs_3_wen_0;
  assign io_requestor_0_customCSRs_csrs_3_wdata =
    io_requestor_0_customCSRs_csrs_3_wdata_0;
  assign io_requestor_1_req_ready = io_requestor_1_req_ready_0;
  assign io_requestor_1_resp_valid = io_requestor_1_resp_valid_0;
  assign io_requestor_1_resp_bits_ae_ptw = io_requestor_1_resp_bits_ae_ptw_0;
  assign io_requestor_1_resp_bits_ae_final = io_requestor_1_resp_bits_ae_final_0;
  assign io_requestor_1_resp_bits_pf = io_requestor_1_resp_bits_pf_0;
  assign io_requestor_1_resp_bits_gf = io_requestor_1_resp_bits_gf_0;
  assign io_requestor_1_resp_bits_hr = io_requestor_1_resp_bits_hr_0;
  assign io_requestor_1_resp_bits_hw = io_requestor_1_resp_bits_hw_0;
  assign io_requestor_1_resp_bits_hx = io_requestor_1_resp_bits_hx_0;
  assign io_requestor_1_resp_bits_pte_reserved_for_future =
    io_requestor_1_resp_bits_pte_reserved_for_future_0;
  assign io_requestor_1_resp_bits_pte_ppn = io_requestor_1_resp_bits_pte_ppn_0;
  assign io_requestor_1_resp_bits_pte_reserved_for_software =
    io_requestor_1_resp_bits_pte_reserved_for_software_0;
  assign io_requestor_1_resp_bits_pte_d = io_requestor_1_resp_bits_pte_d_0;
  assign io_requestor_1_resp_bits_pte_a = io_requestor_1_resp_bits_pte_a_0;
  assign io_requestor_1_resp_bits_pte_g = io_requestor_1_resp_bits_pte_g_0;
  assign io_requestor_1_resp_bits_pte_u = io_requestor_1_resp_bits_pte_u_0;
  assign io_requestor_1_resp_bits_pte_x = io_requestor_1_resp_bits_pte_x_0;
  assign io_requestor_1_resp_bits_pte_w = io_requestor_1_resp_bits_pte_w_0;
  assign io_requestor_1_resp_bits_pte_r = io_requestor_1_resp_bits_pte_r_0;
  assign io_requestor_1_resp_bits_pte_v = io_requestor_1_resp_bits_pte_v_0;
  assign io_requestor_1_resp_bits_level = io_requestor_1_resp_bits_level_0;
  assign io_requestor_1_resp_bits_fragmented_superpage =
    io_requestor_1_resp_bits_fragmented_superpage_0;
  assign io_requestor_1_resp_bits_gpa_valid = io_requestor_1_resp_bits_gpa_valid_0;
  assign io_requestor_1_resp_bits_gpa_bits = io_requestor_1_resp_bits_gpa_bits_0;
  assign io_requestor_1_resp_bits_gpa_is_pte = io_requestor_1_resp_bits_gpa_is_pte_0;
  assign io_requestor_1_ptbr_mode = io_requestor_1_ptbr_mode_0;
  assign io_requestor_1_ptbr_ppn = io_requestor_1_ptbr_ppn_0;
  assign io_requestor_1_hgatp_mode = io_requestor_1_hgatp_mode_0;
  assign io_requestor_1_hgatp_ppn = io_requestor_1_hgatp_ppn_0;
  assign io_requestor_1_vsatp_mode = io_requestor_1_vsatp_mode_0;
  assign io_requestor_1_vsatp_ppn = io_requestor_1_vsatp_ppn_0;
  assign io_requestor_1_status_debug = io_requestor_1_status_debug_0;
  assign io_requestor_1_status_cease = io_requestor_1_status_cease_0;
  assign io_requestor_1_status_wfi = io_requestor_1_status_wfi_0;
  assign io_requestor_1_status_isa = io_requestor_1_status_isa_0;
  assign io_requestor_1_status_dprv = io_requestor_1_status_dprv_0;
  assign io_requestor_1_status_dv = io_requestor_1_status_dv_0;
  assign io_requestor_1_status_prv = io_requestor_1_status_prv_0;
  assign io_requestor_1_status_v = io_requestor_1_status_v_0;
  assign io_requestor_1_status_sd = io_requestor_1_status_sd_0;
  assign io_requestor_1_status_mpv = io_requestor_1_status_mpv_0;
  assign io_requestor_1_status_gva = io_requestor_1_status_gva_0;
  assign io_requestor_1_status_tsr = io_requestor_1_status_tsr_0;
  assign io_requestor_1_status_tw = io_requestor_1_status_tw_0;
  assign io_requestor_1_status_tvm = io_requestor_1_status_tvm_0;
  assign io_requestor_1_status_mxr = io_requestor_1_status_mxr_0;
  assign io_requestor_1_status_sum = io_requestor_1_status_sum_0;
  assign io_requestor_1_status_mprv = io_requestor_1_status_mprv_0;
  assign io_requestor_1_status_fs = io_requestor_1_status_fs_0;
  assign io_requestor_1_status_mpp = io_requestor_1_status_mpp_0;
  assign io_requestor_1_status_spp = io_requestor_1_status_spp_0;
  assign io_requestor_1_status_mpie = io_requestor_1_status_mpie_0;
  assign io_requestor_1_status_spie = io_requestor_1_status_spie_0;
  assign io_requestor_1_status_mie = io_requestor_1_status_mie_0;
  assign io_requestor_1_status_sie = io_requestor_1_status_sie_0;
  assign io_requestor_1_hstatus_vtsr = io_requestor_1_hstatus_vtsr_0;
  assign io_requestor_1_hstatus_vtw = io_requestor_1_hstatus_vtw_0;
  assign io_requestor_1_hstatus_vtvm = io_requestor_1_hstatus_vtvm_0;
  assign io_requestor_1_hstatus_hu = io_requestor_1_hstatus_hu_0;
  assign io_requestor_1_hstatus_spvp = io_requestor_1_hstatus_spvp_0;
  assign io_requestor_1_hstatus_spv = io_requestor_1_hstatus_spv_0;
  assign io_requestor_1_hstatus_gva = io_requestor_1_hstatus_gva_0;
  assign io_requestor_1_gstatus_debug = io_requestor_1_gstatus_debug_0;
  assign io_requestor_1_gstatus_cease = io_requestor_1_gstatus_cease_0;
  assign io_requestor_1_gstatus_wfi = io_requestor_1_gstatus_wfi_0;
  assign io_requestor_1_gstatus_isa = io_requestor_1_gstatus_isa_0;
  assign io_requestor_1_gstatus_dprv = io_requestor_1_gstatus_dprv_0;
  assign io_requestor_1_gstatus_dv = io_requestor_1_gstatus_dv_0;
  assign io_requestor_1_gstatus_prv = io_requestor_1_gstatus_prv_0;
  assign io_requestor_1_gstatus_v = io_requestor_1_gstatus_v_0;
  assign io_requestor_1_gstatus_sd = io_requestor_1_gstatus_sd_0;
  assign io_requestor_1_gstatus_zero2 = io_requestor_1_gstatus_zero2_0;
  assign io_requestor_1_gstatus_mpv = io_requestor_1_gstatus_mpv_0;
  assign io_requestor_1_gstatus_gva = io_requestor_1_gstatus_gva_0;
  assign io_requestor_1_gstatus_mbe = io_requestor_1_gstatus_mbe_0;
  assign io_requestor_1_gstatus_sbe = io_requestor_1_gstatus_sbe_0;
  assign io_requestor_1_gstatus_sxl = io_requestor_1_gstatus_sxl_0;
  assign io_requestor_1_gstatus_zero1 = io_requestor_1_gstatus_zero1_0;
  assign io_requestor_1_gstatus_tsr = io_requestor_1_gstatus_tsr_0;
  assign io_requestor_1_gstatus_tw = io_requestor_1_gstatus_tw_0;
  assign io_requestor_1_gstatus_tvm = io_requestor_1_gstatus_tvm_0;
  assign io_requestor_1_gstatus_mxr = io_requestor_1_gstatus_mxr_0;
  assign io_requestor_1_gstatus_sum = io_requestor_1_gstatus_sum_0;
  assign io_requestor_1_gstatus_mprv = io_requestor_1_gstatus_mprv_0;
  assign io_requestor_1_gstatus_fs = io_requestor_1_gstatus_fs_0;
  assign io_requestor_1_gstatus_mpp = io_requestor_1_gstatus_mpp_0;
  assign io_requestor_1_gstatus_spp = io_requestor_1_gstatus_spp_0;
  assign io_requestor_1_gstatus_mpie = io_requestor_1_gstatus_mpie_0;
  assign io_requestor_1_gstatus_ube = io_requestor_1_gstatus_ube_0;
  assign io_requestor_1_gstatus_spie = io_requestor_1_gstatus_spie_0;
  assign io_requestor_1_gstatus_upie = io_requestor_1_gstatus_upie_0;
  assign io_requestor_1_gstatus_mie = io_requestor_1_gstatus_mie_0;
  assign io_requestor_1_gstatus_hie = io_requestor_1_gstatus_hie_0;
  assign io_requestor_1_gstatus_sie = io_requestor_1_gstatus_sie_0;
  assign io_requestor_1_gstatus_uie = io_requestor_1_gstatus_uie_0;
  assign io_requestor_1_pmp_0_cfg_l = io_requestor_1_pmp_0_cfg_l_0;
  assign io_requestor_1_pmp_0_cfg_a = io_requestor_1_pmp_0_cfg_a_0;
  assign io_requestor_1_pmp_0_cfg_x = io_requestor_1_pmp_0_cfg_x_0;
  assign io_requestor_1_pmp_0_cfg_w = io_requestor_1_pmp_0_cfg_w_0;
  assign io_requestor_1_pmp_0_cfg_r = io_requestor_1_pmp_0_cfg_r_0;
  assign io_requestor_1_pmp_0_addr = io_requestor_1_pmp_0_addr_0;
  assign io_requestor_1_pmp_0_mask = io_requestor_1_pmp_0_mask_0;
  assign io_requestor_1_pmp_1_cfg_l = io_requestor_1_pmp_1_cfg_l_0;
  assign io_requestor_1_pmp_1_cfg_a = io_requestor_1_pmp_1_cfg_a_0;
  assign io_requestor_1_pmp_1_cfg_x = io_requestor_1_pmp_1_cfg_x_0;
  assign io_requestor_1_pmp_1_cfg_w = io_requestor_1_pmp_1_cfg_w_0;
  assign io_requestor_1_pmp_1_cfg_r = io_requestor_1_pmp_1_cfg_r_0;
  assign io_requestor_1_pmp_1_addr = io_requestor_1_pmp_1_addr_0;
  assign io_requestor_1_pmp_1_mask = io_requestor_1_pmp_1_mask_0;
  assign io_requestor_1_pmp_2_cfg_l = io_requestor_1_pmp_2_cfg_l_0;
  assign io_requestor_1_pmp_2_cfg_a = io_requestor_1_pmp_2_cfg_a_0;
  assign io_requestor_1_pmp_2_cfg_x = io_requestor_1_pmp_2_cfg_x_0;
  assign io_requestor_1_pmp_2_cfg_w = io_requestor_1_pmp_2_cfg_w_0;
  assign io_requestor_1_pmp_2_cfg_r = io_requestor_1_pmp_2_cfg_r_0;
  assign io_requestor_1_pmp_2_addr = io_requestor_1_pmp_2_addr_0;
  assign io_requestor_1_pmp_2_mask = io_requestor_1_pmp_2_mask_0;
  assign io_requestor_1_pmp_3_cfg_l = io_requestor_1_pmp_3_cfg_l_0;
  assign io_requestor_1_pmp_3_cfg_a = io_requestor_1_pmp_3_cfg_a_0;
  assign io_requestor_1_pmp_3_cfg_x = io_requestor_1_pmp_3_cfg_x_0;
  assign io_requestor_1_pmp_3_cfg_w = io_requestor_1_pmp_3_cfg_w_0;
  assign io_requestor_1_pmp_3_cfg_r = io_requestor_1_pmp_3_cfg_r_0;
  assign io_requestor_1_pmp_3_addr = io_requestor_1_pmp_3_addr_0;
  assign io_requestor_1_pmp_3_mask = io_requestor_1_pmp_3_mask_0;
  assign io_requestor_1_pmp_4_cfg_l = io_requestor_1_pmp_4_cfg_l_0;
  assign io_requestor_1_pmp_4_cfg_a = io_requestor_1_pmp_4_cfg_a_0;
  assign io_requestor_1_pmp_4_cfg_x = io_requestor_1_pmp_4_cfg_x_0;
  assign io_requestor_1_pmp_4_cfg_w = io_requestor_1_pmp_4_cfg_w_0;
  assign io_requestor_1_pmp_4_cfg_r = io_requestor_1_pmp_4_cfg_r_0;
  assign io_requestor_1_pmp_4_addr = io_requestor_1_pmp_4_addr_0;
  assign io_requestor_1_pmp_4_mask = io_requestor_1_pmp_4_mask_0;
  assign io_requestor_1_pmp_5_cfg_l = io_requestor_1_pmp_5_cfg_l_0;
  assign io_requestor_1_pmp_5_cfg_a = io_requestor_1_pmp_5_cfg_a_0;
  assign io_requestor_1_pmp_5_cfg_x = io_requestor_1_pmp_5_cfg_x_0;
  assign io_requestor_1_pmp_5_cfg_w = io_requestor_1_pmp_5_cfg_w_0;
  assign io_requestor_1_pmp_5_cfg_r = io_requestor_1_pmp_5_cfg_r_0;
  assign io_requestor_1_pmp_5_addr = io_requestor_1_pmp_5_addr_0;
  assign io_requestor_1_pmp_5_mask = io_requestor_1_pmp_5_mask_0;
  assign io_requestor_1_pmp_6_cfg_l = io_requestor_1_pmp_6_cfg_l_0;
  assign io_requestor_1_pmp_6_cfg_a = io_requestor_1_pmp_6_cfg_a_0;
  assign io_requestor_1_pmp_6_cfg_x = io_requestor_1_pmp_6_cfg_x_0;
  assign io_requestor_1_pmp_6_cfg_w = io_requestor_1_pmp_6_cfg_w_0;
  assign io_requestor_1_pmp_6_cfg_r = io_requestor_1_pmp_6_cfg_r_0;
  assign io_requestor_1_pmp_6_addr = io_requestor_1_pmp_6_addr_0;
  assign io_requestor_1_pmp_6_mask = io_requestor_1_pmp_6_mask_0;
  assign io_requestor_1_pmp_7_cfg_l = io_requestor_1_pmp_7_cfg_l_0;
  assign io_requestor_1_pmp_7_cfg_a = io_requestor_1_pmp_7_cfg_a_0;
  assign io_requestor_1_pmp_7_cfg_x = io_requestor_1_pmp_7_cfg_x_0;
  assign io_requestor_1_pmp_7_cfg_w = io_requestor_1_pmp_7_cfg_w_0;
  assign io_requestor_1_pmp_7_cfg_r = io_requestor_1_pmp_7_cfg_r_0;
  assign io_requestor_1_pmp_7_addr = io_requestor_1_pmp_7_addr_0;
  assign io_requestor_1_pmp_7_mask = io_requestor_1_pmp_7_mask_0;
  assign io_requestor_1_customCSRs_csrs_0_ren = io_requestor_1_customCSRs_csrs_0_ren_0;
  assign io_requestor_1_customCSRs_csrs_0_wen = io_requestor_1_customCSRs_csrs_0_wen_0;
  assign io_requestor_1_customCSRs_csrs_0_wdata =
    io_requestor_1_customCSRs_csrs_0_wdata_0;
  assign io_requestor_1_customCSRs_csrs_0_value =
    io_requestor_1_customCSRs_csrs_0_value_0;
  assign io_requestor_1_customCSRs_csrs_1_ren = io_requestor_1_customCSRs_csrs_1_ren_0;
  assign io_requestor_1_customCSRs_csrs_1_wen = io_requestor_1_customCSRs_csrs_1_wen_0;
  assign io_requestor_1_customCSRs_csrs_1_wdata =
    io_requestor_1_customCSRs_csrs_1_wdata_0;
  assign io_requestor_1_customCSRs_csrs_2_ren = io_requestor_1_customCSRs_csrs_2_ren_0;
  assign io_requestor_1_customCSRs_csrs_2_wen = io_requestor_1_customCSRs_csrs_2_wen_0;
  assign io_requestor_1_customCSRs_csrs_2_wdata =
    io_requestor_1_customCSRs_csrs_2_wdata_0;
  assign io_requestor_1_customCSRs_csrs_3_ren = io_requestor_1_customCSRs_csrs_3_ren_0;
  assign io_requestor_1_customCSRs_csrs_3_wen = io_requestor_1_customCSRs_csrs_3_wen_0;
  assign io_requestor_1_customCSRs_csrs_3_wdata =
    io_requestor_1_customCSRs_csrs_3_wdata_0;
  assign io_mem_req_valid = io_mem_req_valid_0;
  assign io_mem_req_bits_addr = io_mem_req_bits_addr_0;
  assign io_mem_req_bits_dv = io_mem_req_bits_dv_0;
  assign io_mem_s1_kill = io_mem_s1_kill_0;
  assign io_dpath_perf_pte_miss = io_dpath_perf_pte_miss_0;
  assign io_dpath_perf_pte_hit = io_dpath_perf_pte_hit_0;
  assign io_dpath_clock_enabled = io_dpath_clock_enabled_0;
endmodule

