\hypertarget{fpga_8c_source}{}\doxysection{fpga.\+c}
\label{fpga_8c_source}\index{C:/Users/Roth/STM32CubeIDE/workspace\_1.11.0/TRex/lib/libleguan/source/peripherals/external/fpga.c@{C:/Users/Roth/STM32CubeIDE/workspace\_1.11.0/TRex/lib/libleguan/source/peripherals/external/fpga.c}}
\mbox{\hyperlink{fpga_8c}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00001}00001\ \ \textcolor{comment}{/*\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *}}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00002}00002\ \textcolor{comment}{\ \ *\ \ \ \ \ \ \ \ \ \ \_\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ *}}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00003}00003\ \textcolor{comment}{\ \ *\ \ \ \ \ \ \ \ \ |\ |\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ *}}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00004}00004\ \textcolor{comment}{\ \ *\ \ \ \ \ \ \ \ \ |\ |\ \ \ \ \ \_\_\_\ \ \_\_\ \_\ \_\ \ \ \_\ \ \_\_\ \_\ \_\ \_\_\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ *}}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00005}00005\ \textcolor{comment}{\ \ *\ \ \ \ \ \ \ \ \ |\ |\ \ \ \ /\ \_\ \(\backslash\)/\ \_`\ |\ |\ |\ |/\ \_`\ |\ '\_\ \(\backslash\)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ *}}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00006}00006\ \textcolor{comment}{\ \ *\ \ \ \ \ \ \ \ \ |\ |\_\_\_|\ \ \_\_/\ (\_|\ |\ |\_|\ |\ (\_|\ |\ |\ |\ |\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ *}}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00007}00007\ \textcolor{comment}{\ \ *\ \ \ \ \ \ \ \ \ \(\backslash\)\_\_\_\_\_/\(\backslash\)\_\_\_|\(\backslash\)\_\_,\ |\(\backslash\)\_\_,\_|\(\backslash\)\_\_,\_|\_|\ |\_|\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ *}}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00008}00008\ \textcolor{comment}{\ \ *\ \ \ \ \ \ \ \ =============\ \_\_/\ |\ ==================\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ *}}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00009}00009\ \textcolor{comment}{\ \ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\_\_\_/\ \ \ \ \ \ \ \ \ \ \ BFH\ 2021\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ *}}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00010}00010\ \textcolor{comment}{\ \ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ *}}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00011}00011\ \textcolor{comment}{\ \ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *}}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00012}00012\ \textcolor{comment}{\ \ *\ This\ software\ can\ be\ used\ by\ students\ and\ other\ personal\ of\ the\ *}}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00013}00013\ \textcolor{comment}{\ \ *\ Bern\ University\ of\ Applied\ Sciences\ under\ the\ terms\ of\ the\ MIT\ \ *}}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00014}00014\ \textcolor{comment}{\ \ *\ license.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ *}}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00015}00015\ \textcolor{comment}{\ \ *\ For\ other\ persons\ this\ software\ is\ under\ the\ terms\ of\ the\ GNU\ \ \ *}}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00016}00016\ \textcolor{comment}{\ \ *\ General\ Public\ License\ version\ 2.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ *}}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00017}00017\ \textcolor{comment}{\ \ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ *}}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00018}00018\ \textcolor{comment}{\ \ *\ Copyright\ \&copy;\ 2021,\ Bern\ University\ of\ Applied\ Sciences.\ \ \ \ \ *}}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00019}00019\ \textcolor{comment}{\ \ *\ All\ rights\ reserved.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ *}}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00020}00020\ \textcolor{comment}{\ \ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ */}}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00028}00028\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{fpga_8h}{peripherals/external/fpga.h}}"{}}}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00029}00029\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{math_8h}{common/math.h}}"{}}}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00030}00030\ }
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00031}00031\ }
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00032}\mbox{\hyperlink{fpga_8h_acfe196610727ad70fcd0f6a621b65b80}{00032}}\ \mbox{\hyperlink{errors_8h_ad75d91d2a2ad02fb4a39a5fc8c4d4ec3}{result\_t}}\ \mbox{\hyperlink{fpga_8c_acfe196610727ad70fcd0f6a621b65b80}{FPGA\_Init}}(\textcolor{keywordtype}{void})\ \{}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00033}00033\ \ \ \ \ \mbox{\hyperlink{fpga_8c_aa870e49425cbd96ec9c09b73ea79373a}{FPGA\_Reset}}();}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00034}00034\ }
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00035}00035\ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{errors_8h_ad75d91d2a2ad02fb4a39a5fc8c4d4ec3af3d0d72febdcc6491554576ed31f686e}{RESULT\_SUCCESS}};}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00036}00036\ \}}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00037}00037\ }
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00038}00038\ }
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00039}\mbox{\hyperlink{fpga_8h_aa870e49425cbd96ec9c09b73ea79373a}{00039}}\ \mbox{\hyperlink{errors_8h_ad75d91d2a2ad02fb4a39a5fc8c4d4ec3}{result\_t}}\ \mbox{\hyperlink{fpga_8c_aa870e49425cbd96ec9c09b73ea79373a}{FPGA\_Reset}}(\textcolor{keywordtype}{void})\ \{}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00040}00040\ \ \ \ \ \mbox{\hyperlink{fpga_8h_abace4ae0469107c97405019fb48c4866}{FPGA}}-\/>reset\ =\ \textcolor{keyword}{true};}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00041}00041\ }
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00042}00042\ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{errors_8h_ad75d91d2a2ad02fb4a39a5fc8c4d4ec3af3d0d72febdcc6491554576ed31f686e}{RESULT\_SUCCESS}};}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00043}00043\ \}}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00044}00044\ }
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00045}00045\ }
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00046}00046\ \textcolor{keyword}{static}\ \mbox{\hyperlink{errors_8h_ad75d91d2a2ad02fb4a39a5fc8c4d4ec3}{result\_t}}\ Set7SegDigit(uint8\_t\ digit,\ \textcolor{keywordtype}{char}\ value)\ \{}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00047}00047\ \ \ \ \ \textcolor{comment}{/*\ There's\ only\ four\ 7\ segment\ displays,\ bail\ if\ out\ of\ range\ */}}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00048}00048\ \ \ \ \ \textcolor{keywordflow}{if}\ (digit\ >\ 3)}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00049}00049\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{errors_8h_ad75d91d2a2ad02fb4a39a5fc8c4d4ec3a452818d0c5041b006773bf786538eea2}{RESULT\_INVALID\_ARGUMENTS}};}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00050}00050\ }
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00051}00051\ \ \ \ \ \textcolor{keywordflow}{switch}(value)\{}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00052}00052\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ 0:\ \ \ \ \ \mbox{\hyperlink{fpga_8h_abace4ae0469107c97405019fb48c4866}{FPGA}}-\/>seven\_segment.digits[digit]\ =\ 0x3F;\ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00053}00053\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ 1:\ \ \ \ \ \mbox{\hyperlink{fpga_8h_abace4ae0469107c97405019fb48c4866}{FPGA}}-\/>seven\_segment.digits[digit]\ =\ 0x06;\ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00054}00054\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ 2:\ \ \ \ \ \mbox{\hyperlink{fpga_8h_abace4ae0469107c97405019fb48c4866}{FPGA}}-\/>seven\_segment.digits[digit]\ =\ 0x5B;\ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00055}00055\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ 3:\ \ \ \ \ \mbox{\hyperlink{fpga_8h_abace4ae0469107c97405019fb48c4866}{FPGA}}-\/>seven\_segment.digits[digit]\ =\ 0x4F;\ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00056}00056\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ 4:\ \ \ \ \ \mbox{\hyperlink{fpga_8h_abace4ae0469107c97405019fb48c4866}{FPGA}}-\/>seven\_segment.digits[digit]\ =\ 0x66;\ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00057}00057\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ 5:\ \ \ \ \ \mbox{\hyperlink{fpga_8h_abace4ae0469107c97405019fb48c4866}{FPGA}}-\/>seven\_segment.digits[digit]\ =\ 0x6D;\ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00058}00058\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ 6:\ \ \ \ \ \mbox{\hyperlink{fpga_8h_abace4ae0469107c97405019fb48c4866}{FPGA}}-\/>seven\_segment.digits[digit]\ =\ 0x7D;\ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00059}00059\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ 7:\ \ \ \ \ \mbox{\hyperlink{fpga_8h_abace4ae0469107c97405019fb48c4866}{FPGA}}-\/>seven\_segment.digits[digit]\ =\ 0x07;\ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00060}00060\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ 8:\ \ \ \ \ \mbox{\hyperlink{fpga_8h_abace4ae0469107c97405019fb48c4866}{FPGA}}-\/>seven\_segment.digits[digit]\ =\ 0x7F;\ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00061}00061\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ 9:\ \ \ \ \ \mbox{\hyperlink{fpga_8h_abace4ae0469107c97405019fb48c4866}{FPGA}}-\/>seven\_segment.digits[digit]\ =\ 0x6F;\ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00062}00062\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ 0x0A:\ \ \mbox{\hyperlink{fpga_8h_abace4ae0469107c97405019fb48c4866}{FPGA}}-\/>seven\_segment.digits[digit]\ =\ 0x77;\ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00063}00063\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ 0x0B:\ \ \mbox{\hyperlink{fpga_8h_abace4ae0469107c97405019fb48c4866}{FPGA}}-\/>seven\_segment.digits[digit]\ =\ 0x7C;\ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00064}00064\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ 0x0C:\ \ \mbox{\hyperlink{fpga_8h_abace4ae0469107c97405019fb48c4866}{FPGA}}-\/>seven\_segment.digits[digit]\ =\ 0x39;\ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00065}00065\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ 0x0D:\ \ \mbox{\hyperlink{fpga_8h_abace4ae0469107c97405019fb48c4866}{FPGA}}-\/>seven\_segment.digits[digit]\ =\ 0x5E;\ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00066}00066\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ 0x0E:\ \ \mbox{\hyperlink{fpga_8h_abace4ae0469107c97405019fb48c4866}{FPGA}}-\/>seven\_segment.digits[digit]\ =\ 0x79;\ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00067}00067\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ 0x0F:\ \ \mbox{\hyperlink{fpga_8h_abace4ae0469107c97405019fb48c4866}{FPGA}}-\/>seven\_segment.digits[digit]\ =\ 0x71;\ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00068}00068\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ \textcolor{charliteral}{'-\/'}:\ \ \ \mbox{\hyperlink{fpga_8h_abace4ae0469107c97405019fb48c4866}{FPGA}}-\/>seven\_segment.digits[digit]\ =\ 0x40;\ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00069}00069\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ \textcolor{charliteral}{'\ '}:\ \ \ \mbox{\hyperlink{fpga_8h_abace4ae0469107c97405019fb48c4866}{FPGA}}-\/>seven\_segment.digits[digit]\ =\ 0x00;\ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00070}00070\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{default}:\ \ \ \ \mbox{\hyperlink{fpga_8h_abace4ae0469107c97405019fb48c4866}{FPGA}}-\/>seven\_segment.digits[digit]\ =\ 0x00;\ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00071}00071\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00072}00072\ }
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00073}00073\ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{errors_8h_ad75d91d2a2ad02fb4a39a5fc8c4d4ec3af3d0d72febdcc6491554576ed31f686e}{RESULT\_SUCCESS}};}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00074}00074\ \}}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00075}00075\ }
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00076}\mbox{\hyperlink{fpga_8h_a4a2c9b23065889317f2e2f04f00e0e89}{00076}}\ \mbox{\hyperlink{errors_8h_ad75d91d2a2ad02fb4a39a5fc8c4d4ec3}{result\_t}}\ \mbox{\hyperlink{fpga_8c_a4a2c9b23065889317f2e2f04f00e0e89}{FPGA\_7SegDisplayDecimal}}(uint16\_t\ value)\ \{}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00077}00077\ \ \ \ \ \textcolor{comment}{/*\ Maximum\ 4\ digit\ decimal\ value\ is\ 9999\ */}}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00078}00078\ \ \ \ \ \textcolor{keywordflow}{if}\ (value\ >\ 9999)\ value\ =\ 9999;}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00079}00079\ }
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00080}00080\ \ \ \ \ \textcolor{comment}{/*\ Turn\ every\ digit\ into\ bcd\ */}}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00081}00081\ \ \ \ \ uint16\_t\ bcd\ =\ 0;}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00082}00082\ \ \ \ \ bcd\ |=\ \mbox{\hyperlink{math_8h_a74e3669f39a12b944d71ac5f7687a3ff}{MATH\_BinaryToBCD}}((value\ /\ 1000)\ \%\ 10)\ <<\ 12;}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00083}00083\ \ \ \ \ bcd\ |=\ \mbox{\hyperlink{math_8h_a74e3669f39a12b944d71ac5f7687a3ff}{MATH\_BinaryToBCD}}((value\ /\ 100)\ \ \%\ 10)\ <<\ 8;}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00084}00084\ \ \ \ \ bcd\ |=\ \mbox{\hyperlink{math_8h_a74e3669f39a12b944d71ac5f7687a3ff}{MATH\_BinaryToBCD}}((value\ /\ 10)\ \ \ \%\ 10)\ <<\ 4;}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00085}00085\ \ \ \ \ bcd\ |=\ \mbox{\hyperlink{math_8h_a74e3669f39a12b944d71ac5f7687a3ff}{MATH\_BinaryToBCD}}((value\ /\ 1)\ \ \ \ \%\ 10)\ <<\ 0;}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00086}00086\ }
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00087}00087\ \ \ \ \ \mbox{\hyperlink{fpga_8h_abace4ae0469107c97405019fb48c4866}{FPGA}}-\/>seven\_segment.dp.all\ =\ 0b0000;}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00088}00088\ \ \ \ \ \mbox{\hyperlink{fpga_8h_abace4ae0469107c97405019fb48c4866}{FPGA}}-\/>seven\_segment.bcd.all\ =\ bcd;}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00089}00089\ }
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00090}00090\ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{errors_8h_ad75d91d2a2ad02fb4a39a5fc8c4d4ec3af3d0d72febdcc6491554576ed31f686e}{RESULT\_SUCCESS}};}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00091}00091\ \}}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00092}00092\ }
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00093}\mbox{\hyperlink{fpga_8h_a3e8371e92939fd4e89b4a31dc63df5d2}{00093}}\ \mbox{\hyperlink{errors_8h_ad75d91d2a2ad02fb4a39a5fc8c4d4ec3}{result\_t}}\ \mbox{\hyperlink{fpga_8c_a3e8371e92939fd4e89b4a31dc63df5d2}{FPGA\_7SegDisplayFloat}}(\mbox{\hyperlink{types_8h_a4611b605e45ab401f02cab15c5e38715}{float32\_t}}\ value,\ uint8\_t\ precision)\ \{}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00094}00094\ \ \ \ \ \textcolor{comment}{/*\ There's\ only\ 4\ displays.\ Decimal\ precision\ higher\ than\ 3\ can't\ be\ displayed\ */}}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00095}00095\ \ \ \ \ \textcolor{keywordflow}{if}\ (precision\ >\ 3)}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00096}00096\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{errors_8h_ad75d91d2a2ad02fb4a39a5fc8c4d4ec3a452818d0c5041b006773bf786538eea2}{RESULT\_INVALID\_ARGUMENTS}};}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00097}00097\ }
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00098}00098\ \ \ \ \ \textcolor{keywordtype}{bool}\ negative\ =\ value\ <\ 0;}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00099}00099\ }
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00100}00100\ \ \ \ \ \textcolor{keywordflow}{if}\ (negative)\ \{}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00101}00101\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ (precision\ ==\ 0)}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00102}00102\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{errors_8h_ad75d91d2a2ad02fb4a39a5fc8c4d4ec3a452818d0c5041b006773bf786538eea2}{RESULT\_INVALID\_ARGUMENTS}};}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00103}00103\ }
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00104}00104\ \ \ \ \ \ \ \ \ precision-\/-\/;}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00105}00105\ \ \ \ \ \ \ \ \ value\ *=\ -\/1;}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00106}00106\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00107}00107\ }
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00108}00108\ \ \ \ \ \mbox{\hyperlink{fpga_8h_abace4ae0469107c97405019fb48c4866}{FPGA}}-\/>seven\_segment.dp.all\ =\ 0b0001\ <<\ precision;}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00109}00109\ }
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00110}00110\ \ \ \ \ \textcolor{comment}{/*\ Move\ all\ relevant\ digits\ above\ decimal\ point\ */}}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00111}00111\ \ \ \ \ \textcolor{keywordflow}{for}\ (uint8\_t\ i\ =\ 0;\ i\ <\ precision;\ i++)}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00112}00112\ \ \ \ \ \ \ \ \ value\ *=\ 10;}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00113}00113\ }
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00114}00114\ \ \ \ \ \textcolor{comment}{/*\ Turn\ every\ digit\ into\ bcd\ */}}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00115}00115\ \ \ \ \ uint16\_t\ bcd\ =\ 0;}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00116}00116\ \ \ \ \ bcd\ |=\ \mbox{\hyperlink{math_8h_a74e3669f39a12b944d71ac5f7687a3ff}{MATH\_BinaryToBCD}}((int32\_t)(value\ /\ 1000)\ \%\ 10)\ <<\ 12;}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00117}00117\ \ \ \ \ bcd\ |=\ \mbox{\hyperlink{math_8h_a74e3669f39a12b944d71ac5f7687a3ff}{MATH\_BinaryToBCD}}((int32\_t)(value\ /\ 100)\ \ \%\ 10)\ <<\ 8;}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00118}00118\ \ \ \ \ bcd\ |=\ \mbox{\hyperlink{math_8h_a74e3669f39a12b944d71ac5f7687a3ff}{MATH\_BinaryToBCD}}((int32\_t)(value\ /\ 10)\ \ \ \%\ 10)\ <<\ 4;}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00119}00119\ \ \ \ \ bcd\ |=\ \mbox{\hyperlink{math_8h_a74e3669f39a12b944d71ac5f7687a3ff}{MATH\_BinaryToBCD}}((int32\_t)(value\ /\ 1)\ \ \ \ \%\ 10)\ <<\ 0;}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00120}00120\ }
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00121}00121\ \ \ \ \ \mbox{\hyperlink{fpga_8h_abace4ae0469107c97405019fb48c4866}{FPGA}}-\/>seven\_segment.bcd.all\ =\ bcd;}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00122}00122\ }
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00123}00123\ \ \ \ \ \textcolor{comment}{/*\ Display\ negative\ sign\ if\ number\ was\ negative\ */}}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00124}00124\ \ \ \ \ \textcolor{keywordflow}{if}\ (negative)}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00125}00125\ \ \ \ \ \ \ \ \ Set7SegDigit(3,\ \textcolor{charliteral}{'-\/'});}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00126}00126\ }
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00127}00127\ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{errors_8h_ad75d91d2a2ad02fb4a39a5fc8c4d4ec3af3d0d72febdcc6491554576ed31f686e}{RESULT\_SUCCESS}};}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00128}00128\ \}}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00129}00129\ }
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00130}\mbox{\hyperlink{fpga_8h_a20b6e43aef863a1a2aa8573a6f047e5a}{00130}}\ \mbox{\hyperlink{errors_8h_ad75d91d2a2ad02fb4a39a5fc8c4d4ec3}{result\_t}}\ \mbox{\hyperlink{fpga_8c_a20b6e43aef863a1a2aa8573a6f047e5a}{FPGA\_7SegDisplayHexadecimal}}(uint16\_t\ value)\ \{}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00131}00131\ \ \ \ \ \mbox{\hyperlink{fpga_8h_abace4ae0469107c97405019fb48c4866}{FPGA}}-\/>seven\_segment.dp.all\ =\ 0b0000;}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00132}00132\ \ \ \ \ \mbox{\hyperlink{fpga_8h_abace4ae0469107c97405019fb48c4866}{FPGA}}-\/>seven\_segment.hexadecimal.all\ =\ value;}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00133}00133\ }
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00134}00134\ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{errors_8h_ad75d91d2a2ad02fb4a39a5fc8c4d4ec3af3d0d72febdcc6491554576ed31f686e}{RESULT\_SUCCESS}};}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00135}00135\ \}}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00136}00136\ }
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00137}00137\ }
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00138}\mbox{\hyperlink{fpga_8h_a08500f77e69acf8b701880048532d8a2}{00138}}\ uint8\_t\ \mbox{\hyperlink{fpga_8c_a08500f77e69acf8b701880048532d8a2}{FPGA\_DIPGetLeft}}(\textcolor{keywordtype}{void})\ \{}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00139}00139\ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{fpga_8h_abace4ae0469107c97405019fb48c4866}{FPGA}}-\/>dip\_switches.state\_left.all;}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00140}00140\ \}}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00141}00141\ }
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00142}\mbox{\hyperlink{fpga_8h_a66a47e3e5e03c9ad2543c4c1912793fa}{00142}}\ uint8\_t\ \mbox{\hyperlink{fpga_8c_a66a47e3e5e03c9ad2543c4c1912793fa}{FPGA\_DIPGetRight}}(\textcolor{keywordtype}{void})\ \{}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00143}00143\ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{fpga_8h_abace4ae0469107c97405019fb48c4866}{FPGA}}-\/>dip\_switches.state\_right.all;}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00144}00144\ \}}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00145}00145\ }
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00146}\mbox{\hyperlink{fpga_8h_adfdb85c4ea74b1722082e3a1d9477b87}{00146}}\ \mbox{\hyperlink{errors_8h_ad75d91d2a2ad02fb4a39a5fc8c4d4ec3}{result\_t}}\ \mbox{\hyperlink{fpga_8c_adfdb85c4ea74b1722082e3a1d9477b87}{FPGA\_DIPUnmaskOnIRQ}}(uint8\_t\ switch\_id)\ \{}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00147}00147\ \ \ \ \ switch\_id-\/-\/;}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00148}00148\ }
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00149}00149\ \ \ \ \ \textcolor{keywordflow}{if}\ (switch\_id\ >\ 8)}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00150}00150\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{errors_8h_ad75d91d2a2ad02fb4a39a5fc8c4d4ec3a452818d0c5041b006773bf786538eea2}{RESULT\_INVALID\_ARGUMENTS}};}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00151}00151\ }
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00152}00152\ \ \ \ \ \mbox{\hyperlink{fpga_8h_abace4ae0469107c97405019fb48c4866}{FPGA}}-\/>dip\_switches.pressed\_irq\ |=\ (1UL\ <<\ switch\_id);}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00153}00153\ }
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00154}00154\ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{errors_8h_ad75d91d2a2ad02fb4a39a5fc8c4d4ec3af3d0d72febdcc6491554576ed31f686e}{RESULT\_SUCCESS}};}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00155}00155\ \}}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00156}00156\ }
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00157}\mbox{\hyperlink{fpga_8h_a6dd8da73b9f1994ed0aeebb505879bd3}{00157}}\ \mbox{\hyperlink{errors_8h_ad75d91d2a2ad02fb4a39a5fc8c4d4ec3}{result\_t}}\ \mbox{\hyperlink{fpga_8c_a6dd8da73b9f1994ed0aeebb505879bd3}{FPGA\_DIPUnmaskOffIRQ}}(uint8\_t\ switch\_id)\ \{}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00158}00158\ \ \ \ \ switch\_id-\/-\/;}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00159}00159\ }
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00160}00160\ \ \ \ \ \textcolor{keywordflow}{if}\ (switch\_id\ >\ 8)}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00161}00161\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{errors_8h_ad75d91d2a2ad02fb4a39a5fc8c4d4ec3a452818d0c5041b006773bf786538eea2}{RESULT\_INVALID\_ARGUMENTS}};}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00162}00162\ }
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00163}00163\ \ \ \ \ \mbox{\hyperlink{fpga_8h_abace4ae0469107c97405019fb48c4866}{FPGA}}-\/>dip\_switches.released\_irq\ |=\ (1UL\ <<\ switch\_id);}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00164}00164\ }
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00165}00165\ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{errors_8h_ad75d91d2a2ad02fb4a39a5fc8c4d4ec3af3d0d72febdcc6491554576ed31f686e}{RESULT\_SUCCESS}};}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00166}00166\ \}}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00167}00167\ }
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00168}\mbox{\hyperlink{fpga_8h_adc504d13027044b17a279c864064d436}{00168}}\ \mbox{\hyperlink{errors_8h_ad75d91d2a2ad02fb4a39a5fc8c4d4ec3}{result\_t}}\ \mbox{\hyperlink{fpga_8c_adc504d13027044b17a279c864064d436}{FPGA\_DIPMaskOnIRQ}}(uint8\_t\ switch\_id)\ \{}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00169}00169\ \ \ \ \ switch\_id-\/-\/;}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00170}00170\ }
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00171}00171\ \ \ \ \ \textcolor{keywordflow}{if}\ (switch\_id\ >\ 8)}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00172}00172\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{errors_8h_ad75d91d2a2ad02fb4a39a5fc8c4d4ec3a452818d0c5041b006773bf786538eea2}{RESULT\_INVALID\_ARGUMENTS}};}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00173}00173\ }
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00174}00174\ \ \ \ \ \mbox{\hyperlink{fpga_8h_abace4ae0469107c97405019fb48c4866}{FPGA}}-\/>dip\_switches.pressed\_irq\ \&=\ \string~(1UL\ <<\ switch\_id);}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00175}00175\ }
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00176}00176\ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{errors_8h_ad75d91d2a2ad02fb4a39a5fc8c4d4ec3af3d0d72febdcc6491554576ed31f686e}{RESULT\_SUCCESS}};}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00177}00177\ \}}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00178}00178\ }
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00179}\mbox{\hyperlink{fpga_8h_af23bd50e57ede4e18d39ec23934de5ef}{00179}}\ \mbox{\hyperlink{errors_8h_ad75d91d2a2ad02fb4a39a5fc8c4d4ec3}{result\_t}}\ \mbox{\hyperlink{fpga_8c_af23bd50e57ede4e18d39ec23934de5ef}{FPGA\_DIPMaskOffIRQ}}(uint8\_t\ switch\_id)\ \{}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00180}00180\ \ \ \ \ switch\_id-\/-\/;}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00181}00181\ }
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00182}00182\ \ \ \ \ \textcolor{keywordflow}{if}\ (switch\_id\ >\ 8)}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00183}00183\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{errors_8h_ad75d91d2a2ad02fb4a39a5fc8c4d4ec3a452818d0c5041b006773bf786538eea2}{RESULT\_INVALID\_ARGUMENTS}};}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00184}00184\ }
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00185}00185\ \ \ \ \ \mbox{\hyperlink{fpga_8h_abace4ae0469107c97405019fb48c4866}{FPGA}}-\/>dip\_switches.released\_irq\ \&=\ \string~(1UL\ <<\ switch\_id);}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00186}00186\ }
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00187}00187\ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{errors_8h_ad75d91d2a2ad02fb4a39a5fc8c4d4ec3af3d0d72febdcc6491554576ed31f686e}{RESULT\_SUCCESS}};}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00188}00188\ \}}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00189}00189\ }
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00190}00190\ }
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00191}\mbox{\hyperlink{fpga_8h_aaa57255f8e98ac0e52ee032d2534bea1}{00191}}\ \textcolor{keywordtype}{bool}\ \mbox{\hyperlink{fpga_8c_aaa57255f8e98ac0e52ee032d2534bea1}{FPGA\_GetButton}}(\mbox{\hyperlink{fpga_8h_a9097bd7284da9d12458667e3a19ef0f1}{FPGA\_Button\_t}}\ button)\ \{}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00192}00192\ \ \ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{fpga_8h_abace4ae0469107c97405019fb48c4866}{FPGA}}-\/>buttons.state.all\ \&\ (1UL\ <<\ button))\ !=\ 0;}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00193}00193\ \}}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00194}00194\ }
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00195}\mbox{\hyperlink{fpga_8h_a2aeae904599c002457d7c55a2f9d2cca}{00195}}\ \mbox{\hyperlink{errors_8h_ad75d91d2a2ad02fb4a39a5fc8c4d4ec3}{result\_t}}\ \mbox{\hyperlink{fpga_8c_a2aeae904599c002457d7c55a2f9d2cca}{FPGA\_ButtonUnmaskPressIRQ}}(\mbox{\hyperlink{fpga_8h_a9097bd7284da9d12458667e3a19ef0f1}{FPGA\_Button\_t}}\ button)\ \{}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00196}00196\ \ \ \ \ \mbox{\hyperlink{fpga_8h_abace4ae0469107c97405019fb48c4866}{FPGA}}-\/>buttons.pressed\_irq\ |=\ (1UL\ <<\ button);}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00197}00197\ }
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00198}00198\ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{errors_8h_ad75d91d2a2ad02fb4a39a5fc8c4d4ec3af3d0d72febdcc6491554576ed31f686e}{RESULT\_SUCCESS}};}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00199}00199\ \}}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00200}00200\ }
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00201}\mbox{\hyperlink{fpga_8h_a2777595ef5a74632e84325297b8728be}{00201}}\ \mbox{\hyperlink{errors_8h_ad75d91d2a2ad02fb4a39a5fc8c4d4ec3}{result\_t}}\ \mbox{\hyperlink{fpga_8c_a2777595ef5a74632e84325297b8728be}{FPGA\_ButtonUnmaskReleaseIRQ}}(\mbox{\hyperlink{fpga_8h_a9097bd7284da9d12458667e3a19ef0f1}{FPGA\_Button\_t}}\ button)\ \{}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00202}00202\ \ \ \ \ \mbox{\hyperlink{fpga_8h_abace4ae0469107c97405019fb48c4866}{FPGA}}-\/>buttons.released\_irq\ |=\ (1UL\ <<\ button);}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00203}00203\ }
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00204}00204\ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{errors_8h_ad75d91d2a2ad02fb4a39a5fc8c4d4ec3af3d0d72febdcc6491554576ed31f686e}{RESULT\_SUCCESS}};}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00205}00205\ \}}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00206}00206\ }
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00207}\mbox{\hyperlink{fpga_8h_ab39ebbd0a17f7e65efcff98237bc3d65}{00207}}\ \mbox{\hyperlink{errors_8h_ad75d91d2a2ad02fb4a39a5fc8c4d4ec3}{result\_t}}\ \mbox{\hyperlink{fpga_8c_ab39ebbd0a17f7e65efcff98237bc3d65}{FPGA\_ButtonMaskPressIRQ}}(\mbox{\hyperlink{fpga_8h_a9097bd7284da9d12458667e3a19ef0f1}{FPGA\_Button\_t}}\ button)\ \{}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00208}00208\ \ \ \ \ \mbox{\hyperlink{fpga_8h_abace4ae0469107c97405019fb48c4866}{FPGA}}-\/>buttons.pressed\_irq\ \&=\ \string~(1UL\ <<\ button);}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00209}00209\ }
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00210}00210\ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{errors_8h_ad75d91d2a2ad02fb4a39a5fc8c4d4ec3af3d0d72febdcc6491554576ed31f686e}{RESULT\_SUCCESS}};}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00211}00211\ \}}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00212}00212\ }
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00213}\mbox{\hyperlink{fpga_8h_a527f28099d51aed3ca6d54622dd380cf}{00213}}\ \mbox{\hyperlink{errors_8h_ad75d91d2a2ad02fb4a39a5fc8c4d4ec3}{result\_t}}\ \mbox{\hyperlink{fpga_8c_a527f28099d51aed3ca6d54622dd380cf}{FPGA\_ButtonMaskReleaseIRQ}}(\mbox{\hyperlink{fpga_8h_a9097bd7284da9d12458667e3a19ef0f1}{FPGA\_Button\_t}}\ button)\ \{}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00214}00214\ \ \ \ \ \mbox{\hyperlink{fpga_8h_abace4ae0469107c97405019fb48c4866}{FPGA}}-\/>buttons.released\_irq\ \&=\ \string~(1UL\ <<\ button);}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00215}00215\ }
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00216}00216\ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{errors_8h_ad75d91d2a2ad02fb4a39a5fc8c4d4ec3af3d0d72febdcc6491554576ed31f686e}{RESULT\_SUCCESS}};}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00217}00217\ \}}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00218}00218\ }
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00219}\mbox{\hyperlink{fpga_8h_a6879a6b628974d01a7d7b817310a4591}{00219}}\ uint8\_t\ \mbox{\hyperlink{fpga_8c_a6879a6b628974d01a7d7b817310a4591}{FPGA\_GetScanningDivider}}(\textcolor{keywordtype}{void})\ \{}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00220}00220\ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{fpga_8h_abace4ae0469107c97405019fb48c4866}{FPGA}}-\/>scanning\_divider;}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00221}00221\ \}}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00222}00222\ }
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00223}\mbox{\hyperlink{fpga_8h_a5eca0be6328d5d5891e34131f1d745ca}{00223}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{fpga_8c_a5eca0be6328d5d5891e34131f1d745ca}{FPGA\_SetScanningDivider}}(uint16\_t\ divider)\ \{}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00224}00224\ \ \ \ \ \mbox{\hyperlink{fpga_8h_abace4ae0469107c97405019fb48c4866}{FPGA}}-\/>scanning\_divider\ =\ divider;}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00225}00225\ \}}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00226}00226\ }
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00227}00227\ }
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00228}\mbox{\hyperlink{fpga_8h_ab524bef8e7a6a6f78a05881bd316c751}{00228}}\ \mbox{\hyperlink{errors_8h_ad75d91d2a2ad02fb4a39a5fc8c4d4ec3}{result\_t}}\ \mbox{\hyperlink{fpga_8c_ab524bef8e7a6a6f78a05881bd316c751}{FPGA\_MatrixSetPixel}}(uint8\_t\ x,\ uint8\_t\ y,\ \mbox{\hyperlink{struct_r_g_b_a16__t}{color\_t}}\ color)\ \{}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00229}00229\ \ \ \ \ \textcolor{keywordflow}{if}\ (x\ >=\ \mbox{\hyperlink{fpga_8h_a237d2b477f9af5c33d971a5d1c720033}{FPGA\_RGB\_LED\_MATRIX\_WIDTH}}\ ||\ y\ >=\ \mbox{\hyperlink{fpga_8h_a2a49bf4e4301f1b64ff4bbfd4eb6a66e}{FPGA\_RGB\_LED\_MATRIX\_HEIGHT}})}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00230}00230\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{errors_8h_ad75d91d2a2ad02fb4a39a5fc8c4d4ec3a452818d0c5041b006773bf786538eea2}{RESULT\_INVALID\_ARGUMENTS}};}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00231}00231\ }
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00232}00232\ \ \ \ \ \textcolor{keyword}{volatile}\ \mbox{\hyperlink{struct_l_e_g_u_a_n___p_a_c_k_e_d}{FPGA\_RGPPixelRegister\_t}}\ *pixel\ =\ \&\mbox{\hyperlink{fpga_8h_abace4ae0469107c97405019fb48c4866}{FPGA}}-\/>rgb\_matrix.pixel[y][x];}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00233}00233\ }
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00234}00234\ \ \ \ \ pixel-\/>\mbox{\hyperlink{struct_l_e_g_u_a_n___p_a_c_k_e_d_a4c5c6ceb8ed33456261fa907136e0c3a}{r}}\ =\ color.\mbox{\hyperlink{struct_r_g_b_a16__t_acfb1795eb860b37ae4a0cf5007525b11}{r}};}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00235}00235\ \ \ \ \ pixel-\/>\mbox{\hyperlink{struct_l_e_g_u_a_n___p_a_c_k_e_d_a1673907d4d89d763bb7b94ec1eeb7b60}{g}}\ =\ color.\mbox{\hyperlink{struct_r_g_b_a16__t_ad2c8d7f21feee0ce670c72acadf51074}{g}};}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00236}00236\ \ \ \ \ pixel-\/>\mbox{\hyperlink{struct_l_e_g_u_a_n___p_a_c_k_e_d_a4313c9563516f94387762ab05763456b}{b}}\ =\ color.\mbox{\hyperlink{struct_r_g_b_a16__t_a7976cd62f9b61a65e8104a3cf7c15099}{b}};}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00237}00237\ }
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00238}00238\ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{errors_8h_ad75d91d2a2ad02fb4a39a5fc8c4d4ec3af3d0d72febdcc6491554576ed31f686e}{RESULT\_SUCCESS}};}
\DoxyCodeLine{\Hypertarget{fpga_8c_source_l00239}00239\ \}}

\end{DoxyCode}
