// Seed: 378173018
module module_0 (
    input supply1 id_0,
    output wire id_1
);
  assign module_1.id_3 = 0;
  id_3 :
  assert property (@(posedge id_0) id_0)
  else $unsigned(2);
  ;
  id_4 :
  assert property (@(posedge id_4) -1)
  else $unsigned(31);
  ;
  logic id_5;
endmodule
module module_1 #(
    parameter id_1 = 32'd49
) (
    output wand id_0,
    output supply1 _id_1
    , id_7,
    output supply1 id_2,
    input supply0 id_3,
    input supply1 id_4,
    input tri id_5
);
  logic [id_1 : (  1  >  -1 'b0 )] id_8;
  ;
  module_0 modCall_1 (
      id_4,
      id_2
  );
endmodule
