<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

</twCmdLine><twDesign>mojo_top_0_routed.ncd</twDesign><twDesignPath>mojo_top_0_routed.ncd</twDesignPath><twPCF>mojo_top_0.pcf</twPCF><twPcfPath>mojo_top_0.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="tqg144"><twDevName>xc6slx9</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" dlyHyperLnks="t" ><twItemLimit>30</twItemLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_clk = PERIOD TIMEGRP &quot;clk&quot; 50 MHz HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>8.000</twMinPer></twConstHead><twPinLimitRpt anchorID="6"><twPinLimitBanner>Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP &quot;clk&quot; 50 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="7" type="MINLOWPULSE" name="Tdcmpw_CLKIN_50_100" slack="12.000" period="20.000" constraintValue="10.000" deviceLimit="4.000" physResource="new_clk/dcm_sp_inst/CLKIN" logResource="new_clk/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="new_clk/dcm_sp_inst_ML_NEW_DIVCLK"/><twPinLimit anchorID="8" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_50_100" slack="12.000" period="20.000" constraintValue="10.000" deviceLimit="4.000" physResource="new_clk/dcm_sp_inst/CLKIN" logResource="new_clk/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="new_clk/dcm_sp_inst_ML_NEW_DIVCLK"/><twPinLimit anchorID="9" type="MINPERIOD" name="Tdcmper_CLKFX" slack="12.625" period="15.625" constraintValue="15.625" deviceLimit="3.000" freqLimit="333.333" physResource="new_clk/dcm_sp_inst/CLKFX" logResource="new_clk/dcm_sp_inst/CLKFX" locationPin="DCM_X0Y1.CLKFX" clockNet="new_clk/clkfx"/><twPinLimit anchorID="10" type="MINPERIOD" name="Tdcmper_CLKIN" slack="16.000" period="20.000" constraintValue="20.000" deviceLimit="4.000" freqLimit="250.000" physResource="new_clk/dcm_sp_inst/CLKIN" logResource="new_clk/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="new_clk/dcm_sp_inst_ML_NEW_DIVCLK"/><twPinLimit anchorID="11" type="MINPERIOD" name="Tdcmper_CLKOUT" slack="16.000" period="20.000" constraintValue="20.000" deviceLimit="4.000" freqLimit="250.000" physResource="new_clk/dcm_sp_inst/CLK0" logResource="new_clk/dcm_sp_inst/CLK0" locationPin="DCM_X0Y1.CLK0" clockNet="new_clk/clk0"/><twPinLimit anchorID="12" type="MAXPERIOD" name="Tdcmper_CLKIN" slack="180.000" period="20.000" constraintValue="20.000" deviceLimit="200.000" freqLimit="5.000" physResource="new_clk/dcm_sp_inst/CLKIN" logResource="new_clk/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="new_clk/dcm_sp_inst_ML_NEW_DIVCLK"/><twPinLimit anchorID="13" type="MAXPERIOD" name="Tdcmper_CLKOUT" slack="180.000" period="20.000" constraintValue="20.000" deviceLimit="200.000" freqLimit="5.000" physResource="new_clk/dcm_sp_inst/CLK0" logResource="new_clk/dcm_sp_inst/CLK0" locationPin="DCM_X0Y1.CLK0" clockNet="new_clk/clk0"/><twPinLimit anchorID="14" type="MAXPERIOD" name="Tdcmper_CLKFX" slack="184.375" period="15.625" constraintValue="15.625" deviceLimit="200.000" freqLimit="5.000" physResource="new_clk/dcm_sp_inst/CLKFX" logResource="new_clk/dcm_sp_inst/CLKFX" locationPin="DCM_X0Y1.CLKFX" clockNet="new_clk/clkfx"/></twPinLimitRpt></twConst><twConst anchorID="15" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">TS_new_clk_clkfx = PERIOD TIMEGRP &quot;new_clk_clkfx&quot; TS_clk * 1.28 HIGH 50%;</twConstName><twItemCnt>71666</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>8673</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>9.325</twMinPer></twConstHead><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.300</twSlack><twSrc BELType="FF">fifo_manager/serial_tx_TDC/bit_ctr_q_1</twSrc><twDest BELType="FF">fifo_manager/serial_tx_TDC/tx_q</twDest><twTotPathDel>9.587</twTotPathDel><twClkSkew dest = "1.180" src = "0.626">-0.554</twClkSkew><twDelConst>15.625</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.512" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>fifo_manager/serial_tx_TDC/bit_ctr_q_1</twSrc><twDest BELType='FF'>fifo_manager/serial_tx_TDC/tx_q</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X15Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_64mhz</twSrcClk><twPathDel><twSite>SLICE_X15Y31.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>fifo_manager/serial_tx_TDC/bit_ctr_q[2]</twComp><twBEL>fifo_manager/serial_tx_TDC/bit_ctr_q_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y35.A3</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.509</twDelInfo><twComp>fifo_manager/serial_tx_TDC/bit_ctr_q[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y35.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_10</twComp><twBEL>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_112</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y35.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.321</twDelInfo><twComp>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_112</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y35.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_10</twComp><twBEL>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_7</twBEL><twBEL>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_5_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y35.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.986</twDelInfo><twComp>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_5_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y35.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fifo_manager/serial_tx_TDC/data_q[19]</twComp><twBEL>fifo_manager/serial_tx_TDC/tx_d</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X6Y1.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.179</twDelInfo><twComp>fifo_manager/serial_tx_TDC/tx_d</twComp></twPathDel><twPathDel><twSite>OLOGIC_X6Y1.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>tx_q</twComp><twBEL>fifo_manager/serial_tx_TDC/tx_q</twBEL></twPathDel><twLogDel>2.592</twLogDel><twRouteDel>6.995</twRouteDel><twTotDel>9.587</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">clk_64mhz</twDestClk><twPctLog>27.0</twPctLog><twPctRoute>73.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.662</twSlack><twSrc BELType="FF">fifo_manager/serial_tx_TDC/bit_ctr_q_1</twSrc><twDest BELType="FF">fifo_manager/serial_tx_TDC/tx_q</twDest><twTotPathDel>9.225</twTotPathDel><twClkSkew dest = "1.180" src = "0.626">-0.554</twClkSkew><twDelConst>15.625</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.512" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>fifo_manager/serial_tx_TDC/bit_ctr_q_1</twSrc><twDest BELType='FF'>fifo_manager/serial_tx_TDC/tx_q</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X15Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_64mhz</twSrcClk><twPathDel><twSite>SLICE_X15Y31.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>fifo_manager/serial_tx_TDC/bit_ctr_q[2]</twComp><twBEL>fifo_manager/serial_tx_TDC/bit_ctr_q_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y38.A5</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.461</twDelInfo><twComp>fifo_manager/serial_tx_TDC/bit_ctr_q[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y38.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fifo_manager/serial_tx_TDC/data_q[27]</twComp><twBEL>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_111</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y35.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.982</twDelInfo><twComp>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_111</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y35.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_10</twComp><twBEL>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_6</twBEL><twBEL>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_5_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y35.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.986</twDelInfo><twComp>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_5_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y35.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fifo_manager/serial_tx_TDC/data_q[19]</twComp><twBEL>fifo_manager/serial_tx_TDC/tx_d</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X6Y1.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.179</twDelInfo><twComp>fifo_manager/serial_tx_TDC/tx_d</twComp></twPathDel><twPathDel><twSite>OLOGIC_X6Y1.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>tx_q</twComp><twBEL>fifo_manager/serial_tx_TDC/tx_q</twBEL></twPathDel><twLogDel>2.617</twLogDel><twRouteDel>6.608</twRouteDel><twTotDel>9.225</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">clk_64mhz</twDestClk><twPctLog>28.4</twPctLog><twPctRoute>71.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.680</twSlack><twSrc BELType="FF">fifo_manager/serial_tx_TDC/bit_ctr_q_0</twSrc><twDest BELType="FF">fifo_manager/serial_tx_TDC/tx_q</twDest><twTotPathDel>9.207</twTotPathDel><twClkSkew dest = "1.180" src = "0.626">-0.554</twClkSkew><twDelConst>15.625</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.512" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>fifo_manager/serial_tx_TDC/bit_ctr_q_0</twSrc><twDest BELType='FF'>fifo_manager/serial_tx_TDC/tx_q</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X15Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_64mhz</twSrcClk><twPathDel><twSite>SLICE_X15Y31.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>fifo_manager/serial_tx_TDC/bit_ctr_q[2]</twComp><twBEL>fifo_manager/serial_tx_TDC/bit_ctr_q_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y35.A1</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.217</twDelInfo><twComp>fifo_manager/serial_tx_TDC/bit_ctr_q[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y35.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_10</twComp><twBEL>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_112</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y35.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.321</twDelInfo><twComp>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_112</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y35.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_10</twComp><twBEL>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_7</twBEL><twBEL>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_5_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y35.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.986</twDelInfo><twComp>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_5_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y35.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fifo_manager/serial_tx_TDC/data_q[19]</twComp><twBEL>fifo_manager/serial_tx_TDC/tx_d</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X6Y1.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.179</twDelInfo><twComp>fifo_manager/serial_tx_TDC/tx_d</twComp></twPathDel><twPathDel><twSite>OLOGIC_X6Y1.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>tx_q</twComp><twBEL>fifo_manager/serial_tx_TDC/tx_q</twBEL></twPathDel><twLogDel>2.504</twLogDel><twRouteDel>6.703</twRouteDel><twTotDel>9.207</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">clk_64mhz</twDestClk><twPctLog>27.2</twPctLog><twPctRoute>72.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.733</twSlack><twSrc BELType="FF">fifo_manager/serial_tx_TDC/bit_ctr_q_1</twSrc><twDest BELType="FF">fifo_manager/serial_tx_TDC/tx_q</twDest><twTotPathDel>9.154</twTotPathDel><twClkSkew dest = "1.180" src = "0.626">-0.554</twClkSkew><twDelConst>15.625</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.512" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>fifo_manager/serial_tx_TDC/bit_ctr_q_1</twSrc><twDest BELType='FF'>fifo_manager/serial_tx_TDC/tx_q</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X15Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_64mhz</twSrcClk><twPathDel><twSite>SLICE_X15Y31.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>fifo_manager/serial_tx_TDC/bit_ctr_q[2]</twComp><twBEL>fifo_manager/serial_tx_TDC/bit_ctr_q_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y42.B6</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.839</twDelInfo><twComp>fifo_manager/serial_tx_TDC/bit_ctr_q[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y42.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fifo_manager/serial_tx_TDC/data_q[43]</twComp><twBEL>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_114</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y35.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.223</twDelInfo><twComp>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_114</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y35.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fifo_manager/serial_tx_TDC/data_q[19]</twComp><twBEL>fifo_manager/serial_tx_TDC/tx_d_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y35.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>fifo_manager/serial_tx_TDC/N354</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y35.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fifo_manager/serial_tx_TDC/data_q[19]</twComp><twBEL>fifo_manager/serial_tx_TDC/tx_d</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X6Y1.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.179</twDelInfo><twComp>fifo_manager/serial_tx_TDC/tx_d</twComp></twPathDel><twPathDel><twSite>OLOGIC_X6Y1.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>tx_q</twComp><twBEL>fifo_manager/serial_tx_TDC/tx_q</twBEL></twPathDel><twLogDel>2.473</twLogDel><twRouteDel>6.681</twRouteDel><twTotDel>9.154</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">clk_64mhz</twDestClk><twPctLog>27.0</twPctLog><twPctRoute>73.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.734</twSlack><twSrc BELType="FF">f6_mems_spi_master/state_q_FSM_FFd2</twSrc><twDest BELType="RAM">mems_rom/Mram_n08841</twDest><twTotPathDel>8.568</twTotPathDel><twClkSkew dest = "0.751" src = "0.782">0.031</twClkSkew><twDelConst>15.625</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.512" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>f6_mems_spi_master/state_q_FSM_FFd2</twSrc><twDest BELType='RAM'>mems_rom/Mram_n08841</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X15Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_64mhz</twSrcClk><twPathDel><twSite>SLICE_X15Y48.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>state_q_FSM_FFd1_7</twComp><twBEL>f6_mems_spi_master/state_q_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y35.D4</twSite><twDelType>net</twDelType><twFanCnt>28</twFanCnt><twDelInfo twEdge="twRising">2.133</twDelInfo><twComp>state_q_FSM_FFd2_5</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y35.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>f6_mems_control/state_q_FSM_FFd2</twComp><twBEL>f6_mems_spi_master/busy1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y20.B3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.731</twDelInfo><twComp>f6_mems_SPI_busy</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y20.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>f6_addr[3]</twComp><twBEL>f6_mems_control/Mmux_addr_d191</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y16.B5</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.718</twDelInfo><twComp>f6_mems_control/Mmux_addr_d19</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y16.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>f6_addr[15]</twComp><twBEL>f6_mems_control/Mmux_addr_d51</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y0.ADDRA13</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">2.315</twDelInfo><twComp>addr_d[13]</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y0.CLKA</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>mems_rom/Mram_n08841</twComp><twBEL>mems_rom/Mram_n08841</twBEL></twPathDel><twLogDel>1.671</twLogDel><twRouteDel>6.897</twRouteDel><twTotDel>8.568</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">clk_64mhz</twDestClk><twPctLog>19.5</twPctLog><twPctRoute>80.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.753</twSlack><twSrc BELType="FF">fifo_manager/serial_tx_TDC/data_q_7</twSrc><twDest BELType="FF">fifo_manager/serial_tx_TDC/tx_q</twDest><twTotPathDel>9.128</twTotPathDel><twClkSkew dest = "1.180" src = "0.632">-0.548</twClkSkew><twDelConst>15.625</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.512" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>fifo_manager/serial_tx_TDC/data_q_7</twSrc><twDest BELType='FF'>fifo_manager/serial_tx_TDC/tx_q</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X21Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_64mhz</twSrcClk><twPathDel><twSite>SLICE_X21Y30.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>fifo_manager/serial_tx_TDC/data_q[7]</twComp><twBEL>fifo_manager/serial_tx_TDC/data_q_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y31.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.317</twDelInfo><twComp>fifo_manager/serial_tx_TDC/data_q[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_121</twComp><twBEL>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_121</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y35.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.118</twDelInfo><twComp>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_121</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y35.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_10</twComp><twBEL>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_7</twBEL><twBEL>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_5_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y35.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.986</twDelInfo><twComp>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_5_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y35.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fifo_manager/serial_tx_TDC/data_q[19]</twComp><twBEL>fifo_manager/serial_tx_TDC/tx_d</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X6Y1.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.179</twDelInfo><twComp>fifo_manager/serial_tx_TDC/tx_d</twComp></twPathDel><twPathDel><twSite>OLOGIC_X6Y1.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>tx_q</twComp><twBEL>fifo_manager/serial_tx_TDC/tx_q</twBEL></twPathDel><twLogDel>2.528</twLogDel><twRouteDel>6.600</twRouteDel><twTotDel>9.128</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">clk_64mhz</twDestClk><twPctLog>27.7</twPctLog><twPctRoute>72.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.790</twSlack><twSrc BELType="FF">fifo_manager/serial_tx_TDC/bit_ctr_q_1</twSrc><twDest BELType="FF">fifo_manager/serial_tx_TDC/tx_q</twDest><twTotPathDel>9.097</twTotPathDel><twClkSkew dest = "1.180" src = "0.626">-0.554</twClkSkew><twDelConst>15.625</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.512" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>fifo_manager/serial_tx_TDC/bit_ctr_q_1</twSrc><twDest BELType='FF'>fifo_manager/serial_tx_TDC/tx_q</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X15Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_64mhz</twSrcClk><twPathDel><twSite>SLICE_X15Y31.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>fifo_manager/serial_tx_TDC/bit_ctr_q[2]</twComp><twBEL>fifo_manager/serial_tx_TDC/bit_ctr_q_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y42.C4</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">2.017</twDelInfo><twComp>fifo_manager/serial_tx_TDC/bit_ctr_q[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y42.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>fifo_manager/serial_tx_TDC/data_q[47]</twComp><twBEL>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_123</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y35.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.012</twDelInfo><twComp>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_123</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y35.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fifo_manager/serial_tx_TDC/data_q[19]</twComp><twBEL>fifo_manager/serial_tx_TDC/tx_d_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y35.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>fifo_manager/serial_tx_TDC/N354</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y35.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fifo_manager/serial_tx_TDC/data_q[19]</twComp><twBEL>fifo_manager/serial_tx_TDC/tx_d</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X6Y1.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.179</twDelInfo><twComp>fifo_manager/serial_tx_TDC/tx_d</twComp></twPathDel><twPathDel><twSite>OLOGIC_X6Y1.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>tx_q</twComp><twBEL>fifo_manager/serial_tx_TDC/tx_q</twBEL></twPathDel><twLogDel>2.449</twLogDel><twRouteDel>6.648</twRouteDel><twTotDel>9.097</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">clk_64mhz</twDestClk><twPctLog>26.9</twPctLog><twPctRoute>73.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="30"><twConstPath anchorID="31" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.814</twSlack><twSrc BELType="FF">f6_mems_spi_master/state_q_FSM_FFd2</twSrc><twDest BELType="RAM">mems_rom/Mram_n08841</twDest><twTotPathDel>8.488</twTotPathDel><twClkSkew dest = "0.751" src = "0.782">0.031</twClkSkew><twDelConst>15.625</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.512" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>f6_mems_spi_master/state_q_FSM_FFd2</twSrc><twDest BELType='RAM'>mems_rom/Mram_n08841</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X15Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_64mhz</twSrcClk><twPathDel><twSite>SLICE_X15Y48.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>state_q_FSM_FFd1_7</twComp><twBEL>f6_mems_spi_master/state_q_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y35.D4</twSite><twDelType>net</twDelType><twFanCnt>28</twFanCnt><twDelInfo twEdge="twRising">2.133</twDelInfo><twComp>state_q_FSM_FFd2_5</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y35.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>f6_mems_control/state_q_FSM_FFd2</twComp><twBEL>f6_mems_spi_master/busy1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y20.B3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.731</twDelInfo><twComp>f6_mems_SPI_busy</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y20.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>f6_addr[3]</twComp><twBEL>f6_mems_control/Mmux_addr_d191</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y15.A3</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.046</twDelInfo><twComp>f6_mems_control/Mmux_addr_d19</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y15.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>f6_addr[11]</twComp><twBEL>f6_mems_control/Mmux_addr_d151</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y0.ADDRA8</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.907</twDelInfo><twComp>addr_d[8]</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y0.CLKA</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>mems_rom/Mram_n08841</twComp><twBEL>mems_rom/Mram_n08841</twBEL></twPathDel><twLogDel>1.671</twLogDel><twRouteDel>6.817</twRouteDel><twTotDel>8.488</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">clk_64mhz</twDestClk><twPctLog>19.7</twPctLog><twPctRoute>80.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="32"><twConstPath anchorID="33" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.864</twSlack><twSrc BELType="FF">f6_mems_spi_master/state_q_FSM_FFd1</twSrc><twDest BELType="RAM">mems_rom/Mram_n08841</twDest><twTotPathDel>8.438</twTotPathDel><twClkSkew dest = "0.751" src = "0.782">0.031</twClkSkew><twDelConst>15.625</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.512" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>f6_mems_spi_master/state_q_FSM_FFd1</twSrc><twDest BELType='RAM'>mems_rom/Mram_n08841</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X15Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_64mhz</twSrcClk><twPathDel><twSite>SLICE_X15Y48.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>state_q_FSM_FFd1_7</twComp><twBEL>f6_mems_spi_master/state_q_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y35.D5</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">2.091</twDelInfo><twComp>state_q_FSM_FFd1_5</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y35.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>f6_mems_control/state_q_FSM_FFd2</twComp><twBEL>f6_mems_spi_master/busy1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y20.B3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.731</twDelInfo><twComp>f6_mems_SPI_busy</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y20.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>f6_addr[3]</twComp><twBEL>f6_mems_control/Mmux_addr_d191</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y16.B5</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.718</twDelInfo><twComp>f6_mems_control/Mmux_addr_d19</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y16.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>f6_addr[15]</twComp><twBEL>f6_mems_control/Mmux_addr_d51</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y0.ADDRA13</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">2.315</twDelInfo><twComp>addr_d[13]</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y0.CLKA</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>mems_rom/Mram_n08841</twComp><twBEL>mems_rom/Mram_n08841</twBEL></twPathDel><twLogDel>1.583</twLogDel><twRouteDel>6.855</twRouteDel><twTotDel>8.438</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">clk_64mhz</twDestClk><twPctLog>18.8</twPctLog><twPctRoute>81.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="34"><twConstPath anchorID="35" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.866</twSlack><twSrc BELType="FF">fifo_manager/serial_tx_TDC/bit_ctr_q_0</twSrc><twDest BELType="FF">fifo_manager/serial_tx_TDC/tx_q</twDest><twTotPathDel>9.021</twTotPathDel><twClkSkew dest = "1.180" src = "0.626">-0.554</twClkSkew><twDelConst>15.625</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.512" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>fifo_manager/serial_tx_TDC/bit_ctr_q_0</twSrc><twDest BELType='FF'>fifo_manager/serial_tx_TDC/tx_q</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X15Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_64mhz</twSrcClk><twPathDel><twSite>SLICE_X15Y31.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>fifo_manager/serial_tx_TDC/bit_ctr_q[2]</twComp><twBEL>fifo_manager/serial_tx_TDC/bit_ctr_q_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y37.B2</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.504</twDelInfo><twComp>fifo_manager/serial_tx_TDC/bit_ctr_q[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fifo_manager/serial_tx_TDC/data_q[23]</twComp><twBEL>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y35.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.823</twDelInfo><twComp>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_11</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y35.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_10</twComp><twBEL>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_6</twBEL><twBEL>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_5_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y35.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.986</twDelInfo><twComp>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_5_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y35.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fifo_manager/serial_tx_TDC/data_q[19]</twComp><twBEL>fifo_manager/serial_tx_TDC/tx_d</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X6Y1.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.179</twDelInfo><twComp>fifo_manager/serial_tx_TDC/tx_d</twComp></twPathDel><twPathDel><twSite>OLOGIC_X6Y1.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>tx_q</twComp><twBEL>fifo_manager/serial_tx_TDC/tx_q</twBEL></twPathDel><twLogDel>2.529</twLogDel><twRouteDel>6.492</twRouteDel><twTotDel>9.021</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">clk_64mhz</twDestClk><twPctLog>28.0</twPctLog><twPctRoute>72.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="36"><twConstPath anchorID="37" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.887</twSlack><twSrc BELType="FF">fifo_manager/serial_tx_TDC/bit_ctr_q_1</twSrc><twDest BELType="FF">fifo_manager/serial_tx_TDC/tx_q</twDest><twTotPathDel>9.000</twTotPathDel><twClkSkew dest = "1.180" src = "0.626">-0.554</twClkSkew><twDelConst>15.625</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.512" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>fifo_manager/serial_tx_TDC/bit_ctr_q_1</twSrc><twDest BELType='FF'>fifo_manager/serial_tx_TDC/tx_q</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X15Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_64mhz</twSrcClk><twPathDel><twSite>SLICE_X15Y31.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>fifo_manager/serial_tx_TDC/bit_ctr_q[2]</twComp><twBEL>fifo_manager/serial_tx_TDC/bit_ctr_q_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y37.B6</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.395</twDelInfo><twComp>fifo_manager/serial_tx_TDC/bit_ctr_q[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fifo_manager/serial_tx_TDC/data_q[23]</twComp><twBEL>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y35.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.823</twDelInfo><twComp>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_11</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y35.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_10</twComp><twBEL>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_6</twBEL><twBEL>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_5_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y35.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.986</twDelInfo><twComp>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_5_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y35.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fifo_manager/serial_tx_TDC/data_q[19]</twComp><twBEL>fifo_manager/serial_tx_TDC/tx_d</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X6Y1.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.179</twDelInfo><twComp>fifo_manager/serial_tx_TDC/tx_d</twComp></twPathDel><twPathDel><twSite>OLOGIC_X6Y1.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>tx_q</twComp><twBEL>fifo_manager/serial_tx_TDC/tx_q</twBEL></twPathDel><twLogDel>2.617</twLogDel><twRouteDel>6.383</twRouteDel><twTotDel>9.000</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">clk_64mhz</twDestClk><twPctLog>29.1</twPctLog><twPctRoute>70.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="38"><twConstPath anchorID="39" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.912</twSlack><twSrc BELType="FF">fifo_manager/serial_tx_TDC/bit_ctr_q_0</twSrc><twDest BELType="FF">fifo_manager/serial_tx_TDC/tx_q</twDest><twTotPathDel>8.975</twTotPathDel><twClkSkew dest = "1.180" src = "0.626">-0.554</twClkSkew><twDelConst>15.625</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.512" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>fifo_manager/serial_tx_TDC/bit_ctr_q_0</twSrc><twDest BELType='FF'>fifo_manager/serial_tx_TDC/tx_q</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X15Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_64mhz</twSrcClk><twPathDel><twSite>SLICE_X15Y31.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>fifo_manager/serial_tx_TDC/bit_ctr_q[2]</twComp><twBEL>fifo_manager/serial_tx_TDC/bit_ctr_q_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y28.C2</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.269</twDelInfo><twComp>fifo_manager/serial_tx_TDC/bit_ctr_q[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y28.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fifo_manager/serial_tx_TDC/data_q[11]</twComp><twBEL>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_122</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y35.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.013</twDelInfo><twComp>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_122</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y35.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_10</twComp><twBEL>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_7</twBEL><twBEL>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_5_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y35.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.986</twDelInfo><twComp>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_5_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y35.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fifo_manager/serial_tx_TDC/data_q[19]</twComp><twBEL>fifo_manager/serial_tx_TDC/tx_d</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X6Y1.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.179</twDelInfo><twComp>fifo_manager/serial_tx_TDC/tx_d</twComp></twPathDel><twPathDel><twSite>OLOGIC_X6Y1.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>tx_q</twComp><twBEL>fifo_manager/serial_tx_TDC/tx_q</twBEL></twPathDel><twLogDel>2.528</twLogDel><twRouteDel>6.447</twRouteDel><twTotDel>8.975</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">clk_64mhz</twDestClk><twPctLog>28.2</twPctLog><twPctRoute>71.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.914</twSlack><twSrc BELType="FF">fifo_manager/serial_tx_TDC/bit_ctr_q_0</twSrc><twDest BELType="FF">fifo_manager/serial_tx_TDC/tx_q</twDest><twTotPathDel>8.973</twTotPathDel><twClkSkew dest = "1.180" src = "0.626">-0.554</twClkSkew><twDelConst>15.625</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.512" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>fifo_manager/serial_tx_TDC/bit_ctr_q_0</twSrc><twDest BELType='FF'>fifo_manager/serial_tx_TDC/tx_q</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X15Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_64mhz</twSrcClk><twPathDel><twSite>SLICE_X15Y31.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>fifo_manager/serial_tx_TDC/bit_ctr_q[2]</twComp><twBEL>fifo_manager/serial_tx_TDC/bit_ctr_q_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y31.B2</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>fifo_manager/serial_tx_TDC/bit_ctr_q[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_121</twComp><twBEL>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_121</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y35.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.118</twDelInfo><twComp>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_121</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y35.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_10</twComp><twBEL>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_7</twBEL><twBEL>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_5_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y35.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.986</twDelInfo><twComp>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_5_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y35.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fifo_manager/serial_tx_TDC/data_q[19]</twComp><twBEL>fifo_manager/serial_tx_TDC/tx_d</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X6Y1.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.179</twDelInfo><twComp>fifo_manager/serial_tx_TDC/tx_d</twComp></twPathDel><twPathDel><twSite>OLOGIC_X6Y1.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>tx_q</twComp><twBEL>fifo_manager/serial_tx_TDC/tx_q</twBEL></twPathDel><twLogDel>2.528</twLogDel><twRouteDel>6.445</twRouteDel><twTotDel>8.973</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">clk_64mhz</twDestClk><twPctLog>28.2</twPctLog><twPctRoute>71.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.915</twSlack><twSrc BELType="FF">fifo_manager/serial_tx_TDC/bit_ctr_q_0</twSrc><twDest BELType="FF">fifo_manager/serial_tx_TDC/tx_q</twDest><twTotPathDel>8.972</twTotPathDel><twClkSkew dest = "1.180" src = "0.626">-0.554</twClkSkew><twDelConst>15.625</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.512" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>fifo_manager/serial_tx_TDC/bit_ctr_q_0</twSrc><twDest BELType='FF'>fifo_manager/serial_tx_TDC/tx_q</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X15Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_64mhz</twSrcClk><twPathDel><twSite>SLICE_X15Y31.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>fifo_manager/serial_tx_TDC/bit_ctr_q[2]</twComp><twBEL>fifo_manager/serial_tx_TDC/bit_ctr_q_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y38.A3</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.296</twDelInfo><twComp>fifo_manager/serial_tx_TDC/bit_ctr_q[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y38.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fifo_manager/serial_tx_TDC/data_q[27]</twComp><twBEL>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_111</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y35.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.982</twDelInfo><twComp>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_111</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y35.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_10</twComp><twBEL>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_6</twBEL><twBEL>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_5_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y35.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.986</twDelInfo><twComp>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_5_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y35.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fifo_manager/serial_tx_TDC/data_q[19]</twComp><twBEL>fifo_manager/serial_tx_TDC/tx_d</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X6Y1.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.179</twDelInfo><twComp>fifo_manager/serial_tx_TDC/tx_d</twComp></twPathDel><twPathDel><twSite>OLOGIC_X6Y1.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>tx_q</twComp><twBEL>fifo_manager/serial_tx_TDC/tx_q</twBEL></twPathDel><twLogDel>2.529</twLogDel><twRouteDel>6.443</twRouteDel><twTotDel>8.972</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">clk_64mhz</twDestClk><twPctLog>28.2</twPctLog><twPctRoute>71.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.943</twSlack><twSrc BELType="FF">fifo_manager/serial_tx_TDC/bit_ctr_q_1</twSrc><twDest BELType="FF">fifo_manager/serial_tx_TDC/tx_q</twDest><twTotPathDel>8.944</twTotPathDel><twClkSkew dest = "1.180" src = "0.626">-0.554</twClkSkew><twDelConst>15.625</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.512" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>fifo_manager/serial_tx_TDC/bit_ctr_q_1</twSrc><twDest BELType='FF'>fifo_manager/serial_tx_TDC/tx_q</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X15Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_64mhz</twSrcClk><twPathDel><twSite>SLICE_X15Y31.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>fifo_manager/serial_tx_TDC/bit_ctr_q[2]</twComp><twBEL>fifo_manager/serial_tx_TDC/bit_ctr_q_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y31.B3</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.045</twDelInfo><twComp>fifo_manager/serial_tx_TDC/bit_ctr_q[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_121</twComp><twBEL>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_121</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y35.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.118</twDelInfo><twComp>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_121</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y35.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_10</twComp><twBEL>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_7</twBEL><twBEL>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_5_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y35.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.986</twDelInfo><twComp>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_5_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y35.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fifo_manager/serial_tx_TDC/data_q[19]</twComp><twBEL>fifo_manager/serial_tx_TDC/tx_d</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X6Y1.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.179</twDelInfo><twComp>fifo_manager/serial_tx_TDC/tx_d</twComp></twPathDel><twPathDel><twSite>OLOGIC_X6Y1.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>tx_q</twComp><twBEL>fifo_manager/serial_tx_TDC/tx_q</twBEL></twPathDel><twLogDel>2.616</twLogDel><twRouteDel>6.328</twRouteDel><twTotDel>8.944</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">clk_64mhz</twDestClk><twPctLog>29.2</twPctLog><twPctRoute>70.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.944</twSlack><twSrc BELType="FF">f6_mems_spi_master/state_q_FSM_FFd1</twSrc><twDest BELType="RAM">mems_rom/Mram_n08841</twDest><twTotPathDel>8.358</twTotPathDel><twClkSkew dest = "0.751" src = "0.782">0.031</twClkSkew><twDelConst>15.625</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.512" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>f6_mems_spi_master/state_q_FSM_FFd1</twSrc><twDest BELType='RAM'>mems_rom/Mram_n08841</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X15Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_64mhz</twSrcClk><twPathDel><twSite>SLICE_X15Y48.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>state_q_FSM_FFd1_7</twComp><twBEL>f6_mems_spi_master/state_q_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y35.D5</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">2.091</twDelInfo><twComp>state_q_FSM_FFd1_5</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y35.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>f6_mems_control/state_q_FSM_FFd2</twComp><twBEL>f6_mems_spi_master/busy1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y20.B3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.731</twDelInfo><twComp>f6_mems_SPI_busy</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y20.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>f6_addr[3]</twComp><twBEL>f6_mems_control/Mmux_addr_d191</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y15.A3</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.046</twDelInfo><twComp>f6_mems_control/Mmux_addr_d19</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y15.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>f6_addr[11]</twComp><twBEL>f6_mems_control/Mmux_addr_d151</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y0.ADDRA8</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.907</twDelInfo><twComp>addr_d[8]</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y0.CLKA</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>mems_rom/Mram_n08841</twComp><twBEL>mems_rom/Mram_n08841</twBEL></twPathDel><twLogDel>1.583</twLogDel><twRouteDel>6.775</twRouteDel><twTotDel>8.358</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">clk_64mhz</twDestClk><twPctLog>18.9</twPctLog><twPctRoute>81.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.950</twSlack><twSrc BELType="FF">f6_mems_spi_master/state_q_FSM_FFd2</twSrc><twDest BELType="FF">f6_mems_control/new_frame_q</twDest><twTotPathDel>8.283</twTotPathDel><twClkSkew dest = "0.589" src = "0.689">0.100</twClkSkew><twDelConst>15.625</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.512" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>f6_mems_spi_master/state_q_FSM_FFd2</twSrc><twDest BELType='FF'>f6_mems_control/new_frame_q</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X15Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_64mhz</twSrcClk><twPathDel><twSite>SLICE_X15Y48.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>state_q_FSM_FFd1_7</twComp><twBEL>f6_mems_spi_master/state_q_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y35.D4</twSite><twDelType>net</twDelType><twFanCnt>28</twFanCnt><twDelInfo twEdge="twRising">2.133</twDelInfo><twComp>state_q_FSM_FFd2_5</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y35.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>f6_mems_control/state_q_FSM_FFd2</twComp><twBEL>f6_mems_spi_master/busy1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y19.A4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.046</twDelInfo><twComp>f6_mems_SPI_busy</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y19.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>f6_mems_control/_n0082</twComp><twBEL>f6_mems_control/_n0088&lt;1&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y19.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.562</twDelInfo><twComp>f6_mems_control/_n0088&lt;1&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y19.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mems_rom/N10</twComp><twBEL>f6_mems_control/_n0088&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y39.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.834</twDelInfo><twComp>f6_mems_control/_n0088</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y39.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>f6_new_frame</twComp><twBEL>f6_mems_control/new_frame_q</twBEL></twPathDel><twLogDel>1.708</twLogDel><twRouteDel>6.575</twRouteDel><twTotDel>8.283</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">clk_64mhz</twDestClk><twPctLog>20.6</twPctLog><twPctRoute>79.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.994</twSlack><twSrc BELType="FF">fifo_manager/serial_tx_TDC/data_q_12</twSrc><twDest BELType="FF">fifo_manager/serial_tx_TDC/tx_q</twDest><twTotPathDel>8.893</twTotPathDel><twClkSkew dest = "1.180" src = "0.626">-0.554</twClkSkew><twDelConst>15.625</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.512" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>fifo_manager/serial_tx_TDC/data_q_12</twSrc><twDest BELType='FF'>fifo_manager/serial_tx_TDC/tx_q</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X19Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_64mhz</twSrcClk><twPathDel><twSite>SLICE_X19Y29.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>fifo_manager/serial_tx_TDC/data_q[15]</twComp><twBEL>fifo_manager/serial_tx_TDC/data_q_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y29.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.122</twDelInfo><twComp>fifo_manager/serial_tx_TDC/data_q[12]</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>f1_tdc_control/Byte_countr_q[0]</twComp><twBEL>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_13</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y35.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.102</twDelInfo><twComp>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_13</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y35.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_10</twComp><twBEL>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_7</twBEL><twBEL>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_5_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y35.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.986</twDelInfo><twComp>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_5_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y35.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fifo_manager/serial_tx_TDC/data_q[19]</twComp><twBEL>fifo_manager/serial_tx_TDC/tx_d</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X6Y1.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.179</twDelInfo><twComp>fifo_manager/serial_tx_TDC/tx_d</twComp></twPathDel><twPathDel><twSite>OLOGIC_X6Y1.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>tx_q</twComp><twBEL>fifo_manager/serial_tx_TDC/tx_q</twBEL></twPathDel><twLogDel>2.504</twLogDel><twRouteDel>6.389</twRouteDel><twTotDel>8.893</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">clk_64mhz</twDestClk><twPctLog>28.2</twPctLog><twPctRoute>71.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.043</twSlack><twSrc BELType="FF">f6_mems_spi_master/state_q_FSM_FFd2</twSrc><twDest BELType="RAM">mems_rom/Mram_n08841</twDest><twTotPathDel>8.259</twTotPathDel><twClkSkew dest = "0.751" src = "0.782">0.031</twClkSkew><twDelConst>15.625</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.512" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>f6_mems_spi_master/state_q_FSM_FFd2</twSrc><twDest BELType='RAM'>mems_rom/Mram_n08841</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X15Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_64mhz</twSrcClk><twPathDel><twSite>SLICE_X15Y48.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>state_q_FSM_FFd1_7</twComp><twBEL>f6_mems_spi_master/state_q_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y35.D4</twSite><twDelType>net</twDelType><twFanCnt>28</twFanCnt><twDelInfo twEdge="twRising">2.133</twDelInfo><twComp>state_q_FSM_FFd2_5</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y35.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>f6_mems_control/state_q_FSM_FFd2</twComp><twBEL>f6_mems_spi_master/busy1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y20.B3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.731</twDelInfo><twComp>f6_mems_SPI_busy</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y20.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>f6_addr[3]</twComp><twBEL>f6_mems_control/Mmux_addr_d191</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y15.B2</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>f6_mems_control/Mmux_addr_d19</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y15.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>f6_addr[11]</twComp><twBEL>f6_mems_control/Mmux_addr_d161</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y0.ADDRA9</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.494</twDelInfo><twComp>addr_d[9]</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y0.CLKA</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>mems_rom/Mram_n08841</twComp><twBEL>mems_rom/Mram_n08841</twBEL></twPathDel><twLogDel>1.671</twLogDel><twRouteDel>6.588</twRouteDel><twTotDel>8.259</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">clk_64mhz</twDestClk><twPctLog>20.2</twPctLog><twPctRoute>79.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.044</twSlack><twSrc BELType="FF">fifo_manager/serial_tx_TDC/bit_ctr_q_0</twSrc><twDest BELType="FF">fifo_manager/serial_tx_TDC/tx_q</twDest><twTotPathDel>8.843</twTotPathDel><twClkSkew dest = "1.180" src = "0.626">-0.554</twClkSkew><twDelConst>15.625</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.512" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>fifo_manager/serial_tx_TDC/bit_ctr_q_0</twSrc><twDest BELType='FF'>fifo_manager/serial_tx_TDC/tx_q</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X15Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_64mhz</twSrcClk><twPathDel><twSite>SLICE_X15Y31.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>fifo_manager/serial_tx_TDC/bit_ctr_q[2]</twComp><twBEL>fifo_manager/serial_tx_TDC/bit_ctr_q_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y42.B5</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.616</twDelInfo><twComp>fifo_manager/serial_tx_TDC/bit_ctr_q[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y42.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fifo_manager/serial_tx_TDC/data_q[43]</twComp><twBEL>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_114</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y35.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.223</twDelInfo><twComp>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_114</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y35.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fifo_manager/serial_tx_TDC/data_q[19]</twComp><twBEL>fifo_manager/serial_tx_TDC/tx_d_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y35.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>fifo_manager/serial_tx_TDC/N354</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y35.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fifo_manager/serial_tx_TDC/data_q[19]</twComp><twBEL>fifo_manager/serial_tx_TDC/tx_d</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X6Y1.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.179</twDelInfo><twComp>fifo_manager/serial_tx_TDC/tx_d</twComp></twPathDel><twPathDel><twSite>OLOGIC_X6Y1.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>tx_q</twComp><twBEL>fifo_manager/serial_tx_TDC/tx_q</twBEL></twPathDel><twLogDel>2.385</twLogDel><twRouteDel>6.458</twRouteDel><twTotDel>8.843</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">clk_64mhz</twDestClk><twPctLog>27.0</twPctLog><twPctRoute>73.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.045</twSlack><twSrc BELType="FF">f6_mems_spi_master/state_q_FSM_FFd2</twSrc><twDest BELType="RAM">mems_rom/Mram_n08842</twDest><twTotPathDel>8.250</twTotPathDel><twClkSkew dest = "0.744" src = "0.782">0.038</twClkSkew><twDelConst>15.625</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.512" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>f6_mems_spi_master/state_q_FSM_FFd2</twSrc><twDest BELType='RAM'>mems_rom/Mram_n08842</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X15Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_64mhz</twSrcClk><twPathDel><twSite>SLICE_X15Y48.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>state_q_FSM_FFd1_7</twComp><twBEL>f6_mems_spi_master/state_q_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y35.D4</twSite><twDelType>net</twDelType><twFanCnt>28</twFanCnt><twDelInfo twEdge="twRising">2.133</twDelInfo><twComp>state_q_FSM_FFd2_5</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y35.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>f6_mems_control/state_q_FSM_FFd2</twComp><twBEL>f6_mems_spi_master/busy1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y20.B3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.731</twDelInfo><twComp>f6_mems_SPI_busy</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y20.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>f6_addr[3]</twComp><twBEL>f6_mems_control/Mmux_addr_d191</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y15.A3</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.046</twDelInfo><twComp>f6_mems_control/Mmux_addr_d19</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y15.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>f6_addr[11]</twComp><twBEL>f6_mems_control/Mmux_addr_d151</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y2.ADDRA8</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.669</twDelInfo><twComp>addr_d[8]</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y2.CLKA</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>mems_rom/Mram_n08842</twComp><twBEL>mems_rom/Mram_n08842</twBEL></twPathDel><twLogDel>1.671</twLogDel><twRouteDel>6.579</twRouteDel><twTotDel>8.250</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">clk_64mhz</twDestClk><twPctLog>20.3</twPctLog><twPctRoute>79.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.080</twSlack><twSrc BELType="FF">f6_mems_spi_master/state_q_FSM_FFd1</twSrc><twDest BELType="FF">f6_mems_control/new_frame_q</twDest><twTotPathDel>8.153</twTotPathDel><twClkSkew dest = "0.589" src = "0.689">0.100</twClkSkew><twDelConst>15.625</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.512" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>f6_mems_spi_master/state_q_FSM_FFd1</twSrc><twDest BELType='FF'>f6_mems_control/new_frame_q</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X15Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_64mhz</twSrcClk><twPathDel><twSite>SLICE_X15Y48.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>state_q_FSM_FFd1_7</twComp><twBEL>f6_mems_spi_master/state_q_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y35.D5</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">2.091</twDelInfo><twComp>state_q_FSM_FFd1_5</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y35.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>f6_mems_control/state_q_FSM_FFd2</twComp><twBEL>f6_mems_spi_master/busy1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y19.A4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.046</twDelInfo><twComp>f6_mems_SPI_busy</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y19.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>f6_mems_control/_n0082</twComp><twBEL>f6_mems_control/_n0088&lt;1&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y19.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.562</twDelInfo><twComp>f6_mems_control/_n0088&lt;1&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y19.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mems_rom/N10</twComp><twBEL>f6_mems_control/_n0088&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y39.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.834</twDelInfo><twComp>f6_mems_control/_n0088</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y39.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>f6_new_frame</twComp><twBEL>f6_mems_control/new_frame_q</twBEL></twPathDel><twLogDel>1.620</twLogDel><twRouteDel>6.533</twRouteDel><twTotDel>8.153</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">clk_64mhz</twDestClk><twPctLog>19.9</twPctLog><twPctRoute>80.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.132</twSlack><twSrc BELType="FF">f5_mems_control/addr_q_13</twSrc><twDest BELType="RAM">mems_rom/Mram_n08804</twDest><twTotPathDel>8.159</twTotPathDel><twClkSkew dest = "0.663" src = "0.705">0.042</twClkSkew><twDelConst>15.625</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.512" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>f5_mems_control/addr_q_13</twSrc><twDest BELType='RAM'>mems_rom/Mram_n08804</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X11Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_64mhz</twSrcClk><twPathDel><twSite>SLICE_X11Y57.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>f5_addr[15]</twComp><twBEL>f5_mems_control/addr_q_13</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y58.B4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.739</twDelInfo><twComp>f5_addr[13]</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y58.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>f5_mems_control/addr_q[15]_GND_21_o_equal_15_o[15]</twComp><twBEL>f5_mems_control/addr_q[15]_GND_21_o_equal_15_o&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y58.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>f5_mems_control/addr_q[15]_GND_21_o_equal_15_o[15]</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y58.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>f5_mems_control/addr_q[15]_GND_21_o_equal_15_o[15]</twComp><twBEL>f5_mems_control/addr_q[15]_GND_21_o_equal_15_o&lt;15&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y53.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.966</twDelInfo><twComp>f5_mems_control/addr_q[15]_GND_21_o_equal_15_o</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y53.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>f5_addr[3]</twComp><twBEL>f5_mems_control/Mmux_addr_d191</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y57.D2</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.259</twDelInfo><twComp>f5_mems_control/Mmux_addr_d19</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y57.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>f5_addr[11]</twComp><twBEL>f5_mems_control/Mmux_addr_d31</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y24.ADDRA11</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.933</twDelInfo><twComp>addr_d&lt;11&gt;_0</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y24.CLKA</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>mems_rom/Mram_n08804</twComp><twBEL>mems_rom/Mram_n08804</twBEL></twPathDel><twLogDel>1.794</twLogDel><twRouteDel>6.365</twRouteDel><twTotDel>8.159</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">clk_64mhz</twDestClk><twPctLog>22.0</twPctLog><twPctRoute>78.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.135</twSlack><twSrc BELType="FF">f6_mems_spi_master/state_q_FSM_FFd2</twSrc><twDest BELType="RAM">mems_rom/Mram_n08841</twDest><twTotPathDel>8.167</twTotPathDel><twClkSkew dest = "0.751" src = "0.782">0.031</twClkSkew><twDelConst>15.625</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.512" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>f6_mems_spi_master/state_q_FSM_FFd2</twSrc><twDest BELType='RAM'>mems_rom/Mram_n08841</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X15Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_64mhz</twSrcClk><twPathDel><twSite>SLICE_X15Y48.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>state_q_FSM_FFd1_7</twComp><twBEL>f6_mems_spi_master/state_q_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y35.D4</twSite><twDelType>net</twDelType><twFanCnt>28</twFanCnt><twDelInfo twEdge="twRising">2.133</twDelInfo><twComp>state_q_FSM_FFd2_5</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y35.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>f6_mems_control/state_q_FSM_FFd2</twComp><twBEL>f6_mems_spi_master/busy1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y20.B3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.731</twDelInfo><twComp>f6_mems_SPI_busy</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y20.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>f6_addr[3]</twComp><twBEL>f6_mems_control/Mmux_addr_d191</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y14.C5</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.917</twDelInfo><twComp>f6_mems_control/Mmux_addr_d19</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y14.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>f6_addr[7]</twComp><twBEL>f6_mems_control/Mmux_addr_d131</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y0.ADDRA6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.715</twDelInfo><twComp>addr_d[6]</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y0.CLKA</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>mems_rom/Mram_n08841</twComp><twBEL>mems_rom/Mram_n08841</twBEL></twPathDel><twLogDel>1.671</twLogDel><twRouteDel>6.496</twRouteDel><twTotDel>8.167</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">clk_64mhz</twDestClk><twPctLog>20.5</twPctLog><twPctRoute>79.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.135</twSlack><twSrc BELType="FF">fifo_manager/serial_tx_TDC/bit_ctr_q_1</twSrc><twDest BELType="FF">fifo_manager/serial_tx_TDC/tx_q</twDest><twTotPathDel>8.752</twTotPathDel><twClkSkew dest = "1.180" src = "0.626">-0.554</twClkSkew><twDelConst>15.625</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.512" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>fifo_manager/serial_tx_TDC/bit_ctr_q_1</twSrc><twDest BELType='FF'>fifo_manager/serial_tx_TDC/tx_q</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X15Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_64mhz</twSrcClk><twPathDel><twSite>SLICE_X15Y31.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>fifo_manager/serial_tx_TDC/bit_ctr_q[2]</twComp><twBEL>fifo_manager/serial_tx_TDC/bit_ctr_q_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y28.C5</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.958</twDelInfo><twComp>fifo_manager/serial_tx_TDC/bit_ctr_q[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y28.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fifo_manager/serial_tx_TDC/data_q[11]</twComp><twBEL>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_122</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y35.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.013</twDelInfo><twComp>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_122</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y35.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_10</twComp><twBEL>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_7</twBEL><twBEL>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_5_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y35.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.986</twDelInfo><twComp>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_5_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y35.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fifo_manager/serial_tx_TDC/data_q[19]</twComp><twBEL>fifo_manager/serial_tx_TDC/tx_d</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X6Y1.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.179</twDelInfo><twComp>fifo_manager/serial_tx_TDC/tx_d</twComp></twPathDel><twPathDel><twSite>OLOGIC_X6Y1.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>tx_q</twComp><twBEL>fifo_manager/serial_tx_TDC/tx_q</twBEL></twPathDel><twLogDel>2.616</twLogDel><twRouteDel>6.136</twRouteDel><twTotDel>8.752</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">clk_64mhz</twDestClk><twPctLog>29.9</twPctLog><twPctRoute>70.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="66"><twConstPath anchorID="67" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.154</twSlack><twSrc BELType="FF">f6_mems_spi_master/state_q_FSM_FFd2</twSrc><twDest BELType="RAM">mems_rom/Mram_n08842</twDest><twTotPathDel>8.141</twTotPathDel><twClkSkew dest = "0.744" src = "0.782">0.038</twClkSkew><twDelConst>15.625</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.512" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>f6_mems_spi_master/state_q_FSM_FFd2</twSrc><twDest BELType='RAM'>mems_rom/Mram_n08842</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X15Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_64mhz</twSrcClk><twPathDel><twSite>SLICE_X15Y48.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>state_q_FSM_FFd1_7</twComp><twBEL>f6_mems_spi_master/state_q_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y35.D4</twSite><twDelType>net</twDelType><twFanCnt>28</twFanCnt><twDelInfo twEdge="twRising">2.133</twDelInfo><twComp>state_q_FSM_FFd2_5</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y35.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>f6_mems_control/state_q_FSM_FFd2</twComp><twBEL>f6_mems_spi_master/busy1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y20.B3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.731</twDelInfo><twComp>f6_mems_SPI_busy</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y20.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>f6_addr[3]</twComp><twBEL>f6_mems_control/Mmux_addr_d191</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y16.B5</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.718</twDelInfo><twComp>f6_mems_control/Mmux_addr_d19</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y16.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>f6_addr[15]</twComp><twBEL>f6_mems_control/Mmux_addr_d51</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y2.ADDRA13</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.888</twDelInfo><twComp>addr_d[13]</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y2.CLKA</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>mems_rom/Mram_n08842</twComp><twBEL>mems_rom/Mram_n08842</twBEL></twPathDel><twLogDel>1.671</twLogDel><twRouteDel>6.470</twRouteDel><twTotDel>8.141</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">clk_64mhz</twDestClk><twPctLog>20.5</twPctLog><twPctRoute>79.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="68"><twConstPath anchorID="69" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.165</twSlack><twSrc BELType="FF">fifo_manager/serial_tx_TDC/bit_ctr_q_1</twSrc><twDest BELType="FF">fifo_manager/serial_tx_TDC/tx_q</twDest><twTotPathDel>8.722</twTotPathDel><twClkSkew dest = "1.180" src = "0.626">-0.554</twClkSkew><twDelConst>15.625</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.512" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>fifo_manager/serial_tx_TDC/bit_ctr_q_1</twSrc><twDest BELType='FF'>fifo_manager/serial_tx_TDC/tx_q</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X15Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_64mhz</twSrcClk><twPathDel><twSite>SLICE_X15Y31.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>fifo_manager/serial_tx_TDC/bit_ctr_q[2]</twComp><twBEL>fifo_manager/serial_tx_TDC/bit_ctr_q_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y37.C2</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.873</twDelInfo><twComp>fifo_manager/serial_tx_TDC/bit_ctr_q[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y37.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fifo_manager/serial_tx_TDC/data_q[39]</twComp><twBEL>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_113</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y35.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.757</twDelInfo><twComp>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_113</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y35.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fifo_manager/serial_tx_TDC/data_q[19]</twComp><twBEL>fifo_manager/serial_tx_TDC/tx_d_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y35.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>fifo_manager/serial_tx_TDC/N354</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y35.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fifo_manager/serial_tx_TDC/data_q[19]</twComp><twBEL>fifo_manager/serial_tx_TDC/tx_d</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X6Y1.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.179</twDelInfo><twComp>fifo_manager/serial_tx_TDC/tx_d</twComp></twPathDel><twPathDel><twSite>OLOGIC_X6Y1.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>tx_q</twComp><twBEL>fifo_manager/serial_tx_TDC/tx_q</twBEL></twPathDel><twLogDel>2.473</twLogDel><twRouteDel>6.249</twRouteDel><twTotDel>8.722</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">clk_64mhz</twDestClk><twPctLog>28.4</twPctLog><twPctRoute>71.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="70"><twConstPath anchorID="71" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.173</twSlack><twSrc BELType="FF">f6_mems_spi_master/state_q_FSM_FFd1</twSrc><twDest BELType="RAM">mems_rom/Mram_n08841</twDest><twTotPathDel>8.129</twTotPathDel><twClkSkew dest = "0.751" src = "0.782">0.031</twClkSkew><twDelConst>15.625</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.512" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>f6_mems_spi_master/state_q_FSM_FFd1</twSrc><twDest BELType='RAM'>mems_rom/Mram_n08841</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X15Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_64mhz</twSrcClk><twPathDel><twSite>SLICE_X15Y48.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>state_q_FSM_FFd1_7</twComp><twBEL>f6_mems_spi_master/state_q_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y35.D5</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">2.091</twDelInfo><twComp>state_q_FSM_FFd1_5</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y35.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>f6_mems_control/state_q_FSM_FFd2</twComp><twBEL>f6_mems_spi_master/busy1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y20.B3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.731</twDelInfo><twComp>f6_mems_SPI_busy</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y20.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>f6_addr[3]</twComp><twBEL>f6_mems_control/Mmux_addr_d191</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y15.B2</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>f6_mems_control/Mmux_addr_d19</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y15.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>f6_addr[11]</twComp><twBEL>f6_mems_control/Mmux_addr_d161</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y0.ADDRA9</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.494</twDelInfo><twComp>addr_d[9]</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y0.CLKA</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>mems_rom/Mram_n08841</twComp><twBEL>mems_rom/Mram_n08841</twBEL></twPathDel><twLogDel>1.583</twLogDel><twRouteDel>6.546</twRouteDel><twTotDel>8.129</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">clk_64mhz</twDestClk><twPctLog>19.5</twPctLog><twPctRoute>80.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="72"><twConstPath anchorID="73" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.175</twSlack><twSrc BELType="FF">f6_mems_spi_master/state_q_FSM_FFd1</twSrc><twDest BELType="RAM">mems_rom/Mram_n08842</twDest><twTotPathDel>8.120</twTotPathDel><twClkSkew dest = "0.744" src = "0.782">0.038</twClkSkew><twDelConst>15.625</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.512" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>f6_mems_spi_master/state_q_FSM_FFd1</twSrc><twDest BELType='RAM'>mems_rom/Mram_n08842</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X15Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_64mhz</twSrcClk><twPathDel><twSite>SLICE_X15Y48.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>state_q_FSM_FFd1_7</twComp><twBEL>f6_mems_spi_master/state_q_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y35.D5</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">2.091</twDelInfo><twComp>state_q_FSM_FFd1_5</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y35.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>f6_mems_control/state_q_FSM_FFd2</twComp><twBEL>f6_mems_spi_master/busy1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y20.B3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.731</twDelInfo><twComp>f6_mems_SPI_busy</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y20.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>f6_addr[3]</twComp><twBEL>f6_mems_control/Mmux_addr_d191</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y15.A3</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.046</twDelInfo><twComp>f6_mems_control/Mmux_addr_d19</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y15.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>f6_addr[11]</twComp><twBEL>f6_mems_control/Mmux_addr_d151</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y2.ADDRA8</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.669</twDelInfo><twComp>addr_d[8]</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y2.CLKA</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>mems_rom/Mram_n08842</twComp><twBEL>mems_rom/Mram_n08842</twBEL></twPathDel><twLogDel>1.583</twLogDel><twRouteDel>6.537</twRouteDel><twTotDel>8.120</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">clk_64mhz</twDestClk><twPctLog>19.5</twPctLog><twPctRoute>80.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="74"><twConstPath anchorID="75" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.192</twSlack><twSrc BELType="FF">fifo_manager/serial_tx_TDC/data_q_1</twSrc><twDest BELType="FF">fifo_manager/serial_tx_TDC/tx_q</twDest><twTotPathDel>8.694</twTotPathDel><twClkSkew dest = "1.268" src = "0.715">-0.553</twClkSkew><twDelConst>15.625</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.512" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>fifo_manager/serial_tx_TDC/data_q_1</twSrc><twDest BELType='FF'>fifo_manager/serial_tx_TDC/tx_q</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X17Y35.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_64mhz</twSrcClk><twPathDel><twSite>SLICE_X17Y35.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>fifo_manager/serial_tx_TDC/data_q[3]</twComp><twBEL>fifo_manager/serial_tx_TDC/data_q_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y35.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>fifo_manager/serial_tx_TDC/data_q[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y35.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_10</twComp><twBEL>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_112</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y35.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.321</twDelInfo><twComp>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_112</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y35.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_10</twComp><twBEL>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_7</twBEL><twBEL>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_5_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y35.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.986</twDelInfo><twComp>fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_5_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y35.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fifo_manager/serial_tx_TDC/data_q[19]</twComp><twBEL>fifo_manager/serial_tx_TDC/tx_d</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X6Y1.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.179</twDelInfo><twComp>fifo_manager/serial_tx_TDC/tx_d</twComp></twPathDel><twPathDel><twSite>OLOGIC_X6Y1.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>tx_q</twComp><twBEL>fifo_manager/serial_tx_TDC/tx_q</twBEL></twPathDel><twLogDel>2.504</twLogDel><twRouteDel>6.190</twRouteDel><twTotDel>8.694</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">clk_64mhz</twDestClk><twPctLog>28.8</twPctLog><twPctRoute>71.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="76"><twPinLimitBanner>Component Switching Limit Checks: TS_new_clk_clkfx = PERIOD TIMEGRP &quot;new_clk_clkfx&quot; TS_clk * 1.28 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="77" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="12.055" period="15.625" constraintValue="15.625" deviceLimit="3.570" freqLimit="280.112" physResource="mems_rom/Mram_f3_addrs[11]_X_17_o_wide_mux_3433_OUT1/CLKA" logResource="mems_rom/Mram_f3_addrs[11]_X_17_o_wide_mux_3433_OUT1/CLKA" locationPin="RAMB16_X0Y26.CLKA" clockNet="clk_64mhz"/><twPinLimit anchorID="78" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="12.055" period="15.625" constraintValue="15.625" deviceLimit="3.570" freqLimit="280.112" physResource="mems_rom/Mram_f3_addrs[11]_X_17_o_wide_mux_3433_OUT2/CLKA" logResource="mems_rom/Mram_f3_addrs[11]_X_17_o_wide_mux_3433_OUT2/CLKA" locationPin="RAMB16_X0Y24.CLKA" clockNet="clk_64mhz"/><twPinLimit anchorID="79" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="12.055" period="15.625" constraintValue="15.625" deviceLimit="3.570" freqLimit="280.112" physResource="mems_rom/Mram_f6_addrs[11]_X_17_o_wide_mux_3451_OUT1/CLKA" logResource="mems_rom/Mram_f6_addrs[11]_X_17_o_wide_mux_3451_OUT1/CLKA" locationPin="RAMB16_X1Y10.CLKA" clockNet="clk_64mhz"/><twPinLimit anchorID="80" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="12.055" period="15.625" constraintValue="15.625" deviceLimit="3.570" freqLimit="280.112" physResource="mems_rom/Mram_f6_addrs[11]_X_17_o_wide_mux_3451_OUT2/CLKA" logResource="mems_rom/Mram_f6_addrs[11]_X_17_o_wide_mux_3451_OUT2/CLKA" locationPin="RAMB16_X1Y8.CLKA" clockNet="clk_64mhz"/><twPinLimit anchorID="81" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="12.055" period="15.625" constraintValue="15.625" deviceLimit="3.570" freqLimit="280.112" physResource="mems_rom/Mram_f5_addrs[11]_X_17_o_wide_mux_3445_OUT1/CLKA" logResource="mems_rom/Mram_f5_addrs[11]_X_17_o_wide_mux_3445_OUT1/CLKA" locationPin="RAMB16_X0Y28.CLKA" clockNet="clk_64mhz"/><twPinLimit anchorID="82" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="12.055" period="15.625" constraintValue="15.625" deviceLimit="3.570" freqLimit="280.112" physResource="mems_rom/Mram_f5_addrs[11]_X_17_o_wide_mux_3445_OUT2/CLKA" logResource="mems_rom/Mram_f5_addrs[11]_X_17_o_wide_mux_3445_OUT2/CLKA" locationPin="RAMB16_X0Y30.CLKA" clockNet="clk_64mhz"/><twPinLimit anchorID="83" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="12.055" period="15.625" constraintValue="15.625" deviceLimit="3.570" freqLimit="280.112" physResource="mems_rom/Mram_f4_addrs[11]_X_17_o_wide_mux_3439_OUT1/CLKA" logResource="mems_rom/Mram_f4_addrs[11]_X_17_o_wide_mux_3439_OUT1/CLKA" locationPin="RAMB16_X1Y20.CLKA" clockNet="clk_64mhz"/><twPinLimit anchorID="84" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="12.055" period="15.625" constraintValue="15.625" deviceLimit="3.570" freqLimit="280.112" physResource="mems_rom/Mram_f4_addrs[11]_X_17_o_wide_mux_3439_OUT2/CLKA" logResource="mems_rom/Mram_f4_addrs[11]_X_17_o_wide_mux_3439_OUT2/CLKA" locationPin="RAMB16_X1Y22.CLKA" clockNet="clk_64mhz"/><twPinLimit anchorID="85" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="12.055" period="15.625" constraintValue="15.625" deviceLimit="3.570" freqLimit="280.112" physResource="mems_rom/Mram_n08801/CLKA" logResource="mems_rom/Mram_n08801/CLKA" locationPin="RAMB16_X1Y26.CLKA" clockNet="clk_64mhz"/><twPinLimit anchorID="86" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="12.055" period="15.625" constraintValue="15.625" deviceLimit="3.570" freqLimit="280.112" physResource="mems_rom/Mram_n08721/CLKA" logResource="mems_rom/Mram_n08721/CLKA" locationPin="RAMB16_X0Y16.CLKA" clockNet="clk_64mhz"/><twPinLimit anchorID="87" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="12.055" period="15.625" constraintValue="15.625" deviceLimit="3.570" freqLimit="280.112" physResource="mems_rom/Mram_n08641/CLKA" logResource="mems_rom/Mram_n08641/CLKA" locationPin="RAMB16_X0Y0.CLKA" clockNet="clk_64mhz"/><twPinLimit anchorID="88" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="12.055" period="15.625" constraintValue="15.625" deviceLimit="3.570" freqLimit="280.112" physResource="mems_rom/Mram_n08802/CLKA" logResource="mems_rom/Mram_n08802/CLKA" locationPin="RAMB16_X1Y28.CLKA" clockNet="clk_64mhz"/><twPinLimit anchorID="89" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="12.055" period="15.625" constraintValue="15.625" deviceLimit="3.570" freqLimit="280.112" physResource="mems_rom/Mram_n08722/CLKA" logResource="mems_rom/Mram_n08722/CLKA" locationPin="RAMB16_X0Y20.CLKA" clockNet="clk_64mhz"/><twPinLimit anchorID="90" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="12.055" period="15.625" constraintValue="15.625" deviceLimit="3.570" freqLimit="280.112" physResource="mems_rom/Mram_n08642/CLKA" logResource="mems_rom/Mram_n08642/CLKA" locationPin="RAMB16_X0Y2.CLKA" clockNet="clk_64mhz"/><twPinLimit anchorID="91" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="12.055" period="15.625" constraintValue="15.625" deviceLimit="3.570" freqLimit="280.112" physResource="mems_rom/Mram_n08803/CLKA" logResource="mems_rom/Mram_n08803/CLKA" locationPin="RAMB16_X1Y30.CLKA" clockNet="clk_64mhz"/><twPinLimit anchorID="92" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="12.055" period="15.625" constraintValue="15.625" deviceLimit="3.570" freqLimit="280.112" physResource="mems_rom/Mram_n08723/CLKA" logResource="mems_rom/Mram_n08723/CLKA" locationPin="RAMB16_X0Y22.CLKA" clockNet="clk_64mhz"/><twPinLimit anchorID="93" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="12.055" period="15.625" constraintValue="15.625" deviceLimit="3.570" freqLimit="280.112" physResource="mems_rom/Mram_n08643/CLKA" logResource="mems_rom/Mram_n08643/CLKA" locationPin="RAMB16_X0Y4.CLKA" clockNet="clk_64mhz"/><twPinLimit anchorID="94" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="12.055" period="15.625" constraintValue="15.625" deviceLimit="3.570" freqLimit="280.112" physResource="mems_rom/Mram_n08804/CLKA" logResource="mems_rom/Mram_n08804/CLKA" locationPin="RAMB16_X1Y24.CLKA" clockNet="clk_64mhz"/><twPinLimit anchorID="95" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="12.055" period="15.625" constraintValue="15.625" deviceLimit="3.570" freqLimit="280.112" physResource="mems_rom/Mram_n08724/CLKA" logResource="mems_rom/Mram_n08724/CLKA" locationPin="RAMB16_X0Y18.CLKA" clockNet="clk_64mhz"/><twPinLimit anchorID="96" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="12.055" period="15.625" constraintValue="15.625" deviceLimit="3.570" freqLimit="280.112" physResource="mems_rom/Mram_n08644/CLKA" logResource="mems_rom/Mram_n08644/CLKA" locationPin="RAMB16_X0Y6.CLKA" clockNet="clk_64mhz"/><twPinLimit anchorID="97" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="12.055" period="15.625" constraintValue="15.625" deviceLimit="3.570" freqLimit="280.112" physResource="mems_rom/Mram_n08841/CLKA" logResource="mems_rom/Mram_n08841/CLKA" locationPin="RAMB16_X1Y0.CLKA" clockNet="clk_64mhz"/><twPinLimit anchorID="98" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="12.055" period="15.625" constraintValue="15.625" deviceLimit="3.570" freqLimit="280.112" physResource="mems_rom/Mram_n08761/CLKA" logResource="mems_rom/Mram_n08761/CLKA" locationPin="RAMB16_X1Y14.CLKA" clockNet="clk_64mhz"/><twPinLimit anchorID="99" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="12.055" period="15.625" constraintValue="15.625" deviceLimit="3.570" freqLimit="280.112" physResource="mems_rom/Mram_n08681/CLKA" logResource="mems_rom/Mram_n08681/CLKA" locationPin="RAMB16_X0Y14.CLKA" clockNet="clk_64mhz"/><twPinLimit anchorID="100" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="12.055" period="15.625" constraintValue="15.625" deviceLimit="3.570" freqLimit="280.112" physResource="mems_rom/Mram_n08842/CLKA" logResource="mems_rom/Mram_n08842/CLKA" locationPin="RAMB16_X1Y2.CLKA" clockNet="clk_64mhz"/><twPinLimit anchorID="101" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="12.055" period="15.625" constraintValue="15.625" deviceLimit="3.570" freqLimit="280.112" physResource="mems_rom/Mram_n08762/CLKA" logResource="mems_rom/Mram_n08762/CLKA" locationPin="RAMB16_X1Y12.CLKA" clockNet="clk_64mhz"/><twPinLimit anchorID="102" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="12.055" period="15.625" constraintValue="15.625" deviceLimit="3.570" freqLimit="280.112" physResource="mems_rom/Mram_n08682/CLKA" logResource="mems_rom/Mram_n08682/CLKA" locationPin="RAMB16_X0Y12.CLKA" clockNet="clk_64mhz"/><twPinLimit anchorID="103" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="12.055" period="15.625" constraintValue="15.625" deviceLimit="3.570" freqLimit="280.112" physResource="mems_rom/Mram_n08843/CLKA" logResource="mems_rom/Mram_n08843/CLKA" locationPin="RAMB16_X1Y4.CLKA" clockNet="clk_64mhz"/><twPinLimit anchorID="104" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="12.055" period="15.625" constraintValue="15.625" deviceLimit="3.570" freqLimit="280.112" physResource="mems_rom/Mram_n08763/CLKA" logResource="mems_rom/Mram_n08763/CLKA" locationPin="RAMB16_X1Y18.CLKA" clockNet="clk_64mhz"/><twPinLimit anchorID="105" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="12.055" period="15.625" constraintValue="15.625" deviceLimit="3.570" freqLimit="280.112" physResource="mems_rom/Mram_n08683/CLKA" logResource="mems_rom/Mram_n08683/CLKA" locationPin="RAMB16_X0Y10.CLKA" clockNet="clk_64mhz"/><twPinLimit anchorID="106" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="12.055" period="15.625" constraintValue="15.625" deviceLimit="3.570" freqLimit="280.112" physResource="mems_rom/Mram_n08844/CLKA" logResource="mems_rom/Mram_n08844/CLKA" locationPin="RAMB16_X1Y6.CLKA" clockNet="clk_64mhz"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="107"><twConstRollup name="TS_clk" fullName="TS_clk = PERIOD TIMEGRP &quot;clk&quot; 50 MHz HIGH 50%;" type="origin" depth="0" requirement="20.000" prefType="period" actual="8.000" actualRollup="11.936" errors="0" errorRollup="0" items="0" itemsRollup="71666"/><twConstRollup name="TS_new_clk_clkfx" fullName="TS_new_clk_clkfx = PERIOD TIMEGRP &quot;new_clk_clkfx&quot; TS_clk * 1.28 HIGH 50%;" type="child" depth="1" requirement="15.625" prefType="period" actual="9.325" actualRollup="N/A" errors="0" errorRollup="0" items="71666" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="108">0</twUnmetConstCnt><twDataSheet anchorID="109" twNameLen="15"><twClk2SUList anchorID="110" twDestWidth="3"><twDest>clk</twDest><twClk2SU><twSrc>clk</twSrc><twRiseRise>9.325</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="111"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>71666</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>11579</twConnCnt></twConstCov><twStats anchorID="112"><twMinPer>9.325</twMinPer><twFootnote number="1" /><twMaxFreq>107.239</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Sun Feb 25 13:42:24 2018 </twTimestamp></twFoot><twClientInfo anchorID="113"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 451 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
