INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab5/project_1/project_3/project_3.srcs/sources_1/new/CombCirc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CombCirc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab5/project_1/project_3/project_3.srcs/sim_1/new/Com_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Com_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab5/project_1/project_3/project_3.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
