#!/bin/sh -e
# This file is automatically generated by VCS.  Any changes you make
# to it will be overwritten the next time VCS is run.
vcs '-full64' '-debug_access+all' '+define+FUNCTIONAL' '+define+SIM' '+define+GL' '-timescale=1ns/1ps' '+v2k' '-sverilog' '-lca' '-kdb' '+incdir+..' '+incdir+../synthesis/output' '+incdir+../gls' '+incdir+../rtl' '+incdir+../rtl' '+incdir+../rtl/scl180_wrapper' '+incdir+/home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/iopad/cio250/4M1L/verilog/tsl18cio250/zero' '+incdir+/home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/stdcell/fs120/4M1IL/verilog/vcs_sim_model' '-y' '../rtl/scl180_wrapper' '+libext+.v+.sv' '-y' '../rtl' '+libext+.v+.sv' '-y' '../rtl' '+libext+.v+.sv' '-y' '/home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/iopad/cio250/4M1L/verilog/tsl18cio250/zero' '+libext+.v+.sv' '-y' '/home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/stdcell/fs120/4M1IL/verilog/vcs_sim_model' '+libext+.v+.sv' '../rtl/defines.v' 'hkspi_tb.v' '-l' 'vcs_compile.log' '-o' 'simv'  -static_dbgen_only -daidir=$1 2>&1
