

================================================================
== Vitis HLS Report for 'data_exe_wb'
================================================================
* Date:           Sun Jun 23 13:22:57 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        ALU_sys_HDL
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      480|      480|  4.800 us|  4.800 us|  480|  480|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------+---------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                            |                                 |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                  Instance                  |              Module             |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------------+---------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_data_exe_wb_Pipeline_l_data_a_fu_74     |data_exe_wb_Pipeline_l_data_a    |      111|      111|  1.110 us|  1.110 us|  111|  111|       no|
        |grp_data_exe_wb_Pipeline_l_data_b_fu_83     |data_exe_wb_Pipeline_l_data_b    |      111|      111|  1.110 us|  1.110 us|  111|  111|       no|
        |grp_data_exe_wb_Pipeline_exe_fu_92          |data_exe_wb_Pipeline_exe         |      139|      139|  1.390 us|  1.390 us|  139|  139|       no|
        |grp_data_exe_wb_Pipeline_write_back_fu_104  |data_exe_wb_Pipeline_write_back  |      108|      108|  1.080 us|  1.080 us|  108|  108|       no|
        +--------------------------------------------+---------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    3|    3261|   2607|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    182|    -|
|Register         |        -|    -|      16|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    3|    3277|   2789|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    1|       3|      5|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------+---------------------------------+---------+----+------+------+-----+
    |                  Instance                  |              Module             | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +--------------------------------------------+---------------------------------+---------+----+------+------+-----+
    |grp_data_exe_wb_Pipeline_exe_fu_92          |data_exe_wb_Pipeline_exe         |        0|   3|  2895|  2094|    0|
    |grp_data_exe_wb_Pipeline_l_data_a_fu_74     |data_exe_wb_Pipeline_l_data_a    |        0|   0|   124|   168|    0|
    |grp_data_exe_wb_Pipeline_l_data_b_fu_83     |data_exe_wb_Pipeline_l_data_b    |        0|   0|   124|   168|    0|
    |grp_data_exe_wb_Pipeline_write_back_fu_104  |data_exe_wb_Pipeline_write_back  |        0|   0|   118|   177|    0|
    +--------------------------------------------+---------------------------------+---------+----+------+------+-----+
    |Total                                       |                                 |        0|   3|  3261|  2607|    0|
    +--------------------------------------------+---------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  65|         13|    1|         13|
    |data_a_read          |   9|          2|    1|          2|
    |data_a_write         |   9|          2|    1|          2|
    |data_b_read          |   9|          2|    1|          2|
    |data_b_write         |   9|          2|    1|          2|
    |data_result_read     |   9|          2|    1|          2|
    |data_result_write    |   9|          2|    1|          2|
    |m_axi_gmem0_ARVALID  |   9|          2|    1|          2|
    |m_axi_gmem0_RREADY   |   9|          2|    1|          2|
    |m_axi_gmem1_ARVALID  |   9|          2|    1|          2|
    |m_axi_gmem1_RREADY   |   9|          2|    1|          2|
    |m_axi_gmem2_AWVALID  |   9|          2|    1|          2|
    |m_axi_gmem2_BREADY   |   9|          2|    1|          2|
    |m_axi_gmem2_WVALID   |   9|          2|    1|          2|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 182|         39|   14|         39|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------+----+----+-----+-----------+
    |                           Name                          | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                |  12|   0|   12|          0|
    |grp_data_exe_wb_Pipeline_exe_fu_92_ap_start_reg          |   1|   0|    1|          0|
    |grp_data_exe_wb_Pipeline_l_data_a_fu_74_ap_start_reg     |   1|   0|    1|          0|
    |grp_data_exe_wb_Pipeline_l_data_b_fu_83_ap_start_reg     |   1|   0|    1|          0|
    |grp_data_exe_wb_Pipeline_write_back_fu_104_ap_start_reg  |   1|   0|    1|          0|
    +---------------------------------------------------------+----+----+-----+-----------+
    |Total                                                    |  16|   0|   16|          0|
    +---------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+----------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|        data_exe_wb|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|        data_exe_wb|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|        data_exe_wb|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|        data_exe_wb|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|        data_exe_wb|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|        data_exe_wb|  return value|
|m_axi_gmem0_AWVALID         |  out|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_AWREADY         |   in|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_AWADDR          |  out|   64|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_AWID            |  out|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_AWLEN           |  out|   32|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_AWSIZE          |  out|    3|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_AWBURST         |  out|    2|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_AWLOCK          |  out|    2|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_AWCACHE         |  out|    4|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_AWPROT          |  out|    3|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_AWQOS           |  out|    4|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_AWREGION        |  out|    4|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_AWUSER          |  out|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_WVALID          |  out|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_WREADY          |   in|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_WDATA           |  out|   32|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_WSTRB           |  out|    4|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_WLAST           |  out|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_WID             |  out|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_WUSER           |  out|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_ARVALID         |  out|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_ARREADY         |   in|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_ARADDR          |  out|   64|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_ARID            |  out|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_ARLEN           |  out|   32|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_ARSIZE          |  out|    3|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_ARBURST         |  out|    2|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_ARLOCK          |  out|    2|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_ARCACHE         |  out|    4|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_ARPROT          |  out|    3|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_ARQOS           |  out|    4|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_ARREGION        |  out|    4|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_ARUSER          |  out|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_RVALID          |   in|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_RREADY          |  out|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_RDATA           |   in|   32|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_RLAST           |   in|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_RID             |   in|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_RFIFONUM        |   in|    9|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_RUSER           |   in|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_RRESP           |   in|    2|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_BVALID          |   in|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_BREADY          |  out|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_BRESP           |   in|    2|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_BID             |   in|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_BUSER           |   in|    1|       m_axi|              gmem0|       pointer|
|a                           |   in|   64|     ap_none|                  a|        scalar|
|m_axi_gmem1_AWVALID         |  out|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_AWREADY         |   in|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_AWADDR          |  out|   64|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_AWID            |  out|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_AWLEN           |  out|   32|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_AWSIZE          |  out|    3|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_AWBURST         |  out|    2|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_AWLOCK          |  out|    2|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_AWCACHE         |  out|    4|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_AWPROT          |  out|    3|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_AWQOS           |  out|    4|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_AWREGION        |  out|    4|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_AWUSER          |  out|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_WVALID          |  out|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_WREADY          |   in|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_WDATA           |  out|   32|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_WSTRB           |  out|    4|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_WLAST           |  out|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_WID             |  out|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_WUSER           |  out|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_ARVALID         |  out|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_ARREADY         |   in|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_ARADDR          |  out|   64|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_ARID            |  out|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_ARLEN           |  out|   32|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_ARSIZE          |  out|    3|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_ARBURST         |  out|    2|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_ARLOCK          |  out|    2|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_ARCACHE         |  out|    4|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_ARPROT          |  out|    3|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_ARQOS           |  out|    4|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_ARREGION        |  out|    4|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_ARUSER          |  out|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_RVALID          |   in|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_RREADY          |  out|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_RDATA           |   in|   32|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_RLAST           |   in|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_RID             |   in|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_RFIFONUM        |   in|    9|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_RUSER           |   in|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_RRESP           |   in|    2|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_BVALID          |   in|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_BREADY          |  out|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_BRESP           |   in|    2|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_BID             |   in|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_BUSER           |   in|    1|       m_axi|              gmem1|       pointer|
|b                           |   in|   64|     ap_none|                  b|        scalar|
|m_axi_gmem2_AWVALID         |  out|    1|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_AWREADY         |   in|    1|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_AWADDR          |  out|   64|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_AWID            |  out|    1|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_AWLEN           |  out|   32|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_AWSIZE          |  out|    3|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_AWBURST         |  out|    2|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_AWLOCK          |  out|    2|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_AWCACHE         |  out|    4|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_AWPROT          |  out|    3|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_AWQOS           |  out|    4|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_AWREGION        |  out|    4|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_AWUSER          |  out|    1|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_WVALID          |  out|    1|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_WREADY          |   in|    1|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_WDATA           |  out|   32|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_WSTRB           |  out|    4|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_WLAST           |  out|    1|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_WID             |  out|    1|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_WUSER           |  out|    1|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_ARVALID         |  out|    1|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_ARREADY         |   in|    1|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_ARADDR          |  out|   64|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_ARID            |  out|    1|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_ARLEN           |  out|   32|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_ARSIZE          |  out|    3|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_ARBURST         |  out|    2|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_ARLOCK          |  out|    2|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_ARCACHE         |  out|    4|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_ARPROT          |  out|    3|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_ARQOS           |  out|    4|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_ARREGION        |  out|    4|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_ARUSER          |  out|    1|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_RVALID          |   in|    1|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_RREADY          |  out|    1|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_RDATA           |   in|   32|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_RLAST           |   in|    1|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_RID             |   in|    1|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_RFIFONUM        |   in|    9|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_RUSER           |   in|    1|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_RRESP           |   in|    2|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_BVALID          |   in|    1|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_BREADY          |  out|    1|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_BRESP           |   in|    2|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_BID             |   in|    1|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_BUSER           |   in|    1|       m_axi|              gmem2|       pointer|
|c                           |   in|   64|     ap_none|                  c|        scalar|
|ALU_operation_MEM_address0  |  out|    7|   ap_memory|  ALU_operation_MEM|         array|
|ALU_operation_MEM_ce0       |  out|    1|   ap_memory|  ALU_operation_MEM|         array|
|ALU_operation_MEM_q0        |   in|   32|   ap_memory|  ALU_operation_MEM|         array|
|data_a_dout                 |   in|   32|     ap_fifo|             data_a|       pointer|
|data_a_empty_n              |   in|    1|     ap_fifo|             data_a|       pointer|
|data_a_read                 |  out|    1|     ap_fifo|             data_a|       pointer|
|data_a_din                  |  out|   32|     ap_fifo|             data_a|       pointer|
|data_a_full_n               |   in|    1|     ap_fifo|             data_a|       pointer|
|data_a_write                |  out|    1|     ap_fifo|             data_a|       pointer|
|data_b_dout                 |   in|   32|     ap_fifo|             data_b|       pointer|
|data_b_empty_n              |   in|    1|     ap_fifo|             data_b|       pointer|
|data_b_read                 |  out|    1|     ap_fifo|             data_b|       pointer|
|data_b_din                  |  out|   32|     ap_fifo|             data_b|       pointer|
|data_b_full_n               |   in|    1|     ap_fifo|             data_b|       pointer|
|data_b_write                |  out|    1|     ap_fifo|             data_b|       pointer|
|data_result_dout            |   in|   32|     ap_fifo|        data_result|       pointer|
|data_result_empty_n         |   in|    1|     ap_fifo|        data_result|       pointer|
|data_result_read            |  out|    1|     ap_fifo|        data_result|       pointer|
|data_result_din             |  out|   32|     ap_fifo|        data_result|       pointer|
|data_result_full_n          |   in|    1|     ap_fifo|        data_result|       pointer|
|data_result_write           |  out|    1|     ap_fifo|        data_result|       pointer|
+----------------------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%c_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %c" [core.cpp:56->core.cpp:177]   --->   Operation 13 'read' 'c_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%b_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %b" [core.cpp:56->core.cpp:177]   --->   Operation 14 'read' 'b_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%a_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %a" [core.cpp:56->core.cpp:177]   --->   Operation 15 'read' 'a_read' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.52>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 16 'wait' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [2/2] (3.52ns)   --->   "%call_ln56 = call void @data_exe_wb_Pipeline_l_data_a, i64 %a_read, i32 %gmem0, i32 %data_a" [core.cpp:56->core.cpp:177]   --->   Operation 17 'call' 'call_ln56' <Predicate = true> <Delay = 3.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 18 [1/2] (0.00ns)   --->   "%call_ln56 = call void @data_exe_wb_Pipeline_l_data_a, i64 %a_read, i32 %gmem0, i32 %data_a" [core.cpp:56->core.cpp:177]   --->   Operation 18 'call' 'call_ln56' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 19 [1/1] (0.00ns)   --->   "%empty_49 = wait i32 @_ssdm_op_Wait"   --->   Operation 19 'wait' 'empty_49' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.52>
ST_5 : Operation 20 [1/1] (0.00ns)   --->   "%empty_50 = wait i32 @_ssdm_op_Wait"   --->   Operation 20 'wait' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 21 [2/2] (3.52ns)   --->   "%call_ln56 = call void @data_exe_wb_Pipeline_l_data_b, i64 %b_read, i32 %gmem1, i32 %data_b" [core.cpp:56->core.cpp:177]   --->   Operation 21 'call' 'call_ln56' <Predicate = true> <Delay = 3.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 22 [1/2] (0.00ns)   --->   "%call_ln56 = call void @data_exe_wb_Pipeline_l_data_b, i64 %b_read, i32 %gmem1, i32 %data_b" [core.cpp:56->core.cpp:177]   --->   Operation 22 'call' 'call_ln56' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 23 [1/1] (0.00ns)   --->   "%empty_51 = wait i32 @_ssdm_op_Wait"   --->   Operation 23 'wait' 'empty_51' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 24 [1/1] (0.00ns)   --->   "%empty_52 = wait i32 @_ssdm_op_Wait"   --->   Operation 24 'wait' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 25 [2/2] (0.00ns)   --->   "%call_ln0 = call void @data_exe_wb_Pipeline_exe, i32 %ALU_operation_MEM, i32 %data_result, i32 %data_a, i32 %data_b"   --->   Operation 25 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 26 [1/2] (0.00ns)   --->   "%call_ln0 = call void @data_exe_wb_Pipeline_exe, i32 %ALU_operation_MEM, i32 %data_result, i32 %data_a, i32 %data_b"   --->   Operation 26 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 27 [1/1] (0.00ns)   --->   "%empty_53 = wait i32 @_ssdm_op_Wait"   --->   Operation 27 'wait' 'empty_53' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 3.52>
ST_11 : Operation 28 [1/1] (0.00ns)   --->   "%empty_54 = wait i32 @_ssdm_op_Wait"   --->   Operation 28 'wait' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 29 [2/2] (3.52ns)   --->   "%call_ln56 = call void @data_exe_wb_Pipeline_write_back, i64 %c_read, i32 %gmem2, i32 %data_result" [core.cpp:56->core.cpp:177]   --->   Operation 29 'call' 'call_ln56' <Predicate = true> <Delay = 3.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_a, void @empty_16, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_a, void @empty_16, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_a, void @empty_16, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_a, void @empty_16, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_b, void @empty_16, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_b, void @empty_16, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_b, void @empty_16, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_b, void @empty_16, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_result, void @empty_16, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_result, void @empty_16, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_result, void @empty_16, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_result, void @empty_16, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_b, void @empty_16, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_a, void @empty_16, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem2, void @empty_19, i32 0, i32 0, void @empty_20, i32 0, i32 100, void @empty_24, void @empty_22, void @empty_20, i32 16, i32 16, i32 16, i32 16, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem1, void @empty_19, i32 0, i32 0, void @empty_20, i32 0, i32 100, void @empty_23, void @empty_22, void @empty_20, i32 16, i32 16, i32 16, i32 16, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem0, void @empty_19, i32 0, i32 0, void @empty_20, i32 0, i32 100, void @empty_21, void @empty_22, void @empty_20, i32 16, i32 16, i32 16, i32 16, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 47 [1/2] (0.00ns)   --->   "%call_ln56 = call void @data_exe_wb_Pipeline_write_back, i64 %c_read, i32 %gmem2, i32 %data_result" [core.cpp:56->core.cpp:177]   --->   Operation 47 'call' 'call_ln56' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 48 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 48 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ a]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ b]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ c]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ALU_operation_MEM]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_a]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_b]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_result]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
c_read            (read         ) [ 0011111111111]
b_read            (read         ) [ 0011111000000]
a_read            (read         ) [ 0011000000000]
empty             (wait         ) [ 0000000000000]
call_ln56         (call         ) [ 0000000000000]
empty_49          (wait         ) [ 0000000000000]
empty_50          (wait         ) [ 0000000000000]
call_ln56         (call         ) [ 0000000000000]
empty_51          (wait         ) [ 0000000000000]
empty_52          (wait         ) [ 0000000000000]
call_ln0          (call         ) [ 0000000000000]
empty_53          (wait         ) [ 0000000000000]
empty_54          (wait         ) [ 0000000000000]
specinterface_ln0 (specinterface) [ 0000000000000]
specinterface_ln0 (specinterface) [ 0000000000000]
specinterface_ln0 (specinterface) [ 0000000000000]
specinterface_ln0 (specinterface) [ 0000000000000]
specinterface_ln0 (specinterface) [ 0000000000000]
specinterface_ln0 (specinterface) [ 0000000000000]
specinterface_ln0 (specinterface) [ 0000000000000]
specinterface_ln0 (specinterface) [ 0000000000000]
specinterface_ln0 (specinterface) [ 0000000000000]
specinterface_ln0 (specinterface) [ 0000000000000]
specinterface_ln0 (specinterface) [ 0000000000000]
specinterface_ln0 (specinterface) [ 0000000000000]
specinterface_ln0 (specinterface) [ 0000000000000]
specinterface_ln0 (specinterface) [ 0000000000000]
specinterface_ln0 (specinterface) [ 0000000000000]
specinterface_ln0 (specinterface) [ 0000000000000]
specinterface_ln0 (specinterface) [ 0000000000000]
call_ln56         (call         ) [ 0000000000000]
ret_ln0           (ret          ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="a">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="gmem1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="b">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="gmem2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="c">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="ALU_operation_MEM">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ALU_operation_MEM"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="data_a">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_a"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="data_b">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_b"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="data_result">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_result"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_exe_wb_Pipeline_l_data_a"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_exe_wb_Pipeline_l_data_b"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_exe_wb_Pipeline_exe"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_exe_wb_Pipeline_write_back"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="c_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="64" slack="0"/>
<pin id="58" dir="0" index="1" bw="64" slack="0"/>
<pin id="59" dir="1" index="2" bw="64" slack="10"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="b_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="64" slack="0"/>
<pin id="64" dir="0" index="1" bw="64" slack="0"/>
<pin id="65" dir="1" index="2" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="a_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="64" slack="0"/>
<pin id="70" dir="0" index="1" bw="64" slack="0"/>
<pin id="71" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="grp_data_exe_wb_Pipeline_l_data_a_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="0" slack="0"/>
<pin id="76" dir="0" index="1" bw="64" slack="1"/>
<pin id="77" dir="0" index="2" bw="32" slack="0"/>
<pin id="78" dir="0" index="3" bw="32" slack="0"/>
<pin id="79" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln56/2 "/>
</bind>
</comp>

<comp id="83" class="1004" name="grp_data_exe_wb_Pipeline_l_data_b_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="0" slack="0"/>
<pin id="85" dir="0" index="1" bw="64" slack="4"/>
<pin id="86" dir="0" index="2" bw="32" slack="0"/>
<pin id="87" dir="0" index="3" bw="32" slack="0"/>
<pin id="88" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln56/5 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_data_exe_wb_Pipeline_exe_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="0" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="0" index="2" bw="32" slack="0"/>
<pin id="96" dir="0" index="3" bw="32" slack="0"/>
<pin id="97" dir="0" index="4" bw="32" slack="0"/>
<pin id="98" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/8 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_data_exe_wb_Pipeline_write_back_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="0" slack="0"/>
<pin id="106" dir="0" index="1" bw="64" slack="10"/>
<pin id="107" dir="0" index="2" bw="32" slack="0"/>
<pin id="108" dir="0" index="3" bw="32" slack="0"/>
<pin id="109" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln56/11 "/>
</bind>
</comp>

<comp id="113" class="1005" name="c_read_reg_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="64" slack="10"/>
<pin id="115" dir="1" index="1" bw="64" slack="10"/>
</pin_list>
<bind>
<opset="c_read "/>
</bind>
</comp>

<comp id="118" class="1005" name="b_read_reg_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="64" slack="4"/>
<pin id="120" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="b_read "/>
</bind>
</comp>

<comp id="123" class="1005" name="a_read_reg_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="64" slack="1"/>
<pin id="125" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="a_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="60"><net_src comp="20" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="10" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="20" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="6" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="20" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="2" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="80"><net_src comp="24" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="0" pin="0"/><net_sink comp="74" pin=2"/></net>

<net id="82"><net_src comp="14" pin="0"/><net_sink comp="74" pin=3"/></net>

<net id="89"><net_src comp="26" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="90"><net_src comp="4" pin="0"/><net_sink comp="83" pin=2"/></net>

<net id="91"><net_src comp="16" pin="0"/><net_sink comp="83" pin=3"/></net>

<net id="99"><net_src comp="28" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="100"><net_src comp="12" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="101"><net_src comp="18" pin="0"/><net_sink comp="92" pin=2"/></net>

<net id="102"><net_src comp="14" pin="0"/><net_sink comp="92" pin=3"/></net>

<net id="103"><net_src comp="16" pin="0"/><net_sink comp="92" pin=4"/></net>

<net id="110"><net_src comp="30" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="8" pin="0"/><net_sink comp="104" pin=2"/></net>

<net id="112"><net_src comp="18" pin="0"/><net_sink comp="104" pin=3"/></net>

<net id="116"><net_src comp="56" pin="2"/><net_sink comp="113" pin=0"/></net>

<net id="117"><net_src comp="113" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="121"><net_src comp="62" pin="2"/><net_sink comp="118" pin=0"/></net>

<net id="122"><net_src comp="118" pin="1"/><net_sink comp="83" pin=1"/></net>

<net id="126"><net_src comp="68" pin="2"/><net_sink comp="123" pin=0"/></net>

<net id="127"><net_src comp="123" pin="1"/><net_sink comp="74" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem0 | {}
	Port: gmem1 | {}
	Port: gmem2 | {11 12 }
	Port: ALU_operation_MEM | {}
	Port: data_a | {2 3 }
	Port: data_b | {5 6 }
	Port: data_result | {8 9 }
 - Input state : 
	Port: data_exe_wb : gmem0 | {2 3 }
	Port: data_exe_wb : a | {1 }
	Port: data_exe_wb : gmem1 | {5 6 }
	Port: data_exe_wb : b | {1 }
	Port: data_exe_wb : gmem2 | {}
	Port: data_exe_wb : c | {1 }
	Port: data_exe_wb : ALU_operation_MEM | {8 9 }
	Port: data_exe_wb : data_a | {8 9 }
	Port: data_exe_wb : data_b | {8 9 }
	Port: data_exe_wb : data_result | {11 12 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------|---------|---------|---------|---------|
| Operation|               Functional Unit              |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------|---------|---------|---------|---------|
|          |   grp_data_exe_wb_Pipeline_l_data_a_fu_74  |    0    |    0    |    72   |    99   |
|   call   |   grp_data_exe_wb_Pipeline_l_data_b_fu_83  |    0    |    0    |    72   |    99   |
|          |     grp_data_exe_wb_Pipeline_exe_fu_92     |    3    |  3.5339 |   2630  |   1928  |
|          | grp_data_exe_wb_Pipeline_write_back_fu_104 |    0    |  1.588  |    72   |    99   |
|----------|--------------------------------------------|---------|---------|---------|---------|
|          |              c_read_read_fu_56             |    0    |    0    |    0    |    0    |
|   read   |              b_read_read_fu_62             |    0    |    0    |    0    |    0    |
|          |              a_read_read_fu_68             |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|---------|
|   Total  |                                            |    3    |  5.1219 |   2846  |   2225  |
|----------|--------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------+--------+
|              |   FF   |
+--------------+--------+
|a_read_reg_123|   64   |
|b_read_reg_118|   64   |
|c_read_reg_113|   64   |
+--------------+--------+
|     Total    |   192  |
+--------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    5   |  2846  |  2225  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |   192  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    5   |  3038  |  2225  |
+-----------+--------+--------+--------+--------+
