// Seed: 655925316
module module_0;
  type_5(
      id_0, id_0
  );
  assign id_0 = id_0;
  assign id_0 = 1 == id_0#(.id_0(1));
  generate
    logic id_2 = 1;
  endgenerate
  logic id_3 = id_2;
  always @(negedge 1 - 1'h0 & 1 or posedge id_2) begin
    for (id_1 = 1; 1; id_0 = id_1) begin
      id_0 = !(1'b0);
    end
  end
  assign id_0 = 1'b0 == id_1;
  logic id_4;
endmodule
