

================================================================
== Vivado HLS Report for 'sigmoid_array_array_ap_fixed_1u_sigmoid_config13_s'
================================================================
* Date:           Tue Jan 17 12:06:24 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 2.790 ns |   0.42 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        4|        4| 13.320 ns | 13.320 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.79>
ST_1 : Operation 6 [1/1] (1.45ns)   --->   "%tmp_data_0_V = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_V_data_V)" [firmware/nnet_utils/nnet_activation_stream.h:99]   --->   Operation 6 'read' 'tmp_data_0_V' <Predicate = true> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%shl_ln = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_data_0_V, i10 0)" [firmware/nnet_utils/nnet_activation_stream.h:105]   --->   Operation 7 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_1 = call i12 @_ssdm_op_PartSelect.i12.i16.i32.i32(i16 %tmp_data_0_V, i32 4, i32 15)" [firmware/nnet_utils/nnet_activation_stream.h:105]   --->   Operation 8 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln850 = sext i12 %tmp_1 to i13" [firmware/nnet_utils/nnet_activation_stream.h:105]   --->   Operation 9 'sext' 'sext_ln850' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.23ns)   --->   "%icmp_ln850 = icmp slt i26 %shl_ln, -15" [firmware/nnet_utils/nnet_activation_stream.h:105]   --->   Operation 10 'icmp' 'icmp_ln850' <Predicate = true> <Delay = 1.23> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%trunc_ln851 = trunc i16 %tmp_data_0_V to i4" [firmware/nnet_utils/nnet_activation_stream.h:105]   --->   Operation 11 'trunc' 'trunc_ln851' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_Result_3_i_i_i = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %trunc_ln851, i6 0)" [firmware/nnet_utils/nnet_activation_stream.h:105]   --->   Operation 12 'bitconcatenate' 'p_Result_3_i_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.94ns)   --->   "%icmp_ln851 = icmp eq i10 %p_Result_3_i_i_i, 0" [firmware/nnet_utils/nnet_activation_stream.h:105]   --->   Operation 13 'icmp' 'icmp_ln851' <Predicate = true> <Delay = 0.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (1.33ns)   --->   "%add_ln700 = add i13 1, %sext_ln850" [firmware/nnet_utils/nnet_activation_stream.h:105]   --->   Operation 14 'add' 'add_ln700' <Predicate = true> <Delay = 1.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.63>
ST_2 : Operation 15 [1/1] (0.00ns) (grouped into LUT with out node select_ln850)   --->   "%select_ln851 = select i1 %icmp_ln851, i13 %sext_ln850, i13 %add_ln700" [firmware/nnet_utils/nnet_activation_stream.h:105]   --->   Operation 15 'select' 'select_ln851' <Predicate = (icmp_ln850)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln850 = select i1 %icmp_ln850, i13 %select_ln851, i13 %sext_ln850" [firmware/nnet_utils/nnet_activation_stream.h:105]   --->   Operation 16 'select' 'select_ln850' <Predicate = true> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (1.32ns)   --->   "%add_ln106 = add i13 512, %select_ln850" [firmware/nnet_utils/nnet_activation_stream.h:106]   --->   Operation 17 'add' 'add_ln106' <Predicate = true> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln106, i32 12)" [firmware/nnet_utils/nnet_activation_stream.h:107]   --->   Operation 18 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_3 = call i3 @_ssdm_op_PartSelect.i3.i13.i32.i32(i13 %add_ln106, i32 10, i32 12)" [firmware/nnet_utils/nnet_activation_stream.h:108]   --->   Operation 19 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.67ns)   --->   "%icmp_ln108 = icmp ne i3 %tmp_3, 0" [firmware/nnet_utils/nnet_activation_stream.h:108]   --->   Operation 20 'icmp' 'icmp_ln108' <Predicate = true> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.78>
ST_3 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node select_ln107_1)   --->   "%trunc_ln106 = trunc i13 %select_ln850 to i10" [firmware/nnet_utils/nnet_activation_stream.h:106]   --->   Operation 21 'trunc' 'trunc_ln106' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node select_ln107_1)   --->   "%xor_ln106 = xor i10 %trunc_ln106, -512" [firmware/nnet_utils/nnet_activation_stream.h:106]   --->   Operation 22 'xor' 'xor_ln106' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node select_ln107_1)   --->   "%xor_ln107 = xor i1 %tmp_2, true" [firmware/nnet_utils/nnet_activation_stream.h:107]   --->   Operation 23 'xor' 'xor_ln107' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node select_ln107_1)   --->   "%select_ln107 = select i1 %xor_ln107, i10 -1, i10 0" [firmware/nnet_utils/nnet_activation_stream.h:107]   --->   Operation 24 'select' 'select_ln107' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node select_ln107_1)   --->   "%or_ln107 = or i1 %tmp_2, %icmp_ln108" [firmware/nnet_utils/nnet_activation_stream.h:107]   --->   Operation 25 'or' 'or_ln107' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.51ns) (out node of the LUT)   --->   "%select_ln107_1 = select i1 %or_ln107, i10 %select_ln107, i10 %xor_ln106" [firmware/nnet_utils/nnet_activation_stream.h:107]   --->   Operation 26 'select' 'select_ln107_1' <Predicate = true> <Delay = 0.51> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln109 = zext i10 %select_ln107_1 to i64" [firmware/nnet_utils/nnet_activation_stream.h:109]   --->   Operation 27 'zext' 'zext_ln109' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%sigmoid_table10_addr = getelementptr [1024 x i10]* @sigmoid_table10, i64 0, i64 %zext_ln109" [firmware/nnet_utils/nnet_activation_stream.h:109]   --->   Operation 28 'getelementptr' 'sigmoid_table10_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [2/2] (2.26ns)   --->   "%sigmoid_table10_load = load i10* %sigmoid_table10_addr, align 2" [firmware/nnet_utils/nnet_activation_stream.h:109]   --->   Operation 29 'load' 'sigmoid_table10_load' <Predicate = true> <Delay = 2.26> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 1024> <ROM>

State 4 <SV = 3> <Delay = 2.26>
ST_4 : Operation 30 [1/2] (2.26ns)   --->   "%sigmoid_table10_load = load i10* %sigmoid_table10_addr, align 2" [firmware/nnet_utils/nnet_activation_stream.h:109]   --->   Operation 30 'load' 'sigmoid_table10_load' <Predicate = true> <Delay = 2.26> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 1024> <ROM>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_data_0_V_1 = zext i10 %sigmoid_table10_load to i16" [firmware/nnet_utils/nnet_activation_stream.h:109]   --->   Operation 31 'zext' 'tmp_data_0_V_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %res_V_data_V, i16 %tmp_data_0_V_1)" [firmware/nnet_utils/nnet_activation_stream.h:112]   --->   Operation 32 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5868, i32 0, i32 0, [1 x i8]* @p_str5869, [1 x i8]* @p_str5870, [1 x i8]* @p_str5871, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5872, [1 x i8]* @p_str5873)"   --->   Operation 33 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str12, i32 0, i32 0, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str13, [1 x i8]* @p_str13)"   --->   Operation 34 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str24) nounwind" [firmware/nnet_utils/nnet_activation_stream.h:96]   --->   Operation 35 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str24)" [firmware/nnet_utils/nnet_activation_stream.h:96]   --->   Operation 36 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str13) nounwind" [firmware/nnet_utils/nnet_activation_stream.h:97]   --->   Operation 37 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %res_V_data_V, i16 %tmp_data_0_V_1)" [firmware/nnet_utils/nnet_activation_stream.h:112]   --->   Operation 38 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str24, i32 %tmp)" [firmware/nnet_utils/nnet_activation_stream.h:113]   --->   Operation 39 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_activation_stream.h:114]   --->   Operation 40 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.416ns.

 <State 1>: 2.79ns
The critical path consists of the following:
	fifo read on port 'data_V_data_V' (firmware/nnet_utils/nnet_activation_stream.h:99) [10]  (1.46 ns)
	'add' operation ('add_ln700', firmware/nnet_utils/nnet_activation_stream.h:105) [18]  (1.33 ns)

 <State 2>: 2.63ns
The critical path consists of the following:
	'select' operation ('select_ln851', firmware/nnet_utils/nnet_activation_stream.h:105) [19]  (0 ns)
	'select' operation ('select_ln850', firmware/nnet_utils/nnet_activation_stream.h:105) [20]  (0.629 ns)
	'add' operation ('add_ln106', firmware/nnet_utils/nnet_activation_stream.h:106) [22]  (1.33 ns)
	'icmp' operation ('icmp_ln108', firmware/nnet_utils/nnet_activation_stream.h:108) [26]  (0.677 ns)

 <State 3>: 2.78ns
The critical path consists of the following:
	'xor' operation ('xor_ln106', firmware/nnet_utils/nnet_activation_stream.h:106) [23]  (0 ns)
	'select' operation ('select_ln107_1', firmware/nnet_utils/nnet_activation_stream.h:107) [30]  (0.517 ns)
	'getelementptr' operation ('sigmoid_table10_addr', firmware/nnet_utils/nnet_activation_stream.h:109) [32]  (0 ns)
	'load' operation ('sigmoid_table10_load', firmware/nnet_utils/nnet_activation_stream.h:109) on array 'sigmoid_table10' [33]  (2.27 ns)

 <State 4>: 2.27ns
The critical path consists of the following:
	'load' operation ('sigmoid_table10_load', firmware/nnet_utils/nnet_activation_stream.h:109) on array 'sigmoid_table10' [33]  (2.27 ns)

 <State 5>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
