# ******************************************************************************

# iCEcube Static Timer

# Version:            2016.02.27810

# Build Date:         Jan 29 2016 01:45:21

# File Generated:     Aug 24 2016 00:01:59

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40HX1K
Derating factors (Best:Typical:Worst) :-  ( 0.563724 : 0.623363 : 0.701346 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for la|xtalClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (la|xtalClock:R vs. la|xtalClock:R)
		5.2::Critical Path Report for (la|xtalClock:F vs. la|xtalClock:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: input[0]
			6.1.2::Path details for port: input[1]
			6.1.3::Path details for port: input[2]
			6.1.4::Path details for port: input[3]
			6.1.5::Path details for port: input[4]
			6.1.6::Path details for port: input[5]
			6.1.7::Path details for port: input[6]
			6.1.8::Path details for port: input[7]
			6.1.9::Path details for port: rx
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: debugleds[0]
			6.2.2::Path details for port: debugleds[1]
			6.2.3::Path details for port: ready50
			6.2.4::Path details for port: testcnt[0]
			6.2.5::Path details for port: testcnt[1]
			6.2.6::Path details for port: testcnt[2]
			6.2.7::Path details for port: testcnt[3]
			6.2.8::Path details for port: testcnt[4]
			6.2.9::Path details for port: testcnt[5]
			6.2.10::Path details for port: testcnt[6]
			6.2.11::Path details for port: testcnt[7]
			6.2.12::Path details for port: tx
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
			6.4.1::Path details for port: input[0]
			6.4.2::Path details for port: input[1]
			6.4.3::Path details for port: input[2]
			6.4.4::Path details for port: input[3]
			6.4.5::Path details for port: input[4]
			6.4.6::Path details for port: input[5]
			6.4.7::Path details for port: input[6]
			6.4.8::Path details for port: input[7]
			6.4.9::Path details for port: rx
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: debugleds[0]
			6.5.2::Path details for port: debugleds[1]
			6.5.3::Path details for port: ready50
			6.5.4::Path details for port: testcnt[0]
			6.5.5::Path details for port: testcnt[1]
			6.5.6::Path details for port: testcnt[2]
			6.5.7::Path details for port: testcnt[3]
			6.5.8::Path details for port: testcnt[4]
			6.5.9::Path details for port: testcnt[5]
			6.5.10::Path details for port: testcnt[6]
			6.5.11::Path details for port: testcnt[7]
			6.5.12::Path details for port: tx
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 1
Clock: la|xtalClock  | Frequency: 56.94 MHz  | Target: 1.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
la|xtalClock  la|xtalClock   1e+06            982438      N/A              N/A         N/A              N/A         500000           497504      

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port  Setup Times  Clock Reference:Phase  
---------  ----------  -----------  ---------------------  
input[0]   xtalClock   1103         la|xtalClock:F         
input[0]   xtalClock   850          la|xtalClock:R         
input[1]   xtalClock   921          la|xtalClock:F         
input[1]   xtalClock   569          la|xtalClock:R         
input[2]   xtalClock   816          la|xtalClock:F         
input[2]   xtalClock   611          la|xtalClock:R         
input[3]   xtalClock   620          la|xtalClock:F         
input[3]   xtalClock   458          la|xtalClock:R         
input[4]   xtalClock   620          la|xtalClock:F         
input[4]   xtalClock   562          la|xtalClock:R         
input[5]   xtalClock   816          la|xtalClock:F         
input[5]   xtalClock   247          la|xtalClock:R         
input[6]   xtalClock   620          la|xtalClock:F         
input[6]   xtalClock   444          la|xtalClock:R         
input[7]   xtalClock   620          la|xtalClock:F         
input[7]   xtalClock   387          la|xtalClock:R         
rx         xtalClock   2484         la|xtalClock:R         


                       3.2::Clock to Out
                       -----------------

Data Port     Clock Port  Clock to Out  Clock Reference:Phase  
------------  ----------  ------------  ---------------------  
debugleds[0]  xtalClock   9219          la|xtalClock:R         
debugleds[1]  xtalClock   9696          la|xtalClock:R         
ready50       xtalClock   4955          la|xtalClock:R         
testcnt[0]    xtalClock   8735          la|xtalClock:R         
testcnt[1]    xtalClock   8735          la|xtalClock:R         
testcnt[2]    xtalClock   8819          la|xtalClock:R         
testcnt[3]    xtalClock   8181          la|xtalClock:R         
testcnt[4]    xtalClock   8181          la|xtalClock:R         
testcnt[5]    xtalClock   8181          la|xtalClock:R         
testcnt[6]    xtalClock   8735          la|xtalClock:R         
testcnt[7]    xtalClock   8735          la|xtalClock:R         
tx            xtalClock   8679          la|xtalClock:R         


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port  Hold Times  Clock Reference:Phase  
---------  ----------  ----------  ---------------------  
input[0]   xtalClock   -393        la|xtalClock:R         
input[0]   xtalClock   -436        la|xtalClock:F         
input[1]   xtalClock   -134        la|xtalClock:R         
input[1]   xtalClock   -429        la|xtalClock:F         
input[2]   xtalClock   -113        la|xtalClock:F         
input[2]   xtalClock   -127        la|xtalClock:R         
input[3]   xtalClock   245         la|xtalClock:R         
input[3]   xtalClock   -113        la|xtalClock:F         
input[4]   xtalClock   -71         la|xtalClock:R         
input[4]   xtalClock   -113        la|xtalClock:F         
input[5]   xtalClock   238         la|xtalClock:R         
input[5]   xtalClock   -113        la|xtalClock:F         
input[6]   xtalClock   238         la|xtalClock:R         
input[6]   xtalClock   -113        la|xtalClock:F         
input[7]   xtalClock   329         la|xtalClock:R         
input[7]   xtalClock   -113        la|xtalClock:F         
rx         xtalClock   -127        la|xtalClock:R         


               3.5::Minimum Clock to Out
               -------------------------

Data Port     Clock Port  Minimum Clock to Out  Clock Reference:Phase  
------------  ----------  --------------------  ---------------------  
debugleds[0]  xtalClock   8638                  la|xtalClock:R         
debugleds[1]  xtalClock   9178                  la|xtalClock:R         
ready50       xtalClock   4865                  la|xtalClock:R         
testcnt[0]    xtalClock   8386                  la|xtalClock:R         
testcnt[1]    xtalClock   8386                  la|xtalClock:R         
testcnt[2]    xtalClock   8519                  la|xtalClock:R         
testcnt[3]    xtalClock   7825                  la|xtalClock:R         
testcnt[4]    xtalClock   7825                  la|xtalClock:R         
testcnt[5]    xtalClock   7825                  la|xtalClock:R         
testcnt[6]    xtalClock   8386                  la|xtalClock:R         
testcnt[7]    xtalClock   8386                  la|xtalClock:R         
tx            xtalClock   8337                  la|xtalClock:R         


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for la|xtalClock
******************************************
Clock: la|xtalClock
Frequency: 56.94 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : GENERIC_FIFO_1.write_pointer_919__i2_LC_1_11_2/lcout
Path End         : GENERIC_FIFO_1.write_pointer_919__i9_LC_1_12_1/sr
Capture Clock    : GENERIC_FIFO_1.write_pointer_919__i9_LC_1_12_1/clk
Setup Constraint : 1000000p
Path slack       : 982438p

Capture Clock Arrival Time (la|xtalClock:R#2)   1000000
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2461
- Setup Time                                       -203
---------------------------------------------   ------- 
End-of-path required time (ps)                  1002258

Launch Clock Arrival Time (la|xtalClock:R#1)       0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       2461
+ Clock To Q                                     540
+ Data Path Delay                              16819
--------------------------------------------   ----- 
End-of-path arrival time (ps)                  19820
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
xtalClock                                           la                             0                 0  RISE       1
xtalClock_pad_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
xtalClock_pad_iopad/DOUT                            IO_PAD                       590               590  RISE       1
xtalClock_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER     PRE_IO_GBUF                    0               590  RISE       1
xtalClock_pad_preiogbuf/GLOBALBUFFEROUTPUT          PRE_IO_GBUF                 1408              1998  RISE       1
I__9084/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__9084/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__9085/I                                           GlobalMux                      0              1998  RISE       1
I__9085/O                                           GlobalMux                    154              2153  RISE       1
I__9094/I                                           ClkMux                         0              2153  RISE       1
I__9094/O                                           ClkMux                       309              2461  RISE       1
GENERIC_FIFO_1.write_pointer_919__i2_LC_1_11_2/clk  LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
GENERIC_FIFO_1.write_pointer_919__i2_LC_1_11_2/lcout              LogicCell40_SEQ_MODE_1000    540              3001  982438  RISE       6
I__2194/I                                                         Odrv4                          0              3001  982438  RISE       1
I__2194/O                                                         Odrv4                        351              3352  982438  RISE       1
I__2198/I                                                         Span4Mux_v                     0              3352  982438  RISE       1
I__2198/O                                                         Span4Mux_v                   351              3703  982438  RISE       1
I__2203/I                                                         LocalMux                       0              3703  982438  RISE       1
I__2203/O                                                         LocalMux                     330              4032  982438  RISE       1
I__2206/I                                                         InMux                          0              4032  982438  RISE       1
I__2206/O                                                         InMux                        259              4292  982438  RISE       1
GENERIC_FIFO_1.inv_675_i3_1_lut_LC_4_14_4/in3                     LogicCell40_SEQ_MODE_0000      0              4292  982438  RISE       1
GENERIC_FIFO_1.inv_675_i3_1_lut_LC_4_14_4/lcout                   LogicCell40_SEQ_MODE_0000    316              4607  982438  RISE       1
I__2357/I                                                         Odrv12                         0              4607  982438  RISE       1
I__2357/O                                                         Odrv12                       491              5098  982438  RISE       1
I__2358/I                                                         LocalMux                       0              5098  982438  RISE       1
I__2358/O                                                         LocalMux                     330              5428  982438  RISE       1
I__2359/I                                                         InMux                          0              5428  982438  RISE       1
I__2359/O                                                         InMux                        259              5688  982438  RISE       1
I__2360/I                                                         CascadeMux                     0              5688  982438  RISE       1
I__2360/O                                                         CascadeMux                     0              5688  982438  RISE       1
GENERIC_FIFO_1.add_676_4_lut_LC_4_15_2/in2                        LogicCell40_SEQ_MODE_0000      0              5688  982438  RISE       1
GENERIC_FIFO_1.add_676_4_lut_LC_4_15_2/carryout                   LogicCell40_SEQ_MODE_0000    231              5919  982438  RISE       2
GENERIC_FIFO_1.add_676_5_lut_LC_4_15_3/carryin                    LogicCell40_SEQ_MODE_0000      0              5919  982438  RISE       1
GENERIC_FIFO_1.add_676_5_lut_LC_4_15_3/carryout                   LogicCell40_SEQ_MODE_0000    126              6045  982438  RISE       2
GENERIC_FIFO_1.add_676_6_lut_LC_4_15_4/carryin                    LogicCell40_SEQ_MODE_0000      0              6045  982438  RISE       1
GENERIC_FIFO_1.add_676_6_lut_LC_4_15_4/carryout                   LogicCell40_SEQ_MODE_0000    126              6171  982438  RISE       2
GENERIC_FIFO_1.add_676_7_lut_LC_4_15_5/carryin                    LogicCell40_SEQ_MODE_0000      0              6171  982438  RISE       1
GENERIC_FIFO_1.add_676_7_lut_LC_4_15_5/carryout                   LogicCell40_SEQ_MODE_0000    126              6298  982438  RISE       2
GENERIC_FIFO_1.add_676_8_lut_LC_4_15_6/carryin                    LogicCell40_SEQ_MODE_0000      0              6298  982438  RISE       1
GENERIC_FIFO_1.add_676_8_lut_LC_4_15_6/carryout                   LogicCell40_SEQ_MODE_0000    126              6424  982438  RISE       1
GENERIC_FIFO_1.add_676_8_THRU_CRY_0_LC_4_15_7/carryin             LogicCell40_SEQ_MODE_0000      0              6424  982438  RISE       1
GENERIC_FIFO_1.add_676_8_THRU_CRY_0_LC_4_15_7/carryout            LogicCell40_SEQ_MODE_0000    126              6550  982438  RISE       1
IN_MUX_bfv_4_16_0_/carryinitin                                    ICE_CARRY_IN_MUX               0              6550  982438  RISE       1
IN_MUX_bfv_4_16_0_/carryinitout                                   ICE_CARRY_IN_MUX             196              6747  982438  RISE       2
GENERIC_FIFO_1.add_676_9_lut_LC_4_16_0/carryin                    LogicCell40_SEQ_MODE_0000      0              6747  982438  RISE       1
GENERIC_FIFO_1.add_676_9_lut_LC_4_16_0/carryout                   LogicCell40_SEQ_MODE_0000    126              6873  982438  RISE       2
GENERIC_FIFO_1.add_676_10_lut_LC_4_16_1/carryin                   LogicCell40_SEQ_MODE_0000      0              6873  982438  RISE       1
GENERIC_FIFO_1.add_676_10_lut_LC_4_16_1/carryout                  LogicCell40_SEQ_MODE_0000    126              6999  982438  RISE       2
GENERIC_FIFO_1.add_676_11_lut_LC_4_16_2/carryin                   LogicCell40_SEQ_MODE_0000      0              6999  982438  RISE       1
GENERIC_FIFO_1.add_676_11_lut_LC_4_16_2/carryout                  LogicCell40_SEQ_MODE_0000    126              7125  982438  RISE       1
I__2443/I                                                         InMux                          0              7125  982438  RISE       1
I__2443/O                                                         InMux                        259              7385  982438  RISE       1
GENERIC_FIFO_1.n1392_THRU_LUT4_0_LC_4_16_3/in3                    LogicCell40_SEQ_MODE_0000      0              7385  982438  RISE       1
GENERIC_FIFO_1.n1392_THRU_LUT4_0_LC_4_16_3/lcout                  LogicCell40_SEQ_MODE_0000    316              7700  982438  RISE       3
I__2432/I                                                         Odrv4                          0              7700  982438  RISE       1
I__2432/O                                                         Odrv4                        351              8051  982438  RISE       1
I__2434/I                                                         Span4Mux_v                     0              8051  982438  RISE       1
I__2434/O                                                         Span4Mux_v                   351              8402  982438  RISE       1
I__2436/I                                                         LocalMux                       0              8402  982438  RISE       1
I__2436/O                                                         LocalMux                     330              8731  982438  RISE       1
I__2439/I                                                         InMux                          0              8731  982438  RISE       1
I__2439/O                                                         InMux                        259              8991  982438  RISE       1
GENERIC_FIFO_1.i680_1_lut_LC_2_14_5/in3                           LogicCell40_SEQ_MODE_0000      0              8991  982438  RISE       1
GENERIC_FIFO_1.i680_1_lut_LC_2_14_5/lcout                         LogicCell40_SEQ_MODE_0000    316              9306  982438  RISE       1
I__1775/I                                                         LocalMux                       0              9306  982438  RISE       1
I__1775/O                                                         LocalMux                     330              9636  982438  RISE       1
I__1776/I                                                         InMux                          0              9636  982438  RISE       1
I__1776/O                                                         InMux                        259              9896  982438  RISE       1
I__1777/I                                                         CascadeMux                     0              9896  982438  RISE       1
I__1777/O                                                         CascadeMux                     0              9896  982438  RISE       1
GENERIC_FIFO_1.add_912_1372_add_1_add_2_2_lut_LC_2_13_0/in2       LogicCell40_SEQ_MODE_0000      0              9896  982438  RISE       1
GENERIC_FIFO_1.add_912_1372_add_1_add_2_2_lut_LC_2_13_0/carryout  LogicCell40_SEQ_MODE_0000    231             10127  982438  RISE       2
GENERIC_FIFO_1.add_912_1372_add_1_add_2_3_lut_LC_2_13_1/carryin   LogicCell40_SEQ_MODE_0000      0             10127  982438  RISE       1
GENERIC_FIFO_1.add_912_1372_add_1_add_2_3_lut_LC_2_13_1/carryout  LogicCell40_SEQ_MODE_0000    126             10253  982438  RISE       2
GENERIC_FIFO_1.add_912_1372_add_1_add_2_4_lut_LC_2_13_2/carryin   LogicCell40_SEQ_MODE_0000      0             10253  982438  RISE       1
GENERIC_FIFO_1.add_912_1372_add_1_add_2_4_lut_LC_2_13_2/carryout  LogicCell40_SEQ_MODE_0000    126             10380  982438  RISE       2
GENERIC_FIFO_1.add_912_1372_add_1_add_2_5_lut_LC_2_13_3/carryin   LogicCell40_SEQ_MODE_0000      0             10380  982438  RISE       1
GENERIC_FIFO_1.add_912_1372_add_1_add_2_5_lut_LC_2_13_3/carryout  LogicCell40_SEQ_MODE_0000    126             10506  982438  RISE       2
GENERIC_FIFO_1.add_912_1372_add_1_add_2_6_lut_LC_2_13_4/carryin   LogicCell40_SEQ_MODE_0000      0             10506  982438  RISE       1
GENERIC_FIFO_1.add_912_1372_add_1_add_2_6_lut_LC_2_13_4/carryout  LogicCell40_SEQ_MODE_0000    126             10632  982438  RISE       2
GENERIC_FIFO_1.add_912_1372_add_1_add_2_7_lut_LC_2_13_5/carryin   LogicCell40_SEQ_MODE_0000      0             10632  982438  RISE       1
GENERIC_FIFO_1.add_912_1372_add_1_add_2_7_lut_LC_2_13_5/carryout  LogicCell40_SEQ_MODE_0000    126             10758  982438  RISE       2
I__1708/I                                                         InMux                          0             10758  982438  RISE       1
I__1708/O                                                         InMux                        259             11018  982438  RISE       1
GENERIC_FIFO_1.add_912_1372_add_1_add_2_8_lut_LC_2_13_6/in3       LogicCell40_SEQ_MODE_0000      0             11018  982438  RISE       1
GENERIC_FIFO_1.add_912_1372_add_1_add_2_8_lut_LC_2_13_6/lcout     LogicCell40_SEQ_MODE_0000    316             11333  982438  RISE       1
I__1709/I                                                         Odrv4                          0             11333  982438  RISE       1
I__1709/O                                                         Odrv4                        351             11684  982438  RISE       1
I__1710/I                                                         LocalMux                       0             11684  982438  RISE       1
I__1710/O                                                         LocalMux                     330             12014  982438  RISE       1
I__1711/I                                                         InMux                          0             12014  982438  RISE       1
I__1711/O                                                         InMux                        259             12273  982438  RISE       1
I__1712/I                                                         CascadeMux                     0             12273  982438  RISE       1
I__1712/O                                                         CascadeMux                     0             12273  982438  RISE       1
GENERIC_FIFO_1.add_6561_8_lut_LC_1_13_6/in2                       LogicCell40_SEQ_MODE_0000      0             12273  982438  RISE       1
GENERIC_FIFO_1.add_6561_8_lut_LC_1_13_6/carryout                  LogicCell40_SEQ_MODE_0000    231             12505  982438  RISE       2
GENERIC_FIFO_1.add_6561_9_lut_LC_1_13_7/carryin                   LogicCell40_SEQ_MODE_0000      0             12505  982438  RISE       1
GENERIC_FIFO_1.add_6561_9_lut_LC_1_13_7/carryout                  LogicCell40_SEQ_MODE_0000    126             12631  982438  RISE       1
IN_MUX_bfv_1_14_0_/carryinitin                                    ICE_CARRY_IN_MUX               0             12631  982438  RISE       1
IN_MUX_bfv_1_14_0_/carryinitout                                   ICE_CARRY_IN_MUX             196             12827  982438  RISE       2
I__1260/I                                                         InMux                          0             12827  982438  RISE       1
I__1260/O                                                         InMux                        259             13087  982438  RISE       1
GENERIC_FIFO_1.add_6561_10_lut_LC_1_14_0/in3                      LogicCell40_SEQ_MODE_0000      0             13087  982438  RISE       1
GENERIC_FIFO_1.add_6561_10_lut_LC_1_14_0/lcout                    LogicCell40_SEQ_MODE_0000    316             13402  982438  RISE       2
I__1745/I                                                         LocalMux                       0             13402  982438  RISE       1
I__1745/O                                                         LocalMux                     330             13732  982438  RISE       1
I__1747/I                                                         InMux                          0             13732  982438  RISE       1
I__1747/O                                                         InMux                        259             13991  982438  RISE       1
GENERIC_FIFO_1.i7286_4_lut_LC_2_14_6/in0                          LogicCell40_SEQ_MODE_0000      0             13991  982438  RISE       1
GENERIC_FIFO_1.i7286_4_lut_LC_2_14_6/lcout                        LogicCell40_SEQ_MODE_0000    449             14440  982438  RISE       1
I__1771/I                                                         Odrv4                          0             14440  982438  RISE       1
I__1771/O                                                         Odrv4                        351             14791  982438  RISE       1
I__1772/I                                                         LocalMux                       0             14791  982438  RISE       1
I__1772/O                                                         LocalMux                     330             15121  982438  RISE       1
I__1773/I                                                         InMux                          0             15121  982438  RISE       1
I__1773/O                                                         InMux                        259             15380  982438  RISE       1
I__1774/I                                                         CascadeMux                     0             15380  982438  RISE       1
I__1774/O                                                         CascadeMux                     0             15380  982438  RISE       1
GENERIC_FIFO_1.i7312_4_lut_LC_2_14_3/in2                          LogicCell40_SEQ_MODE_0000      0             15380  982438  RISE       1
GENERIC_FIFO_1.i7312_4_lut_LC_2_14_3/lcout                        LogicCell40_SEQ_MODE_0000    379             15759  982438  RISE       1
I__1784/I                                                         Odrv4                          0             15759  982438  RISE       1
I__1784/O                                                         Odrv4                        351             16110  982438  RISE       1
I__1785/I                                                         Span4Mux_s2_h                  0             16110  982438  RISE       1
I__1785/O                                                         Span4Mux_s2_h                203             16313  982438  RISE       1
I__1786/I                                                         LocalMux                       0             16313  982438  RISE       1
I__1786/O                                                         LocalMux                     330             16643  982438  RISE       1
I__1787/I                                                         InMux                          0             16643  982438  RISE       1
I__1787/O                                                         InMux                        259             16902  982438  RISE       1
GENERIC_FIFO_1.i2_4_lut_LC_2_10_2/in3                             LogicCell40_SEQ_MODE_0000      0             16902  982438  RISE       1
GENERIC_FIFO_1.i2_4_lut_LC_2_10_2/lcout                           LogicCell40_SEQ_MODE_0000    316             17218  982438  RISE      13
I__1681/I                                                         LocalMux                       0             17218  982438  RISE       1
I__1681/O                                                         LocalMux                     330             17547  982438  RISE       1
I__1685/I                                                         InMux                          0             17547  982438  RISE       1
I__1685/O                                                         InMux                        259             17807  982438  RISE       1
GENERIC_FIFO_1.i9_4_lut_LC_2_11_3/in3                             LogicCell40_SEQ_MODE_0000      0             17807  982438  RISE       1
GENERIC_FIFO_1.i9_4_lut_LC_2_11_3/lcout                           LogicCell40_SEQ_MODE_0000    316             18122  982438  RISE       1
I__1639/I                                                         LocalMux                       0             18122  982438  RISE       1
I__1639/O                                                         LocalMux                     330             18452  982438  RISE       1
I__1640/I                                                         InMux                          0             18452  982438  RISE       1
I__1640/O                                                         InMux                        259             18712  982438  RISE       1
GENERIC_FIFO_1.i10_4_lut_LC_2_12_4/in3                            LogicCell40_SEQ_MODE_0000      0             18712  982438  RISE       1
GENERIC_FIFO_1.i10_4_lut_LC_2_12_4/lcout                          LogicCell40_SEQ_MODE_0000    316             19027  982438  RISE      10
I__1635/I                                                         LocalMux                       0             19027  982438  RISE       1
I__1635/O                                                         LocalMux                     330             19357  982438  RISE       1
I__1637/I                                                         SRMux                          0             19357  982438  RISE       1
I__1637/O                                                         SRMux                        463             19820  982438  RISE       1
GENERIC_FIFO_1.write_pointer_919__i9_LC_1_12_1/sr                 LogicCell40_SEQ_MODE_1000      0             19820  982438  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
xtalClock                                           la                             0                 0  RISE       1
xtalClock_pad_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
xtalClock_pad_iopad/DOUT                            IO_PAD                       590               590  RISE       1
xtalClock_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER     PRE_IO_GBUF                    0               590  RISE       1
xtalClock_pad_preiogbuf/GLOBALBUFFEROUTPUT          PRE_IO_GBUF                 1408              1998  RISE       1
I__9084/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__9084/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__9085/I                                           GlobalMux                      0              1998  RISE       1
I__9085/O                                           GlobalMux                    154              2153  RISE       1
I__9101/I                                           ClkMux                         0              2153  RISE       1
I__9101/O                                           ClkMux                       309              2461  RISE       1
GENERIC_FIFO_1.write_pointer_919__i9_LC_1_12_1/clk  LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (la|xtalClock:R vs. la|xtalClock:R)
*****************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : GENERIC_FIFO_1.write_pointer_919__i2_LC_1_11_2/lcout
Path End         : GENERIC_FIFO_1.write_pointer_919__i9_LC_1_12_1/sr
Capture Clock    : GENERIC_FIFO_1.write_pointer_919__i9_LC_1_12_1/clk
Setup Constraint : 1000000p
Path slack       : 982438p

Capture Clock Arrival Time (la|xtalClock:R#2)   1000000
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2461
- Setup Time                                       -203
---------------------------------------------   ------- 
End-of-path required time (ps)                  1002258

Launch Clock Arrival Time (la|xtalClock:R#1)       0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       2461
+ Clock To Q                                     540
+ Data Path Delay                              16819
--------------------------------------------   ----- 
End-of-path arrival time (ps)                  19820
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
xtalClock                                           la                             0                 0  RISE       1
xtalClock_pad_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
xtalClock_pad_iopad/DOUT                            IO_PAD                       590               590  RISE       1
xtalClock_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER     PRE_IO_GBUF                    0               590  RISE       1
xtalClock_pad_preiogbuf/GLOBALBUFFEROUTPUT          PRE_IO_GBUF                 1408              1998  RISE       1
I__9084/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__9084/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__9085/I                                           GlobalMux                      0              1998  RISE       1
I__9085/O                                           GlobalMux                    154              2153  RISE       1
I__9094/I                                           ClkMux                         0              2153  RISE       1
I__9094/O                                           ClkMux                       309              2461  RISE       1
GENERIC_FIFO_1.write_pointer_919__i2_LC_1_11_2/clk  LogicCell40_SEQ_MODE_1000      0              2461  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
GENERIC_FIFO_1.write_pointer_919__i2_LC_1_11_2/lcout              LogicCell40_SEQ_MODE_1000    540              3001  982438  RISE       6
I__2194/I                                                         Odrv4                          0              3001  982438  RISE       1
I__2194/O                                                         Odrv4                        351              3352  982438  RISE       1
I__2198/I                                                         Span4Mux_v                     0              3352  982438  RISE       1
I__2198/O                                                         Span4Mux_v                   351              3703  982438  RISE       1
I__2203/I                                                         LocalMux                       0              3703  982438  RISE       1
I__2203/O                                                         LocalMux                     330              4032  982438  RISE       1
I__2206/I                                                         InMux                          0              4032  982438  RISE       1
I__2206/O                                                         InMux                        259              4292  982438  RISE       1
GENERIC_FIFO_1.inv_675_i3_1_lut_LC_4_14_4/in3                     LogicCell40_SEQ_MODE_0000      0              4292  982438  RISE       1
GENERIC_FIFO_1.inv_675_i3_1_lut_LC_4_14_4/lcout                   LogicCell40_SEQ_MODE_0000    316              4607  982438  RISE       1
I__2357/I                                                         Odrv12                         0              4607  982438  RISE       1
I__2357/O                                                         Odrv12                       491              5098  982438  RISE       1
I__2358/I                                                         LocalMux                       0              5098  982438  RISE       1
I__2358/O                                                         LocalMux                     330              5428  982438  RISE       1
I__2359/I                                                         InMux                          0              5428  982438  RISE       1
I__2359/O                                                         InMux                        259              5688  982438  RISE       1
I__2360/I                                                         CascadeMux                     0              5688  982438  RISE       1
I__2360/O                                                         CascadeMux                     0              5688  982438  RISE       1
GENERIC_FIFO_1.add_676_4_lut_LC_4_15_2/in2                        LogicCell40_SEQ_MODE_0000      0              5688  982438  RISE       1
GENERIC_FIFO_1.add_676_4_lut_LC_4_15_2/carryout                   LogicCell40_SEQ_MODE_0000    231              5919  982438  RISE       2
GENERIC_FIFO_1.add_676_5_lut_LC_4_15_3/carryin                    LogicCell40_SEQ_MODE_0000      0              5919  982438  RISE       1
GENERIC_FIFO_1.add_676_5_lut_LC_4_15_3/carryout                   LogicCell40_SEQ_MODE_0000    126              6045  982438  RISE       2
GENERIC_FIFO_1.add_676_6_lut_LC_4_15_4/carryin                    LogicCell40_SEQ_MODE_0000      0              6045  982438  RISE       1
GENERIC_FIFO_1.add_676_6_lut_LC_4_15_4/carryout                   LogicCell40_SEQ_MODE_0000    126              6171  982438  RISE       2
GENERIC_FIFO_1.add_676_7_lut_LC_4_15_5/carryin                    LogicCell40_SEQ_MODE_0000      0              6171  982438  RISE       1
GENERIC_FIFO_1.add_676_7_lut_LC_4_15_5/carryout                   LogicCell40_SEQ_MODE_0000    126              6298  982438  RISE       2
GENERIC_FIFO_1.add_676_8_lut_LC_4_15_6/carryin                    LogicCell40_SEQ_MODE_0000      0              6298  982438  RISE       1
GENERIC_FIFO_1.add_676_8_lut_LC_4_15_6/carryout                   LogicCell40_SEQ_MODE_0000    126              6424  982438  RISE       1
GENERIC_FIFO_1.add_676_8_THRU_CRY_0_LC_4_15_7/carryin             LogicCell40_SEQ_MODE_0000      0              6424  982438  RISE       1
GENERIC_FIFO_1.add_676_8_THRU_CRY_0_LC_4_15_7/carryout            LogicCell40_SEQ_MODE_0000    126              6550  982438  RISE       1
IN_MUX_bfv_4_16_0_/carryinitin                                    ICE_CARRY_IN_MUX               0              6550  982438  RISE       1
IN_MUX_bfv_4_16_0_/carryinitout                                   ICE_CARRY_IN_MUX             196              6747  982438  RISE       2
GENERIC_FIFO_1.add_676_9_lut_LC_4_16_0/carryin                    LogicCell40_SEQ_MODE_0000      0              6747  982438  RISE       1
GENERIC_FIFO_1.add_676_9_lut_LC_4_16_0/carryout                   LogicCell40_SEQ_MODE_0000    126              6873  982438  RISE       2
GENERIC_FIFO_1.add_676_10_lut_LC_4_16_1/carryin                   LogicCell40_SEQ_MODE_0000      0              6873  982438  RISE       1
GENERIC_FIFO_1.add_676_10_lut_LC_4_16_1/carryout                  LogicCell40_SEQ_MODE_0000    126              6999  982438  RISE       2
GENERIC_FIFO_1.add_676_11_lut_LC_4_16_2/carryin                   LogicCell40_SEQ_MODE_0000      0              6999  982438  RISE       1
GENERIC_FIFO_1.add_676_11_lut_LC_4_16_2/carryout                  LogicCell40_SEQ_MODE_0000    126              7125  982438  RISE       1
I__2443/I                                                         InMux                          0              7125  982438  RISE       1
I__2443/O                                                         InMux                        259              7385  982438  RISE       1
GENERIC_FIFO_1.n1392_THRU_LUT4_0_LC_4_16_3/in3                    LogicCell40_SEQ_MODE_0000      0              7385  982438  RISE       1
GENERIC_FIFO_1.n1392_THRU_LUT4_0_LC_4_16_3/lcout                  LogicCell40_SEQ_MODE_0000    316              7700  982438  RISE       3
I__2432/I                                                         Odrv4                          0              7700  982438  RISE       1
I__2432/O                                                         Odrv4                        351              8051  982438  RISE       1
I__2434/I                                                         Span4Mux_v                     0              8051  982438  RISE       1
I__2434/O                                                         Span4Mux_v                   351              8402  982438  RISE       1
I__2436/I                                                         LocalMux                       0              8402  982438  RISE       1
I__2436/O                                                         LocalMux                     330              8731  982438  RISE       1
I__2439/I                                                         InMux                          0              8731  982438  RISE       1
I__2439/O                                                         InMux                        259              8991  982438  RISE       1
GENERIC_FIFO_1.i680_1_lut_LC_2_14_5/in3                           LogicCell40_SEQ_MODE_0000      0              8991  982438  RISE       1
GENERIC_FIFO_1.i680_1_lut_LC_2_14_5/lcout                         LogicCell40_SEQ_MODE_0000    316              9306  982438  RISE       1
I__1775/I                                                         LocalMux                       0              9306  982438  RISE       1
I__1775/O                                                         LocalMux                     330              9636  982438  RISE       1
I__1776/I                                                         InMux                          0              9636  982438  RISE       1
I__1776/O                                                         InMux                        259              9896  982438  RISE       1
I__1777/I                                                         CascadeMux                     0              9896  982438  RISE       1
I__1777/O                                                         CascadeMux                     0              9896  982438  RISE       1
GENERIC_FIFO_1.add_912_1372_add_1_add_2_2_lut_LC_2_13_0/in2       LogicCell40_SEQ_MODE_0000      0              9896  982438  RISE       1
GENERIC_FIFO_1.add_912_1372_add_1_add_2_2_lut_LC_2_13_0/carryout  LogicCell40_SEQ_MODE_0000    231             10127  982438  RISE       2
GENERIC_FIFO_1.add_912_1372_add_1_add_2_3_lut_LC_2_13_1/carryin   LogicCell40_SEQ_MODE_0000      0             10127  982438  RISE       1
GENERIC_FIFO_1.add_912_1372_add_1_add_2_3_lut_LC_2_13_1/carryout  LogicCell40_SEQ_MODE_0000    126             10253  982438  RISE       2
GENERIC_FIFO_1.add_912_1372_add_1_add_2_4_lut_LC_2_13_2/carryin   LogicCell40_SEQ_MODE_0000      0             10253  982438  RISE       1
GENERIC_FIFO_1.add_912_1372_add_1_add_2_4_lut_LC_2_13_2/carryout  LogicCell40_SEQ_MODE_0000    126             10380  982438  RISE       2
GENERIC_FIFO_1.add_912_1372_add_1_add_2_5_lut_LC_2_13_3/carryin   LogicCell40_SEQ_MODE_0000      0             10380  982438  RISE       1
GENERIC_FIFO_1.add_912_1372_add_1_add_2_5_lut_LC_2_13_3/carryout  LogicCell40_SEQ_MODE_0000    126             10506  982438  RISE       2
GENERIC_FIFO_1.add_912_1372_add_1_add_2_6_lut_LC_2_13_4/carryin   LogicCell40_SEQ_MODE_0000      0             10506  982438  RISE       1
GENERIC_FIFO_1.add_912_1372_add_1_add_2_6_lut_LC_2_13_4/carryout  LogicCell40_SEQ_MODE_0000    126             10632  982438  RISE       2
GENERIC_FIFO_1.add_912_1372_add_1_add_2_7_lut_LC_2_13_5/carryin   LogicCell40_SEQ_MODE_0000      0             10632  982438  RISE       1
GENERIC_FIFO_1.add_912_1372_add_1_add_2_7_lut_LC_2_13_5/carryout  LogicCell40_SEQ_MODE_0000    126             10758  982438  RISE       2
I__1708/I                                                         InMux                          0             10758  982438  RISE       1
I__1708/O                                                         InMux                        259             11018  982438  RISE       1
GENERIC_FIFO_1.add_912_1372_add_1_add_2_8_lut_LC_2_13_6/in3       LogicCell40_SEQ_MODE_0000      0             11018  982438  RISE       1
GENERIC_FIFO_1.add_912_1372_add_1_add_2_8_lut_LC_2_13_6/lcout     LogicCell40_SEQ_MODE_0000    316             11333  982438  RISE       1
I__1709/I                                                         Odrv4                          0             11333  982438  RISE       1
I__1709/O                                                         Odrv4                        351             11684  982438  RISE       1
I__1710/I                                                         LocalMux                       0             11684  982438  RISE       1
I__1710/O                                                         LocalMux                     330             12014  982438  RISE       1
I__1711/I                                                         InMux                          0             12014  982438  RISE       1
I__1711/O                                                         InMux                        259             12273  982438  RISE       1
I__1712/I                                                         CascadeMux                     0             12273  982438  RISE       1
I__1712/O                                                         CascadeMux                     0             12273  982438  RISE       1
GENERIC_FIFO_1.add_6561_8_lut_LC_1_13_6/in2                       LogicCell40_SEQ_MODE_0000      0             12273  982438  RISE       1
GENERIC_FIFO_1.add_6561_8_lut_LC_1_13_6/carryout                  LogicCell40_SEQ_MODE_0000    231             12505  982438  RISE       2
GENERIC_FIFO_1.add_6561_9_lut_LC_1_13_7/carryin                   LogicCell40_SEQ_MODE_0000      0             12505  982438  RISE       1
GENERIC_FIFO_1.add_6561_9_lut_LC_1_13_7/carryout                  LogicCell40_SEQ_MODE_0000    126             12631  982438  RISE       1
IN_MUX_bfv_1_14_0_/carryinitin                                    ICE_CARRY_IN_MUX               0             12631  982438  RISE       1
IN_MUX_bfv_1_14_0_/carryinitout                                   ICE_CARRY_IN_MUX             196             12827  982438  RISE       2
I__1260/I                                                         InMux                          0             12827  982438  RISE       1
I__1260/O                                                         InMux                        259             13087  982438  RISE       1
GENERIC_FIFO_1.add_6561_10_lut_LC_1_14_0/in3                      LogicCell40_SEQ_MODE_0000      0             13087  982438  RISE       1
GENERIC_FIFO_1.add_6561_10_lut_LC_1_14_0/lcout                    LogicCell40_SEQ_MODE_0000    316             13402  982438  RISE       2
I__1745/I                                                         LocalMux                       0             13402  982438  RISE       1
I__1745/O                                                         LocalMux                     330             13732  982438  RISE       1
I__1747/I                                                         InMux                          0             13732  982438  RISE       1
I__1747/O                                                         InMux                        259             13991  982438  RISE       1
GENERIC_FIFO_1.i7286_4_lut_LC_2_14_6/in0                          LogicCell40_SEQ_MODE_0000      0             13991  982438  RISE       1
GENERIC_FIFO_1.i7286_4_lut_LC_2_14_6/lcout                        LogicCell40_SEQ_MODE_0000    449             14440  982438  RISE       1
I__1771/I                                                         Odrv4                          0             14440  982438  RISE       1
I__1771/O                                                         Odrv4                        351             14791  982438  RISE       1
I__1772/I                                                         LocalMux                       0             14791  982438  RISE       1
I__1772/O                                                         LocalMux                     330             15121  982438  RISE       1
I__1773/I                                                         InMux                          0             15121  982438  RISE       1
I__1773/O                                                         InMux                        259             15380  982438  RISE       1
I__1774/I                                                         CascadeMux                     0             15380  982438  RISE       1
I__1774/O                                                         CascadeMux                     0             15380  982438  RISE       1
GENERIC_FIFO_1.i7312_4_lut_LC_2_14_3/in2                          LogicCell40_SEQ_MODE_0000      0             15380  982438  RISE       1
GENERIC_FIFO_1.i7312_4_lut_LC_2_14_3/lcout                        LogicCell40_SEQ_MODE_0000    379             15759  982438  RISE       1
I__1784/I                                                         Odrv4                          0             15759  982438  RISE       1
I__1784/O                                                         Odrv4                        351             16110  982438  RISE       1
I__1785/I                                                         Span4Mux_s2_h                  0             16110  982438  RISE       1
I__1785/O                                                         Span4Mux_s2_h                203             16313  982438  RISE       1
I__1786/I                                                         LocalMux                       0             16313  982438  RISE       1
I__1786/O                                                         LocalMux                     330             16643  982438  RISE       1
I__1787/I                                                         InMux                          0             16643  982438  RISE       1
I__1787/O                                                         InMux                        259             16902  982438  RISE       1
GENERIC_FIFO_1.i2_4_lut_LC_2_10_2/in3                             LogicCell40_SEQ_MODE_0000      0             16902  982438  RISE       1
GENERIC_FIFO_1.i2_4_lut_LC_2_10_2/lcout                           LogicCell40_SEQ_MODE_0000    316             17218  982438  RISE      13
I__1681/I                                                         LocalMux                       0             17218  982438  RISE       1
I__1681/O                                                         LocalMux                     330             17547  982438  RISE       1
I__1685/I                                                         InMux                          0             17547  982438  RISE       1
I__1685/O                                                         InMux                        259             17807  982438  RISE       1
GENERIC_FIFO_1.i9_4_lut_LC_2_11_3/in3                             LogicCell40_SEQ_MODE_0000      0             17807  982438  RISE       1
GENERIC_FIFO_1.i9_4_lut_LC_2_11_3/lcout                           LogicCell40_SEQ_MODE_0000    316             18122  982438  RISE       1
I__1639/I                                                         LocalMux                       0             18122  982438  RISE       1
I__1639/O                                                         LocalMux                     330             18452  982438  RISE       1
I__1640/I                                                         InMux                          0             18452  982438  RISE       1
I__1640/O                                                         InMux                        259             18712  982438  RISE       1
GENERIC_FIFO_1.i10_4_lut_LC_2_12_4/in3                            LogicCell40_SEQ_MODE_0000      0             18712  982438  RISE       1
GENERIC_FIFO_1.i10_4_lut_LC_2_12_4/lcout                          LogicCell40_SEQ_MODE_0000    316             19027  982438  RISE      10
I__1635/I                                                         LocalMux                       0             19027  982438  RISE       1
I__1635/O                                                         LocalMux                     330             19357  982438  RISE       1
I__1637/I                                                         SRMux                          0             19357  982438  RISE       1
I__1637/O                                                         SRMux                        463             19820  982438  RISE       1
GENERIC_FIFO_1.write_pointer_919__i9_LC_1_12_1/sr                 LogicCell40_SEQ_MODE_1000      0             19820  982438  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
xtalClock                                           la                             0                 0  RISE       1
xtalClock_pad_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
xtalClock_pad_iopad/DOUT                            IO_PAD                       590               590  RISE       1
xtalClock_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER     PRE_IO_GBUF                    0               590  RISE       1
xtalClock_pad_preiogbuf/GLOBALBUFFEROUTPUT          PRE_IO_GBUF                 1408              1998  RISE       1
I__9084/I                                           gio2CtrlBuf                    0              1998  RISE       1
I__9084/O                                           gio2CtrlBuf                    0              1998  RISE       1
I__9085/I                                           GlobalMux                      0              1998  RISE       1
I__9085/O                                           GlobalMux                    154              2153  RISE       1
I__9101/I                                           ClkMux                         0              2153  RISE       1
I__9101/O                                           ClkMux                       309              2461  RISE       1
GENERIC_FIFO_1.write_pointer_919__i9_LC_1_12_1/clk  LogicCell40_SEQ_MODE_1000      0              2461  RISE       1


5.2::Critical Path Report for (la|xtalClock:F vs. la|xtalClock:R)
*****************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Inst_core.Inst_sync.synchronizedInput180_i6_LC_7_16_4/lcout
Path End         : Inst_core.Inst_sync.output_i6_LC_6_13_6/in0
Capture Clock    : Inst_core.Inst_sync.output_i6_LC_6_13_6/clk
Setup Constraint : 500000p
Path slack       : 497504p

Capture Clock Arrival Time (la|xtalClock:R#2)   1000000
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2461
- Setup Time                                       -470
---------------------------------------------   ------- 
End-of-path required time (ps)                  1001991

Launch Clock Arrival Time (la|xtalClock:F#1)   500000
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2103
+ Clock To Q                                      540
+ Data Path Delay                                1844
--------------------------------------------   ------ 
End-of-path arrival time (ps)                  504487
 
Launch Clock Path
pin name                                                   model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
xtalClock                                                  la                             0                 0  FALL       1
xtalClock_pad_iopad/PACKAGEPIN:in                          IO_PAD                         0                 0  FALL       1
xtalClock_pad_iopad/DOUT                                   IO_PAD                       540               540  FALL       1
xtalClock_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER            PRE_IO_GBUF                    0               540  FALL       1
xtalClock_pad_preiogbuf/GLOBALBUFFEROUTPUT                 PRE_IO_GBUF                 1254              1794  FALL       1
I__9084/I                                                  gio2CtrlBuf                    0              1794  FALL       1
I__9084/O                                                  gio2CtrlBuf                    0              1794  FALL       1
I__9085/I                                                  GlobalMux                      0              1794  FALL       1
I__9085/O                                                  GlobalMux                     77              1871  FALL       1
I__9217/I                                                  ClkMux                         0              1871  FALL       1
I__9217/O                                                  ClkMux                       231              2103  FALL       1
INVInst_core.Inst_sync.synchronizedInput180_i0C/I          INV                            0              2103  FALL       1
INVInst_core.Inst_sync.synchronizedInput180_i0C/O          INV                            0              2103  RISE       7
Inst_core.Inst_sync.synchronizedInput180_i6_LC_7_16_4/clk  LogicCell40_SEQ_MODE_1000      0              2103  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Inst_core.Inst_sync.synchronizedInput180_i6_LC_7_16_4/lcout  LogicCell40_SEQ_MODE_1000    540              2643  497504  RISE       2
I__4415/I                                                    LocalMux                       0              2643  497504  RISE       1
I__4415/O                                                    LocalMux                     330              2972  497504  RISE       1
I__4417/I                                                    InMux                          0              2972  497504  RISE       1
I__4417/O                                                    InMux                        259              3232  497504  RISE       1
Inst_core.Inst_sync.n2566_bdd_4_lut_LC_7_15_6/in3            LogicCell40_SEQ_MODE_0000      0              3232  497504  RISE       1
Inst_core.Inst_sync.n2566_bdd_4_lut_LC_7_15_6/lcout          LogicCell40_SEQ_MODE_0000    316              3548  497504  RISE       1
I__4269/I                                                    Odrv4                          0              3548  497504  RISE       1
I__4269/O                                                    Odrv4                        351              3898  497504  RISE       1
I__4270/I                                                    LocalMux                       0              3898  497504  RISE       1
I__4270/O                                                    LocalMux                     330              4228  497504  RISE       1
I__4271/I                                                    InMux                          0              4228  497504  RISE       1
I__4271/O                                                    InMux                        259              4487  497504  RISE       1
Inst_core.Inst_sync.output_i6_LC_6_13_6/in0                  LogicCell40_SEQ_MODE_1000      0              4487  497504  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
xtalClock                                        la                             0                 0  RISE       1
xtalClock_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
xtalClock_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
xtalClock_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
xtalClock_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1998  RISE       1
I__9084/I                                        gio2CtrlBuf                    0              1998  RISE       1
I__9084/O                                        gio2CtrlBuf                    0              1998  RISE       1
I__9085/I                                        GlobalMux                      0              1998  RISE       1
I__9085/O                                        GlobalMux                    154              2153  RISE       1
I__9167/I                                        ClkMux                         0              2153  RISE       1
I__9167/O                                        ClkMux                       309              2461  RISE       1
Inst_core.Inst_sync.output_i6_LC_6_13_6/clk      LogicCell40_SEQ_MODE_1000      0              2461  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: input[0]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : input[0]
Clock Port        : xtalClock
Clock Reference   : la|xtalClock:F
Setup Time        : 1103


Data Path Delay                2736
+ Setup Time                    470
- Capture Clock Path Delay    -2103
---------------------------- ------
Setup to Clock                 1103

Data Path
pin name                                                   model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
input[0]                                                   la                         0      0                  RISE  1       
input_pad_0_iopad/PACKAGEPIN:in                            IO_PAD                     0      0                  RISE  1       
input_pad_0_iopad/DOUT                                     IO_PAD                     590    590                RISE  1       
input_pad_0_preio/PADIN                                    PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
input_pad_0_preio/DIN0                                     PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__4252/I                                                  Odrv4                      0      1207               RISE  1       
I__4252/O                                                  Odrv4                      351    1558               RISE  1       
I__4253/I                                                  IoSpan4Mux                 0      1558               RISE  1       
I__4253/O                                                  IoSpan4Mux                 288    1845               RISE  1       
I__4254/I                                                  Span4Mux_h                 0      1845               RISE  1       
I__4254/O                                                  Span4Mux_h                 302    2147               RISE  1       
I__4255/I                                                  LocalMux                   0      2147               RISE  1       
I__4255/O                                                  LocalMux                   330    2477               RISE  1       
I__4257/I                                                  InMux                      0      2477               RISE  1       
I__4257/O                                                  InMux                      259    2736               RISE  1       
Inst_core.Inst_sync.synchronizedInput180_i0_LC_7_16_0/in0  LogicCell40_SEQ_MODE_1000  0      2736               RISE  1       

Capture Clock Path
pin name                                                   model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
xtalClock                                                  la                         0      0                  FALL  1       
xtalClock_pad_iopad/PACKAGEPIN:in                          IO_PAD                     0      0                  FALL  1       
xtalClock_pad_iopad/DOUT                                   IO_PAD                     540    540                FALL  1       
xtalClock_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER            PRE_IO_GBUF                0      540                FALL  1       
xtalClock_pad_preiogbuf/GLOBALBUFFEROUTPUT                 PRE_IO_GBUF                1254   1794               FALL  1       
I__9084/I                                                  gio2CtrlBuf                0      1794               FALL  1       
I__9084/O                                                  gio2CtrlBuf                0      1794               FALL  1       
I__9085/I                                                  GlobalMux                  0      1794               FALL  1       
I__9085/O                                                  GlobalMux                  77     1871               FALL  1       
I__9217/I                                                  ClkMux                     0      1871               FALL  1       
I__9217/O                                                  ClkMux                     231    2103               FALL  1       
INVInst_core.Inst_sync.synchronizedInput180_i0C/I          INV                        0      2103               FALL  1       
INVInst_core.Inst_sync.synchronizedInput180_i0C/O          INV                        0      2103               RISE  7       
Inst_core.Inst_sync.synchronizedInput180_i0_LC_7_16_0/clk  LogicCell40_SEQ_MODE_1000  0      2103               RISE  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : input[0]
Clock Port        : xtalClock
Clock Reference   : la|xtalClock:R
Setup Time        : 850


Data Path Delay                3038
+ Setup Time                    274
- Capture Clock Path Delay    -2461
---------------------------- ------
Setup to Clock                  850

Data Path
pin name                                                model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
input[0]                                                la                         0      0                  RISE  1       
input_pad_0_iopad/PACKAGEPIN:in                         IO_PAD                     0      0                  RISE  1       
input_pad_0_iopad/DOUT                                  IO_PAD                     590    590                RISE  1       
input_pad_0_preio/PADIN                                 PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
input_pad_0_preio/DIN0                                  PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__4252/I                                               Odrv4                      0      1207               RISE  1       
I__4252/O                                               Odrv4                      351    1558               RISE  1       
I__4253/I                                               IoSpan4Mux                 0      1558               RISE  1       
I__4253/O                                               IoSpan4Mux                 288    1845               RISE  1       
I__4254/I                                               Span4Mux_h                 0      1845               RISE  1       
I__4254/O                                               Span4Mux_h                 302    2147               RISE  1       
I__4256/I                                               Span4Mux_h                 0      2147               RISE  1       
I__4256/O                                               Span4Mux_h                 302    2449               RISE  1       
I__4258/I                                               LocalMux                   0      2449               RISE  1       
I__4258/O                                               LocalMux                   330    2778               RISE  1       
I__4259/I                                               InMux                      0      2778               RISE  1       
I__4259/O                                               InMux                      259    3038               RISE  1       
Inst_core.Inst_sync.synchronizedInput_i0_LC_5_16_7/in3  LogicCell40_SEQ_MODE_1000  0      3038               RISE  1       

Capture Clock Path
pin name                                                model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
xtalClock                                               la                         0      0                  RISE  1       
xtalClock_pad_iopad/PACKAGEPIN:in                       IO_PAD                     0      0                  RISE  1       
xtalClock_pad_iopad/DOUT                                IO_PAD                     590    590                RISE  1       
xtalClock_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER         PRE_IO_GBUF                0      590                RISE  1       
xtalClock_pad_preiogbuf/GLOBALBUFFEROUTPUT              PRE_IO_GBUF                1408   1998               RISE  1       
I__9084/I                                               gio2CtrlBuf                0      1998               RISE  1       
I__9084/O                                               gio2CtrlBuf                0      1998               RISE  1       
I__9085/I                                               GlobalMux                  0      1998               RISE  1       
I__9085/O                                               GlobalMux                  154    2153               RISE  1       
I__9193/I                                               ClkMux                     0      2153               RISE  1       
I__9193/O                                               ClkMux                     309    2461               RISE  1       
Inst_core.Inst_sync.synchronizedInput_i0_LC_5_16_7/clk  LogicCell40_SEQ_MODE_1000  0      2461               RISE  1       

6.1.2::Path details for port: input[1]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : input[1]
Clock Port        : xtalClock
Clock Reference   : la|xtalClock:F
Setup Time        : 921


Data Path Delay                2750
+ Setup Time                    274
- Capture Clock Path Delay    -2103
---------------------------- ------
Setup to Clock                  921

Data Path
pin name                                                   model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
input[1]                                                   la                         0      0                  RISE  1       
input_pad_1_iopad/PACKAGEPIN:in                            IO_PAD                     0      0                  RISE  1       
input_pad_1_iopad/DOUT                                     IO_PAD                     590    590                RISE  1       
input_pad_1_preio/PADIN                                    PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
input_pad_1_preio/DIN0                                     PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__4457/I                                                  Odrv4                      0      1207               RISE  1       
I__4457/O                                                  Odrv4                      351    1558               RISE  1       
I__4459/I                                                  Span4Mux_h                 0      1558               RISE  1       
I__4459/O                                                  Span4Mux_h                 302    1859               RISE  1       
I__4461/I                                                  Span4Mux_h                 0      1859               RISE  1       
I__4461/O                                                  Span4Mux_h                 302    2161               RISE  1       
I__4463/I                                                  LocalMux                   0      2161               RISE  1       
I__4463/O                                                  LocalMux                   330    2491               RISE  1       
I__4465/I                                                  InMux                      0      2491               RISE  1       
I__4465/O                                                  InMux                      259    2750               RISE  1       
Inst_core.Inst_sync.synchronizedInput180_i1_LC_7_16_1/in3  LogicCell40_SEQ_MODE_1000  0      2750               RISE  1       

Capture Clock Path
pin name                                                   model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
xtalClock                                                  la                         0      0                  FALL  1       
xtalClock_pad_iopad/PACKAGEPIN:in                          IO_PAD                     0      0                  FALL  1       
xtalClock_pad_iopad/DOUT                                   IO_PAD                     540    540                FALL  1       
xtalClock_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER            PRE_IO_GBUF                0      540                FALL  1       
xtalClock_pad_preiogbuf/GLOBALBUFFEROUTPUT                 PRE_IO_GBUF                1254   1794               FALL  1       
I__9084/I                                                  gio2CtrlBuf                0      1794               FALL  1       
I__9084/O                                                  gio2CtrlBuf                0      1794               FALL  1       
I__9085/I                                                  GlobalMux                  0      1794               FALL  1       
I__9085/O                                                  GlobalMux                  77     1871               FALL  1       
I__9217/I                                                  ClkMux                     0      1871               FALL  1       
I__9217/O                                                  ClkMux                     231    2103               FALL  1       
INVInst_core.Inst_sync.synchronizedInput180_i0C/I          INV                        0      2103               FALL  1       
INVInst_core.Inst_sync.synchronizedInput180_i0C/O          INV                        0      2103               RISE  7       
Inst_core.Inst_sync.synchronizedInput180_i1_LC_7_16_1/clk  LogicCell40_SEQ_MODE_1000  0      2103               RISE  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : input[1]
Clock Port        : xtalClock
Clock Reference   : la|xtalClock:R
Setup Time        : 569


Data Path Delay                2757
+ Setup Time                    274
- Capture Clock Path Delay    -2461
---------------------------- ------
Setup to Clock                  569

Data Path
pin name                                                model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
input[1]                                                la                         0      0                  RISE  1       
input_pad_1_iopad/PACKAGEPIN:in                         IO_PAD                     0      0                  RISE  1       
input_pad_1_iopad/DOUT                                  IO_PAD                     590    590                RISE  1       
input_pad_1_preio/PADIN                                 PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
input_pad_1_preio/DIN0                                  PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__4458/I                                               Odrv12                     0      1207               RISE  1       
I__4458/O                                               Odrv12                     491    1698               RISE  1       
I__4460/I                                               Span12Mux_s11_h            0      1698               RISE  1       
I__4460/O                                               Span12Mux_s11_h            470    2168               RISE  1       
I__4462/I                                               LocalMux                   0      2168               RISE  1       
I__4462/O                                               LocalMux                   330    2498               RISE  1       
I__4464/I                                               InMux                      0      2498               RISE  1       
I__4464/O                                               InMux                      259    2757               RISE  1       
Inst_core.Inst_sync.synchronizedInput_i1_LC_5_13_0/in3  LogicCell40_SEQ_MODE_1000  0      2757               RISE  1       

Capture Clock Path
pin name                                                model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
xtalClock                                               la                         0      0                  RISE  1       
xtalClock_pad_iopad/PACKAGEPIN:in                       IO_PAD                     0      0                  RISE  1       
xtalClock_pad_iopad/DOUT                                IO_PAD                     590    590                RISE  1       
xtalClock_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER         PRE_IO_GBUF                0      590                RISE  1       
xtalClock_pad_preiogbuf/GLOBALBUFFEROUTPUT              PRE_IO_GBUF                1408   1998               RISE  1       
I__9084/I                                               gio2CtrlBuf                0      1998               RISE  1       
I__9084/O                                               gio2CtrlBuf                0      1998               RISE  1       
I__9085/I                                               GlobalMux                  0      1998               RISE  1       
I__9085/O                                               GlobalMux                  154    2153               RISE  1       
I__9153/I                                               ClkMux                     0      2153               RISE  1       
I__9153/O                                               ClkMux                     309    2461               RISE  1       
Inst_core.Inst_sync.synchronizedInput_i1_LC_5_13_0/clk  LogicCell40_SEQ_MODE_1000  0      2461               RISE  1       

6.1.3::Path details for port: input[2]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : input[2]
Clock Port        : xtalClock
Clock Reference   : la|xtalClock:F
Setup Time        : 816


Data Path Delay                2449
+ Setup Time                    470
- Capture Clock Path Delay    -2103
---------------------------- ------
Setup to Clock                  816

Data Path
pin name                                                   model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
input[2]                                                   la                         0      0                  RISE  1       
input_pad_2_iopad/PACKAGEPIN:in                            IO_PAD                     0      0                  RISE  1       
input_pad_2_iopad/DOUT                                     IO_PAD                     590    590                RISE  1       
input_pad_2_preio/PADIN                                    PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
input_pad_2_preio/DIN0                                     PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__4445/I                                                  Odrv4                      0      1207               RISE  1       
I__4445/O                                                  Odrv4                      351    1558               RISE  1       
I__4446/I                                                  Span4Mux_h                 0      1558               RISE  1       
I__4446/O                                                  Span4Mux_h                 302    1859               RISE  1       
I__4447/I                                                  LocalMux                   0      1859               RISE  1       
I__4447/O                                                  LocalMux                   330    2189               RISE  1       
I__4449/I                                                  InMux                      0      2189               RISE  1       
I__4449/O                                                  InMux                      259    2449               RISE  1       
Inst_core.Inst_sync.synchronizedInput180_i2_LC_7_16_2/in0  LogicCell40_SEQ_MODE_1000  0      2449               RISE  1       

Capture Clock Path
pin name                                                   model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
xtalClock                                                  la                         0      0                  FALL  1       
xtalClock_pad_iopad/PACKAGEPIN:in                          IO_PAD                     0      0                  FALL  1       
xtalClock_pad_iopad/DOUT                                   IO_PAD                     540    540                FALL  1       
xtalClock_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER            PRE_IO_GBUF                0      540                FALL  1       
xtalClock_pad_preiogbuf/GLOBALBUFFEROUTPUT                 PRE_IO_GBUF                1254   1794               FALL  1       
I__9084/I                                                  gio2CtrlBuf                0      1794               FALL  1       
I__9084/O                                                  gio2CtrlBuf                0      1794               FALL  1       
I__9085/I                                                  GlobalMux                  0      1794               FALL  1       
I__9085/O                                                  GlobalMux                  77     1871               FALL  1       
I__9217/I                                                  ClkMux                     0      1871               FALL  1       
I__9217/O                                                  ClkMux                     231    2103               FALL  1       
INVInst_core.Inst_sync.synchronizedInput180_i0C/I          INV                        0      2103               FALL  1       
INVInst_core.Inst_sync.synchronizedInput180_i0C/O          INV                        0      2103               RISE  7       
Inst_core.Inst_sync.synchronizedInput180_i2_LC_7_16_2/clk  LogicCell40_SEQ_MODE_1000  0      2103               RISE  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : input[2]
Clock Port        : xtalClock
Clock Reference   : la|xtalClock:R
Setup Time        : 611


Data Path Delay                2799
+ Setup Time                    274
- Capture Clock Path Delay    -2461
---------------------------- ------
Setup to Clock                  611

Data Path
pin name                                                model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
input[2]                                                la                         0      0                  RISE  1       
input_pad_2_iopad/PACKAGEPIN:in                         IO_PAD                     0      0                  RISE  1       
input_pad_2_iopad/DOUT                                  IO_PAD                     590    590                RISE  1       
input_pad_2_preio/PADIN                                 PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
input_pad_2_preio/DIN0                                  PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__4445/I                                               Odrv4                      0      1207               RISE  1       
I__4445/O                                               Odrv4                      351    1558               RISE  1       
I__4446/I                                               Span4Mux_h                 0      1558               RISE  1       
I__4446/O                                               Span4Mux_h                 302    1859               RISE  1       
I__4448/I                                               Span4Mux_v                 0      1859               RISE  1       
I__4448/O                                               Span4Mux_v                 351    2210               RISE  1       
I__4450/I                                               LocalMux                   0      2210               RISE  1       
I__4450/O                                               LocalMux                   330    2540               RISE  1       
I__4451/I                                               InMux                      0      2540               RISE  1       
I__4451/O                                               InMux                      259    2799               RISE  1       
Inst_core.Inst_sync.synchronizedInput_i2_LC_7_15_1/in3  LogicCell40_SEQ_MODE_1000  0      2799               RISE  1       

Capture Clock Path
pin name                                                model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
xtalClock                                               la                         0      0                  RISE  1       
xtalClock_pad_iopad/PACKAGEPIN:in                       IO_PAD                     0      0                  RISE  1       
xtalClock_pad_iopad/DOUT                                IO_PAD                     590    590                RISE  1       
xtalClock_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER         PRE_IO_GBUF                0      590                RISE  1       
xtalClock_pad_preiogbuf/GLOBALBUFFEROUTPUT              PRE_IO_GBUF                1408   1998               RISE  1       
I__9084/I                                               gio2CtrlBuf                0      1998               RISE  1       
I__9084/O                                               gio2CtrlBuf                0      1998               RISE  1       
I__9085/I                                               GlobalMux                  0      1998               RISE  1       
I__9085/O                                               GlobalMux                  154    2153               RISE  1       
I__9207/I                                               ClkMux                     0      2153               RISE  1       
I__9207/O                                               ClkMux                     309    2461               RISE  1       
Inst_core.Inst_sync.synchronizedInput_i2_LC_7_15_1/clk  LogicCell40_SEQ_MODE_1000  0      2461               RISE  1       

6.1.4::Path details for port: input[3]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : input[3]
Clock Port        : xtalClock
Clock Reference   : la|xtalClock:F
Setup Time        : 620


Data Path Delay                2449
+ Setup Time                    274
- Capture Clock Path Delay    -2103
---------------------------- ------
Setup to Clock                  620

Data Path
pin name                                                   model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
input[3]                                                   la                         0      0                  RISE  1       
input_pad_3_iopad/PACKAGEPIN:in                            IO_PAD                     0      0                  RISE  1       
input_pad_3_iopad/DOUT                                     IO_PAD                     590    590                RISE  1       
input_pad_3_preio/PADIN                                    PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
input_pad_3_preio/DIN0                                     PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__4433/I                                                  Odrv4                      0      1207               RISE  1       
I__4433/O                                                  Odrv4                      351    1558               RISE  1       
I__4435/I                                                  Span4Mux_h                 0      1558               RISE  1       
I__4435/O                                                  Span4Mux_h                 302    1859               RISE  1       
I__4437/I                                                  LocalMux                   0      1859               RISE  1       
I__4437/O                                                  LocalMux                   330    2189               RISE  1       
I__4439/I                                                  InMux                      0      2189               RISE  1       
I__4439/O                                                  InMux                      259    2449               RISE  1       
Inst_core.Inst_sync.synchronizedInput180_i3_LC_7_16_3/in3  LogicCell40_SEQ_MODE_1000  0      2449               RISE  1       

Capture Clock Path
pin name                                                   model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
xtalClock                                                  la                         0      0                  FALL  1       
xtalClock_pad_iopad/PACKAGEPIN:in                          IO_PAD                     0      0                  FALL  1       
xtalClock_pad_iopad/DOUT                                   IO_PAD                     540    540                FALL  1       
xtalClock_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER            PRE_IO_GBUF                0      540                FALL  1       
xtalClock_pad_preiogbuf/GLOBALBUFFEROUTPUT                 PRE_IO_GBUF                1254   1794               FALL  1       
I__9084/I                                                  gio2CtrlBuf                0      1794               FALL  1       
I__9084/O                                                  gio2CtrlBuf                0      1794               FALL  1       
I__9085/I                                                  GlobalMux                  0      1794               FALL  1       
I__9085/O                                                  GlobalMux                  77     1871               FALL  1       
I__9217/I                                                  ClkMux                     0      1871               FALL  1       
I__9217/O                                                  ClkMux                     231    2103               FALL  1       
INVInst_core.Inst_sync.synchronizedInput180_i0C/I          INV                        0      2103               FALL  1       
INVInst_core.Inst_sync.synchronizedInput180_i0C/O          INV                        0      2103               RISE  7       
Inst_core.Inst_sync.synchronizedInput180_i3_LC_7_16_3/clk  LogicCell40_SEQ_MODE_1000  0      2103               RISE  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : input[3]
Clock Port        : xtalClock
Clock Reference   : la|xtalClock:R
Setup Time        : 458


Data Path Delay                2449
+ Setup Time                    470
- Capture Clock Path Delay    -2461
---------------------------- ------
Setup to Clock                  458

Data Path
pin name                                                model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
input[3]                                                la                         0      0                  RISE  1       
input_pad_3_iopad/PACKAGEPIN:in                         IO_PAD                     0      0                  RISE  1       
input_pad_3_iopad/DOUT                                  IO_PAD                     590    590                RISE  1       
input_pad_3_preio/PADIN                                 PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
input_pad_3_preio/DIN0                                  PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__4434/I                                               Odrv4                      0      1207               RISE  1       
I__4434/O                                               Odrv4                      351    1558               RISE  1       
I__4436/I                                               Span4Mux_h                 0      1558               RISE  1       
I__4436/O                                               Span4Mux_h                 302    1859               RISE  1       
I__4438/I                                               LocalMux                   0      1859               RISE  1       
I__4438/O                                               LocalMux                   330    2189               RISE  1       
I__4440/I                                               InMux                      0      2189               RISE  1       
I__4440/O                                               InMux                      259    2449               RISE  1       
Inst_core.Inst_sync.synchronizedInput_i3_LC_7_15_4/in0  LogicCell40_SEQ_MODE_1000  0      2449               RISE  1       

Capture Clock Path
pin name                                                model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
xtalClock                                               la                         0      0                  RISE  1       
xtalClock_pad_iopad/PACKAGEPIN:in                       IO_PAD                     0      0                  RISE  1       
xtalClock_pad_iopad/DOUT                                IO_PAD                     590    590                RISE  1       
xtalClock_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER         PRE_IO_GBUF                0      590                RISE  1       
xtalClock_pad_preiogbuf/GLOBALBUFFEROUTPUT              PRE_IO_GBUF                1408   1998               RISE  1       
I__9084/I                                               gio2CtrlBuf                0      1998               RISE  1       
I__9084/O                                               gio2CtrlBuf                0      1998               RISE  1       
I__9085/I                                               GlobalMux                  0      1998               RISE  1       
I__9085/O                                               GlobalMux                  154    2153               RISE  1       
I__9207/I                                               ClkMux                     0      2153               RISE  1       
I__9207/O                                               ClkMux                     309    2461               RISE  1       
Inst_core.Inst_sync.synchronizedInput_i3_LC_7_15_4/clk  LogicCell40_SEQ_MODE_1000  0      2461               RISE  1       

6.1.5::Path details for port: input[4]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : input[4]
Clock Port        : xtalClock
Clock Reference   : la|xtalClock:F
Setup Time        : 620


Data Path Delay                2449
+ Setup Time                    274
- Capture Clock Path Delay    -2103
---------------------------- ------
Setup to Clock                  620

Data Path
pin name                                                   model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
input[4]                                                   la                         0      0                  RISE  1       
input_pad_4_iopad/PACKAGEPIN:in                            IO_PAD                     0      0                  RISE  1       
input_pad_4_iopad/DOUT                                     IO_PAD                     590    590                RISE  1       
input_pad_4_preio/PADIN                                    PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
input_pad_4_preio/DIN0                                     PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__3779/I                                                  Odrv4                      0      1207               RISE  1       
I__3779/O                                                  Odrv4                      351    1558               RISE  1       
I__3780/I                                                  Span4Mux_h                 0      1558               RISE  1       
I__3780/O                                                  Span4Mux_h                 302    1859               RISE  1       
I__3781/I                                                  LocalMux                   0      1859               RISE  1       
I__3781/O                                                  LocalMux                   330    2189               RISE  1       
I__3783/I                                                  InMux                      0      2189               RISE  1       
I__3783/O                                                  InMux                      259    2449               RISE  1       
Inst_core.Inst_sync.synchronizedInput180_i4_LC_6_16_6/in3  LogicCell40_SEQ_MODE_1000  0      2449               RISE  1       

Capture Clock Path
pin name                                                   model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
xtalClock                                                  la                         0      0                  FALL  1       
xtalClock_pad_iopad/PACKAGEPIN:in                          IO_PAD                     0      0                  FALL  1       
xtalClock_pad_iopad/DOUT                                   IO_PAD                     540    540                FALL  1       
xtalClock_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER            PRE_IO_GBUF                0      540                FALL  1       
xtalClock_pad_preiogbuf/GLOBALBUFFEROUTPUT                 PRE_IO_GBUF                1254   1794               FALL  1       
I__9084/I                                                  gio2CtrlBuf                0      1794               FALL  1       
I__9084/O                                                  gio2CtrlBuf                0      1794               FALL  1       
I__9085/I                                                  GlobalMux                  0      1794               FALL  1       
I__9085/O                                                  GlobalMux                  77     1871               FALL  1       
I__9206/I                                                  ClkMux                     0      1871               FALL  1       
I__9206/O                                                  ClkMux                     231    2103               FALL  1       
INVInst_core.Inst_sync.synchronizedInput180_i4C/I          INV                        0      2103               FALL  1       
INVInst_core.Inst_sync.synchronizedInput180_i4C/O          INV                        0      2103               RISE  1       
Inst_core.Inst_sync.synchronizedInput180_i4_LC_6_16_6/clk  LogicCell40_SEQ_MODE_1000  0      2103               RISE  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : input[4]
Clock Port        : xtalClock
Clock Reference   : la|xtalClock:R
Setup Time        : 562


Data Path Delay                2750
+ Setup Time                    274
- Capture Clock Path Delay    -2461
---------------------------- ------
Setup to Clock                  562

Data Path
pin name                                                model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
input[4]                                                la                         0      0                  RISE  1       
input_pad_4_iopad/PACKAGEPIN:in                         IO_PAD                     0      0                  RISE  1       
input_pad_4_iopad/DOUT                                  IO_PAD                     590    590                RISE  1       
input_pad_4_preio/PADIN                                 PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
input_pad_4_preio/DIN0                                  PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__3779/I                                               Odrv4                      0      1207               RISE  1       
I__3779/O                                               Odrv4                      351    1558               RISE  1       
I__3780/I                                               Span4Mux_h                 0      1558               RISE  1       
I__3780/O                                               Span4Mux_h                 302    1859               RISE  1       
I__3782/I                                               Span4Mux_h                 0      1859               RISE  1       
I__3782/O                                               Span4Mux_h                 302    2161               RISE  1       
I__3784/I                                               LocalMux                   0      2161               RISE  1       
I__3784/O                                               LocalMux                   330    2491               RISE  1       
I__3785/I                                               InMux                      0      2491               RISE  1       
I__3785/O                                               InMux                      259    2750               RISE  1       
Inst_core.Inst_sync.synchronizedInput_i4_LC_5_16_5/in3  LogicCell40_SEQ_MODE_1000  0      2750               RISE  1       

Capture Clock Path
pin name                                                model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
xtalClock                                               la                         0      0                  RISE  1       
xtalClock_pad_iopad/PACKAGEPIN:in                       IO_PAD                     0      0                  RISE  1       
xtalClock_pad_iopad/DOUT                                IO_PAD                     590    590                RISE  1       
xtalClock_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER         PRE_IO_GBUF                0      590                RISE  1       
xtalClock_pad_preiogbuf/GLOBALBUFFEROUTPUT              PRE_IO_GBUF                1408   1998               RISE  1       
I__9084/I                                               gio2CtrlBuf                0      1998               RISE  1       
I__9084/O                                               gio2CtrlBuf                0      1998               RISE  1       
I__9085/I                                               GlobalMux                  0      1998               RISE  1       
I__9085/O                                               GlobalMux                  154    2153               RISE  1       
I__9193/I                                               ClkMux                     0      2153               RISE  1       
I__9193/O                                               ClkMux                     309    2461               RISE  1       
Inst_core.Inst_sync.synchronizedInput_i4_LC_5_16_5/clk  LogicCell40_SEQ_MODE_1000  0      2461               RISE  1       

6.1.6::Path details for port: input[5]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : input[5]
Clock Port        : xtalClock
Clock Reference   : la|xtalClock:F
Setup Time        : 816


Data Path Delay                2449
+ Setup Time                    470
- Capture Clock Path Delay    -2103
---------------------------- ------
Setup to Clock                  816

Data Path
pin name                                                   model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
input[5]                                                   la                         0      0                  RISE  1       
input_pad_5_iopad/PACKAGEPIN:in                            IO_PAD                     0      0                  RISE  1       
input_pad_5_iopad/DOUT                                     IO_PAD                     590    590                RISE  1       
input_pad_5_preio/PADIN                                    PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
input_pad_5_preio/DIN0                                     PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__4407/I                                                  Odrv4                      0      1207               RISE  1       
I__4407/O                                                  Odrv4                      351    1558               RISE  1       
I__4409/I                                                  Span4Mux_h                 0      1558               RISE  1       
I__4409/O                                                  Span4Mux_h                 302    1859               RISE  1       
I__4411/I                                                  LocalMux                   0      1859               RISE  1       
I__4411/O                                                  LocalMux                   330    2189               RISE  1       
I__4413/I                                                  InMux                      0      2189               RISE  1       
I__4413/O                                                  InMux                      259    2449               RISE  1       
Inst_core.Inst_sync.synchronizedInput180_i5_LC_7_16_5/in0  LogicCell40_SEQ_MODE_1000  0      2449               RISE  1       

Capture Clock Path
pin name                                                   model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
xtalClock                                                  la                         0      0                  FALL  1       
xtalClock_pad_iopad/PACKAGEPIN:in                          IO_PAD                     0      0                  FALL  1       
xtalClock_pad_iopad/DOUT                                   IO_PAD                     540    540                FALL  1       
xtalClock_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER            PRE_IO_GBUF                0      540                FALL  1       
xtalClock_pad_preiogbuf/GLOBALBUFFEROUTPUT                 PRE_IO_GBUF                1254   1794               FALL  1       
I__9084/I                                                  gio2CtrlBuf                0      1794               FALL  1       
I__9084/O                                                  gio2CtrlBuf                0      1794               FALL  1       
I__9085/I                                                  GlobalMux                  0      1794               FALL  1       
I__9085/O                                                  GlobalMux                  77     1871               FALL  1       
I__9217/I                                                  ClkMux                     0      1871               FALL  1       
I__9217/O                                                  ClkMux                     231    2103               FALL  1       
INVInst_core.Inst_sync.synchronizedInput180_i0C/I          INV                        0      2103               FALL  1       
INVInst_core.Inst_sync.synchronizedInput180_i0C/O          INV                        0      2103               RISE  7       
Inst_core.Inst_sync.synchronizedInput180_i5_LC_7_16_5/clk  LogicCell40_SEQ_MODE_1000  0      2103               RISE  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : input[5]
Clock Port        : xtalClock
Clock Reference   : la|xtalClock:R
Setup Time        : 247


Data Path Delay                2435
+ Setup Time                    274
- Capture Clock Path Delay    -2461
---------------------------- ------
Setup to Clock                  247

Data Path
pin name                                                model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
input[5]                                                la                         0      0                  RISE  1       
input_pad_5_iopad/PACKAGEPIN:in                         IO_PAD                     0      0                  RISE  1       
input_pad_5_iopad/DOUT                                  IO_PAD                     590    590                RISE  1       
input_pad_5_preio/PADIN                                 PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
input_pad_5_preio/DIN0                                  PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__4408/I                                               Odrv4                      0      1207               RISE  1       
I__4408/O                                               Odrv4                      351    1558               RISE  1       
I__4410/I                                               IoSpan4Mux                 0      1558               RISE  1       
I__4410/O                                               IoSpan4Mux                 288    1845               RISE  1       
I__4412/I                                               LocalMux                   0      1845               RISE  1       
I__4412/O                                               LocalMux                   330    2175               RISE  1       
I__4414/I                                               InMux                      0      2175               RISE  1       
I__4414/O                                               InMux                      259    2435               RISE  1       
Inst_core.Inst_sync.synchronizedInput_i5_LC_7_15_5/in3  LogicCell40_SEQ_MODE_1000  0      2435               RISE  1       

Capture Clock Path
pin name                                                model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
xtalClock                                               la                         0      0                  RISE  1       
xtalClock_pad_iopad/PACKAGEPIN:in                       IO_PAD                     0      0                  RISE  1       
xtalClock_pad_iopad/DOUT                                IO_PAD                     590    590                RISE  1       
xtalClock_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER         PRE_IO_GBUF                0      590                RISE  1       
xtalClock_pad_preiogbuf/GLOBALBUFFEROUTPUT              PRE_IO_GBUF                1408   1998               RISE  1       
I__9084/I                                               gio2CtrlBuf                0      1998               RISE  1       
I__9084/O                                               gio2CtrlBuf                0      1998               RISE  1       
I__9085/I                                               GlobalMux                  0      1998               RISE  1       
I__9085/O                                               GlobalMux                  154    2153               RISE  1       
I__9207/I                                               ClkMux                     0      2153               RISE  1       
I__9207/O                                               ClkMux                     309    2461               RISE  1       
Inst_core.Inst_sync.synchronizedInput_i5_LC_7_15_5/clk  LogicCell40_SEQ_MODE_1000  0      2461               RISE  1       

6.1.7::Path details for port: input[6]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : input[6]
Clock Port        : xtalClock
Clock Reference   : la|xtalClock:F
Setup Time        : 620


Data Path Delay                2449
+ Setup Time                    274
- Capture Clock Path Delay    -2103
---------------------------- ------
Setup to Clock                  620

Data Path
pin name                                                   model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
input[6]                                                   la                         0      0                  RISE  1       
input_pad_6_iopad/PACKAGEPIN:in                            IO_PAD                     0      0                  RISE  1       
input_pad_6_iopad/DOUT                                     IO_PAD                     590    590                RISE  1       
input_pad_6_preio/PADIN                                    PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
input_pad_6_preio/DIN0                                     PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__4420/I                                                  Odrv4                      0      1207               RISE  1       
I__4420/O                                                  Odrv4                      351    1558               RISE  1       
I__4422/I                                                  Span4Mux_h                 0      1558               RISE  1       
I__4422/O                                                  Span4Mux_h                 302    1859               RISE  1       
I__4424/I                                                  LocalMux                   0      1859               RISE  1       
I__4424/O                                                  LocalMux                   330    2189               RISE  1       
I__4426/I                                                  InMux                      0      2189               RISE  1       
I__4426/O                                                  InMux                      259    2449               RISE  1       
Inst_core.Inst_sync.synchronizedInput180_i6_LC_7_16_4/in3  LogicCell40_SEQ_MODE_1000  0      2449               RISE  1       

Capture Clock Path
pin name                                                   model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
xtalClock                                                  la                         0      0                  FALL  1       
xtalClock_pad_iopad/PACKAGEPIN:in                          IO_PAD                     0      0                  FALL  1       
xtalClock_pad_iopad/DOUT                                   IO_PAD                     540    540                FALL  1       
xtalClock_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER            PRE_IO_GBUF                0      540                FALL  1       
xtalClock_pad_preiogbuf/GLOBALBUFFEROUTPUT                 PRE_IO_GBUF                1254   1794               FALL  1       
I__9084/I                                                  gio2CtrlBuf                0      1794               FALL  1       
I__9084/O                                                  gio2CtrlBuf                0      1794               FALL  1       
I__9085/I                                                  GlobalMux                  0      1794               FALL  1       
I__9085/O                                                  GlobalMux                  77     1871               FALL  1       
I__9217/I                                                  ClkMux                     0      1871               FALL  1       
I__9217/O                                                  ClkMux                     231    2103               FALL  1       
INVInst_core.Inst_sync.synchronizedInput180_i0C/I          INV                        0      2103               FALL  1       
INVInst_core.Inst_sync.synchronizedInput180_i0C/O          INV                        0      2103               RISE  7       
Inst_core.Inst_sync.synchronizedInput180_i6_LC_7_16_4/clk  LogicCell40_SEQ_MODE_1000  0      2103               RISE  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : input[6]
Clock Port        : xtalClock
Clock Reference   : la|xtalClock:R
Setup Time        : 444


Data Path Delay                2435
+ Setup Time                    470
- Capture Clock Path Delay    -2461
---------------------------- ------
Setup to Clock                  444

Data Path
pin name                                                model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
input[6]                                                la                         0      0                  RISE  1       
input_pad_6_iopad/PACKAGEPIN:in                         IO_PAD                     0      0                  RISE  1       
input_pad_6_iopad/DOUT                                  IO_PAD                     590    590                RISE  1       
input_pad_6_preio/PADIN                                 PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
input_pad_6_preio/DIN0                                  PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__4421/I                                               Odrv4                      0      1207               RISE  1       
I__4421/O                                               Odrv4                      351    1558               RISE  1       
I__4423/I                                               IoSpan4Mux                 0      1558               RISE  1       
I__4423/O                                               IoSpan4Mux                 288    1845               RISE  1       
I__4425/I                                               LocalMux                   0      1845               RISE  1       
I__4425/O                                               LocalMux                   330    2175               RISE  1       
I__4427/I                                               InMux                      0      2175               RISE  1       
I__4427/O                                               InMux                      259    2435               RISE  1       
Inst_core.Inst_sync.synchronizedInput_i6_LC_7_15_7/in0  LogicCell40_SEQ_MODE_1000  0      2435               RISE  1       

Capture Clock Path
pin name                                                model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
xtalClock                                               la                         0      0                  RISE  1       
xtalClock_pad_iopad/PACKAGEPIN:in                       IO_PAD                     0      0                  RISE  1       
xtalClock_pad_iopad/DOUT                                IO_PAD                     590    590                RISE  1       
xtalClock_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER         PRE_IO_GBUF                0      590                RISE  1       
xtalClock_pad_preiogbuf/GLOBALBUFFEROUTPUT              PRE_IO_GBUF                1408   1998               RISE  1       
I__9084/I                                               gio2CtrlBuf                0      1998               RISE  1       
I__9084/O                                               gio2CtrlBuf                0      1998               RISE  1       
I__9085/I                                               GlobalMux                  0      1998               RISE  1       
I__9085/O                                               GlobalMux                  154    2153               RISE  1       
I__9207/I                                               ClkMux                     0      2153               RISE  1       
I__9207/O                                               ClkMux                     309    2461               RISE  1       
Inst_core.Inst_sync.synchronizedInput_i6_LC_7_15_7/clk  LogicCell40_SEQ_MODE_1000  0      2461               RISE  1       

6.1.8::Path details for port: input[7]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : input[7]
Clock Port        : xtalClock
Clock Reference   : la|xtalClock:F
Setup Time        : 620


Data Path Delay                2449
+ Setup Time                    274
- Capture Clock Path Delay    -2103
---------------------------- ------
Setup to Clock                  620

Data Path
pin name                                                   model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
input[7]                                                   la                         0      0                  RISE  1       
input_pad_7_iopad/PACKAGEPIN:in                            IO_PAD                     0      0                  RISE  1       
input_pad_7_iopad/DOUT                                     IO_PAD                     590    590                RISE  1       
input_pad_7_preio/PADIN                                    PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
input_pad_7_preio/DIN0                                     PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__7177/I                                                  Odrv4                      0      1207               RISE  1       
I__7177/O                                                  Odrv4                      351    1558               RISE  1       
I__7179/I                                                  Span4Mux_h                 0      1558               RISE  1       
I__7179/O                                                  Span4Mux_h                 302    1859               RISE  1       
I__7181/I                                                  LocalMux                   0      1859               RISE  1       
I__7181/O                                                  LocalMux                   330    2189               RISE  1       
I__7183/I                                                  InMux                      0      2189               RISE  1       
I__7183/O                                                  InMux                      259    2449               RISE  1       
Inst_core.Inst_sync.synchronizedInput180_i7_LC_7_16_7/in3  LogicCell40_SEQ_MODE_1000  0      2449               RISE  1       

Capture Clock Path
pin name                                                   model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
xtalClock                                                  la                         0      0                  FALL  1       
xtalClock_pad_iopad/PACKAGEPIN:in                          IO_PAD                     0      0                  FALL  1       
xtalClock_pad_iopad/DOUT                                   IO_PAD                     540    540                FALL  1       
xtalClock_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER            PRE_IO_GBUF                0      540                FALL  1       
xtalClock_pad_preiogbuf/GLOBALBUFFEROUTPUT                 PRE_IO_GBUF                1254   1794               FALL  1       
I__9084/I                                                  gio2CtrlBuf                0      1794               FALL  1       
I__9084/O                                                  gio2CtrlBuf                0      1794               FALL  1       
I__9085/I                                                  GlobalMux                  0      1794               FALL  1       
I__9085/O                                                  GlobalMux                  77     1871               FALL  1       
I__9217/I                                                  ClkMux                     0      1871               FALL  1       
I__9217/O                                                  ClkMux                     231    2103               FALL  1       
INVInst_core.Inst_sync.synchronizedInput180_i0C/I          INV                        0      2103               FALL  1       
INVInst_core.Inst_sync.synchronizedInput180_i0C/O          INV                        0      2103               RISE  7       
Inst_core.Inst_sync.synchronizedInput180_i7_LC_7_16_7/clk  LogicCell40_SEQ_MODE_1000  0      2103               RISE  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : input[7]
Clock Port        : xtalClock
Clock Reference   : la|xtalClock:R
Setup Time        : 387


Data Path Delay                2378
+ Setup Time                    470
- Capture Clock Path Delay    -2461
---------------------------- ------
Setup to Clock                  387

Data Path
pin name                                                 model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
input[7]                                                 la                         0      0                  RISE  1       
input_pad_7_iopad/PACKAGEPIN:in                          IO_PAD                     0      0                  RISE  1       
input_pad_7_iopad/DOUT                                   IO_PAD                     590    590                RISE  1       
input_pad_7_preio/PADIN                                  PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
input_pad_7_preio/DIN0                                   PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__7178/I                                                Odrv4                      0      1207               RISE  1       
I__7178/O                                                Odrv4                      351    1558               RISE  1       
I__7180/I                                                Span4Mux_s3_h              0      1558               RISE  1       
I__7180/O                                                Span4Mux_s3_h              231    1789               RISE  1       
I__7182/I                                                LocalMux                   0      1789               RISE  1       
I__7182/O                                                LocalMux                   330    2119               RISE  1       
I__7184/I                                                InMux                      0      2119               RISE  1       
I__7184/O                                                InMux                      259    2378               RISE  1       
Inst_core.Inst_sync.synchronizedInput_i7_LC_11_15_1/in0  LogicCell40_SEQ_MODE_1000  0      2378               RISE  1       

Capture Clock Path
pin name                                                 model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
xtalClock                                                la                         0      0                  RISE  1       
xtalClock_pad_iopad/PACKAGEPIN:in                        IO_PAD                     0      0                  RISE  1       
xtalClock_pad_iopad/DOUT                                 IO_PAD                     590    590                RISE  1       
xtalClock_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER          PRE_IO_GBUF                0      590                RISE  1       
xtalClock_pad_preiogbuf/GLOBALBUFFEROUTPUT               PRE_IO_GBUF                1408   1998               RISE  1       
I__9084/I                                                gio2CtrlBuf                0      1998               RISE  1       
I__9084/O                                                gio2CtrlBuf                0      1998               RISE  1       
I__9085/I                                                GlobalMux                  0      1998               RISE  1       
I__9085/O                                                GlobalMux                  154    2153               RISE  1       
I__9235/I                                                ClkMux                     0      2153               RISE  1       
I__9235/O                                                ClkMux                     309    2461               RISE  1       
Inst_core.Inst_sync.synchronizedInput_i7_LC_11_15_1/clk  LogicCell40_SEQ_MODE_1000  0      2461               RISE  1       

6.1.9::Path details for port: rx        
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : rx
Clock Port        : xtalClock
Clock Reference   : la|xtalClock:R
Setup Time        : 2484


Data Path Delay                4546
+ Setup Time                    400
- Capture Clock Path Delay    -2461
---------------------------- ------
Setup to Clock                 2484

Data Path
pin name                                                   model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
rx                                                         la                         0      0                  RISE  1       
nstate_2__N_139_pad_1_iopad/PACKAGEPIN:in                  IO_PAD                     0      0                  RISE  1       
nstate_2__N_139_pad_1_iopad/DOUT                           IO_PAD                     590    590                RISE  1       
nstate_2__N_139_pad_1_preio/PADIN                          PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
nstate_2__N_139_pad_1_preio/DIN0                           PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__2844/I                                                  Odrv4                      0      1207               RISE  1       
I__2844/O                                                  Odrv4                      351    1558               RISE  1       
I__2845/I                                                  Span4Mux_v                 0      1558               RISE  1       
I__2845/O                                                  Span4Mux_v                 351    1909               RISE  1       
I__2846/I                                                  Span4Mux_h                 0      1909               RISE  1       
I__2846/O                                                  Span4Mux_h                 302    2210               RISE  1       
I__2848/I                                                  Span4Mux_v                 0      2210               RISE  1       
I__2848/O                                                  Span4Mux_v                 351    2561               RISE  1       
I__2850/I                                                  LocalMux                   0      2561               RISE  1       
I__2850/O                                                  LocalMux                   330    2890               RISE  1       
I__2853/I                                                  InMux                      0      2890               RISE  1       
I__2853/O                                                  InMux                      259    3150               RISE  1       
Inst_eia232.Inst_receiver.i1_2_lut_adj_107_LC_5_5_3/in3    LogicCell40_SEQ_MODE_0000  0      3150               RISE  1       
Inst_eia232.Inst_receiver.i1_2_lut_adj_107_LC_5_5_3/lcout  LogicCell40_SEQ_MODE_0000  316    3466               RISE  1       
I__2597/I                                                  Odrv12                     0      3466               RISE  1       
I__2597/O                                                  Odrv12                     491    3956               RISE  1       
I__2598/I                                                  LocalMux                   0      3956               RISE  1       
I__2598/O                                                  LocalMux                   330    4286               RISE  1       
I__2599/I                                                  InMux                      0      4286               RISE  1       
I__2599/O                                                  InMux                      259    4546               RISE  1       
Inst_eia232.Inst_receiver.state_i1_LC_5_1_3/in1            LogicCell40_SEQ_MODE_1000  0      4546               RISE  1       

Capture Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
xtalClock                                        la                         0      0                  RISE  1       
xtalClock_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
xtalClock_pad_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
xtalClock_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
xtalClock_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1998               RISE  1       
I__9084/I                                        gio2CtrlBuf                0      1998               RISE  1       
I__9084/O                                        gio2CtrlBuf                0      1998               RISE  1       
I__9085/I                                        GlobalMux                  0      1998               RISE  1       
I__9085/O                                        GlobalMux                  154    2153               RISE  1       
I__9180/I                                        ClkMux                     0      2153               RISE  1       
I__9180/O                                        ClkMux                     309    2461               RISE  1       
Inst_eia232.Inst_receiver.state_i1_LC_5_1_3/clk  LogicCell40_SEQ_MODE_1000  0      2461               RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: debugleds[0]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : debugleds[0]
Clock Port         : xtalClock
Clock Reference    : la|xtalClock:R
Clock to Out Delay : 9219


Launch Clock Path Delay        2461
+ Clock To Q Delay              540
+ Data Path Delay              6218
---------------------------- ------
Clock To Out Delay             9219

Launch Clock Path
pin name                                               model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
xtalClock                                              la                         0      0                  RISE  1       
xtalClock_pad_iopad/PACKAGEPIN:in                      IO_PAD                     0      0                  RISE  1       
xtalClock_pad_iopad/DOUT                               IO_PAD                     590    590                RISE  1       
xtalClock_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER        PRE_IO_GBUF                0      590                RISE  1       
xtalClock_pad_preiogbuf/GLOBALBUFFEROUTPUT             PRE_IO_GBUF                1408   1998               RISE  1       
I__9084/I                                              gio2CtrlBuf                0      1998               RISE  1       
I__9084/O                                              gio2CtrlBuf                0      1998               RISE  1       
I__9085/I                                              GlobalMux                  0      1998               RISE  1       
I__9085/O                                              GlobalMux                  154    2153               RISE  1       
I__9215/I                                              ClkMux                     0      2153               RISE  1       
I__9215/O                                              ClkMux                     309    2461               RISE  1       
Inst_core.Inst_controller.state_FSM_i3_LC_12_11_3/clk  LogicCell40_SEQ_MODE_1010  0      2461               RISE  1       

Data Path
pin name                                                 model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
Inst_core.Inst_controller.state_FSM_i3_LC_12_11_3/lcout  LogicCell40_SEQ_MODE_1010  540    3001               RISE  6       
I__8842/I                                                LocalMux                   0      3001               RISE  1       
I__8842/O                                                LocalMux                   330    3331               RISE  1       
I__8848/I                                                InMux                      0      3331               RISE  1       
I__8848/O                                                InMux                      259    3590               RISE  1       
Inst_core.Inst_controller.i1605_3_lut_LC_12_11_4/in0     LogicCell40_SEQ_MODE_0000  0      3590               RISE  1       
Inst_core.Inst_controller.i1605_3_lut_LC_12_11_4/lcout   LogicCell40_SEQ_MODE_0000  449    4039               RISE  1       
I__8942/I                                                LocalMux                   0      4039               RISE  1       
I__8942/O                                                LocalMux                   330    4369               RISE  1       
I__8943/I                                                IoInMux                    0      4369               RISE  1       
I__8943/O                                                IoInMux                    259    4628               RISE  1       
debugleds_pad_0_preio/DOUT0                              PRE_IO_PIN_TYPE_011001     0      4628               RISE  1       
debugleds_pad_0_preio/PADOUT                             PRE_IO_PIN_TYPE_011001     2237   6866               FALL  1       
debugleds_pad_0_iopad/DIN                                IO_PAD                     0      6866               FALL  1       
debugleds_pad_0_iopad/PACKAGEPIN:out                     IO_PAD                     2353   9219               FALL  1       
debugleds[0]                                             la                         0      9219               FALL  1       

6.2.2::Path details for port: debugleds[1]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : debugleds[1]
Clock Port         : xtalClock
Clock Reference    : la|xtalClock:R
Clock to Out Delay : 9696


Launch Clock Path Delay        2461
+ Clock To Q Delay              540
+ Data Path Delay              6695
---------------------------- ------
Clock To Out Delay             9696

Launch Clock Path
pin name                                               model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
xtalClock                                              la                         0      0                  RISE  1       
xtalClock_pad_iopad/PACKAGEPIN:in                      IO_PAD                     0      0                  RISE  1       
xtalClock_pad_iopad/DOUT                               IO_PAD                     590    590                RISE  1       
xtalClock_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER        PRE_IO_GBUF                0      590                RISE  1       
xtalClock_pad_preiogbuf/GLOBALBUFFEROUTPUT             PRE_IO_GBUF                1408   1998               RISE  1       
I__9084/I                                              gio2CtrlBuf                0      1998               RISE  1       
I__9084/O                                              gio2CtrlBuf                0      1998               RISE  1       
I__9085/I                                              GlobalMux                  0      1998               RISE  1       
I__9085/O                                              GlobalMux                  154    2153               RISE  1       
I__9215/I                                              ClkMux                     0      2153               RISE  1       
I__9215/O                                              ClkMux                     309    2461               RISE  1       
Inst_core.Inst_controller.state_FSM_i3_LC_12_11_3/clk  LogicCell40_SEQ_MODE_1010  0      2461               RISE  1       

Data Path
pin name                                                 model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
Inst_core.Inst_controller.state_FSM_i3_LC_12_11_3/lcout  LogicCell40_SEQ_MODE_1010  540    3001               RISE  6       
I__8841/I                                                LocalMux                   0      3001               RISE  1       
I__8841/O                                                LocalMux                   330    3331               RISE  1       
I__8843/I                                                InMux                      0      3331               RISE  1       
I__8843/O                                                InMux                      259    3590               RISE  1       
Inst_core.Inst_controller.i102_2_lut_LC_11_12_2/in1      LogicCell40_SEQ_MODE_0000  0      3590               RISE  1       
Inst_core.Inst_controller.i102_2_lut_LC_11_12_2/lcout    LogicCell40_SEQ_MODE_0000  400    3990               RISE  3       
I__6742/I                                                Odrv4                      0      3990               RISE  1       
I__6742/O                                                Odrv4                      351    4341               RISE  1       
I__6745/I                                                Span4Mux_s1_h              0      4341               RISE  1       
I__6745/O                                                Span4Mux_s1_h              175    4516               RISE  1       
I__6747/I                                                LocalMux                   0      4516               RISE  1       
I__6747/O                                                LocalMux                   330    4846               RISE  1       
I__6749/I                                                IoInMux                    0      4846               RISE  1       
I__6749/O                                                IoInMux                    259    5105               RISE  1       
debugleds_pad_1_preio/DOUT0                              PRE_IO_PIN_TYPE_011001     0      5105               RISE  1       
debugleds_pad_1_preio/PADOUT                             PRE_IO_PIN_TYPE_011001     2237   7343               FALL  1       
debugleds_pad_1_iopad/DIN                                IO_PAD                     0      7343               FALL  1       
debugleds_pad_1_iopad/PACKAGEPIN:out                     IO_PAD                     2353   9696               FALL  1       
debugleds[1]                                             la                         0      9696               FALL  1       

6.2.3::Path details for port: ready50   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ready50
Clock Port         : xtalClock
Clock Reference    : la|xtalClock:R
Clock to Out Delay : 4955


Launch Clock Path Delay        2461
+ Clock To Q Delay              140
+ Data Path Delay              2353
---------------------------- ------
Clock To Out Delay             4955

Launch Clock Path
pin name                                         model name              delay  cummulative delay  edge  Fanout  
-----------------------------------------------  ----------------------  -----  -----------------  ----  ------  
xtalClock                                        la                      0      0                  RISE  1       
xtalClock_pad_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
xtalClock_pad_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
xtalClock_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
xtalClock_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1408   1998               RISE  1       
I__9084/I                                        gio2CtrlBuf             0      1998               RISE  1       
I__9084/O                                        gio2CtrlBuf             0      1998               RISE  1       
I__9085/I                                        GlobalMux               0      1998               RISE  1       
I__9085/O                                        GlobalMux               154    2153               RISE  1       
I__9233/I                                        ClkMux                  0      2153               RISE  1       
I__9233/O                                        ClkMux                  309    2461               RISE  1       
ready50_pad_preio/OUTPUTCLK                      PRE_IO_PIN_TYPE_010101  0      2461               RISE  1       

Data Path
pin name                                                     model name              delay  cummulative delay  edge  Fanout  
-----------------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
ready50_pad_preio/PADOUT(Inst_core.Inst_sampler.ready50_43)  PRE_IO_PIN_TYPE_010101  140    2602               FALL  1       
ready50_pad_iopad/DIN                                        IO_PAD                  0      2602               FALL  1       
ready50_pad_iopad/PACKAGEPIN:out                             IO_PAD                  2353   4955               FALL  1       
ready50                                                      la                      0      4955               FALL  1       

6.2.4::Path details for port: testcnt[0]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : testcnt[0]
Clock Port         : xtalClock
Clock Reference    : la|xtalClock:R
Clock to Out Delay : 8735


Launch Clock Path Delay        2461
+ Clock To Q Delay              540
+ Data Path Delay              5734
---------------------------- ------
Clock To Out Delay             8735

Launch Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
xtalClock                                        la                         0      0                  RISE  1       
xtalClock_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
xtalClock_pad_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
xtalClock_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
xtalClock_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1998               RISE  1       
I__9084/I                                        gio2CtrlBuf                0      1998               RISE  1       
I__9084/O                                        gio2CtrlBuf                0      1998               RISE  1       
I__9085/I                                        GlobalMux                  0      1998               RISE  1       
I__9085/O                                        GlobalMux                  154    2153               RISE  1       
I__9195/I                                        ClkMux                     0      2153               RISE  1       
I__9195/O                                        ClkMux                     309    2461               RISE  1       
testcnt_i_917__i1_LC_6_1_0/clk                   LogicCell40_SEQ_MODE_1000  0      2461               RISE  1       

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
testcnt_i_917__i1_LC_6_1_0/lcout    LogicCell40_SEQ_MODE_1000  540    3001               RISE  2       
I__3189/I                           Odrv4                      0      3001               RISE  1       
I__3189/O                           Odrv4                      351    3352               RISE  1       
I__3191/I                           Span4Mux_s0_v              0      3352               RISE  1       
I__3191/O                           Span4Mux_s0_v              203    3555               RISE  1       
I__3192/I                           LocalMux                   0      3555               RISE  1       
I__3192/O                           LocalMux                   330    3885               RISE  1       
I__3193/I                           IoInMux                    0      3885               RISE  1       
I__3193/O                           IoInMux                    259    4145               RISE  1       
testcnt_pad_0_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4145               RISE  1       
testcnt_pad_0_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   6382               FALL  1       
testcnt_pad_0_iopad/DIN             IO_PAD                     0      6382               FALL  1       
testcnt_pad_0_iopad/PACKAGEPIN:out  IO_PAD                     2353   8735               FALL  1       
testcnt[0]                          la                         0      8735               FALL  1       

6.2.5::Path details for port: testcnt[1]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : testcnt[1]
Clock Port         : xtalClock
Clock Reference    : la|xtalClock:R
Clock to Out Delay : 8735


Launch Clock Path Delay        2461
+ Clock To Q Delay              540
+ Data Path Delay              5734
---------------------------- ------
Clock To Out Delay             8735

Launch Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
xtalClock                                        la                         0      0                  RISE  1       
xtalClock_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
xtalClock_pad_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
xtalClock_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
xtalClock_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1998               RISE  1       
I__9084/I                                        gio2CtrlBuf                0      1998               RISE  1       
I__9084/O                                        gio2CtrlBuf                0      1998               RISE  1       
I__9085/I                                        GlobalMux                  0      1998               RISE  1       
I__9085/O                                        GlobalMux                  154    2153               RISE  1       
I__9195/I                                        ClkMux                     0      2153               RISE  1       
I__9195/O                                        ClkMux                     309    2461               RISE  1       
testcnt_i_917__i2_LC_6_1_1/clk                   LogicCell40_SEQ_MODE_1000  0      2461               RISE  1       

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
testcnt_i_917__i2_LC_6_1_1/lcout    LogicCell40_SEQ_MODE_1000  540    3001               RISE  2       
I__3330/I                           Odrv4                      0      3001               RISE  1       
I__3330/O                           Odrv4                      351    3352               RISE  1       
I__3332/I                           Span4Mux_s0_v              0      3352               RISE  1       
I__3332/O                           Span4Mux_s0_v              203    3555               RISE  1       
I__3333/I                           LocalMux                   0      3555               RISE  1       
I__3333/O                           LocalMux                   330    3885               RISE  1       
I__3334/I                           IoInMux                    0      3885               RISE  1       
I__3334/O                           IoInMux                    259    4145               RISE  1       
testcnt_pad_1_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4145               RISE  1       
testcnt_pad_1_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   6382               FALL  1       
testcnt_pad_1_iopad/DIN             IO_PAD                     0      6382               FALL  1       
testcnt_pad_1_iopad/PACKAGEPIN:out  IO_PAD                     2353   8735               FALL  1       
testcnt[1]                          la                         0      8735               FALL  1       

6.2.6::Path details for port: testcnt[2]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : testcnt[2]
Clock Port         : xtalClock
Clock Reference    : la|xtalClock:R
Clock to Out Delay : 8819


Launch Clock Path Delay        2461
+ Clock To Q Delay              540
+ Data Path Delay              5818
---------------------------- ------
Clock To Out Delay             8819

Launch Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
xtalClock                                        la                         0      0                  RISE  1       
xtalClock_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
xtalClock_pad_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
xtalClock_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
xtalClock_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1998               RISE  1       
I__9084/I                                        gio2CtrlBuf                0      1998               RISE  1       
I__9084/O                                        gio2CtrlBuf                0      1998               RISE  1       
I__9085/I                                        GlobalMux                  0      1998               RISE  1       
I__9085/O                                        GlobalMux                  154    2153               RISE  1       
I__9195/I                                        ClkMux                     0      2153               RISE  1       
I__9195/O                                        ClkMux                     309    2461               RISE  1       
testcnt_i_917__i3_LC_6_1_2/clk                   LogicCell40_SEQ_MODE_1000  0      2461               RISE  1       

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
testcnt_i_917__i3_LC_6_1_2/lcout    LogicCell40_SEQ_MODE_1000  540    3001               RISE  2       
I__3323/I                           Odrv4                      0      3001               RISE  1       
I__3323/O                           Odrv4                      351    3352               RISE  1       
I__3325/I                           IoSpan4Mux                 0      3352               RISE  1       
I__3325/O                           IoSpan4Mux                 288    3640               RISE  1       
I__3326/I                           LocalMux                   0      3640               RISE  1       
I__3326/O                           LocalMux                   330    3969               RISE  1       
I__3327/I                           IoInMux                    0      3969               RISE  1       
I__3327/O                           IoInMux                    259    4229               RISE  1       
testcnt_pad_2_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4229               RISE  1       
testcnt_pad_2_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   6466               FALL  1       
testcnt_pad_2_iopad/DIN             IO_PAD                     0      6466               FALL  1       
testcnt_pad_2_iopad/PACKAGEPIN:out  IO_PAD                     2353   8819               FALL  1       
testcnt[2]                          la                         0      8819               FALL  1       

6.2.7::Path details for port: testcnt[3]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : testcnt[3]
Clock Port         : xtalClock
Clock Reference    : la|xtalClock:R
Clock to Out Delay : 8181


Launch Clock Path Delay        2461
+ Clock To Q Delay              540
+ Data Path Delay              5180
---------------------------- ------
Clock To Out Delay             8181

Launch Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
xtalClock                                        la                         0      0                  RISE  1       
xtalClock_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
xtalClock_pad_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
xtalClock_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
xtalClock_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1998               RISE  1       
I__9084/I                                        gio2CtrlBuf                0      1998               RISE  1       
I__9084/O                                        gio2CtrlBuf                0      1998               RISE  1       
I__9085/I                                        GlobalMux                  0      1998               RISE  1       
I__9085/O                                        GlobalMux                  154    2153               RISE  1       
I__9195/I                                        ClkMux                     0      2153               RISE  1       
I__9195/O                                        ClkMux                     309    2461               RISE  1       
testcnt_i_917__i4_LC_6_1_3/clk                   LogicCell40_SEQ_MODE_1000  0      2461               RISE  1       

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
testcnt_i_917__i4_LC_6_1_3/lcout    LogicCell40_SEQ_MODE_1000  540    3001               RISE  2       
I__3318/I                           LocalMux                   0      3001               RISE  1       
I__3318/O                           LocalMux                   330    3331               RISE  1       
I__3320/I                           IoInMux                    0      3331               RISE  1       
I__3320/O                           IoInMux                    259    3590               RISE  1       
testcnt_pad_3_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      3590               RISE  1       
testcnt_pad_3_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   5828               FALL  1       
testcnt_pad_3_iopad/DIN             IO_PAD                     0      5828               FALL  1       
testcnt_pad_3_iopad/PACKAGEPIN:out  IO_PAD                     2353   8181               FALL  1       
testcnt[3]                          la                         0      8181               FALL  1       

6.2.8::Path details for port: testcnt[4]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : testcnt[4]
Clock Port         : xtalClock
Clock Reference    : la|xtalClock:R
Clock to Out Delay : 8181


Launch Clock Path Delay        2461
+ Clock To Q Delay              540
+ Data Path Delay              5180
---------------------------- ------
Clock To Out Delay             8181

Launch Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
xtalClock                                        la                         0      0                  RISE  1       
xtalClock_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
xtalClock_pad_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
xtalClock_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
xtalClock_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1998               RISE  1       
I__9084/I                                        gio2CtrlBuf                0      1998               RISE  1       
I__9084/O                                        gio2CtrlBuf                0      1998               RISE  1       
I__9085/I                                        GlobalMux                  0      1998               RISE  1       
I__9085/O                                        GlobalMux                  154    2153               RISE  1       
I__9195/I                                        ClkMux                     0      2153               RISE  1       
I__9195/O                                        ClkMux                     309    2461               RISE  1       
testcnt_i_917__i5_LC_6_1_4/clk                   LogicCell40_SEQ_MODE_1000  0      2461               RISE  1       

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
testcnt_i_917__i5_LC_6_1_4/lcout    LogicCell40_SEQ_MODE_1000  540    3001               RISE  2       
I__3313/I                           LocalMux                   0      3001               RISE  1       
I__3313/O                           LocalMux                   330    3331               RISE  1       
I__3315/I                           IoInMux                    0      3331               RISE  1       
I__3315/O                           IoInMux                    259    3590               RISE  1       
testcnt_pad_4_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      3590               RISE  1       
testcnt_pad_4_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   5828               FALL  1       
testcnt_pad_4_iopad/DIN             IO_PAD                     0      5828               FALL  1       
testcnt_pad_4_iopad/PACKAGEPIN:out  IO_PAD                     2353   8181               FALL  1       
testcnt[4]                          la                         0      8181               FALL  1       

6.2.9::Path details for port: testcnt[5]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : testcnt[5]
Clock Port         : xtalClock
Clock Reference    : la|xtalClock:R
Clock to Out Delay : 8181


Launch Clock Path Delay        2461
+ Clock To Q Delay              540
+ Data Path Delay              5180
---------------------------- ------
Clock To Out Delay             8181

Launch Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
xtalClock                                        la                         0      0                  RISE  1       
xtalClock_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
xtalClock_pad_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
xtalClock_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
xtalClock_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1998               RISE  1       
I__9084/I                                        gio2CtrlBuf                0      1998               RISE  1       
I__9084/O                                        gio2CtrlBuf                0      1998               RISE  1       
I__9085/I                                        GlobalMux                  0      1998               RISE  1       
I__9085/O                                        GlobalMux                  154    2153               RISE  1       
I__9195/I                                        ClkMux                     0      2153               RISE  1       
I__9195/O                                        ClkMux                     309    2461               RISE  1       
testcnt_i_917__i6_LC_6_1_5/clk                   LogicCell40_SEQ_MODE_1000  0      2461               RISE  1       

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
testcnt_i_917__i6_LC_6_1_5/lcout    LogicCell40_SEQ_MODE_1000  540    3001               RISE  2       
I__3308/I                           LocalMux                   0      3001               RISE  1       
I__3308/O                           LocalMux                   330    3331               RISE  1       
I__3310/I                           IoInMux                    0      3331               RISE  1       
I__3310/O                           IoInMux                    259    3590               RISE  1       
testcnt_pad_5_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      3590               RISE  1       
testcnt_pad_5_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   5828               FALL  1       
testcnt_pad_5_iopad/DIN             IO_PAD                     0      5828               FALL  1       
testcnt_pad_5_iopad/PACKAGEPIN:out  IO_PAD                     2353   8181               FALL  1       
testcnt[5]                          la                         0      8181               FALL  1       

6.2.10::Path details for port: testcnt[6]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : testcnt[6]
Clock Port         : xtalClock
Clock Reference    : la|xtalClock:R
Clock to Out Delay : 8735


Launch Clock Path Delay        2461
+ Clock To Q Delay              540
+ Data Path Delay              5734
---------------------------- ------
Clock To Out Delay             8735

Launch Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
xtalClock                                        la                         0      0                  RISE  1       
xtalClock_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
xtalClock_pad_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
xtalClock_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
xtalClock_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1998               RISE  1       
I__9084/I                                        gio2CtrlBuf                0      1998               RISE  1       
I__9084/O                                        gio2CtrlBuf                0      1998               RISE  1       
I__9085/I                                        GlobalMux                  0      1998               RISE  1       
I__9085/O                                        GlobalMux                  154    2153               RISE  1       
I__9195/I                                        ClkMux                     0      2153               RISE  1       
I__9195/O                                        ClkMux                     309    2461               RISE  1       
testcnt_i_917__i7_LC_6_1_6/clk                   LogicCell40_SEQ_MODE_1000  0      2461               RISE  1       

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
testcnt_i_917__i7_LC_6_1_6/lcout    LogicCell40_SEQ_MODE_1000  540    3001               RISE  2       
I__3301/I                           Odrv4                      0      3001               RISE  1       
I__3301/O                           Odrv4                      351    3352               RISE  1       
I__3303/I                           Span4Mux_s0_v              0      3352               RISE  1       
I__3303/O                           Span4Mux_s0_v              203    3555               RISE  1       
I__3304/I                           LocalMux                   0      3555               RISE  1       
I__3304/O                           LocalMux                   330    3885               RISE  1       
I__3305/I                           IoInMux                    0      3885               RISE  1       
I__3305/O                           IoInMux                    259    4145               RISE  1       
testcnt_pad_6_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4145               RISE  1       
testcnt_pad_6_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   6382               FALL  1       
testcnt_pad_6_iopad/DIN             IO_PAD                     0      6382               FALL  1       
testcnt_pad_6_iopad/PACKAGEPIN:out  IO_PAD                     2353   8735               FALL  1       
testcnt[6]                          la                         0      8735               FALL  1       

6.2.11::Path details for port: testcnt[7]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : testcnt[7]
Clock Port         : xtalClock
Clock Reference    : la|xtalClock:R
Clock to Out Delay : 8735


Launch Clock Path Delay        2461
+ Clock To Q Delay              540
+ Data Path Delay              5734
---------------------------- ------
Clock To Out Delay             8735

Launch Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
xtalClock                                        la                         0      0                  RISE  1       
xtalClock_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
xtalClock_pad_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
xtalClock_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
xtalClock_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1998               RISE  1       
I__9084/I                                        gio2CtrlBuf                0      1998               RISE  1       
I__9084/O                                        gio2CtrlBuf                0      1998               RISE  1       
I__9085/I                                        GlobalMux                  0      1998               RISE  1       
I__9085/O                                        GlobalMux                  154    2153               RISE  1       
I__9195/I                                        ClkMux                     0      2153               RISE  1       
I__9195/O                                        ClkMux                     309    2461               RISE  1       
testcnt_i_917__i8_LC_6_1_7/clk                   LogicCell40_SEQ_MODE_1000  0      2461               RISE  1       

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
testcnt_i_917__i8_LC_6_1_7/lcout    LogicCell40_SEQ_MODE_1000  540    3001               RISE  2       
I__3293/I                           Odrv4                      0      3001               RISE  1       
I__3293/O                           Odrv4                      351    3352               RISE  1       
I__3295/I                           Span4Mux_s0_v              0      3352               RISE  1       
I__3295/O                           Span4Mux_s0_v              203    3555               RISE  1       
I__3296/I                           LocalMux                   0      3555               RISE  1       
I__3296/O                           LocalMux                   330    3885               RISE  1       
I__3297/I                           IoInMux                    0      3885               RISE  1       
I__3297/O                           IoInMux                    259    4145               RISE  1       
testcnt_pad_7_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4145               RISE  1       
testcnt_pad_7_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   6382               FALL  1       
testcnt_pad_7_iopad/DIN             IO_PAD                     0      6382               FALL  1       
testcnt_pad_7_iopad/PACKAGEPIN:out  IO_PAD                     2353   8735               FALL  1       
testcnt[7]                          la                         0      8735               FALL  1       

6.2.12::Path details for port: tx       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : tx
Clock Port         : xtalClock
Clock Reference    : la|xtalClock:R
Clock to Out Delay : 8679


Launch Clock Path Delay        2461
+ Clock To Q Delay              540
+ Data Path Delay              5678
---------------------------- ------
Clock To Out Delay             8679

Launch Clock Path
pin name                                                model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
xtalClock                                               la                         0      0                  RISE  1       
xtalClock_pad_iopad/PACKAGEPIN:in                       IO_PAD                     0      0                  RISE  1       
xtalClock_pad_iopad/DOUT                                IO_PAD                     590    590                RISE  1       
xtalClock_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER         PRE_IO_GBUF                0      590                RISE  1       
xtalClock_pad_preiogbuf/GLOBALBUFFEROUTPUT              PRE_IO_GBUF                1408   1998               RISE  1       
I__9084/I                                               gio2CtrlBuf                0      1998               RISE  1       
I__9084/O                                               gio2CtrlBuf                0      1998               RISE  1       
I__9085/I                                               GlobalMux                  0      1998               RISE  1       
I__9085/O                                               GlobalMux                  154    2153               RISE  1       
I__9089/I                                               ClkMux                     0      2153               RISE  1       
I__9089/O                                               ClkMux                     309    2461               RISE  1       
Inst_eia232.Inst_transmitter.txBuffer_i1_LC_1_10_0/clk  LogicCell40_SEQ_MODE_1000  0      2461               RISE  1       

Data Path
pin name                                                  model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
Inst_eia232.Inst_transmitter.txBuffer_i1_LC_1_10_0/lcout  LogicCell40_SEQ_MODE_1000  540    3001               RISE  1       
I__1214/I                                                 Odrv4                      0      3001               RISE  1       
I__1214/O                                                 Odrv4                      351    3352               RISE  1       
I__1215/I                                                 Span4Mux_s0_h              0      3352               RISE  1       
I__1215/O                                                 Span4Mux_s0_h              147    3499               RISE  1       
I__1216/I                                                 LocalMux                   0      3499               RISE  1       
I__1216/O                                                 LocalMux                   330    3829               RISE  1       
I__1217/I                                                 IoInMux                    0      3829               RISE  1       
I__1217/O                                                 IoInMux                    259    4088               RISE  1       
tx_pad_preio/DOUT0                                        PRE_IO_PIN_TYPE_011001     0      4088               RISE  1       
tx_pad_preio/PADOUT                                       PRE_IO_PIN_TYPE_011001     2237   6326               FALL  1       
tx_pad_iopad/DIN                                          IO_PAD                     0      6326               FALL  1       
tx_pad_iopad/PACKAGEPIN:out                               IO_PAD                     2353   8679               FALL  1       
tx                                                        la                         0      8679               FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: input[0]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : input[0]
Clock Port        : xtalClock
Clock Reference   : la|xtalClock:R
Hold Time         : -393


Capture Clock Path Delay       2461
+ Hold  Time                      0
- Data Path Delay             -2854
---------------------------- ------
Hold Time                      -393

Data Path
pin name                                                model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
input[0]                                                la                         0      0                  FALL  1       
input_pad_0_iopad/PACKAGEPIN:in                         IO_PAD                     0      0                  FALL  1       
input_pad_0_iopad/DOUT                                  IO_PAD                     540    540                FALL  1       
input_pad_0_preio/PADIN                                 PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
input_pad_0_preio/DIN0                                  PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__4252/I                                               Odrv4                      0      1003               FALL  1       
I__4252/O                                               Odrv4                      372    1375               FALL  1       
I__4253/I                                               IoSpan4Mux                 0      1375               FALL  1       
I__4253/O                                               IoSpan4Mux                 323    1697               FALL  1       
I__4254/I                                               Span4Mux_h                 0      1697               FALL  1       
I__4254/O                                               Span4Mux_h                 316    2013               FALL  1       
I__4256/I                                               Span4Mux_h                 0      2013               FALL  1       
I__4256/O                                               Span4Mux_h                 316    2328               FALL  1       
I__4258/I                                               LocalMux                   0      2328               FALL  1       
I__4258/O                                               LocalMux                   309    2637               FALL  1       
I__4259/I                                               InMux                      0      2637               FALL  1       
I__4259/O                                               InMux                      217    2854               FALL  1       
Inst_core.Inst_sync.synchronizedInput_i0_LC_5_16_7/in3  LogicCell40_SEQ_MODE_1000  0      2854               FALL  1       

Capture Clock Path
pin name                                                model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
xtalClock                                               la                         0      0                  RISE  1       
xtalClock_pad_iopad/PACKAGEPIN:in                       IO_PAD                     0      0                  RISE  1       
xtalClock_pad_iopad/DOUT                                IO_PAD                     590    590                RISE  1       
xtalClock_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER         PRE_IO_GBUF                0      590                RISE  1       
xtalClock_pad_preiogbuf/GLOBALBUFFEROUTPUT              PRE_IO_GBUF                1408   1998               RISE  1       
I__9084/I                                               gio2CtrlBuf                0      1998               RISE  1       
I__9084/O                                               gio2CtrlBuf                0      1998               RISE  1       
I__9085/I                                               GlobalMux                  0      1998               RISE  1       
I__9085/O                                               GlobalMux                  154    2153               RISE  1       
I__9193/I                                               ClkMux                     0      2153               RISE  1       
I__9193/O                                               ClkMux                     309    2461               RISE  1       
Inst_core.Inst_sync.synchronizedInput_i0_LC_5_16_7/clk  LogicCell40_SEQ_MODE_1000  0      2461               RISE  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : input[0]
Clock Port        : xtalClock
Clock Reference   : la|xtalClock:F
Hold Time         : -436


Capture Clock Path Delay       2103
+ Hold  Time                      0
- Data Path Delay             -2539
---------------------------- ------
Hold Time                      -436

Data Path
pin name                                                   model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
input[0]                                                   la                         0      0                  FALL  1       
input_pad_0_iopad/PACKAGEPIN:in                            IO_PAD                     0      0                  FALL  1       
input_pad_0_iopad/DOUT                                     IO_PAD                     540    540                FALL  1       
input_pad_0_preio/PADIN                                    PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
input_pad_0_preio/DIN0                                     PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__4252/I                                                  Odrv4                      0      1003               FALL  1       
I__4252/O                                                  Odrv4                      372    1375               FALL  1       
I__4253/I                                                  IoSpan4Mux                 0      1375               FALL  1       
I__4253/O                                                  IoSpan4Mux                 323    1697               FALL  1       
I__4254/I                                                  Span4Mux_h                 0      1697               FALL  1       
I__4254/O                                                  Span4Mux_h                 316    2013               FALL  1       
I__4255/I                                                  LocalMux                   0      2013               FALL  1       
I__4255/O                                                  LocalMux                   309    2321               FALL  1       
I__4257/I                                                  InMux                      0      2321               FALL  1       
I__4257/O                                                  InMux                      217    2539               FALL  1       
Inst_core.Inst_sync.synchronizedInput180_i0_LC_7_16_0/in0  LogicCell40_SEQ_MODE_1000  0      2539               FALL  1       

Capture Clock Path
pin name                                                   model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
xtalClock                                                  la                         0      0                  FALL  1       
xtalClock_pad_iopad/PACKAGEPIN:in                          IO_PAD                     0      0                  FALL  1       
xtalClock_pad_iopad/DOUT                                   IO_PAD                     540    540                FALL  1       
xtalClock_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER            PRE_IO_GBUF                0      540                FALL  1       
xtalClock_pad_preiogbuf/GLOBALBUFFEROUTPUT                 PRE_IO_GBUF                1254   1794               FALL  1       
I__9084/I                                                  gio2CtrlBuf                0      1794               FALL  1       
I__9084/O                                                  gio2CtrlBuf                0      1794               FALL  1       
I__9085/I                                                  GlobalMux                  0      1794               FALL  1       
I__9085/O                                                  GlobalMux                  77     1871               FALL  1       
I__9217/I                                                  ClkMux                     0      1871               FALL  1       
I__9217/O                                                  ClkMux                     231    2103               FALL  1       
INVInst_core.Inst_sync.synchronizedInput180_i0C/I          INV                        0      2103               FALL  1       
INVInst_core.Inst_sync.synchronizedInput180_i0C/O          INV                        0      2103               RISE  7       
Inst_core.Inst_sync.synchronizedInput180_i0_LC_7_16_0/clk  LogicCell40_SEQ_MODE_1000  0      2103               RISE  1       

6.4.2::Path details for port: input[1]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : input[1]
Clock Port        : xtalClock
Clock Reference   : la|xtalClock:R
Hold Time         : -134


Capture Clock Path Delay       2461
+ Hold  Time                      0
- Data Path Delay             -2595
---------------------------- ------
Hold Time                      -134

Data Path
pin name                                                model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
input[1]                                                la                         0      0                  FALL  1       
input_pad_1_iopad/PACKAGEPIN:in                         IO_PAD                     0      0                  FALL  1       
input_pad_1_iopad/DOUT                                  IO_PAD                     540    540                FALL  1       
input_pad_1_preio/PADIN                                 PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
input_pad_1_preio/DIN0                                  PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__4458/I                                               Odrv12                     0      1003               FALL  1       
I__4458/O                                               Odrv12                     540    1543               FALL  1       
I__4460/I                                               Span12Mux_s11_h            0      1543               FALL  1       
I__4460/O                                               Span12Mux_s11_h            526    2069               FALL  1       
I__4462/I                                               LocalMux                   0      2069               FALL  1       
I__4462/O                                               LocalMux                   309    2378               FALL  1       
I__4464/I                                               InMux                      0      2378               FALL  1       
I__4464/O                                               InMux                      217    2595               FALL  1       
Inst_core.Inst_sync.synchronizedInput_i1_LC_5_13_0/in3  LogicCell40_SEQ_MODE_1000  0      2595               FALL  1       

Capture Clock Path
pin name                                                model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
xtalClock                                               la                         0      0                  RISE  1       
xtalClock_pad_iopad/PACKAGEPIN:in                       IO_PAD                     0      0                  RISE  1       
xtalClock_pad_iopad/DOUT                                IO_PAD                     590    590                RISE  1       
xtalClock_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER         PRE_IO_GBUF                0      590                RISE  1       
xtalClock_pad_preiogbuf/GLOBALBUFFEROUTPUT              PRE_IO_GBUF                1408   1998               RISE  1       
I__9084/I                                               gio2CtrlBuf                0      1998               RISE  1       
I__9084/O                                               gio2CtrlBuf                0      1998               RISE  1       
I__9085/I                                               GlobalMux                  0      1998               RISE  1       
I__9085/O                                               GlobalMux                  154    2153               RISE  1       
I__9153/I                                               ClkMux                     0      2153               RISE  1       
I__9153/O                                               ClkMux                     309    2461               RISE  1       
Inst_core.Inst_sync.synchronizedInput_i1_LC_5_13_0/clk  LogicCell40_SEQ_MODE_1000  0      2461               RISE  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : input[1]
Clock Port        : xtalClock
Clock Reference   : la|xtalClock:F
Hold Time         : -429


Capture Clock Path Delay       2103
+ Hold  Time                      0
- Data Path Delay             -2532
---------------------------- ------
Hold Time                      -429

Data Path
pin name                                                   model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
input[1]                                                   la                         0      0                  FALL  1       
input_pad_1_iopad/PACKAGEPIN:in                            IO_PAD                     0      0                  FALL  1       
input_pad_1_iopad/DOUT                                     IO_PAD                     540    540                FALL  1       
input_pad_1_preio/PADIN                                    PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
input_pad_1_preio/DIN0                                     PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__4457/I                                                  Odrv4                      0      1003               FALL  1       
I__4457/O                                                  Odrv4                      372    1375               FALL  1       
I__4459/I                                                  Span4Mux_h                 0      1375               FALL  1       
I__4459/O                                                  Span4Mux_h                 316    1690               FALL  1       
I__4461/I                                                  Span4Mux_h                 0      1690               FALL  1       
I__4461/O                                                  Span4Mux_h                 316    2006               FALL  1       
I__4463/I                                                  LocalMux                   0      2006               FALL  1       
I__4463/O                                                  LocalMux                   309    2314               FALL  1       
I__4465/I                                                  InMux                      0      2314               FALL  1       
I__4465/O                                                  InMux                      217    2532               FALL  1       
Inst_core.Inst_sync.synchronizedInput180_i1_LC_7_16_1/in3  LogicCell40_SEQ_MODE_1000  0      2532               FALL  1       

Capture Clock Path
pin name                                                   model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
xtalClock                                                  la                         0      0                  FALL  1       
xtalClock_pad_iopad/PACKAGEPIN:in                          IO_PAD                     0      0                  FALL  1       
xtalClock_pad_iopad/DOUT                                   IO_PAD                     540    540                FALL  1       
xtalClock_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER            PRE_IO_GBUF                0      540                FALL  1       
xtalClock_pad_preiogbuf/GLOBALBUFFEROUTPUT                 PRE_IO_GBUF                1254   1794               FALL  1       
I__9084/I                                                  gio2CtrlBuf                0      1794               FALL  1       
I__9084/O                                                  gio2CtrlBuf                0      1794               FALL  1       
I__9085/I                                                  GlobalMux                  0      1794               FALL  1       
I__9085/O                                                  GlobalMux                  77     1871               FALL  1       
I__9217/I                                                  ClkMux                     0      1871               FALL  1       
I__9217/O                                                  ClkMux                     231    2103               FALL  1       
INVInst_core.Inst_sync.synchronizedInput180_i0C/I          INV                        0      2103               FALL  1       
INVInst_core.Inst_sync.synchronizedInput180_i0C/O          INV                        0      2103               RISE  7       
Inst_core.Inst_sync.synchronizedInput180_i1_LC_7_16_1/clk  LogicCell40_SEQ_MODE_1000  0      2103               RISE  1       

6.4.3::Path details for port: input[2]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : input[2]
Clock Port        : xtalClock
Clock Reference   : la|xtalClock:F
Hold Time         : -113


Capture Clock Path Delay       2103
+ Hold  Time                      0
- Data Path Delay             -2216
---------------------------- ------
Hold Time                      -113

Data Path
pin name                                                   model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
input[2]                                                   la                         0      0                  FALL  1       
input_pad_2_iopad/PACKAGEPIN:in                            IO_PAD                     0      0                  FALL  1       
input_pad_2_iopad/DOUT                                     IO_PAD                     540    540                FALL  1       
input_pad_2_preio/PADIN                                    PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
input_pad_2_preio/DIN0                                     PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__4445/I                                                  Odrv4                      0      1003               FALL  1       
I__4445/O                                                  Odrv4                      372    1375               FALL  1       
I__4446/I                                                  Span4Mux_h                 0      1375               FALL  1       
I__4446/O                                                  Span4Mux_h                 316    1690               FALL  1       
I__4447/I                                                  LocalMux                   0      1690               FALL  1       
I__4447/O                                                  LocalMux                   309    1999               FALL  1       
I__4449/I                                                  InMux                      0      1999               FALL  1       
I__4449/O                                                  InMux                      217    2216               FALL  1       
Inst_core.Inst_sync.synchronizedInput180_i2_LC_7_16_2/in0  LogicCell40_SEQ_MODE_1000  0      2216               FALL  1       

Capture Clock Path
pin name                                                   model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
xtalClock                                                  la                         0      0                  FALL  1       
xtalClock_pad_iopad/PACKAGEPIN:in                          IO_PAD                     0      0                  FALL  1       
xtalClock_pad_iopad/DOUT                                   IO_PAD                     540    540                FALL  1       
xtalClock_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER            PRE_IO_GBUF                0      540                FALL  1       
xtalClock_pad_preiogbuf/GLOBALBUFFEROUTPUT                 PRE_IO_GBUF                1254   1794               FALL  1       
I__9084/I                                                  gio2CtrlBuf                0      1794               FALL  1       
I__9084/O                                                  gio2CtrlBuf                0      1794               FALL  1       
I__9085/I                                                  GlobalMux                  0      1794               FALL  1       
I__9085/O                                                  GlobalMux                  77     1871               FALL  1       
I__9217/I                                                  ClkMux                     0      1871               FALL  1       
I__9217/O                                                  ClkMux                     231    2103               FALL  1       
INVInst_core.Inst_sync.synchronizedInput180_i0C/I          INV                        0      2103               FALL  1       
INVInst_core.Inst_sync.synchronizedInput180_i0C/O          INV                        0      2103               RISE  7       
Inst_core.Inst_sync.synchronizedInput180_i2_LC_7_16_2/clk  LogicCell40_SEQ_MODE_1000  0      2103               RISE  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : input[2]
Clock Port        : xtalClock
Clock Reference   : la|xtalClock:R
Hold Time         : -127


Capture Clock Path Delay       2461
+ Hold  Time                      0
- Data Path Delay             -2588
---------------------------- ------
Hold Time                      -127

Data Path
pin name                                                model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
input[2]                                                la                         0      0                  FALL  1       
input_pad_2_iopad/PACKAGEPIN:in                         IO_PAD                     0      0                  FALL  1       
input_pad_2_iopad/DOUT                                  IO_PAD                     540    540                FALL  1       
input_pad_2_preio/PADIN                                 PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
input_pad_2_preio/DIN0                                  PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__4445/I                                               Odrv4                      0      1003               FALL  1       
I__4445/O                                               Odrv4                      372    1375               FALL  1       
I__4446/I                                               Span4Mux_h                 0      1375               FALL  1       
I__4446/O                                               Span4Mux_h                 316    1690               FALL  1       
I__4448/I                                               Span4Mux_v                 0      1690               FALL  1       
I__4448/O                                               Span4Mux_v                 372    2062               FALL  1       
I__4450/I                                               LocalMux                   0      2062               FALL  1       
I__4450/O                                               LocalMux                   309    2371               FALL  1       
I__4451/I                                               InMux                      0      2371               FALL  1       
I__4451/O                                               InMux                      217    2588               FALL  1       
Inst_core.Inst_sync.synchronizedInput_i2_LC_7_15_1/in3  LogicCell40_SEQ_MODE_1000  0      2588               FALL  1       

Capture Clock Path
pin name                                                model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
xtalClock                                               la                         0      0                  RISE  1       
xtalClock_pad_iopad/PACKAGEPIN:in                       IO_PAD                     0      0                  RISE  1       
xtalClock_pad_iopad/DOUT                                IO_PAD                     590    590                RISE  1       
xtalClock_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER         PRE_IO_GBUF                0      590                RISE  1       
xtalClock_pad_preiogbuf/GLOBALBUFFEROUTPUT              PRE_IO_GBUF                1408   1998               RISE  1       
I__9084/I                                               gio2CtrlBuf                0      1998               RISE  1       
I__9084/O                                               gio2CtrlBuf                0      1998               RISE  1       
I__9085/I                                               GlobalMux                  0      1998               RISE  1       
I__9085/O                                               GlobalMux                  154    2153               RISE  1       
I__9207/I                                               ClkMux                     0      2153               RISE  1       
I__9207/O                                               ClkMux                     309    2461               RISE  1       
Inst_core.Inst_sync.synchronizedInput_i2_LC_7_15_1/clk  LogicCell40_SEQ_MODE_1000  0      2461               RISE  1       

6.4.4::Path details for port: input[3]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : input[3]
Clock Port        : xtalClock
Clock Reference   : la|xtalClock:R
Hold Time         : 245


Capture Clock Path Delay       2461
+ Hold  Time                      0
- Data Path Delay             -2216
---------------------------- ------
Hold Time                       245

Data Path
pin name                                                model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
input[3]                                                la                         0      0                  FALL  1       
input_pad_3_iopad/PACKAGEPIN:in                         IO_PAD                     0      0                  FALL  1       
input_pad_3_iopad/DOUT                                  IO_PAD                     540    540                FALL  1       
input_pad_3_preio/PADIN                                 PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
input_pad_3_preio/DIN0                                  PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__4434/I                                               Odrv4                      0      1003               FALL  1       
I__4434/O                                               Odrv4                      372    1375               FALL  1       
I__4436/I                                               Span4Mux_h                 0      1375               FALL  1       
I__4436/O                                               Span4Mux_h                 316    1690               FALL  1       
I__4438/I                                               LocalMux                   0      1690               FALL  1       
I__4438/O                                               LocalMux                   309    1999               FALL  1       
I__4440/I                                               InMux                      0      1999               FALL  1       
I__4440/O                                               InMux                      217    2216               FALL  1       
Inst_core.Inst_sync.synchronizedInput_i3_LC_7_15_4/in0  LogicCell40_SEQ_MODE_1000  0      2216               FALL  1       

Capture Clock Path
pin name                                                model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
xtalClock                                               la                         0      0                  RISE  1       
xtalClock_pad_iopad/PACKAGEPIN:in                       IO_PAD                     0      0                  RISE  1       
xtalClock_pad_iopad/DOUT                                IO_PAD                     590    590                RISE  1       
xtalClock_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER         PRE_IO_GBUF                0      590                RISE  1       
xtalClock_pad_preiogbuf/GLOBALBUFFEROUTPUT              PRE_IO_GBUF                1408   1998               RISE  1       
I__9084/I                                               gio2CtrlBuf                0      1998               RISE  1       
I__9084/O                                               gio2CtrlBuf                0      1998               RISE  1       
I__9085/I                                               GlobalMux                  0      1998               RISE  1       
I__9085/O                                               GlobalMux                  154    2153               RISE  1       
I__9207/I                                               ClkMux                     0      2153               RISE  1       
I__9207/O                                               ClkMux                     309    2461               RISE  1       
Inst_core.Inst_sync.synchronizedInput_i3_LC_7_15_4/clk  LogicCell40_SEQ_MODE_1000  0      2461               RISE  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : input[3]
Clock Port        : xtalClock
Clock Reference   : la|xtalClock:F
Hold Time         : -113


Capture Clock Path Delay       2103
+ Hold  Time                      0
- Data Path Delay             -2216
---------------------------- ------
Hold Time                      -113

Data Path
pin name                                                   model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
input[3]                                                   la                         0      0                  FALL  1       
input_pad_3_iopad/PACKAGEPIN:in                            IO_PAD                     0      0                  FALL  1       
input_pad_3_iopad/DOUT                                     IO_PAD                     540    540                FALL  1       
input_pad_3_preio/PADIN                                    PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
input_pad_3_preio/DIN0                                     PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__4433/I                                                  Odrv4                      0      1003               FALL  1       
I__4433/O                                                  Odrv4                      372    1375               FALL  1       
I__4435/I                                                  Span4Mux_h                 0      1375               FALL  1       
I__4435/O                                                  Span4Mux_h                 316    1690               FALL  1       
I__4437/I                                                  LocalMux                   0      1690               FALL  1       
I__4437/O                                                  LocalMux                   309    1999               FALL  1       
I__4439/I                                                  InMux                      0      1999               FALL  1       
I__4439/O                                                  InMux                      217    2216               FALL  1       
Inst_core.Inst_sync.synchronizedInput180_i3_LC_7_16_3/in3  LogicCell40_SEQ_MODE_1000  0      2216               FALL  1       

Capture Clock Path
pin name                                                   model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
xtalClock                                                  la                         0      0                  FALL  1       
xtalClock_pad_iopad/PACKAGEPIN:in                          IO_PAD                     0      0                  FALL  1       
xtalClock_pad_iopad/DOUT                                   IO_PAD                     540    540                FALL  1       
xtalClock_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER            PRE_IO_GBUF                0      540                FALL  1       
xtalClock_pad_preiogbuf/GLOBALBUFFEROUTPUT                 PRE_IO_GBUF                1254   1794               FALL  1       
I__9084/I                                                  gio2CtrlBuf                0      1794               FALL  1       
I__9084/O                                                  gio2CtrlBuf                0      1794               FALL  1       
I__9085/I                                                  GlobalMux                  0      1794               FALL  1       
I__9085/O                                                  GlobalMux                  77     1871               FALL  1       
I__9217/I                                                  ClkMux                     0      1871               FALL  1       
I__9217/O                                                  ClkMux                     231    2103               FALL  1       
INVInst_core.Inst_sync.synchronizedInput180_i0C/I          INV                        0      2103               FALL  1       
INVInst_core.Inst_sync.synchronizedInput180_i0C/O          INV                        0      2103               RISE  7       
Inst_core.Inst_sync.synchronizedInput180_i3_LC_7_16_3/clk  LogicCell40_SEQ_MODE_1000  0      2103               RISE  1       

6.4.5::Path details for port: input[4]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : input[4]
Clock Port        : xtalClock
Clock Reference   : la|xtalClock:R
Hold Time         : -71


Capture Clock Path Delay       2461
+ Hold  Time                      0
- Data Path Delay             -2532
---------------------------- ------
Hold Time                       -71

Data Path
pin name                                                model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
input[4]                                                la                         0      0                  FALL  1       
input_pad_4_iopad/PACKAGEPIN:in                         IO_PAD                     0      0                  FALL  1       
input_pad_4_iopad/DOUT                                  IO_PAD                     540    540                FALL  1       
input_pad_4_preio/PADIN                                 PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
input_pad_4_preio/DIN0                                  PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__3779/I                                               Odrv4                      0      1003               FALL  1       
I__3779/O                                               Odrv4                      372    1375               FALL  1       
I__3780/I                                               Span4Mux_h                 0      1375               FALL  1       
I__3780/O                                               Span4Mux_h                 316    1690               FALL  1       
I__3782/I                                               Span4Mux_h                 0      1690               FALL  1       
I__3782/O                                               Span4Mux_h                 316    2006               FALL  1       
I__3784/I                                               LocalMux                   0      2006               FALL  1       
I__3784/O                                               LocalMux                   309    2314               FALL  1       
I__3785/I                                               InMux                      0      2314               FALL  1       
I__3785/O                                               InMux                      217    2532               FALL  1       
Inst_core.Inst_sync.synchronizedInput_i4_LC_5_16_5/in3  LogicCell40_SEQ_MODE_1000  0      2532               FALL  1       

Capture Clock Path
pin name                                                model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
xtalClock                                               la                         0      0                  RISE  1       
xtalClock_pad_iopad/PACKAGEPIN:in                       IO_PAD                     0      0                  RISE  1       
xtalClock_pad_iopad/DOUT                                IO_PAD                     590    590                RISE  1       
xtalClock_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER         PRE_IO_GBUF                0      590                RISE  1       
xtalClock_pad_preiogbuf/GLOBALBUFFEROUTPUT              PRE_IO_GBUF                1408   1998               RISE  1       
I__9084/I                                               gio2CtrlBuf                0      1998               RISE  1       
I__9084/O                                               gio2CtrlBuf                0      1998               RISE  1       
I__9085/I                                               GlobalMux                  0      1998               RISE  1       
I__9085/O                                               GlobalMux                  154    2153               RISE  1       
I__9193/I                                               ClkMux                     0      2153               RISE  1       
I__9193/O                                               ClkMux                     309    2461               RISE  1       
Inst_core.Inst_sync.synchronizedInput_i4_LC_5_16_5/clk  LogicCell40_SEQ_MODE_1000  0      2461               RISE  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : input[4]
Clock Port        : xtalClock
Clock Reference   : la|xtalClock:F
Hold Time         : -113


Capture Clock Path Delay       2103
+ Hold  Time                      0
- Data Path Delay             -2216
---------------------------- ------
Hold Time                      -113

Data Path
pin name                                                   model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
input[4]                                                   la                         0      0                  FALL  1       
input_pad_4_iopad/PACKAGEPIN:in                            IO_PAD                     0      0                  FALL  1       
input_pad_4_iopad/DOUT                                     IO_PAD                     540    540                FALL  1       
input_pad_4_preio/PADIN                                    PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
input_pad_4_preio/DIN0                                     PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__3779/I                                                  Odrv4                      0      1003               FALL  1       
I__3779/O                                                  Odrv4                      372    1375               FALL  1       
I__3780/I                                                  Span4Mux_h                 0      1375               FALL  1       
I__3780/O                                                  Span4Mux_h                 316    1690               FALL  1       
I__3781/I                                                  LocalMux                   0      1690               FALL  1       
I__3781/O                                                  LocalMux                   309    1999               FALL  1       
I__3783/I                                                  InMux                      0      1999               FALL  1       
I__3783/O                                                  InMux                      217    2216               FALL  1       
Inst_core.Inst_sync.synchronizedInput180_i4_LC_6_16_6/in3  LogicCell40_SEQ_MODE_1000  0      2216               FALL  1       

Capture Clock Path
pin name                                                   model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
xtalClock                                                  la                         0      0                  FALL  1       
xtalClock_pad_iopad/PACKAGEPIN:in                          IO_PAD                     0      0                  FALL  1       
xtalClock_pad_iopad/DOUT                                   IO_PAD                     540    540                FALL  1       
xtalClock_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER            PRE_IO_GBUF                0      540                FALL  1       
xtalClock_pad_preiogbuf/GLOBALBUFFEROUTPUT                 PRE_IO_GBUF                1254   1794               FALL  1       
I__9084/I                                                  gio2CtrlBuf                0      1794               FALL  1       
I__9084/O                                                  gio2CtrlBuf                0      1794               FALL  1       
I__9085/I                                                  GlobalMux                  0      1794               FALL  1       
I__9085/O                                                  GlobalMux                  77     1871               FALL  1       
I__9206/I                                                  ClkMux                     0      1871               FALL  1       
I__9206/O                                                  ClkMux                     231    2103               FALL  1       
INVInst_core.Inst_sync.synchronizedInput180_i4C/I          INV                        0      2103               FALL  1       
INVInst_core.Inst_sync.synchronizedInput180_i4C/O          INV                        0      2103               RISE  1       
Inst_core.Inst_sync.synchronizedInput180_i4_LC_6_16_6/clk  LogicCell40_SEQ_MODE_1000  0      2103               RISE  1       

6.4.6::Path details for port: input[5]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : input[5]
Clock Port        : xtalClock
Clock Reference   : la|xtalClock:R
Hold Time         : 238


Capture Clock Path Delay       2461
+ Hold  Time                      0
- Data Path Delay             -2223
---------------------------- ------
Hold Time                       238

Data Path
pin name                                                model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
input[5]                                                la                         0      0                  FALL  1       
input_pad_5_iopad/PACKAGEPIN:in                         IO_PAD                     0      0                  FALL  1       
input_pad_5_iopad/DOUT                                  IO_PAD                     540    540                FALL  1       
input_pad_5_preio/PADIN                                 PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
input_pad_5_preio/DIN0                                  PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__4408/I                                               Odrv4                      0      1003               FALL  1       
I__4408/O                                               Odrv4                      372    1375               FALL  1       
I__4410/I                                               IoSpan4Mux                 0      1375               FALL  1       
I__4410/O                                               IoSpan4Mux                 323    1697               FALL  1       
I__4412/I                                               LocalMux                   0      1697               FALL  1       
I__4412/O                                               LocalMux                   309    2006               FALL  1       
I__4414/I                                               InMux                      0      2006               FALL  1       
I__4414/O                                               InMux                      217    2223               FALL  1       
Inst_core.Inst_sync.synchronizedInput_i5_LC_7_15_5/in3  LogicCell40_SEQ_MODE_1000  0      2223               FALL  1       

Capture Clock Path
pin name                                                model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
xtalClock                                               la                         0      0                  RISE  1       
xtalClock_pad_iopad/PACKAGEPIN:in                       IO_PAD                     0      0                  RISE  1       
xtalClock_pad_iopad/DOUT                                IO_PAD                     590    590                RISE  1       
xtalClock_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER         PRE_IO_GBUF                0      590                RISE  1       
xtalClock_pad_preiogbuf/GLOBALBUFFEROUTPUT              PRE_IO_GBUF                1408   1998               RISE  1       
I__9084/I                                               gio2CtrlBuf                0      1998               RISE  1       
I__9084/O                                               gio2CtrlBuf                0      1998               RISE  1       
I__9085/I                                               GlobalMux                  0      1998               RISE  1       
I__9085/O                                               GlobalMux                  154    2153               RISE  1       
I__9207/I                                               ClkMux                     0      2153               RISE  1       
I__9207/O                                               ClkMux                     309    2461               RISE  1       
Inst_core.Inst_sync.synchronizedInput_i5_LC_7_15_5/clk  LogicCell40_SEQ_MODE_1000  0      2461               RISE  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : input[5]
Clock Port        : xtalClock
Clock Reference   : la|xtalClock:F
Hold Time         : -113


Capture Clock Path Delay       2103
+ Hold  Time                      0
- Data Path Delay             -2216
---------------------------- ------
Hold Time                      -113

Data Path
pin name                                                   model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
input[5]                                                   la                         0      0                  FALL  1       
input_pad_5_iopad/PACKAGEPIN:in                            IO_PAD                     0      0                  FALL  1       
input_pad_5_iopad/DOUT                                     IO_PAD                     540    540                FALL  1       
input_pad_5_preio/PADIN                                    PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
input_pad_5_preio/DIN0                                     PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__4407/I                                                  Odrv4                      0      1003               FALL  1       
I__4407/O                                                  Odrv4                      372    1375               FALL  1       
I__4409/I                                                  Span4Mux_h                 0      1375               FALL  1       
I__4409/O                                                  Span4Mux_h                 316    1690               FALL  1       
I__4411/I                                                  LocalMux                   0      1690               FALL  1       
I__4411/O                                                  LocalMux                   309    1999               FALL  1       
I__4413/I                                                  InMux                      0      1999               FALL  1       
I__4413/O                                                  InMux                      217    2216               FALL  1       
Inst_core.Inst_sync.synchronizedInput180_i5_LC_7_16_5/in0  LogicCell40_SEQ_MODE_1000  0      2216               FALL  1       

Capture Clock Path
pin name                                                   model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
xtalClock                                                  la                         0      0                  FALL  1       
xtalClock_pad_iopad/PACKAGEPIN:in                          IO_PAD                     0      0                  FALL  1       
xtalClock_pad_iopad/DOUT                                   IO_PAD                     540    540                FALL  1       
xtalClock_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER            PRE_IO_GBUF                0      540                FALL  1       
xtalClock_pad_preiogbuf/GLOBALBUFFEROUTPUT                 PRE_IO_GBUF                1254   1794               FALL  1       
I__9084/I                                                  gio2CtrlBuf                0      1794               FALL  1       
I__9084/O                                                  gio2CtrlBuf                0      1794               FALL  1       
I__9085/I                                                  GlobalMux                  0      1794               FALL  1       
I__9085/O                                                  GlobalMux                  77     1871               FALL  1       
I__9217/I                                                  ClkMux                     0      1871               FALL  1       
I__9217/O                                                  ClkMux                     231    2103               FALL  1       
INVInst_core.Inst_sync.synchronizedInput180_i0C/I          INV                        0      2103               FALL  1       
INVInst_core.Inst_sync.synchronizedInput180_i0C/O          INV                        0      2103               RISE  7       
Inst_core.Inst_sync.synchronizedInput180_i5_LC_7_16_5/clk  LogicCell40_SEQ_MODE_1000  0      2103               RISE  1       

6.4.7::Path details for port: input[6]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : input[6]
Clock Port        : xtalClock
Clock Reference   : la|xtalClock:R
Hold Time         : 238


Capture Clock Path Delay       2461
+ Hold  Time                      0
- Data Path Delay             -2223
---------------------------- ------
Hold Time                       238

Data Path
pin name                                                model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
input[6]                                                la                         0      0                  FALL  1       
input_pad_6_iopad/PACKAGEPIN:in                         IO_PAD                     0      0                  FALL  1       
input_pad_6_iopad/DOUT                                  IO_PAD                     540    540                FALL  1       
input_pad_6_preio/PADIN                                 PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
input_pad_6_preio/DIN0                                  PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__4421/I                                               Odrv4                      0      1003               FALL  1       
I__4421/O                                               Odrv4                      372    1375               FALL  1       
I__4423/I                                               IoSpan4Mux                 0      1375               FALL  1       
I__4423/O                                               IoSpan4Mux                 323    1697               FALL  1       
I__4425/I                                               LocalMux                   0      1697               FALL  1       
I__4425/O                                               LocalMux                   309    2006               FALL  1       
I__4427/I                                               InMux                      0      2006               FALL  1       
I__4427/O                                               InMux                      217    2223               FALL  1       
Inst_core.Inst_sync.synchronizedInput_i6_LC_7_15_7/in0  LogicCell40_SEQ_MODE_1000  0      2223               FALL  1       

Capture Clock Path
pin name                                                model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
xtalClock                                               la                         0      0                  RISE  1       
xtalClock_pad_iopad/PACKAGEPIN:in                       IO_PAD                     0      0                  RISE  1       
xtalClock_pad_iopad/DOUT                                IO_PAD                     590    590                RISE  1       
xtalClock_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER         PRE_IO_GBUF                0      590                RISE  1       
xtalClock_pad_preiogbuf/GLOBALBUFFEROUTPUT              PRE_IO_GBUF                1408   1998               RISE  1       
I__9084/I                                               gio2CtrlBuf                0      1998               RISE  1       
I__9084/O                                               gio2CtrlBuf                0      1998               RISE  1       
I__9085/I                                               GlobalMux                  0      1998               RISE  1       
I__9085/O                                               GlobalMux                  154    2153               RISE  1       
I__9207/I                                               ClkMux                     0      2153               RISE  1       
I__9207/O                                               ClkMux                     309    2461               RISE  1       
Inst_core.Inst_sync.synchronizedInput_i6_LC_7_15_7/clk  LogicCell40_SEQ_MODE_1000  0      2461               RISE  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : input[6]
Clock Port        : xtalClock
Clock Reference   : la|xtalClock:F
Hold Time         : -113


Capture Clock Path Delay       2103
+ Hold  Time                      0
- Data Path Delay             -2216
---------------------------- ------
Hold Time                      -113

Data Path
pin name                                                   model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
input[6]                                                   la                         0      0                  FALL  1       
input_pad_6_iopad/PACKAGEPIN:in                            IO_PAD                     0      0                  FALL  1       
input_pad_6_iopad/DOUT                                     IO_PAD                     540    540                FALL  1       
input_pad_6_preio/PADIN                                    PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
input_pad_6_preio/DIN0                                     PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__4420/I                                                  Odrv4                      0      1003               FALL  1       
I__4420/O                                                  Odrv4                      372    1375               FALL  1       
I__4422/I                                                  Span4Mux_h                 0      1375               FALL  1       
I__4422/O                                                  Span4Mux_h                 316    1690               FALL  1       
I__4424/I                                                  LocalMux                   0      1690               FALL  1       
I__4424/O                                                  LocalMux                   309    1999               FALL  1       
I__4426/I                                                  InMux                      0      1999               FALL  1       
I__4426/O                                                  InMux                      217    2216               FALL  1       
Inst_core.Inst_sync.synchronizedInput180_i6_LC_7_16_4/in3  LogicCell40_SEQ_MODE_1000  0      2216               FALL  1       

Capture Clock Path
pin name                                                   model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
xtalClock                                                  la                         0      0                  FALL  1       
xtalClock_pad_iopad/PACKAGEPIN:in                          IO_PAD                     0      0                  FALL  1       
xtalClock_pad_iopad/DOUT                                   IO_PAD                     540    540                FALL  1       
xtalClock_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER            PRE_IO_GBUF                0      540                FALL  1       
xtalClock_pad_preiogbuf/GLOBALBUFFEROUTPUT                 PRE_IO_GBUF                1254   1794               FALL  1       
I__9084/I                                                  gio2CtrlBuf                0      1794               FALL  1       
I__9084/O                                                  gio2CtrlBuf                0      1794               FALL  1       
I__9085/I                                                  GlobalMux                  0      1794               FALL  1       
I__9085/O                                                  GlobalMux                  77     1871               FALL  1       
I__9217/I                                                  ClkMux                     0      1871               FALL  1       
I__9217/O                                                  ClkMux                     231    2103               FALL  1       
INVInst_core.Inst_sync.synchronizedInput180_i0C/I          INV                        0      2103               FALL  1       
INVInst_core.Inst_sync.synchronizedInput180_i0C/O          INV                        0      2103               RISE  7       
Inst_core.Inst_sync.synchronizedInput180_i6_LC_7_16_4/clk  LogicCell40_SEQ_MODE_1000  0      2103               RISE  1       

6.4.8::Path details for port: input[7]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : input[7]
Clock Port        : xtalClock
Clock Reference   : la|xtalClock:R
Hold Time         : 329


Capture Clock Path Delay       2461
+ Hold  Time                      0
- Data Path Delay             -2132
---------------------------- ------
Hold Time                       329

Data Path
pin name                                                 model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
input[7]                                                 la                         0      0                  FALL  1       
input_pad_7_iopad/PACKAGEPIN:in                          IO_PAD                     0      0                  FALL  1       
input_pad_7_iopad/DOUT                                   IO_PAD                     540    540                FALL  1       
input_pad_7_preio/PADIN                                  PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
input_pad_7_preio/DIN0                                   PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__7178/I                                                Odrv4                      0      1003               FALL  1       
I__7178/O                                                Odrv4                      372    1375               FALL  1       
I__7180/I                                                Span4Mux_s3_h              0      1375               FALL  1       
I__7180/O                                                Span4Mux_s3_h              231    1606               FALL  1       
I__7182/I                                                LocalMux                   0      1606               FALL  1       
I__7182/O                                                LocalMux                   309    1915               FALL  1       
I__7184/I                                                InMux                      0      1915               FALL  1       
I__7184/O                                                InMux                      217    2132               FALL  1       
Inst_core.Inst_sync.synchronizedInput_i7_LC_11_15_1/in0  LogicCell40_SEQ_MODE_1000  0      2132               FALL  1       

Capture Clock Path
pin name                                                 model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
xtalClock                                                la                         0      0                  RISE  1       
xtalClock_pad_iopad/PACKAGEPIN:in                        IO_PAD                     0      0                  RISE  1       
xtalClock_pad_iopad/DOUT                                 IO_PAD                     590    590                RISE  1       
xtalClock_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER          PRE_IO_GBUF                0      590                RISE  1       
xtalClock_pad_preiogbuf/GLOBALBUFFEROUTPUT               PRE_IO_GBUF                1408   1998               RISE  1       
I__9084/I                                                gio2CtrlBuf                0      1998               RISE  1       
I__9084/O                                                gio2CtrlBuf                0      1998               RISE  1       
I__9085/I                                                GlobalMux                  0      1998               RISE  1       
I__9085/O                                                GlobalMux                  154    2153               RISE  1       
I__9235/I                                                ClkMux                     0      2153               RISE  1       
I__9235/O                                                ClkMux                     309    2461               RISE  1       
Inst_core.Inst_sync.synchronizedInput_i7_LC_11_15_1/clk  LogicCell40_SEQ_MODE_1000  0      2461               RISE  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : input[7]
Clock Port        : xtalClock
Clock Reference   : la|xtalClock:F
Hold Time         : -113


Capture Clock Path Delay       2103
+ Hold  Time                      0
- Data Path Delay             -2216
---------------------------- ------
Hold Time                      -113

Data Path
pin name                                                   model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
input[7]                                                   la                         0      0                  FALL  1       
input_pad_7_iopad/PACKAGEPIN:in                            IO_PAD                     0      0                  FALL  1       
input_pad_7_iopad/DOUT                                     IO_PAD                     540    540                FALL  1       
input_pad_7_preio/PADIN                                    PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
input_pad_7_preio/DIN0                                     PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__7177/I                                                  Odrv4                      0      1003               FALL  1       
I__7177/O                                                  Odrv4                      372    1375               FALL  1       
I__7179/I                                                  Span4Mux_h                 0      1375               FALL  1       
I__7179/O                                                  Span4Mux_h                 316    1690               FALL  1       
I__7181/I                                                  LocalMux                   0      1690               FALL  1       
I__7181/O                                                  LocalMux                   309    1999               FALL  1       
I__7183/I                                                  InMux                      0      1999               FALL  1       
I__7183/O                                                  InMux                      217    2216               FALL  1       
Inst_core.Inst_sync.synchronizedInput180_i7_LC_7_16_7/in3  LogicCell40_SEQ_MODE_1000  0      2216               FALL  1       

Capture Clock Path
pin name                                                   model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
xtalClock                                                  la                         0      0                  FALL  1       
xtalClock_pad_iopad/PACKAGEPIN:in                          IO_PAD                     0      0                  FALL  1       
xtalClock_pad_iopad/DOUT                                   IO_PAD                     540    540                FALL  1       
xtalClock_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER            PRE_IO_GBUF                0      540                FALL  1       
xtalClock_pad_preiogbuf/GLOBALBUFFEROUTPUT                 PRE_IO_GBUF                1254   1794               FALL  1       
I__9084/I                                                  gio2CtrlBuf                0      1794               FALL  1       
I__9084/O                                                  gio2CtrlBuf                0      1794               FALL  1       
I__9085/I                                                  GlobalMux                  0      1794               FALL  1       
I__9085/O                                                  GlobalMux                  77     1871               FALL  1       
I__9217/I                                                  ClkMux                     0      1871               FALL  1       
I__9217/O                                                  ClkMux                     231    2103               FALL  1       
INVInst_core.Inst_sync.synchronizedInput180_i0C/I          INV                        0      2103               FALL  1       
INVInst_core.Inst_sync.synchronizedInput180_i0C/O          INV                        0      2103               RISE  7       
Inst_core.Inst_sync.synchronizedInput180_i7_LC_7_16_7/clk  LogicCell40_SEQ_MODE_1000  0      2103               RISE  1       

6.4.9::Path details for port: rx        
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : rx
Clock Port        : xtalClock
Clock Reference   : la|xtalClock:R
Hold Time         : -127


Capture Clock Path Delay       2461
+ Hold  Time                      0
- Data Path Delay             -2588
---------------------------- ------
Hold Time                      -127

Data Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
rx                                                  la                         0      0                  FALL  1       
nstate_2__N_139_pad_1_iopad/PACKAGEPIN:in           IO_PAD                     0      0                  FALL  1       
nstate_2__N_139_pad_1_iopad/DOUT                    IO_PAD                     540    540                FALL  1       
nstate_2__N_139_pad_1_preio/PADIN                   PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
nstate_2__N_139_pad_1_preio/DIN0                    PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__2844/I                                           Odrv4                      0      1003               FALL  1       
I__2844/O                                           Odrv4                      372    1375               FALL  1       
I__2845/I                                           Span4Mux_v                 0      1375               FALL  1       
I__2845/O                                           Span4Mux_v                 372    1746               FALL  1       
I__2846/I                                           Span4Mux_h                 0      1746               FALL  1       
I__2846/O                                           Span4Mux_h                 316    2062               FALL  1       
I__2847/I                                           LocalMux                   0      2062               FALL  1       
I__2847/O                                           LocalMux                   309    2371               FALL  1       
I__2849/I                                           InMux                      0      2371               FALL  1       
I__2849/O                                           InMux                      217    2588               FALL  1       
I__2852/I                                           CascadeMux                 0      2588               FALL  1       
I__2852/O                                           CascadeMux                 0      2588               FALL  1       
Inst_eia232.Inst_receiver.dataBuf_i32_LC_5_7_7/in2  LogicCell40_SEQ_MODE_1000  0      2588               FALL  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
xtalClock                                           la                         0      0                  RISE  1       
xtalClock_pad_iopad/PACKAGEPIN:in                   IO_PAD                     0      0                  RISE  1       
xtalClock_pad_iopad/DOUT                            IO_PAD                     590    590                RISE  1       
xtalClock_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER     PRE_IO_GBUF                0      590                RISE  1       
xtalClock_pad_preiogbuf/GLOBALBUFFEROUTPUT          PRE_IO_GBUF                1408   1998               RISE  1       
I__9084/I                                           gio2CtrlBuf                0      1998               RISE  1       
I__9084/O                                           gio2CtrlBuf                0      1998               RISE  1       
I__9085/I                                           GlobalMux                  0      1998               RISE  1       
I__9085/O                                           GlobalMux                  154    2153               RISE  1       
I__9115/I                                           ClkMux                     0      2153               RISE  1       
I__9115/O                                           ClkMux                     309    2461               RISE  1       
Inst_eia232.Inst_receiver.dataBuf_i32_LC_5_7_7/clk  LogicCell40_SEQ_MODE_1000  0      2461               RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: debugleds[0]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : debugleds[0]
Clock Port         : xtalClock
Clock Reference    : la|xtalClock:R
Clock to Out Delay : 8638


Launch Clock Path Delay        2461
+ Clock To Q Delay              540
+ Data Path Delay              5637
---------------------------- ------
Clock To Out Delay             8638

Launch Clock Path
pin name                                               model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
xtalClock                                              la                         0      0                  RISE  1       
xtalClock_pad_iopad/PACKAGEPIN:in                      IO_PAD                     0      0                  RISE  1       
xtalClock_pad_iopad/DOUT                               IO_PAD                     590    590                RISE  1       
xtalClock_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER        PRE_IO_GBUF                0      590                RISE  1       
xtalClock_pad_preiogbuf/GLOBALBUFFEROUTPUT             PRE_IO_GBUF                1408   1998               RISE  1       
I__9084/I                                              gio2CtrlBuf                0      1998               RISE  1       
I__9084/O                                              gio2CtrlBuf                0      1998               RISE  1       
I__9085/I                                              GlobalMux                  0      1998               RISE  1       
I__9085/O                                              GlobalMux                  154    2153               RISE  1       
I__9215/I                                              ClkMux                     0      2153               RISE  1       
I__9215/O                                              ClkMux                     309    2461               RISE  1       
Inst_core.Inst_controller.state_FSM_i1_LC_12_11_1/clk  LogicCell40_SEQ_MODE_1010  0      2461               RISE  1       

Data Path
pin name                                                 model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
Inst_core.Inst_controller.state_FSM_i1_LC_12_11_1/lcout  LogicCell40_SEQ_MODE_1010  540    3001               FALL  4       
I__8928/I                                                LocalMux                   0      3001               FALL  1       
I__8928/O                                                LocalMux                   309    3310               FALL  1       
I__8932/I                                                InMux                      0      3310               FALL  1       
I__8932/O                                                InMux                      217    3527               FALL  1       
Inst_core.Inst_controller.i1605_3_lut_LC_12_11_4/in3     LogicCell40_SEQ_MODE_0000  0      3527               FALL  1       
Inst_core.Inst_controller.i1605_3_lut_LC_12_11_4/lcout   LogicCell40_SEQ_MODE_0000  288    3815               FALL  1       
I__8942/I                                                LocalMux                   0      3815               FALL  1       
I__8942/O                                                LocalMux                   309    4124               FALL  1       
I__8943/I                                                IoInMux                    0      4124               FALL  1       
I__8943/O                                                IoInMux                    217    4341               FALL  1       
debugleds_pad_0_preio/DOUT0                              PRE_IO_PIN_TYPE_011001     0      4341               FALL  1       
debugleds_pad_0_preio/PADOUT                             PRE_IO_PIN_TYPE_011001     2006   6347               RISE  1       
debugleds_pad_0_iopad/DIN                                IO_PAD                     0      6347               RISE  1       
debugleds_pad_0_iopad/PACKAGEPIN:out                     IO_PAD                     2292   8638               RISE  1       
debugleds[0]                                             la                         0      8638               RISE  1       

6.5.2::Path details for port: debugleds[1]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : debugleds[1]
Clock Port         : xtalClock
Clock Reference    : la|xtalClock:R
Clock to Out Delay : 9178


Launch Clock Path Delay        2461
+ Clock To Q Delay              540
+ Data Path Delay              6177
---------------------------- ------
Clock To Out Delay             9178

Launch Clock Path
pin name                                               model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
xtalClock                                              la                         0      0                  RISE  1       
xtalClock_pad_iopad/PACKAGEPIN:in                      IO_PAD                     0      0                  RISE  1       
xtalClock_pad_iopad/DOUT                               IO_PAD                     590    590                RISE  1       
xtalClock_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER        PRE_IO_GBUF                0      590                RISE  1       
xtalClock_pad_preiogbuf/GLOBALBUFFEROUTPUT             PRE_IO_GBUF                1408   1998               RISE  1       
I__9084/I                                              gio2CtrlBuf                0      1998               RISE  1       
I__9084/O                                              gio2CtrlBuf                0      1998               RISE  1       
I__9085/I                                              GlobalMux                  0      1998               RISE  1       
I__9085/O                                              GlobalMux                  154    2153               RISE  1       
I__9215/I                                              ClkMux                     0      2153               RISE  1       
I__9215/O                                              ClkMux                     309    2461               RISE  1       
Inst_core.Inst_controller.state_FSM_i2_LC_12_11_0/clk  LogicCell40_SEQ_MODE_1010  0      2461               RISE  1       

Data Path
pin name                                                 model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
Inst_core.Inst_controller.state_FSM_i2_LC_12_11_0/lcout  LogicCell40_SEQ_MODE_1010  540    3001               FALL  25      
I__8793/I                                                LocalMux                   0      3001               FALL  1       
I__8793/O                                                LocalMux                   309    3310               FALL  1       
I__8797/I                                                InMux                      0      3310               FALL  1       
I__8797/O                                                InMux                      217    3527               FALL  1       
Inst_core.Inst_controller.i102_2_lut_LC_11_12_2/in3      LogicCell40_SEQ_MODE_0000  0      3527               FALL  1       
Inst_core.Inst_controller.i102_2_lut_LC_11_12_2/lcout    LogicCell40_SEQ_MODE_0000  288    3815               FALL  3       
I__6742/I                                                Odrv4                      0      3815               FALL  1       
I__6742/O                                                Odrv4                      372    4187               FALL  1       
I__6745/I                                                Span4Mux_s1_h              0      4187               FALL  1       
I__6745/O                                                Span4Mux_s1_h              168    4355               FALL  1       
I__6747/I                                                LocalMux                   0      4355               FALL  1       
I__6747/O                                                LocalMux                   309    4664               FALL  1       
I__6749/I                                                IoInMux                    0      4664               FALL  1       
I__6749/O                                                IoInMux                    217    4881               FALL  1       
debugleds_pad_1_preio/DOUT0                              PRE_IO_PIN_TYPE_011001     0      4881               FALL  1       
debugleds_pad_1_preio/PADOUT                             PRE_IO_PIN_TYPE_011001     2006   6887               RISE  1       
debugleds_pad_1_iopad/DIN                                IO_PAD                     0      6887               RISE  1       
debugleds_pad_1_iopad/PACKAGEPIN:out                     IO_PAD                     2292   9178               RISE  1       
debugleds[1]                                             la                         0      9178               RISE  1       

6.5.3::Path details for port: ready50   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ready50
Clock Port         : xtalClock
Clock Reference    : la|xtalClock:R
Clock to Out Delay : 4865


Launch Clock Path Delay        2461
+ Clock To Q Delay              112
+ Data Path Delay              2291
---------------------------- ------
Clock To Out Delay             4865

Launch Clock Path
pin name                                         model name              delay  cummulative delay  edge  Fanout  
-----------------------------------------------  ----------------------  -----  -----------------  ----  ------  
xtalClock                                        la                      0      0                  RISE  1       
xtalClock_pad_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
xtalClock_pad_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
xtalClock_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
xtalClock_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1408   1998               RISE  1       
I__9084/I                                        gio2CtrlBuf             0      1998               RISE  1       
I__9084/O                                        gio2CtrlBuf             0      1998               RISE  1       
I__9085/I                                        GlobalMux               0      1998               RISE  1       
I__9085/O                                        GlobalMux               154    2153               RISE  1       
I__9233/I                                        ClkMux                  0      2153               RISE  1       
I__9233/O                                        ClkMux                  309    2461               RISE  1       
ready50_pad_preio/OUTPUTCLK                      PRE_IO_PIN_TYPE_010101  0      2461               RISE  1       

Data Path
pin name                                                     model name              delay  cummulative delay  edge  Fanout  
-----------------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
ready50_pad_preio/PADOUT(Inst_core.Inst_sampler.ready50_43)  PRE_IO_PIN_TYPE_010101  112    2574               RISE  1       
ready50_pad_iopad/DIN                                        IO_PAD                  0      2574               RISE  1       
ready50_pad_iopad/PACKAGEPIN:out                             IO_PAD                  2292   4865               RISE  1       
ready50                                                      la                      0      4865               RISE  1       

6.5.4::Path details for port: testcnt[0]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : testcnt[0]
Clock Port         : xtalClock
Clock Reference    : la|xtalClock:R
Clock to Out Delay : 8386


Launch Clock Path Delay        2461
+ Clock To Q Delay              540
+ Data Path Delay              5385
---------------------------- ------
Clock To Out Delay             8386

Launch Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
xtalClock                                        la                         0      0                  RISE  1       
xtalClock_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
xtalClock_pad_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
xtalClock_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
xtalClock_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1998               RISE  1       
I__9084/I                                        gio2CtrlBuf                0      1998               RISE  1       
I__9084/O                                        gio2CtrlBuf                0      1998               RISE  1       
I__9085/I                                        GlobalMux                  0      1998               RISE  1       
I__9085/O                                        GlobalMux                  154    2153               RISE  1       
I__9195/I                                        ClkMux                     0      2153               RISE  1       
I__9195/O                                        ClkMux                     309    2461               RISE  1       
testcnt_i_917__i1_LC_6_1_0/clk                   LogicCell40_SEQ_MODE_1000  0      2461               RISE  1       

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
testcnt_i_917__i1_LC_6_1_0/lcout    LogicCell40_SEQ_MODE_1000  540    3001               FALL  2       
I__3189/I                           Odrv4                      0      3001               FALL  1       
I__3189/O                           Odrv4                      372    3373               FALL  1       
I__3191/I                           Span4Mux_s0_v              0      3373               FALL  1       
I__3191/O                           Span4Mux_s0_v              189    3562               FALL  1       
I__3192/I                           LocalMux                   0      3562               FALL  1       
I__3192/O                           LocalMux                   309    3871               FALL  1       
I__3193/I                           IoInMux                    0      3871               FALL  1       
I__3193/O                           IoInMux                    217    4088               FALL  1       
testcnt_pad_0_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4088               FALL  1       
testcnt_pad_0_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   6094               RISE  1       
testcnt_pad_0_iopad/DIN             IO_PAD                     0      6094               RISE  1       
testcnt_pad_0_iopad/PACKAGEPIN:out  IO_PAD                     2292   8386               RISE  1       
testcnt[0]                          la                         0      8386               RISE  1       

6.5.5::Path details for port: testcnt[1]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : testcnt[1]
Clock Port         : xtalClock
Clock Reference    : la|xtalClock:R
Clock to Out Delay : 8386


Launch Clock Path Delay        2461
+ Clock To Q Delay              540
+ Data Path Delay              5385
---------------------------- ------
Clock To Out Delay             8386

Launch Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
xtalClock                                        la                         0      0                  RISE  1       
xtalClock_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
xtalClock_pad_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
xtalClock_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
xtalClock_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1998               RISE  1       
I__9084/I                                        gio2CtrlBuf                0      1998               RISE  1       
I__9084/O                                        gio2CtrlBuf                0      1998               RISE  1       
I__9085/I                                        GlobalMux                  0      1998               RISE  1       
I__9085/O                                        GlobalMux                  154    2153               RISE  1       
I__9195/I                                        ClkMux                     0      2153               RISE  1       
I__9195/O                                        ClkMux                     309    2461               RISE  1       
testcnt_i_917__i2_LC_6_1_1/clk                   LogicCell40_SEQ_MODE_1000  0      2461               RISE  1       

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
testcnt_i_917__i2_LC_6_1_1/lcout    LogicCell40_SEQ_MODE_1000  540    3001               FALL  2       
I__3330/I                           Odrv4                      0      3001               FALL  1       
I__3330/O                           Odrv4                      372    3373               FALL  1       
I__3332/I                           Span4Mux_s0_v              0      3373               FALL  1       
I__3332/O                           Span4Mux_s0_v              189    3562               FALL  1       
I__3333/I                           LocalMux                   0      3562               FALL  1       
I__3333/O                           LocalMux                   309    3871               FALL  1       
I__3334/I                           IoInMux                    0      3871               FALL  1       
I__3334/O                           IoInMux                    217    4088               FALL  1       
testcnt_pad_1_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4088               FALL  1       
testcnt_pad_1_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   6094               RISE  1       
testcnt_pad_1_iopad/DIN             IO_PAD                     0      6094               RISE  1       
testcnt_pad_1_iopad/PACKAGEPIN:out  IO_PAD                     2292   8386               RISE  1       
testcnt[1]                          la                         0      8386               RISE  1       

6.5.6::Path details for port: testcnt[2]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : testcnt[2]
Clock Port         : xtalClock
Clock Reference    : la|xtalClock:R
Clock to Out Delay : 8519


Launch Clock Path Delay        2461
+ Clock To Q Delay              540
+ Data Path Delay              5518
---------------------------- ------
Clock To Out Delay             8519

Launch Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
xtalClock                                        la                         0      0                  RISE  1       
xtalClock_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
xtalClock_pad_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
xtalClock_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
xtalClock_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1998               RISE  1       
I__9084/I                                        gio2CtrlBuf                0      1998               RISE  1       
I__9084/O                                        gio2CtrlBuf                0      1998               RISE  1       
I__9085/I                                        GlobalMux                  0      1998               RISE  1       
I__9085/O                                        GlobalMux                  154    2153               RISE  1       
I__9195/I                                        ClkMux                     0      2153               RISE  1       
I__9195/O                                        ClkMux                     309    2461               RISE  1       
testcnt_i_917__i3_LC_6_1_2/clk                   LogicCell40_SEQ_MODE_1000  0      2461               RISE  1       

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
testcnt_i_917__i3_LC_6_1_2/lcout    LogicCell40_SEQ_MODE_1000  540    3001               FALL  2       
I__3323/I                           Odrv4                      0      3001               FALL  1       
I__3323/O                           Odrv4                      372    3373               FALL  1       
I__3325/I                           IoSpan4Mux                 0      3373               FALL  1       
I__3325/O                           IoSpan4Mux                 323    3696               FALL  1       
I__3326/I                           LocalMux                   0      3696               FALL  1       
I__3326/O                           LocalMux                   309    4004               FALL  1       
I__3327/I                           IoInMux                    0      4004               FALL  1       
I__3327/O                           IoInMux                    217    4222               FALL  1       
testcnt_pad_2_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4222               FALL  1       
testcnt_pad_2_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   6228               RISE  1       
testcnt_pad_2_iopad/DIN             IO_PAD                     0      6228               RISE  1       
testcnt_pad_2_iopad/PACKAGEPIN:out  IO_PAD                     2292   8519               RISE  1       
testcnt[2]                          la                         0      8519               RISE  1       

6.5.7::Path details for port: testcnt[3]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : testcnt[3]
Clock Port         : xtalClock
Clock Reference    : la|xtalClock:R
Clock to Out Delay : 7825


Launch Clock Path Delay        2461
+ Clock To Q Delay              540
+ Data Path Delay              4824
---------------------------- ------
Clock To Out Delay             7825

Launch Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
xtalClock                                        la                         0      0                  RISE  1       
xtalClock_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
xtalClock_pad_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
xtalClock_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
xtalClock_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1998               RISE  1       
I__9084/I                                        gio2CtrlBuf                0      1998               RISE  1       
I__9084/O                                        gio2CtrlBuf                0      1998               RISE  1       
I__9085/I                                        GlobalMux                  0      1998               RISE  1       
I__9085/O                                        GlobalMux                  154    2153               RISE  1       
I__9195/I                                        ClkMux                     0      2153               RISE  1       
I__9195/O                                        ClkMux                     309    2461               RISE  1       
testcnt_i_917__i4_LC_6_1_3/clk                   LogicCell40_SEQ_MODE_1000  0      2461               RISE  1       

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
testcnt_i_917__i4_LC_6_1_3/lcout    LogicCell40_SEQ_MODE_1000  540    3001               FALL  2       
I__3318/I                           LocalMux                   0      3001               FALL  1       
I__3318/O                           LocalMux                   309    3310               FALL  1       
I__3320/I                           IoInMux                    0      3310               FALL  1       
I__3320/O                           IoInMux                    217    3527               FALL  1       
testcnt_pad_3_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      3527               FALL  1       
testcnt_pad_3_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   5533               RISE  1       
testcnt_pad_3_iopad/DIN             IO_PAD                     0      5533               RISE  1       
testcnt_pad_3_iopad/PACKAGEPIN:out  IO_PAD                     2292   7825               RISE  1       
testcnt[3]                          la                         0      7825               RISE  1       

6.5.8::Path details for port: testcnt[4]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : testcnt[4]
Clock Port         : xtalClock
Clock Reference    : la|xtalClock:R
Clock to Out Delay : 7825


Launch Clock Path Delay        2461
+ Clock To Q Delay              540
+ Data Path Delay              4824
---------------------------- ------
Clock To Out Delay             7825

Launch Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
xtalClock                                        la                         0      0                  RISE  1       
xtalClock_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
xtalClock_pad_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
xtalClock_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
xtalClock_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1998               RISE  1       
I__9084/I                                        gio2CtrlBuf                0      1998               RISE  1       
I__9084/O                                        gio2CtrlBuf                0      1998               RISE  1       
I__9085/I                                        GlobalMux                  0      1998               RISE  1       
I__9085/O                                        GlobalMux                  154    2153               RISE  1       
I__9195/I                                        ClkMux                     0      2153               RISE  1       
I__9195/O                                        ClkMux                     309    2461               RISE  1       
testcnt_i_917__i5_LC_6_1_4/clk                   LogicCell40_SEQ_MODE_1000  0      2461               RISE  1       

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
testcnt_i_917__i5_LC_6_1_4/lcout    LogicCell40_SEQ_MODE_1000  540    3001               FALL  2       
I__3313/I                           LocalMux                   0      3001               FALL  1       
I__3313/O                           LocalMux                   309    3310               FALL  1       
I__3315/I                           IoInMux                    0      3310               FALL  1       
I__3315/O                           IoInMux                    217    3527               FALL  1       
testcnt_pad_4_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      3527               FALL  1       
testcnt_pad_4_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   5533               RISE  1       
testcnt_pad_4_iopad/DIN             IO_PAD                     0      5533               RISE  1       
testcnt_pad_4_iopad/PACKAGEPIN:out  IO_PAD                     2292   7825               RISE  1       
testcnt[4]                          la                         0      7825               RISE  1       

6.5.9::Path details for port: testcnt[5]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : testcnt[5]
Clock Port         : xtalClock
Clock Reference    : la|xtalClock:R
Clock to Out Delay : 7825


Launch Clock Path Delay        2461
+ Clock To Q Delay              540
+ Data Path Delay              4824
---------------------------- ------
Clock To Out Delay             7825

Launch Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
xtalClock                                        la                         0      0                  RISE  1       
xtalClock_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
xtalClock_pad_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
xtalClock_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
xtalClock_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1998               RISE  1       
I__9084/I                                        gio2CtrlBuf                0      1998               RISE  1       
I__9084/O                                        gio2CtrlBuf                0      1998               RISE  1       
I__9085/I                                        GlobalMux                  0      1998               RISE  1       
I__9085/O                                        GlobalMux                  154    2153               RISE  1       
I__9195/I                                        ClkMux                     0      2153               RISE  1       
I__9195/O                                        ClkMux                     309    2461               RISE  1       
testcnt_i_917__i6_LC_6_1_5/clk                   LogicCell40_SEQ_MODE_1000  0      2461               RISE  1       

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
testcnt_i_917__i6_LC_6_1_5/lcout    LogicCell40_SEQ_MODE_1000  540    3001               FALL  2       
I__3308/I                           LocalMux                   0      3001               FALL  1       
I__3308/O                           LocalMux                   309    3310               FALL  1       
I__3310/I                           IoInMux                    0      3310               FALL  1       
I__3310/O                           IoInMux                    217    3527               FALL  1       
testcnt_pad_5_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      3527               FALL  1       
testcnt_pad_5_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   5533               RISE  1       
testcnt_pad_5_iopad/DIN             IO_PAD                     0      5533               RISE  1       
testcnt_pad_5_iopad/PACKAGEPIN:out  IO_PAD                     2292   7825               RISE  1       
testcnt[5]                          la                         0      7825               RISE  1       

6.5.10::Path details for port: testcnt[6]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : testcnt[6]
Clock Port         : xtalClock
Clock Reference    : la|xtalClock:R
Clock to Out Delay : 8386


Launch Clock Path Delay        2461
+ Clock To Q Delay              540
+ Data Path Delay              5385
---------------------------- ------
Clock To Out Delay             8386

Launch Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
xtalClock                                        la                         0      0                  RISE  1       
xtalClock_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
xtalClock_pad_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
xtalClock_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
xtalClock_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1998               RISE  1       
I__9084/I                                        gio2CtrlBuf                0      1998               RISE  1       
I__9084/O                                        gio2CtrlBuf                0      1998               RISE  1       
I__9085/I                                        GlobalMux                  0      1998               RISE  1       
I__9085/O                                        GlobalMux                  154    2153               RISE  1       
I__9195/I                                        ClkMux                     0      2153               RISE  1       
I__9195/O                                        ClkMux                     309    2461               RISE  1       
testcnt_i_917__i7_LC_6_1_6/clk                   LogicCell40_SEQ_MODE_1000  0      2461               RISE  1       

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
testcnt_i_917__i7_LC_6_1_6/lcout    LogicCell40_SEQ_MODE_1000  540    3001               FALL  2       
I__3301/I                           Odrv4                      0      3001               FALL  1       
I__3301/O                           Odrv4                      372    3373               FALL  1       
I__3303/I                           Span4Mux_s0_v              0      3373               FALL  1       
I__3303/O                           Span4Mux_s0_v              189    3562               FALL  1       
I__3304/I                           LocalMux                   0      3562               FALL  1       
I__3304/O                           LocalMux                   309    3871               FALL  1       
I__3305/I                           IoInMux                    0      3871               FALL  1       
I__3305/O                           IoInMux                    217    4088               FALL  1       
testcnt_pad_6_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4088               FALL  1       
testcnt_pad_6_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   6094               RISE  1       
testcnt_pad_6_iopad/DIN             IO_PAD                     0      6094               RISE  1       
testcnt_pad_6_iopad/PACKAGEPIN:out  IO_PAD                     2292   8386               RISE  1       
testcnt[6]                          la                         0      8386               RISE  1       

6.5.11::Path details for port: testcnt[7]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : testcnt[7]
Clock Port         : xtalClock
Clock Reference    : la|xtalClock:R
Clock to Out Delay : 8386


Launch Clock Path Delay        2461
+ Clock To Q Delay              540
+ Data Path Delay              5385
---------------------------- ------
Clock To Out Delay             8386

Launch Clock Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
xtalClock                                        la                         0      0                  RISE  1       
xtalClock_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
xtalClock_pad_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
xtalClock_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
xtalClock_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1998               RISE  1       
I__9084/I                                        gio2CtrlBuf                0      1998               RISE  1       
I__9084/O                                        gio2CtrlBuf                0      1998               RISE  1       
I__9085/I                                        GlobalMux                  0      1998               RISE  1       
I__9085/O                                        GlobalMux                  154    2153               RISE  1       
I__9195/I                                        ClkMux                     0      2153               RISE  1       
I__9195/O                                        ClkMux                     309    2461               RISE  1       
testcnt_i_917__i8_LC_6_1_7/clk                   LogicCell40_SEQ_MODE_1000  0      2461               RISE  1       

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
testcnt_i_917__i8_LC_6_1_7/lcout    LogicCell40_SEQ_MODE_1000  540    3001               FALL  2       
I__3293/I                           Odrv4                      0      3001               FALL  1       
I__3293/O                           Odrv4                      372    3373               FALL  1       
I__3295/I                           Span4Mux_s0_v              0      3373               FALL  1       
I__3295/O                           Span4Mux_s0_v              189    3562               FALL  1       
I__3296/I                           LocalMux                   0      3562               FALL  1       
I__3296/O                           LocalMux                   309    3871               FALL  1       
I__3297/I                           IoInMux                    0      3871               FALL  1       
I__3297/O                           IoInMux                    217    4088               FALL  1       
testcnt_pad_7_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4088               FALL  1       
testcnt_pad_7_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   6094               RISE  1       
testcnt_pad_7_iopad/DIN             IO_PAD                     0      6094               RISE  1       
testcnt_pad_7_iopad/PACKAGEPIN:out  IO_PAD                     2292   8386               RISE  1       
testcnt[7]                          la                         0      8386               RISE  1       

6.5.12::Path details for port: tx       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : tx
Clock Port         : xtalClock
Clock Reference    : la|xtalClock:R
Clock to Out Delay : 8337


Launch Clock Path Delay        2461
+ Clock To Q Delay              540
+ Data Path Delay              5336
---------------------------- ------
Clock To Out Delay             8337

Launch Clock Path
pin name                                                model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
xtalClock                                               la                         0      0                  RISE  1       
xtalClock_pad_iopad/PACKAGEPIN:in                       IO_PAD                     0      0                  RISE  1       
xtalClock_pad_iopad/DOUT                                IO_PAD                     590    590                RISE  1       
xtalClock_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER         PRE_IO_GBUF                0      590                RISE  1       
xtalClock_pad_preiogbuf/GLOBALBUFFEROUTPUT              PRE_IO_GBUF                1408   1998               RISE  1       
I__9084/I                                               gio2CtrlBuf                0      1998               RISE  1       
I__9084/O                                               gio2CtrlBuf                0      1998               RISE  1       
I__9085/I                                               GlobalMux                  0      1998               RISE  1       
I__9085/O                                               GlobalMux                  154    2153               RISE  1       
I__9089/I                                               ClkMux                     0      2153               RISE  1       
I__9089/O                                               ClkMux                     309    2461               RISE  1       
Inst_eia232.Inst_transmitter.txBuffer_i1_LC_1_10_0/clk  LogicCell40_SEQ_MODE_1000  0      2461               RISE  1       

Data Path
pin name                                                  model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
Inst_eia232.Inst_transmitter.txBuffer_i1_LC_1_10_0/lcout  LogicCell40_SEQ_MODE_1000  540    3001               FALL  1       
I__1214/I                                                 Odrv4                      0      3001               FALL  1       
I__1214/O                                                 Odrv4                      372    3373               FALL  1       
I__1215/I                                                 Span4Mux_s0_h              0      3373               FALL  1       
I__1215/O                                                 Span4Mux_s0_h              140    3513               FALL  1       
I__1216/I                                                 LocalMux                   0      3513               FALL  1       
I__1216/O                                                 LocalMux                   309    3822               FALL  1       
I__1217/I                                                 IoInMux                    0      3822               FALL  1       
I__1217/O                                                 IoInMux                    217    4039               FALL  1       
tx_pad_preio/DOUT0                                        PRE_IO_PIN_TYPE_011001     0      4039               FALL  1       
tx_pad_preio/PADOUT                                       PRE_IO_PIN_TYPE_011001     2006   6045               RISE  1       
tx_pad_iopad/DIN                                          IO_PAD                     0      6045               RISE  1       
tx_pad_iopad/PACKAGEPIN:out                               IO_PAD                     2292   8337               RISE  1       
tx                                                        la                         0      8337               RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

