
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003576                       # Number of seconds simulated
sim_ticks                                  3576461382                       # Number of ticks simulated
final_tick                               530542824567                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 393067                       # Simulator instruction rate (inst/s)
host_op_rate                                   496915                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 348147                       # Simulator tick rate (ticks/s)
host_mem_usage                               16940088                       # Number of bytes of host memory used
host_seconds                                 10272.84                       # Real time elapsed on the host
sim_insts                                  4037913776                       # Number of instructions simulated
sim_ops                                    5104733622                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       143360                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        36736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        35456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        53888                       # Number of bytes read from this memory
system.physmem.bytes_read::total               276864                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7424                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       207872                       # Number of bytes written to this memory
system.physmem.bytes_written::total            207872                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1120                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          287                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          277                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          421                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  2163                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1624                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1624                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       501054                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     40084314                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       536843                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     10271605                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       572633                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      9913710                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       465264                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     15067407                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                77412831                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       501054                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       536843                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       572633                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       465264                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            2075795                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          58122255                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               58122255                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          58122255                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       501054                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     40084314                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       536843                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     10271605                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       572633                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      9913710                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       465264                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     15067407                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              135535086                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8576647                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3121779                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2537077                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       215016                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1313673                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1212672                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          328434                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9237                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3133255                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17301812                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3121779                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1541106                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3802520                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1148137                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        617937                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines          1533977                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        92183                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8482174                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.520277                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.309049                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4679654     55.17%     55.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          335254      3.95%     59.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          268969      3.17%     62.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          653110      7.70%     69.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          176467      2.08%     72.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          229026      2.70%     74.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          165576      1.95%     76.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           92490      1.09%     77.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1881628     22.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8482174                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.363986                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.017317                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3278526                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       599383                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3655912                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        24580                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        923771                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       533121                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         4753                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20678231                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10849                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        923771                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3519441                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         131344                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       115591                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3433984                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       358041                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19940705                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         2653                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        148440                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       111489                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          272                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27921207                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     93073247                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     93073247                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17069291                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10851897                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         4063                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         2300                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           983038                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1863573                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       944590                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        15629                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       427022                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18850850                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3927                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14942386                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        29430                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6541852                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     20042859                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          623                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8482174                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.761622                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.879377                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2931534     34.56%     34.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1801613     21.24%     55.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1254459     14.79%     70.59% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       884435     10.43%     81.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       745515      8.79%     89.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       396357      4.67%     94.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       333934      3.94%     98.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        63515      0.75%     99.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        70812      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8482174                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          87864     71.53%     71.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     71.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     71.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     71.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     71.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     71.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     71.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     71.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     71.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     71.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     71.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     71.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     71.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     71.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     71.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     71.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     71.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     71.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     71.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     71.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     71.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     71.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     71.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     71.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     71.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     71.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     71.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     71.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         17790     14.48%     86.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        17181     13.99%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12456133     83.36%     83.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       212610      1.42%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1653      0.01%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1485696      9.94%     94.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       786294      5.26%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14942386                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.742218                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             122835                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008221                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38519207                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     25396705                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14560025                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      15065221                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        56554                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       740215                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          293                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           76                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       241975                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        923771                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          58103                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         8293                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18854777                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        42751                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1863573                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       944590                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         2275                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          7349                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           76                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       127203                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       121340                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       248543                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14703723                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1391357                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       238659                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2159841                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2074056                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            768484                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.714391                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14569904                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14560025                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9485126                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26792020                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.697636                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.354028                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12280740                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6574123                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3304                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       214938                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7558403                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.624780                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.134483                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2932238     38.79%     38.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2095760     27.73%     66.52% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       850624     11.25%     77.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       479344      6.34%     84.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       395691      5.24%     89.35% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       162801      2.15%     91.51% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       195624      2.59%     94.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        95381      1.26%     95.36% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       350940      4.64%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7558403                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12280740                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1825970                       # Number of memory references committed
system.switch_cpus0.commit.loads              1123355                       # Number of loads committed
system.switch_cpus0.commit.membars               1652                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1764545                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11065293                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       250005                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       350940                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            26062326                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           38634151                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3979                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                  94473                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12280740                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.857665                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.857665                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.165957                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.165957                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        66140115                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       20136727                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       19075448                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3304                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8576647                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3185192                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2597328                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       213612                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1352512                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1241053                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          342588                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9584                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3185465                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17497306                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3185192                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1583641                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3883977                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1133366                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        520550                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1571713                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       102880                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8507126                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.549263                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.297244                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4623149     54.34%     54.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          257705      3.03%     57.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          478448      5.62%     63.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          477043      5.61%     68.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          295177      3.47%     72.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          235955      2.77%     74.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          148447      1.74%     76.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          139606      1.64%     78.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1851596     21.77%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8507126                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.371380                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.040110                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3322590                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       514711                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3729950                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        22962                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        916909                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       538225                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          245                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20986620                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1311                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        916909                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3564599                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         100547                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        83720                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3506302                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       335045                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      20232606                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        139242                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       102722                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     28417761                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     94384770                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     94384770                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17538529                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10879192                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3561                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1728                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           936363                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1871897                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       953705                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        12524                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       390286                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          19067594                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3456                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15178513                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        30451                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6464658                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     19775735                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples      8507126                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.784212                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.893770                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2898133     34.07%     34.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1837319     21.60%     55.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1256974     14.78%     70.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       799452      9.40%     79.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       838287      9.85%     89.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       408582      4.80%     94.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       320324      3.77%     98.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        73552      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        74503      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8507126                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          94609     72.77%     72.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         17979     13.83%     86.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        17422     13.40%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12697785     83.66%     83.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       203670      1.34%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1728      0.01%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1470478      9.69%     94.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       804852      5.30%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15178513                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.769749                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             130010                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008565                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     39024607                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     25535747                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14829822                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15308523                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        47554                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       728205                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          173                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           39                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       229146                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        916909                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          51998                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         9103                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     19071050                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        37899                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1871897                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       953705                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1728                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          7182                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           39                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       132819                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       119241                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       252060                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14976473                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1402529                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       202034                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2189238                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2123437                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            786709                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.746192                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14834410                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14829822                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9450822                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         27112545                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.729093                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.348577                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10215227                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12578523                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6492574                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3456                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       215979                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7590217                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.657202                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.147228                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2868312     37.79%     37.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2130485     28.07%     65.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       883858     11.64%     77.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       442020      5.82%     83.33% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       442294      5.83%     89.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       180266      2.37%     91.53% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       181857      2.40%     93.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        96386      1.27%     95.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       364739      4.81%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7590217                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10215227                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12578523                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1868251                       # Number of memory references committed
system.switch_cpus1.commit.loads              1143692                       # Number of loads committed
system.switch_cpus1.commit.membars               1728                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1815707                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11332302                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       259512                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       364739                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            26296575                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           39059689                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3237                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  69521                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10215227                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12578523                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10215227                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.839594                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.839594                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.191051                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.191051                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        67277535                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20603380                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19280681                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3456                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 8576647                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3241175                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2647252                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       217643                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1376956                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1275230                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          335078                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9670                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3355328                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              17613400                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3241175                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1610308                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3819053                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1132586                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        457443                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           28                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1634652                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        85869                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8545007                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.549011                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.342102                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4725954     55.31%     55.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          314059      3.68%     58.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          470493      5.51%     64.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          323987      3.79%     68.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          227133      2.66%     70.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          221982      2.60%     73.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          135118      1.58%     75.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          285090      3.34%     78.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1841191     21.55%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8545007                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.377907                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.053646                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3450217                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       481736                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3646769                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        53329                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        912955                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       543319                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          241                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      21099127                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1179                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        912955                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3646367                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          51832                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       151426                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3500003                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       282420                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      20460054                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents        116928                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        96873                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     28697741                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     95247905                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     95247905                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     17623716                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        11073992                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3687                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1758                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           844890                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1878959                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       957849                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        11442                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       369800                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          19054002                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3510                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         15202435                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        30320                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6374157                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     19528376                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved            6                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8545007                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.779102                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.911076                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      3032270     35.49%     35.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1688449     19.76%     55.25% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1285911     15.05%     70.29% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       829070      9.70%     80.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       812760      9.51%     89.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       400211      4.68%     94.19% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       351809      4.12%     98.31% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        64211      0.75%     99.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        80316      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8545007                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          82686     71.63%     71.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     71.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         16363     14.17%     85.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        16390     14.20%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12719392     83.67%     83.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       191847      1.26%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1751      0.01%     84.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1496220      9.84%     94.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       793225      5.22%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      15202435                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.772538                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             115439                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007593                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     39095633                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     25431713                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     14781658                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      15317874                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        47844                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       733696                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          603                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           44                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       229437                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        912955                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          27577                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         5143                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     19057516                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        74548                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1878959                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       957849                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1758                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          4325                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           44                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       132194                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       118467                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       250661                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14923722                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1397789                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       278710                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2173707                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2120240                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            775918                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.740042                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              14788325                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             14781658                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9578401                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         27218714                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.723477                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351905                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     10247142                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12631073                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6426438                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3504                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       219202                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7632052                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.655004                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.174102                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2904342     38.05%     38.05% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2191618     28.72%     66.77% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       826071     10.82%     77.59% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       463292      6.07%     83.66% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       396881      5.20%     88.86% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       177377      2.32%     91.19% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       170963      2.24%     93.43% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       114814      1.50%     94.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       386694      5.07%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7632052                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     10247142                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12631073                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1873671                       # Number of memory references committed
system.switch_cpus2.commit.loads              1145263                       # Number of loads committed
system.switch_cpus2.commit.membars               1752                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1832572                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11371275                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       261247                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       386694                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            26302869                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           39028608                       # The number of ROB writes
system.switch_cpus2.timesIdled                   1859                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                  31640                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           10247142                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12631073                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     10247142                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.836979                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.836979                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.194773                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.194773                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        67028861                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       20566727                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       19383488                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3504                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 8576647                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3157511                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2570011                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       211811                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1295268                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1238122                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          321704                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9317                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3484474                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              17249828                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3157511                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1559826                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3620031                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1089935                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        517201                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           35                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1702609                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        84181                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8496245                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.503238                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.305463                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4876214     57.39%     57.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          191697      2.26%     59.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          252351      2.97%     62.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          381736      4.49%     67.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          373236      4.39%     71.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          283973      3.34%     74.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          165281      1.95%     76.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          252035      2.97%     79.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1719722     20.24%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8496245                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.368152                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.011255                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3601165                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       506599                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3486316                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        27867                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        874296                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       533383                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          221                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      20636473                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1220                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        874296                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3792815                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         102941                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       124311                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3318178                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       283697                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      20029114                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           73                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        122318                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        89163                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents           11                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands     27896300                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     93281102                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     93281102                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17283285                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10612939                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         4276                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2446                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           807877                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1863670                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       983130                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        18902                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       290015                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          18618800                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         4075                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         14962357                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        27253                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6105550                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     18581350                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          699                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8496245                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.761055                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.899804                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2949197     34.71%     34.71% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1866701     21.97%     56.68% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1197027     14.09%     70.77% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       826144      9.72%     80.50% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       774369      9.11%     89.61% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       413543      4.87%     94.48% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       302588      3.56%     98.04% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        90957      1.07%     99.11% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        75719      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8496245                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          73202     68.36%     68.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             1      0.00%     68.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     68.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     68.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     68.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     68.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     68.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     68.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     68.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     68.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     68.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     68.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     68.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     68.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     68.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     68.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     68.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     68.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     68.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     68.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     68.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     68.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     68.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     68.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     68.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     68.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     68.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     68.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         15996     14.94%     83.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        17879     16.70%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12449979     83.21%     83.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       211129      1.41%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1687      0.01%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1475415      9.86%     94.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       824147      5.51%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      14962357                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.744546                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             107078                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007156                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     38555285                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     24728504                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     14540137                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      15069435                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        50939                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       722552                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          214                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           83                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       251544                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            6                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        874296                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          59538                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        10194                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     18622879                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       119522                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1863670                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       983130                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2387                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          7700                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           83                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       127540                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       121813                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       249353                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     14672694                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1389602                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       289658                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2194224                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2053199                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            804622                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.710773                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              14544127                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             14540137                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9340886                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         26240120                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.695317                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.355977                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10123450                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12442454                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6180390                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3376                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       215159                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7621948                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.632451                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.156412                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2932645     38.48%     38.48% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2193101     28.77%     67.25% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       809305     10.62%     77.87% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       461118      6.05%     83.92% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       384727      5.05%     88.97% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       183938      2.41%     91.38% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       193336      2.54%     93.92% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        81449      1.07%     94.98% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       382329      5.02%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7621948                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10123450                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12442454                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1872698                       # Number of memory references committed
system.switch_cpus3.commit.loads              1141112                       # Number of loads committed
system.switch_cpus3.commit.membars               1688                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1784422                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11215345                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       253888                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       382329                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            25862463                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           38120500                       # The number of ROB writes
system.switch_cpus3.timesIdled                   3279                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                  80402                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10123450                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12442454                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10123450                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.847206                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.847206                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.180351                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.180351                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        66030078                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       20077153                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       19057739                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3376                       # number of misc regfile writes
system.l2.replacements                           2163                       # number of replacements
system.l2.tagsinuse                      131071.914475                       # Cycle average of tags in use
system.l2.total_refs                          2291945                       # Total number of references to valid blocks.
system.l2.sampled_refs                         133235                       # Sample count of references to valid blocks.
system.l2.avg_refs                          17.202274                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks         36133.218705                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     13.958411                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    568.760530                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     14.972978                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    132.911138                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     15.966818                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    141.410789                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     12.967510                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    215.445601                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.inst                     2                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          34701.764634                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.inst                     3                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          21934.237562                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.inst            106.556868                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data          14388.939084                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.inst                     1                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data          22684.803846                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.275675                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000106                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.004339                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000114                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.001014                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000122                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.001079                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000099                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.001644                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.inst             0.000015                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.264753                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.inst             0.000023                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.167345                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.inst             0.000813                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.109779                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.inst             0.000008                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.173071                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999999                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data         6152                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         3649                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         3155                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         5021                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   17977                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             7546                       # number of Writeback hits
system.l2.Writeback_hits::total                  7546                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data         6152                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         3649                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         3155                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         5021                       # number of demand (read+write) hits
system.l2.demand_hits::total                    17977                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data         6152                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         3649                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         3155                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         5021                       # number of overall hits
system.l2.overall_hits::total                   17977                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         1120                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          287                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data          277                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data          420                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  2162                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus3.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   1                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         1120                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          287                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data          277                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          421                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2163                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         1120                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          287                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data          277                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          421                       # number of overall misses
system.l2.overall_misses::total                  2163                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       549101                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     50116994                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       582582                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     13586320                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       776918                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     12183484                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst       623831                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     18849920                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        97269150                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data        52171                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total         52171                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       549101                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     50116994                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       582582                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     13586320                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       776918                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     12183484                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst       623831                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     18902091                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         97321321                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       549101                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     50116994                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       582582                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     13586320                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       776918                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     12183484                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst       623831                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     18902091                       # number of overall miss cycles
system.l2.overall_miss_latency::total        97321321                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         7272                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         3936                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         3432                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         5441                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               20139                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         7546                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              7546                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 1                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         7272                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         3936                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         3432                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         5442                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                20140                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         7272                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         3936                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         3432                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         5442                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               20140                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.154015                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.072917                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.080711                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.077192                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.107354                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.154015                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.072917                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.080711                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.077361                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.107398                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.154015                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.072917                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.080711                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.077361                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.107398                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 39221.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 44747.316071                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 38838.800000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 47339.094077                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 48557.375000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 43983.696751                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst        47987                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 44880.761905                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 44990.356152                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data        52171                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        52171                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 39221.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 44747.316071                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 38838.800000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 47339.094077                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 48557.375000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 43983.696751                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst        47987                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 44898.078385                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 44993.675913                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 39221.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 44747.316071                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 38838.800000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 47339.094077                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 48557.375000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 43983.696751                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst        47987                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 44898.078385                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 44993.675913                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1624                       # number of writebacks
system.l2.writebacks::total                      1624                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         1120                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          287                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data          277                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data          420                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             2162                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              1                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         1120                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          287                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data          277                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data          421                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2163                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         1120                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          287                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data          277                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data          421                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2163                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       468624                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     43630691                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       496957                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     11933445                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       686415                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     10577674                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst       551102                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     16403187                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     84748095                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data        45871                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total        45871                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       468624                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     43630691                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       496957                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     11933445                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       686415                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     10577674                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst       551102                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     16449058                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     84793966                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       468624                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     43630691                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       496957                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     11933445                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       686415                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     10577674                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst       551102                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     16449058                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     84793966                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.154015                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.072917                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.080711                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.077192                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.107354                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.154015                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.072917                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.080711                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.077361                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.107398                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.154015                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.072917                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.080711                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.077361                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.107398                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 33473.142857                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 38955.974107                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 33130.466667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 41579.947735                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 42900.937500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 38186.548736                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 42392.461538                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 39055.207143                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 39198.933858                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data        45871                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        45871                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 33473.142857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 38955.974107                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 33130.466667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 41579.947735                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 42900.937500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 38186.548736                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 42392.461538                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 39071.396675                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 39202.018493                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 33473.142857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 38955.974107                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 33130.466667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 41579.947735                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 42900.937500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 38186.548736                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 42392.461538                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 39071.396675                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 39202.018493                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               496.958388                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001541578                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2015174.201207                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.958388                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022369                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.796408                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1533961                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1533961                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1533961                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1533961                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1533961                       # number of overall hits
system.cpu0.icache.overall_hits::total        1533961                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       692961                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       692961                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       692961                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       692961                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       692961                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       692961                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1533977                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1533977                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1533977                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1533977                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1533977                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1533977                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000010                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000010                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 43310.062500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 43310.062500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 43310.062500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 43310.062500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 43310.062500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 43310.062500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       563101                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       563101                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       563101                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       563101                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       563101                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       563101                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 40221.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 40221.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 40221.500000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 40221.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 40221.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 40221.500000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  7272                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               164719531                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  7528                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              21880.915383                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   223.486868                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    32.513132                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.872996                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.127004                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1055920                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1055920                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       699310                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        699310                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         2165                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2165                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1652                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1652                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1755230                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1755230                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1755230                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1755230                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        16110                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        16110                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        16110                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         16110                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        16110                       # number of overall misses
system.cpu0.dcache.overall_misses::total        16110                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    452655390                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    452655390                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    452655390                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    452655390                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    452655390                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    452655390                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1072030                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1072030                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       699310                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       699310                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         2165                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2165                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1652                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1652                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1771340                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1771340                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1771340                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1771340                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.015028                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.015028                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.009095                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.009095                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.009095                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.009095                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 28097.789572                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 28097.789572                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 28097.789572                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 28097.789572                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 28097.789572                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 28097.789572                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         2602                       # number of writebacks
system.cpu0.dcache.writebacks::total             2602                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         8838                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         8838                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         8838                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         8838                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         8838                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         8838                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         7272                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         7272                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         7272                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         7272                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         7272                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         7272                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    107722674                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    107722674                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    107722674                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    107722674                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    107722674                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    107722674                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006783                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006783                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004105                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004105                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004105                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004105                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 14813.349010                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14813.349010                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 14813.349010                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 14813.349010                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 14813.349010                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 14813.349010                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               463.972954                       # Cycle average of tags in use
system.cpu1.icache.total_refs               999472004                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   464                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2154034.491379                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.972954                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.023995                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.743546                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1571695                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1571695                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1571695                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1571695                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1571695                       # number of overall hits
system.cpu1.icache.overall_hits::total        1571695                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.cpu1.icache.overall_misses::total           18                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       762674                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       762674                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       762674                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       762674                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       762674                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       762674                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1571713                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1571713                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1571713                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1571713                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1571713                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1571713                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 42370.777778                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 42370.777778                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 42370.777778                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 42370.777778                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 42370.777778                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 42370.777778                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       598922                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       598922                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       598922                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       598922                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       598922                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       598922                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 39928.133333                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 39928.133333                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 39928.133333                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 39928.133333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 39928.133333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 39928.133333                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  3936                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               153122815                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4192                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              36527.389074                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   220.582547                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    35.417453                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.861651                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.138349                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1070500                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1070500                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       721161                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        721161                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1728                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1728                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1728                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1728                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1791661                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1791661                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1791661                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1791661                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        10353                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        10353                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        10353                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         10353                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        10353                       # number of overall misses
system.cpu1.dcache.overall_misses::total        10353                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    280046679                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    280046679                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    280046679                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    280046679                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    280046679                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    280046679                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1080853                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1080853                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       721161                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       721161                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1728                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1728                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1728                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1728                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1802014                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1802014                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1802014                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1802014                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009579                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009579                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005745                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005745                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005745                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005745                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 27049.809620                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 27049.809620                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 27049.809620                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 27049.809620                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 27049.809620                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 27049.809620                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1091                       # number of writebacks
system.cpu1.dcache.writebacks::total             1091                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         6417                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         6417                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         6417                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         6417                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         6417                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         6417                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         3936                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         3936                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         3936                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         3936                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         3936                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         3936                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     42324437                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     42324437                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     42324437                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     42324437                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     42324437                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     42324437                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003642                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003642                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002184                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002184                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002184                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002184                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 10753.159807                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 10753.159807                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 10753.159807                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 10753.159807                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 10753.159807                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 10753.159807                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               461.966776                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1002930919                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2170846.145022                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    15.966776                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.025588                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.740331                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1634633                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1634633                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1634633                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1634633                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1634633                       # number of overall hits
system.cpu2.icache.overall_hits::total        1634633                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           19                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           19                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           19                       # number of overall misses
system.cpu2.icache.overall_misses::total           19                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      1018420                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      1018420                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      1018420                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      1018420                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      1018420                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      1018420                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1634652                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1634652                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1634652                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1634652                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1634652                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1634652                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000012                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000012                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000012                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000012                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000012                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000012                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 53601.052632                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 53601.052632                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 53601.052632                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 53601.052632                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 53601.052632                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 53601.052632                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       849617                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       849617                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       849617                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       849617                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       849617                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       849617                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 53101.062500                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 53101.062500                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 53101.062500                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 53101.062500                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 53101.062500                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 53101.062500                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  3432                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               148162071                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  3688                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              40174.097343                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   215.286494                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    40.713506                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.840963                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.159037                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1064136                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1064136                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       724905                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        724905                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1755                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1755                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1752                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1752                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1789041                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1789041                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1789041                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1789041                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         7063                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         7063                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         7063                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          7063                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         7063                       # number of overall misses
system.cpu2.dcache.overall_misses::total         7063                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    167454369                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    167454369                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    167454369                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    167454369                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    167454369                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    167454369                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1071199                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1071199                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       724905                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       724905                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1755                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1755                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1752                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1752                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1796104                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1796104                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1796104                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1796104                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006594                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006594                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.003932                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003932                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.003932                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003932                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 23708.674643                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 23708.674643                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 23708.674643                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 23708.674643                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 23708.674643                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 23708.674643                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         1146                       # number of writebacks
system.cpu2.dcache.writebacks::total             1146                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         3631                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         3631                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         3631                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         3631                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         3631                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         3631                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         3432                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         3432                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         3432                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         3432                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         3432                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         3432                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     41797460                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     41797460                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     41797460                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     41797460                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     41797460                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     41797460                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003204                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003204                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001911                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001911                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001911                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001911                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 12178.747086                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 12178.747086                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 12178.747086                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 12178.747086                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 12178.747086                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 12178.747086                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.967484                       # Cycle average of tags in use
system.cpu3.icache.total_refs               999856870                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2015840.463710                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.967484                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020781                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794820                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1702594                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1702594                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1702594                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1702594                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1702594                       # number of overall hits
system.cpu3.icache.overall_hits::total        1702594                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           15                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           15                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           15                       # number of overall misses
system.cpu3.icache.overall_misses::total           15                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst       787912                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total       787912                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst       787912                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total       787912                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst       787912                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total       787912                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1702609                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1702609                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1702609                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1702609                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1702609                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1702609                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000009                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000009                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 52527.466667                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 52527.466667                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 52527.466667                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 52527.466667                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 52527.466667                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 52527.466667                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            2                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            2                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            2                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst       655961                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total       655961                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst       655961                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total       655961                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst       655961                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total       655961                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 50458.538462                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 50458.538462                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 50458.538462                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 50458.538462                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 50458.538462                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 50458.538462                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5442                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               157474494                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5698                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              27636.801334                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   225.879712                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    30.120288                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.882343                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.117657                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1056673                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1056673                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       727742                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        727742                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1789                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1789                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1688                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1688                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1784415                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1784415                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1784415                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1784415                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        14062                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        14062                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          356                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          356                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        14418                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         14418                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        14418                       # number of overall misses
system.cpu3.dcache.overall_misses::total        14418                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    370051341                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    370051341                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     17220550                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     17220550                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    387271891                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    387271891                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    387271891                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    387271891                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1070735                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1070735                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       728098                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       728098                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1789                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1789                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1688                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1688                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1798833                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1798833                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1798833                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1798833                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.013133                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.013133                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000489                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000489                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008015                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008015                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008015                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008015                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 26315.697696                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 26315.697696                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 48372.331461                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 48372.331461                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 26860.305937                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 26860.305937                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 26860.305937                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 26860.305937                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        18999                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets        18999                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2707                       # number of writebacks
system.cpu3.dcache.writebacks::total             2707                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         8621                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         8621                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          355                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          355                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         8976                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         8976                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         8976                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         8976                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5441                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5441                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            1                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5442                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5442                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5442                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5442                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     65173813                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     65173813                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data        53171                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total        53171                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     65226984                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     65226984                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     65226984                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     65226984                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005082                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005082                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003025                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003025                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003025                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003025                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 11978.278441                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 11978.278441                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data        53171                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total        53171                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 11985.847850                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 11985.847850                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 11985.847850                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 11985.847850                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
