<html>
<body>
<pre>
<h1>µVision Build Log</h1>
<h2>Project:</h2>
C:\Users\Gilberto Rodriguez\Documents\ValvanoWare_1968\Lab1\Lab1.uvproj
Project File Date:  01/26/2014

<h2>Output:</h2>
Load "C:\\Users\\Gilberto Rodriguez\\Documents\\ValvanoWare_1968\\Lab1\\oled.axf" 
Warning: OSC to JTAG clock ratio violation - JTAG clock has been automatically adjusted to comply.
Connecting: Mode=JTAG, Speed=600000Hz
Connection failed!, error code=&d
Rebuild target 'OLED'
compiling OLEDTestMain.c...
compiling Output.c...
compiling rit128x96x4.c...
assembling Startup.s...
compiling fixed.c...
compiling Lab1.c...
Lab1.c(5): warning:  #21-D: type qualifiers are meaningless in this declaration
linking...
Program Size: Code=4494 RO-data=762 RW-data=24 ZI-data=1528  
".\oled.axf" - 0 Errors, 1 Warning(s).
Load "C:\\Users\\Gilberto Rodriguez\\Documents\\ValvanoWare_1968\\Lab1\\oled.axf" 
Warning: OSC to JTAG clock ratio violation - JTAG clock has been automatically adjusted to comply.
Connecting: Mode=JTAG, Speed=600000Hz
Connection failed!, error code=&d
Rebuild target 'OLED'
compiling OLEDTestMain.c...
compiling Output.c...
compiling rit128x96x4.c...
assembling Startup.s...
compiling fixed.c...
compiling Lab1.c...
Lab1.c(5): warning:  #21-D: type qualifiers are meaningless in this declaration
Lab1.c(40): warning:  #223-D: function "strcmp" declared implicitly
linking...
Program Size: Code=4598 RO-data=1018 RW-data=32 ZI-data=1544  
".\oled.axf" - 0 Errors, 2 Warning(s).
Rebuild target 'OLED'
compiling OLEDTestMain.c...
compiling Output.c...
compiling rit128x96x4.c...
assembling Startup.s...
compiling fixed.c...
compiling Lab1.c...
Lab1.c(5): warning:  #21-D: type qualifiers are meaningless in this declaration
Lab1.c(40): warning:  #223-D: function "strcmp" declared implicitly
linking...
Program Size: Code=4638 RO-data=1018 RW-data=32 ZI-data=1544  
".\oled.axf" - 0 Errors, 2 Warning(s).
