/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  reg [5:0] _04_;
  wire [6:0] _05_;
  reg [4:0] _06_;
  wire [7:0] _07_;
  wire [26:0] celloutsig_0_0z;
  wire [9:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire [5:0] celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire [10:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [2:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [2:0] celloutsig_0_22z;
  wire [10:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [4:0] celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [6:0] celloutsig_0_30z;
  wire [7:0] celloutsig_0_31z;
  wire [6:0] celloutsig_0_32z;
  wire [12:0] celloutsig_0_33z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire [2:0] celloutsig_0_49z;
  wire [9:0] celloutsig_0_4z;
  wire [28:0] celloutsig_0_50z;
  wire celloutsig_0_52z;
  wire [3:0] celloutsig_0_53z;
  wire celloutsig_0_56z;
  wire [3:0] celloutsig_0_5z;
  wire celloutsig_0_61z;
  wire celloutsig_0_65z;
  wire celloutsig_0_69z;
  wire celloutsig_0_6z;
  wire [16:0] celloutsig_0_76z;
  wire celloutsig_0_77z;
  wire [15:0] celloutsig_0_7z;
  wire [4:0] celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire [3:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [6:0] celloutsig_1_4z;
  wire [5:0] celloutsig_1_5z;
  wire [11:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_41z = ~(celloutsig_0_28z & celloutsig_0_3z);
  assign celloutsig_0_56z = ~(celloutsig_0_14z[3] & celloutsig_0_16z);
  assign celloutsig_1_7z = ~(celloutsig_1_6z[0] & celloutsig_1_5z[5]);
  assign celloutsig_0_18z = ~(celloutsig_0_11z & celloutsig_0_14z[4]);
  assign celloutsig_0_21z = ~(celloutsig_0_16z & celloutsig_0_13z);
  assign celloutsig_0_38z = ~celloutsig_0_22z[1];
  assign celloutsig_0_40z = ~celloutsig_0_30z[3];
  assign celloutsig_0_65z = ~celloutsig_0_14z[1];
  assign celloutsig_0_11z = ~celloutsig_0_1z[0];
  assign celloutsig_0_16z = ~celloutsig_0_1z[1];
  assign celloutsig_0_52z = ~((celloutsig_0_50z[13] | celloutsig_0_37z) & (celloutsig_0_41z | celloutsig_0_21z));
  assign celloutsig_0_6z = ~((in_data[47] | in_data[70]) & (celloutsig_0_1z[1] | celloutsig_0_0z[3]));
  assign celloutsig_1_2z = ~((celloutsig_1_1z[3] | in_data[135]) & (in_data[175] | celloutsig_1_1z[3]));
  assign celloutsig_0_19z = ~((celloutsig_0_8z[0] | celloutsig_0_0z[11]) & (celloutsig_0_0z[19] | celloutsig_0_5z[2]));
  assign celloutsig_0_3z = ~((in_data[74] | celloutsig_0_0z[15]) & (celloutsig_0_1z[1] | in_data[30]));
  assign celloutsig_0_61z = celloutsig_0_25z ^ celloutsig_0_40z;
  assign celloutsig_0_77z = celloutsig_0_56z ^ celloutsig_0_65z;
  assign celloutsig_1_3z = celloutsig_1_0z ^ celloutsig_1_2z;
  assign celloutsig_1_19z = _02_ ^ celloutsig_1_3z;
  assign celloutsig_0_2z = celloutsig_0_1z[2] ^ celloutsig_0_0z[16];
  assign celloutsig_0_20z = _03_ ^ celloutsig_0_11z;
  assign celloutsig_0_25z = celloutsig_0_6z ^ celloutsig_0_17z[5];
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _04_ <= 6'h00;
    else _04_ <= celloutsig_0_4z[5:0];
  reg [6:0] _31_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _31_ <= 7'h00;
    else _31_ <= { celloutsig_1_5z, celloutsig_1_0z };
  assign { _05_[6:4], _02_, _05_[2:0] } = _31_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _06_ <= 5'h00;
    else _06_ <= celloutsig_0_8z;
  reg [7:0] _33_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _33_ <= 8'h00;
    else _33_ <= celloutsig_0_4z[8:1];
  assign { _01_, _07_[6], _00_, _07_[4:2], _03_, _07_[0] } = _33_;
  assign celloutsig_0_53z = { celloutsig_0_0z[15], celloutsig_0_16z, celloutsig_0_40z, celloutsig_0_21z } / { 1'h1, celloutsig_0_31z[2:0] };
  assign celloutsig_0_14z = celloutsig_0_7z[8:3] / { 1'h1, celloutsig_0_10z[5:2], celloutsig_0_3z };
  assign celloutsig_0_26z = { celloutsig_0_24z[4:3], celloutsig_0_25z, celloutsig_0_25z, celloutsig_0_19z } / { 1'h1, celloutsig_0_4z[3:0] };
  assign celloutsig_0_69z = { celloutsig_0_53z[2:1], celloutsig_0_38z, celloutsig_0_28z } >= { celloutsig_0_24z[10:9], celloutsig_0_18z, celloutsig_0_52z };
  assign celloutsig_1_0z = in_data[110:106] >= in_data[152:148];
  assign celloutsig_0_28z = { celloutsig_0_25z, celloutsig_0_1z } >= celloutsig_0_10z[5:2];
  assign celloutsig_0_0z = - in_data[85:59];
  assign celloutsig_0_33z = - { celloutsig_0_0z[15:5], celloutsig_0_20z, celloutsig_0_2z };
  assign celloutsig_0_4z = - { in_data[32:24], celloutsig_0_3z };
  assign celloutsig_0_5z = - { celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_7z = - { in_data[95:81], celloutsig_0_2z };
  assign celloutsig_0_22z = - celloutsig_0_0z[16:14];
  assign celloutsig_0_24z = - celloutsig_0_0z[13:3];
  assign celloutsig_0_30z = - { celloutsig_0_17z[8], celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_11z };
  assign celloutsig_1_1z = in_data[156:152] | { in_data[102:101], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_6z = { celloutsig_1_5z[0], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_2z } | { in_data[170:165], celloutsig_1_5z };
  assign celloutsig_0_49z = celloutsig_0_0z[8:6] >>> celloutsig_0_4z[2:0];
  assign celloutsig_0_50z = { celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_38z } >>> { celloutsig_0_24z[10:6], celloutsig_0_49z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_14z, celloutsig_0_20z, celloutsig_0_29z, celloutsig_0_18z, celloutsig_0_10z };
  assign celloutsig_0_8z = { celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_1z } >>> { in_data[57], celloutsig_0_5z };
  assign celloutsig_1_4z = { in_data[142:137], celloutsig_1_3z } >>> { in_data[117:116], celloutsig_1_1z };
  assign celloutsig_1_5z = { celloutsig_1_1z, celloutsig_1_2z } >>> { in_data[157:153], celloutsig_1_2z };
  assign celloutsig_0_1z = in_data[52:50] >>> in_data[10:8];
  assign celloutsig_0_17z = { celloutsig_0_0z[24:16], celloutsig_0_11z, celloutsig_0_3z } >>> { celloutsig_0_0z[9:1], celloutsig_0_3z, celloutsig_0_13z };
  assign celloutsig_0_31z = { celloutsig_0_30z, celloutsig_0_3z } >>> celloutsig_0_10z[8:1];
  assign celloutsig_0_32z = celloutsig_0_10z[9:3] >>> { celloutsig_0_5z[2:0], celloutsig_0_20z, celloutsig_0_1z };
  assign celloutsig_0_76z = { celloutsig_0_32z[5:2], celloutsig_0_22z, celloutsig_0_3z, celloutsig_0_21z, celloutsig_0_14z, celloutsig_0_61z, celloutsig_0_61z } - { _04_[4:3], celloutsig_0_21z, _01_, _07_[6], _00_, _07_[4:2], _03_, _07_[0], celloutsig_0_69z, celloutsig_0_21z, celloutsig_0_25z, celloutsig_0_49z };
  assign celloutsig_1_18z = celloutsig_1_6z[8:5] - { celloutsig_1_5z[2:1], celloutsig_1_0z, celloutsig_1_7z };
  assign celloutsig_0_10z = { in_data[10:6], _06_ } - { celloutsig_0_8z[4:1], celloutsig_0_2z, _06_ };
  assign celloutsig_0_37z = ~((celloutsig_0_33z[11] & celloutsig_0_28z) | _06_[1]);
  assign celloutsig_0_13z = ~((celloutsig_0_8z[1] & celloutsig_0_0z[0]) | celloutsig_0_6z);
  assign celloutsig_0_29z = ~((_07_[3] & celloutsig_0_6z) | celloutsig_0_26z[3]);
  assign _05_[3] = _02_;
  assign { _07_[7], _07_[5], _07_[1] } = { _01_, _00_, _03_ };
  assign { out_data[131:128], out_data[96], out_data[48:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_76z, celloutsig_0_77z };
endmodule
