/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
pkrvmccyg1gnepe
+ date
Tue Sep  2 18:35:09 UTC 2025
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=1
+ CACTUS_NUM_PROCS=1
+ export CACTUS_NUM_THREADS=2
+ CACTUS_NUM_THREADS=2
+ export GMON_OUT_PREFIX=gmon.out
+ GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=2
+ OMP_NUM_THREADS=2
+ env
+ sort
+ echo Starting:
Starting:
++ date +%s
+ export CACTUS_STARTTIME=1756838109
+ CACTUS_STARTTIME=1756838109
+ '[' 1 = 1 ']'
+ '[' 0 -eq 0 ']'
+ /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.18.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.18.0
Compile date:      Sep 02 2025 (18:27:25)
Run date:          Sep 02 2025 (18:35:10+0000)
Run host:          pkrvmccyg1gnepe.pp30uvdt4hsedibpjocm02dith.dx.internal.cloudapp.net (pid=131652)
Working directory: /home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.10.0, API version 0x20800
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 1
MPI hosts:
  0: pkrvmccyg1gnepe
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 1
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=16379472KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=8326b041-96dc-854b-bd4c-dbef892c1cb6, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/system.slice/hosted-compute-agent.service, OSName=Linux, OSRelease=6.11.0-1018-azure, OSVersion="#18~24.04.1-Ubuntu SMP Sat Jun 28 04:46:03 UTC 2025", HostName=pkrvmccyg1gnepe, Architecture=x86_64, hwlocVersion=2.10.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=16379472KB, CPUVendor=AuthenticAMD, CPUFamilyNumber=25, CPUModelNumber=1, CPUModel="AMD EPYC 7763 64-Core Processor                ", CPUStepping=1)
    L3Cache L#0: (P#0, size=32768KB, linesize=64, ways=16, Inclusive=0)
      L2Cache L#0: (P#0, size=512KB, linesize=64, ways=8, Inclusive=1)
        L1dCache L#0: (P#0, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
            PU L#1: (P#1)
      L2Cache L#1: (P#1, size=512KB, linesize=64, ways=8, Inclusive=1)
        L1dCache L#1: (P#1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#2: (P#2)
            PU L#3: (P#3)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0-3} P#{0-3}
    OpenMP thread 1: PU set L#{0-3} P#{0-3}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
    OpenMP thread 1: PU set L#{2} P#{2}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 2 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 2 PUs
  Cache (unknown name) has type "unified" depth 2
    size 524288 linesize 64 associativity 8 stride 65536, for 2 PUs
  Cache (unknown name) has type "unified" depth 3
    size 33554432 linesize 64 associativity 16 stride 2097152, for 4 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00125933 sec
      iterations=10000000... time=0.0125237 sec
      iterations=100000000... time=0.124451 sec
      iterations=900000000... time=1.12003 sec
      iterations=900000000... time=0.839584 sec
      result: 6.41837 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00198361 sec
      iterations=10000000... time=0.0198286 sec
      iterations=100000000... time=0.198216 sec
      iterations=600000000... time=1.18979 sec
      result: 16.1373 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00156803 sec
      iterations=10000000... time=0.01555 sec
      iterations=100000000... time=0.155444 sec
      iterations=700000000... time=1.08809 sec
      result: 10.2933 Giop/sec
    Read latency of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.000136746 sec
      iterations=10000... time=0.00124568 sec
      iterations=100000... time=0.0124237 sec
      iterations=1000000... time=0.124329 sec
      iterations=9000000... time=1.11932 sec
      result: 1.24369 nsec
    Read latency of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1000... time=0.000577381 sec
      iterations=10000... time=0.00540381 sec
      iterations=100000... time=0.0534284 sec
      iterations=1000000... time=0.534885 sec
      iterations=2000000... time=1.07231 sec
      result: 5.36156 nsec
    Read latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1... time=6.21e-07 sec
      iterations=10... time=5.25e-06 sec
      iterations=100... time=3.6298e-05 sec
      iterations=1000... time=0.000318857 sec
      iterations=10000... time=0.00249921 sec
      iterations=100000... time=0.0243303 sec
      iterations=1000000... time=0.243321 sec
      iterations=5000000... time=1.21754 sec
      result: 100.925 GByte/sec
    Read bandwidth of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1... time=8.025e-06 sec
      iterations=10... time=5.6706e-05 sec
      iterations=100... time=0.000510986 sec
      iterations=1000... time=0.00506239 sec
      iterations=10000... time=0.0508278 sec
      iterations=100000... time=0.506084 sec
      iterations=200000... time=1.01165 sec
      result: 77.7372 GByte/sec
    Read bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1000... time=3.276e-06 sec
      iterations=10000... time=3.249e-05 sec
      iterations=100000... time=0.000253605 sec
      iterations=1000000... time=0.00249645 sec
      iterations=10000000... time=0.0248628 sec
      iterations=100000000... time=0.2487 sec
      iterations=400000000... time=0.996319 sec
      iterations=800000000... time=1.99036 sec
      result: 0.310994 nsec
    Write latency of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1000... time=1.0931e-05 sec
      iterations=10000... time=0.00011226 sec
      iterations=100000... time=0.00109562 sec
      iterations=1000000... time=0.0108829 sec
      iterations=10000000... time=0.1097 sec
      iterations=100000000... time=1.08308 sec
      result: 1.35385 nsec
    Write latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1... time=4.4e-07 sec
      iterations=10... time=3.697e-06 sec
      iterations=100... time=3.742e-05 sec
      iterations=1000... time=0.000286827 sec
      iterations=10000... time=0.00279338 sec
      iterations=100000... time=0.0279112 sec
      iterations=1000000... time=0.278419 sec
      iterations=4000000... time=1.11273 sec
      result: 88.3449 GByte/sec
    Write bandwidth of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1... time=1.0219e-05 sec
      iterations=10... time=6.5884e-05 sec
      iterations=100... time=0.000565439 sec
      iterations=1000... time=0.00492924 sec
      iterations=10000... time=0.0486277 sec
      iterations=100000... time=0.485174 sec
      iterations=200000... time=0.970748 sec
      iterations=400000... time=1.94797 sec
      result: 80.7436 GByte/sec
    Write bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 2 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=4.6837e-05 sec
      iterations=10... time=0.000337252 sec
      iterations=100... time=0.00336297 sec
      iterations=1000... time=0.0359051 sec
      iterations=10000... time=0.347952 sec
      iterations=30000... time=1.0545 sec
      result: 0.0491608 Gupdates/sec
    Stencil code performance of L2 cache (for 2 PUs) (using 1*29^3 grid points, 1*390224 bytes):
      iterations=1... time=0.000184556 sec
      iterations=10... time=0.00178679 sec
      iterations=100... time=0.0179465 sec
      iterations=1000... time=0.183538 sec
      iterations=6000... time=1.10097 sec
      result: 0.132913 Gupdates/sec
    Stencil code performance of L3 cache (for 4 PUs) (using 1*116^3 grid points, 1*24974336 bytes):
      iterations=1... time=0.00461934 sec
      iterations=10... time=0.0468388 sec
      iterations=100... time=0.435554 sec
      iterations=300... time=1.25432 sec
      result: 0.373325 Gupdates/sec
  Single-node measurements (using 1 MPI processes with 2 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00129299 sec
      iterations=10000000... time=0.012462 sec
      iterations=100000000... time=0.124687 sec
      iterations=900000000... time=1.12095 sec
      iterations=900000000... time=0.839711 sec
      result: 6.40031 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00198395 sec
      iterations=10000000... time=0.0198452 sec
      iterations=100000000... time=0.198344 sec
      iterations=600000000... time=1.19012 sec
      result: 16.1329 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00157117 sec
      iterations=10000000... time=0.0155504 sec
      iterations=100000000... time=0.155575 sec
      iterations=700000000... time=1.09147 sec
      result: 10.2614 Giop/sec
    Read latency of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.0001251 sec
      iterations=10000... time=0.00124611 sec
      iterations=100000... time=0.0124355 sec
      iterations=1000000... time=0.124334 sec
      iterations=9000000... time=1.11947 sec
      result: 1.24386 nsec
    Read latency of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1000... time=0.000479899 sec
      iterations=10000... time=0.00456911 sec
      iterations=100000... time=0.0454981 sec
      iterations=1000000... time=0.45535 sec
      iterations=2000000... time=0.91117 sec
      iterations=4000000... time=1.82091 sec
      result: 4.55227 nsec
    Read latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1... time=4.41e-07 sec
      iterations=10... time=3.4915e-06 sec
      iterations=100... time=3.67335e-05 sec
      iterations=1000... time=0.000322233 sec
      iterations=10000... time=0.00260557 sec
      iterations=100000... time=0.0243372 sec
      iterations=1000000... time=0.243393 sec
      iterations=5000000... time=1.21832 sec
      result: 100.86 GByte/sec
    Read bandwidth of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1... time=1.0379e-05 sec
      iterations=10... time=6.8308e-05 sec
      iterations=100... time=0.000621122 sec
      iterations=1000... time=0.00578118 sec
      iterations=10000... time=0.0506171 sec
      iterations=100000... time=0.498435 sec
      iterations=200000... time=0.986763 sec
      iterations=400000... time=1.96944 sec
      result: 79.8633 GByte/sec
    Read bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1000... time=3.2765e-06 sec
      iterations=10000... time=3.1544e-05 sec
      iterations=100000... time=0.000288325 sec
      iterations=1000000... time=0.00259935 sec
      iterations=10000000... time=0.0248928 sec
      iterations=100000000... time=0.248853 sec
      iterations=400000000... time=0.99557 sec
      iterations=800000000... time=1.99224 sec
      result: 0.311287 nsec
    Write latency of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1000... time=1.45525e-05 sec
      iterations=10000... time=9.91155e-05 sec
      iterations=100000... time=0.000974835 sec
      iterations=1000000... time=0.00958909 sec
      iterations=10000000... time=0.0971546 sec
      iterations=100000000... time=0.970304 sec
      iterations=200000000... time=1.94758 sec
      result: 1.21723 nsec
    Write latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1... time=5.21e-07 sec
      iterations=10... time=3.757e-06 sec
      iterations=100... time=3.6809e-05 sec
      iterations=1000... time=0.000315185 sec
      iterations=10000... time=0.00284612 sec
      iterations=100000... time=0.0278189 sec
      iterations=1000000... time=0.278852 sec
      iterations=4000000... time=1.11415 sec
      result: 88.2322 GByte/sec
    Write bandwidth of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1... time=9.818e-06 sec
      iterations=10... time=6.42255e-05 sec
      iterations=100... time=0.00058745 sec
      iterations=1000... time=0.00508064 sec
      iterations=10000... time=0.0492423 sec
      iterations=100000... time=0.478491 sec
      iterations=200000... time=0.95577 sec
      iterations=400000... time=1.93931 sec
      result: 81.1044 GByte/sec
    Write bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 2 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=1.19425e-05 sec
      iterations=10... time=0.000108258 sec
      iterations=100... time=0.000972135 sec
      iterations=1000... time=0.0101954 sec
      iterations=10000... time=0.0977674 sec
      iterations=100000... time=0.97733 sec
      iterations=200000... time=1.92285 sec
      result: 0.179733 Gupdates/sec
    Stencil code performance of L2 cache (for 2 PUs) (using 1*29^3 grid points, 1*390224 bytes):
      iterations=1... time=4.68825e-05 sec
      iterations=10... time=0.000467981 sec
      iterations=100... time=0.00462163 sec
      iterations=1000... time=0.0494772 sec
      iterations=10000... time=0.475722 sec
      iterations=20000... time=0.978054 sec
      iterations=40000... time=1.89677 sec
      result: 0.514326 Gupdates/sec
    Stencil code performance of L3 cache (for 4 PUs) (using 1*116^3 grid points, 1*24974336 bytes):
      iterations=1... time=0.00163866 sec
      iterations=10... time=0.0120844 sec
      iterations=100... time=0.121721 sec
      iterations=900... time=1.07579 sec
      result: 1.30583 Gupdates/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 1 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):  10
INFO (PUGH):  1
INFO (PUGH): 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Tue Sep  2 18:36:16 UTC 2025
+ echo Done.
Done.
  Elapsed time: 66.5 s
