$comment
	File created using the following command:
		vcd file computador.msim.vcd -direction
$end
$date
	Wed Sep 29 12:03:01 2021
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module computador_vhd_vec_tst $end
$var wire 1 ! CLOCK $end
$var wire 1 " DEC_ADDRS [7] $end
$var wire 1 # DEC_ADDRS [6] $end
$var wire 1 $ DEC_ADDRS [5] $end
$var wire 1 % DEC_ADDRS [4] $end
$var wire 1 & DEC_ADDRS [3] $end
$var wire 1 ' DEC_ADDRS [2] $end
$var wire 1 ( DEC_ADDRS [1] $end
$var wire 1 ) DEC_ADDRS [0] $end
$var wire 1 * DEC_BLOCKS [7] $end
$var wire 1 + DEC_BLOCKS [6] $end
$var wire 1 , DEC_BLOCKS [5] $end
$var wire 1 - DEC_BLOCKS [4] $end
$var wire 1 . DEC_BLOCKS [3] $end
$var wire 1 / DEC_BLOCKS [2] $end
$var wire 1 0 DEC_BLOCKS [1] $end
$var wire 1 1 DEC_BLOCKS [0] $end
$var wire 1 2 DIN [7] $end
$var wire 1 3 DIN [6] $end
$var wire 1 4 DIN [5] $end
$var wire 1 5 DIN [4] $end
$var wire 1 6 DIN [3] $end
$var wire 1 7 DIN [2] $end
$var wire 1 8 DIN [1] $end
$var wire 1 9 DIN [0] $end
$var wire 1 : DOUT [7] $end
$var wire 1 ; DOUT [6] $end
$var wire 1 < DOUT [5] $end
$var wire 1 = DOUT [4] $end
$var wire 1 > DOUT [3] $end
$var wire 1 ? DOUT [2] $end
$var wire 1 @ DOUT [1] $end
$var wire 1 A DOUT [0] $end
$var wire 1 B HAB_ESC $end
$var wire 1 C HAB_LED8 [2] $end
$var wire 1 D HAB_LED8 [1] $end
$var wire 1 E HAB_LED8 [0] $end
$var wire 1 F HAB_LED9 [2] $end
$var wire 1 G HAB_LED9 [1] $end
$var wire 1 H HAB_LED9 [0] $end
$var wire 1 I HAB_LEDR [2] $end
$var wire 1 J HAB_LEDR [1] $end
$var wire 1 K HAB_LEDR [0] $end
$var wire 1 L HAB_LEI $end
$var wire 1 M KEY [3] $end
$var wire 1 N KEY [2] $end
$var wire 1 O KEY [1] $end
$var wire 1 P KEY [0] $end
$var wire 1 Q LED_R [9] $end
$var wire 1 R LED_R [8] $end
$var wire 1 S LED_R [7] $end
$var wire 1 T LED_R [6] $end
$var wire 1 U LED_R [5] $end
$var wire 1 V LED_R [4] $end
$var wire 1 W LED_R [3] $end
$var wire 1 X LED_R [2] $end
$var wire 1 Y LED_R [1] $end
$var wire 1 Z LED_R [0] $end
$var wire 1 [ ROM_ADDR [8] $end
$var wire 1 \ ROM_ADDR [7] $end
$var wire 1 ] ROM_ADDR [6] $end
$var wire 1 ^ ROM_ADDR [5] $end
$var wire 1 _ ROM_ADDR [4] $end
$var wire 1 ` ROM_ADDR [3] $end
$var wire 1 a ROM_ADDR [2] $end
$var wire 1 b ROM_ADDR [1] $end
$var wire 1 c ROM_ADDR [0] $end
$var wire 1 d VALOR_INST [12] $end
$var wire 1 e VALOR_INST [11] $end
$var wire 1 f VALOR_INST [10] $end
$var wire 1 g VALOR_INST [9] $end
$var wire 1 h VALOR_INST [8] $end
$var wire 1 i VALOR_INST [7] $end
$var wire 1 j VALOR_INST [6] $end
$var wire 1 k VALOR_INST [5] $end
$var wire 1 l VALOR_INST [4] $end
$var wire 1 m VALOR_INST [3] $end
$var wire 1 n VALOR_INST [2] $end
$var wire 1 o VALOR_INST [1] $end
$var wire 1 p VALOR_INST [0] $end

$scope module i1 $end
$var wire 1 q gnd $end
$var wire 1 r vcc $end
$var wire 1 s unknown $end
$var wire 1 t devoe $end
$var wire 1 u devclrn $end
$var wire 1 v devpor $end
$var wire 1 w ww_devoe $end
$var wire 1 x ww_devclrn $end
$var wire 1 y ww_devpor $end
$var wire 1 z ww_CLOCK $end
$var wire 1 { ww_KEY [3] $end
$var wire 1 | ww_KEY [2] $end
$var wire 1 } ww_KEY [1] $end
$var wire 1 ~ ww_KEY [0] $end
$var wire 1 !! ww_VALOR_INST [12] $end
$var wire 1 "! ww_VALOR_INST [11] $end
$var wire 1 #! ww_VALOR_INST [10] $end
$var wire 1 $! ww_VALOR_INST [9] $end
$var wire 1 %! ww_VALOR_INST [8] $end
$var wire 1 &! ww_VALOR_INST [7] $end
$var wire 1 '! ww_VALOR_INST [6] $end
$var wire 1 (! ww_VALOR_INST [5] $end
$var wire 1 )! ww_VALOR_INST [4] $end
$var wire 1 *! ww_VALOR_INST [3] $end
$var wire 1 +! ww_VALOR_INST [2] $end
$var wire 1 ,! ww_VALOR_INST [1] $end
$var wire 1 -! ww_VALOR_INST [0] $end
$var wire 1 .! ww_DOUT [7] $end
$var wire 1 /! ww_DOUT [6] $end
$var wire 1 0! ww_DOUT [5] $end
$var wire 1 1! ww_DOUT [4] $end
$var wire 1 2! ww_DOUT [3] $end
$var wire 1 3! ww_DOUT [2] $end
$var wire 1 4! ww_DOUT [1] $end
$var wire 1 5! ww_DOUT [0] $end
$var wire 1 6! ww_DIN [7] $end
$var wire 1 7! ww_DIN [6] $end
$var wire 1 8! ww_DIN [5] $end
$var wire 1 9! ww_DIN [4] $end
$var wire 1 :! ww_DIN [3] $end
$var wire 1 ;! ww_DIN [2] $end
$var wire 1 <! ww_DIN [1] $end
$var wire 1 =! ww_DIN [0] $end
$var wire 1 >! ww_HAB_LEI $end
$var wire 1 ?! ww_HAB_ESC $end
$var wire 1 @! ww_HAB_LEDR [2] $end
$var wire 1 A! ww_HAB_LEDR [1] $end
$var wire 1 B! ww_HAB_LEDR [0] $end
$var wire 1 C! ww_HAB_LED8 [2] $end
$var wire 1 D! ww_HAB_LED8 [1] $end
$var wire 1 E! ww_HAB_LED8 [0] $end
$var wire 1 F! ww_HAB_LED9 [2] $end
$var wire 1 G! ww_HAB_LED9 [1] $end
$var wire 1 H! ww_HAB_LED9 [0] $end
$var wire 1 I! ww_ROM_ADDR [8] $end
$var wire 1 J! ww_ROM_ADDR [7] $end
$var wire 1 K! ww_ROM_ADDR [6] $end
$var wire 1 L! ww_ROM_ADDR [5] $end
$var wire 1 M! ww_ROM_ADDR [4] $end
$var wire 1 N! ww_ROM_ADDR [3] $end
$var wire 1 O! ww_ROM_ADDR [2] $end
$var wire 1 P! ww_ROM_ADDR [1] $end
$var wire 1 Q! ww_ROM_ADDR [0] $end
$var wire 1 R! ww_LED_R [9] $end
$var wire 1 S! ww_LED_R [8] $end
$var wire 1 T! ww_LED_R [7] $end
$var wire 1 U! ww_LED_R [6] $end
$var wire 1 V! ww_LED_R [5] $end
$var wire 1 W! ww_LED_R [4] $end
$var wire 1 X! ww_LED_R [3] $end
$var wire 1 Y! ww_LED_R [2] $end
$var wire 1 Z! ww_LED_R [1] $end
$var wire 1 [! ww_LED_R [0] $end
$var wire 1 \! ww_DEC_BLOCKS [7] $end
$var wire 1 ]! ww_DEC_BLOCKS [6] $end
$var wire 1 ^! ww_DEC_BLOCKS [5] $end
$var wire 1 _! ww_DEC_BLOCKS [4] $end
$var wire 1 `! ww_DEC_BLOCKS [3] $end
$var wire 1 a! ww_DEC_BLOCKS [2] $end
$var wire 1 b! ww_DEC_BLOCKS [1] $end
$var wire 1 c! ww_DEC_BLOCKS [0] $end
$var wire 1 d! ww_DEC_ADDRS [7] $end
$var wire 1 e! ww_DEC_ADDRS [6] $end
$var wire 1 f! ww_DEC_ADDRS [5] $end
$var wire 1 g! ww_DEC_ADDRS [4] $end
$var wire 1 h! ww_DEC_ADDRS [3] $end
$var wire 1 i! ww_DEC_ADDRS [2] $end
$var wire 1 j! ww_DEC_ADDRS [1] $end
$var wire 1 k! ww_DEC_ADDRS [0] $end
$var wire 1 l! \CLOCK~input_o\ $end
$var wire 1 m! \KEY[1]~input_o\ $end
$var wire 1 n! \KEY[2]~input_o\ $end
$var wire 1 o! \KEY[3]~input_o\ $end
$var wire 1 p! \DIN[0]~output_o\ $end
$var wire 1 q! \DIN[1]~output_o\ $end
$var wire 1 r! \DIN[2]~output_o\ $end
$var wire 1 s! \DIN[3]~output_o\ $end
$var wire 1 t! \DIN[4]~output_o\ $end
$var wire 1 u! \DIN[5]~output_o\ $end
$var wire 1 v! \DIN[6]~output_o\ $end
$var wire 1 w! \DIN[7]~output_o\ $end
$var wire 1 x! \VALOR_INST[0]~output_o\ $end
$var wire 1 y! \VALOR_INST[1]~output_o\ $end
$var wire 1 z! \VALOR_INST[2]~output_o\ $end
$var wire 1 {! \VALOR_INST[3]~output_o\ $end
$var wire 1 |! \VALOR_INST[4]~output_o\ $end
$var wire 1 }! \VALOR_INST[5]~output_o\ $end
$var wire 1 ~! \VALOR_INST[6]~output_o\ $end
$var wire 1 !" \VALOR_INST[7]~output_o\ $end
$var wire 1 "" \VALOR_INST[8]~output_o\ $end
$var wire 1 #" \VALOR_INST[9]~output_o\ $end
$var wire 1 $" \VALOR_INST[10]~output_o\ $end
$var wire 1 %" \VALOR_INST[11]~output_o\ $end
$var wire 1 &" \VALOR_INST[12]~output_o\ $end
$var wire 1 '" \DOUT[0]~output_o\ $end
$var wire 1 (" \DOUT[1]~output_o\ $end
$var wire 1 )" \DOUT[2]~output_o\ $end
$var wire 1 *" \DOUT[3]~output_o\ $end
$var wire 1 +" \DOUT[4]~output_o\ $end
$var wire 1 ," \DOUT[5]~output_o\ $end
$var wire 1 -" \DOUT[6]~output_o\ $end
$var wire 1 ." \DOUT[7]~output_o\ $end
$var wire 1 /" \HAB_LEI~output_o\ $end
$var wire 1 0" \HAB_ESC~output_o\ $end
$var wire 1 1" \HAB_LEDR[0]~output_o\ $end
$var wire 1 2" \HAB_LEDR[1]~output_o\ $end
$var wire 1 3" \HAB_LEDR[2]~output_o\ $end
$var wire 1 4" \HAB_LED8[0]~output_o\ $end
$var wire 1 5" \HAB_LED8[1]~output_o\ $end
$var wire 1 6" \HAB_LED8[2]~output_o\ $end
$var wire 1 7" \HAB_LED9[0]~output_o\ $end
$var wire 1 8" \HAB_LED9[1]~output_o\ $end
$var wire 1 9" \HAB_LED9[2]~output_o\ $end
$var wire 1 :" \ROM_ADDR[0]~output_o\ $end
$var wire 1 ;" \ROM_ADDR[1]~output_o\ $end
$var wire 1 <" \ROM_ADDR[2]~output_o\ $end
$var wire 1 =" \ROM_ADDR[3]~output_o\ $end
$var wire 1 >" \ROM_ADDR[4]~output_o\ $end
$var wire 1 ?" \ROM_ADDR[5]~output_o\ $end
$var wire 1 @" \ROM_ADDR[6]~output_o\ $end
$var wire 1 A" \ROM_ADDR[7]~output_o\ $end
$var wire 1 B" \ROM_ADDR[8]~output_o\ $end
$var wire 1 C" \LED_R[0]~output_o\ $end
$var wire 1 D" \LED_R[1]~output_o\ $end
$var wire 1 E" \LED_R[2]~output_o\ $end
$var wire 1 F" \LED_R[3]~output_o\ $end
$var wire 1 G" \LED_R[4]~output_o\ $end
$var wire 1 H" \LED_R[5]~output_o\ $end
$var wire 1 I" \LED_R[6]~output_o\ $end
$var wire 1 J" \LED_R[7]~output_o\ $end
$var wire 1 K" \LED_R[8]~output_o\ $end
$var wire 1 L" \LED_R[9]~output_o\ $end
$var wire 1 M" \DEC_BLOCKS[0]~output_o\ $end
$var wire 1 N" \DEC_BLOCKS[1]~output_o\ $end
$var wire 1 O" \DEC_BLOCKS[2]~output_o\ $end
$var wire 1 P" \DEC_BLOCKS[3]~output_o\ $end
$var wire 1 Q" \DEC_BLOCKS[4]~output_o\ $end
$var wire 1 R" \DEC_BLOCKS[5]~output_o\ $end
$var wire 1 S" \DEC_BLOCKS[6]~output_o\ $end
$var wire 1 T" \DEC_BLOCKS[7]~output_o\ $end
$var wire 1 U" \DEC_ADDRS[0]~output_o\ $end
$var wire 1 V" \DEC_ADDRS[1]~output_o\ $end
$var wire 1 W" \DEC_ADDRS[2]~output_o\ $end
$var wire 1 X" \DEC_ADDRS[3]~output_o\ $end
$var wire 1 Y" \DEC_ADDRS[4]~output_o\ $end
$var wire 1 Z" \DEC_ADDRS[5]~output_o\ $end
$var wire 1 [" \DEC_ADDRS[6]~output_o\ $end
$var wire 1 \" \DEC_ADDRS[7]~output_o\ $end
$var wire 1 ]" \KEY[0]~input_o\ $end
$var wire 1 ^" \CPU|INSTR|SOMA_CONST|Add0~5_sumout\ $end
$var wire 1 _" \CPU|INSTR|SOMA_CONST|Add0~6\ $end
$var wire 1 `" \CPU|INSTR|SOMA_CONST|Add0~9_sumout\ $end
$var wire 1 a" \ROM|memROM~1_combout\ $end
$var wire 1 b" \ROM|memROM~3_combout\ $end
$var wire 1 c" \ROM|memROM~4_combout\ $end
$var wire 1 d" \ROM|memROM~5_combout\ $end
$var wire 1 e" \ROM|memROM~12_combout\ $end
$var wire 1 f" \ROM|memROM~13_combout\ $end
$var wire 1 g" \ROM|memROM~14_combout\ $end
$var wire 1 h" \ROM|memROM~16_combout\ $end
$var wire 1 i" \ROM|memROM~17_combout\ $end
$var wire 1 j" \CPU|LOG_DESVIO|DESV_JUMP[0]~0_combout\ $end
$var wire 1 k" \CPU|INSTR|SOMA_CONST|Add0~10\ $end
$var wire 1 l" \CPU|INSTR|SOMA_CONST|Add0~13_sumout\ $end
$var wire 1 m" \CPU|INSTR|SOMA_CONST|Add0~14\ $end
$var wire 1 n" \CPU|INSTR|SOMA_CONST|Add0~17_sumout\ $end
$var wire 1 o" \ROM|memROM~8_combout\ $end
$var wire 1 p" \CPU|INSTR|SOMA_CONST|Add0~18\ $end
$var wire 1 q" \CPU|INSTR|SOMA_CONST|Add0~21_sumout\ $end
$var wire 1 r" \CPU|INSTR|SOMA_CONST|Add0~22\ $end
$var wire 1 s" \CPU|INSTR|SOMA_CONST|Add0~25_sumout\ $end
$var wire 1 t" \ROM|memROM~9_combout\ $end
$var wire 1 u" \CPU|INSTR|SOMA_CONST|Add0~26\ $end
$var wire 1 v" \CPU|INSTR|SOMA_CONST|Add0~29_sumout\ $end
$var wire 1 w" \CPU|INSTR|SOMA_CONST|Add0~30\ $end
$var wire 1 x" \CPU|INSTR|SOMA_CONST|Add0~33_sumout\ $end
$var wire 1 y" \CPU|INSTR|SOMA_CONST|Add0~34\ $end
$var wire 1 z" \CPU|INSTR|SOMA_CONST|Add0~1_sumout\ $end
$var wire 1 {" \ROM|memROM~10_combout\ $end
$var wire 1 |" \ROM|memROM~11_combout\ $end
$var wire 1 }" \ROM|memROM~0_combout\ $end
$var wire 1 ~" \ROM|memROM~2_combout\ $end
$var wire 1 !# \ROM|memROM~6_combout\ $end
$var wire 1 "# \ROM|memROM~7_combout\ $end
$var wire 1 ## \ROM|memROM~15_combout\ $end
$var wire 1 $# \CPU|DECODER|Equal10~1_combout\ $end
$var wire 1 %# \CPU|DECODER|sinais_controle~0_combout\ $end
$var wire 1 &# \DECODER_BLOCKS|Equal6~2_combout\ $end
$var wire 1 '# \RAM|dado_out~8_combout\ $end
$var wire 1 (# \RAM|dado_out[0]~9_combout\ $end
$var wire 1 )# \ROM|memROM~18_combout\ $end
$var wire 1 *# \CPU|ULA1|Add0~1_sumout\ $end
$var wire 1 +# \CPU|DECODER|sinais_controle~1_combout\ $end
$var wire 1 ,# \CPU|ULA1|Add1~34_cout\ $end
$var wire 1 -# \CPU|ULA1|Add1~1_sumout\ $end
$var wire 1 .# \CPU|ULA1|saida[0]~0_combout\ $end
$var wire 1 /# \CPU|DECODER|Equal10~2_combout\ $end
$var wire 1 0# \CPU|DECODER|sinais_controle~2_combout\ $end
$var wire 1 1# \CPU|DECODER|Equal10~0_combout\ $end
$var wire 1 2# \RAM|ram~561_combout\ $end
$var wire 1 3# \RAM|ram~15_q\ $end
$var wire 1 4# \RAM|ram~560_combout\ $end
$var wire 1 5# \RAM|ram~23_q\ $end
$var wire 1 6# \RAM|ram~527_combout\ $end
$var wire 1 7# \RAM|ram~559_combout\ $end
$var wire 1 8# \RAM|ram~31_q\ $end
$var wire 1 9# \RAM|ram~528_combout\ $end
$var wire 1 :# \RAM|ram~529_combout\ $end
$var wire 1 ;# \RAM|ram~551_combout\ $end
$var wire 1 <# \RAM|dado_out[1]~10_combout\ $end
$var wire 1 =# \ROM|memROM~19_combout\ $end
$var wire 1 ># \CPU|ULA1|Add0~2\ $end
$var wire 1 ?# \CPU|ULA1|Add0~5_sumout\ $end
$var wire 1 @# \CPU|ULA1|Add1~2\ $end
$var wire 1 A# \CPU|ULA1|Add1~5_sumout\ $end
$var wire 1 B# \CPU|ULA1|saida[1]~1_combout\ $end
$var wire 1 C# \RAM|ram~16_q\ $end
$var wire 1 D# \RAM|ram~32_q\ $end
$var wire 1 E# \RAM|ram~530_combout\ $end
$var wire 1 F# \RAM|ram~24_q\ $end
$var wire 1 G# \RAM|ram~531_combout\ $end
$var wire 1 H# \RAM|ram~532_combout\ $end
$var wire 1 I# \RAM|ram~552_combout\ $end
$var wire 1 J# \RAM|dado_out[2]~11_combout\ $end
$var wire 1 K# \CPU|ULA1|Add0~6\ $end
$var wire 1 L# \CPU|ULA1|Add0~9_sumout\ $end
$var wire 1 M# \CPU|ULA1|Add1~6\ $end
$var wire 1 N# \CPU|ULA1|Add1~9_sumout\ $end
$var wire 1 O# \CPU|ULA1|saida[2]~2_combout\ $end
$var wire 1 P# \RAM|ram~17_q\ $end
$var wire 1 Q# \RAM|ram~33_q\ $end
$var wire 1 R# \RAM|ram~533_combout\ $end
$var wire 1 S# \RAM|ram~25_q\ $end
$var wire 1 T# \RAM|ram~534_combout\ $end
$var wire 1 U# \RAM|ram~535_combout\ $end
$var wire 1 V# \RAM|ram~553_combout\ $end
$var wire 1 W# \RAM|dado_out[3]~12_combout\ $end
$var wire 1 X# \CPU|ULA1|Add0~10\ $end
$var wire 1 Y# \CPU|ULA1|Add0~13_sumout\ $end
$var wire 1 Z# \CPU|ULA1|Add1~10\ $end
$var wire 1 [# \CPU|ULA1|Add1~13_sumout\ $end
$var wire 1 \# \CPU|ULA1|saida[3]~3_combout\ $end
$var wire 1 ]# \RAM|ram~18_q\ $end
$var wire 1 ^# \RAM|ram~34_q\ $end
$var wire 1 _# \RAM|ram~536_combout\ $end
$var wire 1 `# \RAM|ram~26_q\ $end
$var wire 1 a# \RAM|ram~537_combout\ $end
$var wire 1 b# \RAM|ram~538_combout\ $end
$var wire 1 c# \RAM|ram~554_combout\ $end
$var wire 1 d# \RAM|dado_out[4]~13_combout\ $end
$var wire 1 e# \CPU|ULA1|Add0~14\ $end
$var wire 1 f# \CPU|ULA1|Add0~17_sumout\ $end
$var wire 1 g# \CPU|ULA1|Add1~14\ $end
$var wire 1 h# \CPU|ULA1|Add1~17_sumout\ $end
$var wire 1 i# \CPU|ULA1|saida[4]~4_combout\ $end
$var wire 1 j# \RAM|ram~19_q\ $end
$var wire 1 k# \RAM|ram~35_q\ $end
$var wire 1 l# \RAM|ram~539_combout\ $end
$var wire 1 m# \RAM|ram~27_q\ $end
$var wire 1 n# \RAM|ram~540_combout\ $end
$var wire 1 o# \RAM|ram~541_combout\ $end
$var wire 1 p# \RAM|ram~555_combout\ $end
$var wire 1 q# \RAM|dado_out[5]~14_combout\ $end
$var wire 1 r# \CPU|ULA1|Add0~18\ $end
$var wire 1 s# \CPU|ULA1|Add0~21_sumout\ $end
$var wire 1 t# \CPU|ULA1|Add1~18\ $end
$var wire 1 u# \CPU|ULA1|Add1~21_sumout\ $end
$var wire 1 v# \CPU|ULA1|saida[5]~5_combout\ $end
$var wire 1 w# \RAM|ram~20_q\ $end
$var wire 1 x# \RAM|ram~36_q\ $end
$var wire 1 y# \RAM|ram~542_combout\ $end
$var wire 1 z# \RAM|ram~28_q\ $end
$var wire 1 {# \RAM|ram~543_combout\ $end
$var wire 1 |# \RAM|ram~544_combout\ $end
$var wire 1 }# \RAM|ram~556_combout\ $end
$var wire 1 ~# \RAM|dado_out[6]~15_combout\ $end
$var wire 1 !$ \CPU|ULA1|Add0~22\ $end
$var wire 1 "$ \CPU|ULA1|Add0~25_sumout\ $end
$var wire 1 #$ \CPU|ULA1|Add1~22\ $end
$var wire 1 $$ \CPU|ULA1|Add1~25_sumout\ $end
$var wire 1 %$ \CPU|ULA1|saida[6]~6_combout\ $end
$var wire 1 &$ \RAM|ram~21_q\ $end
$var wire 1 '$ \RAM|ram~37_q\ $end
$var wire 1 ($ \RAM|ram~545_combout\ $end
$var wire 1 )$ \RAM|ram~29_q\ $end
$var wire 1 *$ \RAM|ram~546_combout\ $end
$var wire 1 +$ \RAM|ram~547_combout\ $end
$var wire 1 ,$ \RAM|ram~557_combout\ $end
$var wire 1 -$ \RAM|dado_out[7]~16_combout\ $end
$var wire 1 .$ \CPU|ULA1|Add0~26\ $end
$var wire 1 /$ \CPU|ULA1|Add0~29_sumout\ $end
$var wire 1 0$ \CPU|ULA1|Add1~26\ $end
$var wire 1 1$ \CPU|ULA1|Add1~29_sumout\ $end
$var wire 1 2$ \CPU|ULA1|saida[7]~7_combout\ $end
$var wire 1 3$ \RAM|ram~22_q\ $end
$var wire 1 4$ \RAM|ram~38_q\ $end
$var wire 1 5$ \RAM|ram~548_combout\ $end
$var wire 1 6$ \RAM|ram~30_q\ $end
$var wire 1 7$ \RAM|ram~549_combout\ $end
$var wire 1 8$ \RAM|ram~550_combout\ $end
$var wire 1 9$ \RAM|ram~558_combout\ $end
$var wire 1 :$ \DECODER_ADDR|Equal6~0_combout\ $end
$var wire 1 ;$ \DECODER_BLOCKS|Equal6~3_combout\ $end
$var wire 1 <$ \DECODER_ADDR|Equal6~1_combout\ $end
$var wire 1 =$ \DECODER_ADDR|Equal6~2_combout\ $end
$var wire 1 >$ \ENABLE_LEDR~combout\ $end
$var wire 1 ?$ \LED8|FLIPS|DOUT~0_combout\ $end
$var wire 1 @$ \LED8|FLIPS|DOUT~q\ $end
$var wire 1 A$ \LED9|FLIPS|DOUT~0_combout\ $end
$var wire 1 B$ \LED9|FLIPS|DOUT~q\ $end
$var wire 1 C$ \DECODER_BLOCKS|Equal6~1_combout\ $end
$var wire 1 D$ \DECODER_BLOCKS|Equal6~0_combout\ $end
$var wire 1 E$ \DECODER_BLOCKS|SAIDA[5]~0_combout\ $end
$var wire 1 F$ \DECODER_ADDR|Equal6~3_combout\ $end
$var wire 1 G$ \DECODER_ADDR|SAIDA[5]~0_combout\ $end
$var wire 1 H$ \CPU|INSTR|PC|DOUT\ [8] $end
$var wire 1 I$ \CPU|INSTR|PC|DOUT\ [7] $end
$var wire 1 J$ \CPU|INSTR|PC|DOUT\ [6] $end
$var wire 1 K$ \CPU|INSTR|PC|DOUT\ [5] $end
$var wire 1 L$ \CPU|INSTR|PC|DOUT\ [4] $end
$var wire 1 M$ \CPU|INSTR|PC|DOUT\ [3] $end
$var wire 1 N$ \CPU|INSTR|PC|DOUT\ [2] $end
$var wire 1 O$ \CPU|INSTR|PC|DOUT\ [1] $end
$var wire 1 P$ \CPU|INSTR|PC|DOUT\ [0] $end
$var wire 1 Q$ \CPU|REG_A|DOUT\ [7] $end
$var wire 1 R$ \CPU|REG_A|DOUT\ [6] $end
$var wire 1 S$ \CPU|REG_A|DOUT\ [5] $end
$var wire 1 T$ \CPU|REG_A|DOUT\ [4] $end
$var wire 1 U$ \CPU|REG_A|DOUT\ [3] $end
$var wire 1 V$ \CPU|REG_A|DOUT\ [2] $end
$var wire 1 W$ \CPU|REG_A|DOUT\ [1] $end
$var wire 1 X$ \CPU|REG_A|DOUT\ [0] $end
$var wire 1 Y$ \LEDR|REG_8bits|DOUT\ [7] $end
$var wire 1 Z$ \LEDR|REG_8bits|DOUT\ [6] $end
$var wire 1 [$ \LEDR|REG_8bits|DOUT\ [5] $end
$var wire 1 \$ \LEDR|REG_8bits|DOUT\ [4] $end
$var wire 1 ]$ \LEDR|REG_8bits|DOUT\ [3] $end
$var wire 1 ^$ \LEDR|REG_8bits|DOUT\ [2] $end
$var wire 1 _$ \LEDR|REG_8bits|DOUT\ [1] $end
$var wire 1 `$ \LEDR|REG_8bits|DOUT\ [0] $end
$var wire 1 a$ \RAM|ALT_INV_ram~545_combout\ $end
$var wire 1 b$ \RAM|ALT_INV_ram~37_q\ $end
$var wire 1 c$ \RAM|ALT_INV_ram~21_q\ $end
$var wire 1 d$ \RAM|ALT_INV_dado_out[5]~14_combout\ $end
$var wire 1 e$ \RAM|ALT_INV_ram~544_combout\ $end
$var wire 1 f$ \RAM|ALT_INV_ram~543_combout\ $end
$var wire 1 g$ \RAM|ALT_INV_ram~28_q\ $end
$var wire 1 h$ \RAM|ALT_INV_ram~542_combout\ $end
$var wire 1 i$ \RAM|ALT_INV_ram~36_q\ $end
$var wire 1 j$ \RAM|ALT_INV_ram~20_q\ $end
$var wire 1 k$ \RAM|ALT_INV_dado_out[4]~13_combout\ $end
$var wire 1 l$ \RAM|ALT_INV_ram~541_combout\ $end
$var wire 1 m$ \RAM|ALT_INV_ram~540_combout\ $end
$var wire 1 n$ \RAM|ALT_INV_ram~27_q\ $end
$var wire 1 o$ \RAM|ALT_INV_ram~539_combout\ $end
$var wire 1 p$ \RAM|ALT_INV_ram~35_q\ $end
$var wire 1 q$ \RAM|ALT_INV_ram~19_q\ $end
$var wire 1 r$ \RAM|ALT_INV_dado_out[3]~12_combout\ $end
$var wire 1 s$ \RAM|ALT_INV_ram~538_combout\ $end
$var wire 1 t$ \RAM|ALT_INV_ram~537_combout\ $end
$var wire 1 u$ \RAM|ALT_INV_ram~26_q\ $end
$var wire 1 v$ \RAM|ALT_INV_ram~536_combout\ $end
$var wire 1 w$ \RAM|ALT_INV_ram~34_q\ $end
$var wire 1 x$ \RAM|ALT_INV_ram~18_q\ $end
$var wire 1 y$ \RAM|ALT_INV_dado_out[2]~11_combout\ $end
$var wire 1 z$ \RAM|ALT_INV_ram~535_combout\ $end
$var wire 1 {$ \RAM|ALT_INV_ram~534_combout\ $end
$var wire 1 |$ \RAM|ALT_INV_ram~25_q\ $end
$var wire 1 }$ \RAM|ALT_INV_ram~533_combout\ $end
$var wire 1 ~$ \RAM|ALT_INV_ram~33_q\ $end
$var wire 1 !% \RAM|ALT_INV_ram~17_q\ $end
$var wire 1 "% \RAM|ALT_INV_dado_out[1]~10_combout\ $end
$var wire 1 #% \RAM|ALT_INV_ram~532_combout\ $end
$var wire 1 $% \RAM|ALT_INV_ram~531_combout\ $end
$var wire 1 %% \RAM|ALT_INV_ram~24_q\ $end
$var wire 1 &% \RAM|ALT_INV_ram~530_combout\ $end
$var wire 1 '% \RAM|ALT_INV_ram~32_q\ $end
$var wire 1 (% \RAM|ALT_INV_ram~16_q\ $end
$var wire 1 )% \CPU|DECODER|ALT_INV_sinais_controle~1_combout\ $end
$var wire 1 *% \RAM|ALT_INV_dado_out[0]~9_combout\ $end
$var wire 1 +% \RAM|ALT_INV_ram~529_combout\ $end
$var wire 1 ,% \RAM|ALT_INV_ram~528_combout\ $end
$var wire 1 -% \RAM|ALT_INV_ram~31_q\ $end
$var wire 1 .% \RAM|ALT_INV_ram~527_combout\ $end
$var wire 1 /% \RAM|ALT_INV_ram~23_q\ $end
$var wire 1 0% \RAM|ALT_INV_ram~15_q\ $end
$var wire 1 1% \RAM|ALT_INV_dado_out~8_combout\ $end
$var wire 1 2% \CPU|DECODER|ALT_INV_Equal10~1_combout\ $end
$var wire 1 3% \LED9|FLIPS|ALT_INV_DOUT~q\ $end
$var wire 1 4% \LED8|FLIPS|ALT_INV_DOUT~q\ $end
$var wire 1 5% \DECODER_ADDR|ALT_INV_Equal6~2_combout\ $end
$var wire 1 6% \DECODER_ADDR|ALT_INV_Equal6~1_combout\ $end
$var wire 1 7% \DECODER_ADDR|ALT_INV_Equal6~0_combout\ $end
$var wire 1 8% \CPU|DECODER|ALT_INV_Equal10~0_combout\ $end
$var wire 1 9% \CPU|DECODER|ALT_INV_sinais_controle~0_combout\ $end
$var wire 1 :% \ROM|ALT_INV_memROM~17_combout\ $end
$var wire 1 ;% \ROM|ALT_INV_memROM~16_combout\ $end
$var wire 1 <% \ROM|ALT_INV_memROM~15_combout\ $end
$var wire 1 =% \ROM|ALT_INV_memROM~14_combout\ $end
$var wire 1 >% \ROM|ALT_INV_memROM~13_combout\ $end
$var wire 1 ?% \ROM|ALT_INV_memROM~12_combout\ $end
$var wire 1 @% \ROM|ALT_INV_memROM~10_combout\ $end
$var wire 1 A% \ROM|ALT_INV_memROM~9_combout\ $end
$var wire 1 B% \ROM|ALT_INV_memROM~8_combout\ $end
$var wire 1 C% \ROM|ALT_INV_memROM~7_combout\ $end
$var wire 1 D% \ROM|ALT_INV_memROM~6_combout\ $end
$var wire 1 E% \ROM|ALT_INV_memROM~5_combout\ $end
$var wire 1 F% \ROM|ALT_INV_memROM~4_combout\ $end
$var wire 1 G% \ROM|ALT_INV_memROM~3_combout\ $end
$var wire 1 H% \ROM|ALT_INV_memROM~2_combout\ $end
$var wire 1 I% \ROM|ALT_INV_memROM~1_combout\ $end
$var wire 1 J% \ROM|ALT_INV_memROM~0_combout\ $end
$var wire 1 K% \CPU|ULA1|ALT_INV_Add1~29_sumout\ $end
$var wire 1 L% \CPU|ULA1|ALT_INV_Add1~25_sumout\ $end
$var wire 1 M% \CPU|ULA1|ALT_INV_Add1~21_sumout\ $end
$var wire 1 N% \CPU|ULA1|ALT_INV_Add1~17_sumout\ $end
$var wire 1 O% \CPU|ULA1|ALT_INV_Add1~13_sumout\ $end
$var wire 1 P% \CPU|ULA1|ALT_INV_Add1~9_sumout\ $end
$var wire 1 Q% \CPU|ULA1|ALT_INV_Add1~5_sumout\ $end
$var wire 1 R% \DECODER_BLOCKS|ALT_INV_Equal6~3_combout\ $end
$var wire 1 S% \DECODER_BLOCKS|ALT_INV_Equal6~2_combout\ $end
$var wire 1 T% \ROM|ALT_INV_memROM~19_combout\ $end
$var wire 1 U% \ROM|ALT_INV_memROM~18_combout\ $end
$var wire 1 V% \RAM|ALT_INV_dado_out[7]~16_combout\ $end
$var wire 1 W% \RAM|ALT_INV_ram~550_combout\ $end
$var wire 1 X% \RAM|ALT_INV_ram~549_combout\ $end
$var wire 1 Y% \RAM|ALT_INV_ram~30_q\ $end
$var wire 1 Z% \RAM|ALT_INV_ram~548_combout\ $end
$var wire 1 [% \RAM|ALT_INV_ram~38_q\ $end
$var wire 1 \% \RAM|ALT_INV_ram~22_q\ $end
$var wire 1 ]% \RAM|ALT_INV_dado_out[6]~15_combout\ $end
$var wire 1 ^% \RAM|ALT_INV_ram~547_combout\ $end
$var wire 1 _% \RAM|ALT_INV_ram~546_combout\ $end
$var wire 1 `% \RAM|ALT_INV_ram~29_q\ $end
$var wire 1 a% \CPU|ULA1|ALT_INV_Add1~1_sumout\ $end
$var wire 1 b% \CPU|REG_A|ALT_INV_DOUT\ [7] $end
$var wire 1 c% \CPU|REG_A|ALT_INV_DOUT\ [6] $end
$var wire 1 d% \CPU|REG_A|ALT_INV_DOUT\ [5] $end
$var wire 1 e% \CPU|REG_A|ALT_INV_DOUT\ [4] $end
$var wire 1 f% \CPU|REG_A|ALT_INV_DOUT\ [3] $end
$var wire 1 g% \CPU|REG_A|ALT_INV_DOUT\ [2] $end
$var wire 1 h% \CPU|REG_A|ALT_INV_DOUT\ [1] $end
$var wire 1 i% \CPU|REG_A|ALT_INV_DOUT\ [0] $end
$var wire 1 j% \CPU|INSTR|PC|ALT_INV_DOUT\ [8] $end
$var wire 1 k% \CPU|INSTR|PC|ALT_INV_DOUT\ [7] $end
$var wire 1 l% \CPU|INSTR|PC|ALT_INV_DOUT\ [6] $end
$var wire 1 m% \CPU|INSTR|PC|ALT_INV_DOUT\ [5] $end
$var wire 1 n% \CPU|INSTR|PC|ALT_INV_DOUT\ [4] $end
$var wire 1 o% \CPU|INSTR|PC|ALT_INV_DOUT\ [3] $end
$var wire 1 p% \CPU|INSTR|PC|ALT_INV_DOUT\ [2] $end
$var wire 1 q% \CPU|INSTR|PC|ALT_INV_DOUT\ [1] $end
$var wire 1 r% \CPU|INSTR|PC|ALT_INV_DOUT\ [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x!
0B
0L
0q
1r
xs
1t
1u
1v
1w
1x
1y
xz
0>!
0?!
xl!
xm!
xn!
xo!
zp!
zq!
zr!
zs!
zt!
zu!
zv!
zw!
1x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
1%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
0."
0/"
00"
01"
02"
03"
14"
05"
06"
07"
08"
09"
0:"
0;"
0<"
0="
0>"
0?"
0@"
0A"
0B"
0C"
0D"
0E"
0F"
0G"
0H"
0I"
0J"
0K"
0L"
1M"
0N"
0O"
0P"
0Q"
0R"
0S"
0T"
0U"
1V"
0W"
0X"
0Y"
0Z"
0["
0\"
0]"
1^"
0_"
0`"
1a"
0b"
0c"
1d"
0e"
0f"
0g"
0h"
1i"
0j"
0k"
0l"
0m"
0n"
0o"
0p"
0q"
0r"
0s"
0t"
0u"
0v"
0w"
0x"
0y"
0z"
0{"
0|"
1}"
1~"
0!#
0"#
0##
1$#
0%#
1&#
0'#
1(#
1)#
1*#
1+#
1,#
1-#
1.#
1/#
10#
01#
02#
03#
04#
05#
06#
07#
08#
09#
0:#
0;#
1<#
0=#
0>#
0?#
0@#
1A#
0B#
0C#
0D#
0E#
0F#
0G#
0H#
0I#
1J#
0K#
0L#
0M#
1N#
0O#
0P#
0Q#
0R#
0S#
0T#
0U#
0V#
1W#
0X#
0Y#
0Z#
1[#
0\#
0]#
0^#
0_#
0`#
0a#
0b#
0c#
1d#
0e#
0f#
0g#
1h#
0i#
0j#
0k#
0l#
0m#
0n#
0o#
0p#
1q#
0r#
0s#
0t#
1u#
0v#
0w#
0x#
0y#
0z#
0{#
0|#
0}#
1~#
0!$
0"$
0#$
1$$
0%$
0&$
0'$
0($
0)$
0*$
0+$
0,$
1-$
0.$
0/$
00$
11$
02$
03$
04$
05$
06$
07$
08$
09$
0:$
0;$
1<$
0=$
0>$
0?$
0@$
0A$
0B$
0C$
0D$
0E$
0F$
0G$
1a$
1b$
1c$
0d$
1e$
1f$
1g$
1h$
1i$
1j$
0k$
1l$
1m$
1n$
1o$
1p$
1q$
0r$
1s$
1t$
1u$
1v$
1w$
1x$
0y$
1z$
1{$
1|$
1}$
1~$
1!%
0"%
1#%
1$%
1%%
1&%
1'%
1(%
0)%
0*%
1+%
1,%
1-%
1.%
1/%
10%
11%
02%
13%
14%
15%
06%
17%
18%
19%
0:%
1;%
1<%
1=%
1>%
1?%
1@%
1A%
1B%
1C%
1D%
0E%
1F%
1G%
0H%
0I%
0J%
0K%
0L%
0M%
0N%
0O%
0P%
0Q%
1R%
0S%
1T%
0U%
0V%
1W%
1X%
1Y%
1Z%
1[%
1\%
0]%
1^%
1_%
1`%
0a%
xM
xN
xO
0P
x{
x|
x}
0~
0!!
1"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
1-!
0.!
0/!
00!
01!
02!
03!
04!
05!
z6!
z7!
z8!
z9!
z:!
z;!
z<!
z=!
0@!
0A!
0B!
0C!
0D!
1E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
1c!
0d!
0e!
0f!
0g!
0h!
0i!
1j!
0k!
0H$
0I$
0J$
0K$
0L$
0M$
0N$
0O$
0P$
0Q$
0R$
0S$
0T$
0U$
0V$
0W$
0X$
0Y$
0Z$
0[$
0\$
0]$
0^$
0_$
0`$
1b%
1c%
1d%
1e%
1f%
1g%
1h%
1i%
1j%
1k%
1l%
1m%
1n%
1o%
1p%
1q%
1r%
0"
0#
0$
0%
0&
0'
1(
0)
0*
0+
0,
0-
0.
0/
00
11
z2
z3
z4
z5
z6
z7
z8
z9
0:
0;
0<
0=
0>
0?
0@
0A
0C
0D
1E
0F
0G
0H
0I
0J
0K
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
1e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
1p
$end
#20000
1P
1~
1]"
1P$
1X$
0i%
0r%
0^"
1_"
1e"
0}"
0*#
1>#
0-#
1@#
1a%
1J%
0?%
1'"
1:"
0A#
1M#
1?#
1`"
1f"
11#
0~"
0)#
1:$
0<$
1Q%
15!
1Q!
0N#
1Z#
16%
07%
1U%
1H%
08%
0>%
1A
1c
1P%
0$#
0+#
00#
0.#
12#
1*#
0>#
1-#
0[#
1g#
1O%
0a%
1)%
12%
04"
0V"
11"
1U"
0x!
10"
13"
16"
19"
1#"
0h#
1t#
0?#
0*#
1>#
0-#
1?#
1A#
0M#
1L#
1N#
0Z#
1Y#
1[#
0g#
1f#
1h#
0t#
1s#
0u#
1"$
0$$
1/$
01$
1i#
1v#
1%$
12$
1.#
1N%
0E!
0j!
1B!
1k!
0-!
1?!
1@!
1C!
1F!
1$!
1u#
1K%
1L%
1M%
0N%
0O%
0P%
0Q%
1a%
0E
1C
1)
0(
1K
1I
0p
1g
1B
1F
0i#
0u#
0h#
0[#
0N#
0?#
1K#
0M%
0.#
1B#
1O#
1\#
1i#
0v#
0%$
02$
1P%
1O%
1N%
1M%
1v#
0L#
1X#
0v#
0i#
0\#
0O#
0Y#
1e#
0f#
1r#
0s#
1!$
0"$
1.$
0/$
#40000
0P
0~
0]"
#60000
1P
1~
1]"
1O$
0P$
13#
00%
1r%
0q%
0`"
1k"
1^"
0_"
0e"
1g"
1h"
16#
0.%
0;%
0=%
1?%
0:"
1;"
1`"
0k"
1l"
0f"
1##
0i"
1%#
01#
1:#
0Q!
1P!
0l"
0+%
18%
09%
1:%
0<%
1>%
0c
1b
0/#
10#
1'#
02#
1;#
01%
00"
03"
06"
09"
1/"
0%"
1$"
0#"
0<#
0J#
0W#
0d#
0q#
0~#
0-$
0?!
0@!
0C!
0F!
1>!
0"!
1#!
0$!
1V%
1]%
1d$
1k$
1r$
1y$
1"%
0B
0I
0C
0F
1L
0g
1f
0e
1p!
0q!
0r!
0s!
0t!
0u!
0v!
0w!
1?#
0K#
0A#
1M#
1L#
0X#
1N#
1Y#
0e#
1[#
1f#
0r#
1h#
1s#
0!$
1u#
1"$
0.$
1$$
1/$
11$
1=!
0<!
0;!
0:!
09!
08!
07!
06!
0K%
0L%
0M%
0N%
0O%
0P%
1Q%
19
08
07
06
05
04
03
02
0/$
0"$
0s#
0f#
0Y#
0N#
1Z#
0L#
0B#
1O#
1\#
1i#
1v#
1%$
12$
1P%
0[#
1g#
0O#
1O%
0h#
1t#
0\#
1N%
0u#
1#$
0i#
1M%
0$$
10$
0v#
1L%
01$
0%$
1K%
02$
#80000
0P
0~
0]"
#100000
1P
1~
1]"
1P$
0X$
1W$
0h%
1i%
0r%
0^"
1_"
1e"
0g"
0h"
1}"
1*#
0>#
1-#
0@#
0?#
1K#
1A#
0Q%
0a%
0J%
1;%
1=%
0?%
1("
0'"
1:"
1L#
0A#
1?#
0K#
0`"
1k"
1f"
0##
1i"
0%#
11#
1~"
1)#
0:$
1<$
1.#
1B#
1Q%
14!
05!
1Q!
1l"
0L#
06%
17%
0U%
0H%
08%
19%
0:%
1<%
0>%
0A
1@
1c
0B#
1/#
00#
0'#
14#
06#
1.%
11%
14"
1V"
01"
0U"
1x!
10"
13"
16"
19"
0/"
1%"
0$"
1#"
1<#
1J#
1W#
1d#
1q#
1~#
1-$
0:#
1E!
1j!
0B!
0k!
1-!
1?!
1@!
1C!
1F!
0>!
1"!
0#!
1$!
1+%
0V%
0]%
0d$
0k$
0r$
0y$
0"%
1E
1C
0)
1(
0K
1I
1p
1g
0f
1e
1B
1F
0L
zp!
zq!
zr!
zs!
zt!
zu!
zv!
zw!
0?#
1K#
1A#
0M#
1L#
1N#
0Z#
1Y#
1[#
0g#
1f#
1h#
0t#
1s#
1u#
0#$
1"$
1$$
00$
1/$
11$
0;#
z=!
z<!
z;!
z:!
z9!
z8!
z7!
z6!
0K%
0L%
0M%
0N%
0O%
0P%
0Q%
z9
z8
z7
z6
z5
z4
z3
z2
01$
0$$
0u#
0h#
0[#
0N#
0L#
1X#
1B#
1O#
1\#
1i#
1v#
1%$
12$
1P%
1O%
1N%
1M%
1L%
1K%
0Y#
1e#
02$
0%$
0v#
0i#
0\#
0O#
0f#
1r#
0s#
1!$
0"$
1.$
0/$
#120000
0P
0~
0]"
#140000
1P
1~
1]"
0O$
1N$
0P$
1F#
0%%
1r%
0p%
1q%
1`"
0k"
0l"
1m"
1^"
0_"
1h"
0}"
1G#
0$%
1J%
0;%
0:"
1<"
0;"
0`"
1n"
1l"
0m"
0i"
1%#
01#
0~"
0)#
1:$
0<$
1H#
0Q!
1O!
0P!
0n"
0#%
16%
07%
1U%
1H%
18%
09%
1:%
0c
0b
1a
1+#
10#
1'#
04#
16#
0H#
1I#
1#%
0.%
01%
0)%
04"
0V"
11"
1U"
0x!
00"
03"
06"
09"
1/"
0%"
1O#
1\#
1i#
1v#
1%$
12$
0(#
0J#
0W#
0d#
0q#
0~#
0-$
1:#
0<#
0I#
0E!
0j!
1B!
1k!
0-!
0?!
0@!
0C!
0F!
1>!
0"!
1"%
0+%
1V%
1]%
1d$
1k$
1r$
1y$
1*%
0E
0C
1)
0(
1K
0I
0p
0e
0B
0F
1L
0p!
1q!
0r!
0s!
0t!
0u!
0v!
0w!
0*#
0-#
1@#
0.#
1L#
0X#
1N#
0O#
1Y#
0e#
1[#
0\#
1f#
0r#
1h#
0i#
1s#
0!$
1u#
0v#
1"$
0.$
1$$
0%$
1/$
11$
02$
1(#
1;#
1?#
0K#
0A#
1M#
0B#
0=!
1<!
0;!
0:!
09!
08!
07!
06!
1Q%
0*%
0K%
0L%
0M%
0N%
0O%
0P%
1a%
09
18
07
06
05
04
03
02
0q!
0N#
1Z#
0L#
0/$
0"$
0s#
0f#
0Y#
1A#
1*#
1-#
0@#
1.#
0Q%
1P%
0<!
0[#
1g#
0a%
08
1p!
0A#
1O%
0h#
1t#
1Q%
1=!
1N%
19
0u#
1#$
1M%
0$$
10$
1L%
01$
1K%
#160000
0P
0~
0]"
#180000
1P
1~
1]"
1P$
1X$
0W$
1h%
0i%
0r%
0^"
1_"
0h"
1{"
1}"
0&#
1;$
0*#
1>#
0-#
1@#
0?#
1A#
0M#
0Q%
1a%
0R%
1S%
0J%
0@%
1;%
0("
1'"
1:"
1N#
0Z#
0A#
1M#
1?#
1`"
1i"
0%#
11#
1|"
1~"
1)#
0:$
1<$
0'#
1Q%
0P%
04!
15!
1Q!
0N#
1Z#
1[#
0g#
11%
06%
17%
0U%
0H%
08%
19%
0:%
1A
0@
1c
12"
15"
18"
1Q"
0M"
0O%
1P%
0+#
00#
06#
1H#
1?$
1<#
1J#
1W#
1d#
1q#
1~#
1-$
1h#
0t#
0[#
1g#
1A!
1D!
1G!
1_!
0c!
1O%
0N%
0V%
0]%
0d$
0k$
0r$
0y$
0"%
0#%
1.%
1)%
1J
1D
1G
01
1-
zp!
zq!
zr!
zs!
zt!
zu!
zv!
zw!
14"
1V"
01"
0U"
1x!
1""
10"
13"
16"
19"
0/"
1%"
0h#
1t#
1u#
0#$
0.#
0:#
1I#
0?#
1K#
1A#
0M#
1L#
1N#
0Z#
1Y#
1[#
0g#
1f#
1h#
0t#
1s#
0u#
1"$
1$$
00$
1/$
11$
1i#
0M%
1N%
z=!
z<!
z;!
z:!
z9!
z8!
z7!
z6!
1E!
1j!
0B!
0k!
1-!
1%!
1?!
1@!
1C!
1F!
0>!
1"!
0$$
1u#
0K%
0L%
1M%
0N%
0O%
0P%
0Q%
1+%
z9
z8
z7
z6
z5
z4
z3
z2
1E
1C
0)
1(
0K
1I
1p
1h
1e
1B
1F
0L
0i#
1v#
01$
0u#
0h#
0[#
0N#
0L#
1X#
0M%
1L%
0;#
1B#
1O#
1\#
1i#
0v#
1%$
12$
1P%
1O%
1N%
1M%
1K%
0%$
1v#
0Y#
1e#
02$
0v#
0i#
0\#
0O#
0f#
1r#
0s#
1!$
0"$
1.$
0/$
#200000
0P
0~
0]"
#220000
1P
1~
1]"
1O$
0P$
1@$
04%
1r%
0q%
0`"
1k"
1!#
1^"
0_"
1b"
0}"
1J%
0G%
0D%
1K"
0:"
1;"
1`"
0k"
0l"
1m"
1c"
1=#
0~"
0)#
0<$
1=$
1S!
0Q!
1P!
1n"
1l"
0m"
05%
16%
1U%
1H%
0T%
0F%
1R
0c
1b
0G#
16#
0H#
1A$
0n"
1#%
0.%
1$%
17"
1W"
04"
0V"
0x!
1y!
0I#
1H!
1i!
0E!
0j!
0-!
1,!
1H
0(
1'
0E
0p
1o
#240000
0P
0~
0]"
#260000
1P
1~
1]"
1P$
1B$
03%
0r%
0^"
1_"
0b"
0e"
0{"
1}"
1"#
0;$
0=$
1C$
1E$
15%
1R%
0C%
0J%
1@%
1?%
1G%
1L"
1:"
0`"
1k"
0c"
0=#
0f"
01#
0|"
0E$
1~"
1)#
1G$
1R!
1Q!
0l"
1m"
0U%
0H%
18%
1>%
1T%
1F%
1Q
1c
1R"
1N"
07"
0W"
02"
05"
08"
0Q"
1z!
1|!
1~!
1:#
1G#
1$#
1+#
10#
06#
1n"
1^!
1b!
0H!
0i!
0A!
0D!
0G!
0_!
1+!
1)!
1'!
1.%
0)%
02%
0$%
0+%
10
0-
1,
0H
0G
0'
0J
0D
1n
1l
1j
1Z"
1x!
0R"
0""
00"
03"
06"
09"
0#"
0y!
1H#
1?#
0K#
0A#
1M#
1Y#
0e#
1[#
1s#
0!$
1u#
1/$
11$
1.#
0B#
1O#
1i#
1%$
0:#
1f!
1-!
0^!
0%!
0?!
0@!
0C!
0F!
0$!
0,!
1+%
0K%
0M%
0O%
1Q%
0#%
1$
1p
0o
0h
0g
0,
0B
0I
0C
0F
1"$
0.$
1f#
0r#
1N#
1L#
0X#
0P%
0Y#
0s#
0/$
#280000
0P
0~
0]"
#300000
1P
1~
1]"
0O$
0N$
1M$
0P$
1V$
1T$
1R$
0c%
0e%
0g%
1r%
0o%
1p%
1q%
1`"
0k"
1l"
0m"
0n"
1p"
0!#
1^"
0_"
1e"
1{"
0}"
0"#
1;$
1<$
0C$
0G$
0L#
1X#
0N#
1Z#
0f#
1r#
1h#
0"$
1.$
1$$
0L%
0N%
1P%
06%
0R%
1C%
1J%
0@%
0?%
1D%
1-"
1+"
1)"
0:"
1="
0<"
0;"
1/$
1s#
0[#
1g#
1Y#
0`"
1q"
1n"
0p"
0l"
1f"
11#
1|"
0~"
0)#
1:$
0<$
1I#
1L#
0X#
1N#
1f#
0r#
0h#
1t#
1"$
0.$
0$$
10$
0O#
0i#
0%$
1O%
1/!
11!
13!
0Q!
1N!
0O!
0P!
0q"
1h#
1L%
1N%
0P%
16%
07%
1U%
1H%
08%
0>%
1?
1=
1;
0c
0b
0a
1`
0Z"
0N"
14"
1V"
12"
15"
18"
1Q"
0z!
0|!
0~!
01$
0/$
0u#
1#$
0s#
0Y#
0N%
0$#
0+#
00#
0.#
16#
0H#
1*#
0>#
1-#
1>$
1M%
1K%
0f!
0b!
1E!
1j!
1A!
1D!
1G!
1_!
0+!
0)!
0'!
1$$
0a%
1#%
0.%
1)%
12%
1(
0$
00
1-
1E
1D
1J
1G
0n
0l
0j
04"
0V"
11"
1U"
0x!
1""
10"
13"
16"
19"
1#"
0?#
0L%
0*#
1>#
0-#
1?#
1A#
0M#
0L#
1X#
0N#
1Y#
1[#
0g#
0f#
1r#
0h#
1s#
1u#
0#$
0"$
1.$
0$$
1/$
11$
1O#
1i#
1:#
0I#
1.#
0E!
0j!
1B!
1k!
0-!
1%!
1?!
1@!
1C!
1F!
1$!
1%$
0+%
0K%
1L%
0M%
1N%
0O%
1P%
0Q%
1a%
0E
1C
1)
0(
1K
1I
0p
1h
1g
1B
1F
0/$
1$$
00$
0s#
1!$
1h#
0t#
0Y#
1e#
1N#
0Z#
0?#
1K#
0.#
1B#
0O#
1\#
0i#
1v#
0%$
12$
1;#
0P%
0N%
0L%
1L#
0[#
1f#
0u#
1"$
01$
1%$
1i#
1O#
1K%
1M%
1O%
0\#
0v#
02$
#320000
0P
0~
0]"
#340000
1P
1~
1]"
1P$
1`$
1^$
1\$
1Z$
0r%
0^"
1_"
1b"
0e"
1o"
1t"
0{"
0;$
1D$
1R%
1@%
0A%
0B%
1?%
0G%
1I"
1G"
1E"
1C"
1:"
1`"
1c"
1=#
0:$
1=$
0f"
01#
06#
0G#
0:#
0|"
0>$
1U!
1W!
1Y!
1[!
1Q!
1+%
1$%
1.%
18%
1>%
05%
17%
0T%
0F%
1Z
1X
1V
1T
1c
1O"
02"
05"
08"
0Q"
1}!
1!"
1{!
1$#
1+#
10#
0;#
1a!
0A!
0D!
0G!
0_!
1(!
1&!
1*!
0)%
02%
1/
0-
0J
0D
0G
1m
1k
1i
0""
00"
03"
06"
09"
0#"
17"
1W"
01"
0U"
1y!
1*#
0>#
1-#
0L#
0N#
1Z#
0f#
0h#
1t#
0"$
0$$
10$
0O#
1\#
0i#
1v#
0%$
12$
0%!
0?!
0@!
0C!
0F!
0$!
1H!
1i!
0B!
0k!
1,!
1L%
1N%
1P%
0a%
1o
0h
0g
0B
0K
0I
0C
1H
0F
0)
1'
11$
1u#
1[#
1?#
0K#
0O%
0M%
0K%
1L#
0X#
1Y#
0e#
1f#
0r#
1s#
0!$
1"$
0.$
1/$
#360000
0P
0~
0]"
#380000
1P
1~
1]"
1O$
0P$
0X$
1W$
0V$
1U$
0T$
1S$
0R$
1Q$
0b%
1c%
0d%
1e%
0f%
1g%
0h%
1i%
1r%
0q%
0`"
1k"
1^"
0_"
0b"
1e"
0o"
0t"
1{"
1;$
0D$
0*#
0-#
0?#
1K#
0A#
1M#
0L#
1N#
0Z#
0Y#
1e#
0[#
1g#
0f#
1h#
0t#
0s#
1!$
0u#
1#$
0"$
1$$
00$
0/$
01$
1K%
0L%
1M%
0N%
1O%
0P%
1Q%
1a%
0R%
0@%
1A%
1B%
0?%
1G%
1."
0-"
1,"
0+"
1*"
0)"
1("
0'"
0:"
1;"
11$
0$$
10$
1"$
1u#
0#$
0h#
1t#
1f#
1[#
0g#
0N#
1Z#
1L#
1`"
0k"
1l"
0c"
0=#
1:$
0=$
1f"
11#
16#
1Y#
0e#
0[#
1g#
1s#
0!$
0u#
1#$
1/$
01$
1|"
0\#
0v#
02$
1P%
0O%
1N%
0M%
1L%
0K%
1.!
0/!
10!
01!
12!
03!
14!
05!
0Q!
1P!
0l"
1[#
1h#
0t#
1u#
1$$
00$
11$
1K%
1M%
1O%
0.%
08%
0>%
15%
07%
1T%
1F%
0A
1@
0?
1>
0=
1<
0;
1:
0c
1b
0O"
12"
15"
18"
1Q"
0}!
0!"
0{!
0$$
10$
0"$
0h#
1t#
0f#
0K%
0L%
0M%
0N%
0O%
0B#
1G#
1?#
0K#
1A#
0$#
0+#
00#
1>$
1:#
01$
0u#
1N%
1L%
0a!
1A!
1D!
1G!
1_!
0(!
0&!
0*!
1u#
11$
1M%
1K%
0+%
1)%
12%
0Q%
0$%
0/
1-
1J
1D
1G
0m
0k
0i
1""
10"
13"
16"
19"
1#"
07"
0W"
11"
1U"
0y!
0L#
0K%
0M%
1*#
1-#
0@#
0?#
1K#
0A#
1L#
1N#
0Z#
0Y#
1e#
0[#
1f#
1h#
0t#
0s#
1!$
0u#
1"$
1$$
00$
0/$
01$
1B#
1\#
1;#
1%!
1?!
1@!
1C!
1F!
1$!
0H!
0i!
1B!
1k!
0,!
1v#
12$
1K%
0L%
1M%
0N%
1O%
0P%
1Q%
0a%
0o
1h
1g
1B
1K
1I
1C
0H
1F
1)
0'
11$
0"$
1.$
1u#
0#$
0f#
1r#
1[#
0g#
0L#
1X#
1A#
0M#
1.#
0B#
1O#
0\#
1i#
0v#
1%$
02$
0Q%
0O%
0M%
0K%
0N#
1Y#
0h#
1s#
0$$
1/$
12$
1v#
1\#
1B#
1L%
1N%
1P%
0O#
0i#
0%$
#400000
0P
0~
0]"
#420000
1P
1~
1]"
1P$
0`$
1_$
0^$
1]$
0\$
1[$
0Z$
1Y$
0r%
0^"
1_"
1b"
0e"
1g"
1o"
0{"
1}"
1&#
0;$
1R%
0S%
0J%
1@%
0B%
0=%
1?%
0G%
1J"
0I"
1H"
0G"
1F"
0E"
1D"
0C"
1:"
0`"
1k"
1c"
1=#
0f"
1##
01#
06#
0G#
0|"
1~"
1)#
0:$
1F$
0>$
1T!
0U!
1V!
0W!
1X!
0Y!
1Z!
0[!
1Q!
1l"
17%
0U%
0H%
1$%
1.%
18%
0<%
1>%
0T%
0F%
0Z
1Y
0X
1W
0V
1U
0T
1S
1c
02"
05"
08"
0Q"
1M"
1{!
1j"
0:#
0A!
0D!
0G!
0_!
1c!
1*!
1+%
0J
0D
0G
11
0-
1m
1X"
01"
0U"
1x!
0""
00"
03"
06"
09"
1$"
0#"
1y!
0;#
1h!
0B!
0k!
1-!
0%!
0?!
0@!
0C!
0F!
1#!
0$!
1,!
0)
1&
0K
0I
1p
1o
0h
0g
1f
0B
0C
0F
#440000
0P
0~
0]"
#460000
1P
1~
1]"
#480000
0P
0~
0]"
#500000
1P
1~
1]"
#520000
0P
0~
0]"
#540000
1P
1~
1]"
#560000
0P
0~
0]"
#580000
1P
1~
1]"
#600000
0P
0~
0]"
#620000
1P
1~
1]"
#640000
0P
0~
0]"
#660000
1P
1~
1]"
#680000
0P
0~
0]"
#700000
1P
1~
1]"
#720000
0P
0~
0]"
#740000
1P
1~
1]"
#760000
0P
0~
0]"
#780000
1P
1~
1]"
#800000
0P
0~
0]"
#820000
1P
1~
1]"
#840000
0P
0~
0]"
#860000
1P
1~
1]"
#880000
0P
0~
0]"
#900000
1P
1~
1]"
#920000
0P
0~
0]"
#940000
1P
1~
1]"
#960000
0P
0~
0]"
#980000
1P
1~
1]"
#1000000
