// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_52 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        p_read14,
        p_read15,
        p_read16,
        p_read17,
        p_read18,
        p_read19,
        p_read20,
        p_read21,
        p_read22,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
input  [17:0] p_read8;
input  [17:0] p_read9;
input  [17:0] p_read10;
input  [17:0] p_read11;
input  [17:0] p_read12;
input  [17:0] p_read13;
input  [17:0] p_read14;
input  [17:0] p_read15;
input  [17:0] p_read16;
input  [17:0] p_read17;
input  [17:0] p_read18;
input  [17:0] p_read19;
input  [17:0] p_read20;
input  [17:0] p_read21;
input  [17:0] p_read22;
output  [11:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_406_p2;
reg   [0:0] icmp_ln86_reg_1389;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1389_pp0_iter1_reg;
reg   [0:0] icmp_ln86_reg_1389_pp0_iter2_reg;
reg   [0:0] icmp_ln86_reg_1389_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1355_fu_412_p2;
reg   [0:0] icmp_ln86_1355_reg_1400;
wire   [0:0] icmp_ln86_1356_fu_418_p2;
reg   [0:0] icmp_ln86_1356_reg_1405;
reg   [0:0] icmp_ln86_1356_reg_1405_pp0_iter1_reg;
reg   [0:0] tmp_reg_1411;
wire   [0:0] icmp_ln86_1357_fu_432_p2;
reg   [0:0] icmp_ln86_1357_reg_1418;
wire   [0:0] icmp_ln86_1358_fu_438_p2;
reg   [0:0] icmp_ln86_1358_reg_1424;
reg   [0:0] icmp_ln86_1358_reg_1424_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1358_reg_1424_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1359_fu_444_p2;
reg   [0:0] icmp_ln86_1359_reg_1430;
reg   [0:0] icmp_ln86_1359_reg_1430_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1359_reg_1430_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1359_reg_1430_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1360_fu_450_p2;
reg   [0:0] icmp_ln86_1360_reg_1436;
reg   [0:0] icmp_ln86_1360_reg_1436_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1361_fu_456_p2;
reg   [0:0] icmp_ln86_1361_reg_1442;
reg   [0:0] icmp_ln86_1361_reg_1442_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1362_fu_462_p2;
reg   [0:0] icmp_ln86_1362_reg_1449;
reg   [0:0] icmp_ln86_1362_reg_1449_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1362_reg_1449_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1363_fu_468_p2;
reg   [0:0] icmp_ln86_1363_reg_1455;
reg   [0:0] icmp_ln86_1363_reg_1455_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1363_reg_1455_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1364_fu_474_p2;
reg   [0:0] icmp_ln86_1364_reg_1461;
reg   [0:0] icmp_ln86_1364_reg_1461_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1364_reg_1461_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1364_reg_1461_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1365_fu_480_p2;
reg   [0:0] icmp_ln86_1365_reg_1467;
reg   [0:0] icmp_ln86_1365_reg_1467_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1365_reg_1467_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1365_reg_1467_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1365_reg_1467_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1366_fu_486_p2;
reg   [0:0] icmp_ln86_1366_reg_1473;
reg   [0:0] icmp_ln86_1366_reg_1473_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1366_reg_1473_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1366_reg_1473_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1366_reg_1473_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1367_fu_492_p2;
reg   [0:0] icmp_ln86_1367_reg_1479;
reg   [0:0] icmp_ln86_1367_reg_1479_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1367_reg_1479_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1367_reg_1479_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1367_reg_1479_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1367_reg_1479_pp0_iter5_reg;
reg   [0:0] icmp_ln86_1367_reg_1479_pp0_iter6_reg;
wire   [0:0] icmp_ln86_1368_fu_498_p2;
reg   [0:0] icmp_ln86_1368_reg_1485;
wire   [0:0] icmp_ln86_1369_fu_504_p2;
reg   [0:0] icmp_ln86_1369_reg_1490;
reg   [0:0] icmp_ln86_1369_reg_1490_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1370_fu_510_p2;
reg   [0:0] icmp_ln86_1370_reg_1495;
reg   [0:0] icmp_ln86_1370_reg_1495_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1371_fu_516_p2;
reg   [0:0] icmp_ln86_1371_reg_1500;
reg   [0:0] icmp_ln86_1371_reg_1500_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1372_fu_522_p2;
reg   [0:0] icmp_ln86_1372_reg_1505;
reg   [0:0] icmp_ln86_1372_reg_1505_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1372_reg_1505_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1373_fu_528_p2;
reg   [0:0] icmp_ln86_1373_reg_1510;
reg   [0:0] icmp_ln86_1373_reg_1510_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1373_reg_1510_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1374_fu_534_p2;
reg   [0:0] icmp_ln86_1374_reg_1515;
reg   [0:0] icmp_ln86_1374_reg_1515_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1374_reg_1515_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1375_fu_540_p2;
reg   [0:0] icmp_ln86_1375_reg_1520;
reg   [0:0] icmp_ln86_1375_reg_1520_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1375_reg_1520_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1375_reg_1520_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1376_fu_546_p2;
reg   [0:0] icmp_ln86_1376_reg_1525;
reg   [0:0] icmp_ln86_1376_reg_1525_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1376_reg_1525_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1376_reg_1525_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1377_fu_552_p2;
reg   [0:0] icmp_ln86_1377_reg_1530;
reg   [0:0] icmp_ln86_1377_reg_1530_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1377_reg_1530_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1377_reg_1530_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1378_fu_558_p2;
reg   [0:0] icmp_ln86_1378_reg_1535;
reg   [0:0] icmp_ln86_1378_reg_1535_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1378_reg_1535_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1378_reg_1535_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1378_reg_1535_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1379_fu_564_p2;
reg   [0:0] icmp_ln86_1379_reg_1540;
reg   [0:0] icmp_ln86_1379_reg_1540_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1379_reg_1540_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1379_reg_1540_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1379_reg_1540_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1380_fu_570_p2;
reg   [0:0] icmp_ln86_1380_reg_1545;
reg   [0:0] icmp_ln86_1380_reg_1545_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1380_reg_1545_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1380_reg_1545_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1380_reg_1545_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1381_fu_576_p2;
reg   [0:0] icmp_ln86_1381_reg_1550;
reg   [0:0] icmp_ln86_1381_reg_1550_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1381_reg_1550_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1381_reg_1550_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1381_reg_1550_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1381_reg_1550_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1382_fu_582_p2;
reg   [0:0] icmp_ln86_1382_reg_1555;
reg   [0:0] icmp_ln86_1382_reg_1555_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1382_reg_1555_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1382_reg_1555_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1382_reg_1555_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1382_reg_1555_pp0_iter5_reg;
reg   [0:0] icmp_ln86_1382_reg_1555_pp0_iter6_reg;
wire   [0:0] and_ln102_fu_588_p2;
reg   [0:0] and_ln102_reg_1560;
reg   [0:0] and_ln102_reg_1560_pp0_iter1_reg;
wire   [0:0] and_ln102_1332_fu_604_p2;
reg   [0:0] and_ln102_1332_reg_1571;
wire   [0:0] and_ln104_245_fu_613_p2;
reg   [0:0] and_ln104_245_reg_1577;
wire   [0:0] and_ln102_1333_fu_618_p2;
reg   [0:0] and_ln102_1333_reg_1582;
reg   [0:0] and_ln102_1333_reg_1582_pp0_iter2_reg;
wire   [0:0] and_ln104_246_fu_628_p2;
reg   [0:0] and_ln104_246_reg_1589;
reg   [0:0] and_ln104_246_reg_1589_pp0_iter2_reg;
wire   [0:0] and_ln104_249_fu_644_p2;
reg   [0:0] and_ln104_249_reg_1595;
wire   [0:0] or_ln117_1199_fu_680_p2;
reg   [0:0] or_ln117_1199_reg_1600;
wire   [1:0] select_ln117_fu_686_p3;
reg   [1:0] select_ln117_reg_1606;
wire   [0:0] and_ln102_1331_fu_699_p2;
reg   [0:0] and_ln102_1331_reg_1611;
reg   [0:0] and_ln102_1331_reg_1611_pp0_iter3_reg;
wire   [0:0] and_ln104_244_fu_709_p2;
reg   [0:0] and_ln104_244_reg_1618;
reg   [0:0] and_ln104_244_reg_1618_pp0_iter3_reg;
wire   [0:0] and_ln102_1338_fu_724_p2;
reg   [0:0] and_ln102_1338_reg_1624;
wire   [0:0] or_ln117_1204_fu_817_p2;
reg   [0:0] or_ln117_1204_reg_1630;
wire   [3:0] select_ln117_1317_fu_830_p3;
reg   [3:0] select_ln117_1317_reg_1635;
wire   [0:0] or_ln117_1206_fu_838_p2;
reg   [0:0] or_ln117_1206_reg_1640;
wire   [0:0] and_ln102_1334_fu_842_p2;
reg   [0:0] and_ln102_1334_reg_1647;
wire   [0:0] and_ln104_247_fu_851_p2;
reg   [0:0] and_ln104_247_reg_1653;
reg   [0:0] and_ln104_247_reg_1653_pp0_iter4_reg;
wire   [0:0] and_ln102_1339_fu_866_p2;
reg   [0:0] and_ln102_1339_reg_1659;
wire   [3:0] select_ln117_1323_fu_953_p3;
reg   [3:0] select_ln117_1323_reg_1664;
wire   [0:0] or_ln117_1211_fu_960_p2;
reg   [0:0] or_ln117_1211_reg_1669;
wire   [0:0] and_ln102_1335_fu_965_p2;
reg   [0:0] and_ln102_1335_reg_1675;
wire   [0:0] and_ln104_248_fu_974_p2;
reg   [0:0] and_ln104_248_reg_1681;
reg   [0:0] and_ln104_248_reg_1681_pp0_iter5_reg;
reg   [0:0] and_ln104_248_reg_1681_pp0_iter6_reg;
wire   [0:0] and_ln102_1341_fu_988_p2;
reg   [0:0] and_ln102_1341_reg_1687;
wire   [0:0] or_ln117_1215_fu_1066_p2;
reg   [0:0] or_ln117_1215_reg_1693;
wire   [4:0] select_ln117_1329_fu_1080_p3;
reg   [4:0] select_ln117_1329_reg_1698;
wire   [0:0] or_ln117_1217_fu_1088_p2;
reg   [0:0] or_ln117_1217_reg_1703;
wire   [0:0] or_ln117_1221_fu_1176_p2;
reg   [0:0] or_ln117_1221_reg_1711;
wire   [4:0] select_ln117_1335_fu_1188_p3;
reg   [4:0] select_ln117_1335_reg_1717;
wire   [0:0] or_ln117_1223_fu_1210_p2;
reg   [0:0] or_ln117_1223_reg_1722;
wire   [4:0] select_ln117_1337_fu_1222_p3;
reg   [4:0] select_ln117_1337_reg_1727;
wire    ap_block_pp0_stage0;
wire   [0:0] xor_ln104_641_fu_594_p2;
wire   [0:0] xor_ln104_643_fu_608_p2;
wire   [0:0] and_ln104_fu_599_p2;
wire   [0:0] xor_ln104_644_fu_623_p2;
wire   [0:0] xor_ln104_648_fu_639_p2;
wire   [0:0] and_ln102_1336_fu_634_p2;
wire   [0:0] and_ln102_1343_fu_650_p2;
wire   [0:0] xor_ln117_fu_661_p2;
wire   [0:0] or_ln117_1197_fu_666_p2;
wire   [0:0] or_ln117_1198_fu_671_p2;
wire   [0:0] or_ln117_fu_655_p2;
wire   [1:0] zext_ln117_fu_676_p1;
wire   [0:0] xor_ln104_fu_694_p2;
wire   [0:0] xor_ln104_642_fu_704_p2;
wire   [0:0] xor_ln104_647_fu_715_p2;
wire   [0:0] and_ln102_1344_fu_728_p2;
wire   [0:0] and_ln102_1359_fu_738_p2;
wire   [0:0] and_ln102_1337_fu_720_p2;
wire   [0:0] and_ln102_1345_fu_733_p2;
wire   [1:0] select_ln117_1311_fu_757_p3;
wire   [0:0] or_ln117_1200_fu_752_p2;
wire   [2:0] zext_ln117_142_fu_763_p1;
wire   [0:0] or_ln117_1201_fu_767_p2;
wire   [0:0] and_ln102_1346_fu_742_p2;
wire   [2:0] select_ln117_1312_fu_771_p3;
wire   [0:0] or_ln117_1202_fu_779_p2;
wire   [2:0] select_ln117_1313_fu_785_p3;
wire   [0:0] and_ln102_1347_fu_747_p2;
wire   [2:0] select_ln117_1314_fu_793_p3;
wire   [2:0] select_ln117_1315_fu_806_p3;
wire   [0:0] or_ln117_1203_fu_801_p2;
wire   [3:0] zext_ln117_143_fu_813_p1;
wire   [3:0] select_ln117_1316_fu_822_p3;
wire   [0:0] xor_ln104_645_fu_846_p2;
wire   [0:0] xor_ln104_649_fu_856_p2;
wire   [0:0] and_ln102_1360_fu_871_p2;
wire   [0:0] xor_ln104_650_fu_861_p2;
wire   [0:0] and_ln102_1361_fu_885_p2;
wire   [0:0] and_ln102_1348_fu_876_p2;
wire   [0:0] or_ln117_1205_fu_895_p2;
wire   [0:0] and_ln102_1349_fu_881_p2;
wire   [3:0] select_ln117_1318_fu_900_p3;
wire   [0:0] or_ln117_1207_fu_907_p2;
wire   [3:0] select_ln117_1319_fu_912_p3;
wire   [0:0] or_ln117_1208_fu_919_p2;
wire   [0:0] and_ln102_1350_fu_890_p2;
wire   [3:0] select_ln117_1320_fu_923_p3;
wire   [0:0] or_ln117_1209_fu_931_p2;
wire   [3:0] select_ln117_1321_fu_937_p3;
wire   [3:0] select_ln117_1322_fu_945_p3;
wire   [0:0] xor_ln104_646_fu_969_p2;
wire   [0:0] xor_ln104_651_fu_979_p2;
wire   [0:0] and_ln102_1362_fu_997_p2;
wire   [0:0] and_ln102_1340_fu_984_p2;
wire   [0:0] and_ln102_1351_fu_993_p2;
wire   [0:0] or_ln117_1210_fu_1012_p2;
wire   [4:0] zext_ln117_144_fu_1017_p1;
wire   [0:0] and_ln102_1352_fu_1002_p2;
wire   [4:0] select_ln117_1324_fu_1020_p3;
wire   [0:0] or_ln117_1212_fu_1028_p2;
wire   [4:0] select_ln117_1325_fu_1033_p3;
wire   [0:0] or_ln117_1213_fu_1040_p2;
wire   [0:0] and_ln102_1353_fu_1007_p2;
wire   [4:0] select_ln117_1326_fu_1044_p3;
wire   [0:0] or_ln117_1214_fu_1052_p2;
wire   [4:0] select_ln117_1327_fu_1058_p3;
wire   [4:0] select_ln117_1328_fu_1072_p3;
wire   [0:0] xor_ln104_652_fu_1092_p2;
wire   [0:0] and_ln102_1363_fu_1102_p2;
wire   [0:0] xor_ln104_653_fu_1097_p2;
wire   [0:0] and_ln102_1364_fu_1116_p2;
wire   [0:0] and_ln102_1354_fu_1107_p2;
wire   [0:0] or_ln117_1216_fu_1126_p2;
wire   [0:0] and_ln102_1355_fu_1112_p2;
wire   [4:0] select_ln117_1330_fu_1131_p3;
wire   [0:0] or_ln117_1218_fu_1138_p2;
wire   [4:0] select_ln117_1331_fu_1143_p3;
wire   [0:0] or_ln117_1219_fu_1150_p2;
wire   [0:0] and_ln102_1356_fu_1121_p2;
wire   [4:0] select_ln117_1332_fu_1154_p3;
wire   [0:0] or_ln117_1220_fu_1162_p2;
wire   [4:0] select_ln117_1333_fu_1168_p3;
wire   [4:0] select_ln117_1334_fu_1180_p3;
wire   [0:0] and_ln102_1342_fu_1196_p2;
wire   [0:0] and_ln102_1357_fu_1200_p2;
wire   [0:0] or_ln117_1222_fu_1205_p2;
wire   [4:0] select_ln117_1336_fu_1215_p3;
wire   [0:0] xor_ln104_654_fu_1230_p2;
wire   [0:0] and_ln102_1365_fu_1235_p2;
wire   [0:0] and_ln102_1358_fu_1240_p2;
wire   [0:0] or_ln117_1224_fu_1245_p2;
wire   [11:0] agg_result_fu_1257_p63;
wire   [4:0] agg_result_fu_1257_p64;
wire   [11:0] agg_result_fu_1257_p65;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
reg   [17:0] p_read6_int_reg;
reg   [17:0] p_read7_int_reg;
reg   [17:0] p_read8_int_reg;
reg   [17:0] p_read9_int_reg;
reg   [17:0] p_read10_int_reg;
reg   [17:0] p_read11_int_reg;
reg   [17:0] p_read12_int_reg;
reg   [17:0] p_read13_int_reg;
reg   [17:0] p_read14_int_reg;
reg   [17:0] p_read15_int_reg;
reg   [17:0] p_read16_int_reg;
reg   [17:0] p_read17_int_reg;
reg   [17:0] p_read18_int_reg;
reg   [17:0] p_read19_int_reg;
reg   [17:0] p_read20_int_reg;
reg   [17:0] p_read21_int_reg;
reg   [17:0] p_read22_int_reg;
wire   [4:0] agg_result_fu_1257_p1;
wire   [4:0] agg_result_fu_1257_p3;
wire   [4:0] agg_result_fu_1257_p5;
wire   [4:0] agg_result_fu_1257_p7;
wire   [4:0] agg_result_fu_1257_p9;
wire   [4:0] agg_result_fu_1257_p11;
wire   [4:0] agg_result_fu_1257_p13;
wire   [4:0] agg_result_fu_1257_p15;
wire   [4:0] agg_result_fu_1257_p17;
wire   [4:0] agg_result_fu_1257_p19;
wire   [4:0] agg_result_fu_1257_p21;
wire   [4:0] agg_result_fu_1257_p23;
wire   [4:0] agg_result_fu_1257_p25;
wire   [4:0] agg_result_fu_1257_p27;
wire   [4:0] agg_result_fu_1257_p29;
wire   [4:0] agg_result_fu_1257_p31;
wire  signed [4:0] agg_result_fu_1257_p33;
wire  signed [4:0] agg_result_fu_1257_p35;
wire  signed [4:0] agg_result_fu_1257_p37;
wire  signed [4:0] agg_result_fu_1257_p39;
wire  signed [4:0] agg_result_fu_1257_p41;
wire  signed [4:0] agg_result_fu_1257_p43;
wire  signed [4:0] agg_result_fu_1257_p45;
wire  signed [4:0] agg_result_fu_1257_p47;
wire  signed [4:0] agg_result_fu_1257_p49;
wire  signed [4:0] agg_result_fu_1257_p51;
wire  signed [4:0] agg_result_fu_1257_p53;
wire  signed [4:0] agg_result_fu_1257_p55;
wire  signed [4:0] agg_result_fu_1257_p57;
wire  signed [4:0] agg_result_fu_1257_p59;
wire  signed [4:0] agg_result_fu_1257_p61;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_63_5_12_1_1_x0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 12 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 12 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 12 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 12 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 12 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 12 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 12 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 12 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 12 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 12 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 12 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 12 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 12 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 12 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 12 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 12 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 12 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 12 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 12 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 12 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 12 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 12 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 12 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 12 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 12 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 12 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 12 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 12 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 12 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 12 ),
    .CASE30( 5'h1E ),
    .din30_WIDTH( 12 ),
    .def_WIDTH( 12 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
sparsemux_63_5_12_1_1_x0_U1225(
    .din0(12'd1691),
    .din1(12'd685),
    .din2(12'd120),
    .din3(12'd313),
    .din4(12'd3513),
    .din5(12'd77),
    .din6(12'd4068),
    .din7(12'd426),
    .din8(12'd1142),
    .din9(12'd292),
    .din10(12'd3368),
    .din11(12'd492),
    .din12(12'd3560),
    .din13(12'd2736),
    .din14(12'd3944),
    .din15(12'd365),
    .din16(12'd2847),
    .din17(12'd7),
    .din18(12'd3987),
    .din19(12'd797),
    .din20(12'd4048),
    .din21(12'd21),
    .din22(12'd408),
    .din23(12'd62),
    .din24(12'd288),
    .din25(12'd4076),
    .din26(12'd43),
    .din27(12'd3511),
    .din28(12'd105),
    .din29(12'd3903),
    .din30(12'd4056),
    .def(agg_result_fu_1257_p63),
    .sel(agg_result_fu_1257_p64),
    .dout(agg_result_fu_1257_p65)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_1331_reg_1611 <= and_ln102_1331_fu_699_p2;
        and_ln102_1331_reg_1611_pp0_iter3_reg <= and_ln102_1331_reg_1611;
        and_ln102_1332_reg_1571 <= and_ln102_1332_fu_604_p2;
        and_ln102_1333_reg_1582 <= and_ln102_1333_fu_618_p2;
        and_ln102_1333_reg_1582_pp0_iter2_reg <= and_ln102_1333_reg_1582;
        and_ln102_1334_reg_1647 <= and_ln102_1334_fu_842_p2;
        and_ln102_1335_reg_1675 <= and_ln102_1335_fu_965_p2;
        and_ln102_1338_reg_1624 <= and_ln102_1338_fu_724_p2;
        and_ln102_1339_reg_1659 <= and_ln102_1339_fu_866_p2;
        and_ln102_1341_reg_1687 <= and_ln102_1341_fu_988_p2;
        and_ln102_reg_1560 <= and_ln102_fu_588_p2;
        and_ln102_reg_1560_pp0_iter1_reg <= and_ln102_reg_1560;
        and_ln104_244_reg_1618 <= and_ln104_244_fu_709_p2;
        and_ln104_244_reg_1618_pp0_iter3_reg <= and_ln104_244_reg_1618;
        and_ln104_245_reg_1577 <= and_ln104_245_fu_613_p2;
        and_ln104_246_reg_1589 <= and_ln104_246_fu_628_p2;
        and_ln104_246_reg_1589_pp0_iter2_reg <= and_ln104_246_reg_1589;
        and_ln104_247_reg_1653 <= and_ln104_247_fu_851_p2;
        and_ln104_247_reg_1653_pp0_iter4_reg <= and_ln104_247_reg_1653;
        and_ln104_248_reg_1681 <= and_ln104_248_fu_974_p2;
        and_ln104_248_reg_1681_pp0_iter5_reg <= and_ln104_248_reg_1681;
        and_ln104_248_reg_1681_pp0_iter6_reg <= and_ln104_248_reg_1681_pp0_iter5_reg;
        and_ln104_249_reg_1595 <= and_ln104_249_fu_644_p2;
        icmp_ln86_1355_reg_1400 <= icmp_ln86_1355_fu_412_p2;
        icmp_ln86_1356_reg_1405 <= icmp_ln86_1356_fu_418_p2;
        icmp_ln86_1356_reg_1405_pp0_iter1_reg <= icmp_ln86_1356_reg_1405;
        icmp_ln86_1357_reg_1418 <= icmp_ln86_1357_fu_432_p2;
        icmp_ln86_1358_reg_1424 <= icmp_ln86_1358_fu_438_p2;
        icmp_ln86_1358_reg_1424_pp0_iter1_reg <= icmp_ln86_1358_reg_1424;
        icmp_ln86_1358_reg_1424_pp0_iter2_reg <= icmp_ln86_1358_reg_1424_pp0_iter1_reg;
        icmp_ln86_1359_reg_1430 <= icmp_ln86_1359_fu_444_p2;
        icmp_ln86_1359_reg_1430_pp0_iter1_reg <= icmp_ln86_1359_reg_1430;
        icmp_ln86_1359_reg_1430_pp0_iter2_reg <= icmp_ln86_1359_reg_1430_pp0_iter1_reg;
        icmp_ln86_1359_reg_1430_pp0_iter3_reg <= icmp_ln86_1359_reg_1430_pp0_iter2_reg;
        icmp_ln86_1360_reg_1436 <= icmp_ln86_1360_fu_450_p2;
        icmp_ln86_1360_reg_1436_pp0_iter1_reg <= icmp_ln86_1360_reg_1436;
        icmp_ln86_1361_reg_1442 <= icmp_ln86_1361_fu_456_p2;
        icmp_ln86_1361_reg_1442_pp0_iter1_reg <= icmp_ln86_1361_reg_1442;
        icmp_ln86_1362_reg_1449 <= icmp_ln86_1362_fu_462_p2;
        icmp_ln86_1362_reg_1449_pp0_iter1_reg <= icmp_ln86_1362_reg_1449;
        icmp_ln86_1362_reg_1449_pp0_iter2_reg <= icmp_ln86_1362_reg_1449_pp0_iter1_reg;
        icmp_ln86_1363_reg_1455 <= icmp_ln86_1363_fu_468_p2;
        icmp_ln86_1363_reg_1455_pp0_iter1_reg <= icmp_ln86_1363_reg_1455;
        icmp_ln86_1363_reg_1455_pp0_iter2_reg <= icmp_ln86_1363_reg_1455_pp0_iter1_reg;
        icmp_ln86_1364_reg_1461 <= icmp_ln86_1364_fu_474_p2;
        icmp_ln86_1364_reg_1461_pp0_iter1_reg <= icmp_ln86_1364_reg_1461;
        icmp_ln86_1364_reg_1461_pp0_iter2_reg <= icmp_ln86_1364_reg_1461_pp0_iter1_reg;
        icmp_ln86_1364_reg_1461_pp0_iter3_reg <= icmp_ln86_1364_reg_1461_pp0_iter2_reg;
        icmp_ln86_1365_reg_1467 <= icmp_ln86_1365_fu_480_p2;
        icmp_ln86_1365_reg_1467_pp0_iter1_reg <= icmp_ln86_1365_reg_1467;
        icmp_ln86_1365_reg_1467_pp0_iter2_reg <= icmp_ln86_1365_reg_1467_pp0_iter1_reg;
        icmp_ln86_1365_reg_1467_pp0_iter3_reg <= icmp_ln86_1365_reg_1467_pp0_iter2_reg;
        icmp_ln86_1365_reg_1467_pp0_iter4_reg <= icmp_ln86_1365_reg_1467_pp0_iter3_reg;
        icmp_ln86_1366_reg_1473 <= icmp_ln86_1366_fu_486_p2;
        icmp_ln86_1366_reg_1473_pp0_iter1_reg <= icmp_ln86_1366_reg_1473;
        icmp_ln86_1366_reg_1473_pp0_iter2_reg <= icmp_ln86_1366_reg_1473_pp0_iter1_reg;
        icmp_ln86_1366_reg_1473_pp0_iter3_reg <= icmp_ln86_1366_reg_1473_pp0_iter2_reg;
        icmp_ln86_1366_reg_1473_pp0_iter4_reg <= icmp_ln86_1366_reg_1473_pp0_iter3_reg;
        icmp_ln86_1367_reg_1479 <= icmp_ln86_1367_fu_492_p2;
        icmp_ln86_1367_reg_1479_pp0_iter1_reg <= icmp_ln86_1367_reg_1479;
        icmp_ln86_1367_reg_1479_pp0_iter2_reg <= icmp_ln86_1367_reg_1479_pp0_iter1_reg;
        icmp_ln86_1367_reg_1479_pp0_iter3_reg <= icmp_ln86_1367_reg_1479_pp0_iter2_reg;
        icmp_ln86_1367_reg_1479_pp0_iter4_reg <= icmp_ln86_1367_reg_1479_pp0_iter3_reg;
        icmp_ln86_1367_reg_1479_pp0_iter5_reg <= icmp_ln86_1367_reg_1479_pp0_iter4_reg;
        icmp_ln86_1367_reg_1479_pp0_iter6_reg <= icmp_ln86_1367_reg_1479_pp0_iter5_reg;
        icmp_ln86_1368_reg_1485 <= icmp_ln86_1368_fu_498_p2;
        icmp_ln86_1369_reg_1490 <= icmp_ln86_1369_fu_504_p2;
        icmp_ln86_1369_reg_1490_pp0_iter1_reg <= icmp_ln86_1369_reg_1490;
        icmp_ln86_1370_reg_1495 <= icmp_ln86_1370_fu_510_p2;
        icmp_ln86_1370_reg_1495_pp0_iter1_reg <= icmp_ln86_1370_reg_1495;
        icmp_ln86_1371_reg_1500 <= icmp_ln86_1371_fu_516_p2;
        icmp_ln86_1371_reg_1500_pp0_iter1_reg <= icmp_ln86_1371_reg_1500;
        icmp_ln86_1372_reg_1505 <= icmp_ln86_1372_fu_522_p2;
        icmp_ln86_1372_reg_1505_pp0_iter1_reg <= icmp_ln86_1372_reg_1505;
        icmp_ln86_1372_reg_1505_pp0_iter2_reg <= icmp_ln86_1372_reg_1505_pp0_iter1_reg;
        icmp_ln86_1373_reg_1510 <= icmp_ln86_1373_fu_528_p2;
        icmp_ln86_1373_reg_1510_pp0_iter1_reg <= icmp_ln86_1373_reg_1510;
        icmp_ln86_1373_reg_1510_pp0_iter2_reg <= icmp_ln86_1373_reg_1510_pp0_iter1_reg;
        icmp_ln86_1374_reg_1515 <= icmp_ln86_1374_fu_534_p2;
        icmp_ln86_1374_reg_1515_pp0_iter1_reg <= icmp_ln86_1374_reg_1515;
        icmp_ln86_1374_reg_1515_pp0_iter2_reg <= icmp_ln86_1374_reg_1515_pp0_iter1_reg;
        icmp_ln86_1375_reg_1520 <= icmp_ln86_1375_fu_540_p2;
        icmp_ln86_1375_reg_1520_pp0_iter1_reg <= icmp_ln86_1375_reg_1520;
        icmp_ln86_1375_reg_1520_pp0_iter2_reg <= icmp_ln86_1375_reg_1520_pp0_iter1_reg;
        icmp_ln86_1375_reg_1520_pp0_iter3_reg <= icmp_ln86_1375_reg_1520_pp0_iter2_reg;
        icmp_ln86_1376_reg_1525 <= icmp_ln86_1376_fu_546_p2;
        icmp_ln86_1376_reg_1525_pp0_iter1_reg <= icmp_ln86_1376_reg_1525;
        icmp_ln86_1376_reg_1525_pp0_iter2_reg <= icmp_ln86_1376_reg_1525_pp0_iter1_reg;
        icmp_ln86_1376_reg_1525_pp0_iter3_reg <= icmp_ln86_1376_reg_1525_pp0_iter2_reg;
        icmp_ln86_1377_reg_1530 <= icmp_ln86_1377_fu_552_p2;
        icmp_ln86_1377_reg_1530_pp0_iter1_reg <= icmp_ln86_1377_reg_1530;
        icmp_ln86_1377_reg_1530_pp0_iter2_reg <= icmp_ln86_1377_reg_1530_pp0_iter1_reg;
        icmp_ln86_1377_reg_1530_pp0_iter3_reg <= icmp_ln86_1377_reg_1530_pp0_iter2_reg;
        icmp_ln86_1378_reg_1535 <= icmp_ln86_1378_fu_558_p2;
        icmp_ln86_1378_reg_1535_pp0_iter1_reg <= icmp_ln86_1378_reg_1535;
        icmp_ln86_1378_reg_1535_pp0_iter2_reg <= icmp_ln86_1378_reg_1535_pp0_iter1_reg;
        icmp_ln86_1378_reg_1535_pp0_iter3_reg <= icmp_ln86_1378_reg_1535_pp0_iter2_reg;
        icmp_ln86_1378_reg_1535_pp0_iter4_reg <= icmp_ln86_1378_reg_1535_pp0_iter3_reg;
        icmp_ln86_1379_reg_1540 <= icmp_ln86_1379_fu_564_p2;
        icmp_ln86_1379_reg_1540_pp0_iter1_reg <= icmp_ln86_1379_reg_1540;
        icmp_ln86_1379_reg_1540_pp0_iter2_reg <= icmp_ln86_1379_reg_1540_pp0_iter1_reg;
        icmp_ln86_1379_reg_1540_pp0_iter3_reg <= icmp_ln86_1379_reg_1540_pp0_iter2_reg;
        icmp_ln86_1379_reg_1540_pp0_iter4_reg <= icmp_ln86_1379_reg_1540_pp0_iter3_reg;
        icmp_ln86_1380_reg_1545 <= icmp_ln86_1380_fu_570_p2;
        icmp_ln86_1380_reg_1545_pp0_iter1_reg <= icmp_ln86_1380_reg_1545;
        icmp_ln86_1380_reg_1545_pp0_iter2_reg <= icmp_ln86_1380_reg_1545_pp0_iter1_reg;
        icmp_ln86_1380_reg_1545_pp0_iter3_reg <= icmp_ln86_1380_reg_1545_pp0_iter2_reg;
        icmp_ln86_1380_reg_1545_pp0_iter4_reg <= icmp_ln86_1380_reg_1545_pp0_iter3_reg;
        icmp_ln86_1381_reg_1550 <= icmp_ln86_1381_fu_576_p2;
        icmp_ln86_1381_reg_1550_pp0_iter1_reg <= icmp_ln86_1381_reg_1550;
        icmp_ln86_1381_reg_1550_pp0_iter2_reg <= icmp_ln86_1381_reg_1550_pp0_iter1_reg;
        icmp_ln86_1381_reg_1550_pp0_iter3_reg <= icmp_ln86_1381_reg_1550_pp0_iter2_reg;
        icmp_ln86_1381_reg_1550_pp0_iter4_reg <= icmp_ln86_1381_reg_1550_pp0_iter3_reg;
        icmp_ln86_1381_reg_1550_pp0_iter5_reg <= icmp_ln86_1381_reg_1550_pp0_iter4_reg;
        icmp_ln86_1382_reg_1555 <= icmp_ln86_1382_fu_582_p2;
        icmp_ln86_1382_reg_1555_pp0_iter1_reg <= icmp_ln86_1382_reg_1555;
        icmp_ln86_1382_reg_1555_pp0_iter2_reg <= icmp_ln86_1382_reg_1555_pp0_iter1_reg;
        icmp_ln86_1382_reg_1555_pp0_iter3_reg <= icmp_ln86_1382_reg_1555_pp0_iter2_reg;
        icmp_ln86_1382_reg_1555_pp0_iter4_reg <= icmp_ln86_1382_reg_1555_pp0_iter3_reg;
        icmp_ln86_1382_reg_1555_pp0_iter5_reg <= icmp_ln86_1382_reg_1555_pp0_iter4_reg;
        icmp_ln86_1382_reg_1555_pp0_iter6_reg <= icmp_ln86_1382_reg_1555_pp0_iter5_reg;
        icmp_ln86_reg_1389 <= icmp_ln86_fu_406_p2;
        icmp_ln86_reg_1389_pp0_iter1_reg <= icmp_ln86_reg_1389;
        icmp_ln86_reg_1389_pp0_iter2_reg <= icmp_ln86_reg_1389_pp0_iter1_reg;
        icmp_ln86_reg_1389_pp0_iter3_reg <= icmp_ln86_reg_1389_pp0_iter2_reg;
        or_ln117_1199_reg_1600 <= or_ln117_1199_fu_680_p2;
        or_ln117_1204_reg_1630 <= or_ln117_1204_fu_817_p2;
        or_ln117_1206_reg_1640 <= or_ln117_1206_fu_838_p2;
        or_ln117_1211_reg_1669 <= or_ln117_1211_fu_960_p2;
        or_ln117_1215_reg_1693 <= or_ln117_1215_fu_1066_p2;
        or_ln117_1217_reg_1703 <= or_ln117_1217_fu_1088_p2;
        or_ln117_1221_reg_1711 <= or_ln117_1221_fu_1176_p2;
        or_ln117_1223_reg_1722 <= or_ln117_1223_fu_1210_p2;
        select_ln117_1317_reg_1635 <= select_ln117_1317_fu_830_p3;
        select_ln117_1323_reg_1664 <= select_ln117_1323_fu_953_p3;
        select_ln117_1329_reg_1698 <= select_ln117_1329_fu_1080_p3;
        select_ln117_1335_reg_1717 <= select_ln117_1335_fu_1188_p3;
        select_ln117_1337_reg_1727 <= select_ln117_1337_fu_1222_p3;
        select_ln117_reg_1606 <= select_ln117_fu_686_p3;
        tmp_reg_1411 <= p_read22_int_reg[32'd17];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read10_int_reg <= p_read10;
        p_read11_int_reg <= p_read11;
        p_read12_int_reg <= p_read12;
        p_read13_int_reg <= p_read13;
        p_read14_int_reg <= p_read14;
        p_read15_int_reg <= p_read15;
        p_read16_int_reg <= p_read16;
        p_read17_int_reg <= p_read17;
        p_read18_int_reg <= p_read18;
        p_read19_int_reg <= p_read19;
        p_read1_int_reg <= p_read1;
        p_read20_int_reg <= p_read20;
        p_read21_int_reg <= p_read21;
        p_read22_int_reg <= p_read22;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
        p_read9_int_reg <= p_read9;
    end
end

assign agg_result_fu_1257_p63 = 'bx;

assign agg_result_fu_1257_p64 = ((or_ln117_1224_fu_1245_p2[0:0] == 1'b1) ? select_ln117_1337_reg_1727 : 5'd30);

assign and_ln102_1331_fu_699_p2 = (xor_ln104_fu_694_p2 & icmp_ln86_1356_reg_1405_pp0_iter1_reg);

assign and_ln102_1332_fu_604_p2 = (tmp_reg_1411 & and_ln102_reg_1560);

assign and_ln102_1333_fu_618_p2 = (icmp_ln86_1357_reg_1418 & and_ln104_fu_599_p2);

assign and_ln102_1334_fu_842_p2 = (icmp_ln86_1358_reg_1424_pp0_iter2_reg & and_ln102_1331_reg_1611);

assign and_ln102_1335_fu_965_p2 = (icmp_ln86_1359_reg_1430_pp0_iter3_reg & and_ln104_244_reg_1618_pp0_iter3_reg);

assign and_ln102_1336_fu_634_p2 = (icmp_ln86_1360_reg_1436 & and_ln102_1332_fu_604_p2);

assign and_ln102_1337_fu_720_p2 = (icmp_ln86_1362_reg_1449_pp0_iter1_reg & and_ln102_1333_reg_1582);

assign and_ln102_1338_fu_724_p2 = (icmp_ln86_1363_reg_1455_pp0_iter1_reg & and_ln104_246_reg_1589);

assign and_ln102_1339_fu_866_p2 = (icmp_ln86_1364_reg_1461_pp0_iter2_reg & and_ln102_1334_fu_842_p2);

assign and_ln102_1340_fu_984_p2 = (icmp_ln86_1365_reg_1467_pp0_iter3_reg & and_ln104_247_reg_1653);

assign and_ln102_1341_fu_988_p2 = (icmp_ln86_1366_reg_1473_pp0_iter3_reg & and_ln102_1335_fu_965_p2);

assign and_ln102_1342_fu_1196_p2 = (icmp_ln86_1367_reg_1479_pp0_iter5_reg & and_ln104_248_reg_1681_pp0_iter5_reg);

assign and_ln102_1343_fu_650_p2 = (icmp_ln86_1368_reg_1485 & and_ln102_1336_fu_634_p2);

assign and_ln102_1344_fu_728_p2 = (xor_ln104_647_fu_715_p2 & icmp_ln86_1369_reg_1490_pp0_iter1_reg);

assign and_ln102_1345_fu_733_p2 = (and_ln102_1344_fu_728_p2 & and_ln102_1332_reg_1571);

assign and_ln102_1346_fu_742_p2 = (icmp_ln86_1361_reg_1442_pp0_iter1_reg & and_ln102_1359_fu_738_p2);

assign and_ln102_1347_fu_747_p2 = (icmp_ln86_1371_reg_1500_pp0_iter1_reg & and_ln102_1337_fu_720_p2);

assign and_ln102_1348_fu_876_p2 = (and_ln102_1360_fu_871_p2 & and_ln102_1333_reg_1582_pp0_iter2_reg);

assign and_ln102_1349_fu_881_p2 = (icmp_ln86_1373_reg_1510_pp0_iter2_reg & and_ln102_1338_reg_1624);

assign and_ln102_1350_fu_890_p2 = (and_ln104_246_reg_1589_pp0_iter2_reg & and_ln102_1361_fu_885_p2);

assign and_ln102_1351_fu_993_p2 = (icmp_ln86_1375_reg_1520_pp0_iter3_reg & and_ln102_1339_reg_1659);

assign and_ln102_1352_fu_1002_p2 = (and_ln102_1362_fu_997_p2 & and_ln102_1334_reg_1647);

assign and_ln102_1353_fu_1007_p2 = (icmp_ln86_1377_reg_1530_pp0_iter3_reg & and_ln102_1340_fu_984_p2);

assign and_ln102_1354_fu_1107_p2 = (and_ln104_247_reg_1653_pp0_iter4_reg & and_ln102_1363_fu_1102_p2);

assign and_ln102_1355_fu_1112_p2 = (icmp_ln86_1379_reg_1540_pp0_iter4_reg & and_ln102_1341_reg_1687);

assign and_ln102_1356_fu_1121_p2 = (and_ln102_1364_fu_1116_p2 & and_ln102_1335_reg_1675);

assign and_ln102_1357_fu_1200_p2 = (icmp_ln86_1381_reg_1550_pp0_iter5_reg & and_ln102_1342_fu_1196_p2);

assign and_ln102_1358_fu_1240_p2 = (and_ln104_248_reg_1681_pp0_iter6_reg & and_ln102_1365_fu_1235_p2);

assign and_ln102_1359_fu_738_p2 = (icmp_ln86_1370_reg_1495_pp0_iter1_reg & and_ln104_245_reg_1577);

assign and_ln102_1360_fu_871_p2 = (xor_ln104_649_fu_856_p2 & icmp_ln86_1372_reg_1505_pp0_iter2_reg);

assign and_ln102_1361_fu_885_p2 = (xor_ln104_650_fu_861_p2 & icmp_ln86_1374_reg_1515_pp0_iter2_reg);

assign and_ln102_1362_fu_997_p2 = (xor_ln104_651_fu_979_p2 & icmp_ln86_1376_reg_1525_pp0_iter3_reg);

assign and_ln102_1363_fu_1102_p2 = (xor_ln104_652_fu_1092_p2 & icmp_ln86_1378_reg_1535_pp0_iter4_reg);

assign and_ln102_1364_fu_1116_p2 = (xor_ln104_653_fu_1097_p2 & icmp_ln86_1380_reg_1545_pp0_iter4_reg);

assign and_ln102_1365_fu_1235_p2 = (xor_ln104_654_fu_1230_p2 & icmp_ln86_1382_reg_1555_pp0_iter6_reg);

assign and_ln102_fu_588_p2 = (icmp_ln86_fu_406_p2 & icmp_ln86_1355_fu_412_p2);

assign and_ln104_244_fu_709_p2 = (xor_ln104_fu_694_p2 & xor_ln104_642_fu_704_p2);

assign and_ln104_245_fu_613_p2 = (xor_ln104_643_fu_608_p2 & and_ln102_reg_1560);

assign and_ln104_246_fu_628_p2 = (xor_ln104_644_fu_623_p2 & and_ln104_fu_599_p2);

assign and_ln104_247_fu_851_p2 = (xor_ln104_645_fu_846_p2 & and_ln102_1331_reg_1611);

assign and_ln104_248_fu_974_p2 = (xor_ln104_646_fu_969_p2 & and_ln104_244_reg_1618_pp0_iter3_reg);

assign and_ln104_249_fu_644_p2 = (xor_ln104_648_fu_639_p2 & and_ln104_245_fu_613_p2);

assign and_ln104_fu_599_p2 = (xor_ln104_641_fu_594_p2 & icmp_ln86_reg_1389);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = agg_result_fu_1257_p65;

assign icmp_ln86_1355_fu_412_p2 = (($signed(p_read9_int_reg) < $signed(18'd373)) ? 1'b1 : 1'b0);

assign icmp_ln86_1356_fu_418_p2 = (($signed(p_read2_int_reg) < $signed(18'd520)) ? 1'b1 : 1'b0);

assign icmp_ln86_1357_fu_432_p2 = (($signed(p_read9_int_reg) < $signed(18'd387)) ? 1'b1 : 1'b0);

assign icmp_ln86_1358_fu_438_p2 = (($signed(p_read2_int_reg) < $signed(18'd261940)) ? 1'b1 : 1'b0);

assign icmp_ln86_1359_fu_444_p2 = (($signed(p_read12_int_reg) < $signed(18'd815)) ? 1'b1 : 1'b0);

assign icmp_ln86_1360_fu_450_p2 = (($signed(p_read2_int_reg) < $signed(18'd260683)) ? 1'b1 : 1'b0);

assign icmp_ln86_1361_fu_456_p2 = (($signed(p_read2_int_reg) < $signed(18'd260842)) ? 1'b1 : 1'b0);

assign icmp_ln86_1362_fu_462_p2 = (($signed(p_read20_int_reg) < $signed(18'd23002)) ? 1'b1 : 1'b0);

assign icmp_ln86_1363_fu_468_p2 = (($signed(p_read19_int_reg) < $signed(18'd206)) ? 1'b1 : 1'b0);

assign icmp_ln86_1364_fu_474_p2 = (($signed(p_read16_int_reg) < $signed(18'd10)) ? 1'b1 : 1'b0);

assign icmp_ln86_1365_fu_480_p2 = (($signed(p_read11_int_reg) < $signed(18'd869)) ? 1'b1 : 1'b0);

assign icmp_ln86_1366_fu_486_p2 = (($signed(p_read8_int_reg) < $signed(18'd15)) ? 1'b1 : 1'b0);

assign icmp_ln86_1367_fu_492_p2 = (($signed(p_read15_int_reg) < $signed(18'd521)) ? 1'b1 : 1'b0);

assign icmp_ln86_1368_fu_498_p2 = (($signed(p_read13_int_reg) < $signed(18'd429)) ? 1'b1 : 1'b0);

assign icmp_ln86_1369_fu_504_p2 = (($signed(p_read3_int_reg) < $signed(18'd48529)) ? 1'b1 : 1'b0);

assign icmp_ln86_1370_fu_510_p2 = (($signed(p_read1_int_reg) < $signed(18'd255953)) ? 1'b1 : 1'b0);

assign icmp_ln86_1371_fu_516_p2 = (($signed(p_read21_int_reg) < $signed(18'd18609)) ? 1'b1 : 1'b0);

assign icmp_ln86_1372_fu_522_p2 = (($signed(p_read1_int_reg) < $signed(18'd246581)) ? 1'b1 : 1'b0);

assign icmp_ln86_1373_fu_528_p2 = (($signed(p_read5_int_reg) < $signed(18'd978)) ? 1'b1 : 1'b0);

assign icmp_ln86_1374_fu_534_p2 = (($signed(p_read16_int_reg) < $signed(18'd243)) ? 1'b1 : 1'b0);

assign icmp_ln86_1375_fu_540_p2 = (($signed(p_read7_int_reg) < $signed(18'd86)) ? 1'b1 : 1'b0);

assign icmp_ln86_1376_fu_546_p2 = (($signed(p_read14_int_reg) < $signed(18'd27)) ? 1'b1 : 1'b0);

assign icmp_ln86_1377_fu_552_p2 = (($signed(p_read16_int_reg) < $signed(18'd14)) ? 1'b1 : 1'b0);

assign icmp_ln86_1378_fu_558_p2 = (($signed(p_read6_int_reg) < $signed(18'd25)) ? 1'b1 : 1'b0);

assign icmp_ln86_1379_fu_564_p2 = (($signed(p_read4_int_reg) < $signed(18'd1285)) ? 1'b1 : 1'b0);

assign icmp_ln86_1380_fu_570_p2 = (($signed(p_read17_int_reg) < $signed(18'd49)) ? 1'b1 : 1'b0);

assign icmp_ln86_1381_fu_576_p2 = (($signed(p_read10_int_reg) < $signed(18'd4874)) ? 1'b1 : 1'b0);

assign icmp_ln86_1382_fu_582_p2 = (($signed(p_read18_int_reg) < $signed(18'd266)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_406_p2 = (($signed(p_read2_int_reg) < $signed(18'd260843)) ? 1'b1 : 1'b0);

assign or_ln117_1197_fu_666_p2 = (xor_ln117_fu_661_p2 | tmp_reg_1411);

assign or_ln117_1198_fu_671_p2 = (or_ln117_1197_fu_666_p2 | icmp_ln86_1361_reg_1442);

assign or_ln117_1199_fu_680_p2 = (and_ln104_249_fu_644_p2 | and_ln102_1336_fu_634_p2);

assign or_ln117_1200_fu_752_p2 = (or_ln117_1199_reg_1600 | and_ln102_1345_fu_733_p2);

assign or_ln117_1201_fu_767_p2 = (and_ln104_249_reg_1595 | and_ln102_1332_reg_1571);

assign or_ln117_1202_fu_779_p2 = (or_ln117_1201_fu_767_p2 | and_ln102_1346_fu_742_p2);

assign or_ln117_1203_fu_801_p2 = (and_ln102_reg_1560_pp0_iter1_reg | and_ln102_1347_fu_747_p2);

assign or_ln117_1204_fu_817_p2 = (and_ln102_reg_1560_pp0_iter1_reg | and_ln102_1337_fu_720_p2);

assign or_ln117_1205_fu_895_p2 = (or_ln117_1204_reg_1630 | and_ln102_1348_fu_876_p2);

assign or_ln117_1206_fu_838_p2 = (and_ln102_reg_1560_pp0_iter1_reg | and_ln102_1333_reg_1582);

assign or_ln117_1207_fu_907_p2 = (or_ln117_1206_reg_1640 | and_ln102_1349_fu_881_p2);

assign or_ln117_1208_fu_919_p2 = (or_ln117_1206_reg_1640 | and_ln102_1338_reg_1624);

assign or_ln117_1209_fu_931_p2 = (or_ln117_1208_fu_919_p2 | and_ln102_1350_fu_890_p2);

assign or_ln117_1210_fu_1012_p2 = (icmp_ln86_reg_1389_pp0_iter3_reg | and_ln102_1351_fu_993_p2);

assign or_ln117_1211_fu_960_p2 = (icmp_ln86_reg_1389_pp0_iter2_reg | and_ln102_1339_fu_866_p2);

assign or_ln117_1212_fu_1028_p2 = (or_ln117_1211_reg_1669 | and_ln102_1352_fu_1002_p2);

assign or_ln117_1213_fu_1040_p2 = (icmp_ln86_reg_1389_pp0_iter3_reg | and_ln102_1334_reg_1647);

assign or_ln117_1214_fu_1052_p2 = (or_ln117_1213_fu_1040_p2 | and_ln102_1353_fu_1007_p2);

assign or_ln117_1215_fu_1066_p2 = (or_ln117_1213_fu_1040_p2 | and_ln102_1340_fu_984_p2);

assign or_ln117_1216_fu_1126_p2 = (or_ln117_1215_reg_1693 | and_ln102_1354_fu_1107_p2);

assign or_ln117_1217_fu_1088_p2 = (icmp_ln86_reg_1389_pp0_iter3_reg | and_ln102_1331_reg_1611_pp0_iter3_reg);

assign or_ln117_1218_fu_1138_p2 = (or_ln117_1217_reg_1703 | and_ln102_1355_fu_1112_p2);

assign or_ln117_1219_fu_1150_p2 = (or_ln117_1217_reg_1703 | and_ln102_1341_reg_1687);

assign or_ln117_1220_fu_1162_p2 = (or_ln117_1219_fu_1150_p2 | and_ln102_1356_fu_1121_p2);

assign or_ln117_1221_fu_1176_p2 = (or_ln117_1217_reg_1703 | and_ln102_1335_reg_1675);

assign or_ln117_1222_fu_1205_p2 = (or_ln117_1221_reg_1711 | and_ln102_1357_fu_1200_p2);

assign or_ln117_1223_fu_1210_p2 = (or_ln117_1221_reg_1711 | and_ln102_1342_fu_1196_p2);

assign or_ln117_1224_fu_1245_p2 = (or_ln117_1223_reg_1722 | and_ln102_1358_fu_1240_p2);

assign or_ln117_fu_655_p2 = (and_ln104_249_fu_644_p2 | and_ln102_1343_fu_650_p2);

assign select_ln117_1311_fu_757_p3 = ((or_ln117_1199_reg_1600[0:0] == 1'b1) ? select_ln117_reg_1606 : 2'd3);

assign select_ln117_1312_fu_771_p3 = ((or_ln117_1200_fu_752_p2[0:0] == 1'b1) ? zext_ln117_142_fu_763_p1 : 3'd4);

assign select_ln117_1313_fu_785_p3 = ((or_ln117_1201_fu_767_p2[0:0] == 1'b1) ? select_ln117_1312_fu_771_p3 : 3'd5);

assign select_ln117_1314_fu_793_p3 = ((or_ln117_1202_fu_779_p2[0:0] == 1'b1) ? select_ln117_1313_fu_785_p3 : 3'd6);

assign select_ln117_1315_fu_806_p3 = ((and_ln102_reg_1560_pp0_iter1_reg[0:0] == 1'b1) ? select_ln117_1314_fu_793_p3 : 3'd7);

assign select_ln117_1316_fu_822_p3 = ((or_ln117_1203_fu_801_p2[0:0] == 1'b1) ? zext_ln117_143_fu_813_p1 : 4'd8);

assign select_ln117_1317_fu_830_p3 = ((or_ln117_1204_fu_817_p2[0:0] == 1'b1) ? select_ln117_1316_fu_822_p3 : 4'd9);

assign select_ln117_1318_fu_900_p3 = ((or_ln117_1205_fu_895_p2[0:0] == 1'b1) ? select_ln117_1317_reg_1635 : 4'd10);

assign select_ln117_1319_fu_912_p3 = ((or_ln117_1206_reg_1640[0:0] == 1'b1) ? select_ln117_1318_fu_900_p3 : 4'd11);

assign select_ln117_1320_fu_923_p3 = ((or_ln117_1207_fu_907_p2[0:0] == 1'b1) ? select_ln117_1319_fu_912_p3 : 4'd12);

assign select_ln117_1321_fu_937_p3 = ((or_ln117_1208_fu_919_p2[0:0] == 1'b1) ? select_ln117_1320_fu_923_p3 : 4'd13);

assign select_ln117_1322_fu_945_p3 = ((or_ln117_1209_fu_931_p2[0:0] == 1'b1) ? select_ln117_1321_fu_937_p3 : 4'd14);

assign select_ln117_1323_fu_953_p3 = ((icmp_ln86_reg_1389_pp0_iter2_reg[0:0] == 1'b1) ? select_ln117_1322_fu_945_p3 : 4'd15);

assign select_ln117_1324_fu_1020_p3 = ((or_ln117_1210_fu_1012_p2[0:0] == 1'b1) ? zext_ln117_144_fu_1017_p1 : 5'd16);

assign select_ln117_1325_fu_1033_p3 = ((or_ln117_1211_reg_1669[0:0] == 1'b1) ? select_ln117_1324_fu_1020_p3 : 5'd17);

assign select_ln117_1326_fu_1044_p3 = ((or_ln117_1212_fu_1028_p2[0:0] == 1'b1) ? select_ln117_1325_fu_1033_p3 : 5'd18);

assign select_ln117_1327_fu_1058_p3 = ((or_ln117_1213_fu_1040_p2[0:0] == 1'b1) ? select_ln117_1326_fu_1044_p3 : 5'd19);

assign select_ln117_1328_fu_1072_p3 = ((or_ln117_1214_fu_1052_p2[0:0] == 1'b1) ? select_ln117_1327_fu_1058_p3 : 5'd20);

assign select_ln117_1329_fu_1080_p3 = ((or_ln117_1215_fu_1066_p2[0:0] == 1'b1) ? select_ln117_1328_fu_1072_p3 : 5'd21);

assign select_ln117_1330_fu_1131_p3 = ((or_ln117_1216_fu_1126_p2[0:0] == 1'b1) ? select_ln117_1329_reg_1698 : 5'd22);

assign select_ln117_1331_fu_1143_p3 = ((or_ln117_1217_reg_1703[0:0] == 1'b1) ? select_ln117_1330_fu_1131_p3 : 5'd23);

assign select_ln117_1332_fu_1154_p3 = ((or_ln117_1218_fu_1138_p2[0:0] == 1'b1) ? select_ln117_1331_fu_1143_p3 : 5'd24);

assign select_ln117_1333_fu_1168_p3 = ((or_ln117_1219_fu_1150_p2[0:0] == 1'b1) ? select_ln117_1332_fu_1154_p3 : 5'd25);

assign select_ln117_1334_fu_1180_p3 = ((or_ln117_1220_fu_1162_p2[0:0] == 1'b1) ? select_ln117_1333_fu_1168_p3 : 5'd26);

assign select_ln117_1335_fu_1188_p3 = ((or_ln117_1221_fu_1176_p2[0:0] == 1'b1) ? select_ln117_1334_fu_1180_p3 : 5'd27);

assign select_ln117_1336_fu_1215_p3 = ((or_ln117_1222_fu_1205_p2[0:0] == 1'b1) ? select_ln117_1335_reg_1717 : 5'd28);

assign select_ln117_1337_fu_1222_p3 = ((or_ln117_1223_fu_1210_p2[0:0] == 1'b1) ? select_ln117_1336_fu_1215_p3 : 5'd29);

assign select_ln117_fu_686_p3 = ((or_ln117_fu_655_p2[0:0] == 1'b1) ? zext_ln117_fu_676_p1 : 2'd2);

assign xor_ln104_641_fu_594_p2 = (icmp_ln86_1355_reg_1400 ^ 1'd1);

assign xor_ln104_642_fu_704_p2 = (icmp_ln86_1356_reg_1405_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_643_fu_608_p2 = (tmp_reg_1411 ^ 1'd1);

assign xor_ln104_644_fu_623_p2 = (icmp_ln86_1357_reg_1418 ^ 1'd1);

assign xor_ln104_645_fu_846_p2 = (icmp_ln86_1358_reg_1424_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_646_fu_969_p2 = (icmp_ln86_1359_reg_1430_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_647_fu_715_p2 = (icmp_ln86_1360_reg_1436_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_648_fu_639_p2 = (icmp_ln86_1361_reg_1442 ^ 1'd1);

assign xor_ln104_649_fu_856_p2 = (icmp_ln86_1362_reg_1449_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_650_fu_861_p2 = (icmp_ln86_1363_reg_1455_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_651_fu_979_p2 = (icmp_ln86_1364_reg_1461_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_652_fu_1092_p2 = (icmp_ln86_1365_reg_1467_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_653_fu_1097_p2 = (icmp_ln86_1366_reg_1473_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_654_fu_1230_p2 = (icmp_ln86_1367_reg_1479_pp0_iter6_reg ^ 1'd1);

assign xor_ln104_fu_694_p2 = (icmp_ln86_reg_1389_pp0_iter1_reg ^ 1'd1);

assign xor_ln117_fu_661_p2 = (1'd1 ^ and_ln102_reg_1560);

assign zext_ln117_142_fu_763_p1 = select_ln117_1311_fu_757_p3;

assign zext_ln117_143_fu_813_p1 = select_ln117_1315_fu_806_p3;

assign zext_ln117_144_fu_1017_p1 = select_ln117_1323_reg_1664;

assign zext_ln117_fu_676_p1 = or_ln117_1198_fu_671_p2;

endmodule //conifer_jettag_accelerator_decision_function_52
