// Seed: 174788948
module module_0 (
    input supply1 id_0,
    input wand id_1,
    input supply0 id_2,
    input wor id_3,
    output wire id_4,
    input wand id_5,
    input tri id_6,
    input uwire id_7
);
  supply1 id_9;
  logic [7:0] id_10;
  always begin
    id_10[1'b0] = 1;
    return id_9;
  end
  wire id_11;
  assign id_9 = id_5;
  wire id_12;
endmodule
module module_1 (
    input  tri1 id_0,
    output tri  id_1
);
  wire id_3;
  tri0 id_5;
  assign id_5 = 1;
  id_6(
      1, 1, 1, !1
  );
  assign id_1 = 1;
  tri1 id_7, id_8;
  module_0(
      id_0, id_0, id_0, id_0, id_1, id_0, id_0, id_0
  );
  wire id_9;
  assign id_7 = 1;
endmodule
