# Generated by Yosys 0.5+ (git sha1 ba4cce9, gcc 4.8.4-2ubuntu1~14.04 -O2 -fstack-protector -fPIC -Os)

.model diffeq_paj_convert
.inputs Xinport[0] Xinport[1] Xinport[2] Xinport[3] Xinport[4] Xinport[5] Xinport[6] Xinport[7] Xinport[8] Xinport[9] Xinport[10] Xinport[11] Xinport[12] Xinport[13] Xinport[14] Xinport[15] Xinport[16] Xinport[17] Xinport[18] Xinport[19] Xinport[20] Xinport[21] Xinport[22] Xinport[23] Xinport[24] Xinport[25] Xinport[26] Xinport[27] Xinport[28] Xinport[29] Xinport[30] Xinport[31] Yinport[0] Yinport[1] Yinport[2] Yinport[3] Yinport[4] Yinport[5] Yinport[6] Yinport[7] Yinport[8] Yinport[9] Yinport[10] Yinport[11] Yinport[12] Yinport[13] Yinport[14] Yinport[15] Yinport[16] Yinport[17] Yinport[18] Yinport[19] Yinport[20] Yinport[21] Yinport[22] Yinport[23] Yinport[24] Yinport[25] Yinport[26] Yinport[27] Yinport[28] Yinport[29] Yinport[30] Yinport[31] Uinport[0] Uinport[1] Uinport[2] Uinport[3] Uinport[4] Uinport[5] Uinport[6] Uinport[7] Uinport[8] Uinport[9] Uinport[10] Uinport[11] Uinport[12] Uinport[13] Uinport[14] Uinport[15] Uinport[16] Uinport[17] Uinport[18] Uinport[19] Uinport[20] Uinport[21] Uinport[22] Uinport[23] Uinport[24] Uinport[25] Uinport[26] Uinport[27] Uinport[28] Uinport[29] Uinport[30] Uinport[31] Aport[0] Aport[1] Aport[2] Aport[3] Aport[4] Aport[5] Aport[6] Aport[7] Aport[8] Aport[9] Aport[10] Aport[11] Aport[12] Aport[13] Aport[14] Aport[15] Aport[16] Aport[17] Aport[18] Aport[19] Aport[20] Aport[21] Aport[22] Aport[23] Aport[24] Aport[25] Aport[26] Aport[27] Aport[28] Aport[29] Aport[30] Aport[31] DXport[0] DXport[1] DXport[2] DXport[3] DXport[4] DXport[5] DXport[6] DXport[7] DXport[8] DXport[9] DXport[10] DXport[11] DXport[12] DXport[13] DXport[14] DXport[15] DXport[16] DXport[17] DXport[18] DXport[19] DXport[20] DXport[21] DXport[22] DXport[23] DXport[24] DXport[25] DXport[26] DXport[27] DXport[28] DXport[29] DXport[30] DXport[31] clk reset
.outputs Xoutport[0] Xoutport[1] Xoutport[2] Xoutport[3] Xoutport[4] Xoutport[5] Xoutport[6] Xoutport[7] Xoutport[8] Xoutport[9] Xoutport[10] Xoutport[11] Xoutport[12] Xoutport[13] Xoutport[14] Xoutport[15] Xoutport[16] Xoutport[17] Xoutport[18] Xoutport[19] Xoutport[20] Xoutport[21] Xoutport[22] Xoutport[23] Xoutport[24] Xoutport[25] Xoutport[26] Xoutport[27] Xoutport[28] Xoutport[29] Xoutport[30] Xoutport[31] Youtport[0] Youtport[1] Youtport[2] Youtport[3] Youtport[4] Youtport[5] Youtport[6] Youtport[7] Youtport[8] Youtport[9] Youtport[10] Youtport[11] Youtport[12] Youtport[13] Youtport[14] Youtport[15] Youtport[16] Youtport[17] Youtport[18] Youtport[19] Youtport[20] Youtport[21] Youtport[22] Youtport[23] Youtport[24] Youtport[25] Youtport[26] Youtport[27] Youtport[28] Youtport[29] Youtport[30] Youtport[31] Uoutport[0] Uoutport[1] Uoutport[2] Uoutport[3] Uoutport[4] Uoutport[5] Uoutport[6] Uoutport[7] Uoutport[8] Uoutport[9] Uoutport[10] Uoutport[11] Uoutport[12] Uoutport[13] Uoutport[14] Uoutport[15] Uoutport[16] Uoutport[17] Uoutport[18] Uoutport[19] Uoutport[20] Uoutport[21] Uoutport[22] Uoutport[23] Uoutport[24] Uoutport[25] Uoutport[26] Uoutport[27] Uoutport[28] Uoutport[29] Uoutport[30] Uoutport[31]
.names $false
.names $true
1
.names $undef
.subckt $add A[0]=y_var[0] A[1]=y_var[1] A[2]=y_var[2] A[3]=y_var[3] A[4]=y_var[4] A[5]=y_var[5] A[6]=y_var[6] A[7]=y_var[7] A[8]=y_var[8] A[9]=y_var[9] A[10]=y_var[10] A[11]=y_var[11] A[12]=y_var[12] A[13]=y_var[13] A[14]=y_var[14] A[15]=y_var[15] A[16]=y_var[16] A[17]=y_var[17] A[18]=y_var[18] A[19]=y_var[19] A[20]=y_var[20] A[21]=y_var[21] A[22]=y_var[22] A[23]=y_var[23] A[24]=y_var[24] A[25]=y_var[25] A[26]=y_var[26] A[27]=y_var[27] A[28]=y_var[28] A[29]=y_var[29] A[30]=y_var[30] A[31]=y_var[31] B[0]=temp[0] B[1]=temp[1] B[2]=temp[2] B[3]=temp[3] B[4]=temp[4] B[5]=temp[5] B[6]=temp[6] B[7]=temp[7] B[8]=temp[8] B[9]=temp[9] B[10]=temp[10] B[11]=temp[11] B[12]=temp[12] B[13]=temp[13] B[14]=temp[14] B[15]=temp[15] B[16]=temp[16] B[17]=temp[17] B[18]=temp[18] B[19]=temp[19] B[20]=temp[20] B[21]=temp[21] B[22]=temp[22] B[23]=temp[23] B[24]=temp[24] B[25]=temp[25] B[26]=temp[26] B[27]=temp[27] B[28]=temp[28] B[29]=temp[29] B[30]=temp[30] B[31]=temp[31] Y[0]=$add$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:43$12_Y[0] Y[1]=$add$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:43$12_Y[1] Y[2]=$add$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:43$12_Y[2] Y[3]=$add$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:43$12_Y[3] Y[4]=$add$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:43$12_Y[4] Y[5]=$add$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:43$12_Y[5] Y[6]=$add$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:43$12_Y[6] Y[7]=$add$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:43$12_Y[7] Y[8]=$add$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:43$12_Y[8] Y[9]=$add$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:43$12_Y[9] Y[10]=$add$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:43$12_Y[10] Y[11]=$add$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:43$12_Y[11] Y[12]=$add$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:43$12_Y[12] Y[13]=$add$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:43$12_Y[13] Y[14]=$add$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:43$12_Y[14] Y[15]=$add$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:43$12_Y[15] Y[16]=$add$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:43$12_Y[16] Y[17]=$add$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:43$12_Y[17] Y[18]=$add$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:43$12_Y[18] Y[19]=$add$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:43$12_Y[19] Y[20]=$add$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:43$12_Y[20] Y[21]=$add$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:43$12_Y[21] Y[22]=$add$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:43$12_Y[22] Y[23]=$add$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:43$12_Y[23] Y[24]=$add$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:43$12_Y[24] Y[25]=$add$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:43$12_Y[25] Y[26]=$add$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:43$12_Y[26] Y[27]=$add$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:43$12_Y[27] Y[28]=$add$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:43$12_Y[28] Y[29]=$add$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:43$12_Y[29] Y[30]=$add$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:43$12_Y[30] Y[31]=$add$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:43$12_Y[31]
.subckt $add A[0]=x_var[0] A[1]=x_var[1] A[2]=x_var[2] A[3]=x_var[3] A[4]=x_var[4] A[5]=x_var[5] A[6]=x_var[6] A[7]=x_var[7] A[8]=x_var[8] A[9]=x_var[9] A[10]=x_var[10] A[11]=x_var[11] A[12]=x_var[12] A[13]=x_var[13] A[14]=x_var[14] A[15]=x_var[15] A[16]=x_var[16] A[17]=x_var[17] A[18]=x_var[18] A[19]=x_var[19] A[20]=x_var[20] A[21]=x_var[21] A[22]=x_var[22] A[23]=x_var[23] A[24]=x_var[24] A[25]=x_var[25] A[26]=x_var[26] A[27]=x_var[27] A[28]=x_var[28] A[29]=x_var[29] A[30]=x_var[30] A[31]=x_var[31] B[0]=DXport[0] B[1]=DXport[1] B[2]=DXport[2] B[3]=DXport[3] B[4]=DXport[4] B[5]=DXport[5] B[6]=DXport[6] B[7]=DXport[7] B[8]=DXport[8] B[9]=DXport[9] B[10]=DXport[10] B[11]=DXport[11] B[12]=DXport[12] B[13]=DXport[13] B[14]=DXport[14] B[15]=DXport[15] B[16]=DXport[16] B[17]=DXport[17] B[18]=DXport[18] B[19]=DXport[19] B[20]=DXport[20] B[21]=DXport[21] B[22]=DXport[22] B[23]=DXport[23] B[24]=DXport[24] B[25]=DXport[25] B[26]=DXport[26] B[27]=DXport[27] B[28]=DXport[28] B[29]=DXport[29] B[30]=DXport[30] B[31]=DXport[31] Y[0]=$add$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:44$13_Y[0] Y[1]=$add$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:44$13_Y[1] Y[2]=$add$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:44$13_Y[2] Y[3]=$add$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:44$13_Y[3] Y[4]=$add$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:44$13_Y[4] Y[5]=$add$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:44$13_Y[5] Y[6]=$add$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:44$13_Y[6] Y[7]=$add$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:44$13_Y[7] Y[8]=$add$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:44$13_Y[8] Y[9]=$add$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:44$13_Y[9] Y[10]=$add$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:44$13_Y[10] Y[11]=$add$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:44$13_Y[11] Y[12]=$add$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:44$13_Y[12] Y[13]=$add$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:44$13_Y[13] Y[14]=$add$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:44$13_Y[14] Y[15]=$add$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:44$13_Y[15] Y[16]=$add$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:44$13_Y[16] Y[17]=$add$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:44$13_Y[17] Y[18]=$add$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:44$13_Y[18] Y[19]=$add$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:44$13_Y[19] Y[20]=$add$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:44$13_Y[20] Y[21]=$add$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:44$13_Y[21] Y[22]=$add$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:44$13_Y[22] Y[23]=$add$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:44$13_Y[23] Y[24]=$add$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:44$13_Y[24] Y[25]=$add$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:44$13_Y[25] Y[26]=$add$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:44$13_Y[26] Y[27]=$add$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:44$13_Y[27] Y[28]=$add$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:44$13_Y[28] Y[29]=$add$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:44$13_Y[29] Y[30]=$add$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:44$13_Y[30] Y[31]=$add$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:44$13_Y[31]
.subckt $eq A=reset B=$true Y=$eq$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:25$3_Y
.subckt $eq A=looping B=$false Y=$eq$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:33$4_Y
.subckt $lt A[0]=x_var[0] A[1]=x_var[1] A[2]=x_var[2] A[3]=x_var[3] A[4]=x_var[4] A[5]=x_var[5] A[6]=x_var[6] A[7]=x_var[7] A[8]=x_var[8] A[9]=x_var[9] A[10]=x_var[10] A[11]=x_var[11] A[12]=x_var[12] A[13]=x_var[13] A[14]=x_var[14] A[15]=x_var[15] A[16]=x_var[16] A[17]=x_var[17] A[18]=x_var[18] A[19]=x_var[19] A[20]=x_var[20] A[21]=x_var[21] A[22]=x_var[22] A[23]=x_var[23] A[24]=x_var[24] A[25]=x_var[25] A[26]=x_var[26] A[27]=x_var[27] A[28]=x_var[28] A[29]=x_var[29] A[30]=x_var[30] A[31]=x_var[31] B[0]=Aport[0] B[1]=Aport[1] B[2]=Aport[2] B[3]=Aport[3] B[4]=Aport[4] B[5]=Aport[5] B[6]=Aport[6] B[7]=Aport[7] B[8]=Aport[8] B[9]=Aport[9] B[10]=Aport[10] B[11]=Aport[11] B[12]=Aport[12] B[13]=Aport[13] B[14]=Aport[14] B[15]=Aport[15] B[16]=Aport[16] B[17]=Aport[17] B[18]=Aport[18] B[19]=Aport[19] B[20]=Aport[20] B[21]=Aport[21] B[22]=Aport[22] B[23]=Aport[23] B[24]=Aport[24] B[25]=Aport[25] B[26]=Aport[26] B[27]=Aport[27] B[28]=Aport[28] B[29]=Aport[29] B[30]=Aport[30] B[31]=Aport[31] Y=$lt$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:40$5_Y
.subckt $mul A[0]=u_var[0] A[1]=u_var[1] A[2]=u_var[2] A[3]=u_var[3] A[4]=u_var[4] A[5]=u_var[5] A[6]=u_var[6] A[7]=u_var[7] A[8]=u_var[8] A[9]=u_var[9] A[10]=u_var[10] A[11]=u_var[11] A[12]=u_var[12] A[13]=u_var[13] A[14]=u_var[14] A[15]=u_var[15] A[16]=u_var[16] A[17]=u_var[17] A[18]=u_var[18] A[19]=u_var[19] A[20]=u_var[20] A[21]=u_var[21] A[22]=u_var[22] A[23]=u_var[23] A[24]=u_var[24] A[25]=u_var[25] A[26]=u_var[26] A[27]=u_var[27] A[28]=u_var[28] A[29]=u_var[29] A[30]=u_var[30] A[31]=u_var[31] B[0]=DXport[0] B[1]=DXport[1] B[2]=DXport[2] B[3]=DXport[3] B[4]=DXport[4] B[5]=DXport[5] B[6]=DXport[6] B[7]=DXport[7] B[8]=DXport[8] B[9]=DXport[9] B[10]=DXport[10] B[11]=DXport[11] B[12]=DXport[12] B[13]=DXport[13] B[14]=DXport[14] B[15]=DXport[15] B[16]=DXport[16] B[17]=DXport[17] B[18]=DXport[18] B[19]=DXport[19] B[20]=DXport[20] B[21]=DXport[21] B[22]=DXport[22] B[23]=DXport[23] B[24]=DXport[24] B[25]=DXport[25] B[26]=DXport[26] B[27]=DXport[27] B[28]=DXport[28] B[29]=DXport[29] B[30]=DXport[30] B[31]=DXport[31] Y[0]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:22$1_Y[0] Y[1]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:22$1_Y[1] Y[2]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:22$1_Y[2] Y[3]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:22$1_Y[3] Y[4]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:22$1_Y[4] Y[5]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:22$1_Y[5] Y[6]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:22$1_Y[6] Y[7]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:22$1_Y[7] Y[8]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:22$1_Y[8] Y[9]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:22$1_Y[9] Y[10]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:22$1_Y[10] Y[11]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:22$1_Y[11] Y[12]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:22$1_Y[12] Y[13]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:22$1_Y[13] Y[14]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:22$1_Y[14] Y[15]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:22$1_Y[15] Y[16]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:22$1_Y[16] Y[17]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:22$1_Y[17] Y[18]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:22$1_Y[18] Y[19]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:22$1_Y[19] Y[20]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:22$1_Y[20] Y[21]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:22$1_Y[21] Y[22]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:22$1_Y[22] Y[23]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:22$1_Y[23] Y[24]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:22$1_Y[24] Y[25]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:22$1_Y[25] Y[26]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:22$1_Y[26] Y[27]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:22$1_Y[27] Y[28]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:22$1_Y[28] Y[29]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:22$1_Y[29] Y[30]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:22$1_Y[30] Y[31]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:22$1_Y[31]
.subckt $mul A[0]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$9_Y[0] A[1]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$9_Y[1] A[2]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$9_Y[2] A[3]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$9_Y[3] A[4]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$9_Y[4] A[5]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$9_Y[5] A[6]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$9_Y[6] A[7]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$9_Y[7] A[8]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$9_Y[8] A[9]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$9_Y[9] A[10]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$9_Y[10] A[11]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$9_Y[11] A[12]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$9_Y[12] A[13]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$9_Y[13] A[14]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$9_Y[14] A[15]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$9_Y[15] A[16]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$9_Y[16] A[17]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$9_Y[17] A[18]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$9_Y[18] A[19]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$9_Y[19] A[20]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$9_Y[20] A[21]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$9_Y[21] A[22]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$9_Y[22] A[23]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$9_Y[23] A[24]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$9_Y[24] A[25]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$9_Y[25] A[26]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$9_Y[26] A[27]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$9_Y[27] A[28]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$9_Y[28] A[29]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$9_Y[29] A[30]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$9_Y[30] A[31]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$9_Y[31] B[0]=y_var[0] B[1]=y_var[1] B[2]=y_var[2] B[3]=y_var[3] B[4]=y_var[4] B[5]=y_var[5] B[6]=y_var[6] B[7]=y_var[7] B[8]=y_var[8] B[9]=y_var[9] B[10]=y_var[10] B[11]=y_var[11] B[12]=y_var[12] B[13]=y_var[13] B[14]=y_var[14] B[15]=y_var[15] B[16]=y_var[16] B[17]=y_var[17] B[18]=y_var[18] B[19]=y_var[19] B[20]=y_var[20] B[21]=y_var[21] B[22]=y_var[22] B[23]=y_var[23] B[24]=y_var[24] B[25]=y_var[25] B[26]=y_var[26] B[27]=y_var[27] B[28]=y_var[28] B[29]=y_var[29] B[30]=y_var[30] B[31]=y_var[31] Y[0]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$10_Y[0] Y[1]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$10_Y[1] Y[2]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$10_Y[2] Y[3]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$10_Y[3] Y[4]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$10_Y[4] Y[5]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$10_Y[5] Y[6]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$10_Y[6] Y[7]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$10_Y[7] Y[8]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$10_Y[8] Y[9]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$10_Y[9] Y[10]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$10_Y[10] Y[11]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$10_Y[11] Y[12]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$10_Y[12] Y[13]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$10_Y[13] Y[14]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$10_Y[14] Y[15]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$10_Y[15] Y[16]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$10_Y[16] Y[17]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$10_Y[17] Y[18]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$10_Y[18] Y[19]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$10_Y[19] Y[20]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$10_Y[20] Y[21]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$10_Y[21] Y[22]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$10_Y[22] Y[23]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$10_Y[23] Y[24]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$10_Y[24] Y[25]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$10_Y[25] Y[26]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$10_Y[26] Y[27]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$10_Y[27] Y[28]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$10_Y[28] Y[29]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$10_Y[29] Y[30]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$10_Y[30] Y[31]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$10_Y[31]
.subckt $mul A[0]=temp[0] A[1]=temp[1] A[2]=temp[2] A[3]=temp[3] A[4]=temp[4] A[5]=temp[5] A[6]=temp[6] A[7]=temp[7] A[8]=temp[8] A[9]=temp[9] A[10]=temp[10] A[11]=temp[11] A[12]=temp[12] A[13]=temp[13] A[14]=temp[14] A[15]=temp[15] A[16]=temp[16] A[17]=temp[17] A[18]=temp[18] A[19]=temp[19] A[20]=temp[20] A[21]=temp[21] A[22]=temp[22] A[23]=temp[23] A[24]=temp[24] A[25]=temp[25] A[26]=temp[26] A[27]=temp[27] A[28]=temp[28] A[29]=temp[29] A[30]=temp[30] A[31]=temp[31] B[0]=$true B[1]=$true B[2]=$false B[3]=$false B[4]=$false B[5]=$false B[6]=$false B[7]=$false B[8]=$false B[9]=$false B[10]=$false B[11]=$false B[12]=$false B[13]=$false B[14]=$false B[15]=$false B[16]=$false B[17]=$false B[18]=$false B[19]=$false B[20]=$false B[21]=$false B[22]=$false B[23]=$false B[24]=$false B[25]=$false B[26]=$false B[27]=$false B[28]=$false B[29]=$false B[30]=$false B[31]=$false Y[0]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$6_Y[0] Y[1]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$6_Y[1] Y[2]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$6_Y[2] Y[3]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$6_Y[3] Y[4]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$6_Y[4] Y[5]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$6_Y[5] Y[6]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$6_Y[6] Y[7]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$6_Y[7] Y[8]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$6_Y[8] Y[9]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$6_Y[9] Y[10]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$6_Y[10] Y[11]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$6_Y[11] Y[12]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$6_Y[12] Y[13]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$6_Y[13] Y[14]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$6_Y[14] Y[15]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$6_Y[15] Y[16]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$6_Y[16] Y[17]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$6_Y[17] Y[18]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$6_Y[18] Y[19]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$6_Y[19] Y[20]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$6_Y[20] Y[21]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$6_Y[21] Y[22]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$6_Y[22] Y[23]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$6_Y[23] Y[24]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$6_Y[24] Y[25]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$6_Y[25] Y[26]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$6_Y[26] Y[27]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$6_Y[27] Y[28]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$6_Y[28] Y[29]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$6_Y[29] Y[30]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$6_Y[30] Y[31]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$6_Y[31]
.subckt $mul A[0]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$6_Y[0] A[1]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$6_Y[1] A[2]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$6_Y[2] A[3]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$6_Y[3] A[4]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$6_Y[4] A[5]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$6_Y[5] A[6]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$6_Y[6] A[7]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$6_Y[7] A[8]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$6_Y[8] A[9]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$6_Y[9] A[10]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$6_Y[10] A[11]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$6_Y[11] A[12]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$6_Y[12] A[13]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$6_Y[13] A[14]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$6_Y[14] A[15]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$6_Y[15] A[16]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$6_Y[16] A[17]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$6_Y[17] A[18]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$6_Y[18] A[19]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$6_Y[19] A[20]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$6_Y[20] A[21]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$6_Y[21] A[22]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$6_Y[22] A[23]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$6_Y[23] A[24]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$6_Y[24] A[25]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$6_Y[25] A[26]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$6_Y[26] A[27]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$6_Y[27] A[28]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$6_Y[28] A[29]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$6_Y[29] A[30]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$6_Y[30] A[31]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$6_Y[31] B[0]=x_var[0] B[1]=x_var[1] B[2]=x_var[2] B[3]=x_var[3] B[4]=x_var[4] B[5]=x_var[5] B[6]=x_var[6] B[7]=x_var[7] B[8]=x_var[8] B[9]=x_var[9] B[10]=x_var[10] B[11]=x_var[11] B[12]=x_var[12] B[13]=x_var[13] B[14]=x_var[14] B[15]=x_var[15] B[16]=x_var[16] B[17]=x_var[17] B[18]=x_var[18] B[19]=x_var[19] B[20]=x_var[20] B[21]=x_var[21] B[22]=x_var[22] B[23]=x_var[23] B[24]=x_var[24] B[25]=x_var[25] B[26]=x_var[26] B[27]=x_var[27] B[28]=x_var[28] B[29]=x_var[29] B[30]=x_var[30] B[31]=x_var[31] Y[0]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$7_Y[0] Y[1]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$7_Y[1] Y[2]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$7_Y[2] Y[3]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$7_Y[3] Y[4]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$7_Y[4] Y[5]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$7_Y[5] Y[6]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$7_Y[6] Y[7]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$7_Y[7] Y[8]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$7_Y[8] Y[9]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$7_Y[9] Y[10]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$7_Y[10] Y[11]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$7_Y[11] Y[12]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$7_Y[12] Y[13]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$7_Y[13] Y[14]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$7_Y[14] Y[15]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$7_Y[15] Y[16]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$7_Y[16] Y[17]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$7_Y[17] Y[18]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$7_Y[18] Y[19]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$7_Y[19] Y[20]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$7_Y[20] Y[21]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$7_Y[21] Y[22]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$7_Y[22] Y[23]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$7_Y[23] Y[24]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$7_Y[24] Y[25]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$7_Y[25] Y[26]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$7_Y[26] Y[27]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$7_Y[27] Y[28]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$7_Y[28] Y[29]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$7_Y[29] Y[30]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$7_Y[30] Y[31]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$7_Y[31]
.subckt $mul A[0]=DXport[0] A[1]=DXport[1] A[2]=DXport[2] A[3]=DXport[3] A[4]=DXport[4] A[5]=DXport[5] A[6]=DXport[6] A[7]=DXport[7] A[8]=DXport[8] A[9]=DXport[9] A[10]=DXport[10] A[11]=DXport[11] A[12]=DXport[12] A[13]=DXport[13] A[14]=DXport[14] A[15]=DXport[15] A[16]=DXport[16] A[17]=DXport[17] A[18]=DXport[18] A[19]=DXport[19] A[20]=DXport[20] A[21]=DXport[21] A[22]=DXport[22] A[23]=DXport[23] A[24]=DXport[24] A[25]=DXport[25] A[26]=DXport[26] A[27]=DXport[27] A[28]=DXport[28] A[29]=DXport[29] A[30]=DXport[30] A[31]=DXport[31] B[0]=$true B[1]=$true B[2]=$false B[3]=$false B[4]=$false B[5]=$false B[6]=$false B[7]=$false B[8]=$false B[9]=$false B[10]=$false B[11]=$false B[12]=$false B[13]=$false B[14]=$false B[15]=$false B[16]=$false B[17]=$false B[18]=$false B[19]=$false B[20]=$false B[21]=$false B[22]=$false B[23]=$false B[24]=$false B[25]=$false B[26]=$false B[27]=$false B[28]=$false B[29]=$false B[30]=$false B[31]=$false Y[0]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$9_Y[0] Y[1]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$9_Y[1] Y[2]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$9_Y[2] Y[3]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$9_Y[3] Y[4]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$9_Y[4] Y[5]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$9_Y[5] Y[6]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$9_Y[6] Y[7]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$9_Y[7] Y[8]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$9_Y[8] Y[9]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$9_Y[9] Y[10]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$9_Y[10] Y[11]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$9_Y[11] Y[12]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$9_Y[12] Y[13]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$9_Y[13] Y[14]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$9_Y[14] Y[15]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$9_Y[15] Y[16]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$9_Y[16] Y[17]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$9_Y[17] Y[18]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$9_Y[18] Y[19]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$9_Y[19] Y[20]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$9_Y[20] Y[21]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$9_Y[21] Y[22]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$9_Y[22] Y[23]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$9_Y[23] Y[24]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$9_Y[24] Y[25]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$9_Y[25] Y[26]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$9_Y[26] Y[27]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$9_Y[27] Y[28]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$9_Y[28] Y[29]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$9_Y[29] Y[30]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$9_Y[30] Y[31]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$9_Y[31]
.subckt $dff CLK=clk D[0]=$procmux$21_Y[0] D[1]=$procmux$21_Y[1] D[2]=$procmux$21_Y[2] D[3]=$procmux$21_Y[3] D[4]=$procmux$21_Y[4] D[5]=$procmux$21_Y[5] D[6]=$procmux$21_Y[6] D[7]=$procmux$21_Y[7] D[8]=$procmux$21_Y[8] D[9]=$procmux$21_Y[9] D[10]=$procmux$21_Y[10] D[11]=$procmux$21_Y[11] D[12]=$procmux$21_Y[12] D[13]=$procmux$21_Y[13] D[14]=$procmux$21_Y[14] D[15]=$procmux$21_Y[15] D[16]=$procmux$21_Y[16] D[17]=$procmux$21_Y[17] D[18]=$procmux$21_Y[18] D[19]=$procmux$21_Y[19] D[20]=$procmux$21_Y[20] D[21]=$procmux$21_Y[21] D[22]=$procmux$21_Y[22] D[23]=$procmux$21_Y[23] D[24]=$procmux$21_Y[24] D[25]=$procmux$21_Y[25] D[26]=$procmux$21_Y[26] D[27]=$procmux$21_Y[27] D[28]=$procmux$21_Y[28] D[29]=$procmux$21_Y[29] D[30]=$procmux$21_Y[30] D[31]=$procmux$21_Y[31] Q[0]=Xoutport[0] Q[1]=Xoutport[1] Q[2]=Xoutport[2] Q[3]=Xoutport[3] Q[4]=Xoutport[4] Q[5]=Xoutport[5] Q[6]=Xoutport[6] Q[7]=Xoutport[7] Q[8]=Xoutport[8] Q[9]=Xoutport[9] Q[10]=Xoutport[10] Q[11]=Xoutport[11] Q[12]=Xoutport[12] Q[13]=Xoutport[13] Q[14]=Xoutport[14] Q[15]=Xoutport[15] Q[16]=Xoutport[16] Q[17]=Xoutport[17] Q[18]=Xoutport[18] Q[19]=Xoutport[19] Q[20]=Xoutport[20] Q[21]=Xoutport[21] Q[22]=Xoutport[22] Q[23]=Xoutport[23] Q[24]=Xoutport[24] Q[25]=Xoutport[25] Q[26]=Xoutport[26] Q[27]=Xoutport[27] Q[28]=Xoutport[28] Q[29]=Xoutport[29] Q[30]=Xoutport[30] Q[31]=Xoutport[31]
.subckt $dff CLK=clk D[0]=$procmux$30_Y[0] D[1]=$procmux$30_Y[1] D[2]=$procmux$30_Y[2] D[3]=$procmux$30_Y[3] D[4]=$procmux$30_Y[4] D[5]=$procmux$30_Y[5] D[6]=$procmux$30_Y[6] D[7]=$procmux$30_Y[7] D[8]=$procmux$30_Y[8] D[9]=$procmux$30_Y[9] D[10]=$procmux$30_Y[10] D[11]=$procmux$30_Y[11] D[12]=$procmux$30_Y[12] D[13]=$procmux$30_Y[13] D[14]=$procmux$30_Y[14] D[15]=$procmux$30_Y[15] D[16]=$procmux$30_Y[16] D[17]=$procmux$30_Y[17] D[18]=$procmux$30_Y[18] D[19]=$procmux$30_Y[19] D[20]=$procmux$30_Y[20] D[21]=$procmux$30_Y[21] D[22]=$procmux$30_Y[22] D[23]=$procmux$30_Y[23] D[24]=$procmux$30_Y[24] D[25]=$procmux$30_Y[25] D[26]=$procmux$30_Y[26] D[27]=$procmux$30_Y[27] D[28]=$procmux$30_Y[28] D[29]=$procmux$30_Y[29] D[30]=$procmux$30_Y[30] D[31]=$procmux$30_Y[31] Q[0]=Youtport[0] Q[1]=Youtport[1] Q[2]=Youtport[2] Q[3]=Youtport[3] Q[4]=Youtport[4] Q[5]=Youtport[5] Q[6]=Youtport[6] Q[7]=Youtport[7] Q[8]=Youtport[8] Q[9]=Youtport[9] Q[10]=Youtport[10] Q[11]=Youtport[11] Q[12]=Youtport[12] Q[13]=Youtport[13] Q[14]=Youtport[14] Q[15]=Youtport[15] Q[16]=Youtport[16] Q[17]=Youtport[17] Q[18]=Youtport[18] Q[19]=Youtport[19] Q[20]=Youtport[20] Q[21]=Youtport[21] Q[22]=Youtport[22] Q[23]=Youtport[23] Q[24]=Youtport[24] Q[25]=Youtport[25] Q[26]=Youtport[26] Q[27]=Youtport[27] Q[28]=Youtport[28] Q[29]=Youtport[29] Q[30]=Youtport[30] Q[31]=Youtport[31]
.subckt $dff CLK=clk D[0]=$procmux$39_Y[0] D[1]=$procmux$39_Y[1] D[2]=$procmux$39_Y[2] D[3]=$procmux$39_Y[3] D[4]=$procmux$39_Y[4] D[5]=$procmux$39_Y[5] D[6]=$procmux$39_Y[6] D[7]=$procmux$39_Y[7] D[8]=$procmux$39_Y[8] D[9]=$procmux$39_Y[9] D[10]=$procmux$39_Y[10] D[11]=$procmux$39_Y[11] D[12]=$procmux$39_Y[12] D[13]=$procmux$39_Y[13] D[14]=$procmux$39_Y[14] D[15]=$procmux$39_Y[15] D[16]=$procmux$39_Y[16] D[17]=$procmux$39_Y[17] D[18]=$procmux$39_Y[18] D[19]=$procmux$39_Y[19] D[20]=$procmux$39_Y[20] D[21]=$procmux$39_Y[21] D[22]=$procmux$39_Y[22] D[23]=$procmux$39_Y[23] D[24]=$procmux$39_Y[24] D[25]=$procmux$39_Y[25] D[26]=$procmux$39_Y[26] D[27]=$procmux$39_Y[27] D[28]=$procmux$39_Y[28] D[29]=$procmux$39_Y[29] D[30]=$procmux$39_Y[30] D[31]=$procmux$39_Y[31] Q[0]=Uoutport[0] Q[1]=Uoutport[1] Q[2]=Uoutport[2] Q[3]=Uoutport[3] Q[4]=Uoutport[4] Q[5]=Uoutport[5] Q[6]=Uoutport[6] Q[7]=Uoutport[7] Q[8]=Uoutport[8] Q[9]=Uoutport[9] Q[10]=Uoutport[10] Q[11]=Uoutport[11] Q[12]=Uoutport[12] Q[13]=Uoutport[13] Q[14]=Uoutport[14] Q[15]=Uoutport[15] Q[16]=Uoutport[16] Q[17]=Uoutport[17] Q[18]=Uoutport[18] Q[19]=Uoutport[19] Q[20]=Uoutport[20] Q[21]=Uoutport[21] Q[22]=Uoutport[22] Q[23]=Uoutport[23] Q[24]=Uoutport[24] Q[25]=Uoutport[25] Q[26]=Uoutport[26] Q[27]=Uoutport[27] Q[28]=Uoutport[28] Q[29]=Uoutport[29] Q[30]=Uoutport[30] Q[31]=Uoutport[31]
.subckt $dff CLK=clk D[0]=$procmux$48_Y[0] D[1]=$procmux$48_Y[1] D[2]=$procmux$48_Y[2] D[3]=$procmux$48_Y[3] D[4]=$procmux$48_Y[4] D[5]=$procmux$48_Y[5] D[6]=$procmux$48_Y[6] D[7]=$procmux$48_Y[7] D[8]=$procmux$48_Y[8] D[9]=$procmux$48_Y[9] D[10]=$procmux$48_Y[10] D[11]=$procmux$48_Y[11] D[12]=$procmux$48_Y[12] D[13]=$procmux$48_Y[13] D[14]=$procmux$48_Y[14] D[15]=$procmux$48_Y[15] D[16]=$procmux$48_Y[16] D[17]=$procmux$48_Y[17] D[18]=$procmux$48_Y[18] D[19]=$procmux$48_Y[19] D[20]=$procmux$48_Y[20] D[21]=$procmux$48_Y[21] D[22]=$procmux$48_Y[22] D[23]=$procmux$48_Y[23] D[24]=$procmux$48_Y[24] D[25]=$procmux$48_Y[25] D[26]=$procmux$48_Y[26] D[27]=$procmux$48_Y[27] D[28]=$procmux$48_Y[28] D[29]=$procmux$48_Y[29] D[30]=$procmux$48_Y[30] D[31]=$procmux$48_Y[31] Q[0]=x_var[0] Q[1]=x_var[1] Q[2]=x_var[2] Q[3]=x_var[3] Q[4]=x_var[4] Q[5]=x_var[5] Q[6]=x_var[6] Q[7]=x_var[7] Q[8]=x_var[8] Q[9]=x_var[9] Q[10]=x_var[10] Q[11]=x_var[11] Q[12]=x_var[12] Q[13]=x_var[13] Q[14]=x_var[14] Q[15]=x_var[15] Q[16]=x_var[16] Q[17]=x_var[17] Q[18]=x_var[18] Q[19]=x_var[19] Q[20]=x_var[20] Q[21]=x_var[21] Q[22]=x_var[22] Q[23]=x_var[23] Q[24]=x_var[24] Q[25]=x_var[25] Q[26]=x_var[26] Q[27]=x_var[27] Q[28]=x_var[28] Q[29]=x_var[29] Q[30]=x_var[30] Q[31]=x_var[31]
.subckt $dff CLK=clk D[0]=$procmux$57_Y[0] D[1]=$procmux$57_Y[1] D[2]=$procmux$57_Y[2] D[3]=$procmux$57_Y[3] D[4]=$procmux$57_Y[4] D[5]=$procmux$57_Y[5] D[6]=$procmux$57_Y[6] D[7]=$procmux$57_Y[7] D[8]=$procmux$57_Y[8] D[9]=$procmux$57_Y[9] D[10]=$procmux$57_Y[10] D[11]=$procmux$57_Y[11] D[12]=$procmux$57_Y[12] D[13]=$procmux$57_Y[13] D[14]=$procmux$57_Y[14] D[15]=$procmux$57_Y[15] D[16]=$procmux$57_Y[16] D[17]=$procmux$57_Y[17] D[18]=$procmux$57_Y[18] D[19]=$procmux$57_Y[19] D[20]=$procmux$57_Y[20] D[21]=$procmux$57_Y[21] D[22]=$procmux$57_Y[22] D[23]=$procmux$57_Y[23] D[24]=$procmux$57_Y[24] D[25]=$procmux$57_Y[25] D[26]=$procmux$57_Y[26] D[27]=$procmux$57_Y[27] D[28]=$procmux$57_Y[28] D[29]=$procmux$57_Y[29] D[30]=$procmux$57_Y[30] D[31]=$procmux$57_Y[31] Q[0]=y_var[0] Q[1]=y_var[1] Q[2]=y_var[2] Q[3]=y_var[3] Q[4]=y_var[4] Q[5]=y_var[5] Q[6]=y_var[6] Q[7]=y_var[7] Q[8]=y_var[8] Q[9]=y_var[9] Q[10]=y_var[10] Q[11]=y_var[11] Q[12]=y_var[12] Q[13]=y_var[13] Q[14]=y_var[14] Q[15]=y_var[15] Q[16]=y_var[16] Q[17]=y_var[17] Q[18]=y_var[18] Q[19]=y_var[19] Q[20]=y_var[20] Q[21]=y_var[21] Q[22]=y_var[22] Q[23]=y_var[23] Q[24]=y_var[24] Q[25]=y_var[25] Q[26]=y_var[26] Q[27]=y_var[27] Q[28]=y_var[28] Q[29]=y_var[29] Q[30]=y_var[30] Q[31]=y_var[31]
.subckt $dff CLK=clk D[0]=$procmux$66_Y[0] D[1]=$procmux$66_Y[1] D[2]=$procmux$66_Y[2] D[3]=$procmux$66_Y[3] D[4]=$procmux$66_Y[4] D[5]=$procmux$66_Y[5] D[6]=$procmux$66_Y[6] D[7]=$procmux$66_Y[7] D[8]=$procmux$66_Y[8] D[9]=$procmux$66_Y[9] D[10]=$procmux$66_Y[10] D[11]=$procmux$66_Y[11] D[12]=$procmux$66_Y[12] D[13]=$procmux$66_Y[13] D[14]=$procmux$66_Y[14] D[15]=$procmux$66_Y[15] D[16]=$procmux$66_Y[16] D[17]=$procmux$66_Y[17] D[18]=$procmux$66_Y[18] D[19]=$procmux$66_Y[19] D[20]=$procmux$66_Y[20] D[21]=$procmux$66_Y[21] D[22]=$procmux$66_Y[22] D[23]=$procmux$66_Y[23] D[24]=$procmux$66_Y[24] D[25]=$procmux$66_Y[25] D[26]=$procmux$66_Y[26] D[27]=$procmux$66_Y[27] D[28]=$procmux$66_Y[28] D[29]=$procmux$66_Y[29] D[30]=$procmux$66_Y[30] D[31]=$procmux$66_Y[31] Q[0]=u_var[0] Q[1]=u_var[1] Q[2]=u_var[2] Q[3]=u_var[3] Q[4]=u_var[4] Q[5]=u_var[5] Q[6]=u_var[6] Q[7]=u_var[7] Q[8]=u_var[8] Q[9]=u_var[9] Q[10]=u_var[10] Q[11]=u_var[11] Q[12]=u_var[12] Q[13]=u_var[13] Q[14]=u_var[14] Q[15]=u_var[15] Q[16]=u_var[16] Q[17]=u_var[17] Q[18]=u_var[18] Q[19]=u_var[19] Q[20]=u_var[20] Q[21]=u_var[21] Q[22]=u_var[22] Q[23]=u_var[23] Q[24]=u_var[24] Q[25]=u_var[25] Q[26]=u_var[26] Q[27]=u_var[27] Q[28]=u_var[28] Q[29]=u_var[29] Q[30]=u_var[30] Q[31]=u_var[31]
.subckt $dff CLK=clk D=$procmux$75_Y Q=looping
.subckt $mux A[0]=x_var[0] A[1]=x_var[1] A[2]=x_var[2] A[3]=x_var[3] A[4]=x_var[4] A[5]=x_var[5] A[6]=x_var[6] A[7]=x_var[7] A[8]=x_var[8] A[9]=x_var[9] A[10]=x_var[10] A[11]=x_var[11] A[12]=x_var[12] A[13]=x_var[13] A[14]=x_var[14] A[15]=x_var[15] A[16]=x_var[16] A[17]=x_var[17] A[18]=x_var[18] A[19]=x_var[19] A[20]=x_var[20] A[21]=x_var[21] A[22]=x_var[22] A[23]=x_var[23] A[24]=x_var[24] A[25]=x_var[25] A[26]=x_var[26] A[27]=x_var[27] A[28]=x_var[28] A[29]=x_var[29] A[30]=x_var[30] A[31]=x_var[31] B[0]=Xoutport[0] B[1]=Xoutport[1] B[2]=Xoutport[2] B[3]=Xoutport[3] B[4]=Xoutport[4] B[5]=Xoutport[5] B[6]=Xoutport[6] B[7]=Xoutport[7] B[8]=Xoutport[8] B[9]=Xoutport[9] B[10]=Xoutport[10] B[11]=Xoutport[11] B[12]=Xoutport[12] B[13]=Xoutport[13] B[14]=Xoutport[14] B[15]=Xoutport[15] B[16]=Xoutport[16] B[17]=Xoutport[17] B[18]=Xoutport[18] B[19]=Xoutport[19] B[20]=Xoutport[20] B[21]=Xoutport[21] B[22]=Xoutport[22] B[23]=Xoutport[23] B[24]=Xoutport[24] B[25]=Xoutport[25] B[26]=Xoutport[26] B[27]=Xoutport[27] B[28]=Xoutport[28] B[29]=Xoutport[29] B[30]=Xoutport[30] B[31]=Xoutport[31] S=$procmux$16_CMP Y[0]=$procmux$15_Y[0] Y[1]=$procmux$15_Y[1] Y[2]=$procmux$15_Y[2] Y[3]=$procmux$15_Y[3] Y[4]=$procmux$15_Y[4] Y[5]=$procmux$15_Y[5] Y[6]=$procmux$15_Y[6] Y[7]=$procmux$15_Y[7] Y[8]=$procmux$15_Y[8] Y[9]=$procmux$15_Y[9] Y[10]=$procmux$15_Y[10] Y[11]=$procmux$15_Y[11] Y[12]=$procmux$15_Y[12] Y[13]=$procmux$15_Y[13] Y[14]=$procmux$15_Y[14] Y[15]=$procmux$15_Y[15] Y[16]=$procmux$15_Y[16] Y[17]=$procmux$15_Y[17] Y[18]=$procmux$15_Y[18] Y[19]=$procmux$15_Y[19] Y[20]=$procmux$15_Y[20] Y[21]=$procmux$15_Y[21] Y[22]=$procmux$15_Y[22] Y[23]=$procmux$15_Y[23] Y[24]=$procmux$15_Y[24] Y[25]=$procmux$15_Y[25] Y[26]=$procmux$15_Y[26] Y[27]=$procmux$15_Y[27] Y[28]=$procmux$15_Y[28] Y[29]=$procmux$15_Y[29] Y[30]=$procmux$15_Y[30] Y[31]=$procmux$15_Y[31]
.subckt $mux A[0]=$procmux$15_Y[0] A[1]=$procmux$15_Y[1] A[2]=$procmux$15_Y[2] A[3]=$procmux$15_Y[3] A[4]=$procmux$15_Y[4] A[5]=$procmux$15_Y[5] A[6]=$procmux$15_Y[6] A[7]=$procmux$15_Y[7] A[8]=$procmux$15_Y[8] A[9]=$procmux$15_Y[9] A[10]=$procmux$15_Y[10] A[11]=$procmux$15_Y[11] A[12]=$procmux$15_Y[12] A[13]=$procmux$15_Y[13] A[14]=$procmux$15_Y[14] A[15]=$procmux$15_Y[15] A[16]=$procmux$15_Y[16] A[17]=$procmux$15_Y[17] A[18]=$procmux$15_Y[18] A[19]=$procmux$15_Y[19] A[20]=$procmux$15_Y[20] A[21]=$procmux$15_Y[21] A[22]=$procmux$15_Y[22] A[23]=$procmux$15_Y[23] A[24]=$procmux$15_Y[24] A[25]=$procmux$15_Y[25] A[26]=$procmux$15_Y[26] A[27]=$procmux$15_Y[27] A[28]=$procmux$15_Y[28] A[29]=$procmux$15_Y[29] A[30]=$procmux$15_Y[30] A[31]=$procmux$15_Y[31] B[0]=Xoutport[0] B[1]=Xoutport[1] B[2]=Xoutport[2] B[3]=Xoutport[3] B[4]=Xoutport[4] B[5]=Xoutport[5] B[6]=Xoutport[6] B[7]=Xoutport[7] B[8]=Xoutport[8] B[9]=Xoutport[9] B[10]=Xoutport[10] B[11]=Xoutport[11] B[12]=Xoutport[12] B[13]=Xoutport[13] B[14]=Xoutport[14] B[15]=Xoutport[15] B[16]=Xoutport[16] B[17]=Xoutport[17] B[18]=Xoutport[18] B[19]=Xoutport[19] B[20]=Xoutport[20] B[21]=Xoutport[21] B[22]=Xoutport[22] B[23]=Xoutport[23] B[24]=Xoutport[24] B[25]=Xoutport[25] B[26]=Xoutport[26] B[27]=Xoutport[27] B[28]=Xoutport[28] B[29]=Xoutport[29] B[30]=Xoutport[30] B[31]=Xoutport[31] S=$procmux$19_CMP Y[0]=$procmux$18_Y[0] Y[1]=$procmux$18_Y[1] Y[2]=$procmux$18_Y[2] Y[3]=$procmux$18_Y[3] Y[4]=$procmux$18_Y[4] Y[5]=$procmux$18_Y[5] Y[6]=$procmux$18_Y[6] Y[7]=$procmux$18_Y[7] Y[8]=$procmux$18_Y[8] Y[9]=$procmux$18_Y[9] Y[10]=$procmux$18_Y[10] Y[11]=$procmux$18_Y[11] Y[12]=$procmux$18_Y[12] Y[13]=$procmux$18_Y[13] Y[14]=$procmux$18_Y[14] Y[15]=$procmux$18_Y[15] Y[16]=$procmux$18_Y[16] Y[17]=$procmux$18_Y[17] Y[18]=$procmux$18_Y[18] Y[19]=$procmux$18_Y[19] Y[20]=$procmux$18_Y[20] Y[21]=$procmux$18_Y[21] Y[22]=$procmux$18_Y[22] Y[23]=$procmux$18_Y[23] Y[24]=$procmux$18_Y[24] Y[25]=$procmux$18_Y[25] Y[26]=$procmux$18_Y[26] Y[27]=$procmux$18_Y[27] Y[28]=$procmux$18_Y[28] Y[29]=$procmux$18_Y[29] Y[30]=$procmux$18_Y[30] Y[31]=$procmux$18_Y[31]
.subckt $mux A[0]=$procmux$18_Y[0] A[1]=$procmux$18_Y[1] A[2]=$procmux$18_Y[2] A[3]=$procmux$18_Y[3] A[4]=$procmux$18_Y[4] A[5]=$procmux$18_Y[5] A[6]=$procmux$18_Y[6] A[7]=$procmux$18_Y[7] A[8]=$procmux$18_Y[8] A[9]=$procmux$18_Y[9] A[10]=$procmux$18_Y[10] A[11]=$procmux$18_Y[11] A[12]=$procmux$18_Y[12] A[13]=$procmux$18_Y[13] A[14]=$procmux$18_Y[14] A[15]=$procmux$18_Y[15] A[16]=$procmux$18_Y[16] A[17]=$procmux$18_Y[17] A[18]=$procmux$18_Y[18] A[19]=$procmux$18_Y[19] A[20]=$procmux$18_Y[20] A[21]=$procmux$18_Y[21] A[22]=$procmux$18_Y[22] A[23]=$procmux$18_Y[23] A[24]=$procmux$18_Y[24] A[25]=$procmux$18_Y[25] A[26]=$procmux$18_Y[26] A[27]=$procmux$18_Y[27] A[28]=$procmux$18_Y[28] A[29]=$procmux$18_Y[29] A[30]=$procmux$18_Y[30] A[31]=$procmux$18_Y[31] B[0]=Xoutport[0] B[1]=Xoutport[1] B[2]=Xoutport[2] B[3]=Xoutport[3] B[4]=Xoutport[4] B[5]=Xoutport[5] B[6]=Xoutport[6] B[7]=Xoutport[7] B[8]=Xoutport[8] B[9]=Xoutport[9] B[10]=Xoutport[10] B[11]=Xoutport[11] B[12]=Xoutport[12] B[13]=Xoutport[13] B[14]=Xoutport[14] B[15]=Xoutport[15] B[16]=Xoutport[16] B[17]=Xoutport[17] B[18]=Xoutport[18] B[19]=Xoutport[19] B[20]=Xoutport[20] B[21]=Xoutport[21] B[22]=Xoutport[22] B[23]=Xoutport[23] B[24]=Xoutport[24] B[25]=Xoutport[25] B[26]=Xoutport[26] B[27]=Xoutport[27] B[28]=Xoutport[28] B[29]=Xoutport[29] B[30]=Xoutport[30] B[31]=Xoutport[31] S=$procmux$22_CMP Y[0]=$procmux$21_Y[0] Y[1]=$procmux$21_Y[1] Y[2]=$procmux$21_Y[2] Y[3]=$procmux$21_Y[3] Y[4]=$procmux$21_Y[4] Y[5]=$procmux$21_Y[5] Y[6]=$procmux$21_Y[6] Y[7]=$procmux$21_Y[7] Y[8]=$procmux$21_Y[8] Y[9]=$procmux$21_Y[9] Y[10]=$procmux$21_Y[10] Y[11]=$procmux$21_Y[11] Y[12]=$procmux$21_Y[12] Y[13]=$procmux$21_Y[13] Y[14]=$procmux$21_Y[14] Y[15]=$procmux$21_Y[15] Y[16]=$procmux$21_Y[16] Y[17]=$procmux$21_Y[17] Y[18]=$procmux$21_Y[18] Y[19]=$procmux$21_Y[19] Y[20]=$procmux$21_Y[20] Y[21]=$procmux$21_Y[21] Y[22]=$procmux$21_Y[22] Y[23]=$procmux$21_Y[23] Y[24]=$procmux$21_Y[24] Y[25]=$procmux$21_Y[25] Y[26]=$procmux$21_Y[26] Y[27]=$procmux$21_Y[27] Y[28]=$procmux$21_Y[28] Y[29]=$procmux$21_Y[29] Y[30]=$procmux$21_Y[30] Y[31]=$procmux$21_Y[31]
.subckt $mux A[0]=y_var[0] A[1]=y_var[1] A[2]=y_var[2] A[3]=y_var[3] A[4]=y_var[4] A[5]=y_var[5] A[6]=y_var[6] A[7]=y_var[7] A[8]=y_var[8] A[9]=y_var[9] A[10]=y_var[10] A[11]=y_var[11] A[12]=y_var[12] A[13]=y_var[13] A[14]=y_var[14] A[15]=y_var[15] A[16]=y_var[16] A[17]=y_var[17] A[18]=y_var[18] A[19]=y_var[19] A[20]=y_var[20] A[21]=y_var[21] A[22]=y_var[22] A[23]=y_var[23] A[24]=y_var[24] A[25]=y_var[25] A[26]=y_var[26] A[27]=y_var[27] A[28]=y_var[28] A[29]=y_var[29] A[30]=y_var[30] A[31]=y_var[31] B[0]=Youtport[0] B[1]=Youtport[1] B[2]=Youtport[2] B[3]=Youtport[3] B[4]=Youtport[4] B[5]=Youtport[5] B[6]=Youtport[6] B[7]=Youtport[7] B[8]=Youtport[8] B[9]=Youtport[9] B[10]=Youtport[10] B[11]=Youtport[11] B[12]=Youtport[12] B[13]=Youtport[13] B[14]=Youtport[14] B[15]=Youtport[15] B[16]=Youtport[16] B[17]=Youtport[17] B[18]=Youtport[18] B[19]=Youtport[19] B[20]=Youtport[20] B[21]=Youtport[21] B[22]=Youtport[22] B[23]=Youtport[23] B[24]=Youtport[24] B[25]=Youtport[25] B[26]=Youtport[26] B[27]=Youtport[27] B[28]=Youtport[28] B[29]=Youtport[29] B[30]=Youtport[30] B[31]=Youtport[31] S=$procmux$25_CMP Y[0]=$procmux$24_Y[0] Y[1]=$procmux$24_Y[1] Y[2]=$procmux$24_Y[2] Y[3]=$procmux$24_Y[3] Y[4]=$procmux$24_Y[4] Y[5]=$procmux$24_Y[5] Y[6]=$procmux$24_Y[6] Y[7]=$procmux$24_Y[7] Y[8]=$procmux$24_Y[8] Y[9]=$procmux$24_Y[9] Y[10]=$procmux$24_Y[10] Y[11]=$procmux$24_Y[11] Y[12]=$procmux$24_Y[12] Y[13]=$procmux$24_Y[13] Y[14]=$procmux$24_Y[14] Y[15]=$procmux$24_Y[15] Y[16]=$procmux$24_Y[16] Y[17]=$procmux$24_Y[17] Y[18]=$procmux$24_Y[18] Y[19]=$procmux$24_Y[19] Y[20]=$procmux$24_Y[20] Y[21]=$procmux$24_Y[21] Y[22]=$procmux$24_Y[22] Y[23]=$procmux$24_Y[23] Y[24]=$procmux$24_Y[24] Y[25]=$procmux$24_Y[25] Y[26]=$procmux$24_Y[26] Y[27]=$procmux$24_Y[27] Y[28]=$procmux$24_Y[28] Y[29]=$procmux$24_Y[29] Y[30]=$procmux$24_Y[30] Y[31]=$procmux$24_Y[31]
.subckt $mux A[0]=$procmux$24_Y[0] A[1]=$procmux$24_Y[1] A[2]=$procmux$24_Y[2] A[3]=$procmux$24_Y[3] A[4]=$procmux$24_Y[4] A[5]=$procmux$24_Y[5] A[6]=$procmux$24_Y[6] A[7]=$procmux$24_Y[7] A[8]=$procmux$24_Y[8] A[9]=$procmux$24_Y[9] A[10]=$procmux$24_Y[10] A[11]=$procmux$24_Y[11] A[12]=$procmux$24_Y[12] A[13]=$procmux$24_Y[13] A[14]=$procmux$24_Y[14] A[15]=$procmux$24_Y[15] A[16]=$procmux$24_Y[16] A[17]=$procmux$24_Y[17] A[18]=$procmux$24_Y[18] A[19]=$procmux$24_Y[19] A[20]=$procmux$24_Y[20] A[21]=$procmux$24_Y[21] A[22]=$procmux$24_Y[22] A[23]=$procmux$24_Y[23] A[24]=$procmux$24_Y[24] A[25]=$procmux$24_Y[25] A[26]=$procmux$24_Y[26] A[27]=$procmux$24_Y[27] A[28]=$procmux$24_Y[28] A[29]=$procmux$24_Y[29] A[30]=$procmux$24_Y[30] A[31]=$procmux$24_Y[31] B[0]=Youtport[0] B[1]=Youtport[1] B[2]=Youtport[2] B[3]=Youtport[3] B[4]=Youtport[4] B[5]=Youtport[5] B[6]=Youtport[6] B[7]=Youtport[7] B[8]=Youtport[8] B[9]=Youtport[9] B[10]=Youtport[10] B[11]=Youtport[11] B[12]=Youtport[12] B[13]=Youtport[13] B[14]=Youtport[14] B[15]=Youtport[15] B[16]=Youtport[16] B[17]=Youtport[17] B[18]=Youtport[18] B[19]=Youtport[19] B[20]=Youtport[20] B[21]=Youtport[21] B[22]=Youtport[22] B[23]=Youtport[23] B[24]=Youtport[24] B[25]=Youtport[25] B[26]=Youtport[26] B[27]=Youtport[27] B[28]=Youtport[28] B[29]=Youtport[29] B[30]=Youtport[30] B[31]=Youtport[31] S=$procmux$28_CMP Y[0]=$procmux$27_Y[0] Y[1]=$procmux$27_Y[1] Y[2]=$procmux$27_Y[2] Y[3]=$procmux$27_Y[3] Y[4]=$procmux$27_Y[4] Y[5]=$procmux$27_Y[5] Y[6]=$procmux$27_Y[6] Y[7]=$procmux$27_Y[7] Y[8]=$procmux$27_Y[8] Y[9]=$procmux$27_Y[9] Y[10]=$procmux$27_Y[10] Y[11]=$procmux$27_Y[11] Y[12]=$procmux$27_Y[12] Y[13]=$procmux$27_Y[13] Y[14]=$procmux$27_Y[14] Y[15]=$procmux$27_Y[15] Y[16]=$procmux$27_Y[16] Y[17]=$procmux$27_Y[17] Y[18]=$procmux$27_Y[18] Y[19]=$procmux$27_Y[19] Y[20]=$procmux$27_Y[20] Y[21]=$procmux$27_Y[21] Y[22]=$procmux$27_Y[22] Y[23]=$procmux$27_Y[23] Y[24]=$procmux$27_Y[24] Y[25]=$procmux$27_Y[25] Y[26]=$procmux$27_Y[26] Y[27]=$procmux$27_Y[27] Y[28]=$procmux$27_Y[28] Y[29]=$procmux$27_Y[29] Y[30]=$procmux$27_Y[30] Y[31]=$procmux$27_Y[31]
.subckt $mux A[0]=$procmux$27_Y[0] A[1]=$procmux$27_Y[1] A[2]=$procmux$27_Y[2] A[3]=$procmux$27_Y[3] A[4]=$procmux$27_Y[4] A[5]=$procmux$27_Y[5] A[6]=$procmux$27_Y[6] A[7]=$procmux$27_Y[7] A[8]=$procmux$27_Y[8] A[9]=$procmux$27_Y[9] A[10]=$procmux$27_Y[10] A[11]=$procmux$27_Y[11] A[12]=$procmux$27_Y[12] A[13]=$procmux$27_Y[13] A[14]=$procmux$27_Y[14] A[15]=$procmux$27_Y[15] A[16]=$procmux$27_Y[16] A[17]=$procmux$27_Y[17] A[18]=$procmux$27_Y[18] A[19]=$procmux$27_Y[19] A[20]=$procmux$27_Y[20] A[21]=$procmux$27_Y[21] A[22]=$procmux$27_Y[22] A[23]=$procmux$27_Y[23] A[24]=$procmux$27_Y[24] A[25]=$procmux$27_Y[25] A[26]=$procmux$27_Y[26] A[27]=$procmux$27_Y[27] A[28]=$procmux$27_Y[28] A[29]=$procmux$27_Y[29] A[30]=$procmux$27_Y[30] A[31]=$procmux$27_Y[31] B[0]=Youtport[0] B[1]=Youtport[1] B[2]=Youtport[2] B[3]=Youtport[3] B[4]=Youtport[4] B[5]=Youtport[5] B[6]=Youtport[6] B[7]=Youtport[7] B[8]=Youtport[8] B[9]=Youtport[9] B[10]=Youtport[10] B[11]=Youtport[11] B[12]=Youtport[12] B[13]=Youtport[13] B[14]=Youtport[14] B[15]=Youtport[15] B[16]=Youtport[16] B[17]=Youtport[17] B[18]=Youtport[18] B[19]=Youtport[19] B[20]=Youtport[20] B[21]=Youtport[21] B[22]=Youtport[22] B[23]=Youtport[23] B[24]=Youtport[24] B[25]=Youtport[25] B[26]=Youtport[26] B[27]=Youtport[27] B[28]=Youtport[28] B[29]=Youtport[29] B[30]=Youtport[30] B[31]=Youtport[31] S=$procmux$31_CMP Y[0]=$procmux$30_Y[0] Y[1]=$procmux$30_Y[1] Y[2]=$procmux$30_Y[2] Y[3]=$procmux$30_Y[3] Y[4]=$procmux$30_Y[4] Y[5]=$procmux$30_Y[5] Y[6]=$procmux$30_Y[6] Y[7]=$procmux$30_Y[7] Y[8]=$procmux$30_Y[8] Y[9]=$procmux$30_Y[9] Y[10]=$procmux$30_Y[10] Y[11]=$procmux$30_Y[11] Y[12]=$procmux$30_Y[12] Y[13]=$procmux$30_Y[13] Y[14]=$procmux$30_Y[14] Y[15]=$procmux$30_Y[15] Y[16]=$procmux$30_Y[16] Y[17]=$procmux$30_Y[17] Y[18]=$procmux$30_Y[18] Y[19]=$procmux$30_Y[19] Y[20]=$procmux$30_Y[20] Y[21]=$procmux$30_Y[21] Y[22]=$procmux$30_Y[22] Y[23]=$procmux$30_Y[23] Y[24]=$procmux$30_Y[24] Y[25]=$procmux$30_Y[25] Y[26]=$procmux$30_Y[26] Y[27]=$procmux$30_Y[27] Y[28]=$procmux$30_Y[28] Y[29]=$procmux$30_Y[29] Y[30]=$procmux$30_Y[30] Y[31]=$procmux$30_Y[31]
.subckt $mux A[0]=u_var[0] A[1]=u_var[1] A[2]=u_var[2] A[3]=u_var[3] A[4]=u_var[4] A[5]=u_var[5] A[6]=u_var[6] A[7]=u_var[7] A[8]=u_var[8] A[9]=u_var[9] A[10]=u_var[10] A[11]=u_var[11] A[12]=u_var[12] A[13]=u_var[13] A[14]=u_var[14] A[15]=u_var[15] A[16]=u_var[16] A[17]=u_var[17] A[18]=u_var[18] A[19]=u_var[19] A[20]=u_var[20] A[21]=u_var[21] A[22]=u_var[22] A[23]=u_var[23] A[24]=u_var[24] A[25]=u_var[25] A[26]=u_var[26] A[27]=u_var[27] A[28]=u_var[28] A[29]=u_var[29] A[30]=u_var[30] A[31]=u_var[31] B[0]=Uoutport[0] B[1]=Uoutport[1] B[2]=Uoutport[2] B[3]=Uoutport[3] B[4]=Uoutport[4] B[5]=Uoutport[5] B[6]=Uoutport[6] B[7]=Uoutport[7] B[8]=Uoutport[8] B[9]=Uoutport[9] B[10]=Uoutport[10] B[11]=Uoutport[11] B[12]=Uoutport[12] B[13]=Uoutport[13] B[14]=Uoutport[14] B[15]=Uoutport[15] B[16]=Uoutport[16] B[17]=Uoutport[17] B[18]=Uoutport[18] B[19]=Uoutport[19] B[20]=Uoutport[20] B[21]=Uoutport[21] B[22]=Uoutport[22] B[23]=Uoutport[23] B[24]=Uoutport[24] B[25]=Uoutport[25] B[26]=Uoutport[26] B[27]=Uoutport[27] B[28]=Uoutport[28] B[29]=Uoutport[29] B[30]=Uoutport[30] B[31]=Uoutport[31] S=$procmux$34_CMP Y[0]=$procmux$33_Y[0] Y[1]=$procmux$33_Y[1] Y[2]=$procmux$33_Y[2] Y[3]=$procmux$33_Y[3] Y[4]=$procmux$33_Y[4] Y[5]=$procmux$33_Y[5] Y[6]=$procmux$33_Y[6] Y[7]=$procmux$33_Y[7] Y[8]=$procmux$33_Y[8] Y[9]=$procmux$33_Y[9] Y[10]=$procmux$33_Y[10] Y[11]=$procmux$33_Y[11] Y[12]=$procmux$33_Y[12] Y[13]=$procmux$33_Y[13] Y[14]=$procmux$33_Y[14] Y[15]=$procmux$33_Y[15] Y[16]=$procmux$33_Y[16] Y[17]=$procmux$33_Y[17] Y[18]=$procmux$33_Y[18] Y[19]=$procmux$33_Y[19] Y[20]=$procmux$33_Y[20] Y[21]=$procmux$33_Y[21] Y[22]=$procmux$33_Y[22] Y[23]=$procmux$33_Y[23] Y[24]=$procmux$33_Y[24] Y[25]=$procmux$33_Y[25] Y[26]=$procmux$33_Y[26] Y[27]=$procmux$33_Y[27] Y[28]=$procmux$33_Y[28] Y[29]=$procmux$33_Y[29] Y[30]=$procmux$33_Y[30] Y[31]=$procmux$33_Y[31]
.subckt $mux A[0]=$procmux$33_Y[0] A[1]=$procmux$33_Y[1] A[2]=$procmux$33_Y[2] A[3]=$procmux$33_Y[3] A[4]=$procmux$33_Y[4] A[5]=$procmux$33_Y[5] A[6]=$procmux$33_Y[6] A[7]=$procmux$33_Y[7] A[8]=$procmux$33_Y[8] A[9]=$procmux$33_Y[9] A[10]=$procmux$33_Y[10] A[11]=$procmux$33_Y[11] A[12]=$procmux$33_Y[12] A[13]=$procmux$33_Y[13] A[14]=$procmux$33_Y[14] A[15]=$procmux$33_Y[15] A[16]=$procmux$33_Y[16] A[17]=$procmux$33_Y[17] A[18]=$procmux$33_Y[18] A[19]=$procmux$33_Y[19] A[20]=$procmux$33_Y[20] A[21]=$procmux$33_Y[21] A[22]=$procmux$33_Y[22] A[23]=$procmux$33_Y[23] A[24]=$procmux$33_Y[24] A[25]=$procmux$33_Y[25] A[26]=$procmux$33_Y[26] A[27]=$procmux$33_Y[27] A[28]=$procmux$33_Y[28] A[29]=$procmux$33_Y[29] A[30]=$procmux$33_Y[30] A[31]=$procmux$33_Y[31] B[0]=Uoutport[0] B[1]=Uoutport[1] B[2]=Uoutport[2] B[3]=Uoutport[3] B[4]=Uoutport[4] B[5]=Uoutport[5] B[6]=Uoutport[6] B[7]=Uoutport[7] B[8]=Uoutport[8] B[9]=Uoutport[9] B[10]=Uoutport[10] B[11]=Uoutport[11] B[12]=Uoutport[12] B[13]=Uoutport[13] B[14]=Uoutport[14] B[15]=Uoutport[15] B[16]=Uoutport[16] B[17]=Uoutport[17] B[18]=Uoutport[18] B[19]=Uoutport[19] B[20]=Uoutport[20] B[21]=Uoutport[21] B[22]=Uoutport[22] B[23]=Uoutport[23] B[24]=Uoutport[24] B[25]=Uoutport[25] B[26]=Uoutport[26] B[27]=Uoutport[27] B[28]=Uoutport[28] B[29]=Uoutport[29] B[30]=Uoutport[30] B[31]=Uoutport[31] S=$procmux$37_CMP Y[0]=$procmux$36_Y[0] Y[1]=$procmux$36_Y[1] Y[2]=$procmux$36_Y[2] Y[3]=$procmux$36_Y[3] Y[4]=$procmux$36_Y[4] Y[5]=$procmux$36_Y[5] Y[6]=$procmux$36_Y[6] Y[7]=$procmux$36_Y[7] Y[8]=$procmux$36_Y[8] Y[9]=$procmux$36_Y[9] Y[10]=$procmux$36_Y[10] Y[11]=$procmux$36_Y[11] Y[12]=$procmux$36_Y[12] Y[13]=$procmux$36_Y[13] Y[14]=$procmux$36_Y[14] Y[15]=$procmux$36_Y[15] Y[16]=$procmux$36_Y[16] Y[17]=$procmux$36_Y[17] Y[18]=$procmux$36_Y[18] Y[19]=$procmux$36_Y[19] Y[20]=$procmux$36_Y[20] Y[21]=$procmux$36_Y[21] Y[22]=$procmux$36_Y[22] Y[23]=$procmux$36_Y[23] Y[24]=$procmux$36_Y[24] Y[25]=$procmux$36_Y[25] Y[26]=$procmux$36_Y[26] Y[27]=$procmux$36_Y[27] Y[28]=$procmux$36_Y[28] Y[29]=$procmux$36_Y[29] Y[30]=$procmux$36_Y[30] Y[31]=$procmux$36_Y[31]
.subckt $mux A[0]=$procmux$36_Y[0] A[1]=$procmux$36_Y[1] A[2]=$procmux$36_Y[2] A[3]=$procmux$36_Y[3] A[4]=$procmux$36_Y[4] A[5]=$procmux$36_Y[5] A[6]=$procmux$36_Y[6] A[7]=$procmux$36_Y[7] A[8]=$procmux$36_Y[8] A[9]=$procmux$36_Y[9] A[10]=$procmux$36_Y[10] A[11]=$procmux$36_Y[11] A[12]=$procmux$36_Y[12] A[13]=$procmux$36_Y[13] A[14]=$procmux$36_Y[14] A[15]=$procmux$36_Y[15] A[16]=$procmux$36_Y[16] A[17]=$procmux$36_Y[17] A[18]=$procmux$36_Y[18] A[19]=$procmux$36_Y[19] A[20]=$procmux$36_Y[20] A[21]=$procmux$36_Y[21] A[22]=$procmux$36_Y[22] A[23]=$procmux$36_Y[23] A[24]=$procmux$36_Y[24] A[25]=$procmux$36_Y[25] A[26]=$procmux$36_Y[26] A[27]=$procmux$36_Y[27] A[28]=$procmux$36_Y[28] A[29]=$procmux$36_Y[29] A[30]=$procmux$36_Y[30] A[31]=$procmux$36_Y[31] B[0]=Uoutport[0] B[1]=Uoutport[1] B[2]=Uoutport[2] B[3]=Uoutport[3] B[4]=Uoutport[4] B[5]=Uoutport[5] B[6]=Uoutport[6] B[7]=Uoutport[7] B[8]=Uoutport[8] B[9]=Uoutport[9] B[10]=Uoutport[10] B[11]=Uoutport[11] B[12]=Uoutport[12] B[13]=Uoutport[13] B[14]=Uoutport[14] B[15]=Uoutport[15] B[16]=Uoutport[16] B[17]=Uoutport[17] B[18]=Uoutport[18] B[19]=Uoutport[19] B[20]=Uoutport[20] B[21]=Uoutport[21] B[22]=Uoutport[22] B[23]=Uoutport[23] B[24]=Uoutport[24] B[25]=Uoutport[25] B[26]=Uoutport[26] B[27]=Uoutport[27] B[28]=Uoutport[28] B[29]=Uoutport[29] B[30]=Uoutport[30] B[31]=Uoutport[31] S=$procmux$40_CMP Y[0]=$procmux$39_Y[0] Y[1]=$procmux$39_Y[1] Y[2]=$procmux$39_Y[2] Y[3]=$procmux$39_Y[3] Y[4]=$procmux$39_Y[4] Y[5]=$procmux$39_Y[5] Y[6]=$procmux$39_Y[6] Y[7]=$procmux$39_Y[7] Y[8]=$procmux$39_Y[8] Y[9]=$procmux$39_Y[9] Y[10]=$procmux$39_Y[10] Y[11]=$procmux$39_Y[11] Y[12]=$procmux$39_Y[12] Y[13]=$procmux$39_Y[13] Y[14]=$procmux$39_Y[14] Y[15]=$procmux$39_Y[15] Y[16]=$procmux$39_Y[16] Y[17]=$procmux$39_Y[17] Y[18]=$procmux$39_Y[18] Y[19]=$procmux$39_Y[19] Y[20]=$procmux$39_Y[20] Y[21]=$procmux$39_Y[21] Y[22]=$procmux$39_Y[22] Y[23]=$procmux$39_Y[23] Y[24]=$procmux$39_Y[24] Y[25]=$procmux$39_Y[25] Y[26]=$procmux$39_Y[26] Y[27]=$procmux$39_Y[27] Y[28]=$procmux$39_Y[28] Y[29]=$procmux$39_Y[29] Y[30]=$procmux$39_Y[30] Y[31]=$procmux$39_Y[31]
.subckt $mux A[0]=x_var[0] A[1]=x_var[1] A[2]=x_var[2] A[3]=x_var[3] A[4]=x_var[4] A[5]=x_var[5] A[6]=x_var[6] A[7]=x_var[7] A[8]=x_var[8] A[9]=x_var[9] A[10]=x_var[10] A[11]=x_var[11] A[12]=x_var[12] A[13]=x_var[13] A[14]=x_var[14] A[15]=x_var[15] A[16]=x_var[16] A[17]=x_var[17] A[18]=x_var[18] A[19]=x_var[19] A[20]=x_var[20] A[21]=x_var[21] A[22]=x_var[22] A[23]=x_var[23] A[24]=x_var[24] A[25]=x_var[25] A[26]=x_var[26] A[27]=x_var[27] A[28]=x_var[28] A[29]=x_var[29] A[30]=x_var[30] A[31]=x_var[31] B[0]=$add$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:44$13_Y[0] B[1]=$add$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:44$13_Y[1] B[2]=$add$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:44$13_Y[2] B[3]=$add$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:44$13_Y[3] B[4]=$add$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:44$13_Y[4] B[5]=$add$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:44$13_Y[5] B[6]=$add$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:44$13_Y[6] B[7]=$add$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:44$13_Y[7] B[8]=$add$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:44$13_Y[8] B[9]=$add$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:44$13_Y[9] B[10]=$add$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:44$13_Y[10] B[11]=$add$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:44$13_Y[11] B[12]=$add$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:44$13_Y[12] B[13]=$add$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:44$13_Y[13] B[14]=$add$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:44$13_Y[14] B[15]=$add$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:44$13_Y[15] B[16]=$add$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:44$13_Y[16] B[17]=$add$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:44$13_Y[17] B[18]=$add$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:44$13_Y[18] B[19]=$add$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:44$13_Y[19] B[20]=$add$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:44$13_Y[20] B[21]=$add$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:44$13_Y[21] B[22]=$add$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:44$13_Y[22] B[23]=$add$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:44$13_Y[23] B[24]=$add$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:44$13_Y[24] B[25]=$add$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:44$13_Y[25] B[26]=$add$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:44$13_Y[26] B[27]=$add$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:44$13_Y[27] B[28]=$add$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:44$13_Y[28] B[29]=$add$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:44$13_Y[29] B[30]=$add$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:44$13_Y[30] B[31]=$add$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:44$13_Y[31] S=$procmux$43_CMP Y[0]=$procmux$42_Y[0] Y[1]=$procmux$42_Y[1] Y[2]=$procmux$42_Y[2] Y[3]=$procmux$42_Y[3] Y[4]=$procmux$42_Y[4] Y[5]=$procmux$42_Y[5] Y[6]=$procmux$42_Y[6] Y[7]=$procmux$42_Y[7] Y[8]=$procmux$42_Y[8] Y[9]=$procmux$42_Y[9] Y[10]=$procmux$42_Y[10] Y[11]=$procmux$42_Y[11] Y[12]=$procmux$42_Y[12] Y[13]=$procmux$42_Y[13] Y[14]=$procmux$42_Y[14] Y[15]=$procmux$42_Y[15] Y[16]=$procmux$42_Y[16] Y[17]=$procmux$42_Y[17] Y[18]=$procmux$42_Y[18] Y[19]=$procmux$42_Y[19] Y[20]=$procmux$42_Y[20] Y[21]=$procmux$42_Y[21] Y[22]=$procmux$42_Y[22] Y[23]=$procmux$42_Y[23] Y[24]=$procmux$42_Y[24] Y[25]=$procmux$42_Y[25] Y[26]=$procmux$42_Y[26] Y[27]=$procmux$42_Y[27] Y[28]=$procmux$42_Y[28] Y[29]=$procmux$42_Y[29] Y[30]=$procmux$42_Y[30] Y[31]=$procmux$42_Y[31]
.subckt $mux A[0]=$procmux$42_Y[0] A[1]=$procmux$42_Y[1] A[2]=$procmux$42_Y[2] A[3]=$procmux$42_Y[3] A[4]=$procmux$42_Y[4] A[5]=$procmux$42_Y[5] A[6]=$procmux$42_Y[6] A[7]=$procmux$42_Y[7] A[8]=$procmux$42_Y[8] A[9]=$procmux$42_Y[9] A[10]=$procmux$42_Y[10] A[11]=$procmux$42_Y[11] A[12]=$procmux$42_Y[12] A[13]=$procmux$42_Y[13] A[14]=$procmux$42_Y[14] A[15]=$procmux$42_Y[15] A[16]=$procmux$42_Y[16] A[17]=$procmux$42_Y[17] A[18]=$procmux$42_Y[18] A[19]=$procmux$42_Y[19] A[20]=$procmux$42_Y[20] A[21]=$procmux$42_Y[21] A[22]=$procmux$42_Y[22] A[23]=$procmux$42_Y[23] A[24]=$procmux$42_Y[24] A[25]=$procmux$42_Y[25] A[26]=$procmux$42_Y[26] A[27]=$procmux$42_Y[27] A[28]=$procmux$42_Y[28] A[29]=$procmux$42_Y[29] A[30]=$procmux$42_Y[30] A[31]=$procmux$42_Y[31] B[0]=Xinport[0] B[1]=Xinport[1] B[2]=Xinport[2] B[3]=Xinport[3] B[4]=Xinport[4] B[5]=Xinport[5] B[6]=Xinport[6] B[7]=Xinport[7] B[8]=Xinport[8] B[9]=Xinport[9] B[10]=Xinport[10] B[11]=Xinport[11] B[12]=Xinport[12] B[13]=Xinport[13] B[14]=Xinport[14] B[15]=Xinport[15] B[16]=Xinport[16] B[17]=Xinport[17] B[18]=Xinport[18] B[19]=Xinport[19] B[20]=Xinport[20] B[21]=Xinport[21] B[22]=Xinport[22] B[23]=Xinport[23] B[24]=Xinport[24] B[25]=Xinport[25] B[26]=Xinport[26] B[27]=Xinport[27] B[28]=Xinport[28] B[29]=Xinport[29] B[30]=Xinport[30] B[31]=Xinport[31] S=$procmux$46_CMP Y[0]=$procmux$45_Y[0] Y[1]=$procmux$45_Y[1] Y[2]=$procmux$45_Y[2] Y[3]=$procmux$45_Y[3] Y[4]=$procmux$45_Y[4] Y[5]=$procmux$45_Y[5] Y[6]=$procmux$45_Y[6] Y[7]=$procmux$45_Y[7] Y[8]=$procmux$45_Y[8] Y[9]=$procmux$45_Y[9] Y[10]=$procmux$45_Y[10] Y[11]=$procmux$45_Y[11] Y[12]=$procmux$45_Y[12] Y[13]=$procmux$45_Y[13] Y[14]=$procmux$45_Y[14] Y[15]=$procmux$45_Y[15] Y[16]=$procmux$45_Y[16] Y[17]=$procmux$45_Y[17] Y[18]=$procmux$45_Y[18] Y[19]=$procmux$45_Y[19] Y[20]=$procmux$45_Y[20] Y[21]=$procmux$45_Y[21] Y[22]=$procmux$45_Y[22] Y[23]=$procmux$45_Y[23] Y[24]=$procmux$45_Y[24] Y[25]=$procmux$45_Y[25] Y[26]=$procmux$45_Y[26] Y[27]=$procmux$45_Y[27] Y[28]=$procmux$45_Y[28] Y[29]=$procmux$45_Y[29] Y[30]=$procmux$45_Y[30] Y[31]=$procmux$45_Y[31]
.subckt $mux A[0]=$procmux$45_Y[0] A[1]=$procmux$45_Y[1] A[2]=$procmux$45_Y[2] A[3]=$procmux$45_Y[3] A[4]=$procmux$45_Y[4] A[5]=$procmux$45_Y[5] A[6]=$procmux$45_Y[6] A[7]=$procmux$45_Y[7] A[8]=$procmux$45_Y[8] A[9]=$procmux$45_Y[9] A[10]=$procmux$45_Y[10] A[11]=$procmux$45_Y[11] A[12]=$procmux$45_Y[12] A[13]=$procmux$45_Y[13] A[14]=$procmux$45_Y[14] A[15]=$procmux$45_Y[15] A[16]=$procmux$45_Y[16] A[17]=$procmux$45_Y[17] A[18]=$procmux$45_Y[18] A[19]=$procmux$45_Y[19] A[20]=$procmux$45_Y[20] A[21]=$procmux$45_Y[21] A[22]=$procmux$45_Y[22] A[23]=$procmux$45_Y[23] A[24]=$procmux$45_Y[24] A[25]=$procmux$45_Y[25] A[26]=$procmux$45_Y[26] A[27]=$procmux$45_Y[27] A[28]=$procmux$45_Y[28] A[29]=$procmux$45_Y[29] A[30]=$procmux$45_Y[30] A[31]=$procmux$45_Y[31] B[0]=$false B[1]=$false B[2]=$false B[3]=$false B[4]=$false B[5]=$false B[6]=$false B[7]=$false B[8]=$false B[9]=$false B[10]=$false B[11]=$false B[12]=$false B[13]=$false B[14]=$false B[15]=$false B[16]=$false B[17]=$false B[18]=$false B[19]=$false B[20]=$false B[21]=$false B[22]=$false B[23]=$false B[24]=$false B[25]=$false B[26]=$false B[27]=$false B[28]=$false B[29]=$false B[30]=$false B[31]=$false S=$procmux$49_CMP Y[0]=$procmux$48_Y[0] Y[1]=$procmux$48_Y[1] Y[2]=$procmux$48_Y[2] Y[3]=$procmux$48_Y[3] Y[4]=$procmux$48_Y[4] Y[5]=$procmux$48_Y[5] Y[6]=$procmux$48_Y[6] Y[7]=$procmux$48_Y[7] Y[8]=$procmux$48_Y[8] Y[9]=$procmux$48_Y[9] Y[10]=$procmux$48_Y[10] Y[11]=$procmux$48_Y[11] Y[12]=$procmux$48_Y[12] Y[13]=$procmux$48_Y[13] Y[14]=$procmux$48_Y[14] Y[15]=$procmux$48_Y[15] Y[16]=$procmux$48_Y[16] Y[17]=$procmux$48_Y[17] Y[18]=$procmux$48_Y[18] Y[19]=$procmux$48_Y[19] Y[20]=$procmux$48_Y[20] Y[21]=$procmux$48_Y[21] Y[22]=$procmux$48_Y[22] Y[23]=$procmux$48_Y[23] Y[24]=$procmux$48_Y[24] Y[25]=$procmux$48_Y[25] Y[26]=$procmux$48_Y[26] Y[27]=$procmux$48_Y[27] Y[28]=$procmux$48_Y[28] Y[29]=$procmux$48_Y[29] Y[30]=$procmux$48_Y[30] Y[31]=$procmux$48_Y[31]
.subckt $mux A[0]=y_var[0] A[1]=y_var[1] A[2]=y_var[2] A[3]=y_var[3] A[4]=y_var[4] A[5]=y_var[5] A[6]=y_var[6] A[7]=y_var[7] A[8]=y_var[8] A[9]=y_var[9] A[10]=y_var[10] A[11]=y_var[11] A[12]=y_var[12] A[13]=y_var[13] A[14]=y_var[14] A[15]=y_var[15] A[16]=y_var[16] A[17]=y_var[17] A[18]=y_var[18] A[19]=y_var[19] A[20]=y_var[20] A[21]=y_var[21] A[22]=y_var[22] A[23]=y_var[23] A[24]=y_var[24] A[25]=y_var[25] A[26]=y_var[26] A[27]=y_var[27] A[28]=y_var[28] A[29]=y_var[29] A[30]=y_var[30] A[31]=y_var[31] B[0]=$add$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:43$12_Y[0] B[1]=$add$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:43$12_Y[1] B[2]=$add$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:43$12_Y[2] B[3]=$add$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:43$12_Y[3] B[4]=$add$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:43$12_Y[4] B[5]=$add$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:43$12_Y[5] B[6]=$add$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:43$12_Y[6] B[7]=$add$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:43$12_Y[7] B[8]=$add$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:43$12_Y[8] B[9]=$add$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:43$12_Y[9] B[10]=$add$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:43$12_Y[10] B[11]=$add$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:43$12_Y[11] B[12]=$add$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:43$12_Y[12] B[13]=$add$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:43$12_Y[13] B[14]=$add$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:43$12_Y[14] B[15]=$add$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:43$12_Y[15] B[16]=$add$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:43$12_Y[16] B[17]=$add$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:43$12_Y[17] B[18]=$add$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:43$12_Y[18] B[19]=$add$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:43$12_Y[19] B[20]=$add$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:43$12_Y[20] B[21]=$add$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:43$12_Y[21] B[22]=$add$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:43$12_Y[22] B[23]=$add$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:43$12_Y[23] B[24]=$add$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:43$12_Y[24] B[25]=$add$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:43$12_Y[25] B[26]=$add$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:43$12_Y[26] B[27]=$add$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:43$12_Y[27] B[28]=$add$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:43$12_Y[28] B[29]=$add$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:43$12_Y[29] B[30]=$add$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:43$12_Y[30] B[31]=$add$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:43$12_Y[31] S=$procmux$52_CMP Y[0]=$procmux$51_Y[0] Y[1]=$procmux$51_Y[1] Y[2]=$procmux$51_Y[2] Y[3]=$procmux$51_Y[3] Y[4]=$procmux$51_Y[4] Y[5]=$procmux$51_Y[5] Y[6]=$procmux$51_Y[6] Y[7]=$procmux$51_Y[7] Y[8]=$procmux$51_Y[8] Y[9]=$procmux$51_Y[9] Y[10]=$procmux$51_Y[10] Y[11]=$procmux$51_Y[11] Y[12]=$procmux$51_Y[12] Y[13]=$procmux$51_Y[13] Y[14]=$procmux$51_Y[14] Y[15]=$procmux$51_Y[15] Y[16]=$procmux$51_Y[16] Y[17]=$procmux$51_Y[17] Y[18]=$procmux$51_Y[18] Y[19]=$procmux$51_Y[19] Y[20]=$procmux$51_Y[20] Y[21]=$procmux$51_Y[21] Y[22]=$procmux$51_Y[22] Y[23]=$procmux$51_Y[23] Y[24]=$procmux$51_Y[24] Y[25]=$procmux$51_Y[25] Y[26]=$procmux$51_Y[26] Y[27]=$procmux$51_Y[27] Y[28]=$procmux$51_Y[28] Y[29]=$procmux$51_Y[29] Y[30]=$procmux$51_Y[30] Y[31]=$procmux$51_Y[31]
.subckt $mux A[0]=$procmux$51_Y[0] A[1]=$procmux$51_Y[1] A[2]=$procmux$51_Y[2] A[3]=$procmux$51_Y[3] A[4]=$procmux$51_Y[4] A[5]=$procmux$51_Y[5] A[6]=$procmux$51_Y[6] A[7]=$procmux$51_Y[7] A[8]=$procmux$51_Y[8] A[9]=$procmux$51_Y[9] A[10]=$procmux$51_Y[10] A[11]=$procmux$51_Y[11] A[12]=$procmux$51_Y[12] A[13]=$procmux$51_Y[13] A[14]=$procmux$51_Y[14] A[15]=$procmux$51_Y[15] A[16]=$procmux$51_Y[16] A[17]=$procmux$51_Y[17] A[18]=$procmux$51_Y[18] A[19]=$procmux$51_Y[19] A[20]=$procmux$51_Y[20] A[21]=$procmux$51_Y[21] A[22]=$procmux$51_Y[22] A[23]=$procmux$51_Y[23] A[24]=$procmux$51_Y[24] A[25]=$procmux$51_Y[25] A[26]=$procmux$51_Y[26] A[27]=$procmux$51_Y[27] A[28]=$procmux$51_Y[28] A[29]=$procmux$51_Y[29] A[30]=$procmux$51_Y[30] A[31]=$procmux$51_Y[31] B[0]=Yinport[0] B[1]=Yinport[1] B[2]=Yinport[2] B[3]=Yinport[3] B[4]=Yinport[4] B[5]=Yinport[5] B[6]=Yinport[6] B[7]=Yinport[7] B[8]=Yinport[8] B[9]=Yinport[9] B[10]=Yinport[10] B[11]=Yinport[11] B[12]=Yinport[12] B[13]=Yinport[13] B[14]=Yinport[14] B[15]=Yinport[15] B[16]=Yinport[16] B[17]=Yinport[17] B[18]=Yinport[18] B[19]=Yinport[19] B[20]=Yinport[20] B[21]=Yinport[21] B[22]=Yinport[22] B[23]=Yinport[23] B[24]=Yinport[24] B[25]=Yinport[25] B[26]=Yinport[26] B[27]=Yinport[27] B[28]=Yinport[28] B[29]=Yinport[29] B[30]=Yinport[30] B[31]=Yinport[31] S=$procmux$55_CMP Y[0]=$procmux$54_Y[0] Y[1]=$procmux$54_Y[1] Y[2]=$procmux$54_Y[2] Y[3]=$procmux$54_Y[3] Y[4]=$procmux$54_Y[4] Y[5]=$procmux$54_Y[5] Y[6]=$procmux$54_Y[6] Y[7]=$procmux$54_Y[7] Y[8]=$procmux$54_Y[8] Y[9]=$procmux$54_Y[9] Y[10]=$procmux$54_Y[10] Y[11]=$procmux$54_Y[11] Y[12]=$procmux$54_Y[12] Y[13]=$procmux$54_Y[13] Y[14]=$procmux$54_Y[14] Y[15]=$procmux$54_Y[15] Y[16]=$procmux$54_Y[16] Y[17]=$procmux$54_Y[17] Y[18]=$procmux$54_Y[18] Y[19]=$procmux$54_Y[19] Y[20]=$procmux$54_Y[20] Y[21]=$procmux$54_Y[21] Y[22]=$procmux$54_Y[22] Y[23]=$procmux$54_Y[23] Y[24]=$procmux$54_Y[24] Y[25]=$procmux$54_Y[25] Y[26]=$procmux$54_Y[26] Y[27]=$procmux$54_Y[27] Y[28]=$procmux$54_Y[28] Y[29]=$procmux$54_Y[29] Y[30]=$procmux$54_Y[30] Y[31]=$procmux$54_Y[31]
.subckt $mux A[0]=$procmux$54_Y[0] A[1]=$procmux$54_Y[1] A[2]=$procmux$54_Y[2] A[3]=$procmux$54_Y[3] A[4]=$procmux$54_Y[4] A[5]=$procmux$54_Y[5] A[6]=$procmux$54_Y[6] A[7]=$procmux$54_Y[7] A[8]=$procmux$54_Y[8] A[9]=$procmux$54_Y[9] A[10]=$procmux$54_Y[10] A[11]=$procmux$54_Y[11] A[12]=$procmux$54_Y[12] A[13]=$procmux$54_Y[13] A[14]=$procmux$54_Y[14] A[15]=$procmux$54_Y[15] A[16]=$procmux$54_Y[16] A[17]=$procmux$54_Y[17] A[18]=$procmux$54_Y[18] A[19]=$procmux$54_Y[19] A[20]=$procmux$54_Y[20] A[21]=$procmux$54_Y[21] A[22]=$procmux$54_Y[22] A[23]=$procmux$54_Y[23] A[24]=$procmux$54_Y[24] A[25]=$procmux$54_Y[25] A[26]=$procmux$54_Y[26] A[27]=$procmux$54_Y[27] A[28]=$procmux$54_Y[28] A[29]=$procmux$54_Y[29] A[30]=$procmux$54_Y[30] A[31]=$procmux$54_Y[31] B[0]=$false B[1]=$false B[2]=$false B[3]=$false B[4]=$false B[5]=$false B[6]=$false B[7]=$false B[8]=$false B[9]=$false B[10]=$false B[11]=$false B[12]=$false B[13]=$false B[14]=$false B[15]=$false B[16]=$false B[17]=$false B[18]=$false B[19]=$false B[20]=$false B[21]=$false B[22]=$false B[23]=$false B[24]=$false B[25]=$false B[26]=$false B[27]=$false B[28]=$false B[29]=$false B[30]=$false B[31]=$false S=$procmux$58_CMP Y[0]=$procmux$57_Y[0] Y[1]=$procmux$57_Y[1] Y[2]=$procmux$57_Y[2] Y[3]=$procmux$57_Y[3] Y[4]=$procmux$57_Y[4] Y[5]=$procmux$57_Y[5] Y[6]=$procmux$57_Y[6] Y[7]=$procmux$57_Y[7] Y[8]=$procmux$57_Y[8] Y[9]=$procmux$57_Y[9] Y[10]=$procmux$57_Y[10] Y[11]=$procmux$57_Y[11] Y[12]=$procmux$57_Y[12] Y[13]=$procmux$57_Y[13] Y[14]=$procmux$57_Y[14] Y[15]=$procmux$57_Y[15] Y[16]=$procmux$57_Y[16] Y[17]=$procmux$57_Y[17] Y[18]=$procmux$57_Y[18] Y[19]=$procmux$57_Y[19] Y[20]=$procmux$57_Y[20] Y[21]=$procmux$57_Y[21] Y[22]=$procmux$57_Y[22] Y[23]=$procmux$57_Y[23] Y[24]=$procmux$57_Y[24] Y[25]=$procmux$57_Y[25] Y[26]=$procmux$57_Y[26] Y[27]=$procmux$57_Y[27] Y[28]=$procmux$57_Y[28] Y[29]=$procmux$57_Y[29] Y[30]=$procmux$57_Y[30] Y[31]=$procmux$57_Y[31]
.subckt $mux A[0]=u_var[0] A[1]=u_var[1] A[2]=u_var[2] A[3]=u_var[3] A[4]=u_var[4] A[5]=u_var[5] A[6]=u_var[6] A[7]=u_var[7] A[8]=u_var[8] A[9]=u_var[9] A[10]=u_var[10] A[11]=u_var[11] A[12]=u_var[12] A[13]=u_var[13] A[14]=u_var[14] A[15]=u_var[15] A[16]=u_var[16] A[17]=u_var[17] A[18]=u_var[18] A[19]=u_var[19] A[20]=u_var[20] A[21]=u_var[21] A[22]=u_var[22] A[23]=u_var[23] A[24]=u_var[24] A[25]=u_var[25] A[26]=u_var[26] A[27]=u_var[27] A[28]=u_var[28] A[29]=u_var[29] A[30]=u_var[30] A[31]=u_var[31] B[0]=$sub$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$11_Y[0] B[1]=$sub$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$11_Y[1] B[2]=$sub$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$11_Y[2] B[3]=$sub$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$11_Y[3] B[4]=$sub$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$11_Y[4] B[5]=$sub$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$11_Y[5] B[6]=$sub$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$11_Y[6] B[7]=$sub$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$11_Y[7] B[8]=$sub$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$11_Y[8] B[9]=$sub$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$11_Y[9] B[10]=$sub$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$11_Y[10] B[11]=$sub$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$11_Y[11] B[12]=$sub$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$11_Y[12] B[13]=$sub$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$11_Y[13] B[14]=$sub$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$11_Y[14] B[15]=$sub$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$11_Y[15] B[16]=$sub$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$11_Y[16] B[17]=$sub$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$11_Y[17] B[18]=$sub$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$11_Y[18] B[19]=$sub$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$11_Y[19] B[20]=$sub$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$11_Y[20] B[21]=$sub$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$11_Y[21] B[22]=$sub$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$11_Y[22] B[23]=$sub$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$11_Y[23] B[24]=$sub$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$11_Y[24] B[25]=$sub$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$11_Y[25] B[26]=$sub$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$11_Y[26] B[27]=$sub$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$11_Y[27] B[28]=$sub$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$11_Y[28] B[29]=$sub$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$11_Y[29] B[30]=$sub$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$11_Y[30] B[31]=$sub$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$11_Y[31] S=$procmux$61_CMP Y[0]=$procmux$60_Y[0] Y[1]=$procmux$60_Y[1] Y[2]=$procmux$60_Y[2] Y[3]=$procmux$60_Y[3] Y[4]=$procmux$60_Y[4] Y[5]=$procmux$60_Y[5] Y[6]=$procmux$60_Y[6] Y[7]=$procmux$60_Y[7] Y[8]=$procmux$60_Y[8] Y[9]=$procmux$60_Y[9] Y[10]=$procmux$60_Y[10] Y[11]=$procmux$60_Y[11] Y[12]=$procmux$60_Y[12] Y[13]=$procmux$60_Y[13] Y[14]=$procmux$60_Y[14] Y[15]=$procmux$60_Y[15] Y[16]=$procmux$60_Y[16] Y[17]=$procmux$60_Y[17] Y[18]=$procmux$60_Y[18] Y[19]=$procmux$60_Y[19] Y[20]=$procmux$60_Y[20] Y[21]=$procmux$60_Y[21] Y[22]=$procmux$60_Y[22] Y[23]=$procmux$60_Y[23] Y[24]=$procmux$60_Y[24] Y[25]=$procmux$60_Y[25] Y[26]=$procmux$60_Y[26] Y[27]=$procmux$60_Y[27] Y[28]=$procmux$60_Y[28] Y[29]=$procmux$60_Y[29] Y[30]=$procmux$60_Y[30] Y[31]=$procmux$60_Y[31]
.subckt $mux A[0]=$procmux$60_Y[0] A[1]=$procmux$60_Y[1] A[2]=$procmux$60_Y[2] A[3]=$procmux$60_Y[3] A[4]=$procmux$60_Y[4] A[5]=$procmux$60_Y[5] A[6]=$procmux$60_Y[6] A[7]=$procmux$60_Y[7] A[8]=$procmux$60_Y[8] A[9]=$procmux$60_Y[9] A[10]=$procmux$60_Y[10] A[11]=$procmux$60_Y[11] A[12]=$procmux$60_Y[12] A[13]=$procmux$60_Y[13] A[14]=$procmux$60_Y[14] A[15]=$procmux$60_Y[15] A[16]=$procmux$60_Y[16] A[17]=$procmux$60_Y[17] A[18]=$procmux$60_Y[18] A[19]=$procmux$60_Y[19] A[20]=$procmux$60_Y[20] A[21]=$procmux$60_Y[21] A[22]=$procmux$60_Y[22] A[23]=$procmux$60_Y[23] A[24]=$procmux$60_Y[24] A[25]=$procmux$60_Y[25] A[26]=$procmux$60_Y[26] A[27]=$procmux$60_Y[27] A[28]=$procmux$60_Y[28] A[29]=$procmux$60_Y[29] A[30]=$procmux$60_Y[30] A[31]=$procmux$60_Y[31] B[0]=Uinport[0] B[1]=Uinport[1] B[2]=Uinport[2] B[3]=Uinport[3] B[4]=Uinport[4] B[5]=Uinport[5] B[6]=Uinport[6] B[7]=Uinport[7] B[8]=Uinport[8] B[9]=Uinport[9] B[10]=Uinport[10] B[11]=Uinport[11] B[12]=Uinport[12] B[13]=Uinport[13] B[14]=Uinport[14] B[15]=Uinport[15] B[16]=Uinport[16] B[17]=Uinport[17] B[18]=Uinport[18] B[19]=Uinport[19] B[20]=Uinport[20] B[21]=Uinport[21] B[22]=Uinport[22] B[23]=Uinport[23] B[24]=Uinport[24] B[25]=Uinport[25] B[26]=Uinport[26] B[27]=Uinport[27] B[28]=Uinport[28] B[29]=Uinport[29] B[30]=Uinport[30] B[31]=Uinport[31] S=$procmux$64_CMP Y[0]=$procmux$63_Y[0] Y[1]=$procmux$63_Y[1] Y[2]=$procmux$63_Y[2] Y[3]=$procmux$63_Y[3] Y[4]=$procmux$63_Y[4] Y[5]=$procmux$63_Y[5] Y[6]=$procmux$63_Y[6] Y[7]=$procmux$63_Y[7] Y[8]=$procmux$63_Y[8] Y[9]=$procmux$63_Y[9] Y[10]=$procmux$63_Y[10] Y[11]=$procmux$63_Y[11] Y[12]=$procmux$63_Y[12] Y[13]=$procmux$63_Y[13] Y[14]=$procmux$63_Y[14] Y[15]=$procmux$63_Y[15] Y[16]=$procmux$63_Y[16] Y[17]=$procmux$63_Y[17] Y[18]=$procmux$63_Y[18] Y[19]=$procmux$63_Y[19] Y[20]=$procmux$63_Y[20] Y[21]=$procmux$63_Y[21] Y[22]=$procmux$63_Y[22] Y[23]=$procmux$63_Y[23] Y[24]=$procmux$63_Y[24] Y[25]=$procmux$63_Y[25] Y[26]=$procmux$63_Y[26] Y[27]=$procmux$63_Y[27] Y[28]=$procmux$63_Y[28] Y[29]=$procmux$63_Y[29] Y[30]=$procmux$63_Y[30] Y[31]=$procmux$63_Y[31]
.subckt $mux A[0]=$procmux$63_Y[0] A[1]=$procmux$63_Y[1] A[2]=$procmux$63_Y[2] A[3]=$procmux$63_Y[3] A[4]=$procmux$63_Y[4] A[5]=$procmux$63_Y[5] A[6]=$procmux$63_Y[6] A[7]=$procmux$63_Y[7] A[8]=$procmux$63_Y[8] A[9]=$procmux$63_Y[9] A[10]=$procmux$63_Y[10] A[11]=$procmux$63_Y[11] A[12]=$procmux$63_Y[12] A[13]=$procmux$63_Y[13] A[14]=$procmux$63_Y[14] A[15]=$procmux$63_Y[15] A[16]=$procmux$63_Y[16] A[17]=$procmux$63_Y[17] A[18]=$procmux$63_Y[18] A[19]=$procmux$63_Y[19] A[20]=$procmux$63_Y[20] A[21]=$procmux$63_Y[21] A[22]=$procmux$63_Y[22] A[23]=$procmux$63_Y[23] A[24]=$procmux$63_Y[24] A[25]=$procmux$63_Y[25] A[26]=$procmux$63_Y[26] A[27]=$procmux$63_Y[27] A[28]=$procmux$63_Y[28] A[29]=$procmux$63_Y[29] A[30]=$procmux$63_Y[30] A[31]=$procmux$63_Y[31] B[0]=$false B[1]=$false B[2]=$false B[3]=$false B[4]=$false B[5]=$false B[6]=$false B[7]=$false B[8]=$false B[9]=$false B[10]=$false B[11]=$false B[12]=$false B[13]=$false B[14]=$false B[15]=$false B[16]=$false B[17]=$false B[18]=$false B[19]=$false B[20]=$false B[21]=$false B[22]=$false B[23]=$false B[24]=$false B[25]=$false B[26]=$false B[27]=$false B[28]=$false B[29]=$false B[30]=$false B[31]=$false S=$procmux$67_CMP Y[0]=$procmux$66_Y[0] Y[1]=$procmux$66_Y[1] Y[2]=$procmux$66_Y[2] Y[3]=$procmux$66_Y[3] Y[4]=$procmux$66_Y[4] Y[5]=$procmux$66_Y[5] Y[6]=$procmux$66_Y[6] Y[7]=$procmux$66_Y[7] Y[8]=$procmux$66_Y[8] Y[9]=$procmux$66_Y[9] Y[10]=$procmux$66_Y[10] Y[11]=$procmux$66_Y[11] Y[12]=$procmux$66_Y[12] Y[13]=$procmux$66_Y[13] Y[14]=$procmux$66_Y[14] Y[15]=$procmux$66_Y[15] Y[16]=$procmux$66_Y[16] Y[17]=$procmux$66_Y[17] Y[18]=$procmux$66_Y[18] Y[19]=$procmux$66_Y[19] Y[20]=$procmux$66_Y[20] Y[21]=$procmux$66_Y[21] Y[22]=$procmux$66_Y[22] Y[23]=$procmux$66_Y[23] Y[24]=$procmux$66_Y[24] Y[25]=$procmux$66_Y[25] Y[26]=$procmux$66_Y[26] Y[27]=$procmux$66_Y[27] Y[28]=$procmux$66_Y[28] Y[29]=$procmux$66_Y[29] Y[30]=$procmux$66_Y[30] Y[31]=$procmux$66_Y[31]
.subckt $mux A=$false B=looping S=$procmux$70_CMP Y=$procmux$69_Y
.subckt $mux A=$procmux$69_Y B=$true S=$procmux$73_CMP Y=$procmux$72_Y
.subckt $mux A=$procmux$72_Y B=$false S=$procmux$76_CMP Y=$procmux$75_Y
.subckt $sub A[0]=$sub$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$8_Y[0] A[1]=$sub$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$8_Y[1] A[2]=$sub$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$8_Y[2] A[3]=$sub$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$8_Y[3] A[4]=$sub$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$8_Y[4] A[5]=$sub$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$8_Y[5] A[6]=$sub$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$8_Y[6] A[7]=$sub$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$8_Y[7] A[8]=$sub$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$8_Y[8] A[9]=$sub$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$8_Y[9] A[10]=$sub$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$8_Y[10] A[11]=$sub$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$8_Y[11] A[12]=$sub$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$8_Y[12] A[13]=$sub$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$8_Y[13] A[14]=$sub$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$8_Y[14] A[15]=$sub$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$8_Y[15] A[16]=$sub$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$8_Y[16] A[17]=$sub$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$8_Y[17] A[18]=$sub$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$8_Y[18] A[19]=$sub$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$8_Y[19] A[20]=$sub$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$8_Y[20] A[21]=$sub$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$8_Y[21] A[22]=$sub$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$8_Y[22] A[23]=$sub$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$8_Y[23] A[24]=$sub$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$8_Y[24] A[25]=$sub$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$8_Y[25] A[26]=$sub$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$8_Y[26] A[27]=$sub$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$8_Y[27] A[28]=$sub$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$8_Y[28] A[29]=$sub$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$8_Y[29] A[30]=$sub$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$8_Y[30] A[31]=$sub$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$8_Y[31] B[0]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$10_Y[0] B[1]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$10_Y[1] B[2]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$10_Y[2] B[3]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$10_Y[3] B[4]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$10_Y[4] B[5]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$10_Y[5] B[6]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$10_Y[6] B[7]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$10_Y[7] B[8]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$10_Y[8] B[9]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$10_Y[9] B[10]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$10_Y[10] B[11]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$10_Y[11] B[12]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$10_Y[12] B[13]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$10_Y[13] B[14]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$10_Y[14] B[15]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$10_Y[15] B[16]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$10_Y[16] B[17]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$10_Y[17] B[18]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$10_Y[18] B[19]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$10_Y[19] B[20]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$10_Y[20] B[21]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$10_Y[21] B[22]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$10_Y[22] B[23]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$10_Y[23] B[24]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$10_Y[24] B[25]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$10_Y[25] B[26]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$10_Y[26] B[27]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$10_Y[27] B[28]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$10_Y[28] B[29]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$10_Y[29] B[30]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$10_Y[30] B[31]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$10_Y[31] Y[0]=$sub$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$11_Y[0] Y[1]=$sub$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$11_Y[1] Y[2]=$sub$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$11_Y[2] Y[3]=$sub$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$11_Y[3] Y[4]=$sub$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$11_Y[4] Y[5]=$sub$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$11_Y[5] Y[6]=$sub$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$11_Y[6] Y[7]=$sub$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$11_Y[7] Y[8]=$sub$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$11_Y[8] Y[9]=$sub$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$11_Y[9] Y[10]=$sub$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$11_Y[10] Y[11]=$sub$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$11_Y[11] Y[12]=$sub$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$11_Y[12] Y[13]=$sub$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$11_Y[13] Y[14]=$sub$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$11_Y[14] Y[15]=$sub$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$11_Y[15] Y[16]=$sub$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$11_Y[16] Y[17]=$sub$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$11_Y[17] Y[18]=$sub$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$11_Y[18] Y[19]=$sub$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$11_Y[19] Y[20]=$sub$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$11_Y[20] Y[21]=$sub$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$11_Y[21] Y[22]=$sub$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$11_Y[22] Y[23]=$sub$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$11_Y[23] Y[24]=$sub$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$11_Y[24] Y[25]=$sub$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$11_Y[25] Y[26]=$sub$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$11_Y[26] Y[27]=$sub$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$11_Y[27] Y[28]=$sub$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$11_Y[28] Y[29]=$sub$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$11_Y[29] Y[30]=$sub$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$11_Y[30] Y[31]=$sub$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$11_Y[31]
.subckt $sub A[0]=u_var[0] A[1]=u_var[1] A[2]=u_var[2] A[3]=u_var[3] A[4]=u_var[4] A[5]=u_var[5] A[6]=u_var[6] A[7]=u_var[7] A[8]=u_var[8] A[9]=u_var[9] A[10]=u_var[10] A[11]=u_var[11] A[12]=u_var[12] A[13]=u_var[13] A[14]=u_var[14] A[15]=u_var[15] A[16]=u_var[16] A[17]=u_var[17] A[18]=u_var[18] A[19]=u_var[19] A[20]=u_var[20] A[21]=u_var[21] A[22]=u_var[22] A[23]=u_var[23] A[24]=u_var[24] A[25]=u_var[25] A[26]=u_var[26] A[27]=u_var[27] A[28]=u_var[28] A[29]=u_var[29] A[30]=u_var[30] A[31]=u_var[31] B[0]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$7_Y[0] B[1]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$7_Y[1] B[2]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$7_Y[2] B[3]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$7_Y[3] B[4]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$7_Y[4] B[5]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$7_Y[5] B[6]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$7_Y[6] B[7]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$7_Y[7] B[8]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$7_Y[8] B[9]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$7_Y[9] B[10]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$7_Y[10] B[11]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$7_Y[11] B[12]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$7_Y[12] B[13]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$7_Y[13] B[14]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$7_Y[14] B[15]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$7_Y[15] B[16]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$7_Y[16] B[17]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$7_Y[17] B[18]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$7_Y[18] B[19]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$7_Y[19] B[20]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$7_Y[20] B[21]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$7_Y[21] B[22]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$7_Y[22] B[23]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$7_Y[23] B[24]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$7_Y[24] B[25]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$7_Y[25] B[26]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$7_Y[26] B[27]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$7_Y[27] B[28]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$7_Y[28] B[29]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$7_Y[29] B[30]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$7_Y[30] B[31]=$mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$7_Y[31] Y[0]=$sub$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$8_Y[0] Y[1]=$sub$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$8_Y[1] Y[2]=$sub$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$8_Y[2] Y[3]=$sub$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$8_Y[3] Y[4]=$sub$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$8_Y[4] Y[5]=$sub$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$8_Y[5] Y[6]=$sub$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$8_Y[6] Y[7]=$sub$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$8_Y[7] Y[8]=$sub$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$8_Y[8] Y[9]=$sub$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$8_Y[9] Y[10]=$sub$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$8_Y[10] Y[11]=$sub$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$8_Y[11] Y[12]=$sub$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$8_Y[12] Y[13]=$sub$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$8_Y[13] Y[14]=$sub$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$8_Y[14] Y[15]=$sub$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$8_Y[15] Y[16]=$sub$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$8_Y[16] Y[17]=$sub$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$8_Y[17] Y[18]=$sub$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$8_Y[18] Y[19]=$sub$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$8_Y[19] Y[20]=$sub$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$8_Y[20] Y[21]=$sub$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$8_Y[21] Y[22]=$sub$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$8_Y[22] Y[23]=$sub$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$8_Y[23] Y[24]=$sub$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$8_Y[24] Y[25]=$sub$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$8_Y[25] Y[26]=$sub$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$8_Y[26] Y[27]=$sub$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$8_Y[27] Y[28]=$sub$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$8_Y[28] Y[29]=$sub$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$8_Y[29] Y[30]=$sub$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$8_Y[30] Y[31]=$sub$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:42$8_Y[31]
.names $mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:22$1_Y[0] temp[0]
1 1
.names $mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:22$1_Y[1] temp[1]
1 1
.names $mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:22$1_Y[2] temp[2]
1 1
.names $mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:22$1_Y[3] temp[3]
1 1
.names $mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:22$1_Y[4] temp[4]
1 1
.names $mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:22$1_Y[5] temp[5]
1 1
.names $mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:22$1_Y[6] temp[6]
1 1
.names $mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:22$1_Y[7] temp[7]
1 1
.names $mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:22$1_Y[8] temp[8]
1 1
.names $mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:22$1_Y[9] temp[9]
1 1
.names $mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:22$1_Y[10] temp[10]
1 1
.names $mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:22$1_Y[11] temp[11]
1 1
.names $mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:22$1_Y[12] temp[12]
1 1
.names $mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:22$1_Y[13] temp[13]
1 1
.names $mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:22$1_Y[14] temp[14]
1 1
.names $mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:22$1_Y[15] temp[15]
1 1
.names $mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:22$1_Y[16] temp[16]
1 1
.names $mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:22$1_Y[17] temp[17]
1 1
.names $mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:22$1_Y[18] temp[18]
1 1
.names $mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:22$1_Y[19] temp[19]
1 1
.names $mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:22$1_Y[20] temp[20]
1 1
.names $mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:22$1_Y[21] temp[21]
1 1
.names $mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:22$1_Y[22] temp[22]
1 1
.names $mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:22$1_Y[23] temp[23]
1 1
.names $mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:22$1_Y[24] temp[24]
1 1
.names $mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:22$1_Y[25] temp[25]
1 1
.names $mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:22$1_Y[26] temp[26]
1 1
.names $mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:22$1_Y[27] temp[27]
1 1
.names $mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:22$1_Y[28] temp[28]
1 1
.names $mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:22$1_Y[29] temp[29]
1 1
.names $mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:22$1_Y[30] temp[30]
1 1
.names $mul$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:22$1_Y[31] temp[31]
1 1
.names $lt$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:40$5_Y $procmux$16_CMP
1 1
.names $eq$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:33$4_Y $procmux$19_CMP
1 1
.names $eq$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:25$3_Y $procmux$22_CMP
1 1
.names $procmux$21_Y[0] $0\Xoutport[31:0][0]
1 1
.names $procmux$21_Y[1] $0\Xoutport[31:0][1]
1 1
.names $procmux$21_Y[2] $0\Xoutport[31:0][2]
1 1
.names $procmux$21_Y[3] $0\Xoutport[31:0][3]
1 1
.names $procmux$21_Y[4] $0\Xoutport[31:0][4]
1 1
.names $procmux$21_Y[5] $0\Xoutport[31:0][5]
1 1
.names $procmux$21_Y[6] $0\Xoutport[31:0][6]
1 1
.names $procmux$21_Y[7] $0\Xoutport[31:0][7]
1 1
.names $procmux$21_Y[8] $0\Xoutport[31:0][8]
1 1
.names $procmux$21_Y[9] $0\Xoutport[31:0][9]
1 1
.names $procmux$21_Y[10] $0\Xoutport[31:0][10]
1 1
.names $procmux$21_Y[11] $0\Xoutport[31:0][11]
1 1
.names $procmux$21_Y[12] $0\Xoutport[31:0][12]
1 1
.names $procmux$21_Y[13] $0\Xoutport[31:0][13]
1 1
.names $procmux$21_Y[14] $0\Xoutport[31:0][14]
1 1
.names $procmux$21_Y[15] $0\Xoutport[31:0][15]
1 1
.names $procmux$21_Y[16] $0\Xoutport[31:0][16]
1 1
.names $procmux$21_Y[17] $0\Xoutport[31:0][17]
1 1
.names $procmux$21_Y[18] $0\Xoutport[31:0][18]
1 1
.names $procmux$21_Y[19] $0\Xoutport[31:0][19]
1 1
.names $procmux$21_Y[20] $0\Xoutport[31:0][20]
1 1
.names $procmux$21_Y[21] $0\Xoutport[31:0][21]
1 1
.names $procmux$21_Y[22] $0\Xoutport[31:0][22]
1 1
.names $procmux$21_Y[23] $0\Xoutport[31:0][23]
1 1
.names $procmux$21_Y[24] $0\Xoutport[31:0][24]
1 1
.names $procmux$21_Y[25] $0\Xoutport[31:0][25]
1 1
.names $procmux$21_Y[26] $0\Xoutport[31:0][26]
1 1
.names $procmux$21_Y[27] $0\Xoutport[31:0][27]
1 1
.names $procmux$21_Y[28] $0\Xoutport[31:0][28]
1 1
.names $procmux$21_Y[29] $0\Xoutport[31:0][29]
1 1
.names $procmux$21_Y[30] $0\Xoutport[31:0][30]
1 1
.names $procmux$21_Y[31] $0\Xoutport[31:0][31]
1 1
.names $lt$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:40$5_Y $procmux$25_CMP
1 1
.names $eq$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:33$4_Y $procmux$28_CMP
1 1
.names $eq$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:25$3_Y $procmux$31_CMP
1 1
.names $procmux$30_Y[0] $0\Youtport[31:0][0]
1 1
.names $procmux$30_Y[1] $0\Youtport[31:0][1]
1 1
.names $procmux$30_Y[2] $0\Youtport[31:0][2]
1 1
.names $procmux$30_Y[3] $0\Youtport[31:0][3]
1 1
.names $procmux$30_Y[4] $0\Youtport[31:0][4]
1 1
.names $procmux$30_Y[5] $0\Youtport[31:0][5]
1 1
.names $procmux$30_Y[6] $0\Youtport[31:0][6]
1 1
.names $procmux$30_Y[7] $0\Youtport[31:0][7]
1 1
.names $procmux$30_Y[8] $0\Youtport[31:0][8]
1 1
.names $procmux$30_Y[9] $0\Youtport[31:0][9]
1 1
.names $procmux$30_Y[10] $0\Youtport[31:0][10]
1 1
.names $procmux$30_Y[11] $0\Youtport[31:0][11]
1 1
.names $procmux$30_Y[12] $0\Youtport[31:0][12]
1 1
.names $procmux$30_Y[13] $0\Youtport[31:0][13]
1 1
.names $procmux$30_Y[14] $0\Youtport[31:0][14]
1 1
.names $procmux$30_Y[15] $0\Youtport[31:0][15]
1 1
.names $procmux$30_Y[16] $0\Youtport[31:0][16]
1 1
.names $procmux$30_Y[17] $0\Youtport[31:0][17]
1 1
.names $procmux$30_Y[18] $0\Youtport[31:0][18]
1 1
.names $procmux$30_Y[19] $0\Youtport[31:0][19]
1 1
.names $procmux$30_Y[20] $0\Youtport[31:0][20]
1 1
.names $procmux$30_Y[21] $0\Youtport[31:0][21]
1 1
.names $procmux$30_Y[22] $0\Youtport[31:0][22]
1 1
.names $procmux$30_Y[23] $0\Youtport[31:0][23]
1 1
.names $procmux$30_Y[24] $0\Youtport[31:0][24]
1 1
.names $procmux$30_Y[25] $0\Youtport[31:0][25]
1 1
.names $procmux$30_Y[26] $0\Youtport[31:0][26]
1 1
.names $procmux$30_Y[27] $0\Youtport[31:0][27]
1 1
.names $procmux$30_Y[28] $0\Youtport[31:0][28]
1 1
.names $procmux$30_Y[29] $0\Youtport[31:0][29]
1 1
.names $procmux$30_Y[30] $0\Youtport[31:0][30]
1 1
.names $procmux$30_Y[31] $0\Youtport[31:0][31]
1 1
.names $lt$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:40$5_Y $procmux$34_CMP
1 1
.names $eq$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:33$4_Y $procmux$37_CMP
1 1
.names $eq$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:25$3_Y $procmux$40_CMP
1 1
.names $procmux$39_Y[0] $0\Uoutport[31:0][0]
1 1
.names $procmux$39_Y[1] $0\Uoutport[31:0][1]
1 1
.names $procmux$39_Y[2] $0\Uoutport[31:0][2]
1 1
.names $procmux$39_Y[3] $0\Uoutport[31:0][3]
1 1
.names $procmux$39_Y[4] $0\Uoutport[31:0][4]
1 1
.names $procmux$39_Y[5] $0\Uoutport[31:0][5]
1 1
.names $procmux$39_Y[6] $0\Uoutport[31:0][6]
1 1
.names $procmux$39_Y[7] $0\Uoutport[31:0][7]
1 1
.names $procmux$39_Y[8] $0\Uoutport[31:0][8]
1 1
.names $procmux$39_Y[9] $0\Uoutport[31:0][9]
1 1
.names $procmux$39_Y[10] $0\Uoutport[31:0][10]
1 1
.names $procmux$39_Y[11] $0\Uoutport[31:0][11]
1 1
.names $procmux$39_Y[12] $0\Uoutport[31:0][12]
1 1
.names $procmux$39_Y[13] $0\Uoutport[31:0][13]
1 1
.names $procmux$39_Y[14] $0\Uoutport[31:0][14]
1 1
.names $procmux$39_Y[15] $0\Uoutport[31:0][15]
1 1
.names $procmux$39_Y[16] $0\Uoutport[31:0][16]
1 1
.names $procmux$39_Y[17] $0\Uoutport[31:0][17]
1 1
.names $procmux$39_Y[18] $0\Uoutport[31:0][18]
1 1
.names $procmux$39_Y[19] $0\Uoutport[31:0][19]
1 1
.names $procmux$39_Y[20] $0\Uoutport[31:0][20]
1 1
.names $procmux$39_Y[21] $0\Uoutport[31:0][21]
1 1
.names $procmux$39_Y[22] $0\Uoutport[31:0][22]
1 1
.names $procmux$39_Y[23] $0\Uoutport[31:0][23]
1 1
.names $procmux$39_Y[24] $0\Uoutport[31:0][24]
1 1
.names $procmux$39_Y[25] $0\Uoutport[31:0][25]
1 1
.names $procmux$39_Y[26] $0\Uoutport[31:0][26]
1 1
.names $procmux$39_Y[27] $0\Uoutport[31:0][27]
1 1
.names $procmux$39_Y[28] $0\Uoutport[31:0][28]
1 1
.names $procmux$39_Y[29] $0\Uoutport[31:0][29]
1 1
.names $procmux$39_Y[30] $0\Uoutport[31:0][30]
1 1
.names $procmux$39_Y[31] $0\Uoutport[31:0][31]
1 1
.names $lt$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:40$5_Y $procmux$43_CMP
1 1
.names $eq$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:33$4_Y $procmux$46_CMP
1 1
.names $eq$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:25$3_Y $procmux$49_CMP
1 1
.names $procmux$48_Y[0] $0\x_var[31:0][0]
1 1
.names $procmux$48_Y[1] $0\x_var[31:0][1]
1 1
.names $procmux$48_Y[2] $0\x_var[31:0][2]
1 1
.names $procmux$48_Y[3] $0\x_var[31:0][3]
1 1
.names $procmux$48_Y[4] $0\x_var[31:0][4]
1 1
.names $procmux$48_Y[5] $0\x_var[31:0][5]
1 1
.names $procmux$48_Y[6] $0\x_var[31:0][6]
1 1
.names $procmux$48_Y[7] $0\x_var[31:0][7]
1 1
.names $procmux$48_Y[8] $0\x_var[31:0][8]
1 1
.names $procmux$48_Y[9] $0\x_var[31:0][9]
1 1
.names $procmux$48_Y[10] $0\x_var[31:0][10]
1 1
.names $procmux$48_Y[11] $0\x_var[31:0][11]
1 1
.names $procmux$48_Y[12] $0\x_var[31:0][12]
1 1
.names $procmux$48_Y[13] $0\x_var[31:0][13]
1 1
.names $procmux$48_Y[14] $0\x_var[31:0][14]
1 1
.names $procmux$48_Y[15] $0\x_var[31:0][15]
1 1
.names $procmux$48_Y[16] $0\x_var[31:0][16]
1 1
.names $procmux$48_Y[17] $0\x_var[31:0][17]
1 1
.names $procmux$48_Y[18] $0\x_var[31:0][18]
1 1
.names $procmux$48_Y[19] $0\x_var[31:0][19]
1 1
.names $procmux$48_Y[20] $0\x_var[31:0][20]
1 1
.names $procmux$48_Y[21] $0\x_var[31:0][21]
1 1
.names $procmux$48_Y[22] $0\x_var[31:0][22]
1 1
.names $procmux$48_Y[23] $0\x_var[31:0][23]
1 1
.names $procmux$48_Y[24] $0\x_var[31:0][24]
1 1
.names $procmux$48_Y[25] $0\x_var[31:0][25]
1 1
.names $procmux$48_Y[26] $0\x_var[31:0][26]
1 1
.names $procmux$48_Y[27] $0\x_var[31:0][27]
1 1
.names $procmux$48_Y[28] $0\x_var[31:0][28]
1 1
.names $procmux$48_Y[29] $0\x_var[31:0][29]
1 1
.names $procmux$48_Y[30] $0\x_var[31:0][30]
1 1
.names $procmux$48_Y[31] $0\x_var[31:0][31]
1 1
.names $lt$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:40$5_Y $procmux$52_CMP
1 1
.names $eq$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:33$4_Y $procmux$55_CMP
1 1
.names $eq$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:25$3_Y $procmux$58_CMP
1 1
.names $procmux$57_Y[0] $0\y_var[31:0][0]
1 1
.names $procmux$57_Y[1] $0\y_var[31:0][1]
1 1
.names $procmux$57_Y[2] $0\y_var[31:0][2]
1 1
.names $procmux$57_Y[3] $0\y_var[31:0][3]
1 1
.names $procmux$57_Y[4] $0\y_var[31:0][4]
1 1
.names $procmux$57_Y[5] $0\y_var[31:0][5]
1 1
.names $procmux$57_Y[6] $0\y_var[31:0][6]
1 1
.names $procmux$57_Y[7] $0\y_var[31:0][7]
1 1
.names $procmux$57_Y[8] $0\y_var[31:0][8]
1 1
.names $procmux$57_Y[9] $0\y_var[31:0][9]
1 1
.names $procmux$57_Y[10] $0\y_var[31:0][10]
1 1
.names $procmux$57_Y[11] $0\y_var[31:0][11]
1 1
.names $procmux$57_Y[12] $0\y_var[31:0][12]
1 1
.names $procmux$57_Y[13] $0\y_var[31:0][13]
1 1
.names $procmux$57_Y[14] $0\y_var[31:0][14]
1 1
.names $procmux$57_Y[15] $0\y_var[31:0][15]
1 1
.names $procmux$57_Y[16] $0\y_var[31:0][16]
1 1
.names $procmux$57_Y[17] $0\y_var[31:0][17]
1 1
.names $procmux$57_Y[18] $0\y_var[31:0][18]
1 1
.names $procmux$57_Y[19] $0\y_var[31:0][19]
1 1
.names $procmux$57_Y[20] $0\y_var[31:0][20]
1 1
.names $procmux$57_Y[21] $0\y_var[31:0][21]
1 1
.names $procmux$57_Y[22] $0\y_var[31:0][22]
1 1
.names $procmux$57_Y[23] $0\y_var[31:0][23]
1 1
.names $procmux$57_Y[24] $0\y_var[31:0][24]
1 1
.names $procmux$57_Y[25] $0\y_var[31:0][25]
1 1
.names $procmux$57_Y[26] $0\y_var[31:0][26]
1 1
.names $procmux$57_Y[27] $0\y_var[31:0][27]
1 1
.names $procmux$57_Y[28] $0\y_var[31:0][28]
1 1
.names $procmux$57_Y[29] $0\y_var[31:0][29]
1 1
.names $procmux$57_Y[30] $0\y_var[31:0][30]
1 1
.names $procmux$57_Y[31] $0\y_var[31:0][31]
1 1
.names $lt$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:40$5_Y $procmux$61_CMP
1 1
.names $eq$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:33$4_Y $procmux$64_CMP
1 1
.names $eq$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:25$3_Y $procmux$67_CMP
1 1
.names $procmux$66_Y[0] $0\u_var[31:0][0]
1 1
.names $procmux$66_Y[1] $0\u_var[31:0][1]
1 1
.names $procmux$66_Y[2] $0\u_var[31:0][2]
1 1
.names $procmux$66_Y[3] $0\u_var[31:0][3]
1 1
.names $procmux$66_Y[4] $0\u_var[31:0][4]
1 1
.names $procmux$66_Y[5] $0\u_var[31:0][5]
1 1
.names $procmux$66_Y[6] $0\u_var[31:0][6]
1 1
.names $procmux$66_Y[7] $0\u_var[31:0][7]
1 1
.names $procmux$66_Y[8] $0\u_var[31:0][8]
1 1
.names $procmux$66_Y[9] $0\u_var[31:0][9]
1 1
.names $procmux$66_Y[10] $0\u_var[31:0][10]
1 1
.names $procmux$66_Y[11] $0\u_var[31:0][11]
1 1
.names $procmux$66_Y[12] $0\u_var[31:0][12]
1 1
.names $procmux$66_Y[13] $0\u_var[31:0][13]
1 1
.names $procmux$66_Y[14] $0\u_var[31:0][14]
1 1
.names $procmux$66_Y[15] $0\u_var[31:0][15]
1 1
.names $procmux$66_Y[16] $0\u_var[31:0][16]
1 1
.names $procmux$66_Y[17] $0\u_var[31:0][17]
1 1
.names $procmux$66_Y[18] $0\u_var[31:0][18]
1 1
.names $procmux$66_Y[19] $0\u_var[31:0][19]
1 1
.names $procmux$66_Y[20] $0\u_var[31:0][20]
1 1
.names $procmux$66_Y[21] $0\u_var[31:0][21]
1 1
.names $procmux$66_Y[22] $0\u_var[31:0][22]
1 1
.names $procmux$66_Y[23] $0\u_var[31:0][23]
1 1
.names $procmux$66_Y[24] $0\u_var[31:0][24]
1 1
.names $procmux$66_Y[25] $0\u_var[31:0][25]
1 1
.names $procmux$66_Y[26] $0\u_var[31:0][26]
1 1
.names $procmux$66_Y[27] $0\u_var[31:0][27]
1 1
.names $procmux$66_Y[28] $0\u_var[31:0][28]
1 1
.names $procmux$66_Y[29] $0\u_var[31:0][29]
1 1
.names $procmux$66_Y[30] $0\u_var[31:0][30]
1 1
.names $procmux$66_Y[31] $0\u_var[31:0][31]
1 1
.names $lt$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:40$5_Y $procmux$70_CMP
1 1
.names $eq$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:33$4_Y $procmux$73_CMP
1 1
.names $eq$/home/vidya/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog/diffeq1.v:25$3_Y $procmux$76_CMP
1 1
.names $procmux$75_Y $0\looping[0:0]
1 1
.end
