; ModuleID = 'bench/qemu/original/meson-generated_.._trace_trace-hw_ppc.c.ll'
source_filename = "bench/qemu/original/meson-generated_.._trace_trace-hw_ppc.c.ll"
target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128"
target triple = "x86_64-unknown-linux-gnu"

%struct.TraceEvent = type { i32, ptr, i8, ptr }

@.str = private unnamed_addr constant [14 x i8] c"spapr_pci_msi\00", align 1
@_TRACE_SPAPR_PCI_MSI_DSTATE = dso_local global i16 0, align 2
@_TRACE_SPAPR_PCI_MSI_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str, i8 1, ptr @_TRACE_SPAPR_PCI_MSI_DSTATE }, align 8
@.str.1 = private unnamed_addr constant [20 x i8] c"spapr_pci_msi_setup\00", align 1
@_TRACE_SPAPR_PCI_MSI_SETUP_DSTATE = dso_local global i16 0, align 2
@_TRACE_SPAPR_PCI_MSI_SETUP_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.1, i8 1, ptr @_TRACE_SPAPR_PCI_MSI_SETUP_DSTATE }, align 8
@.str.2 = private unnamed_addr constant [30 x i8] c"spapr_pci_rtas_ibm_change_msi\00", align 1
@_TRACE_SPAPR_PCI_RTAS_IBM_CHANGE_MSI_DSTATE = dso_local global i16 0, align 2
@_TRACE_SPAPR_PCI_RTAS_IBM_CHANGE_MSI_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.2, i8 1, ptr @_TRACE_SPAPR_PCI_RTAS_IBM_CHANGE_MSI_DSTATE }, align 8
@.str.3 = private unnamed_addr constant [49 x i8] c"spapr_pci_rtas_ibm_query_interrupt_source_number\00", align 1
@_TRACE_SPAPR_PCI_RTAS_IBM_QUERY_INTERRUPT_SOURCE_NUMBER_DSTATE = dso_local global i16 0, align 2
@_TRACE_SPAPR_PCI_RTAS_IBM_QUERY_INTERRUPT_SOURCE_NUMBER_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.3, i8 1, ptr @_TRACE_SPAPR_PCI_RTAS_IBM_QUERY_INTERRUPT_SOURCE_NUMBER_DSTATE }, align 8
@.str.4 = private unnamed_addr constant [20 x i8] c"spapr_pci_msi_write\00", align 1
@_TRACE_SPAPR_PCI_MSI_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_SPAPR_PCI_MSI_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.4, i8 1, ptr @_TRACE_SPAPR_PCI_MSI_WRITE_DSTATE }, align 8
@.str.5 = private unnamed_addr constant [18 x i8] c"spapr_pci_lsi_set\00", align 1
@_TRACE_SPAPR_PCI_LSI_SET_DSTATE = dso_local global i16 0, align 2
@_TRACE_SPAPR_PCI_LSI_SET_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.5, i8 1, ptr @_TRACE_SPAPR_PCI_LSI_SET_DSTATE }, align 8
@.str.6 = private unnamed_addr constant [20 x i8] c"spapr_pci_msi_retry\00", align 1
@_TRACE_SPAPR_PCI_MSI_RETRY_DSTATE = dso_local global i16 0, align 2
@_TRACE_SPAPR_PCI_MSI_RETRY_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.6, i8 1, ptr @_TRACE_SPAPR_PCI_MSI_RETRY_DSTATE }, align 8
@.str.7 = private unnamed_addr constant [19 x i8] c"spapr_cas_continue\00", align 1
@_TRACE_SPAPR_CAS_CONTINUE_DSTATE = dso_local global i16 0, align 2
@_TRACE_SPAPR_CAS_CONTINUE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.7, i8 1, ptr @_TRACE_SPAPR_CAS_CONTINUE_DSTATE }, align 8
@.str.8 = private unnamed_addr constant [14 x i8] c"spapr_cas_pvr\00", align 1
@_TRACE_SPAPR_CAS_PVR_DSTATE = dso_local global i16 0, align 2
@_TRACE_SPAPR_CAS_PVR_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.8, i8 1, ptr @_TRACE_SPAPR_CAS_PVR_DSTATE }, align 8
@.str.9 = private unnamed_addr constant [27 x i8] c"spapr_h_resize_hpt_prepare\00", align 1
@_TRACE_SPAPR_H_RESIZE_HPT_PREPARE_DSTATE = dso_local global i16 0, align 2
@_TRACE_SPAPR_H_RESIZE_HPT_PREPARE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.9, i8 1, ptr @_TRACE_SPAPR_H_RESIZE_HPT_PREPARE_DSTATE }, align 8
@.str.10 = private unnamed_addr constant [26 x i8] c"spapr_h_resize_hpt_commit\00", align 1
@_TRACE_SPAPR_H_RESIZE_HPT_COMMIT_DSTATE = dso_local global i16 0, align 2
@_TRACE_SPAPR_H_RESIZE_HPT_COMMIT_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.10, i8 1, ptr @_TRACE_SPAPR_H_RESIZE_HPT_COMMIT_DSTATE }, align 8
@.str.11 = private unnamed_addr constant [16 x i8] c"spapr_update_dt\00", align 1
@_TRACE_SPAPR_UPDATE_DT_DSTATE = dso_local global i16 0, align 2
@_TRACE_SPAPR_UPDATE_DT_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.11, i8 1, ptr @_TRACE_SPAPR_UPDATE_DT_DSTATE }, align 8
@.str.12 = private unnamed_addr constant [28 x i8] c"spapr_update_dt_failed_size\00", align 1
@_TRACE_SPAPR_UPDATE_DT_FAILED_SIZE_DSTATE = dso_local global i16 0, align 2
@_TRACE_SPAPR_UPDATE_DT_FAILED_SIZE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.12, i8 1, ptr @_TRACE_SPAPR_UPDATE_DT_FAILED_SIZE_DSTATE }, align 8
@.str.13 = private unnamed_addr constant [29 x i8] c"spapr_update_dt_failed_check\00", align 1
@_TRACE_SPAPR_UPDATE_DT_FAILED_CHECK_DSTATE = dso_local global i16 0, align 2
@_TRACE_SPAPR_UPDATE_DT_FAILED_CHECK_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.13, i8 1, ptr @_TRACE_SPAPR_UPDATE_DT_FAILED_CHECK_DSTATE }, align 8
@.str.14 = private unnamed_addr constant [17 x i8] c"spapr_h_tpm_comm\00", align 1
@_TRACE_SPAPR_H_TPM_COMM_DSTATE = dso_local global i16 0, align 2
@_TRACE_SPAPR_H_TPM_COMM_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.14, i8 1, ptr @_TRACE_SPAPR_H_TPM_COMM_DSTATE }, align 8
@.str.15 = private unnamed_addr constant [18 x i8] c"spapr_tpm_execute\00", align 1
@_TRACE_SPAPR_TPM_EXECUTE_DSTATE = dso_local global i16 0, align 2
@_TRACE_SPAPR_TPM_EXECUTE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.15, i8 1, ptr @_TRACE_SPAPR_TPM_EXECUTE_DSTATE }, align 8
@.str.16 = private unnamed_addr constant [16 x i8] c"spapr_iommu_put\00", align 1
@_TRACE_SPAPR_IOMMU_PUT_DSTATE = dso_local global i16 0, align 2
@_TRACE_SPAPR_IOMMU_PUT_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.16, i8 1, ptr @_TRACE_SPAPR_IOMMU_PUT_DSTATE }, align 8
@.str.17 = private unnamed_addr constant [16 x i8] c"spapr_iommu_get\00", align 1
@_TRACE_SPAPR_IOMMU_GET_DSTATE = dso_local global i16 0, align 2
@_TRACE_SPAPR_IOMMU_GET_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.17, i8 1, ptr @_TRACE_SPAPR_IOMMU_GET_DSTATE }, align 8
@.str.18 = private unnamed_addr constant [21 x i8] c"spapr_iommu_indirect\00", align 1
@_TRACE_SPAPR_IOMMU_INDIRECT_DSTATE = dso_local global i16 0, align 2
@_TRACE_SPAPR_IOMMU_INDIRECT_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.18, i8 1, ptr @_TRACE_SPAPR_IOMMU_INDIRECT_DSTATE }, align 8
@.str.19 = private unnamed_addr constant [18 x i8] c"spapr_iommu_stuff\00", align 1
@_TRACE_SPAPR_IOMMU_STUFF_DSTATE = dso_local global i16 0, align 2
@_TRACE_SPAPR_IOMMU_STUFF_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.19, i8 1, ptr @_TRACE_SPAPR_IOMMU_STUFF_DSTATE }, align 8
@.str.20 = private unnamed_addr constant [20 x i8] c"spapr_iommu_pci_put\00", align 1
@_TRACE_SPAPR_IOMMU_PCI_PUT_DSTATE = dso_local global i16 0, align 2
@_TRACE_SPAPR_IOMMU_PCI_PUT_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.20, i8 1, ptr @_TRACE_SPAPR_IOMMU_PCI_PUT_DSTATE }, align 8
@.str.21 = private unnamed_addr constant [20 x i8] c"spapr_iommu_pci_get\00", align 1
@_TRACE_SPAPR_IOMMU_PCI_GET_DSTATE = dso_local global i16 0, align 2
@_TRACE_SPAPR_IOMMU_PCI_GET_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.21, i8 1, ptr @_TRACE_SPAPR_IOMMU_PCI_GET_DSTATE }, align 8
@.str.22 = private unnamed_addr constant [25 x i8] c"spapr_iommu_pci_indirect\00", align 1
@_TRACE_SPAPR_IOMMU_PCI_INDIRECT_DSTATE = dso_local global i16 0, align 2
@_TRACE_SPAPR_IOMMU_PCI_INDIRECT_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.22, i8 1, ptr @_TRACE_SPAPR_IOMMU_PCI_INDIRECT_DSTATE }, align 8
@.str.23 = private unnamed_addr constant [22 x i8] c"spapr_iommu_pci_stuff\00", align 1
@_TRACE_SPAPR_IOMMU_PCI_STUFF_DSTATE = dso_local global i16 0, align 2
@_TRACE_SPAPR_IOMMU_PCI_STUFF_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.23, i8 1, ptr @_TRACE_SPAPR_IOMMU_PCI_STUFF_DSTATE }, align 8
@.str.24 = private unnamed_addr constant [18 x i8] c"spapr_iommu_xlate\00", align 1
@_TRACE_SPAPR_IOMMU_XLATE_DSTATE = dso_local global i16 0, align 2
@_TRACE_SPAPR_IOMMU_XLATE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.24, i8 1, ptr @_TRACE_SPAPR_IOMMU_XLATE_DSTATE }, align 8
@.str.25 = private unnamed_addr constant [22 x i8] c"spapr_iommu_new_table\00", align 1
@_TRACE_SPAPR_IOMMU_NEW_TABLE_DSTATE = dso_local global i16 0, align 2
@_TRACE_SPAPR_IOMMU_NEW_TABLE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.25, i8 1, ptr @_TRACE_SPAPR_IOMMU_NEW_TABLE_DSTATE }, align 8
@.str.26 = private unnamed_addr constant [21 x i8] c"spapr_iommu_pre_save\00", align 1
@_TRACE_SPAPR_IOMMU_PRE_SAVE_DSTATE = dso_local global i16 0, align 2
@_TRACE_SPAPR_IOMMU_PRE_SAVE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.26, i8 1, ptr @_TRACE_SPAPR_IOMMU_PRE_SAVE_DSTATE }, align 8
@.str.27 = private unnamed_addr constant [22 x i8] c"spapr_iommu_post_load\00", align 1
@_TRACE_SPAPR_IOMMU_POST_LOAD_DSTATE = dso_local global i16 0, align 2
@_TRACE_SPAPR_IOMMU_POST_LOAD_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.27, i8 1, ptr @_TRACE_SPAPR_IOMMU_POST_LOAD_DSTATE }, align 8
@.str.28 = private unnamed_addr constant [22 x i8] c"spapr_iommu_ddw_query\00", align 1
@_TRACE_SPAPR_IOMMU_DDW_QUERY_DSTATE = dso_local global i16 0, align 2
@_TRACE_SPAPR_IOMMU_DDW_QUERY_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.28, i8 1, ptr @_TRACE_SPAPR_IOMMU_DDW_QUERY_DSTATE }, align 8
@.str.29 = private unnamed_addr constant [23 x i8] c"spapr_iommu_ddw_create\00", align 1
@_TRACE_SPAPR_IOMMU_DDW_CREATE_DSTATE = dso_local global i16 0, align 2
@_TRACE_SPAPR_IOMMU_DDW_CREATE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.29, i8 1, ptr @_TRACE_SPAPR_IOMMU_DDW_CREATE_DSTATE }, align 8
@.str.30 = private unnamed_addr constant [23 x i8] c"spapr_iommu_ddw_remove\00", align 1
@_TRACE_SPAPR_IOMMU_DDW_REMOVE_DSTATE = dso_local global i16 0, align 2
@_TRACE_SPAPR_IOMMU_DDW_REMOVE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.30, i8 1, ptr @_TRACE_SPAPR_IOMMU_DDW_REMOVE_DSTATE }, align 8
@.str.31 = private unnamed_addr constant [22 x i8] c"spapr_iommu_ddw_reset\00", align 1
@_TRACE_SPAPR_IOMMU_DDW_RESET_DSTATE = dso_local global i16 0, align 2
@_TRACE_SPAPR_IOMMU_DDW_RESET_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.31, i8 1, ptr @_TRACE_SPAPR_IOMMU_DDW_RESET_DSTATE }, align 8
@.str.32 = private unnamed_addr constant [30 x i8] c"spapr_drc_set_isolation_state\00", align 1
@_TRACE_SPAPR_DRC_SET_ISOLATION_STATE_DSTATE = dso_local global i16 0, align 2
@_TRACE_SPAPR_DRC_SET_ISOLATION_STATE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.32, i8 1, ptr @_TRACE_SPAPR_DRC_SET_ISOLATION_STATE_DSTATE }, align 8
@.str.33 = private unnamed_addr constant [41 x i8] c"spapr_drc_set_isolation_state_finalizing\00", align 1
@_TRACE_SPAPR_DRC_SET_ISOLATION_STATE_FINALIZING_DSTATE = dso_local global i16 0, align 2
@_TRACE_SPAPR_DRC_SET_ISOLATION_STATE_FINALIZING_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.33, i8 1, ptr @_TRACE_SPAPR_DRC_SET_ISOLATION_STATE_FINALIZING_DSTATE }, align 8
@.str.34 = private unnamed_addr constant [27 x i8] c"spapr_drc_set_dr_indicator\00", align 1
@_TRACE_SPAPR_DRC_SET_DR_INDICATOR_DSTATE = dso_local global i16 0, align 2
@_TRACE_SPAPR_DRC_SET_DR_INDICATOR_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.34, i8 1, ptr @_TRACE_SPAPR_DRC_SET_DR_INDICATOR_DSTATE }, align 8
@.str.35 = private unnamed_addr constant [31 x i8] c"spapr_drc_set_allocation_state\00", align 1
@_TRACE_SPAPR_DRC_SET_ALLOCATION_STATE_DSTATE = dso_local global i16 0, align 2
@_TRACE_SPAPR_DRC_SET_ALLOCATION_STATE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.35, i8 1, ptr @_TRACE_SPAPR_DRC_SET_ALLOCATION_STATE_DSTATE }, align 8
@.str.36 = private unnamed_addr constant [42 x i8] c"spapr_drc_set_allocation_state_finalizing\00", align 1
@_TRACE_SPAPR_DRC_SET_ALLOCATION_STATE_FINALIZING_DSTATE = dso_local global i16 0, align 2
@_TRACE_SPAPR_DRC_SET_ALLOCATION_STATE_FINALIZING_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.36, i8 1, ptr @_TRACE_SPAPR_DRC_SET_ALLOCATION_STATE_FINALIZING_DSTATE }, align 8
@.str.37 = private unnamed_addr constant [25 x i8] c"spapr_drc_set_configured\00", align 1
@_TRACE_SPAPR_DRC_SET_CONFIGURED_DSTATE = dso_local global i16 0, align 2
@_TRACE_SPAPR_DRC_SET_CONFIGURED_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.37, i8 1, ptr @_TRACE_SPAPR_DRC_SET_CONFIGURED_DSTATE }, align 8
@.str.38 = private unnamed_addr constant [17 x i8] c"spapr_drc_attach\00", align 1
@_TRACE_SPAPR_DRC_ATTACH_DSTATE = dso_local global i16 0, align 2
@_TRACE_SPAPR_DRC_ATTACH_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.38, i8 1, ptr @_TRACE_SPAPR_DRC_ATTACH_DSTATE }, align 8
@.str.39 = private unnamed_addr constant [25 x i8] c"spapr_drc_unplug_request\00", align 1
@_TRACE_SPAPR_DRC_UNPLUG_REQUEST_DSTATE = dso_local global i16 0, align 2
@_TRACE_SPAPR_DRC_UNPLUG_REQUEST_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.39, i8 1, ptr @_TRACE_SPAPR_DRC_UNPLUG_REQUEST_DSTATE }, align 8
@.str.40 = private unnamed_addr constant [27 x i8] c"spapr_drc_awaiting_quiesce\00", align 1
@_TRACE_SPAPR_DRC_AWAITING_QUIESCE_DSTATE = dso_local global i16 0, align 2
@_TRACE_SPAPR_DRC_AWAITING_QUIESCE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.40, i8 1, ptr @_TRACE_SPAPR_DRC_AWAITING_QUIESCE_DSTATE }, align 8
@.str.41 = private unnamed_addr constant [16 x i8] c"spapr_drc_reset\00", align 1
@_TRACE_SPAPR_DRC_RESET_DSTATE = dso_local global i16 0, align 2
@_TRACE_SPAPR_DRC_RESET_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.41, i8 1, ptr @_TRACE_SPAPR_DRC_RESET_DSTATE }, align 8
@.str.42 = private unnamed_addr constant [18 x i8] c"spapr_drc_realize\00", align 1
@_TRACE_SPAPR_DRC_REALIZE_DSTATE = dso_local global i16 0, align 2
@_TRACE_SPAPR_DRC_REALIZE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.42, i8 1, ptr @_TRACE_SPAPR_DRC_REALIZE_DSTATE }, align 8
@.str.43 = private unnamed_addr constant [24 x i8] c"spapr_drc_realize_child\00", align 1
@_TRACE_SPAPR_DRC_REALIZE_CHILD_DSTATE = dso_local global i16 0, align 2
@_TRACE_SPAPR_DRC_REALIZE_CHILD_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.43, i8 1, ptr @_TRACE_SPAPR_DRC_REALIZE_CHILD_DSTATE }, align 8
@.str.44 = private unnamed_addr constant [27 x i8] c"spapr_drc_realize_complete\00", align 1
@_TRACE_SPAPR_DRC_REALIZE_COMPLETE_DSTATE = dso_local global i16 0, align 2
@_TRACE_SPAPR_DRC_REALIZE_COMPLETE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.44, i8 1, ptr @_TRACE_SPAPR_DRC_REALIZE_COMPLETE_DSTATE }, align 8
@.str.45 = private unnamed_addr constant [20 x i8] c"spapr_drc_unrealize\00", align 1
@_TRACE_SPAPR_DRC_UNREALIZE_DSTATE = dso_local global i16 0, align 2
@_TRACE_SPAPR_DRC_UNREALIZE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.45, i8 1, ptr @_TRACE_SPAPR_DRC_UNREALIZE_DSTATE }, align 8
@.str.46 = private unnamed_addr constant [24 x i8] c"spapr_ovec_parse_vector\00", align 1
@_TRACE_SPAPR_OVEC_PARSE_VECTOR_DSTATE = dso_local global i16 0, align 2
@_TRACE_SPAPR_OVEC_PARSE_VECTOR_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.46, i8 1, ptr @_TRACE_SPAPR_OVEC_PARSE_VECTOR_DSTATE }, align 8
@.str.47 = private unnamed_addr constant [23 x i8] c"spapr_ovec_populate_dt\00", align 1
@_TRACE_SPAPR_OVEC_POPULATE_DT_DSTATE = dso_local global i16 0, align 2
@_TRACE_SPAPR_OVEC_POPULATE_DT_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.47, i8 1, ptr @_TRACE_SPAPR_OVEC_POPULATE_DT_DSTATE }, align 8
@.str.48 = private unnamed_addr constant [42 x i8] c"spapr_rtas_get_sensor_state_not_supported\00", align 1
@_TRACE_SPAPR_RTAS_GET_SENSOR_STATE_NOT_SUPPORTED_DSTATE = dso_local global i16 0, align 2
@_TRACE_SPAPR_RTAS_GET_SENSOR_STATE_NOT_SUPPORTED_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.48, i8 1, ptr @_TRACE_SPAPR_RTAS_GET_SENSOR_STATE_NOT_SUPPORTED_DSTATE }, align 8
@.str.49 = private unnamed_addr constant [36 x i8] c"spapr_rtas_get_sensor_state_invalid\00", align 1
@_TRACE_SPAPR_RTAS_GET_SENSOR_STATE_INVALID_DSTATE = dso_local global i16 0, align 2
@_TRACE_SPAPR_RTAS_GET_SENSOR_STATE_INVALID_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.49, i8 1, ptr @_TRACE_SPAPR_RTAS_GET_SENSOR_STATE_INVALID_DSTATE }, align 8
@.str.50 = private unnamed_addr constant [43 x i8] c"spapr_rtas_ibm_configure_connector_invalid\00", align 1
@_TRACE_SPAPR_RTAS_IBM_CONFIGURE_CONNECTOR_INVALID_DSTATE = dso_local global i16 0, align 2
@_TRACE_SPAPR_RTAS_IBM_CONFIGURE_CONNECTOR_INVALID_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.50, i8 1, ptr @_TRACE_SPAPR_RTAS_IBM_CONFIGURE_CONNECTOR_INVALID_DSTATE }, align 8
@.str.51 = private unnamed_addr constant [20 x i8] c"spapr_vio_h_reg_crq\00", align 1
@_TRACE_SPAPR_VIO_H_REG_CRQ_DSTATE = dso_local global i16 0, align 2
@_TRACE_SPAPR_VIO_H_REG_CRQ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.51, i8 1, ptr @_TRACE_SPAPR_VIO_H_REG_CRQ_DSTATE }, align 8
@.str.52 = private unnamed_addr constant [19 x i8] c"spapr_vio_free_crq\00", align 1
@_TRACE_SPAPR_VIO_FREE_CRQ_DSTATE = dso_local global i16 0, align 2
@_TRACE_SPAPR_VIO_FREE_CRQ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.52, i8 1, ptr @_TRACE_SPAPR_VIO_FREE_CRQ_DSTATE }, align 8
@.str.53 = private unnamed_addr constant [24 x i8] c"vof_error_str_truncated\00", align 1
@_TRACE_VOF_ERROR_STR_TRUNCATED_DSTATE = dso_local global i16 0, align 2
@_TRACE_VOF_ERROR_STR_TRUNCATED_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.53, i8 1, ptr @_TRACE_VOF_ERROR_STR_TRUNCATED_DSTATE }, align 8
@.str.54 = private unnamed_addr constant [16 x i8] c"vof_error_param\00", align 1
@_TRACE_VOF_ERROR_PARAM_DSTATE = dso_local global i16 0, align 2
@_TRACE_VOF_ERROR_PARAM_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.54, i8 1, ptr @_TRACE_VOF_ERROR_PARAM_DSTATE }, align 8
@.str.55 = private unnamed_addr constant [26 x i8] c"vof_error_unknown_service\00", align 1
@_TRACE_VOF_ERROR_UNKNOWN_SERVICE_DSTATE = dso_local global i16 0, align 2
@_TRACE_VOF_ERROR_UNKNOWN_SERVICE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.55, i8 1, ptr @_TRACE_VOF_ERROR_UNKNOWN_SERVICE_DSTATE }, align 8
@.str.56 = private unnamed_addr constant [25 x i8] c"vof_error_unknown_method\00", align 1
@_TRACE_VOF_ERROR_UNKNOWN_METHOD_DSTATE = dso_local global i16 0, align 2
@_TRACE_VOF_ERROR_UNKNOWN_METHOD_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.56, i8 1, ptr @_TRACE_VOF_ERROR_UNKNOWN_METHOD_DSTATE }, align 8
@.str.57 = private unnamed_addr constant [32 x i8] c"vof_error_unknown_ihandle_close\00", align 1
@_TRACE_VOF_ERROR_UNKNOWN_IHANDLE_CLOSE_DSTATE = dso_local global i16 0, align 2
@_TRACE_VOF_ERROR_UNKNOWN_IHANDLE_CLOSE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.57, i8 1, ptr @_TRACE_VOF_ERROR_UNKNOWN_IHANDLE_CLOSE_DSTATE }, align 8
@.str.58 = private unnamed_addr constant [23 x i8] c"vof_error_unknown_path\00", align 1
@_TRACE_VOF_ERROR_UNKNOWN_PATH_DSTATE = dso_local global i16 0, align 2
@_TRACE_VOF_ERROR_UNKNOWN_PATH_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.58, i8 1, ptr @_TRACE_VOF_ERROR_UNKNOWN_PATH_DSTATE }, align 8
@.str.59 = private unnamed_addr constant [16 x i8] c"vof_error_write\00", align 1
@_TRACE_VOF_ERROR_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_VOF_ERROR_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.59, i8 1, ptr @_TRACE_VOF_ERROR_WRITE_DSTATE }, align 8
@.str.60 = private unnamed_addr constant [15 x i8] c"vof_finddevice\00", align 1
@_TRACE_VOF_FINDDEVICE_DSTATE = dso_local global i16 0, align 2
@_TRACE_VOF_FINDDEVICE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.60, i8 1, ptr @_TRACE_VOF_FINDDEVICE_DSTATE }, align 8
@.str.61 = private unnamed_addr constant [10 x i8] c"vof_claim\00", align 1
@_TRACE_VOF_CLAIM_DSTATE = dso_local global i16 0, align 2
@_TRACE_VOF_CLAIM_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.61, i8 1, ptr @_TRACE_VOF_CLAIM_DSTATE }, align 8
@.str.62 = private unnamed_addr constant [12 x i8] c"vof_release\00", align 1
@_TRACE_VOF_RELEASE_DSTATE = dso_local global i16 0, align 2
@_TRACE_VOF_RELEASE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.62, i8 1, ptr @_TRACE_VOF_RELEASE_DSTATE }, align 8
@.str.63 = private unnamed_addr constant [11 x i8] c"vof_method\00", align 1
@_TRACE_VOF_METHOD_DSTATE = dso_local global i16 0, align 2
@_TRACE_VOF_METHOD_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.63, i8 1, ptr @_TRACE_VOF_METHOD_DSTATE }, align 8
@.str.64 = private unnamed_addr constant [12 x i8] c"vof_getprop\00", align 1
@_TRACE_VOF_GETPROP_DSTATE = dso_local global i16 0, align 2
@_TRACE_VOF_GETPROP_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.64, i8 1, ptr @_TRACE_VOF_GETPROP_DSTATE }, align 8
@.str.65 = private unnamed_addr constant [15 x i8] c"vof_getproplen\00", align 1
@_TRACE_VOF_GETPROPLEN_DSTATE = dso_local global i16 0, align 2
@_TRACE_VOF_GETPROPLEN_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.65, i8 1, ptr @_TRACE_VOF_GETPROPLEN_DSTATE }, align 8
@.str.66 = private unnamed_addr constant [12 x i8] c"vof_setprop\00", align 1
@_TRACE_VOF_SETPROP_DSTATE = dso_local global i16 0, align 2
@_TRACE_VOF_SETPROP_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.66, i8 1, ptr @_TRACE_VOF_SETPROP_DSTATE }, align 8
@.str.67 = private unnamed_addr constant [9 x i8] c"vof_open\00", align 1
@_TRACE_VOF_OPEN_DSTATE = dso_local global i16 0, align 2
@_TRACE_VOF_OPEN_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.67, i8 1, ptr @_TRACE_VOF_OPEN_DSTATE }, align 8
@.str.68 = private unnamed_addr constant [14 x i8] c"vof_interpret\00", align 1
@_TRACE_VOF_INTERPRET_DSTATE = dso_local global i16 0, align 2
@_TRACE_VOF_INTERPRET_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.68, i8 1, ptr @_TRACE_VOF_INTERPRET_DSTATE }, align 8
@.str.69 = private unnamed_addr constant [20 x i8] c"vof_package_to_path\00", align 1
@_TRACE_VOF_PACKAGE_TO_PATH_DSTATE = dso_local global i16 0, align 2
@_TRACE_VOF_PACKAGE_TO_PATH_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.69, i8 1, ptr @_TRACE_VOF_PACKAGE_TO_PATH_DSTATE }, align 8
@.str.70 = private unnamed_addr constant [21 x i8] c"vof_instance_to_path\00", align 1
@_TRACE_VOF_INSTANCE_TO_PATH_DSTATE = dso_local global i16 0, align 2
@_TRACE_VOF_INSTANCE_TO_PATH_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.70, i8 1, ptr @_TRACE_VOF_INSTANCE_TO_PATH_DSTATE }, align 8
@.str.71 = private unnamed_addr constant [24 x i8] c"vof_instance_to_package\00", align 1
@_TRACE_VOF_INSTANCE_TO_PACKAGE_DSTATE = dso_local global i16 0, align 2
@_TRACE_VOF_INSTANCE_TO_PACKAGE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.71, i8 1, ptr @_TRACE_VOF_INSTANCE_TO_PACKAGE_DSTATE }, align 8
@.str.72 = private unnamed_addr constant [10 x i8] c"vof_write\00", align 1
@_TRACE_VOF_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_VOF_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.72, i8 1, ptr @_TRACE_VOF_WRITE_DSTATE }, align 8
@.str.73 = private unnamed_addr constant [10 x i8] c"vof_avail\00", align 1
@_TRACE_VOF_AVAIL_DSTATE = dso_local global i16 0, align 2
@_TRACE_VOF_AVAIL_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.73, i8 1, ptr @_TRACE_VOF_AVAIL_DSTATE }, align 8
@.str.74 = private unnamed_addr constant [12 x i8] c"vof_claimed\00", align 1
@_TRACE_VOF_CLAIMED_DSTATE = dso_local global i16 0, align 2
@_TRACE_VOF_CLAIMED_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.74, i8 1, ptr @_TRACE_VOF_CLAIMED_DSTATE }, align 8
@.str.75 = private unnamed_addr constant [24 x i8] c"pnv_sbe_xscom_ctrl_read\00", align 1
@_TRACE_PNV_SBE_XSCOM_CTRL_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_PNV_SBE_XSCOM_CTRL_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.75, i8 1, ptr @_TRACE_PNV_SBE_XSCOM_CTRL_READ_DSTATE }, align 8
@.str.76 = private unnamed_addr constant [25 x i8] c"pnv_sbe_xscom_ctrl_write\00", align 1
@_TRACE_PNV_SBE_XSCOM_CTRL_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_PNV_SBE_XSCOM_CTRL_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.76, i8 1, ptr @_TRACE_PNV_SBE_XSCOM_CTRL_WRITE_DSTATE }, align 8
@.str.77 = private unnamed_addr constant [24 x i8] c"pnv_sbe_xscom_mbox_read\00", align 1
@_TRACE_PNV_SBE_XSCOM_MBOX_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_PNV_SBE_XSCOM_MBOX_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.77, i8 1, ptr @_TRACE_PNV_SBE_XSCOM_MBOX_READ_DSTATE }, align 8
@.str.78 = private unnamed_addr constant [25 x i8] c"pnv_sbe_xscom_mbox_write\00", align 1
@_TRACE_PNV_SBE_XSCOM_MBOX_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_PNV_SBE_XSCOM_MBOX_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.78, i8 1, ptr @_TRACE_PNV_SBE_XSCOM_MBOX_WRITE_DSTATE }, align 8
@.str.79 = private unnamed_addr constant [30 x i8] c"pnv_sbe_reg_set_host_doorbell\00", align 1
@_TRACE_PNV_SBE_REG_SET_HOST_DOORBELL_DSTATE = dso_local global i16 0, align 2
@_TRACE_PNV_SBE_REG_SET_HOST_DOORBELL_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.79, i8 1, ptr @_TRACE_PNV_SBE_REG_SET_HOST_DOORBELL_DSTATE }, align 8
@.str.80 = private unnamed_addr constant [24 x i8] c"pnv_sbe_cmd_timer_start\00", align 1
@_TRACE_PNV_SBE_CMD_TIMER_START_DSTATE = dso_local global i16 0, align 2
@_TRACE_PNV_SBE_CMD_TIMER_START_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.80, i8 1, ptr @_TRACE_PNV_SBE_CMD_TIMER_START_DSTATE }, align 8
@.str.81 = private unnamed_addr constant [23 x i8] c"pnv_sbe_cmd_timer_stop\00", align 1
@_TRACE_PNV_SBE_CMD_TIMER_STOP_DSTATE = dso_local global i16 0, align 2
@_TRACE_PNV_SBE_CMD_TIMER_STOP_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.81, i8 1, ptr @_TRACE_PNV_SBE_CMD_TIMER_STOP_DSTATE }, align 8
@.str.82 = private unnamed_addr constant [26 x i8] c"pnv_sbe_cmd_timer_expired\00", align 1
@_TRACE_PNV_SBE_CMD_TIMER_EXPIRED_DSTATE = dso_local global i16 0, align 2
@_TRACE_PNV_SBE_CMD_TIMER_EXPIRED_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.82, i8 1, ptr @_TRACE_PNV_SBE_CMD_TIMER_EXPIRED_DSTATE }, align 8
@.str.83 = private unnamed_addr constant [17 x i8] c"pnv_sbe_msg_recv\00", align 1
@_TRACE_PNV_SBE_MSG_RECV_DSTATE = dso_local global i16 0, align 2
@_TRACE_PNV_SBE_MSG_RECV_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.83, i8 1, ptr @_TRACE_PNV_SBE_MSG_RECV_DSTATE }, align 8
@.str.84 = private unnamed_addr constant [14 x i8] c"ppc_tb_adjust\00", align 1
@_TRACE_PPC_TB_ADJUST_DSTATE = dso_local global i16 0, align 2
@_TRACE_PPC_TB_ADJUST_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.84, i8 1, ptr @_TRACE_PPC_TB_ADJUST_DSTATE }, align 8
@.str.85 = private unnamed_addr constant [12 x i8] c"ppc_tb_load\00", align 1
@_TRACE_PPC_TB_LOAD_DSTATE = dso_local global i16 0, align 2
@_TRACE_PPC_TB_LOAD_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.85, i8 1, ptr @_TRACE_PPC_TB_LOAD_DSTATE }, align 8
@.str.86 = private unnamed_addr constant [13 x i8] c"ppc_tb_store\00", align 1
@_TRACE_PPC_TB_STORE_DSTATE = dso_local global i16 0, align 2
@_TRACE_PPC_TB_STORE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.86, i8 1, ptr @_TRACE_PPC_TB_STORE_DSTATE }, align 8
@.str.87 = private unnamed_addr constant [14 x i8] c"ppc_decr_load\00", align 1
@_TRACE_PPC_DECR_LOAD_DSTATE = dso_local global i16 0, align 2
@_TRACE_PPC_DECR_LOAD_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.87, i8 1, ptr @_TRACE_PPC_DECR_LOAD_DSTATE }, align 8
@.str.88 = private unnamed_addr constant [14 x i8] c"ppc_decr_excp\00", align 1
@_TRACE_PPC_DECR_EXCP_DSTATE = dso_local global i16 0, align 2
@_TRACE_PPC_DECR_EXCP_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.88, i8 1, ptr @_TRACE_PPC_DECR_EXCP_DSTATE }, align 8
@.str.89 = private unnamed_addr constant [15 x i8] c"ppc_decr_store\00", align 1
@_TRACE_PPC_DECR_STORE_DSTATE = dso_local global i16 0, align 2
@_TRACE_PPC_DECR_STORE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.89, i8 1, ptr @_TRACE_PPC_DECR_STORE_DSTATE }, align 8
@.str.90 = private unnamed_addr constant [11 x i8] c"ppc4xx_fit\00", align 1
@_TRACE_PPC4XX_FIT_DSTATE = dso_local global i16 0, align 2
@_TRACE_PPC4XX_FIT_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.90, i8 1, ptr @_TRACE_PPC4XX_FIT_DSTATE }, align 8
@.str.91 = private unnamed_addr constant [16 x i8] c"ppc4xx_pit_stop\00", align 1
@_TRACE_PPC4XX_PIT_STOP_DSTATE = dso_local global i16 0, align 2
@_TRACE_PPC4XX_PIT_STOP_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.91, i8 1, ptr @_TRACE_PPC4XX_PIT_STOP_DSTATE }, align 8
@.str.92 = private unnamed_addr constant [17 x i8] c"ppc4xx_pit_start\00", align 1
@_TRACE_PPC4XX_PIT_START_DSTATE = dso_local global i16 0, align 2
@_TRACE_PPC4XX_PIT_START_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.92, i8 1, ptr @_TRACE_PPC4XX_PIT_START_DSTATE }, align 8
@.str.93 = private unnamed_addr constant [11 x i8] c"ppc4xx_pit\00", align 1
@_TRACE_PPC4XX_PIT_DSTATE = dso_local global i16 0, align 2
@_TRACE_PPC4XX_PIT_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.93, i8 1, ptr @_TRACE_PPC4XX_PIT_DSTATE }, align 8
@.str.94 = private unnamed_addr constant [11 x i8] c"ppc4xx_wdt\00", align 1
@_TRACE_PPC4XX_WDT_DSTATE = dso_local global i16 0, align 2
@_TRACE_PPC4XX_WDT_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.94, i8 1, ptr @_TRACE_PPC4XX_WDT_DSTATE }, align 8
@.str.95 = private unnamed_addr constant [17 x i8] c"ppc40x_store_pit\00", align 1
@_TRACE_PPC40X_STORE_PIT_DSTATE = dso_local global i16 0, align 2
@_TRACE_PPC40X_STORE_PIT_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.95, i8 1, ptr @_TRACE_PPC40X_STORE_PIT_DSTATE }, align 8
@.str.96 = private unnamed_addr constant [17 x i8] c"ppc40x_store_tcr\00", align 1
@_TRACE_PPC40X_STORE_TCR_DSTATE = dso_local global i16 0, align 2
@_TRACE_PPC40X_STORE_TCR_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.96, i8 1, ptr @_TRACE_PPC40X_STORE_TCR_DSTATE }, align 8
@.str.97 = private unnamed_addr constant [17 x i8] c"ppc40x_store_tsr\00", align 1
@_TRACE_PPC40X_STORE_TSR_DSTATE = dso_local global i16 0, align 2
@_TRACE_PPC40X_STORE_TSR_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.97, i8 1, ptr @_TRACE_PPC40X_STORE_TSR_DSTATE }, align 8
@.str.98 = private unnamed_addr constant [18 x i8] c"ppc40x_set_tb_clk\00", align 1
@_TRACE_PPC40X_SET_TB_CLK_DSTATE = dso_local global i16 0, align 2
@_TRACE_PPC40X_SET_TB_CLK_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.98, i8 1, ptr @_TRACE_PPC40X_SET_TB_CLK_DSTATE }, align 8
@.str.99 = private unnamed_addr constant [19 x i8] c"ppc40x_timers_init\00", align 1
@_TRACE_PPC40X_TIMERS_INIT_DSTATE = dso_local global i16 0, align 2
@_TRACE_PPC40X_TIMERS_INIT_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.99, i8 1, ptr @_TRACE_PPC40X_TIMERS_INIT_DSTATE }, align 8
@.str.100 = private unnamed_addr constant [12 x i8] c"ppc_irq_set\00", align 1
@_TRACE_PPC_IRQ_SET_DSTATE = dso_local global i16 0, align 2
@_TRACE_PPC_IRQ_SET_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.100, i8 1, ptr @_TRACE_PPC_IRQ_SET_DSTATE }, align 8
@.str.101 = private unnamed_addr constant [17 x i8] c"ppc_irq_set_exit\00", align 1
@_TRACE_PPC_IRQ_SET_EXIT_DSTATE = dso_local global i16 0, align 2
@_TRACE_PPC_IRQ_SET_EXIT_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.101, i8 1, ptr @_TRACE_PPC_IRQ_SET_EXIT_DSTATE }, align 8
@.str.102 = private unnamed_addr constant [18 x i8] c"ppc_irq_set_state\00", align 1
@_TRACE_PPC_IRQ_SET_STATE_DSTATE = dso_local global i16 0, align 2
@_TRACE_PPC_IRQ_SET_STATE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.102, i8 1, ptr @_TRACE_PPC_IRQ_SET_STATE_DSTATE }, align 8
@.str.103 = private unnamed_addr constant [14 x i8] c"ppc_irq_reset\00", align 1
@_TRACE_PPC_IRQ_RESET_DSTATE = dso_local global i16 0, align 2
@_TRACE_PPC_IRQ_RESET_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.103, i8 1, ptr @_TRACE_PPC_IRQ_RESET_DSTATE }, align 8
@.str.104 = private unnamed_addr constant [12 x i8] c"ppc_irq_cpu\00", align 1
@_TRACE_PPC_IRQ_CPU_DSTATE = dso_local global i16 0, align 2
@_TRACE_PPC_IRQ_CPU_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.104, i8 1, ptr @_TRACE_PPC_IRQ_CPU_DSTATE }, align 8
@.str.105 = private unnamed_addr constant [13 x i8] c"ppc_dcr_read\00", align 1
@_TRACE_PPC_DCR_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_PPC_DCR_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.105, i8 1, ptr @_TRACE_PPC_DCR_READ_DSTATE }, align 8
@.str.106 = private unnamed_addr constant [14 x i8] c"ppc_dcr_write\00", align 1
@_TRACE_PPC_DCR_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_PPC_DCR_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.106, i8 1, ptr @_TRACE_PPC_DCR_WRITE_DSTATE }, align 8
@.str.107 = private unnamed_addr constant [19 x i8] c"prep_systemio_read\00", align 1
@_TRACE_PREP_SYSTEMIO_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_PREP_SYSTEMIO_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.107, i8 1, ptr @_TRACE_PREP_SYSTEMIO_READ_DSTATE }, align 8
@.str.108 = private unnamed_addr constant [20 x i8] c"prep_systemio_write\00", align 1
@_TRACE_PREP_SYSTEMIO_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_PREP_SYSTEMIO_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.108, i8 1, ptr @_TRACE_PREP_SYSTEMIO_WRITE_DSTATE }, align 8
@.str.109 = private unnamed_addr constant [17 x i8] c"rs6000mc_id_read\00", align 1
@_TRACE_RS6000MC_ID_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_RS6000MC_ID_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.109, i8 1, ptr @_TRACE_RS6000MC_ID_READ_DSTATE }, align 8
@.str.110 = private unnamed_addr constant [23 x i8] c"rs6000mc_presence_read\00", align 1
@_TRACE_RS6000MC_PRESENCE_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_RS6000MC_PRESENCE_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.110, i8 1, ptr @_TRACE_RS6000MC_PRESENCE_READ_DSTATE }, align 8
@.str.111 = private unnamed_addr constant [19 x i8] c"rs6000mc_size_read\00", align 1
@_TRACE_RS6000MC_SIZE_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_RS6000MC_SIZE_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.111, i8 1, ptr @_TRACE_RS6000MC_SIZE_READ_DSTATE }, align 8
@.str.112 = private unnamed_addr constant [20 x i8] c"rs6000mc_size_write\00", align 1
@_TRACE_RS6000MC_SIZE_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_RS6000MC_SIZE_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.112, i8 1, ptr @_TRACE_RS6000MC_SIZE_WRITE_DSTATE }, align 8
@.str.113 = private unnamed_addr constant [21 x i8] c"rs6000mc_parity_read\00", align 1
@_TRACE_RS6000MC_PARITY_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_RS6000MC_PARITY_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.113, i8 1, ptr @_TRACE_RS6000MC_PARITY_READ_DSTATE }, align 8
@.str.114 = private unnamed_addr constant [19 x i8] c"ppc4xx_pci_map_irq\00", align 1
@_TRACE_PPC4XX_PCI_MAP_IRQ_DSTATE = dso_local global i16 0, align 2
@_TRACE_PPC4XX_PCI_MAP_IRQ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.114, i8 1, ptr @_TRACE_PPC4XX_PCI_MAP_IRQ_DSTATE }, align 8
@.str.115 = private unnamed_addr constant [19 x i8] c"ppc4xx_pci_set_irq\00", align 1
@_TRACE_PPC4XX_PCI_SET_IRQ_DSTATE = dso_local global i16 0, align 2
@_TRACE_PPC4XX_PCI_SET_IRQ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.115, i8 1, ptr @_TRACE_PPC4XX_PCI_SET_IRQ_DSTATE }, align 8
@.str.116 = private unnamed_addr constant [20 x i8] c"ppc440_pcix_map_irq\00", align 1
@_TRACE_PPC440_PCIX_MAP_IRQ_DSTATE = dso_local global i16 0, align 2
@_TRACE_PPC440_PCIX_MAP_IRQ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.116, i8 1, ptr @_TRACE_PPC440_PCIX_MAP_IRQ_DSTATE }, align 8
@.str.117 = private unnamed_addr constant [20 x i8] c"ppc440_pcix_set_irq\00", align 1
@_TRACE_PPC440_PCIX_SET_IRQ_DSTATE = dso_local global i16 0, align 2
@_TRACE_PPC440_PCIX_SET_IRQ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.117, i8 1, ptr @_TRACE_PPC440_PCIX_SET_IRQ_DSTATE }, align 8
@.str.118 = private unnamed_addr constant [23 x i8] c"ppc440_pcix_update_pim\00", align 1
@_TRACE_PPC440_PCIX_UPDATE_PIM_DSTATE = dso_local global i16 0, align 2
@_TRACE_PPC440_PCIX_UPDATE_PIM_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.118, i8 1, ptr @_TRACE_PPC440_PCIX_UPDATE_PIM_DSTATE }, align 8
@.str.119 = private unnamed_addr constant [23 x i8] c"ppc440_pcix_update_pom\00", align 1
@_TRACE_PPC440_PCIX_UPDATE_POM_DSTATE = dso_local global i16 0, align 2
@_TRACE_PPC440_PCIX_UPDATE_POM_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.119, i8 1, ptr @_TRACE_PPC440_PCIX_UPDATE_POM_DSTATE }, align 8
@.str.120 = private unnamed_addr constant [21 x i8] c"ppc440_pcix_reg_read\00", align 1
@_TRACE_PPC440_PCIX_REG_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_PPC440_PCIX_REG_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.120, i8 1, ptr @_TRACE_PPC440_PCIX_REG_READ_DSTATE }, align 8
@.str.121 = private unnamed_addr constant [22 x i8] c"ppc440_pcix_reg_write\00", align 1
@_TRACE_PPC440_PCIX_REG_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_PPC440_PCIX_REG_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.121, i8 1, ptr @_TRACE_PPC440_PCIX_REG_WRITE_DSTATE }, align 8
@.str.122 = private unnamed_addr constant [11 x i8] c"opba_readb\00", align 1
@_TRACE_OPBA_READB_DSTATE = dso_local global i16 0, align 2
@_TRACE_OPBA_READB_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.122, i8 1, ptr @_TRACE_OPBA_READB_DSTATE }, align 8
@.str.123 = private unnamed_addr constant [12 x i8] c"opba_writeb\00", align 1
@_TRACE_OPBA_WRITEB_DSTATE = dso_local global i16 0, align 2
@_TRACE_OPBA_WRITEB_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.123, i8 1, ptr @_TRACE_OPBA_WRITEB_DSTATE }, align 8
@.str.124 = private unnamed_addr constant [17 x i8] c"ppc405_gpio_read\00", align 1
@_TRACE_PPC405_GPIO_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_PPC405_GPIO_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.124, i8 1, ptr @_TRACE_PPC405_GPIO_READ_DSTATE }, align 8
@.str.125 = private unnamed_addr constant [18 x i8] c"ppc405_gpio_write\00", align 1
@_TRACE_PPC405_GPIO_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_PPC405_GPIO_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.125, i8 1, ptr @_TRACE_PPC405_GPIO_WRITE_DSTATE }, align 8
@.str.126 = private unnamed_addr constant [20 x i8] c"ocm_update_mappings\00", align 1
@_TRACE_OCM_UPDATE_MAPPINGS_DSTATE = dso_local global i16 0, align 2
@_TRACE_OCM_UPDATE_MAPPINGS_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.126, i8 1, ptr @_TRACE_OCM_UPDATE_MAPPINGS_DSTATE }, align 8
@.str.127 = private unnamed_addr constant [8 x i8] c"ocm_map\00", align 1
@_TRACE_OCM_MAP_DSTATE = dso_local global i16 0, align 2
@_TRACE_OCM_MAP_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.127, i8 1, ptr @_TRACE_OCM_MAP_DSTATE }, align 8
@.str.128 = private unnamed_addr constant [10 x i8] c"ocm_unmap\00", align 1
@_TRACE_OCM_UNMAP_DSTATE = dso_local global i16 0, align 2
@_TRACE_OCM_UNMAP_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.128, i8 1, ptr @_TRACE_OCM_UNMAP_DSTATE }, align 8
@.str.129 = private unnamed_addr constant [16 x i8] c"ppc4xx_gpt_read\00", align 1
@_TRACE_PPC4XX_GPT_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_PPC4XX_GPT_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.129, i8 1, ptr @_TRACE_PPC4XX_GPT_READ_DSTATE }, align 8
@.str.130 = private unnamed_addr constant [17 x i8] c"ppc4xx_gpt_write\00", align 1
@_TRACE_PPC4XX_GPT_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_PPC4XX_GPT_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.130, i8 1, ptr @_TRACE_PPC4XX_GPT_WRITE_DSTATE }, align 8
@.str.131 = private unnamed_addr constant [24 x i8] c"ppc405ep_clocks_compute\00", align 1
@_TRACE_PPC405EP_CLOCKS_COMPUTE_DSTATE = dso_local global i16 0, align 2
@_TRACE_PPC405EP_CLOCKS_COMPUTE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.131, i8 1, ptr @_TRACE_PPC405EP_CLOCKS_COMPUTE_DSTATE }, align 8
@.str.132 = private unnamed_addr constant [22 x i8] c"ppc405ep_clocks_setup\00", align 1
@_TRACE_PPC405EP_CLOCKS_SETUP_DSTATE = dso_local global i16 0, align 2
@_TRACE_PPC405EP_CLOCKS_SETUP_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.132, i8 1, ptr @_TRACE_PPC405EP_CLOCKS_SETUP_DSTATE }, align 8
@.str.133 = private unnamed_addr constant [20 x i8] c"ppc4xx_sdram_enable\00", align 1
@_TRACE_PPC4XX_SDRAM_ENABLE_DSTATE = dso_local global i16 0, align 2
@_TRACE_PPC4XX_SDRAM_ENABLE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.133, i8 1, ptr @_TRACE_PPC4XX_SDRAM_ENABLE_DSTATE }, align 8
@.str.134 = private unnamed_addr constant [19 x i8] c"ppc4xx_sdram_unmap\00", align 1
@_TRACE_PPC4XX_SDRAM_UNMAP_DSTATE = dso_local global i16 0, align 2
@_TRACE_PPC4XX_SDRAM_UNMAP_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.134, i8 1, ptr @_TRACE_PPC4XX_SDRAM_UNMAP_DSTATE }, align 8
@.str.135 = private unnamed_addr constant [17 x i8] c"ppc4xx_sdram_map\00", align 1
@_TRACE_PPC4XX_SDRAM_MAP_DSTATE = dso_local global i16 0, align 2
@_TRACE_PPC4XX_SDRAM_MAP_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.135, i8 1, ptr @_TRACE_PPC4XX_SDRAM_MAP_DSTATE }, align 8
@.str.136 = private unnamed_addr constant [18 x i8] c"ppc4xx_sdram_init\00", align 1
@_TRACE_PPC4XX_SDRAM_INIT_DSTATE = dso_local global i16 0, align 2
@_TRACE_PPC4XX_SDRAM_INIT_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.136, i8 1, ptr @_TRACE_PPC4XX_SDRAM_INIT_DSTATE }, align 8
@hw_ppc_trace_events = dso_local global [138 x ptr] [ptr @_TRACE_SPAPR_PCI_MSI_EVENT, ptr @_TRACE_SPAPR_PCI_MSI_SETUP_EVENT, ptr @_TRACE_SPAPR_PCI_RTAS_IBM_CHANGE_MSI_EVENT, ptr @_TRACE_SPAPR_PCI_RTAS_IBM_QUERY_INTERRUPT_SOURCE_NUMBER_EVENT, ptr @_TRACE_SPAPR_PCI_MSI_WRITE_EVENT, ptr @_TRACE_SPAPR_PCI_LSI_SET_EVENT, ptr @_TRACE_SPAPR_PCI_MSI_RETRY_EVENT, ptr @_TRACE_SPAPR_CAS_CONTINUE_EVENT, ptr @_TRACE_SPAPR_CAS_PVR_EVENT, ptr @_TRACE_SPAPR_H_RESIZE_HPT_PREPARE_EVENT, ptr @_TRACE_SPAPR_H_RESIZE_HPT_COMMIT_EVENT, ptr @_TRACE_SPAPR_UPDATE_DT_EVENT, ptr @_TRACE_SPAPR_UPDATE_DT_FAILED_SIZE_EVENT, ptr @_TRACE_SPAPR_UPDATE_DT_FAILED_CHECK_EVENT, ptr @_TRACE_SPAPR_H_TPM_COMM_EVENT, ptr @_TRACE_SPAPR_TPM_EXECUTE_EVENT, ptr @_TRACE_SPAPR_IOMMU_PUT_EVENT, ptr @_TRACE_SPAPR_IOMMU_GET_EVENT, ptr @_TRACE_SPAPR_IOMMU_INDIRECT_EVENT, ptr @_TRACE_SPAPR_IOMMU_STUFF_EVENT, ptr @_TRACE_SPAPR_IOMMU_PCI_PUT_EVENT, ptr @_TRACE_SPAPR_IOMMU_PCI_GET_EVENT, ptr @_TRACE_SPAPR_IOMMU_PCI_INDIRECT_EVENT, ptr @_TRACE_SPAPR_IOMMU_PCI_STUFF_EVENT, ptr @_TRACE_SPAPR_IOMMU_XLATE_EVENT, ptr @_TRACE_SPAPR_IOMMU_NEW_TABLE_EVENT, ptr @_TRACE_SPAPR_IOMMU_PRE_SAVE_EVENT, ptr @_TRACE_SPAPR_IOMMU_POST_LOAD_EVENT, ptr @_TRACE_SPAPR_IOMMU_DDW_QUERY_EVENT, ptr @_TRACE_SPAPR_IOMMU_DDW_CREATE_EVENT, ptr @_TRACE_SPAPR_IOMMU_DDW_REMOVE_EVENT, ptr @_TRACE_SPAPR_IOMMU_DDW_RESET_EVENT, ptr @_TRACE_SPAPR_DRC_SET_ISOLATION_STATE_EVENT, ptr @_TRACE_SPAPR_DRC_SET_ISOLATION_STATE_FINALIZING_EVENT, ptr @_TRACE_SPAPR_DRC_SET_DR_INDICATOR_EVENT, ptr @_TRACE_SPAPR_DRC_SET_ALLOCATION_STATE_EVENT, ptr @_TRACE_SPAPR_DRC_SET_ALLOCATION_STATE_FINALIZING_EVENT, ptr @_TRACE_SPAPR_DRC_SET_CONFIGURED_EVENT, ptr @_TRACE_SPAPR_DRC_ATTACH_EVENT, ptr @_TRACE_SPAPR_DRC_UNPLUG_REQUEST_EVENT, ptr @_TRACE_SPAPR_DRC_AWAITING_QUIESCE_EVENT, ptr @_TRACE_SPAPR_DRC_RESET_EVENT, ptr @_TRACE_SPAPR_DRC_REALIZE_EVENT, ptr @_TRACE_SPAPR_DRC_REALIZE_CHILD_EVENT, ptr @_TRACE_SPAPR_DRC_REALIZE_COMPLETE_EVENT, ptr @_TRACE_SPAPR_DRC_UNREALIZE_EVENT, ptr @_TRACE_SPAPR_OVEC_PARSE_VECTOR_EVENT, ptr @_TRACE_SPAPR_OVEC_POPULATE_DT_EVENT, ptr @_TRACE_SPAPR_RTAS_GET_SENSOR_STATE_NOT_SUPPORTED_EVENT, ptr @_TRACE_SPAPR_RTAS_GET_SENSOR_STATE_INVALID_EVENT, ptr @_TRACE_SPAPR_RTAS_IBM_CONFIGURE_CONNECTOR_INVALID_EVENT, ptr @_TRACE_SPAPR_VIO_H_REG_CRQ_EVENT, ptr @_TRACE_SPAPR_VIO_FREE_CRQ_EVENT, ptr @_TRACE_VOF_ERROR_STR_TRUNCATED_EVENT, ptr @_TRACE_VOF_ERROR_PARAM_EVENT, ptr @_TRACE_VOF_ERROR_UNKNOWN_SERVICE_EVENT, ptr @_TRACE_VOF_ERROR_UNKNOWN_METHOD_EVENT, ptr @_TRACE_VOF_ERROR_UNKNOWN_IHANDLE_CLOSE_EVENT, ptr @_TRACE_VOF_ERROR_UNKNOWN_PATH_EVENT, ptr @_TRACE_VOF_ERROR_WRITE_EVENT, ptr @_TRACE_VOF_FINDDEVICE_EVENT, ptr @_TRACE_VOF_CLAIM_EVENT, ptr @_TRACE_VOF_RELEASE_EVENT, ptr @_TRACE_VOF_METHOD_EVENT, ptr @_TRACE_VOF_GETPROP_EVENT, ptr @_TRACE_VOF_GETPROPLEN_EVENT, ptr @_TRACE_VOF_SETPROP_EVENT, ptr @_TRACE_VOF_OPEN_EVENT, ptr @_TRACE_VOF_INTERPRET_EVENT, ptr @_TRACE_VOF_PACKAGE_TO_PATH_EVENT, ptr @_TRACE_VOF_INSTANCE_TO_PATH_EVENT, ptr @_TRACE_VOF_INSTANCE_TO_PACKAGE_EVENT, ptr @_TRACE_VOF_WRITE_EVENT, ptr @_TRACE_VOF_AVAIL_EVENT, ptr @_TRACE_VOF_CLAIMED_EVENT, ptr @_TRACE_PNV_SBE_XSCOM_CTRL_READ_EVENT, ptr @_TRACE_PNV_SBE_XSCOM_CTRL_WRITE_EVENT, ptr @_TRACE_PNV_SBE_XSCOM_MBOX_READ_EVENT, ptr @_TRACE_PNV_SBE_XSCOM_MBOX_WRITE_EVENT, ptr @_TRACE_PNV_SBE_REG_SET_HOST_DOORBELL_EVENT, ptr @_TRACE_PNV_SBE_CMD_TIMER_START_EVENT, ptr @_TRACE_PNV_SBE_CMD_TIMER_STOP_EVENT, ptr @_TRACE_PNV_SBE_CMD_TIMER_EXPIRED_EVENT, ptr @_TRACE_PNV_SBE_MSG_RECV_EVENT, ptr @_TRACE_PPC_TB_ADJUST_EVENT, ptr @_TRACE_PPC_TB_LOAD_EVENT, ptr @_TRACE_PPC_TB_STORE_EVENT, ptr @_TRACE_PPC_DECR_LOAD_EVENT, ptr @_TRACE_PPC_DECR_EXCP_EVENT, ptr @_TRACE_PPC_DECR_STORE_EVENT, ptr @_TRACE_PPC4XX_FIT_EVENT, ptr @_TRACE_PPC4XX_PIT_STOP_EVENT, ptr @_TRACE_PPC4XX_PIT_START_EVENT, ptr @_TRACE_PPC4XX_PIT_EVENT, ptr @_TRACE_PPC4XX_WDT_EVENT, ptr @_TRACE_PPC40X_STORE_PIT_EVENT, ptr @_TRACE_PPC40X_STORE_TCR_EVENT, ptr @_TRACE_PPC40X_STORE_TSR_EVENT, ptr @_TRACE_PPC40X_SET_TB_CLK_EVENT, ptr @_TRACE_PPC40X_TIMERS_INIT_EVENT, ptr @_TRACE_PPC_IRQ_SET_EVENT, ptr @_TRACE_PPC_IRQ_SET_EXIT_EVENT, ptr @_TRACE_PPC_IRQ_SET_STATE_EVENT, ptr @_TRACE_PPC_IRQ_RESET_EVENT, ptr @_TRACE_PPC_IRQ_CPU_EVENT, ptr @_TRACE_PPC_DCR_READ_EVENT, ptr @_TRACE_PPC_DCR_WRITE_EVENT, ptr @_TRACE_PREP_SYSTEMIO_READ_EVENT, ptr @_TRACE_PREP_SYSTEMIO_WRITE_EVENT, ptr @_TRACE_RS6000MC_ID_READ_EVENT, ptr @_TRACE_RS6000MC_PRESENCE_READ_EVENT, ptr @_TRACE_RS6000MC_SIZE_READ_EVENT, ptr @_TRACE_RS6000MC_SIZE_WRITE_EVENT, ptr @_TRACE_RS6000MC_PARITY_READ_EVENT, ptr @_TRACE_PPC4XX_PCI_MAP_IRQ_EVENT, ptr @_TRACE_PPC4XX_PCI_SET_IRQ_EVENT, ptr @_TRACE_PPC440_PCIX_MAP_IRQ_EVENT, ptr @_TRACE_PPC440_PCIX_SET_IRQ_EVENT, ptr @_TRACE_PPC440_PCIX_UPDATE_PIM_EVENT, ptr @_TRACE_PPC440_PCIX_UPDATE_POM_EVENT, ptr @_TRACE_PPC440_PCIX_REG_READ_EVENT, ptr @_TRACE_PPC440_PCIX_REG_WRITE_EVENT, ptr @_TRACE_OPBA_READB_EVENT, ptr @_TRACE_OPBA_WRITEB_EVENT, ptr @_TRACE_PPC405_GPIO_READ_EVENT, ptr @_TRACE_PPC405_GPIO_WRITE_EVENT, ptr @_TRACE_OCM_UPDATE_MAPPINGS_EVENT, ptr @_TRACE_OCM_MAP_EVENT, ptr @_TRACE_OCM_UNMAP_EVENT, ptr @_TRACE_PPC4XX_GPT_READ_EVENT, ptr @_TRACE_PPC4XX_GPT_WRITE_EVENT, ptr @_TRACE_PPC405EP_CLOCKS_COMPUTE_EVENT, ptr @_TRACE_PPC405EP_CLOCKS_SETUP_EVENT, ptr @_TRACE_PPC4XX_SDRAM_ENABLE_EVENT, ptr @_TRACE_PPC4XX_SDRAM_UNMAP_EVENT, ptr @_TRACE_PPC4XX_SDRAM_MAP_EVENT, ptr @_TRACE_PPC4XX_SDRAM_INIT_EVENT, ptr null], align 16
@llvm.global_ctors = appending global [1 x { i32, ptr, ptr }] [{ i32, ptr, ptr } { i32 65535, ptr @do_qemu_init_trace_hw_ppc_register_events, ptr null }]

; Function Attrs: nounwind sspstrong uwtable
define internal void @do_qemu_init_trace_hw_ppc_register_events() #0 {
entry:
  tail call void @register_module_init(ptr noundef nonnull @trace_hw_ppc_register_events, i32 noundef 4) #2
  ret void
}

declare void @register_module_init(ptr noundef, i32 noundef) local_unnamed_addr #1

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_hw_ppc_register_events() #0 {
entry:
  tail call void @trace_event_register_group(ptr noundef nonnull @hw_ppc_trace_events) #2
  ret void
}

declare void @trace_event_register_group(ptr noundef) local_unnamed_addr #1

attributes #0 = { nounwind sspstrong uwtable "frame-pointer"="all" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx16,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" }
attributes #1 = { "frame-pointer"="all" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx16,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" }
attributes #2 = { nounwind }

!llvm.module.flags = !{!0, !1, !2, !3, !4}

!0 = !{i32 1, !"wchar_size", i32 4}
!1 = !{i32 8, !"PIC Level", i32 2}
!2 = !{i32 7, !"PIE Level", i32 2}
!3 = !{i32 7, !"uwtable", i32 2}
!4 = !{i32 7, !"frame-pointer", i32 2}
