5 18 101 3 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (null_stmt2.vcd) 2 -o (null_stmt2.cdd) 2 -v (null_stmt2.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 null_stmt2.v 10 27 1
2 1 3d 14 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u0
1 a 1 12 70004 1 0 0 0 1 17 0 1 0 0 0 0
4 1 14 8 1 0 0 1
3 1 main.$u0 "main.$u0" 0 null_stmt2.v 0 16 1
2 2 4e 15 10001 1 1002 0 0 1 18 0 1 0 0 0 0
4 2 15 1 11 0 0 2
3 1 main.$u1 "main.$u1" 0 null_stmt2.v 0 25 1
