#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: E:\PDS_2022.1\Pango\PDS_2022.1\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.19044
#Hostname: DESKTOP-HFJ50FN
Generated by Fabric Compiler (version 2022.1 build 99559) at Tue Oct 18 11:06:20 2022
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {sys_clk} LOC=B5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {sys_clk} LOC=B5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {sys_rst_n} LOC=G5 VCCIO=1.5 IOSTANDARD=LVCMOS15 NONE=TRUE
Executing : def_port {sys_rst_n} LOC=G5 VCCIO=1.5 IOSTANDARD=LVCMOS15 NONE=TRUE successfully
W: ConstraintEditor-4019: Port 'clk_25m' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'clk_50m' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'locked' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'ram_rd_addr[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'ram_rd_addr[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'ram_rd_addr[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'ram_rd_addr[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'ram_rd_addr[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'ram_rd_data[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'ram_rd_data[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'ram_rd_data[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'ram_rd_data[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'ram_rd_data[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'ram_rd_data[5]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'ram_rd_data[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'ram_rd_data[7]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'ram_rd_en' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'ram_wr_addr[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'ram_wr_addr[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'ram_wr_addr[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'ram_wr_addr[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'ram_wr_addr[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'ram_wr_data[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'ram_wr_data[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'ram_wr_data[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'ram_wr_data[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'ram_wr_data[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'ram_wr_data[5]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'ram_wr_data[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'ram_wr_data[7]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'ram_wr_en' unspecified I/O constraint.
Constraint check end.
I: Column Clock Check close.

Placement started.
Phase 1 Pre global placement started.
Mapping instance u_pll_clk/u_pll_e1/goppll to PLL_82_319.
Phase 1.1 1st GP placement started.
Design Utilization : 1%.
Wirelength after clock region global placement is 1298.
1st GP placement takes 0.50 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_0/gopclkbufg to USCM_74_104.
Mapping instance clkbufg_1/gopclkbufg to USCM_74_105.
Clock placement takes 0.05 sec.

Pre global placement takes 1.17 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst sys_clk_ibuf/opit_1 on IOL_7_298.
Placed fixed group with base inst sys_rst_n_ibuf/opit_1 on IOL_7_241.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_74_104.
Placed fixed instance clkbufg_1/gopclkbufg on USCM_74_105.
Placed fixed instance u_pll_clk/u_pll_e1/goppll on PLL_82_319.
Placed fixed instance BKCL_auto_0 on BKCL_2_268.
Placed fixed instance BKCL_auto_1 on BKCL_2_144.
Fixed placement takes 0.00 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.02 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 14853.
	6 iterations finished.
	Final slack 17473.
Super clustering done.
Design Utilization : 1%.
2nd GP placement takes 0.31 sec.

Wirelength after global placement is 1288.
Global placement takes 0.33 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
Wirelength after macro cell placement is 1294.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 14853.
	6 iterations finished.
	Final slack 17473.
Super clustering done.
Design Utilization : 1%.
3rd GP placement takes 0.31 sec.

Wirelength after post global placement is 1352.
Post global placement takes 0.31 sec.

Phase 4 Legalization started.
The average distance in LP is 2.032258.
Wirelength after legalization is 1356.
Legalization takes 0.00 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 17605.
Replication placement takes 0.02 sec.

Wirelength after replication placement is 1356.
Phase 5.2 DP placement started.
Legalized cost 17605.000000.
The detailed placement ends at 0th iteration.
DP placement takes 0.00 sec.

Wirelength after detailed placement is 1356.
Timing-driven detailed placement takes 0.02 sec.

Worst slack is 17605, TNS after placement is 0.
Placement done.
Total placement takes 1.88 sec.
Finished placement. (CPU time elapsed 0h:00m:01s)

Routing started.
Building routing graph takes 0.42 sec.
Worst slack is 17605, TNS before global route is 0.
Processing design graph takes 0.06 sec.
Total memory for routing:
	46.871563 M.
Total nets for routing : 130.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 1 processed 11 nets, it takes 0.00 sec.
Unrouted nets 21 at the end of iteration 0.
Unrouted nets 17 at the end of iteration 1.
Unrouted nets 12 at the end of iteration 2.
Unrouted nets 8 at the end of iteration 3.
Unrouted nets 6 at the end of iteration 4.
Unrouted nets 2 at the end of iteration 5.
Unrouted nets 2 at the end of iteration 6.
Unrouted nets 0 at the end of iteration 7.
Global Routing step 2 processed 33 nets, it takes 0.06 sec.
Unrouted nets 5 at the end of iteration 0.
Unrouted nets 1 at the end of iteration 1.
Unrouted nets 1 at the end of iteration 2.
Unrouted nets 1 at the end of iteration 3.
Unrouted nets 1 at the end of iteration 4.
Unrouted nets 0 at the end of iteration 5.
Global Routing step 3 processed 25 nets, it takes 0.02 sec.
Global routing takes 0.09 sec.
Total 159 subnets.
    forward max bucket size 1277 , backward 70.
        Unrouted nets 13 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.015625 sec.
    forward max bucket size 1250 , backward 17.
        Unrouted nets 7 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.000000 sec.
    forward max bucket size 1278 , backward 11.
        Unrouted nets 2 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.000000 sec.
    forward max bucket size 11 , backward 6.
        Unrouted nets 0 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.000000 sec.
Detailed routing takes 3 iterations
Detailed routing takes 0.03 sec.
Start fix hold violation.
Build tmp routing results takes 0.00 sec.
Timing analysis takes 0.00 sec.
Hold violation fix iter 0 takes 0.00 sec, total_step_forward 12.
Incremental timing analysis takes 0.00 sec.
Hold violation fix iter 1 takes 0.00 sec, total_step_forward 0.
Hold Violation Fix in router takes 2 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.06 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.00 sec.
Used SRB routing arc is 905.
Cleanup routing takes 0.02 sec.
Routing done.
Total routing takes 0.81 sec.

C: Place-2025: The VCCIO 1.5 in BANK BANKL1 is incompatible.

Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of ADC               | 0        | 1             | 0                  
| Use of APM               | 0        | 30            | 0                  
| Use of BKCL              | 2        | 6             | 34                 
| Use of CLMA              | 15       | 3274          | 1                  
|   FF                     | 25       | 19644         | 1                  
|   LUT                    | 36       | 13096         | 1                  
|   LUT-FF pairs           | 11       | 13096         | 1                  
| Use of CLMS              | 3        | 1110          | 1                  
|   FF                     | 5        | 6660          | 1                  
|   LUT                    | 8        | 4440          | 1                  
|   LUT-FF pairs           | 5        | 4440          | 1                  
|   Distributed RAM        | 0        | 4440          | 0                  
| Use of CRYSTAL           | 0        | 6             | 0                  
| Use of DLL               | 0        | 6             | 0                  
| Use of DQSL              | 0        | 18            | 0                  
| Use of DRM               | 0.5      | 48            | 2                  
| Use of FLSIF             | 0        | 1             | 0                  
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 0        | 2745          | 0                  
| Use of HMEMC             | 0        | 2             | 0                  
| Use of IO                | 33       | 240           | 14                 
|   IOBD                   | 17       | 120           | 15                 
|   IOBR                   | 1        | 6             | 17                 
|   IOBS                   | 15       | 114           | 14                 
| Use of IOCKDIV           | 0        | 12            | 0                  
| Use of IOCKDLY           | 0        | 24            | 0                  
| Use of IOCKGATE          | 0        | 12            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 12            | 0                  
| Use of IOL               | 33       | 240           | 14                 
| Use of IPAL              | 0        | 1             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PLL               | 1        | 6             | 17                 
| Use of PREGMUX_TEST      | 0        | 6             | 0                  
| Use of RCKB              | 0        | 24            | 0                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                  
| Use of RESCAL            | 0        | 6             | 0                  
| Use of SCANCHAIN         | 0        | 4             | 0                  
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 4        | 20            | 20                 
| Use of USCMMUX_TEST      | 0        | 20            | 0                  
| Use of VCKBMUX_TEST      | 0        | 12            | 0                  
+---------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:00s)
Design 'ip_2port_ram' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing. (CPU time elapsed 0h:00m:05s)
Action pnr: Real time elapsed is 0h:0m:8s
Action pnr: CPU time elapsed is 0h:0m:6s
Action pnr: Process CPU time elapsed is 0h:0m:6s
Current time: Tue Oct 18 11:06:26 2022
Action pnr: Peak memory pool usage is 629 MB
