LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;

ENTITY top_level IS
	PORT(
		RAM_IN	: IN	STD_LOGIC_VECTOR (7 DOWNTO 0);
		RAM_OUT	: IN	STD_LOGIC_VECTOR (7 DOWNTO 0);
	);
END ENTITY;