<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>SIInstrInfo.h source code [llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::SI::KernelInputOffsets::Offsets,llvm::SIInstrInfo "/>
<link rel="stylesheet" href="../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.h'; var root_path = '../../../../..'; var data_path = '../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>AMDGPU</a>/<a href='SIInstrInfo.h.html'>SIInstrInfo.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- SIInstrInfo.h - SI Instruction Info Interface ------------*- C++ -*-===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>/// \file</i></td></tr>
<tr><th id="10">10</th><td><i>/// Interface definition for SIInstrInfo.</i></td></tr>
<tr><th id="11">11</th><td><i>//</i></td></tr>
<tr><th id="12">12</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="13">13</th><td></td></tr>
<tr><th id="14">14</th><td><u>#<span data-ppcond="14">ifndef</span> <span class="macro" data-ref="_M/LLVM_LIB_TARGET_AMDGPU_SIINSTRINFO_H">LLVM_LIB_TARGET_AMDGPU_SIINSTRINFO_H</span></u></td></tr>
<tr><th id="15">15</th><td><u>#define <dfn class="macro" id="_M/LLVM_LIB_TARGET_AMDGPU_SIINSTRINFO_H" data-ref="_M/LLVM_LIB_TARGET_AMDGPU_SIINSTRINFO_H">LLVM_LIB_TARGET_AMDGPU_SIINSTRINFO_H</dfn></u></td></tr>
<tr><th id="16">16</th><td></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="AMDGPUMIRFormatter.h.html">"AMDGPUMIRFormatter.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="SIRegisterInfo.h.html">"SIRegisterInfo.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="Utils/AMDGPUBaseInfo.h.html">"Utils/AMDGPUBaseInfo.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../include/llvm/ADT/SetVector.h.html">"llvm/ADT/SetVector.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html">"llvm/CodeGen/TargetInstrInfo.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetSchedule.h.html">"llvm/CodeGen/TargetSchedule.h"</a></u></td></tr>
<tr><th id="23">23</th><td></td></tr>
<tr><th id="24">24</th><td><u>#define <dfn class="macro" id="_M/GET_INSTRINFO_HEADER" data-ref="_M/GET_INSTRINFO_HEADER">GET_INSTRINFO_HEADER</dfn></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html">"AMDGPUGenInstrInfo.inc"</a></u></td></tr>
<tr><th id="26">26</th><td></td></tr>
<tr><th id="27">27</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="28">28</th><td></td></tr>
<tr><th id="29">29</th><td><b>class</b> <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt" data-ref-filename="llvm..APInt" id="llvm::APInt">APInt</a>;</td></tr>
<tr><th id="30">30</th><td><b>class</b> <a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget" id="llvm::GCNSubtarget">GCNSubtarget</a>;</td></tr>
<tr><th id="31">31</th><td><b>class</b> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::LiveVariables" title='llvm::LiveVariables' data-ref="llvm::LiveVariables" data-ref-filename="llvm..LiveVariables" id="llvm::LiveVariables">LiveVariables</a>;</td></tr>
<tr><th id="32">32</th><td><b>class</b> <dfn class="type" id="llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree" data-ref-filename="llvm..MachineDominatorTree">MachineDominatorTree</dfn>;</td></tr>
<tr><th id="33">33</th><td><b>class</b> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo" id="llvm::MachineRegisterInfo">MachineRegisterInfo</a>;</td></tr>
<tr><th id="34">34</th><td><b>class</b> <a class="type" href="../../../include/llvm/CodeGen/TargetFrameLowering.h.html#llvm::RegScavenger" title='llvm::RegScavenger' data-ref="llvm::RegScavenger" data-ref-filename="llvm..RegScavenger" id="llvm::RegScavenger">RegScavenger</a>;</td></tr>
<tr><th id="35">35</th><td><b>class</b> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass" id="llvm::TargetRegisterClass">TargetRegisterClass</a>;</td></tr>
<tr><th id="36">36</th><td><b>class</b> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::ScheduleHazardRecognizer" title='llvm::ScheduleHazardRecognizer' data-ref="llvm::ScheduleHazardRecognizer" data-ref-filename="llvm..ScheduleHazardRecognizer" id="llvm::ScheduleHazardRecognizer">ScheduleHazardRecognizer</a>;</td></tr>
<tr><th id="37">37</th><td></td></tr>
<tr><th id="38">38</th><td><b>class</b> <dfn class="type def" id="llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</dfn> final : <b>public</b> <a class="type" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPUGenInstrInfo" title='llvm::AMDGPUGenInstrInfo' data-ref="llvm::AMDGPUGenInstrInfo" data-ref-filename="llvm..AMDGPUGenInstrInfo">AMDGPUGenInstrInfo</a> {</td></tr>
<tr><th id="39">39</th><td><b>private</b>:</td></tr>
<tr><th id="40">40</th><td>  <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a> <dfn class="decl field" id="llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</dfn>;</td></tr>
<tr><th id="41">41</th><td>  <em>const</em> <a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="decl field" id="llvm::SIInstrInfo::ST" title='llvm::SIInstrInfo::ST' data-ref="llvm::SIInstrInfo::ST" data-ref-filename="llvm..SIInstrInfo..ST">ST</dfn>;</td></tr>
<tr><th id="42">42</th><td>  <a class="type" href="../../../include/llvm/CodeGen/TargetSchedule.h.html#llvm::TargetSchedModel" title='llvm::TargetSchedModel' data-ref="llvm::TargetSchedModel" data-ref-filename="llvm..TargetSchedModel">TargetSchedModel</a> <dfn class="decl field" id="llvm::SIInstrInfo::SchedModel" title='llvm::SIInstrInfo::SchedModel' data-ref="llvm::SIInstrInfo::SchedModel" data-ref-filename="llvm..SIInstrInfo..SchedModel">SchedModel</dfn>;</td></tr>
<tr><th id="43">43</th><td>  <em>mutable</em> <span class="namespace">std::</span><span class='type' title='std::unique_ptr' data-ref="std::unique_ptr" data-ref-filename="std..unique_ptr">unique_ptr</span>&lt;<a class="type" href="AMDGPUMIRFormatter.h.html#llvm::AMDGPUMIRFormatter" title='llvm::AMDGPUMIRFormatter' data-ref="llvm::AMDGPUMIRFormatter" data-ref-filename="llvm..AMDGPUMIRFormatter">AMDGPUMIRFormatter</a>&gt; <dfn class="decl field" id="llvm::SIInstrInfo::Formatter" title='llvm::SIInstrInfo::Formatter' data-ref="llvm::SIInstrInfo::Formatter" data-ref-filename="llvm..SIInstrInfo..Formatter">Formatter</dfn>;</td></tr>
<tr><th id="44">44</th><td></td></tr>
<tr><th id="45">45</th><td>  <i>// The inverse predicate should have the negative value.</i></td></tr>
<tr><th id="46">46</th><td>  <b>enum</b> <dfn class="type def" id="llvm::SIInstrInfo::BranchPredicate" title='llvm::SIInstrInfo::BranchPredicate' data-ref="llvm::SIInstrInfo::BranchPredicate" data-ref-filename="llvm..SIInstrInfo..BranchPredicate">BranchPredicate</dfn> {</td></tr>
<tr><th id="47">47</th><td>    <dfn class="enum" id="llvm::SIInstrInfo::INVALID_BR" title='llvm::SIInstrInfo::INVALID_BR' data-ref="llvm::SIInstrInfo::INVALID_BR" data-ref-filename="llvm..SIInstrInfo..INVALID_BR">INVALID_BR</dfn> = <var>0</var>,</td></tr>
<tr><th id="48">48</th><td>    <dfn class="enum" id="llvm::SIInstrInfo::SCC_TRUE" title='llvm::SIInstrInfo::SCC_TRUE' data-ref="llvm::SIInstrInfo::SCC_TRUE" data-ref-filename="llvm..SIInstrInfo..SCC_TRUE">SCC_TRUE</dfn> = <var>1</var>,</td></tr>
<tr><th id="49">49</th><td>    <dfn class="enum" id="llvm::SIInstrInfo::SCC_FALSE" title='llvm::SIInstrInfo::SCC_FALSE' data-ref="llvm::SIInstrInfo::SCC_FALSE" data-ref-filename="llvm..SIInstrInfo..SCC_FALSE">SCC_FALSE</dfn> = -<var>1</var>,</td></tr>
<tr><th id="50">50</th><td>    <dfn class="enum" id="llvm::SIInstrInfo::VCCNZ" title='llvm::SIInstrInfo::VCCNZ' data-ref="llvm::SIInstrInfo::VCCNZ" data-ref-filename="llvm..SIInstrInfo..VCCNZ">VCCNZ</dfn> = <var>2</var>,</td></tr>
<tr><th id="51">51</th><td>    <dfn class="enum" id="llvm::SIInstrInfo::VCCZ" title='llvm::SIInstrInfo::VCCZ' data-ref="llvm::SIInstrInfo::VCCZ" data-ref-filename="llvm..SIInstrInfo..VCCZ">VCCZ</dfn> = -<var>2</var>,</td></tr>
<tr><th id="52">52</th><td>    <dfn class="enum" id="llvm::SIInstrInfo::EXECNZ" title='llvm::SIInstrInfo::EXECNZ' data-ref="llvm::SIInstrInfo::EXECNZ" data-ref-filename="llvm..SIInstrInfo..EXECNZ">EXECNZ</dfn> = -<var>3</var>,</td></tr>
<tr><th id="53">53</th><td>    <dfn class="enum" id="llvm::SIInstrInfo::EXECZ" title='llvm::SIInstrInfo::EXECZ' data-ref="llvm::SIInstrInfo::EXECZ" data-ref-filename="llvm..SIInstrInfo..EXECZ">EXECZ</dfn> = <var>3</var></td></tr>
<tr><th id="54">54</th><td>  };</td></tr>
<tr><th id="55">55</th><td></td></tr>
<tr><th id="56">56</th><td>  <b>using</b> <dfn class="typedef" id="llvm::SIInstrInfo::SetVectorType" title='llvm::SIInstrInfo::SetVectorType' data-type='SmallSetVector&lt;llvm::MachineInstr *, 32&gt;' data-ref="llvm::SIInstrInfo::SetVectorType" data-ref-filename="llvm..SIInstrInfo..SetVectorType">SetVectorType</dfn> = <a class="type" href="../../../include/llvm/ADT/SetVector.h.html#llvm::SmallSetVector" title='llvm::SmallSetVector' data-ref="llvm::SmallSetVector" data-ref-filename="llvm..SmallSetVector">SmallSetVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *, <var>32</var>&gt;;</td></tr>
<tr><th id="57">57</th><td></td></tr>
<tr><th id="58">58</th><td>  <em>static</em> <em>unsigned</em> <dfn class="decl fn" id="_ZN4llvm11SIInstrInfo15getBranchOpcodeENS0_15BranchPredicateE" title='llvm::SIInstrInfo::getBranchOpcode' data-ref="_ZN4llvm11SIInstrInfo15getBranchOpcodeENS0_15BranchPredicateE" data-ref-filename="_ZN4llvm11SIInstrInfo15getBranchOpcodeENS0_15BranchPredicateE">getBranchOpcode</dfn>(<a class="type" href="#llvm::SIInstrInfo::BranchPredicate" title='llvm::SIInstrInfo::BranchPredicate' data-ref="llvm::SIInstrInfo::BranchPredicate" data-ref-filename="llvm..SIInstrInfo..BranchPredicate">BranchPredicate</a> <dfn class="local col1 decl" id="1371Cond" title='Cond' data-type='llvm::SIInstrInfo::BranchPredicate' data-ref="1371Cond" data-ref-filename="1371Cond">Cond</dfn>);</td></tr>
<tr><th id="59">59</th><td>  <em>static</em> <a class="type" href="#llvm::SIInstrInfo::BranchPredicate" title='llvm::SIInstrInfo::BranchPredicate' data-ref="llvm::SIInstrInfo::BranchPredicate" data-ref-filename="llvm..SIInstrInfo..BranchPredicate">BranchPredicate</a> <dfn class="decl fn" id="_ZN4llvm11SIInstrInfo18getBranchPredicateEj" title='llvm::SIInstrInfo::getBranchPredicate' data-ref="_ZN4llvm11SIInstrInfo18getBranchPredicateEj" data-ref-filename="_ZN4llvm11SIInstrInfo18getBranchPredicateEj">getBranchPredicate</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="1372Opcode" title='Opcode' data-type='unsigned int' data-ref="1372Opcode" data-ref-filename="1372Opcode">Opcode</dfn>);</td></tr>
<tr><th id="60">60</th><td></td></tr>
<tr><th id="61">61</th><td><b>public</b>:</td></tr>
<tr><th id="62">62</th><td>  <em>unsigned</em> <dfn class="decl fn" id="_ZNK4llvm11SIInstrInfo18buildExtractSubRegENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_19MachineRegisterInfoERNS_14MachineOperandEPKNS11561240" title='llvm::SIInstrInfo::buildExtractSubReg' data-ref="_ZNK4llvm11SIInstrInfo18buildExtractSubRegENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_19MachineRegisterInfoERNS_14MachineOperandEPKNS11561240" data-ref-filename="_ZNK4llvm11SIInstrInfo18buildExtractSubRegENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_19MachineRegisterInfoERNS_14MachineOperandEPKNS11561240">buildExtractSubReg</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col3 decl" id="1373MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="1373MI" data-ref-filename="1373MI">MI</dfn>,</td></tr>
<tr><th id="63">63</th><td>                              <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col4 decl" id="1374MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="1374MRI" data-ref-filename="1374MRI">MRI</dfn>,</td></tr>
<tr><th id="64">64</th><td>                              <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="1375SuperReg" title='SuperReg' data-type='llvm::MachineOperand &amp;' data-ref="1375SuperReg" data-ref-filename="1375SuperReg">SuperReg</dfn>,</td></tr>
<tr><th id="65">65</th><td>                              <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col6 decl" id="1376SuperRC" title='SuperRC' data-type='const llvm::TargetRegisterClass *' data-ref="1376SuperRC" data-ref-filename="1376SuperRC">SuperRC</dfn>,</td></tr>
<tr><th id="66">66</th><td>                              <em>unsigned</em> <dfn class="local col7 decl" id="1377SubIdx" title='SubIdx' data-type='unsigned int' data-ref="1377SubIdx" data-ref-filename="1377SubIdx">SubIdx</dfn>,</td></tr>
<tr><th id="67">67</th><td>                              <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col8 decl" id="1378SubRC" title='SubRC' data-type='const llvm::TargetRegisterClass *' data-ref="1378SubRC" data-ref-filename="1378SubRC">SubRC</dfn>) <em>const</em>;</td></tr>
<tr><th id="68">68</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> <dfn class="decl fn" id="_ZNK4llvm11SIInstrInfo23buildExtractSubRegOrImmENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_19MachineRegisterInfoERNS_14MachineOperand15787042" title='llvm::SIInstrInfo::buildExtractSubRegOrImm' data-ref="_ZNK4llvm11SIInstrInfo23buildExtractSubRegOrImmENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_19MachineRegisterInfoERNS_14MachineOperand15787042" data-ref-filename="_ZNK4llvm11SIInstrInfo23buildExtractSubRegOrImmENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_19MachineRegisterInfoERNS_14MachineOperand15787042">buildExtractSubRegOrImm</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col9 decl" id="1379MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="1379MI" data-ref-filename="1379MI">MI</dfn>,</td></tr>
<tr><th id="69">69</th><td>                                         <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col0 decl" id="1380MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="1380MRI" data-ref-filename="1380MRI">MRI</dfn>,</td></tr>
<tr><th id="70">70</th><td>                                         <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="1381SuperReg" title='SuperReg' data-type='llvm::MachineOperand &amp;' data-ref="1381SuperReg" data-ref-filename="1381SuperReg">SuperReg</dfn>,</td></tr>
<tr><th id="71">71</th><td>                                         <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col2 decl" id="1382SuperRC" title='SuperRC' data-type='const llvm::TargetRegisterClass *' data-ref="1382SuperRC" data-ref-filename="1382SuperRC">SuperRC</dfn>,</td></tr>
<tr><th id="72">72</th><td>                                         <em>unsigned</em> <dfn class="local col3 decl" id="1383SubIdx" title='SubIdx' data-type='unsigned int' data-ref="1383SubIdx" data-ref-filename="1383SubIdx">SubIdx</dfn>,</td></tr>
<tr><th id="73">73</th><td>                                         <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col4 decl" id="1384SubRC" title='SubRC' data-type='const llvm::TargetRegisterClass *' data-ref="1384SubRC" data-ref-filename="1384SubRC">SubRC</dfn>) <em>const</em>;</td></tr>
<tr><th id="74">74</th><td><b>private</b>:</td></tr>
<tr><th id="75">75</th><td>  <em>void</em> <dfn class="decl fn" id="_ZNK4llvm11SIInstrInfo12swapOperandsERNS_12MachineInstrE" title='llvm::SIInstrInfo::swapOperands' data-ref="_ZNK4llvm11SIInstrInfo12swapOperandsERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm11SIInstrInfo12swapOperandsERNS_12MachineInstrE">swapOperands</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="1385Inst" title='Inst' data-type='llvm::MachineInstr &amp;' data-ref="1385Inst" data-ref-filename="1385Inst">Inst</dfn>) <em>const</em>;</td></tr>
<tr><th id="76">76</th><td></td></tr>
<tr><th id="77">77</th><td>  <span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<em>bool</em>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *&gt;</td></tr>
<tr><th id="78">78</th><td>  <dfn class="decl fn" id="_ZNK4llvm11SIInstrInfo16moveScalarAddSubERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_PNS_20MachineDominatorTreeE" title='llvm::SIInstrInfo::moveScalarAddSub' data-ref="_ZNK4llvm11SIInstrInfo16moveScalarAddSubERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_PNS_20MachineDominatorTreeE" data-ref-filename="_ZNK4llvm11SIInstrInfo16moveScalarAddSubERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_PNS_20MachineDominatorTreeE">moveScalarAddSub</dfn>(<a class="typedef" href="#llvm::SIInstrInfo::SetVectorType" title='llvm::SIInstrInfo::SetVectorType' data-type='SmallSetVector&lt;llvm::MachineInstr *, 32&gt;' data-ref="llvm::SIInstrInfo::SetVectorType" data-ref-filename="llvm..SIInstrInfo..SetVectorType">SetVectorType</a> &amp;<dfn class="local col6 decl" id="1386Worklist" title='Worklist' data-type='llvm::SIInstrInfo::SetVectorType &amp;' data-ref="1386Worklist" data-ref-filename="1386Worklist">Worklist</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="1387Inst" title='Inst' data-type='llvm::MachineInstr &amp;' data-ref="1387Inst" data-ref-filename="1387Inst">Inst</dfn>,</td></tr>
<tr><th id="79">79</th><td>                   <a class="type" href="#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree" data-ref-filename="llvm..MachineDominatorTree">MachineDominatorTree</a> *<dfn class="local col8 decl" id="1388MDT" title='MDT' data-type='llvm::MachineDominatorTree *' data-ref="1388MDT" data-ref-filename="1388MDT">MDT</dfn> = <b>nullptr</b>) <em>const</em>;</td></tr>
<tr><th id="80">80</th><td></td></tr>
<tr><th id="81">81</th><td>  <em>void</em> <dfn class="decl fn" id="_ZNK4llvm11SIInstrInfo11lowerSelectERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_PNS_20MachineDominatorTreeE" title='llvm::SIInstrInfo::lowerSelect' data-ref="_ZNK4llvm11SIInstrInfo11lowerSelectERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_PNS_20MachineDominatorTreeE" data-ref-filename="_ZNK4llvm11SIInstrInfo11lowerSelectERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_PNS_20MachineDominatorTreeE">lowerSelect</dfn>(<a class="typedef" href="#llvm::SIInstrInfo::SetVectorType" title='llvm::SIInstrInfo::SetVectorType' data-type='SmallSetVector&lt;llvm::MachineInstr *, 32&gt;' data-ref="llvm::SIInstrInfo::SetVectorType" data-ref-filename="llvm..SIInstrInfo..SetVectorType">SetVectorType</a> &amp;<dfn class="local col9 decl" id="1389Worklist" title='Worklist' data-type='llvm::SIInstrInfo::SetVectorType &amp;' data-ref="1389Worklist" data-ref-filename="1389Worklist">Worklist</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="1390Inst" title='Inst' data-type='llvm::MachineInstr &amp;' data-ref="1390Inst" data-ref-filename="1390Inst">Inst</dfn>,</td></tr>
<tr><th id="82">82</th><td>                   <a class="type" href="#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree" data-ref-filename="llvm..MachineDominatorTree">MachineDominatorTree</a> *<dfn class="local col1 decl" id="1391MDT" title='MDT' data-type='llvm::MachineDominatorTree *' data-ref="1391MDT" data-ref-filename="1391MDT">MDT</dfn> = <b>nullptr</b>) <em>const</em>;</td></tr>
<tr><th id="83">83</th><td></td></tr>
<tr><th id="84">84</th><td>  <em>void</em> <dfn class="decl fn" id="_ZNK4llvm11SIInstrInfo14lowerScalarAbsERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_" title='llvm::SIInstrInfo::lowerScalarAbs' data-ref="_ZNK4llvm11SIInstrInfo14lowerScalarAbsERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_" data-ref-filename="_ZNK4llvm11SIInstrInfo14lowerScalarAbsERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_">lowerScalarAbs</dfn>(<a class="typedef" href="#llvm::SIInstrInfo::SetVectorType" title='llvm::SIInstrInfo::SetVectorType' data-type='SmallSetVector&lt;llvm::MachineInstr *, 32&gt;' data-ref="llvm::SIInstrInfo::SetVectorType" data-ref-filename="llvm..SIInstrInfo..SetVectorType">SetVectorType</a> &amp;<dfn class="local col2 decl" id="1392Worklist" title='Worklist' data-type='llvm::SIInstrInfo::SetVectorType &amp;' data-ref="1392Worklist" data-ref-filename="1392Worklist">Worklist</dfn>,</td></tr>
<tr><th id="85">85</th><td>                      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="1393Inst" title='Inst' data-type='llvm::MachineInstr &amp;' data-ref="1393Inst" data-ref-filename="1393Inst">Inst</dfn>) <em>const</em>;</td></tr>
<tr><th id="86">86</th><td></td></tr>
<tr><th id="87">87</th><td>  <em>void</em> <dfn class="decl fn" id="_ZNK4llvm11SIInstrInfo15lowerScalarXnorERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_" title='llvm::SIInstrInfo::lowerScalarXnor' data-ref="_ZNK4llvm11SIInstrInfo15lowerScalarXnorERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_" data-ref-filename="_ZNK4llvm11SIInstrInfo15lowerScalarXnorERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_">lowerScalarXnor</dfn>(<a class="typedef" href="#llvm::SIInstrInfo::SetVectorType" title='llvm::SIInstrInfo::SetVectorType' data-type='SmallSetVector&lt;llvm::MachineInstr *, 32&gt;' data-ref="llvm::SIInstrInfo::SetVectorType" data-ref-filename="llvm..SIInstrInfo..SetVectorType">SetVectorType</a> &amp;<dfn class="local col4 decl" id="1394Worklist" title='Worklist' data-type='llvm::SIInstrInfo::SetVectorType &amp;' data-ref="1394Worklist" data-ref-filename="1394Worklist">Worklist</dfn>,</td></tr>
<tr><th id="88">88</th><td>                       <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="1395Inst" title='Inst' data-type='llvm::MachineInstr &amp;' data-ref="1395Inst" data-ref-filename="1395Inst">Inst</dfn>) <em>const</em>;</td></tr>
<tr><th id="89">89</th><td></td></tr>
<tr><th id="90">90</th><td>  <em>void</em> <dfn class="decl fn" id="_ZNK4llvm11SIInstrInfo19splitScalarNotBinopERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_j" title='llvm::SIInstrInfo::splitScalarNotBinop' data-ref="_ZNK4llvm11SIInstrInfo19splitScalarNotBinopERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_j" data-ref-filename="_ZNK4llvm11SIInstrInfo19splitScalarNotBinopERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_j">splitScalarNotBinop</dfn>(<a class="typedef" href="#llvm::SIInstrInfo::SetVectorType" title='llvm::SIInstrInfo::SetVectorType' data-type='SmallSetVector&lt;llvm::MachineInstr *, 32&gt;' data-ref="llvm::SIInstrInfo::SetVectorType" data-ref-filename="llvm..SIInstrInfo..SetVectorType">SetVectorType</a> &amp;<dfn class="local col6 decl" id="1396Worklist" title='Worklist' data-type='llvm::SIInstrInfo::SetVectorType &amp;' data-ref="1396Worklist" data-ref-filename="1396Worklist">Worklist</dfn>,</td></tr>
<tr><th id="91">91</th><td>                           <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="1397Inst" title='Inst' data-type='llvm::MachineInstr &amp;' data-ref="1397Inst" data-ref-filename="1397Inst">Inst</dfn>,</td></tr>
<tr><th id="92">92</th><td>                           <em>unsigned</em> <dfn class="local col8 decl" id="1398Opcode" title='Opcode' data-type='unsigned int' data-ref="1398Opcode" data-ref-filename="1398Opcode">Opcode</dfn>) <em>const</em>;</td></tr>
<tr><th id="93">93</th><td></td></tr>
<tr><th id="94">94</th><td>  <em>void</em> <dfn class="decl fn" id="_ZNK4llvm11SIInstrInfo18splitScalarBinOpN2ERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_j" title='llvm::SIInstrInfo::splitScalarBinOpN2' data-ref="_ZNK4llvm11SIInstrInfo18splitScalarBinOpN2ERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_j" data-ref-filename="_ZNK4llvm11SIInstrInfo18splitScalarBinOpN2ERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_j">splitScalarBinOpN2</dfn>(<a class="typedef" href="#llvm::SIInstrInfo::SetVectorType" title='llvm::SIInstrInfo::SetVectorType' data-type='SmallSetVector&lt;llvm::MachineInstr *, 32&gt;' data-ref="llvm::SIInstrInfo::SetVectorType" data-ref-filename="llvm..SIInstrInfo..SetVectorType">SetVectorType</a> &amp;<dfn class="local col9 decl" id="1399Worklist" title='Worklist' data-type='llvm::SIInstrInfo::SetVectorType &amp;' data-ref="1399Worklist" data-ref-filename="1399Worklist">Worklist</dfn>,</td></tr>
<tr><th id="95">95</th><td>                          <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="1400Inst" title='Inst' data-type='llvm::MachineInstr &amp;' data-ref="1400Inst" data-ref-filename="1400Inst">Inst</dfn>,</td></tr>
<tr><th id="96">96</th><td>                          <em>unsigned</em> <dfn class="local col1 decl" id="1401Opcode" title='Opcode' data-type='unsigned int' data-ref="1401Opcode" data-ref-filename="1401Opcode">Opcode</dfn>) <em>const</em>;</td></tr>
<tr><th id="97">97</th><td></td></tr>
<tr><th id="98">98</th><td>  <em>void</em> <dfn class="decl fn" id="_ZNK4llvm11SIInstrInfo23splitScalar64BitUnaryOpERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_j" title='llvm::SIInstrInfo::splitScalar64BitUnaryOp' data-ref="_ZNK4llvm11SIInstrInfo23splitScalar64BitUnaryOpERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_j" data-ref-filename="_ZNK4llvm11SIInstrInfo23splitScalar64BitUnaryOpERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_j">splitScalar64BitUnaryOp</dfn>(<a class="typedef" href="#llvm::SIInstrInfo::SetVectorType" title='llvm::SIInstrInfo::SetVectorType' data-type='SmallSetVector&lt;llvm::MachineInstr *, 32&gt;' data-ref="llvm::SIInstrInfo::SetVectorType" data-ref-filename="llvm..SIInstrInfo..SetVectorType">SetVectorType</a> &amp;<dfn class="local col2 decl" id="1402Worklist" title='Worklist' data-type='llvm::SIInstrInfo::SetVectorType &amp;' data-ref="1402Worklist" data-ref-filename="1402Worklist">Worklist</dfn>,</td></tr>
<tr><th id="99">99</th><td>                               <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="1403Inst" title='Inst' data-type='llvm::MachineInstr &amp;' data-ref="1403Inst" data-ref-filename="1403Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="1404Opcode" title='Opcode' data-type='unsigned int' data-ref="1404Opcode" data-ref-filename="1404Opcode">Opcode</dfn>) <em>const</em>;</td></tr>
<tr><th id="100">100</th><td></td></tr>
<tr><th id="101">101</th><td>  <em>void</em> <dfn class="decl fn" id="_ZNK4llvm11SIInstrInfo22splitScalar64BitAddSubERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_PNS_20MachineDominatorTreeE" title='llvm::SIInstrInfo::splitScalar64BitAddSub' data-ref="_ZNK4llvm11SIInstrInfo22splitScalar64BitAddSubERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_PNS_20MachineDominatorTreeE" data-ref-filename="_ZNK4llvm11SIInstrInfo22splitScalar64BitAddSubERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_PNS_20MachineDominatorTreeE">splitScalar64BitAddSub</dfn>(<a class="typedef" href="#llvm::SIInstrInfo::SetVectorType" title='llvm::SIInstrInfo::SetVectorType' data-type='SmallSetVector&lt;llvm::MachineInstr *, 32&gt;' data-ref="llvm::SIInstrInfo::SetVectorType" data-ref-filename="llvm..SIInstrInfo..SetVectorType">SetVectorType</a> &amp;<dfn class="local col5 decl" id="1405Worklist" title='Worklist' data-type='llvm::SIInstrInfo::SetVectorType &amp;' data-ref="1405Worklist" data-ref-filename="1405Worklist">Worklist</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="1406Inst" title='Inst' data-type='llvm::MachineInstr &amp;' data-ref="1406Inst" data-ref-filename="1406Inst">Inst</dfn>,</td></tr>
<tr><th id="102">102</th><td>                              <a class="type" href="#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree" data-ref-filename="llvm..MachineDominatorTree">MachineDominatorTree</a> *<dfn class="local col7 decl" id="1407MDT" title='MDT' data-type='llvm::MachineDominatorTree *' data-ref="1407MDT" data-ref-filename="1407MDT">MDT</dfn> = <b>nullptr</b>) <em>const</em>;</td></tr>
<tr><th id="103">103</th><td></td></tr>
<tr><th id="104">104</th><td>  <em>void</em> <dfn class="decl fn" id="_ZNK4llvm11SIInstrInfo24splitScalar64BitBinaryOpERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_jPNS_20MachineDominatorTreeE" title='llvm::SIInstrInfo::splitScalar64BitBinaryOp' data-ref="_ZNK4llvm11SIInstrInfo24splitScalar64BitBinaryOpERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_jPNS_20MachineDominatorTreeE" data-ref-filename="_ZNK4llvm11SIInstrInfo24splitScalar64BitBinaryOpERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_jPNS_20MachineDominatorTreeE">splitScalar64BitBinaryOp</dfn>(<a class="typedef" href="#llvm::SIInstrInfo::SetVectorType" title='llvm::SIInstrInfo::SetVectorType' data-type='SmallSetVector&lt;llvm::MachineInstr *, 32&gt;' data-ref="llvm::SIInstrInfo::SetVectorType" data-ref-filename="llvm..SIInstrInfo..SetVectorType">SetVectorType</a> &amp;<dfn class="local col8 decl" id="1408Worklist" title='Worklist' data-type='llvm::SIInstrInfo::SetVectorType &amp;' data-ref="1408Worklist" data-ref-filename="1408Worklist">Worklist</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="1409Inst" title='Inst' data-type='llvm::MachineInstr &amp;' data-ref="1409Inst" data-ref-filename="1409Inst">Inst</dfn>,</td></tr>
<tr><th id="105">105</th><td>                                <em>unsigned</em> <dfn class="local col0 decl" id="1410Opcode" title='Opcode' data-type='unsigned int' data-ref="1410Opcode" data-ref-filename="1410Opcode">Opcode</dfn>,</td></tr>
<tr><th id="106">106</th><td>                                <a class="type" href="#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree" data-ref-filename="llvm..MachineDominatorTree">MachineDominatorTree</a> *<dfn class="local col1 decl" id="1411MDT" title='MDT' data-type='llvm::MachineDominatorTree *' data-ref="1411MDT" data-ref-filename="1411MDT">MDT</dfn> = <b>nullptr</b>) <em>const</em>;</td></tr>
<tr><th id="107">107</th><td></td></tr>
<tr><th id="108">108</th><td>  <em>void</em> <dfn class="decl fn" id="_ZNK4llvm11SIInstrInfo20splitScalar64BitXnorERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_PNS_20MachineDominatorTreeE" title='llvm::SIInstrInfo::splitScalar64BitXnor' data-ref="_ZNK4llvm11SIInstrInfo20splitScalar64BitXnorERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_PNS_20MachineDominatorTreeE" data-ref-filename="_ZNK4llvm11SIInstrInfo20splitScalar64BitXnorERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_PNS_20MachineDominatorTreeE">splitScalar64BitXnor</dfn>(<a class="typedef" href="#llvm::SIInstrInfo::SetVectorType" title='llvm::SIInstrInfo::SetVectorType' data-type='SmallSetVector&lt;llvm::MachineInstr *, 32&gt;' data-ref="llvm::SIInstrInfo::SetVectorType" data-ref-filename="llvm..SIInstrInfo..SetVectorType">SetVectorType</a> &amp;<dfn class="local col2 decl" id="1412Worklist" title='Worklist' data-type='llvm::SIInstrInfo::SetVectorType &amp;' data-ref="1412Worklist" data-ref-filename="1412Worklist">Worklist</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="1413Inst" title='Inst' data-type='llvm::MachineInstr &amp;' data-ref="1413Inst" data-ref-filename="1413Inst">Inst</dfn>,</td></tr>
<tr><th id="109">109</th><td>                                <a class="type" href="#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree" data-ref-filename="llvm..MachineDominatorTree">MachineDominatorTree</a> *<dfn class="local col4 decl" id="1414MDT" title='MDT' data-type='llvm::MachineDominatorTree *' data-ref="1414MDT" data-ref-filename="1414MDT">MDT</dfn> = <b>nullptr</b>) <em>const</em>;</td></tr>
<tr><th id="110">110</th><td></td></tr>
<tr><th id="111">111</th><td>  <em>void</em> <dfn class="decl fn" id="_ZNK4llvm11SIInstrInfo20splitScalar64BitBCNTERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_" title='llvm::SIInstrInfo::splitScalar64BitBCNT' data-ref="_ZNK4llvm11SIInstrInfo20splitScalar64BitBCNTERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_" data-ref-filename="_ZNK4llvm11SIInstrInfo20splitScalar64BitBCNTERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_">splitScalar64BitBCNT</dfn>(<a class="typedef" href="#llvm::SIInstrInfo::SetVectorType" title='llvm::SIInstrInfo::SetVectorType' data-type='SmallSetVector&lt;llvm::MachineInstr *, 32&gt;' data-ref="llvm::SIInstrInfo::SetVectorType" data-ref-filename="llvm..SIInstrInfo..SetVectorType">SetVectorType</a> &amp;<dfn class="local col5 decl" id="1415Worklist" title='Worklist' data-type='llvm::SIInstrInfo::SetVectorType &amp;' data-ref="1415Worklist" data-ref-filename="1415Worklist">Worklist</dfn>,</td></tr>
<tr><th id="112">112</th><td>                            <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="1416Inst" title='Inst' data-type='llvm::MachineInstr &amp;' data-ref="1416Inst" data-ref-filename="1416Inst">Inst</dfn>) <em>const</em>;</td></tr>
<tr><th id="113">113</th><td>  <em>void</em> <dfn class="decl fn" id="_ZNK4llvm11SIInstrInfo19splitScalar64BitBFEERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_" title='llvm::SIInstrInfo::splitScalar64BitBFE' data-ref="_ZNK4llvm11SIInstrInfo19splitScalar64BitBFEERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_" data-ref-filename="_ZNK4llvm11SIInstrInfo19splitScalar64BitBFEERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_">splitScalar64BitBFE</dfn>(<a class="typedef" href="#llvm::SIInstrInfo::SetVectorType" title='llvm::SIInstrInfo::SetVectorType' data-type='SmallSetVector&lt;llvm::MachineInstr *, 32&gt;' data-ref="llvm::SIInstrInfo::SetVectorType" data-ref-filename="llvm..SIInstrInfo..SetVectorType">SetVectorType</a> &amp;<dfn class="local col7 decl" id="1417Worklist" title='Worklist' data-type='llvm::SIInstrInfo::SetVectorType &amp;' data-ref="1417Worklist" data-ref-filename="1417Worklist">Worklist</dfn>,</td></tr>
<tr><th id="114">114</th><td>                           <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="1418Inst" title='Inst' data-type='llvm::MachineInstr &amp;' data-ref="1418Inst" data-ref-filename="1418Inst">Inst</dfn>) <em>const</em>;</td></tr>
<tr><th id="115">115</th><td>  <em>void</em> <dfn class="decl fn" id="_ZNK4llvm11SIInstrInfo14movePackToVALUERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERNS_19MachineRegisterInfoERS2_" title='llvm::SIInstrInfo::movePackToVALU' data-ref="_ZNK4llvm11SIInstrInfo14movePackToVALUERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERNS_19MachineRegisterInfoERS2_" data-ref-filename="_ZNK4llvm11SIInstrInfo14movePackToVALUERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERNS_19MachineRegisterInfoERS2_">movePackToVALU</dfn>(<a class="typedef" href="#llvm::SIInstrInfo::SetVectorType" title='llvm::SIInstrInfo::SetVectorType' data-type='SmallSetVector&lt;llvm::MachineInstr *, 32&gt;' data-ref="llvm::SIInstrInfo::SetVectorType" data-ref-filename="llvm..SIInstrInfo..SetVectorType">SetVectorType</a> &amp;<dfn class="local col9 decl" id="1419Worklist" title='Worklist' data-type='llvm::SIInstrInfo::SetVectorType &amp;' data-ref="1419Worklist" data-ref-filename="1419Worklist">Worklist</dfn>,</td></tr>
<tr><th id="116">116</th><td>                      <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col0 decl" id="1420MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="1420MRI" data-ref-filename="1420MRI">MRI</dfn>,</td></tr>
<tr><th id="117">117</th><td>                      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="1421Inst" title='Inst' data-type='llvm::MachineInstr &amp;' data-ref="1421Inst" data-ref-filename="1421Inst">Inst</dfn>) <em>const</em>;</td></tr>
<tr><th id="118">118</th><td></td></tr>
<tr><th id="119">119</th><td>  <em>void</em> <dfn class="decl fn" id="_ZNK4llvm11SIInstrInfo28addUsersToMoveToVALUWorklistENS_8RegisterERNS_19MachineRegisterInfoERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEE" title='llvm::SIInstrInfo::addUsersToMoveToVALUWorklist' data-ref="_ZNK4llvm11SIInstrInfo28addUsersToMoveToVALUWorklistENS_8RegisterERNS_19MachineRegisterInfoERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEE" data-ref-filename="_ZNK4llvm11SIInstrInfo28addUsersToMoveToVALUWorklistENS_8RegisterERNS_19MachineRegisterInfoERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEE">addUsersToMoveToVALUWorklist</dfn>(<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="1422Reg" title='Reg' data-type='llvm::Register' data-ref="1422Reg" data-ref-filename="1422Reg">Reg</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col3 decl" id="1423MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="1423MRI" data-ref-filename="1423MRI">MRI</dfn>,</td></tr>
<tr><th id="120">120</th><td>                                    <a class="typedef" href="#llvm::SIInstrInfo::SetVectorType" title='llvm::SIInstrInfo::SetVectorType' data-type='SmallSetVector&lt;llvm::MachineInstr *, 32&gt;' data-ref="llvm::SIInstrInfo::SetVectorType" data-ref-filename="llvm..SIInstrInfo..SetVectorType">SetVectorType</a> &amp;<dfn class="local col4 decl" id="1424Worklist" title='Worklist' data-type='llvm::SIInstrInfo::SetVectorType &amp;' data-ref="1424Worklist" data-ref-filename="1424Worklist">Worklist</dfn>) <em>const</em>;</td></tr>
<tr><th id="121">121</th><td></td></tr>
<tr><th id="122">122</th><td>  <em>void</em> <dfn class="decl fn" id="_ZNK4llvm11SIInstrInfo28addSCCDefUsersToVALUWorklistERNS_14MachineOperandERNS_12MachineInstrERNS_14SmallSetVectorIPS3_Lj32EEE" title='llvm::SIInstrInfo::addSCCDefUsersToVALUWorklist' data-ref="_ZNK4llvm11SIInstrInfo28addSCCDefUsersToVALUWorklistERNS_14MachineOperandERNS_12MachineInstrERNS_14SmallSetVectorIPS3_Lj32EEE" data-ref-filename="_ZNK4llvm11SIInstrInfo28addSCCDefUsersToVALUWorklistERNS_14MachineOperandERNS_12MachineInstrERNS_14SmallSetVectorIPS3_Lj32EEE">addSCCDefUsersToVALUWorklist</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="1425Op" title='Op' data-type='llvm::MachineOperand &amp;' data-ref="1425Op" data-ref-filename="1425Op">Op</dfn>,</td></tr>
<tr><th id="123">123</th><td>                                    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="1426SCCDefInst" title='SCCDefInst' data-type='llvm::MachineInstr &amp;' data-ref="1426SCCDefInst" data-ref-filename="1426SCCDefInst">SCCDefInst</dfn>,</td></tr>
<tr><th id="124">124</th><td>                                    <a class="typedef" href="#llvm::SIInstrInfo::SetVectorType" title='llvm::SIInstrInfo::SetVectorType' data-type='SmallSetVector&lt;llvm::MachineInstr *, 32&gt;' data-ref="llvm::SIInstrInfo::SetVectorType" data-ref-filename="llvm..SIInstrInfo..SetVectorType">SetVectorType</a> &amp;<dfn class="local col7 decl" id="1427Worklist" title='Worklist' data-type='llvm::SIInstrInfo::SetVectorType &amp;' data-ref="1427Worklist" data-ref-filename="1427Worklist">Worklist</dfn>) <em>const</em>;</td></tr>
<tr><th id="125">125</th><td></td></tr>
<tr><th id="126">126</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *</td></tr>
<tr><th id="127">127</th><td>  <dfn class="decl fn" id="_ZNK4llvm11SIInstrInfo26getDestEquivalentVGPRClassERKNS_12MachineInstrE" title='llvm::SIInstrInfo::getDestEquivalentVGPRClass' data-ref="_ZNK4llvm11SIInstrInfo26getDestEquivalentVGPRClassERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm11SIInstrInfo26getDestEquivalentVGPRClassERKNS_12MachineInstrE">getDestEquivalentVGPRClass</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="1428Inst" title='Inst' data-type='const llvm::MachineInstr &amp;' data-ref="1428Inst" data-ref-filename="1428Inst">Inst</dfn>) <em>const</em>;</td></tr>
<tr><th id="128">128</th><td></td></tr>
<tr><th id="129">129</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm11SIInstrInfo28checkInstOffsetsDoNotOverlapERKNS_12MachineInstrES3_" title='llvm::SIInstrInfo::checkInstOffsetsDoNotOverlap' data-ref="_ZNK4llvm11SIInstrInfo28checkInstOffsetsDoNotOverlapERKNS_12MachineInstrES3_" data-ref-filename="_ZNK4llvm11SIInstrInfo28checkInstOffsetsDoNotOverlapERKNS_12MachineInstrES3_">checkInstOffsetsDoNotOverlap</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="1429MIa" title='MIa' data-type='const llvm::MachineInstr &amp;' data-ref="1429MIa" data-ref-filename="1429MIa">MIa</dfn>,</td></tr>
<tr><th id="130">130</th><td>                                    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="1430MIb" title='MIb' data-type='const llvm::MachineInstr &amp;' data-ref="1430MIb" data-ref-filename="1430MIb">MIb</dfn>) <em>const</em>;</td></tr>
<tr><th id="131">131</th><td></td></tr>
<tr><th id="132">132</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="decl fn" id="_ZNK4llvm11SIInstrInfo12findUsedSGPRERKNS_12MachineInstrEPi" title='llvm::SIInstrInfo::findUsedSGPR' data-ref="_ZNK4llvm11SIInstrInfo12findUsedSGPRERKNS_12MachineInstrEPi" data-ref-filename="_ZNK4llvm11SIInstrInfo12findUsedSGPRERKNS_12MachineInstrEPi">findUsedSGPR</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="1431MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1431MI" data-ref-filename="1431MI">MI</dfn>, <em>int</em> <dfn class="local col2 decl" id="1432OpIndices" title='OpIndices' data-type='int *' data-ref="1432OpIndices" data-ref-filename="1432OpIndices">OpIndices</dfn>[<var>3</var>]) <em>const</em>;</td></tr>
<tr><th id="133">133</th><td></td></tr>
<tr><th id="134">134</th><td><b>protected</b>:</td></tr>
<tr><th id="135">135</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm11SIInstrInfo19swapSourceModifiersERNS_12MachineInstrERNS_14MachineOperandEjS4_j" title='llvm::SIInstrInfo::swapSourceModifiers' data-ref="_ZNK4llvm11SIInstrInfo19swapSourceModifiersERNS_12MachineInstrERNS_14MachineOperandEjS4_j" data-ref-filename="_ZNK4llvm11SIInstrInfo19swapSourceModifiersERNS_12MachineInstrERNS_14MachineOperandEjS4_j">swapSourceModifiers</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="1433MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="1433MI" data-ref-filename="1433MI">MI</dfn>,</td></tr>
<tr><th id="136">136</th><td>                           <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="1434Src0" title='Src0' data-type='llvm::MachineOperand &amp;' data-ref="1434Src0" data-ref-filename="1434Src0">Src0</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="1435Src0OpName" title='Src0OpName' data-type='unsigned int' data-ref="1435Src0OpName" data-ref-filename="1435Src0OpName">Src0OpName</dfn>,</td></tr>
<tr><th id="137">137</th><td>                           <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="1436Src1" title='Src1' data-type='llvm::MachineOperand &amp;' data-ref="1436Src1" data-ref-filename="1436Src1">Src1</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="1437Src1OpName" title='Src1OpName' data-type='unsigned int' data-ref="1437Src1OpName" data-ref-filename="1437Src1OpName">Src1OpName</dfn>) <em>const</em>;</td></tr>
<tr><th id="138">138</th><td></td></tr>
<tr><th id="139">139</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="virtual decl fn" id="_ZNK4llvm11SIInstrInfo22commuteInstructionImplERNS_12MachineInstrEbjj" title='llvm::SIInstrInfo::commuteInstructionImpl' data-ref="_ZNK4llvm11SIInstrInfo22commuteInstructionImplERNS_12MachineInstrEbjj" data-ref-filename="_ZNK4llvm11SIInstrInfo22commuteInstructionImplERNS_12MachineInstrEbjj">commuteInstructionImpl</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="1438MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="1438MI" data-ref-filename="1438MI">MI</dfn>, <em>bool</em> <dfn class="local col9 decl" id="1439NewMI" title='NewMI' data-type='bool' data-ref="1439NewMI" data-ref-filename="1439NewMI">NewMI</dfn>,</td></tr>
<tr><th id="140">140</th><td>                                       <em>unsigned</em> <dfn class="local col0 decl" id="1440OpIdx0" title='OpIdx0' data-type='unsigned int' data-ref="1440OpIdx0" data-ref-filename="1440OpIdx0">OpIdx0</dfn>,</td></tr>
<tr><th id="141">141</th><td>                                       <em>unsigned</em> <dfn class="local col1 decl" id="1441OpIdx1" title='OpIdx1' data-type='unsigned int' data-ref="1441OpIdx1" data-ref-filename="1441OpIdx1">OpIdx1</dfn>) <em>const</em> override;</td></tr>
<tr><th id="142">142</th><td></td></tr>
<tr><th id="143">143</th><td><b>public</b>:</td></tr>
<tr><th id="144">144</th><td>  <b>enum</b> <dfn class="type def" id="llvm::SIInstrInfo::TargetOperandFlags" title='llvm::SIInstrInfo::TargetOperandFlags' data-ref="llvm::SIInstrInfo::TargetOperandFlags" data-ref-filename="llvm..SIInstrInfo..TargetOperandFlags">TargetOperandFlags</dfn> {</td></tr>
<tr><th id="145">145</th><td>    <dfn class="enum" id="llvm::SIInstrInfo::MO_MASK" title='llvm::SIInstrInfo::MO_MASK' data-ref="llvm::SIInstrInfo::MO_MASK" data-ref-filename="llvm..SIInstrInfo..MO_MASK">MO_MASK</dfn> = <var>0xf</var>,</td></tr>
<tr><th id="146">146</th><td></td></tr>
<tr><th id="147">147</th><td>    <dfn class="enum" id="llvm::SIInstrInfo::MO_NONE" title='llvm::SIInstrInfo::MO_NONE' data-ref="llvm::SIInstrInfo::MO_NONE" data-ref-filename="llvm..SIInstrInfo..MO_NONE">MO_NONE</dfn> = <var>0</var>,</td></tr>
<tr><th id="148">148</th><td>    <i>// MO_GOTPCREL -&gt; symbol@GOTPCREL -&gt; R_AMDGPU_GOTPCREL.</i></td></tr>
<tr><th id="149">149</th><td>    <dfn class="enum" id="llvm::SIInstrInfo::MO_GOTPCREL" title='llvm::SIInstrInfo::MO_GOTPCREL' data-ref="llvm::SIInstrInfo::MO_GOTPCREL" data-ref-filename="llvm..SIInstrInfo..MO_GOTPCREL">MO_GOTPCREL</dfn> = <var>1</var>,</td></tr>
<tr><th id="150">150</th><td>    <i>// MO_GOTPCREL32_LO -&gt; symbol@gotpcrel32@lo -&gt; R_AMDGPU_GOTPCREL32_LO.</i></td></tr>
<tr><th id="151">151</th><td>    <dfn class="enum" id="llvm::SIInstrInfo::MO_GOTPCREL32" title='llvm::SIInstrInfo::MO_GOTPCREL32' data-ref="llvm::SIInstrInfo::MO_GOTPCREL32" data-ref-filename="llvm..SIInstrInfo..MO_GOTPCREL32">MO_GOTPCREL32</dfn> = <var>2</var>,</td></tr>
<tr><th id="152">152</th><td>    <dfn class="enum" id="llvm::SIInstrInfo::MO_GOTPCREL32_LO" title='llvm::SIInstrInfo::MO_GOTPCREL32_LO' data-ref="llvm::SIInstrInfo::MO_GOTPCREL32_LO" data-ref-filename="llvm..SIInstrInfo..MO_GOTPCREL32_LO">MO_GOTPCREL32_LO</dfn> = <var>2</var>,</td></tr>
<tr><th id="153">153</th><td>    <i>// MO_GOTPCREL32_HI -&gt; symbol@gotpcrel32@hi -&gt; R_AMDGPU_GOTPCREL32_HI.</i></td></tr>
<tr><th id="154">154</th><td>    <dfn class="enum" id="llvm::SIInstrInfo::MO_GOTPCREL32_HI" title='llvm::SIInstrInfo::MO_GOTPCREL32_HI' data-ref="llvm::SIInstrInfo::MO_GOTPCREL32_HI" data-ref-filename="llvm..SIInstrInfo..MO_GOTPCREL32_HI">MO_GOTPCREL32_HI</dfn> = <var>3</var>,</td></tr>
<tr><th id="155">155</th><td>    <i>// MO_REL32_LO -&gt; symbol@rel32@lo -&gt; R_AMDGPU_REL32_LO.</i></td></tr>
<tr><th id="156">156</th><td>    <dfn class="enum" id="llvm::SIInstrInfo::MO_REL32" title='llvm::SIInstrInfo::MO_REL32' data-ref="llvm::SIInstrInfo::MO_REL32" data-ref-filename="llvm..SIInstrInfo..MO_REL32">MO_REL32</dfn> = <var>4</var>,</td></tr>
<tr><th id="157">157</th><td>    <dfn class="enum" id="llvm::SIInstrInfo::MO_REL32_LO" title='llvm::SIInstrInfo::MO_REL32_LO' data-ref="llvm::SIInstrInfo::MO_REL32_LO" data-ref-filename="llvm..SIInstrInfo..MO_REL32_LO">MO_REL32_LO</dfn> = <var>4</var>,</td></tr>
<tr><th id="158">158</th><td>    <i>// MO_REL32_HI -&gt; symbol@rel32@hi -&gt; R_AMDGPU_REL32_HI.</i></td></tr>
<tr><th id="159">159</th><td>    <dfn class="enum" id="llvm::SIInstrInfo::MO_REL32_HI" title='llvm::SIInstrInfo::MO_REL32_HI' data-ref="llvm::SIInstrInfo::MO_REL32_HI" data-ref-filename="llvm..SIInstrInfo..MO_REL32_HI">MO_REL32_HI</dfn> = <var>5</var>,</td></tr>
<tr><th id="160">160</th><td></td></tr>
<tr><th id="161">161</th><td>    <dfn class="enum" id="llvm::SIInstrInfo::MO_LONG_BRANCH_FORWARD" title='llvm::SIInstrInfo::MO_LONG_BRANCH_FORWARD' data-ref="llvm::SIInstrInfo::MO_LONG_BRANCH_FORWARD" data-ref-filename="llvm..SIInstrInfo..MO_LONG_BRANCH_FORWARD">MO_LONG_BRANCH_FORWARD</dfn> = <var>6</var>,</td></tr>
<tr><th id="162">162</th><td>    <dfn class="enum" id="llvm::SIInstrInfo::MO_LONG_BRANCH_BACKWARD" title='llvm::SIInstrInfo::MO_LONG_BRANCH_BACKWARD' data-ref="llvm::SIInstrInfo::MO_LONG_BRANCH_BACKWARD" data-ref-filename="llvm..SIInstrInfo..MO_LONG_BRANCH_BACKWARD">MO_LONG_BRANCH_BACKWARD</dfn> = <var>7</var>,</td></tr>
<tr><th id="163">163</th><td></td></tr>
<tr><th id="164">164</th><td>    <dfn class="enum" id="llvm::SIInstrInfo::MO_ABS32_LO" title='llvm::SIInstrInfo::MO_ABS32_LO' data-ref="llvm::SIInstrInfo::MO_ABS32_LO" data-ref-filename="llvm..SIInstrInfo..MO_ABS32_LO">MO_ABS32_LO</dfn> = <var>8</var>,</td></tr>
<tr><th id="165">165</th><td>    <dfn class="enum" id="llvm::SIInstrInfo::MO_ABS32_HI" title='llvm::SIInstrInfo::MO_ABS32_HI' data-ref="llvm::SIInstrInfo::MO_ABS32_HI" data-ref-filename="llvm..SIInstrInfo..MO_ABS32_HI">MO_ABS32_HI</dfn> = <var>9</var>,</td></tr>
<tr><th id="166">166</th><td>  };</td></tr>
<tr><th id="167">167</th><td></td></tr>
<tr><th id="168">168</th><td>  <b>explicit</b> <dfn class="decl fn" id="_ZN4llvm11SIInstrInfoC1ERKNS_12GCNSubtargetE" title='llvm::SIInstrInfo::SIInstrInfo' data-ref="_ZN4llvm11SIInstrInfoC1ERKNS_12GCNSubtargetE" data-ref-filename="_ZN4llvm11SIInstrInfoC1ERKNS_12GCNSubtargetE">SIInstrInfo</dfn>(<em>const</em> <a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col2 decl" id="1442ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="1442ST" data-ref-filename="1442ST">ST</dfn>);</td></tr>
<tr><th id="169">169</th><td></td></tr>
<tr><th id="170">170</th><td>  <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a> &amp;<dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo15getRegisterInfoEv" title='llvm::SIInstrInfo::getRegisterInfo' data-ref="_ZNK4llvm11SIInstrInfo15getRegisterInfoEv" data-ref-filename="_ZNK4llvm11SIInstrInfo15getRegisterInfoEv">getRegisterInfo</dfn>() <em>const</em> {</td></tr>
<tr><th id="171">171</th><td>    <b>return</b> <a class="member field" href="#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>;</td></tr>
<tr><th id="172">172</th><td>  }</td></tr>
<tr><th id="173">173</th><td></td></tr>
<tr><th id="174">174</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm11SIInstrInfo33isReallyTriviallyReMaterializableERKNS_12MachineInstrEPNS_9AAResultsE" title='llvm::SIInstrInfo::isReallyTriviallyReMaterializable' data-ref="_ZNK4llvm11SIInstrInfo33isReallyTriviallyReMaterializableERKNS_12MachineInstrEPNS_9AAResultsE" data-ref-filename="_ZNK4llvm11SIInstrInfo33isReallyTriviallyReMaterializableERKNS_12MachineInstrEPNS_9AAResultsE">isReallyTriviallyReMaterializable</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="1443MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1443MI" data-ref-filename="1443MI">MI</dfn>,</td></tr>
<tr><th id="175">175</th><td>                                         <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::AAResults" title='llvm::AAResults' data-ref="llvm::AAResults" data-ref-filename="llvm..AAResults">AAResults</a> *<dfn class="local col4 decl" id="1444AA" title='AA' data-type='llvm::AAResults *' data-ref="1444AA" data-ref-filename="1444AA">AA</dfn>) <em>const</em> override;</td></tr>
<tr><th id="176">176</th><td></td></tr>
<tr><th id="177">177</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm11SIInstrInfo23areLoadsFromSameBasePtrEPNS_6SDNodeES2_RlS3_" title='llvm::SIInstrInfo::areLoadsFromSameBasePtr' data-ref="_ZNK4llvm11SIInstrInfo23areLoadsFromSameBasePtrEPNS_6SDNodeES2_RlS3_" data-ref-filename="_ZNK4llvm11SIInstrInfo23areLoadsFromSameBasePtrEPNS_6SDNodeES2_RlS3_">areLoadsFromSameBasePtr</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode" data-ref-filename="llvm..SDNode">SDNode</a> *<dfn class="local col5 decl" id="1445Load1" title='Load1' data-type='llvm::SDNode *' data-ref="1445Load1" data-ref-filename="1445Load1">Load1</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode" data-ref-filename="llvm..SDNode">SDNode</a> *<dfn class="local col6 decl" id="1446Load2" title='Load2' data-type='llvm::SDNode *' data-ref="1446Load2" data-ref-filename="1446Load2">Load2</dfn>,</td></tr>
<tr><th id="178">178</th><td>                               <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> &amp;<dfn class="local col7 decl" id="1447Offset1" title='Offset1' data-type='int64_t &amp;' data-ref="1447Offset1" data-ref-filename="1447Offset1">Offset1</dfn>,</td></tr>
<tr><th id="179">179</th><td>                               <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> &amp;<dfn class="local col8 decl" id="1448Offset2" title='Offset2' data-type='int64_t &amp;' data-ref="1448Offset2" data-ref-filename="1448Offset2">Offset2</dfn>) <em>const</em> override;</td></tr>
<tr><th id="180">180</th><td></td></tr>
<tr><th id="181">181</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm11SIInstrInfo29getMemOperandsWithOffsetWidthERKNS_12MachineInstrERNS_15SmallVectorImplIPKNS_14MachineOperandEEERlRbRjPKNS_18TargetRegisterInfoE" title='llvm::SIInstrInfo::getMemOperandsWithOffsetWidth' data-ref="_ZNK4llvm11SIInstrInfo29getMemOperandsWithOffsetWidthERKNS_12MachineInstrERNS_15SmallVectorImplIPKNS_14MachineOperandEEERlRbRjPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm11SIInstrInfo29getMemOperandsWithOffsetWidthERKNS_12MachineInstrERNS_15SmallVectorImplIPKNS_14MachineOperandEEERlRbRjPKNS_18TargetRegisterInfoE">getMemOperandsWithOffsetWidth</dfn>(</td></tr>
<tr><th id="182">182</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="1449LdSt" title='LdSt' data-type='const llvm::MachineInstr &amp;' data-ref="1449LdSt" data-ref-filename="1449LdSt">LdSt</dfn>,</td></tr>
<tr><th id="183">183</th><td>      <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *&gt; &amp;<dfn class="local col0 decl" id="1450BaseOps" title='BaseOps' data-type='SmallVectorImpl&lt;const llvm::MachineOperand *&gt; &amp;' data-ref="1450BaseOps" data-ref-filename="1450BaseOps">BaseOps</dfn>, <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> &amp;<dfn class="local col1 decl" id="1451Offset" title='Offset' data-type='int64_t &amp;' data-ref="1451Offset" data-ref-filename="1451Offset">Offset</dfn>,</td></tr>
<tr><th id="184">184</th><td>      <em>bool</em> &amp;<dfn class="local col2 decl" id="1452OffsetIsScalable" title='OffsetIsScalable' data-type='bool &amp;' data-ref="1452OffsetIsScalable" data-ref-filename="1452OffsetIsScalable">OffsetIsScalable</dfn>, <em>unsigned</em> &amp;<dfn class="local col3 decl" id="1453Width" title='Width' data-type='unsigned int &amp;' data-ref="1453Width" data-ref-filename="1453Width">Width</dfn>,</td></tr>
<tr><th id="185">185</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col4 decl" id="1454TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="1454TRI" data-ref-filename="1454TRI">TRI</dfn>) <em>const</em> final;</td></tr>
<tr><th id="186">186</th><td></td></tr>
<tr><th id="187">187</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm11SIInstrInfo19shouldClusterMemOpsENS_8ArrayRefIPKNS_14MachineOperandEEES5_jj" title='llvm::SIInstrInfo::shouldClusterMemOps' data-ref="_ZNK4llvm11SIInstrInfo19shouldClusterMemOpsENS_8ArrayRefIPKNS_14MachineOperandEEES5_jj" data-ref-filename="_ZNK4llvm11SIInstrInfo19shouldClusterMemOpsENS_8ArrayRefIPKNS_14MachineOperandEEES5_jj">shouldClusterMemOps</dfn>(<a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *&gt; <dfn class="local col5 decl" id="1455BaseOps1" title='BaseOps1' data-type='ArrayRef&lt;const llvm::MachineOperand *&gt;' data-ref="1455BaseOps1" data-ref-filename="1455BaseOps1">BaseOps1</dfn>,</td></tr>
<tr><th id="188">188</th><td>                           <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *&gt; <dfn class="local col6 decl" id="1456BaseOps2" title='BaseOps2' data-type='ArrayRef&lt;const llvm::MachineOperand *&gt;' data-ref="1456BaseOps2" data-ref-filename="1456BaseOps2">BaseOps2</dfn>,</td></tr>
<tr><th id="189">189</th><td>                           <em>unsigned</em> <dfn class="local col7 decl" id="1457NumLoads" title='NumLoads' data-type='unsigned int' data-ref="1457NumLoads" data-ref-filename="1457NumLoads">NumLoads</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="1458NumBytes" title='NumBytes' data-type='unsigned int' data-ref="1458NumBytes" data-ref-filename="1458NumBytes">NumBytes</dfn>) <em>const</em> override;</td></tr>
<tr><th id="190">190</th><td></td></tr>
<tr><th id="191">191</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm11SIInstrInfo23shouldScheduleLoadsNearEPNS_6SDNodeES2_llj" title='llvm::SIInstrInfo::shouldScheduleLoadsNear' data-ref="_ZNK4llvm11SIInstrInfo23shouldScheduleLoadsNearEPNS_6SDNodeES2_llj" data-ref-filename="_ZNK4llvm11SIInstrInfo23shouldScheduleLoadsNearEPNS_6SDNodeES2_llj">shouldScheduleLoadsNear</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode" data-ref-filename="llvm..SDNode">SDNode</a> *<dfn class="local col9 decl" id="1459Load0" title='Load0' data-type='llvm::SDNode *' data-ref="1459Load0" data-ref-filename="1459Load0">Load0</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode" data-ref-filename="llvm..SDNode">SDNode</a> *<dfn class="local col0 decl" id="1460Load1" title='Load1' data-type='llvm::SDNode *' data-ref="1460Load1" data-ref-filename="1460Load1">Load1</dfn>, <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col1 decl" id="1461Offset0" title='Offset0' data-type='int64_t' data-ref="1461Offset0" data-ref-filename="1461Offset0">Offset0</dfn>,</td></tr>
<tr><th id="192">192</th><td>                               <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col2 decl" id="1462Offset1" title='Offset1' data-type='int64_t' data-ref="1462Offset1" data-ref-filename="1462Offset1">Offset1</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="1463NumLoads" title='NumLoads' data-type='unsigned int' data-ref="1463NumLoads" data-ref-filename="1463NumLoads">NumLoads</dfn>) <em>const</em> override;</td></tr>
<tr><th id="193">193</th><td></td></tr>
<tr><th id="194">194</th><td>  <em>void</em> <dfn class="virtual decl fn" id="_ZNK4llvm11SIInstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterES9_b" title='llvm::SIInstrInfo::copyPhysReg' data-ref="_ZNK4llvm11SIInstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterES9_b" data-ref-filename="_ZNK4llvm11SIInstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterES9_b">copyPhysReg</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="1464MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="1464MBB" data-ref-filename="1464MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col5 decl" id="1465MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="1465MI" data-ref-filename="1465MI">MI</dfn>,</td></tr>
<tr><th id="195">195</th><td>                   <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col6 decl" id="1466DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="1466DL" data-ref-filename="1466DL">DL</dfn>, <a class="type" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col7 decl" id="1467DestReg" title='DestReg' data-type='llvm::MCRegister' data-ref="1467DestReg" data-ref-filename="1467DestReg">DestReg</dfn>, <a class="type" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col8 decl" id="1468SrcReg" title='SrcReg' data-type='llvm::MCRegister' data-ref="1468SrcReg" data-ref-filename="1468SrcReg">SrcReg</dfn>,</td></tr>
<tr><th id="196">196</th><td>                   <em>bool</em> <dfn class="local col9 decl" id="1469KillSrc" title='KillSrc' data-type='bool' data-ref="1469KillSrc" data-ref-filename="1469KillSrc">KillSrc</dfn>) <em>const</em> override;</td></tr>
<tr><th id="197">197</th><td></td></tr>
<tr><th id="198">198</th><td>  <em>void</em> <dfn class="decl fn" id="_ZNK4llvm11SIInstrInfo20materializeImmediateERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjl" title='llvm::SIInstrInfo::materializeImmediate' data-ref="_ZNK4llvm11SIInstrInfo20materializeImmediateERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjl" data-ref-filename="_ZNK4llvm11SIInstrInfo20materializeImmediateERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjl">materializeImmediate</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="1470MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="1470MBB" data-ref-filename="1470MBB">MBB</dfn>,</td></tr>
<tr><th id="199">199</th><td>                            <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col1 decl" id="1471MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="1471MI" data-ref-filename="1471MI">MI</dfn>,</td></tr>
<tr><th id="200">200</th><td>                            <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col2 decl" id="1472DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="1472DL" data-ref-filename="1472DL">DL</dfn>,</td></tr>
<tr><th id="201">201</th><td>                            <em>unsigned</em> <dfn class="local col3 decl" id="1473DestReg" title='DestReg' data-type='unsigned int' data-ref="1473DestReg" data-ref-filename="1473DestReg">DestReg</dfn>,</td></tr>
<tr><th id="202">202</th><td>                            <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col4 decl" id="1474Value" title='Value' data-type='int64_t' data-ref="1474Value" data-ref-filename="1474Value">Value</dfn>) <em>const</em>;</td></tr>
<tr><th id="203">203</th><td></td></tr>
<tr><th id="204">204</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="decl fn" id="_ZNK4llvm11SIInstrInfo26getPreferredSelectRegClassEj" title='llvm::SIInstrInfo::getPreferredSelectRegClass' data-ref="_ZNK4llvm11SIInstrInfo26getPreferredSelectRegClassEj" data-ref-filename="_ZNK4llvm11SIInstrInfo26getPreferredSelectRegClassEj">getPreferredSelectRegClass</dfn>(</td></tr>
<tr><th id="205">205</th><td>                               <em>unsigned</em> <dfn class="local col5 decl" id="1475Size" title='Size' data-type='unsigned int' data-ref="1475Size" data-ref-filename="1475Size">Size</dfn>) <em>const</em>;</td></tr>
<tr><th id="206">206</th><td></td></tr>
<tr><th id="207">207</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="decl fn" id="_ZNK4llvm11SIInstrInfo8insertNEEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_8RegisterEi" title='llvm::SIInstrInfo::insertNE' data-ref="_ZNK4llvm11SIInstrInfo8insertNEEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_8RegisterEi" data-ref-filename="_ZNK4llvm11SIInstrInfo8insertNEEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_8RegisterEi">insertNE</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col6 decl" id="1476MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="1476MBB" data-ref-filename="1476MBB">MBB</dfn>,</td></tr>
<tr><th id="208">208</th><td>                    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col7 decl" id="1477I" title='I' data-type='MachineBasicBlock::iterator' data-ref="1477I" data-ref-filename="1477I">I</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col8 decl" id="1478DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="1478DL" data-ref-filename="1478DL">DL</dfn>,</td></tr>
<tr><th id="209">209</th><td>                    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="1479SrcReg" title='SrcReg' data-type='llvm::Register' data-ref="1479SrcReg" data-ref-filename="1479SrcReg">SrcReg</dfn>, <em>int</em> <dfn class="local col0 decl" id="1480Value" title='Value' data-type='int' data-ref="1480Value" data-ref-filename="1480Value">Value</dfn>) <em>const</em>;</td></tr>
<tr><th id="210">210</th><td></td></tr>
<tr><th id="211">211</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="decl fn" id="_ZNK4llvm11SIInstrInfo8insertEQEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_8RegisterEi" title='llvm::SIInstrInfo::insertEQ' data-ref="_ZNK4llvm11SIInstrInfo8insertEQEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_8RegisterEi" data-ref-filename="_ZNK4llvm11SIInstrInfo8insertEQEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_8RegisterEi">insertEQ</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col1 decl" id="1481MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="1481MBB" data-ref-filename="1481MBB">MBB</dfn>,</td></tr>
<tr><th id="212">212</th><td>                    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col2 decl" id="1482I" title='I' data-type='MachineBasicBlock::iterator' data-ref="1482I" data-ref-filename="1482I">I</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col3 decl" id="1483DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="1483DL" data-ref-filename="1483DL">DL</dfn>,</td></tr>
<tr><th id="213">213</th><td>                    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="1484SrcReg" title='SrcReg' data-type='llvm::Register' data-ref="1484SrcReg" data-ref-filename="1484SrcReg">SrcReg</dfn>, <em>int</em> <dfn class="local col5 decl" id="1485Value" title='Value' data-type='int' data-ref="1485Value" data-ref-filename="1485Value">Value</dfn>)  <em>const</em>;</td></tr>
<tr><th id="214">214</th><td></td></tr>
<tr><th id="215">215</th><td>  <em>void</em> <dfn class="virtual decl fn" id="_ZNK4llvm11SIInstrInfo19storeRegToStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEbiPKNS_19Targ4383026" title='llvm::SIInstrInfo::storeRegToStackSlot' data-ref="_ZNK4llvm11SIInstrInfo19storeRegToStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEbiPKNS_19Targ4383026" data-ref-filename="_ZNK4llvm11SIInstrInfo19storeRegToStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEbiPKNS_19Targ4383026">storeRegToStackSlot</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="1486MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="1486MBB" data-ref-filename="1486MBB">MBB</dfn>,</td></tr>
<tr><th id="216">216</th><td>                           <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col7 decl" id="1487MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="1487MI" data-ref-filename="1487MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="1488SrcReg" title='SrcReg' data-type='llvm::Register' data-ref="1488SrcReg" data-ref-filename="1488SrcReg">SrcReg</dfn>,</td></tr>
<tr><th id="217">217</th><td>                           <em>bool</em> <dfn class="local col9 decl" id="1489isKill" title='isKill' data-type='bool' data-ref="1489isKill" data-ref-filename="1489isKill">isKill</dfn>, <em>int</em> <dfn class="local col0 decl" id="1490FrameIndex" title='FrameIndex' data-type='int' data-ref="1490FrameIndex" data-ref-filename="1490FrameIndex">FrameIndex</dfn>,</td></tr>
<tr><th id="218">218</th><td>                           <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col1 decl" id="1491RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="1491RC" data-ref-filename="1491RC">RC</dfn>,</td></tr>
<tr><th id="219">219</th><td>                           <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col2 decl" id="1492TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="1492TRI" data-ref-filename="1492TRI">TRI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="220">220</th><td></td></tr>
<tr><th id="221">221</th><td>  <em>void</em> <dfn class="virtual decl fn" id="_ZNK4llvm11SIInstrInfo20loadRegFromStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEiPKNS_19Targ11597923" title='llvm::SIInstrInfo::loadRegFromStackSlot' data-ref="_ZNK4llvm11SIInstrInfo20loadRegFromStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEiPKNS_19Targ11597923" data-ref-filename="_ZNK4llvm11SIInstrInfo20loadRegFromStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEiPKNS_19Targ11597923">loadRegFromStackSlot</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="1493MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="1493MBB" data-ref-filename="1493MBB">MBB</dfn>,</td></tr>
<tr><th id="222">222</th><td>                            <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col4 decl" id="1494MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="1494MI" data-ref-filename="1494MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="1495DestReg" title='DestReg' data-type='llvm::Register' data-ref="1495DestReg" data-ref-filename="1495DestReg">DestReg</dfn>,</td></tr>
<tr><th id="223">223</th><td>                            <em>int</em> <dfn class="local col6 decl" id="1496FrameIndex" title='FrameIndex' data-type='int' data-ref="1496FrameIndex" data-ref-filename="1496FrameIndex">FrameIndex</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col7 decl" id="1497RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="1497RC" data-ref-filename="1497RC">RC</dfn>,</td></tr>
<tr><th id="224">224</th><td>                            <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col8 decl" id="1498TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="1498TRI" data-ref-filename="1498TRI">TRI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="225">225</th><td></td></tr>
<tr><th id="226">226</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm11SIInstrInfo18expandPostRAPseudoERNS_12MachineInstrE" title='llvm::SIInstrInfo::expandPostRAPseudo' data-ref="_ZNK4llvm11SIInstrInfo18expandPostRAPseudoERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm11SIInstrInfo18expandPostRAPseudoERNS_12MachineInstrE">expandPostRAPseudo</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="1499MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="1499MI" data-ref-filename="1499MI">MI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="227">227</th><td></td></tr>
<tr><th id="228">228</th><td>  <i>// Splits a V_MOV_B64_DPP_PSEUDO opcode into a pair of v_mov_b32_dpp</i></td></tr>
<tr><th id="229">229</th><td><i>  // instructions. Returns a pair of generated instructions.</i></td></tr>
<tr><th id="230">230</th><td><i>  // Can split either post-RA with physical registers or pre-RA with</i></td></tr>
<tr><th id="231">231</th><td><i>  // virtual registers. In latter case IR needs to be in SSA form and</i></td></tr>
<tr><th id="232">232</th><td><i>  // and a REG_SEQUENCE is produced to define original register.</i></td></tr>
<tr><th id="233">233</th><td>  <span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a>*, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a>*&gt;</td></tr>
<tr><th id="234">234</th><td>  <dfn class="decl fn" id="_ZNK4llvm11SIInstrInfo14expandMovDPP64ERNS_12MachineInstrE" title='llvm::SIInstrInfo::expandMovDPP64' data-ref="_ZNK4llvm11SIInstrInfo14expandMovDPP64ERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm11SIInstrInfo14expandMovDPP64ERNS_12MachineInstrE">expandMovDPP64</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="1500MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="1500MI" data-ref-filename="1500MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="235">235</th><td></td></tr>
<tr><th id="236">236</th><td>  <i>// Returns an opcode that can be used to move a value to a \p DstRC</i></td></tr>
<tr><th id="237">237</th><td><i>  // register.  If there is no hardware instruction that can store to \p</i></td></tr>
<tr><th id="238">238</th><td><i>  // DstRC, then AMDGPU::COPY is returned.</i></td></tr>
<tr><th id="239">239</th><td>  <em>unsigned</em> <dfn class="decl fn" id="_ZNK4llvm11SIInstrInfo12getMovOpcodeEPKNS_19TargetRegisterClassE" title='llvm::SIInstrInfo::getMovOpcode' data-ref="_ZNK4llvm11SIInstrInfo12getMovOpcodeEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm11SIInstrInfo12getMovOpcodeEPKNS_19TargetRegisterClassE">getMovOpcode</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col1 decl" id="1501DstRC" title='DstRC' data-type='const llvm::TargetRegisterClass *' data-ref="1501DstRC" data-ref-filename="1501DstRC">DstRC</dfn>) <em>const</em>;</td></tr>
<tr><th id="240">240</th><td></td></tr>
<tr><th id="241">241</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" data-ref-filename="llvm..MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="decl fn" id="_ZNK4llvm11SIInstrInfo31getIndirectRegWriteMovRelPseudoEjjb" title='llvm::SIInstrInfo::getIndirectRegWriteMovRelPseudo' data-ref="_ZNK4llvm11SIInstrInfo31getIndirectRegWriteMovRelPseudoEjjb" data-ref-filename="_ZNK4llvm11SIInstrInfo31getIndirectRegWriteMovRelPseudoEjjb">getIndirectRegWriteMovRelPseudo</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="1502VecSize" title='VecSize' data-type='unsigned int' data-ref="1502VecSize" data-ref-filename="1502VecSize">VecSize</dfn>,</td></tr>
<tr><th id="242">242</th><td>                                                     <em>unsigned</em> <dfn class="local col3 decl" id="1503EltSize" title='EltSize' data-type='unsigned int' data-ref="1503EltSize" data-ref-filename="1503EltSize">EltSize</dfn>,</td></tr>
<tr><th id="243">243</th><td>                                                     <em>bool</em> <dfn class="local col4 decl" id="1504IsSGPR" title='IsSGPR' data-type='bool' data-ref="1504IsSGPR" data-ref-filename="1504IsSGPR">IsSGPR</dfn>) <em>const</em>;</td></tr>
<tr><th id="244">244</th><td></td></tr>
<tr><th id="245">245</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" data-ref-filename="llvm..MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="decl fn" id="_ZNK4llvm11SIInstrInfo23getIndirectGPRIDXPseudoEjb" title='llvm::SIInstrInfo::getIndirectGPRIDXPseudo' data-ref="_ZNK4llvm11SIInstrInfo23getIndirectGPRIDXPseudoEjb" data-ref-filename="_ZNK4llvm11SIInstrInfo23getIndirectGPRIDXPseudoEjb">getIndirectGPRIDXPseudo</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="1505VecSize" title='VecSize' data-type='unsigned int' data-ref="1505VecSize" data-ref-filename="1505VecSize">VecSize</dfn>,</td></tr>
<tr><th id="246">246</th><td>                                             <em>bool</em> <dfn class="local col6 decl" id="1506IsIndirectSrc" title='IsIndirectSrc' data-type='bool' data-ref="1506IsIndirectSrc" data-ref-filename="1506IsIndirectSrc">IsIndirectSrc</dfn>) <em>const</em>;</td></tr>
<tr><th id="247">247</th><td>  <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#209" title="__attribute__((__pure__))" data-ref="_M/LLVM_READONLY">LLVM_READONLY</a></td></tr>
<tr><th id="248">248</th><td>  <em>int</em> <dfn class="decl fn" id="_ZNK4llvm11SIInstrInfo13commuteOpcodeEj" title='llvm::SIInstrInfo::commuteOpcode' data-ref="_ZNK4llvm11SIInstrInfo13commuteOpcodeEj" data-ref-filename="_ZNK4llvm11SIInstrInfo13commuteOpcodeEj">commuteOpcode</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="1507Opc" title='Opc' data-type='unsigned int' data-ref="1507Opc" data-ref-filename="1507Opc">Opc</dfn>) <em>const</em>;</td></tr>
<tr><th id="249">249</th><td></td></tr>
<tr><th id="250">250</th><td>  <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#209" title="__attribute__((__pure__))" data-ref="_M/LLVM_READONLY">LLVM_READONLY</a></td></tr>
<tr><th id="251">251</th><td>  <b>inline</b> <em>int</em> <dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo13commuteOpcodeERKNS_12MachineInstrE" title='llvm::SIInstrInfo::commuteOpcode' data-ref="_ZNK4llvm11SIInstrInfo13commuteOpcodeERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm11SIInstrInfo13commuteOpcodeERKNS_12MachineInstrE">commuteOpcode</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="1508MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1508MI" data-ref-filename="1508MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="252">252</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm11SIInstrInfo13commuteOpcodeEj" title='llvm::SIInstrInfo::commuteOpcode' data-ref="_ZNK4llvm11SIInstrInfo13commuteOpcodeEj" data-ref-filename="_ZNK4llvm11SIInstrInfo13commuteOpcodeEj">commuteOpcode</a>(<a class="local col8 ref" href="#1508MI" title='MI' data-ref="1508MI" data-ref-filename="1508MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>());</td></tr>
<tr><th id="253">253</th><td>  }</td></tr>
<tr><th id="254">254</th><td></td></tr>
<tr><th id="255">255</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm11SIInstrInfo21findCommutedOpIndicesERKNS_12MachineInstrERjS4_" title='llvm::SIInstrInfo::findCommutedOpIndices' data-ref="_ZNK4llvm11SIInstrInfo21findCommutedOpIndicesERKNS_12MachineInstrERjS4_" data-ref-filename="_ZNK4llvm11SIInstrInfo21findCommutedOpIndicesERKNS_12MachineInstrERjS4_">findCommutedOpIndices</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="1509MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1509MI" data-ref-filename="1509MI">MI</dfn>, <em>unsigned</em> &amp;<dfn class="local col0 decl" id="1510SrcOpIdx1" title='SrcOpIdx1' data-type='unsigned int &amp;' data-ref="1510SrcOpIdx1" data-ref-filename="1510SrcOpIdx1">SrcOpIdx1</dfn>,</td></tr>
<tr><th id="256">256</th><td>                             <em>unsigned</em> &amp;<dfn class="local col1 decl" id="1511SrcOpIdx2" title='SrcOpIdx2' data-type='unsigned int &amp;' data-ref="1511SrcOpIdx2" data-ref-filename="1511SrcOpIdx2">SrcOpIdx2</dfn>) <em>const</em> override;</td></tr>
<tr><th id="257">257</th><td></td></tr>
<tr><th id="258">258</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm11SIInstrInfo21findCommutedOpIndicesENS_11MCInstrDescERjS2_" title='llvm::SIInstrInfo::findCommutedOpIndices' data-ref="_ZNK4llvm11SIInstrInfo21findCommutedOpIndicesENS_11MCInstrDescERjS2_" data-ref-filename="_ZNK4llvm11SIInstrInfo21findCommutedOpIndicesENS_11MCInstrDescERjS2_">findCommutedOpIndices</dfn>(<a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" data-ref-filename="llvm..MCInstrDesc">MCInstrDesc</a> <dfn class="local col2 decl" id="1512Desc" title='Desc' data-type='llvm::MCInstrDesc' data-ref="1512Desc" data-ref-filename="1512Desc">Desc</dfn>, <em>unsigned</em> &amp; <dfn class="local col3 decl" id="1513SrcOpIdx0" title='SrcOpIdx0' data-type='unsigned int &amp;' data-ref="1513SrcOpIdx0" data-ref-filename="1513SrcOpIdx0">SrcOpIdx0</dfn>,</td></tr>
<tr><th id="259">259</th><td>   <em>unsigned</em> &amp; <dfn class="local col4 decl" id="1514SrcOpIdx1" title='SrcOpIdx1' data-type='unsigned int &amp;' data-ref="1514SrcOpIdx1" data-ref-filename="1514SrcOpIdx1">SrcOpIdx1</dfn>) <em>const</em>;</td></tr>
<tr><th id="260">260</th><td></td></tr>
<tr><th id="261">261</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm11SIInstrInfo21isBranchOffsetInRangeEjl" title='llvm::SIInstrInfo::isBranchOffsetInRange' data-ref="_ZNK4llvm11SIInstrInfo21isBranchOffsetInRangeEjl" data-ref-filename="_ZNK4llvm11SIInstrInfo21isBranchOffsetInRangeEjl">isBranchOffsetInRange</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="1515BranchOpc" title='BranchOpc' data-type='unsigned int' data-ref="1515BranchOpc" data-ref-filename="1515BranchOpc">BranchOpc</dfn>,</td></tr>
<tr><th id="262">262</th><td>                             <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col6 decl" id="1516BrOffset" title='BrOffset' data-type='int64_t' data-ref="1516BrOffset" data-ref-filename="1516BrOffset">BrOffset</dfn>) <em>const</em> override;</td></tr>
<tr><th id="263">263</th><td></td></tr>
<tr><th id="264">264</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="virtual decl fn" id="_ZNK4llvm11SIInstrInfo18getBranchDestBlockERKNS_12MachineInstrE" title='llvm::SIInstrInfo::getBranchDestBlock' data-ref="_ZNK4llvm11SIInstrInfo18getBranchDestBlockERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm11SIInstrInfo18getBranchDestBlockERKNS_12MachineInstrE">getBranchDestBlock</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="1517MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1517MI" data-ref-filename="1517MI">MI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="265">265</th><td></td></tr>
<tr><th id="266">266</th><td>  <em>unsigned</em> <dfn class="virtual decl fn" id="_ZNK4llvm11SIInstrInfo20insertIndirectBranchERNS_17MachineBasicBlockES2_RKNS_8DebugLocElPNS_12RegScavengerE" title='llvm::SIInstrInfo::insertIndirectBranch' data-ref="_ZNK4llvm11SIInstrInfo20insertIndirectBranchERNS_17MachineBasicBlockES2_RKNS_8DebugLocElPNS_12RegScavengerE" data-ref-filename="_ZNK4llvm11SIInstrInfo20insertIndirectBranchERNS_17MachineBasicBlockES2_RKNS_8DebugLocElPNS_12RegScavengerE">insertIndirectBranch</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="1518MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="1518MBB" data-ref-filename="1518MBB">MBB</dfn>,</td></tr>
<tr><th id="267">267</th><td>                                <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col9 decl" id="1519NewDestBB" title='NewDestBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="1519NewDestBB" data-ref-filename="1519NewDestBB">NewDestBB</dfn>,</td></tr>
<tr><th id="268">268</th><td>                                <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col0 decl" id="1520DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="1520DL" data-ref-filename="1520DL">DL</dfn>,</td></tr>
<tr><th id="269">269</th><td>                                <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col1 decl" id="1521BrOffset" title='BrOffset' data-type='int64_t' data-ref="1521BrOffset" data-ref-filename="1521BrOffset">BrOffset</dfn>,</td></tr>
<tr><th id="270">270</th><td>                                <a class="type" href="../../../include/llvm/CodeGen/TargetFrameLowering.h.html#llvm::RegScavenger" title='llvm::RegScavenger' data-ref="llvm::RegScavenger" data-ref-filename="llvm..RegScavenger">RegScavenger</a> *<dfn class="local col2 decl" id="1522RS" title='RS' data-type='llvm::RegScavenger *' data-ref="1522RS" data-ref-filename="1522RS">RS</dfn> = <b>nullptr</b>) <em>const</em> override;</td></tr>
<tr><th id="271">271</th><td></td></tr>
<tr><th id="272">272</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm11SIInstrInfo17analyzeBranchImplERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERPS1_S7_RNS_15SmallVectorImp11750853" title='llvm::SIInstrInfo::analyzeBranchImpl' data-ref="_ZNK4llvm11SIInstrInfo17analyzeBranchImplERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERPS1_S7_RNS_15SmallVectorImp11750853" data-ref-filename="_ZNK4llvm11SIInstrInfo17analyzeBranchImplERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERPS1_S7_RNS_15SmallVectorImp11750853">analyzeBranchImpl</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="1523MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="1523MBB" data-ref-filename="1523MBB">MBB</dfn>,</td></tr>
<tr><th id="273">273</th><td>                         <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col4 decl" id="1524I" title='I' data-type='MachineBasicBlock::iterator' data-ref="1524I" data-ref-filename="1524I">I</dfn>,</td></tr>
<tr><th id="274">274</th><td>                         <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *&amp;<dfn class="local col5 decl" id="1525TBB" title='TBB' data-type='llvm::MachineBasicBlock *&amp;' data-ref="1525TBB" data-ref-filename="1525TBB">TBB</dfn>,</td></tr>
<tr><th id="275">275</th><td>                         <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *&amp;<dfn class="local col6 decl" id="1526FBB" title='FBB' data-type='llvm::MachineBasicBlock *&amp;' data-ref="1526FBB" data-ref-filename="1526FBB">FBB</dfn>,</td></tr>
<tr><th id="276">276</th><td>                         <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>&gt; &amp;<dfn class="local col7 decl" id="1527Cond" title='Cond' data-type='SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;' data-ref="1527Cond" data-ref-filename="1527Cond">Cond</dfn>,</td></tr>
<tr><th id="277">277</th><td>                         <em>bool</em> <dfn class="local col8 decl" id="1528AllowModify" title='AllowModify' data-type='bool' data-ref="1528AllowModify" data-ref-filename="1528AllowModify">AllowModify</dfn>) <em>const</em>;</td></tr>
<tr><th id="278">278</th><td></td></tr>
<tr><th id="279">279</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm11SIInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb" title='llvm::SIInstrInfo::analyzeBranch' data-ref="_ZNK4llvm11SIInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb" data-ref-filename="_ZNK4llvm11SIInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb">analyzeBranch</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col9 decl" id="1529MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="1529MBB" data-ref-filename="1529MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *&amp;<dfn class="local col0 decl" id="1530TBB" title='TBB' data-type='llvm::MachineBasicBlock *&amp;' data-ref="1530TBB" data-ref-filename="1530TBB">TBB</dfn>,</td></tr>
<tr><th id="280">280</th><td>                     <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *&amp;<dfn class="local col1 decl" id="1531FBB" title='FBB' data-type='llvm::MachineBasicBlock *&amp;' data-ref="1531FBB" data-ref-filename="1531FBB">FBB</dfn>,</td></tr>
<tr><th id="281">281</th><td>                     <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>&gt; &amp;<dfn class="local col2 decl" id="1532Cond" title='Cond' data-type='SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;' data-ref="1532Cond" data-ref-filename="1532Cond">Cond</dfn>,</td></tr>
<tr><th id="282">282</th><td>                     <em>bool</em> <dfn class="local col3 decl" id="1533AllowModify" title='AllowModify' data-type='bool' data-ref="1533AllowModify" data-ref-filename="1533AllowModify">AllowModify</dfn> = <b>false</b>) <em>const</em> override;</td></tr>
<tr><th id="283">283</th><td></td></tr>
<tr><th id="284">284</th><td>  <em>unsigned</em> <dfn class="virtual decl fn" id="_ZNK4llvm11SIInstrInfo12removeBranchERNS_17MachineBasicBlockEPi" title='llvm::SIInstrInfo::removeBranch' data-ref="_ZNK4llvm11SIInstrInfo12removeBranchERNS_17MachineBasicBlockEPi" data-ref-filename="_ZNK4llvm11SIInstrInfo12removeBranchERNS_17MachineBasicBlockEPi">removeBranch</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="1534MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="1534MBB" data-ref-filename="1534MBB">MBB</dfn>,</td></tr>
<tr><th id="285">285</th><td>                        <em>int</em> *<dfn class="local col5 decl" id="1535BytesRemoved" title='BytesRemoved' data-type='int *' data-ref="1535BytesRemoved" data-ref-filename="1535BytesRemoved">BytesRemoved</dfn> = <b>nullptr</b>) <em>const</em> override;</td></tr>
<tr><th id="286">286</th><td></td></tr>
<tr><th id="287">287</th><td>  <em>unsigned</em> <dfn class="virtual decl fn" id="_ZNK4llvm11SIInstrInfo12insertBranchERNS_17MachineBasicBlockEPS1_S3_NS_8ArrayRefINS_14MachineOperandEEERKNS_8DebugLocEPi" title='llvm::SIInstrInfo::insertBranch' data-ref="_ZNK4llvm11SIInstrInfo12insertBranchERNS_17MachineBasicBlockEPS1_S3_NS_8ArrayRefINS_14MachineOperandEEERKNS_8DebugLocEPi" data-ref-filename="_ZNK4llvm11SIInstrInfo12insertBranchERNS_17MachineBasicBlockEPS1_S3_NS_8ArrayRefINS_14MachineOperandEEERKNS_8DebugLocEPi">insertBranch</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="1536MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="1536MBB" data-ref-filename="1536MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col7 decl" id="1537TBB" title='TBB' data-type='llvm::MachineBasicBlock *' data-ref="1537TBB" data-ref-filename="1537TBB">TBB</dfn>,</td></tr>
<tr><th id="288">288</th><td>                        <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col8 decl" id="1538FBB" title='FBB' data-type='llvm::MachineBasicBlock *' data-ref="1538FBB" data-ref-filename="1538FBB">FBB</dfn>, <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>&gt; <dfn class="local col9 decl" id="1539Cond" title='Cond' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="1539Cond" data-ref-filename="1539Cond">Cond</dfn>,</td></tr>
<tr><th id="289">289</th><td>                        <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col0 decl" id="1540DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="1540DL" data-ref-filename="1540DL">DL</dfn>,</td></tr>
<tr><th id="290">290</th><td>                        <em>int</em> *<dfn class="local col1 decl" id="1541BytesAdded" title='BytesAdded' data-type='int *' data-ref="1541BytesAdded" data-ref-filename="1541BytesAdded">BytesAdded</dfn> = <b>nullptr</b>) <em>const</em> override;</td></tr>
<tr><th id="291">291</th><td></td></tr>
<tr><th id="292">292</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm11SIInstrInfo22reverseBranchConditionERNS_15SmallVectorImplINS_14MachineOperandEEE" title='llvm::SIInstrInfo::reverseBranchCondition' data-ref="_ZNK4llvm11SIInstrInfo22reverseBranchConditionERNS_15SmallVectorImplINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm11SIInstrInfo22reverseBranchConditionERNS_15SmallVectorImplINS_14MachineOperandEEE">reverseBranchCondition</dfn>(</td></tr>
<tr><th id="293">293</th><td>    <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>&gt; &amp;<dfn class="local col2 decl" id="1542Cond" title='Cond' data-type='SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;' data-ref="1542Cond" data-ref-filename="1542Cond">Cond</dfn>) <em>const</em> override;</td></tr>
<tr><th id="294">294</th><td></td></tr>
<tr><th id="295">295</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm11SIInstrInfo15canInsertSelectERKNS_17MachineBasicBlockENS_8ArrayRefINS_14MachineOperandEEENS_8RegisterES7_S7_RiS8_S8_" title='llvm::SIInstrInfo::canInsertSelect' data-ref="_ZNK4llvm11SIInstrInfo15canInsertSelectERKNS_17MachineBasicBlockENS_8ArrayRefINS_14MachineOperandEEENS_8RegisterES7_S7_RiS8_S8_" data-ref-filename="_ZNK4llvm11SIInstrInfo15canInsertSelectERKNS_17MachineBasicBlockENS_8ArrayRefINS_14MachineOperandEEENS_8RegisterES7_S7_RiS8_S8_">canInsertSelect</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="1543MBB" title='MBB' data-type='const llvm::MachineBasicBlock &amp;' data-ref="1543MBB" data-ref-filename="1543MBB">MBB</dfn>,</td></tr>
<tr><th id="296">296</th><td>                       <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>&gt; <dfn class="local col4 decl" id="1544Cond" title='Cond' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="1544Cond" data-ref-filename="1544Cond">Cond</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="1545DstReg" title='DstReg' data-type='llvm::Register' data-ref="1545DstReg" data-ref-filename="1545DstReg">DstReg</dfn>,</td></tr>
<tr><th id="297">297</th><td>                       <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="1546TrueReg" title='TrueReg' data-type='llvm::Register' data-ref="1546TrueReg" data-ref-filename="1546TrueReg">TrueReg</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="1547FalseReg" title='FalseReg' data-type='llvm::Register' data-ref="1547FalseReg" data-ref-filename="1547FalseReg">FalseReg</dfn>, <em>int</em> &amp;<dfn class="local col8 decl" id="1548CondCycles" title='CondCycles' data-type='int &amp;' data-ref="1548CondCycles" data-ref-filename="1548CondCycles">CondCycles</dfn>,</td></tr>
<tr><th id="298">298</th><td>                       <em>int</em> &amp;<dfn class="local col9 decl" id="1549TrueCycles" title='TrueCycles' data-type='int &amp;' data-ref="1549TrueCycles" data-ref-filename="1549TrueCycles">TrueCycles</dfn>, <em>int</em> &amp;<dfn class="local col0 decl" id="1550FalseCycles" title='FalseCycles' data-type='int &amp;' data-ref="1550FalseCycles" data-ref-filename="1550FalseCycles">FalseCycles</dfn>) <em>const</em> override;</td></tr>
<tr><th id="299">299</th><td></td></tr>
<tr><th id="300">300</th><td>  <em>void</em> <dfn class="virtual decl fn" id="_ZNK4llvm11SIInstrInfo12insertSelectERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_8RegisterENS_8A9340702" title='llvm::SIInstrInfo::insertSelect' data-ref="_ZNK4llvm11SIInstrInfo12insertSelectERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_8RegisterENS_8A9340702" data-ref-filename="_ZNK4llvm11SIInstrInfo12insertSelectERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_8RegisterENS_8A9340702">insertSelect</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="1551MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="1551MBB" data-ref-filename="1551MBB">MBB</dfn>,</td></tr>
<tr><th id="301">301</th><td>                    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col2 decl" id="1552I" title='I' data-type='MachineBasicBlock::iterator' data-ref="1552I" data-ref-filename="1552I">I</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col3 decl" id="1553DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="1553DL" data-ref-filename="1553DL">DL</dfn>,</td></tr>
<tr><th id="302">302</th><td>                    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="1554DstReg" title='DstReg' data-type='llvm::Register' data-ref="1554DstReg" data-ref-filename="1554DstReg">DstReg</dfn>, <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>&gt; <dfn class="local col5 decl" id="1555Cond" title='Cond' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="1555Cond" data-ref-filename="1555Cond">Cond</dfn>,</td></tr>
<tr><th id="303">303</th><td>                    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="1556TrueReg" title='TrueReg' data-type='llvm::Register' data-ref="1556TrueReg" data-ref-filename="1556TrueReg">TrueReg</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="1557FalseReg" title='FalseReg' data-type='llvm::Register' data-ref="1557FalseReg" data-ref-filename="1557FalseReg">FalseReg</dfn>) <em>const</em> override;</td></tr>
<tr><th id="304">304</th><td></td></tr>
<tr><th id="305">305</th><td>  <em>void</em> <dfn class="decl fn" id="_ZNK4llvm11SIInstrInfo18insertVectorSelectERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_8Register2118196" title='llvm::SIInstrInfo::insertVectorSelect' data-ref="_ZNK4llvm11SIInstrInfo18insertVectorSelectERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_8Register2118196" data-ref-filename="_ZNK4llvm11SIInstrInfo18insertVectorSelectERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_8Register2118196">insertVectorSelect</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="1558MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="1558MBB" data-ref-filename="1558MBB">MBB</dfn>,</td></tr>
<tr><th id="306">306</th><td>                          <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col9 decl" id="1559I" title='I' data-type='MachineBasicBlock::iterator' data-ref="1559I" data-ref-filename="1559I">I</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col0 decl" id="1560DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="1560DL" data-ref-filename="1560DL">DL</dfn>,</td></tr>
<tr><th id="307">307</th><td>                          <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="1561DstReg" title='DstReg' data-type='llvm::Register' data-ref="1561DstReg" data-ref-filename="1561DstReg">DstReg</dfn>, <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>&gt; <dfn class="local col2 decl" id="1562Cond" title='Cond' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="1562Cond" data-ref-filename="1562Cond">Cond</dfn>,</td></tr>
<tr><th id="308">308</th><td>                          <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="1563TrueReg" title='TrueReg' data-type='llvm::Register' data-ref="1563TrueReg" data-ref-filename="1563TrueReg">TrueReg</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="1564FalseReg" title='FalseReg' data-type='llvm::Register' data-ref="1564FalseReg" data-ref-filename="1564FalseReg">FalseReg</dfn>) <em>const</em>;</td></tr>
<tr><th id="309">309</th><td></td></tr>
<tr><th id="310">310</th><td>  <em>unsigned</em> <dfn class="virtual decl fn" id="_ZNK4llvm11SIInstrInfo34getAddressSpaceForPseudoSourceKindEj" title='llvm::SIInstrInfo::getAddressSpaceForPseudoSourceKind' data-ref="_ZNK4llvm11SIInstrInfo34getAddressSpaceForPseudoSourceKindEj" data-ref-filename="_ZNK4llvm11SIInstrInfo34getAddressSpaceForPseudoSourceKindEj">getAddressSpaceForPseudoSourceKind</dfn>(</td></tr>
<tr><th id="311">311</th><td>             <em>unsigned</em> <dfn class="local col5 decl" id="1565Kind" title='Kind' data-type='unsigned int' data-ref="1565Kind" data-ref-filename="1565Kind">Kind</dfn>) <em>const</em> override;</td></tr>
<tr><th id="312">312</th><td></td></tr>
<tr><th id="313">313</th><td>  <em>bool</em></td></tr>
<tr><th id="314">314</th><td>  <dfn class="virtual decl fn" id="_ZNK4llvm11SIInstrInfo31areMemAccessesTriviallyDisjointERKNS_12MachineInstrES3_" title='llvm::SIInstrInfo::areMemAccessesTriviallyDisjoint' data-ref="_ZNK4llvm11SIInstrInfo31areMemAccessesTriviallyDisjointERKNS_12MachineInstrES3_" data-ref-filename="_ZNK4llvm11SIInstrInfo31areMemAccessesTriviallyDisjointERKNS_12MachineInstrES3_">areMemAccessesTriviallyDisjoint</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="1566MIa" title='MIa' data-type='const llvm::MachineInstr &amp;' data-ref="1566MIa" data-ref-filename="1566MIa">MIa</dfn>,</td></tr>
<tr><th id="315">315</th><td>                                  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="1567MIb" title='MIb' data-type='const llvm::MachineInstr &amp;' data-ref="1567MIb" data-ref-filename="1567MIb">MIb</dfn>) <em>const</em> override;</td></tr>
<tr><th id="316">316</th><td></td></tr>
<tr><th id="317">317</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm11SIInstrInfo14isFoldableCopyERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isFoldableCopy' data-ref="_ZNK4llvm11SIInstrInfo14isFoldableCopyERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm11SIInstrInfo14isFoldableCopyERKNS_12MachineInstrE">isFoldableCopy</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="1568MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1568MI" data-ref-filename="1568MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="318">318</th><td></td></tr>
<tr><th id="319">319</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm11SIInstrInfo13FoldImmediateERNS_12MachineInstrES2_NS_8RegisterEPNS_19MachineRegisterInfoE" title='llvm::SIInstrInfo::FoldImmediate' data-ref="_ZNK4llvm11SIInstrInfo13FoldImmediateERNS_12MachineInstrES2_NS_8RegisterEPNS_19MachineRegisterInfoE" data-ref-filename="_ZNK4llvm11SIInstrInfo13FoldImmediateERNS_12MachineInstrES2_NS_8RegisterEPNS_19MachineRegisterInfoE">FoldImmediate</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="1569UseMI" title='UseMI' data-type='llvm::MachineInstr &amp;' data-ref="1569UseMI" data-ref-filename="1569UseMI">UseMI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="1570DefMI" title='DefMI' data-type='llvm::MachineInstr &amp;' data-ref="1570DefMI" data-ref-filename="1570DefMI">DefMI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="1571Reg" title='Reg' data-type='llvm::Register' data-ref="1571Reg" data-ref-filename="1571Reg">Reg</dfn>,</td></tr>
<tr><th id="320">320</th><td>                     <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col2 decl" id="1572MRI" title='MRI' data-type='llvm::MachineRegisterInfo *' data-ref="1572MRI" data-ref-filename="1572MRI">MRI</dfn>) <em>const</em> final;</td></tr>
<tr><th id="321">321</th><td></td></tr>
<tr><th id="322">322</th><td>  <em>unsigned</em> <dfn class="virtual decl def fn" id="_ZNK4llvm11SIInstrInfo27getMachineCSELookAheadLimitEv" title='llvm::SIInstrInfo::getMachineCSELookAheadLimit' data-ref="_ZNK4llvm11SIInstrInfo27getMachineCSELookAheadLimitEv" data-ref-filename="_ZNK4llvm11SIInstrInfo27getMachineCSELookAheadLimitEv">getMachineCSELookAheadLimit</dfn>() <em>const</em> override { <b>return</b> <var>500</var>; }</td></tr>
<tr><th id="323">323</th><td></td></tr>
<tr><th id="324">324</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="virtual decl fn" id="_ZNK4llvm11SIInstrInfo21convertToThreeAddressERNS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0EEERNS_12M1961135" title='llvm::SIInstrInfo::convertToThreeAddress' data-ref="_ZNK4llvm11SIInstrInfo21convertToThreeAddressERNS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0EEERNS_12M1961135" data-ref-filename="_ZNK4llvm11SIInstrInfo21convertToThreeAddressERNS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0EEERNS_12M1961135">convertToThreeAddress</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction::iterator" title='llvm::MachineFunction::iterator' data-type='BasicBlockListType::iterator' data-ref="llvm::MachineFunction::iterator" data-ref-filename="llvm..MachineFunction..iterator">iterator</a> &amp;<dfn class="local col3 decl" id="1573MBB" title='MBB' data-type='MachineFunction::iterator &amp;' data-ref="1573MBB" data-ref-filename="1573MBB">MBB</dfn>,</td></tr>
<tr><th id="325">325</th><td>                                      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="1574MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="1574MI" data-ref-filename="1574MI">MI</dfn>,</td></tr>
<tr><th id="326">326</th><td>                                      <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::LiveVariables" title='llvm::LiveVariables' data-ref="llvm::LiveVariables" data-ref-filename="llvm..LiveVariables">LiveVariables</a> *<dfn class="local col5 decl" id="1575LV" title='LV' data-type='llvm::LiveVariables *' data-ref="1575LV" data-ref-filename="1575LV">LV</dfn>) <em>const</em> override;</td></tr>
<tr><th id="327">327</th><td></td></tr>
<tr><th id="328">328</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm11SIInstrInfo20isSchedulingBoundaryERKNS_12MachineInstrEPKNS_17MachineBasicBlockERKNS_15MachineFunctionE" title='llvm::SIInstrInfo::isSchedulingBoundary' data-ref="_ZNK4llvm11SIInstrInfo20isSchedulingBoundaryERKNS_12MachineInstrEPKNS_17MachineBasicBlockERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm11SIInstrInfo20isSchedulingBoundaryERKNS_12MachineInstrEPKNS_17MachineBasicBlockERKNS_15MachineFunctionE">isSchedulingBoundary</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="1576MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1576MI" data-ref-filename="1576MI">MI</dfn>,</td></tr>
<tr><th id="329">329</th><td>                            <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col7 decl" id="1577MBB" title='MBB' data-type='const llvm::MachineBasicBlock *' data-ref="1577MBB" data-ref-filename="1577MBB">MBB</dfn>,</td></tr>
<tr><th id="330">330</th><td>                            <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col8 decl" id="1578MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="1578MF" data-ref-filename="1578MF">MF</dfn>) <em>const</em> override;</td></tr>
<tr><th id="331">331</th><td></td></tr>
<tr><th id="332">332</th><td>  <em>static</em> <em>bool</em> <dfn class="decl def fn" id="_ZN4llvm11SIInstrInfo6isSALUERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isSALU' data-ref="_ZN4llvm11SIInstrInfo6isSALUERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo6isSALUERKNS_12MachineInstrE">isSALU</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="1579MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1579MI" data-ref-filename="1579MI">MI</dfn>) {</td></tr>
<tr><th id="333">333</th><td>    <b>return</b> <a class="local col9 ref" href="#1579MI" title='MI' data-ref="1579MI" data-ref-filename="1579MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a> &amp; <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::SALU" title='llvm::SIInstrFlags::SALU' data-ref="llvm::SIInstrFlags::SALU" data-ref-filename="llvm..SIInstrFlags..SALU">SALU</a>;</td></tr>
<tr><th id="334">334</th><td>  }</td></tr>
<tr><th id="335">335</th><td></td></tr>
<tr><th id="336">336</th><td>  <em>bool</em> <dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo6isSALUEt" title='llvm::SIInstrInfo::isSALU' data-ref="_ZNK4llvm11SIInstrInfo6isSALUEt" data-ref-filename="_ZNK4llvm11SIInstrInfo6isSALUEt">isSALU</dfn>(<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col0 decl" id="1580Opcode" title='Opcode' data-type='uint16_t' data-ref="1580Opcode" data-ref-filename="1580Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="337">337</th><td>    <b>return</b> <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col0 ref" href="#1580Opcode" title='Opcode' data-ref="1580Opcode" data-ref-filename="1580Opcode">Opcode</a>).<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a> &amp; <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::SALU" title='llvm::SIInstrFlags::SALU' data-ref="llvm::SIInstrFlags::SALU" data-ref-filename="llvm..SIInstrFlags..SALU">SALU</a>;</td></tr>
<tr><th id="338">338</th><td>  }</td></tr>
<tr><th id="339">339</th><td></td></tr>
<tr><th id="340">340</th><td>  <em>static</em> <em>bool</em> <dfn class="decl def fn" id="_ZN4llvm11SIInstrInfo6isVALUERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isVALU' data-ref="_ZN4llvm11SIInstrInfo6isVALUERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo6isVALUERKNS_12MachineInstrE">isVALU</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="1581MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1581MI" data-ref-filename="1581MI">MI</dfn>) {</td></tr>
<tr><th id="341">341</th><td>    <b>return</b> <a class="local col1 ref" href="#1581MI" title='MI' data-ref="1581MI" data-ref-filename="1581MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a> &amp; <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::VALU" title='llvm::SIInstrFlags::VALU' data-ref="llvm::SIInstrFlags::VALU" data-ref-filename="llvm..SIInstrFlags..VALU">VALU</a>;</td></tr>
<tr><th id="342">342</th><td>  }</td></tr>
<tr><th id="343">343</th><td></td></tr>
<tr><th id="344">344</th><td>  <em>bool</em> <dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo6isVALUEt" title='llvm::SIInstrInfo::isVALU' data-ref="_ZNK4llvm11SIInstrInfo6isVALUEt" data-ref-filename="_ZNK4llvm11SIInstrInfo6isVALUEt">isVALU</dfn>(<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col2 decl" id="1582Opcode" title='Opcode' data-type='uint16_t' data-ref="1582Opcode" data-ref-filename="1582Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="345">345</th><td>    <b>return</b> <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col2 ref" href="#1582Opcode" title='Opcode' data-ref="1582Opcode" data-ref-filename="1582Opcode">Opcode</a>).<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a> &amp; <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::VALU" title='llvm::SIInstrFlags::VALU' data-ref="llvm::SIInstrFlags::VALU" data-ref-filename="llvm..SIInstrFlags..VALU">VALU</a>;</td></tr>
<tr><th id="346">346</th><td>  }</td></tr>
<tr><th id="347">347</th><td></td></tr>
<tr><th id="348">348</th><td>  <em>static</em> <em>bool</em> <dfn class="decl def fn" id="_ZN4llvm11SIInstrInfo6isVMEMERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isVMEM' data-ref="_ZN4llvm11SIInstrInfo6isVMEMERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo6isVMEMERKNS_12MachineInstrE">isVMEM</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="1583MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1583MI" data-ref-filename="1583MI">MI</dfn>) {</td></tr>
<tr><th id="349">349</th><td>    <b>return</b> <a class="member fn" href="#_ZN4llvm11SIInstrInfo7isMUBUFERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isMUBUF' data-ref="_ZN4llvm11SIInstrInfo7isMUBUFERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo7isMUBUFERKNS_12MachineInstrE">isMUBUF</a>(<a class="local col3 ref" href="#1583MI" title='MI' data-ref="1583MI" data-ref-filename="1583MI">MI</a>) || <a class="member fn" href="#_ZN4llvm11SIInstrInfo7isMTBUFERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isMTBUF' data-ref="_ZN4llvm11SIInstrInfo7isMTBUFERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo7isMTBUFERKNS_12MachineInstrE">isMTBUF</a>(<a class="local col3 ref" href="#1583MI" title='MI' data-ref="1583MI" data-ref-filename="1583MI">MI</a>) || <a class="member fn" href="#_ZN4llvm11SIInstrInfo6isMIMGERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isMIMG' data-ref="_ZN4llvm11SIInstrInfo6isMIMGERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo6isMIMGERKNS_12MachineInstrE">isMIMG</a>(<a class="local col3 ref" href="#1583MI" title='MI' data-ref="1583MI" data-ref-filename="1583MI">MI</a>);</td></tr>
<tr><th id="350">350</th><td>  }</td></tr>
<tr><th id="351">351</th><td></td></tr>
<tr><th id="352">352</th><td>  <em>bool</em> <dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo6isVMEMEt" title='llvm::SIInstrInfo::isVMEM' data-ref="_ZNK4llvm11SIInstrInfo6isVMEMEt" data-ref-filename="_ZNK4llvm11SIInstrInfo6isVMEMEt">isVMEM</dfn>(<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col4 decl" id="1584Opcode" title='Opcode' data-type='uint16_t' data-ref="1584Opcode" data-ref-filename="1584Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="353">353</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm11SIInstrInfo7isMUBUFEt" title='llvm::SIInstrInfo::isMUBUF' data-ref="_ZNK4llvm11SIInstrInfo7isMUBUFEt" data-ref-filename="_ZNK4llvm11SIInstrInfo7isMUBUFEt">isMUBUF</a>(<a class="local col4 ref" href="#1584Opcode" title='Opcode' data-ref="1584Opcode" data-ref-filename="1584Opcode">Opcode</a>) || <a class="member fn" href="#_ZNK4llvm11SIInstrInfo7isMTBUFEt" title='llvm::SIInstrInfo::isMTBUF' data-ref="_ZNK4llvm11SIInstrInfo7isMTBUFEt" data-ref-filename="_ZNK4llvm11SIInstrInfo7isMTBUFEt">isMTBUF</a>(<a class="local col4 ref" href="#1584Opcode" title='Opcode' data-ref="1584Opcode" data-ref-filename="1584Opcode">Opcode</a>) || <a class="member fn" href="#_ZNK4llvm11SIInstrInfo6isMIMGEt" title='llvm::SIInstrInfo::isMIMG' data-ref="_ZNK4llvm11SIInstrInfo6isMIMGEt" data-ref-filename="_ZNK4llvm11SIInstrInfo6isMIMGEt">isMIMG</a>(<a class="local col4 ref" href="#1584Opcode" title='Opcode' data-ref="1584Opcode" data-ref-filename="1584Opcode">Opcode</a>);</td></tr>
<tr><th id="354">354</th><td>  }</td></tr>
<tr><th id="355">355</th><td></td></tr>
<tr><th id="356">356</th><td>  <em>static</em> <em>bool</em> <dfn class="decl def fn" id="_ZN4llvm11SIInstrInfo6isSOP1ERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isSOP1' data-ref="_ZN4llvm11SIInstrInfo6isSOP1ERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo6isSOP1ERKNS_12MachineInstrE">isSOP1</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="1585MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1585MI" data-ref-filename="1585MI">MI</dfn>) {</td></tr>
<tr><th id="357">357</th><td>    <b>return</b> <a class="local col5 ref" href="#1585MI" title='MI' data-ref="1585MI" data-ref-filename="1585MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a> &amp; <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::SOP1" title='llvm::SIInstrFlags::SOP1' data-ref="llvm::SIInstrFlags::SOP1" data-ref-filename="llvm..SIInstrFlags..SOP1">SOP1</a>;</td></tr>
<tr><th id="358">358</th><td>  }</td></tr>
<tr><th id="359">359</th><td></td></tr>
<tr><th id="360">360</th><td>  <em>bool</em> <dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo6isSOP1Et" title='llvm::SIInstrInfo::isSOP1' data-ref="_ZNK4llvm11SIInstrInfo6isSOP1Et" data-ref-filename="_ZNK4llvm11SIInstrInfo6isSOP1Et">isSOP1</dfn>(<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col6 decl" id="1586Opcode" title='Opcode' data-type='uint16_t' data-ref="1586Opcode" data-ref-filename="1586Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="361">361</th><td>    <b>return</b> <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col6 ref" href="#1586Opcode" title='Opcode' data-ref="1586Opcode" data-ref-filename="1586Opcode">Opcode</a>).<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a> &amp; <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::SOP1" title='llvm::SIInstrFlags::SOP1' data-ref="llvm::SIInstrFlags::SOP1" data-ref-filename="llvm..SIInstrFlags..SOP1">SOP1</a>;</td></tr>
<tr><th id="362">362</th><td>  }</td></tr>
<tr><th id="363">363</th><td></td></tr>
<tr><th id="364">364</th><td>  <em>static</em> <em>bool</em> <dfn class="decl def fn" id="_ZN4llvm11SIInstrInfo6isSOP2ERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isSOP2' data-ref="_ZN4llvm11SIInstrInfo6isSOP2ERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo6isSOP2ERKNS_12MachineInstrE">isSOP2</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="1587MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1587MI" data-ref-filename="1587MI">MI</dfn>) {</td></tr>
<tr><th id="365">365</th><td>    <b>return</b> <a class="local col7 ref" href="#1587MI" title='MI' data-ref="1587MI" data-ref-filename="1587MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a> &amp; <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::SOP2" title='llvm::SIInstrFlags::SOP2' data-ref="llvm::SIInstrFlags::SOP2" data-ref-filename="llvm..SIInstrFlags..SOP2">SOP2</a>;</td></tr>
<tr><th id="366">366</th><td>  }</td></tr>
<tr><th id="367">367</th><td></td></tr>
<tr><th id="368">368</th><td>  <em>bool</em> <dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo6isSOP2Et" title='llvm::SIInstrInfo::isSOP2' data-ref="_ZNK4llvm11SIInstrInfo6isSOP2Et" data-ref-filename="_ZNK4llvm11SIInstrInfo6isSOP2Et">isSOP2</dfn>(<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col8 decl" id="1588Opcode" title='Opcode' data-type='uint16_t' data-ref="1588Opcode" data-ref-filename="1588Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="369">369</th><td>    <b>return</b> <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col8 ref" href="#1588Opcode" title='Opcode' data-ref="1588Opcode" data-ref-filename="1588Opcode">Opcode</a>).<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a> &amp; <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::SOP2" title='llvm::SIInstrFlags::SOP2' data-ref="llvm::SIInstrFlags::SOP2" data-ref-filename="llvm..SIInstrFlags..SOP2">SOP2</a>;</td></tr>
<tr><th id="370">370</th><td>  }</td></tr>
<tr><th id="371">371</th><td></td></tr>
<tr><th id="372">372</th><td>  <em>static</em> <em>bool</em> <dfn class="decl def fn" id="_ZN4llvm11SIInstrInfo6isSOPCERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isSOPC' data-ref="_ZN4llvm11SIInstrInfo6isSOPCERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo6isSOPCERKNS_12MachineInstrE">isSOPC</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="1589MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1589MI" data-ref-filename="1589MI">MI</dfn>) {</td></tr>
<tr><th id="373">373</th><td>    <b>return</b> <a class="local col9 ref" href="#1589MI" title='MI' data-ref="1589MI" data-ref-filename="1589MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a> &amp; <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::SOPC" title='llvm::SIInstrFlags::SOPC' data-ref="llvm::SIInstrFlags::SOPC" data-ref-filename="llvm..SIInstrFlags..SOPC">SOPC</a>;</td></tr>
<tr><th id="374">374</th><td>  }</td></tr>
<tr><th id="375">375</th><td></td></tr>
<tr><th id="376">376</th><td>  <em>bool</em> <dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo6isSOPCEt" title='llvm::SIInstrInfo::isSOPC' data-ref="_ZNK4llvm11SIInstrInfo6isSOPCEt" data-ref-filename="_ZNK4llvm11SIInstrInfo6isSOPCEt">isSOPC</dfn>(<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col0 decl" id="1590Opcode" title='Opcode' data-type='uint16_t' data-ref="1590Opcode" data-ref-filename="1590Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="377">377</th><td>    <b>return</b> <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col0 ref" href="#1590Opcode" title='Opcode' data-ref="1590Opcode" data-ref-filename="1590Opcode">Opcode</a>).<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a> &amp; <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::SOPC" title='llvm::SIInstrFlags::SOPC' data-ref="llvm::SIInstrFlags::SOPC" data-ref-filename="llvm..SIInstrFlags..SOPC">SOPC</a>;</td></tr>
<tr><th id="378">378</th><td>  }</td></tr>
<tr><th id="379">379</th><td></td></tr>
<tr><th id="380">380</th><td>  <em>static</em> <em>bool</em> <dfn class="decl def fn" id="_ZN4llvm11SIInstrInfo6isSOPKERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isSOPK' data-ref="_ZN4llvm11SIInstrInfo6isSOPKERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo6isSOPKERKNS_12MachineInstrE">isSOPK</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="1591MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1591MI" data-ref-filename="1591MI">MI</dfn>) {</td></tr>
<tr><th id="381">381</th><td>    <b>return</b> <a class="local col1 ref" href="#1591MI" title='MI' data-ref="1591MI" data-ref-filename="1591MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a> &amp; <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::SOPK" title='llvm::SIInstrFlags::SOPK' data-ref="llvm::SIInstrFlags::SOPK" data-ref-filename="llvm..SIInstrFlags..SOPK">SOPK</a>;</td></tr>
<tr><th id="382">382</th><td>  }</td></tr>
<tr><th id="383">383</th><td></td></tr>
<tr><th id="384">384</th><td>  <em>bool</em> <dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo6isSOPKEt" title='llvm::SIInstrInfo::isSOPK' data-ref="_ZNK4llvm11SIInstrInfo6isSOPKEt" data-ref-filename="_ZNK4llvm11SIInstrInfo6isSOPKEt">isSOPK</dfn>(<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col2 decl" id="1592Opcode" title='Opcode' data-type='uint16_t' data-ref="1592Opcode" data-ref-filename="1592Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="385">385</th><td>    <b>return</b> <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col2 ref" href="#1592Opcode" title='Opcode' data-ref="1592Opcode" data-ref-filename="1592Opcode">Opcode</a>).<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a> &amp; <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::SOPK" title='llvm::SIInstrFlags::SOPK' data-ref="llvm::SIInstrFlags::SOPK" data-ref-filename="llvm..SIInstrFlags..SOPK">SOPK</a>;</td></tr>
<tr><th id="386">386</th><td>  }</td></tr>
<tr><th id="387">387</th><td></td></tr>
<tr><th id="388">388</th><td>  <em>static</em> <em>bool</em> <dfn class="decl def fn" id="_ZN4llvm11SIInstrInfo6isSOPPERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isSOPP' data-ref="_ZN4llvm11SIInstrInfo6isSOPPERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo6isSOPPERKNS_12MachineInstrE">isSOPP</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="1593MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1593MI" data-ref-filename="1593MI">MI</dfn>) {</td></tr>
<tr><th id="389">389</th><td>    <b>return</b> <a class="local col3 ref" href="#1593MI" title='MI' data-ref="1593MI" data-ref-filename="1593MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a> &amp; <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::SOPP" title='llvm::SIInstrFlags::SOPP' data-ref="llvm::SIInstrFlags::SOPP" data-ref-filename="llvm..SIInstrFlags..SOPP">SOPP</a>;</td></tr>
<tr><th id="390">390</th><td>  }</td></tr>
<tr><th id="391">391</th><td></td></tr>
<tr><th id="392">392</th><td>  <em>bool</em> <dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo6isSOPPEt" title='llvm::SIInstrInfo::isSOPP' data-ref="_ZNK4llvm11SIInstrInfo6isSOPPEt" data-ref-filename="_ZNK4llvm11SIInstrInfo6isSOPPEt">isSOPP</dfn>(<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col4 decl" id="1594Opcode" title='Opcode' data-type='uint16_t' data-ref="1594Opcode" data-ref-filename="1594Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="393">393</th><td>    <b>return</b> <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col4 ref" href="#1594Opcode" title='Opcode' data-ref="1594Opcode" data-ref-filename="1594Opcode">Opcode</a>).<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a> &amp; <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::SOPP" title='llvm::SIInstrFlags::SOPP' data-ref="llvm::SIInstrFlags::SOPP" data-ref-filename="llvm..SIInstrFlags..SOPP">SOPP</a>;</td></tr>
<tr><th id="394">394</th><td>  }</td></tr>
<tr><th id="395">395</th><td></td></tr>
<tr><th id="396">396</th><td>  <em>static</em> <em>bool</em> <dfn class="decl def fn" id="_ZN4llvm11SIInstrInfo8isPackedERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isPacked' data-ref="_ZN4llvm11SIInstrInfo8isPackedERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo8isPackedERKNS_12MachineInstrE">isPacked</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="1595MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1595MI" data-ref-filename="1595MI">MI</dfn>) {</td></tr>
<tr><th id="397">397</th><td>    <b>return</b> <a class="local col5 ref" href="#1595MI" title='MI' data-ref="1595MI" data-ref-filename="1595MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a> &amp; <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::IsPacked" title='llvm::SIInstrFlags::IsPacked' data-ref="llvm::SIInstrFlags::IsPacked" data-ref-filename="llvm..SIInstrFlags..IsPacked">IsPacked</a>;</td></tr>
<tr><th id="398">398</th><td>  }</td></tr>
<tr><th id="399">399</th><td></td></tr>
<tr><th id="400">400</th><td>  <em>bool</em> <dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo8isPackedEt" title='llvm::SIInstrInfo::isPacked' data-ref="_ZNK4llvm11SIInstrInfo8isPackedEt" data-ref-filename="_ZNK4llvm11SIInstrInfo8isPackedEt">isPacked</dfn>(<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col6 decl" id="1596Opcode" title='Opcode' data-type='uint16_t' data-ref="1596Opcode" data-ref-filename="1596Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="401">401</th><td>    <b>return</b> <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col6 ref" href="#1596Opcode" title='Opcode' data-ref="1596Opcode" data-ref-filename="1596Opcode">Opcode</a>).<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a> &amp; <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::IsPacked" title='llvm::SIInstrFlags::IsPacked' data-ref="llvm::SIInstrFlags::IsPacked" data-ref-filename="llvm..SIInstrFlags..IsPacked">IsPacked</a>;</td></tr>
<tr><th id="402">402</th><td>  }</td></tr>
<tr><th id="403">403</th><td></td></tr>
<tr><th id="404">404</th><td>  <em>static</em> <em>bool</em> <dfn class="decl def fn" id="_ZN4llvm11SIInstrInfo6isVOP1ERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isVOP1' data-ref="_ZN4llvm11SIInstrInfo6isVOP1ERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo6isVOP1ERKNS_12MachineInstrE">isVOP1</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="1597MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1597MI" data-ref-filename="1597MI">MI</dfn>) {</td></tr>
<tr><th id="405">405</th><td>    <b>return</b> <a class="local col7 ref" href="#1597MI" title='MI' data-ref="1597MI" data-ref-filename="1597MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a> &amp; <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::VOP1" title='llvm::SIInstrFlags::VOP1' data-ref="llvm::SIInstrFlags::VOP1" data-ref-filename="llvm..SIInstrFlags..VOP1">VOP1</a>;</td></tr>
<tr><th id="406">406</th><td>  }</td></tr>
<tr><th id="407">407</th><td></td></tr>
<tr><th id="408">408</th><td>  <em>bool</em> <dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo6isVOP1Et" title='llvm::SIInstrInfo::isVOP1' data-ref="_ZNK4llvm11SIInstrInfo6isVOP1Et" data-ref-filename="_ZNK4llvm11SIInstrInfo6isVOP1Et">isVOP1</dfn>(<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col8 decl" id="1598Opcode" title='Opcode' data-type='uint16_t' data-ref="1598Opcode" data-ref-filename="1598Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="409">409</th><td>    <b>return</b> <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col8 ref" href="#1598Opcode" title='Opcode' data-ref="1598Opcode" data-ref-filename="1598Opcode">Opcode</a>).<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a> &amp; <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::VOP1" title='llvm::SIInstrFlags::VOP1' data-ref="llvm::SIInstrFlags::VOP1" data-ref-filename="llvm..SIInstrFlags..VOP1">VOP1</a>;</td></tr>
<tr><th id="410">410</th><td>  }</td></tr>
<tr><th id="411">411</th><td></td></tr>
<tr><th id="412">412</th><td>  <em>static</em> <em>bool</em> <dfn class="decl def fn" id="_ZN4llvm11SIInstrInfo6isVOP2ERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isVOP2' data-ref="_ZN4llvm11SIInstrInfo6isVOP2ERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo6isVOP2ERKNS_12MachineInstrE">isVOP2</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="1599MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1599MI" data-ref-filename="1599MI">MI</dfn>) {</td></tr>
<tr><th id="413">413</th><td>    <b>return</b> <a class="local col9 ref" href="#1599MI" title='MI' data-ref="1599MI" data-ref-filename="1599MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a> &amp; <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::VOP2" title='llvm::SIInstrFlags::VOP2' data-ref="llvm::SIInstrFlags::VOP2" data-ref-filename="llvm..SIInstrFlags..VOP2">VOP2</a>;</td></tr>
<tr><th id="414">414</th><td>  }</td></tr>
<tr><th id="415">415</th><td></td></tr>
<tr><th id="416">416</th><td>  <em>bool</em> <dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo6isVOP2Et" title='llvm::SIInstrInfo::isVOP2' data-ref="_ZNK4llvm11SIInstrInfo6isVOP2Et" data-ref-filename="_ZNK4llvm11SIInstrInfo6isVOP2Et">isVOP2</dfn>(<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col0 decl" id="1600Opcode" title='Opcode' data-type='uint16_t' data-ref="1600Opcode" data-ref-filename="1600Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="417">417</th><td>    <b>return</b> <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col0 ref" href="#1600Opcode" title='Opcode' data-ref="1600Opcode" data-ref-filename="1600Opcode">Opcode</a>).<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a> &amp; <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::VOP2" title='llvm::SIInstrFlags::VOP2' data-ref="llvm::SIInstrFlags::VOP2" data-ref-filename="llvm..SIInstrFlags..VOP2">VOP2</a>;</td></tr>
<tr><th id="418">418</th><td>  }</td></tr>
<tr><th id="419">419</th><td></td></tr>
<tr><th id="420">420</th><td>  <em>static</em> <em>bool</em> <dfn class="decl def fn" id="_ZN4llvm11SIInstrInfo6isVOP3ERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isVOP3' data-ref="_ZN4llvm11SIInstrInfo6isVOP3ERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo6isVOP3ERKNS_12MachineInstrE">isVOP3</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="1601MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1601MI" data-ref-filename="1601MI">MI</dfn>) {</td></tr>
<tr><th id="421">421</th><td>    <b>return</b> <a class="local col1 ref" href="#1601MI" title='MI' data-ref="1601MI" data-ref-filename="1601MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a> &amp; <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::VOP3" title='llvm::SIInstrFlags::VOP3' data-ref="llvm::SIInstrFlags::VOP3" data-ref-filename="llvm..SIInstrFlags..VOP3">VOP3</a>;</td></tr>
<tr><th id="422">422</th><td>  }</td></tr>
<tr><th id="423">423</th><td></td></tr>
<tr><th id="424">424</th><td>  <em>bool</em> <dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo6isVOP3Et" title='llvm::SIInstrInfo::isVOP3' data-ref="_ZNK4llvm11SIInstrInfo6isVOP3Et" data-ref-filename="_ZNK4llvm11SIInstrInfo6isVOP3Et">isVOP3</dfn>(<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col2 decl" id="1602Opcode" title='Opcode' data-type='uint16_t' data-ref="1602Opcode" data-ref-filename="1602Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="425">425</th><td>    <b>return</b> <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col2 ref" href="#1602Opcode" title='Opcode' data-ref="1602Opcode" data-ref-filename="1602Opcode">Opcode</a>).<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a> &amp; <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::VOP3" title='llvm::SIInstrFlags::VOP3' data-ref="llvm::SIInstrFlags::VOP3" data-ref-filename="llvm..SIInstrFlags..VOP3">VOP3</a>;</td></tr>
<tr><th id="426">426</th><td>  }</td></tr>
<tr><th id="427">427</th><td></td></tr>
<tr><th id="428">428</th><td>  <em>static</em> <em>bool</em> <dfn class="decl def fn" id="_ZN4llvm11SIInstrInfo6isSDWAERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isSDWA' data-ref="_ZN4llvm11SIInstrInfo6isSDWAERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo6isSDWAERKNS_12MachineInstrE">isSDWA</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="1603MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1603MI" data-ref-filename="1603MI">MI</dfn>) {</td></tr>
<tr><th id="429">429</th><td>    <b>return</b> <a class="local col3 ref" href="#1603MI" title='MI' data-ref="1603MI" data-ref-filename="1603MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a> &amp; <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::SDWA" title='llvm::SIInstrFlags::SDWA' data-ref="llvm::SIInstrFlags::SDWA" data-ref-filename="llvm..SIInstrFlags..SDWA">SDWA</a>;</td></tr>
<tr><th id="430">430</th><td>  }</td></tr>
<tr><th id="431">431</th><td></td></tr>
<tr><th id="432">432</th><td>  <em>bool</em> <dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo6isSDWAEt" title='llvm::SIInstrInfo::isSDWA' data-ref="_ZNK4llvm11SIInstrInfo6isSDWAEt" data-ref-filename="_ZNK4llvm11SIInstrInfo6isSDWAEt">isSDWA</dfn>(<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col4 decl" id="1604Opcode" title='Opcode' data-type='uint16_t' data-ref="1604Opcode" data-ref-filename="1604Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="433">433</th><td>    <b>return</b> <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col4 ref" href="#1604Opcode" title='Opcode' data-ref="1604Opcode" data-ref-filename="1604Opcode">Opcode</a>).<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a> &amp; <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::SDWA" title='llvm::SIInstrFlags::SDWA' data-ref="llvm::SIInstrFlags::SDWA" data-ref-filename="llvm..SIInstrFlags..SDWA">SDWA</a>;</td></tr>
<tr><th id="434">434</th><td>  }</td></tr>
<tr><th id="435">435</th><td></td></tr>
<tr><th id="436">436</th><td>  <em>static</em> <em>bool</em> <dfn class="decl def fn" id="_ZN4llvm11SIInstrInfo6isVOPCERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isVOPC' data-ref="_ZN4llvm11SIInstrInfo6isVOPCERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo6isVOPCERKNS_12MachineInstrE">isVOPC</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="1605MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1605MI" data-ref-filename="1605MI">MI</dfn>) {</td></tr>
<tr><th id="437">437</th><td>    <b>return</b> <a class="local col5 ref" href="#1605MI" title='MI' data-ref="1605MI" data-ref-filename="1605MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a> &amp; <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::VOPC" title='llvm::SIInstrFlags::VOPC' data-ref="llvm::SIInstrFlags::VOPC" data-ref-filename="llvm..SIInstrFlags..VOPC">VOPC</a>;</td></tr>
<tr><th id="438">438</th><td>  }</td></tr>
<tr><th id="439">439</th><td></td></tr>
<tr><th id="440">440</th><td>  <em>bool</em> <dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo6isVOPCEt" title='llvm::SIInstrInfo::isVOPC' data-ref="_ZNK4llvm11SIInstrInfo6isVOPCEt" data-ref-filename="_ZNK4llvm11SIInstrInfo6isVOPCEt">isVOPC</dfn>(<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col6 decl" id="1606Opcode" title='Opcode' data-type='uint16_t' data-ref="1606Opcode" data-ref-filename="1606Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="441">441</th><td>    <b>return</b> <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col6 ref" href="#1606Opcode" title='Opcode' data-ref="1606Opcode" data-ref-filename="1606Opcode">Opcode</a>).<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a> &amp; <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::VOPC" title='llvm::SIInstrFlags::VOPC' data-ref="llvm::SIInstrFlags::VOPC" data-ref-filename="llvm..SIInstrFlags..VOPC">VOPC</a>;</td></tr>
<tr><th id="442">442</th><td>  }</td></tr>
<tr><th id="443">443</th><td></td></tr>
<tr><th id="444">444</th><td>  <em>static</em> <em>bool</em> <dfn class="decl def fn" id="_ZN4llvm11SIInstrInfo7isMUBUFERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isMUBUF' data-ref="_ZN4llvm11SIInstrInfo7isMUBUFERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo7isMUBUFERKNS_12MachineInstrE">isMUBUF</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="1607MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1607MI" data-ref-filename="1607MI">MI</dfn>) {</td></tr>
<tr><th id="445">445</th><td>    <b>return</b> <a class="local col7 ref" href="#1607MI" title='MI' data-ref="1607MI" data-ref-filename="1607MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a> &amp; <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::MUBUF" title='llvm::SIInstrFlags::MUBUF' data-ref="llvm::SIInstrFlags::MUBUF" data-ref-filename="llvm..SIInstrFlags..MUBUF">MUBUF</a>;</td></tr>
<tr><th id="446">446</th><td>  }</td></tr>
<tr><th id="447">447</th><td></td></tr>
<tr><th id="448">448</th><td>  <em>bool</em> <dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo7isMUBUFEt" title='llvm::SIInstrInfo::isMUBUF' data-ref="_ZNK4llvm11SIInstrInfo7isMUBUFEt" data-ref-filename="_ZNK4llvm11SIInstrInfo7isMUBUFEt">isMUBUF</dfn>(<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col8 decl" id="1608Opcode" title='Opcode' data-type='uint16_t' data-ref="1608Opcode" data-ref-filename="1608Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="449">449</th><td>    <b>return</b> <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col8 ref" href="#1608Opcode" title='Opcode' data-ref="1608Opcode" data-ref-filename="1608Opcode">Opcode</a>).<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a> &amp; <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::MUBUF" title='llvm::SIInstrFlags::MUBUF' data-ref="llvm::SIInstrFlags::MUBUF" data-ref-filename="llvm..SIInstrFlags..MUBUF">MUBUF</a>;</td></tr>
<tr><th id="450">450</th><td>  }</td></tr>
<tr><th id="451">451</th><td></td></tr>
<tr><th id="452">452</th><td>  <em>static</em> <em>bool</em> <dfn class="decl def fn" id="_ZN4llvm11SIInstrInfo7isMTBUFERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isMTBUF' data-ref="_ZN4llvm11SIInstrInfo7isMTBUFERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo7isMTBUFERKNS_12MachineInstrE">isMTBUF</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="1609MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1609MI" data-ref-filename="1609MI">MI</dfn>) {</td></tr>
<tr><th id="453">453</th><td>    <b>return</b> <a class="local col9 ref" href="#1609MI" title='MI' data-ref="1609MI" data-ref-filename="1609MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a> &amp; <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::MTBUF" title='llvm::SIInstrFlags::MTBUF' data-ref="llvm::SIInstrFlags::MTBUF" data-ref-filename="llvm..SIInstrFlags..MTBUF">MTBUF</a>;</td></tr>
<tr><th id="454">454</th><td>  }</td></tr>
<tr><th id="455">455</th><td></td></tr>
<tr><th id="456">456</th><td>  <em>bool</em> <dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo7isMTBUFEt" title='llvm::SIInstrInfo::isMTBUF' data-ref="_ZNK4llvm11SIInstrInfo7isMTBUFEt" data-ref-filename="_ZNK4llvm11SIInstrInfo7isMTBUFEt">isMTBUF</dfn>(<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col0 decl" id="1610Opcode" title='Opcode' data-type='uint16_t' data-ref="1610Opcode" data-ref-filename="1610Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="457">457</th><td>    <b>return</b> <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col0 ref" href="#1610Opcode" title='Opcode' data-ref="1610Opcode" data-ref-filename="1610Opcode">Opcode</a>).<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a> &amp; <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::MTBUF" title='llvm::SIInstrFlags::MTBUF' data-ref="llvm::SIInstrFlags::MTBUF" data-ref-filename="llvm..SIInstrFlags..MTBUF">MTBUF</a>;</td></tr>
<tr><th id="458">458</th><td>  }</td></tr>
<tr><th id="459">459</th><td></td></tr>
<tr><th id="460">460</th><td>  <em>static</em> <em>bool</em> <dfn class="decl def fn" id="_ZN4llvm11SIInstrInfo6isSMRDERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isSMRD' data-ref="_ZN4llvm11SIInstrInfo6isSMRDERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo6isSMRDERKNS_12MachineInstrE">isSMRD</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="1611MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1611MI" data-ref-filename="1611MI">MI</dfn>) {</td></tr>
<tr><th id="461">461</th><td>    <b>return</b> <a class="local col1 ref" href="#1611MI" title='MI' data-ref="1611MI" data-ref-filename="1611MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a> &amp; <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::SMRD" title='llvm::SIInstrFlags::SMRD' data-ref="llvm::SIInstrFlags::SMRD" data-ref-filename="llvm..SIInstrFlags..SMRD">SMRD</a>;</td></tr>
<tr><th id="462">462</th><td>  }</td></tr>
<tr><th id="463">463</th><td></td></tr>
<tr><th id="464">464</th><td>  <em>bool</em> <dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo6isSMRDEt" title='llvm::SIInstrInfo::isSMRD' data-ref="_ZNK4llvm11SIInstrInfo6isSMRDEt" data-ref-filename="_ZNK4llvm11SIInstrInfo6isSMRDEt">isSMRD</dfn>(<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col2 decl" id="1612Opcode" title='Opcode' data-type='uint16_t' data-ref="1612Opcode" data-ref-filename="1612Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="465">465</th><td>    <b>return</b> <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col2 ref" href="#1612Opcode" title='Opcode' data-ref="1612Opcode" data-ref-filename="1612Opcode">Opcode</a>).<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a> &amp; <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::SMRD" title='llvm::SIInstrFlags::SMRD' data-ref="llvm::SIInstrFlags::SMRD" data-ref-filename="llvm..SIInstrFlags..SMRD">SMRD</a>;</td></tr>
<tr><th id="466">466</th><td>  }</td></tr>
<tr><th id="467">467</th><td></td></tr>
<tr><th id="468">468</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm11SIInstrInfo12isBufferSMRDERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isBufferSMRD' data-ref="_ZNK4llvm11SIInstrInfo12isBufferSMRDERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm11SIInstrInfo12isBufferSMRDERKNS_12MachineInstrE">isBufferSMRD</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="1613MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1613MI" data-ref-filename="1613MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="469">469</th><td></td></tr>
<tr><th id="470">470</th><td>  <em>static</em> <em>bool</em> <dfn class="decl def fn" id="_ZN4llvm11SIInstrInfo4isDSERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isDS' data-ref="_ZN4llvm11SIInstrInfo4isDSERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo4isDSERKNS_12MachineInstrE">isDS</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="1614MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1614MI" data-ref-filename="1614MI">MI</dfn>) {</td></tr>
<tr><th id="471">471</th><td>    <b>return</b> <a class="local col4 ref" href="#1614MI" title='MI' data-ref="1614MI" data-ref-filename="1614MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a> &amp; <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::DS" title='llvm::SIInstrFlags::DS' data-ref="llvm::SIInstrFlags::DS" data-ref-filename="llvm..SIInstrFlags..DS">DS</a>;</td></tr>
<tr><th id="472">472</th><td>  }</td></tr>
<tr><th id="473">473</th><td></td></tr>
<tr><th id="474">474</th><td>  <em>bool</em> <dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo4isDSEt" title='llvm::SIInstrInfo::isDS' data-ref="_ZNK4llvm11SIInstrInfo4isDSEt" data-ref-filename="_ZNK4llvm11SIInstrInfo4isDSEt">isDS</dfn>(<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col5 decl" id="1615Opcode" title='Opcode' data-type='uint16_t' data-ref="1615Opcode" data-ref-filename="1615Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="475">475</th><td>    <b>return</b> <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col5 ref" href="#1615Opcode" title='Opcode' data-ref="1615Opcode" data-ref-filename="1615Opcode">Opcode</a>).<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a> &amp; <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::DS" title='llvm::SIInstrFlags::DS' data-ref="llvm::SIInstrFlags::DS" data-ref-filename="llvm..SIInstrFlags..DS">DS</a>;</td></tr>
<tr><th id="476">476</th><td>  }</td></tr>
<tr><th id="477">477</th><td></td></tr>
<tr><th id="478">478</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm11SIInstrInfo11isAlwaysGDSEt" title='llvm::SIInstrInfo::isAlwaysGDS' data-ref="_ZNK4llvm11SIInstrInfo11isAlwaysGDSEt" data-ref-filename="_ZNK4llvm11SIInstrInfo11isAlwaysGDSEt">isAlwaysGDS</dfn>(<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col6 decl" id="1616Opcode" title='Opcode' data-type='uint16_t' data-ref="1616Opcode" data-ref-filename="1616Opcode">Opcode</dfn>) <em>const</em>;</td></tr>
<tr><th id="479">479</th><td></td></tr>
<tr><th id="480">480</th><td>  <em>static</em> <em>bool</em> <dfn class="decl def fn" id="_ZN4llvm11SIInstrInfo6isMIMGERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isMIMG' data-ref="_ZN4llvm11SIInstrInfo6isMIMGERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo6isMIMGERKNS_12MachineInstrE">isMIMG</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="1617MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1617MI" data-ref-filename="1617MI">MI</dfn>) {</td></tr>
<tr><th id="481">481</th><td>    <b>return</b> <a class="local col7 ref" href="#1617MI" title='MI' data-ref="1617MI" data-ref-filename="1617MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a> &amp; <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::MIMG" title='llvm::SIInstrFlags::MIMG' data-ref="llvm::SIInstrFlags::MIMG" data-ref-filename="llvm..SIInstrFlags..MIMG">MIMG</a>;</td></tr>
<tr><th id="482">482</th><td>  }</td></tr>
<tr><th id="483">483</th><td></td></tr>
<tr><th id="484">484</th><td>  <em>bool</em> <dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo6isMIMGEt" title='llvm::SIInstrInfo::isMIMG' data-ref="_ZNK4llvm11SIInstrInfo6isMIMGEt" data-ref-filename="_ZNK4llvm11SIInstrInfo6isMIMGEt">isMIMG</dfn>(<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col8 decl" id="1618Opcode" title='Opcode' data-type='uint16_t' data-ref="1618Opcode" data-ref-filename="1618Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="485">485</th><td>    <b>return</b> <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col8 ref" href="#1618Opcode" title='Opcode' data-ref="1618Opcode" data-ref-filename="1618Opcode">Opcode</a>).<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a> &amp; <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::MIMG" title='llvm::SIInstrFlags::MIMG' data-ref="llvm::SIInstrFlags::MIMG" data-ref-filename="llvm..SIInstrFlags..MIMG">MIMG</a>;</td></tr>
<tr><th id="486">486</th><td>  }</td></tr>
<tr><th id="487">487</th><td></td></tr>
<tr><th id="488">488</th><td>  <em>static</em> <em>bool</em> <dfn class="decl def fn" id="_ZN4llvm11SIInstrInfo9isGather4ERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isGather4' data-ref="_ZN4llvm11SIInstrInfo9isGather4ERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo9isGather4ERKNS_12MachineInstrE">isGather4</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="1619MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1619MI" data-ref-filename="1619MI">MI</dfn>) {</td></tr>
<tr><th id="489">489</th><td>    <b>return</b> <a class="local col9 ref" href="#1619MI" title='MI' data-ref="1619MI" data-ref-filename="1619MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a> &amp; <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::Gather4" title='llvm::SIInstrFlags::Gather4' data-ref="llvm::SIInstrFlags::Gather4" data-ref-filename="llvm..SIInstrFlags..Gather4">Gather4</a>;</td></tr>
<tr><th id="490">490</th><td>  }</td></tr>
<tr><th id="491">491</th><td></td></tr>
<tr><th id="492">492</th><td>  <em>bool</em> <dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo9isGather4Et" title='llvm::SIInstrInfo::isGather4' data-ref="_ZNK4llvm11SIInstrInfo9isGather4Et" data-ref-filename="_ZNK4llvm11SIInstrInfo9isGather4Et">isGather4</dfn>(<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col0 decl" id="1620Opcode" title='Opcode' data-type='uint16_t' data-ref="1620Opcode" data-ref-filename="1620Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="493">493</th><td>    <b>return</b> <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col0 ref" href="#1620Opcode" title='Opcode' data-ref="1620Opcode" data-ref-filename="1620Opcode">Opcode</a>).<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a> &amp; <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::Gather4" title='llvm::SIInstrFlags::Gather4' data-ref="llvm::SIInstrFlags::Gather4" data-ref-filename="llvm..SIInstrFlags..Gather4">Gather4</a>;</td></tr>
<tr><th id="494">494</th><td>  }</td></tr>
<tr><th id="495">495</th><td></td></tr>
<tr><th id="496">496</th><td>  <em>static</em> <em>bool</em> <dfn class="decl def fn" id="_ZN4llvm11SIInstrInfo6isFLATERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isFLAT' data-ref="_ZN4llvm11SIInstrInfo6isFLATERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo6isFLATERKNS_12MachineInstrE">isFLAT</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="1621MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1621MI" data-ref-filename="1621MI">MI</dfn>) {</td></tr>
<tr><th id="497">497</th><td>    <b>return</b> <a class="local col1 ref" href="#1621MI" title='MI' data-ref="1621MI" data-ref-filename="1621MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a> &amp; <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::FLAT" title='llvm::SIInstrFlags::FLAT' data-ref="llvm::SIInstrFlags::FLAT" data-ref-filename="llvm..SIInstrFlags..FLAT">FLAT</a>;</td></tr>
<tr><th id="498">498</th><td>  }</td></tr>
<tr><th id="499">499</th><td></td></tr>
<tr><th id="500">500</th><td>  <i>// Is a FLAT encoded instruction which accesses a specific segment,</i></td></tr>
<tr><th id="501">501</th><td><i>  // i.e. global_* or scratch_*.</i></td></tr>
<tr><th id="502">502</th><td>  <em>static</em> <em>bool</em> <dfn class="decl def fn" id="_ZN4llvm11SIInstrInfo21isSegmentSpecificFLATERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isSegmentSpecificFLAT' data-ref="_ZN4llvm11SIInstrInfo21isSegmentSpecificFLATERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo21isSegmentSpecificFLATERKNS_12MachineInstrE">isSegmentSpecificFLAT</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="1622MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1622MI" data-ref-filename="1622MI">MI</dfn>) {</td></tr>
<tr><th id="503">503</th><td>    <em>auto</em> <dfn class="local col3 decl" id="1623Flags" title='Flags' data-type='unsigned long' data-ref="1623Flags" data-ref-filename="1623Flags">Flags</dfn> = <a class="local col2 ref" href="#1622MI" title='MI' data-ref="1622MI" data-ref-filename="1622MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a>;</td></tr>
<tr><th id="504">504</th><td>    <b>return</b> <a class="local col3 ref" href="#1623Flags" title='Flags' data-ref="1623Flags" data-ref-filename="1623Flags">Flags</a> &amp; (<span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::IsFlatGlobal" title='llvm::SIInstrFlags::IsFlatGlobal' data-ref="llvm::SIInstrFlags::IsFlatGlobal" data-ref-filename="llvm..SIInstrFlags..IsFlatGlobal">IsFlatGlobal</a> | <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::IsFlatScratch" title='llvm::SIInstrFlags::IsFlatScratch' data-ref="llvm::SIInstrFlags::IsFlatScratch" data-ref-filename="llvm..SIInstrFlags..IsFlatScratch">IsFlatScratch</a>);</td></tr>
<tr><th id="505">505</th><td>  }</td></tr>
<tr><th id="506">506</th><td></td></tr>
<tr><th id="507">507</th><td>  <em>bool</em> <dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo21isSegmentSpecificFLATEt" title='llvm::SIInstrInfo::isSegmentSpecificFLAT' data-ref="_ZNK4llvm11SIInstrInfo21isSegmentSpecificFLATEt" data-ref-filename="_ZNK4llvm11SIInstrInfo21isSegmentSpecificFLATEt">isSegmentSpecificFLAT</dfn>(<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col4 decl" id="1624Opcode" title='Opcode' data-type='uint16_t' data-ref="1624Opcode" data-ref-filename="1624Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="508">508</th><td>    <em>auto</em> <dfn class="local col5 decl" id="1625Flags" title='Flags' data-type='unsigned long' data-ref="1625Flags" data-ref-filename="1625Flags">Flags</dfn> = <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col4 ref" href="#1624Opcode" title='Opcode' data-ref="1624Opcode" data-ref-filename="1624Opcode">Opcode</a>).<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a>;</td></tr>
<tr><th id="509">509</th><td>    <b>return</b> <a class="local col5 ref" href="#1625Flags" title='Flags' data-ref="1625Flags" data-ref-filename="1625Flags">Flags</a> &amp; (<span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::IsFlatGlobal" title='llvm::SIInstrFlags::IsFlatGlobal' data-ref="llvm::SIInstrFlags::IsFlatGlobal" data-ref-filename="llvm..SIInstrFlags..IsFlatGlobal">IsFlatGlobal</a> | <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::IsFlatScratch" title='llvm::SIInstrFlags::IsFlatScratch' data-ref="llvm::SIInstrFlags::IsFlatScratch" data-ref-filename="llvm..SIInstrFlags..IsFlatScratch">IsFlatScratch</a>);</td></tr>
<tr><th id="510">510</th><td>  }</td></tr>
<tr><th id="511">511</th><td></td></tr>
<tr><th id="512">512</th><td>  <em>static</em> <em>bool</em> <dfn class="decl def fn" id="_ZN4llvm11SIInstrInfo12isFLATGlobalERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isFLATGlobal' data-ref="_ZN4llvm11SIInstrInfo12isFLATGlobalERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo12isFLATGlobalERKNS_12MachineInstrE">isFLATGlobal</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="1626MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1626MI" data-ref-filename="1626MI">MI</dfn>) {</td></tr>
<tr><th id="513">513</th><td>    <b>return</b> <a class="local col6 ref" href="#1626MI" title='MI' data-ref="1626MI" data-ref-filename="1626MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a> &amp; <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::IsFlatGlobal" title='llvm::SIInstrFlags::IsFlatGlobal' data-ref="llvm::SIInstrFlags::IsFlatGlobal" data-ref-filename="llvm..SIInstrFlags..IsFlatGlobal">IsFlatGlobal</a>;</td></tr>
<tr><th id="514">514</th><td>  }</td></tr>
<tr><th id="515">515</th><td></td></tr>
<tr><th id="516">516</th><td>  <em>bool</em> <dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo12isFLATGlobalEt" title='llvm::SIInstrInfo::isFLATGlobal' data-ref="_ZNK4llvm11SIInstrInfo12isFLATGlobalEt" data-ref-filename="_ZNK4llvm11SIInstrInfo12isFLATGlobalEt">isFLATGlobal</dfn>(<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col7 decl" id="1627Opcode" title='Opcode' data-type='uint16_t' data-ref="1627Opcode" data-ref-filename="1627Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="517">517</th><td>    <b>return</b> <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col7 ref" href="#1627Opcode" title='Opcode' data-ref="1627Opcode" data-ref-filename="1627Opcode">Opcode</a>).<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a> &amp; <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::IsFlatGlobal" title='llvm::SIInstrFlags::IsFlatGlobal' data-ref="llvm::SIInstrFlags::IsFlatGlobal" data-ref-filename="llvm..SIInstrFlags..IsFlatGlobal">IsFlatGlobal</a>;</td></tr>
<tr><th id="518">518</th><td>  }</td></tr>
<tr><th id="519">519</th><td></td></tr>
<tr><th id="520">520</th><td>  <em>static</em> <em>bool</em> <dfn class="decl def fn" id="_ZN4llvm11SIInstrInfo13isFLATScratchERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isFLATScratch' data-ref="_ZN4llvm11SIInstrInfo13isFLATScratchERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo13isFLATScratchERKNS_12MachineInstrE">isFLATScratch</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="1628MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1628MI" data-ref-filename="1628MI">MI</dfn>) {</td></tr>
<tr><th id="521">521</th><td>    <b>return</b> <a class="local col8 ref" href="#1628MI" title='MI' data-ref="1628MI" data-ref-filename="1628MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a> &amp; <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::IsFlatScratch" title='llvm::SIInstrFlags::IsFlatScratch' data-ref="llvm::SIInstrFlags::IsFlatScratch" data-ref-filename="llvm..SIInstrFlags..IsFlatScratch">IsFlatScratch</a>;</td></tr>
<tr><th id="522">522</th><td>  }</td></tr>
<tr><th id="523">523</th><td></td></tr>
<tr><th id="524">524</th><td>  <em>bool</em> <dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo13isFLATScratchEt" title='llvm::SIInstrInfo::isFLATScratch' data-ref="_ZNK4llvm11SIInstrInfo13isFLATScratchEt" data-ref-filename="_ZNK4llvm11SIInstrInfo13isFLATScratchEt">isFLATScratch</dfn>(<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col9 decl" id="1629Opcode" title='Opcode' data-type='uint16_t' data-ref="1629Opcode" data-ref-filename="1629Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="525">525</th><td>    <b>return</b> <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col9 ref" href="#1629Opcode" title='Opcode' data-ref="1629Opcode" data-ref-filename="1629Opcode">Opcode</a>).<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a> &amp; <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::IsFlatScratch" title='llvm::SIInstrFlags::IsFlatScratch' data-ref="llvm::SIInstrFlags::IsFlatScratch" data-ref-filename="llvm..SIInstrFlags..IsFlatScratch">IsFlatScratch</a>;</td></tr>
<tr><th id="526">526</th><td>  }</td></tr>
<tr><th id="527">527</th><td></td></tr>
<tr><th id="528">528</th><td>  <i>// Any FLAT encoded instruction, including global_* and scratch_*.</i></td></tr>
<tr><th id="529">529</th><td>  <em>bool</em> <dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo6isFLATEt" title='llvm::SIInstrInfo::isFLAT' data-ref="_ZNK4llvm11SIInstrInfo6isFLATEt" data-ref-filename="_ZNK4llvm11SIInstrInfo6isFLATEt">isFLAT</dfn>(<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col0 decl" id="1630Opcode" title='Opcode' data-type='uint16_t' data-ref="1630Opcode" data-ref-filename="1630Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="530">530</th><td>    <b>return</b> <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col0 ref" href="#1630Opcode" title='Opcode' data-ref="1630Opcode" data-ref-filename="1630Opcode">Opcode</a>).<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a> &amp; <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::FLAT" title='llvm::SIInstrFlags::FLAT' data-ref="llvm::SIInstrFlags::FLAT" data-ref-filename="llvm..SIInstrFlags..FLAT">FLAT</a>;</td></tr>
<tr><th id="531">531</th><td>  }</td></tr>
<tr><th id="532">532</th><td></td></tr>
<tr><th id="533">533</th><td>  <em>static</em> <em>bool</em> <dfn class="decl def fn" id="_ZN4llvm11SIInstrInfo5isEXPERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isEXP' data-ref="_ZN4llvm11SIInstrInfo5isEXPERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo5isEXPERKNS_12MachineInstrE">isEXP</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="1631MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1631MI" data-ref-filename="1631MI">MI</dfn>) {</td></tr>
<tr><th id="534">534</th><td>    <b>return</b> <a class="local col1 ref" href="#1631MI" title='MI' data-ref="1631MI" data-ref-filename="1631MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a> &amp; <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::EXP" title='llvm::SIInstrFlags::EXP' data-ref="llvm::SIInstrFlags::EXP" data-ref-filename="llvm..SIInstrFlags..EXP">EXP</a>;</td></tr>
<tr><th id="535">535</th><td>  }</td></tr>
<tr><th id="536">536</th><td></td></tr>
<tr><th id="537">537</th><td>  <em>bool</em> <dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo5isEXPEt" title='llvm::SIInstrInfo::isEXP' data-ref="_ZNK4llvm11SIInstrInfo5isEXPEt" data-ref-filename="_ZNK4llvm11SIInstrInfo5isEXPEt">isEXP</dfn>(<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col2 decl" id="1632Opcode" title='Opcode' data-type='uint16_t' data-ref="1632Opcode" data-ref-filename="1632Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="538">538</th><td>    <b>return</b> <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col2 ref" href="#1632Opcode" title='Opcode' data-ref="1632Opcode" data-ref-filename="1632Opcode">Opcode</a>).<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a> &amp; <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::EXP" title='llvm::SIInstrFlags::EXP' data-ref="llvm::SIInstrFlags::EXP" data-ref-filename="llvm..SIInstrFlags..EXP">EXP</a>;</td></tr>
<tr><th id="539">539</th><td>  }</td></tr>
<tr><th id="540">540</th><td></td></tr>
<tr><th id="541">541</th><td>  <em>static</em> <em>bool</em> <dfn class="decl def fn" id="_ZN4llvm11SIInstrInfo5isWQMERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isWQM' data-ref="_ZN4llvm11SIInstrInfo5isWQMERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo5isWQMERKNS_12MachineInstrE">isWQM</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="1633MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1633MI" data-ref-filename="1633MI">MI</dfn>) {</td></tr>
<tr><th id="542">542</th><td>    <b>return</b> <a class="local col3 ref" href="#1633MI" title='MI' data-ref="1633MI" data-ref-filename="1633MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a> &amp; <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::WQM" title='llvm::SIInstrFlags::WQM' data-ref="llvm::SIInstrFlags::WQM" data-ref-filename="llvm..SIInstrFlags..WQM">WQM</a>;</td></tr>
<tr><th id="543">543</th><td>  }</td></tr>
<tr><th id="544">544</th><td></td></tr>
<tr><th id="545">545</th><td>  <em>bool</em> <dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo5isWQMEt" title='llvm::SIInstrInfo::isWQM' data-ref="_ZNK4llvm11SIInstrInfo5isWQMEt" data-ref-filename="_ZNK4llvm11SIInstrInfo5isWQMEt">isWQM</dfn>(<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col4 decl" id="1634Opcode" title='Opcode' data-type='uint16_t' data-ref="1634Opcode" data-ref-filename="1634Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="546">546</th><td>    <b>return</b> <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col4 ref" href="#1634Opcode" title='Opcode' data-ref="1634Opcode" data-ref-filename="1634Opcode">Opcode</a>).<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a> &amp; <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::WQM" title='llvm::SIInstrFlags::WQM' data-ref="llvm::SIInstrFlags::WQM" data-ref-filename="llvm..SIInstrFlags..WQM">WQM</a>;</td></tr>
<tr><th id="547">547</th><td>  }</td></tr>
<tr><th id="548">548</th><td></td></tr>
<tr><th id="549">549</th><td>  <em>static</em> <em>bool</em> <dfn class="decl def fn" id="_ZN4llvm11SIInstrInfo12isDisableWQMERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isDisableWQM' data-ref="_ZN4llvm11SIInstrInfo12isDisableWQMERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo12isDisableWQMERKNS_12MachineInstrE">isDisableWQM</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="1635MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1635MI" data-ref-filename="1635MI">MI</dfn>) {</td></tr>
<tr><th id="550">550</th><td>    <b>return</b> <a class="local col5 ref" href="#1635MI" title='MI' data-ref="1635MI" data-ref-filename="1635MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a> &amp; <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::DisableWQM" title='llvm::SIInstrFlags::DisableWQM' data-ref="llvm::SIInstrFlags::DisableWQM" data-ref-filename="llvm..SIInstrFlags..DisableWQM">DisableWQM</a>;</td></tr>
<tr><th id="551">551</th><td>  }</td></tr>
<tr><th id="552">552</th><td></td></tr>
<tr><th id="553">553</th><td>  <em>bool</em> <dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo12isDisableWQMEt" title='llvm::SIInstrInfo::isDisableWQM' data-ref="_ZNK4llvm11SIInstrInfo12isDisableWQMEt" data-ref-filename="_ZNK4llvm11SIInstrInfo12isDisableWQMEt">isDisableWQM</dfn>(<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col6 decl" id="1636Opcode" title='Opcode' data-type='uint16_t' data-ref="1636Opcode" data-ref-filename="1636Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="554">554</th><td>    <b>return</b> <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col6 ref" href="#1636Opcode" title='Opcode' data-ref="1636Opcode" data-ref-filename="1636Opcode">Opcode</a>).<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a> &amp; <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::DisableWQM" title='llvm::SIInstrFlags::DisableWQM' data-ref="llvm::SIInstrFlags::DisableWQM" data-ref-filename="llvm..SIInstrFlags..DisableWQM">DisableWQM</a>;</td></tr>
<tr><th id="555">555</th><td>  }</td></tr>
<tr><th id="556">556</th><td></td></tr>
<tr><th id="557">557</th><td>  <em>static</em> <em>bool</em> <dfn class="decl def fn" id="_ZN4llvm11SIInstrInfo11isVGPRSpillERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isVGPRSpill' data-ref="_ZN4llvm11SIInstrInfo11isVGPRSpillERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo11isVGPRSpillERKNS_12MachineInstrE">isVGPRSpill</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="1637MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1637MI" data-ref-filename="1637MI">MI</dfn>) {</td></tr>
<tr><th id="558">558</th><td>    <b>return</b> <a class="local col7 ref" href="#1637MI" title='MI' data-ref="1637MI" data-ref-filename="1637MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a> &amp; <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::VGPRSpill" title='llvm::SIInstrFlags::VGPRSpill' data-ref="llvm::SIInstrFlags::VGPRSpill" data-ref-filename="llvm..SIInstrFlags..VGPRSpill">VGPRSpill</a>;</td></tr>
<tr><th id="559">559</th><td>  }</td></tr>
<tr><th id="560">560</th><td></td></tr>
<tr><th id="561">561</th><td>  <em>bool</em> <dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo11isVGPRSpillEt" title='llvm::SIInstrInfo::isVGPRSpill' data-ref="_ZNK4llvm11SIInstrInfo11isVGPRSpillEt" data-ref-filename="_ZNK4llvm11SIInstrInfo11isVGPRSpillEt">isVGPRSpill</dfn>(<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col8 decl" id="1638Opcode" title='Opcode' data-type='uint16_t' data-ref="1638Opcode" data-ref-filename="1638Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="562">562</th><td>    <b>return</b> <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col8 ref" href="#1638Opcode" title='Opcode' data-ref="1638Opcode" data-ref-filename="1638Opcode">Opcode</a>).<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a> &amp; <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::VGPRSpill" title='llvm::SIInstrFlags::VGPRSpill' data-ref="llvm::SIInstrFlags::VGPRSpill" data-ref-filename="llvm..SIInstrFlags..VGPRSpill">VGPRSpill</a>;</td></tr>
<tr><th id="563">563</th><td>  }</td></tr>
<tr><th id="564">564</th><td></td></tr>
<tr><th id="565">565</th><td>  <em>static</em> <em>bool</em> <dfn class="decl def fn" id="_ZN4llvm11SIInstrInfo11isSGPRSpillERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isSGPRSpill' data-ref="_ZN4llvm11SIInstrInfo11isSGPRSpillERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo11isSGPRSpillERKNS_12MachineInstrE">isSGPRSpill</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="1639MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1639MI" data-ref-filename="1639MI">MI</dfn>) {</td></tr>
<tr><th id="566">566</th><td>    <b>return</b> <a class="local col9 ref" href="#1639MI" title='MI' data-ref="1639MI" data-ref-filename="1639MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a> &amp; <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::SGPRSpill" title='llvm::SIInstrFlags::SGPRSpill' data-ref="llvm::SIInstrFlags::SGPRSpill" data-ref-filename="llvm..SIInstrFlags..SGPRSpill">SGPRSpill</a>;</td></tr>
<tr><th id="567">567</th><td>  }</td></tr>
<tr><th id="568">568</th><td></td></tr>
<tr><th id="569">569</th><td>  <em>bool</em> <dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo11isSGPRSpillEt" title='llvm::SIInstrInfo::isSGPRSpill' data-ref="_ZNK4llvm11SIInstrInfo11isSGPRSpillEt" data-ref-filename="_ZNK4llvm11SIInstrInfo11isSGPRSpillEt">isSGPRSpill</dfn>(<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col0 decl" id="1640Opcode" title='Opcode' data-type='uint16_t' data-ref="1640Opcode" data-ref-filename="1640Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="570">570</th><td>    <b>return</b> <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col0 ref" href="#1640Opcode" title='Opcode' data-ref="1640Opcode" data-ref-filename="1640Opcode">Opcode</a>).<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a> &amp; <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::SGPRSpill" title='llvm::SIInstrFlags::SGPRSpill' data-ref="llvm::SIInstrFlags::SGPRSpill" data-ref-filename="llvm..SIInstrFlags..SGPRSpill">SGPRSpill</a>;</td></tr>
<tr><th id="571">571</th><td>  }</td></tr>
<tr><th id="572">572</th><td></td></tr>
<tr><th id="573">573</th><td>  <em>static</em> <em>bool</em> <dfn class="decl def fn" id="_ZN4llvm11SIInstrInfo5isDPPERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isDPP' data-ref="_ZN4llvm11SIInstrInfo5isDPPERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo5isDPPERKNS_12MachineInstrE">isDPP</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="1641MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1641MI" data-ref-filename="1641MI">MI</dfn>) {</td></tr>
<tr><th id="574">574</th><td>    <b>return</b> <a class="local col1 ref" href="#1641MI" title='MI' data-ref="1641MI" data-ref-filename="1641MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a> &amp; <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::DPP" title='llvm::SIInstrFlags::DPP' data-ref="llvm::SIInstrFlags::DPP" data-ref-filename="llvm..SIInstrFlags..DPP">DPP</a>;</td></tr>
<tr><th id="575">575</th><td>  }</td></tr>
<tr><th id="576">576</th><td></td></tr>
<tr><th id="577">577</th><td>  <em>bool</em> <dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo5isDPPEt" title='llvm::SIInstrInfo::isDPP' data-ref="_ZNK4llvm11SIInstrInfo5isDPPEt" data-ref-filename="_ZNK4llvm11SIInstrInfo5isDPPEt">isDPP</dfn>(<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col2 decl" id="1642Opcode" title='Opcode' data-type='uint16_t' data-ref="1642Opcode" data-ref-filename="1642Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="578">578</th><td>    <b>return</b> <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col2 ref" href="#1642Opcode" title='Opcode' data-ref="1642Opcode" data-ref-filename="1642Opcode">Opcode</a>).<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a> &amp; <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::DPP" title='llvm::SIInstrFlags::DPP' data-ref="llvm::SIInstrFlags::DPP" data-ref-filename="llvm..SIInstrFlags..DPP">DPP</a>;</td></tr>
<tr><th id="579">579</th><td>  }</td></tr>
<tr><th id="580">580</th><td></td></tr>
<tr><th id="581">581</th><td>  <em>static</em> <em>bool</em> <dfn class="decl def fn" id="_ZN4llvm11SIInstrInfo7isTRANSERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isTRANS' data-ref="_ZN4llvm11SIInstrInfo7isTRANSERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo7isTRANSERKNS_12MachineInstrE">isTRANS</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="1643MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1643MI" data-ref-filename="1643MI">MI</dfn>) {</td></tr>
<tr><th id="582">582</th><td>    <b>return</b> <a class="local col3 ref" href="#1643MI" title='MI' data-ref="1643MI" data-ref-filename="1643MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a> &amp; <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::TRANS" title='llvm::SIInstrFlags::TRANS' data-ref="llvm::SIInstrFlags::TRANS" data-ref-filename="llvm..SIInstrFlags..TRANS">TRANS</a>;</td></tr>
<tr><th id="583">583</th><td>  }</td></tr>
<tr><th id="584">584</th><td></td></tr>
<tr><th id="585">585</th><td>  <em>bool</em> <dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo7isTRANSEt" title='llvm::SIInstrInfo::isTRANS' data-ref="_ZNK4llvm11SIInstrInfo7isTRANSEt" data-ref-filename="_ZNK4llvm11SIInstrInfo7isTRANSEt">isTRANS</dfn>(<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col4 decl" id="1644Opcode" title='Opcode' data-type='uint16_t' data-ref="1644Opcode" data-ref-filename="1644Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="586">586</th><td>    <b>return</b> <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col4 ref" href="#1644Opcode" title='Opcode' data-ref="1644Opcode" data-ref-filename="1644Opcode">Opcode</a>).<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a> &amp; <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::TRANS" title='llvm::SIInstrFlags::TRANS' data-ref="llvm::SIInstrFlags::TRANS" data-ref-filename="llvm..SIInstrFlags..TRANS">TRANS</a>;</td></tr>
<tr><th id="587">587</th><td>  }</td></tr>
<tr><th id="588">588</th><td></td></tr>
<tr><th id="589">589</th><td>  <em>static</em> <em>bool</em> <dfn class="decl def fn" id="_ZN4llvm11SIInstrInfo7isVOP3PERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isVOP3P' data-ref="_ZN4llvm11SIInstrInfo7isVOP3PERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo7isVOP3PERKNS_12MachineInstrE">isVOP3P</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="1645MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1645MI" data-ref-filename="1645MI">MI</dfn>) {</td></tr>
<tr><th id="590">590</th><td>    <b>return</b> <a class="local col5 ref" href="#1645MI" title='MI' data-ref="1645MI" data-ref-filename="1645MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a> &amp; <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::VOP3P" title='llvm::SIInstrFlags::VOP3P' data-ref="llvm::SIInstrFlags::VOP3P" data-ref-filename="llvm..SIInstrFlags..VOP3P">VOP3P</a>;</td></tr>
<tr><th id="591">591</th><td>  }</td></tr>
<tr><th id="592">592</th><td></td></tr>
<tr><th id="593">593</th><td>  <em>bool</em> <dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo7isVOP3PEt" title='llvm::SIInstrInfo::isVOP3P' data-ref="_ZNK4llvm11SIInstrInfo7isVOP3PEt" data-ref-filename="_ZNK4llvm11SIInstrInfo7isVOP3PEt">isVOP3P</dfn>(<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col6 decl" id="1646Opcode" title='Opcode' data-type='uint16_t' data-ref="1646Opcode" data-ref-filename="1646Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="594">594</th><td>    <b>return</b> <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col6 ref" href="#1646Opcode" title='Opcode' data-ref="1646Opcode" data-ref-filename="1646Opcode">Opcode</a>).<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a> &amp; <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::VOP3P" title='llvm::SIInstrFlags::VOP3P' data-ref="llvm::SIInstrFlags::VOP3P" data-ref-filename="llvm..SIInstrFlags..VOP3P">VOP3P</a>;</td></tr>
<tr><th id="595">595</th><td>  }</td></tr>
<tr><th id="596">596</th><td></td></tr>
<tr><th id="597">597</th><td>  <em>static</em> <em>bool</em> <dfn class="decl def fn" id="_ZN4llvm11SIInstrInfo8isVINTRPERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isVINTRP' data-ref="_ZN4llvm11SIInstrInfo8isVINTRPERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo8isVINTRPERKNS_12MachineInstrE">isVINTRP</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="1647MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1647MI" data-ref-filename="1647MI">MI</dfn>) {</td></tr>
<tr><th id="598">598</th><td>    <b>return</b> <a class="local col7 ref" href="#1647MI" title='MI' data-ref="1647MI" data-ref-filename="1647MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a> &amp; <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::VINTRP" title='llvm::SIInstrFlags::VINTRP' data-ref="llvm::SIInstrFlags::VINTRP" data-ref-filename="llvm..SIInstrFlags..VINTRP">VINTRP</a>;</td></tr>
<tr><th id="599">599</th><td>  }</td></tr>
<tr><th id="600">600</th><td></td></tr>
<tr><th id="601">601</th><td>  <em>bool</em> <dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo8isVINTRPEt" title='llvm::SIInstrInfo::isVINTRP' data-ref="_ZNK4llvm11SIInstrInfo8isVINTRPEt" data-ref-filename="_ZNK4llvm11SIInstrInfo8isVINTRPEt">isVINTRP</dfn>(<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col8 decl" id="1648Opcode" title='Opcode' data-type='uint16_t' data-ref="1648Opcode" data-ref-filename="1648Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="602">602</th><td>    <b>return</b> <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col8 ref" href="#1648Opcode" title='Opcode' data-ref="1648Opcode" data-ref-filename="1648Opcode">Opcode</a>).<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a> &amp; <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::VINTRP" title='llvm::SIInstrFlags::VINTRP' data-ref="llvm::SIInstrFlags::VINTRP" data-ref-filename="llvm..SIInstrFlags..VINTRP">VINTRP</a>;</td></tr>
<tr><th id="603">603</th><td>  }</td></tr>
<tr><th id="604">604</th><td></td></tr>
<tr><th id="605">605</th><td>  <em>static</em> <em>bool</em> <dfn class="decl def fn" id="_ZN4llvm11SIInstrInfo5isMAIERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isMAI' data-ref="_ZN4llvm11SIInstrInfo5isMAIERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo5isMAIERKNS_12MachineInstrE">isMAI</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="1649MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1649MI" data-ref-filename="1649MI">MI</dfn>) {</td></tr>
<tr><th id="606">606</th><td>    <b>return</b> <a class="local col9 ref" href="#1649MI" title='MI' data-ref="1649MI" data-ref-filename="1649MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a> &amp; <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::IsMAI" title='llvm::SIInstrFlags::IsMAI' data-ref="llvm::SIInstrFlags::IsMAI" data-ref-filename="llvm..SIInstrFlags..IsMAI">IsMAI</a>;</td></tr>
<tr><th id="607">607</th><td>  }</td></tr>
<tr><th id="608">608</th><td></td></tr>
<tr><th id="609">609</th><td>  <em>bool</em> <dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo5isMAIEt" title='llvm::SIInstrInfo::isMAI' data-ref="_ZNK4llvm11SIInstrInfo5isMAIEt" data-ref-filename="_ZNK4llvm11SIInstrInfo5isMAIEt">isMAI</dfn>(<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col0 decl" id="1650Opcode" title='Opcode' data-type='uint16_t' data-ref="1650Opcode" data-ref-filename="1650Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="610">610</th><td>    <b>return</b> <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col0 ref" href="#1650Opcode" title='Opcode' data-ref="1650Opcode" data-ref-filename="1650Opcode">Opcode</a>).<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a> &amp; <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::IsMAI" title='llvm::SIInstrFlags::IsMAI' data-ref="llvm::SIInstrFlags::IsMAI" data-ref-filename="llvm..SIInstrFlags..IsMAI">IsMAI</a>;</td></tr>
<tr><th id="611">611</th><td>  }</td></tr>
<tr><th id="612">612</th><td></td></tr>
<tr><th id="613">613</th><td>  <em>static</em> <em>bool</em> <dfn class="decl def fn" id="_ZN4llvm11SIInstrInfo5isDOTERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isDOT' data-ref="_ZN4llvm11SIInstrInfo5isDOTERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo5isDOTERKNS_12MachineInstrE">isDOT</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="1651MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1651MI" data-ref-filename="1651MI">MI</dfn>) {</td></tr>
<tr><th id="614">614</th><td>    <b>return</b> <a class="local col1 ref" href="#1651MI" title='MI' data-ref="1651MI" data-ref-filename="1651MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a> &amp; <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::IsDOT" title='llvm::SIInstrFlags::IsDOT' data-ref="llvm::SIInstrFlags::IsDOT" data-ref-filename="llvm..SIInstrFlags..IsDOT">IsDOT</a>;</td></tr>
<tr><th id="615">615</th><td>  }</td></tr>
<tr><th id="616">616</th><td></td></tr>
<tr><th id="617">617</th><td>  <em>bool</em> <dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo5isDOTEt" title='llvm::SIInstrInfo::isDOT' data-ref="_ZNK4llvm11SIInstrInfo5isDOTEt" data-ref-filename="_ZNK4llvm11SIInstrInfo5isDOTEt">isDOT</dfn>(<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col2 decl" id="1652Opcode" title='Opcode' data-type='uint16_t' data-ref="1652Opcode" data-ref-filename="1652Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="618">618</th><td>    <b>return</b> <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col2 ref" href="#1652Opcode" title='Opcode' data-ref="1652Opcode" data-ref-filename="1652Opcode">Opcode</a>).<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a> &amp; <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::IsDOT" title='llvm::SIInstrFlags::IsDOT' data-ref="llvm::SIInstrFlags::IsDOT" data-ref-filename="llvm..SIInstrFlags..IsDOT">IsDOT</a>;</td></tr>
<tr><th id="619">619</th><td>  }</td></tr>
<tr><th id="620">620</th><td></td></tr>
<tr><th id="621">621</th><td>  <em>static</em> <em>bool</em> <dfn class="decl def fn" id="_ZN4llvm11SIInstrInfo12isScalarUnitERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isScalarUnit' data-ref="_ZN4llvm11SIInstrInfo12isScalarUnitERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo12isScalarUnitERKNS_12MachineInstrE">isScalarUnit</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="1653MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1653MI" data-ref-filename="1653MI">MI</dfn>) {</td></tr>
<tr><th id="622">622</th><td>    <b>return</b> <a class="local col3 ref" href="#1653MI" title='MI' data-ref="1653MI" data-ref-filename="1653MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a> &amp; (<span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::SALU" title='llvm::SIInstrFlags::SALU' data-ref="llvm::SIInstrFlags::SALU" data-ref-filename="llvm..SIInstrFlags..SALU">SALU</a> | <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::SMRD" title='llvm::SIInstrFlags::SMRD' data-ref="llvm::SIInstrFlags::SMRD" data-ref-filename="llvm..SIInstrFlags..SMRD">SMRD</a>);</td></tr>
<tr><th id="623">623</th><td>  }</td></tr>
<tr><th id="624">624</th><td></td></tr>
<tr><th id="625">625</th><td>  <em>static</em> <em>bool</em> <dfn class="decl def fn" id="_ZN4llvm11SIInstrInfo10usesVM_CNTERKNS_12MachineInstrE" title='llvm::SIInstrInfo::usesVM_CNT' data-ref="_ZN4llvm11SIInstrInfo10usesVM_CNTERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo10usesVM_CNTERKNS_12MachineInstrE">usesVM_CNT</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="1654MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1654MI" data-ref-filename="1654MI">MI</dfn>) {</td></tr>
<tr><th id="626">626</th><td>    <b>return</b> <a class="local col4 ref" href="#1654MI" title='MI' data-ref="1654MI" data-ref-filename="1654MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a> &amp; <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::VM_CNT" title='llvm::SIInstrFlags::VM_CNT' data-ref="llvm::SIInstrFlags::VM_CNT" data-ref-filename="llvm..SIInstrFlags..VM_CNT">VM_CNT</a>;</td></tr>
<tr><th id="627">627</th><td>  }</td></tr>
<tr><th id="628">628</th><td></td></tr>
<tr><th id="629">629</th><td>  <em>static</em> <em>bool</em> <dfn class="decl def fn" id="_ZN4llvm11SIInstrInfo12usesLGKM_CNTERKNS_12MachineInstrE" title='llvm::SIInstrInfo::usesLGKM_CNT' data-ref="_ZN4llvm11SIInstrInfo12usesLGKM_CNTERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo12usesLGKM_CNTERKNS_12MachineInstrE">usesLGKM_CNT</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="1655MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1655MI" data-ref-filename="1655MI">MI</dfn>) {</td></tr>
<tr><th id="630">630</th><td>    <b>return</b> <a class="local col5 ref" href="#1655MI" title='MI' data-ref="1655MI" data-ref-filename="1655MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a> &amp; <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::LGKM_CNT" title='llvm::SIInstrFlags::LGKM_CNT' data-ref="llvm::SIInstrFlags::LGKM_CNT" data-ref-filename="llvm..SIInstrFlags..LGKM_CNT">LGKM_CNT</a>;</td></tr>
<tr><th id="631">631</th><td>  }</td></tr>
<tr><th id="632">632</th><td></td></tr>
<tr><th id="633">633</th><td>  <em>static</em> <em>bool</em> <dfn class="decl def fn" id="_ZN4llvm11SIInstrInfo10sopkIsZextERKNS_12MachineInstrE" title='llvm::SIInstrInfo::sopkIsZext' data-ref="_ZN4llvm11SIInstrInfo10sopkIsZextERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo10sopkIsZextERKNS_12MachineInstrE">sopkIsZext</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="1656MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1656MI" data-ref-filename="1656MI">MI</dfn>) {</td></tr>
<tr><th id="634">634</th><td>    <b>return</b> <a class="local col6 ref" href="#1656MI" title='MI' data-ref="1656MI" data-ref-filename="1656MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a> &amp; <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::SOPK_ZEXT" title='llvm::SIInstrFlags::SOPK_ZEXT' data-ref="llvm::SIInstrFlags::SOPK_ZEXT" data-ref-filename="llvm..SIInstrFlags..SOPK_ZEXT">SOPK_ZEXT</a>;</td></tr>
<tr><th id="635">635</th><td>  }</td></tr>
<tr><th id="636">636</th><td></td></tr>
<tr><th id="637">637</th><td>  <em>bool</em> <dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo10sopkIsZextEt" title='llvm::SIInstrInfo::sopkIsZext' data-ref="_ZNK4llvm11SIInstrInfo10sopkIsZextEt" data-ref-filename="_ZNK4llvm11SIInstrInfo10sopkIsZextEt">sopkIsZext</dfn>(<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col7 decl" id="1657Opcode" title='Opcode' data-type='uint16_t' data-ref="1657Opcode" data-ref-filename="1657Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="638">638</th><td>    <b>return</b> <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col7 ref" href="#1657Opcode" title='Opcode' data-ref="1657Opcode" data-ref-filename="1657Opcode">Opcode</a>).<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a> &amp; <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::SOPK_ZEXT" title='llvm::SIInstrFlags::SOPK_ZEXT' data-ref="llvm::SIInstrFlags::SOPK_ZEXT" data-ref-filename="llvm..SIInstrFlags..SOPK_ZEXT">SOPK_ZEXT</a>;</td></tr>
<tr><th id="639">639</th><td>  }</td></tr>
<tr><th id="640">640</th><td></td></tr>
<tr><th id="641">641</th><td>  <i class="doc">/// <span class="command">\returns</span> true if this is an s_store_dword* instruction. This is more</i></td></tr>
<tr><th id="642">642</th><td><i class="doc">  /// specific than than isSMEM &amp;&amp; mayStore.</i></td></tr>
<tr><th id="643">643</th><td>  <em>static</em> <em>bool</em> <dfn class="decl def fn" id="_ZN4llvm11SIInstrInfo13isScalarStoreERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isScalarStore' data-ref="_ZN4llvm11SIInstrInfo13isScalarStoreERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo13isScalarStoreERKNS_12MachineInstrE">isScalarStore</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="1658MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1658MI" data-ref-filename="1658MI">MI</dfn>) {</td></tr>
<tr><th id="644">644</th><td>    <b>return</b> <a class="local col8 ref" href="#1658MI" title='MI' data-ref="1658MI" data-ref-filename="1658MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a> &amp; <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::SCALAR_STORE" title='llvm::SIInstrFlags::SCALAR_STORE' data-ref="llvm::SIInstrFlags::SCALAR_STORE" data-ref-filename="llvm..SIInstrFlags..SCALAR_STORE">SCALAR_STORE</a>;</td></tr>
<tr><th id="645">645</th><td>  }</td></tr>
<tr><th id="646">646</th><td></td></tr>
<tr><th id="647">647</th><td>  <em>bool</em> <dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo13isScalarStoreEt" title='llvm::SIInstrInfo::isScalarStore' data-ref="_ZNK4llvm11SIInstrInfo13isScalarStoreEt" data-ref-filename="_ZNK4llvm11SIInstrInfo13isScalarStoreEt">isScalarStore</dfn>(<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col9 decl" id="1659Opcode" title='Opcode' data-type='uint16_t' data-ref="1659Opcode" data-ref-filename="1659Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="648">648</th><td>    <b>return</b> <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col9 ref" href="#1659Opcode" title='Opcode' data-ref="1659Opcode" data-ref-filename="1659Opcode">Opcode</a>).<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a> &amp; <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::SCALAR_STORE" title='llvm::SIInstrFlags::SCALAR_STORE' data-ref="llvm::SIInstrFlags::SCALAR_STORE" data-ref-filename="llvm..SIInstrFlags..SCALAR_STORE">SCALAR_STORE</a>;</td></tr>
<tr><th id="649">649</th><td>  }</td></tr>
<tr><th id="650">650</th><td></td></tr>
<tr><th id="651">651</th><td>  <em>static</em> <em>bool</em> <dfn class="decl def fn" id="_ZN4llvm11SIInstrInfo11isFixedSizeERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isFixedSize' data-ref="_ZN4llvm11SIInstrInfo11isFixedSizeERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo11isFixedSizeERKNS_12MachineInstrE">isFixedSize</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="1660MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1660MI" data-ref-filename="1660MI">MI</dfn>) {</td></tr>
<tr><th id="652">652</th><td>    <b>return</b> <a class="local col0 ref" href="#1660MI" title='MI' data-ref="1660MI" data-ref-filename="1660MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a> &amp; <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::FIXED_SIZE" title='llvm::SIInstrFlags::FIXED_SIZE' data-ref="llvm::SIInstrFlags::FIXED_SIZE" data-ref-filename="llvm..SIInstrFlags..FIXED_SIZE">FIXED_SIZE</a>;</td></tr>
<tr><th id="653">653</th><td>  }</td></tr>
<tr><th id="654">654</th><td></td></tr>
<tr><th id="655">655</th><td>  <em>bool</em> <dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo11isFixedSizeEt" title='llvm::SIInstrInfo::isFixedSize' data-ref="_ZNK4llvm11SIInstrInfo11isFixedSizeEt" data-ref-filename="_ZNK4llvm11SIInstrInfo11isFixedSizeEt">isFixedSize</dfn>(<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col1 decl" id="1661Opcode" title='Opcode' data-type='uint16_t' data-ref="1661Opcode" data-ref-filename="1661Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="656">656</th><td>    <b>return</b> <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col1 ref" href="#1661Opcode" title='Opcode' data-ref="1661Opcode" data-ref-filename="1661Opcode">Opcode</a>).<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a> &amp; <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::FIXED_SIZE" title='llvm::SIInstrFlags::FIXED_SIZE' data-ref="llvm::SIInstrFlags::FIXED_SIZE" data-ref-filename="llvm..SIInstrFlags..FIXED_SIZE">FIXED_SIZE</a>;</td></tr>
<tr><th id="657">657</th><td>  }</td></tr>
<tr><th id="658">658</th><td></td></tr>
<tr><th id="659">659</th><td>  <em>static</em> <em>bool</em> <dfn class="decl def fn" id="_ZN4llvm11SIInstrInfo10hasFPClampERKNS_12MachineInstrE" title='llvm::SIInstrInfo::hasFPClamp' data-ref="_ZN4llvm11SIInstrInfo10hasFPClampERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo10hasFPClampERKNS_12MachineInstrE">hasFPClamp</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="1662MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1662MI" data-ref-filename="1662MI">MI</dfn>) {</td></tr>
<tr><th id="660">660</th><td>    <b>return</b> <a class="local col2 ref" href="#1662MI" title='MI' data-ref="1662MI" data-ref-filename="1662MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a> &amp; <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::FPClamp" title='llvm::SIInstrFlags::FPClamp' data-ref="llvm::SIInstrFlags::FPClamp" data-ref-filename="llvm..SIInstrFlags..FPClamp">FPClamp</a>;</td></tr>
<tr><th id="661">661</th><td>  }</td></tr>
<tr><th id="662">662</th><td></td></tr>
<tr><th id="663">663</th><td>  <em>bool</em> <dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo10hasFPClampEt" title='llvm::SIInstrInfo::hasFPClamp' data-ref="_ZNK4llvm11SIInstrInfo10hasFPClampEt" data-ref-filename="_ZNK4llvm11SIInstrInfo10hasFPClampEt">hasFPClamp</dfn>(<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col3 decl" id="1663Opcode" title='Opcode' data-type='uint16_t' data-ref="1663Opcode" data-ref-filename="1663Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="664">664</th><td>    <b>return</b> <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col3 ref" href="#1663Opcode" title='Opcode' data-ref="1663Opcode" data-ref-filename="1663Opcode">Opcode</a>).<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a> &amp; <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::FPClamp" title='llvm::SIInstrFlags::FPClamp' data-ref="llvm::SIInstrFlags::FPClamp" data-ref-filename="llvm..SIInstrFlags..FPClamp">FPClamp</a>;</td></tr>
<tr><th id="665">665</th><td>  }</td></tr>
<tr><th id="666">666</th><td></td></tr>
<tr><th id="667">667</th><td>  <em>static</em> <em>bool</em> <dfn class="decl def fn" id="_ZN4llvm11SIInstrInfo11hasIntClampERKNS_12MachineInstrE" title='llvm::SIInstrInfo::hasIntClamp' data-ref="_ZN4llvm11SIInstrInfo11hasIntClampERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo11hasIntClampERKNS_12MachineInstrE">hasIntClamp</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="1664MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1664MI" data-ref-filename="1664MI">MI</dfn>) {</td></tr>
<tr><th id="668">668</th><td>    <b>return</b> <a class="local col4 ref" href="#1664MI" title='MI' data-ref="1664MI" data-ref-filename="1664MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a> &amp; <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::IntClamp" title='llvm::SIInstrFlags::IntClamp' data-ref="llvm::SIInstrFlags::IntClamp" data-ref-filename="llvm..SIInstrFlags..IntClamp">IntClamp</a>;</td></tr>
<tr><th id="669">669</th><td>  }</td></tr>
<tr><th id="670">670</th><td></td></tr>
<tr><th id="671">671</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo12getClampMaskERKNS_12MachineInstrE" title='llvm::SIInstrInfo::getClampMask' data-ref="_ZNK4llvm11SIInstrInfo12getClampMaskERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm11SIInstrInfo12getClampMaskERKNS_12MachineInstrE">getClampMask</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="1665MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1665MI" data-ref-filename="1665MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="672">672</th><td>    <em>const</em> <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col6 decl" id="1666ClampFlags" title='ClampFlags' data-type='const uint64_t' data-ref="1666ClampFlags" data-ref-filename="1666ClampFlags">ClampFlags</dfn> = <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::FPClamp" title='llvm::SIInstrFlags::FPClamp' data-ref="llvm::SIInstrFlags::FPClamp" data-ref-filename="llvm..SIInstrFlags..FPClamp">FPClamp</a> |</td></tr>
<tr><th id="673">673</th><td>                                <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::IntClamp" title='llvm::SIInstrFlags::IntClamp' data-ref="llvm::SIInstrFlags::IntClamp" data-ref-filename="llvm..SIInstrFlags..IntClamp">IntClamp</a> |</td></tr>
<tr><th id="674">674</th><td>                                <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::ClampLo" title='llvm::SIInstrFlags::ClampLo' data-ref="llvm::SIInstrFlags::ClampLo" data-ref-filename="llvm..SIInstrFlags..ClampLo">ClampLo</a> |</td></tr>
<tr><th id="675">675</th><td>                                <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::ClampHi" title='llvm::SIInstrFlags::ClampHi' data-ref="llvm::SIInstrFlags::ClampHi" data-ref-filename="llvm..SIInstrFlags..ClampHi">ClampHi</a>;</td></tr>
<tr><th id="676">676</th><td>      <b>return</b> <a class="local col5 ref" href="#1665MI" title='MI' data-ref="1665MI" data-ref-filename="1665MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a> &amp; <a class="local col6 ref" href="#1666ClampFlags" title='ClampFlags' data-ref="1666ClampFlags" data-ref-filename="1666ClampFlags">ClampFlags</a>;</td></tr>
<tr><th id="677">677</th><td>  }</td></tr>
<tr><th id="678">678</th><td></td></tr>
<tr><th id="679">679</th><td>  <em>static</em> <em>bool</em> <dfn class="decl def fn" id="_ZN4llvm11SIInstrInfo16usesFPDPRoundingERKNS_12MachineInstrE" title='llvm::SIInstrInfo::usesFPDPRounding' data-ref="_ZN4llvm11SIInstrInfo16usesFPDPRoundingERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo16usesFPDPRoundingERKNS_12MachineInstrE">usesFPDPRounding</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="1667MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1667MI" data-ref-filename="1667MI">MI</dfn>) {</td></tr>
<tr><th id="680">680</th><td>    <b>return</b> <a class="local col7 ref" href="#1667MI" title='MI' data-ref="1667MI" data-ref-filename="1667MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a> &amp; <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::FPDPRounding" title='llvm::SIInstrFlags::FPDPRounding' data-ref="llvm::SIInstrFlags::FPDPRounding" data-ref-filename="llvm..SIInstrFlags..FPDPRounding">FPDPRounding</a>;</td></tr>
<tr><th id="681">681</th><td>  }</td></tr>
<tr><th id="682">682</th><td></td></tr>
<tr><th id="683">683</th><td>  <em>bool</em> <dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo16usesFPDPRoundingEt" title='llvm::SIInstrInfo::usesFPDPRounding' data-ref="_ZNK4llvm11SIInstrInfo16usesFPDPRoundingEt" data-ref-filename="_ZNK4llvm11SIInstrInfo16usesFPDPRoundingEt">usesFPDPRounding</dfn>(<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col8 decl" id="1668Opcode" title='Opcode' data-type='uint16_t' data-ref="1668Opcode" data-ref-filename="1668Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="684">684</th><td>    <b>return</b> <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col8 ref" href="#1668Opcode" title='Opcode' data-ref="1668Opcode" data-ref-filename="1668Opcode">Opcode</a>).<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a> &amp; <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::FPDPRounding" title='llvm::SIInstrFlags::FPDPRounding' data-ref="llvm::SIInstrFlags::FPDPRounding" data-ref-filename="llvm..SIInstrFlags..FPDPRounding">FPDPRounding</a>;</td></tr>
<tr><th id="685">685</th><td>  }</td></tr>
<tr><th id="686">686</th><td></td></tr>
<tr><th id="687">687</th><td>  <em>static</em> <em>bool</em> <dfn class="decl def fn" id="_ZN4llvm11SIInstrInfo10isFPAtomicERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isFPAtomic' data-ref="_ZN4llvm11SIInstrInfo10isFPAtomicERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo10isFPAtomicERKNS_12MachineInstrE">isFPAtomic</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="1669MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1669MI" data-ref-filename="1669MI">MI</dfn>) {</td></tr>
<tr><th id="688">688</th><td>    <b>return</b> <a class="local col9 ref" href="#1669MI" title='MI' data-ref="1669MI" data-ref-filename="1669MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a> &amp; <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::FPAtomic" title='llvm::SIInstrFlags::FPAtomic' data-ref="llvm::SIInstrFlags::FPAtomic" data-ref-filename="llvm..SIInstrFlags..FPAtomic">FPAtomic</a>;</td></tr>
<tr><th id="689">689</th><td>  }</td></tr>
<tr><th id="690">690</th><td></td></tr>
<tr><th id="691">691</th><td>  <em>bool</em> <dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo10isFPAtomicEt" title='llvm::SIInstrInfo::isFPAtomic' data-ref="_ZNK4llvm11SIInstrInfo10isFPAtomicEt" data-ref-filename="_ZNK4llvm11SIInstrInfo10isFPAtomicEt">isFPAtomic</dfn>(<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col0 decl" id="1670Opcode" title='Opcode' data-type='uint16_t' data-ref="1670Opcode" data-ref-filename="1670Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="692">692</th><td>    <b>return</b> <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col0 ref" href="#1670Opcode" title='Opcode' data-ref="1670Opcode" data-ref-filename="1670Opcode">Opcode</a>).<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a> &amp; <span class="namespace">SIInstrFlags::</span><a class="enum" href="SIDefines.h.html#llvm::SIInstrFlags::FPAtomic" title='llvm::SIInstrFlags::FPAtomic' data-ref="llvm::SIInstrFlags::FPAtomic" data-ref-filename="llvm..SIInstrFlags..FPAtomic">FPAtomic</a>;</td></tr>
<tr><th id="693">693</th><td>  }</td></tr>
<tr><th id="694">694</th><td></td></tr>
<tr><th id="695">695</th><td>  <em>bool</em> <dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo10isVGPRCopyERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isVGPRCopy' data-ref="_ZNK4llvm11SIInstrInfo10isVGPRCopyERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm11SIInstrInfo10isVGPRCopyERKNS_12MachineInstrE">isVGPRCopy</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="1671MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1671MI" data-ref-filename="1671MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="696">696</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MI.isCopy());</td></tr>
<tr><th id="697">697</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="1672Dest" title='Dest' data-type='llvm::Register' data-ref="1672Dest" data-ref-filename="1672Dest">Dest</dfn> = <a class="local col1 ref" href="#1671MI" title='MI' data-ref="1671MI" data-ref-filename="1671MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="698">698</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="1673MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="1673MF" data-ref-filename="1673MF">MF</dfn> = *<a class="local col1 ref" href="#1671MI" title='MI' data-ref="1671MI" data-ref-filename="1671MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv" data-ref-filename="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZNK4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZNK4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="699">699</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col4 decl" id="1674MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="1674MRI" data-ref-filename="1674MRI">MRI</dfn> = <a class="local col3 ref" href="#1673MF" title='MF' data-ref="1673MF" data-ref-filename="1673MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZNK4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZNK4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="700">700</th><td>    <b>return</b> !<a class="member field" href="#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo9isSGPRRegERKNS_19MachineRegisterInfoENS_8RegisterE" title='llvm::SIRegisterInfo::isSGPRReg' data-ref="_ZNK4llvm14SIRegisterInfo9isSGPRRegERKNS_19MachineRegisterInfoENS_8RegisterE" data-ref-filename="_ZNK4llvm14SIRegisterInfo9isSGPRRegERKNS_19MachineRegisterInfoENS_8RegisterE">isSGPRReg</a>(<a class="local col4 ref" href="#1674MRI" title='MRI' data-ref="1674MRI" data-ref-filename="1674MRI">MRI</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#1672Dest" title='Dest' data-ref="1672Dest" data-ref-filename="1672Dest">Dest</a>);</td></tr>
<tr><th id="701">701</th><td>  }</td></tr>
<tr><th id="702">702</th><td></td></tr>
<tr><th id="703">703</th><td>  <em>bool</em> <dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo11hasVGPRUsesERKNS_12MachineInstrE" title='llvm::SIInstrInfo::hasVGPRUses' data-ref="_ZNK4llvm11SIInstrInfo11hasVGPRUsesERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm11SIInstrInfo11hasVGPRUsesERKNS_12MachineInstrE">hasVGPRUses</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="1675MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1675MI" data-ref-filename="1675MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="704">704</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col6 decl" id="1676MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="1676MF" data-ref-filename="1676MF">MF</dfn> = *<a class="local col5 ref" href="#1675MI" title='MI' data-ref="1675MI" data-ref-filename="1675MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv" data-ref-filename="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZNK4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZNK4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="705">705</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col7 decl" id="1677MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="1677MRI" data-ref-filename="1677MRI">MRI</dfn> = <a class="local col6 ref" href="#1676MF" title='MF' data-ref="1676MF" data-ref-filename="1676MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZNK4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZNK4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="706">706</th><td>    <b>return</b> <span class="namespace">llvm::</span><a class="local col8 ref fn" href="../../../include/llvm/ADT/STLExtras.h.html#1678any_of" title='any_of' data-ref="1678any_of" data-ref-filename="1678any_of">any_of</a>(<a class="local col5 ref" href="#1675MI" title='MI' data-ref="1675MI" data-ref-filename="1675MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13explicit_usesEv" title='llvm::MachineInstr::explicit_uses' data-ref="_ZNK4llvm12MachineInstr13explicit_usesEv" data-ref-filename="_ZNK4llvm12MachineInstr13explicit_usesEv">explicit_uses</a>(),</td></tr>
<tr><th id="707">707</th><td>                        [&amp;<a class="local col7 ref" href="#1677MRI" title='MRI' data-ref="1677MRI" data-ref-filename="1677MRI">MRI</a>, <b>this</b>](<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="1679MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="1679MO" data-ref-filename="1679MO">MO</dfn>) {</td></tr>
<tr><th id="708">708</th><td>      <b>return</b> <a class="local col9 ref" href="#1679MO" title='MO' data-ref="1679MO" data-ref-filename="1679MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="member field" href="#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo6isVGPRERKNS_19MachineRegisterInfoENS_8RegisterE" title='llvm::SIRegisterInfo::isVGPR' data-ref="_ZNK4llvm14SIRegisterInfo6isVGPRERKNS_19MachineRegisterInfoENS_8RegisterE" data-ref-filename="_ZNK4llvm14SIRegisterInfo6isVGPRERKNS_19MachineRegisterInfoENS_8RegisterE">isVGPR</a>(<a class="local col7 ref" href="#1677MRI" title='MRI' data-ref="1677MRI" data-ref-filename="1677MRI">MRI</a>, <a class="local col9 ref" href="#1679MO" title='MO' data-ref="1679MO" data-ref-filename="1679MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());});</td></tr>
<tr><th id="709">709</th><td>  }</td></tr>
<tr><th id="710">710</th><td></td></tr>
<tr><th id="711">711</th><td>  <i class="doc">/// Return true if the instruction modifies the mode register.q</i></td></tr>
<tr><th id="712">712</th><td>  <em>static</em> <em>bool</em> <dfn class="decl fn" id="_ZN4llvm11SIInstrInfo20modifiesModeRegisterERKNS_12MachineInstrE" title='llvm::SIInstrInfo::modifiesModeRegister' data-ref="_ZN4llvm11SIInstrInfo20modifiesModeRegisterERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo20modifiesModeRegisterERKNS_12MachineInstrE">modifiesModeRegister</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="1680MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1680MI" data-ref-filename="1680MI">MI</dfn>);</td></tr>
<tr><th id="713">713</th><td></td></tr>
<tr><th id="714">714</th><td>  <i class="doc">/// Whether we must prevent this instruction from executing with EXEC = 0.</i></td></tr>
<tr><th id="715">715</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm11SIInstrInfo31hasUnwantedEffectsWhenEXECEmptyERKNS_12MachineInstrE" title='llvm::SIInstrInfo::hasUnwantedEffectsWhenEXECEmpty' data-ref="_ZNK4llvm11SIInstrInfo31hasUnwantedEffectsWhenEXECEmptyERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm11SIInstrInfo31hasUnwantedEffectsWhenEXECEmptyERKNS_12MachineInstrE">hasUnwantedEffectsWhenEXECEmpty</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="1681MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1681MI" data-ref-filename="1681MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="716">716</th><td></td></tr>
<tr><th id="717">717</th><td>  <i class="doc">/// Returns true if the instruction could potentially depend on the value of</i></td></tr>
<tr><th id="718">718</th><td><i class="doc">  /// exec. If false, exec dependencies may safely be ignored.</i></td></tr>
<tr><th id="719">719</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm11SIInstrInfo11mayReadEXECERKNS_19MachineRegisterInfoERKNS_12MachineInstrE" title='llvm::SIInstrInfo::mayReadEXEC' data-ref="_ZNK4llvm11SIInstrInfo11mayReadEXECERKNS_19MachineRegisterInfoERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm11SIInstrInfo11mayReadEXECERKNS_19MachineRegisterInfoERKNS_12MachineInstrE">mayReadEXEC</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col2 decl" id="1682MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="1682MRI" data-ref-filename="1682MRI">MRI</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="1683MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1683MI" data-ref-filename="1683MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="720">720</th><td></td></tr>
<tr><th id="721">721</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_5APIntE" title='llvm::SIInstrInfo::isInlineConstant' data-ref="_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_5APIntE" data-ref-filename="_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_5APIntE">isInlineConstant</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt" data-ref-filename="llvm..APInt">APInt</a> &amp;<dfn class="local col4 decl" id="1684Imm" title='Imm' data-type='const llvm::APInt &amp;' data-ref="1684Imm" data-ref-filename="1684Imm">Imm</dfn>) <em>const</em>;</td></tr>
<tr><th id="722">722</th><td></td></tr>
<tr><th id="723">723</th><td>  <em>bool</em> <dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_7APFloatE" title='llvm::SIInstrInfo::isInlineConstant' data-ref="_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_7APFloatE" data-ref-filename="_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_7APFloatE">isInlineConstant</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/ADT/APFloat.h.html#llvm::APFloat" title='llvm::APFloat' data-ref="llvm::APFloat" data-ref-filename="llvm..APFloat">APFloat</a> &amp;<dfn class="local col5 decl" id="1685Imm" title='Imm' data-type='const llvm::APFloat &amp;' data-ref="1685Imm" data-ref-filename="1685Imm">Imm</dfn>) <em>const</em> {</td></tr>
<tr><th id="724">724</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_5APIntE" title='llvm::SIInstrInfo::isInlineConstant' data-ref="_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_5APIntE" data-ref-filename="_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_5APIntE">isInlineConstant</a>(<a class="local col5 ref" href="#1685Imm" title='Imm' data-ref="1685Imm" data-ref-filename="1685Imm">Imm</a>.<a class="ref fn" href="../../../include/llvm/ADT/APFloat.h.html#_ZNK4llvm7APFloat14bitcastToAPIntEv" title='llvm::APFloat::bitcastToAPInt' data-ref="_ZNK4llvm7APFloat14bitcastToAPIntEv" data-ref-filename="_ZNK4llvm7APFloat14bitcastToAPIntEv">bitcastToAPInt</a>());</td></tr>
<tr><th id="725">725</th><td>  }</td></tr>
<tr><th id="726">726</th><td></td></tr>
<tr><th id="727">727</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_14MachineOperandEh" title='llvm::SIInstrInfo::isInlineConstant' data-ref="_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_14MachineOperandEh" data-ref-filename="_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_14MachineOperandEh">isInlineConstant</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="1686MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="1686MO" data-ref-filename="1686MO">MO</dfn>, <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="local col7 decl" id="1687OperandType" title='OperandType' data-type='uint8_t' data-ref="1687OperandType" data-ref-filename="1687OperandType">OperandType</dfn>) <em>const</em>;</td></tr>
<tr><th id="728">728</th><td></td></tr>
<tr><th id="729">729</th><td>  <em>bool</em> <dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_14MachineOperandERKNS_13MCOperandInfoE" title='llvm::SIInstrInfo::isInlineConstant' data-ref="_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_14MachineOperandERKNS_13MCOperandInfoE" data-ref-filename="_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_14MachineOperandERKNS_13MCOperandInfoE">isInlineConstant</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="1688MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="1688MO" data-ref-filename="1688MO">MO</dfn>,</td></tr>
<tr><th id="730">730</th><td>                        <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOperandInfo" title='llvm::MCOperandInfo' data-ref="llvm::MCOperandInfo" data-ref-filename="llvm..MCOperandInfo">MCOperandInfo</a> &amp;<dfn class="local col9 decl" id="1689OpInfo" title='OpInfo' data-type='const llvm::MCOperandInfo &amp;' data-ref="1689OpInfo" data-ref-filename="1689OpInfo">OpInfo</dfn>) <em>const</em> {</td></tr>
<tr><th id="731">731</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_14MachineOperandEh" title='llvm::SIInstrInfo::isInlineConstant' data-ref="_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_14MachineOperandEh" data-ref-filename="_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_14MachineOperandEh">isInlineConstant</a>(<a class="local col8 ref" href="#1688MO" title='MO' data-ref="1688MO" data-ref-filename="1688MO">MO</a>, <a class="local col9 ref" href="#1689OpInfo" title='OpInfo' data-ref="1689OpInfo" data-ref-filename="1689OpInfo">OpInfo</a>.<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOperandInfo::OperandType" title='llvm::MCOperandInfo::OperandType' data-ref="llvm::MCOperandInfo::OperandType" data-ref-filename="llvm..MCOperandInfo..OperandType">OperandType</a>);</td></tr>
<tr><th id="732">732</th><td>  }</td></tr>
<tr><th id="733">733</th><td></td></tr>
<tr><th id="734">734</th><td>  <i class="doc">///<span class="command"> \p</span> <span class="arg">returns</span> true if<span class="command"> \p</span> <span class="arg">UseMO</span> is substituted with<span class="command"> \p</span> <span class="arg">DefMO</span> in<span class="command"> \p</span> <span class="arg">MI</span> it would</i></td></tr>
<tr><th id="735">735</th><td><i class="doc">  /// be an inline immediate.</i></td></tr>
<tr><th id="736">736</th><td>  <em>bool</em> <dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_12MachineInstrERKNS_14MachineOperandES6_" title='llvm::SIInstrInfo::isInlineConstant' data-ref="_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_12MachineInstrERKNS_14MachineOperandES6_" data-ref-filename="_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_12MachineInstrERKNS_14MachineOperandES6_">isInlineConstant</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="1690MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1690MI" data-ref-filename="1690MI">MI</dfn>,</td></tr>
<tr><th id="737">737</th><td>                        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="1691UseMO" title='UseMO' data-type='const llvm::MachineOperand &amp;' data-ref="1691UseMO" data-ref-filename="1691UseMO">UseMO</dfn>,</td></tr>
<tr><th id="738">738</th><td>                        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="1692DefMO" title='DefMO' data-type='const llvm::MachineOperand &amp;' data-ref="1692DefMO" data-ref-filename="1692DefMO">DefMO</dfn>) <em>const</em> {</td></tr>
<tr><th id="739">739</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(UseMO.getParent() == &amp;MI);</td></tr>
<tr><th id="740">740</th><td>    <em>int</em> <dfn class="local col3 decl" id="1693OpIdx" title='OpIdx' data-type='int' data-ref="1693OpIdx" data-ref-filename="1693OpIdx">OpIdx</dfn> = <a class="local col0 ref" href="#1690MI" title='MI' data-ref="1690MI" data-ref-filename="1690MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12getOperandNoEPKNS_14MachineOperandE" title='llvm::MachineInstr::getOperandNo' data-ref="_ZNK4llvm12MachineInstr12getOperandNoEPKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm12MachineInstr12getOperandNoEPKNS_14MachineOperandE">getOperandNo</a>(&amp;<a class="local col1 ref" href="#1691UseMO" title='UseMO' data-ref="1691UseMO" data-ref-filename="1691UseMO">UseMO</a>);</td></tr>
<tr><th id="741">741</th><td>    <b>if</b> (!<a class="local col0 ref" href="#1690MI" title='MI' data-ref="1690MI" data-ref-filename="1690MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::OpInfo" title='llvm::MCInstrDesc::OpInfo' data-ref="llvm::MCInstrDesc::OpInfo" data-ref-filename="llvm..MCInstrDesc..OpInfo">OpInfo</a> || <a class="local col3 ref" href="#1693OpIdx" title='OpIdx' data-ref="1693OpIdx" data-ref-filename="1693OpIdx">OpIdx</a> &gt;= <a class="local col0 ref" href="#1690MI" title='MI' data-ref="1690MI" data-ref-filename="1690MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::NumOperands" title='llvm::MCInstrDesc::NumOperands' data-ref="llvm::MCInstrDesc::NumOperands" data-ref-filename="llvm..MCInstrDesc..NumOperands">NumOperands</a>) {</td></tr>
<tr><th id="742">742</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="743">743</th><td>    }</td></tr>
<tr><th id="744">744</th><td></td></tr>
<tr><th id="745">745</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_14MachineOperandERKNS_13MCOperandInfoE" title='llvm::SIInstrInfo::isInlineConstant' data-ref="_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_14MachineOperandERKNS_13MCOperandInfoE" data-ref-filename="_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_14MachineOperandERKNS_13MCOperandInfoE">isInlineConstant</a>(<a class="local col2 ref" href="#1692DefMO" title='DefMO' data-ref="1692DefMO" data-ref-filename="1692DefMO">DefMO</a>, <a class="local col0 ref" href="#1690MI" title='MI' data-ref="1690MI" data-ref-filename="1690MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::OpInfo" title='llvm::MCInstrDesc::OpInfo' data-ref="llvm::MCInstrDesc::OpInfo" data-ref-filename="llvm..MCInstrDesc..OpInfo">OpInfo</a>[<a class="local col3 ref" href="#1693OpIdx" title='OpIdx' data-ref="1693OpIdx" data-ref-filename="1693OpIdx">OpIdx</a>]);</td></tr>
<tr><th id="746">746</th><td>  }</td></tr>
<tr><th id="747">747</th><td></td></tr>
<tr><th id="748">748</th><td>  <i class="doc">///<span class="command"> \p</span> <span class="arg">returns</span> true if the operand<span class="command"> \p</span> <span class="arg">OpIdx</span> in<span class="command"> \p</span> <span class="arg">MI</span> is a valid inline</i></td></tr>
<tr><th id="749">749</th><td><i class="doc">  /// immediate.</i></td></tr>
<tr><th id="750">750</th><td>  <em>bool</em> <dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_12MachineInstrEj" title='llvm::SIInstrInfo::isInlineConstant' data-ref="_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_12MachineInstrEj">isInlineConstant</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="1694MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1694MI" data-ref-filename="1694MI">MI</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="1695OpIdx" title='OpIdx' data-type='unsigned int' data-ref="1695OpIdx" data-ref-filename="1695OpIdx">OpIdx</dfn>) <em>const</em> {</td></tr>
<tr><th id="751">751</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="1696MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="1696MO" data-ref-filename="1696MO">MO</dfn> = <a class="local col4 ref" href="#1694MI" title='MI' data-ref="1694MI" data-ref-filename="1694MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#1695OpIdx" title='OpIdx' data-ref="1695OpIdx" data-ref-filename="1695OpIdx">OpIdx</a>);</td></tr>
<tr><th id="752">752</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_14MachineOperandEh" title='llvm::SIInstrInfo::isInlineConstant' data-ref="_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_14MachineOperandEh" data-ref-filename="_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_14MachineOperandEh">isInlineConstant</a>(<a class="local col6 ref" href="#1696MO" title='MO' data-ref="1696MO" data-ref-filename="1696MO">MO</a>, <a class="local col4 ref" href="#1694MI" title='MI' data-ref="1694MI" data-ref-filename="1694MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::OpInfo" title='llvm::MCInstrDesc::OpInfo' data-ref="llvm::MCInstrDesc::OpInfo" data-ref-filename="llvm..MCInstrDesc..OpInfo">OpInfo</a>[<a class="local col5 ref" href="#1695OpIdx" title='OpIdx' data-ref="1695OpIdx" data-ref-filename="1695OpIdx">OpIdx</a>].<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOperandInfo::OperandType" title='llvm::MCOperandInfo::OperandType' data-ref="llvm::MCOperandInfo::OperandType" data-ref-filename="llvm..MCOperandInfo..OperandType">OperandType</a>);</td></tr>
<tr><th id="753">753</th><td>  }</td></tr>
<tr><th id="754">754</th><td></td></tr>
<tr><th id="755">755</th><td>  <em>bool</em> <dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_12MachineInstrEjRKNS_14MachineOperandE" title='llvm::SIInstrInfo::isInlineConstant' data-ref="_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_12MachineInstrEjRKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_12MachineInstrEjRKNS_14MachineOperandE">isInlineConstant</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="1697MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1697MI" data-ref-filename="1697MI">MI</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="1698OpIdx" title='OpIdx' data-type='unsigned int' data-ref="1698OpIdx" data-ref-filename="1698OpIdx">OpIdx</dfn>,</td></tr>
<tr><th id="756">756</th><td>                        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="1699MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="1699MO" data-ref-filename="1699MO">MO</dfn>) <em>const</em> {</td></tr>
<tr><th id="757">757</th><td>    <b>if</b> (!<a class="local col7 ref" href="#1697MI" title='MI' data-ref="1697MI" data-ref-filename="1697MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::OpInfo" title='llvm::MCInstrDesc::OpInfo' data-ref="llvm::MCInstrDesc::OpInfo" data-ref-filename="llvm..MCInstrDesc..OpInfo">OpInfo</a> || <a class="local col8 ref" href="#1698OpIdx" title='OpIdx' data-ref="1698OpIdx" data-ref-filename="1698OpIdx">OpIdx</a> &gt;= <a class="local col7 ref" href="#1697MI" title='MI' data-ref="1697MI" data-ref-filename="1697MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::NumOperands" title='llvm::MCInstrDesc::NumOperands' data-ref="llvm::MCInstrDesc::NumOperands" data-ref-filename="llvm..MCInstrDesc..NumOperands">NumOperands</a>)</td></tr>
<tr><th id="758">758</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="759">759</th><td></td></tr>
<tr><th id="760">760</th><td>    <b>if</b> (<a class="local col7 ref" href="#1697MI" title='MI' data-ref="1697MI" data-ref-filename="1697MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCopyEv" title='llvm::MachineInstr::isCopy' data-ref="_ZNK4llvm12MachineInstr6isCopyEv" data-ref-filename="_ZNK4llvm12MachineInstr6isCopyEv">isCopy</a>()) {</td></tr>
<tr><th id="761">761</th><td>      <em>unsigned</em> <dfn class="local col0 decl" id="1700Size" title='Size' data-type='unsigned int' data-ref="1700Size" data-ref-filename="1700Size">Size</dfn> = <a class="member fn" href="#_ZNK4llvm11SIInstrInfo9getOpSizeERKNS_12MachineInstrEj" title='llvm::SIInstrInfo::getOpSize' data-ref="_ZNK4llvm11SIInstrInfo9getOpSizeERKNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo9getOpSizeERKNS_12MachineInstrEj">getOpSize</a>(<a class="local col7 ref" href="#1697MI" title='MI' data-ref="1697MI" data-ref-filename="1697MI">MI</a>, <a class="local col8 ref" href="#1698OpIdx" title='OpIdx' data-ref="1698OpIdx" data-ref-filename="1698OpIdx">OpIdx</a>);</td></tr>
<tr><th id="762">762</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Size == <var>8</var> || Size == <var>4</var>);</td></tr>
<tr><th id="763">763</th><td></td></tr>
<tr><th id="764">764</th><td>      <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="local col1 decl" id="1701OpType" title='OpType' data-type='uint8_t' data-ref="1701OpType" data-ref-filename="1701OpType">OpType</dfn> = (<a class="local col0 ref" href="#1700Size" title='Size' data-ref="1700Size" data-ref-filename="1700Size">Size</a> == <var>8</var>) ?</td></tr>
<tr><th id="765">765</th><td>        <span class="namespace">AMDGPU::</span><a class="enum" href="SIDefines.h.html#llvm::AMDGPU::OPERAND_REG_IMM_INT64" title='llvm::AMDGPU::OPERAND_REG_IMM_INT64' data-ref="llvm::AMDGPU::OPERAND_REG_IMM_INT64" data-ref-filename="llvm..AMDGPU..OPERAND_REG_IMM_INT64">OPERAND_REG_IMM_INT64</a> : <span class="namespace">AMDGPU::</span><a class="enum" href="SIDefines.h.html#llvm::AMDGPU::OPERAND_REG_IMM_INT32" title='llvm::AMDGPU::OPERAND_REG_IMM_INT32' data-ref="llvm::AMDGPU::OPERAND_REG_IMM_INT32" data-ref-filename="llvm..AMDGPU..OPERAND_REG_IMM_INT32">OPERAND_REG_IMM_INT32</a>;</td></tr>
<tr><th id="766">766</th><td>      <b>return</b> <a class="member fn" href="#_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_14MachineOperandEh" title='llvm::SIInstrInfo::isInlineConstant' data-ref="_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_14MachineOperandEh" data-ref-filename="_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_14MachineOperandEh">isInlineConstant</a>(<a class="local col9 ref" href="#1699MO" title='MO' data-ref="1699MO" data-ref-filename="1699MO">MO</a>, <a class="local col1 ref" href="#1701OpType" title='OpType' data-ref="1701OpType" data-ref-filename="1701OpType">OpType</a>);</td></tr>
<tr><th id="767">767</th><td>    }</td></tr>
<tr><th id="768">768</th><td></td></tr>
<tr><th id="769">769</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_14MachineOperandEh" title='llvm::SIInstrInfo::isInlineConstant' data-ref="_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_14MachineOperandEh" data-ref-filename="_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_14MachineOperandEh">isInlineConstant</a>(<a class="local col9 ref" href="#1699MO" title='MO' data-ref="1699MO" data-ref-filename="1699MO">MO</a>, <a class="local col7 ref" href="#1697MI" title='MI' data-ref="1697MI" data-ref-filename="1697MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::OpInfo" title='llvm::MCInstrDesc::OpInfo' data-ref="llvm::MCInstrDesc::OpInfo" data-ref-filename="llvm..MCInstrDesc..OpInfo">OpInfo</a>[<a class="local col8 ref" href="#1698OpIdx" title='OpIdx' data-ref="1698OpIdx" data-ref-filename="1698OpIdx">OpIdx</a>].<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOperandInfo::OperandType" title='llvm::MCOperandInfo::OperandType' data-ref="llvm::MCOperandInfo::OperandType" data-ref-filename="llvm..MCOperandInfo..OperandType">OperandType</a>);</td></tr>
<tr><th id="770">770</th><td>  }</td></tr>
<tr><th id="771">771</th><td></td></tr>
<tr><th id="772">772</th><td>  <em>bool</em> <dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_14MachineOperandE" title='llvm::SIInstrInfo::isInlineConstant' data-ref="_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_14MachineOperandE">isInlineConstant</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="1702MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="1702MO" data-ref-filename="1702MO">MO</dfn>) <em>const</em> {</td></tr>
<tr><th id="773">773</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="1703Parent" title='Parent' data-type='const llvm::MachineInstr *' data-ref="1703Parent" data-ref-filename="1703Parent">Parent</dfn> = <a class="local col2 ref" href="#1702MO" title='MO' data-ref="1702MO" data-ref-filename="1702MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZNK4llvm14MachineOperand9getParentEv" data-ref-filename="_ZNK4llvm14MachineOperand9getParentEv">getParent</a>();</td></tr>
<tr><th id="774">774</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_12MachineInstrEj" title='llvm::SIInstrInfo::isInlineConstant' data-ref="_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_12MachineInstrEj">isInlineConstant</a>(*<a class="local col3 ref" href="#1703Parent" title='Parent' data-ref="1703Parent" data-ref-filename="1703Parent">Parent</a>, <a class="local col3 ref" href="#1703Parent" title='Parent' data-ref="1703Parent" data-ref-filename="1703Parent">Parent</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12getOperandNoEPKNS_14MachineOperandE" title='llvm::MachineInstr::getOperandNo' data-ref="_ZNK4llvm12MachineInstr12getOperandNoEPKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm12MachineInstr12getOperandNoEPKNS_14MachineOperandE">getOperandNo</a>(&amp;<a class="local col2 ref" href="#1702MO" title='MO' data-ref="1702MO" data-ref-filename="1702MO">MO</a>));</td></tr>
<tr><th id="775">775</th><td>  }</td></tr>
<tr><th id="776">776</th><td></td></tr>
<tr><th id="777">777</th><td>  <em>bool</em> <dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo17isLiteralConstantERKNS_14MachineOperandERKNS_13MCOperandInfoE" title='llvm::SIInstrInfo::isLiteralConstant' data-ref="_ZNK4llvm11SIInstrInfo17isLiteralConstantERKNS_14MachineOperandERKNS_13MCOperandInfoE" data-ref-filename="_ZNK4llvm11SIInstrInfo17isLiteralConstantERKNS_14MachineOperandERKNS_13MCOperandInfoE">isLiteralConstant</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="1704MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="1704MO" data-ref-filename="1704MO">MO</dfn>,</td></tr>
<tr><th id="778">778</th><td>                         <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOperandInfo" title='llvm::MCOperandInfo' data-ref="llvm::MCOperandInfo" data-ref-filename="llvm..MCOperandInfo">MCOperandInfo</a> &amp;<dfn class="local col5 decl" id="1705OpInfo" title='OpInfo' data-type='const llvm::MCOperandInfo &amp;' data-ref="1705OpInfo" data-ref-filename="1705OpInfo">OpInfo</dfn>) <em>const</em> {</td></tr>
<tr><th id="779">779</th><td>    <b>return</b> <a class="local col4 ref" href="#1704MO" title='MO' data-ref="1704MO" data-ref-filename="1704MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() &amp;&amp; !<a class="member fn" href="#_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_14MachineOperandEh" title='llvm::SIInstrInfo::isInlineConstant' data-ref="_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_14MachineOperandEh" data-ref-filename="_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_14MachineOperandEh">isInlineConstant</a>(<a class="local col4 ref" href="#1704MO" title='MO' data-ref="1704MO" data-ref-filename="1704MO">MO</a>, <a class="local col5 ref" href="#1705OpInfo" title='OpInfo' data-ref="1705OpInfo" data-ref-filename="1705OpInfo">OpInfo</a>.<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOperandInfo::OperandType" title='llvm::MCOperandInfo::OperandType' data-ref="llvm::MCOperandInfo::OperandType" data-ref-filename="llvm..MCOperandInfo..OperandType">OperandType</a>);</td></tr>
<tr><th id="780">780</th><td>  }</td></tr>
<tr><th id="781">781</th><td></td></tr>
<tr><th id="782">782</th><td>  <em>bool</em> <dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo17isLiteralConstantERKNS_12MachineInstrEi" title='llvm::SIInstrInfo::isLiteralConstant' data-ref="_ZNK4llvm11SIInstrInfo17isLiteralConstantERKNS_12MachineInstrEi" data-ref-filename="_ZNK4llvm11SIInstrInfo17isLiteralConstantERKNS_12MachineInstrEi">isLiteralConstant</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="1706MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1706MI" data-ref-filename="1706MI">MI</dfn>, <em>int</em> <dfn class="local col7 decl" id="1707OpIdx" title='OpIdx' data-type='int' data-ref="1707OpIdx" data-ref-filename="1707OpIdx">OpIdx</dfn>) <em>const</em> {</td></tr>
<tr><th id="783">783</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="1708MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="1708MO" data-ref-filename="1708MO">MO</dfn> = <a class="local col6 ref" href="#1706MI" title='MI' data-ref="1706MI" data-ref-filename="1706MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#1707OpIdx" title='OpIdx' data-ref="1707OpIdx" data-ref-filename="1707OpIdx">OpIdx</a>);</td></tr>
<tr><th id="784">784</th><td>    <b>return</b> <a class="local col8 ref" href="#1708MO" title='MO' data-ref="1708MO" data-ref-filename="1708MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() &amp;&amp; !<a class="member fn" href="#_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_12MachineInstrEj" title='llvm::SIInstrInfo::isInlineConstant' data-ref="_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_12MachineInstrEj">isInlineConstant</a>(<a class="local col6 ref" href="#1706MI" title='MI' data-ref="1706MI" data-ref-filename="1706MI">MI</a>, <a class="local col7 ref" href="#1707OpIdx" title='OpIdx' data-ref="1707OpIdx" data-ref-filename="1707OpIdx">OpIdx</a>);</td></tr>
<tr><th id="785">785</th><td>  }</td></tr>
<tr><th id="786">786</th><td></td></tr>
<tr><th id="787">787</th><td>  <i>// Returns true if this operand could potentially require a 32-bit literal</i></td></tr>
<tr><th id="788">788</th><td><i>  // operand, but not necessarily. A FrameIndex for example could resolve to an</i></td></tr>
<tr><th id="789">789</th><td><i>  // inline immediate value that will not require an additional 4-bytes; this</i></td></tr>
<tr><th id="790">790</th><td><i>  // assumes that it will.</i></td></tr>
<tr><th id="791">791</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm11SIInstrInfo21isLiteralConstantLikeERKNS_14MachineOperandERKNS_13MCOperandInfoE" title='llvm::SIInstrInfo::isLiteralConstantLike' data-ref="_ZNK4llvm11SIInstrInfo21isLiteralConstantLikeERKNS_14MachineOperandERKNS_13MCOperandInfoE" data-ref-filename="_ZNK4llvm11SIInstrInfo21isLiteralConstantLikeERKNS_14MachineOperandERKNS_13MCOperandInfoE">isLiteralConstantLike</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="1709MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="1709MO" data-ref-filename="1709MO">MO</dfn>,</td></tr>
<tr><th id="792">792</th><td>                             <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOperandInfo" title='llvm::MCOperandInfo' data-ref="llvm::MCOperandInfo" data-ref-filename="llvm..MCOperandInfo">MCOperandInfo</a> &amp;<dfn class="local col0 decl" id="1710OpInfo" title='OpInfo' data-type='const llvm::MCOperandInfo &amp;' data-ref="1710OpInfo" data-ref-filename="1710OpInfo">OpInfo</dfn>) <em>const</em>;</td></tr>
<tr><th id="793">793</th><td></td></tr>
<tr><th id="794">794</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm11SIInstrInfo17isImmOperandLegalERKNS_12MachineInstrEjRKNS_14MachineOperandE" title='llvm::SIInstrInfo::isImmOperandLegal' data-ref="_ZNK4llvm11SIInstrInfo17isImmOperandLegalERKNS_12MachineInstrEjRKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm11SIInstrInfo17isImmOperandLegalERKNS_12MachineInstrEjRKNS_14MachineOperandE">isImmOperandLegal</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="1711MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1711MI" data-ref-filename="1711MI">MI</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="1712OpNo" title='OpNo' data-type='unsigned int' data-ref="1712OpNo" data-ref-filename="1712OpNo">OpNo</dfn>,</td></tr>
<tr><th id="795">795</th><td>                         <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="1713MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="1713MO" data-ref-filename="1713MO">MO</dfn>) <em>const</em>;</td></tr>
<tr><th id="796">796</th><td></td></tr>
<tr><th id="797">797</th><td>  <i class="doc">/// Return true if this 64-bit VALU instruction has a 32-bit encoding.</i></td></tr>
<tr><th id="798">798</th><td><i class="doc">  /// This function will return false if you pass it a 32-bit instruction.</i></td></tr>
<tr><th id="799">799</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm11SIInstrInfo20hasVALU32BitEncodingEj" title='llvm::SIInstrInfo::hasVALU32BitEncoding' data-ref="_ZNK4llvm11SIInstrInfo20hasVALU32BitEncodingEj" data-ref-filename="_ZNK4llvm11SIInstrInfo20hasVALU32BitEncodingEj">hasVALU32BitEncoding</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="1714Opcode" title='Opcode' data-type='unsigned int' data-ref="1714Opcode" data-ref-filename="1714Opcode">Opcode</dfn>) <em>const</em>;</td></tr>
<tr><th id="800">800</th><td></td></tr>
<tr><th id="801">801</th><td>  <i class="doc">/// Returns true if this operand uses the constant bus.</i></td></tr>
<tr><th id="802">802</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm11SIInstrInfo15usesConstantBusERKNS_19MachineRegisterInfoERKNS_14MachineOperandERKNS_13MCOperandInfoE" title='llvm::SIInstrInfo::usesConstantBus' data-ref="_ZNK4llvm11SIInstrInfo15usesConstantBusERKNS_19MachineRegisterInfoERKNS_14MachineOperandERKNS_13MCOperandInfoE" data-ref-filename="_ZNK4llvm11SIInstrInfo15usesConstantBusERKNS_19MachineRegisterInfoERKNS_14MachineOperandERKNS_13MCOperandInfoE">usesConstantBus</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="1715MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="1715MRI" data-ref-filename="1715MRI">MRI</dfn>,</td></tr>
<tr><th id="803">803</th><td>                       <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="1716MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="1716MO" data-ref-filename="1716MO">MO</dfn>,</td></tr>
<tr><th id="804">804</th><td>                       <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOperandInfo" title='llvm::MCOperandInfo' data-ref="llvm::MCOperandInfo" data-ref-filename="llvm..MCOperandInfo">MCOperandInfo</a> &amp;<dfn class="local col7 decl" id="1717OpInfo" title='OpInfo' data-type='const llvm::MCOperandInfo &amp;' data-ref="1717OpInfo" data-ref-filename="1717OpInfo">OpInfo</dfn>) <em>const</em>;</td></tr>
<tr><th id="805">805</th><td></td></tr>
<tr><th id="806">806</th><td>  <i class="doc">/// Return true if this instruction has any modifiers.</i></td></tr>
<tr><th id="807">807</th><td><i class="doc">  ///  e.g. src[012]_mod, omod, clamp.</i></td></tr>
<tr><th id="808">808</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm11SIInstrInfo12hasModifiersEj" title='llvm::SIInstrInfo::hasModifiers' data-ref="_ZNK4llvm11SIInstrInfo12hasModifiersEj" data-ref-filename="_ZNK4llvm11SIInstrInfo12hasModifiersEj">hasModifiers</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="1718Opcode" title='Opcode' data-type='unsigned int' data-ref="1718Opcode" data-ref-filename="1718Opcode">Opcode</dfn>) <em>const</em>;</td></tr>
<tr><th id="809">809</th><td></td></tr>
<tr><th id="810">810</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm11SIInstrInfo15hasModifiersSetERKNS_12MachineInstrEj" title='llvm::SIInstrInfo::hasModifiersSet' data-ref="_ZNK4llvm11SIInstrInfo15hasModifiersSetERKNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo15hasModifiersSetERKNS_12MachineInstrEj">hasModifiersSet</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="1719MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1719MI" data-ref-filename="1719MI">MI</dfn>,</td></tr>
<tr><th id="811">811</th><td>                       <em>unsigned</em> <dfn class="local col0 decl" id="1720OpName" title='OpName' data-type='unsigned int' data-ref="1720OpName" data-ref-filename="1720OpName">OpName</dfn>) <em>const</em>;</td></tr>
<tr><th id="812">812</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm11SIInstrInfo18hasAnyModifiersSetERKNS_12MachineInstrE" title='llvm::SIInstrInfo::hasAnyModifiersSet' data-ref="_ZNK4llvm11SIInstrInfo18hasAnyModifiersSetERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm11SIInstrInfo18hasAnyModifiersSetERKNS_12MachineInstrE">hasAnyModifiersSet</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="1721MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1721MI" data-ref-filename="1721MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="813">813</th><td></td></tr>
<tr><th id="814">814</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm11SIInstrInfo9canShrinkERKNS_12MachineInstrERKNS_19MachineRegisterInfoE" title='llvm::SIInstrInfo::canShrink' data-ref="_ZNK4llvm11SIInstrInfo9canShrinkERKNS_12MachineInstrERKNS_19MachineRegisterInfoE" data-ref-filename="_ZNK4llvm11SIInstrInfo9canShrinkERKNS_12MachineInstrERKNS_19MachineRegisterInfoE">canShrink</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="1722MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1722MI" data-ref-filename="1722MI">MI</dfn>,</td></tr>
<tr><th id="815">815</th><td>                 <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col3 decl" id="1723MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="1723MRI" data-ref-filename="1723MRI">MRI</dfn>) <em>const</em>;</td></tr>
<tr><th id="816">816</th><td></td></tr>
<tr><th id="817">817</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="decl fn" id="_ZNK4llvm11SIInstrInfo15buildShrunkInstERNS_12MachineInstrEj" title='llvm::SIInstrInfo::buildShrunkInst' data-ref="_ZNK4llvm11SIInstrInfo15buildShrunkInstERNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo15buildShrunkInstERNS_12MachineInstrEj">buildShrunkInst</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="1724MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="1724MI" data-ref-filename="1724MI">MI</dfn>,</td></tr>
<tr><th id="818">818</th><td>                                <em>unsigned</em> <dfn class="local col5 decl" id="1725NewOpcode" title='NewOpcode' data-type='unsigned int' data-ref="1725NewOpcode" data-ref-filename="1725NewOpcode">NewOpcode</dfn>) <em>const</em>;</td></tr>
<tr><th id="819">819</th><td></td></tr>
<tr><th id="820">820</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm11SIInstrInfo17verifyInstructionERKNS_12MachineInstrERNS_9StringRefE" title='llvm::SIInstrInfo::verifyInstruction' data-ref="_ZNK4llvm11SIInstrInfo17verifyInstructionERKNS_12MachineInstrERNS_9StringRefE" data-ref-filename="_ZNK4llvm11SIInstrInfo17verifyInstructionERKNS_12MachineInstrERNS_9StringRefE">verifyInstruction</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="1726MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1726MI" data-ref-filename="1726MI">MI</dfn>,</td></tr>
<tr><th id="821">821</th><td>                         <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" data-ref-filename="llvm..StringRef">StringRef</a> &amp;<dfn class="local col7 decl" id="1727ErrInfo" title='ErrInfo' data-type='llvm::StringRef &amp;' data-ref="1727ErrInfo" data-ref-filename="1727ErrInfo">ErrInfo</dfn>) <em>const</em> override;</td></tr>
<tr><th id="822">822</th><td></td></tr>
<tr><th id="823">823</th><td>  <em>unsigned</em> <dfn class="decl fn" id="_ZNK4llvm11SIInstrInfo9getVALUOpERKNS_12MachineInstrE" title='llvm::SIInstrInfo::getVALUOp' data-ref="_ZNK4llvm11SIInstrInfo9getVALUOpERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm11SIInstrInfo9getVALUOpERKNS_12MachineInstrE">getVALUOp</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="1728MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1728MI" data-ref-filename="1728MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="824">824</th><td></td></tr>
<tr><th id="825">825</th><td>  <i class="doc">/// Return the correct register class for<span class="command"> \p</span> <span class="arg">OpNo.</span>  For target-specific</i></td></tr>
<tr><th id="826">826</th><td><i class="doc">  /// instructions, this will return the register class that has been defined</i></td></tr>
<tr><th id="827">827</th><td><i class="doc">  /// in tablegen.  For generic instructions, like REG_SEQUENCE it will return</i></td></tr>
<tr><th id="828">828</th><td><i class="doc">  /// the register class of its machine operand.</i></td></tr>
<tr><th id="829">829</th><td><i class="doc">  /// to infer the correct register class base on the other operands.</i></td></tr>
<tr><th id="830">830</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="decl fn" id="_ZNK4llvm11SIInstrInfo13getOpRegClassERKNS_12MachineInstrEj" title='llvm::SIInstrInfo::getOpRegClass' data-ref="_ZNK4llvm11SIInstrInfo13getOpRegClassERKNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo13getOpRegClassERKNS_12MachineInstrEj">getOpRegClass</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="1729MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1729MI" data-ref-filename="1729MI">MI</dfn>,</td></tr>
<tr><th id="831">831</th><td>                                           <em>unsigned</em> <dfn class="local col0 decl" id="1730OpNo" title='OpNo' data-type='unsigned int' data-ref="1730OpNo" data-ref-filename="1730OpNo">OpNo</dfn>) <em>const</em>;</td></tr>
<tr><th id="832">832</th><td></td></tr>
<tr><th id="833">833</th><td>  <i class="doc">/// Return the size in bytes of the operand OpNo on the given</i></td></tr>
<tr><th id="834">834</th><td><i class="doc">  // instruction opcode.</i></td></tr>
<tr><th id="835">835</th><td>  <em>unsigned</em> <dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo9getOpSizeEtj" title='llvm::SIInstrInfo::getOpSize' data-ref="_ZNK4llvm11SIInstrInfo9getOpSizeEtj" data-ref-filename="_ZNK4llvm11SIInstrInfo9getOpSizeEtj">getOpSize</dfn>(<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col1 decl" id="1731Opcode" title='Opcode' data-type='uint16_t' data-ref="1731Opcode" data-ref-filename="1731Opcode">Opcode</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="1732OpNo" title='OpNo' data-type='unsigned int' data-ref="1732OpNo" data-ref-filename="1732OpNo">OpNo</dfn>) <em>const</em> {</td></tr>
<tr><th id="836">836</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOperandInfo" title='llvm::MCOperandInfo' data-ref="llvm::MCOperandInfo" data-ref-filename="llvm..MCOperandInfo">MCOperandInfo</a> &amp;<dfn class="local col3 decl" id="1733OpInfo" title='OpInfo' data-type='const llvm::MCOperandInfo &amp;' data-ref="1733OpInfo" data-ref-filename="1733OpInfo">OpInfo</dfn> = <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col1 ref" href="#1731Opcode" title='Opcode' data-ref="1731Opcode" data-ref-filename="1731Opcode">Opcode</a>).<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::OpInfo" title='llvm::MCInstrDesc::OpInfo' data-ref="llvm::MCInstrDesc::OpInfo" data-ref-filename="llvm..MCInstrDesc..OpInfo">OpInfo</a>[<a class="local col2 ref" href="#1732OpNo" title='OpNo' data-ref="1732OpNo" data-ref-filename="1732OpNo">OpNo</a>];</td></tr>
<tr><th id="837">837</th><td></td></tr>
<tr><th id="838">838</th><td>    <b>if</b> (<a class="local col3 ref" href="#1733OpInfo" title='OpInfo' data-ref="1733OpInfo" data-ref-filename="1733OpInfo">OpInfo</a>.<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOperandInfo::RegClass" title='llvm::MCOperandInfo::RegClass' data-ref="llvm::MCOperandInfo::RegClass" data-ref-filename="llvm..MCOperandInfo..RegClass">RegClass</a> == -<var>1</var>) {</td></tr>
<tr><th id="839">839</th><td>      <i>// If this is an immediate operand, this must be a 32-bit literal.</i></td></tr>
<tr><th id="840">840</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(OpInfo.OperandType == MCOI::OPERAND_IMMEDIATE);</td></tr>
<tr><th id="841">841</th><td>      <b>return</b> <var>4</var>;</td></tr>
<tr><th id="842">842</th><td>    }</td></tr>
<tr><th id="843">843</th><td></td></tr>
<tr><th id="844">844</th><td>    <b>return</b> <a class="member field" href="#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getRegSizeInBits' data-ref="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE">getRegSizeInBits</a>(*<a class="member field" href="#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo11getRegClassEj" title='llvm::SIRegisterInfo::getRegClass' data-ref="_ZNK4llvm14SIRegisterInfo11getRegClassEj" data-ref-filename="_ZNK4llvm14SIRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col3 ref" href="#1733OpInfo" title='OpInfo' data-ref="1733OpInfo" data-ref-filename="1733OpInfo">OpInfo</a>.<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOperandInfo::RegClass" title='llvm::MCOperandInfo::RegClass' data-ref="llvm::MCOperandInfo::RegClass" data-ref-filename="llvm..MCOperandInfo..RegClass">RegClass</a>)) / <var>8</var>;</td></tr>
<tr><th id="845">845</th><td>  }</td></tr>
<tr><th id="846">846</th><td></td></tr>
<tr><th id="847">847</th><td>  <i class="doc">/// This form should usually be preferred since it handles operands</i></td></tr>
<tr><th id="848">848</th><td><i class="doc">  /// with unknown register classes.</i></td></tr>
<tr><th id="849">849</th><td>  <em>unsigned</em> <dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo9getOpSizeERKNS_12MachineInstrEj" title='llvm::SIInstrInfo::getOpSize' data-ref="_ZNK4llvm11SIInstrInfo9getOpSizeERKNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo9getOpSizeERKNS_12MachineInstrEj">getOpSize</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="1734MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1734MI" data-ref-filename="1734MI">MI</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="1735OpNo" title='OpNo' data-type='unsigned int' data-ref="1735OpNo" data-ref-filename="1735OpNo">OpNo</dfn>) <em>const</em> {</td></tr>
<tr><th id="850">850</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="1736MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="1736MO" data-ref-filename="1736MO">MO</dfn> = <a class="local col4 ref" href="#1734MI" title='MI' data-ref="1734MI" data-ref-filename="1734MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#1735OpNo" title='OpNo' data-ref="1735OpNo" data-ref-filename="1735OpNo">OpNo</a>);</td></tr>
<tr><th id="851">851</th><td>    <b>if</b> (<a class="local col6 ref" href="#1736MO" title='MO' data-ref="1736MO" data-ref-filename="1736MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="852">852</th><td>      <b>if</b> (<em>unsigned</em> <dfn class="local col7 decl" id="1737SubReg" title='SubReg' data-type='unsigned int' data-ref="1737SubReg" data-ref-filename="1737SubReg"><a class="local col7 ref" href="#1737SubReg" title='SubReg' data-ref="1737SubReg" data-ref-filename="1737SubReg">SubReg</a></dfn> = <a class="local col6 ref" href="#1736MO" title='MO' data-ref="1736MO" data-ref-filename="1736MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv" data-ref-filename="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>()) {</td></tr>
<tr><th id="853">853</th><td>        <b>return</b> <a class="member field" href="#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16getSubRegIdxSizeEj" title='llvm::MCRegisterInfo::getSubRegIdxSize' data-ref="_ZNK4llvm14MCRegisterInfo16getSubRegIdxSizeEj" data-ref-filename="_ZNK4llvm14MCRegisterInfo16getSubRegIdxSizeEj">getSubRegIdxSize</a>(<a class="local col7 ref" href="#1737SubReg" title='SubReg' data-ref="1737SubReg" data-ref-filename="1737SubReg">SubReg</a>) / <var>8</var>;</td></tr>
<tr><th id="854">854</th><td>      }</td></tr>
<tr><th id="855">855</th><td>    }</td></tr>
<tr><th id="856">856</th><td>    <b>return</b> <a class="member field" href="#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getRegSizeInBits' data-ref="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE">getRegSizeInBits</a>(*<a class="member fn" href="#_ZNK4llvm11SIInstrInfo13getOpRegClassERKNS_12MachineInstrEj" title='llvm::SIInstrInfo::getOpRegClass' data-ref="_ZNK4llvm11SIInstrInfo13getOpRegClassERKNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo13getOpRegClassERKNS_12MachineInstrEj">getOpRegClass</a>(<a class="local col4 ref" href="#1734MI" title='MI' data-ref="1734MI" data-ref-filename="1734MI">MI</a>, <a class="local col5 ref" href="#1735OpNo" title='OpNo' data-ref="1735OpNo" data-ref-filename="1735OpNo">OpNo</a>)) / <var>8</var>;</td></tr>
<tr><th id="857">857</th><td>  }</td></tr>
<tr><th id="858">858</th><td></td></tr>
<tr><th id="859">859</th><td>  <i class="doc">/// Legalize the<span class="command"> \p</span> <span class="arg">OpIndex</span> operand of this instruction by inserting</i></td></tr>
<tr><th id="860">860</th><td><i class="doc">  /// a MOV.  For example:</i></td></tr>
<tr><th id="861">861</th><td><i class="doc">  /// ADD_I32_e32 VGPR0, 15</i></td></tr>
<tr><th id="862">862</th><td><i class="doc">  /// to</i></td></tr>
<tr><th id="863">863</th><td><i class="doc">  /// MOV VGPR1, 15</i></td></tr>
<tr><th id="864">864</th><td><i class="doc">  /// ADD_I32_e32 VGPR0, VGPR1</i></td></tr>
<tr><th id="865">865</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="866">866</th><td><i class="doc">  /// If the operand being legalized is a register, then a COPY will be used</i></td></tr>
<tr><th id="867">867</th><td><i class="doc">  /// instead of MOV.</i></td></tr>
<tr><th id="868">868</th><td>  <em>void</em> <dfn class="decl fn" id="_ZNK4llvm11SIInstrInfo18legalizeOpWithMoveERNS_12MachineInstrEj" title='llvm::SIInstrInfo::legalizeOpWithMove' data-ref="_ZNK4llvm11SIInstrInfo18legalizeOpWithMoveERNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo18legalizeOpWithMoveERNS_12MachineInstrEj">legalizeOpWithMove</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="1738MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="1738MI" data-ref-filename="1738MI">MI</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="1739OpIdx" title='OpIdx' data-type='unsigned int' data-ref="1739OpIdx" data-ref-filename="1739OpIdx">OpIdx</dfn>) <em>const</em>;</td></tr>
<tr><th id="869">869</th><td></td></tr>
<tr><th id="870">870</th><td>  <i class="doc">/// Check if<span class="command"> \p</span> <span class="arg">MO</span> is a legal operand if it was the<span class="command"> \p</span> <span class="arg">OpIdx</span> Operand</i></td></tr>
<tr><th id="871">871</th><td><i class="doc">  /// for<span class="command"> \p</span> <span class="arg">MI.</span></i></td></tr>
<tr><th id="872">872</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm11SIInstrInfo14isOperandLegalERKNS_12MachineInstrEjPKNS_14MachineOperandE" title='llvm::SIInstrInfo::isOperandLegal' data-ref="_ZNK4llvm11SIInstrInfo14isOperandLegalERKNS_12MachineInstrEjPKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm11SIInstrInfo14isOperandLegalERKNS_12MachineInstrEjPKNS_14MachineOperandE">isOperandLegal</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="1740MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1740MI" data-ref-filename="1740MI">MI</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="1741OpIdx" title='OpIdx' data-type='unsigned int' data-ref="1741OpIdx" data-ref-filename="1741OpIdx">OpIdx</dfn>,</td></tr>
<tr><th id="873">873</th><td>                      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *<dfn class="local col2 decl" id="1742MO" title='MO' data-type='const llvm::MachineOperand *' data-ref="1742MO" data-ref-filename="1742MO">MO</dfn> = <b>nullptr</b>) <em>const</em>;</td></tr>
<tr><th id="874">874</th><td></td></tr>
<tr><th id="875">875</th><td>  <i class="doc">/// Check if<span class="command"> \p</span> <span class="arg">MO</span> would be a valid operand for the given operand</i></td></tr>
<tr><th id="876">876</th><td><i class="doc">  /// definition<span class="command"> \p</span> <span class="arg">OpInfo.</span> Note this does not attempt to validate constant bus</i></td></tr>
<tr><th id="877">877</th><td><i class="doc">  /// restrictions (e.g. literal constant usage).</i></td></tr>
<tr><th id="878">878</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm11SIInstrInfo18isLegalVSrcOperandERKNS_19MachineRegisterInfoERKNS_13MCOperandInfoERKNS_14MachineOperandE" title='llvm::SIInstrInfo::isLegalVSrcOperand' data-ref="_ZNK4llvm11SIInstrInfo18isLegalVSrcOperandERKNS_19MachineRegisterInfoERKNS_13MCOperandInfoERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm11SIInstrInfo18isLegalVSrcOperandERKNS_19MachineRegisterInfoERKNS_13MCOperandInfoERKNS_14MachineOperandE">isLegalVSrcOperand</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col3 decl" id="1743MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="1743MRI" data-ref-filename="1743MRI">MRI</dfn>,</td></tr>
<tr><th id="879">879</th><td>                          <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOperandInfo" title='llvm::MCOperandInfo' data-ref="llvm::MCOperandInfo" data-ref-filename="llvm..MCOperandInfo">MCOperandInfo</a> &amp;<dfn class="local col4 decl" id="1744OpInfo" title='OpInfo' data-type='const llvm::MCOperandInfo &amp;' data-ref="1744OpInfo" data-ref-filename="1744OpInfo">OpInfo</dfn>,</td></tr>
<tr><th id="880">880</th><td>                          <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="1745MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="1745MO" data-ref-filename="1745MO">MO</dfn>) <em>const</em>;</td></tr>
<tr><th id="881">881</th><td></td></tr>
<tr><th id="882">882</th><td>  <i class="doc">/// Check if<span class="command"> \p</span> <span class="arg">MO</span> (a register operand) is a legal register for the</i></td></tr>
<tr><th id="883">883</th><td><i class="doc">  /// given operand description.</i></td></tr>
<tr><th id="884">884</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm11SIInstrInfo17isLegalRegOperandERKNS_19MachineRegisterInfoERKNS_13MCOperandInfoERKNS_14MachineOperandE" title='llvm::SIInstrInfo::isLegalRegOperand' data-ref="_ZNK4llvm11SIInstrInfo17isLegalRegOperandERKNS_19MachineRegisterInfoERKNS_13MCOperandInfoERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm11SIInstrInfo17isLegalRegOperandERKNS_19MachineRegisterInfoERKNS_13MCOperandInfoERKNS_14MachineOperandE">isLegalRegOperand</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col6 decl" id="1746MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="1746MRI" data-ref-filename="1746MRI">MRI</dfn>,</td></tr>
<tr><th id="885">885</th><td>                         <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOperandInfo" title='llvm::MCOperandInfo' data-ref="llvm::MCOperandInfo" data-ref-filename="llvm..MCOperandInfo">MCOperandInfo</a> &amp;<dfn class="local col7 decl" id="1747OpInfo" title='OpInfo' data-type='const llvm::MCOperandInfo &amp;' data-ref="1747OpInfo" data-ref-filename="1747OpInfo">OpInfo</dfn>,</td></tr>
<tr><th id="886">886</th><td>                         <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="1748MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="1748MO" data-ref-filename="1748MO">MO</dfn>) <em>const</em>;</td></tr>
<tr><th id="887">887</th><td></td></tr>
<tr><th id="888">888</th><td>  <i class="doc">/// Legalize operands in<span class="command"> \p</span> <span class="arg">MI</span> by either commuting it or inserting a</i></td></tr>
<tr><th id="889">889</th><td><i class="doc">  /// copy of src1.</i></td></tr>
<tr><th id="890">890</th><td>  <em>void</em> <dfn class="decl fn" id="_ZNK4llvm11SIInstrInfo20legalizeOperandsVOP2ERNS_19MachineRegisterInfoERNS_12MachineInstrE" title='llvm::SIInstrInfo::legalizeOperandsVOP2' data-ref="_ZNK4llvm11SIInstrInfo20legalizeOperandsVOP2ERNS_19MachineRegisterInfoERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm11SIInstrInfo20legalizeOperandsVOP2ERNS_19MachineRegisterInfoERNS_12MachineInstrE">legalizeOperandsVOP2</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col9 decl" id="1749MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="1749MRI" data-ref-filename="1749MRI">MRI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="1750MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="1750MI" data-ref-filename="1750MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="891">891</th><td></td></tr>
<tr><th id="892">892</th><td>  <i class="doc">/// Fix operands in<span class="command"> \p</span> <span class="arg">MI</span> to satisfy constant bus requirements.</i></td></tr>
<tr><th id="893">893</th><td>  <em>void</em> <dfn class="decl fn" id="_ZNK4llvm11SIInstrInfo20legalizeOperandsVOP3ERNS_19MachineRegisterInfoERNS_12MachineInstrE" title='llvm::SIInstrInfo::legalizeOperandsVOP3' data-ref="_ZNK4llvm11SIInstrInfo20legalizeOperandsVOP3ERNS_19MachineRegisterInfoERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm11SIInstrInfo20legalizeOperandsVOP3ERNS_19MachineRegisterInfoERNS_12MachineInstrE">legalizeOperandsVOP3</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col1 decl" id="1751MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="1751MRI" data-ref-filename="1751MRI">MRI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="1752MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="1752MI" data-ref-filename="1752MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="894">894</th><td></td></tr>
<tr><th id="895">895</th><td>  <i class="doc">/// Copy a value from a VGPR <span class="command">(\p</span> <span class="arg">SrcReg)</span> to SGPR.  This function can only</i></td></tr>
<tr><th id="896">896</th><td><i class="doc">  /// be used when it is know that the value in SrcReg is same across all</i></td></tr>
<tr><th id="897">897</th><td><i class="doc">  /// threads in the wave.</i></td></tr>
<tr><th id="898">898</th><td><i class="doc">  /// <span class="command">\returns</span> The SGPR register that<span class="command"> \p</span> <span class="arg">SrcReg</span> was copied to.</i></td></tr>
<tr><th id="899">899</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="decl fn" id="_ZNK4llvm11SIInstrInfo18readlaneVGPRToSGPRENS_8RegisterERNS_12MachineInstrERNS_19MachineRegisterInfoE" title='llvm::SIInstrInfo::readlaneVGPRToSGPR' data-ref="_ZNK4llvm11SIInstrInfo18readlaneVGPRToSGPRENS_8RegisterERNS_12MachineInstrERNS_19MachineRegisterInfoE" data-ref-filename="_ZNK4llvm11SIInstrInfo18readlaneVGPRToSGPRENS_8RegisterERNS_12MachineInstrERNS_19MachineRegisterInfoE">readlaneVGPRToSGPR</dfn>(<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="1753SrcReg" title='SrcReg' data-type='llvm::Register' data-ref="1753SrcReg" data-ref-filename="1753SrcReg">SrcReg</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="1754UseMI" title='UseMI' data-type='llvm::MachineInstr &amp;' data-ref="1754UseMI" data-ref-filename="1754UseMI">UseMI</dfn>,</td></tr>
<tr><th id="900">900</th><td>                              <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="1755MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="1755MRI" data-ref-filename="1755MRI">MRI</dfn>) <em>const</em>;</td></tr>
<tr><th id="901">901</th><td></td></tr>
<tr><th id="902">902</th><td>  <em>void</em> <dfn class="decl fn" id="_ZNK4llvm11SIInstrInfo20legalizeOperandsSMRDERNS_19MachineRegisterInfoERNS_12MachineInstrE" title='llvm::SIInstrInfo::legalizeOperandsSMRD' data-ref="_ZNK4llvm11SIInstrInfo20legalizeOperandsSMRDERNS_19MachineRegisterInfoERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm11SIInstrInfo20legalizeOperandsSMRDERNS_19MachineRegisterInfoERNS_12MachineInstrE">legalizeOperandsSMRD</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col6 decl" id="1756MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="1756MRI" data-ref-filename="1756MRI">MRI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="1757MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="1757MI" data-ref-filename="1757MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="903">903</th><td>  <em>void</em> <dfn class="decl fn" id="_ZNK4llvm11SIInstrInfo20legalizeOperandsFLATERNS_19MachineRegisterInfoERNS_12MachineInstrE" title='llvm::SIInstrInfo::legalizeOperandsFLAT' data-ref="_ZNK4llvm11SIInstrInfo20legalizeOperandsFLATERNS_19MachineRegisterInfoERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm11SIInstrInfo20legalizeOperandsFLATERNS_19MachineRegisterInfoERNS_12MachineInstrE">legalizeOperandsFLAT</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col8 decl" id="1758MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="1758MRI" data-ref-filename="1758MRI">MRI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="1759MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="1759MI" data-ref-filename="1759MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="904">904</th><td></td></tr>
<tr><th id="905">905</th><td>  <em>void</em> <dfn class="decl fn" id="_ZNK4llvm11SIInstrInfo22legalizeGenericOperandERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPKNS_19TargetRegisterCl7166486" title='llvm::SIInstrInfo::legalizeGenericOperand' data-ref="_ZNK4llvm11SIInstrInfo22legalizeGenericOperandERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPKNS_19TargetRegisterCl7166486" data-ref-filename="_ZNK4llvm11SIInstrInfo22legalizeGenericOperandERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPKNS_19TargetRegisterCl7166486">legalizeGenericOperand</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="1760InsertMBB" title='InsertMBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="1760InsertMBB" data-ref-filename="1760InsertMBB">InsertMBB</dfn>,</td></tr>
<tr><th id="906">906</th><td>                              <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col1 decl" id="1761I" title='I' data-type='MachineBasicBlock::iterator' data-ref="1761I" data-ref-filename="1761I">I</dfn>,</td></tr>
<tr><th id="907">907</th><td>                              <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col2 decl" id="1762DstRC" title='DstRC' data-type='const llvm::TargetRegisterClass *' data-ref="1762DstRC" data-ref-filename="1762DstRC">DstRC</dfn>,</td></tr>
<tr><th id="908">908</th><td>                              <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="1763Op" title='Op' data-type='llvm::MachineOperand &amp;' data-ref="1763Op" data-ref-filename="1763Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col4 decl" id="1764MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="1764MRI" data-ref-filename="1764MRI">MRI</dfn>,</td></tr>
<tr><th id="909">909</th><td>                              <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col5 decl" id="1765DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="1765DL" data-ref-filename="1765DL">DL</dfn>) <em>const</em>;</td></tr>
<tr><th id="910">910</th><td></td></tr>
<tr><th id="911">911</th><td>  <i class="doc">/// Legalize all operands in this instruction.  This function may create new</i></td></tr>
<tr><th id="912">912</th><td><i class="doc">  /// instructions and control-flow around<span class="command"> \p</span> <span class="arg">MI.</span>  If present,<span class="command"> \p</span> <span class="arg">MDT</span> is</i></td></tr>
<tr><th id="913">913</th><td><i class="doc">  /// updated.</i></td></tr>
<tr><th id="914">914</th><td><i class="doc">  /// <span class="command">\returns</span> A new basic block that contains<span class="command"> \p</span> <span class="arg">MI</span> if new blocks were created.</i></td></tr>
<tr><th id="915">915</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *</td></tr>
<tr><th id="916">916</th><td>  <dfn class="decl fn" id="_ZNK4llvm11SIInstrInfo16legalizeOperandsERNS_12MachineInstrEPNS_20MachineDominatorTreeE" title='llvm::SIInstrInfo::legalizeOperands' data-ref="_ZNK4llvm11SIInstrInfo16legalizeOperandsERNS_12MachineInstrEPNS_20MachineDominatorTreeE" data-ref-filename="_ZNK4llvm11SIInstrInfo16legalizeOperandsERNS_12MachineInstrEPNS_20MachineDominatorTreeE">legalizeOperands</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="1766MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="1766MI" data-ref-filename="1766MI">MI</dfn>, <a class="type" href="#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree" data-ref-filename="llvm..MachineDominatorTree">MachineDominatorTree</a> *<dfn class="local col7 decl" id="1767MDT" title='MDT' data-type='llvm::MachineDominatorTree *' data-ref="1767MDT" data-ref-filename="1767MDT">MDT</dfn> = <b>nullptr</b>) <em>const</em>;</td></tr>
<tr><th id="917">917</th><td></td></tr>
<tr><th id="918">918</th><td>  <i class="doc">/// Replace this instruction's opcode with the equivalent VALU</i></td></tr>
<tr><th id="919">919</th><td><i class="doc">  /// opcode.  This function will also move the users of<span class="command"> \p</span> <span class="arg">MI</span> to the</i></td></tr>
<tr><th id="920">920</th><td><i class="doc">  /// VALU if necessary. If present,<span class="command"> \p</span> <span class="arg">MDT</span> is updated.</i></td></tr>
<tr><th id="921">921</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="decl fn" id="_ZNK4llvm11SIInstrInfo10moveToVALUERNS_12MachineInstrEPNS_20MachineDominatorTreeE" title='llvm::SIInstrInfo::moveToVALU' data-ref="_ZNK4llvm11SIInstrInfo10moveToVALUERNS_12MachineInstrEPNS_20MachineDominatorTreeE" data-ref-filename="_ZNK4llvm11SIInstrInfo10moveToVALUERNS_12MachineInstrEPNS_20MachineDominatorTreeE">moveToVALU</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="1768MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="1768MI" data-ref-filename="1768MI">MI</dfn>,</td></tr>
<tr><th id="922">922</th><td>                                <a class="type" href="#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree" data-ref-filename="llvm..MachineDominatorTree">MachineDominatorTree</a> *<dfn class="local col9 decl" id="1769MDT" title='MDT' data-type='llvm::MachineDominatorTree *' data-ref="1769MDT" data-ref-filename="1769MDT">MDT</dfn> = <b>nullptr</b>) <em>const</em>;</td></tr>
<tr><th id="923">923</th><td></td></tr>
<tr><th id="924">924</th><td>  <em>void</em> <dfn class="virtual decl fn" id="_ZNK4llvm11SIInstrInfo10insertNoopERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::SIInstrInfo::insertNoop' data-ref="_ZNK4llvm11SIInstrInfo10insertNoopERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZNK4llvm11SIInstrInfo10insertNoopERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">insertNoop</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="1770MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="1770MBB" data-ref-filename="1770MBB">MBB</dfn>,</td></tr>
<tr><th id="925">925</th><td>                  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col1 decl" id="1771MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="1771MI" data-ref-filename="1771MI">MI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="926">926</th><td></td></tr>
<tr><th id="927">927</th><td>  <em>void</em> <dfn class="virtual decl fn" id="_ZNK4llvm11SIInstrInfo11insertNoopsERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj" title='llvm::SIInstrInfo::insertNoops' data-ref="_ZNK4llvm11SIInstrInfo11insertNoopsERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj" data-ref-filename="_ZNK4llvm11SIInstrInfo11insertNoopsERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj">insertNoops</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="1772MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="1772MBB" data-ref-filename="1772MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col3 decl" id="1773MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="1773MI" data-ref-filename="1773MI">MI</dfn>,</td></tr>
<tr><th id="928">928</th><td>                   <em>unsigned</em> <dfn class="local col4 decl" id="1774Quantity" title='Quantity' data-type='unsigned int' data-ref="1774Quantity" data-ref-filename="1774Quantity">Quantity</dfn>) <em>const</em> override;</td></tr>
<tr><th id="929">929</th><td></td></tr>
<tr><th id="930">930</th><td>  <em>void</em> <dfn class="decl fn" id="_ZNK4llvm11SIInstrInfo12insertReturnERNS_17MachineBasicBlockE" title='llvm::SIInstrInfo::insertReturn' data-ref="_ZNK4llvm11SIInstrInfo12insertReturnERNS_17MachineBasicBlockE" data-ref-filename="_ZNK4llvm11SIInstrInfo12insertReturnERNS_17MachineBasicBlockE">insertReturn</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="1775MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="1775MBB" data-ref-filename="1775MBB">MBB</dfn>) <em>const</em>;</td></tr>
<tr><th id="931">931</th><td>  <i class="doc">/// Return the number of wait states that result from executing this</i></td></tr>
<tr><th id="932">932</th><td><i class="doc">  /// instruction.</i></td></tr>
<tr><th id="933">933</th><td>  <em>static</em> <em>unsigned</em> <dfn class="decl fn" id="_ZN4llvm11SIInstrInfo16getNumWaitStatesERKNS_12MachineInstrE" title='llvm::SIInstrInfo::getNumWaitStates' data-ref="_ZN4llvm11SIInstrInfo16getNumWaitStatesERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo16getNumWaitStatesERKNS_12MachineInstrE">getNumWaitStates</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="1776MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1776MI" data-ref-filename="1776MI">MI</dfn>);</td></tr>
<tr><th id="934">934</th><td></td></tr>
<tr><th id="935">935</th><td>  <i class="doc">/// Returns the operand named<span class="command"> \p</span> <span class="arg">Op.</span>  If<span class="command"> \p</span> <span class="arg">MI</span> does not have an</i></td></tr>
<tr><th id="936">936</th><td><i class="doc">  /// operand named<span class="command"> \c</span> <span class="arg">Op,</span> this function returns nullptr.</i></td></tr>
<tr><th id="937">937</th><td>  <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#209" title="__attribute__((__pure__))" data-ref="_M/LLVM_READONLY">LLVM_READONLY</a></td></tr>
<tr><th id="938">938</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *<dfn class="decl fn" id="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" title='llvm::SIInstrInfo::getNamedOperand' data-ref="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj">getNamedOperand</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="1777MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="1777MI" data-ref-filename="1777MI">MI</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="1778OperandName" title='OperandName' data-type='unsigned int' data-ref="1778OperandName" data-ref-filename="1778OperandName">OperandName</dfn>) <em>const</em>;</td></tr>
<tr><th id="939">939</th><td></td></tr>
<tr><th id="940">940</th><td>  <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#209" title="__attribute__((__pure__))" data-ref="_M/LLVM_READONLY">LLVM_READONLY</a></td></tr>
<tr><th id="941">941</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *<dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj" title='llvm::SIInstrInfo::getNamedOperand' data-ref="_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo15getNamedOperandERKNS_12MachineInstrEj">getNamedOperand</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="1779MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1779MI" data-ref-filename="1779MI">MI</dfn>,</td></tr>
<tr><th id="942">942</th><td>                                        <em>unsigned</em> <dfn class="local col0 decl" id="1780OpName" title='OpName' data-type='unsigned int' data-ref="1780OpName" data-ref-filename="1780OpName">OpName</dfn>) <em>const</em> {</td></tr>
<tr><th id="943">943</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" title='llvm::SIInstrInfo::getNamedOperand' data-ref="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj">getNamedOperand</a>(<span class='refarg'><b>const_cast</b>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;&gt;(<a class="local col9 ref" href="#1779MI" title='MI' data-ref="1779MI" data-ref-filename="1779MI">MI</a>)</span>, <a class="local col0 ref" href="#1780OpName" title='OpName' data-ref="1780OpName" data-ref-filename="1780OpName">OpName</a>);</td></tr>
<tr><th id="944">944</th><td>  }</td></tr>
<tr><th id="945">945</th><td></td></tr>
<tr><th id="946">946</th><td>  <i class="doc">/// Get required immediate operand</i></td></tr>
<tr><th id="947">947</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo18getNamedImmOperandERKNS_12MachineInstrEj" title='llvm::SIInstrInfo::getNamedImmOperand' data-ref="_ZNK4llvm11SIInstrInfo18getNamedImmOperandERKNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo18getNamedImmOperandERKNS_12MachineInstrEj">getNamedImmOperand</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="1781MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1781MI" data-ref-filename="1781MI">MI</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="1782OpName" title='OpName' data-type='unsigned int' data-ref="1782OpName" data-ref-filename="1782OpName">OpName</dfn>) <em>const</em> {</td></tr>
<tr><th id="948">948</th><td>    <em>int</em> <dfn class="local col3 decl" id="1783Idx" title='Idx' data-type='int' data-ref="1783Idx" data-ref-filename="1783Idx">Idx</dfn> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" title='llvm::AMDGPU::getNamedOperandIdx' data-ref="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" data-ref-filename="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt">getNamedOperandIdx</a>(<a class="local col1 ref" href="#1781MI" title='MI' data-ref="1781MI" data-ref-filename="1781MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>(), <a class="local col2 ref" href="#1782OpName" title='OpName' data-ref="1782OpName" data-ref-filename="1782OpName">OpName</a>);</td></tr>
<tr><th id="949">949</th><td>    <b>return</b> <a class="local col1 ref" href="#1781MI" title='MI' data-ref="1781MI" data-ref-filename="1781MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#1783Idx" title='Idx' data-ref="1783Idx" data-ref-filename="1783Idx">Idx</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="950">950</th><td>  }</td></tr>
<tr><th id="951">951</th><td></td></tr>
<tr><th id="952">952</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl fn" id="_ZNK4llvm11SIInstrInfo24getDefaultRsrcDataFormatEv" title='llvm::SIInstrInfo::getDefaultRsrcDataFormat' data-ref="_ZNK4llvm11SIInstrInfo24getDefaultRsrcDataFormatEv" data-ref-filename="_ZNK4llvm11SIInstrInfo24getDefaultRsrcDataFormatEv">getDefaultRsrcDataFormat</dfn>() <em>const</em>;</td></tr>
<tr><th id="953">953</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl fn" id="_ZNK4llvm11SIInstrInfo21getScratchRsrcWords23Ev" title='llvm::SIInstrInfo::getScratchRsrcWords23' data-ref="_ZNK4llvm11SIInstrInfo21getScratchRsrcWords23Ev" data-ref-filename="_ZNK4llvm11SIInstrInfo21getScratchRsrcWords23Ev">getScratchRsrcWords23</dfn>() <em>const</em>;</td></tr>
<tr><th id="954">954</th><td></td></tr>
<tr><th id="955">955</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm11SIInstrInfo23isLowLatencyInstructionERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isLowLatencyInstruction' data-ref="_ZNK4llvm11SIInstrInfo23isLowLatencyInstructionERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm11SIInstrInfo23isLowLatencyInstructionERKNS_12MachineInstrE">isLowLatencyInstruction</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="1784MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1784MI" data-ref-filename="1784MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="956">956</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm11SIInstrInfo16isHighLatencyDefEi" title='llvm::SIInstrInfo::isHighLatencyDef' data-ref="_ZNK4llvm11SIInstrInfo16isHighLatencyDefEi" data-ref-filename="_ZNK4llvm11SIInstrInfo16isHighLatencyDefEi">isHighLatencyDef</dfn>(<em>int</em> <dfn class="local col5 decl" id="1785Opc" title='Opc' data-type='int' data-ref="1785Opc" data-ref-filename="1785Opc">Opc</dfn>) <em>const</em> override;</td></tr>
<tr><th id="957">957</th><td></td></tr>
<tr><th id="958">958</th><td>  <i class="doc">/// Return the descriptor of the target-specific machine instruction</i></td></tr>
<tr><th id="959">959</th><td><i class="doc">  /// that corresponds to the specified pseudo or native opcode.</i></td></tr>
<tr><th id="960">960</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" data-ref-filename="llvm..MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="decl def fn" id="_ZNK4llvm11SIInstrInfo21getMCOpcodeFromPseudoEj" title='llvm::SIInstrInfo::getMCOpcodeFromPseudo' data-ref="_ZNK4llvm11SIInstrInfo21getMCOpcodeFromPseudoEj" data-ref-filename="_ZNK4llvm11SIInstrInfo21getMCOpcodeFromPseudoEj">getMCOpcodeFromPseudo</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="1786Opcode" title='Opcode' data-type='unsigned int' data-ref="1786Opcode" data-ref-filename="1786Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="961">961</th><td>    <b>return</b> <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="member fn" href="#_ZNK4llvm11SIInstrInfo16pseudoToMCOpcodeEi" title='llvm::SIInstrInfo::pseudoToMCOpcode' data-ref="_ZNK4llvm11SIInstrInfo16pseudoToMCOpcodeEi" data-ref-filename="_ZNK4llvm11SIInstrInfo16pseudoToMCOpcodeEi">pseudoToMCOpcode</a>(<a class="local col6 ref" href="#1786Opcode" title='Opcode' data-ref="1786Opcode" data-ref-filename="1786Opcode">Opcode</a>));</td></tr>
<tr><th id="962">962</th><td>  }</td></tr>
<tr><th id="963">963</th><td></td></tr>
<tr><th id="964">964</th><td>  <em>unsigned</em> <dfn class="decl fn" id="_ZNK4llvm11SIInstrInfo13isStackAccessERKNS_12MachineInstrERi" title='llvm::SIInstrInfo::isStackAccess' data-ref="_ZNK4llvm11SIInstrInfo13isStackAccessERKNS_12MachineInstrERi" data-ref-filename="_ZNK4llvm11SIInstrInfo13isStackAccessERKNS_12MachineInstrERi">isStackAccess</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="1787MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1787MI" data-ref-filename="1787MI">MI</dfn>, <em>int</em> &amp;<dfn class="local col8 decl" id="1788FrameIndex" title='FrameIndex' data-type='int &amp;' data-ref="1788FrameIndex" data-ref-filename="1788FrameIndex">FrameIndex</dfn>) <em>const</em>;</td></tr>
<tr><th id="965">965</th><td>  <em>unsigned</em> <dfn class="decl fn" id="_ZNK4llvm11SIInstrInfo17isSGPRStackAccessERKNS_12MachineInstrERi" title='llvm::SIInstrInfo::isSGPRStackAccess' data-ref="_ZNK4llvm11SIInstrInfo17isSGPRStackAccessERKNS_12MachineInstrERi" data-ref-filename="_ZNK4llvm11SIInstrInfo17isSGPRStackAccessERKNS_12MachineInstrERi">isSGPRStackAccess</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="1789MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1789MI" data-ref-filename="1789MI">MI</dfn>, <em>int</em> &amp;<dfn class="local col0 decl" id="1790FrameIndex" title='FrameIndex' data-type='int &amp;' data-ref="1790FrameIndex" data-ref-filename="1790FrameIndex">FrameIndex</dfn>) <em>const</em>;</td></tr>
<tr><th id="966">966</th><td></td></tr>
<tr><th id="967">967</th><td>  <em>unsigned</em> <dfn class="virtual decl fn" id="_ZNK4llvm11SIInstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERi" title='llvm::SIInstrInfo::isLoadFromStackSlot' data-ref="_ZNK4llvm11SIInstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERi" data-ref-filename="_ZNK4llvm11SIInstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERi">isLoadFromStackSlot</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="1791MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1791MI" data-ref-filename="1791MI">MI</dfn>,</td></tr>
<tr><th id="968">968</th><td>                               <em>int</em> &amp;<dfn class="local col2 decl" id="1792FrameIndex" title='FrameIndex' data-type='int &amp;' data-ref="1792FrameIndex" data-ref-filename="1792FrameIndex">FrameIndex</dfn>) <em>const</em> override;</td></tr>
<tr><th id="969">969</th><td>  <em>unsigned</em> <dfn class="virtual decl fn" id="_ZNK4llvm11SIInstrInfo18isStoreToStackSlotERKNS_12MachineInstrERi" title='llvm::SIInstrInfo::isStoreToStackSlot' data-ref="_ZNK4llvm11SIInstrInfo18isStoreToStackSlotERKNS_12MachineInstrERi" data-ref-filename="_ZNK4llvm11SIInstrInfo18isStoreToStackSlotERKNS_12MachineInstrERi">isStoreToStackSlot</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="1793MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1793MI" data-ref-filename="1793MI">MI</dfn>,</td></tr>
<tr><th id="970">970</th><td>                              <em>int</em> &amp;<dfn class="local col4 decl" id="1794FrameIndex" title='FrameIndex' data-type='int &amp;' data-ref="1794FrameIndex" data-ref-filename="1794FrameIndex">FrameIndex</dfn>) <em>const</em> override;</td></tr>
<tr><th id="971">971</th><td></td></tr>
<tr><th id="972">972</th><td>  <em>unsigned</em> <dfn class="decl fn" id="_ZNK4llvm11SIInstrInfo17getInstBundleSizeERKNS_12MachineInstrE" title='llvm::SIInstrInfo::getInstBundleSize' data-ref="_ZNK4llvm11SIInstrInfo17getInstBundleSizeERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm11SIInstrInfo17getInstBundleSizeERKNS_12MachineInstrE">getInstBundleSize</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="1795MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1795MI" data-ref-filename="1795MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="973">973</th><td>  <em>unsigned</em> <dfn class="virtual decl fn" id="_ZNK4llvm11SIInstrInfo18getInstSizeInBytesERKNS_12MachineInstrE" title='llvm::SIInstrInfo::getInstSizeInBytes' data-ref="_ZNK4llvm11SIInstrInfo18getInstSizeInBytesERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm11SIInstrInfo18getInstSizeInBytesERKNS_12MachineInstrE">getInstSizeInBytes</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="1796MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1796MI" data-ref-filename="1796MI">MI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="974">974</th><td></td></tr>
<tr><th id="975">975</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm11SIInstrInfo25mayAccessFlatAddressSpaceERKNS_12MachineInstrE" title='llvm::SIInstrInfo::mayAccessFlatAddressSpace' data-ref="_ZNK4llvm11SIInstrInfo25mayAccessFlatAddressSpaceERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm11SIInstrInfo25mayAccessFlatAddressSpaceERKNS_12MachineInstrE">mayAccessFlatAddressSpace</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="1797MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1797MI" data-ref-filename="1797MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="976">976</th><td></td></tr>
<tr><th id="977">977</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm11SIInstrInfo23isNonUniformBranchInstrERNS_12MachineInstrE" title='llvm::SIInstrInfo::isNonUniformBranchInstr' data-ref="_ZNK4llvm11SIInstrInfo23isNonUniformBranchInstrERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm11SIInstrInfo23isNonUniformBranchInstrERNS_12MachineInstrE">isNonUniformBranchInstr</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="1798Instr" title='Instr' data-type='llvm::MachineInstr &amp;' data-ref="1798Instr" data-ref-filename="1798Instr">Instr</dfn>) <em>const</em>;</td></tr>
<tr><th id="978">978</th><td></td></tr>
<tr><th id="979">979</th><td>  <em>void</em> <dfn class="decl fn" id="_ZNK4llvm11SIInstrInfo25convertNonUniformIfRegionEPNS_17MachineBasicBlockES2_" title='llvm::SIInstrInfo::convertNonUniformIfRegion' data-ref="_ZNK4llvm11SIInstrInfo25convertNonUniformIfRegionEPNS_17MachineBasicBlockES2_" data-ref-filename="_ZNK4llvm11SIInstrInfo25convertNonUniformIfRegionEPNS_17MachineBasicBlockES2_">convertNonUniformIfRegion</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col9 decl" id="1799IfEntry" title='IfEntry' data-type='llvm::MachineBasicBlock *' data-ref="1799IfEntry" data-ref-filename="1799IfEntry">IfEntry</dfn>,</td></tr>
<tr><th id="980">980</th><td>                                 <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col0 decl" id="1800IfEnd" title='IfEnd' data-type='llvm::MachineBasicBlock *' data-ref="1800IfEnd" data-ref-filename="1800IfEnd">IfEnd</dfn>) <em>const</em>;</td></tr>
<tr><th id="981">981</th><td></td></tr>
<tr><th id="982">982</th><td>  <em>void</em> <dfn class="decl fn" id="_ZNK4llvm11SIInstrInfo27convertNonUniformLoopRegionEPNS_17MachineBasicBlockES2_" title='llvm::SIInstrInfo::convertNonUniformLoopRegion' data-ref="_ZNK4llvm11SIInstrInfo27convertNonUniformLoopRegionEPNS_17MachineBasicBlockES2_" data-ref-filename="_ZNK4llvm11SIInstrInfo27convertNonUniformLoopRegionEPNS_17MachineBasicBlockES2_">convertNonUniformLoopRegion</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col1 decl" id="1801LoopEntry" title='LoopEntry' data-type='llvm::MachineBasicBlock *' data-ref="1801LoopEntry" data-ref-filename="1801LoopEntry">LoopEntry</dfn>,</td></tr>
<tr><th id="983">983</th><td>                                   <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col2 decl" id="1802LoopEnd" title='LoopEnd' data-type='llvm::MachineBasicBlock *' data-ref="1802LoopEnd" data-ref-filename="1802LoopEnd">LoopEnd</dfn>) <em>const</em>;</td></tr>
<tr><th id="984">984</th><td></td></tr>
<tr><th id="985">985</th><td>  <span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<em>unsigned</em>, <em>unsigned</em>&gt;</td></tr>
<tr><th id="986">986</th><td>  <dfn class="virtual decl fn" id="_ZNK4llvm11SIInstrInfo35decomposeMachineOperandsTargetFlagsEj" title='llvm::SIInstrInfo::decomposeMachineOperandsTargetFlags' data-ref="_ZNK4llvm11SIInstrInfo35decomposeMachineOperandsTargetFlagsEj" data-ref-filename="_ZNK4llvm11SIInstrInfo35decomposeMachineOperandsTargetFlagsEj">decomposeMachineOperandsTargetFlags</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="1803TF" title='TF' data-type='unsigned int' data-ref="1803TF" data-ref-filename="1803TF">TF</dfn>) <em>const</em> override;</td></tr>
<tr><th id="987">987</th><td></td></tr>
<tr><th id="988">988</th><td>  <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<em>int</em>, <em>const</em> <em>char</em> *&gt;&gt;</td></tr>
<tr><th id="989">989</th><td>  <dfn class="virtual decl fn" id="_ZNK4llvm11SIInstrInfo28getSerializableTargetIndicesEv" title='llvm::SIInstrInfo::getSerializableTargetIndices' data-ref="_ZNK4llvm11SIInstrInfo28getSerializableTargetIndicesEv" data-ref-filename="_ZNK4llvm11SIInstrInfo28getSerializableTargetIndicesEv">getSerializableTargetIndices</dfn>() <em>const</em> override;</td></tr>
<tr><th id="990">990</th><td></td></tr>
<tr><th id="991">991</th><td>  <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<em>unsigned</em>, <em>const</em> <em>char</em> *&gt;&gt;</td></tr>
<tr><th id="992">992</th><td>  <dfn class="virtual decl fn" id="_ZNK4llvm11SIInstrInfo46getSerializableDirectMachineOperandTargetFlagsEv" title='llvm::SIInstrInfo::getSerializableDirectMachineOperandTargetFlags' data-ref="_ZNK4llvm11SIInstrInfo46getSerializableDirectMachineOperandTargetFlagsEv" data-ref-filename="_ZNK4llvm11SIInstrInfo46getSerializableDirectMachineOperandTargetFlagsEv">getSerializableDirectMachineOperandTargetFlags</dfn>() <em>const</em> override;</td></tr>
<tr><th id="993">993</th><td></td></tr>
<tr><th id="994">994</th><td>  <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::ScheduleHazardRecognizer" title='llvm::ScheduleHazardRecognizer' data-ref="llvm::ScheduleHazardRecognizer" data-ref-filename="llvm..ScheduleHazardRecognizer">ScheduleHazardRecognizer</a> *</td></tr>
<tr><th id="995">995</th><td>  <dfn class="virtual decl fn" id="_ZNK4llvm11SIInstrInfo34CreateTargetPostRAHazardRecognizerEPKNS_18InstrItineraryDataEPKNS_11ScheduleDAGE" title='llvm::SIInstrInfo::CreateTargetPostRAHazardRecognizer' data-ref="_ZNK4llvm11SIInstrInfo34CreateTargetPostRAHazardRecognizerEPKNS_18InstrItineraryDataEPKNS_11ScheduleDAGE" data-ref-filename="_ZNK4llvm11SIInstrInfo34CreateTargetPostRAHazardRecognizerEPKNS_18InstrItineraryDataEPKNS_11ScheduleDAGE">CreateTargetPostRAHazardRecognizer</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData" data-ref-filename="llvm..InstrItineraryData">InstrItineraryData</a> *<dfn class="local col4 decl" id="1804II" title='II' data-type='const llvm::InstrItineraryData *' data-ref="1804II" data-ref-filename="1804II">II</dfn>,</td></tr>
<tr><th id="996">996</th><td>                                 <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::ScheduleDAG" title='llvm::ScheduleDAG' data-ref="llvm::ScheduleDAG" data-ref-filename="llvm..ScheduleDAG">ScheduleDAG</a> *<dfn class="local col5 decl" id="1805DAG" title='DAG' data-type='const llvm::ScheduleDAG *' data-ref="1805DAG" data-ref-filename="1805DAG">DAG</dfn>) <em>const</em> override;</td></tr>
<tr><th id="997">997</th><td></td></tr>
<tr><th id="998">998</th><td>  <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::ScheduleHazardRecognizer" title='llvm::ScheduleHazardRecognizer' data-ref="llvm::ScheduleHazardRecognizer" data-ref-filename="llvm..ScheduleHazardRecognizer">ScheduleHazardRecognizer</a> *</td></tr>
<tr><th id="999">999</th><td>  <dfn class="virtual decl fn" id="_ZNK4llvm11SIInstrInfo34CreateTargetPostRAHazardRecognizerERKNS_15MachineFunctionE" title='llvm::SIInstrInfo::CreateTargetPostRAHazardRecognizer' data-ref="_ZNK4llvm11SIInstrInfo34CreateTargetPostRAHazardRecognizerERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm11SIInstrInfo34CreateTargetPostRAHazardRecognizerERKNS_15MachineFunctionE">CreateTargetPostRAHazardRecognizer</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col6 decl" id="1806MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="1806MF" data-ref-filename="1806MF">MF</dfn>) <em>const</em> override;</td></tr>
<tr><th id="1000">1000</th><td></td></tr>
<tr><th id="1001">1001</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm11SIInstrInfo20isBasicBlockPrologueERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isBasicBlockPrologue' data-ref="_ZNK4llvm11SIInstrInfo20isBasicBlockPrologueERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm11SIInstrInfo20isBasicBlockPrologueERKNS_12MachineInstrE">isBasicBlockPrologue</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="1807MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1807MI" data-ref-filename="1807MI">MI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="1002">1002</th><td></td></tr>
<tr><th id="1003">1003</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="virtual decl fn" id="_ZNK4llvm11SIInstrInfo24createPHIDestinationCopyERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_8RegisterES9_" title='llvm::SIInstrInfo::createPHIDestinationCopy' data-ref="_ZNK4llvm11SIInstrInfo24createPHIDestinationCopyERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_8RegisterES9_" data-ref-filename="_ZNK4llvm11SIInstrInfo24createPHIDestinationCopyERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_8RegisterES9_">createPHIDestinationCopy</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="1808MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="1808MBB" data-ref-filename="1808MBB">MBB</dfn>,</td></tr>
<tr><th id="1004">1004</th><td>                                         <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col9 decl" id="1809InsPt" title='InsPt' data-type='MachineBasicBlock::iterator' data-ref="1809InsPt" data-ref-filename="1809InsPt">InsPt</dfn>,</td></tr>
<tr><th id="1005">1005</th><td>                                         <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col0 decl" id="1810DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="1810DL" data-ref-filename="1810DL">DL</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="1811Src" title='Src' data-type='llvm::Register' data-ref="1811Src" data-ref-filename="1811Src">Src</dfn>,</td></tr>
<tr><th id="1006">1006</th><td>                                         <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="1812Dst" title='Dst' data-type='llvm::Register' data-ref="1812Dst" data-ref-filename="1812Dst">Dst</dfn>) <em>const</em> override;</td></tr>
<tr><th id="1007">1007</th><td></td></tr>
<tr><th id="1008">1008</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="virtual decl fn" id="_ZNK4llvm11SIInstrInfo19createPHISourceCopyERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_8RegisterEjS9_" title='llvm::SIInstrInfo::createPHISourceCopy' data-ref="_ZNK4llvm11SIInstrInfo19createPHISourceCopyERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_8RegisterEjS9_" data-ref-filename="_ZNK4llvm11SIInstrInfo19createPHISourceCopyERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_8RegisterEjS9_">createPHISourceCopy</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="1813MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="1813MBB" data-ref-filename="1813MBB">MBB</dfn>,</td></tr>
<tr><th id="1009">1009</th><td>                                    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col4 decl" id="1814InsPt" title='InsPt' data-type='MachineBasicBlock::iterator' data-ref="1814InsPt" data-ref-filename="1814InsPt">InsPt</dfn>,</td></tr>
<tr><th id="1010">1010</th><td>                                    <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col5 decl" id="1815DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="1815DL" data-ref-filename="1815DL">DL</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="1816Src" title='Src' data-type='llvm::Register' data-ref="1816Src" data-ref-filename="1816Src">Src</dfn>,</td></tr>
<tr><th id="1011">1011</th><td>                                    <em>unsigned</em> <dfn class="local col7 decl" id="1817SrcSubReg" title='SrcSubReg' data-type='unsigned int' data-ref="1817SrcSubReg" data-ref-filename="1817SrcSubReg">SrcSubReg</dfn>,</td></tr>
<tr><th id="1012">1012</th><td>                                    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="1818Dst" title='Dst' data-type='llvm::Register' data-ref="1818Dst" data-ref-filename="1818Dst">Dst</dfn>) <em>const</em> override;</td></tr>
<tr><th id="1013">1013</th><td></td></tr>
<tr><th id="1014">1014</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm11SIInstrInfo8isWave32Ev" title='llvm::SIInstrInfo::isWave32' data-ref="_ZNK4llvm11SIInstrInfo8isWave32Ev" data-ref-filename="_ZNK4llvm11SIInstrInfo8isWave32Ev">isWave32</dfn>() <em>const</em>;</td></tr>
<tr><th id="1015">1015</th><td></td></tr>
<tr><th id="1016">1016</th><td>  <i class="doc">/// Return a partially built integer add instruction without carry.</i></td></tr>
<tr><th id="1017">1017</th><td><i class="doc">  /// Caller must add source operands.</i></td></tr>
<tr><th id="1018">1018</th><td><i class="doc">  /// For pre-GFX9 it will generate unused carry destination operand.</i></td></tr>
<tr><th id="1019">1019</th><td><i class="doc">  /// TODO: After GFX9 it should return a no-carry operation.</i></td></tr>
<tr><th id="1020">1020</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl fn" id="_ZNK4llvm11SIInstrInfo13getAddNoCarryERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_8RegisterE" title='llvm::SIInstrInfo::getAddNoCarry' data-ref="_ZNK4llvm11SIInstrInfo13getAddNoCarryERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_8RegisterE" data-ref-filename="_ZNK4llvm11SIInstrInfo13getAddNoCarryERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_8RegisterE">getAddNoCarry</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col9 decl" id="1819MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="1819MBB" data-ref-filename="1819MBB">MBB</dfn>,</td></tr>
<tr><th id="1021">1021</th><td>                                    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col0 decl" id="1820I" title='I' data-type='MachineBasicBlock::iterator' data-ref="1820I" data-ref-filename="1820I">I</dfn>,</td></tr>
<tr><th id="1022">1022</th><td>                                    <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col1 decl" id="1821DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="1821DL" data-ref-filename="1821DL">DL</dfn>,</td></tr>
<tr><th id="1023">1023</th><td>                                    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="1822DestReg" title='DestReg' data-type='llvm::Register' data-ref="1822DestReg" data-ref-filename="1822DestReg">DestReg</dfn>) <em>const</em>;</td></tr>
<tr><th id="1024">1024</th><td></td></tr>
<tr><th id="1025">1025</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl fn" id="_ZNK4llvm11SIInstrInfo13getAddNoCarryERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_8RegisterERNS_12RegScavengerE" title='llvm::SIInstrInfo::getAddNoCarry' data-ref="_ZNK4llvm11SIInstrInfo13getAddNoCarryERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_8RegisterERNS_12RegScavengerE" data-ref-filename="_ZNK4llvm11SIInstrInfo13getAddNoCarryERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_8RegisterERNS_12RegScavengerE">getAddNoCarry</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="1823MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="1823MBB" data-ref-filename="1823MBB">MBB</dfn>,</td></tr>
<tr><th id="1026">1026</th><td>                                    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col4 decl" id="1824I" title='I' data-type='MachineBasicBlock::iterator' data-ref="1824I" data-ref-filename="1824I">I</dfn>,</td></tr>
<tr><th id="1027">1027</th><td>                                    <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col5 decl" id="1825DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="1825DL" data-ref-filename="1825DL">DL</dfn>,</td></tr>
<tr><th id="1028">1028</th><td>                                    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="1826DestReg" title='DestReg' data-type='llvm::Register' data-ref="1826DestReg" data-ref-filename="1826DestReg">DestReg</dfn>,</td></tr>
<tr><th id="1029">1029</th><td>                                    <a class="type" href="../../../include/llvm/CodeGen/TargetFrameLowering.h.html#llvm::RegScavenger" title='llvm::RegScavenger' data-ref="llvm::RegScavenger" data-ref-filename="llvm..RegScavenger">RegScavenger</a> &amp;<dfn class="local col7 decl" id="1827RS" title='RS' data-type='llvm::RegScavenger &amp;' data-ref="1827RS" data-ref-filename="1827RS">RS</dfn>) <em>const</em>;</td></tr>
<tr><th id="1030">1030</th><td></td></tr>
<tr><th id="1031">1031</th><td>  <em>static</em> <em>bool</em> <dfn class="decl fn" id="_ZN4llvm11SIInstrInfo16isKillTerminatorEj" title='llvm::SIInstrInfo::isKillTerminator' data-ref="_ZN4llvm11SIInstrInfo16isKillTerminatorEj" data-ref-filename="_ZN4llvm11SIInstrInfo16isKillTerminatorEj">isKillTerminator</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="1828Opcode" title='Opcode' data-type='unsigned int' data-ref="1828Opcode" data-ref-filename="1828Opcode">Opcode</dfn>);</td></tr>
<tr><th id="1032">1032</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" data-ref-filename="llvm..MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="decl fn" id="_ZNK4llvm11SIInstrInfo27getKillTerminatorFromPseudoEj" title='llvm::SIInstrInfo::getKillTerminatorFromPseudo' data-ref="_ZNK4llvm11SIInstrInfo27getKillTerminatorFromPseudoEj" data-ref-filename="_ZNK4llvm11SIInstrInfo27getKillTerminatorFromPseudoEj">getKillTerminatorFromPseudo</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="1829Opcode" title='Opcode' data-type='unsigned int' data-ref="1829Opcode" data-ref-filename="1829Opcode">Opcode</dfn>) <em>const</em>;</td></tr>
<tr><th id="1033">1033</th><td></td></tr>
<tr><th id="1034">1034</th><td>  <em>static</em> <em>bool</em> <dfn class="decl def fn" id="_ZN4llvm11SIInstrInfo21isLegalMUBUFImmOffsetEj" title='llvm::SIInstrInfo::isLegalMUBUFImmOffset' data-ref="_ZN4llvm11SIInstrInfo21isLegalMUBUFImmOffsetEj" data-ref-filename="_ZN4llvm11SIInstrInfo21isLegalMUBUFImmOffsetEj">isLegalMUBUFImmOffset</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="1830Imm" title='Imm' data-type='unsigned int' data-ref="1830Imm" data-ref-filename="1830Imm">Imm</dfn>) {</td></tr>
<tr><th id="1035">1035</th><td>    <b>return</b> <a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm6isUIntEm" title='llvm::isUInt' data-ref="_ZN4llvm6isUIntEm" data-ref-filename="_ZN4llvm6isUIntEm">isUInt</a>&lt;<var>12</var>&gt;(<a class="local col0 ref" href="#1830Imm" title='Imm' data-ref="1830Imm" data-ref-filename="1830Imm">Imm</a>);</td></tr>
<tr><th id="1036">1036</th><td>  }</td></tr>
<tr><th id="1037">1037</th><td></td></tr>
<tr><th id="1038">1038</th><td>  <i class="doc">/// Returns if<span class="command"> \p</span> <span class="arg">Offset</span> is legal for the subtarget as the offset to a FLAT</i></td></tr>
<tr><th id="1039">1039</th><td><i class="doc">  /// encoded instruction. If<span class="command"> \p</span> <span class="arg">Signed,</span> this is for an instruction that</i></td></tr>
<tr><th id="1040">1040</th><td><i class="doc">  /// interprets the offset as signed.</i></td></tr>
<tr><th id="1041">1041</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm11SIInstrInfo17isLegalFLATOffsetEljb" title='llvm::SIInstrInfo::isLegalFLATOffset' data-ref="_ZNK4llvm11SIInstrInfo17isLegalFLATOffsetEljb" data-ref-filename="_ZNK4llvm11SIInstrInfo17isLegalFLATOffsetEljb">isLegalFLATOffset</dfn>(<a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col1 decl" id="1831Offset" title='Offset' data-type='int64_t' data-ref="1831Offset" data-ref-filename="1831Offset">Offset</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="1832AddrSpace" title='AddrSpace' data-type='unsigned int' data-ref="1832AddrSpace" data-ref-filename="1832AddrSpace">AddrSpace</dfn>,</td></tr>
<tr><th id="1042">1042</th><td>                         <em>bool</em> <dfn class="local col3 decl" id="1833Signed" title='Signed' data-type='bool' data-ref="1833Signed" data-ref-filename="1833Signed">Signed</dfn>) <em>const</em>;</td></tr>
<tr><th id="1043">1043</th><td></td></tr>
<tr><th id="1044">1044</th><td>  <i class="doc">/// Split<span class="command"> \p</span> <span class="arg">COffsetVal</span> into {immediate offset field, remainder offset}</i></td></tr>
<tr><th id="1045">1045</th><td><i class="doc">  /// values.</i></td></tr>
<tr><th id="1046">1046</th><td>  <span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a>, <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a>&gt; <dfn class="decl fn" id="_ZNK4llvm11SIInstrInfo15splitFlatOffsetEljb" title='llvm::SIInstrInfo::splitFlatOffset' data-ref="_ZNK4llvm11SIInstrInfo15splitFlatOffsetEljb" data-ref-filename="_ZNK4llvm11SIInstrInfo15splitFlatOffsetEljb">splitFlatOffset</dfn>(<a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col4 decl" id="1834COffsetVal" title='COffsetVal' data-type='int64_t' data-ref="1834COffsetVal" data-ref-filename="1834COffsetVal">COffsetVal</dfn>,</td></tr>
<tr><th id="1047">1047</th><td>                                              <em>unsigned</em> <dfn class="local col5 decl" id="1835AddrSpace" title='AddrSpace' data-type='unsigned int' data-ref="1835AddrSpace" data-ref-filename="1835AddrSpace">AddrSpace</dfn>,</td></tr>
<tr><th id="1048">1048</th><td>                                              <em>bool</em> <dfn class="local col6 decl" id="1836IsSigned" title='IsSigned' data-type='bool' data-ref="1836IsSigned" data-ref-filename="1836IsSigned">IsSigned</dfn>) <em>const</em>;</td></tr>
<tr><th id="1049">1049</th><td></td></tr>
<tr><th id="1050">1050</th><td>  <i class="doc">/// <span class="command">\brief</span> Return a target-specific opcode if Opcode is a pseudo instruction.</i></td></tr>
<tr><th id="1051">1051</th><td><i class="doc">  /// Return -1 if the target-specific opcode for the pseudo instruction does</i></td></tr>
<tr><th id="1052">1052</th><td><i class="doc">  /// not exist. If Opcode is not a pseudo instruction, this is identity.</i></td></tr>
<tr><th id="1053">1053</th><td>  <em>int</em> <dfn class="decl fn" id="_ZNK4llvm11SIInstrInfo16pseudoToMCOpcodeEi" title='llvm::SIInstrInfo::pseudoToMCOpcode' data-ref="_ZNK4llvm11SIInstrInfo16pseudoToMCOpcodeEi" data-ref-filename="_ZNK4llvm11SIInstrInfo16pseudoToMCOpcodeEi">pseudoToMCOpcode</dfn>(<em>int</em> <dfn class="local col7 decl" id="1837Opcode" title='Opcode' data-type='int' data-ref="1837Opcode" data-ref-filename="1837Opcode">Opcode</dfn>) <em>const</em>;</td></tr>
<tr><th id="1054">1054</th><td></td></tr>
<tr><th id="1055">1055</th><td>  <i class="doc">/// <span class="command">\brief</span> Check if this instruction should only be used by assembler.</i></td></tr>
<tr><th id="1056">1056</th><td><i class="doc">  /// Return true if this opcode should not be used by codegen.</i></td></tr>
<tr><th id="1057">1057</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm11SIInstrInfo15isAsmOnlyOpcodeEi" title='llvm::SIInstrInfo::isAsmOnlyOpcode' data-ref="_ZNK4llvm11SIInstrInfo15isAsmOnlyOpcodeEi" data-ref-filename="_ZNK4llvm11SIInstrInfo15isAsmOnlyOpcodeEi">isAsmOnlyOpcode</dfn>(<em>int</em> <dfn class="local col8 decl" id="1838MCOp" title='MCOp' data-type='int' data-ref="1838MCOp" data-ref-filename="1838MCOp">MCOp</dfn>) <em>const</em>;</td></tr>
<tr><th id="1058">1058</th><td></td></tr>
<tr><th id="1059">1059</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="virtual decl def fn" id="_ZNK4llvm11SIInstrInfo11getRegClassERKNS_11MCInstrDescEjPKNS_18TargetRegisterInfoERKNS_15MachineFunctionE" title='llvm::SIInstrInfo::getRegClass' data-ref="_ZNK4llvm11SIInstrInfo11getRegClassERKNS_11MCInstrDescEjPKNS_18TargetRegisterInfoERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm11SIInstrInfo11getRegClassERKNS_11MCInstrDescEjPKNS_18TargetRegisterInfoERKNS_15MachineFunctionE">getRegClass</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" data-ref-filename="llvm..MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col9 decl" id="1839TID" title='TID' data-type='const llvm::MCInstrDesc &amp;' data-ref="1839TID" data-ref-filename="1839TID">TID</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="1840OpNum" title='OpNum' data-type='unsigned int' data-ref="1840OpNum" data-ref-filename="1840OpNum">OpNum</dfn>,</td></tr>
<tr><th id="1060">1060</th><td>                                         <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col1 decl" id="1841TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="1841TRI" data-ref-filename="1841TRI">TRI</dfn>,</td></tr>
<tr><th id="1061">1061</th><td>                                         <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="1842MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="1842MF" data-ref-filename="1842MF">MF</dfn>)</td></tr>
<tr><th id="1062">1062</th><td>    <em>const</em> override {</td></tr>
<tr><th id="1063">1063</th><td>    <b>if</b> (<a class="local col0 ref" href="#1840OpNum" title='OpNum' data-ref="1840OpNum" data-ref-filename="1840OpNum">OpNum</a> &gt;= <a class="local col9 ref" href="#1839TID" title='TID' data-ref="1839TID" data-ref-filename="1839TID">TID</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14getNumOperandsEv" title='llvm::MCInstrDesc::getNumOperands' data-ref="_ZNK4llvm11MCInstrDesc14getNumOperandsEv" data-ref-filename="_ZNK4llvm11MCInstrDesc14getNumOperandsEv">getNumOperands</a>())</td></tr>
<tr><th id="1064">1064</th><td>      <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="1065">1065</th><td>    <b>return</b> <a class="member field" href="#llvm::SIInstrInfo::RI" title='llvm::SIInstrInfo::RI' data-ref="llvm::SIInstrInfo::RI" data-ref-filename="llvm..SIInstrInfo..RI">RI</a>.<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo11getRegClassEj" title='llvm::SIRegisterInfo::getRegClass' data-ref="_ZNK4llvm14SIRegisterInfo11getRegClassEj" data-ref-filename="_ZNK4llvm14SIRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col9 ref" href="#1839TID" title='TID' data-ref="1839TID" data-ref-filename="1839TID">TID</a>.<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::OpInfo" title='llvm::MCInstrDesc::OpInfo' data-ref="llvm::MCInstrDesc::OpInfo" data-ref-filename="llvm..MCInstrDesc..OpInfo">OpInfo</a>[<a class="local col0 ref" href="#1840OpNum" title='OpNum' data-ref="1840OpNum" data-ref-filename="1840OpNum">OpNum</a>].<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOperandInfo::RegClass" title='llvm::MCOperandInfo::RegClass' data-ref="llvm::MCOperandInfo::RegClass" data-ref-filename="llvm..MCOperandInfo..RegClass">RegClass</a>);</td></tr>
<tr><th id="1066">1066</th><td>  }</td></tr>
<tr><th id="1067">1067</th><td></td></tr>
<tr><th id="1068">1068</th><td>  <em>void</em> <dfn class="decl fn" id="_ZNK4llvm11SIInstrInfo19fixImplicitOperandsERNS_12MachineInstrE" title='llvm::SIInstrInfo::fixImplicitOperands' data-ref="_ZNK4llvm11SIInstrInfo19fixImplicitOperandsERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm11SIInstrInfo19fixImplicitOperandsERNS_12MachineInstrE">fixImplicitOperands</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="1843MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="1843MI" data-ref-filename="1843MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="1069">1069</th><td></td></tr>
<tr><th id="1070">1070</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="virtual decl fn" id="_ZNK4llvm11SIInstrInfo21foldMemoryOperandImplERNS_15MachineFunctionERNS_12MachineInstrENS_8ArrayRefIjEENS_26MachineInstrBundleIteratorIS3_Lb0EEEiPNS_115012366" title='llvm::SIInstrInfo::foldMemoryOperandImpl' data-ref="_ZNK4llvm11SIInstrInfo21foldMemoryOperandImplERNS_15MachineFunctionERNS_12MachineInstrENS_8ArrayRefIjEENS_26MachineInstrBundleIteratorIS3_Lb0EEEiPNS_115012366" data-ref-filename="_ZNK4llvm11SIInstrInfo21foldMemoryOperandImplERNS_15MachineFunctionERNS_12MachineInstrENS_8ArrayRefIjEENS_26MachineInstrBundleIteratorIS3_Lb0EEEiPNS_115012366">foldMemoryOperandImpl</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col4 decl" id="1844MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="1844MF" data-ref-filename="1844MF">MF</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="1845MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="1845MI" data-ref-filename="1845MI">MI</dfn>,</td></tr>
<tr><th id="1071">1071</th><td>                                      <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<em>unsigned</em>&gt; <dfn class="local col6 decl" id="1846Ops" title='Ops' data-type='ArrayRef&lt;unsigned int&gt;' data-ref="1846Ops" data-ref-filename="1846Ops">Ops</dfn>,</td></tr>
<tr><th id="1072">1072</th><td>                                      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col7 decl" id="1847InsertPt" title='InsertPt' data-type='MachineBasicBlock::iterator' data-ref="1847InsertPt" data-ref-filename="1847InsertPt">InsertPt</dfn>,</td></tr>
<tr><th id="1073">1073</th><td>                                      <em>int</em> <dfn class="local col8 decl" id="1848FrameIndex" title='FrameIndex' data-type='int' data-ref="1848FrameIndex" data-ref-filename="1848FrameIndex">FrameIndex</dfn>,</td></tr>
<tr><th id="1074">1074</th><td>                                      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals" data-ref-filename="llvm..LiveIntervals">LiveIntervals</a> *<dfn class="local col9 decl" id="1849LIS" title='LIS' data-type='llvm::LiveIntervals *' data-ref="1849LIS" data-ref-filename="1849LIS">LIS</dfn> = <b>nullptr</b>,</td></tr>
<tr><th id="1075">1075</th><td>                                      <a class="type" href="../../../include/llvm/CodeGen/VirtRegMap.h.html#llvm::VirtRegMap" title='llvm::VirtRegMap' data-ref="llvm::VirtRegMap" data-ref-filename="llvm..VirtRegMap">VirtRegMap</a> *<dfn class="local col0 decl" id="1850VRM" title='VRM' data-type='llvm::VirtRegMap *' data-ref="1850VRM" data-ref-filename="1850VRM">VRM</dfn> = <b>nullptr</b>) <em>const</em> override;</td></tr>
<tr><th id="1076">1076</th><td></td></tr>
<tr><th id="1077">1077</th><td>  <em>unsigned</em> <dfn class="virtual decl fn" id="_ZNK4llvm11SIInstrInfo15getInstrLatencyEPKNS_18InstrItineraryDataERKNS_12MachineInstrEPj" title='llvm::SIInstrInfo::getInstrLatency' data-ref="_ZNK4llvm11SIInstrInfo15getInstrLatencyEPKNS_18InstrItineraryDataERKNS_12MachineInstrEPj" data-ref-filename="_ZNK4llvm11SIInstrInfo15getInstrLatencyEPKNS_18InstrItineraryDataERKNS_12MachineInstrEPj">getInstrLatency</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData" data-ref-filename="llvm..InstrItineraryData">InstrItineraryData</a> *<dfn class="local col1 decl" id="1851ItinData" title='ItinData' data-type='const llvm::InstrItineraryData *' data-ref="1851ItinData" data-ref-filename="1851ItinData">ItinData</dfn>,</td></tr>
<tr><th id="1078">1078</th><td>                           <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="1852MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1852MI" data-ref-filename="1852MI">MI</dfn>,</td></tr>
<tr><th id="1079">1079</th><td>                           <em>unsigned</em> *<dfn class="local col3 decl" id="1853PredCost" title='PredCost' data-type='unsigned int *' data-ref="1853PredCost" data-ref-filename="1853PredCost">PredCost</dfn> = <b>nullptr</b>) <em>const</em> override;</td></tr>
<tr><th id="1080">1080</th><td></td></tr>
<tr><th id="1081">1081</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MIRFormatter.h.html#llvm::MIRFormatter" title='llvm::MIRFormatter' data-ref="llvm::MIRFormatter" data-ref-filename="llvm..MIRFormatter">MIRFormatter</a> *<dfn class="virtual decl def fn" id="_ZNK4llvm11SIInstrInfo15getMIRFormatterEv" title='llvm::SIInstrInfo::getMIRFormatter' data-ref="_ZNK4llvm11SIInstrInfo15getMIRFormatterEv" data-ref-filename="_ZNK4llvm11SIInstrInfo15getMIRFormatterEv">getMIRFormatter</dfn>() <em>const</em> override {</td></tr>
<tr><th id="1082">1082</th><td>    <b>if</b> (!<a class="member field" href="#llvm::SIInstrInfo::Formatter" title='llvm::SIInstrInfo::Formatter' data-ref="llvm::SIInstrInfo::Formatter" data-ref-filename="llvm..SIInstrInfo..Formatter">Formatter</a>.<span class='ref fn' title='std::unique_ptr::get' data-ref="_ZNKSt10unique_ptr3getEv" data-ref-filename="_ZNKSt10unique_ptr3getEv">get</span>())</td></tr>
<tr><th id="1083">1083</th><td>      <a class="member field" href="#llvm::SIInstrInfo::Formatter" title='llvm::SIInstrInfo::Formatter' data-ref="llvm::SIInstrInfo::Formatter" data-ref-filename="llvm..SIInstrInfo..Formatter">Formatter</a> <span class='ref fn' title='std::unique_ptr::operator=' data-ref="_ZNSt10unique_ptraSEOSt10unique_ptrIT_T0_E" data-ref-filename="_ZNSt10unique_ptraSEOSt10unique_ptrIT_T0_E">=</span> <span class="namespace">std::</span><span class='ref fn' title='std::make_unique' data-ref="_ZSt11make_uniqueDpOT0_" data-ref-filename="_ZSt11make_uniqueDpOT0_">make_unique</span>&lt;<a class="type" href="AMDGPUMIRFormatter.h.html#llvm::AMDGPUMIRFormatter" title='llvm::AMDGPUMIRFormatter' data-ref="llvm::AMDGPUMIRFormatter" data-ref-filename="llvm..AMDGPUMIRFormatter">AMDGPUMIRFormatter</a>&gt;();</td></tr>
<tr><th id="1084">1084</th><td>    <b>return</b> <a class="member field" href="#llvm::SIInstrInfo::Formatter" title='llvm::SIInstrInfo::Formatter' data-ref="llvm::SIInstrInfo::Formatter" data-ref-filename="llvm..SIInstrInfo..Formatter">Formatter</a>.<span class='ref fn' title='std::unique_ptr::get' data-ref="_ZNKSt10unique_ptr3getEv" data-ref-filename="_ZNKSt10unique_ptr3getEv">get</span>();</td></tr>
<tr><th id="1085">1085</th><td>  }</td></tr>
<tr><th id="1086">1086</th><td></td></tr>
<tr><th id="1087">1087</th><td>  <em>static</em> <em>unsigned</em> <dfn class="decl fn" id="_ZN4llvm11SIInstrInfo20getDSShaderTypeValueERKNS_15MachineFunctionE" title='llvm::SIInstrInfo::getDSShaderTypeValue' data-ref="_ZN4llvm11SIInstrInfo20getDSShaderTypeValueERKNS_15MachineFunctionE" data-ref-filename="_ZN4llvm11SIInstrInfo20getDSShaderTypeValueERKNS_15MachineFunctionE">getDSShaderTypeValue</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col4 decl" id="1854MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="1854MF" data-ref-filename="1854MF">MF</dfn>);</td></tr>
<tr><th id="1088">1088</th><td>};</td></tr>
<tr><th id="1089">1089</th><td></td></tr>
<tr><th id="1090">1090</th><td><i class="doc">/// <span class="command">\brief</span> Returns true if a reg:subreg pair P has a TRC class</i></td></tr>
<tr><th id="1091">1091</th><td><b>inline</b> <em>bool</em> <dfn class="decl def fn" id="_ZN4llvm12isOfRegClassERKNS_15TargetInstrInfo13RegSubRegPairERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::isOfRegClass' data-ref="_ZN4llvm12isOfRegClassERKNS_15TargetInstrInfo13RegSubRegPairERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm12isOfRegClassERKNS_15TargetInstrInfo13RegSubRegPairERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">isOfRegClass</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a>::<a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::RegSubRegPair" title='llvm::TargetInstrInfo::RegSubRegPair' data-ref="llvm::TargetInstrInfo::RegSubRegPair" data-ref-filename="llvm..TargetInstrInfo..RegSubRegPair">RegSubRegPair</a> &amp;<dfn class="local col5 decl" id="1855P" title='P' data-type='const TargetInstrInfo::RegSubRegPair &amp;' data-ref="1855P" data-ref-filename="1855P">P</dfn>,</td></tr>
<tr><th id="1092">1092</th><td>                         <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> &amp;<dfn class="local col6 decl" id="1856TRC" title='TRC' data-type='const llvm::TargetRegisterClass &amp;' data-ref="1856TRC" data-ref-filename="1856TRC">TRC</dfn>,</td></tr>
<tr><th id="1093">1093</th><td>                         <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col7 decl" id="1857MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="1857MRI" data-ref-filename="1857MRI">MRI</dfn>) {</td></tr>
<tr><th id="1094">1094</th><td>  <em>auto</em> *<dfn class="local col8 decl" id="1858RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="1858RC" data-ref-filename="1858RC">RC</dfn> = <a class="local col7 ref" href="#1857MRI" title='MRI' data-ref="1857MRI" data-ref-filename="1857MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE">getRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#1855P" title='P' data-ref="1855P" data-ref-filename="1855P">P</a>.<a class="ref field" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::RegSubRegPair::Reg" title='llvm::TargetInstrInfo::RegSubRegPair::Reg' data-ref="llvm::TargetInstrInfo::RegSubRegPair::Reg" data-ref-filename="llvm..TargetInstrInfo..RegSubRegPair..Reg">Reg</a>);</td></tr>
<tr><th id="1095">1095</th><td>  <b>if</b> (!<a class="local col5 ref" href="#1855P" title='P' data-ref="1855P" data-ref-filename="1855P">P</a>.<a class="ref field" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::RegSubRegPair::SubReg" title='llvm::TargetInstrInfo::RegSubRegPair::SubReg' data-ref="llvm::TargetInstrInfo::RegSubRegPair::SubReg" data-ref-filename="llvm..TargetInstrInfo..RegSubRegPair..SubReg">SubReg</a>)</td></tr>
<tr><th id="1096">1096</th><td>    <b>return</b> <a class="local col8 ref" href="#1858RC" title='RC' data-ref="1858RC" data-ref-filename="1858RC">RC</a> == &amp;<a class="local col6 ref" href="#1856TRC" title='TRC' data-ref="1856TRC" data-ref-filename="1856TRC">TRC</a>;</td></tr>
<tr><th id="1097">1097</th><td>  <em>auto</em> *<dfn class="local col9 decl" id="1859TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="1859TRI" data-ref-filename="1859TRI">TRI</dfn> = <a class="local col7 ref" href="#1857MRI" title='MRI' data-ref="1857MRI" data-ref-filename="1857MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv" title='llvm::MachineRegisterInfo::getTargetRegisterInfo' data-ref="_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv" data-ref-filename="_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv">getTargetRegisterInfo</a>();</td></tr>
<tr><th id="1098">1098</th><td>  <b>return</b> <a class="local col8 ref" href="#1858RC" title='RC' data-ref="1858RC" data-ref-filename="1858RC">RC</a> == <a class="local col9 ref" href="#1859TRI" title='TRI' data-ref="1859TRI" data-ref-filename="1859TRI">TRI</a>-&gt;<a class="virtual ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo24getMatchingSuperRegClassEPKNS_19TargetRegisterClassES3_j" title='llvm::TargetRegisterInfo::getMatchingSuperRegClass' data-ref="_ZNK4llvm18TargetRegisterInfo24getMatchingSuperRegClassEPKNS_19TargetRegisterClassES3_j" data-ref-filename="_ZNK4llvm18TargetRegisterInfo24getMatchingSuperRegClassEPKNS_19TargetRegisterClassES3_j">getMatchingSuperRegClass</a>(<a class="local col8 ref" href="#1858RC" title='RC' data-ref="1858RC" data-ref-filename="1858RC">RC</a>, &amp;<a class="local col6 ref" href="#1856TRC" title='TRC' data-ref="1856TRC" data-ref-filename="1856TRC">TRC</a>, <a class="local col5 ref" href="#1855P" title='P' data-ref="1855P" data-ref-filename="1855P">P</a>.<a class="ref field" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::RegSubRegPair::SubReg" title='llvm::TargetInstrInfo::RegSubRegPair::SubReg' data-ref="llvm::TargetInstrInfo::RegSubRegPair::SubReg" data-ref-filename="llvm..TargetInstrInfo..RegSubRegPair..SubReg">SubReg</a>);</td></tr>
<tr><th id="1099">1099</th><td>}</td></tr>
<tr><th id="1100">1100</th><td></td></tr>
<tr><th id="1101">1101</th><td><i class="doc">/// <span class="command">\brief</span> Create RegSubRegPair from a register MachineOperand</i></td></tr>
<tr><th id="1102">1102</th><td><b>inline</b></td></tr>
<tr><th id="1103">1103</th><td><a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a>::<a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::RegSubRegPair" title='llvm::TargetInstrInfo::RegSubRegPair' data-ref="llvm::TargetInstrInfo::RegSubRegPair" data-ref-filename="llvm..TargetInstrInfo..RegSubRegPair">RegSubRegPair</a> <dfn class="decl def fn" id="_ZN4llvm16getRegSubRegPairERKNS_14MachineOperandE" title='llvm::getRegSubRegPair' data-ref="_ZN4llvm16getRegSubRegPairERKNS_14MachineOperandE" data-ref-filename="_ZN4llvm16getRegSubRegPairERKNS_14MachineOperandE">getRegSubRegPair</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="1860O" title='O' data-type='const llvm::MachineOperand &amp;' data-ref="1860O" data-ref-filename="1860O">O</dfn>) {</td></tr>
<tr><th id="1104">1104</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(O.isReg());</td></tr>
<tr><th id="1105">1105</th><td>  <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a>::<a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::RegSubRegPair" title='llvm::TargetInstrInfo::RegSubRegPair' data-ref="llvm::TargetInstrInfo::RegSubRegPair" data-ref-filename="llvm..TargetInstrInfo..RegSubRegPair">RegSubRegPair</a><a class="ref fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZN4llvm15TargetInstrInfo13RegSubRegPairC1ENS_8RegisterEj" title='llvm::TargetInstrInfo::RegSubRegPair::RegSubRegPair' data-ref="_ZN4llvm15TargetInstrInfo13RegSubRegPairC1ENS_8RegisterEj" data-ref-filename="_ZN4llvm15TargetInstrInfo13RegSubRegPairC1ENS_8RegisterEj">(</a><a class="local col0 ref" href="#1860O" title='O' data-ref="1860O" data-ref-filename="1860O">O</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col0 ref" href="#1860O" title='O' data-ref="1860O" data-ref-filename="1860O">O</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv" data-ref-filename="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>());</td></tr>
<tr><th id="1106">1106</th><td>}</td></tr>
<tr><th id="1107">1107</th><td></td></tr>
<tr><th id="1108">1108</th><td><i class="doc">/// <span class="command">\brief</span> Return the SubReg component from REG_SEQUENCE</i></td></tr>
<tr><th id="1109">1109</th><td><a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a>::<a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::RegSubRegPair" title='llvm::TargetInstrInfo::RegSubRegPair' data-ref="llvm::TargetInstrInfo::RegSubRegPair" data-ref-filename="llvm..TargetInstrInfo..RegSubRegPair">RegSubRegPair</a> <dfn class="decl fn" id="_ZN4llvm20getRegSequenceSubRegERNS_12MachineInstrEj" title='llvm::getRegSequenceSubReg' data-ref="_ZN4llvm20getRegSequenceSubRegERNS_12MachineInstrEj" data-ref-filename="_ZN4llvm20getRegSequenceSubRegERNS_12MachineInstrEj">getRegSequenceSubReg</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="1861MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="1861MI" data-ref-filename="1861MI">MI</dfn>,</td></tr>
<tr><th id="1110">1110</th><td>                                                    <em>unsigned</em> <dfn class="local col2 decl" id="1862SubReg" title='SubReg' data-type='unsigned int' data-ref="1862SubReg" data-ref-filename="1862SubReg">SubReg</dfn>);</td></tr>
<tr><th id="1111">1111</th><td></td></tr>
<tr><th id="1112">1112</th><td><i class="doc">/// <span class="command">\brief</span> Return the defining instruction for a given reg:subreg pair</i></td></tr>
<tr><th id="1113">1113</th><td><i class="doc">/// skipping copy like instructions and subreg-manipulation pseudos.</i></td></tr>
<tr><th id="1114">1114</th><td><i class="doc">/// Following another subreg of a reg:subreg isn't supported.</i></td></tr>
<tr><th id="1115">1115</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="decl fn" id="_ZN4llvm16getVRegSubRegDefERKNS_15TargetInstrInfo13RegSubRegPairERNS_19MachineRegisterInfoE" title='llvm::getVRegSubRegDef' data-ref="_ZN4llvm16getVRegSubRegDefERKNS_15TargetInstrInfo13RegSubRegPairERNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm16getVRegSubRegDefERKNS_15TargetInstrInfo13RegSubRegPairERNS_19MachineRegisterInfoE">getVRegSubRegDef</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a>::<a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::RegSubRegPair" title='llvm::TargetInstrInfo::RegSubRegPair' data-ref="llvm::TargetInstrInfo::RegSubRegPair" data-ref-filename="llvm..TargetInstrInfo..RegSubRegPair">RegSubRegPair</a> &amp;<dfn class="local col3 decl" id="1863P" title='P' data-type='const TargetInstrInfo::RegSubRegPair &amp;' data-ref="1863P" data-ref-filename="1863P">P</dfn>,</td></tr>
<tr><th id="1116">1116</th><td>                               <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col4 decl" id="1864MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="1864MRI" data-ref-filename="1864MRI">MRI</dfn>);</td></tr>
<tr><th id="1117">1117</th><td></td></tr>
<tr><th id="1118">1118</th><td><i class="doc">/// <span class="command">\brief</span> Return false if EXEC is not changed between the def of<span class="command"> \p</span> <span class="arg">VReg</span> at<span class="command"> \p</span></i></td></tr>
<tr><th id="1119">1119</th><td><i class="doc">/// <span class="arg">DefMI</span> and the use at<span class="command"> \p</span> <span class="arg">UseMI.</span> Should be run on SSA. Currently does not</i></td></tr>
<tr><th id="1120">1120</th><td><i class="doc">/// attempt to track between blocks.</i></td></tr>
<tr><th id="1121">1121</th><td><em>bool</em> <dfn class="decl fn" id="_ZN4llvm26execMayBeModifiedBeforeUseERKNS_19MachineRegisterInfoENS_8RegisterERKNS_12MachineInstrES6_" title='llvm::execMayBeModifiedBeforeUse' data-ref="_ZN4llvm26execMayBeModifiedBeforeUseERKNS_19MachineRegisterInfoENS_8RegisterERKNS_12MachineInstrES6_" data-ref-filename="_ZN4llvm26execMayBeModifiedBeforeUseERKNS_19MachineRegisterInfoENS_8RegisterERKNS_12MachineInstrES6_">execMayBeModifiedBeforeUse</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="1865MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="1865MRI" data-ref-filename="1865MRI">MRI</dfn>,</td></tr>
<tr><th id="1122">1122</th><td>                                <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="1866VReg" title='VReg' data-type='llvm::Register' data-ref="1866VReg" data-ref-filename="1866VReg">VReg</dfn>,</td></tr>
<tr><th id="1123">1123</th><td>                                <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="1867DefMI" title='DefMI' data-type='const llvm::MachineInstr &amp;' data-ref="1867DefMI" data-ref-filename="1867DefMI">DefMI</dfn>,</td></tr>
<tr><th id="1124">1124</th><td>                                <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="1868UseMI" title='UseMI' data-type='const llvm::MachineInstr &amp;' data-ref="1868UseMI" data-ref-filename="1868UseMI">UseMI</dfn>);</td></tr>
<tr><th id="1125">1125</th><td></td></tr>
<tr><th id="1126">1126</th><td><i class="doc">/// <span class="command">\brief</span> Return false if EXEC is not changed between the def of<span class="command"> \p</span> <span class="arg">VReg</span> at<span class="command"> \p</span></i></td></tr>
<tr><th id="1127">1127</th><td><i class="doc">/// <span class="arg">DefMI</span> and all its uses. Should be run on SSA. Currently does not attempt to</i></td></tr>
<tr><th id="1128">1128</th><td><i class="doc">/// track between blocks.</i></td></tr>
<tr><th id="1129">1129</th><td><em>bool</em> <dfn class="decl fn" id="_ZN4llvm29execMayBeModifiedBeforeAnyUseERKNS_19MachineRegisterInfoENS_8RegisterERKNS_12MachineInstrE" title='llvm::execMayBeModifiedBeforeAnyUse' data-ref="_ZN4llvm29execMayBeModifiedBeforeAnyUseERKNS_19MachineRegisterInfoENS_8RegisterERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm29execMayBeModifiedBeforeAnyUseERKNS_19MachineRegisterInfoENS_8RegisterERKNS_12MachineInstrE">execMayBeModifiedBeforeAnyUse</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col9 decl" id="1869MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="1869MRI" data-ref-filename="1869MRI">MRI</dfn>,</td></tr>
<tr><th id="1130">1130</th><td>                                   <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="1870VReg" title='VReg' data-type='llvm::Register' data-ref="1870VReg" data-ref-filename="1870VReg">VReg</dfn>,</td></tr>
<tr><th id="1131">1131</th><td>                                   <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="1871DefMI" title='DefMI' data-type='const llvm::MachineInstr &amp;' data-ref="1871DefMI" data-ref-filename="1871DefMI">DefMI</dfn>);</td></tr>
<tr><th id="1132">1132</th><td></td></tr>
<tr><th id="1133">1133</th><td><b>namespace</b> <span class="namespace">AMDGPU</span> {</td></tr>
<tr><th id="1134">1134</th><td></td></tr>
<tr><th id="1135">1135</th><td>  <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#209" title="__attribute__((__pure__))" data-ref="_M/LLVM_READONLY">LLVM_READONLY</a></td></tr>
<tr><th id="1136">1136</th><td>  <em>int</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU9getVOPe64Et" title='llvm::AMDGPU::getVOPe64' data-ref="_ZN4llvm6AMDGPU9getVOPe64Et" data-ref-filename="_ZN4llvm6AMDGPU9getVOPe64Et">getVOPe64</dfn>(<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col2 decl" id="1872Opcode" title='Opcode' data-type='uint16_t' data-ref="1872Opcode" data-ref-filename="1872Opcode">Opcode</dfn>);</td></tr>
<tr><th id="1137">1137</th><td></td></tr>
<tr><th id="1138">1138</th><td>  <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#209" title="__attribute__((__pure__))" data-ref="_M/LLVM_READONLY">LLVM_READONLY</a></td></tr>
<tr><th id="1139">1139</th><td>  <em>int</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU9getVOPe32Et" title='llvm::AMDGPU::getVOPe32' data-ref="_ZN4llvm6AMDGPU9getVOPe32Et" data-ref-filename="_ZN4llvm6AMDGPU9getVOPe32Et">getVOPe32</dfn>(<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col3 decl" id="1873Opcode" title='Opcode' data-type='uint16_t' data-ref="1873Opcode" data-ref-filename="1873Opcode">Opcode</dfn>);</td></tr>
<tr><th id="1140">1140</th><td></td></tr>
<tr><th id="1141">1141</th><td>  <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#209" title="__attribute__((__pure__))" data-ref="_M/LLVM_READONLY">LLVM_READONLY</a></td></tr>
<tr><th id="1142">1142</th><td>  <em>int</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU9getSDWAOpEt" title='llvm::AMDGPU::getSDWAOp' data-ref="_ZN4llvm6AMDGPU9getSDWAOpEt" data-ref-filename="_ZN4llvm6AMDGPU9getSDWAOpEt">getSDWAOp</dfn>(<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col4 decl" id="1874Opcode" title='Opcode' data-type='uint16_t' data-ref="1874Opcode" data-ref-filename="1874Opcode">Opcode</dfn>);</td></tr>
<tr><th id="1143">1143</th><td></td></tr>
<tr><th id="1144">1144</th><td>  <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#209" title="__attribute__((__pure__))" data-ref="_M/LLVM_READONLY">LLVM_READONLY</a></td></tr>
<tr><th id="1145">1145</th><td>  <em>int</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU10getDPPOp32Et" title='llvm::AMDGPU::getDPPOp32' data-ref="_ZN4llvm6AMDGPU10getDPPOp32Et" data-ref-filename="_ZN4llvm6AMDGPU10getDPPOp32Et">getDPPOp32</dfn>(<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col5 decl" id="1875Opcode" title='Opcode' data-type='uint16_t' data-ref="1875Opcode" data-ref-filename="1875Opcode">Opcode</dfn>);</td></tr>
<tr><th id="1146">1146</th><td></td></tr>
<tr><th id="1147">1147</th><td>  <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#209" title="__attribute__((__pure__))" data-ref="_M/LLVM_READONLY">LLVM_READONLY</a></td></tr>
<tr><th id="1148">1148</th><td>  <em>int</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU18getBasicFromSDWAOpEt" title='llvm::AMDGPU::getBasicFromSDWAOp' data-ref="_ZN4llvm6AMDGPU18getBasicFromSDWAOpEt" data-ref-filename="_ZN4llvm6AMDGPU18getBasicFromSDWAOpEt">getBasicFromSDWAOp</dfn>(<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col6 decl" id="1876Opcode" title='Opcode' data-type='uint16_t' data-ref="1876Opcode" data-ref-filename="1876Opcode">Opcode</dfn>);</td></tr>
<tr><th id="1149">1149</th><td></td></tr>
<tr><th id="1150">1150</th><td>  <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#209" title="__attribute__((__pure__))" data-ref="_M/LLVM_READONLY">LLVM_READONLY</a></td></tr>
<tr><th id="1151">1151</th><td>  <em>int</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU13getCommuteRevEt" title='llvm::AMDGPU::getCommuteRev' data-ref="_ZN4llvm6AMDGPU13getCommuteRevEt" data-ref-filename="_ZN4llvm6AMDGPU13getCommuteRevEt">getCommuteRev</dfn>(<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col7 decl" id="1877Opcode" title='Opcode' data-type='uint16_t' data-ref="1877Opcode" data-ref-filename="1877Opcode">Opcode</dfn>);</td></tr>
<tr><th id="1152">1152</th><td></td></tr>
<tr><th id="1153">1153</th><td>  <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#209" title="__attribute__((__pure__))" data-ref="_M/LLVM_READONLY">LLVM_READONLY</a></td></tr>
<tr><th id="1154">1154</th><td>  <em>int</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU14getCommuteOrigEt" title='llvm::AMDGPU::getCommuteOrig' data-ref="_ZN4llvm6AMDGPU14getCommuteOrigEt" data-ref-filename="_ZN4llvm6AMDGPU14getCommuteOrigEt">getCommuteOrig</dfn>(<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col8 decl" id="1878Opcode" title='Opcode' data-type='uint16_t' data-ref="1878Opcode" data-ref-filename="1878Opcode">Opcode</dfn>);</td></tr>
<tr><th id="1155">1155</th><td></td></tr>
<tr><th id="1156">1156</th><td>  <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#209" title="__attribute__((__pure__))" data-ref="_M/LLVM_READONLY">LLVM_READONLY</a></td></tr>
<tr><th id="1157">1157</th><td>  <em>int</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU13getAddr64InstEt" title='llvm::AMDGPU::getAddr64Inst' data-ref="_ZN4llvm6AMDGPU13getAddr64InstEt" data-ref-filename="_ZN4llvm6AMDGPU13getAddr64InstEt">getAddr64Inst</dfn>(<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col9 decl" id="1879Opcode" title='Opcode' data-type='uint16_t' data-ref="1879Opcode" data-ref-filename="1879Opcode">Opcode</dfn>);</td></tr>
<tr><th id="1158">1158</th><td></td></tr>
<tr><th id="1159">1159</th><td>  <i class="doc">/// Check if<span class="command"> \p</span> <span class="arg">Opcode</span> is an Addr64 opcode.</i></td></tr>
<tr><th id="1160">1160</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="1161">1161</th><td><i class="doc">  /// <span class="command">\returns</span><span class="command"> \p</span> <span class="arg">Opcode</span> if it is an Addr64 opcode, otherwise -1.</i></td></tr>
<tr><th id="1162">1162</th><td>  <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#209" title="__attribute__((__pure__))" data-ref="_M/LLVM_READONLY">LLVM_READONLY</a></td></tr>
<tr><th id="1163">1163</th><td>  <em>int</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU15getIfAddr64InstEt" title='llvm::AMDGPU::getIfAddr64Inst' data-ref="_ZN4llvm6AMDGPU15getIfAddr64InstEt" data-ref-filename="_ZN4llvm6AMDGPU15getIfAddr64InstEt">getIfAddr64Inst</dfn>(<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col0 decl" id="1880Opcode" title='Opcode' data-type='uint16_t' data-ref="1880Opcode" data-ref-filename="1880Opcode">Opcode</dfn>);</td></tr>
<tr><th id="1164">1164</th><td></td></tr>
<tr><th id="1165">1165</th><td>  <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#209" title="__attribute__((__pure__))" data-ref="_M/LLVM_READONLY">LLVM_READONLY</a></td></tr>
<tr><th id="1166">1166</th><td>  <em>int</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU17getMUBUFNoLdsInstEt" title='llvm::AMDGPU::getMUBUFNoLdsInst' data-ref="_ZN4llvm6AMDGPU17getMUBUFNoLdsInstEt" data-ref-filename="_ZN4llvm6AMDGPU17getMUBUFNoLdsInstEt">getMUBUFNoLdsInst</dfn>(<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col1 decl" id="1881Opcode" title='Opcode' data-type='uint16_t' data-ref="1881Opcode" data-ref-filename="1881Opcode">Opcode</dfn>);</td></tr>
<tr><th id="1167">1167</th><td></td></tr>
<tr><th id="1168">1168</th><td>  <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#209" title="__attribute__((__pure__))" data-ref="_M/LLVM_READONLY">LLVM_READONLY</a></td></tr>
<tr><th id="1169">1169</th><td>  <em>int</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU14getAtomicRetOpEt" title='llvm::AMDGPU::getAtomicRetOp' data-ref="_ZN4llvm6AMDGPU14getAtomicRetOpEt" data-ref-filename="_ZN4llvm6AMDGPU14getAtomicRetOpEt">getAtomicRetOp</dfn>(<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col2 decl" id="1882Opcode" title='Opcode' data-type='uint16_t' data-ref="1882Opcode" data-ref-filename="1882Opcode">Opcode</dfn>);</td></tr>
<tr><th id="1170">1170</th><td></td></tr>
<tr><th id="1171">1171</th><td>  <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#209" title="__attribute__((__pure__))" data-ref="_M/LLVM_READONLY">LLVM_READONLY</a></td></tr>
<tr><th id="1172">1172</th><td>  <em>int</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU16getAtomicNoRetOpEt" title='llvm::AMDGPU::getAtomicNoRetOp' data-ref="_ZN4llvm6AMDGPU16getAtomicNoRetOpEt" data-ref-filename="_ZN4llvm6AMDGPU16getAtomicNoRetOpEt">getAtomicNoRetOp</dfn>(<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col3 decl" id="1883Opcode" title='Opcode' data-type='uint16_t' data-ref="1883Opcode" data-ref-filename="1883Opcode">Opcode</dfn>);</td></tr>
<tr><th id="1173">1173</th><td></td></tr>
<tr><th id="1174">1174</th><td>  <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#209" title="__attribute__((__pure__))" data-ref="_M/LLVM_READONLY">LLVM_READONLY</a></td></tr>
<tr><th id="1175">1175</th><td>  <em>int</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU9getSOPKOpEt" title='llvm::AMDGPU::getSOPKOp' data-ref="_ZN4llvm6AMDGPU9getSOPKOpEt" data-ref-filename="_ZN4llvm6AMDGPU9getSOPKOpEt">getSOPKOp</dfn>(<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col4 decl" id="1884Opcode" title='Opcode' data-type='uint16_t' data-ref="1884Opcode" data-ref-filename="1884Opcode">Opcode</dfn>);</td></tr>
<tr><th id="1176">1176</th><td></td></tr>
<tr><th id="1177">1177</th><td>  <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#209" title="__attribute__((__pure__))" data-ref="_M/LLVM_READONLY">LLVM_READONLY</a></td></tr>
<tr><th id="1178">1178</th><td>  <em>int</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU16getGlobalSaddrOpEt" title='llvm::AMDGPU::getGlobalSaddrOp' data-ref="_ZN4llvm6AMDGPU16getGlobalSaddrOpEt" data-ref-filename="_ZN4llvm6AMDGPU16getGlobalSaddrOpEt">getGlobalSaddrOp</dfn>(<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col5 decl" id="1885Opcode" title='Opcode' data-type='uint16_t' data-ref="1885Opcode" data-ref-filename="1885Opcode">Opcode</dfn>);</td></tr>
<tr><th id="1179">1179</th><td></td></tr>
<tr><th id="1180">1180</th><td>  <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#209" title="__attribute__((__pure__))" data-ref="_M/LLVM_READONLY">LLVM_READONLY</a></td></tr>
<tr><th id="1181">1181</th><td>  <em>int</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU16getVCMPXNoSDstOpEt" title='llvm::AMDGPU::getVCMPXNoSDstOp' data-ref="_ZN4llvm6AMDGPU16getVCMPXNoSDstOpEt" data-ref-filename="_ZN4llvm6AMDGPU16getVCMPXNoSDstOpEt">getVCMPXNoSDstOp</dfn>(<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col6 decl" id="1886Opcode" title='Opcode' data-type='uint16_t' data-ref="1886Opcode" data-ref-filename="1886Opcode">Opcode</dfn>);</td></tr>
<tr><th id="1182">1182</th><td></td></tr>
<tr><th id="1183">1183</th><td>  <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#209" title="__attribute__((__pure__))" data-ref="_M/LLVM_READONLY">LLVM_READONLY</a></td></tr>
<tr><th id="1184">1184</th><td>  <em>int</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU26getFlatScratchInstSTfromSSEt" title='llvm::AMDGPU::getFlatScratchInstSTfromSS' data-ref="_ZN4llvm6AMDGPU26getFlatScratchInstSTfromSSEt" data-ref-filename="_ZN4llvm6AMDGPU26getFlatScratchInstSTfromSSEt">getFlatScratchInstSTfromSS</dfn>(<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col7 decl" id="1887Opcode" title='Opcode' data-type='uint16_t' data-ref="1887Opcode" data-ref-filename="1887Opcode">Opcode</dfn>);</td></tr>
<tr><th id="1185">1185</th><td></td></tr>
<tr><th id="1186">1186</th><td>  <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#209" title="__attribute__((__pure__))" data-ref="_M/LLVM_READONLY">LLVM_READONLY</a></td></tr>
<tr><th id="1187">1187</th><td>  <em>int</em> <dfn class="decl fn" id="_ZN4llvm6AMDGPU26getFlatScratchInstSSfromSVEt" title='llvm::AMDGPU::getFlatScratchInstSSfromSV' data-ref="_ZN4llvm6AMDGPU26getFlatScratchInstSSfromSVEt" data-ref-filename="_ZN4llvm6AMDGPU26getFlatScratchInstSSfromSVEt">getFlatScratchInstSSfromSV</dfn>(<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col8 decl" id="1888Opcode" title='Opcode' data-type='uint16_t' data-ref="1888Opcode" data-ref-filename="1888Opcode">Opcode</dfn>);</td></tr>
<tr><th id="1188">1188</th><td></td></tr>
<tr><th id="1189">1189</th><td>  <em>const</em> <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl def" id="llvm::AMDGPU::RSRC_DATA_FORMAT" title='llvm::AMDGPU::RSRC_DATA_FORMAT' data-ref="llvm::AMDGPU::RSRC_DATA_FORMAT" data-ref-filename="llvm..AMDGPU..RSRC_DATA_FORMAT">RSRC_DATA_FORMAT</dfn> = <var>0xf00000000000LL</var>;</td></tr>
<tr><th id="1190">1190</th><td>  <em>const</em> <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl def" id="llvm::AMDGPU::RSRC_ELEMENT_SIZE_SHIFT" title='llvm::AMDGPU::RSRC_ELEMENT_SIZE_SHIFT' data-ref="llvm::AMDGPU::RSRC_ELEMENT_SIZE_SHIFT" data-ref-filename="llvm..AMDGPU..RSRC_ELEMENT_SIZE_SHIFT">RSRC_ELEMENT_SIZE_SHIFT</dfn> = (<var>32</var> + <var>19</var>);</td></tr>
<tr><th id="1191">1191</th><td>  <em>const</em> <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl def" id="llvm::AMDGPU::RSRC_INDEX_STRIDE_SHIFT" title='llvm::AMDGPU::RSRC_INDEX_STRIDE_SHIFT' data-ref="llvm::AMDGPU::RSRC_INDEX_STRIDE_SHIFT" data-ref-filename="llvm..AMDGPU..RSRC_INDEX_STRIDE_SHIFT">RSRC_INDEX_STRIDE_SHIFT</dfn> = (<var>32</var> + <var>21</var>);</td></tr>
<tr><th id="1192">1192</th><td>  <em>const</em> <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl def" id="llvm::AMDGPU::RSRC_TID_ENABLE" title='llvm::AMDGPU::RSRC_TID_ENABLE' data-ref="llvm::AMDGPU::RSRC_TID_ENABLE" data-ref-filename="llvm..AMDGPU..RSRC_TID_ENABLE">RSRC_TID_ENABLE</dfn> = <a class="macro" href="../../../../../include/stdint.h.html#262" title="1UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>1</var>) &lt;&lt; (<var>32</var> + <var>23</var>);</td></tr>
<tr><th id="1193">1193</th><td></td></tr>
<tr><th id="1194">1194</th><td>} <i>// end namespace AMDGPU</i></td></tr>
<tr><th id="1195">1195</th><td></td></tr>
<tr><th id="1196">1196</th><td><b>namespace</b> <span class="namespace">SI</span> {</td></tr>
<tr><th id="1197">1197</th><td><b>namespace</b> <span class="namespace">KernelInputOffsets</span> {</td></tr>
<tr><th id="1198">1198</th><td></td></tr>
<tr><th id="1199">1199</th><td><i class="doc">/// Offsets in bytes from the start of the input buffer</i></td></tr>
<tr><th id="1200">1200</th><td><b>enum</b> <dfn class="type def" id="llvm::SI::KernelInputOffsets::Offsets" title='llvm::SI::KernelInputOffsets::Offsets' data-ref="llvm::SI::KernelInputOffsets::Offsets" data-ref-filename="llvm..SI..KernelInputOffsets..Offsets">Offsets</dfn> {</td></tr>
<tr><th id="1201">1201</th><td>  <dfn class="enum" id="llvm::SI::KernelInputOffsets::NGROUPS_X" title='llvm::SI::KernelInputOffsets::NGROUPS_X' data-ref="llvm::SI::KernelInputOffsets::NGROUPS_X" data-ref-filename="llvm..SI..KernelInputOffsets..NGROUPS_X">NGROUPS_X</dfn> = <var>0</var>,</td></tr>
<tr><th id="1202">1202</th><td>  <dfn class="enum" id="llvm::SI::KernelInputOffsets::NGROUPS_Y" title='llvm::SI::KernelInputOffsets::NGROUPS_Y' data-ref="llvm::SI::KernelInputOffsets::NGROUPS_Y" data-ref-filename="llvm..SI..KernelInputOffsets..NGROUPS_Y">NGROUPS_Y</dfn> = <var>4</var>,</td></tr>
<tr><th id="1203">1203</th><td>  <dfn class="enum" id="llvm::SI::KernelInputOffsets::NGROUPS_Z" title='llvm::SI::KernelInputOffsets::NGROUPS_Z' data-ref="llvm::SI::KernelInputOffsets::NGROUPS_Z" data-ref-filename="llvm..SI..KernelInputOffsets..NGROUPS_Z">NGROUPS_Z</dfn> = <var>8</var>,</td></tr>
<tr><th id="1204">1204</th><td>  <dfn class="enum" id="llvm::SI::KernelInputOffsets::GLOBAL_SIZE_X" title='llvm::SI::KernelInputOffsets::GLOBAL_SIZE_X' data-ref="llvm::SI::KernelInputOffsets::GLOBAL_SIZE_X" data-ref-filename="llvm..SI..KernelInputOffsets..GLOBAL_SIZE_X">GLOBAL_SIZE_X</dfn> = <var>12</var>,</td></tr>
<tr><th id="1205">1205</th><td>  <dfn class="enum" id="llvm::SI::KernelInputOffsets::GLOBAL_SIZE_Y" title='llvm::SI::KernelInputOffsets::GLOBAL_SIZE_Y' data-ref="llvm::SI::KernelInputOffsets::GLOBAL_SIZE_Y" data-ref-filename="llvm..SI..KernelInputOffsets..GLOBAL_SIZE_Y">GLOBAL_SIZE_Y</dfn> = <var>16</var>,</td></tr>
<tr><th id="1206">1206</th><td>  <dfn class="enum" id="llvm::SI::KernelInputOffsets::GLOBAL_SIZE_Z" title='llvm::SI::KernelInputOffsets::GLOBAL_SIZE_Z' data-ref="llvm::SI::KernelInputOffsets::GLOBAL_SIZE_Z" data-ref-filename="llvm..SI..KernelInputOffsets..GLOBAL_SIZE_Z">GLOBAL_SIZE_Z</dfn> = <var>20</var>,</td></tr>
<tr><th id="1207">1207</th><td>  <dfn class="enum" id="llvm::SI::KernelInputOffsets::LOCAL_SIZE_X" title='llvm::SI::KernelInputOffsets::LOCAL_SIZE_X' data-ref="llvm::SI::KernelInputOffsets::LOCAL_SIZE_X" data-ref-filename="llvm..SI..KernelInputOffsets..LOCAL_SIZE_X">LOCAL_SIZE_X</dfn> = <var>24</var>,</td></tr>
<tr><th id="1208">1208</th><td>  <dfn class="enum" id="llvm::SI::KernelInputOffsets::LOCAL_SIZE_Y" title='llvm::SI::KernelInputOffsets::LOCAL_SIZE_Y' data-ref="llvm::SI::KernelInputOffsets::LOCAL_SIZE_Y" data-ref-filename="llvm..SI..KernelInputOffsets..LOCAL_SIZE_Y">LOCAL_SIZE_Y</dfn> = <var>28</var>,</td></tr>
<tr><th id="1209">1209</th><td>  <dfn class="enum" id="llvm::SI::KernelInputOffsets::LOCAL_SIZE_Z" title='llvm::SI::KernelInputOffsets::LOCAL_SIZE_Z' data-ref="llvm::SI::KernelInputOffsets::LOCAL_SIZE_Z" data-ref-filename="llvm..SI..KernelInputOffsets..LOCAL_SIZE_Z">LOCAL_SIZE_Z</dfn> = <var>32</var></td></tr>
<tr><th id="1210">1210</th><td>};</td></tr>
<tr><th id="1211">1211</th><td></td></tr>
<tr><th id="1212">1212</th><td>} <i>// end namespace KernelInputOffsets</i></td></tr>
<tr><th id="1213">1213</th><td>} <i>// end namespace SI</i></td></tr>
<tr><th id="1214">1214</th><td></td></tr>
<tr><th id="1215">1215</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="1216">1216</th><td></td></tr>
<tr><th id="1217">1217</th><td><u>#<span data-ppcond="14">endif</span> // LLVM_LIB_TARGET_AMDGPU_SIINSTRINFO_H</u></td></tr>
<tr><th id="1218">1218</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='AMDGPUAlwaysInlinePass.cpp.html'>llvm/llvm/lib/Target/AMDGPU/AMDGPUAlwaysInlinePass.cpp</a><br/>Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>