[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1   4171       tick       3040207       1411726       1363296       3040207 
      2   4171       tick       4344339       2125648       2106572       4344339 
      3   4171       tick       4352945       2129846       2113364       4352945 
      4   4171       tick       4357177       2132346       2115457       4357177 
      5   4171       tick       4364555       2135854       2116028       4364555 
      6   4171       tick       4362035       2134471       2113388       4362035 
      7   4171       tick       4354879       2130913       2115573       4354879 
      8   4171       tick       4356609       2132509       2110000       4356609 
      9   4171       tick       4371451       2139409       2098476       4371451 
     10   4171       tick       4361098       2134118       2108595       4361098 
     11   4171       tick       4361786       2134475       2109666       4361786 
     12   4171       tick       4357340       2133173       2114458       4357340 
     13   4171       tick       4359876       2132839       2117209       4359876 
     14   4171       tick       4351921       2129828       2109024       4351921 
     15   4171       tick       4357808       2132608       2113326       4357808 
     16   4171       tick       4353295       2130048       2114261       4353295 
     17   4171       tick       4350837       2128461       2112412       4350837 
     18   4171       tick       4352739       2130684       2114770       4352739 
     19   4171       tick       4358680       2131688       2112286       4358680 
     20   4171       exit        274743        134224        131133        274743 
