# verilog-digital-design-RTL-testbench
# Verilog Digital Design Projects (RTL & Testbench)

This repository contains synthesizable Verilog RTL designs and testbenches for fundamental digital design blocks.

## Topics Covered:
âœ” Gate Level Modeling  
âœ” RTL Modeling  
âœ” Synthesizable Design  
âœ” Testbench Verification  

## Implemented Designs:
- Half Adder & Full Adder (using Half Adder)
- Adder & Subtractor
- 2:1 MUX (Gate Level)
- 8:1 MUX using 2:1 MUX
- 4:1 MUX using Conditional Operator
- Bi-directional Buffer (INOUT)
- Priority Encoder & Decoder
- Parity Generator (3-bit Even Parity)
- Parity Checker (4-bit Even Parity)
- Generic 1024:1 Multiplexer
- Generic DFF & JKFF (10:1024)
- JK Flip-Flop using D Flip-Flop
- Counters:
  - 4-bit Counter
  - Modulo-12 Counter with Flag
  - Gray Counter
  - 5-bit Loadable Up/Down Counter
- Shift Registers:
  - SISO
  - SIPO
  - PISO
  - PIPO
- 8-bit Barrel Shifter

## Tools Used:
- Verilog HDL
- ModelSim / Vivado (Simulation)

ðŸ“Œ This project demonstrates strong fundamentals in RTL design and verification.
