# Manual Commentary (Markdown)

## Revision History

| Revision | Date       | Change Summary  |
| -------- | ---------- | --------------- |
| -        | 2025-09-09 | Initial release |

## Circuit Description

**Bias networks (R1–R17) and interstage caps (C1–C8):**

- Follow the cascode guidance for the first pair, then a second gain/follower stage.
    
- Set each stage at **0.5–2 mA**, collector loads **2.2–10 kΩ**, degeneration **47–220 Ω**.
    
- HF stability with **10–100 pF** caps across the highest-gain nodes.
    

**Trade-offs:** maximum bandwidth and gain; ensure supply decoupling is generous (add **10 µF** per stage node).