TimeQuest Timing Analyzer report for DDS
Fri Mar 01 11:13:35 2013
Quartus II 32-bit Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clk_system'
 12. Slow Model Setup: 'PLL|altpll_component|pll|clk[0]'
 13. Slow Model Setup: 'clk_25'
 14. Slow Model Setup: 'dds_ram_wrclock'
 15. Slow Model Setup: 'bus_in_step_to_next_value'
 16. Slow Model Hold: 'clk_25'
 17. Slow Model Hold: 'clk_system'
 18. Slow Model Hold: 'dds_ram_wrclock'
 19. Slow Model Hold: 'PLL|altpll_component|pll|clk[0]'
 20. Slow Model Hold: 'bus_in_step_to_next_value'
 21. Slow Model Minimum Pulse Width: 'dds_ram_wrclock'
 22. Slow Model Minimum Pulse Width: 'bus_in_step_to_next_value'
 23. Slow Model Minimum Pulse Width: 'clk_system'
 24. Slow Model Minimum Pulse Width: 'PLL|altpll_component|pll|clk[0]'
 25. Slow Model Minimum Pulse Width: 'clk_25'
 26. Setup Times
 27. Hold Times
 28. Clock to Output Times
 29. Minimum Clock to Output Times
 30. Propagation Delay
 31. Minimum Propagation Delay
 32. Fast Model Setup Summary
 33. Fast Model Hold Summary
 34. Fast Model Recovery Summary
 35. Fast Model Removal Summary
 36. Fast Model Minimum Pulse Width Summary
 37. Fast Model Setup: 'dds_ram_wrclock'
 38. Fast Model Setup: 'clk_system'
 39. Fast Model Setup: 'clk_25'
 40. Fast Model Setup: 'bus_in_step_to_next_value'
 41. Fast Model Setup: 'PLL|altpll_component|pll|clk[0]'
 42. Fast Model Hold: 'clk_25'
 43. Fast Model Hold: 'clk_system'
 44. Fast Model Hold: 'PLL|altpll_component|pll|clk[0]'
 45. Fast Model Hold: 'bus_in_step_to_next_value'
 46. Fast Model Hold: 'dds_ram_wrclock'
 47. Fast Model Minimum Pulse Width: 'dds_ram_wrclock'
 48. Fast Model Minimum Pulse Width: 'bus_in_step_to_next_value'
 49. Fast Model Minimum Pulse Width: 'clk_system'
 50. Fast Model Minimum Pulse Width: 'PLL|altpll_component|pll|clk[0]'
 51. Fast Model Minimum Pulse Width: 'clk_25'
 52. Setup Times
 53. Hold Times
 54. Clock to Output Times
 55. Minimum Clock to Output Times
 56. Propagation Delay
 57. Minimum Propagation Delay
 58. Multicorner Timing Analysis Summary
 59. Setup Times
 60. Hold Times
 61. Clock to Output Times
 62. Minimum Clock to Output Times
 63. Progagation Delay
 64. Minimum Progagation Delay
 65. Setup Transfers
 66. Hold Transfers
 67. Report TCCS
 68. Report RSKM
 69. Unconstrained Paths
 70. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                    ;
+--------------------+-----------------------------------------------------------------+
; Quartus II Version ; Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition ;
; Revision Name      ; DDS                                                             ;
; Device Family      ; Cyclone II                                                      ;
; Device Name        ; EP2C5T144C6                                                     ;
; Timing Models      ; Final                                                           ;
; Delay Model        ; Combined                                                        ;
; Rise/Fall Delays   ; Unavailable                                                     ;
+--------------------+-----------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                            ;
+---------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------+-------------------------------------+
; Clock Name                      ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                            ; Targets                             ;
+---------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------+-------------------------------------+
; bus_in_step_to_next_value       ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                   ; { bus_in_step_to_next_value }       ;
; clk_25                          ; Base      ; 40.000 ; 25.0 MHz   ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                   ; { clk_25 }                          ;
; clk_system                      ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                   ; { clk_system }                      ;
; dds_ram_wrclock                 ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                   ; { dds_ram_wrclock }                 ;
; PLL|altpll_component|pll|clk[0] ; Generated ; 10.000 ; 100.0 MHz  ; 0.000 ; 5.000  ; 50.00      ; 1         ; 4           ;       ;        ;           ;            ; false    ; clk_25 ; PLL|altpll_component|pll|inclk[0] ; { PLL|altpll_component|pll|clk[0] } ;
+---------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------+-------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                        ;
+------------+-----------------+---------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                      ; Note                                                          ;
+------------+-----------------+---------------------------------+---------------------------------------------------------------+
; 67.07 MHz  ; 67.07 MHz       ; clk_25                          ;                                                               ;
; 216.59 MHz ; 216.59 MHz      ; PLL|altpll_component|pll|clk[0] ;                                                               ;
; 343.05 MHz ; 210.08 MHz      ; dds_ram_wrclock                 ; limit due to low minimum pulse width violation (tcl)          ;
; 361.14 MHz ; 361.14 MHz      ; clk_system                      ;                                                               ;
; 486.85 MHz ; 450.05 MHz      ; bus_in_step_to_next_value       ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+---------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------+
; Slow Model Setup Summary                                 ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; clk_system                      ; -2.638 ; -64.441       ;
; PLL|altpll_component|pll|clk[0] ; -2.621 ; -79.718       ;
; clk_25                          ; -2.059 ; -245.003      ;
; dds_ram_wrclock                 ; -1.915 ; -86.928       ;
; bus_in_step_to_next_value       ; -1.054 ; -6.350        ;
+---------------------------------+--------+---------------+


+----------------------------------------------------------+
; Slow Model Hold Summary                                  ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; clk_25                          ; -2.209 ; -2.209        ;
; clk_system                      ; -1.682 ; -1.682        ;
; dds_ram_wrclock                 ; 0.244  ; 0.000         ;
; PLL|altpll_component|pll|clk[0] ; 0.391  ; 0.000         ;
; bus_in_step_to_next_value       ; 0.391  ; 0.000         ;
+---------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                   ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; dds_ram_wrclock                 ; -1.880 ; -902.400      ;
; bus_in_step_to_next_value       ; -1.222 ; -11.222       ;
; clk_system                      ; -0.500 ; -56.000       ;
; PLL|altpll_component|pll|clk[0] ; 4.000  ; 0.000         ;
; clk_25                          ; 17.620 ; 0.000         ;
+---------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_system'                                                                                                           ;
+--------+----------------------+-----------------------+---------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node               ; Launch Clock              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+-----------------------+---------------------------+-------------+--------------+------------+------------+
; -2.638 ; dds_step_count[1]    ; LED_SDI[0]~reg0       ; bus_in_step_to_next_value ; clk_system  ; 1.000        ; -1.304     ; 2.370      ;
; -2.606 ; dds_step_count[0]    ; LED_SDI[0]~reg0       ; bus_in_step_to_next_value ; clk_system  ; 1.000        ; -1.304     ; 2.338      ;
; -2.526 ; dds_step_count[3]    ; LED_SDI[0]~reg0       ; bus_in_step_to_next_value ; clk_system  ; 1.000        ; -1.304     ; 2.258      ;
; -2.324 ; dds_step_count[2]    ; LED_SDI[0]~reg0       ; bus_in_step_to_next_value ; clk_system  ; 1.000        ; -1.304     ; 2.056      ;
; -1.769 ; ram_process_count[2] ; dds_ram_data_in[15]   ; clk_system                ; clk_system  ; 1.000        ; 0.007      ; 2.812      ;
; -1.658 ; count_serial[3]      ; LED_SDI[0]~reg0       ; clk_system                ; clk_system  ; 1.000        ; 0.000      ; 2.694      ;
; -1.634 ; ram_process_count[1] ; dds_ram_data_in[15]   ; clk_system                ; clk_system  ; 1.000        ; 0.007      ; 2.677      ;
; -1.615 ; ram_process_count[2] ; dds_ram_data_in[5]    ; clk_system                ; clk_system  ; 1.000        ; -0.019     ; 2.632      ;
; -1.601 ; count_serial[1]      ; LED_SDI[0]~reg0       ; clk_system                ; clk_system  ; 1.000        ; 0.001      ; 2.638      ;
; -1.486 ; ram_process_count[0] ; dds_ram_data_in[15]   ; clk_system                ; clk_system  ; 1.000        ; 0.007      ; 2.529      ;
; -1.480 ; ram_process_count[1] ; dds_ram_data_in[5]    ; clk_system                ; clk_system  ; 1.000        ; -0.019     ; 2.497      ;
; -1.374 ; ram_process_count[2] ; fifo_dds_rd_en        ; clk_system                ; clk_system  ; 1.000        ; -0.004     ; 2.406      ;
; -1.361 ; ram_process_count[2] ; dds_ram_wraddress[8]  ; clk_system                ; clk_system  ; 1.000        ; -0.015     ; 2.382      ;
; -1.361 ; ram_process_count[2] ; dds_ram_wraddress[7]  ; clk_system                ; clk_system  ; 1.000        ; -0.015     ; 2.382      ;
; -1.361 ; ram_process_count[2] ; dds_ram_wraddress[3]  ; clk_system                ; clk_system  ; 1.000        ; -0.015     ; 2.382      ;
; -1.361 ; ram_process_count[2] ; dds_ram_data_in[8]    ; clk_system                ; clk_system  ; 1.000        ; -0.015     ; 2.382      ;
; -1.361 ; ram_process_count[2] ; dds_ram_data_in[9]    ; clk_system                ; clk_system  ; 1.000        ; -0.015     ; 2.382      ;
; -1.361 ; ram_process_count[2] ; dds_ram_data_in[11]   ; clk_system                ; clk_system  ; 1.000        ; -0.015     ; 2.382      ;
; -1.361 ; ram_process_count[2] ; dds_ram_data_in[13]   ; clk_system                ; clk_system  ; 1.000        ; -0.015     ; 2.382      ;
; -1.337 ; ram_process_count[2] ; dds_ram_data_in[7]    ; clk_system                ; clk_system  ; 1.000        ; 0.023      ; 2.396      ;
; -1.337 ; ram_process_count[2] ; dds_ram_data_in[4]    ; clk_system                ; clk_system  ; 1.000        ; 0.023      ; 2.396      ;
; -1.333 ; ram_process_count[2] ; dds_ram_data_in[12]   ; clk_system                ; clk_system  ; 1.000        ; 0.023      ; 2.392      ;
; -1.332 ; ram_process_count[0] ; dds_ram_data_in[5]    ; clk_system                ; clk_system  ; 1.000        ; -0.019     ; 2.349      ;
; -1.301 ; ram_process_count[2] ; dds_ram_wraddress[10] ; clk_system                ; clk_system  ; 1.000        ; -0.004     ; 2.333      ;
; -1.301 ; ram_process_count[2] ; dds_ram_wraddress[9]  ; clk_system                ; clk_system  ; 1.000        ; -0.004     ; 2.333      ;
; -1.301 ; ram_process_count[2] ; dds_ram_wraddress[6]  ; clk_system                ; clk_system  ; 1.000        ; -0.004     ; 2.333      ;
; -1.301 ; ram_process_count[2] ; dds_ram_wraddress[5]  ; clk_system                ; clk_system  ; 1.000        ; -0.004     ; 2.333      ;
; -1.301 ; ram_process_count[2] ; dds_ram_wraddress[4]  ; clk_system                ; clk_system  ; 1.000        ; -0.004     ; 2.333      ;
; -1.301 ; ram_process_count[2] ; dds_ram_wraddress[2]  ; clk_system                ; clk_system  ; 1.000        ; -0.004     ; 2.333      ;
; -1.301 ; ram_process_count[2] ; dds_ram_wraddress[1]  ; clk_system                ; clk_system  ; 1.000        ; -0.004     ; 2.333      ;
; -1.301 ; ram_process_count[2] ; dds_ram_wraddress[0]  ; clk_system                ; clk_system  ; 1.000        ; -0.004     ; 2.333      ;
; -1.301 ; ram_process_count[2] ; dds_ram_data_in[6]    ; clk_system                ; clk_system  ; 1.000        ; -0.004     ; 2.333      ;
; -1.265 ; ram_process_count[0] ; fifo_dds_rd_en        ; clk_system                ; clk_system  ; 1.000        ; -0.004     ; 2.297      ;
; -1.252 ; write_ram_address[0] ; write_ram_address[11] ; clk_system                ; clk_system  ; 1.000        ; 0.000      ; 2.288      ;
; -1.243 ; count_serial[3]      ; count_serial[3]       ; clk_system                ; clk_system  ; 1.000        ; 0.000      ; 2.279      ;
; -1.226 ; ram_process_count[1] ; dds_ram_wraddress[8]  ; clk_system                ; clk_system  ; 1.000        ; -0.015     ; 2.247      ;
; -1.226 ; ram_process_count[1] ; dds_ram_wraddress[7]  ; clk_system                ; clk_system  ; 1.000        ; -0.015     ; 2.247      ;
; -1.226 ; ram_process_count[1] ; dds_ram_wraddress[3]  ; clk_system                ; clk_system  ; 1.000        ; -0.015     ; 2.247      ;
; -1.226 ; ram_process_count[1] ; dds_ram_data_in[8]    ; clk_system                ; clk_system  ; 1.000        ; -0.015     ; 2.247      ;
; -1.226 ; ram_process_count[1] ; dds_ram_data_in[9]    ; clk_system                ; clk_system  ; 1.000        ; -0.015     ; 2.247      ;
; -1.226 ; ram_process_count[1] ; dds_ram_data_in[11]   ; clk_system                ; clk_system  ; 1.000        ; -0.015     ; 2.247      ;
; -1.226 ; ram_process_count[1] ; dds_ram_data_in[13]   ; clk_system                ; clk_system  ; 1.000        ; -0.015     ; 2.247      ;
; -1.225 ; ram_process_count[0] ; fifo_dds_rd_clk       ; clk_system                ; clk_system  ; 1.000        ; -0.004     ; 2.257      ;
; -1.221 ; ram_process_count[0] ; dds_ram_wren          ; clk_system                ; clk_system  ; 1.000        ; -0.004     ; 2.253      ;
; -1.204 ; ram_process_count[1] ; fifo_dds_rd_en        ; clk_system                ; clk_system  ; 1.000        ; -0.004     ; 2.236      ;
; -1.202 ; ram_process_count[1] ; dds_ram_data_in[7]    ; clk_system                ; clk_system  ; 1.000        ; 0.023      ; 2.261      ;
; -1.202 ; ram_process_count[1] ; dds_ram_data_in[4]    ; clk_system                ; clk_system  ; 1.000        ; 0.023      ; 2.261      ;
; -1.198 ; ram_process_count[1] ; dds_ram_data_in[12]   ; clk_system                ; clk_system  ; 1.000        ; 0.023      ; 2.257      ;
; -1.191 ; ram_process_count[3] ; write_ram_address[0]  ; clk_system                ; clk_system  ; 1.000        ; -0.007     ; 2.220      ;
; -1.191 ; ram_process_count[3] ; write_ram_address[1]  ; clk_system                ; clk_system  ; 1.000        ; -0.007     ; 2.220      ;
; -1.191 ; ram_process_count[3] ; write_ram_address[2]  ; clk_system                ; clk_system  ; 1.000        ; -0.007     ; 2.220      ;
; -1.191 ; ram_process_count[3] ; write_ram_address[3]  ; clk_system                ; clk_system  ; 1.000        ; -0.007     ; 2.220      ;
; -1.191 ; ram_process_count[3] ; write_ram_address[4]  ; clk_system                ; clk_system  ; 1.000        ; -0.007     ; 2.220      ;
; -1.191 ; ram_process_count[3] ; write_ram_address[5]  ; clk_system                ; clk_system  ; 1.000        ; -0.007     ; 2.220      ;
; -1.191 ; ram_process_count[3] ; write_ram_address[6]  ; clk_system                ; clk_system  ; 1.000        ; -0.007     ; 2.220      ;
; -1.191 ; ram_process_count[3] ; write_ram_address[7]  ; clk_system                ; clk_system  ; 1.000        ; -0.007     ; 2.220      ;
; -1.191 ; ram_process_count[3] ; write_ram_address[8]  ; clk_system                ; clk_system  ; 1.000        ; -0.007     ; 2.220      ;
; -1.191 ; ram_process_count[3] ; write_ram_address[9]  ; clk_system                ; clk_system  ; 1.000        ; -0.007     ; 2.220      ;
; -1.191 ; ram_process_count[3] ; write_ram_address[10] ; clk_system                ; clk_system  ; 1.000        ; -0.007     ; 2.220      ;
; -1.191 ; ram_process_count[3] ; write_ram_address[11] ; clk_system                ; clk_system  ; 1.000        ; -0.007     ; 2.220      ;
; -1.181 ; write_ram_address[0] ; write_ram_address[10] ; clk_system                ; clk_system  ; 1.000        ; 0.000      ; 2.217      ;
; -1.166 ; ram_process_count[1] ; dds_ram_wraddress[10] ; clk_system                ; clk_system  ; 1.000        ; -0.004     ; 2.198      ;
; -1.166 ; ram_process_count[1] ; dds_ram_wraddress[9]  ; clk_system                ; clk_system  ; 1.000        ; -0.004     ; 2.198      ;
; -1.166 ; ram_process_count[1] ; dds_ram_wraddress[6]  ; clk_system                ; clk_system  ; 1.000        ; -0.004     ; 2.198      ;
; -1.166 ; ram_process_count[1] ; dds_ram_wraddress[5]  ; clk_system                ; clk_system  ; 1.000        ; -0.004     ; 2.198      ;
; -1.166 ; ram_process_count[1] ; dds_ram_wraddress[4]  ; clk_system                ; clk_system  ; 1.000        ; -0.004     ; 2.198      ;
; -1.166 ; ram_process_count[1] ; dds_ram_wraddress[2]  ; clk_system                ; clk_system  ; 1.000        ; -0.004     ; 2.198      ;
; -1.166 ; ram_process_count[1] ; dds_ram_wraddress[1]  ; clk_system                ; clk_system  ; 1.000        ; -0.004     ; 2.198      ;
; -1.166 ; ram_process_count[1] ; dds_ram_wraddress[0]  ; clk_system                ; clk_system  ; 1.000        ; -0.004     ; 2.198      ;
; -1.166 ; ram_process_count[1] ; dds_ram_data_in[6]    ; clk_system                ; clk_system  ; 1.000        ; -0.004     ; 2.198      ;
; -1.163 ; ram_process_count[2] ; dds_ram_wren          ; clk_system                ; clk_system  ; 1.000        ; -0.004     ; 2.195      ;
; -1.153 ; ram_process_count[2] ; dds_ram_wrclock       ; clk_system                ; clk_system  ; 1.000        ; -0.004     ; 2.185      ;
; -1.142 ; write_ram_address[1] ; write_ram_address[11] ; clk_system                ; clk_system  ; 1.000        ; 0.000      ; 2.178      ;
; -1.111 ; write_ram_address[2] ; write_ram_address[11] ; clk_system                ; clk_system  ; 1.000        ; 0.000      ; 2.147      ;
; -1.110 ; write_ram_address[0] ; write_ram_address[9]  ; clk_system                ; clk_system  ; 1.000        ; 0.000      ; 2.146      ;
; -1.104 ; count_serial[1]      ; count_serial[1]       ; clk_system                ; clk_system  ; 1.000        ; 0.000      ; 2.140      ;
; -1.078 ; ram_process_count[0] ; dds_ram_wraddress[8]  ; clk_system                ; clk_system  ; 1.000        ; -0.015     ; 2.099      ;
; -1.078 ; ram_process_count[0] ; dds_ram_wraddress[7]  ; clk_system                ; clk_system  ; 1.000        ; -0.015     ; 2.099      ;
; -1.078 ; ram_process_count[0] ; dds_ram_wraddress[3]  ; clk_system                ; clk_system  ; 1.000        ; -0.015     ; 2.099      ;
; -1.078 ; ram_process_count[0] ; dds_ram_data_in[8]    ; clk_system                ; clk_system  ; 1.000        ; -0.015     ; 2.099      ;
; -1.078 ; ram_process_count[0] ; dds_ram_data_in[9]    ; clk_system                ; clk_system  ; 1.000        ; -0.015     ; 2.099      ;
; -1.078 ; ram_process_count[0] ; dds_ram_data_in[11]   ; clk_system                ; clk_system  ; 1.000        ; -0.015     ; 2.099      ;
; -1.078 ; ram_process_count[0] ; dds_ram_data_in[13]   ; clk_system                ; clk_system  ; 1.000        ; -0.015     ; 2.099      ;
; -1.071 ; write_ram_address[1] ; write_ram_address[10] ; clk_system                ; clk_system  ; 1.000        ; 0.000      ; 2.107      ;
; -1.066 ; ram_process_count[3] ; fifo_dds_rd_clk       ; clk_system                ; clk_system  ; 1.000        ; -0.004     ; 2.098      ;
; -1.062 ; ram_process_count[3] ; dds_ram_wren          ; clk_system                ; clk_system  ; 1.000        ; -0.004     ; 2.094      ;
; -1.060 ; count_serial[2]      ; LED_SDI[0]~reg0       ; clk_system                ; clk_system  ; 1.000        ; 0.001      ; 2.097      ;
; -1.059 ; count_serial[3]      ; count_serial[1]       ; clk_system                ; clk_system  ; 1.000        ; -0.001     ; 2.094      ;
; -1.054 ; ram_process_count[0] ; dds_ram_data_in[7]    ; clk_system                ; clk_system  ; 1.000        ; 0.023      ; 2.113      ;
; -1.054 ; ram_process_count[0] ; dds_ram_data_in[4]    ; clk_system                ; clk_system  ; 1.000        ; 0.023      ; 2.113      ;
; -1.050 ; count_serial[3]      ; LED_LE~reg0           ; clk_system                ; clk_system  ; 1.000        ; -0.001     ; 2.085      ;
; -1.050 ; ram_process_count[0] ; dds_ram_data_in[12]   ; clk_system                ; clk_system  ; 1.000        ; 0.023      ; 2.109      ;
; -1.045 ; ram_process_count[0] ; write_ram_address[0]  ; clk_system                ; clk_system  ; 1.000        ; -0.007     ; 2.074      ;
; -1.045 ; ram_process_count[0] ; write_ram_address[1]  ; clk_system                ; clk_system  ; 1.000        ; -0.007     ; 2.074      ;
; -1.045 ; ram_process_count[0] ; write_ram_address[2]  ; clk_system                ; clk_system  ; 1.000        ; -0.007     ; 2.074      ;
; -1.045 ; ram_process_count[0] ; write_ram_address[3]  ; clk_system                ; clk_system  ; 1.000        ; -0.007     ; 2.074      ;
; -1.045 ; ram_process_count[0] ; write_ram_address[4]  ; clk_system                ; clk_system  ; 1.000        ; -0.007     ; 2.074      ;
; -1.045 ; ram_process_count[0] ; write_ram_address[5]  ; clk_system                ; clk_system  ; 1.000        ; -0.007     ; 2.074      ;
; -1.045 ; ram_process_count[0] ; write_ram_address[6]  ; clk_system                ; clk_system  ; 1.000        ; -0.007     ; 2.074      ;
; -1.045 ; ram_process_count[0] ; write_ram_address[7]  ; clk_system                ; clk_system  ; 1.000        ; -0.007     ; 2.074      ;
+--------+----------------------+-----------------------+---------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'PLL|altpll_component|pll|clk[0]'                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------------------------------------------------------------+------------------------+--------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                       ; To Node                ; Launch Clock ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------+------------------------+--------------+---------------------------------+--------------+------------+------------+
; -2.621 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[6]  ; main_phase_var[5]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.308     ; 5.349      ;
; -2.621 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[6]  ; main_phase_var[4]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.308     ; 5.349      ;
; -2.621 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[6]  ; main_phase_var[6]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.308     ; 5.349      ;
; -2.621 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[6]  ; main_phase_var[7]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.308     ; 5.349      ;
; -2.621 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[6]  ; main_phase_var[3]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.308     ; 5.349      ;
; -2.621 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[6]  ; main_phase_var[2]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.308     ; 5.349      ;
; -2.621 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[6]  ; main_phase_var[0]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.308     ; 5.349      ;
; -2.621 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[6]  ; main_phase_var[1]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.308     ; 5.349      ;
; -2.621 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[6]  ; main_amplitude_var[13] ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.308     ; 5.349      ;
; -2.621 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[6]  ; main_amplitude_var[12] ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.308     ; 5.349      ;
; -2.621 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[6]  ; main_amplitude_var[9]  ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.308     ; 5.349      ;
; -2.621 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[6]  ; main_amplitude_var[8]  ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.308     ; 5.349      ;
; -2.621 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[6]  ; aux_amplitude_var[0]   ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.308     ; 5.349      ;
; -2.573 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[0]  ; main_phase_var[5]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.309     ; 5.300      ;
; -2.573 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[0]  ; main_phase_var[4]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.309     ; 5.300      ;
; -2.573 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[0]  ; main_phase_var[6]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.309     ; 5.300      ;
; -2.573 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[0]  ; main_phase_var[7]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.309     ; 5.300      ;
; -2.573 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[0]  ; main_phase_var[3]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.309     ; 5.300      ;
; -2.573 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[0]  ; main_phase_var[2]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.309     ; 5.300      ;
; -2.573 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[0]  ; main_phase_var[0]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.309     ; 5.300      ;
; -2.573 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[0]  ; main_phase_var[1]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.309     ; 5.300      ;
; -2.573 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[0]  ; main_amplitude_var[13] ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.309     ; 5.300      ;
; -2.573 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[0]  ; main_amplitude_var[12] ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.309     ; 5.300      ;
; -2.573 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[0]  ; main_amplitude_var[9]  ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.309     ; 5.300      ;
; -2.573 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[0]  ; main_amplitude_var[8]  ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.309     ; 5.300      ;
; -2.573 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[0]  ; aux_amplitude_var[0]   ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.309     ; 5.300      ;
; -2.542 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[8]  ; main_phase_var[5]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.304     ; 5.274      ;
; -2.542 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[8]  ; main_phase_var[4]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.304     ; 5.274      ;
; -2.542 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[8]  ; main_phase_var[6]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.304     ; 5.274      ;
; -2.542 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[8]  ; main_phase_var[7]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.304     ; 5.274      ;
; -2.542 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[8]  ; main_phase_var[3]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.304     ; 5.274      ;
; -2.542 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[8]  ; main_phase_var[2]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.304     ; 5.274      ;
; -2.542 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[8]  ; main_phase_var[0]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.304     ; 5.274      ;
; -2.542 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[8]  ; main_phase_var[1]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.304     ; 5.274      ;
; -2.542 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[8]  ; main_amplitude_var[13] ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.304     ; 5.274      ;
; -2.542 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[8]  ; main_amplitude_var[12] ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.304     ; 5.274      ;
; -2.542 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[8]  ; main_amplitude_var[9]  ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.304     ; 5.274      ;
; -2.542 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[8]  ; main_amplitude_var[8]  ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.304     ; 5.274      ;
; -2.542 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[8]  ; aux_amplitude_var[0]   ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.304     ; 5.274      ;
; -2.532 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[5]  ; main_phase_var[5]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.293     ; 5.275      ;
; -2.532 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[5]  ; main_phase_var[4]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.293     ; 5.275      ;
; -2.532 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[5]  ; main_phase_var[6]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.293     ; 5.275      ;
; -2.532 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[5]  ; main_phase_var[7]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.293     ; 5.275      ;
; -2.532 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[5]  ; main_phase_var[3]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.293     ; 5.275      ;
; -2.532 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[5]  ; main_phase_var[2]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.293     ; 5.275      ;
; -2.532 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[5]  ; main_phase_var[0]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.293     ; 5.275      ;
; -2.532 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[5]  ; main_phase_var[1]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.293     ; 5.275      ;
; -2.532 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[5]  ; main_amplitude_var[13] ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.293     ; 5.275      ;
; -2.532 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[5]  ; main_amplitude_var[12] ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.293     ; 5.275      ;
; -2.532 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[5]  ; main_amplitude_var[9]  ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.293     ; 5.275      ;
; -2.532 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[5]  ; main_amplitude_var[8]  ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.293     ; 5.275      ;
; -2.532 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[5]  ; aux_amplitude_var[0]   ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.293     ; 5.275      ;
; -2.512 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[25] ; main_phase_var[5]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.292     ; 5.256      ;
; -2.512 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[25] ; main_phase_var[4]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.292     ; 5.256      ;
; -2.512 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[25] ; main_phase_var[6]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.292     ; 5.256      ;
; -2.512 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[25] ; main_phase_var[7]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.292     ; 5.256      ;
; -2.512 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[25] ; main_phase_var[3]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.292     ; 5.256      ;
; -2.512 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[25] ; main_phase_var[2]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.292     ; 5.256      ;
; -2.512 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[25] ; main_phase_var[0]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.292     ; 5.256      ;
; -2.512 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[25] ; main_phase_var[1]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.292     ; 5.256      ;
; -2.512 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[25] ; main_amplitude_var[13] ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.292     ; 5.256      ;
; -2.512 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[25] ; main_amplitude_var[12] ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.292     ; 5.256      ;
; -2.512 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[25] ; main_amplitude_var[9]  ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.292     ; 5.256      ;
; -2.512 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[25] ; main_amplitude_var[8]  ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.292     ; 5.256      ;
; -2.512 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[25] ; aux_amplitude_var[0]   ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.292     ; 5.256      ;
; -2.414 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[31] ; main_phase_var[5]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.314     ; 5.136      ;
; -2.414 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[31] ; main_phase_var[4]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.314     ; 5.136      ;
; -2.414 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[31] ; main_phase_var[6]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.314     ; 5.136      ;
; -2.414 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[31] ; main_phase_var[7]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.314     ; 5.136      ;
; -2.414 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[31] ; main_phase_var[3]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.314     ; 5.136      ;
; -2.414 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[31] ; main_phase_var[2]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.314     ; 5.136      ;
; -2.414 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[31] ; main_phase_var[0]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.314     ; 5.136      ;
; -2.414 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[31] ; main_phase_var[1]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.314     ; 5.136      ;
; -2.414 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[31] ; main_amplitude_var[13] ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.314     ; 5.136      ;
; -2.414 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[31] ; main_amplitude_var[12] ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.314     ; 5.136      ;
; -2.414 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[31] ; main_amplitude_var[9]  ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.314     ; 5.136      ;
; -2.414 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[31] ; main_amplitude_var[8]  ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.314     ; 5.136      ;
; -2.414 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[31] ; aux_amplitude_var[0]   ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.314     ; 5.136      ;
; -2.385 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[27] ; main_phase_var[5]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.323     ; 5.098      ;
; -2.385 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[27] ; main_phase_var[4]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.323     ; 5.098      ;
; -2.385 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[27] ; main_phase_var[6]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.323     ; 5.098      ;
; -2.385 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[27] ; main_phase_var[7]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.323     ; 5.098      ;
; -2.385 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[27] ; main_phase_var[3]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.323     ; 5.098      ;
; -2.385 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[27] ; main_phase_var[2]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.323     ; 5.098      ;
; -2.385 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[27] ; main_phase_var[0]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.323     ; 5.098      ;
; -2.385 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[27] ; main_phase_var[1]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.323     ; 5.098      ;
; -2.385 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[27] ; main_amplitude_var[13] ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.323     ; 5.098      ;
; -2.385 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[27] ; main_amplitude_var[12] ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.323     ; 5.098      ;
; -2.385 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[27] ; main_amplitude_var[9]  ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.323     ; 5.098      ;
; -2.385 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[27] ; main_amplitude_var[8]  ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.323     ; 5.098      ;
; -2.385 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[27] ; aux_amplitude_var[0]   ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.323     ; 5.098      ;
; -2.334 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[6]  ; main_phase_var[10]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.322     ; 5.048      ;
; -2.334 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[6]  ; main_phase_var[11]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.322     ; 5.048      ;
; -2.334 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[6]  ; main_phase_var[15]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.322     ; 5.048      ;
; -2.334 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[6]  ; main_phase_var[14]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.322     ; 5.048      ;
; -2.334 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[6]  ; main_phase_var[13]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.322     ; 5.048      ;
; -2.334 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[6]  ; main_phase_var[12]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.322     ; 5.048      ;
; -2.290 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[3]  ; main_phase_var[5]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.303     ; 5.023      ;
; -2.290 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[3]  ; main_phase_var[4]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.303     ; 5.023      ;
; -2.290 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[3]  ; main_phase_var[6]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.303     ; 5.023      ;
+--------+-----------------------------------------------------------------------------------------------------------------+------------------------+--------------+---------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_25'                                                                                                                                                                                                                               ;
+--------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node         ; To Node                                                                                                                                  ; Launch Clock              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+
; -2.059 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~porta_address_reg5  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.691     ; 2.333      ;
; -2.048 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~porta_address_reg3  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.704     ; 2.309      ;
; -2.047 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~porta_address_reg4  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.704     ; 2.308      ;
; -2.044 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~porta_address_reg2  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.691     ; 2.318      ;
; -2.043 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~porta_address_reg7  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.691     ; 2.317      ;
; -2.041 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~porta_address_reg5  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.704     ; 2.302      ;
; -2.039 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~porta_address_reg6  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.688     ; 2.316      ;
; -2.039 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~porta_address_reg3  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.691     ; 2.313      ;
; -2.038 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~porta_address_reg6 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.682     ; 2.321      ;
; -2.037 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~porta_address_reg7  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.704     ; 2.298      ;
; -2.035 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~porta_address_reg6  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.704     ; 2.296      ;
; -2.031 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~porta_address_reg6  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.691     ; 2.305      ;
; -2.029 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~porta_address_reg4 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.682     ; 2.312      ;
; -2.027 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~porta_address_reg4  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.691     ; 2.301      ;
; -2.026 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~porta_address_reg2  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.704     ; 2.287      ;
; -2.025 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~porta_address_reg5  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.688     ; 2.302      ;
; -2.021 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~porta_address_reg7  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.688     ; 2.298      ;
; -2.018 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~porta_address_reg5 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.682     ; 2.301      ;
; -2.017 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~porta_address_reg3 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.682     ; 2.300      ;
; -2.014 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~porta_address_reg9  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.691     ; 2.288      ;
; -2.009 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~porta_address_reg3  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.688     ; 2.286      ;
; -1.992 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~porta_address_reg9 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.682     ; 2.275      ;
; -1.986 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~porta_address_reg4  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.688     ; 2.263      ;
; -1.986 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~porta_address_reg9  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.704     ; 2.247      ;
; -1.981 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~porta_address_reg9  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.688     ; 2.258      ;
; -1.975 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~porta_address_reg7 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.682     ; 2.258      ;
; -1.873 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~porta_address_reg3  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.699     ; 2.139      ;
; -1.855 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~porta_address_reg8  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.688     ; 2.132      ;
; -1.846 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~porta_address_reg8 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.682     ; 2.129      ;
; -1.819 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~porta_address_reg8  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.704     ; 2.080      ;
; -1.792 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~porta_address_reg9  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.703     ; 2.054      ;
; -1.774 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~porta_address_reg6  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.703     ; 2.036      ;
; -1.773 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~porta_address_reg3  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.703     ; 2.035      ;
; -1.772 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~porta_address_reg7  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.703     ; 2.034      ;
; -1.770 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~porta_address_reg8  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.691     ; 2.044      ;
; -1.768 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~porta_address_reg8  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.703     ; 2.030      ;
; -1.760 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~porta_address_reg4  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.703     ; 2.022      ;
; -1.755 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~porta_address_reg5  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.703     ; 2.017      ;
; -1.746 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~porta_address_reg1  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.691     ; 2.020      ;
; -1.738 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~porta_address_reg2  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.688     ; 2.015      ;
; -1.737 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~porta_address_reg2 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.682     ; 2.020      ;
; -1.732 ; dds_step_count[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~porta_address_reg0  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.691     ; 2.006      ;
; -1.732 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~porta_address_reg1  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.704     ; 1.993      ;
; -1.729 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~porta_address_reg1  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.703     ; 1.991      ;
; -1.722 ; dds_step_count[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~porta_address_reg0  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.704     ; 1.983      ;
; -1.713 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~porta_address_reg8 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.713     ; 1.965      ;
; -1.704 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~porta_address_reg2  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.703     ; 1.966      ;
; -1.700 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~porta_address_reg1  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.688     ; 1.977      ;
; -1.699 ; dds_step_count[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~porta_address_reg0  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.688     ; 1.976      ;
; -1.699 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~porta_address_reg1 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.682     ; 1.982      ;
; -1.698 ; dds_step_count[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~porta_address_reg0 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.682     ; 1.981      ;
; -1.690 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a13~porta_address_reg8 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.708     ; 1.947      ;
; -1.681 ; dds_step_count[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~porta_address_reg0  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.703     ; 1.943      ;
; -1.679 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~porta_address_reg6  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.699     ; 1.945      ;
; -1.668 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a13~porta_address_reg6 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.708     ; 1.925      ;
; -1.667 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~porta_address_reg5 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.713     ; 1.919      ;
; -1.657 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~porta_address_reg7  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.693     ; 1.929      ;
; -1.649 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~porta_address_reg8 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.695     ; 1.919      ;
; -1.646 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~porta_address_reg6 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.695     ; 1.916      ;
; -1.643 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~porta_address_reg3  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.675     ; 1.933      ;
; -1.641 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~porta_address_reg3 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.673     ; 1.933      ;
; -1.636 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~porta_address_reg9  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.675     ; 1.926      ;
; -1.636 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~porta_address_reg6  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.693     ; 1.908      ;
; -1.633 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~porta_address_reg9 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.673     ; 1.925      ;
; -1.619 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a13~porta_address_reg7 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.708     ; 1.876      ;
; -1.615 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~porta_address_reg6  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.675     ; 1.905      ;
; -1.615 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~porta_address_reg5 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.688     ; 1.892      ;
; -1.610 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~porta_address_reg4  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.675     ; 1.900      ;
; -1.607 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~porta_address_reg5 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.673     ; 1.899      ;
; -1.606 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~porta_address_reg8 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.688     ; 1.883      ;
; -1.604 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~porta_address_reg4 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.673     ; 1.896      ;
; -1.594 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~porta_address_reg5  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.675     ; 1.884      ;
; -1.585 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~porta_address_reg8  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.675     ; 1.875      ;
; -1.584 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~porta_address_reg7 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.673     ; 1.876      ;
; -1.581 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~porta_address_reg7  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.677     ; 1.869      ;
; -1.579 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~porta_address_reg3  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.693     ; 1.851      ;
; -1.576 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~porta_address_reg2 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.673     ; 1.868      ;
; -1.570 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~porta_address_reg6  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.677     ; 1.858      ;
; -1.565 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~porta_address_reg7  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.675     ; 1.855      ;
; -1.565 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~porta_address_reg6 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.673     ; 1.857      ;
; -1.556 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~porta_address_reg9  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.692     ; 1.829      ;
; -1.555 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~porta_address_reg2  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.675     ; 1.845      ;
; -1.545 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~porta_address_reg8 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.673     ; 1.837      ;
; -1.537 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a13~porta_address_reg5 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.708     ; 1.794      ;
; -1.519 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~porta_address_reg9  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.693     ; 1.791      ;
; -1.503 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~porta_address_reg4  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.677     ; 1.791      ;
; -1.462 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~porta_address_reg9 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.713     ; 1.714      ;
; -1.383 ; dds_step_count[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a13~porta_address_reg0 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.708     ; 1.640      ;
; -1.377 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~porta_address_reg9  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.687     ; 1.655      ;
; -1.372 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~porta_address_reg1 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.688     ; 1.649      ;
; -1.368 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~porta_address_reg9  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.677     ; 1.656      ;
; -1.367 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~porta_address_reg1  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.692     ; 1.640      ;
; -1.364 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~porta_address_reg3  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.687     ; 1.642      ;
; -1.362 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~porta_address_reg1 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.695     ; 1.632      ;
; -1.357 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~porta_address_reg8  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.692     ; 1.630      ;
; -1.357 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~porta_address_reg3  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.692     ; 1.630      ;
; -1.357 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~porta_address_reg9  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.699     ; 1.623      ;
; -1.356 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~porta_address_reg4 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.688     ; 1.633      ;
; -1.351 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~porta_address_reg1 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.673     ; 1.643      ;
; -1.350 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~porta_address_reg3  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.677     ; 1.638      ;
+--------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'dds_ram_wrclock'                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------+-----------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                               ; To Node                                                                                                                                   ; Launch Clock    ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------+-----------------+--------------+------------+------------+
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_datain_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_datain_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~portb_datain_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~portb_datain_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a13~portb_datain_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a13~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_datain_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -0.600 ; dds_ram_wraddress[11]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~portb_address_reg11  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.999      ; 2.064      ;
; -0.599 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_we_reg        ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.019      ; 2.083      ;
; -0.595 ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~portb_address_reg3   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.030      ; 2.090      ;
; -0.593 ; dds_ram_wraddress[7]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg7  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.045      ; 2.103      ;
; -0.590 ; dds_ram_wraddress[7]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~portb_address_reg7   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.014      ; 2.069      ;
; -0.589 ; dds_ram_wraddress[7]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~portb_address_reg7   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.025      ; 2.079      ;
; -0.588 ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~portb_address_reg9   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.003      ; 2.056      ;
; -0.583 ; dds_ram_wraddress[11]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~portb_address_reg11  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.012      ; 2.060      ;
; -0.582 ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~portb_address_reg9   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.016      ; 2.063      ;
; -0.578 ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~portb_address_reg9   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.004      ; 2.047      ;
; -0.577 ; dds_ram_wraddress[7]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~portb_address_reg7   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.027      ; 2.069      ;
; -0.572 ; dds_ram_wraddress[11]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~portb_address_reg11  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.000      ; 2.037      ;
; -0.572 ; dds_ram_wraddress[1]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~portb_address_reg1   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.003      ; 2.040      ;
; -0.569 ; dds_ram_wraddress[1]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~portb_address_reg1   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.016      ; 2.050      ;
; -0.568 ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~portb_address_reg6   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.016      ; 2.049      ;
; -0.566 ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg2  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.034      ; 2.065      ;
; -0.564 ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~portb_address_reg5   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.003      ; 2.032      ;
; -0.559 ; dds_ram_wraddress[10]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~portb_address_reg10  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.016      ; 2.040      ;
; -0.556 ; dds_ram_wraddress[7]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~portb_address_reg7   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.041      ; 2.062      ;
; -0.549 ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~portb_address_reg8  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.036      ; 2.050      ;
; -0.548 ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~portb_address_reg8   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.030      ; 2.043      ;
; -0.548 ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~portb_address_reg3   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.014      ; 2.027      ;
; -0.547 ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~portb_address_reg3   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.027      ; 2.039      ;
; -0.542 ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~portb_address_reg8   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.014      ; 2.021      ;
; -0.541 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_we_reg        ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.034      ; 2.040      ;
; -0.538 ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~portb_address_reg5   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.016      ; 2.019      ;
; -0.537 ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~portb_address_reg8   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.027      ; 2.029      ;
; -0.533 ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~portb_address_reg6  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.025      ; 2.023      ;
; -0.528 ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~portb_address_reg5   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.004      ; 1.997      ;
; -0.528 ; dds_ram_data_in[2]                                                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~portb_datain_reg0    ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.996      ; 1.989      ;
; -0.522 ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~portb_address_reg3  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.036      ; 2.023      ;
; -0.513 ; dds_ram_wraddress[7]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~portb_address_reg7  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.036      ; 2.014      ;
; -0.511 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~portb_we_reg         ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.032      ; 2.008      ;
; -0.509 ; dds_ram_wraddress[10]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~portb_address_reg10 ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.025      ; 1.999      ;
; -0.506 ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~portb_address_reg2   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.004      ; 1.975      ;
; -0.503 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~portb_we_reg         ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.003      ; 1.971      ;
; -0.494 ; dds_ram_wraddress[11]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~portb_address_reg11 ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.021      ; 1.980      ;
; -0.491 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~portb_we_reg         ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.016      ; 1.972      ;
; -0.474 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~portb_we_reg        ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.025      ; 1.964      ;
; -0.469 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~portb_we_reg         ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.004      ; 1.938      ;
; -0.454 ; dds_ram_wraddress[1]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg1  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.019      ; 1.938      ;
; -0.446 ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~portb_address_reg2   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.014      ; 1.925      ;
; -0.441 ; dds_ram_wraddress[4]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg4   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.020      ; 1.926      ;
; -0.435 ; dds_ram_wraddress[4]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~portb_address_reg4   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.030      ; 1.930      ;
; -0.435 ; dds_ram_wraddress[4]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg4  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.034      ; 1.934      ;
; -0.426 ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg5  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.019      ; 1.910      ;
; -0.424 ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a13~portb_address_reg2  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.999      ; 1.888      ;
; -0.424 ; dds_ram_wraddress[4]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg4  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.019      ; 1.908      ;
; -0.421 ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg0  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.019      ; 1.905      ;
; -0.418 ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg9  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.019      ; 1.902      ;
; -0.417 ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg2  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.019      ; 1.901      ;
; -0.415 ; dds_ram_data_in[9]                                                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~portb_datain_reg0    ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.998      ; 1.878      ;
; -0.415 ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg3  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.005      ; 1.885      ;
; -0.398 ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~portb_address_reg2   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.015      ; 1.878      ;
; -0.395 ; dds_ram_wraddress[10]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg10 ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.019      ; 1.879      ;
; -0.393 ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~portb_address_reg2   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.016      ; 1.874      ;
; -0.389 ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~portb_address_reg3   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.019      ; 1.873      ;
; -0.385 ; dds_ram_data_in[12]                                                                                                                     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_datain_reg0   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.976      ; 1.826      ;
; -0.384 ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg6  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.034      ; 1.883      ;
; -0.379 ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg0  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.034      ; 1.878      ;
; -0.378 ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~portb_address_reg2   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.003      ; 1.846      ;
; -0.373 ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~portb_address_reg0   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.016      ; 1.854      ;
; -0.371 ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg6  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.019      ; 1.855      ;
; -0.367 ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~portb_address_reg6   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.015      ; 1.847      ;
; -0.356 ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg3  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.030      ; 1.851      ;
; -0.355 ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~portb_address_reg0   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.003      ; 1.823      ;
; -0.354 ; dds_ram_wraddress[1]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg1  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.034      ; 1.853      ;
; -0.352 ; dds_ram_wraddress[10]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~portb_address_reg10  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.003      ; 1.820      ;
; -0.339 ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~portb_address_reg2   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.032      ; 1.836      ;
; -0.338 ; dds_ram_wraddress[10]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg10 ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.034      ; 1.837      ;
; -0.335 ; dds_ram_wraddress[4]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~portb_address_reg4   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.016      ; 1.816      ;
; -0.334 ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg3  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.045      ; 1.844      ;
; -0.334 ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a13~portb_address_reg6  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.999      ; 1.798      ;
; -0.332 ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg5  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.034      ; 1.831      ;
; -0.330 ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~portb_address_reg0   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.004      ; 1.799      ;
; -0.329 ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg9   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.020      ; 1.814      ;
; -0.328 ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~portb_address_reg2   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.030      ; 1.823      ;
; -0.327 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~portb_we_reg        ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.012      ; 1.804      ;
; -0.326 ; dds_ram_wraddress[7]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~portb_address_reg7   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.043      ; 1.834      ;
; -0.326 ; dds_ram_wraddress[4]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~portb_address_reg4   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.003      ; 1.794      ;
; -0.325 ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~portb_address_reg6   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.003      ; 1.793      ;
; -0.323 ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg2   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.020      ; 1.808      ;
; -0.322 ; dds_ram_wraddress[10]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~portb_address_reg10  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.004      ; 1.791      ;
; -0.322 ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg8   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.031      ; 1.818      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------+-----------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'bus_in_step_to_next_value'                                                                                                   ;
+--------+-------------------+-------------------+---------------------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node         ; To Node           ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------+-------------------+---------------------------+---------------------------+--------------+------------+------------+
; -1.054 ; dds_step_count[1] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 2.090      ;
; -1.020 ; dds_step_count[0] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 2.056      ;
; -0.983 ; dds_step_count[1] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 2.019      ;
; -0.980 ; dds_step_count[2] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 2.016      ;
; -0.949 ; dds_step_count[0] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.985      ;
; -0.912 ; dds_step_count[1] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.948      ;
; -0.909 ; dds_step_count[2] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.945      ;
; -0.878 ; dds_step_count[0] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.914      ;
; -0.877 ; dds_step_count[3] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.913      ;
; -0.841 ; dds_step_count[1] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.877      ;
; -0.838 ; dds_step_count[2] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.874      ;
; -0.807 ; dds_step_count[0] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.843      ;
; -0.806 ; dds_step_count[3] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.842      ;
; -0.770 ; dds_step_count[1] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.806      ;
; -0.767 ; dds_step_count[2] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.803      ;
; -0.746 ; dds_step_count[4] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.782      ;
; -0.736 ; dds_step_count[0] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.772      ;
; -0.735 ; dds_step_count[3] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.771      ;
; -0.699 ; dds_step_count[1] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.735      ;
; -0.696 ; dds_step_count[2] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.732      ;
; -0.675 ; dds_step_count[4] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.711      ;
; -0.665 ; dds_step_count[0] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.701      ;
; -0.664 ; dds_step_count[3] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.700      ;
; -0.644 ; dds_step_count[5] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.680      ;
; -0.625 ; dds_step_count[2] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.661      ;
; -0.604 ; dds_step_count[6] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.640      ;
; -0.604 ; dds_step_count[4] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.640      ;
; -0.593 ; dds_step_count[3] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.629      ;
; -0.573 ; dds_step_count[5] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.609      ;
; -0.540 ; dds_step_count[1] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.576      ;
; -0.533 ; dds_step_count[6] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.569      ;
; -0.533 ; dds_step_count[4] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.569      ;
; -0.522 ; dds_step_count[3] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.558      ;
; -0.506 ; dds_step_count[0] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.542      ;
; -0.502 ; dds_step_count[7] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.538      ;
; -0.502 ; dds_step_count[5] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.538      ;
; -0.469 ; dds_step_count[1] ; dds_step_count[2] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.505      ;
; -0.466 ; dds_step_count[2] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.502      ;
; -0.462 ; dds_step_count[8] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.498      ;
; -0.462 ; dds_step_count[6] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.498      ;
; -0.462 ; dds_step_count[4] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.498      ;
; -0.435 ; dds_step_count[0] ; dds_step_count[2] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.471      ;
; -0.431 ; dds_step_count[7] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.467      ;
; -0.431 ; dds_step_count[5] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.467      ;
; -0.198 ; dds_step_count[9] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.234      ;
; -0.082 ; dds_step_count[1] ; dds_step_count[1] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.118      ;
; -0.080 ; dds_step_count[2] ; dds_step_count[2] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.116      ;
; -0.076 ; dds_step_count[8] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.112      ;
; -0.076 ; dds_step_count[6] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.112      ;
; -0.076 ; dds_step_count[4] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.112      ;
; -0.052 ; dds_step_count[0] ; dds_step_count[1] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.088      ;
; -0.048 ; dds_step_count[7] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.084      ;
; -0.048 ; dds_step_count[5] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.084      ;
; -0.047 ; dds_step_count[3] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.083      ;
; 0.379  ; dds_step_count[0] ; dds_step_count[0] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.657      ;
+--------+-------------------+-------------------+---------------------------+---------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_25'                                                                                                          ;
+--------+--------------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; -2.209 ; clk_system               ; clk_system               ; clk_system   ; clk_25      ; 0.000        ; 2.350      ; 0.657      ;
; -1.709 ; clk_system               ; clk_system               ; clk_system   ; clk_25      ; -0.500       ; 2.350      ; 0.657      ;
; 0.391  ; count[2]                 ; count[2]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; count[4]                 ; count[4]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; count[0]                 ; count[0]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; \process_5:main_count[3] ; \process_5:main_count[3] ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; int_bit_count[0]         ; int_bit_count[0]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; int_bit_count[1]         ; int_bit_count[1]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; int_bit_count[2]         ; int_bit_count[2]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; sub_count                ; sub_count                ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; \process_5:main_count[2] ; \process_5:main_count[2] ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; sdio_pin~reg0            ; sdio_pin~reg0            ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; ioreset_pin~reg0         ; ioreset_pin~reg0         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; dds_reset_pin~reg0       ; dds_reset_pin~reg0       ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; ioup_pin~reg0            ; ioup_pin~reg0            ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.523  ; main_frequency_var[29]   ; data_to_write[29]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.789      ;
; 0.527  ; int_bit_count[1]         ; int_bit_count[2]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.793      ;
; 0.529  ; sub_count                ; sclk_pin~reg0            ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.795      ;
; 0.531  ; main_frequency_var[18]   ; data_to_write[18]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.797      ;
; 0.531  ; main_frequency_var[17]   ; data_to_write[17]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.797      ;
; 0.532  ; main_frequency_var[0]    ; data_to_write[0]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.798      ;
; 0.532  ; main_frequency_var[21]   ; data_to_write[21]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.798      ;
; 0.532  ; main_frequency_var[20]   ; data_to_write[20]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.798      ;
; 0.533  ; main_frequency_var[11]   ; data_to_write[11]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.799      ;
; 0.535  ; main_frequency_var[31]   ; data_to_write[31]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.801      ;
; 0.536  ; main_frequency_var[26]   ; data_to_write[26]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.802      ;
; 0.539  ; int_bit_count[0]         ; int_bit_count[1]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.805      ;
; 0.575  ; count[1]                 ; count[2]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.841      ;
; 0.651  ; main_frequency_var[16]   ; data_to_write[16]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.917      ;
; 0.654  ; main_frequency_var[23]   ; data_to_write[23]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.920      ;
; 0.678  ; main_frequency_var[19]   ; data_to_write[19]        ; clk_25       ; clk_25      ; 0.000        ; -0.001     ; 0.943      ;
; 0.698  ; main_frequency_var[28]   ; data_to_write[28]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.964      ;
; 0.705  ; main_frequency_var[15]   ; data_to_write[15]        ; clk_25       ; clk_25      ; 0.000        ; 0.007      ; 0.978      ;
; 0.739  ; main_frequency_var[30]   ; data_to_write[30]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.005      ;
; 0.797  ; main_frequency_var[5]    ; data_to_write[5]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.063      ;
; 0.806  ; main_frequency_var[6]    ; data_to_write[6]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.072      ;
; 0.807  ; main_frequency_var[4]    ; data_to_write[4]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.073      ;
; 0.848  ; int_bit_count[0]         ; int_bit_count[2]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.114      ;
; 0.858  ; main_frequency_var[14]   ; data_to_write[14]        ; clk_25       ; clk_25      ; 0.000        ; 0.007      ; 1.131      ;
; 0.885  ; count[0]                 ; count[2]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.151      ;
; 0.888  ; count[0]                 ; count[4]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.154      ;
; 1.003  ; count[1]                 ; count[4]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.269      ;
; 1.007  ; count[1]                 ; count[3]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.273      ;
; 1.008  ; \process_5:main_count[4] ; ioup_pin~reg0            ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.274      ;
; 1.012  ; \process_5:main_count[0] ; dds_reset_pin~reg0       ; clk_25       ; clk_25      ; 0.000        ; 0.002      ; 1.280      ;
; 1.014  ; count[0]                 ; count[1]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.280      ;
; 1.108  ; count[3]                 ; count[3]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.374      ;
; 1.110  ; count[1]                 ; clk_system               ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.376      ;
; 1.117  ; count[3]                 ; count[4]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.383      ;
; 1.117  ; \process_5:main_count[0] ; data_bit_count[1]        ; clk_25       ; clk_25      ; 0.000        ; 0.009      ; 1.392      ;
; 1.118  ; \process_5:main_count[0] ; data_bit_count[3]        ; clk_25       ; clk_25      ; 0.000        ; 0.009      ; 1.393      ;
; 1.120  ; command_count[1]         ; data_to_write[17]        ; clk_25       ; clk_25      ; 0.000        ; 0.004      ; 1.390      ;
; 1.120  ; command_count[1]         ; data_to_write[31]        ; clk_25       ; clk_25      ; 0.000        ; 0.004      ; 1.390      ;
; 1.124  ; command_count[1]         ; data_to_write[28]        ; clk_25       ; clk_25      ; 0.000        ; 0.004      ; 1.394      ;
; 1.128  ; command_count[1]         ; data_to_write[30]        ; clk_25       ; clk_25      ; 0.000        ; 0.004      ; 1.398      ;
; 1.129  ; main_frequency_var[7]    ; data_to_write[7]         ; clk_25       ; clk_25      ; 0.000        ; -0.010     ; 1.385      ;
; 1.129  ; command_count[1]         ; data_to_write[29]        ; clk_25       ; clk_25      ; 0.000        ; 0.004      ; 1.399      ;
; 1.130  ; main_frequency_var[27]   ; data_to_write[27]        ; clk_25       ; clk_25      ; 0.000        ; -0.005     ; 1.391      ;
; 1.143  ; main_frequency_var[9]    ; data_to_write[9]         ; clk_25       ; clk_25      ; 0.000        ; -0.005     ; 1.404      ;
; 1.190  ; data_bit_count[0]        ; data_bit_count[0]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.456      ;
; 1.198  ; main_frequency_var[10]   ; data_to_write[10]        ; clk_25       ; clk_25      ; 0.000        ; -0.004     ; 1.460      ;
; 1.209  ; data_bit_count[2]        ; data_bit_count[2]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.475      ;
; 1.210  ; command_count[6]         ; command_count[6]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.476      ;
; 1.210  ; data_bit_count[5]        ; data_bit_count[5]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.476      ;
; 1.214  ; count[3]                 ; clk_system               ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.480      ;
; 1.214  ; data_bit_count[4]        ; data_bit_count[4]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.480      ;
; 1.224  ; count[2]                 ; count[4]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.490      ;
; 1.236  ; command_count[3]         ; command_count[3]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.502      ;
; 1.238  ; command_count[5]         ; command_count[5]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.504      ;
; 1.242  ; \process_5:main_count[2] ; \process_5:main_count[1] ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.508      ;
; 1.243  ; main_frequency_var[24]   ; data_to_write[24]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.509      ;
; 1.249  ; count[2]                 ; count[3]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.515      ;
; 1.269  ; command_count[1]         ; data_to_write[16]        ; clk_25       ; clk_25      ; 0.000        ; 0.004      ; 1.539      ;
; 1.271  ; command_count[1]         ; data_to_write[24]        ; clk_25       ; clk_25      ; 0.000        ; 0.004      ; 1.541      ;
; 1.273  ; command_count[1]         ; data_to_write[23]        ; clk_25       ; clk_25      ; 0.000        ; 0.011      ; 1.550      ;
; 1.274  ; command_count[1]         ; data_to_write[12]        ; clk_25       ; clk_25      ; 0.000        ; 0.011      ; 1.551      ;
; 1.275  ; \process_5:main_count[0] ; command_count[3]         ; clk_25       ; clk_25      ; 0.000        ; -0.006     ; 1.535      ;
; 1.276  ; command_count[1]         ; data_to_write[10]        ; clk_25       ; clk_25      ; 0.000        ; 0.011      ; 1.553      ;
; 1.276  ; \process_5:main_count[0] ; command_count[6]         ; clk_25       ; clk_25      ; 0.000        ; -0.006     ; 1.536      ;
; 1.277  ; \process_5:main_count[0] ; command_count[5]         ; clk_25       ; clk_25      ; 0.000        ; -0.006     ; 1.537      ;
; 1.278  ; main_frequency_var[8]    ; data_to_write[8]         ; clk_25       ; clk_25      ; 0.000        ; -0.005     ; 1.539      ;
; 1.279  ; main_frequency_var[2]    ; data_to_write[2]         ; clk_25       ; clk_25      ; 0.000        ; -0.011     ; 1.534      ;
; 1.283  ; main_frequency_var[22]   ; data_to_write[22]        ; clk_25       ; clk_25      ; 0.000        ; 0.004      ; 1.553      ;
; 1.291  ; count[1]                 ; count[1]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.557      ;
; 1.308  ; count[0]                 ; count[3]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.574      ;
; 1.316  ; command_count[2]         ; data_to_write[7]         ; clk_25       ; clk_25      ; 0.000        ; 0.017      ; 1.599      ;
; 1.336  ; \process_5:main_count[3] ; command_count[2]         ; clk_25       ; clk_25      ; 0.000        ; -0.006     ; 1.596      ;
; 1.336  ; \process_5:main_count[3] ; command_count[5]         ; clk_25       ; clk_25      ; 0.000        ; -0.006     ; 1.596      ;
; 1.337  ; \process_5:main_count[3] ; command_count[6]         ; clk_25       ; clk_25      ; 0.000        ; -0.006     ; 1.597      ;
; 1.338  ; \process_5:main_count[3] ; command_count[4]         ; clk_25       ; clk_25      ; 0.000        ; -0.006     ; 1.598      ;
; 1.338  ; \process_5:main_count[3] ; command_count[3]         ; clk_25       ; clk_25      ; 0.000        ; -0.006     ; 1.598      ;
; 1.340  ; \process_5:main_count[3] ; command_count[0]         ; clk_25       ; clk_25      ; 0.000        ; -0.006     ; 1.600      ;
; 1.345  ; sclk_pin~reg0            ; sclk_pin~reg0            ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.611      ;
; 1.350  ; command_count[4]         ; command_count[4]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.616      ;
; 1.350  ; command_count[0]         ; command_count[0]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.616      ;
; 1.353  ; count[2]                 ; clk_system               ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.619      ;
; 1.356  ; command_count[2]         ; command_count[2]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.622      ;
; 1.359  ; data_bit_count[1]        ; data_bit_count[1]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.625      ;
; 1.361  ; main_frequency_var[13]   ; data_to_write[13]        ; clk_25       ; clk_25      ; 0.000        ; 0.010      ; 1.637      ;
; 1.365  ; \process_5:main_count[0] ; command_count[0]         ; clk_25       ; clk_25      ; 0.000        ; -0.006     ; 1.625      ;
+--------+--------------------------+--------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_system'                                                                                                   ;
+--------+-----------------------+-----------------------+-----------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node               ; Launch Clock    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+-----------------------+-----------------+-------------+--------------+------------+------------+
; -1.682 ; dds_ram_wrclock       ; dds_ram_wrclock       ; dds_ram_wrclock ; clk_system  ; 0.000        ; 1.823      ; 0.657      ;
; -1.182 ; dds_ram_wrclock       ; dds_ram_wrclock       ; dds_ram_wrclock ; clk_system  ; -0.500       ; 1.823      ; 0.657      ;
; 0.391  ; ram_process_count[2]  ; ram_process_count[2]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; ram_process_count[3]  ; ram_process_count[3]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; ram_process_count[0]  ; ram_process_count[0]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; dds_ram_wren          ; dds_ram_wren          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; count_serial[0]       ; count_serial[0]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; count_serial[1]       ; count_serial[1]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; count_serial[2]       ; count_serial[2]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; count_serial[4]       ; count_serial[4]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; LED_SDI[0]~reg0       ; LED_SDI[0]~reg0       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; LED_LE~reg0           ; LED_LE~reg0           ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; fifo_dds_rd_en        ; fifo_dds_rd_en        ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.527  ; write_ram_address[11] ; write_ram_address[11] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.793      ;
; 0.537  ; ram_process_count[3]  ; ram_process_count[0]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.803      ;
; 0.575  ; count_serial[0]       ; count_serial[2]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.841      ;
; 0.741  ; write_ram_address[6]  ; dds_ram_wraddress[6]  ; clk_system      ; clk_system  ; 0.000        ; 0.003      ; 1.010      ;
; 0.741  ; write_ram_address[2]  ; dds_ram_wraddress[2]  ; clk_system      ; clk_system  ; 0.000        ; 0.003      ; 1.010      ;
; 0.741  ; write_ram_address[1]  ; dds_ram_wraddress[1]  ; clk_system      ; clk_system  ; 0.000        ; 0.003      ; 1.010      ;
; 0.742  ; write_ram_address[10] ; dds_ram_wraddress[10] ; clk_system      ; clk_system  ; 0.000        ; 0.003      ; 1.011      ;
; 0.745  ; write_ram_address[9]  ; dds_ram_wraddress[9]  ; clk_system      ; clk_system  ; 0.000        ; 0.003      ; 1.014      ;
; 0.754  ; write_ram_address[5]  ; dds_ram_wraddress[5]  ; clk_system      ; clk_system  ; 0.000        ; 0.003      ; 1.023      ;
; 0.756  ; write_ram_address[4]  ; dds_ram_wraddress[4]  ; clk_system      ; clk_system  ; 0.000        ; 0.003      ; 1.025      ;
; 0.802  ; write_ram_address[1]  ; write_ram_address[1]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.068      ;
; 0.802  ; write_ram_address[4]  ; write_ram_address[4]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.068      ;
; 0.802  ; write_ram_address[10] ; write_ram_address[10] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.068      ;
; 0.805  ; write_ram_address[6]  ; write_ram_address[6]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.071      ;
; 0.806  ; write_ram_address[8]  ; write_ram_address[8]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.072      ;
; 0.808  ; ram_process_count[3]  ; ram_process_count[1]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.074      ;
; 0.820  ; count_serial[4]       ; LED_CLK~reg0          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.086      ;
; 0.838  ; write_ram_address[0]  ; write_ram_address[0]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; write_ram_address[5]  ; write_ram_address[5]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; write_ram_address[7]  ; write_ram_address[7]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; write_ram_address[9]  ; write_ram_address[9]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.104      ;
; 0.839  ; write_ram_address[2]  ; write_ram_address[2]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.105      ;
; 0.839  ; write_ram_address[3]  ; write_ram_address[3]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.105      ;
; 0.849  ; count_serial[4]       ; LED_LE~reg0           ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.115      ;
; 0.850  ; count_serial[0]       ; count_serial[1]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.116      ;
; 0.884  ; write_ram_address[0]  ; dds_ram_wraddress[0]  ; clk_system      ; clk_system  ; 0.000        ; 0.003      ; 1.153      ;
; 0.884  ; count_serial[1]       ; LED_LE~reg0           ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.150      ;
; 0.893  ; ram_process_count[0]  ; ram_process_count[1]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.159      ;
; 0.909  ; count_serial[1]       ; count_serial[2]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.175      ;
; 0.978  ; ram_process_count[0]  ; ram_process_count[3]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.244      ;
; 0.994  ; count_serial[0]       ; LED_SDI[0]~reg0       ; clk_system      ; clk_system  ; 0.000        ; 0.001      ; 1.261      ;
; 1.004  ; ram_process_count[1]  ; ram_process_count[2]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.270      ;
; 1.010  ; count_serial[4]       ; LED_SDI[0]~reg0       ; clk_system      ; clk_system  ; 0.000        ; 0.001      ; 1.277      ;
; 1.024  ; write_ram_address[11] ; dds_ram_wraddress[11] ; clk_system      ; clk_system  ; 0.000        ; 0.007      ; 1.297      ;
; 1.034  ; ram_process_count[0]  ; ram_process_count[2]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.300      ;
; 1.053  ; LED_CLK~reg0          ; LED_CLK~reg0          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.319      ;
; 1.140  ; count_serial[2]       ; count_serial[4]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.406      ;
; 1.185  ; write_ram_address[10] ; write_ram_address[11] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.451      ;
; 1.185  ; write_ram_address[1]  ; write_ram_address[2]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.451      ;
; 1.188  ; write_ram_address[6]  ; write_ram_address[7]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.454      ;
; 1.189  ; write_ram_address[8]  ; write_ram_address[9]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.455      ;
; 1.214  ; ram_process_count[2]  ; ram_process_count[3]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.480      ;
; 1.217  ; count_serial[0]       ; LED_CLK~reg0          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.483      ;
; 1.224  ; write_ram_address[0]  ; write_ram_address[1]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.490      ;
; 1.224  ; write_ram_address[9]  ; write_ram_address[10] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.490      ;
; 1.224  ; write_ram_address[5]  ; write_ram_address[6]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.490      ;
; 1.224  ; write_ram_address[7]  ; write_ram_address[8]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.490      ;
; 1.225  ; count_serial[4]       ; count_serial[1]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.491      ;
; 1.225  ; write_ram_address[3]  ; write_ram_address[4]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.491      ;
; 1.225  ; write_ram_address[2]  ; write_ram_address[3]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.491      ;
; 1.245  ; count_serial[0]       ; LED_LE~reg0           ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.511      ;
; 1.254  ; count_serial[0]       ; count_serial[4]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.520      ;
; 1.256  ; write_ram_address[1]  ; write_ram_address[3]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.522      ;
; 1.258  ; count_serial[2]       ; LED_CLK~reg0          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.524      ;
; 1.259  ; write_ram_address[6]  ; write_ram_address[8]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.525      ;
; 1.260  ; write_ram_address[8]  ; write_ram_address[10] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.526      ;
; 1.262  ; ram_process_count[2]  ; dds_ram_wrclock       ; clk_system      ; clk_system  ; 0.000        ; -0.004     ; 1.524      ;
; 1.277  ; write_ram_address[4]  ; write_ram_address[5]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.543      ;
; 1.277  ; count_serial[1]       ; LED_CLK~reg0          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.543      ;
; 1.280  ; ram_process_count[1]  ; ram_process_count[3]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.546      ;
; 1.286  ; count_serial[1]       ; count_serial[4]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.552      ;
; 1.290  ; write_ram_address[8]  ; dds_ram_wraddress[8]  ; clk_system      ; clk_system  ; 0.000        ; -0.008     ; 1.548      ;
; 1.293  ; count_serial[3]       ; count_serial[4]       ; clk_system      ; clk_system  ; 0.000        ; -0.001     ; 1.558      ;
; 1.295  ; write_ram_address[9]  ; write_ram_address[11] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.561      ;
; 1.295  ; write_ram_address[0]  ; write_ram_address[2]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.561      ;
; 1.295  ; write_ram_address[5]  ; write_ram_address[7]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.561      ;
; 1.295  ; write_ram_address[7]  ; write_ram_address[9]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.561      ;
; 1.296  ; write_ram_address[2]  ; write_ram_address[4]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.562      ;
; 1.298  ; write_ram_address[7]  ; dds_ram_wraddress[7]  ; clk_system      ; clk_system  ; 0.000        ; -0.008     ; 1.556      ;
; 1.301  ; count_serial[0]       ; count_serial[3]       ; clk_system      ; clk_system  ; 0.000        ; 0.001      ; 1.568      ;
; 1.317  ; fifo_dds_rd_clk       ; fifo_dds_rd_clk       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.583      ;
; 1.327  ; write_ram_address[1]  ; write_ram_address[4]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.593      ;
; 1.330  ; write_ram_address[6]  ; write_ram_address[9]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.596      ;
; 1.331  ; write_ram_address[8]  ; write_ram_address[11] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.597      ;
; 1.348  ; write_ram_address[4]  ; write_ram_address[6]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.614      ;
; 1.357  ; ram_process_count[0]  ; dds_ram_wraddress[11] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.623      ;
; 1.357  ; ram_process_count[0]  ; dds_ram_data_in[2]    ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.623      ;
; 1.357  ; ram_process_count[0]  ; dds_ram_data_in[3]    ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.623      ;
; 1.357  ; ram_process_count[0]  ; dds_ram_data_in[10]   ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.623      ;
; 1.357  ; ram_process_count[0]  ; dds_ram_data_in[14]   ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.623      ;
; 1.357  ; ram_process_count[0]  ; dds_ram_data_in[1]    ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.623      ;
; 1.357  ; ram_process_count[0]  ; dds_ram_data_in[0]    ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.623      ;
; 1.366  ; write_ram_address[0]  ; write_ram_address[3]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.632      ;
; 1.366  ; write_ram_address[5]  ; write_ram_address[8]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.632      ;
; 1.366  ; write_ram_address[7]  ; write_ram_address[10] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.632      ;
; 1.384  ; write_ram_address[3]  ; write_ram_address[5]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.650      ;
; 1.390  ; ram_process_count[2]  ; ram_process_count[1]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.656      ;
+--------+-----------------------+-----------------------+-----------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'dds_ram_wrclock'                                                                                                                                                                                                                  ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                   ; Launch Clock ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+
; 0.244 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg7  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.005      ; 0.983      ;
; 0.259 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg8  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.005      ; 0.998      ;
; 0.450 ; dds_ram_data_in[15]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~portb_datain_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.998      ; 1.182      ;
; 0.451 ; dds_ram_data_in[7]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.987      ; 1.172      ;
; 0.456 ; dds_ram_data_in[4]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.989      ; 1.179      ;
; 0.467 ; dds_ram_data_in[1]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.988      ; 1.189      ;
; 0.472 ; dds_ram_data_in[10]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_datain_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.974      ; 1.180      ;
; 0.533 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~portb_address_reg4   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.008      ; 1.275      ;
; 0.544 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~portb_address_reg2   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.008      ; 1.286      ;
; 0.548 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~portb_address_reg8   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.025      ; 1.307      ;
; 0.555 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~portb_address_reg9   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.008      ; 1.297      ;
; 0.555 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~portb_address_reg8   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.019      ; 1.308      ;
; 0.557 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~portb_address_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.008      ; 1.299      ;
; 0.558 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~portb_address_reg10  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.008      ; 1.300      ;
; 0.564 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~portb_address_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.008      ; 1.306      ;
; 0.568 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~portb_address_reg8   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.041      ; 1.343      ;
; 0.569 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a13~portb_address_reg8  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.010      ; 1.313      ;
; 0.569 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg11  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.016      ; 1.319      ;
; 0.574 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~portb_address_reg9   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.014      ; 1.322      ;
; 0.578 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg6  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.994      ; 1.306      ;
; 0.579 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~portb_address_reg8   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.026      ; 1.339      ;
; 0.581 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~portb_address_reg8  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.023      ; 1.338      ;
; 0.590 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg8  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.030      ; 1.354      ;
; 0.593 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~portb_address_reg11  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.004      ; 1.331      ;
; 0.610 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a13~portb_address_reg7  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.010      ; 1.354      ;
; 0.627 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~portb_address_reg7   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.026      ; 1.387      ;
; 0.628 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg7  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.030      ; 1.392      ;
; 0.672 ; dds_ram_data_in[6]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.003      ; 1.409      ;
; 0.684 ; dds_ram_data_in[5]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.003      ; 1.421      ;
; 0.705 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~portb_address_reg9  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.025      ; 1.464      ;
; 0.712 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~portb_we_reg         ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.008      ; 1.454      ;
; 0.729 ; dds_ram_data_in[3]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.994      ; 1.457      ;
; 0.738 ; dds_ram_data_in[0]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.000      ; 1.472      ;
; 0.739 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~portb_address_reg4   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.019      ; 1.492      ;
; 0.747 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~portb_address_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.019      ; 1.500      ;
; 0.747 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~portb_address_reg6   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.004      ; 1.485      ;
; 0.749 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~portb_address_reg10  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.019      ; 1.502      ;
; 0.754 ; dds_ram_data_in[13]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a13~portb_datain_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.994      ; 1.482      ;
; 0.761 ; dds_ram_data_in[8]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.010      ; 1.505      ;
; 0.768 ; dds_ram_data_in[14]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~portb_datain_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.992      ; 1.494      ;
; 0.786 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~portb_address_reg2   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.019      ; 1.539      ;
; 0.792 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~portb_address_reg5   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.008      ; 1.534      ;
; 0.795 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~portb_address_reg5   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.014      ; 1.543      ;
; 0.798 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg3   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.031      ; 1.563      ;
; 0.799 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg11 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.030      ; 1.563      ;
; 0.805 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~portb_address_reg3  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.023      ; 1.562      ;
; 0.808 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a13~portb_address_reg3  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.010      ; 1.552      ;
; 0.813 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg5   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.020      ; 1.567      ;
; 0.820 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~portb_address_reg5   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.032      ; 1.586      ;
; 0.822 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~portb_address_reg6   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.014      ; 1.570      ;
; 0.823 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg8  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.045      ; 1.602      ;
; 0.824 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~portb_address_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.014      ; 1.572      ;
; 0.825 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~portb_address_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.030      ; 1.589      ;
; 0.827 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~portb_address_reg8   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.043      ; 1.604      ;
; 0.833 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~portb_address_reg5   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.030      ; 1.597      ;
; 0.836 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~portb_address_reg10  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.032      ; 1.602      ;
; 0.836 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~portb_address_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.032      ; 1.602      ;
; 0.838 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg10  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.020      ; 1.592      ;
; 0.840 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~portb_address_reg9   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.030      ; 1.604      ;
; 0.841 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~portb_address_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.032      ; 1.607      ;
; 0.841 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.020      ; 1.595      ;
; 0.843 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~portb_address_reg11  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.010      ; 1.587      ;
; 0.847 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~portb_address_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.014      ; 1.595      ;
; 0.847 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~portb_address_reg6   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.008      ; 1.589      ;
; 0.849 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.020      ; 1.603      ;
; 0.850 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~portb_address_reg6   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.030      ; 1.614      ;
; 0.853 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg6   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.020      ; 1.607      ;
; 0.855 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg9  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.034      ; 1.623      ;
; 0.859 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg5  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.994      ; 1.587      ;
; 0.859 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~portb_address_reg2  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.012      ; 1.605      ;
; 0.860 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~portb_address_reg9   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.032      ; 1.626      ;
; 0.860 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~portb_address_reg6   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.032      ; 1.626      ;
; 0.861 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a13~portb_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.999      ; 1.594      ;
; 0.863 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~portb_address_reg11  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.026      ; 1.623      ;
; 0.864 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg11 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.015      ; 1.613      ;
; 0.866 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~portb_address_reg11  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.028      ; 1.628      ;
; 0.868 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~portb_address_reg5  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.012      ; 1.614      ;
; 0.869 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~portb_address_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.030      ; 1.633      ;
; 0.869 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a13~portb_address_reg5  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.999      ; 1.602      ;
; 0.870 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg4  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.994      ; 1.598      ;
; 0.872 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~portb_address_reg5   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.015      ; 1.621      ;
; 0.872 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.994      ; 1.600      ;
; 0.874 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~portb_address_reg4   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.032      ; 1.640      ;
; 0.874 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~portb_address_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.015      ; 1.623      ;
; 0.875 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg9  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.994      ; 1.603      ;
; 0.879 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~portb_address_reg6  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.012      ; 1.625      ;
; 0.880 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~portb_address_reg10  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.014      ; 1.628      ;
; 0.880 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg11 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.990      ; 1.604      ;
; 0.881 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a13~portb_address_reg4  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.999      ; 1.614      ;
; 0.882 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~portb_address_reg4  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.012      ; 1.628      ;
; 0.885 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~portb_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.012      ; 1.631      ;
; 0.889 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~portb_address_reg9   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.015      ; 1.638      ;
; 0.889 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg1  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.994      ; 1.617      ;
; 0.896 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~portb_address_reg4   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.015      ; 1.645      ;
; 0.897 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~portb_address_reg9  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.012      ; 1.643      ;
; 0.898 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a13~portb_address_reg11 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.995      ; 1.627      ;
; 0.900 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~portb_address_reg11  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.011      ; 1.645      ;
; 0.903 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~portb_address_reg7  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.023      ; 1.660      ;
; 0.904 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a13~portb_address_reg9  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.999      ; 1.637      ;
; 0.906 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~portb_address_reg11 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.008      ; 1.648      ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'PLL|altpll_component|pll|clk[0]'                                                                                                                   ;
+-------+------------------------+------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.391 ; main_count[0]          ; main_count[0]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; main_count[1]          ; main_count[1]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; main_count[2]          ; main_count[2]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; txen_pin~reg0          ; txen_pin~reg0          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; dac_wr_pin~reg0        ; dac_wr_pin~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.529 ; main_phase_var[11]     ; parallel_data[3]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.795      ;
; 0.534 ; main_phase_var[15]     ; parallel_data[7]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.800      ;
; 0.535 ; main_phase_var[13]     ; parallel_data[5]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.801      ;
; 0.561 ; main_count[0]          ; txen_pin~reg0          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.827      ;
; 0.562 ; main_count[0]          ; dac_wr_pin~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.828      ;
; 0.658 ; main_phase_var[12]     ; parallel_data[4]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.924      ;
; 0.663 ; main_phase_var[14]     ; parallel_data[6]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.929      ;
; 0.735 ; main_amplitude_var[1]  ; parallel_data[1]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.000      ;
; 0.747 ; main_count[1]          ; parallel_data[11]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.013      ;
; 0.750 ; main_count[1]          ; parallel_data[10]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.016      ;
; 0.750 ; main_count[1]          ; parallel_data[12]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.016      ;
; 0.750 ; main_amplitude_var[6]  ; parallel_data[6]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.015     ; 1.001      ;
; 0.754 ; main_count[1]          ; parallel_data[13]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.020      ;
; 0.757 ; main_count[1]          ; parallel_data[14]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.023      ;
; 0.761 ; main_count[1]          ; parallel_data[9]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.027      ;
; 0.763 ; main_amplitude_var[4]  ; parallel_data[4]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.015     ; 1.014      ;
; 0.836 ; main_count[0]          ; main_count[2]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.102      ;
; 0.837 ; main_count[0]          ; main_count[1]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.103      ;
; 0.875 ; main_count[1]          ; parallel_data[8]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.141      ;
; 0.879 ; main_count[2]          ; dac_wr_pin~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.145      ;
; 0.879 ; main_phase_var[9]      ; parallel_data[1]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.144      ;
; 0.881 ; main_count[2]          ; txen_pin~reg0          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.147      ;
; 0.883 ; main_count[2]          ; main_count[0]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.149      ;
; 0.887 ; main_count[2]          ; main_count[1]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.153      ;
; 0.892 ; main_count[1]          ; main_count[0]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.158      ;
; 0.898 ; main_count[1]          ; txen_pin~reg0          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.164      ;
; 0.899 ; main_count[1]          ; dac_wr_pin~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.165      ;
; 1.012 ; main_phase_var[10]     ; parallel_data[2]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 1.288      ;
; 1.022 ; main_amplitude_var[5]  ; parallel_data[5]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.015     ; 1.273      ;
; 1.035 ; main_count[1]          ; main_count[2]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.301      ;
; 1.122 ; main_amplitude_var[7]  ; parallel_data[7]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.015     ; 1.373      ;
; 1.130 ; main_phase_var[8]      ; parallel_data[0]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.015     ; 1.381      ;
; 1.144 ; main_amplitude_var[2]  ; parallel_data[2]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 1.405      ;
; 1.168 ; main_amplitude_var[3]  ; parallel_data[3]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.015     ; 1.419      ;
; 1.201 ; main_count[0]          ; parallel_data[14]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.467      ;
; 1.202 ; main_amplitude_var[11] ; parallel_data[11]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.012     ; 1.456      ;
; 1.249 ; main_amplitude_var[9]  ; parallel_data[9]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.011     ; 1.504      ;
; 1.260 ; main_count[2]          ; parallel_data[14]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.526      ;
; 1.263 ; main_amplitude_var[13] ; parallel_data[13]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.011     ; 1.518      ;
; 1.267 ; main_amplitude_var[12] ; parallel_data[12]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.011     ; 1.522      ;
; 1.288 ; aux_amplitude_var[0]   ; parallel_data[10]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.011     ; 1.543      ;
; 1.290 ; aux_amplitude_var[0]   ; parallel_data[8]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.011     ; 1.545      ;
; 1.294 ; main_amplitude_var[0]  ; parallel_data[0]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.015     ; 1.545      ;
; 1.375 ; main_amplitude_var[8]  ; parallel_data[8]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.011     ; 1.630      ;
; 1.385 ; parallel_data[14]~reg0 ; parallel_data[14]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.651      ;
; 1.438 ; main_count[1]          ; parallel_data[5]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 1.701      ;
; 1.518 ; main_amplitude_var[10] ; parallel_data[10]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.012     ; 1.772      ;
; 1.559 ; aux_amplitude_var[0]   ; parallel_data[13]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.011     ; 1.814      ;
; 1.560 ; aux_amplitude_var[0]   ; parallel_data[12]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.011     ; 1.815      ;
; 1.561 ; aux_amplitude_var[0]   ; parallel_data[11]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.011     ; 1.816      ;
; 1.561 ; aux_amplitude_var[0]   ; parallel_data[14]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.011     ; 1.816      ;
; 1.561 ; aux_amplitude_var[0]   ; parallel_data[9]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.011     ; 1.816      ;
; 1.581 ; main_count[1]          ; parallel_data[3]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 1.844      ;
; 1.583 ; main_count[1]          ; parallel_data[7]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 1.846      ;
; 1.583 ; main_count[1]          ; parallel_data[1]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 1.860      ;
; 1.597 ; main_count[1]          ; parallel_data[2]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 1.870      ;
; 1.605 ; main_count[1]          ; parallel_data[4]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 1.868      ;
; 1.613 ; main_count[1]          ; parallel_data[0]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 1.876      ;
; 1.614 ; main_count[1]          ; parallel_data[6]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 1.877      ;
; 1.635 ; main_count[0]          ; parallel_data[8]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.901      ;
; 1.635 ; main_count[0]          ; parallel_data[9]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.901      ;
; 1.635 ; main_count[0]          ; parallel_data[10]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.901      ;
; 1.635 ; main_count[0]          ; parallel_data[11]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.901      ;
; 1.635 ; main_count[0]          ; parallel_data[12]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.901      ;
; 1.635 ; main_count[0]          ; parallel_data[13]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.901      ;
; 1.687 ; main_count[2]          ; parallel_data[8]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.953      ;
; 1.687 ; main_count[2]          ; parallel_data[9]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.953      ;
; 1.687 ; main_count[2]          ; parallel_data[10]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.953      ;
; 1.687 ; main_count[2]          ; parallel_data[11]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.953      ;
; 1.687 ; main_count[2]          ; parallel_data[12]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.953      ;
; 1.687 ; main_count[2]          ; parallel_data[13]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.953      ;
; 2.146 ; main_count[0]          ; parallel_data[0]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 2.409      ;
; 2.146 ; main_count[0]          ; parallel_data[3]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 2.409      ;
; 2.146 ; main_count[0]          ; parallel_data[4]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 2.409      ;
; 2.146 ; main_count[0]          ; parallel_data[5]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 2.409      ;
; 2.146 ; main_count[0]          ; parallel_data[6]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 2.409      ;
; 2.146 ; main_count[0]          ; parallel_data[7]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 2.409      ;
; 2.157 ; main_count[2]          ; parallel_data[0]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 2.420      ;
; 2.157 ; main_count[2]          ; parallel_data[3]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 2.420      ;
; 2.157 ; main_count[2]          ; parallel_data[4]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 2.420      ;
; 2.157 ; main_count[2]          ; parallel_data[5]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 2.420      ;
; 2.157 ; main_count[2]          ; parallel_data[6]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 2.420      ;
; 2.157 ; main_count[2]          ; parallel_data[7]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 2.420      ;
; 2.292 ; main_count[2]          ; main_amplitude_var[5]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 2.570      ;
; 2.292 ; main_count[2]          ; main_amplitude_var[4]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 2.570      ;
; 2.292 ; main_count[2]          ; main_amplitude_var[3]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 2.570      ;
; 2.292 ; main_count[2]          ; main_amplitude_var[2]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 2.570      ;
; 2.292 ; main_count[2]          ; main_amplitude_var[1]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 2.570      ;
; 2.292 ; main_count[2]          ; main_amplitude_var[0]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 2.570      ;
; 2.292 ; main_count[2]          ; main_amplitude_var[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 2.570      ;
; 2.292 ; main_count[2]          ; main_amplitude_var[6]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 2.570      ;
; 2.292 ; main_count[2]          ; main_phase_var[8]      ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 2.570      ;
; 2.292 ; main_count[2]          ; main_phase_var[9]      ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 2.570      ;
; 2.292 ; main_count[2]          ; main_amplitude_var[11] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 2.570      ;
; 2.292 ; main_count[2]          ; main_amplitude_var[10] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 2.570      ;
+-------+------------------------+------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'bus_in_step_to_next_value'                                                                                                   ;
+-------+-------------------+-------------------+---------------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node         ; To Node           ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------+-------------------+---------------------------+---------------------------+--------------+------------+------------+
; 0.391 ; dds_step_count[0] ; dds_step_count[0] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.657      ;
; 0.817 ; dds_step_count[3] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.083      ;
; 0.818 ; dds_step_count[5] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.084      ;
; 0.818 ; dds_step_count[7] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.084      ;
; 0.822 ; dds_step_count[0] ; dds_step_count[1] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.088      ;
; 0.846 ; dds_step_count[4] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.112      ;
; 0.846 ; dds_step_count[6] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.112      ;
; 0.846 ; dds_step_count[8] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.112      ;
; 0.850 ; dds_step_count[2] ; dds_step_count[2] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.116      ;
; 0.852 ; dds_step_count[1] ; dds_step_count[1] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.118      ;
; 0.968 ; dds_step_count[9] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.234      ;
; 1.201 ; dds_step_count[5] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.467      ;
; 1.201 ; dds_step_count[7] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.467      ;
; 1.205 ; dds_step_count[0] ; dds_step_count[2] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.471      ;
; 1.232 ; dds_step_count[4] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.498      ;
; 1.232 ; dds_step_count[6] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.498      ;
; 1.232 ; dds_step_count[8] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.498      ;
; 1.236 ; dds_step_count[2] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.502      ;
; 1.239 ; dds_step_count[1] ; dds_step_count[2] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.505      ;
; 1.272 ; dds_step_count[5] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.538      ;
; 1.272 ; dds_step_count[7] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.538      ;
; 1.276 ; dds_step_count[0] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.542      ;
; 1.292 ; dds_step_count[3] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.558      ;
; 1.303 ; dds_step_count[4] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.569      ;
; 1.303 ; dds_step_count[6] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.569      ;
; 1.310 ; dds_step_count[1] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.576      ;
; 1.343 ; dds_step_count[5] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.609      ;
; 1.363 ; dds_step_count[3] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.629      ;
; 1.374 ; dds_step_count[4] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.640      ;
; 1.374 ; dds_step_count[6] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.640      ;
; 1.395 ; dds_step_count[2] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.661      ;
; 1.414 ; dds_step_count[5] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.680      ;
; 1.434 ; dds_step_count[3] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.700      ;
; 1.435 ; dds_step_count[0] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.701      ;
; 1.445 ; dds_step_count[4] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.711      ;
; 1.466 ; dds_step_count[2] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.732      ;
; 1.469 ; dds_step_count[1] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.735      ;
; 1.505 ; dds_step_count[3] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.771      ;
; 1.506 ; dds_step_count[0] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.772      ;
; 1.516 ; dds_step_count[4] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.782      ;
; 1.537 ; dds_step_count[2] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.803      ;
; 1.540 ; dds_step_count[1] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.806      ;
; 1.576 ; dds_step_count[3] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.842      ;
; 1.577 ; dds_step_count[0] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.843      ;
; 1.608 ; dds_step_count[2] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.874      ;
; 1.611 ; dds_step_count[1] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.877      ;
; 1.647 ; dds_step_count[3] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.913      ;
; 1.648 ; dds_step_count[0] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.914      ;
; 1.679 ; dds_step_count[2] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.945      ;
; 1.682 ; dds_step_count[1] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.948      ;
; 1.719 ; dds_step_count[0] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.985      ;
; 1.750 ; dds_step_count[2] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 2.016      ;
; 1.753 ; dds_step_count[1] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 2.019      ;
; 1.790 ; dds_step_count[0] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 2.056      ;
; 1.824 ; dds_step_count[1] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 2.090      ;
+-------+-------------------+-------------------+---------------------------+---------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'dds_ram_wrclock'                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+-----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock           ; Clock Edge ; Target                                                                                                                                    ;
+--------+--------------+----------------+------------------+-----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_we_reg         ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_we_reg         ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg2  ;
+--------+--------------+----------------+------------------+-----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'bus_in_step_to_next_value'                                                                            ;
+--------+--------------+----------------+------------------+---------------------------+------------+-----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                     ; Clock Edge ; Target                            ;
+--------+--------------+----------------+------------------+---------------------------+------------+-----------------------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; bus_in_step_to_next_value ; Rise       ; bus_in_step_to_next_value         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[0]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[0]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[1]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[1]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[2]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[2]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[3]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[3]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[4]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[4]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[5]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[5]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[6]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[6]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[7]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[7]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[8]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[8]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[9]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[9]                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; bus_in_step_to_next_value|combout ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; bus_in_step_to_next_value|combout ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[3]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[3]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[4]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[4]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[5]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[5]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[6]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[6]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[7]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[7]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[8]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[8]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[9]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[9]|clk             ;
+--------+--------------+----------------+------------------+---------------------------+------------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_system'                                                                ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; LED_CLK~reg0          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; LED_CLK~reg0          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; LED_LE~reg0           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; LED_LE~reg0           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; LED_SDI[0]~reg0       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; LED_SDI[0]~reg0       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; count_serial[0]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; count_serial[0]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; count_serial[1]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; count_serial[1]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; count_serial[2]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; count_serial[2]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; count_serial[3]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; count_serial[3]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; count_serial[4]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; count_serial[4]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[0]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[0]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[10]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[10]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[11]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[11]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[12]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[12]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[13]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[13]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[14]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[14]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[15]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[15]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[1]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[1]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[2]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[2]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[3]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[3]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[4]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[4]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[5]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[5]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[6]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[6]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[7]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[7]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[8]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[8]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[9]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[9]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_wraddress[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_wraddress[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_wraddress[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_wraddress[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_wraddress[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_wraddress[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_wraddress[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_wraddress[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_wraddress[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_wraddress[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_wraddress[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_wraddress[9]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wrclock       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_wrclock       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wren          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_wren          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; fifo_dds_rd_clk       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; fifo_dds_rd_clk       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; fifo_dds_rd_en        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; fifo_dds_rd_en        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; ram_process_count[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; ram_process_count[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; ram_process_count[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; ram_process_count[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; ram_process_count[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; ram_process_count[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; ram_process_count[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; ram_process_count[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; write_ram_address[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; write_ram_address[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; write_ram_address[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; write_ram_address[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; write_ram_address[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; write_ram_address[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; write_ram_address[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; write_ram_address[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; write_ram_address[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; write_ram_address[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; write_ram_address[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; write_ram_address[3]  ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'PLL|altpll_component|pll|clk[0]'                                                                ;
+-------+--------------+----------------+------------------+---------------------------------+------------+------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                 ;
+-------+--------------+----------------+------------------+---------------------------------+------------+------------------------+
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; aux_amplitude_var[0]   ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; aux_amplitude_var[0]   ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; dac_wr_pin~reg0        ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; dac_wr_pin~reg0        ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[0]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[0]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[10] ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[10] ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[11] ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[11] ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[12] ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[12] ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[13] ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[13] ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[1]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[1]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[2]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[2]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[3]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[3]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[4]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[4]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[5]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[5]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[6]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[6]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[7]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[7]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[8]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[8]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[9]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[9]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[0]          ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[0]          ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[1]          ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[1]          ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[2]          ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[2]          ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[0]      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[0]      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[10]     ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[10]     ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[11]     ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[11]     ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[12]     ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[12]     ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[13]     ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[13]     ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[14]     ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[14]     ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[15]     ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[15]     ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[1]      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[1]      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[2]      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[2]      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[3]      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[3]      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[4]      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[4]      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[5]      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[5]      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[6]      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[6]      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[7]      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[7]      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[8]      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[8]      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[9]      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[9]      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[0]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[0]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[10]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[10]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[11]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[11]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[12]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[12]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[13]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[13]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[14]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[14]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[1]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[1]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[2]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[2]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[3]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[3]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[4]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[4]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[5]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[5]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[6]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[6]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[7]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[7]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[8]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[8]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[9]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[9]~reg0  ;
+-------+--------------+----------------+------------------+---------------------------------+------------+------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_25'                                                                                                                                                          ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                          ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------------------------------------------------------------+
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[0]  ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[0]  ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[10] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[10] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[11] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[11] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[12] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[12] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[13] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[13] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[14] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[14] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[15] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[15] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[18] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[18] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[19] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[19] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[1]  ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[1]  ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[20] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[20] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[21] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[21] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[22] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[22] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[23] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[23] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[24] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[24] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[25] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[25] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[26] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[26] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[27] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[27] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[28] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[28] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[29] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[29] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[2]  ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[2]  ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[30] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[30] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[31] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[31] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[32] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[32] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[33] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[33] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[34] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[34] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[35] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[35] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[36] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[36] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[37] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[37] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[38] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[38] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[39] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[39] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[3]  ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[3]  ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[40] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[40] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[41] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[41] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[42] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[42] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[43] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[43] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[44] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[44] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[45] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[45] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[46] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[46] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[47] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[47] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[48] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[48] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[49] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[49] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[4]  ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[4]  ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[50] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[50] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[51] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[51] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[52] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[52] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[53] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[53] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[54] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[54] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[55] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[55] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[56] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[56] ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Setup Times                                                                       ;
+-----------------------+------------+-------+-------+------------+-----------------+
; Data Port             ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------------+------------+-------+-------+------------+-----------------+
; bus_in_reset_dds_chip ; clk_25     ; 7.210 ; 7.210 ; Fall       ; clk_25          ;
; bus_in_address[*]     ; clk_system ; 7.661 ; 7.661 ; Rise       ; clk_system      ;
;  bus_in_address[0]    ; clk_system ; 7.661 ; 7.661 ; Rise       ; clk_system      ;
;  bus_in_address[1]    ; clk_system ; 7.397 ; 7.397 ; Rise       ; clk_system      ;
;  bus_in_address[2]    ; clk_system ; 6.845 ; 6.845 ; Rise       ; clk_system      ;
; bus_in_data[*]        ; clk_system ; 4.950 ; 4.950 ; Rise       ; clk_system      ;
;  bus_in_data[0]       ; clk_system ; 4.619 ; 4.619 ; Rise       ; clk_system      ;
;  bus_in_data[1]       ; clk_system ; 4.875 ; 4.875 ; Rise       ; clk_system      ;
;  bus_in_data[2]       ; clk_system ; 4.950 ; 4.950 ; Rise       ; clk_system      ;
;  bus_in_data[3]       ; clk_system ; 4.838 ; 4.838 ; Rise       ; clk_system      ;
;  bus_in_data[4]       ; clk_system ; 4.792 ; 4.792 ; Rise       ; clk_system      ;
;  bus_in_data[5]       ; clk_system ; 4.917 ; 4.917 ; Rise       ; clk_system      ;
;  bus_in_data[6]       ; clk_system ; 4.577 ; 4.577 ; Rise       ; clk_system      ;
;  bus_in_data[7]       ; clk_system ; 4.487 ; 4.487 ; Rise       ; clk_system      ;
;  bus_in_data[8]       ; clk_system ; 4.641 ; 4.641 ; Rise       ; clk_system      ;
;  bus_in_data[9]       ; clk_system ; 4.781 ; 4.781 ; Rise       ; clk_system      ;
;  bus_in_data[10]      ; clk_system ; 4.365 ; 4.365 ; Rise       ; clk_system      ;
;  bus_in_data[11]      ; clk_system ; 4.625 ; 4.625 ; Rise       ; clk_system      ;
;  bus_in_data[12]      ; clk_system ; 4.018 ; 4.018 ; Rise       ; clk_system      ;
;  bus_in_data[13]      ; clk_system ; 4.630 ; 4.630 ; Rise       ; clk_system      ;
;  bus_in_data[14]      ; clk_system ; 4.358 ; 4.358 ; Rise       ; clk_system      ;
;  bus_in_data[15]      ; clk_system ; 4.863 ; 4.863 ; Rise       ; clk_system      ;
; bus_in_fifo_empty     ; clk_system ; 6.969 ; 6.969 ; Rise       ; clk_system      ;
; bus_in_ram_reset      ; clk_system ; 7.052 ; 7.052 ; Rise       ; clk_system      ;
; dip_in[*]             ; clk_system ; 7.294 ; 7.294 ; Rise       ; clk_system      ;
;  dip_in[0]            ; clk_system ; 7.294 ; 7.294 ; Rise       ; clk_system      ;
;  dip_in[1]            ; clk_system ; 7.160 ; 7.160 ; Rise       ; clk_system      ;
;  dip_in[2]            ; clk_system ; 6.308 ; 6.308 ; Rise       ; clk_system      ;
+-----------------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------------+
; Hold Times                                                                          ;
+-----------------------+------------+--------+--------+------------+-----------------+
; Data Port             ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------------+------------+--------+--------+------------+-----------------+
; bus_in_reset_dds_chip ; clk_25     ; -4.224 ; -4.224 ; Fall       ; clk_25          ;
; bus_in_address[*]     ; clk_system ; -5.958 ; -5.958 ; Rise       ; clk_system      ;
;  bus_in_address[0]    ; clk_system ; -6.587 ; -6.587 ; Rise       ; clk_system      ;
;  bus_in_address[1]    ; clk_system ; -5.958 ; -5.958 ; Rise       ; clk_system      ;
;  bus_in_address[2]    ; clk_system ; -6.399 ; -6.399 ; Rise       ; clk_system      ;
; bus_in_data[*]        ; clk_system ; -3.788 ; -3.788 ; Rise       ; clk_system      ;
;  bus_in_data[0]       ; clk_system ; -4.389 ; -4.389 ; Rise       ; clk_system      ;
;  bus_in_data[1]       ; clk_system ; -4.645 ; -4.645 ; Rise       ; clk_system      ;
;  bus_in_data[2]       ; clk_system ; -4.720 ; -4.720 ; Rise       ; clk_system      ;
;  bus_in_data[3]       ; clk_system ; -4.608 ; -4.608 ; Rise       ; clk_system      ;
;  bus_in_data[4]       ; clk_system ; -4.562 ; -4.562 ; Rise       ; clk_system      ;
;  bus_in_data[5]       ; clk_system ; -4.687 ; -4.687 ; Rise       ; clk_system      ;
;  bus_in_data[6]       ; clk_system ; -4.347 ; -4.347 ; Rise       ; clk_system      ;
;  bus_in_data[7]       ; clk_system ; -4.257 ; -4.257 ; Rise       ; clk_system      ;
;  bus_in_data[8]       ; clk_system ; -4.411 ; -4.411 ; Rise       ; clk_system      ;
;  bus_in_data[9]       ; clk_system ; -4.551 ; -4.551 ; Rise       ; clk_system      ;
;  bus_in_data[10]      ; clk_system ; -4.135 ; -4.135 ; Rise       ; clk_system      ;
;  bus_in_data[11]      ; clk_system ; -4.395 ; -4.395 ; Rise       ; clk_system      ;
;  bus_in_data[12]      ; clk_system ; -3.788 ; -3.788 ; Rise       ; clk_system      ;
;  bus_in_data[13]      ; clk_system ; -4.400 ; -4.400 ; Rise       ; clk_system      ;
;  bus_in_data[14]      ; clk_system ; -4.128 ; -4.128 ; Rise       ; clk_system      ;
;  bus_in_data[15]      ; clk_system ; -4.633 ; -4.633 ; Rise       ; clk_system      ;
; bus_in_fifo_empty     ; clk_system ; -4.954 ; -4.954 ; Rise       ; clk_system      ;
; bus_in_ram_reset      ; clk_system ; -4.920 ; -4.920 ; Rise       ; clk_system      ;
; dip_in[*]             ; clk_system ; -5.862 ; -5.862 ; Rise       ; clk_system      ;
;  dip_in[0]            ; clk_system ; -6.848 ; -6.848 ; Rise       ; clk_system      ;
;  dip_in[1]            ; clk_system ; -6.714 ; -6.714 ; Rise       ; clk_system      ;
;  dip_in[2]            ; clk_system ; -5.862 ; -5.862 ; Rise       ; clk_system      ;
+-----------------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+--------------------+------------+-------+-------+------------+---------------------------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                 ;
+--------------------+------------+-------+-------+------------+---------------------------------+
; dac_wr_pin         ; clk_25     ; 4.718 ; 4.718 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; parallel_data[*]   ; clk_25     ; 4.856 ; 4.856 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[0]  ; clk_25     ; 4.630 ; 4.630 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[1]  ; clk_25     ; 4.324 ; 4.324 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[2]  ; clk_25     ; 4.071 ; 4.071 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[3]  ; clk_25     ; 4.586 ; 4.586 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[4]  ; clk_25     ; 4.160 ; 4.160 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[5]  ; clk_25     ; 4.549 ; 4.549 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[6]  ; clk_25     ; 4.083 ; 4.083 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[7]  ; clk_25     ; 4.115 ; 4.115 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[8]  ; clk_25     ; 4.279 ; 4.279 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[9]  ; clk_25     ; 4.322 ; 4.322 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[10] ; clk_25     ; 4.327 ; 4.327 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[11] ; clk_25     ; 4.570 ; 4.570 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[12] ; clk_25     ; 4.574 ; 4.574 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[13] ; clk_25     ; 4.628 ; 4.628 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[14] ; clk_25     ; 4.856 ; 4.856 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[15] ; clk_25     ; 4.846 ; 4.846 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; txen_pin           ; clk_25     ; 4.181 ; 4.181 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; dds_reset_pin      ; clk_25     ; 7.229 ; 7.229 ; Fall       ; clk_25                          ;
; ioreset_pin        ; clk_25     ; 7.530 ; 7.530 ; Fall       ; clk_25                          ;
; ioup_pin           ; clk_25     ; 6.766 ; 6.766 ; Fall       ; clk_25                          ;
; sclk_pin           ; clk_25     ; 6.187 ; 6.187 ; Fall       ; clk_25                          ;
; sdio_pin           ; clk_25     ; 6.492 ; 6.492 ; Fall       ; clk_25                          ;
; LED_CLK            ; clk_system ; 6.677 ; 6.677 ; Rise       ; clk_system                      ;
; LED_LE             ; clk_system ; 6.633 ; 6.633 ; Rise       ; clk_system                      ;
; LED_SDI[*]         ; clk_system ; 6.678 ; 6.678 ; Rise       ; clk_system                      ;
;  LED_SDI[0]        ; clk_system ; 6.678 ; 6.678 ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_clk ; clk_system ; 6.442 ; 6.442 ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_en  ; clk_system ; 6.101 ; 6.101 ; Rise       ; clk_system                      ;
+--------------------+------------+-------+-------+------------+---------------------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+--------------------+------------+-------+-------+------------+---------------------------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                 ;
+--------------------+------------+-------+-------+------------+---------------------------------+
; dac_wr_pin         ; clk_25     ; 4.718 ; 4.718 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; parallel_data[*]   ; clk_25     ; 4.071 ; 4.071 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[0]  ; clk_25     ; 4.630 ; 4.630 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[1]  ; clk_25     ; 4.324 ; 4.324 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[2]  ; clk_25     ; 4.071 ; 4.071 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[3]  ; clk_25     ; 4.586 ; 4.586 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[4]  ; clk_25     ; 4.160 ; 4.160 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[5]  ; clk_25     ; 4.549 ; 4.549 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[6]  ; clk_25     ; 4.083 ; 4.083 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[7]  ; clk_25     ; 4.115 ; 4.115 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[8]  ; clk_25     ; 4.279 ; 4.279 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[9]  ; clk_25     ; 4.322 ; 4.322 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[10] ; clk_25     ; 4.327 ; 4.327 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[11] ; clk_25     ; 4.570 ; 4.570 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[12] ; clk_25     ; 4.574 ; 4.574 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[13] ; clk_25     ; 4.628 ; 4.628 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[14] ; clk_25     ; 4.856 ; 4.856 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[15] ; clk_25     ; 4.846 ; 4.846 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; txen_pin           ; clk_25     ; 4.181 ; 4.181 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; dds_reset_pin      ; clk_25     ; 7.229 ; 7.229 ; Fall       ; clk_25                          ;
; ioreset_pin        ; clk_25     ; 7.530 ; 7.530 ; Fall       ; clk_25                          ;
; ioup_pin           ; clk_25     ; 6.766 ; 6.766 ; Fall       ; clk_25                          ;
; sclk_pin           ; clk_25     ; 6.187 ; 6.187 ; Fall       ; clk_25                          ;
; sdio_pin           ; clk_25     ; 6.492 ; 6.492 ; Fall       ; clk_25                          ;
; LED_CLK            ; clk_system ; 6.677 ; 6.677 ; Rise       ; clk_system                      ;
; LED_LE             ; clk_system ; 6.633 ; 6.633 ; Rise       ; clk_system                      ;
; LED_SDI[*]         ; clk_system ; 6.678 ; 6.678 ; Rise       ; clk_system                      ;
;  LED_SDI[0]        ; clk_system ; 6.678 ; 6.678 ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_clk ; clk_system ; 6.442 ; 6.442 ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_en  ; clk_system ; 6.101 ; 6.101 ; Rise       ; clk_system                      ;
+--------------------+------------+-------+-------+------------+---------------------------------+


+-------------------------------------------------------------------------------+
; Propagation Delay                                                             ;
+-------------------+-----------------------+--------+--------+--------+--------+
; Input Port        ; Output Port           ; RR     ; RF     ; FR     ; FF     ;
+-------------------+-----------------------+--------+--------+--------+--------+
; bus_in_address[0] ; bus_in_fifo_rd_clk    ; 12.472 ; 12.472 ; 12.472 ; 12.472 ;
; bus_in_address[0] ; bus_in_fifo_rd_en     ; 12.153 ; 12.153 ; 12.153 ; 12.153 ;
; bus_in_address[0] ; bus_transmitter_en[0] ; 12.210 ; 12.210 ; 12.210 ; 12.210 ;
; bus_in_address[0] ; bus_transmitter_en[1] ; 11.706 ; 11.706 ; 11.706 ; 11.706 ;
; bus_in_address[1] ; bus_in_fifo_rd_clk    ; 12.208 ; 12.208 ; 12.208 ; 12.208 ;
; bus_in_address[1] ; bus_in_fifo_rd_en     ; 11.889 ; 11.889 ; 11.889 ; 11.889 ;
; bus_in_address[1] ; bus_transmitter_en[0] ; 11.946 ; 11.946 ; 11.946 ; 11.946 ;
; bus_in_address[1] ; bus_transmitter_en[1] ; 11.442 ; 11.442 ; 11.442 ; 11.442 ;
; bus_in_address[2] ; bus_in_fifo_rd_clk    ; 11.652 ; 11.652 ; 11.652 ; 11.652 ;
; bus_in_address[2] ; bus_in_fifo_rd_en     ; 11.333 ; 11.333 ; 11.333 ; 11.333 ;
; bus_in_address[2] ; bus_transmitter_en[0] ; 11.390 ; 11.390 ; 11.390 ; 11.390 ;
; bus_in_address[2] ; bus_transmitter_en[1] ; 10.886 ; 10.886 ; 10.886 ; 10.886 ;
; dip_in[0]         ; bus_in_fifo_rd_clk    ; 12.105 ; 12.105 ; 12.105 ; 12.105 ;
; dip_in[0]         ; bus_in_fifo_rd_en     ; 11.786 ; 11.786 ; 11.786 ; 11.786 ;
; dip_in[0]         ; bus_transmitter_en[0] ; 11.843 ; 11.843 ; 11.843 ; 11.843 ;
; dip_in[0]         ; bus_transmitter_en[1] ; 11.339 ; 11.339 ; 11.339 ; 11.339 ;
; dip_in[1]         ; bus_in_fifo_rd_clk    ; 11.971 ; 11.971 ; 11.971 ; 11.971 ;
; dip_in[1]         ; bus_in_fifo_rd_en     ; 11.652 ; 11.652 ; 11.652 ; 11.652 ;
; dip_in[1]         ; bus_transmitter_en[0] ; 11.709 ; 11.709 ; 11.709 ; 11.709 ;
; dip_in[1]         ; bus_transmitter_en[1] ; 11.205 ; 11.205 ; 11.205 ; 11.205 ;
; dip_in[2]         ; bus_in_fifo_rd_clk    ; 11.113 ; 11.113 ; 11.113 ; 11.113 ;
; dip_in[2]         ; bus_in_fifo_rd_en     ; 10.794 ; 10.794 ; 10.794 ; 10.794 ;
; dip_in[2]         ; bus_transmitter_en[0] ; 10.851 ; 10.851 ; 10.851 ; 10.851 ;
; dip_in[2]         ; bus_transmitter_en[1] ; 10.347 ; 10.347 ; 10.347 ; 10.347 ;
+-------------------+-----------------------+--------+--------+--------+--------+


+-------------------------------------------------------------------------------+
; Minimum Propagation Delay                                                     ;
+-------------------+-----------------------+--------+--------+--------+--------+
; Input Port        ; Output Port           ; RR     ; RF     ; FR     ; FF     ;
+-------------------+-----------------------+--------+--------+--------+--------+
; bus_in_address[0] ; bus_in_fifo_rd_clk    ; 12.472 ; 12.472 ; 12.472 ; 12.472 ;
; bus_in_address[0] ; bus_in_fifo_rd_en     ; 12.153 ; 12.153 ; 12.153 ; 12.153 ;
; bus_in_address[0] ; bus_transmitter_en[0] ; 12.210 ; 12.210 ; 12.210 ; 12.210 ;
; bus_in_address[0] ; bus_transmitter_en[1] ; 11.706 ; 11.706 ; 11.706 ; 11.706 ;
; bus_in_address[1] ; bus_in_fifo_rd_clk    ; 12.208 ; 12.208 ; 12.208 ; 12.208 ;
; bus_in_address[1] ; bus_in_fifo_rd_en     ; 11.889 ; 11.889 ; 11.889 ; 11.889 ;
; bus_in_address[1] ; bus_transmitter_en[0] ; 11.946 ; 11.946 ; 11.946 ; 11.946 ;
; bus_in_address[1] ; bus_transmitter_en[1] ; 11.442 ; 11.442 ; 11.442 ; 11.442 ;
; bus_in_address[2] ; bus_in_fifo_rd_clk    ; 11.652 ; 11.652 ; 11.652 ; 11.652 ;
; bus_in_address[2] ; bus_in_fifo_rd_en     ; 11.333 ; 11.333 ; 11.333 ; 11.333 ;
; bus_in_address[2] ; bus_transmitter_en[0] ; 11.390 ; 11.390 ; 11.390 ; 11.390 ;
; bus_in_address[2] ; bus_transmitter_en[1] ; 10.886 ; 10.886 ; 10.886 ; 10.886 ;
; dip_in[0]         ; bus_in_fifo_rd_clk    ; 12.105 ; 12.105 ; 12.105 ; 12.105 ;
; dip_in[0]         ; bus_in_fifo_rd_en     ; 11.786 ; 11.786 ; 11.786 ; 11.786 ;
; dip_in[0]         ; bus_transmitter_en[0] ; 11.843 ; 11.843 ; 11.843 ; 11.843 ;
; dip_in[0]         ; bus_transmitter_en[1] ; 11.339 ; 11.339 ; 11.339 ; 11.339 ;
; dip_in[1]         ; bus_in_fifo_rd_clk    ; 11.971 ; 11.971 ; 11.971 ; 11.971 ;
; dip_in[1]         ; bus_in_fifo_rd_en     ; 11.652 ; 11.652 ; 11.652 ; 11.652 ;
; dip_in[1]         ; bus_transmitter_en[0] ; 11.709 ; 11.709 ; 11.709 ; 11.709 ;
; dip_in[1]         ; bus_transmitter_en[1] ; 11.205 ; 11.205 ; 11.205 ; 11.205 ;
; dip_in[2]         ; bus_in_fifo_rd_clk    ; 11.113 ; 11.113 ; 11.113 ; 11.113 ;
; dip_in[2]         ; bus_in_fifo_rd_en     ; 10.794 ; 10.794 ; 10.794 ; 10.794 ;
; dip_in[2]         ; bus_transmitter_en[0] ; 10.851 ; 10.851 ; 10.851 ; 10.851 ;
; dip_in[2]         ; bus_transmitter_en[1] ; 10.347 ; 10.347 ; 10.347 ; 10.347 ;
+-------------------+-----------------------+--------+--------+--------+--------+


+----------------------------------------------------------+
; Fast Model Setup Summary                                 ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; dds_ram_wrclock                 ; -1.457 ; -23.412       ;
; clk_system                      ; -0.570 ; -5.628        ;
; clk_25                          ; -0.280 ; -12.900       ;
; bus_in_step_to_next_value       ; 0.057  ; 0.000         ;
; PLL|altpll_component|pll|clk[0] ; 0.891  ; 0.000         ;
+---------------------------------+--------+---------------+


+----------------------------------------------------------+
; Fast Model Hold Summary                                  ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; clk_25                          ; -1.346 ; -1.346        ;
; clk_system                      ; -1.038 ; -1.038        ;
; PLL|altpll_component|pll|clk[0] ; 0.215  ; 0.000         ;
; bus_in_step_to_next_value       ; 0.215  ; 0.000         ;
; dds_ram_wrclock                 ; 0.362  ; 0.000         ;
+---------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                   ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; dds_ram_wrclock                 ; -1.880 ; -902.400      ;
; bus_in_step_to_next_value       ; -1.222 ; -11.222       ;
; clk_system                      ; -0.500 ; -56.000       ;
; PLL|altpll_component|pll|clk[0] ; 4.000  ; 0.000         ;
; clk_25                          ; 17.620 ; 0.000         ;
+---------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'dds_ram_wrclock'                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------+-----------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                               ; To Node                                                                                                                                   ; Launch Clock    ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------+-----------------+--------------+------------+------------+
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_datain_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_datain_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~portb_datain_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~portb_datain_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a13~portb_datain_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a13~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_datain_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -0.032 ; dds_ram_wraddress[7]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~portb_address_reg7   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.509      ; 1.040      ;
; -0.021 ; dds_ram_wraddress[11]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~portb_address_reg11  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.481      ; 1.001      ;
; -0.017 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_we_reg        ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.504      ; 1.020      ;
; -0.009 ; dds_ram_wraddress[11]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~portb_address_reg11  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.494      ; 1.002      ;
; -0.008 ; dds_ram_wraddress[7]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~portb_address_reg7   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.496      ; 1.003      ;
; -0.007 ; dds_ram_wraddress[7]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~portb_address_reg7   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.521      ; 1.027      ;
; -0.004 ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~portb_address_reg9   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.487      ; 0.990      ;
; -0.002 ; dds_ram_wraddress[11]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~portb_address_reg11  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.482      ; 0.983      ;
; 0.000  ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~portb_address_reg3   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.511      ; 1.010      ;
; 0.000  ; dds_ram_wraddress[7]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg7  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.525      ; 1.024      ;
; 0.001  ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~portb_address_reg9   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.500      ; 0.998      ;
; 0.002  ; dds_ram_wraddress[7]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~portb_address_reg7   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.509      ; 1.006      ;
; 0.003  ; dds_ram_wraddress[1]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~portb_address_reg1   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.487      ; 0.983      ;
; 0.007  ; dds_ram_wraddress[1]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~portb_address_reg1   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.500      ; 0.992      ;
; 0.009  ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~portb_address_reg9   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.488      ; 0.978      ;
; 0.009  ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~portb_address_reg6   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.500      ; 0.990      ;
; 0.010  ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~portb_address_reg5   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.487      ; 0.976      ;
; 0.014  ; dds_ram_wraddress[10]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~portb_address_reg10  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.500      ; 0.985      ;
; 0.016  ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg2  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.516      ; 0.999      ;
; 0.018  ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_we_reg        ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.516      ; 0.997      ;
; 0.023  ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~portb_address_reg8   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.496      ; 0.972      ;
; 0.025  ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~portb_address_reg3   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.496      ; 0.970      ;
; 0.025  ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~portb_address_reg8  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.517      ; 0.991      ;
; 0.026  ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~portb_address_reg8   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.511      ; 0.984      ;
; 0.026  ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~portb_address_reg8   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.509      ; 0.982      ;
; 0.027  ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~portb_address_reg3   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.509      ; 0.981      ;
; 0.029  ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~portb_address_reg5   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.500      ; 0.970      ;
; 0.031  ; dds_ram_wraddress[11]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~portb_address_reg11 ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.502      ; 0.970      ;
; 0.033  ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~portb_we_reg         ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.515      ; 0.981      ;
; 0.034  ; dds_ram_data_in[2]                                                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~portb_datain_reg0    ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.492      ; 0.957      ;
; 0.036  ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~portb_address_reg6  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.508      ; 0.971      ;
; 0.038  ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~portb_address_reg5   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.488      ; 0.949      ;
; 0.038  ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~portb_we_reg         ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.487      ; 0.948      ;
; 0.039  ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~portb_address_reg3  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.517      ; 0.977      ;
; 0.039  ; dds_ram_wraddress[1]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg1  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.504      ; 0.964      ;
; 0.043  ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~portb_address_reg2   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.500      ; 0.956      ;
; 0.047  ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~portb_we_reg         ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.500      ; 0.952      ;
; 0.048  ; dds_ram_wraddress[4]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg4   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.504      ; 0.955      ;
; 0.049  ; dds_ram_wraddress[7]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~portb_address_reg7  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.517      ; 0.967      ;
; 0.051  ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~portb_address_reg2   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.488      ; 0.936      ;
; 0.053  ; dds_ram_wraddress[10]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~portb_address_reg10 ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.508      ; 0.954      ;
; 0.056  ; dds_ram_wraddress[4]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg4  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.516      ; 0.959      ;
; 0.058  ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a13~portb_address_reg2  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.484      ; 0.925      ;
; 0.059  ; dds_ram_wraddress[4]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~portb_address_reg4   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.512      ; 0.952      ;
; 0.060  ; dds_ram_wraddress[4]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg4  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.504      ; 0.943      ;
; 0.063  ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg5  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.504      ; 0.940      ;
; 0.064  ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg0  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.504      ; 0.939      ;
; 0.065  ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~portb_we_reg         ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.488      ; 0.922      ;
; 0.065  ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg3  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.489      ; 0.923      ;
; 0.066  ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg9  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.504      ; 0.937      ;
; 0.067  ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~portb_we_reg        ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.508      ; 0.940      ;
; 0.067  ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg2  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.504      ; 0.936      ;
; 0.079  ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~portb_address_reg2   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.500      ; 0.920      ;
; 0.082  ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~portb_address_reg2   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.501      ; 0.918      ;
; 0.084  ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~portb_address_reg2   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.487      ; 0.902      ;
; 0.084  ; dds_ram_data_in[9]                                                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~portb_datain_reg0    ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.494      ; 0.909      ;
; 0.085  ; dds_ram_wraddress[10]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg10 ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.504      ; 0.918      ;
; 0.085  ; dds_ram_data_in[12]                                                                                                                     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_datain_reg0   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.477      ; 0.891      ;
; 0.089  ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~portb_address_reg0   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.500      ; 0.910      ;
; 0.089  ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg6  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.504      ; 0.914      ;
; 0.089  ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~portb_address_reg3   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.503      ; 0.913      ;
; 0.092  ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg0  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.516      ; 0.923      ;
; 0.095  ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg6  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.516      ; 0.920      ;
; 0.096  ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~portb_address_reg0   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.487      ; 0.890      ;
; 0.098  ; dds_ram_wraddress[10]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~portb_address_reg10  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.487      ; 0.888      ;
; 0.100  ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~portb_address_reg6   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.501      ; 0.900      ;
; 0.101  ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~portb_we_reg        ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.496      ; 0.894      ;
; 0.104  ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a13~portb_we_reg        ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.484      ; 0.879      ;
; 0.105  ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a13~portb_address_reg6  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.484      ; 0.878      ;
; 0.106  ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~portb_we_reg         ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.501      ; 0.894      ;
; 0.108  ; dds_ram_wraddress[1]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg1  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.516      ; 0.907      ;
; 0.110  ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg3  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.513      ; 0.902      ;
; 0.113  ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~portb_address_reg2   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.515      ; 0.901      ;
; 0.114  ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~portb_address_reg6   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.487      ; 0.872      ;
; 0.117  ; dds_ram_wraddress[4]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~portb_address_reg4   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.487      ; 0.869      ;
; 0.119  ; dds_ram_wraddress[4]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~portb_address_reg4   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.500      ; 0.880      ;
; 0.120  ; dds_ram_wraddress[10]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~portb_address_reg10 ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.496      ; 0.875      ;
; 0.120  ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg9   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.504      ; 0.883      ;
; 0.121  ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~portb_address_reg2   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.512      ; 0.890      ;
; 0.122  ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~portb_address_reg3   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.510      ; 0.887      ;
; 0.122  ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg8   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.513      ; 0.890      ;
; 0.123  ; dds_ram_wraddress[7]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~portb_address_reg7   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.524      ; 0.900      ;
; 0.123  ; dds_ram_wraddress[10]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~portb_address_reg10  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.488      ; 0.864      ;
; 0.123  ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~portb_address_reg0   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.488      ; 0.864      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------+-----------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_system'                                                                                                           ;
+--------+----------------------+-----------------------+---------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node               ; Launch Clock              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+-----------------------+---------------------------+-------------+--------------+------------+------------+
; -0.570 ; dds_step_count[1]    ; LED_SDI[0]~reg0       ; bus_in_step_to_next_value ; clk_system  ; 1.000        ; -0.539     ; 1.063      ;
; -0.561 ; dds_step_count[0]    ; LED_SDI[0]~reg0       ; bus_in_step_to_next_value ; clk_system  ; 1.000        ; -0.539     ; 1.054      ;
; -0.501 ; dds_step_count[3]    ; LED_SDI[0]~reg0       ; bus_in_step_to_next_value ; clk_system  ; 1.000        ; -0.539     ; 0.994      ;
; -0.424 ; dds_step_count[2]    ; LED_SDI[0]~reg0       ; bus_in_step_to_next_value ; clk_system  ; 1.000        ; -0.539     ; 0.917      ;
; -0.340 ; ram_process_count[2] ; dds_ram_data_in[15]   ; clk_system                ; clk_system  ; 1.000        ; 0.003      ; 1.375      ;
; -0.297 ; ram_process_count[1] ; dds_ram_data_in[15]   ; clk_system                ; clk_system  ; 1.000        ; 0.003      ; 1.332      ;
; -0.283 ; ram_process_count[2] ; dds_ram_data_in[5]    ; clk_system                ; clk_system  ; 1.000        ; -0.020     ; 1.295      ;
; -0.240 ; ram_process_count[1] ; dds_ram_data_in[5]    ; clk_system                ; clk_system  ; 1.000        ; -0.020     ; 1.252      ;
; -0.210 ; ram_process_count[0] ; dds_ram_data_in[15]   ; clk_system                ; clk_system  ; 1.000        ; 0.003      ; 1.245      ;
; -0.179 ; count_serial[3]      ; LED_SDI[0]~reg0       ; clk_system                ; clk_system  ; 1.000        ; 0.000      ; 1.211      ;
; -0.164 ; ram_process_count[2] ; dds_ram_wraddress[8]  ; clk_system                ; clk_system  ; 1.000        ; -0.015     ; 1.181      ;
; -0.164 ; ram_process_count[2] ; dds_ram_wraddress[7]  ; clk_system                ; clk_system  ; 1.000        ; -0.015     ; 1.181      ;
; -0.164 ; ram_process_count[2] ; dds_ram_wraddress[3]  ; clk_system                ; clk_system  ; 1.000        ; -0.015     ; 1.181      ;
; -0.164 ; ram_process_count[2] ; dds_ram_data_in[8]    ; clk_system                ; clk_system  ; 1.000        ; -0.015     ; 1.181      ;
; -0.164 ; ram_process_count[2] ; dds_ram_data_in[9]    ; clk_system                ; clk_system  ; 1.000        ; -0.015     ; 1.181      ;
; -0.164 ; ram_process_count[2] ; dds_ram_data_in[11]   ; clk_system                ; clk_system  ; 1.000        ; -0.015     ; 1.181      ;
; -0.164 ; ram_process_count[2] ; dds_ram_data_in[13]   ; clk_system                ; clk_system  ; 1.000        ; -0.015     ; 1.181      ;
; -0.153 ; ram_process_count[0] ; dds_ram_data_in[5]    ; clk_system                ; clk_system  ; 1.000        ; -0.020     ; 1.165      ;
; -0.149 ; ram_process_count[2] ; dds_ram_wraddress[10] ; clk_system                ; clk_system  ; 1.000        ; -0.006     ; 1.175      ;
; -0.149 ; ram_process_count[2] ; dds_ram_wraddress[9]  ; clk_system                ; clk_system  ; 1.000        ; -0.006     ; 1.175      ;
; -0.149 ; ram_process_count[2] ; dds_ram_wraddress[6]  ; clk_system                ; clk_system  ; 1.000        ; -0.006     ; 1.175      ;
; -0.149 ; ram_process_count[2] ; dds_ram_wraddress[5]  ; clk_system                ; clk_system  ; 1.000        ; -0.006     ; 1.175      ;
; -0.149 ; ram_process_count[2] ; dds_ram_wraddress[4]  ; clk_system                ; clk_system  ; 1.000        ; -0.006     ; 1.175      ;
; -0.149 ; ram_process_count[2] ; dds_ram_wraddress[2]  ; clk_system                ; clk_system  ; 1.000        ; -0.006     ; 1.175      ;
; -0.149 ; ram_process_count[2] ; dds_ram_wraddress[1]  ; clk_system                ; clk_system  ; 1.000        ; -0.006     ; 1.175      ;
; -0.149 ; ram_process_count[2] ; dds_ram_wraddress[0]  ; clk_system                ; clk_system  ; 1.000        ; -0.006     ; 1.175      ;
; -0.149 ; ram_process_count[2] ; dds_ram_data_in[6]    ; clk_system                ; clk_system  ; 1.000        ; -0.006     ; 1.175      ;
; -0.146 ; count_serial[1]      ; LED_SDI[0]~reg0       ; clk_system                ; clk_system  ; 1.000        ; 0.000      ; 1.178      ;
; -0.142 ; ram_process_count[2] ; dds_ram_data_in[7]    ; clk_system                ; clk_system  ; 1.000        ; 0.019      ; 1.193      ;
; -0.142 ; ram_process_count[2] ; dds_ram_data_in[4]    ; clk_system                ; clk_system  ; 1.000        ; 0.019      ; 1.193      ;
; -0.142 ; ram_process_count[2] ; dds_ram_data_in[12]   ; clk_system                ; clk_system  ; 1.000        ; 0.019      ; 1.193      ;
; -0.121 ; ram_process_count[1] ; dds_ram_wraddress[8]  ; clk_system                ; clk_system  ; 1.000        ; -0.015     ; 1.138      ;
; -0.121 ; ram_process_count[1] ; dds_ram_wraddress[7]  ; clk_system                ; clk_system  ; 1.000        ; -0.015     ; 1.138      ;
; -0.121 ; ram_process_count[1] ; dds_ram_wraddress[3]  ; clk_system                ; clk_system  ; 1.000        ; -0.015     ; 1.138      ;
; -0.121 ; ram_process_count[1] ; dds_ram_data_in[8]    ; clk_system                ; clk_system  ; 1.000        ; -0.015     ; 1.138      ;
; -0.121 ; ram_process_count[1] ; dds_ram_data_in[9]    ; clk_system                ; clk_system  ; 1.000        ; -0.015     ; 1.138      ;
; -0.121 ; ram_process_count[1] ; dds_ram_data_in[11]   ; clk_system                ; clk_system  ; 1.000        ; -0.015     ; 1.138      ;
; -0.121 ; ram_process_count[1] ; dds_ram_data_in[13]   ; clk_system                ; clk_system  ; 1.000        ; -0.015     ; 1.138      ;
; -0.112 ; ram_process_count[3] ; write_ram_address[0]  ; clk_system                ; clk_system  ; 1.000        ; -0.008     ; 1.136      ;
; -0.112 ; ram_process_count[3] ; write_ram_address[1]  ; clk_system                ; clk_system  ; 1.000        ; -0.008     ; 1.136      ;
; -0.112 ; ram_process_count[3] ; write_ram_address[2]  ; clk_system                ; clk_system  ; 1.000        ; -0.008     ; 1.136      ;
; -0.112 ; ram_process_count[3] ; write_ram_address[3]  ; clk_system                ; clk_system  ; 1.000        ; -0.008     ; 1.136      ;
; -0.112 ; ram_process_count[3] ; write_ram_address[4]  ; clk_system                ; clk_system  ; 1.000        ; -0.008     ; 1.136      ;
; -0.112 ; ram_process_count[3] ; write_ram_address[5]  ; clk_system                ; clk_system  ; 1.000        ; -0.008     ; 1.136      ;
; -0.112 ; ram_process_count[3] ; write_ram_address[6]  ; clk_system                ; clk_system  ; 1.000        ; -0.008     ; 1.136      ;
; -0.112 ; ram_process_count[3] ; write_ram_address[7]  ; clk_system                ; clk_system  ; 1.000        ; -0.008     ; 1.136      ;
; -0.112 ; ram_process_count[3] ; write_ram_address[8]  ; clk_system                ; clk_system  ; 1.000        ; -0.008     ; 1.136      ;
; -0.112 ; ram_process_count[3] ; write_ram_address[9]  ; clk_system                ; clk_system  ; 1.000        ; -0.008     ; 1.136      ;
; -0.112 ; ram_process_count[3] ; write_ram_address[10] ; clk_system                ; clk_system  ; 1.000        ; -0.008     ; 1.136      ;
; -0.112 ; ram_process_count[3] ; write_ram_address[11] ; clk_system                ; clk_system  ; 1.000        ; -0.008     ; 1.136      ;
; -0.106 ; ram_process_count[1] ; dds_ram_wraddress[10] ; clk_system                ; clk_system  ; 1.000        ; -0.006     ; 1.132      ;
; -0.106 ; ram_process_count[1] ; dds_ram_wraddress[9]  ; clk_system                ; clk_system  ; 1.000        ; -0.006     ; 1.132      ;
; -0.106 ; ram_process_count[1] ; dds_ram_wraddress[6]  ; clk_system                ; clk_system  ; 1.000        ; -0.006     ; 1.132      ;
; -0.106 ; ram_process_count[1] ; dds_ram_wraddress[5]  ; clk_system                ; clk_system  ; 1.000        ; -0.006     ; 1.132      ;
; -0.106 ; ram_process_count[1] ; dds_ram_wraddress[4]  ; clk_system                ; clk_system  ; 1.000        ; -0.006     ; 1.132      ;
; -0.106 ; ram_process_count[1] ; dds_ram_wraddress[2]  ; clk_system                ; clk_system  ; 1.000        ; -0.006     ; 1.132      ;
; -0.106 ; ram_process_count[1] ; dds_ram_wraddress[1]  ; clk_system                ; clk_system  ; 1.000        ; -0.006     ; 1.132      ;
; -0.106 ; ram_process_count[1] ; dds_ram_wraddress[0]  ; clk_system                ; clk_system  ; 1.000        ; -0.006     ; 1.132      ;
; -0.106 ; ram_process_count[1] ; dds_ram_data_in[6]    ; clk_system                ; clk_system  ; 1.000        ; -0.006     ; 1.132      ;
; -0.099 ; ram_process_count[1] ; dds_ram_data_in[7]    ; clk_system                ; clk_system  ; 1.000        ; 0.019      ; 1.150      ;
; -0.099 ; ram_process_count[1] ; dds_ram_data_in[4]    ; clk_system                ; clk_system  ; 1.000        ; 0.019      ; 1.150      ;
; -0.099 ; ram_process_count[1] ; dds_ram_data_in[12]   ; clk_system                ; clk_system  ; 1.000        ; 0.019      ; 1.150      ;
; -0.073 ; ram_process_count[2] ; fifo_dds_rd_en        ; clk_system                ; clk_system  ; 1.000        ; -0.006     ; 1.099      ;
; -0.044 ; count_serial[3]      ; count_serial[3]       ; clk_system                ; clk_system  ; 1.000        ; 0.000      ; 1.076      ;
; -0.040 ; write_ram_address[0] ; write_ram_address[11] ; clk_system                ; clk_system  ; 1.000        ; 0.000      ; 1.072      ;
; -0.034 ; ram_process_count[0] ; dds_ram_wraddress[8]  ; clk_system                ; clk_system  ; 1.000        ; -0.015     ; 1.051      ;
; -0.034 ; ram_process_count[0] ; dds_ram_wraddress[7]  ; clk_system                ; clk_system  ; 1.000        ; -0.015     ; 1.051      ;
; -0.034 ; ram_process_count[0] ; dds_ram_wraddress[3]  ; clk_system                ; clk_system  ; 1.000        ; -0.015     ; 1.051      ;
; -0.034 ; ram_process_count[0] ; dds_ram_data_in[8]    ; clk_system                ; clk_system  ; 1.000        ; -0.015     ; 1.051      ;
; -0.034 ; ram_process_count[0] ; dds_ram_data_in[9]    ; clk_system                ; clk_system  ; 1.000        ; -0.015     ; 1.051      ;
; -0.034 ; ram_process_count[0] ; dds_ram_data_in[11]   ; clk_system                ; clk_system  ; 1.000        ; -0.015     ; 1.051      ;
; -0.034 ; ram_process_count[0] ; dds_ram_data_in[13]   ; clk_system                ; clk_system  ; 1.000        ; -0.015     ; 1.051      ;
; -0.031 ; ram_process_count[0] ; fifo_dds_rd_clk       ; clk_system                ; clk_system  ; 1.000        ; -0.006     ; 1.057      ;
; -0.028 ; ram_process_count[0] ; dds_ram_wren          ; clk_system                ; clk_system  ; 1.000        ; -0.006     ; 1.054      ;
; -0.026 ; ram_process_count[0] ; fifo_dds_rd_en        ; clk_system                ; clk_system  ; 1.000        ; -0.006     ; 1.052      ;
; -0.025 ; ram_process_count[0] ; write_ram_address[0]  ; clk_system                ; clk_system  ; 1.000        ; -0.008     ; 1.049      ;
; -0.025 ; ram_process_count[0] ; write_ram_address[1]  ; clk_system                ; clk_system  ; 1.000        ; -0.008     ; 1.049      ;
; -0.025 ; ram_process_count[0] ; write_ram_address[2]  ; clk_system                ; clk_system  ; 1.000        ; -0.008     ; 1.049      ;
; -0.025 ; ram_process_count[0] ; write_ram_address[3]  ; clk_system                ; clk_system  ; 1.000        ; -0.008     ; 1.049      ;
; -0.025 ; ram_process_count[0] ; write_ram_address[4]  ; clk_system                ; clk_system  ; 1.000        ; -0.008     ; 1.049      ;
; -0.025 ; ram_process_count[0] ; write_ram_address[5]  ; clk_system                ; clk_system  ; 1.000        ; -0.008     ; 1.049      ;
; -0.025 ; ram_process_count[0] ; write_ram_address[6]  ; clk_system                ; clk_system  ; 1.000        ; -0.008     ; 1.049      ;
; -0.025 ; ram_process_count[0] ; write_ram_address[7]  ; clk_system                ; clk_system  ; 1.000        ; -0.008     ; 1.049      ;
; -0.025 ; ram_process_count[0] ; write_ram_address[8]  ; clk_system                ; clk_system  ; 1.000        ; -0.008     ; 1.049      ;
; -0.025 ; ram_process_count[0] ; write_ram_address[9]  ; clk_system                ; clk_system  ; 1.000        ; -0.008     ; 1.049      ;
; -0.025 ; ram_process_count[0] ; write_ram_address[10] ; clk_system                ; clk_system  ; 1.000        ; -0.008     ; 1.049      ;
; -0.025 ; ram_process_count[0] ; write_ram_address[11] ; clk_system                ; clk_system  ; 1.000        ; -0.008     ; 1.049      ;
; -0.019 ; ram_process_count[0] ; dds_ram_wraddress[10] ; clk_system                ; clk_system  ; 1.000        ; -0.006     ; 1.045      ;
; -0.019 ; ram_process_count[0] ; dds_ram_wraddress[9]  ; clk_system                ; clk_system  ; 1.000        ; -0.006     ; 1.045      ;
; -0.019 ; ram_process_count[0] ; dds_ram_wraddress[6]  ; clk_system                ; clk_system  ; 1.000        ; -0.006     ; 1.045      ;
; -0.019 ; ram_process_count[0] ; dds_ram_wraddress[5]  ; clk_system                ; clk_system  ; 1.000        ; -0.006     ; 1.045      ;
; -0.019 ; ram_process_count[0] ; dds_ram_wraddress[4]  ; clk_system                ; clk_system  ; 1.000        ; -0.006     ; 1.045      ;
; -0.019 ; ram_process_count[0] ; dds_ram_wraddress[2]  ; clk_system                ; clk_system  ; 1.000        ; -0.006     ; 1.045      ;
; -0.019 ; ram_process_count[0] ; dds_ram_wraddress[1]  ; clk_system                ; clk_system  ; 1.000        ; -0.006     ; 1.045      ;
; -0.019 ; ram_process_count[0] ; dds_ram_wraddress[0]  ; clk_system                ; clk_system  ; 1.000        ; -0.006     ; 1.045      ;
; -0.019 ; ram_process_count[0] ; dds_ram_data_in[6]    ; clk_system                ; clk_system  ; 1.000        ; -0.006     ; 1.045      ;
; -0.012 ; ram_process_count[0] ; dds_ram_data_in[7]    ; clk_system                ; clk_system  ; 1.000        ; 0.019      ; 1.063      ;
; -0.012 ; ram_process_count[0] ; dds_ram_data_in[4]    ; clk_system                ; clk_system  ; 1.000        ; 0.019      ; 1.063      ;
; -0.012 ; ram_process_count[0] ; dds_ram_data_in[12]   ; clk_system                ; clk_system  ; 1.000        ; 0.019      ; 1.063      ;
; -0.005 ; write_ram_address[0] ; write_ram_address[10] ; clk_system                ; clk_system  ; 1.000        ; 0.000      ; 1.037      ;
+--------+----------------------+-----------------------+---------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_25'                                                                                                                                                                                                                               ;
+--------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node         ; To Node                                                                                                                                  ; Launch Clock              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+
; -0.280 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~porta_address_reg5  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.149     ; 1.130      ;
; -0.275 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~porta_address_reg2  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.149     ; 1.125      ;
; -0.273 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~porta_address_reg5  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.162     ; 1.110      ;
; -0.273 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~porta_address_reg3  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.162     ; 1.110      ;
; -0.272 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~porta_address_reg9  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.162     ; 1.109      ;
; -0.271 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~porta_address_reg4  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.162     ; 1.108      ;
; -0.269 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~porta_address_reg7  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.149     ; 1.119      ;
; -0.268 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~porta_address_reg7  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.162     ; 1.105      ;
; -0.267 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~porta_address_reg6  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.162     ; 1.104      ;
; -0.266 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~porta_address_reg3  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.149     ; 1.116      ;
; -0.263 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~porta_address_reg6  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.147     ; 1.115      ;
; -0.262 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~porta_address_reg6  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.149     ; 1.112      ;
; -0.262 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~porta_address_reg6 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.141     ; 1.120      ;
; -0.261 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~porta_address_reg2  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.162     ; 1.098      ;
; -0.258 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~porta_address_reg7 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.141     ; 1.116      ;
; -0.258 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~porta_address_reg4 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.141     ; 1.116      ;
; -0.257 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~porta_address_reg4  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.149     ; 1.107      ;
; -0.254 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~porta_address_reg5  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.147     ; 1.106      ;
; -0.253 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~porta_address_reg9  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.149     ; 1.103      ;
; -0.252 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~porta_address_reg7  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.147     ; 1.104      ;
; -0.251 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~porta_address_reg5 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.141     ; 1.109      ;
; -0.250 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~porta_address_reg3 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.141     ; 1.108      ;
; -0.244 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~porta_address_reg3  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.147     ; 1.096      ;
; -0.235 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~porta_address_reg9 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.141     ; 1.093      ;
; -0.230 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~porta_address_reg4  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.147     ; 1.082      ;
; -0.229 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~porta_address_reg9  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.147     ; 1.081      ;
; -0.219 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~porta_address_reg8  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.147     ; 1.071      ;
; -0.213 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~porta_address_reg8 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.141     ; 1.071      ;
; -0.196 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~porta_address_reg8  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.162     ; 1.033      ;
; -0.185 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~porta_address_reg3  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.155     ; 1.029      ;
; -0.170 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~porta_address_reg8  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.149     ; 1.020      ;
; -0.168 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~porta_address_reg9  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.161     ; 1.006      ;
; -0.154 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~porta_address_reg3  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.161     ; 0.992      ;
; -0.154 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~porta_address_reg1  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.149     ; 1.004      ;
; -0.152 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~porta_address_reg6  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.161     ; 0.990      ;
; -0.151 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~porta_address_reg7  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.161     ; 0.989      ;
; -0.149 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~porta_address_reg8  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.161     ; 0.987      ;
; -0.149 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~porta_address_reg2 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.141     ; 1.007      ;
; -0.147 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~porta_address_reg2  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.147     ; 0.999      ;
; -0.147 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~porta_address_reg8 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.169     ; 0.977      ;
; -0.146 ; dds_step_count[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~porta_address_reg0  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.149     ; 0.996      ;
; -0.145 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~porta_address_reg4  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.161     ; 0.983      ;
; -0.145 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~porta_address_reg1  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.162     ; 0.982      ;
; -0.143 ; dds_step_count[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~porta_address_reg0  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.162     ; 0.980      ;
; -0.142 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~porta_address_reg5  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.161     ; 0.980      ;
; -0.141 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~porta_address_reg2  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.161     ; 0.979      ;
; -0.130 ; dds_step_count[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~porta_address_reg0  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.161     ; 0.968      ;
; -0.127 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a13~porta_address_reg8 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.165     ; 0.961      ;
; -0.125 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~porta_address_reg1  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.161     ; 0.963      ;
; -0.124 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~porta_address_reg1 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.141     ; 0.982      ;
; -0.123 ; dds_step_count[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~porta_address_reg0  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.147     ; 0.975      ;
; -0.123 ; dds_step_count[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~porta_address_reg0 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.141     ; 0.981      ;
; -0.122 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~porta_address_reg1  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.147     ; 0.974      ;
; -0.120 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~porta_address_reg6  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.155     ; 0.964      ;
; -0.112 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a13~porta_address_reg6 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.165     ; 0.946      ;
; -0.108 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~porta_address_reg5 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.169     ; 0.938      ;
; -0.100 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~porta_address_reg7  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.149     ; 0.950      ;
; -0.092 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~porta_address_reg8 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.153     ; 0.938      ;
; -0.091 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~porta_address_reg3 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.133     ; 0.957      ;
; -0.089 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~porta_address_reg3  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.134     ; 0.954      ;
; -0.089 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~porta_address_reg6 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.153     ; 0.935      ;
; -0.088 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~porta_address_reg9 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.133     ; 0.954      ;
; -0.085 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~porta_address_reg9  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.134     ; 0.950      ;
; -0.079 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~porta_address_reg6  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.149     ; 0.929      ;
; -0.075 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a13~porta_address_reg7 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.165     ; 0.909      ;
; -0.068 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~porta_address_reg5 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.145     ; 0.922      ;
; -0.067 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~porta_address_reg6  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.134     ; 0.932      ;
; -0.066 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~porta_address_reg8 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.145     ; 0.920      ;
; -0.063 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~porta_address_reg4  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.134     ; 0.928      ;
; -0.063 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~porta_address_reg5 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.133     ; 0.929      ;
; -0.062 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~porta_address_reg4 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.133     ; 0.928      ;
; -0.055 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~porta_address_reg5  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.134     ; 0.920      ;
; -0.049 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~porta_address_reg8  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.134     ; 0.914      ;
; -0.049 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~porta_address_reg7 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.133     ; 0.915      ;
; -0.046 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~porta_address_reg9  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.148     ; 0.897      ;
; -0.045 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~porta_address_reg3  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.149     ; 0.895      ;
; -0.042 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~porta_address_reg7  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.137     ; 0.904      ;
; -0.042 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~porta_address_reg6  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.137     ; 0.904      ;
; -0.040 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~porta_address_reg6 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.133     ; 0.906      ;
; -0.040 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~porta_address_reg2 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.133     ; 0.906      ;
; -0.038 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~porta_address_reg7  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.134     ; 0.903      ;
; -0.031 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a13~porta_address_reg5 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.165     ; 0.865      ;
; -0.028 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~porta_address_reg2  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.134     ; 0.893      ;
; -0.028 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~porta_address_reg8 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.133     ; 0.894      ;
; -0.019 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~porta_address_reg9  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.149     ; 0.869      ;
; -0.008 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~porta_address_reg4  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.137     ; 0.870      ;
; 0.002  ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~porta_address_reg9 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.169     ; 0.828      ;
; 0.023  ; dds_step_count[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a13~porta_address_reg0 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.165     ; 0.811      ;
; 0.028  ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~porta_address_reg9  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.145     ; 0.826      ;
; 0.033  ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~porta_address_reg9  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.137     ; 0.829      ;
; 0.037  ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~porta_address_reg3  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.145     ; 0.817      ;
; 0.038  ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~porta_address_reg1 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.145     ; 0.816      ;
; 0.040  ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~porta_address_reg4 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.145     ; 0.814      ;
; 0.042  ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~porta_address_reg3  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.148     ; 0.809      ;
; 0.042  ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~porta_address_reg1  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.148     ; 0.809      ;
; 0.044  ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~porta_address_reg3  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.137     ; 0.818      ;
; 0.045  ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~porta_address_reg8  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.148     ; 0.806      ;
; 0.045  ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~porta_address_reg1 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.153     ; 0.801      ;
; 0.045  ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~porta_address_reg3 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.145     ; 0.809      ;
; 0.050  ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~porta_address_reg9  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.155     ; 0.794      ;
+--------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'bus_in_step_to_next_value'                                                                                                  ;
+-------+-------------------+-------------------+---------------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node         ; To Node           ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------+-------------------+---------------------------+---------------------------+--------------+------------+------------+
; 0.057 ; dds_step_count[1] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.975      ;
; 0.069 ; dds_step_count[0] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.963      ;
; 0.092 ; dds_step_count[1] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.940      ;
; 0.094 ; dds_step_count[2] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.938      ;
; 0.104 ; dds_step_count[0] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.928      ;
; 0.127 ; dds_step_count[1] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.905      ;
; 0.129 ; dds_step_count[2] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.903      ;
; 0.139 ; dds_step_count[0] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.893      ;
; 0.146 ; dds_step_count[3] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.886      ;
; 0.162 ; dds_step_count[1] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.870      ;
; 0.164 ; dds_step_count[2] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.868      ;
; 0.174 ; dds_step_count[0] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.858      ;
; 0.181 ; dds_step_count[3] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.851      ;
; 0.197 ; dds_step_count[1] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.835      ;
; 0.199 ; dds_step_count[2] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.833      ;
; 0.209 ; dds_step_count[0] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.823      ;
; 0.216 ; dds_step_count[3] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.816      ;
; 0.226 ; dds_step_count[4] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.806      ;
; 0.232 ; dds_step_count[1] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.800      ;
; 0.234 ; dds_step_count[2] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.798      ;
; 0.244 ; dds_step_count[0] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.788      ;
; 0.251 ; dds_step_count[3] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.781      ;
; 0.261 ; dds_step_count[4] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.771      ;
; 0.269 ; dds_step_count[2] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.763      ;
; 0.272 ; dds_step_count[5] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.760      ;
; 0.286 ; dds_step_count[3] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.746      ;
; 0.296 ; dds_step_count[6] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.736      ;
; 0.296 ; dds_step_count[4] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.736      ;
; 0.307 ; dds_step_count[5] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.725      ;
; 0.321 ; dds_step_count[3] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.711      ;
; 0.326 ; dds_step_count[1] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.706      ;
; 0.331 ; dds_step_count[6] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.701      ;
; 0.331 ; dds_step_count[4] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.701      ;
; 0.338 ; dds_step_count[0] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.694      ;
; 0.341 ; dds_step_count[7] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.691      ;
; 0.342 ; dds_step_count[5] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.690      ;
; 0.361 ; dds_step_count[1] ; dds_step_count[2] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.671      ;
; 0.363 ; dds_step_count[2] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.669      ;
; 0.365 ; dds_step_count[8] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.667      ;
; 0.366 ; dds_step_count[6] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.666      ;
; 0.366 ; dds_step_count[4] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.666      ;
; 0.373 ; dds_step_count[0] ; dds_step_count[2] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.659      ;
; 0.376 ; dds_step_count[7] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.656      ;
; 0.377 ; dds_step_count[5] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.655      ;
; 0.441 ; dds_step_count[9] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.591      ;
; 0.501 ; dds_step_count[1] ; dds_step_count[1] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.531      ;
; 0.503 ; dds_step_count[2] ; dds_step_count[2] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.529      ;
; 0.505 ; dds_step_count[8] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.527      ;
; 0.506 ; dds_step_count[6] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.526      ;
; 0.506 ; dds_step_count[4] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.526      ;
; 0.508 ; dds_step_count[0] ; dds_step_count[1] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.524      ;
; 0.514 ; dds_step_count[7] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.518      ;
; 0.514 ; dds_step_count[3] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.518      ;
; 0.515 ; dds_step_count[5] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.517      ;
; 0.665 ; dds_step_count[0] ; dds_step_count[0] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.367      ;
+-------+-------------------+-------------------+---------------------------+---------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'PLL|altpll_component|pll|clk[0]'                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------------------------------------------+------------------------+--------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                       ; To Node                ; Launch Clock ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------+------------------------+--------------+---------------------------------+--------------+------------+------------+
; 0.891 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[6]  ; main_phase_var[5]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.601     ; 2.540      ;
; 0.891 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[6]  ; main_phase_var[4]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.601     ; 2.540      ;
; 0.891 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[6]  ; main_phase_var[6]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.601     ; 2.540      ;
; 0.891 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[6]  ; main_phase_var[7]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.601     ; 2.540      ;
; 0.891 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[6]  ; main_phase_var[3]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.601     ; 2.540      ;
; 0.891 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[6]  ; main_phase_var[2]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.601     ; 2.540      ;
; 0.891 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[6]  ; main_phase_var[0]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.601     ; 2.540      ;
; 0.891 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[6]  ; main_phase_var[1]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.601     ; 2.540      ;
; 0.891 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[6]  ; main_amplitude_var[13] ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.601     ; 2.540      ;
; 0.891 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[6]  ; main_amplitude_var[12] ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.601     ; 2.540      ;
; 0.891 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[6]  ; main_amplitude_var[9]  ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.601     ; 2.540      ;
; 0.891 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[6]  ; main_amplitude_var[8]  ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.601     ; 2.540      ;
; 0.891 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[6]  ; aux_amplitude_var[0]   ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.601     ; 2.540      ;
; 0.913 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[8]  ; main_phase_var[5]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.600     ; 2.519      ;
; 0.913 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[8]  ; main_phase_var[4]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.600     ; 2.519      ;
; 0.913 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[8]  ; main_phase_var[6]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.600     ; 2.519      ;
; 0.913 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[8]  ; main_phase_var[7]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.600     ; 2.519      ;
; 0.913 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[8]  ; main_phase_var[3]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.600     ; 2.519      ;
; 0.913 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[8]  ; main_phase_var[2]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.600     ; 2.519      ;
; 0.913 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[8]  ; main_phase_var[0]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.600     ; 2.519      ;
; 0.913 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[8]  ; main_phase_var[1]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.600     ; 2.519      ;
; 0.913 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[8]  ; main_amplitude_var[13] ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.600     ; 2.519      ;
; 0.913 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[8]  ; main_amplitude_var[12] ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.600     ; 2.519      ;
; 0.913 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[8]  ; main_amplitude_var[9]  ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.600     ; 2.519      ;
; 0.913 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[8]  ; main_amplitude_var[8]  ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.600     ; 2.519      ;
; 0.913 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[8]  ; aux_amplitude_var[0]   ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.600     ; 2.519      ;
; 0.929 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[0]  ; main_phase_var[5]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.603     ; 2.500      ;
; 0.929 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[0]  ; main_phase_var[4]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.603     ; 2.500      ;
; 0.929 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[0]  ; main_phase_var[6]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.603     ; 2.500      ;
; 0.929 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[0]  ; main_phase_var[7]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.603     ; 2.500      ;
; 0.929 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[0]  ; main_phase_var[3]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.603     ; 2.500      ;
; 0.929 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[0]  ; main_phase_var[2]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.603     ; 2.500      ;
; 0.929 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[0]  ; main_phase_var[0]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.603     ; 2.500      ;
; 0.929 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[0]  ; main_phase_var[1]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.603     ; 2.500      ;
; 0.929 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[0]  ; main_amplitude_var[13] ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.603     ; 2.500      ;
; 0.929 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[0]  ; main_amplitude_var[12] ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.603     ; 2.500      ;
; 0.929 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[0]  ; main_amplitude_var[9]  ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.603     ; 2.500      ;
; 0.929 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[0]  ; main_amplitude_var[8]  ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.603     ; 2.500      ;
; 0.929 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[0]  ; aux_amplitude_var[0]   ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.603     ; 2.500      ;
; 0.964 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[5]  ; main_phase_var[5]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.587     ; 2.481      ;
; 0.964 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[5]  ; main_phase_var[4]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.587     ; 2.481      ;
; 0.964 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[5]  ; main_phase_var[6]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.587     ; 2.481      ;
; 0.964 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[5]  ; main_phase_var[7]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.587     ; 2.481      ;
; 0.964 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[5]  ; main_phase_var[3]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.587     ; 2.481      ;
; 0.964 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[5]  ; main_phase_var[2]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.587     ; 2.481      ;
; 0.964 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[5]  ; main_phase_var[0]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.587     ; 2.481      ;
; 0.964 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[5]  ; main_phase_var[1]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.587     ; 2.481      ;
; 0.964 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[5]  ; main_amplitude_var[13] ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.587     ; 2.481      ;
; 0.964 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[5]  ; main_amplitude_var[12] ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.587     ; 2.481      ;
; 0.964 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[5]  ; main_amplitude_var[9]  ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.587     ; 2.481      ;
; 0.964 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[5]  ; main_amplitude_var[8]  ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.587     ; 2.481      ;
; 0.964 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[5]  ; aux_amplitude_var[0]   ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.587     ; 2.481      ;
; 0.971 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[25] ; main_phase_var[5]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.586     ; 2.475      ;
; 0.971 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[25] ; main_phase_var[4]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.586     ; 2.475      ;
; 0.971 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[25] ; main_phase_var[6]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.586     ; 2.475      ;
; 0.971 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[25] ; main_phase_var[7]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.586     ; 2.475      ;
; 0.971 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[25] ; main_phase_var[3]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.586     ; 2.475      ;
; 0.971 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[25] ; main_phase_var[2]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.586     ; 2.475      ;
; 0.971 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[25] ; main_phase_var[0]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.586     ; 2.475      ;
; 0.971 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[25] ; main_phase_var[1]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.586     ; 2.475      ;
; 0.971 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[25] ; main_amplitude_var[13] ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.586     ; 2.475      ;
; 0.971 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[25] ; main_amplitude_var[12] ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.586     ; 2.475      ;
; 0.971 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[25] ; main_amplitude_var[9]  ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.586     ; 2.475      ;
; 0.971 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[25] ; main_amplitude_var[8]  ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.586     ; 2.475      ;
; 0.971 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[25] ; aux_amplitude_var[0]   ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.586     ; 2.475      ;
; 0.981 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[27] ; main_phase_var[5]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.615     ; 2.436      ;
; 0.981 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[31] ; main_phase_var[5]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.607     ; 2.444      ;
; 0.981 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[27] ; main_phase_var[4]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.615     ; 2.436      ;
; 0.981 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[31] ; main_phase_var[4]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.607     ; 2.444      ;
; 0.981 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[27] ; main_phase_var[6]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.615     ; 2.436      ;
; 0.981 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[31] ; main_phase_var[6]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.607     ; 2.444      ;
; 0.981 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[27] ; main_phase_var[7]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.615     ; 2.436      ;
; 0.981 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[31] ; main_phase_var[7]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.607     ; 2.444      ;
; 0.981 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[27] ; main_phase_var[3]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.615     ; 2.436      ;
; 0.981 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[31] ; main_phase_var[3]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.607     ; 2.444      ;
; 0.981 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[27] ; main_phase_var[2]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.615     ; 2.436      ;
; 0.981 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[31] ; main_phase_var[2]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.607     ; 2.444      ;
; 0.981 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[27] ; main_phase_var[0]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.615     ; 2.436      ;
; 0.981 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[31] ; main_phase_var[0]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.607     ; 2.444      ;
; 0.981 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[27] ; main_phase_var[1]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.615     ; 2.436      ;
; 0.981 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[31] ; main_phase_var[1]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.607     ; 2.444      ;
; 0.981 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[27] ; main_amplitude_var[13] ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.615     ; 2.436      ;
; 0.981 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[31] ; main_amplitude_var[13] ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.607     ; 2.444      ;
; 0.981 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[27] ; main_amplitude_var[12] ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.615     ; 2.436      ;
; 0.981 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[31] ; main_amplitude_var[12] ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.607     ; 2.444      ;
; 0.981 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[27] ; main_amplitude_var[9]  ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.615     ; 2.436      ;
; 0.981 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[31] ; main_amplitude_var[9]  ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.607     ; 2.444      ;
; 0.981 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[27] ; main_amplitude_var[8]  ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.615     ; 2.436      ;
; 0.981 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[31] ; main_amplitude_var[8]  ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.607     ; 2.444      ;
; 0.981 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[27] ; aux_amplitude_var[0]   ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.615     ; 2.436      ;
; 0.981 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[31] ; aux_amplitude_var[0]   ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.607     ; 2.444      ;
; 1.021 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[6]  ; main_phase_var[10]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.613     ; 2.398      ;
; 1.021 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[6]  ; main_phase_var[11]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.613     ; 2.398      ;
; 1.021 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[6]  ; main_phase_var[15]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.613     ; 2.398      ;
; 1.021 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[6]  ; main_phase_var[14]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.613     ; 2.398      ;
; 1.021 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[6]  ; main_phase_var[13]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.613     ; 2.398      ;
; 1.021 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[6]  ; main_phase_var[12]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.613     ; 2.398      ;
; 1.028 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[11] ; main_phase_var[5]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.615     ; 2.389      ;
; 1.028 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[11] ; main_phase_var[4]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.615     ; 2.389      ;
; 1.028 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[11] ; main_phase_var[6]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.615     ; 2.389      ;
+-------+-----------------------------------------------------------------------------------------------------------------+------------------------+--------------+---------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_25'                                                                                                                                                                                                                                       ;
+--------+--------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                                                                                                                                  ; Launch Clock              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+
; -1.346 ; clk_system               ; clk_system                                                                                                                               ; clk_system                ; clk_25      ; 0.000        ; 1.420      ; 0.367      ;
; -0.846 ; clk_system               ; clk_system                                                                                                                               ; clk_system                ; clk_25      ; -0.500       ; 1.420      ; 0.367      ;
; 0.215  ; count[2]                 ; count[2]                                                                                                                                 ; clk_25                    ; clk_25      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; count[4]                 ; count[4]                                                                                                                                 ; clk_25                    ; clk_25      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; count[0]                 ; count[0]                                                                                                                                 ; clk_25                    ; clk_25      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; \process_5:main_count[3] ; \process_5:main_count[3]                                                                                                                 ; clk_25                    ; clk_25      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; int_bit_count[0]         ; int_bit_count[0]                                                                                                                         ; clk_25                    ; clk_25      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; int_bit_count[1]         ; int_bit_count[1]                                                                                                                         ; clk_25                    ; clk_25      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; int_bit_count[2]         ; int_bit_count[2]                                                                                                                         ; clk_25                    ; clk_25      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; sub_count                ; sub_count                                                                                                                                ; clk_25                    ; clk_25      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; \process_5:main_count[2] ; \process_5:main_count[2]                                                                                                                 ; clk_25                    ; clk_25      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; sdio_pin~reg0            ; sdio_pin~reg0                                                                                                                            ; clk_25                    ; clk_25      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ioreset_pin~reg0         ; ioreset_pin~reg0                                                                                                                         ; clk_25                    ; clk_25      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; dds_reset_pin~reg0       ; dds_reset_pin~reg0                                                                                                                       ; clk_25                    ; clk_25      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ioup_pin~reg0            ; ioup_pin~reg0                                                                                                                            ; clk_25                    ; clk_25      ; 0.000        ; 0.000      ; 0.367      ;
; 0.241  ; main_frequency_var[29]   ; data_to_write[29]                                                                                                                        ; clk_25                    ; clk_25      ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; sub_count                ; sclk_pin~reg0                                                                                                                            ; clk_25                    ; clk_25      ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; int_bit_count[1]         ; int_bit_count[2]                                                                                                                         ; clk_25                    ; clk_25      ; 0.000        ; 0.000      ; 0.393      ;
; 0.245  ; main_frequency_var[17]   ; data_to_write[17]                                                                                                                        ; clk_25                    ; clk_25      ; 0.000        ; 0.000      ; 0.397      ;
; 0.246  ; main_frequency_var[11]   ; data_to_write[11]                                                                                                                        ; clk_25                    ; clk_25      ; 0.000        ; 0.000      ; 0.398      ;
; 0.247  ; main_frequency_var[0]    ; data_to_write[0]                                                                                                                         ; clk_25                    ; clk_25      ; 0.000        ; 0.000      ; 0.399      ;
; 0.247  ; main_frequency_var[18]   ; data_to_write[18]                                                                                                                        ; clk_25                    ; clk_25      ; 0.000        ; 0.000      ; 0.399      ;
; 0.247  ; main_frequency_var[21]   ; data_to_write[21]                                                                                                                        ; clk_25                    ; clk_25      ; 0.000        ; 0.000      ; 0.399      ;
; 0.247  ; main_frequency_var[20]   ; data_to_write[20]                                                                                                                        ; clk_25                    ; clk_25      ; 0.000        ; 0.000      ; 0.399      ;
; 0.249  ; main_frequency_var[26]   ; data_to_write[26]                                                                                                                        ; clk_25                    ; clk_25      ; 0.000        ; 0.000      ; 0.401      ;
; 0.249  ; int_bit_count[0]         ; int_bit_count[1]                                                                                                                         ; clk_25                    ; clk_25      ; 0.000        ; 0.000      ; 0.401      ;
; 0.250  ; main_frequency_var[31]   ; data_to_write[31]                                                                                                                        ; clk_25                    ; clk_25      ; 0.000        ; 0.000      ; 0.402      ;
; 0.270  ; count[1]                 ; count[2]                                                                                                                                 ; clk_25                    ; clk_25      ; 0.000        ; 0.000      ; 0.422      ;
; 0.316  ; main_frequency_var[16]   ; data_to_write[16]                                                                                                                        ; clk_25                    ; clk_25      ; 0.000        ; 0.000      ; 0.468      ;
; 0.319  ; main_frequency_var[28]   ; data_to_write[28]                                                                                                                        ; clk_25                    ; clk_25      ; 0.000        ; 0.000      ; 0.471      ;
; 0.319  ; main_frequency_var[23]   ; data_to_write[23]                                                                                                                        ; clk_25                    ; clk_25      ; 0.000        ; 0.000      ; 0.471      ;
; 0.319  ; main_frequency_var[19]   ; data_to_write[19]                                                                                                                        ; clk_25                    ; clk_25      ; 0.000        ; -0.001     ; 0.470      ;
; 0.332  ; main_frequency_var[15]   ; data_to_write[15]                                                                                                                        ; clk_25                    ; clk_25      ; 0.000        ; 0.008      ; 0.492      ;
; 0.340  ; main_frequency_var[30]   ; data_to_write[30]                                                                                                                        ; clk_25                    ; clk_25      ; 0.000        ; 0.000      ; 0.492      ;
; 0.363  ; main_frequency_var[5]    ; data_to_write[5]                                                                                                                         ; clk_25                    ; clk_25      ; 0.000        ; 0.000      ; 0.515      ;
; 0.363  ; main_frequency_var[6]    ; data_to_write[6]                                                                                                                         ; clk_25                    ; clk_25      ; 0.000        ; 0.000      ; 0.515      ;
; 0.365  ; main_frequency_var[4]    ; data_to_write[4]                                                                                                                         ; clk_25                    ; clk_25      ; 0.000        ; 0.000      ; 0.517      ;
; 0.379  ; int_bit_count[0]         ; int_bit_count[2]                                                                                                                         ; clk_25                    ; clk_25      ; 0.000        ; 0.000      ; 0.531      ;
; 0.382  ; main_frequency_var[14]   ; data_to_write[14]                                                                                                                        ; clk_25                    ; clk_25      ; 0.000        ; 0.008      ; 0.542      ;
; 0.401  ; count[0]                 ; count[2]                                                                                                                                 ; clk_25                    ; clk_25      ; 0.000        ; 0.000      ; 0.553      ;
; 0.403  ; count[0]                 ; count[4]                                                                                                                                 ; clk_25                    ; clk_25      ; 0.000        ; 0.000      ; 0.555      ;
; 0.452  ; count[1]                 ; count[4]                                                                                                                                 ; clk_25                    ; clk_25      ; 0.000        ; 0.000      ; 0.604      ;
; 0.457  ; \process_5:main_count[4] ; ioup_pin~reg0                                                                                                                            ; clk_25                    ; clk_25      ; 0.000        ; 0.000      ; 0.609      ;
; 0.458  ; count[1]                 ; count[3]                                                                                                                                 ; clk_25                    ; clk_25      ; 0.000        ; 0.000      ; 0.610      ;
; 0.459  ; \process_5:main_count[0] ; dds_reset_pin~reg0                                                                                                                       ; clk_25                    ; clk_25      ; 0.000        ; 0.001      ; 0.612      ;
; 0.462  ; count[0]                 ; count[1]                                                                                                                                 ; clk_25                    ; clk_25      ; 0.000        ; 0.000      ; 0.614      ;
; 0.489  ; count[3]                 ; count[3]                                                                                                                                 ; clk_25                    ; clk_25      ; 0.000        ; 0.000      ; 0.641      ;
; 0.504  ; count[1]                 ; clk_system                                                                                                                               ; clk_25                    ; clk_25      ; 0.000        ; 0.001      ; 0.657      ;
; 0.505  ; command_count[1]         ; data_to_write[31]                                                                                                                        ; clk_25                    ; clk_25      ; 0.000        ; 0.004      ; 0.661      ;
; 0.507  ; command_count[1]         ; data_to_write[17]                                                                                                                        ; clk_25                    ; clk_25      ; 0.000        ; 0.004      ; 0.663      ;
; 0.511  ; command_count[1]         ; data_to_write[28]                                                                                                                        ; clk_25                    ; clk_25      ; 0.000        ; 0.004      ; 0.667      ;
; 0.515  ; command_count[1]         ; data_to_write[30]                                                                                                                        ; clk_25                    ; clk_25      ; 0.000        ; 0.004      ; 0.671      ;
; 0.516  ; command_count[1]         ; data_to_write[29]                                                                                                                        ; clk_25                    ; clk_25      ; 0.000        ; 0.004      ; 0.672      ;
; 0.522  ; count[3]                 ; count[4]                                                                                                                                 ; clk_25                    ; clk_25      ; 0.000        ; 0.000      ; 0.674      ;
; 0.530  ; dds_step_count[1]        ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~porta_address_reg1 ; bus_in_step_to_next_value ; clk_25      ; 0.000        ; -0.169     ; 0.499      ;
; 0.530  ; dds_step_count[0]        ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~porta_address_reg0 ; bus_in_step_to_next_value ; clk_25      ; 0.000        ; -0.169     ; 0.499      ;
; 0.531  ; data_bit_count[2]        ; data_bit_count[2]                                                                                                                        ; clk_25                    ; clk_25      ; 0.000        ; 0.000      ; 0.683      ;
; 0.534  ; data_bit_count[4]        ; data_bit_count[4]                                                                                                                        ; clk_25                    ; clk_25      ; 0.000        ; 0.000      ; 0.686      ;
; 0.535  ; command_count[6]         ; command_count[6]                                                                                                                         ; clk_25                    ; clk_25      ; 0.000        ; 0.000      ; 0.687      ;
; 0.536  ; \process_5:main_count[0] ; data_bit_count[1]                                                                                                                        ; clk_25                    ; clk_25      ; 0.000        ; 0.010      ; 0.698      ;
; 0.537  ; \process_5:main_count[0] ; data_bit_count[3]                                                                                                                        ; clk_25                    ; clk_25      ; 0.000        ; 0.010      ; 0.699      ;
; 0.537  ; data_bit_count[5]        ; data_bit_count[5]                                                                                                                        ; clk_25                    ; clk_25      ; 0.000        ; 0.000      ; 0.689      ;
; 0.539  ; count[3]                 ; clk_system                                                                                                                               ; clk_25                    ; clk_25      ; 0.000        ; 0.001      ; 0.692      ;
; 0.542  ; command_count[3]         ; command_count[3]                                                                                                                         ; clk_25                    ; clk_25      ; 0.000        ; 0.000      ; 0.694      ;
; 0.542  ; data_bit_count[0]        ; data_bit_count[0]                                                                                                                        ; clk_25                    ; clk_25      ; 0.000        ; 0.000      ; 0.694      ;
; 0.542  ; main_frequency_var[27]   ; data_to_write[27]                                                                                                                        ; clk_25                    ; clk_25      ; 0.000        ; -0.004     ; 0.690      ;
; 0.543  ; command_count[5]         ; command_count[5]                                                                                                                         ; clk_25                    ; clk_25      ; 0.000        ; 0.000      ; 0.695      ;
; 0.543  ; main_frequency_var[7]    ; data_to_write[7]                                                                                                                         ; clk_25                    ; clk_25      ; 0.000        ; -0.008     ; 0.687      ;
; 0.548  ; \process_5:main_count[2] ; \process_5:main_count[1]                                                                                                                 ; clk_25                    ; clk_25      ; 0.000        ; 0.000      ; 0.700      ;
; 0.549  ; main_frequency_var[9]    ; data_to_write[9]                                                                                                                         ; clk_25                    ; clk_25      ; 0.000        ; -0.004     ; 0.697      ;
; 0.556  ; count[2]                 ; count[3]                                                                                                                                 ; clk_25                    ; clk_25      ; 0.000        ; 0.000      ; 0.708      ;
; 0.559  ; main_frequency_var[24]   ; data_to_write[24]                                                                                                                        ; clk_25                    ; clk_25      ; 0.000        ; 0.000      ; 0.711      ;
; 0.560  ; count[2]                 ; count[4]                                                                                                                                 ; clk_25                    ; clk_25      ; 0.000        ; 0.000      ; 0.712      ;
; 0.581  ; count[0]                 ; count[3]                                                                                                                                 ; clk_25                    ; clk_25      ; 0.000        ; 0.000      ; 0.733      ;
; 0.582  ; command_count[1]         ; data_to_write[16]                                                                                                                        ; clk_25                    ; clk_25      ; 0.000        ; 0.004      ; 0.738      ;
; 0.583  ; command_count[1]         ; data_to_write[12]                                                                                                                        ; clk_25                    ; clk_25      ; 0.000        ; 0.014      ; 0.749      ;
; 0.583  ; command_count[1]         ; data_to_write[23]                                                                                                                        ; clk_25                    ; clk_25      ; 0.000        ; 0.014      ; 0.749      ;
; 0.584  ; count[1]                 ; count[1]                                                                                                                                 ; clk_25                    ; clk_25      ; 0.000        ; 0.000      ; 0.736      ;
; 0.584  ; command_count[1]         ; data_to_write[10]                                                                                                                        ; clk_25                    ; clk_25      ; 0.000        ; 0.014      ; 0.750      ;
; 0.584  ; main_frequency_var[22]   ; data_to_write[22]                                                                                                                        ; clk_25                    ; clk_25      ; 0.000        ; 0.003      ; 0.739      ;
; 0.586  ; command_count[1]         ; data_to_write[24]                                                                                                                        ; clk_25                    ; clk_25      ; 0.000        ; 0.004      ; 0.742      ;
; 0.587  ; main_frequency_var[2]    ; data_to_write[2]                                                                                                                         ; clk_25                    ; clk_25      ; 0.000        ; -0.009     ; 0.730      ;
; 0.589  ; main_frequency_var[8]    ; data_to_write[8]                                                                                                                         ; clk_25                    ; clk_25      ; 0.000        ; -0.004     ; 0.737      ;
; 0.589  ; \process_5:main_count[0] ; command_count[3]                                                                                                                         ; clk_25                    ; clk_25      ; 0.000        ; -0.005     ; 0.736      ;
; 0.590  ; \process_5:main_count[0] ; command_count[6]                                                                                                                         ; clk_25                    ; clk_25      ; 0.000        ; -0.005     ; 0.737      ;
; 0.591  ; data_bit_count[1]        ; data_bit_count[1]                                                                                                                        ; clk_25                    ; clk_25      ; 0.000        ; 0.000      ; 0.743      ;
; 0.591  ; \process_5:main_count[0] ; command_count[5]                                                                                                                         ; clk_25                    ; clk_25      ; 0.000        ; -0.005     ; 0.738      ;
; 0.600  ; sclk_pin~reg0            ; sclk_pin~reg0                                                                                                                            ; clk_25                    ; clk_25      ; 0.000        ; 0.000      ; 0.752      ;
; 0.601  ; data_bit_count[3]        ; data_bit_count[3]                                                                                                                        ; clk_25                    ; clk_25      ; 0.000        ; 0.000      ; 0.753      ;
; 0.602  ; count[2]                 ; clk_system                                                                                                                               ; clk_25                    ; clk_25      ; 0.000        ; 0.001      ; 0.755      ;
; 0.606  ; main_frequency_var[10]   ; data_to_write[10]                                                                                                                        ; clk_25                    ; clk_25      ; 0.000        ; -0.003     ; 0.755      ;
; 0.615  ; command_count[0]         ; command_count[0]                                                                                                                         ; clk_25                    ; clk_25      ; 0.000        ; 0.000      ; 0.767      ;
; 0.615  ; command_count[2]         ; data_to_write[7]                                                                                                                         ; clk_25                    ; clk_25      ; 0.000        ; 0.017      ; 0.784      ;
; 0.616  ; command_count[2]         ; command_count[2]                                                                                                                         ; clk_25                    ; clk_25      ; 0.000        ; 0.000      ; 0.768      ;
; 0.616  ; command_count[4]         ; command_count[4]                                                                                                                         ; clk_25                    ; clk_25      ; 0.000        ; 0.000      ; 0.768      ;
; 0.624  ; \process_5:main_count[3] ; command_count[2]                                                                                                                         ; clk_25                    ; clk_25      ; 0.000        ; -0.005     ; 0.771      ;
; 0.625  ; \process_5:main_count[3] ; command_count[6]                                                                                                                         ; clk_25                    ; clk_25      ; 0.000        ; -0.005     ; 0.772      ;
; 0.625  ; \process_5:main_count[3] ; command_count[5]                                                                                                                         ; clk_25                    ; clk_25      ; 0.000        ; -0.005     ; 0.772      ;
; 0.626  ; \process_5:main_count[3] ; command_count[3]                                                                                                                         ; clk_25                    ; clk_25      ; 0.000        ; -0.005     ; 0.773      ;
; 0.626  ; \process_5:main_count[3] ; command_count[4]                                                                                                                         ; clk_25                    ; clk_25      ; 0.000        ; -0.005     ; 0.773      ;
+--------+--------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_system'                                                                                                   ;
+--------+-----------------------+-----------------------+-----------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node               ; Launch Clock    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+-----------------------+-----------------+-------------+--------------+------------+------------+
; -1.038 ; dds_ram_wrclock       ; dds_ram_wrclock       ; dds_ram_wrclock ; clk_system  ; 0.000        ; 1.112      ; 0.367      ;
; -0.538 ; dds_ram_wrclock       ; dds_ram_wrclock       ; dds_ram_wrclock ; clk_system  ; -0.500       ; 1.112      ; 0.367      ;
; 0.215  ; ram_process_count[2]  ; ram_process_count[2]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ram_process_count[3]  ; ram_process_count[3]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ram_process_count[0]  ; ram_process_count[0]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; dds_ram_wren          ; dds_ram_wren          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; count_serial[0]       ; count_serial[0]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; count_serial[1]       ; count_serial[1]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; count_serial[2]       ; count_serial[2]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; count_serial[4]       ; count_serial[4]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LED_SDI[0]~reg0       ; LED_SDI[0]~reg0       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LED_LE~reg0           ; LED_LE~reg0           ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo_dds_rd_en        ; fifo_dds_rd_en        ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.241  ; write_ram_address[11] ; write_ram_address[11] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.393      ;
; 0.247  ; ram_process_count[3]  ; ram_process_count[0]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.399      ;
; 0.267  ; count_serial[0]       ; count_serial[2]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.419      ;
; 0.342  ; write_ram_address[6]  ; dds_ram_wraddress[6]  ; clk_system      ; clk_system  ; 0.000        ; 0.002      ; 0.496      ;
; 0.344  ; write_ram_address[10] ; dds_ram_wraddress[10] ; clk_system      ; clk_system  ; 0.000        ; 0.002      ; 0.498      ;
; 0.344  ; write_ram_address[1]  ; dds_ram_wraddress[1]  ; clk_system      ; clk_system  ; 0.000        ; 0.002      ; 0.498      ;
; 0.345  ; write_ram_address[9]  ; dds_ram_wraddress[9]  ; clk_system      ; clk_system  ; 0.000        ; 0.002      ; 0.499      ;
; 0.345  ; write_ram_address[2]  ; dds_ram_wraddress[2]  ; clk_system      ; clk_system  ; 0.000        ; 0.002      ; 0.499      ;
; 0.349  ; write_ram_address[5]  ; dds_ram_wraddress[5]  ; clk_system      ; clk_system  ; 0.000        ; 0.002      ; 0.503      ;
; 0.353  ; write_ram_address[4]  ; dds_ram_wraddress[4]  ; clk_system      ; clk_system  ; 0.000        ; 0.002      ; 0.507      ;
; 0.358  ; write_ram_address[1]  ; write_ram_address[1]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; write_ram_address[4]  ; write_ram_address[4]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; write_ram_address[10] ; write_ram_address[10] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.510      ;
; 0.360  ; write_ram_address[6]  ; write_ram_address[6]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.512      ;
; 0.361  ; write_ram_address[8]  ; write_ram_address[8]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.513      ;
; 0.366  ; ram_process_count[3]  ; ram_process_count[1]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.518      ;
; 0.371  ; write_ram_address[0]  ; write_ram_address[0]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; write_ram_address[5]  ; write_ram_address[5]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; write_ram_address[7]  ; write_ram_address[7]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.523      ;
; 0.372  ; write_ram_address[2]  ; write_ram_address[2]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; write_ram_address[3]  ; write_ram_address[3]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; write_ram_address[9]  ; write_ram_address[9]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.524      ;
; 0.384  ; count_serial[4]       ; LED_CLK~reg0          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.536      ;
; 0.390  ; count_serial[0]       ; count_serial[1]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.542      ;
; 0.390  ; count_serial[4]       ; LED_LE~reg0           ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.542      ;
; 0.402  ; ram_process_count[0]  ; ram_process_count[1]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.554      ;
; 0.412  ; count_serial[1]       ; count_serial[2]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.564      ;
; 0.412  ; count_serial[1]       ; LED_LE~reg0           ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.564      ;
; 0.430  ; write_ram_address[0]  ; dds_ram_wraddress[0]  ; clk_system      ; clk_system  ; 0.000        ; 0.002      ; 0.584      ;
; 0.445  ; ram_process_count[0]  ; ram_process_count[3]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.597      ;
; 0.446  ; count_serial[4]       ; LED_SDI[0]~reg0       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.598      ;
; 0.446  ; count_serial[0]       ; LED_SDI[0]~reg0       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.598      ;
; 0.458  ; LED_CLK~reg0          ; LED_CLK~reg0          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.610      ;
; 0.461  ; ram_process_count[1]  ; ram_process_count[2]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.613      ;
; 0.472  ; ram_process_count[0]  ; ram_process_count[2]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.624      ;
; 0.474  ; write_ram_address[11] ; dds_ram_wraddress[11] ; clk_system      ; clk_system  ; 0.000        ; 0.008      ; 0.634      ;
; 0.496  ; write_ram_address[10] ; write_ram_address[11] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.648      ;
; 0.496  ; write_ram_address[1]  ; write_ram_address[2]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.648      ;
; 0.498  ; write_ram_address[6]  ; write_ram_address[7]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.650      ;
; 0.499  ; write_ram_address[8]  ; write_ram_address[9]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.651      ;
; 0.511  ; count_serial[2]       ; count_serial[4]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.663      ;
; 0.511  ; write_ram_address[0]  ; write_ram_address[1]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.663      ;
; 0.511  ; write_ram_address[5]  ; write_ram_address[6]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.663      ;
; 0.511  ; write_ram_address[7]  ; write_ram_address[8]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.663      ;
; 0.512  ; write_ram_address[3]  ; write_ram_address[4]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.664      ;
; 0.512  ; write_ram_address[9]  ; write_ram_address[10] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.664      ;
; 0.512  ; write_ram_address[2]  ; write_ram_address[3]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.664      ;
; 0.531  ; write_ram_address[1]  ; write_ram_address[3]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.683      ;
; 0.533  ; write_ram_address[6]  ; write_ram_address[8]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.685      ;
; 0.534  ; write_ram_address[8]  ; write_ram_address[10] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.686      ;
; 0.543  ; count_serial[0]       ; LED_LE~reg0           ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.695      ;
; 0.546  ; write_ram_address[0]  ; write_ram_address[2]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.698      ;
; 0.546  ; write_ram_address[5]  ; write_ram_address[7]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.698      ;
; 0.546  ; write_ram_address[7]  ; write_ram_address[9]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.698      ;
; 0.547  ; write_ram_address[9]  ; write_ram_address[11] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.699      ;
; 0.547  ; write_ram_address[2]  ; write_ram_address[4]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.699      ;
; 0.548  ; count_serial[2]       ; LED_CLK~reg0          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.700      ;
; 0.550  ; count_serial[0]       ; LED_CLK~reg0          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.702      ;
; 0.551  ; write_ram_address[4]  ; write_ram_address[5]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.703      ;
; 0.562  ; count_serial[4]       ; count_serial[1]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.714      ;
; 0.563  ; ram_process_count[2]  ; ram_process_count[3]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.715      ;
; 0.563  ; count_serial[0]       ; count_serial[4]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.715      ;
; 0.566  ; write_ram_address[1]  ; write_ram_address[4]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.718      ;
; 0.568  ; write_ram_address[6]  ; write_ram_address[9]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.720      ;
; 0.569  ; write_ram_address[8]  ; write_ram_address[11] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.721      ;
; 0.574  ; count_serial[1]       ; LED_CLK~reg0          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.726      ;
; 0.579  ; ram_process_count[2]  ; dds_ram_wrclock       ; clk_system      ; clk_system  ; 0.000        ; -0.006     ; 0.725      ;
; 0.581  ; write_ram_address[0]  ; write_ram_address[3]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.733      ;
; 0.581  ; write_ram_address[5]  ; write_ram_address[8]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.733      ;
; 0.581  ; write_ram_address[7]  ; write_ram_address[10] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.733      ;
; 0.584  ; fifo_dds_rd_clk       ; fifo_dds_rd_clk       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.736      ;
; 0.586  ; write_ram_address[4]  ; write_ram_address[6]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.738      ;
; 0.595  ; write_ram_address[8]  ; dds_ram_wraddress[8]  ; clk_system      ; clk_system  ; 0.000        ; -0.007     ; 0.740      ;
; 0.595  ; count_serial[3]       ; count_serial[4]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.747      ;
; 0.597  ; ram_process_count[1]  ; ram_process_count[3]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.749      ;
; 0.598  ; write_ram_address[7]  ; dds_ram_wraddress[7]  ; clk_system      ; clk_system  ; 0.000        ; -0.007     ; 0.743      ;
; 0.600  ; count_serial[1]       ; count_serial[4]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.752      ;
; 0.603  ; count_serial[0]       ; count_serial[3]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.755      ;
; 0.603  ; write_ram_address[6]  ; write_ram_address[10] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.755      ;
; 0.606  ; write_ram_address[3]  ; write_ram_address[5]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.758      ;
; 0.615  ; ram_process_count[2]  ; ram_process_count[1]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.767      ;
; 0.616  ; write_ram_address[0]  ; write_ram_address[4]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.768      ;
; 0.616  ; write_ram_address[5]  ; write_ram_address[9]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.768      ;
; 0.616  ; write_ram_address[7]  ; write_ram_address[11] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.768      ;
; 0.621  ; write_ram_address[4]  ; write_ram_address[7]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.773      ;
; 0.626  ; ram_process_count[1]  ; ram_process_count[1]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.778      ;
; 0.638  ; write_ram_address[6]  ; write_ram_address[11] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.790      ;
+--------+-----------------------+-----------------------+-----------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'PLL|altpll_component|pll|clk[0]'                                                                                                                   ;
+-------+------------------------+------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.215 ; main_count[0]          ; main_count[0]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; main_count[1]          ; main_count[1]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; main_count[2]          ; main_count[2]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; txen_pin~reg0          ; txen_pin~reg0          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; dac_wr_pin~reg0        ; dac_wr_pin~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.245 ; main_phase_var[11]     ; parallel_data[3]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.397      ;
; 0.249 ; main_phase_var[13]     ; parallel_data[5]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.401      ;
; 0.249 ; main_phase_var[15]     ; parallel_data[7]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.401      ;
; 0.262 ; main_count[0]          ; txen_pin~reg0          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.414      ;
; 0.263 ; main_count[0]          ; dac_wr_pin~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.415      ;
; 0.294 ; main_phase_var[12]     ; parallel_data[4]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.446      ;
; 0.300 ; main_phase_var[14]     ; parallel_data[6]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.452      ;
; 0.340 ; main_amplitude_var[1]  ; parallel_data[1]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.491      ;
; 0.343 ; main_count[1]          ; parallel_data[11]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.495      ;
; 0.346 ; main_count[1]          ; parallel_data[12]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.498      ;
; 0.349 ; main_count[1]          ; parallel_data[10]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.501      ;
; 0.349 ; main_count[1]          ; parallel_data[13]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.501      ;
; 0.353 ; main_amplitude_var[6]  ; parallel_data[6]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.013     ; 0.492      ;
; 0.357 ; main_count[1]          ; parallel_data[9]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.509      ;
; 0.357 ; main_count[1]          ; parallel_data[14]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.509      ;
; 0.361 ; main_amplitude_var[4]  ; parallel_data[4]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.013     ; 0.500      ;
; 0.380 ; main_count[0]          ; main_count[2]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.532      ;
; 0.381 ; main_count[0]          ; main_count[1]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.533      ;
; 0.395 ; main_count[2]          ; dac_wr_pin~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.547      ;
; 0.397 ; main_count[2]          ; txen_pin~reg0          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.549      ;
; 0.399 ; main_count[2]          ; main_count[0]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.551      ;
; 0.399 ; main_phase_var[9]      ; parallel_data[1]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.550      ;
; 0.402 ; main_count[2]          ; main_count[1]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.554      ;
; 0.421 ; main_count[1]          ; main_count[0]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.573      ;
; 0.423 ; main_count[1]          ; txen_pin~reg0          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.575      ;
; 0.424 ; main_count[1]          ; dac_wr_pin~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.576      ;
; 0.426 ; main_count[1]          ; parallel_data[8]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.578      ;
; 0.470 ; main_phase_var[10]     ; parallel_data[2]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.009      ; 0.631      ;
; 0.470 ; main_amplitude_var[5]  ; parallel_data[5]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.013     ; 0.609      ;
; 0.516 ; main_amplitude_var[7]  ; parallel_data[7]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.013     ; 0.655      ;
; 0.517 ; main_phase_var[8]      ; parallel_data[0]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.013     ; 0.656      ;
; 0.538 ; main_count[1]          ; main_count[2]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.690      ;
; 0.541 ; main_amplitude_var[2]  ; parallel_data[2]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 0.689      ;
; 0.545 ; main_amplitude_var[3]  ; parallel_data[3]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.013     ; 0.684      ;
; 0.548 ; main_count[0]          ; parallel_data[14]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.700      ;
; 0.569 ; main_count[2]          ; parallel_data[14]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.721      ;
; 0.570 ; main_amplitude_var[9]  ; parallel_data[9]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.008     ; 0.714      ;
; 0.579 ; main_amplitude_var[13] ; parallel_data[13]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.008     ; 0.723      ;
; 0.583 ; main_amplitude_var[12] ; parallel_data[12]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.008     ; 0.727      ;
; 0.586 ; main_amplitude_var[11] ; parallel_data[11]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.009     ; 0.729      ;
; 0.605 ; main_amplitude_var[0]  ; parallel_data[0]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.013     ; 0.744      ;
; 0.608 ; aux_amplitude_var[0]   ; parallel_data[10]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.008     ; 0.752      ;
; 0.610 ; aux_amplitude_var[0]   ; parallel_data[8]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.008     ; 0.754      ;
; 0.623 ; main_amplitude_var[8]  ; parallel_data[8]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.008     ; 0.767      ;
; 0.625 ; parallel_data[14]~reg0 ; parallel_data[14]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.777      ;
; 0.679 ; main_count[1]          ; parallel_data[5]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 0.827      ;
; 0.717 ; main_amplitude_var[10] ; parallel_data[10]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.009     ; 0.860      ;
; 0.723 ; main_count[1]          ; parallel_data[1]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.008      ; 0.883      ;
; 0.725 ; aux_amplitude_var[0]   ; parallel_data[13]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.008     ; 0.869      ;
; 0.726 ; aux_amplitude_var[0]   ; parallel_data[12]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.008     ; 0.870      ;
; 0.727 ; aux_amplitude_var[0]   ; parallel_data[11]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.008     ; 0.871      ;
; 0.727 ; aux_amplitude_var[0]   ; parallel_data[9]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.008     ; 0.871      ;
; 0.727 ; aux_amplitude_var[0]   ; parallel_data[14]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.008     ; 0.871      ;
; 0.741 ; main_count[1]          ; parallel_data[2]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 0.898      ;
; 0.750 ; main_count[1]          ; parallel_data[4]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 0.898      ;
; 0.752 ; main_count[1]          ; parallel_data[3]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 0.900      ;
; 0.754 ; main_count[1]          ; parallel_data[7]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 0.902      ;
; 0.758 ; main_count[1]          ; parallel_data[0]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 0.906      ;
; 0.759 ; main_count[1]          ; parallel_data[6]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 0.907      ;
; 0.811 ; main_count[0]          ; parallel_data[8]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.963      ;
; 0.811 ; main_count[0]          ; parallel_data[9]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.963      ;
; 0.811 ; main_count[0]          ; parallel_data[10]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.963      ;
; 0.811 ; main_count[0]          ; parallel_data[11]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.963      ;
; 0.811 ; main_count[0]          ; parallel_data[12]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.963      ;
; 0.811 ; main_count[0]          ; parallel_data[13]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.963      ;
; 0.832 ; main_count[2]          ; parallel_data[8]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.984      ;
; 0.832 ; main_count[2]          ; parallel_data[9]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.984      ;
; 0.832 ; main_count[2]          ; parallel_data[10]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.984      ;
; 0.832 ; main_count[2]          ; parallel_data[11]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.984      ;
; 0.832 ; main_count[2]          ; parallel_data[12]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.984      ;
; 0.832 ; main_count[2]          ; parallel_data[13]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.984      ;
; 1.048 ; main_count[0]          ; parallel_data[0]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 1.196      ;
; 1.048 ; main_count[0]          ; parallel_data[3]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 1.196      ;
; 1.048 ; main_count[0]          ; parallel_data[4]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 1.196      ;
; 1.048 ; main_count[0]          ; parallel_data[5]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 1.196      ;
; 1.048 ; main_count[0]          ; parallel_data[6]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 1.196      ;
; 1.048 ; main_count[0]          ; parallel_data[7]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 1.196      ;
; 1.065 ; main_count[2]          ; parallel_data[0]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 1.213      ;
; 1.065 ; main_count[2]          ; parallel_data[3]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 1.213      ;
; 1.065 ; main_count[2]          ; parallel_data[4]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 1.213      ;
; 1.065 ; main_count[2]          ; parallel_data[5]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 1.213      ;
; 1.065 ; main_count[2]          ; parallel_data[6]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 1.213      ;
; 1.065 ; main_count[2]          ; parallel_data[7]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 1.213      ;
; 1.071 ; main_amplitude_var[5]  ; main_count[1]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.009     ; 1.214      ;
; 1.075 ; main_amplitude_var[5]  ; main_count[0]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.009     ; 1.218      ;
; 1.076 ; main_amplitude_var[5]  ; main_count[2]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.009     ; 1.219      ;
; 1.132 ; main_count[2]          ; main_amplitude_var[5]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.009      ; 1.293      ;
; 1.132 ; main_count[2]          ; main_amplitude_var[4]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.009      ; 1.293      ;
; 1.132 ; main_count[2]          ; main_amplitude_var[3]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.009      ; 1.293      ;
; 1.132 ; main_count[2]          ; main_amplitude_var[2]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.009      ; 1.293      ;
; 1.132 ; main_count[2]          ; main_amplitude_var[1]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.009      ; 1.293      ;
; 1.132 ; main_count[2]          ; main_amplitude_var[0]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.009      ; 1.293      ;
; 1.132 ; main_count[2]          ; main_amplitude_var[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.009      ; 1.293      ;
; 1.132 ; main_count[2]          ; main_amplitude_var[6]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.009      ; 1.293      ;
; 1.132 ; main_count[2]          ; main_phase_var[8]      ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.009      ; 1.293      ;
+-------+------------------------+------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'bus_in_step_to_next_value'                                                                                                   ;
+-------+-------------------+-------------------+---------------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node         ; To Node           ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------+-------------------+---------------------------+---------------------------+--------------+------------+------------+
; 0.215 ; dds_step_count[0] ; dds_step_count[0] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.367      ;
; 0.365 ; dds_step_count[5] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.517      ;
; 0.366 ; dds_step_count[3] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.518      ;
; 0.366 ; dds_step_count[7] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.518      ;
; 0.372 ; dds_step_count[0] ; dds_step_count[1] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.524      ;
; 0.374 ; dds_step_count[4] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.526      ;
; 0.374 ; dds_step_count[6] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.526      ;
; 0.375 ; dds_step_count[8] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.527      ;
; 0.377 ; dds_step_count[2] ; dds_step_count[2] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.529      ;
; 0.379 ; dds_step_count[1] ; dds_step_count[1] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.531      ;
; 0.439 ; dds_step_count[9] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.591      ;
; 0.503 ; dds_step_count[5] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.655      ;
; 0.504 ; dds_step_count[7] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.656      ;
; 0.507 ; dds_step_count[0] ; dds_step_count[2] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.659      ;
; 0.514 ; dds_step_count[4] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.666      ;
; 0.514 ; dds_step_count[6] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.666      ;
; 0.515 ; dds_step_count[8] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.667      ;
; 0.517 ; dds_step_count[2] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.669      ;
; 0.519 ; dds_step_count[1] ; dds_step_count[2] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.671      ;
; 0.538 ; dds_step_count[5] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.690      ;
; 0.539 ; dds_step_count[7] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.691      ;
; 0.542 ; dds_step_count[0] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.694      ;
; 0.549 ; dds_step_count[4] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.701      ;
; 0.549 ; dds_step_count[6] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.701      ;
; 0.554 ; dds_step_count[1] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.706      ;
; 0.559 ; dds_step_count[3] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.711      ;
; 0.573 ; dds_step_count[5] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.725      ;
; 0.584 ; dds_step_count[4] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.736      ;
; 0.584 ; dds_step_count[6] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.736      ;
; 0.594 ; dds_step_count[3] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.746      ;
; 0.608 ; dds_step_count[5] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.760      ;
; 0.611 ; dds_step_count[2] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.763      ;
; 0.619 ; dds_step_count[4] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.771      ;
; 0.629 ; dds_step_count[3] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.781      ;
; 0.636 ; dds_step_count[0] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.788      ;
; 0.646 ; dds_step_count[2] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.798      ;
; 0.648 ; dds_step_count[1] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.800      ;
; 0.654 ; dds_step_count[4] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.806      ;
; 0.664 ; dds_step_count[3] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.816      ;
; 0.671 ; dds_step_count[0] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.823      ;
; 0.681 ; dds_step_count[2] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.833      ;
; 0.683 ; dds_step_count[1] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.835      ;
; 0.699 ; dds_step_count[3] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.851      ;
; 0.706 ; dds_step_count[0] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.858      ;
; 0.716 ; dds_step_count[2] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.868      ;
; 0.718 ; dds_step_count[1] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.870      ;
; 0.734 ; dds_step_count[3] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.886      ;
; 0.741 ; dds_step_count[0] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.893      ;
; 0.751 ; dds_step_count[2] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.903      ;
; 0.753 ; dds_step_count[1] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.905      ;
; 0.776 ; dds_step_count[0] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.928      ;
; 0.786 ; dds_step_count[2] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.938      ;
; 0.788 ; dds_step_count[1] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.940      ;
; 0.811 ; dds_step_count[0] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.963      ;
; 0.823 ; dds_step_count[1] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.975      ;
+-------+-------------------+-------------------+---------------------------+---------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'dds_ram_wrclock'                                                                                                                                                                                                                  ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                   ; Launch Clock ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+
; 0.362 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg7  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.489      ; 0.489      ;
; 0.370 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg8  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.489      ; 0.497      ;
; 0.440 ; dds_ram_data_in[15]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~portb_datain_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.497      ; 0.575      ;
; 0.444 ; dds_ram_data_in[7]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.485      ; 0.567      ;
; 0.447 ; dds_ram_data_in[4]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.488      ; 0.573      ;
; 0.454 ; dds_ram_data_in[1]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.486      ; 0.578      ;
; 0.463 ; dds_ram_data_in[10]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_datain_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.472      ; 0.573      ;
; 0.496 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~portb_address_reg8   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.509      ; 0.643      ;
; 0.498 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~portb_address_reg8   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.503      ; 0.639      ;
; 0.505 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~portb_address_reg4   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.494      ; 0.637      ;
; 0.510 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~portb_address_reg8   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.521      ; 0.669      ;
; 0.512 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~portb_address_reg2   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.494      ; 0.644      ;
; 0.513 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a13~portb_address_reg8  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.493      ; 0.644      ;
; 0.513 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg11  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.498      ; 0.649      ;
; 0.519 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~portb_address_reg9   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.494      ; 0.651      ;
; 0.520 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~portb_address_reg8   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.510      ; 0.668      ;
; 0.520 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~portb_address_reg8  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.505      ; 0.663      ;
; 0.521 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~portb_address_reg10  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.494      ; 0.653      ;
; 0.521 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~portb_address_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.494      ; 0.653      ;
; 0.523 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~portb_address_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.494      ; 0.655      ;
; 0.526 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg8  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.513      ; 0.677      ;
; 0.528 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~portb_address_reg9   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.500      ; 0.666      ;
; 0.537 ; dds_ram_data_in[6]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.500      ; 0.675      ;
; 0.538 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg6  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.480      ; 0.656      ;
; 0.539 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a13~portb_address_reg7  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.493      ; 0.670      ;
; 0.543 ; dds_ram_data_in[5]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.500      ; 0.681      ;
; 0.544 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~portb_address_reg11  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.488      ; 0.670      ;
; 0.552 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~portb_address_reg7   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.510      ; 0.700      ;
; 0.553 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg7  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.513      ; 0.704      ;
; 0.565 ; dds_ram_data_in[3]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.492      ; 0.695      ;
; 0.568 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~portb_address_reg9  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.508      ; 0.714      ;
; 0.575 ; dds_ram_data_in[0]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.496      ; 0.709      ;
; 0.583 ; dds_ram_data_in[13]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a13~portb_datain_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.491      ; 0.712      ;
; 0.584 ; dds_ram_data_in[8]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.508      ; 0.730      ;
; 0.588 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~portb_we_reg         ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.494      ; 0.720      ;
; 0.589 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~portb_address_reg4   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.502      ; 0.729      ;
; 0.595 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~portb_address_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.502      ; 0.735      ;
; 0.597 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~portb_address_reg10  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.502      ; 0.737      ;
; 0.598 ; dds_ram_data_in[14]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~portb_datain_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.488      ; 0.724      ;
; 0.600 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~portb_address_reg6   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.488      ; 0.726      ;
; 0.613 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~portb_address_reg5   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.500      ; 0.751      ;
; 0.614 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg11 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.510      ; 0.762      ;
; 0.618 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg3   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.513      ; 0.769      ;
; 0.620 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~portb_address_reg2   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.502      ; 0.760      ;
; 0.623 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~portb_address_reg5   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.494      ; 0.755      ;
; 0.624 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~portb_address_reg3  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.505      ; 0.767      ;
; 0.625 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~portb_address_reg8   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.524      ; 0.787      ;
; 0.626 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a13~portb_address_reg3  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.493      ; 0.757      ;
; 0.626 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg5   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.504      ; 0.768      ;
; 0.627 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg8  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.525      ; 0.790      ;
; 0.629 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~portb_address_reg6   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.500      ; 0.767      ;
; 0.631 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~portb_address_reg5   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.515      ; 0.784      ;
; 0.632 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~portb_address_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.500      ; 0.770      ;
; 0.635 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~portb_address_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.512      ; 0.785      ;
; 0.637 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~portb_address_reg5   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.512      ; 0.787      ;
; 0.642 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~portb_address_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.515      ; 0.795      ;
; 0.643 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~portb_address_reg10  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.515      ; 0.796      ;
; 0.643 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~portb_address_reg11  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.494      ; 0.775      ;
; 0.643 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg10  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.504      ; 0.785      ;
; 0.646 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~portb_address_reg9   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.512      ; 0.796      ;
; 0.646 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~portb_address_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.515      ; 0.799      ;
; 0.646 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~portb_address_reg6   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.494      ; 0.778      ;
; 0.649 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.504      ; 0.791      ;
; 0.650 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~portb_address_reg6   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.512      ; 0.800      ;
; 0.650 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~portb_address_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.500      ; 0.788      ;
; 0.651 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.504      ; 0.793      ;
; 0.653 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg6   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.504      ; 0.795      ;
; 0.654 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~portb_address_reg9   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.515      ; 0.807      ;
; 0.654 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg9  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.516      ; 0.808      ;
; 0.655 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg5  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.480      ; 0.773      ;
; 0.656 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~portb_address_reg6   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.515      ; 0.809      ;
; 0.657 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg11 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.498      ; 0.793      ;
; 0.658 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~portb_address_reg11  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.506      ; 0.802      ;
; 0.660 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~portb_address_reg11  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.509      ; 0.807      ;
; 0.664 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~portb_address_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.512      ; 0.814      ;
; 0.664 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg4  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.480      ; 0.782      ;
; 0.665 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~portb_address_reg2  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.496      ; 0.799      ;
; 0.666 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~portb_address_reg4   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.515      ; 0.819      ;
; 0.669 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.480      ; 0.787      ;
; 0.669 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~portb_address_reg5  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.496      ; 0.803      ;
; 0.669 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a13~portb_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.484      ; 0.791      ;
; 0.670 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~portb_address_reg10  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.500      ; 0.808      ;
; 0.670 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg11 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.474      ; 0.782      ;
; 0.670 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg9  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.480      ; 0.788      ;
; 0.670 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a13~portb_address_reg5  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.484      ; 0.792      ;
; 0.671 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~portb_address_reg5   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.501      ; 0.810      ;
; 0.673 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~portb_address_reg6  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.496      ; 0.807      ;
; 0.675 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~portb_address_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.501      ; 0.814      ;
; 0.677 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~portb_we_reg         ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.502      ; 0.817      ;
; 0.679 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg1  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.480      ; 0.797      ;
; 0.680 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~portb_address_reg7  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.505      ; 0.823      ;
; 0.680 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~portb_address_reg4  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.496      ; 0.814      ;
; 0.680 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a13~portb_address_reg4  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.484      ; 0.802      ;
; 0.682 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~portb_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.496      ; 0.816      ;
; 0.684 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~portb_address_reg9   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.501      ; 0.823      ;
; 0.685 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~portb_address_reg5   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.502      ; 0.825      ;
; 0.687 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~portb_address_reg4   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.501      ; 0.826      ;
; 0.689 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~portb_address_reg10  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.512      ; 0.839      ;
; 0.689 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~portb_address_reg11  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.495      ; 0.822      ;
; 0.689 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~portb_address_reg9  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.496      ; 0.823      ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'dds_ram_wrclock'                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+-----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock           ; Clock Edge ; Target                                                                                                                                    ;
+--------+--------------+----------------+------------------+-----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_we_reg         ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_we_reg         ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg2  ;
+--------+--------------+----------------+------------------+-----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'bus_in_step_to_next_value'                                                                            ;
+--------+--------------+----------------+------------------+---------------------------+------------+-----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                     ; Clock Edge ; Target                            ;
+--------+--------------+----------------+------------------+---------------------------+------------+-----------------------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; bus_in_step_to_next_value ; Rise       ; bus_in_step_to_next_value         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[0]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[0]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[1]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[1]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[2]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[2]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[3]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[3]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[4]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[4]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[5]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[5]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[6]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[6]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[7]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[7]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[8]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[8]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[9]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[9]                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; bus_in_step_to_next_value|combout ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; bus_in_step_to_next_value|combout ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[3]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[3]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[4]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[4]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[5]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[5]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[6]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[6]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[7]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[7]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[8]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[8]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[9]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[9]|clk             ;
+--------+--------------+----------------+------------------+---------------------------+------------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_system'                                                                ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; LED_CLK~reg0          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; LED_CLK~reg0          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; LED_LE~reg0           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; LED_LE~reg0           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; LED_SDI[0]~reg0       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; LED_SDI[0]~reg0       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; count_serial[0]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; count_serial[0]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; count_serial[1]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; count_serial[1]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; count_serial[2]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; count_serial[2]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; count_serial[3]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; count_serial[3]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; count_serial[4]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; count_serial[4]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[0]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[0]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[10]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[10]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[11]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[11]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[12]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[12]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[13]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[13]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[14]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[14]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[15]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[15]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[1]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[1]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[2]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[2]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[3]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[3]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[4]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[4]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[5]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[5]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[6]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[6]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[7]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[7]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[8]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[8]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[9]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[9]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_wraddress[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_wraddress[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_wraddress[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_wraddress[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_wraddress[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_wraddress[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_wraddress[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_wraddress[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_wraddress[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_wraddress[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_wraddress[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_wraddress[9]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wrclock       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_wrclock       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wren          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_wren          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; fifo_dds_rd_clk       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; fifo_dds_rd_clk       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; fifo_dds_rd_en        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; fifo_dds_rd_en        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; ram_process_count[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; ram_process_count[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; ram_process_count[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; ram_process_count[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; ram_process_count[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; ram_process_count[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; ram_process_count[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; ram_process_count[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; write_ram_address[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; write_ram_address[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; write_ram_address[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; write_ram_address[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; write_ram_address[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; write_ram_address[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; write_ram_address[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; write_ram_address[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; write_ram_address[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; write_ram_address[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; write_ram_address[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; write_ram_address[3]  ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'PLL|altpll_component|pll|clk[0]'                                                                ;
+-------+--------------+----------------+------------------+---------------------------------+------------+------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                 ;
+-------+--------------+----------------+------------------+---------------------------------+------------+------------------------+
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; aux_amplitude_var[0]   ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; aux_amplitude_var[0]   ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; dac_wr_pin~reg0        ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; dac_wr_pin~reg0        ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[0]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[0]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[10] ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[10] ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[11] ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[11] ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[12] ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[12] ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[13] ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[13] ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[1]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[1]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[2]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[2]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[3]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[3]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[4]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[4]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[5]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[5]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[6]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[6]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[7]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[7]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[8]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[8]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[9]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[9]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[0]          ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[0]          ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[1]          ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[1]          ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[2]          ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[2]          ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[0]      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[0]      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[10]     ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[10]     ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[11]     ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[11]     ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[12]     ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[12]     ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[13]     ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[13]     ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[14]     ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[14]     ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[15]     ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[15]     ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[1]      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[1]      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[2]      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[2]      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[3]      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[3]      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[4]      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[4]      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[5]      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[5]      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[6]      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[6]      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[7]      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[7]      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[8]      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[8]      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[9]      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[9]      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[0]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[0]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[10]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[10]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[11]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[11]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[12]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[12]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[13]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[13]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[14]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[14]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[1]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[1]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[2]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[2]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[3]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[3]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[4]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[4]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[5]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[5]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[6]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[6]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[7]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[7]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[8]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[8]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[9]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[9]~reg0  ;
+-------+--------------+----------------+------------------+---------------------------------+------------+------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_25'                                                                                                                                                          ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                          ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------------------------------------------------------------+
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[0]  ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[0]  ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[10] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[10] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[11] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[11] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[12] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[12] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[13] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[13] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[14] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[14] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[15] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[15] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[18] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[18] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[19] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[19] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[1]  ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[1]  ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[20] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[20] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[21] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[21] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[22] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[22] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[23] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[23] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[24] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[24] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[25] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[25] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[26] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[26] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[27] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[27] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[28] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[28] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[29] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[29] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[2]  ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[2]  ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[30] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[30] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[31] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[31] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[32] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[32] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[33] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[33] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[34] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[34] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[35] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[35] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[36] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[36] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[37] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[37] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[38] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[38] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[39] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[39] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[3]  ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[3]  ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[40] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[40] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[41] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[41] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[42] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[42] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[43] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[43] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[44] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[44] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[45] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[45] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[46] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[46] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[47] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[47] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[48] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[48] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[49] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[49] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[4]  ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[4]  ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[50] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[50] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[51] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[51] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[52] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[52] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[53] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[53] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[54] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[54] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[55] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[55] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[56] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[56] ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Setup Times                                                                       ;
+-----------------------+------------+-------+-------+------------+-----------------+
; Data Port             ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------------+------------+-------+-------+------------+-----------------+
; bus_in_reset_dds_chip ; clk_25     ; 3.645 ; 3.645 ; Fall       ; clk_25          ;
; bus_in_address[*]     ; clk_system ; 3.896 ; 3.896 ; Rise       ; clk_system      ;
;  bus_in_address[0]    ; clk_system ; 3.896 ; 3.896 ; Rise       ; clk_system      ;
;  bus_in_address[1]    ; clk_system ; 3.784 ; 3.784 ; Rise       ; clk_system      ;
;  bus_in_address[2]    ; clk_system ; 3.566 ; 3.566 ; Rise       ; clk_system      ;
; bus_in_data[*]        ; clk_system ; 2.759 ; 2.759 ; Rise       ; clk_system      ;
;  bus_in_data[0]       ; clk_system ; 2.628 ; 2.628 ; Rise       ; clk_system      ;
;  bus_in_data[1]       ; clk_system ; 2.712 ; 2.712 ; Rise       ; clk_system      ;
;  bus_in_data[2]       ; clk_system ; 2.759 ; 2.759 ; Rise       ; clk_system      ;
;  bus_in_data[3]       ; clk_system ; 2.678 ; 2.678 ; Rise       ; clk_system      ;
;  bus_in_data[4]       ; clk_system ; 2.648 ; 2.648 ; Rise       ; clk_system      ;
;  bus_in_data[5]       ; clk_system ; 2.728 ; 2.728 ; Rise       ; clk_system      ;
;  bus_in_data[6]       ; clk_system ; 2.530 ; 2.530 ; Rise       ; clk_system      ;
;  bus_in_data[7]       ; clk_system ; 2.467 ; 2.467 ; Rise       ; clk_system      ;
;  bus_in_data[8]       ; clk_system ; 2.577 ; 2.577 ; Rise       ; clk_system      ;
;  bus_in_data[9]       ; clk_system ; 2.667 ; 2.667 ; Rise       ; clk_system      ;
;  bus_in_data[10]      ; clk_system ; 2.434 ; 2.434 ; Rise       ; clk_system      ;
;  bus_in_data[11]      ; clk_system ; 2.555 ; 2.555 ; Rise       ; clk_system      ;
;  bus_in_data[12]      ; clk_system ; 2.251 ; 2.251 ; Rise       ; clk_system      ;
;  bus_in_data[13]      ; clk_system ; 2.565 ; 2.565 ; Rise       ; clk_system      ;
;  bus_in_data[14]      ; clk_system ; 2.450 ; 2.450 ; Rise       ; clk_system      ;
;  bus_in_data[15]      ; clk_system ; 2.693 ; 2.693 ; Rise       ; clk_system      ;
; bus_in_fifo_empty     ; clk_system ; 3.604 ; 3.604 ; Rise       ; clk_system      ;
; bus_in_ram_reset      ; clk_system ; 3.749 ; 3.749 ; Rise       ; clk_system      ;
; dip_in[*]             ; clk_system ; 3.735 ; 3.735 ; Rise       ; clk_system      ;
;  dip_in[0]            ; clk_system ; 3.735 ; 3.735 ; Rise       ; clk_system      ;
;  dip_in[1]            ; clk_system ; 3.677 ; 3.677 ; Rise       ; clk_system      ;
;  dip_in[2]            ; clk_system ; 3.311 ; 3.311 ; Rise       ; clk_system      ;
+-----------------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------------+
; Hold Times                                                                          ;
+-----------------------+------------+--------+--------+------------+-----------------+
; Data Port             ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------------+------------+--------+--------+------------+-----------------+
; bus_in_reset_dds_chip ; clk_25     ; -2.405 ; -2.405 ; Fall       ; clk_25          ;
; bus_in_address[*]     ; clk_system ; -3.154 ; -3.154 ; Rise       ; clk_system      ;
;  bus_in_address[0]    ; clk_system ; -3.390 ; -3.390 ; Rise       ; clk_system      ;
;  bus_in_address[1]    ; clk_system ; -3.154 ; -3.154 ; Rise       ; clk_system      ;
;  bus_in_address[2]    ; clk_system ; -3.320 ; -3.320 ; Rise       ; clk_system      ;
; bus_in_data[*]        ; clk_system ; -2.131 ; -2.131 ; Rise       ; clk_system      ;
;  bus_in_data[0]       ; clk_system ; -2.508 ; -2.508 ; Rise       ; clk_system      ;
;  bus_in_data[1]       ; clk_system ; -2.592 ; -2.592 ; Rise       ; clk_system      ;
;  bus_in_data[2]       ; clk_system ; -2.639 ; -2.639 ; Rise       ; clk_system      ;
;  bus_in_data[3]       ; clk_system ; -2.558 ; -2.558 ; Rise       ; clk_system      ;
;  bus_in_data[4]       ; clk_system ; -2.528 ; -2.528 ; Rise       ; clk_system      ;
;  bus_in_data[5]       ; clk_system ; -2.608 ; -2.608 ; Rise       ; clk_system      ;
;  bus_in_data[6]       ; clk_system ; -2.410 ; -2.410 ; Rise       ; clk_system      ;
;  bus_in_data[7]       ; clk_system ; -2.347 ; -2.347 ; Rise       ; clk_system      ;
;  bus_in_data[8]       ; clk_system ; -2.457 ; -2.457 ; Rise       ; clk_system      ;
;  bus_in_data[9]       ; clk_system ; -2.547 ; -2.547 ; Rise       ; clk_system      ;
;  bus_in_data[10]      ; clk_system ; -2.314 ; -2.314 ; Rise       ; clk_system      ;
;  bus_in_data[11]      ; clk_system ; -2.435 ; -2.435 ; Rise       ; clk_system      ;
;  bus_in_data[12]      ; clk_system ; -2.131 ; -2.131 ; Rise       ; clk_system      ;
;  bus_in_data[13]      ; clk_system ; -2.445 ; -2.445 ; Rise       ; clk_system      ;
;  bus_in_data[14]      ; clk_system ; -2.330 ; -2.330 ; Rise       ; clk_system      ;
;  bus_in_data[15]      ; clk_system ; -2.573 ; -2.573 ; Rise       ; clk_system      ;
; bus_in_fifo_empty     ; clk_system ; -2.727 ; -2.727 ; Rise       ; clk_system      ;
; bus_in_ram_reset      ; clk_system ; -2.708 ; -2.708 ; Rise       ; clk_system      ;
; dip_in[*]             ; clk_system ; -3.065 ; -3.065 ; Rise       ; clk_system      ;
;  dip_in[0]            ; clk_system ; -3.489 ; -3.489 ; Rise       ; clk_system      ;
;  dip_in[1]            ; clk_system ; -3.431 ; -3.431 ; Rise       ; clk_system      ;
;  dip_in[2]            ; clk_system ; -3.065 ; -3.065 ; Rise       ; clk_system      ;
+-----------------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+--------------------+------------+-------+-------+------------+---------------------------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                 ;
+--------------------+------------+-------+-------+------------+---------------------------------+
; dac_wr_pin         ; clk_25     ; 2.268 ; 2.268 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; parallel_data[*]   ; clk_25     ; 2.390 ; 2.390 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[0]  ; clk_25     ; 2.284 ; 2.284 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[1]  ; clk_25     ; 2.130 ; 2.130 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[2]  ; clk_25     ; 2.009 ; 2.009 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[3]  ; clk_25     ; 2.246 ; 2.246 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[4]  ; clk_25     ; 2.042 ; 2.042 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[5]  ; clk_25     ; 2.241 ; 2.241 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[6]  ; clk_25     ; 2.011 ; 2.011 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[7]  ; clk_25     ; 2.026 ; 2.026 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[8]  ; clk_25     ; 2.102 ; 2.102 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[9]  ; clk_25     ; 2.126 ; 2.126 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[10] ; clk_25     ; 2.129 ; 2.129 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[11] ; clk_25     ; 2.239 ; 2.239 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[12] ; clk_25     ; 2.245 ; 2.245 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[13] ; clk_25     ; 2.282 ; 2.282 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[14] ; clk_25     ; 2.390 ; 2.390 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[15] ; clk_25     ; 2.380 ; 2.380 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; txen_pin           ; clk_25     ; 2.070 ; 2.070 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; dds_reset_pin      ; clk_25     ; 3.955 ; 3.955 ; Fall       ; clk_25                          ;
; ioreset_pin        ; clk_25     ; 4.075 ; 4.075 ; Fall       ; clk_25                          ;
; ioup_pin           ; clk_25     ; 3.745 ; 3.745 ; Fall       ; clk_25                          ;
; sclk_pin           ; clk_25     ; 3.432 ; 3.432 ; Fall       ; clk_25                          ;
; sdio_pin           ; clk_25     ; 3.591 ; 3.591 ; Fall       ; clk_25                          ;
; LED_CLK            ; clk_system ; 3.595 ; 3.595 ; Rise       ; clk_system                      ;
; LED_LE             ; clk_system ; 3.601 ; 3.601 ; Rise       ; clk_system                      ;
; LED_SDI[*]         ; clk_system ; 3.597 ; 3.597 ; Rise       ; clk_system                      ;
;  LED_SDI[0]        ; clk_system ; 3.597 ; 3.597 ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_clk ; clk_system ; 3.492 ; 3.492 ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_en  ; clk_system ; 3.324 ; 3.324 ; Rise       ; clk_system                      ;
+--------------------+------------+-------+-------+------------+---------------------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+--------------------+------------+-------+-------+------------+---------------------------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                 ;
+--------------------+------------+-------+-------+------------+---------------------------------+
; dac_wr_pin         ; clk_25     ; 2.268 ; 2.268 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; parallel_data[*]   ; clk_25     ; 2.009 ; 2.009 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[0]  ; clk_25     ; 2.284 ; 2.284 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[1]  ; clk_25     ; 2.130 ; 2.130 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[2]  ; clk_25     ; 2.009 ; 2.009 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[3]  ; clk_25     ; 2.246 ; 2.246 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[4]  ; clk_25     ; 2.042 ; 2.042 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[5]  ; clk_25     ; 2.241 ; 2.241 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[6]  ; clk_25     ; 2.011 ; 2.011 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[7]  ; clk_25     ; 2.026 ; 2.026 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[8]  ; clk_25     ; 2.102 ; 2.102 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[9]  ; clk_25     ; 2.126 ; 2.126 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[10] ; clk_25     ; 2.129 ; 2.129 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[11] ; clk_25     ; 2.239 ; 2.239 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[12] ; clk_25     ; 2.245 ; 2.245 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[13] ; clk_25     ; 2.282 ; 2.282 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[14] ; clk_25     ; 2.390 ; 2.390 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[15] ; clk_25     ; 2.380 ; 2.380 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; txen_pin           ; clk_25     ; 2.070 ; 2.070 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; dds_reset_pin      ; clk_25     ; 3.955 ; 3.955 ; Fall       ; clk_25                          ;
; ioreset_pin        ; clk_25     ; 4.075 ; 4.075 ; Fall       ; clk_25                          ;
; ioup_pin           ; clk_25     ; 3.745 ; 3.745 ; Fall       ; clk_25                          ;
; sclk_pin           ; clk_25     ; 3.432 ; 3.432 ; Fall       ; clk_25                          ;
; sdio_pin           ; clk_25     ; 3.591 ; 3.591 ; Fall       ; clk_25                          ;
; LED_CLK            ; clk_system ; 3.595 ; 3.595 ; Rise       ; clk_system                      ;
; LED_LE             ; clk_system ; 3.601 ; 3.601 ; Rise       ; clk_system                      ;
; LED_SDI[*]         ; clk_system ; 3.597 ; 3.597 ; Rise       ; clk_system                      ;
;  LED_SDI[0]        ; clk_system ; 3.597 ; 3.597 ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_clk ; clk_system ; 3.492 ; 3.492 ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_en  ; clk_system ; 3.324 ; 3.324 ; Rise       ; clk_system                      ;
+--------------------+------------+-------+-------+------------+---------------------------------+


+---------------------------------------------------------------------------+
; Propagation Delay                                                         ;
+-------------------+-----------------------+-------+-------+-------+-------+
; Input Port        ; Output Port           ; RR    ; RF    ; FR    ; FF    ;
+-------------------+-----------------------+-------+-------+-------+-------+
; bus_in_address[0] ; bus_in_fifo_rd_clk    ; 6.592 ; 6.592 ; 6.592 ; 6.592 ;
; bus_in_address[0] ; bus_in_fifo_rd_en     ; 6.440 ; 6.440 ; 6.440 ; 6.440 ;
; bus_in_address[0] ; bus_transmitter_en[0] ; 6.501 ; 6.501 ; 6.501 ; 6.501 ;
; bus_in_address[0] ; bus_transmitter_en[1] ; 6.267 ; 6.267 ; 6.267 ; 6.267 ;
; bus_in_address[1] ; bus_in_fifo_rd_clk    ; 6.480 ; 6.480 ; 6.480 ; 6.480 ;
; bus_in_address[1] ; bus_in_fifo_rd_en     ; 6.328 ; 6.328 ; 6.328 ; 6.328 ;
; bus_in_address[1] ; bus_transmitter_en[0] ; 6.389 ; 6.389 ; 6.389 ; 6.389 ;
; bus_in_address[1] ; bus_transmitter_en[1] ; 6.155 ; 6.155 ; 6.155 ; 6.155 ;
; bus_in_address[2] ; bus_in_fifo_rd_clk    ; 6.253 ; 6.253 ; 6.253 ; 6.253 ;
; bus_in_address[2] ; bus_in_fifo_rd_en     ; 6.101 ; 6.101 ; 6.101 ; 6.101 ;
; bus_in_address[2] ; bus_transmitter_en[0] ; 6.162 ; 6.162 ; 6.162 ; 6.162 ;
; bus_in_address[2] ; bus_transmitter_en[1] ; 5.928 ; 5.928 ; 5.928 ; 5.928 ;
; dip_in[0]         ; bus_in_fifo_rd_clk    ; 6.431 ; 6.431 ; 6.431 ; 6.431 ;
; dip_in[0]         ; bus_in_fifo_rd_en     ; 6.279 ; 6.279 ; 6.279 ; 6.279 ;
; dip_in[0]         ; bus_transmitter_en[0] ; 6.340 ; 6.340 ; 6.340 ; 6.340 ;
; dip_in[0]         ; bus_transmitter_en[1] ; 6.106 ; 6.106 ; 6.106 ; 6.106 ;
; dip_in[1]         ; bus_in_fifo_rd_clk    ; 6.373 ; 6.373 ; 6.373 ; 6.373 ;
; dip_in[1]         ; bus_in_fifo_rd_en     ; 6.221 ; 6.221 ; 6.221 ; 6.221 ;
; dip_in[1]         ; bus_transmitter_en[0] ; 6.282 ; 6.282 ; 6.282 ; 6.282 ;
; dip_in[1]         ; bus_transmitter_en[1] ; 6.048 ; 6.048 ; 6.048 ; 6.048 ;
; dip_in[2]         ; bus_in_fifo_rd_clk    ; 6.000 ; 6.000 ; 6.000 ; 6.000 ;
; dip_in[2]         ; bus_in_fifo_rd_en     ; 5.848 ; 5.848 ; 5.848 ; 5.848 ;
; dip_in[2]         ; bus_transmitter_en[0] ; 5.909 ; 5.909 ; 5.909 ; 5.909 ;
; dip_in[2]         ; bus_transmitter_en[1] ; 5.675 ; 5.675 ; 5.675 ; 5.675 ;
+-------------------+-----------------------+-------+-------+-------+-------+


+---------------------------------------------------------------------------+
; Minimum Propagation Delay                                                 ;
+-------------------+-----------------------+-------+-------+-------+-------+
; Input Port        ; Output Port           ; RR    ; RF    ; FR    ; FF    ;
+-------------------+-----------------------+-------+-------+-------+-------+
; bus_in_address[0] ; bus_in_fifo_rd_clk    ; 6.592 ; 6.592 ; 6.592 ; 6.592 ;
; bus_in_address[0] ; bus_in_fifo_rd_en     ; 6.440 ; 6.440 ; 6.440 ; 6.440 ;
; bus_in_address[0] ; bus_transmitter_en[0] ; 6.501 ; 6.501 ; 6.501 ; 6.501 ;
; bus_in_address[0] ; bus_transmitter_en[1] ; 6.267 ; 6.267 ; 6.267 ; 6.267 ;
; bus_in_address[1] ; bus_in_fifo_rd_clk    ; 6.480 ; 6.480 ; 6.480 ; 6.480 ;
; bus_in_address[1] ; bus_in_fifo_rd_en     ; 6.328 ; 6.328 ; 6.328 ; 6.328 ;
; bus_in_address[1] ; bus_transmitter_en[0] ; 6.389 ; 6.389 ; 6.389 ; 6.389 ;
; bus_in_address[1] ; bus_transmitter_en[1] ; 6.155 ; 6.155 ; 6.155 ; 6.155 ;
; bus_in_address[2] ; bus_in_fifo_rd_clk    ; 6.253 ; 6.253 ; 6.253 ; 6.253 ;
; bus_in_address[2] ; bus_in_fifo_rd_en     ; 6.101 ; 6.101 ; 6.101 ; 6.101 ;
; bus_in_address[2] ; bus_transmitter_en[0] ; 6.162 ; 6.162 ; 6.162 ; 6.162 ;
; bus_in_address[2] ; bus_transmitter_en[1] ; 5.928 ; 5.928 ; 5.928 ; 5.928 ;
; dip_in[0]         ; bus_in_fifo_rd_clk    ; 6.431 ; 6.431 ; 6.431 ; 6.431 ;
; dip_in[0]         ; bus_in_fifo_rd_en     ; 6.279 ; 6.279 ; 6.279 ; 6.279 ;
; dip_in[0]         ; bus_transmitter_en[0] ; 6.340 ; 6.340 ; 6.340 ; 6.340 ;
; dip_in[0]         ; bus_transmitter_en[1] ; 6.106 ; 6.106 ; 6.106 ; 6.106 ;
; dip_in[1]         ; bus_in_fifo_rd_clk    ; 6.373 ; 6.373 ; 6.373 ; 6.373 ;
; dip_in[1]         ; bus_in_fifo_rd_en     ; 6.221 ; 6.221 ; 6.221 ; 6.221 ;
; dip_in[1]         ; bus_transmitter_en[0] ; 6.282 ; 6.282 ; 6.282 ; 6.282 ;
; dip_in[1]         ; bus_transmitter_en[1] ; 6.048 ; 6.048 ; 6.048 ; 6.048 ;
; dip_in[2]         ; bus_in_fifo_rd_clk    ; 6.000 ; 6.000 ; 6.000 ; 6.000 ;
; dip_in[2]         ; bus_in_fifo_rd_en     ; 5.848 ; 5.848 ; 5.848 ; 5.848 ;
; dip_in[2]         ; bus_transmitter_en[0] ; 5.909 ; 5.909 ; 5.909 ; 5.909 ;
; dip_in[2]         ; bus_transmitter_en[1] ; 5.675 ; 5.675 ; 5.675 ; 5.675 ;
+-------------------+-----------------------+-------+-------+-------+-------+


+-------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                             ;
+----------------------------------+----------+--------+----------+---------+---------------------+
; Clock                            ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack                 ; -2.638   ; -2.209 ; N/A      ; N/A     ; -1.880              ;
;  PLL|altpll_component|pll|clk[0] ; -2.621   ; 0.215  ; N/A      ; N/A     ; 4.000               ;
;  bus_in_step_to_next_value       ; -1.054   ; 0.215  ; N/A      ; N/A     ; -1.222              ;
;  clk_25                          ; -2.059   ; -2.209 ; N/A      ; N/A     ; 17.620              ;
;  clk_system                      ; -2.638   ; -1.682 ; N/A      ; N/A     ; -0.500              ;
;  dds_ram_wrclock                 ; -1.915   ; 0.244  ; N/A      ; N/A     ; -1.880              ;
; Design-wide TNS                  ; -482.44  ; -3.891 ; 0.0      ; 0.0     ; -969.622            ;
;  PLL|altpll_component|pll|clk[0] ; -79.718  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  bus_in_step_to_next_value       ; -6.350   ; 0.000  ; N/A      ; N/A     ; -11.222             ;
;  clk_25                          ; -245.003 ; -2.209 ; N/A      ; N/A     ; 0.000               ;
;  clk_system                      ; -64.441  ; -1.682 ; N/A      ; N/A     ; -56.000             ;
;  dds_ram_wrclock                 ; -86.928  ; 0.000  ; N/A      ; N/A     ; -902.400            ;
+----------------------------------+----------+--------+----------+---------+---------------------+


+-----------------------------------------------------------------------------------+
; Setup Times                                                                       ;
+-----------------------+------------+-------+-------+------------+-----------------+
; Data Port             ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------------+------------+-------+-------+------------+-----------------+
; bus_in_reset_dds_chip ; clk_25     ; 7.210 ; 7.210 ; Fall       ; clk_25          ;
; bus_in_address[*]     ; clk_system ; 7.661 ; 7.661 ; Rise       ; clk_system      ;
;  bus_in_address[0]    ; clk_system ; 7.661 ; 7.661 ; Rise       ; clk_system      ;
;  bus_in_address[1]    ; clk_system ; 7.397 ; 7.397 ; Rise       ; clk_system      ;
;  bus_in_address[2]    ; clk_system ; 6.845 ; 6.845 ; Rise       ; clk_system      ;
; bus_in_data[*]        ; clk_system ; 4.950 ; 4.950 ; Rise       ; clk_system      ;
;  bus_in_data[0]       ; clk_system ; 4.619 ; 4.619 ; Rise       ; clk_system      ;
;  bus_in_data[1]       ; clk_system ; 4.875 ; 4.875 ; Rise       ; clk_system      ;
;  bus_in_data[2]       ; clk_system ; 4.950 ; 4.950 ; Rise       ; clk_system      ;
;  bus_in_data[3]       ; clk_system ; 4.838 ; 4.838 ; Rise       ; clk_system      ;
;  bus_in_data[4]       ; clk_system ; 4.792 ; 4.792 ; Rise       ; clk_system      ;
;  bus_in_data[5]       ; clk_system ; 4.917 ; 4.917 ; Rise       ; clk_system      ;
;  bus_in_data[6]       ; clk_system ; 4.577 ; 4.577 ; Rise       ; clk_system      ;
;  bus_in_data[7]       ; clk_system ; 4.487 ; 4.487 ; Rise       ; clk_system      ;
;  bus_in_data[8]       ; clk_system ; 4.641 ; 4.641 ; Rise       ; clk_system      ;
;  bus_in_data[9]       ; clk_system ; 4.781 ; 4.781 ; Rise       ; clk_system      ;
;  bus_in_data[10]      ; clk_system ; 4.365 ; 4.365 ; Rise       ; clk_system      ;
;  bus_in_data[11]      ; clk_system ; 4.625 ; 4.625 ; Rise       ; clk_system      ;
;  bus_in_data[12]      ; clk_system ; 4.018 ; 4.018 ; Rise       ; clk_system      ;
;  bus_in_data[13]      ; clk_system ; 4.630 ; 4.630 ; Rise       ; clk_system      ;
;  bus_in_data[14]      ; clk_system ; 4.358 ; 4.358 ; Rise       ; clk_system      ;
;  bus_in_data[15]      ; clk_system ; 4.863 ; 4.863 ; Rise       ; clk_system      ;
; bus_in_fifo_empty     ; clk_system ; 6.969 ; 6.969 ; Rise       ; clk_system      ;
; bus_in_ram_reset      ; clk_system ; 7.052 ; 7.052 ; Rise       ; clk_system      ;
; dip_in[*]             ; clk_system ; 7.294 ; 7.294 ; Rise       ; clk_system      ;
;  dip_in[0]            ; clk_system ; 7.294 ; 7.294 ; Rise       ; clk_system      ;
;  dip_in[1]            ; clk_system ; 7.160 ; 7.160 ; Rise       ; clk_system      ;
;  dip_in[2]            ; clk_system ; 6.308 ; 6.308 ; Rise       ; clk_system      ;
+-----------------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------------+
; Hold Times                                                                          ;
+-----------------------+------------+--------+--------+------------+-----------------+
; Data Port             ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------------+------------+--------+--------+------------+-----------------+
; bus_in_reset_dds_chip ; clk_25     ; -2.405 ; -2.405 ; Fall       ; clk_25          ;
; bus_in_address[*]     ; clk_system ; -3.154 ; -3.154 ; Rise       ; clk_system      ;
;  bus_in_address[0]    ; clk_system ; -3.390 ; -3.390 ; Rise       ; clk_system      ;
;  bus_in_address[1]    ; clk_system ; -3.154 ; -3.154 ; Rise       ; clk_system      ;
;  bus_in_address[2]    ; clk_system ; -3.320 ; -3.320 ; Rise       ; clk_system      ;
; bus_in_data[*]        ; clk_system ; -2.131 ; -2.131 ; Rise       ; clk_system      ;
;  bus_in_data[0]       ; clk_system ; -2.508 ; -2.508 ; Rise       ; clk_system      ;
;  bus_in_data[1]       ; clk_system ; -2.592 ; -2.592 ; Rise       ; clk_system      ;
;  bus_in_data[2]       ; clk_system ; -2.639 ; -2.639 ; Rise       ; clk_system      ;
;  bus_in_data[3]       ; clk_system ; -2.558 ; -2.558 ; Rise       ; clk_system      ;
;  bus_in_data[4]       ; clk_system ; -2.528 ; -2.528 ; Rise       ; clk_system      ;
;  bus_in_data[5]       ; clk_system ; -2.608 ; -2.608 ; Rise       ; clk_system      ;
;  bus_in_data[6]       ; clk_system ; -2.410 ; -2.410 ; Rise       ; clk_system      ;
;  bus_in_data[7]       ; clk_system ; -2.347 ; -2.347 ; Rise       ; clk_system      ;
;  bus_in_data[8]       ; clk_system ; -2.457 ; -2.457 ; Rise       ; clk_system      ;
;  bus_in_data[9]       ; clk_system ; -2.547 ; -2.547 ; Rise       ; clk_system      ;
;  bus_in_data[10]      ; clk_system ; -2.314 ; -2.314 ; Rise       ; clk_system      ;
;  bus_in_data[11]      ; clk_system ; -2.435 ; -2.435 ; Rise       ; clk_system      ;
;  bus_in_data[12]      ; clk_system ; -2.131 ; -2.131 ; Rise       ; clk_system      ;
;  bus_in_data[13]      ; clk_system ; -2.445 ; -2.445 ; Rise       ; clk_system      ;
;  bus_in_data[14]      ; clk_system ; -2.330 ; -2.330 ; Rise       ; clk_system      ;
;  bus_in_data[15]      ; clk_system ; -2.573 ; -2.573 ; Rise       ; clk_system      ;
; bus_in_fifo_empty     ; clk_system ; -2.727 ; -2.727 ; Rise       ; clk_system      ;
; bus_in_ram_reset      ; clk_system ; -2.708 ; -2.708 ; Rise       ; clk_system      ;
; dip_in[*]             ; clk_system ; -3.065 ; -3.065 ; Rise       ; clk_system      ;
;  dip_in[0]            ; clk_system ; -3.489 ; -3.489 ; Rise       ; clk_system      ;
;  dip_in[1]            ; clk_system ; -3.431 ; -3.431 ; Rise       ; clk_system      ;
;  dip_in[2]            ; clk_system ; -3.065 ; -3.065 ; Rise       ; clk_system      ;
+-----------------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+--------------------+------------+-------+-------+------------+---------------------------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                 ;
+--------------------+------------+-------+-------+------------+---------------------------------+
; dac_wr_pin         ; clk_25     ; 4.718 ; 4.718 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; parallel_data[*]   ; clk_25     ; 4.856 ; 4.856 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[0]  ; clk_25     ; 4.630 ; 4.630 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[1]  ; clk_25     ; 4.324 ; 4.324 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[2]  ; clk_25     ; 4.071 ; 4.071 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[3]  ; clk_25     ; 4.586 ; 4.586 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[4]  ; clk_25     ; 4.160 ; 4.160 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[5]  ; clk_25     ; 4.549 ; 4.549 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[6]  ; clk_25     ; 4.083 ; 4.083 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[7]  ; clk_25     ; 4.115 ; 4.115 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[8]  ; clk_25     ; 4.279 ; 4.279 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[9]  ; clk_25     ; 4.322 ; 4.322 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[10] ; clk_25     ; 4.327 ; 4.327 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[11] ; clk_25     ; 4.570 ; 4.570 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[12] ; clk_25     ; 4.574 ; 4.574 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[13] ; clk_25     ; 4.628 ; 4.628 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[14] ; clk_25     ; 4.856 ; 4.856 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[15] ; clk_25     ; 4.846 ; 4.846 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; txen_pin           ; clk_25     ; 4.181 ; 4.181 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; dds_reset_pin      ; clk_25     ; 7.229 ; 7.229 ; Fall       ; clk_25                          ;
; ioreset_pin        ; clk_25     ; 7.530 ; 7.530 ; Fall       ; clk_25                          ;
; ioup_pin           ; clk_25     ; 6.766 ; 6.766 ; Fall       ; clk_25                          ;
; sclk_pin           ; clk_25     ; 6.187 ; 6.187 ; Fall       ; clk_25                          ;
; sdio_pin           ; clk_25     ; 6.492 ; 6.492 ; Fall       ; clk_25                          ;
; LED_CLK            ; clk_system ; 6.677 ; 6.677 ; Rise       ; clk_system                      ;
; LED_LE             ; clk_system ; 6.633 ; 6.633 ; Rise       ; clk_system                      ;
; LED_SDI[*]         ; clk_system ; 6.678 ; 6.678 ; Rise       ; clk_system                      ;
;  LED_SDI[0]        ; clk_system ; 6.678 ; 6.678 ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_clk ; clk_system ; 6.442 ; 6.442 ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_en  ; clk_system ; 6.101 ; 6.101 ; Rise       ; clk_system                      ;
+--------------------+------------+-------+-------+------------+---------------------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+--------------------+------------+-------+-------+------------+---------------------------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                 ;
+--------------------+------------+-------+-------+------------+---------------------------------+
; dac_wr_pin         ; clk_25     ; 2.268 ; 2.268 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; parallel_data[*]   ; clk_25     ; 2.009 ; 2.009 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[0]  ; clk_25     ; 2.284 ; 2.284 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[1]  ; clk_25     ; 2.130 ; 2.130 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[2]  ; clk_25     ; 2.009 ; 2.009 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[3]  ; clk_25     ; 2.246 ; 2.246 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[4]  ; clk_25     ; 2.042 ; 2.042 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[5]  ; clk_25     ; 2.241 ; 2.241 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[6]  ; clk_25     ; 2.011 ; 2.011 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[7]  ; clk_25     ; 2.026 ; 2.026 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[8]  ; clk_25     ; 2.102 ; 2.102 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[9]  ; clk_25     ; 2.126 ; 2.126 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[10] ; clk_25     ; 2.129 ; 2.129 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[11] ; clk_25     ; 2.239 ; 2.239 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[12] ; clk_25     ; 2.245 ; 2.245 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[13] ; clk_25     ; 2.282 ; 2.282 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[14] ; clk_25     ; 2.390 ; 2.390 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[15] ; clk_25     ; 2.380 ; 2.380 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; txen_pin           ; clk_25     ; 2.070 ; 2.070 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; dds_reset_pin      ; clk_25     ; 3.955 ; 3.955 ; Fall       ; clk_25                          ;
; ioreset_pin        ; clk_25     ; 4.075 ; 4.075 ; Fall       ; clk_25                          ;
; ioup_pin           ; clk_25     ; 3.745 ; 3.745 ; Fall       ; clk_25                          ;
; sclk_pin           ; clk_25     ; 3.432 ; 3.432 ; Fall       ; clk_25                          ;
; sdio_pin           ; clk_25     ; 3.591 ; 3.591 ; Fall       ; clk_25                          ;
; LED_CLK            ; clk_system ; 3.595 ; 3.595 ; Rise       ; clk_system                      ;
; LED_LE             ; clk_system ; 3.601 ; 3.601 ; Rise       ; clk_system                      ;
; LED_SDI[*]         ; clk_system ; 3.597 ; 3.597 ; Rise       ; clk_system                      ;
;  LED_SDI[0]        ; clk_system ; 3.597 ; 3.597 ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_clk ; clk_system ; 3.492 ; 3.492 ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_en  ; clk_system ; 3.324 ; 3.324 ; Rise       ; clk_system                      ;
+--------------------+------------+-------+-------+------------+---------------------------------+


+-------------------------------------------------------------------------------+
; Progagation Delay                                                             ;
+-------------------+-----------------------+--------+--------+--------+--------+
; Input Port        ; Output Port           ; RR     ; RF     ; FR     ; FF     ;
+-------------------+-----------------------+--------+--------+--------+--------+
; bus_in_address[0] ; bus_in_fifo_rd_clk    ; 12.472 ; 12.472 ; 12.472 ; 12.472 ;
; bus_in_address[0] ; bus_in_fifo_rd_en     ; 12.153 ; 12.153 ; 12.153 ; 12.153 ;
; bus_in_address[0] ; bus_transmitter_en[0] ; 12.210 ; 12.210 ; 12.210 ; 12.210 ;
; bus_in_address[0] ; bus_transmitter_en[1] ; 11.706 ; 11.706 ; 11.706 ; 11.706 ;
; bus_in_address[1] ; bus_in_fifo_rd_clk    ; 12.208 ; 12.208 ; 12.208 ; 12.208 ;
; bus_in_address[1] ; bus_in_fifo_rd_en     ; 11.889 ; 11.889 ; 11.889 ; 11.889 ;
; bus_in_address[1] ; bus_transmitter_en[0] ; 11.946 ; 11.946 ; 11.946 ; 11.946 ;
; bus_in_address[1] ; bus_transmitter_en[1] ; 11.442 ; 11.442 ; 11.442 ; 11.442 ;
; bus_in_address[2] ; bus_in_fifo_rd_clk    ; 11.652 ; 11.652 ; 11.652 ; 11.652 ;
; bus_in_address[2] ; bus_in_fifo_rd_en     ; 11.333 ; 11.333 ; 11.333 ; 11.333 ;
; bus_in_address[2] ; bus_transmitter_en[0] ; 11.390 ; 11.390 ; 11.390 ; 11.390 ;
; bus_in_address[2] ; bus_transmitter_en[1] ; 10.886 ; 10.886 ; 10.886 ; 10.886 ;
; dip_in[0]         ; bus_in_fifo_rd_clk    ; 12.105 ; 12.105 ; 12.105 ; 12.105 ;
; dip_in[0]         ; bus_in_fifo_rd_en     ; 11.786 ; 11.786 ; 11.786 ; 11.786 ;
; dip_in[0]         ; bus_transmitter_en[0] ; 11.843 ; 11.843 ; 11.843 ; 11.843 ;
; dip_in[0]         ; bus_transmitter_en[1] ; 11.339 ; 11.339 ; 11.339 ; 11.339 ;
; dip_in[1]         ; bus_in_fifo_rd_clk    ; 11.971 ; 11.971 ; 11.971 ; 11.971 ;
; dip_in[1]         ; bus_in_fifo_rd_en     ; 11.652 ; 11.652 ; 11.652 ; 11.652 ;
; dip_in[1]         ; bus_transmitter_en[0] ; 11.709 ; 11.709 ; 11.709 ; 11.709 ;
; dip_in[1]         ; bus_transmitter_en[1] ; 11.205 ; 11.205 ; 11.205 ; 11.205 ;
; dip_in[2]         ; bus_in_fifo_rd_clk    ; 11.113 ; 11.113 ; 11.113 ; 11.113 ;
; dip_in[2]         ; bus_in_fifo_rd_en     ; 10.794 ; 10.794 ; 10.794 ; 10.794 ;
; dip_in[2]         ; bus_transmitter_en[0] ; 10.851 ; 10.851 ; 10.851 ; 10.851 ;
; dip_in[2]         ; bus_transmitter_en[1] ; 10.347 ; 10.347 ; 10.347 ; 10.347 ;
+-------------------+-----------------------+--------+--------+--------+--------+


+---------------------------------------------------------------------------+
; Minimum Progagation Delay                                                 ;
+-------------------+-----------------------+-------+-------+-------+-------+
; Input Port        ; Output Port           ; RR    ; RF    ; FR    ; FF    ;
+-------------------+-----------------------+-------+-------+-------+-------+
; bus_in_address[0] ; bus_in_fifo_rd_clk    ; 6.592 ; 6.592 ; 6.592 ; 6.592 ;
; bus_in_address[0] ; bus_in_fifo_rd_en     ; 6.440 ; 6.440 ; 6.440 ; 6.440 ;
; bus_in_address[0] ; bus_transmitter_en[0] ; 6.501 ; 6.501 ; 6.501 ; 6.501 ;
; bus_in_address[0] ; bus_transmitter_en[1] ; 6.267 ; 6.267 ; 6.267 ; 6.267 ;
; bus_in_address[1] ; bus_in_fifo_rd_clk    ; 6.480 ; 6.480 ; 6.480 ; 6.480 ;
; bus_in_address[1] ; bus_in_fifo_rd_en     ; 6.328 ; 6.328 ; 6.328 ; 6.328 ;
; bus_in_address[1] ; bus_transmitter_en[0] ; 6.389 ; 6.389 ; 6.389 ; 6.389 ;
; bus_in_address[1] ; bus_transmitter_en[1] ; 6.155 ; 6.155 ; 6.155 ; 6.155 ;
; bus_in_address[2] ; bus_in_fifo_rd_clk    ; 6.253 ; 6.253 ; 6.253 ; 6.253 ;
; bus_in_address[2] ; bus_in_fifo_rd_en     ; 6.101 ; 6.101 ; 6.101 ; 6.101 ;
; bus_in_address[2] ; bus_transmitter_en[0] ; 6.162 ; 6.162 ; 6.162 ; 6.162 ;
; bus_in_address[2] ; bus_transmitter_en[1] ; 5.928 ; 5.928 ; 5.928 ; 5.928 ;
; dip_in[0]         ; bus_in_fifo_rd_clk    ; 6.431 ; 6.431 ; 6.431 ; 6.431 ;
; dip_in[0]         ; bus_in_fifo_rd_en     ; 6.279 ; 6.279 ; 6.279 ; 6.279 ;
; dip_in[0]         ; bus_transmitter_en[0] ; 6.340 ; 6.340 ; 6.340 ; 6.340 ;
; dip_in[0]         ; bus_transmitter_en[1] ; 6.106 ; 6.106 ; 6.106 ; 6.106 ;
; dip_in[1]         ; bus_in_fifo_rd_clk    ; 6.373 ; 6.373 ; 6.373 ; 6.373 ;
; dip_in[1]         ; bus_in_fifo_rd_en     ; 6.221 ; 6.221 ; 6.221 ; 6.221 ;
; dip_in[1]         ; bus_transmitter_en[0] ; 6.282 ; 6.282 ; 6.282 ; 6.282 ;
; dip_in[1]         ; bus_transmitter_en[1] ; 6.048 ; 6.048 ; 6.048 ; 6.048 ;
; dip_in[2]         ; bus_in_fifo_rd_clk    ; 6.000 ; 6.000 ; 6.000 ; 6.000 ;
; dip_in[2]         ; bus_in_fifo_rd_en     ; 5.848 ; 5.848 ; 5.848 ; 5.848 ;
; dip_in[2]         ; bus_transmitter_en[0] ; 5.909 ; 5.909 ; 5.909 ; 5.909 ;
; dip_in[2]         ; bus_transmitter_en[1] ; 5.675 ; 5.675 ; 5.675 ; 5.675 ;
+-------------------+-----------------------+-------+-------+-------+-------+


+---------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                               ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; From Clock                      ; To Clock                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; bus_in_step_to_next_value       ; bus_in_step_to_next_value       ; 55       ; 0        ; 0        ; 0        ;
; bus_in_step_to_next_value       ; clk_25                          ; 160      ; 0        ; 0        ; 0        ;
; clk_25                          ; clk_25                          ; 691      ; 0        ; 1440     ; 3369     ;
; clk_system                      ; clk_25                          ; 1        ; 1        ; 0        ; 0        ;
; bus_in_step_to_next_value       ; clk_system                      ; 4        ; 0        ; 0        ; 0        ;
; clk_system                      ; clk_system                      ; 298      ; 0        ; 0        ; 0        ;
; dds_ram_wrclock                 ; clk_system                      ; 1        ; 1        ; 0        ; 0        ;
; clk_system                      ; dds_ram_wrclock                 ; 0        ; 0        ; 224      ; 0        ;
; dds_ram_wrclock                 ; dds_ram_wrclock                 ; 0        ; 0        ; 0        ; 16       ;
; clk_25                          ; PLL|altpll_component|pll|clk[0] ; 0        ; 0        ; 1064     ; 0        ;
; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0        ; 0        ; 0        ; 1193     ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; From Clock                      ; To Clock                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; bus_in_step_to_next_value       ; bus_in_step_to_next_value       ; 55       ; 0        ; 0        ; 0        ;
; bus_in_step_to_next_value       ; clk_25                          ; 160      ; 0        ; 0        ; 0        ;
; clk_25                          ; clk_25                          ; 691      ; 0        ; 1440     ; 3369     ;
; clk_system                      ; clk_25                          ; 1        ; 1        ; 0        ; 0        ;
; bus_in_step_to_next_value       ; clk_system                      ; 4        ; 0        ; 0        ; 0        ;
; clk_system                      ; clk_system                      ; 298      ; 0        ; 0        ; 0        ;
; dds_ram_wrclock                 ; clk_system                      ; 1        ; 1        ; 0        ; 0        ;
; clk_system                      ; dds_ram_wrclock                 ; 0        ; 0        ; 224      ; 0        ;
; dds_ram_wrclock                 ; dds_ram_wrclock                 ; 0        ; 0        ; 0        ; 16       ;
; clk_25                          ; PLL|altpll_component|pll|clk[0] ; 0        ; 0        ; 1064     ; 0        ;
; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0        ; 0        ; 0        ; 1193     ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 25    ; 25   ;
; Unconstrained Input Port Paths  ; 209   ; 209  ;
; Unconstrained Output Ports      ; 30    ; 30   ;
; Unconstrained Output Port Paths ; 52    ; 52   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri Mar 01 11:13:31 2013
Info: Command: quartus_sta DDS -c DDS
Info: qsta_default_script.tcl version: #2
Warning (20013): Ignored assignments for entity "dds_controller" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity dds_controller -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity dds_controller -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity dds_controller -section_id Top was ignored
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'DDS.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 40.000 -waveform {0.000 20.000} -name clk_25 clk_25
    Info (332110): create_generated_clock -source {PLL|altpll_component|pll|inclk[0]} -multiply_by 4 -duty_cycle 50.00 -name {PLL|altpll_component|pll|clk[0]} {PLL|altpll_component|pll|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name bus_in_step_to_next_value bus_in_step_to_next_value
    Info (332105): create_clock -period 1.000 -name dds_ram_wrclock dds_ram_wrclock
    Info (332105): create_clock -period 1.000 -name clk_system clk_system
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.638
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.638       -64.441 clk_system 
    Info (332119):    -2.621       -79.718 PLL|altpll_component|pll|clk[0] 
    Info (332119):    -2.059      -245.003 clk_25 
    Info (332119):    -1.915       -86.928 dds_ram_wrclock 
    Info (332119):    -1.054        -6.350 bus_in_step_to_next_value 
Info (332146): Worst-case hold slack is -2.209
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.209        -2.209 clk_25 
    Info (332119):    -1.682        -1.682 clk_system 
    Info (332119):     0.244         0.000 dds_ram_wrclock 
    Info (332119):     0.391         0.000 PLL|altpll_component|pll|clk[0] 
    Info (332119):     0.391         0.000 bus_in_step_to_next_value 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.880
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.880      -902.400 dds_ram_wrclock 
    Info (332119):    -1.222       -11.222 bus_in_step_to_next_value 
    Info (332119):    -0.500       -56.000 clk_system 
    Info (332119):     4.000         0.000 PLL|altpll_component|pll|clk[0] 
    Info (332119):    17.620         0.000 clk_25 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.457
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.457       -23.412 dds_ram_wrclock 
    Info (332119):    -0.570        -5.628 clk_system 
    Info (332119):    -0.280       -12.900 clk_25 
    Info (332119):     0.057         0.000 bus_in_step_to_next_value 
    Info (332119):     0.891         0.000 PLL|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is -1.346
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.346        -1.346 clk_25 
    Info (332119):    -1.038        -1.038 clk_system 
    Info (332119):     0.215         0.000 PLL|altpll_component|pll|clk[0] 
    Info (332119):     0.215         0.000 bus_in_step_to_next_value 
    Info (332119):     0.362         0.000 dds_ram_wrclock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.880
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.880      -902.400 dds_ram_wrclock 
    Info (332119):    -1.222       -11.222 bus_in_step_to_next_value 
    Info (332119):    -0.500       -56.000 clk_system 
    Info (332119):     4.000         0.000 PLL|altpll_component|pll|clk[0] 
    Info (332119):    17.620         0.000 clk_25 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 22 warnings
    Info: Peak virtual memory: 304 megabytes
    Info: Processing ended: Fri Mar 01 11:13:35 2013
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


