Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Feb 26 15:19:04 2024
| Host         : DESKTOP-V5UHSH2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7a100t-fgg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                             Violations  
---------  --------  ------------------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                            1           
TIMING-9   Warning   Unknown CDC Logic                                       1           
TIMING-16  Warning   Large setup violation                                   1000        
TIMING-18  Warning   Missing input or output delay                           21          
ULMTCS-2   Warning   Control Sets use limits require reduction               1           
XDCC-1     Warning   Scoped Clock constraint overwritten with the same name  1           
XDCC-7     Warning   Scoped Clock constraint overwritten on the same source  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (11)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -47.926   -88488.578                  73294               143558        0.053        0.000                      0               143558        1.100        0.000                       0                 70488  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                       ------------         ----------      --------------
clkSys_clk_p                                                {0.000 2.500}        5.000           200.000         
  clk_out1_design_1_clk_wiz_1_0                             {0.000 2.500}        5.000           200.000         
  clk_out2_design_1_clk_wiz_1_0                             {0.000 3.125}        6.250           160.000         
  clkfbout_design_1_clk_wiz_1_0                             {0.000 2.500}        5.000           200.000         
design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    {0.000 16.666}       33.333          30.000          
design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {0.000 16.666}       33.333          30.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clkSys_clk_p                                                                                                                                                                                                  1.100        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_1_0                                  -2.398   -78776.297                  69917               139666        0.063        0.000                      0               139666        1.370        0.000                       0                 68415  
  clk_out2_design_1_clk_wiz_1_0                                 -47.926    -2186.624                   1449                 2110        0.086        0.000                      0                 2110        2.625        0.000                       0                  1796  
  clkfbout_design_1_clk_wiz_1_0                                                                                                                                                                               3.408        0.000                       0                     3  
design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK         14.055        0.000                      0                  222        0.156        0.000                      0                  222       15.812        0.000                       0                   233  
design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       12.029        0.000                      0                   46        0.264        0.000                      0                   46       16.166        0.000                       0                    40  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_design_1_clk_wiz_1_0  clk_out2_design_1_clk_wiz_1_0       -5.421    -8071.391                   3063                 3063        0.053        0.000                      0                 3063  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                  From Clock                                                  To Clock                                                  
----------                                                  ----------                                                  --------                                                  
(none)                                                                                                                  clk_out1_design_1_clk_wiz_1_0                               
(none)                                                      clk_out1_design_1_clk_wiz_1_0                               clk_out1_design_1_clk_wiz_1_0                               
(none)                                                      design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    clk_out1_design_1_clk_wiz_1_0                               
(none)                                                      design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  clk_out1_design_1_clk_wiz_1_0                               
(none)                                                                                                                  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    
(none)                                                      clk_out1_design_1_clk_wiz_1_0                               design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    
(none)                                                      design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    
(none)                                                                                                                  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  
(none)                                                      clk_out1_design_1_clk_wiz_1_0                               design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  
(none)                                                      design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                     
----------                     ----------                     --------                     
(none)                         clk_out1_design_1_clk_wiz_1_0                                 
(none)                         clk_out2_design_1_clk_wiz_1_0                                 
(none)                         clkfbout_design_1_clk_wiz_1_0                                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clkSys_clk_p
  To Clock:  clkSys_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkSys_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clkSys_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_1_0
  To Clock:  clk_out1_design_1_clk_wiz_1_0

Setup :        69917  Failing Endpoints,  Worst Slack       -2.398ns,  Total Violation   -78776.298ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.370ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.398ns  (required time - arrival time)
  Source:                 design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[6]_replica_40/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@5.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.011ns  (logic 0.945ns (13.479%)  route 6.066ns (86.521%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.396ns = ( 3.604 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.888     0.888 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.953    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.972    -4.019 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.570    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.489 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       1.589    -0.900    design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X2Y20          FDRE                                         r  design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDRE (Prop_fdre_C_Q)         0.398    -0.502 r  design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_ready_i_reg/Q
                         net (fo=74, routed)          0.347    -0.156    design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready
    SLICE_X3Y19          LUT2 (Prop_lut2_I1_O)        0.232     0.076 r  design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rready[3]_INST_0/O
                         net (fo=20, routed)          0.633     0.709    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_rready
    SLICE_X5Y30          LUT4 (Prop_lut4_I1_O)        0.105     0.814 f  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/GEN_NO_RD_CMD_OPT.bram_en_int_i_3/O
                         net (fo=2, routed)           1.189     2.003    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/GEN_NO_RD_CMD_OPT.axi_rvalid_int_reg
    SLICE_X20Y43         LUT6 (Prop_lut6_I4_O)        0.105     2.108 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_6/O
                         net (fo=4, routed)           0.145     2.253    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs_reg[1]
    SLICE_X20Y43         LUT6 (Prop_lut6_I4_O)        0.105     2.358 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_2_comp/O
                         net (fo=355, routed)         3.753     6.110    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL_n_37
    SLICE_X60Y162        FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[6]_replica_40/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    V4                                                0.000     5.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.853    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.107     0.746 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381     2.128    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.205 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       1.399     3.604    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X60Y162        FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[6]_replica_40/C
                         clock pessimism              0.306     3.909    
                         clock uncertainty           -0.061     3.848    
    SLICE_X60Y162        FDRE (Setup_fdre_C_CE)      -0.136     3.712    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[6]_replica_40
  -------------------------------------------------------------------
                         required time                          3.712    
                         arrival time                          -6.110    
  -------------------------------------------------------------------
                         slack                                 -2.398    

Slack (VIOLATED) :        -2.374ns  (required time - arrival time)
  Source:                 design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[2]_replica_14/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@5.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.993ns  (logic 0.945ns (13.513%)  route 6.048ns (86.487%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 3.611 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.888     0.888 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.953    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.972    -4.019 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.570    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.489 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       1.589    -0.900    design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X2Y20          FDRE                                         r  design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDRE (Prop_fdre_C_Q)         0.398    -0.502 r  design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_ready_i_reg/Q
                         net (fo=74, routed)          0.347    -0.156    design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready
    SLICE_X3Y19          LUT2 (Prop_lut2_I1_O)        0.232     0.076 r  design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rready[3]_INST_0/O
                         net (fo=20, routed)          0.633     0.709    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_rready
    SLICE_X5Y30          LUT4 (Prop_lut4_I1_O)        0.105     0.814 f  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/GEN_NO_RD_CMD_OPT.bram_en_int_i_3/O
                         net (fo=2, routed)           1.189     2.003    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/GEN_NO_RD_CMD_OPT.axi_rvalid_int_reg
    SLICE_X20Y43         LUT6 (Prop_lut6_I4_O)        0.105     2.108 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_6/O
                         net (fo=4, routed)           0.145     2.253    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs_reg[1]
    SLICE_X20Y43         LUT6 (Prop_lut6_I4_O)        0.105     2.358 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_2_comp/O
                         net (fo=355, routed)         3.735     6.093    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL_n_37
    SLICE_X42Y187        FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[2]_replica_14/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    V4                                                0.000     5.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.853    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.107     0.746 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381     2.128    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.205 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       1.406     3.611    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X42Y187        FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[2]_replica_14/C
                         clock pessimism              0.306     3.916    
                         clock uncertainty           -0.061     3.855    
    SLICE_X42Y187        FDRE (Setup_fdre_C_CE)      -0.136     3.719    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[2]_replica_14
  -------------------------------------------------------------------
                         required time                          3.719    
                         arrival time                          -6.093    
  -------------------------------------------------------------------
                         slack                                 -2.374    

Slack (VIOLATED) :        -2.341ns  (required time - arrival time)
  Source:                 design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[7]_replica_12/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@5.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.928ns  (logic 0.945ns (13.639%)  route 5.983ns (86.361%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 3.611 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.888     0.888 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.953    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.972    -4.019 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.570    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.489 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       1.589    -0.900    design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X2Y20          FDRE                                         r  design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDRE (Prop_fdre_C_Q)         0.398    -0.502 r  design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_ready_i_reg/Q
                         net (fo=74, routed)          0.347    -0.156    design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready
    SLICE_X3Y19          LUT2 (Prop_lut2_I1_O)        0.232     0.076 r  design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rready[3]_INST_0/O
                         net (fo=20, routed)          0.633     0.709    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_rready
    SLICE_X5Y30          LUT4 (Prop_lut4_I1_O)        0.105     0.814 f  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/GEN_NO_RD_CMD_OPT.bram_en_int_i_3/O
                         net (fo=2, routed)           1.189     2.003    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/GEN_NO_RD_CMD_OPT.axi_rvalid_int_reg
    SLICE_X20Y43         LUT6 (Prop_lut6_I4_O)        0.105     2.108 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_6/O
                         net (fo=4, routed)           0.145     2.253    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs_reg[1]
    SLICE_X20Y43         LUT6 (Prop_lut6_I4_O)        0.105     2.358 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_2_comp/O
                         net (fo=355, routed)         3.670     6.028    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL_n_37
    SLICE_X35Y183        FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[7]_replica_12/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    V4                                                0.000     5.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.853    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.107     0.746 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381     2.128    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.205 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       1.406     3.611    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X35Y183        FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[7]_replica_12/C
                         clock pessimism              0.306     3.916    
                         clock uncertainty           -0.061     3.855    
    SLICE_X35Y183        FDRE (Setup_fdre_C_CE)      -0.168     3.687    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[7]_replica_12
  -------------------------------------------------------------------
                         required time                          3.687    
                         arrival time                          -6.028    
  -------------------------------------------------------------------
                         slack                                 -2.341    

Slack (VIOLATED) :        -2.335ns  (required time - arrival time)
  Source:                 design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[3]_replica_24/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@5.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.925ns  (logic 0.945ns (13.646%)  route 5.980ns (86.354%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 3.613 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.888     0.888 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.953    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.972    -4.019 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.570    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.489 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       1.589    -0.900    design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X2Y20          FDRE                                         r  design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDRE (Prop_fdre_C_Q)         0.398    -0.502 r  design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_ready_i_reg/Q
                         net (fo=74, routed)          0.347    -0.156    design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready
    SLICE_X3Y19          LUT2 (Prop_lut2_I1_O)        0.232     0.076 r  design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rready[3]_INST_0/O
                         net (fo=20, routed)          0.633     0.709    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_rready
    SLICE_X5Y30          LUT4 (Prop_lut4_I1_O)        0.105     0.814 f  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/GEN_NO_RD_CMD_OPT.bram_en_int_i_3/O
                         net (fo=2, routed)           1.189     2.003    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/GEN_NO_RD_CMD_OPT.axi_rvalid_int_reg
    SLICE_X20Y43         LUT6 (Prop_lut6_I4_O)        0.105     2.108 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_6/O
                         net (fo=4, routed)           0.145     2.253    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs_reg[1]
    SLICE_X20Y43         LUT6 (Prop_lut6_I4_O)        0.105     2.358 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_2_comp/O
                         net (fo=355, routed)         3.667     6.025    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL_n_37
    SLICE_X31Y185        FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[3]_replica_24/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    V4                                                0.000     5.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.853    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.107     0.746 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381     2.128    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.205 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       1.408     3.613    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X31Y185        FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[3]_replica_24/C
                         clock pessimism              0.306     3.918    
                         clock uncertainty           -0.061     3.857    
    SLICE_X31Y185        FDRE (Setup_fdre_C_CE)      -0.168     3.689    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[3]_replica_24
  -------------------------------------------------------------------
                         required time                          3.689    
                         arrival time                          -6.025    
  -------------------------------------------------------------------
                         slack                                 -2.335    

Slack (VIOLATED) :        -2.309ns  (required time - arrival time)
  Source:                 design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[6]_replica_10/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@5.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.897ns  (logic 0.945ns (13.702%)  route 5.952ns (86.298%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 3.611 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.888     0.888 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.953    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.972    -4.019 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.570    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.489 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       1.589    -0.900    design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X2Y20          FDRE                                         r  design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDRE (Prop_fdre_C_Q)         0.398    -0.502 r  design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_ready_i_reg/Q
                         net (fo=74, routed)          0.347    -0.156    design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready
    SLICE_X3Y19          LUT2 (Prop_lut2_I1_O)        0.232     0.076 r  design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rready[3]_INST_0/O
                         net (fo=20, routed)          0.633     0.709    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_rready
    SLICE_X5Y30          LUT4 (Prop_lut4_I1_O)        0.105     0.814 f  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/GEN_NO_RD_CMD_OPT.bram_en_int_i_3/O
                         net (fo=2, routed)           1.189     2.003    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/GEN_NO_RD_CMD_OPT.axi_rvalid_int_reg
    SLICE_X20Y43         LUT6 (Prop_lut6_I4_O)        0.105     2.108 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_6/O
                         net (fo=4, routed)           0.145     2.253    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs_reg[1]
    SLICE_X20Y43         LUT6 (Prop_lut6_I4_O)        0.105     2.358 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_2_comp/O
                         net (fo=355, routed)         3.639     5.996    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL_n_37
    SLICE_X37Y184        FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[6]_replica_10/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    V4                                                0.000     5.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.853    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.107     0.746 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381     2.128    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.205 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       1.406     3.611    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X37Y184        FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[6]_replica_10/C
                         clock pessimism              0.306     3.916    
                         clock uncertainty           -0.061     3.855    
    SLICE_X37Y184        FDRE (Setup_fdre_C_CE)      -0.168     3.687    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[6]_replica_10
  -------------------------------------------------------------------
                         required time                          3.687    
                         arrival time                          -5.996    
  -------------------------------------------------------------------
                         slack                                 -2.309    

Slack (VIOLATED) :        -2.309ns  (required time - arrival time)
  Source:                 design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[5]_replica_13/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@5.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.903ns  (logic 0.945ns (13.691%)  route 5.958ns (86.309%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 3.617 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.888     0.888 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.953    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.972    -4.019 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.570    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.489 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       1.589    -0.900    design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X2Y20          FDRE                                         r  design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDRE (Prop_fdre_C_Q)         0.398    -0.502 r  design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_ready_i_reg/Q
                         net (fo=74, routed)          0.347    -0.156    design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready
    SLICE_X3Y19          LUT2 (Prop_lut2_I1_O)        0.232     0.076 r  design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rready[3]_INST_0/O
                         net (fo=20, routed)          0.633     0.709    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_rready
    SLICE_X5Y30          LUT4 (Prop_lut4_I1_O)        0.105     0.814 f  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/GEN_NO_RD_CMD_OPT.bram_en_int_i_3/O
                         net (fo=2, routed)           1.189     2.003    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/GEN_NO_RD_CMD_OPT.axi_rvalid_int_reg
    SLICE_X20Y43         LUT6 (Prop_lut6_I4_O)        0.105     2.108 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_6/O
                         net (fo=4, routed)           0.145     2.253    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs_reg[1]
    SLICE_X20Y43         LUT6 (Prop_lut6_I4_O)        0.105     2.358 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_2_comp/O
                         net (fo=355, routed)         3.644     6.002    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL_n_37
    SLICE_X35Y192        FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[5]_replica_13/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    V4                                                0.000     5.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.853    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.107     0.746 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381     2.128    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.205 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       1.412     3.617    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X35Y192        FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[5]_replica_13/C
                         clock pessimism              0.306     3.922    
                         clock uncertainty           -0.061     3.861    
    SLICE_X35Y192        FDRE (Setup_fdre_C_CE)      -0.168     3.693    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[5]_replica_13
  -------------------------------------------------------------------
                         required time                          3.693    
                         arrival time                          -6.002    
  -------------------------------------------------------------------
                         slack                                 -2.309    

Slack (VIOLATED) :        -2.298ns  (required time - arrival time)
  Source:                 design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[2]_replica_1/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@5.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.920ns  (logic 0.945ns (13.657%)  route 5.975ns (86.343%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 3.613 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.888     0.888 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.953    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.972    -4.019 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.570    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.489 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       1.589    -0.900    design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X2Y20          FDRE                                         r  design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDRE (Prop_fdre_C_Q)         0.398    -0.502 r  design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_ready_i_reg/Q
                         net (fo=74, routed)          0.347    -0.156    design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready
    SLICE_X3Y19          LUT2 (Prop_lut2_I1_O)        0.232     0.076 r  design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rready[3]_INST_0/O
                         net (fo=20, routed)          0.633     0.709    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_rready
    SLICE_X5Y30          LUT4 (Prop_lut4_I1_O)        0.105     0.814 f  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/GEN_NO_RD_CMD_OPT.bram_en_int_i_3/O
                         net (fo=2, routed)           1.189     2.003    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/GEN_NO_RD_CMD_OPT.axi_rvalid_int_reg
    SLICE_X20Y43         LUT6 (Prop_lut6_I4_O)        0.105     2.108 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_6/O
                         net (fo=4, routed)           0.145     2.253    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs_reg[1]
    SLICE_X20Y43         LUT6 (Prop_lut6_I4_O)        0.105     2.358 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_2_comp/O
                         net (fo=355, routed)         3.661     6.019    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL_n_37
    SLICE_X30Y185        FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[2]_replica_1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    V4                                                0.000     5.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.853    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.107     0.746 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381     2.128    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.205 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       1.408     3.613    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X30Y185        FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[2]_replica_1/C
                         clock pessimism              0.306     3.918    
                         clock uncertainty           -0.061     3.857    
    SLICE_X30Y185        FDRE (Setup_fdre_C_CE)      -0.136     3.721    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[2]_replica_1
  -------------------------------------------------------------------
                         required time                          3.721    
                         arrival time                          -6.019    
  -------------------------------------------------------------------
                         slack                                 -2.298    

Slack (VIOLATED) :        -2.298ns  (required time - arrival time)
  Source:                 design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[2]_replica_8/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@5.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.920ns  (logic 0.945ns (13.657%)  route 5.975ns (86.343%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 3.613 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.888     0.888 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.953    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.972    -4.019 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.570    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.489 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       1.589    -0.900    design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X2Y20          FDRE                                         r  design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDRE (Prop_fdre_C_Q)         0.398    -0.502 r  design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_ready_i_reg/Q
                         net (fo=74, routed)          0.347    -0.156    design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready
    SLICE_X3Y19          LUT2 (Prop_lut2_I1_O)        0.232     0.076 r  design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rready[3]_INST_0/O
                         net (fo=20, routed)          0.633     0.709    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_rready
    SLICE_X5Y30          LUT4 (Prop_lut4_I1_O)        0.105     0.814 f  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/GEN_NO_RD_CMD_OPT.bram_en_int_i_3/O
                         net (fo=2, routed)           1.189     2.003    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/GEN_NO_RD_CMD_OPT.axi_rvalid_int_reg
    SLICE_X20Y43         LUT6 (Prop_lut6_I4_O)        0.105     2.108 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_6/O
                         net (fo=4, routed)           0.145     2.253    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs_reg[1]
    SLICE_X20Y43         LUT6 (Prop_lut6_I4_O)        0.105     2.358 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_2_comp/O
                         net (fo=355, routed)         3.661     6.019    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL_n_37
    SLICE_X30Y185        FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[2]_replica_8/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    V4                                                0.000     5.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.853    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.107     0.746 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381     2.128    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.205 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       1.408     3.613    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X30Y185        FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[2]_replica_8/C
                         clock pessimism              0.306     3.918    
                         clock uncertainty           -0.061     3.857    
    SLICE_X30Y185        FDRE (Setup_fdre_C_CE)      -0.136     3.721    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[2]_replica_8
  -------------------------------------------------------------------
                         required time                          3.721    
                         arrival time                          -6.019    
  -------------------------------------------------------------------
                         slack                                 -2.298    

Slack (VIOLATED) :        -2.298ns  (required time - arrival time)
  Source:                 design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[5]_replica_1/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@5.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.920ns  (logic 0.945ns (13.657%)  route 5.975ns (86.343%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 3.613 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.888     0.888 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.953    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.972    -4.019 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.570    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.489 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       1.589    -0.900    design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X2Y20          FDRE                                         r  design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDRE (Prop_fdre_C_Q)         0.398    -0.502 r  design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_ready_i_reg/Q
                         net (fo=74, routed)          0.347    -0.156    design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready
    SLICE_X3Y19          LUT2 (Prop_lut2_I1_O)        0.232     0.076 r  design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rready[3]_INST_0/O
                         net (fo=20, routed)          0.633     0.709    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_rready
    SLICE_X5Y30          LUT4 (Prop_lut4_I1_O)        0.105     0.814 f  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/GEN_NO_RD_CMD_OPT.bram_en_int_i_3/O
                         net (fo=2, routed)           1.189     2.003    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/GEN_NO_RD_CMD_OPT.axi_rvalid_int_reg
    SLICE_X20Y43         LUT6 (Prop_lut6_I4_O)        0.105     2.108 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_6/O
                         net (fo=4, routed)           0.145     2.253    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs_reg[1]
    SLICE_X20Y43         LUT6 (Prop_lut6_I4_O)        0.105     2.358 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_2_comp/O
                         net (fo=355, routed)         3.661     6.019    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL_n_37
    SLICE_X30Y185        FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[5]_replica_1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    V4                                                0.000     5.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.853    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.107     0.746 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381     2.128    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.205 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       1.408     3.613    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X30Y185        FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[5]_replica_1/C
                         clock pessimism              0.306     3.918    
                         clock uncertainty           -0.061     3.857    
    SLICE_X30Y185        FDRE (Setup_fdre_C_CE)      -0.136     3.721    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[5]_replica_1
  -------------------------------------------------------------------
                         required time                          3.721    
                         arrival time                          -6.019    
  -------------------------------------------------------------------
                         slack                                 -2.298    

Slack (VIOLATED) :        -2.298ns  (required time - arrival time)
  Source:                 design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[5]_replica_19/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@5.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.920ns  (logic 0.945ns (13.657%)  route 5.975ns (86.343%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 3.613 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.888     0.888 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.953    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.972    -4.019 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.570    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.489 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       1.589    -0.900    design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X2Y20          FDRE                                         r  design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDRE (Prop_fdre_C_Q)         0.398    -0.502 r  design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_ready_i_reg/Q
                         net (fo=74, routed)          0.347    -0.156    design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready
    SLICE_X3Y19          LUT2 (Prop_lut2_I1_O)        0.232     0.076 r  design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rready[3]_INST_0/O
                         net (fo=20, routed)          0.633     0.709    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_rready
    SLICE_X5Y30          LUT4 (Prop_lut4_I1_O)        0.105     0.814 f  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/GEN_NO_RD_CMD_OPT.bram_en_int_i_3/O
                         net (fo=2, routed)           1.189     2.003    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/GEN_NO_RD_CMD_OPT.axi_rvalid_int_reg
    SLICE_X20Y43         LUT6 (Prop_lut6_I4_O)        0.105     2.108 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_6/O
                         net (fo=4, routed)           0.145     2.253    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs_reg[1]
    SLICE_X20Y43         LUT6 (Prop_lut6_I4_O)        0.105     2.358 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_2_comp/O
                         net (fo=355, routed)         3.661     6.019    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL_n_37
    SLICE_X30Y185        FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[5]_replica_19/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    V4                                                0.000     5.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.853    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.107     0.746 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381     2.128    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.205 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       1.408     3.613    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X30Y185        FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[5]_replica_19/C
                         clock pessimism              0.306     3.918    
                         clock uncertainty           -0.061     3.857    
    SLICE_X30Y185        FDRE (Setup_fdre_C_CE)      -0.136     3.721    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[5]_replica_19
  -------------------------------------------------------------------
                         required time                          3.721    
                         arrival time                          -6.019    
  -------------------------------------------------------------------
                         slack                                 -2.298    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.866%)  route 0.121ns (46.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.345ns
    Clock Pessimism Removal (CPR):    -0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.846    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.537 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.038    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.012 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       0.667    -0.345    design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X5Y5           FDRE                                         r  design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDRE (Prop_fdre_C_Q)         0.141    -0.204 r  design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/Q
                         net (fo=3, routed)           0.121    -0.083    design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[7]
    SLICE_X6Y6           SRL16E                                       r  design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.250 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.707    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.678 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       0.944    -0.734    design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X6Y6           SRL16E                                       r  design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
                         clock pessimism              0.405    -0.329    
    SLICE_X6Y6           SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.146    design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16
  -------------------------------------------------------------------
                         required time                          0.146    
                         arrival time                          -0.083    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.496%)  route 0.235ns (62.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.375ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.846    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.537 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.038    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.012 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       0.637    -0.375    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X16Y8          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.234 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/Q
                         net (fo=131, routed)         0.235     0.001    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/ADDRD3
    SLICE_X14Y7          RAMD32                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.250 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.707    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.678 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       0.913    -0.765    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X14Y7          RAMD32                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMA/CLK
                         clock pessimism              0.428    -0.337    
    SLICE_X14Y7          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.097    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMA
  -------------------------------------------------------------------
                         required time                          0.097    
                         arrival time                           0.001    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.496%)  route 0.235ns (62.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.375ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.846    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.537 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.038    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.012 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       0.637    -0.375    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X16Y8          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.234 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/Q
                         net (fo=131, routed)         0.235     0.001    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/ADDRD3
    SLICE_X14Y7          RAMD32                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.250 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.707    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.678 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       0.913    -0.765    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X14Y7          RAMD32                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
                         clock pessimism              0.428    -0.337    
    SLICE_X14Y7          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.097    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.097    
                         arrival time                           0.001    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.496%)  route 0.235ns (62.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.375ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.846    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.537 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.038    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.012 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       0.637    -0.375    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X16Y8          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.234 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/Q
                         net (fo=131, routed)         0.235     0.001    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/ADDRD3
    SLICE_X14Y7          RAMD32                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.250 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.707    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.678 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       0.913    -0.765    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X14Y7          RAMD32                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMB/CLK
                         clock pessimism              0.428    -0.337    
    SLICE_X14Y7          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.097    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMB
  -------------------------------------------------------------------
                         required time                          0.097    
                         arrival time                           0.001    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.496%)  route 0.235ns (62.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.375ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.846    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.537 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.038    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.012 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       0.637    -0.375    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X16Y8          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.234 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/Q
                         net (fo=131, routed)         0.235     0.001    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/ADDRD3
    SLICE_X14Y7          RAMD32                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.250 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.707    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.678 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       0.913    -0.765    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X14Y7          RAMD32                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
                         clock pessimism              0.428    -0.337    
    SLICE_X14Y7          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.097    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.097    
                         arrival time                           0.001    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.496%)  route 0.235ns (62.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.375ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.846    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.537 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.038    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.012 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       0.637    -0.375    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X16Y8          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.234 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/Q
                         net (fo=131, routed)         0.235     0.001    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/ADDRD3
    SLICE_X14Y7          RAMD32                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.250 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.707    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.678 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       0.913    -0.765    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X14Y7          RAMD32                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMC/CLK
                         clock pessimism              0.428    -0.337    
    SLICE_X14Y7          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.097    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMC
  -------------------------------------------------------------------
                         required time                          0.097    
                         arrival time                           0.001    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.496%)  route 0.235ns (62.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.375ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.846    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.537 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.038    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.012 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       0.637    -0.375    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X16Y8          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.234 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/Q
                         net (fo=131, routed)         0.235     0.001    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/ADDRD3
    SLICE_X14Y7          RAMD32                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.250 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.707    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.678 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       0.913    -0.765    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X14Y7          RAMD32                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
                         clock pessimism              0.428    -0.337    
    SLICE_X14Y7          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.097    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.097    
                         arrival time                           0.001    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMD/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.496%)  route 0.235ns (62.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.375ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.846    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.537 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.038    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.012 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       0.637    -0.375    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X16Y8          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.234 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/Q
                         net (fo=131, routed)         0.235     0.001    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/ADDRD3
    SLICE_X14Y7          RAMS32                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMD/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.250 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.707    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.678 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       0.913    -0.765    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X14Y7          RAMS32                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMD/CLK
                         clock pessimism              0.428    -0.337    
    SLICE_X14Y7          RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240    -0.097    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMD
  -------------------------------------------------------------------
                         required time                          0.097    
                         arrival time                           0.001    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMD_D1/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.496%)  route 0.235ns (62.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.375ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.846    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.537 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.038    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.012 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       0.637    -0.375    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X16Y8          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.234 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/Q
                         net (fo=131, routed)         0.235     0.001    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/ADDRD3
    SLICE_X14Y7          RAMS32                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMD_D1/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.250 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.707    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.678 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       0.913    -0.765    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X14Y7          RAMS32                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
                         clock pessimism              0.428    -0.337    
    SLICE_X14Y7          RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240    -0.097    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.097    
                         arrival time                           0.001    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.164ns (55.318%)  route 0.132ns (44.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.344ns
    Clock Pessimism Removal (CPR):    -0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.846    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.537 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.038    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.012 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       0.668    -0.344    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X2Y6           FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y6           FDRE (Prop_fdre_C_Q)         0.164    -0.180 r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/Q
                         net (fo=3, routed)           0.132    -0.047    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[7]
    SLICE_X2Y7           SRL16E                                       r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.250 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.707    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.678 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       0.944    -0.734    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X2Y7           SRL16E                                       r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
                         clock pessimism              0.405    -0.329    
    SLICE_X2Y7           SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.146    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16
  -------------------------------------------------------------------
                         required time                          0.146    
                         arrival time                          -0.047    
  -------------------------------------------------------------------
                         slack                                  0.098    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_1_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         5.000       2.830      RAMB36_X0Y9      design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         5.000       2.830      RAMB36_X0Y9      design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         5.000       2.830      RAMB36_X0Y2      design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         5.000       2.830      RAMB36_X0Y2      design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         5.000       2.830      RAMB36_X0Y10     design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         5.000       2.830      RAMB36_X0Y10     design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         5.000       2.830      RAMB36_X2Y2      design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         5.000       2.830      RAMB36_X2Y2      design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         5.000       2.830      RAMB36_X1Y1      design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         5.000       2.830      RAMB36_X1Y1      design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y1  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X30Y10     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X30Y10     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X30Y10     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X30Y10     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X30Y10     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X30Y10     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X30Y10     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X30Y10     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X30Y10     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X30Y10     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X30Y10     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X30Y10     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X30Y10     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X30Y10     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X30Y10     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X30Y10     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X30Y10     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X30Y10     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X30Y10     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X30Y10     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_1_0
  To Clock:  clk_out2_design_1_clk_wiz_1_0

Setup :         1449  Failing Endpoints,  Worst Slack      -47.926ns,  Total Violation    -2186.624ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.625ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -47.926ns  (required time - arrival time)
  Source:                 design_1_i/hw0_0/inst/cycleEndTime2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/cycleEndTime_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out2_design_1_clk_wiz_1_0 rise@6.250ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        54.189ns  (logic 34.017ns (62.775%)  route 20.172ns (37.225%))
  Logic Levels:           155  (CARRY4=129 LUT2=1 LUT3=25)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 4.875 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.038ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.888     0.888 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.953    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.972    -4.019 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -2.570    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.489 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1795, routed)        1.452    -1.038    design_1_i/hw0_0/inst/clk160m
    DSP48_X0Y54          DSP48E1                                      r  design_1_i/hw0_0/inst/cycleEndTime2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y54          DSP48E1 (Prop_dsp48e1_CLK_P[25])
                                                      3.375     2.337 r  design_1_i/hw0_0/inst/cycleEndTime2/P[25]
                         net (fo=2, routed)           0.618     2.956    design_1_i/hw0_0/inst/cycleEndTime2_n_80
    SLICE_X13Y134        LUT2 (Prop_lut2_I1_O)        0.105     3.061 r  design_1_i/hw0_0/inst/cycleEndTime[31]_i_40/O
                         net (fo=1, routed)           0.000     3.061    design_1_i/hw0_0/inst/cycleEndTime[31]_i_40_n_0
    SLICE_X13Y134        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     3.501 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.501    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_25_n_0
    SLICE_X13Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.599 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000     3.599    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_16_n_0
    SLICE_X13Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.697 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     3.697    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_7_n_0
    SLICE_X13Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.795 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.795    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_n_0
    SLICE_X13Y138        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     4.011 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_4/CO[0]
                         net (fo=21, routed)          0.852     4.863    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[24]
    SLICE_X14Y134        LUT3 (Prop_lut3_I0_O)        0.309     5.172 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_66/O
                         net (fo=1, routed)           0.000     5.172    design_1_i/hw0_0/inst/cycleEndTime[24]_i_66_n_0
    SLICE_X14Y134        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     5.595 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_42/CO[3]
                         net (fo=1, routed)           0.000     5.595    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_42_n_0
    SLICE_X14Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.695 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_22/CO[3]
                         net (fo=1, routed)           0.000     5.695    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_22_n_0
    SLICE_X14Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.795 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.795    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_10_n_0
    SLICE_X14Y137        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     5.926 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_2/CO[1]
                         net (fo=21, routed)          0.708     6.634    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[23]
    SLICE_X12Y130        LUT3 (Prop_lut3_I0_O)        0.277     6.911 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_87/O
                         net (fo=1, routed)           0.000     6.911    design_1_i/hw0_0/inst/cycleEndTime[24]_i_87_n_0
    SLICE_X12Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     7.355 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_67/CO[3]
                         net (fo=1, routed)           0.000     7.355    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_67_n_0
    SLICE_X12Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.455 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_47/CO[3]
                         net (fo=1, routed)           0.000     7.455    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_47_n_0
    SLICE_X12Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.555 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.555    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_27_n_0
    SLICE_X12Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.655 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.655    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_13_n_0
    SLICE_X12Y134        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     7.786 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_3/CO[1]
                         net (fo=21, routed)          0.839     8.625    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[22]
    SLICE_X11Y132        LUT3 (Prop_lut3_I0_O)        0.277     8.902 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_75/O
                         net (fo=1, routed)           0.000     8.902    design_1_i/hw0_0/inst/cycleEndTime[24]_i_75_n_0
    SLICE_X11Y132        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.359 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_52/CO[3]
                         net (fo=1, routed)           0.000     9.359    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_52_n_0
    SLICE_X11Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.457 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_32/CO[3]
                         net (fo=1, routed)           0.000     9.457    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_32_n_0
    SLICE_X11Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.555 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.555    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_16_n_0
    SLICE_X11Y135        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     9.687 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_4/CO[1]
                         net (fo=21, routed)          0.686    10.373    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[21]
    SLICE_X10Y134        LUT3 (Prop_lut3_I0_O)        0.275    10.648 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_93/O
                         net (fo=1, routed)           0.000    10.648    design_1_i/hw0_0/inst/cycleEndTime[24]_i_93_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    11.092 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_77/CO[3]
                         net (fo=1, routed)           0.000    11.092    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_77_n_0
    SLICE_X10Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.192 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_57/CO[3]
                         net (fo=1, routed)           0.000    11.192    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_57_n_0
    SLICE_X10Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.292 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    11.292    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_37_n_0
    SLICE_X10Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.392 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_19/CO[3]
                         net (fo=1, routed)           0.000    11.392    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_19_n_0
    SLICE_X10Y138        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    11.523 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_5/CO[1]
                         net (fo=21, routed)          0.547    12.070    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[20]
    SLICE_X11Y136        LUT3 (Prop_lut3_I0_O)        0.277    12.347 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_84/O
                         net (fo=1, routed)           0.000    12.347    design_1_i/hw0_0/inst/cycleEndTime[20]_i_84_n_0
    SLICE_X11Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    12.804 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_62/CO[3]
                         net (fo=1, routed)           0.000    12.804    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_62_n_0
    SLICE_X11Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.902 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    12.902    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_42_n_0
    SLICE_X11Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.000 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.000    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_22_n_0
    SLICE_X11Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.098 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.098    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_10_n_0
    SLICE_X11Y140        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    13.230 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_2/CO[1]
                         net (fo=21, routed)          0.744    13.974    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[19]
    SLICE_X13Y140        LUT3 (Prop_lut3_I0_O)        0.275    14.249 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_70/O
                         net (fo=1, routed)           0.000    14.249    design_1_i/hw0_0/inst/cycleEndTime[20]_i_70_n_0
    SLICE_X13Y140        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    14.706 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_47/CO[3]
                         net (fo=1, routed)           0.000    14.706    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_47_n_0
    SLICE_X13Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.804 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    14.804    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_27_n_0
    SLICE_X13Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.902 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.902    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_13_n_0
    SLICE_X13Y143        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    15.034 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_3/CO[1]
                         net (fo=21, routed)          0.790    15.825    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[18]
    SLICE_X15Y139        LUT3 (Prop_lut3_I0_O)        0.275    16.100 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_90/O
                         net (fo=1, routed)           0.000    16.100    design_1_i/hw0_0/inst/cycleEndTime[20]_i_90_n_0
    SLICE_X15Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    16.557 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.557    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_72_n_0
    SLICE_X15Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.655 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.655    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_52_n_0
    SLICE_X15Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.753 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.753    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_32_n_0
    SLICE_X15Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.851 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_16/CO[3]
                         net (fo=1, routed)           0.000    16.851    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_16_n_0
    SLICE_X15Y143        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    16.983 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_4/CO[1]
                         net (fo=21, routed)          0.882    17.864    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[17]
    SLICE_X10Y140        LUT3 (Prop_lut3_I0_O)        0.275    18.139 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_81/O
                         net (fo=1, routed)           0.000    18.139    design_1_i/hw0_0/inst/cycleEndTime[20]_i_81_n_0
    SLICE_X10Y140        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    18.562 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_57/CO[3]
                         net (fo=1, routed)           0.000    18.562    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_57_n_0
    SLICE_X10Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.662 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    18.662    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_37_n_0
    SLICE_X10Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.762 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    18.762    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_19_n_0
    SLICE_X10Y143        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    18.893 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_5/CO[1]
                         net (fo=21, routed)          0.692    19.586    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[16]
    SLICE_X9Y141         LUT3 (Prop_lut3_I0_O)        0.277    19.863 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_66/O
                         net (fo=1, routed)           0.000    19.863    design_1_i/hw0_0/inst/cycleEndTime[16]_i_66_n_0
    SLICE_X9Y141         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    20.303 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.303    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_42_n_0
    SLICE_X9Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.401 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_22/CO[3]
                         net (fo=1, routed)           0.000    20.401    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_22_n_0
    SLICE_X9Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.499 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.499    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_10_n_0
    SLICE_X9Y144         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    20.631 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_2/CO[1]
                         net (fo=21, routed)          0.797    21.428    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[15]
    SLICE_X8Y141         LUT3 (Prop_lut3_I0_O)        0.275    21.703 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_87/O
                         net (fo=1, routed)           0.000    21.703    design_1_i/hw0_0/inst/cycleEndTime[16]_i_87_n_0
    SLICE_X8Y141         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    22.147 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_67/CO[3]
                         net (fo=1, routed)           0.000    22.147    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_67_n_0
    SLICE_X8Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.247 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_47/CO[3]
                         net (fo=1, routed)           0.000    22.247    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_47_n_0
    SLICE_X8Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.347 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_27/CO[3]
                         net (fo=1, routed)           0.000    22.347    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_27_n_0
    SLICE_X8Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.447 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    22.447    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_13_n_0
    SLICE_X8Y145         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    22.578 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_3/CO[1]
                         net (fo=21, routed)          0.864    23.442    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[14]
    SLICE_X7Y142         LUT3 (Prop_lut3_I0_O)        0.277    23.719 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_90/O
                         net (fo=1, routed)           0.000    23.719    design_1_i/hw0_0/inst/cycleEndTime[16]_i_90_n_0
    SLICE_X7Y142         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    24.176 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_72/CO[3]
                         net (fo=1, routed)           0.000    24.176    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_72_n_0
    SLICE_X7Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.274 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_52/CO[3]
                         net (fo=1, routed)           0.000    24.274    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_52_n_0
    SLICE_X7Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.372 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_32/CO[3]
                         net (fo=1, routed)           0.000    24.372    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_32_n_0
    SLICE_X7Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.470 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    24.470    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_16_n_0
    SLICE_X7Y146         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    24.602 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_4/CO[1]
                         net (fo=21, routed)          0.680    25.281    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[13]
    SLICE_X6Y142         LUT3 (Prop_lut3_I0_O)        0.275    25.556 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_93/O
                         net (fo=1, routed)           0.000    25.556    design_1_i/hw0_0/inst/cycleEndTime[16]_i_93_n_0
    SLICE_X6Y142         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    26.000 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_77/CO[3]
                         net (fo=1, routed)           0.000    26.000    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_77_n_0
    SLICE_X6Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    26.100 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_57/CO[3]
                         net (fo=1, routed)           0.000    26.100    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_57_n_0
    SLICE_X6Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    26.200 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    26.200    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_37_n_0
    SLICE_X6Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    26.300 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.300    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_19_n_0
    SLICE_X6Y146         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    26.431 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_5/CO[1]
                         net (fo=21, routed)          0.910    27.341    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[12]
    SLICE_X12Y141        LUT3 (Prop_lut3_I0_O)        0.277    27.618 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_84/O
                         net (fo=1, routed)           0.000    27.618    design_1_i/hw0_0/inst/cycleEndTime[12]_i_84_n_0
    SLICE_X12Y141        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    28.062 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_62/CO[3]
                         net (fo=1, routed)           0.000    28.062    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_62_n_0
    SLICE_X12Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    28.162 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.162    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_42_n_0
    SLICE_X12Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    28.262 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    28.262    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_22_n_0
    SLICE_X12Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    28.362 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.362    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_10_n_0
    SLICE_X12Y145        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    28.493 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_2/CO[1]
                         net (fo=21, routed)          0.731    29.225    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[11]
    SLICE_X11Y141        LUT3 (Prop_lut3_I0_O)        0.277    29.502 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_87/O
                         net (fo=1, routed)           0.000    29.502    design_1_i/hw0_0/inst/cycleEndTime[12]_i_87_n_0
    SLICE_X11Y141        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    29.959 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_67/CO[3]
                         net (fo=1, routed)           0.000    29.959    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_67_n_0
    SLICE_X11Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.057 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    30.057    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_47_n_0
    SLICE_X11Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.155 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    30.155    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_27_n_0
    SLICE_X11Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.253 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.253    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_13_n_0
    SLICE_X11Y145        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    30.385 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_3/CO[1]
                         net (fo=21, routed)          0.540    30.925    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[10]
    SLICE_X10Y145        LUT3 (Prop_lut3_I0_O)        0.275    31.200 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_90/O
                         net (fo=1, routed)           0.000    31.200    design_1_i/hw0_0/inst/cycleEndTime[12]_i_90_n_0
    SLICE_X10Y145        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    31.644 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_72/CO[3]
                         net (fo=1, routed)           0.000    31.644    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_72_n_0
    SLICE_X10Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    31.744 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_52/CO[3]
                         net (fo=1, routed)           0.000    31.744    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_52_n_0
    SLICE_X10Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    31.844 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.844    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_32_n_0
    SLICE_X10Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    31.944 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.944    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_16_n_0
    SLICE_X10Y149        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    32.075 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_4/CO[1]
                         net (fo=21, routed)          0.698    32.773    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[9]
    SLICE_X9Y147         LUT3 (Prop_lut3_I0_O)        0.277    33.050 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_80/O
                         net (fo=1, routed)           0.000    33.050    design_1_i/hw0_0/inst/cycleEndTime[12]_i_80_n_0
    SLICE_X9Y147         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    33.507 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_57/CO[3]
                         net (fo=1, routed)           0.000    33.507    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_57_n_0
    SLICE_X9Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.605 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    33.605    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_37_n_0
    SLICE_X9Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.703 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_19/CO[3]
                         net (fo=1, routed)           0.001    33.703    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_19_n_0
    SLICE_X9Y150         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    33.835 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_5/CO[1]
                         net (fo=21, routed)          0.849    34.684    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[8]
    SLICE_X7Y147         LUT3 (Prop_lut3_I0_O)        0.275    34.959 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_84/O
                         net (fo=1, routed)           0.000    34.959    design_1_i/hw0_0/inst/cycleEndTime[8]_i_84_n_0
    SLICE_X7Y147         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    35.416 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_62/CO[3]
                         net (fo=1, routed)           0.000    35.416    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_62_n_0
    SLICE_X7Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.514 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_42/CO[3]
                         net (fo=1, routed)           0.000    35.514    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_42_n_0
    SLICE_X7Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.612 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_22/CO[3]
                         net (fo=1, routed)           0.001    35.613    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_22_n_0
    SLICE_X7Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.711 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    35.711    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_10_n_0
    SLICE_X7Y151         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    35.843 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_2/CO[1]
                         net (fo=21, routed)          0.902    36.745    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[7]
    SLICE_X8Y146         LUT3 (Prop_lut3_I0_O)        0.275    37.020 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_87/O
                         net (fo=1, routed)           0.000    37.020    design_1_i/hw0_0/inst/cycleEndTime[8]_i_87_n_0
    SLICE_X8Y146         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    37.464 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_67/CO[3]
                         net (fo=1, routed)           0.000    37.464    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_67_n_0
    SLICE_X8Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    37.564 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_47/CO[3]
                         net (fo=1, routed)           0.000    37.564    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_47_n_0
    SLICE_X8Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    37.664 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_27/CO[3]
                         net (fo=1, routed)           0.000    37.664    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_27_n_0
    SLICE_X8Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    37.764 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_13/CO[3]
                         net (fo=1, routed)           0.001    37.765    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_13_n_0
    SLICE_X8Y150         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    37.896 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_3/CO[1]
                         net (fo=21, routed)          0.748    38.644    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[6]
    SLICE_X14Y146        LUT3 (Prop_lut3_I0_O)        0.277    38.921 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_90/O
                         net (fo=1, routed)           0.000    38.921    design_1_i/hw0_0/inst/cycleEndTime[8]_i_90_n_0
    SLICE_X14Y146        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    39.365 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_72/CO[3]
                         net (fo=1, routed)           0.000    39.365    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_72_n_0
    SLICE_X14Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    39.465 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_52/CO[3]
                         net (fo=1, routed)           0.000    39.465    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_52_n_0
    SLICE_X14Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    39.565 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_32/CO[3]
                         net (fo=1, routed)           0.000    39.565    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_32_n_0
    SLICE_X14Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    39.665 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.001    39.666    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_16_n_0
    SLICE_X14Y150        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    39.797 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_4/CO[1]
                         net (fo=21, routed)          0.858    40.655    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[5]
    SLICE_X13Y146        LUT3 (Prop_lut3_I0_O)        0.277    40.932 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_81/O
                         net (fo=1, routed)           0.000    40.932    design_1_i/hw0_0/inst/cycleEndTime[8]_i_81_n_0
    SLICE_X13Y146        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    41.372 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_57/CO[3]
                         net (fo=1, routed)           0.000    41.372    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_57_n_0
    SLICE_X13Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    41.470 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_37/CO[3]
                         net (fo=1, routed)           0.000    41.470    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_37_n_0
    SLICE_X13Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    41.568 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    41.568    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_19_n_0
    SLICE_X13Y149        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    41.700 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_5/CO[1]
                         net (fo=21, routed)          0.807    42.506    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[4]
    SLICE_X13Y150        LUT3 (Prop_lut3_I0_O)        0.275    42.781 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_106/O
                         net (fo=1, routed)           0.000    42.781    design_1_i/hw0_0/inst/cycleEndTime[4]_i_106_n_0
    SLICE_X13Y150        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    43.238 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_80/CO[3]
                         net (fo=1, routed)           0.000    43.238    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_80_n_0
    SLICE_X13Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.336 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_55/CO[3]
                         net (fo=1, routed)           0.000    43.336    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_55_n_0
    SLICE_X13Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.434 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    43.434    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_30_n_0
    SLICE_X13Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.532 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_13/CO[3]
                         net (fo=1, routed)           0.000    43.532    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_13_n_0
    SLICE_X13Y154        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    43.664 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_3/CO[1]
                         net (fo=21, routed)          0.649    44.313    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[3]
    SLICE_X12Y152        LUT3 (Prop_lut3_I0_O)        0.275    44.588 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_109/O
                         net (fo=1, routed)           0.000    44.588    design_1_i/hw0_0/inst/cycleEndTime[4]_i_109_n_0
    SLICE_X12Y152        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    45.032 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_85/CO[3]
                         net (fo=1, routed)           0.000    45.032    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_85_n_0
    SLICE_X12Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    45.132 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_60/CO[3]
                         net (fo=1, routed)           0.000    45.132    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_60_n_0
    SLICE_X12Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    45.232 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    45.232    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_35_n_0
    SLICE_X12Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    45.332 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    45.332    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_16_n_0
    SLICE_X12Y156        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    45.463 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_4/CO[1]
                         net (fo=21, routed)          0.801    46.265    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[2]
    SLICE_X12Y147        LUT3 (Prop_lut3_I0_O)        0.277    46.542 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_112/O
                         net (fo=1, routed)           0.000    46.542    design_1_i/hw0_0/inst/cycleEndTime[4]_i_112_n_0
    SLICE_X12Y147        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    46.986 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_90/CO[3]
                         net (fo=1, routed)           0.000    46.986    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_90_n_0
    SLICE_X12Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.086 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_65/CO[3]
                         net (fo=1, routed)           0.000    47.086    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_65_n_0
    SLICE_X12Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.186 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_40/CO[3]
                         net (fo=1, routed)           0.001    47.187    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_40_n_0
    SLICE_X12Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.287 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    47.287    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_19_n_0
    SLICE_X12Y151        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    47.418 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_5/CO[1]
                         net (fo=21, routed)          0.727    48.144    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[1]
    SLICE_X11Y148        LUT3 (Prop_lut3_I0_O)        0.277    48.421 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_98/O
                         net (fo=1, routed)           0.000    48.421    design_1_i/hw0_0/inst/cycleEndTime[4]_i_98_n_0
    SLICE_X11Y148        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    48.878 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_70/CO[3]
                         net (fo=1, routed)           0.000    48.878    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_70_n_0
    SLICE_X11Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    48.976 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_45/CO[3]
                         net (fo=1, routed)           0.001    48.977    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_45_n_0
    SLICE_X11Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.075 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_22/CO[3]
                         net (fo=1, routed)           0.000    49.075    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_22_n_0
    SLICE_X11Y151        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    49.207 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_6/CO[1]
                         net (fo=21, routed)          0.660    49.867    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[0]
    SLICE_X11Y152        LUT3 (Prop_lut3_I0_O)        0.275    50.142 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_102/O
                         net (fo=1, routed)           0.000    50.142    design_1_i/hw0_0/inst/cycleEndTime[4]_i_102_n_0
    SLICE_X11Y152        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    50.599 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_75/CO[3]
                         net (fo=1, routed)           0.000    50.599    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_75_n_0
    SLICE_X11Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    50.697 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_50/CO[3]
                         net (fo=1, routed)           0.000    50.697    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_50_n_0
    SLICE_X11Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    50.795 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    50.795    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_25_n_0
    SLICE_X11Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    50.893 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    50.893    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_11_n_0
    SLICE_X11Y156        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    51.109 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_2/CO[0]
                         net (fo=2, routed)           0.587    51.696    design_1_i/hw0_0/inst/cycleEndTime1[0]
    SLICE_X10Y151        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.698    52.394 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    52.394    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_1_n_0
    SLICE_X10Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    52.494 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    52.494    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_1_n_0
    SLICE_X10Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    52.594 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    52.594    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_1_n_0
    SLICE_X10Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    52.694 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    52.694    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_1_n_0
    SLICE_X10Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    52.794 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    52.794    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_1_n_0
    SLICE_X10Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    52.894 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    52.894    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_1_n_0
    SLICE_X10Y157        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    53.151 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000    53.151    design_1_i/hw0_0/inst/cycleEndTime0[31]
    SLICE_X10Y157        FDRE                                         r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    V4                                                0.000     6.250 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.850     7.100 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     8.103    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.107     1.996 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.381     3.378    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.455 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1795, routed)        1.420     4.875    design_1_i/hw0_0/inst/clk160m
    SLICE_X10Y157        FDRE                                         r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]/C
                         clock pessimism              0.313     5.187    
                         clock uncertainty           -0.063     5.124    
    SLICE_X10Y157        FDRE (Setup_fdre_C_D)        0.101     5.225    design_1_i/hw0_0/inst/cycleEndTime_reg[31]
  -------------------------------------------------------------------
                         required time                          5.225    
                         arrival time                         -53.151    
  -------------------------------------------------------------------
                         slack                                -47.926    

Slack (VIOLATED) :        -47.847ns  (required time - arrival time)
  Source:                 design_1_i/hw0_0/inst/cycleEndTime2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/cycleEndTime_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out2_design_1_clk_wiz_1_0 rise@6.250ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        54.110ns  (logic 33.938ns (62.721%)  route 20.172ns (37.279%))
  Logic Levels:           155  (CARRY4=129 LUT2=1 LUT3=25)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 4.875 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.038ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.888     0.888 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.953    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.972    -4.019 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -2.570    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.489 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1795, routed)        1.452    -1.038    design_1_i/hw0_0/inst/clk160m
    DSP48_X0Y54          DSP48E1                                      r  design_1_i/hw0_0/inst/cycleEndTime2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y54          DSP48E1 (Prop_dsp48e1_CLK_P[25])
                                                      3.375     2.337 r  design_1_i/hw0_0/inst/cycleEndTime2/P[25]
                         net (fo=2, routed)           0.618     2.956    design_1_i/hw0_0/inst/cycleEndTime2_n_80
    SLICE_X13Y134        LUT2 (Prop_lut2_I1_O)        0.105     3.061 r  design_1_i/hw0_0/inst/cycleEndTime[31]_i_40/O
                         net (fo=1, routed)           0.000     3.061    design_1_i/hw0_0/inst/cycleEndTime[31]_i_40_n_0
    SLICE_X13Y134        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     3.501 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.501    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_25_n_0
    SLICE_X13Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.599 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000     3.599    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_16_n_0
    SLICE_X13Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.697 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     3.697    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_7_n_0
    SLICE_X13Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.795 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.795    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_n_0
    SLICE_X13Y138        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     4.011 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_4/CO[0]
                         net (fo=21, routed)          0.852     4.863    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[24]
    SLICE_X14Y134        LUT3 (Prop_lut3_I0_O)        0.309     5.172 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_66/O
                         net (fo=1, routed)           0.000     5.172    design_1_i/hw0_0/inst/cycleEndTime[24]_i_66_n_0
    SLICE_X14Y134        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     5.595 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_42/CO[3]
                         net (fo=1, routed)           0.000     5.595    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_42_n_0
    SLICE_X14Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.695 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_22/CO[3]
                         net (fo=1, routed)           0.000     5.695    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_22_n_0
    SLICE_X14Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.795 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.795    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_10_n_0
    SLICE_X14Y137        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     5.926 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_2/CO[1]
                         net (fo=21, routed)          0.708     6.634    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[23]
    SLICE_X12Y130        LUT3 (Prop_lut3_I0_O)        0.277     6.911 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_87/O
                         net (fo=1, routed)           0.000     6.911    design_1_i/hw0_0/inst/cycleEndTime[24]_i_87_n_0
    SLICE_X12Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     7.355 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_67/CO[3]
                         net (fo=1, routed)           0.000     7.355    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_67_n_0
    SLICE_X12Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.455 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_47/CO[3]
                         net (fo=1, routed)           0.000     7.455    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_47_n_0
    SLICE_X12Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.555 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.555    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_27_n_0
    SLICE_X12Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.655 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.655    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_13_n_0
    SLICE_X12Y134        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     7.786 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_3/CO[1]
                         net (fo=21, routed)          0.839     8.625    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[22]
    SLICE_X11Y132        LUT3 (Prop_lut3_I0_O)        0.277     8.902 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_75/O
                         net (fo=1, routed)           0.000     8.902    design_1_i/hw0_0/inst/cycleEndTime[24]_i_75_n_0
    SLICE_X11Y132        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.359 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_52/CO[3]
                         net (fo=1, routed)           0.000     9.359    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_52_n_0
    SLICE_X11Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.457 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_32/CO[3]
                         net (fo=1, routed)           0.000     9.457    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_32_n_0
    SLICE_X11Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.555 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.555    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_16_n_0
    SLICE_X11Y135        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     9.687 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_4/CO[1]
                         net (fo=21, routed)          0.686    10.373    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[21]
    SLICE_X10Y134        LUT3 (Prop_lut3_I0_O)        0.275    10.648 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_93/O
                         net (fo=1, routed)           0.000    10.648    design_1_i/hw0_0/inst/cycleEndTime[24]_i_93_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    11.092 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_77/CO[3]
                         net (fo=1, routed)           0.000    11.092    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_77_n_0
    SLICE_X10Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.192 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_57/CO[3]
                         net (fo=1, routed)           0.000    11.192    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_57_n_0
    SLICE_X10Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.292 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    11.292    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_37_n_0
    SLICE_X10Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.392 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_19/CO[3]
                         net (fo=1, routed)           0.000    11.392    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_19_n_0
    SLICE_X10Y138        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    11.523 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_5/CO[1]
                         net (fo=21, routed)          0.547    12.070    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[20]
    SLICE_X11Y136        LUT3 (Prop_lut3_I0_O)        0.277    12.347 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_84/O
                         net (fo=1, routed)           0.000    12.347    design_1_i/hw0_0/inst/cycleEndTime[20]_i_84_n_0
    SLICE_X11Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    12.804 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_62/CO[3]
                         net (fo=1, routed)           0.000    12.804    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_62_n_0
    SLICE_X11Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.902 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    12.902    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_42_n_0
    SLICE_X11Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.000 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.000    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_22_n_0
    SLICE_X11Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.098 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.098    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_10_n_0
    SLICE_X11Y140        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    13.230 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_2/CO[1]
                         net (fo=21, routed)          0.744    13.974    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[19]
    SLICE_X13Y140        LUT3 (Prop_lut3_I0_O)        0.275    14.249 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_70/O
                         net (fo=1, routed)           0.000    14.249    design_1_i/hw0_0/inst/cycleEndTime[20]_i_70_n_0
    SLICE_X13Y140        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    14.706 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_47/CO[3]
                         net (fo=1, routed)           0.000    14.706    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_47_n_0
    SLICE_X13Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.804 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    14.804    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_27_n_0
    SLICE_X13Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.902 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.902    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_13_n_0
    SLICE_X13Y143        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    15.034 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_3/CO[1]
                         net (fo=21, routed)          0.790    15.825    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[18]
    SLICE_X15Y139        LUT3 (Prop_lut3_I0_O)        0.275    16.100 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_90/O
                         net (fo=1, routed)           0.000    16.100    design_1_i/hw0_0/inst/cycleEndTime[20]_i_90_n_0
    SLICE_X15Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    16.557 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.557    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_72_n_0
    SLICE_X15Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.655 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.655    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_52_n_0
    SLICE_X15Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.753 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.753    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_32_n_0
    SLICE_X15Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.851 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_16/CO[3]
                         net (fo=1, routed)           0.000    16.851    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_16_n_0
    SLICE_X15Y143        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    16.983 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_4/CO[1]
                         net (fo=21, routed)          0.882    17.864    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[17]
    SLICE_X10Y140        LUT3 (Prop_lut3_I0_O)        0.275    18.139 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_81/O
                         net (fo=1, routed)           0.000    18.139    design_1_i/hw0_0/inst/cycleEndTime[20]_i_81_n_0
    SLICE_X10Y140        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    18.562 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_57/CO[3]
                         net (fo=1, routed)           0.000    18.562    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_57_n_0
    SLICE_X10Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.662 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    18.662    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_37_n_0
    SLICE_X10Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.762 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    18.762    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_19_n_0
    SLICE_X10Y143        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    18.893 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_5/CO[1]
                         net (fo=21, routed)          0.692    19.586    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[16]
    SLICE_X9Y141         LUT3 (Prop_lut3_I0_O)        0.277    19.863 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_66/O
                         net (fo=1, routed)           0.000    19.863    design_1_i/hw0_0/inst/cycleEndTime[16]_i_66_n_0
    SLICE_X9Y141         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    20.303 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.303    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_42_n_0
    SLICE_X9Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.401 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_22/CO[3]
                         net (fo=1, routed)           0.000    20.401    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_22_n_0
    SLICE_X9Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.499 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.499    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_10_n_0
    SLICE_X9Y144         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    20.631 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_2/CO[1]
                         net (fo=21, routed)          0.797    21.428    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[15]
    SLICE_X8Y141         LUT3 (Prop_lut3_I0_O)        0.275    21.703 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_87/O
                         net (fo=1, routed)           0.000    21.703    design_1_i/hw0_0/inst/cycleEndTime[16]_i_87_n_0
    SLICE_X8Y141         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    22.147 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_67/CO[3]
                         net (fo=1, routed)           0.000    22.147    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_67_n_0
    SLICE_X8Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.247 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_47/CO[3]
                         net (fo=1, routed)           0.000    22.247    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_47_n_0
    SLICE_X8Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.347 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_27/CO[3]
                         net (fo=1, routed)           0.000    22.347    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_27_n_0
    SLICE_X8Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.447 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    22.447    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_13_n_0
    SLICE_X8Y145         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    22.578 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_3/CO[1]
                         net (fo=21, routed)          0.864    23.442    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[14]
    SLICE_X7Y142         LUT3 (Prop_lut3_I0_O)        0.277    23.719 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_90/O
                         net (fo=1, routed)           0.000    23.719    design_1_i/hw0_0/inst/cycleEndTime[16]_i_90_n_0
    SLICE_X7Y142         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    24.176 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_72/CO[3]
                         net (fo=1, routed)           0.000    24.176    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_72_n_0
    SLICE_X7Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.274 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_52/CO[3]
                         net (fo=1, routed)           0.000    24.274    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_52_n_0
    SLICE_X7Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.372 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_32/CO[3]
                         net (fo=1, routed)           0.000    24.372    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_32_n_0
    SLICE_X7Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.470 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    24.470    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_16_n_0
    SLICE_X7Y146         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    24.602 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_4/CO[1]
                         net (fo=21, routed)          0.680    25.281    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[13]
    SLICE_X6Y142         LUT3 (Prop_lut3_I0_O)        0.275    25.556 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_93/O
                         net (fo=1, routed)           0.000    25.556    design_1_i/hw0_0/inst/cycleEndTime[16]_i_93_n_0
    SLICE_X6Y142         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    26.000 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_77/CO[3]
                         net (fo=1, routed)           0.000    26.000    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_77_n_0
    SLICE_X6Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    26.100 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_57/CO[3]
                         net (fo=1, routed)           0.000    26.100    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_57_n_0
    SLICE_X6Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    26.200 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    26.200    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_37_n_0
    SLICE_X6Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    26.300 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.300    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_19_n_0
    SLICE_X6Y146         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    26.431 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_5/CO[1]
                         net (fo=21, routed)          0.910    27.341    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[12]
    SLICE_X12Y141        LUT3 (Prop_lut3_I0_O)        0.277    27.618 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_84/O
                         net (fo=1, routed)           0.000    27.618    design_1_i/hw0_0/inst/cycleEndTime[12]_i_84_n_0
    SLICE_X12Y141        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    28.062 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_62/CO[3]
                         net (fo=1, routed)           0.000    28.062    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_62_n_0
    SLICE_X12Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    28.162 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.162    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_42_n_0
    SLICE_X12Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    28.262 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    28.262    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_22_n_0
    SLICE_X12Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    28.362 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.362    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_10_n_0
    SLICE_X12Y145        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    28.493 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_2/CO[1]
                         net (fo=21, routed)          0.731    29.225    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[11]
    SLICE_X11Y141        LUT3 (Prop_lut3_I0_O)        0.277    29.502 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_87/O
                         net (fo=1, routed)           0.000    29.502    design_1_i/hw0_0/inst/cycleEndTime[12]_i_87_n_0
    SLICE_X11Y141        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    29.959 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_67/CO[3]
                         net (fo=1, routed)           0.000    29.959    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_67_n_0
    SLICE_X11Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.057 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    30.057    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_47_n_0
    SLICE_X11Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.155 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    30.155    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_27_n_0
    SLICE_X11Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.253 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.253    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_13_n_0
    SLICE_X11Y145        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    30.385 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_3/CO[1]
                         net (fo=21, routed)          0.540    30.925    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[10]
    SLICE_X10Y145        LUT3 (Prop_lut3_I0_O)        0.275    31.200 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_90/O
                         net (fo=1, routed)           0.000    31.200    design_1_i/hw0_0/inst/cycleEndTime[12]_i_90_n_0
    SLICE_X10Y145        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    31.644 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_72/CO[3]
                         net (fo=1, routed)           0.000    31.644    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_72_n_0
    SLICE_X10Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    31.744 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_52/CO[3]
                         net (fo=1, routed)           0.000    31.744    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_52_n_0
    SLICE_X10Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    31.844 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.844    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_32_n_0
    SLICE_X10Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    31.944 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.944    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_16_n_0
    SLICE_X10Y149        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    32.075 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_4/CO[1]
                         net (fo=21, routed)          0.698    32.773    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[9]
    SLICE_X9Y147         LUT3 (Prop_lut3_I0_O)        0.277    33.050 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_80/O
                         net (fo=1, routed)           0.000    33.050    design_1_i/hw0_0/inst/cycleEndTime[12]_i_80_n_0
    SLICE_X9Y147         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    33.507 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_57/CO[3]
                         net (fo=1, routed)           0.000    33.507    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_57_n_0
    SLICE_X9Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.605 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    33.605    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_37_n_0
    SLICE_X9Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.703 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_19/CO[3]
                         net (fo=1, routed)           0.001    33.703    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_19_n_0
    SLICE_X9Y150         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    33.835 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_5/CO[1]
                         net (fo=21, routed)          0.849    34.684    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[8]
    SLICE_X7Y147         LUT3 (Prop_lut3_I0_O)        0.275    34.959 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_84/O
                         net (fo=1, routed)           0.000    34.959    design_1_i/hw0_0/inst/cycleEndTime[8]_i_84_n_0
    SLICE_X7Y147         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    35.416 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_62/CO[3]
                         net (fo=1, routed)           0.000    35.416    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_62_n_0
    SLICE_X7Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.514 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_42/CO[3]
                         net (fo=1, routed)           0.000    35.514    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_42_n_0
    SLICE_X7Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.612 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_22/CO[3]
                         net (fo=1, routed)           0.001    35.613    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_22_n_0
    SLICE_X7Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.711 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    35.711    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_10_n_0
    SLICE_X7Y151         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    35.843 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_2/CO[1]
                         net (fo=21, routed)          0.902    36.745    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[7]
    SLICE_X8Y146         LUT3 (Prop_lut3_I0_O)        0.275    37.020 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_87/O
                         net (fo=1, routed)           0.000    37.020    design_1_i/hw0_0/inst/cycleEndTime[8]_i_87_n_0
    SLICE_X8Y146         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    37.464 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_67/CO[3]
                         net (fo=1, routed)           0.000    37.464    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_67_n_0
    SLICE_X8Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    37.564 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_47/CO[3]
                         net (fo=1, routed)           0.000    37.564    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_47_n_0
    SLICE_X8Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    37.664 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_27/CO[3]
                         net (fo=1, routed)           0.000    37.664    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_27_n_0
    SLICE_X8Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    37.764 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_13/CO[3]
                         net (fo=1, routed)           0.001    37.765    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_13_n_0
    SLICE_X8Y150         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    37.896 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_3/CO[1]
                         net (fo=21, routed)          0.748    38.644    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[6]
    SLICE_X14Y146        LUT3 (Prop_lut3_I0_O)        0.277    38.921 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_90/O
                         net (fo=1, routed)           0.000    38.921    design_1_i/hw0_0/inst/cycleEndTime[8]_i_90_n_0
    SLICE_X14Y146        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    39.365 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_72/CO[3]
                         net (fo=1, routed)           0.000    39.365    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_72_n_0
    SLICE_X14Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    39.465 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_52/CO[3]
                         net (fo=1, routed)           0.000    39.465    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_52_n_0
    SLICE_X14Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    39.565 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_32/CO[3]
                         net (fo=1, routed)           0.000    39.565    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_32_n_0
    SLICE_X14Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    39.665 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.001    39.666    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_16_n_0
    SLICE_X14Y150        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    39.797 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_4/CO[1]
                         net (fo=21, routed)          0.858    40.655    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[5]
    SLICE_X13Y146        LUT3 (Prop_lut3_I0_O)        0.277    40.932 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_81/O
                         net (fo=1, routed)           0.000    40.932    design_1_i/hw0_0/inst/cycleEndTime[8]_i_81_n_0
    SLICE_X13Y146        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    41.372 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_57/CO[3]
                         net (fo=1, routed)           0.000    41.372    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_57_n_0
    SLICE_X13Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    41.470 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_37/CO[3]
                         net (fo=1, routed)           0.000    41.470    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_37_n_0
    SLICE_X13Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    41.568 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    41.568    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_19_n_0
    SLICE_X13Y149        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    41.700 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_5/CO[1]
                         net (fo=21, routed)          0.807    42.506    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[4]
    SLICE_X13Y150        LUT3 (Prop_lut3_I0_O)        0.275    42.781 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_106/O
                         net (fo=1, routed)           0.000    42.781    design_1_i/hw0_0/inst/cycleEndTime[4]_i_106_n_0
    SLICE_X13Y150        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    43.238 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_80/CO[3]
                         net (fo=1, routed)           0.000    43.238    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_80_n_0
    SLICE_X13Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.336 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_55/CO[3]
                         net (fo=1, routed)           0.000    43.336    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_55_n_0
    SLICE_X13Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.434 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    43.434    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_30_n_0
    SLICE_X13Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.532 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_13/CO[3]
                         net (fo=1, routed)           0.000    43.532    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_13_n_0
    SLICE_X13Y154        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    43.664 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_3/CO[1]
                         net (fo=21, routed)          0.649    44.313    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[3]
    SLICE_X12Y152        LUT3 (Prop_lut3_I0_O)        0.275    44.588 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_109/O
                         net (fo=1, routed)           0.000    44.588    design_1_i/hw0_0/inst/cycleEndTime[4]_i_109_n_0
    SLICE_X12Y152        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    45.032 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_85/CO[3]
                         net (fo=1, routed)           0.000    45.032    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_85_n_0
    SLICE_X12Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    45.132 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_60/CO[3]
                         net (fo=1, routed)           0.000    45.132    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_60_n_0
    SLICE_X12Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    45.232 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    45.232    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_35_n_0
    SLICE_X12Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    45.332 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    45.332    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_16_n_0
    SLICE_X12Y156        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    45.463 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_4/CO[1]
                         net (fo=21, routed)          0.801    46.265    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[2]
    SLICE_X12Y147        LUT3 (Prop_lut3_I0_O)        0.277    46.542 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_112/O
                         net (fo=1, routed)           0.000    46.542    design_1_i/hw0_0/inst/cycleEndTime[4]_i_112_n_0
    SLICE_X12Y147        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    46.986 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_90/CO[3]
                         net (fo=1, routed)           0.000    46.986    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_90_n_0
    SLICE_X12Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.086 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_65/CO[3]
                         net (fo=1, routed)           0.000    47.086    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_65_n_0
    SLICE_X12Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.186 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_40/CO[3]
                         net (fo=1, routed)           0.001    47.187    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_40_n_0
    SLICE_X12Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.287 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    47.287    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_19_n_0
    SLICE_X12Y151        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    47.418 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_5/CO[1]
                         net (fo=21, routed)          0.727    48.144    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[1]
    SLICE_X11Y148        LUT3 (Prop_lut3_I0_O)        0.277    48.421 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_98/O
                         net (fo=1, routed)           0.000    48.421    design_1_i/hw0_0/inst/cycleEndTime[4]_i_98_n_0
    SLICE_X11Y148        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    48.878 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_70/CO[3]
                         net (fo=1, routed)           0.000    48.878    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_70_n_0
    SLICE_X11Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    48.976 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_45/CO[3]
                         net (fo=1, routed)           0.001    48.977    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_45_n_0
    SLICE_X11Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.075 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_22/CO[3]
                         net (fo=1, routed)           0.000    49.075    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_22_n_0
    SLICE_X11Y151        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    49.207 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_6/CO[1]
                         net (fo=21, routed)          0.660    49.867    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[0]
    SLICE_X11Y152        LUT3 (Prop_lut3_I0_O)        0.275    50.142 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_102/O
                         net (fo=1, routed)           0.000    50.142    design_1_i/hw0_0/inst/cycleEndTime[4]_i_102_n_0
    SLICE_X11Y152        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    50.599 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_75/CO[3]
                         net (fo=1, routed)           0.000    50.599    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_75_n_0
    SLICE_X11Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    50.697 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_50/CO[3]
                         net (fo=1, routed)           0.000    50.697    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_50_n_0
    SLICE_X11Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    50.795 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    50.795    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_25_n_0
    SLICE_X11Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    50.893 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    50.893    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_11_n_0
    SLICE_X11Y156        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    51.109 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_2/CO[0]
                         net (fo=2, routed)           0.587    51.696    design_1_i/hw0_0/inst/cycleEndTime1[0]
    SLICE_X10Y151        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.698    52.394 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    52.394    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_1_n_0
    SLICE_X10Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    52.494 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    52.494    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_1_n_0
    SLICE_X10Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    52.594 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    52.594    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_1_n_0
    SLICE_X10Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    52.694 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    52.694    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_1_n_0
    SLICE_X10Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    52.794 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    52.794    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_1_n_0
    SLICE_X10Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    52.894 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    52.894    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_1_n_0
    SLICE_X10Y157        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    53.072 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000    53.072    design_1_i/hw0_0/inst/cycleEndTime0[25]
    SLICE_X10Y157        FDRE                                         r  design_1_i/hw0_0/inst/cycleEndTime_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    V4                                                0.000     6.250 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.850     7.100 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     8.103    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.107     1.996 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.381     3.378    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.455 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1795, routed)        1.420     4.875    design_1_i/hw0_0/inst/clk160m
    SLICE_X10Y157        FDRE                                         r  design_1_i/hw0_0/inst/cycleEndTime_reg[25]/C
                         clock pessimism              0.313     5.187    
                         clock uncertainty           -0.063     5.124    
    SLICE_X10Y157        FDRE (Setup_fdre_C_D)        0.101     5.225    design_1_i/hw0_0/inst/cycleEndTime_reg[25]
  -------------------------------------------------------------------
                         required time                          5.225    
                         arrival time                         -53.072    
  -------------------------------------------------------------------
                         slack                                -47.847    

Slack (VIOLATED) :        -47.831ns  (required time - arrival time)
  Source:                 design_1_i/hw0_0/inst/cycleEndTime2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/cycleEndTime_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out2_design_1_clk_wiz_1_0 rise@6.250ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        54.094ns  (logic 33.922ns (62.710%)  route 20.172ns (37.290%))
  Logic Levels:           154  (CARRY4=128 LUT2=1 LUT3=25)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 4.875 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.038ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.888     0.888 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.953    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.972    -4.019 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -2.570    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.489 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1795, routed)        1.452    -1.038    design_1_i/hw0_0/inst/clk160m
    DSP48_X0Y54          DSP48E1                                      r  design_1_i/hw0_0/inst/cycleEndTime2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y54          DSP48E1 (Prop_dsp48e1_CLK_P[25])
                                                      3.375     2.337 r  design_1_i/hw0_0/inst/cycleEndTime2/P[25]
                         net (fo=2, routed)           0.618     2.956    design_1_i/hw0_0/inst/cycleEndTime2_n_80
    SLICE_X13Y134        LUT2 (Prop_lut2_I1_O)        0.105     3.061 r  design_1_i/hw0_0/inst/cycleEndTime[31]_i_40/O
                         net (fo=1, routed)           0.000     3.061    design_1_i/hw0_0/inst/cycleEndTime[31]_i_40_n_0
    SLICE_X13Y134        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     3.501 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.501    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_25_n_0
    SLICE_X13Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.599 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000     3.599    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_16_n_0
    SLICE_X13Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.697 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     3.697    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_7_n_0
    SLICE_X13Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.795 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.795    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_n_0
    SLICE_X13Y138        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     4.011 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_4/CO[0]
                         net (fo=21, routed)          0.852     4.863    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[24]
    SLICE_X14Y134        LUT3 (Prop_lut3_I0_O)        0.309     5.172 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_66/O
                         net (fo=1, routed)           0.000     5.172    design_1_i/hw0_0/inst/cycleEndTime[24]_i_66_n_0
    SLICE_X14Y134        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     5.595 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_42/CO[3]
                         net (fo=1, routed)           0.000     5.595    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_42_n_0
    SLICE_X14Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.695 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_22/CO[3]
                         net (fo=1, routed)           0.000     5.695    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_22_n_0
    SLICE_X14Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.795 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.795    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_10_n_0
    SLICE_X14Y137        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     5.926 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_2/CO[1]
                         net (fo=21, routed)          0.708     6.634    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[23]
    SLICE_X12Y130        LUT3 (Prop_lut3_I0_O)        0.277     6.911 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_87/O
                         net (fo=1, routed)           0.000     6.911    design_1_i/hw0_0/inst/cycleEndTime[24]_i_87_n_0
    SLICE_X12Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     7.355 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_67/CO[3]
                         net (fo=1, routed)           0.000     7.355    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_67_n_0
    SLICE_X12Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.455 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_47/CO[3]
                         net (fo=1, routed)           0.000     7.455    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_47_n_0
    SLICE_X12Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.555 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.555    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_27_n_0
    SLICE_X12Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.655 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.655    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_13_n_0
    SLICE_X12Y134        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     7.786 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_3/CO[1]
                         net (fo=21, routed)          0.839     8.625    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[22]
    SLICE_X11Y132        LUT3 (Prop_lut3_I0_O)        0.277     8.902 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_75/O
                         net (fo=1, routed)           0.000     8.902    design_1_i/hw0_0/inst/cycleEndTime[24]_i_75_n_0
    SLICE_X11Y132        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.359 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_52/CO[3]
                         net (fo=1, routed)           0.000     9.359    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_52_n_0
    SLICE_X11Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.457 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_32/CO[3]
                         net (fo=1, routed)           0.000     9.457    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_32_n_0
    SLICE_X11Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.555 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.555    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_16_n_0
    SLICE_X11Y135        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     9.687 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_4/CO[1]
                         net (fo=21, routed)          0.686    10.373    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[21]
    SLICE_X10Y134        LUT3 (Prop_lut3_I0_O)        0.275    10.648 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_93/O
                         net (fo=1, routed)           0.000    10.648    design_1_i/hw0_0/inst/cycleEndTime[24]_i_93_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    11.092 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_77/CO[3]
                         net (fo=1, routed)           0.000    11.092    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_77_n_0
    SLICE_X10Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.192 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_57/CO[3]
                         net (fo=1, routed)           0.000    11.192    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_57_n_0
    SLICE_X10Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.292 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    11.292    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_37_n_0
    SLICE_X10Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.392 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_19/CO[3]
                         net (fo=1, routed)           0.000    11.392    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_19_n_0
    SLICE_X10Y138        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    11.523 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_5/CO[1]
                         net (fo=21, routed)          0.547    12.070    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[20]
    SLICE_X11Y136        LUT3 (Prop_lut3_I0_O)        0.277    12.347 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_84/O
                         net (fo=1, routed)           0.000    12.347    design_1_i/hw0_0/inst/cycleEndTime[20]_i_84_n_0
    SLICE_X11Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    12.804 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_62/CO[3]
                         net (fo=1, routed)           0.000    12.804    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_62_n_0
    SLICE_X11Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.902 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    12.902    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_42_n_0
    SLICE_X11Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.000 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.000    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_22_n_0
    SLICE_X11Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.098 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.098    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_10_n_0
    SLICE_X11Y140        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    13.230 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_2/CO[1]
                         net (fo=21, routed)          0.744    13.974    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[19]
    SLICE_X13Y140        LUT3 (Prop_lut3_I0_O)        0.275    14.249 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_70/O
                         net (fo=1, routed)           0.000    14.249    design_1_i/hw0_0/inst/cycleEndTime[20]_i_70_n_0
    SLICE_X13Y140        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    14.706 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_47/CO[3]
                         net (fo=1, routed)           0.000    14.706    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_47_n_0
    SLICE_X13Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.804 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    14.804    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_27_n_0
    SLICE_X13Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.902 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.902    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_13_n_0
    SLICE_X13Y143        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    15.034 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_3/CO[1]
                         net (fo=21, routed)          0.790    15.825    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[18]
    SLICE_X15Y139        LUT3 (Prop_lut3_I0_O)        0.275    16.100 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_90/O
                         net (fo=1, routed)           0.000    16.100    design_1_i/hw0_0/inst/cycleEndTime[20]_i_90_n_0
    SLICE_X15Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    16.557 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.557    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_72_n_0
    SLICE_X15Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.655 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.655    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_52_n_0
    SLICE_X15Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.753 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.753    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_32_n_0
    SLICE_X15Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.851 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_16/CO[3]
                         net (fo=1, routed)           0.000    16.851    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_16_n_0
    SLICE_X15Y143        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    16.983 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_4/CO[1]
                         net (fo=21, routed)          0.882    17.864    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[17]
    SLICE_X10Y140        LUT3 (Prop_lut3_I0_O)        0.275    18.139 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_81/O
                         net (fo=1, routed)           0.000    18.139    design_1_i/hw0_0/inst/cycleEndTime[20]_i_81_n_0
    SLICE_X10Y140        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    18.562 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_57/CO[3]
                         net (fo=1, routed)           0.000    18.562    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_57_n_0
    SLICE_X10Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.662 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    18.662    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_37_n_0
    SLICE_X10Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.762 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    18.762    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_19_n_0
    SLICE_X10Y143        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    18.893 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_5/CO[1]
                         net (fo=21, routed)          0.692    19.586    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[16]
    SLICE_X9Y141         LUT3 (Prop_lut3_I0_O)        0.277    19.863 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_66/O
                         net (fo=1, routed)           0.000    19.863    design_1_i/hw0_0/inst/cycleEndTime[16]_i_66_n_0
    SLICE_X9Y141         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    20.303 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.303    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_42_n_0
    SLICE_X9Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.401 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_22/CO[3]
                         net (fo=1, routed)           0.000    20.401    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_22_n_0
    SLICE_X9Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.499 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.499    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_10_n_0
    SLICE_X9Y144         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    20.631 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_2/CO[1]
                         net (fo=21, routed)          0.797    21.428    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[15]
    SLICE_X8Y141         LUT3 (Prop_lut3_I0_O)        0.275    21.703 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_87/O
                         net (fo=1, routed)           0.000    21.703    design_1_i/hw0_0/inst/cycleEndTime[16]_i_87_n_0
    SLICE_X8Y141         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    22.147 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_67/CO[3]
                         net (fo=1, routed)           0.000    22.147    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_67_n_0
    SLICE_X8Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.247 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_47/CO[3]
                         net (fo=1, routed)           0.000    22.247    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_47_n_0
    SLICE_X8Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.347 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_27/CO[3]
                         net (fo=1, routed)           0.000    22.347    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_27_n_0
    SLICE_X8Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.447 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    22.447    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_13_n_0
    SLICE_X8Y145         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    22.578 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_3/CO[1]
                         net (fo=21, routed)          0.864    23.442    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[14]
    SLICE_X7Y142         LUT3 (Prop_lut3_I0_O)        0.277    23.719 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_90/O
                         net (fo=1, routed)           0.000    23.719    design_1_i/hw0_0/inst/cycleEndTime[16]_i_90_n_0
    SLICE_X7Y142         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    24.176 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_72/CO[3]
                         net (fo=1, routed)           0.000    24.176    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_72_n_0
    SLICE_X7Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.274 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_52/CO[3]
                         net (fo=1, routed)           0.000    24.274    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_52_n_0
    SLICE_X7Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.372 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_32/CO[3]
                         net (fo=1, routed)           0.000    24.372    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_32_n_0
    SLICE_X7Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.470 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    24.470    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_16_n_0
    SLICE_X7Y146         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    24.602 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_4/CO[1]
                         net (fo=21, routed)          0.680    25.281    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[13]
    SLICE_X6Y142         LUT3 (Prop_lut3_I0_O)        0.275    25.556 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_93/O
                         net (fo=1, routed)           0.000    25.556    design_1_i/hw0_0/inst/cycleEndTime[16]_i_93_n_0
    SLICE_X6Y142         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    26.000 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_77/CO[3]
                         net (fo=1, routed)           0.000    26.000    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_77_n_0
    SLICE_X6Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    26.100 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_57/CO[3]
                         net (fo=1, routed)           0.000    26.100    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_57_n_0
    SLICE_X6Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    26.200 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    26.200    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_37_n_0
    SLICE_X6Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    26.300 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.300    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_19_n_0
    SLICE_X6Y146         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    26.431 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_5/CO[1]
                         net (fo=21, routed)          0.910    27.341    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[12]
    SLICE_X12Y141        LUT3 (Prop_lut3_I0_O)        0.277    27.618 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_84/O
                         net (fo=1, routed)           0.000    27.618    design_1_i/hw0_0/inst/cycleEndTime[12]_i_84_n_0
    SLICE_X12Y141        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    28.062 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_62/CO[3]
                         net (fo=1, routed)           0.000    28.062    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_62_n_0
    SLICE_X12Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    28.162 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.162    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_42_n_0
    SLICE_X12Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    28.262 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    28.262    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_22_n_0
    SLICE_X12Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    28.362 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.362    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_10_n_0
    SLICE_X12Y145        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    28.493 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_2/CO[1]
                         net (fo=21, routed)          0.731    29.225    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[11]
    SLICE_X11Y141        LUT3 (Prop_lut3_I0_O)        0.277    29.502 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_87/O
                         net (fo=1, routed)           0.000    29.502    design_1_i/hw0_0/inst/cycleEndTime[12]_i_87_n_0
    SLICE_X11Y141        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    29.959 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_67/CO[3]
                         net (fo=1, routed)           0.000    29.959    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_67_n_0
    SLICE_X11Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.057 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    30.057    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_47_n_0
    SLICE_X11Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.155 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    30.155    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_27_n_0
    SLICE_X11Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.253 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.253    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_13_n_0
    SLICE_X11Y145        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    30.385 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_3/CO[1]
                         net (fo=21, routed)          0.540    30.925    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[10]
    SLICE_X10Y145        LUT3 (Prop_lut3_I0_O)        0.275    31.200 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_90/O
                         net (fo=1, routed)           0.000    31.200    design_1_i/hw0_0/inst/cycleEndTime[12]_i_90_n_0
    SLICE_X10Y145        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    31.644 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_72/CO[3]
                         net (fo=1, routed)           0.000    31.644    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_72_n_0
    SLICE_X10Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    31.744 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_52/CO[3]
                         net (fo=1, routed)           0.000    31.744    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_52_n_0
    SLICE_X10Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    31.844 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.844    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_32_n_0
    SLICE_X10Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    31.944 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.944    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_16_n_0
    SLICE_X10Y149        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    32.075 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_4/CO[1]
                         net (fo=21, routed)          0.698    32.773    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[9]
    SLICE_X9Y147         LUT3 (Prop_lut3_I0_O)        0.277    33.050 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_80/O
                         net (fo=1, routed)           0.000    33.050    design_1_i/hw0_0/inst/cycleEndTime[12]_i_80_n_0
    SLICE_X9Y147         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    33.507 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_57/CO[3]
                         net (fo=1, routed)           0.000    33.507    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_57_n_0
    SLICE_X9Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.605 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    33.605    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_37_n_0
    SLICE_X9Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.703 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_19/CO[3]
                         net (fo=1, routed)           0.001    33.703    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_19_n_0
    SLICE_X9Y150         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    33.835 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_5/CO[1]
                         net (fo=21, routed)          0.849    34.684    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[8]
    SLICE_X7Y147         LUT3 (Prop_lut3_I0_O)        0.275    34.959 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_84/O
                         net (fo=1, routed)           0.000    34.959    design_1_i/hw0_0/inst/cycleEndTime[8]_i_84_n_0
    SLICE_X7Y147         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    35.416 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_62/CO[3]
                         net (fo=1, routed)           0.000    35.416    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_62_n_0
    SLICE_X7Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.514 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_42/CO[3]
                         net (fo=1, routed)           0.000    35.514    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_42_n_0
    SLICE_X7Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.612 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_22/CO[3]
                         net (fo=1, routed)           0.001    35.613    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_22_n_0
    SLICE_X7Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.711 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    35.711    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_10_n_0
    SLICE_X7Y151         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    35.843 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_2/CO[1]
                         net (fo=21, routed)          0.902    36.745    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[7]
    SLICE_X8Y146         LUT3 (Prop_lut3_I0_O)        0.275    37.020 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_87/O
                         net (fo=1, routed)           0.000    37.020    design_1_i/hw0_0/inst/cycleEndTime[8]_i_87_n_0
    SLICE_X8Y146         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    37.464 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_67/CO[3]
                         net (fo=1, routed)           0.000    37.464    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_67_n_0
    SLICE_X8Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    37.564 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_47/CO[3]
                         net (fo=1, routed)           0.000    37.564    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_47_n_0
    SLICE_X8Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    37.664 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_27/CO[3]
                         net (fo=1, routed)           0.000    37.664    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_27_n_0
    SLICE_X8Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    37.764 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_13/CO[3]
                         net (fo=1, routed)           0.001    37.765    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_13_n_0
    SLICE_X8Y150         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    37.896 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_3/CO[1]
                         net (fo=21, routed)          0.748    38.644    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[6]
    SLICE_X14Y146        LUT3 (Prop_lut3_I0_O)        0.277    38.921 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_90/O
                         net (fo=1, routed)           0.000    38.921    design_1_i/hw0_0/inst/cycleEndTime[8]_i_90_n_0
    SLICE_X14Y146        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    39.365 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_72/CO[3]
                         net (fo=1, routed)           0.000    39.365    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_72_n_0
    SLICE_X14Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    39.465 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_52/CO[3]
                         net (fo=1, routed)           0.000    39.465    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_52_n_0
    SLICE_X14Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    39.565 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_32/CO[3]
                         net (fo=1, routed)           0.000    39.565    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_32_n_0
    SLICE_X14Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    39.665 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.001    39.666    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_16_n_0
    SLICE_X14Y150        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    39.797 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_4/CO[1]
                         net (fo=21, routed)          0.858    40.655    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[5]
    SLICE_X13Y146        LUT3 (Prop_lut3_I0_O)        0.277    40.932 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_81/O
                         net (fo=1, routed)           0.000    40.932    design_1_i/hw0_0/inst/cycleEndTime[8]_i_81_n_0
    SLICE_X13Y146        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    41.372 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_57/CO[3]
                         net (fo=1, routed)           0.000    41.372    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_57_n_0
    SLICE_X13Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    41.470 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_37/CO[3]
                         net (fo=1, routed)           0.000    41.470    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_37_n_0
    SLICE_X13Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    41.568 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    41.568    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_19_n_0
    SLICE_X13Y149        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    41.700 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_5/CO[1]
                         net (fo=21, routed)          0.807    42.506    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[4]
    SLICE_X13Y150        LUT3 (Prop_lut3_I0_O)        0.275    42.781 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_106/O
                         net (fo=1, routed)           0.000    42.781    design_1_i/hw0_0/inst/cycleEndTime[4]_i_106_n_0
    SLICE_X13Y150        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    43.238 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_80/CO[3]
                         net (fo=1, routed)           0.000    43.238    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_80_n_0
    SLICE_X13Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.336 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_55/CO[3]
                         net (fo=1, routed)           0.000    43.336    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_55_n_0
    SLICE_X13Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.434 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    43.434    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_30_n_0
    SLICE_X13Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.532 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_13/CO[3]
                         net (fo=1, routed)           0.000    43.532    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_13_n_0
    SLICE_X13Y154        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    43.664 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_3/CO[1]
                         net (fo=21, routed)          0.649    44.313    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[3]
    SLICE_X12Y152        LUT3 (Prop_lut3_I0_O)        0.275    44.588 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_109/O
                         net (fo=1, routed)           0.000    44.588    design_1_i/hw0_0/inst/cycleEndTime[4]_i_109_n_0
    SLICE_X12Y152        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    45.032 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_85/CO[3]
                         net (fo=1, routed)           0.000    45.032    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_85_n_0
    SLICE_X12Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    45.132 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_60/CO[3]
                         net (fo=1, routed)           0.000    45.132    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_60_n_0
    SLICE_X12Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    45.232 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    45.232    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_35_n_0
    SLICE_X12Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    45.332 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    45.332    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_16_n_0
    SLICE_X12Y156        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    45.463 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_4/CO[1]
                         net (fo=21, routed)          0.801    46.265    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[2]
    SLICE_X12Y147        LUT3 (Prop_lut3_I0_O)        0.277    46.542 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_112/O
                         net (fo=1, routed)           0.000    46.542    design_1_i/hw0_0/inst/cycleEndTime[4]_i_112_n_0
    SLICE_X12Y147        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    46.986 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_90/CO[3]
                         net (fo=1, routed)           0.000    46.986    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_90_n_0
    SLICE_X12Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.086 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_65/CO[3]
                         net (fo=1, routed)           0.000    47.086    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_65_n_0
    SLICE_X12Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.186 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_40/CO[3]
                         net (fo=1, routed)           0.001    47.187    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_40_n_0
    SLICE_X12Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.287 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    47.287    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_19_n_0
    SLICE_X12Y151        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    47.418 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_5/CO[1]
                         net (fo=21, routed)          0.727    48.144    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[1]
    SLICE_X11Y148        LUT3 (Prop_lut3_I0_O)        0.277    48.421 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_98/O
                         net (fo=1, routed)           0.000    48.421    design_1_i/hw0_0/inst/cycleEndTime[4]_i_98_n_0
    SLICE_X11Y148        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    48.878 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_70/CO[3]
                         net (fo=1, routed)           0.000    48.878    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_70_n_0
    SLICE_X11Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    48.976 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_45/CO[3]
                         net (fo=1, routed)           0.001    48.977    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_45_n_0
    SLICE_X11Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.075 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_22/CO[3]
                         net (fo=1, routed)           0.000    49.075    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_22_n_0
    SLICE_X11Y151        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    49.207 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_6/CO[1]
                         net (fo=21, routed)          0.660    49.867    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[0]
    SLICE_X11Y152        LUT3 (Prop_lut3_I0_O)        0.275    50.142 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_102/O
                         net (fo=1, routed)           0.000    50.142    design_1_i/hw0_0/inst/cycleEndTime[4]_i_102_n_0
    SLICE_X11Y152        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    50.599 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_75/CO[3]
                         net (fo=1, routed)           0.000    50.599    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_75_n_0
    SLICE_X11Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    50.697 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_50/CO[3]
                         net (fo=1, routed)           0.000    50.697    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_50_n_0
    SLICE_X11Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    50.795 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    50.795    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_25_n_0
    SLICE_X11Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    50.893 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    50.893    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_11_n_0
    SLICE_X11Y156        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    51.109 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_2/CO[0]
                         net (fo=2, routed)           0.587    51.696    design_1_i/hw0_0/inst/cycleEndTime1[0]
    SLICE_X10Y151        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.698    52.394 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    52.394    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_1_n_0
    SLICE_X10Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    52.494 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    52.494    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_1_n_0
    SLICE_X10Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    52.594 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    52.594    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_1_n_0
    SLICE_X10Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    52.694 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    52.694    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_1_n_0
    SLICE_X10Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    52.794 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    52.794    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_1_n_0
    SLICE_X10Y156        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    53.056 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    53.056    design_1_i/hw0_0/inst/cycleEndTime0[24]
    SLICE_X10Y156        FDRE                                         r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    V4                                                0.000     6.250 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.850     7.100 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     8.103    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.107     1.996 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.381     3.378    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.455 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1795, routed)        1.420     4.875    design_1_i/hw0_0/inst/clk160m
    SLICE_X10Y156        FDRE                                         r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]/C
                         clock pessimism              0.313     5.187    
                         clock uncertainty           -0.063     5.124    
    SLICE_X10Y156        FDRE (Setup_fdre_C_D)        0.101     5.225    design_1_i/hw0_0/inst/cycleEndTime_reg[24]
  -------------------------------------------------------------------
                         required time                          5.225    
                         arrival time                         -53.056    
  -------------------------------------------------------------------
                         slack                                -47.831    

Slack (VIOLATED) :        -47.826ns  (required time - arrival time)
  Source:                 design_1_i/hw0_0/inst/cycleEndTime2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/cycleEndTime_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out2_design_1_clk_wiz_1_0 rise@6.250ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        54.089ns  (logic 33.917ns (62.706%)  route 20.172ns (37.294%))
  Logic Levels:           154  (CARRY4=128 LUT2=1 LUT3=25)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 4.875 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.038ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.888     0.888 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.953    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.972    -4.019 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -2.570    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.489 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1795, routed)        1.452    -1.038    design_1_i/hw0_0/inst/clk160m
    DSP48_X0Y54          DSP48E1                                      r  design_1_i/hw0_0/inst/cycleEndTime2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y54          DSP48E1 (Prop_dsp48e1_CLK_P[25])
                                                      3.375     2.337 r  design_1_i/hw0_0/inst/cycleEndTime2/P[25]
                         net (fo=2, routed)           0.618     2.956    design_1_i/hw0_0/inst/cycleEndTime2_n_80
    SLICE_X13Y134        LUT2 (Prop_lut2_I1_O)        0.105     3.061 r  design_1_i/hw0_0/inst/cycleEndTime[31]_i_40/O
                         net (fo=1, routed)           0.000     3.061    design_1_i/hw0_0/inst/cycleEndTime[31]_i_40_n_0
    SLICE_X13Y134        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     3.501 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.501    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_25_n_0
    SLICE_X13Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.599 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000     3.599    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_16_n_0
    SLICE_X13Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.697 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     3.697    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_7_n_0
    SLICE_X13Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.795 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.795    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_n_0
    SLICE_X13Y138        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     4.011 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_4/CO[0]
                         net (fo=21, routed)          0.852     4.863    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[24]
    SLICE_X14Y134        LUT3 (Prop_lut3_I0_O)        0.309     5.172 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_66/O
                         net (fo=1, routed)           0.000     5.172    design_1_i/hw0_0/inst/cycleEndTime[24]_i_66_n_0
    SLICE_X14Y134        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     5.595 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_42/CO[3]
                         net (fo=1, routed)           0.000     5.595    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_42_n_0
    SLICE_X14Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.695 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_22/CO[3]
                         net (fo=1, routed)           0.000     5.695    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_22_n_0
    SLICE_X14Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.795 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.795    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_10_n_0
    SLICE_X14Y137        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     5.926 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_2/CO[1]
                         net (fo=21, routed)          0.708     6.634    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[23]
    SLICE_X12Y130        LUT3 (Prop_lut3_I0_O)        0.277     6.911 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_87/O
                         net (fo=1, routed)           0.000     6.911    design_1_i/hw0_0/inst/cycleEndTime[24]_i_87_n_0
    SLICE_X12Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     7.355 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_67/CO[3]
                         net (fo=1, routed)           0.000     7.355    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_67_n_0
    SLICE_X12Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.455 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_47/CO[3]
                         net (fo=1, routed)           0.000     7.455    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_47_n_0
    SLICE_X12Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.555 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.555    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_27_n_0
    SLICE_X12Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.655 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.655    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_13_n_0
    SLICE_X12Y134        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     7.786 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_3/CO[1]
                         net (fo=21, routed)          0.839     8.625    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[22]
    SLICE_X11Y132        LUT3 (Prop_lut3_I0_O)        0.277     8.902 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_75/O
                         net (fo=1, routed)           0.000     8.902    design_1_i/hw0_0/inst/cycleEndTime[24]_i_75_n_0
    SLICE_X11Y132        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.359 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_52/CO[3]
                         net (fo=1, routed)           0.000     9.359    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_52_n_0
    SLICE_X11Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.457 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_32/CO[3]
                         net (fo=1, routed)           0.000     9.457    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_32_n_0
    SLICE_X11Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.555 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.555    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_16_n_0
    SLICE_X11Y135        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     9.687 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_4/CO[1]
                         net (fo=21, routed)          0.686    10.373    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[21]
    SLICE_X10Y134        LUT3 (Prop_lut3_I0_O)        0.275    10.648 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_93/O
                         net (fo=1, routed)           0.000    10.648    design_1_i/hw0_0/inst/cycleEndTime[24]_i_93_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    11.092 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_77/CO[3]
                         net (fo=1, routed)           0.000    11.092    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_77_n_0
    SLICE_X10Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.192 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_57/CO[3]
                         net (fo=1, routed)           0.000    11.192    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_57_n_0
    SLICE_X10Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.292 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    11.292    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_37_n_0
    SLICE_X10Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.392 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_19/CO[3]
                         net (fo=1, routed)           0.000    11.392    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_19_n_0
    SLICE_X10Y138        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    11.523 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_5/CO[1]
                         net (fo=21, routed)          0.547    12.070    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[20]
    SLICE_X11Y136        LUT3 (Prop_lut3_I0_O)        0.277    12.347 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_84/O
                         net (fo=1, routed)           0.000    12.347    design_1_i/hw0_0/inst/cycleEndTime[20]_i_84_n_0
    SLICE_X11Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    12.804 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_62/CO[3]
                         net (fo=1, routed)           0.000    12.804    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_62_n_0
    SLICE_X11Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.902 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    12.902    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_42_n_0
    SLICE_X11Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.000 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.000    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_22_n_0
    SLICE_X11Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.098 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.098    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_10_n_0
    SLICE_X11Y140        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    13.230 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_2/CO[1]
                         net (fo=21, routed)          0.744    13.974    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[19]
    SLICE_X13Y140        LUT3 (Prop_lut3_I0_O)        0.275    14.249 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_70/O
                         net (fo=1, routed)           0.000    14.249    design_1_i/hw0_0/inst/cycleEndTime[20]_i_70_n_0
    SLICE_X13Y140        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    14.706 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_47/CO[3]
                         net (fo=1, routed)           0.000    14.706    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_47_n_0
    SLICE_X13Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.804 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    14.804    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_27_n_0
    SLICE_X13Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.902 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.902    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_13_n_0
    SLICE_X13Y143        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    15.034 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_3/CO[1]
                         net (fo=21, routed)          0.790    15.825    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[18]
    SLICE_X15Y139        LUT3 (Prop_lut3_I0_O)        0.275    16.100 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_90/O
                         net (fo=1, routed)           0.000    16.100    design_1_i/hw0_0/inst/cycleEndTime[20]_i_90_n_0
    SLICE_X15Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    16.557 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.557    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_72_n_0
    SLICE_X15Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.655 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.655    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_52_n_0
    SLICE_X15Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.753 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.753    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_32_n_0
    SLICE_X15Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.851 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_16/CO[3]
                         net (fo=1, routed)           0.000    16.851    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_16_n_0
    SLICE_X15Y143        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    16.983 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_4/CO[1]
                         net (fo=21, routed)          0.882    17.864    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[17]
    SLICE_X10Y140        LUT3 (Prop_lut3_I0_O)        0.275    18.139 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_81/O
                         net (fo=1, routed)           0.000    18.139    design_1_i/hw0_0/inst/cycleEndTime[20]_i_81_n_0
    SLICE_X10Y140        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    18.562 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_57/CO[3]
                         net (fo=1, routed)           0.000    18.562    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_57_n_0
    SLICE_X10Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.662 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    18.662    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_37_n_0
    SLICE_X10Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.762 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    18.762    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_19_n_0
    SLICE_X10Y143        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    18.893 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_5/CO[1]
                         net (fo=21, routed)          0.692    19.586    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[16]
    SLICE_X9Y141         LUT3 (Prop_lut3_I0_O)        0.277    19.863 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_66/O
                         net (fo=1, routed)           0.000    19.863    design_1_i/hw0_0/inst/cycleEndTime[16]_i_66_n_0
    SLICE_X9Y141         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    20.303 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.303    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_42_n_0
    SLICE_X9Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.401 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_22/CO[3]
                         net (fo=1, routed)           0.000    20.401    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_22_n_0
    SLICE_X9Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.499 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.499    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_10_n_0
    SLICE_X9Y144         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    20.631 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_2/CO[1]
                         net (fo=21, routed)          0.797    21.428    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[15]
    SLICE_X8Y141         LUT3 (Prop_lut3_I0_O)        0.275    21.703 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_87/O
                         net (fo=1, routed)           0.000    21.703    design_1_i/hw0_0/inst/cycleEndTime[16]_i_87_n_0
    SLICE_X8Y141         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    22.147 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_67/CO[3]
                         net (fo=1, routed)           0.000    22.147    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_67_n_0
    SLICE_X8Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.247 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_47/CO[3]
                         net (fo=1, routed)           0.000    22.247    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_47_n_0
    SLICE_X8Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.347 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_27/CO[3]
                         net (fo=1, routed)           0.000    22.347    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_27_n_0
    SLICE_X8Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.447 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    22.447    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_13_n_0
    SLICE_X8Y145         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    22.578 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_3/CO[1]
                         net (fo=21, routed)          0.864    23.442    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[14]
    SLICE_X7Y142         LUT3 (Prop_lut3_I0_O)        0.277    23.719 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_90/O
                         net (fo=1, routed)           0.000    23.719    design_1_i/hw0_0/inst/cycleEndTime[16]_i_90_n_0
    SLICE_X7Y142         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    24.176 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_72/CO[3]
                         net (fo=1, routed)           0.000    24.176    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_72_n_0
    SLICE_X7Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.274 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_52/CO[3]
                         net (fo=1, routed)           0.000    24.274    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_52_n_0
    SLICE_X7Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.372 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_32/CO[3]
                         net (fo=1, routed)           0.000    24.372    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_32_n_0
    SLICE_X7Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.470 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    24.470    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_16_n_0
    SLICE_X7Y146         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    24.602 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_4/CO[1]
                         net (fo=21, routed)          0.680    25.281    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[13]
    SLICE_X6Y142         LUT3 (Prop_lut3_I0_O)        0.275    25.556 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_93/O
                         net (fo=1, routed)           0.000    25.556    design_1_i/hw0_0/inst/cycleEndTime[16]_i_93_n_0
    SLICE_X6Y142         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    26.000 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_77/CO[3]
                         net (fo=1, routed)           0.000    26.000    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_77_n_0
    SLICE_X6Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    26.100 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_57/CO[3]
                         net (fo=1, routed)           0.000    26.100    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_57_n_0
    SLICE_X6Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    26.200 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    26.200    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_37_n_0
    SLICE_X6Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    26.300 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.300    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_19_n_0
    SLICE_X6Y146         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    26.431 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_5/CO[1]
                         net (fo=21, routed)          0.910    27.341    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[12]
    SLICE_X12Y141        LUT3 (Prop_lut3_I0_O)        0.277    27.618 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_84/O
                         net (fo=1, routed)           0.000    27.618    design_1_i/hw0_0/inst/cycleEndTime[12]_i_84_n_0
    SLICE_X12Y141        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    28.062 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_62/CO[3]
                         net (fo=1, routed)           0.000    28.062    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_62_n_0
    SLICE_X12Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    28.162 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.162    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_42_n_0
    SLICE_X12Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    28.262 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    28.262    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_22_n_0
    SLICE_X12Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    28.362 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.362    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_10_n_0
    SLICE_X12Y145        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    28.493 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_2/CO[1]
                         net (fo=21, routed)          0.731    29.225    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[11]
    SLICE_X11Y141        LUT3 (Prop_lut3_I0_O)        0.277    29.502 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_87/O
                         net (fo=1, routed)           0.000    29.502    design_1_i/hw0_0/inst/cycleEndTime[12]_i_87_n_0
    SLICE_X11Y141        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    29.959 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_67/CO[3]
                         net (fo=1, routed)           0.000    29.959    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_67_n_0
    SLICE_X11Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.057 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    30.057    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_47_n_0
    SLICE_X11Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.155 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    30.155    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_27_n_0
    SLICE_X11Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.253 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.253    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_13_n_0
    SLICE_X11Y145        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    30.385 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_3/CO[1]
                         net (fo=21, routed)          0.540    30.925    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[10]
    SLICE_X10Y145        LUT3 (Prop_lut3_I0_O)        0.275    31.200 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_90/O
                         net (fo=1, routed)           0.000    31.200    design_1_i/hw0_0/inst/cycleEndTime[12]_i_90_n_0
    SLICE_X10Y145        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    31.644 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_72/CO[3]
                         net (fo=1, routed)           0.000    31.644    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_72_n_0
    SLICE_X10Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    31.744 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_52/CO[3]
                         net (fo=1, routed)           0.000    31.744    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_52_n_0
    SLICE_X10Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    31.844 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.844    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_32_n_0
    SLICE_X10Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    31.944 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.944    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_16_n_0
    SLICE_X10Y149        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    32.075 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_4/CO[1]
                         net (fo=21, routed)          0.698    32.773    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[9]
    SLICE_X9Y147         LUT3 (Prop_lut3_I0_O)        0.277    33.050 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_80/O
                         net (fo=1, routed)           0.000    33.050    design_1_i/hw0_0/inst/cycleEndTime[12]_i_80_n_0
    SLICE_X9Y147         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    33.507 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_57/CO[3]
                         net (fo=1, routed)           0.000    33.507    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_57_n_0
    SLICE_X9Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.605 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    33.605    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_37_n_0
    SLICE_X9Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.703 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_19/CO[3]
                         net (fo=1, routed)           0.001    33.703    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_19_n_0
    SLICE_X9Y150         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    33.835 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_5/CO[1]
                         net (fo=21, routed)          0.849    34.684    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[8]
    SLICE_X7Y147         LUT3 (Prop_lut3_I0_O)        0.275    34.959 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_84/O
                         net (fo=1, routed)           0.000    34.959    design_1_i/hw0_0/inst/cycleEndTime[8]_i_84_n_0
    SLICE_X7Y147         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    35.416 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_62/CO[3]
                         net (fo=1, routed)           0.000    35.416    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_62_n_0
    SLICE_X7Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.514 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_42/CO[3]
                         net (fo=1, routed)           0.000    35.514    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_42_n_0
    SLICE_X7Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.612 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_22/CO[3]
                         net (fo=1, routed)           0.001    35.613    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_22_n_0
    SLICE_X7Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.711 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    35.711    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_10_n_0
    SLICE_X7Y151         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    35.843 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_2/CO[1]
                         net (fo=21, routed)          0.902    36.745    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[7]
    SLICE_X8Y146         LUT3 (Prop_lut3_I0_O)        0.275    37.020 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_87/O
                         net (fo=1, routed)           0.000    37.020    design_1_i/hw0_0/inst/cycleEndTime[8]_i_87_n_0
    SLICE_X8Y146         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    37.464 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_67/CO[3]
                         net (fo=1, routed)           0.000    37.464    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_67_n_0
    SLICE_X8Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    37.564 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_47/CO[3]
                         net (fo=1, routed)           0.000    37.564    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_47_n_0
    SLICE_X8Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    37.664 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_27/CO[3]
                         net (fo=1, routed)           0.000    37.664    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_27_n_0
    SLICE_X8Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    37.764 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_13/CO[3]
                         net (fo=1, routed)           0.001    37.765    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_13_n_0
    SLICE_X8Y150         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    37.896 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_3/CO[1]
                         net (fo=21, routed)          0.748    38.644    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[6]
    SLICE_X14Y146        LUT3 (Prop_lut3_I0_O)        0.277    38.921 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_90/O
                         net (fo=1, routed)           0.000    38.921    design_1_i/hw0_0/inst/cycleEndTime[8]_i_90_n_0
    SLICE_X14Y146        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    39.365 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_72/CO[3]
                         net (fo=1, routed)           0.000    39.365    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_72_n_0
    SLICE_X14Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    39.465 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_52/CO[3]
                         net (fo=1, routed)           0.000    39.465    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_52_n_0
    SLICE_X14Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    39.565 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_32/CO[3]
                         net (fo=1, routed)           0.000    39.565    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_32_n_0
    SLICE_X14Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    39.665 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.001    39.666    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_16_n_0
    SLICE_X14Y150        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    39.797 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_4/CO[1]
                         net (fo=21, routed)          0.858    40.655    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[5]
    SLICE_X13Y146        LUT3 (Prop_lut3_I0_O)        0.277    40.932 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_81/O
                         net (fo=1, routed)           0.000    40.932    design_1_i/hw0_0/inst/cycleEndTime[8]_i_81_n_0
    SLICE_X13Y146        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    41.372 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_57/CO[3]
                         net (fo=1, routed)           0.000    41.372    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_57_n_0
    SLICE_X13Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    41.470 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_37/CO[3]
                         net (fo=1, routed)           0.000    41.470    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_37_n_0
    SLICE_X13Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    41.568 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    41.568    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_19_n_0
    SLICE_X13Y149        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    41.700 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_5/CO[1]
                         net (fo=21, routed)          0.807    42.506    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[4]
    SLICE_X13Y150        LUT3 (Prop_lut3_I0_O)        0.275    42.781 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_106/O
                         net (fo=1, routed)           0.000    42.781    design_1_i/hw0_0/inst/cycleEndTime[4]_i_106_n_0
    SLICE_X13Y150        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    43.238 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_80/CO[3]
                         net (fo=1, routed)           0.000    43.238    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_80_n_0
    SLICE_X13Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.336 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_55/CO[3]
                         net (fo=1, routed)           0.000    43.336    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_55_n_0
    SLICE_X13Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.434 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    43.434    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_30_n_0
    SLICE_X13Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.532 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_13/CO[3]
                         net (fo=1, routed)           0.000    43.532    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_13_n_0
    SLICE_X13Y154        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    43.664 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_3/CO[1]
                         net (fo=21, routed)          0.649    44.313    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[3]
    SLICE_X12Y152        LUT3 (Prop_lut3_I0_O)        0.275    44.588 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_109/O
                         net (fo=1, routed)           0.000    44.588    design_1_i/hw0_0/inst/cycleEndTime[4]_i_109_n_0
    SLICE_X12Y152        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    45.032 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_85/CO[3]
                         net (fo=1, routed)           0.000    45.032    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_85_n_0
    SLICE_X12Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    45.132 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_60/CO[3]
                         net (fo=1, routed)           0.000    45.132    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_60_n_0
    SLICE_X12Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    45.232 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    45.232    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_35_n_0
    SLICE_X12Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    45.332 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    45.332    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_16_n_0
    SLICE_X12Y156        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    45.463 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_4/CO[1]
                         net (fo=21, routed)          0.801    46.265    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[2]
    SLICE_X12Y147        LUT3 (Prop_lut3_I0_O)        0.277    46.542 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_112/O
                         net (fo=1, routed)           0.000    46.542    design_1_i/hw0_0/inst/cycleEndTime[4]_i_112_n_0
    SLICE_X12Y147        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    46.986 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_90/CO[3]
                         net (fo=1, routed)           0.000    46.986    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_90_n_0
    SLICE_X12Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.086 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_65/CO[3]
                         net (fo=1, routed)           0.000    47.086    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_65_n_0
    SLICE_X12Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.186 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_40/CO[3]
                         net (fo=1, routed)           0.001    47.187    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_40_n_0
    SLICE_X12Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.287 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    47.287    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_19_n_0
    SLICE_X12Y151        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    47.418 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_5/CO[1]
                         net (fo=21, routed)          0.727    48.144    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[1]
    SLICE_X11Y148        LUT3 (Prop_lut3_I0_O)        0.277    48.421 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_98/O
                         net (fo=1, routed)           0.000    48.421    design_1_i/hw0_0/inst/cycleEndTime[4]_i_98_n_0
    SLICE_X11Y148        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    48.878 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_70/CO[3]
                         net (fo=1, routed)           0.000    48.878    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_70_n_0
    SLICE_X11Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    48.976 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_45/CO[3]
                         net (fo=1, routed)           0.001    48.977    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_45_n_0
    SLICE_X11Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.075 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_22/CO[3]
                         net (fo=1, routed)           0.000    49.075    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_22_n_0
    SLICE_X11Y151        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    49.207 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_6/CO[1]
                         net (fo=21, routed)          0.660    49.867    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[0]
    SLICE_X11Y152        LUT3 (Prop_lut3_I0_O)        0.275    50.142 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_102/O
                         net (fo=1, routed)           0.000    50.142    design_1_i/hw0_0/inst/cycleEndTime[4]_i_102_n_0
    SLICE_X11Y152        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    50.599 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_75/CO[3]
                         net (fo=1, routed)           0.000    50.599    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_75_n_0
    SLICE_X11Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    50.697 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_50/CO[3]
                         net (fo=1, routed)           0.000    50.697    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_50_n_0
    SLICE_X11Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    50.795 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    50.795    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_25_n_0
    SLICE_X11Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    50.893 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    50.893    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_11_n_0
    SLICE_X11Y156        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    51.109 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_2/CO[0]
                         net (fo=2, routed)           0.587    51.696    design_1_i/hw0_0/inst/cycleEndTime1[0]
    SLICE_X10Y151        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.698    52.394 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    52.394    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_1_n_0
    SLICE_X10Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    52.494 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    52.494    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_1_n_0
    SLICE_X10Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    52.594 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    52.594    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_1_n_0
    SLICE_X10Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    52.694 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    52.694    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_1_n_0
    SLICE_X10Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    52.794 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    52.794    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_1_n_0
    SLICE_X10Y156        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    53.051 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    53.051    design_1_i/hw0_0/inst/cycleEndTime0[22]
    SLICE_X10Y156        FDRE                                         r  design_1_i/hw0_0/inst/cycleEndTime_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    V4                                                0.000     6.250 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.850     7.100 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     8.103    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.107     1.996 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.381     3.378    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.455 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1795, routed)        1.420     4.875    design_1_i/hw0_0/inst/clk160m
    SLICE_X10Y156        FDRE                                         r  design_1_i/hw0_0/inst/cycleEndTime_reg[22]/C
                         clock pessimism              0.313     5.187    
                         clock uncertainty           -0.063     5.124    
    SLICE_X10Y156        FDRE (Setup_fdre_C_D)        0.101     5.225    design_1_i/hw0_0/inst/cycleEndTime_reg[22]
  -------------------------------------------------------------------
                         required time                          5.225    
                         arrival time                         -53.051    
  -------------------------------------------------------------------
                         slack                                -47.826    

Slack (VIOLATED) :        -47.768ns  (required time - arrival time)
  Source:                 design_1_i/hw0_0/inst/cycleEndTime2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/cycleEndTime_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out2_design_1_clk_wiz_1_0 rise@6.250ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        54.031ns  (logic 33.859ns (62.666%)  route 20.172ns (37.334%))
  Logic Levels:           154  (CARRY4=128 LUT2=1 LUT3=25)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 4.875 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.038ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.888     0.888 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.953    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.972    -4.019 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -2.570    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.489 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1795, routed)        1.452    -1.038    design_1_i/hw0_0/inst/clk160m
    DSP48_X0Y54          DSP48E1                                      r  design_1_i/hw0_0/inst/cycleEndTime2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y54          DSP48E1 (Prop_dsp48e1_CLK_P[25])
                                                      3.375     2.337 r  design_1_i/hw0_0/inst/cycleEndTime2/P[25]
                         net (fo=2, routed)           0.618     2.956    design_1_i/hw0_0/inst/cycleEndTime2_n_80
    SLICE_X13Y134        LUT2 (Prop_lut2_I1_O)        0.105     3.061 r  design_1_i/hw0_0/inst/cycleEndTime[31]_i_40/O
                         net (fo=1, routed)           0.000     3.061    design_1_i/hw0_0/inst/cycleEndTime[31]_i_40_n_0
    SLICE_X13Y134        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     3.501 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.501    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_25_n_0
    SLICE_X13Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.599 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000     3.599    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_16_n_0
    SLICE_X13Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.697 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     3.697    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_7_n_0
    SLICE_X13Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.795 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.795    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_n_0
    SLICE_X13Y138        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     4.011 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_4/CO[0]
                         net (fo=21, routed)          0.852     4.863    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[24]
    SLICE_X14Y134        LUT3 (Prop_lut3_I0_O)        0.309     5.172 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_66/O
                         net (fo=1, routed)           0.000     5.172    design_1_i/hw0_0/inst/cycleEndTime[24]_i_66_n_0
    SLICE_X14Y134        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     5.595 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_42/CO[3]
                         net (fo=1, routed)           0.000     5.595    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_42_n_0
    SLICE_X14Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.695 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_22/CO[3]
                         net (fo=1, routed)           0.000     5.695    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_22_n_0
    SLICE_X14Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.795 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.795    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_10_n_0
    SLICE_X14Y137        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     5.926 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_2/CO[1]
                         net (fo=21, routed)          0.708     6.634    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[23]
    SLICE_X12Y130        LUT3 (Prop_lut3_I0_O)        0.277     6.911 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_87/O
                         net (fo=1, routed)           0.000     6.911    design_1_i/hw0_0/inst/cycleEndTime[24]_i_87_n_0
    SLICE_X12Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     7.355 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_67/CO[3]
                         net (fo=1, routed)           0.000     7.355    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_67_n_0
    SLICE_X12Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.455 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_47/CO[3]
                         net (fo=1, routed)           0.000     7.455    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_47_n_0
    SLICE_X12Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.555 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.555    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_27_n_0
    SLICE_X12Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.655 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.655    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_13_n_0
    SLICE_X12Y134        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     7.786 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_3/CO[1]
                         net (fo=21, routed)          0.839     8.625    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[22]
    SLICE_X11Y132        LUT3 (Prop_lut3_I0_O)        0.277     8.902 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_75/O
                         net (fo=1, routed)           0.000     8.902    design_1_i/hw0_0/inst/cycleEndTime[24]_i_75_n_0
    SLICE_X11Y132        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.359 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_52/CO[3]
                         net (fo=1, routed)           0.000     9.359    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_52_n_0
    SLICE_X11Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.457 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_32/CO[3]
                         net (fo=1, routed)           0.000     9.457    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_32_n_0
    SLICE_X11Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.555 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.555    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_16_n_0
    SLICE_X11Y135        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     9.687 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_4/CO[1]
                         net (fo=21, routed)          0.686    10.373    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[21]
    SLICE_X10Y134        LUT3 (Prop_lut3_I0_O)        0.275    10.648 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_93/O
                         net (fo=1, routed)           0.000    10.648    design_1_i/hw0_0/inst/cycleEndTime[24]_i_93_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    11.092 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_77/CO[3]
                         net (fo=1, routed)           0.000    11.092    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_77_n_0
    SLICE_X10Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.192 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_57/CO[3]
                         net (fo=1, routed)           0.000    11.192    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_57_n_0
    SLICE_X10Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.292 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    11.292    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_37_n_0
    SLICE_X10Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.392 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_19/CO[3]
                         net (fo=1, routed)           0.000    11.392    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_19_n_0
    SLICE_X10Y138        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    11.523 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_5/CO[1]
                         net (fo=21, routed)          0.547    12.070    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[20]
    SLICE_X11Y136        LUT3 (Prop_lut3_I0_O)        0.277    12.347 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_84/O
                         net (fo=1, routed)           0.000    12.347    design_1_i/hw0_0/inst/cycleEndTime[20]_i_84_n_0
    SLICE_X11Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    12.804 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_62/CO[3]
                         net (fo=1, routed)           0.000    12.804    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_62_n_0
    SLICE_X11Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.902 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    12.902    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_42_n_0
    SLICE_X11Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.000 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.000    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_22_n_0
    SLICE_X11Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.098 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.098    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_10_n_0
    SLICE_X11Y140        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    13.230 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_2/CO[1]
                         net (fo=21, routed)          0.744    13.974    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[19]
    SLICE_X13Y140        LUT3 (Prop_lut3_I0_O)        0.275    14.249 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_70/O
                         net (fo=1, routed)           0.000    14.249    design_1_i/hw0_0/inst/cycleEndTime[20]_i_70_n_0
    SLICE_X13Y140        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    14.706 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_47/CO[3]
                         net (fo=1, routed)           0.000    14.706    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_47_n_0
    SLICE_X13Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.804 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    14.804    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_27_n_0
    SLICE_X13Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.902 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.902    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_13_n_0
    SLICE_X13Y143        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    15.034 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_3/CO[1]
                         net (fo=21, routed)          0.790    15.825    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[18]
    SLICE_X15Y139        LUT3 (Prop_lut3_I0_O)        0.275    16.100 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_90/O
                         net (fo=1, routed)           0.000    16.100    design_1_i/hw0_0/inst/cycleEndTime[20]_i_90_n_0
    SLICE_X15Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    16.557 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.557    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_72_n_0
    SLICE_X15Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.655 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.655    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_52_n_0
    SLICE_X15Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.753 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.753    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_32_n_0
    SLICE_X15Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.851 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_16/CO[3]
                         net (fo=1, routed)           0.000    16.851    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_16_n_0
    SLICE_X15Y143        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    16.983 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_4/CO[1]
                         net (fo=21, routed)          0.882    17.864    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[17]
    SLICE_X10Y140        LUT3 (Prop_lut3_I0_O)        0.275    18.139 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_81/O
                         net (fo=1, routed)           0.000    18.139    design_1_i/hw0_0/inst/cycleEndTime[20]_i_81_n_0
    SLICE_X10Y140        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    18.562 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_57/CO[3]
                         net (fo=1, routed)           0.000    18.562    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_57_n_0
    SLICE_X10Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.662 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    18.662    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_37_n_0
    SLICE_X10Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.762 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    18.762    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_19_n_0
    SLICE_X10Y143        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    18.893 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_5/CO[1]
                         net (fo=21, routed)          0.692    19.586    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[16]
    SLICE_X9Y141         LUT3 (Prop_lut3_I0_O)        0.277    19.863 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_66/O
                         net (fo=1, routed)           0.000    19.863    design_1_i/hw0_0/inst/cycleEndTime[16]_i_66_n_0
    SLICE_X9Y141         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    20.303 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.303    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_42_n_0
    SLICE_X9Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.401 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_22/CO[3]
                         net (fo=1, routed)           0.000    20.401    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_22_n_0
    SLICE_X9Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.499 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.499    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_10_n_0
    SLICE_X9Y144         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    20.631 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_2/CO[1]
                         net (fo=21, routed)          0.797    21.428    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[15]
    SLICE_X8Y141         LUT3 (Prop_lut3_I0_O)        0.275    21.703 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_87/O
                         net (fo=1, routed)           0.000    21.703    design_1_i/hw0_0/inst/cycleEndTime[16]_i_87_n_0
    SLICE_X8Y141         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    22.147 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_67/CO[3]
                         net (fo=1, routed)           0.000    22.147    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_67_n_0
    SLICE_X8Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.247 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_47/CO[3]
                         net (fo=1, routed)           0.000    22.247    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_47_n_0
    SLICE_X8Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.347 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_27/CO[3]
                         net (fo=1, routed)           0.000    22.347    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_27_n_0
    SLICE_X8Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.447 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    22.447    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_13_n_0
    SLICE_X8Y145         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    22.578 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_3/CO[1]
                         net (fo=21, routed)          0.864    23.442    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[14]
    SLICE_X7Y142         LUT3 (Prop_lut3_I0_O)        0.277    23.719 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_90/O
                         net (fo=1, routed)           0.000    23.719    design_1_i/hw0_0/inst/cycleEndTime[16]_i_90_n_0
    SLICE_X7Y142         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    24.176 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_72/CO[3]
                         net (fo=1, routed)           0.000    24.176    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_72_n_0
    SLICE_X7Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.274 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_52/CO[3]
                         net (fo=1, routed)           0.000    24.274    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_52_n_0
    SLICE_X7Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.372 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_32/CO[3]
                         net (fo=1, routed)           0.000    24.372    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_32_n_0
    SLICE_X7Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.470 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    24.470    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_16_n_0
    SLICE_X7Y146         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    24.602 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_4/CO[1]
                         net (fo=21, routed)          0.680    25.281    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[13]
    SLICE_X6Y142         LUT3 (Prop_lut3_I0_O)        0.275    25.556 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_93/O
                         net (fo=1, routed)           0.000    25.556    design_1_i/hw0_0/inst/cycleEndTime[16]_i_93_n_0
    SLICE_X6Y142         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    26.000 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_77/CO[3]
                         net (fo=1, routed)           0.000    26.000    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_77_n_0
    SLICE_X6Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    26.100 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_57/CO[3]
                         net (fo=1, routed)           0.000    26.100    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_57_n_0
    SLICE_X6Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    26.200 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    26.200    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_37_n_0
    SLICE_X6Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    26.300 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.300    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_19_n_0
    SLICE_X6Y146         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    26.431 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_5/CO[1]
                         net (fo=21, routed)          0.910    27.341    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[12]
    SLICE_X12Y141        LUT3 (Prop_lut3_I0_O)        0.277    27.618 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_84/O
                         net (fo=1, routed)           0.000    27.618    design_1_i/hw0_0/inst/cycleEndTime[12]_i_84_n_0
    SLICE_X12Y141        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    28.062 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_62/CO[3]
                         net (fo=1, routed)           0.000    28.062    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_62_n_0
    SLICE_X12Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    28.162 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.162    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_42_n_0
    SLICE_X12Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    28.262 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    28.262    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_22_n_0
    SLICE_X12Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    28.362 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.362    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_10_n_0
    SLICE_X12Y145        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    28.493 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_2/CO[1]
                         net (fo=21, routed)          0.731    29.225    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[11]
    SLICE_X11Y141        LUT3 (Prop_lut3_I0_O)        0.277    29.502 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_87/O
                         net (fo=1, routed)           0.000    29.502    design_1_i/hw0_0/inst/cycleEndTime[12]_i_87_n_0
    SLICE_X11Y141        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    29.959 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_67/CO[3]
                         net (fo=1, routed)           0.000    29.959    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_67_n_0
    SLICE_X11Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.057 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    30.057    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_47_n_0
    SLICE_X11Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.155 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    30.155    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_27_n_0
    SLICE_X11Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.253 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.253    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_13_n_0
    SLICE_X11Y145        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    30.385 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_3/CO[1]
                         net (fo=21, routed)          0.540    30.925    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[10]
    SLICE_X10Y145        LUT3 (Prop_lut3_I0_O)        0.275    31.200 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_90/O
                         net (fo=1, routed)           0.000    31.200    design_1_i/hw0_0/inst/cycleEndTime[12]_i_90_n_0
    SLICE_X10Y145        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    31.644 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_72/CO[3]
                         net (fo=1, routed)           0.000    31.644    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_72_n_0
    SLICE_X10Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    31.744 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_52/CO[3]
                         net (fo=1, routed)           0.000    31.744    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_52_n_0
    SLICE_X10Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    31.844 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.844    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_32_n_0
    SLICE_X10Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    31.944 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.944    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_16_n_0
    SLICE_X10Y149        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    32.075 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_4/CO[1]
                         net (fo=21, routed)          0.698    32.773    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[9]
    SLICE_X9Y147         LUT3 (Prop_lut3_I0_O)        0.277    33.050 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_80/O
                         net (fo=1, routed)           0.000    33.050    design_1_i/hw0_0/inst/cycleEndTime[12]_i_80_n_0
    SLICE_X9Y147         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    33.507 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_57/CO[3]
                         net (fo=1, routed)           0.000    33.507    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_57_n_0
    SLICE_X9Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.605 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    33.605    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_37_n_0
    SLICE_X9Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.703 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_19/CO[3]
                         net (fo=1, routed)           0.001    33.703    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_19_n_0
    SLICE_X9Y150         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    33.835 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_5/CO[1]
                         net (fo=21, routed)          0.849    34.684    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[8]
    SLICE_X7Y147         LUT3 (Prop_lut3_I0_O)        0.275    34.959 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_84/O
                         net (fo=1, routed)           0.000    34.959    design_1_i/hw0_0/inst/cycleEndTime[8]_i_84_n_0
    SLICE_X7Y147         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    35.416 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_62/CO[3]
                         net (fo=1, routed)           0.000    35.416    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_62_n_0
    SLICE_X7Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.514 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_42/CO[3]
                         net (fo=1, routed)           0.000    35.514    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_42_n_0
    SLICE_X7Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.612 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_22/CO[3]
                         net (fo=1, routed)           0.001    35.613    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_22_n_0
    SLICE_X7Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.711 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    35.711    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_10_n_0
    SLICE_X7Y151         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    35.843 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_2/CO[1]
                         net (fo=21, routed)          0.902    36.745    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[7]
    SLICE_X8Y146         LUT3 (Prop_lut3_I0_O)        0.275    37.020 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_87/O
                         net (fo=1, routed)           0.000    37.020    design_1_i/hw0_0/inst/cycleEndTime[8]_i_87_n_0
    SLICE_X8Y146         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    37.464 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_67/CO[3]
                         net (fo=1, routed)           0.000    37.464    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_67_n_0
    SLICE_X8Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    37.564 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_47/CO[3]
                         net (fo=1, routed)           0.000    37.564    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_47_n_0
    SLICE_X8Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    37.664 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_27/CO[3]
                         net (fo=1, routed)           0.000    37.664    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_27_n_0
    SLICE_X8Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    37.764 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_13/CO[3]
                         net (fo=1, routed)           0.001    37.765    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_13_n_0
    SLICE_X8Y150         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    37.896 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_3/CO[1]
                         net (fo=21, routed)          0.748    38.644    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[6]
    SLICE_X14Y146        LUT3 (Prop_lut3_I0_O)        0.277    38.921 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_90/O
                         net (fo=1, routed)           0.000    38.921    design_1_i/hw0_0/inst/cycleEndTime[8]_i_90_n_0
    SLICE_X14Y146        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    39.365 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_72/CO[3]
                         net (fo=1, routed)           0.000    39.365    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_72_n_0
    SLICE_X14Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    39.465 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_52/CO[3]
                         net (fo=1, routed)           0.000    39.465    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_52_n_0
    SLICE_X14Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    39.565 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_32/CO[3]
                         net (fo=1, routed)           0.000    39.565    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_32_n_0
    SLICE_X14Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    39.665 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.001    39.666    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_16_n_0
    SLICE_X14Y150        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    39.797 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_4/CO[1]
                         net (fo=21, routed)          0.858    40.655    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[5]
    SLICE_X13Y146        LUT3 (Prop_lut3_I0_O)        0.277    40.932 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_81/O
                         net (fo=1, routed)           0.000    40.932    design_1_i/hw0_0/inst/cycleEndTime[8]_i_81_n_0
    SLICE_X13Y146        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    41.372 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_57/CO[3]
                         net (fo=1, routed)           0.000    41.372    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_57_n_0
    SLICE_X13Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    41.470 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_37/CO[3]
                         net (fo=1, routed)           0.000    41.470    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_37_n_0
    SLICE_X13Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    41.568 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    41.568    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_19_n_0
    SLICE_X13Y149        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    41.700 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_5/CO[1]
                         net (fo=21, routed)          0.807    42.506    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[4]
    SLICE_X13Y150        LUT3 (Prop_lut3_I0_O)        0.275    42.781 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_106/O
                         net (fo=1, routed)           0.000    42.781    design_1_i/hw0_0/inst/cycleEndTime[4]_i_106_n_0
    SLICE_X13Y150        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    43.238 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_80/CO[3]
                         net (fo=1, routed)           0.000    43.238    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_80_n_0
    SLICE_X13Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.336 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_55/CO[3]
                         net (fo=1, routed)           0.000    43.336    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_55_n_0
    SLICE_X13Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.434 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    43.434    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_30_n_0
    SLICE_X13Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.532 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_13/CO[3]
                         net (fo=1, routed)           0.000    43.532    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_13_n_0
    SLICE_X13Y154        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    43.664 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_3/CO[1]
                         net (fo=21, routed)          0.649    44.313    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[3]
    SLICE_X12Y152        LUT3 (Prop_lut3_I0_O)        0.275    44.588 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_109/O
                         net (fo=1, routed)           0.000    44.588    design_1_i/hw0_0/inst/cycleEndTime[4]_i_109_n_0
    SLICE_X12Y152        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    45.032 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_85/CO[3]
                         net (fo=1, routed)           0.000    45.032    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_85_n_0
    SLICE_X12Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    45.132 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_60/CO[3]
                         net (fo=1, routed)           0.000    45.132    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_60_n_0
    SLICE_X12Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    45.232 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    45.232    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_35_n_0
    SLICE_X12Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    45.332 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    45.332    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_16_n_0
    SLICE_X12Y156        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    45.463 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_4/CO[1]
                         net (fo=21, routed)          0.801    46.265    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[2]
    SLICE_X12Y147        LUT3 (Prop_lut3_I0_O)        0.277    46.542 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_112/O
                         net (fo=1, routed)           0.000    46.542    design_1_i/hw0_0/inst/cycleEndTime[4]_i_112_n_0
    SLICE_X12Y147        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    46.986 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_90/CO[3]
                         net (fo=1, routed)           0.000    46.986    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_90_n_0
    SLICE_X12Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.086 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_65/CO[3]
                         net (fo=1, routed)           0.000    47.086    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_65_n_0
    SLICE_X12Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.186 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_40/CO[3]
                         net (fo=1, routed)           0.001    47.187    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_40_n_0
    SLICE_X12Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.287 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    47.287    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_19_n_0
    SLICE_X12Y151        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    47.418 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_5/CO[1]
                         net (fo=21, routed)          0.727    48.144    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[1]
    SLICE_X11Y148        LUT3 (Prop_lut3_I0_O)        0.277    48.421 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_98/O
                         net (fo=1, routed)           0.000    48.421    design_1_i/hw0_0/inst/cycleEndTime[4]_i_98_n_0
    SLICE_X11Y148        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    48.878 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_70/CO[3]
                         net (fo=1, routed)           0.000    48.878    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_70_n_0
    SLICE_X11Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    48.976 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_45/CO[3]
                         net (fo=1, routed)           0.001    48.977    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_45_n_0
    SLICE_X11Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.075 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_22/CO[3]
                         net (fo=1, routed)           0.000    49.075    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_22_n_0
    SLICE_X11Y151        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    49.207 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_6/CO[1]
                         net (fo=21, routed)          0.660    49.867    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[0]
    SLICE_X11Y152        LUT3 (Prop_lut3_I0_O)        0.275    50.142 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_102/O
                         net (fo=1, routed)           0.000    50.142    design_1_i/hw0_0/inst/cycleEndTime[4]_i_102_n_0
    SLICE_X11Y152        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    50.599 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_75/CO[3]
                         net (fo=1, routed)           0.000    50.599    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_75_n_0
    SLICE_X11Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    50.697 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_50/CO[3]
                         net (fo=1, routed)           0.000    50.697    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_50_n_0
    SLICE_X11Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    50.795 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    50.795    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_25_n_0
    SLICE_X11Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    50.893 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    50.893    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_11_n_0
    SLICE_X11Y156        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    51.109 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_2/CO[0]
                         net (fo=2, routed)           0.587    51.696    design_1_i/hw0_0/inst/cycleEndTime1[0]
    SLICE_X10Y151        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.698    52.394 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    52.394    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_1_n_0
    SLICE_X10Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    52.494 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    52.494    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_1_n_0
    SLICE_X10Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    52.594 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    52.594    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_1_n_0
    SLICE_X10Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    52.694 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    52.694    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_1_n_0
    SLICE_X10Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    52.794 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    52.794    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_1_n_0
    SLICE_X10Y156        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    52.993 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    52.993    design_1_i/hw0_0/inst/cycleEndTime0[23]
    SLICE_X10Y156        FDRE                                         r  design_1_i/hw0_0/inst/cycleEndTime_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    V4                                                0.000     6.250 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.850     7.100 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     8.103    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.107     1.996 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.381     3.378    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.455 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1795, routed)        1.420     4.875    design_1_i/hw0_0/inst/clk160m
    SLICE_X10Y156        FDRE                                         r  design_1_i/hw0_0/inst/cycleEndTime_reg[23]/C
                         clock pessimism              0.313     5.187    
                         clock uncertainty           -0.063     5.124    
    SLICE_X10Y156        FDRE (Setup_fdre_C_D)        0.101     5.225    design_1_i/hw0_0/inst/cycleEndTime_reg[23]
  -------------------------------------------------------------------
                         required time                          5.225    
                         arrival time                         -52.993    
  -------------------------------------------------------------------
                         slack                                -47.768    

Slack (VIOLATED) :        -47.747ns  (required time - arrival time)
  Source:                 design_1_i/hw0_0/inst/cycleEndTime2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/cycleEndTime_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out2_design_1_clk_wiz_1_0 rise@6.250ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        54.010ns  (logic 33.838ns (62.652%)  route 20.172ns (37.348%))
  Logic Levels:           154  (CARRY4=128 LUT2=1 LUT3=25)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 4.875 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.038ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.888     0.888 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.953    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.972    -4.019 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -2.570    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.489 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1795, routed)        1.452    -1.038    design_1_i/hw0_0/inst/clk160m
    DSP48_X0Y54          DSP48E1                                      r  design_1_i/hw0_0/inst/cycleEndTime2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y54          DSP48E1 (Prop_dsp48e1_CLK_P[25])
                                                      3.375     2.337 r  design_1_i/hw0_0/inst/cycleEndTime2/P[25]
                         net (fo=2, routed)           0.618     2.956    design_1_i/hw0_0/inst/cycleEndTime2_n_80
    SLICE_X13Y134        LUT2 (Prop_lut2_I1_O)        0.105     3.061 r  design_1_i/hw0_0/inst/cycleEndTime[31]_i_40/O
                         net (fo=1, routed)           0.000     3.061    design_1_i/hw0_0/inst/cycleEndTime[31]_i_40_n_0
    SLICE_X13Y134        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     3.501 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.501    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_25_n_0
    SLICE_X13Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.599 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000     3.599    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_16_n_0
    SLICE_X13Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.697 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     3.697    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_7_n_0
    SLICE_X13Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.795 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.795    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_n_0
    SLICE_X13Y138        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     4.011 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_4/CO[0]
                         net (fo=21, routed)          0.852     4.863    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[24]
    SLICE_X14Y134        LUT3 (Prop_lut3_I0_O)        0.309     5.172 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_66/O
                         net (fo=1, routed)           0.000     5.172    design_1_i/hw0_0/inst/cycleEndTime[24]_i_66_n_0
    SLICE_X14Y134        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     5.595 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_42/CO[3]
                         net (fo=1, routed)           0.000     5.595    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_42_n_0
    SLICE_X14Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.695 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_22/CO[3]
                         net (fo=1, routed)           0.000     5.695    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_22_n_0
    SLICE_X14Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.795 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.795    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_10_n_0
    SLICE_X14Y137        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     5.926 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_2/CO[1]
                         net (fo=21, routed)          0.708     6.634    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[23]
    SLICE_X12Y130        LUT3 (Prop_lut3_I0_O)        0.277     6.911 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_87/O
                         net (fo=1, routed)           0.000     6.911    design_1_i/hw0_0/inst/cycleEndTime[24]_i_87_n_0
    SLICE_X12Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     7.355 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_67/CO[3]
                         net (fo=1, routed)           0.000     7.355    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_67_n_0
    SLICE_X12Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.455 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_47/CO[3]
                         net (fo=1, routed)           0.000     7.455    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_47_n_0
    SLICE_X12Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.555 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.555    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_27_n_0
    SLICE_X12Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.655 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.655    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_13_n_0
    SLICE_X12Y134        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     7.786 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_3/CO[1]
                         net (fo=21, routed)          0.839     8.625    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[22]
    SLICE_X11Y132        LUT3 (Prop_lut3_I0_O)        0.277     8.902 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_75/O
                         net (fo=1, routed)           0.000     8.902    design_1_i/hw0_0/inst/cycleEndTime[24]_i_75_n_0
    SLICE_X11Y132        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.359 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_52/CO[3]
                         net (fo=1, routed)           0.000     9.359    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_52_n_0
    SLICE_X11Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.457 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_32/CO[3]
                         net (fo=1, routed)           0.000     9.457    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_32_n_0
    SLICE_X11Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.555 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.555    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_16_n_0
    SLICE_X11Y135        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     9.687 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_4/CO[1]
                         net (fo=21, routed)          0.686    10.373    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[21]
    SLICE_X10Y134        LUT3 (Prop_lut3_I0_O)        0.275    10.648 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_93/O
                         net (fo=1, routed)           0.000    10.648    design_1_i/hw0_0/inst/cycleEndTime[24]_i_93_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    11.092 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_77/CO[3]
                         net (fo=1, routed)           0.000    11.092    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_77_n_0
    SLICE_X10Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.192 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_57/CO[3]
                         net (fo=1, routed)           0.000    11.192    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_57_n_0
    SLICE_X10Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.292 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    11.292    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_37_n_0
    SLICE_X10Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.392 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_19/CO[3]
                         net (fo=1, routed)           0.000    11.392    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_19_n_0
    SLICE_X10Y138        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    11.523 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_5/CO[1]
                         net (fo=21, routed)          0.547    12.070    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[20]
    SLICE_X11Y136        LUT3 (Prop_lut3_I0_O)        0.277    12.347 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_84/O
                         net (fo=1, routed)           0.000    12.347    design_1_i/hw0_0/inst/cycleEndTime[20]_i_84_n_0
    SLICE_X11Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    12.804 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_62/CO[3]
                         net (fo=1, routed)           0.000    12.804    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_62_n_0
    SLICE_X11Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.902 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    12.902    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_42_n_0
    SLICE_X11Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.000 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.000    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_22_n_0
    SLICE_X11Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.098 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.098    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_10_n_0
    SLICE_X11Y140        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    13.230 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_2/CO[1]
                         net (fo=21, routed)          0.744    13.974    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[19]
    SLICE_X13Y140        LUT3 (Prop_lut3_I0_O)        0.275    14.249 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_70/O
                         net (fo=1, routed)           0.000    14.249    design_1_i/hw0_0/inst/cycleEndTime[20]_i_70_n_0
    SLICE_X13Y140        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    14.706 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_47/CO[3]
                         net (fo=1, routed)           0.000    14.706    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_47_n_0
    SLICE_X13Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.804 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    14.804    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_27_n_0
    SLICE_X13Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.902 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.902    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_13_n_0
    SLICE_X13Y143        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    15.034 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_3/CO[1]
                         net (fo=21, routed)          0.790    15.825    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[18]
    SLICE_X15Y139        LUT3 (Prop_lut3_I0_O)        0.275    16.100 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_90/O
                         net (fo=1, routed)           0.000    16.100    design_1_i/hw0_0/inst/cycleEndTime[20]_i_90_n_0
    SLICE_X15Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    16.557 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.557    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_72_n_0
    SLICE_X15Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.655 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.655    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_52_n_0
    SLICE_X15Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.753 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.753    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_32_n_0
    SLICE_X15Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.851 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_16/CO[3]
                         net (fo=1, routed)           0.000    16.851    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_16_n_0
    SLICE_X15Y143        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    16.983 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_4/CO[1]
                         net (fo=21, routed)          0.882    17.864    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[17]
    SLICE_X10Y140        LUT3 (Prop_lut3_I0_O)        0.275    18.139 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_81/O
                         net (fo=1, routed)           0.000    18.139    design_1_i/hw0_0/inst/cycleEndTime[20]_i_81_n_0
    SLICE_X10Y140        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    18.562 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_57/CO[3]
                         net (fo=1, routed)           0.000    18.562    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_57_n_0
    SLICE_X10Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.662 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    18.662    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_37_n_0
    SLICE_X10Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.762 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    18.762    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_19_n_0
    SLICE_X10Y143        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    18.893 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_5/CO[1]
                         net (fo=21, routed)          0.692    19.586    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[16]
    SLICE_X9Y141         LUT3 (Prop_lut3_I0_O)        0.277    19.863 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_66/O
                         net (fo=1, routed)           0.000    19.863    design_1_i/hw0_0/inst/cycleEndTime[16]_i_66_n_0
    SLICE_X9Y141         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    20.303 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.303    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_42_n_0
    SLICE_X9Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.401 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_22/CO[3]
                         net (fo=1, routed)           0.000    20.401    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_22_n_0
    SLICE_X9Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.499 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.499    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_10_n_0
    SLICE_X9Y144         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    20.631 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_2/CO[1]
                         net (fo=21, routed)          0.797    21.428    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[15]
    SLICE_X8Y141         LUT3 (Prop_lut3_I0_O)        0.275    21.703 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_87/O
                         net (fo=1, routed)           0.000    21.703    design_1_i/hw0_0/inst/cycleEndTime[16]_i_87_n_0
    SLICE_X8Y141         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    22.147 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_67/CO[3]
                         net (fo=1, routed)           0.000    22.147    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_67_n_0
    SLICE_X8Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.247 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_47/CO[3]
                         net (fo=1, routed)           0.000    22.247    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_47_n_0
    SLICE_X8Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.347 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_27/CO[3]
                         net (fo=1, routed)           0.000    22.347    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_27_n_0
    SLICE_X8Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.447 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    22.447    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_13_n_0
    SLICE_X8Y145         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    22.578 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_3/CO[1]
                         net (fo=21, routed)          0.864    23.442    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[14]
    SLICE_X7Y142         LUT3 (Prop_lut3_I0_O)        0.277    23.719 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_90/O
                         net (fo=1, routed)           0.000    23.719    design_1_i/hw0_0/inst/cycleEndTime[16]_i_90_n_0
    SLICE_X7Y142         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    24.176 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_72/CO[3]
                         net (fo=1, routed)           0.000    24.176    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_72_n_0
    SLICE_X7Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.274 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_52/CO[3]
                         net (fo=1, routed)           0.000    24.274    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_52_n_0
    SLICE_X7Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.372 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_32/CO[3]
                         net (fo=1, routed)           0.000    24.372    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_32_n_0
    SLICE_X7Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.470 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    24.470    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_16_n_0
    SLICE_X7Y146         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    24.602 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_4/CO[1]
                         net (fo=21, routed)          0.680    25.281    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[13]
    SLICE_X6Y142         LUT3 (Prop_lut3_I0_O)        0.275    25.556 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_93/O
                         net (fo=1, routed)           0.000    25.556    design_1_i/hw0_0/inst/cycleEndTime[16]_i_93_n_0
    SLICE_X6Y142         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    26.000 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_77/CO[3]
                         net (fo=1, routed)           0.000    26.000    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_77_n_0
    SLICE_X6Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    26.100 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_57/CO[3]
                         net (fo=1, routed)           0.000    26.100    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_57_n_0
    SLICE_X6Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    26.200 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    26.200    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_37_n_0
    SLICE_X6Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    26.300 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.300    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_19_n_0
    SLICE_X6Y146         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    26.431 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_5/CO[1]
                         net (fo=21, routed)          0.910    27.341    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[12]
    SLICE_X12Y141        LUT3 (Prop_lut3_I0_O)        0.277    27.618 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_84/O
                         net (fo=1, routed)           0.000    27.618    design_1_i/hw0_0/inst/cycleEndTime[12]_i_84_n_0
    SLICE_X12Y141        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    28.062 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_62/CO[3]
                         net (fo=1, routed)           0.000    28.062    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_62_n_0
    SLICE_X12Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    28.162 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.162    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_42_n_0
    SLICE_X12Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    28.262 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    28.262    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_22_n_0
    SLICE_X12Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    28.362 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.362    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_10_n_0
    SLICE_X12Y145        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    28.493 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_2/CO[1]
                         net (fo=21, routed)          0.731    29.225    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[11]
    SLICE_X11Y141        LUT3 (Prop_lut3_I0_O)        0.277    29.502 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_87/O
                         net (fo=1, routed)           0.000    29.502    design_1_i/hw0_0/inst/cycleEndTime[12]_i_87_n_0
    SLICE_X11Y141        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    29.959 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_67/CO[3]
                         net (fo=1, routed)           0.000    29.959    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_67_n_0
    SLICE_X11Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.057 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    30.057    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_47_n_0
    SLICE_X11Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.155 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    30.155    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_27_n_0
    SLICE_X11Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.253 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.253    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_13_n_0
    SLICE_X11Y145        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    30.385 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_3/CO[1]
                         net (fo=21, routed)          0.540    30.925    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[10]
    SLICE_X10Y145        LUT3 (Prop_lut3_I0_O)        0.275    31.200 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_90/O
                         net (fo=1, routed)           0.000    31.200    design_1_i/hw0_0/inst/cycleEndTime[12]_i_90_n_0
    SLICE_X10Y145        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    31.644 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_72/CO[3]
                         net (fo=1, routed)           0.000    31.644    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_72_n_0
    SLICE_X10Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    31.744 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_52/CO[3]
                         net (fo=1, routed)           0.000    31.744    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_52_n_0
    SLICE_X10Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    31.844 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.844    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_32_n_0
    SLICE_X10Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    31.944 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.944    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_16_n_0
    SLICE_X10Y149        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    32.075 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_4/CO[1]
                         net (fo=21, routed)          0.698    32.773    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[9]
    SLICE_X9Y147         LUT3 (Prop_lut3_I0_O)        0.277    33.050 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_80/O
                         net (fo=1, routed)           0.000    33.050    design_1_i/hw0_0/inst/cycleEndTime[12]_i_80_n_0
    SLICE_X9Y147         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    33.507 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_57/CO[3]
                         net (fo=1, routed)           0.000    33.507    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_57_n_0
    SLICE_X9Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.605 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    33.605    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_37_n_0
    SLICE_X9Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.703 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_19/CO[3]
                         net (fo=1, routed)           0.001    33.703    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_19_n_0
    SLICE_X9Y150         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    33.835 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_5/CO[1]
                         net (fo=21, routed)          0.849    34.684    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[8]
    SLICE_X7Y147         LUT3 (Prop_lut3_I0_O)        0.275    34.959 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_84/O
                         net (fo=1, routed)           0.000    34.959    design_1_i/hw0_0/inst/cycleEndTime[8]_i_84_n_0
    SLICE_X7Y147         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    35.416 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_62/CO[3]
                         net (fo=1, routed)           0.000    35.416    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_62_n_0
    SLICE_X7Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.514 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_42/CO[3]
                         net (fo=1, routed)           0.000    35.514    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_42_n_0
    SLICE_X7Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.612 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_22/CO[3]
                         net (fo=1, routed)           0.001    35.613    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_22_n_0
    SLICE_X7Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.711 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    35.711    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_10_n_0
    SLICE_X7Y151         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    35.843 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_2/CO[1]
                         net (fo=21, routed)          0.902    36.745    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[7]
    SLICE_X8Y146         LUT3 (Prop_lut3_I0_O)        0.275    37.020 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_87/O
                         net (fo=1, routed)           0.000    37.020    design_1_i/hw0_0/inst/cycleEndTime[8]_i_87_n_0
    SLICE_X8Y146         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    37.464 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_67/CO[3]
                         net (fo=1, routed)           0.000    37.464    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_67_n_0
    SLICE_X8Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    37.564 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_47/CO[3]
                         net (fo=1, routed)           0.000    37.564    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_47_n_0
    SLICE_X8Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    37.664 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_27/CO[3]
                         net (fo=1, routed)           0.000    37.664    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_27_n_0
    SLICE_X8Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    37.764 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_13/CO[3]
                         net (fo=1, routed)           0.001    37.765    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_13_n_0
    SLICE_X8Y150         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    37.896 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_3/CO[1]
                         net (fo=21, routed)          0.748    38.644    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[6]
    SLICE_X14Y146        LUT3 (Prop_lut3_I0_O)        0.277    38.921 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_90/O
                         net (fo=1, routed)           0.000    38.921    design_1_i/hw0_0/inst/cycleEndTime[8]_i_90_n_0
    SLICE_X14Y146        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    39.365 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_72/CO[3]
                         net (fo=1, routed)           0.000    39.365    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_72_n_0
    SLICE_X14Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    39.465 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_52/CO[3]
                         net (fo=1, routed)           0.000    39.465    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_52_n_0
    SLICE_X14Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    39.565 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_32/CO[3]
                         net (fo=1, routed)           0.000    39.565    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_32_n_0
    SLICE_X14Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    39.665 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.001    39.666    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_16_n_0
    SLICE_X14Y150        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    39.797 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_4/CO[1]
                         net (fo=21, routed)          0.858    40.655    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[5]
    SLICE_X13Y146        LUT3 (Prop_lut3_I0_O)        0.277    40.932 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_81/O
                         net (fo=1, routed)           0.000    40.932    design_1_i/hw0_0/inst/cycleEndTime[8]_i_81_n_0
    SLICE_X13Y146        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    41.372 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_57/CO[3]
                         net (fo=1, routed)           0.000    41.372    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_57_n_0
    SLICE_X13Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    41.470 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_37/CO[3]
                         net (fo=1, routed)           0.000    41.470    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_37_n_0
    SLICE_X13Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    41.568 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    41.568    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_19_n_0
    SLICE_X13Y149        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    41.700 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_5/CO[1]
                         net (fo=21, routed)          0.807    42.506    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[4]
    SLICE_X13Y150        LUT3 (Prop_lut3_I0_O)        0.275    42.781 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_106/O
                         net (fo=1, routed)           0.000    42.781    design_1_i/hw0_0/inst/cycleEndTime[4]_i_106_n_0
    SLICE_X13Y150        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    43.238 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_80/CO[3]
                         net (fo=1, routed)           0.000    43.238    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_80_n_0
    SLICE_X13Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.336 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_55/CO[3]
                         net (fo=1, routed)           0.000    43.336    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_55_n_0
    SLICE_X13Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.434 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    43.434    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_30_n_0
    SLICE_X13Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.532 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_13/CO[3]
                         net (fo=1, routed)           0.000    43.532    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_13_n_0
    SLICE_X13Y154        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    43.664 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_3/CO[1]
                         net (fo=21, routed)          0.649    44.313    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[3]
    SLICE_X12Y152        LUT3 (Prop_lut3_I0_O)        0.275    44.588 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_109/O
                         net (fo=1, routed)           0.000    44.588    design_1_i/hw0_0/inst/cycleEndTime[4]_i_109_n_0
    SLICE_X12Y152        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    45.032 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_85/CO[3]
                         net (fo=1, routed)           0.000    45.032    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_85_n_0
    SLICE_X12Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    45.132 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_60/CO[3]
                         net (fo=1, routed)           0.000    45.132    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_60_n_0
    SLICE_X12Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    45.232 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    45.232    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_35_n_0
    SLICE_X12Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    45.332 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    45.332    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_16_n_0
    SLICE_X12Y156        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    45.463 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_4/CO[1]
                         net (fo=21, routed)          0.801    46.265    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[2]
    SLICE_X12Y147        LUT3 (Prop_lut3_I0_O)        0.277    46.542 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_112/O
                         net (fo=1, routed)           0.000    46.542    design_1_i/hw0_0/inst/cycleEndTime[4]_i_112_n_0
    SLICE_X12Y147        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    46.986 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_90/CO[3]
                         net (fo=1, routed)           0.000    46.986    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_90_n_0
    SLICE_X12Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.086 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_65/CO[3]
                         net (fo=1, routed)           0.000    47.086    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_65_n_0
    SLICE_X12Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.186 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_40/CO[3]
                         net (fo=1, routed)           0.001    47.187    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_40_n_0
    SLICE_X12Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.287 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    47.287    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_19_n_0
    SLICE_X12Y151        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    47.418 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_5/CO[1]
                         net (fo=21, routed)          0.727    48.144    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[1]
    SLICE_X11Y148        LUT3 (Prop_lut3_I0_O)        0.277    48.421 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_98/O
                         net (fo=1, routed)           0.000    48.421    design_1_i/hw0_0/inst/cycleEndTime[4]_i_98_n_0
    SLICE_X11Y148        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    48.878 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_70/CO[3]
                         net (fo=1, routed)           0.000    48.878    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_70_n_0
    SLICE_X11Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    48.976 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_45/CO[3]
                         net (fo=1, routed)           0.001    48.977    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_45_n_0
    SLICE_X11Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.075 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_22/CO[3]
                         net (fo=1, routed)           0.000    49.075    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_22_n_0
    SLICE_X11Y151        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    49.207 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_6/CO[1]
                         net (fo=21, routed)          0.660    49.867    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[0]
    SLICE_X11Y152        LUT3 (Prop_lut3_I0_O)        0.275    50.142 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_102/O
                         net (fo=1, routed)           0.000    50.142    design_1_i/hw0_0/inst/cycleEndTime[4]_i_102_n_0
    SLICE_X11Y152        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    50.599 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_75/CO[3]
                         net (fo=1, routed)           0.000    50.599    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_75_n_0
    SLICE_X11Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    50.697 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_50/CO[3]
                         net (fo=1, routed)           0.000    50.697    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_50_n_0
    SLICE_X11Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    50.795 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    50.795    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_25_n_0
    SLICE_X11Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    50.893 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    50.893    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_11_n_0
    SLICE_X11Y156        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    51.109 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_2/CO[0]
                         net (fo=2, routed)           0.587    51.696    design_1_i/hw0_0/inst/cycleEndTime1[0]
    SLICE_X10Y151        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.698    52.394 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    52.394    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_1_n_0
    SLICE_X10Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    52.494 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    52.494    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_1_n_0
    SLICE_X10Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    52.594 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    52.594    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_1_n_0
    SLICE_X10Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    52.694 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    52.694    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_1_n_0
    SLICE_X10Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    52.794 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    52.794    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_1_n_0
    SLICE_X10Y156        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    52.972 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    52.972    design_1_i/hw0_0/inst/cycleEndTime0[21]
    SLICE_X10Y156        FDRE                                         r  design_1_i/hw0_0/inst/cycleEndTime_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    V4                                                0.000     6.250 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.850     7.100 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     8.103    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.107     1.996 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.381     3.378    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.455 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1795, routed)        1.420     4.875    design_1_i/hw0_0/inst/clk160m
    SLICE_X10Y156        FDRE                                         r  design_1_i/hw0_0/inst/cycleEndTime_reg[21]/C
                         clock pessimism              0.313     5.187    
                         clock uncertainty           -0.063     5.124    
    SLICE_X10Y156        FDRE (Setup_fdre_C_D)        0.101     5.225    design_1_i/hw0_0/inst/cycleEndTime_reg[21]
  -------------------------------------------------------------------
                         required time                          5.225    
                         arrival time                         -52.972    
  -------------------------------------------------------------------
                         slack                                -47.747    

Slack (VIOLATED) :        -47.731ns  (required time - arrival time)
  Source:                 design_1_i/hw0_0/inst/cycleEndTime2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/cycleEndTime_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out2_design_1_clk_wiz_1_0 rise@6.250ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        53.994ns  (logic 33.822ns (62.641%)  route 20.172ns (37.359%))
  Logic Levels:           153  (CARRY4=127 LUT2=1 LUT3=25)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 4.875 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.038ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.888     0.888 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.953    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.972    -4.019 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -2.570    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.489 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1795, routed)        1.452    -1.038    design_1_i/hw0_0/inst/clk160m
    DSP48_X0Y54          DSP48E1                                      r  design_1_i/hw0_0/inst/cycleEndTime2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y54          DSP48E1 (Prop_dsp48e1_CLK_P[25])
                                                      3.375     2.337 r  design_1_i/hw0_0/inst/cycleEndTime2/P[25]
                         net (fo=2, routed)           0.618     2.956    design_1_i/hw0_0/inst/cycleEndTime2_n_80
    SLICE_X13Y134        LUT2 (Prop_lut2_I1_O)        0.105     3.061 r  design_1_i/hw0_0/inst/cycleEndTime[31]_i_40/O
                         net (fo=1, routed)           0.000     3.061    design_1_i/hw0_0/inst/cycleEndTime[31]_i_40_n_0
    SLICE_X13Y134        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     3.501 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.501    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_25_n_0
    SLICE_X13Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.599 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000     3.599    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_16_n_0
    SLICE_X13Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.697 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     3.697    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_7_n_0
    SLICE_X13Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.795 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.795    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_n_0
    SLICE_X13Y138        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     4.011 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_4/CO[0]
                         net (fo=21, routed)          0.852     4.863    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[24]
    SLICE_X14Y134        LUT3 (Prop_lut3_I0_O)        0.309     5.172 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_66/O
                         net (fo=1, routed)           0.000     5.172    design_1_i/hw0_0/inst/cycleEndTime[24]_i_66_n_0
    SLICE_X14Y134        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     5.595 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_42/CO[3]
                         net (fo=1, routed)           0.000     5.595    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_42_n_0
    SLICE_X14Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.695 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_22/CO[3]
                         net (fo=1, routed)           0.000     5.695    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_22_n_0
    SLICE_X14Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.795 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.795    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_10_n_0
    SLICE_X14Y137        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     5.926 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_2/CO[1]
                         net (fo=21, routed)          0.708     6.634    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[23]
    SLICE_X12Y130        LUT3 (Prop_lut3_I0_O)        0.277     6.911 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_87/O
                         net (fo=1, routed)           0.000     6.911    design_1_i/hw0_0/inst/cycleEndTime[24]_i_87_n_0
    SLICE_X12Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     7.355 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_67/CO[3]
                         net (fo=1, routed)           0.000     7.355    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_67_n_0
    SLICE_X12Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.455 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_47/CO[3]
                         net (fo=1, routed)           0.000     7.455    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_47_n_0
    SLICE_X12Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.555 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.555    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_27_n_0
    SLICE_X12Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.655 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.655    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_13_n_0
    SLICE_X12Y134        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     7.786 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_3/CO[1]
                         net (fo=21, routed)          0.839     8.625    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[22]
    SLICE_X11Y132        LUT3 (Prop_lut3_I0_O)        0.277     8.902 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_75/O
                         net (fo=1, routed)           0.000     8.902    design_1_i/hw0_0/inst/cycleEndTime[24]_i_75_n_0
    SLICE_X11Y132        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.359 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_52/CO[3]
                         net (fo=1, routed)           0.000     9.359    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_52_n_0
    SLICE_X11Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.457 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_32/CO[3]
                         net (fo=1, routed)           0.000     9.457    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_32_n_0
    SLICE_X11Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.555 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.555    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_16_n_0
    SLICE_X11Y135        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     9.687 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_4/CO[1]
                         net (fo=21, routed)          0.686    10.373    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[21]
    SLICE_X10Y134        LUT3 (Prop_lut3_I0_O)        0.275    10.648 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_93/O
                         net (fo=1, routed)           0.000    10.648    design_1_i/hw0_0/inst/cycleEndTime[24]_i_93_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    11.092 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_77/CO[3]
                         net (fo=1, routed)           0.000    11.092    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_77_n_0
    SLICE_X10Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.192 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_57/CO[3]
                         net (fo=1, routed)           0.000    11.192    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_57_n_0
    SLICE_X10Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.292 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    11.292    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_37_n_0
    SLICE_X10Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.392 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_19/CO[3]
                         net (fo=1, routed)           0.000    11.392    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_19_n_0
    SLICE_X10Y138        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    11.523 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_5/CO[1]
                         net (fo=21, routed)          0.547    12.070    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[20]
    SLICE_X11Y136        LUT3 (Prop_lut3_I0_O)        0.277    12.347 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_84/O
                         net (fo=1, routed)           0.000    12.347    design_1_i/hw0_0/inst/cycleEndTime[20]_i_84_n_0
    SLICE_X11Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    12.804 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_62/CO[3]
                         net (fo=1, routed)           0.000    12.804    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_62_n_0
    SLICE_X11Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.902 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    12.902    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_42_n_0
    SLICE_X11Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.000 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.000    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_22_n_0
    SLICE_X11Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.098 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.098    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_10_n_0
    SLICE_X11Y140        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    13.230 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_2/CO[1]
                         net (fo=21, routed)          0.744    13.974    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[19]
    SLICE_X13Y140        LUT3 (Prop_lut3_I0_O)        0.275    14.249 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_70/O
                         net (fo=1, routed)           0.000    14.249    design_1_i/hw0_0/inst/cycleEndTime[20]_i_70_n_0
    SLICE_X13Y140        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    14.706 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_47/CO[3]
                         net (fo=1, routed)           0.000    14.706    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_47_n_0
    SLICE_X13Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.804 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    14.804    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_27_n_0
    SLICE_X13Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.902 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.902    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_13_n_0
    SLICE_X13Y143        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    15.034 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_3/CO[1]
                         net (fo=21, routed)          0.790    15.825    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[18]
    SLICE_X15Y139        LUT3 (Prop_lut3_I0_O)        0.275    16.100 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_90/O
                         net (fo=1, routed)           0.000    16.100    design_1_i/hw0_0/inst/cycleEndTime[20]_i_90_n_0
    SLICE_X15Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    16.557 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.557    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_72_n_0
    SLICE_X15Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.655 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.655    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_52_n_0
    SLICE_X15Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.753 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.753    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_32_n_0
    SLICE_X15Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.851 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_16/CO[3]
                         net (fo=1, routed)           0.000    16.851    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_16_n_0
    SLICE_X15Y143        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    16.983 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_4/CO[1]
                         net (fo=21, routed)          0.882    17.864    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[17]
    SLICE_X10Y140        LUT3 (Prop_lut3_I0_O)        0.275    18.139 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_81/O
                         net (fo=1, routed)           0.000    18.139    design_1_i/hw0_0/inst/cycleEndTime[20]_i_81_n_0
    SLICE_X10Y140        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    18.562 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_57/CO[3]
                         net (fo=1, routed)           0.000    18.562    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_57_n_0
    SLICE_X10Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.662 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    18.662    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_37_n_0
    SLICE_X10Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.762 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    18.762    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_19_n_0
    SLICE_X10Y143        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    18.893 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_5/CO[1]
                         net (fo=21, routed)          0.692    19.586    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[16]
    SLICE_X9Y141         LUT3 (Prop_lut3_I0_O)        0.277    19.863 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_66/O
                         net (fo=1, routed)           0.000    19.863    design_1_i/hw0_0/inst/cycleEndTime[16]_i_66_n_0
    SLICE_X9Y141         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    20.303 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.303    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_42_n_0
    SLICE_X9Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.401 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_22/CO[3]
                         net (fo=1, routed)           0.000    20.401    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_22_n_0
    SLICE_X9Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.499 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.499    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_10_n_0
    SLICE_X9Y144         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    20.631 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_2/CO[1]
                         net (fo=21, routed)          0.797    21.428    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[15]
    SLICE_X8Y141         LUT3 (Prop_lut3_I0_O)        0.275    21.703 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_87/O
                         net (fo=1, routed)           0.000    21.703    design_1_i/hw0_0/inst/cycleEndTime[16]_i_87_n_0
    SLICE_X8Y141         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    22.147 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_67/CO[3]
                         net (fo=1, routed)           0.000    22.147    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_67_n_0
    SLICE_X8Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.247 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_47/CO[3]
                         net (fo=1, routed)           0.000    22.247    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_47_n_0
    SLICE_X8Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.347 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_27/CO[3]
                         net (fo=1, routed)           0.000    22.347    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_27_n_0
    SLICE_X8Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.447 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    22.447    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_13_n_0
    SLICE_X8Y145         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    22.578 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_3/CO[1]
                         net (fo=21, routed)          0.864    23.442    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[14]
    SLICE_X7Y142         LUT3 (Prop_lut3_I0_O)        0.277    23.719 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_90/O
                         net (fo=1, routed)           0.000    23.719    design_1_i/hw0_0/inst/cycleEndTime[16]_i_90_n_0
    SLICE_X7Y142         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    24.176 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_72/CO[3]
                         net (fo=1, routed)           0.000    24.176    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_72_n_0
    SLICE_X7Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.274 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_52/CO[3]
                         net (fo=1, routed)           0.000    24.274    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_52_n_0
    SLICE_X7Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.372 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_32/CO[3]
                         net (fo=1, routed)           0.000    24.372    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_32_n_0
    SLICE_X7Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.470 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    24.470    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_16_n_0
    SLICE_X7Y146         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    24.602 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_4/CO[1]
                         net (fo=21, routed)          0.680    25.281    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[13]
    SLICE_X6Y142         LUT3 (Prop_lut3_I0_O)        0.275    25.556 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_93/O
                         net (fo=1, routed)           0.000    25.556    design_1_i/hw0_0/inst/cycleEndTime[16]_i_93_n_0
    SLICE_X6Y142         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    26.000 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_77/CO[3]
                         net (fo=1, routed)           0.000    26.000    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_77_n_0
    SLICE_X6Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    26.100 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_57/CO[3]
                         net (fo=1, routed)           0.000    26.100    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_57_n_0
    SLICE_X6Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    26.200 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    26.200    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_37_n_0
    SLICE_X6Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    26.300 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.300    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_19_n_0
    SLICE_X6Y146         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    26.431 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_5/CO[1]
                         net (fo=21, routed)          0.910    27.341    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[12]
    SLICE_X12Y141        LUT3 (Prop_lut3_I0_O)        0.277    27.618 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_84/O
                         net (fo=1, routed)           0.000    27.618    design_1_i/hw0_0/inst/cycleEndTime[12]_i_84_n_0
    SLICE_X12Y141        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    28.062 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_62/CO[3]
                         net (fo=1, routed)           0.000    28.062    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_62_n_0
    SLICE_X12Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    28.162 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.162    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_42_n_0
    SLICE_X12Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    28.262 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    28.262    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_22_n_0
    SLICE_X12Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    28.362 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.362    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_10_n_0
    SLICE_X12Y145        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    28.493 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_2/CO[1]
                         net (fo=21, routed)          0.731    29.225    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[11]
    SLICE_X11Y141        LUT3 (Prop_lut3_I0_O)        0.277    29.502 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_87/O
                         net (fo=1, routed)           0.000    29.502    design_1_i/hw0_0/inst/cycleEndTime[12]_i_87_n_0
    SLICE_X11Y141        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    29.959 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_67/CO[3]
                         net (fo=1, routed)           0.000    29.959    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_67_n_0
    SLICE_X11Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.057 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    30.057    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_47_n_0
    SLICE_X11Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.155 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    30.155    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_27_n_0
    SLICE_X11Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.253 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.253    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_13_n_0
    SLICE_X11Y145        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    30.385 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_3/CO[1]
                         net (fo=21, routed)          0.540    30.925    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[10]
    SLICE_X10Y145        LUT3 (Prop_lut3_I0_O)        0.275    31.200 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_90/O
                         net (fo=1, routed)           0.000    31.200    design_1_i/hw0_0/inst/cycleEndTime[12]_i_90_n_0
    SLICE_X10Y145        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    31.644 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_72/CO[3]
                         net (fo=1, routed)           0.000    31.644    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_72_n_0
    SLICE_X10Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    31.744 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_52/CO[3]
                         net (fo=1, routed)           0.000    31.744    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_52_n_0
    SLICE_X10Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    31.844 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.844    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_32_n_0
    SLICE_X10Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    31.944 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.944    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_16_n_0
    SLICE_X10Y149        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    32.075 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_4/CO[1]
                         net (fo=21, routed)          0.698    32.773    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[9]
    SLICE_X9Y147         LUT3 (Prop_lut3_I0_O)        0.277    33.050 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_80/O
                         net (fo=1, routed)           0.000    33.050    design_1_i/hw0_0/inst/cycleEndTime[12]_i_80_n_0
    SLICE_X9Y147         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    33.507 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_57/CO[3]
                         net (fo=1, routed)           0.000    33.507    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_57_n_0
    SLICE_X9Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.605 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    33.605    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_37_n_0
    SLICE_X9Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.703 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_19/CO[3]
                         net (fo=1, routed)           0.001    33.703    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_19_n_0
    SLICE_X9Y150         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    33.835 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_5/CO[1]
                         net (fo=21, routed)          0.849    34.684    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[8]
    SLICE_X7Y147         LUT3 (Prop_lut3_I0_O)        0.275    34.959 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_84/O
                         net (fo=1, routed)           0.000    34.959    design_1_i/hw0_0/inst/cycleEndTime[8]_i_84_n_0
    SLICE_X7Y147         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    35.416 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_62/CO[3]
                         net (fo=1, routed)           0.000    35.416    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_62_n_0
    SLICE_X7Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.514 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_42/CO[3]
                         net (fo=1, routed)           0.000    35.514    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_42_n_0
    SLICE_X7Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.612 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_22/CO[3]
                         net (fo=1, routed)           0.001    35.613    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_22_n_0
    SLICE_X7Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.711 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    35.711    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_10_n_0
    SLICE_X7Y151         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    35.843 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_2/CO[1]
                         net (fo=21, routed)          0.902    36.745    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[7]
    SLICE_X8Y146         LUT3 (Prop_lut3_I0_O)        0.275    37.020 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_87/O
                         net (fo=1, routed)           0.000    37.020    design_1_i/hw0_0/inst/cycleEndTime[8]_i_87_n_0
    SLICE_X8Y146         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    37.464 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_67/CO[3]
                         net (fo=1, routed)           0.000    37.464    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_67_n_0
    SLICE_X8Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    37.564 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_47/CO[3]
                         net (fo=1, routed)           0.000    37.564    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_47_n_0
    SLICE_X8Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    37.664 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_27/CO[3]
                         net (fo=1, routed)           0.000    37.664    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_27_n_0
    SLICE_X8Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    37.764 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_13/CO[3]
                         net (fo=1, routed)           0.001    37.765    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_13_n_0
    SLICE_X8Y150         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    37.896 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_3/CO[1]
                         net (fo=21, routed)          0.748    38.644    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[6]
    SLICE_X14Y146        LUT3 (Prop_lut3_I0_O)        0.277    38.921 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_90/O
                         net (fo=1, routed)           0.000    38.921    design_1_i/hw0_0/inst/cycleEndTime[8]_i_90_n_0
    SLICE_X14Y146        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    39.365 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_72/CO[3]
                         net (fo=1, routed)           0.000    39.365    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_72_n_0
    SLICE_X14Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    39.465 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_52/CO[3]
                         net (fo=1, routed)           0.000    39.465    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_52_n_0
    SLICE_X14Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    39.565 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_32/CO[3]
                         net (fo=1, routed)           0.000    39.565    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_32_n_0
    SLICE_X14Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    39.665 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.001    39.666    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_16_n_0
    SLICE_X14Y150        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    39.797 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_4/CO[1]
                         net (fo=21, routed)          0.858    40.655    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[5]
    SLICE_X13Y146        LUT3 (Prop_lut3_I0_O)        0.277    40.932 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_81/O
                         net (fo=1, routed)           0.000    40.932    design_1_i/hw0_0/inst/cycleEndTime[8]_i_81_n_0
    SLICE_X13Y146        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    41.372 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_57/CO[3]
                         net (fo=1, routed)           0.000    41.372    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_57_n_0
    SLICE_X13Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    41.470 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_37/CO[3]
                         net (fo=1, routed)           0.000    41.470    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_37_n_0
    SLICE_X13Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    41.568 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    41.568    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_19_n_0
    SLICE_X13Y149        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    41.700 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_5/CO[1]
                         net (fo=21, routed)          0.807    42.506    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[4]
    SLICE_X13Y150        LUT3 (Prop_lut3_I0_O)        0.275    42.781 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_106/O
                         net (fo=1, routed)           0.000    42.781    design_1_i/hw0_0/inst/cycleEndTime[4]_i_106_n_0
    SLICE_X13Y150        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    43.238 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_80/CO[3]
                         net (fo=1, routed)           0.000    43.238    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_80_n_0
    SLICE_X13Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.336 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_55/CO[3]
                         net (fo=1, routed)           0.000    43.336    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_55_n_0
    SLICE_X13Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.434 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    43.434    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_30_n_0
    SLICE_X13Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.532 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_13/CO[3]
                         net (fo=1, routed)           0.000    43.532    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_13_n_0
    SLICE_X13Y154        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    43.664 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_3/CO[1]
                         net (fo=21, routed)          0.649    44.313    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[3]
    SLICE_X12Y152        LUT3 (Prop_lut3_I0_O)        0.275    44.588 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_109/O
                         net (fo=1, routed)           0.000    44.588    design_1_i/hw0_0/inst/cycleEndTime[4]_i_109_n_0
    SLICE_X12Y152        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    45.032 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_85/CO[3]
                         net (fo=1, routed)           0.000    45.032    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_85_n_0
    SLICE_X12Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    45.132 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_60/CO[3]
                         net (fo=1, routed)           0.000    45.132    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_60_n_0
    SLICE_X12Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    45.232 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    45.232    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_35_n_0
    SLICE_X12Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    45.332 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    45.332    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_16_n_0
    SLICE_X12Y156        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    45.463 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_4/CO[1]
                         net (fo=21, routed)          0.801    46.265    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[2]
    SLICE_X12Y147        LUT3 (Prop_lut3_I0_O)        0.277    46.542 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_112/O
                         net (fo=1, routed)           0.000    46.542    design_1_i/hw0_0/inst/cycleEndTime[4]_i_112_n_0
    SLICE_X12Y147        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    46.986 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_90/CO[3]
                         net (fo=1, routed)           0.000    46.986    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_90_n_0
    SLICE_X12Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.086 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_65/CO[3]
                         net (fo=1, routed)           0.000    47.086    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_65_n_0
    SLICE_X12Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.186 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_40/CO[3]
                         net (fo=1, routed)           0.001    47.187    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_40_n_0
    SLICE_X12Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.287 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    47.287    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_19_n_0
    SLICE_X12Y151        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    47.418 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_5/CO[1]
                         net (fo=21, routed)          0.727    48.144    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[1]
    SLICE_X11Y148        LUT3 (Prop_lut3_I0_O)        0.277    48.421 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_98/O
                         net (fo=1, routed)           0.000    48.421    design_1_i/hw0_0/inst/cycleEndTime[4]_i_98_n_0
    SLICE_X11Y148        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    48.878 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_70/CO[3]
                         net (fo=1, routed)           0.000    48.878    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_70_n_0
    SLICE_X11Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    48.976 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_45/CO[3]
                         net (fo=1, routed)           0.001    48.977    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_45_n_0
    SLICE_X11Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.075 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_22/CO[3]
                         net (fo=1, routed)           0.000    49.075    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_22_n_0
    SLICE_X11Y151        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    49.207 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_6/CO[1]
                         net (fo=21, routed)          0.660    49.867    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[0]
    SLICE_X11Y152        LUT3 (Prop_lut3_I0_O)        0.275    50.142 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_102/O
                         net (fo=1, routed)           0.000    50.142    design_1_i/hw0_0/inst/cycleEndTime[4]_i_102_n_0
    SLICE_X11Y152        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    50.599 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_75/CO[3]
                         net (fo=1, routed)           0.000    50.599    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_75_n_0
    SLICE_X11Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    50.697 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_50/CO[3]
                         net (fo=1, routed)           0.000    50.697    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_50_n_0
    SLICE_X11Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    50.795 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    50.795    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_25_n_0
    SLICE_X11Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    50.893 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    50.893    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_11_n_0
    SLICE_X11Y156        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    51.109 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_2/CO[0]
                         net (fo=2, routed)           0.587    51.696    design_1_i/hw0_0/inst/cycleEndTime1[0]
    SLICE_X10Y151        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.698    52.394 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    52.394    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_1_n_0
    SLICE_X10Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    52.494 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    52.494    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_1_n_0
    SLICE_X10Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    52.594 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    52.594    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_1_n_0
    SLICE_X10Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    52.694 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    52.694    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_1_n_0
    SLICE_X10Y155        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    52.956 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    52.956    design_1_i/hw0_0/inst/cycleEndTime0[20]
    SLICE_X10Y155        FDRE                                         r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    V4                                                0.000     6.250 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.850     7.100 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     8.103    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.107     1.996 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.381     3.378    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.455 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1795, routed)        1.420     4.875    design_1_i/hw0_0/inst/clk160m
    SLICE_X10Y155        FDRE                                         r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]/C
                         clock pessimism              0.313     5.187    
                         clock uncertainty           -0.063     5.124    
    SLICE_X10Y155        FDRE (Setup_fdre_C_D)        0.101     5.225    design_1_i/hw0_0/inst/cycleEndTime_reg[20]
  -------------------------------------------------------------------
                         required time                          5.225    
                         arrival time                         -52.956    
  -------------------------------------------------------------------
                         slack                                -47.731    

Slack (VIOLATED) :        -47.726ns  (required time - arrival time)
  Source:                 design_1_i/hw0_0/inst/cycleEndTime2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/cycleEndTime_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out2_design_1_clk_wiz_1_0 rise@6.250ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        53.989ns  (logic 33.817ns (62.637%)  route 20.172ns (37.363%))
  Logic Levels:           153  (CARRY4=127 LUT2=1 LUT3=25)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 4.875 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.038ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.888     0.888 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.953    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.972    -4.019 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -2.570    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.489 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1795, routed)        1.452    -1.038    design_1_i/hw0_0/inst/clk160m
    DSP48_X0Y54          DSP48E1                                      r  design_1_i/hw0_0/inst/cycleEndTime2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y54          DSP48E1 (Prop_dsp48e1_CLK_P[25])
                                                      3.375     2.337 r  design_1_i/hw0_0/inst/cycleEndTime2/P[25]
                         net (fo=2, routed)           0.618     2.956    design_1_i/hw0_0/inst/cycleEndTime2_n_80
    SLICE_X13Y134        LUT2 (Prop_lut2_I1_O)        0.105     3.061 r  design_1_i/hw0_0/inst/cycleEndTime[31]_i_40/O
                         net (fo=1, routed)           0.000     3.061    design_1_i/hw0_0/inst/cycleEndTime[31]_i_40_n_0
    SLICE_X13Y134        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     3.501 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.501    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_25_n_0
    SLICE_X13Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.599 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000     3.599    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_16_n_0
    SLICE_X13Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.697 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     3.697    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_7_n_0
    SLICE_X13Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.795 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.795    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_n_0
    SLICE_X13Y138        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     4.011 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_4/CO[0]
                         net (fo=21, routed)          0.852     4.863    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[24]
    SLICE_X14Y134        LUT3 (Prop_lut3_I0_O)        0.309     5.172 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_66/O
                         net (fo=1, routed)           0.000     5.172    design_1_i/hw0_0/inst/cycleEndTime[24]_i_66_n_0
    SLICE_X14Y134        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     5.595 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_42/CO[3]
                         net (fo=1, routed)           0.000     5.595    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_42_n_0
    SLICE_X14Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.695 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_22/CO[3]
                         net (fo=1, routed)           0.000     5.695    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_22_n_0
    SLICE_X14Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.795 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.795    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_10_n_0
    SLICE_X14Y137        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     5.926 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_2/CO[1]
                         net (fo=21, routed)          0.708     6.634    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[23]
    SLICE_X12Y130        LUT3 (Prop_lut3_I0_O)        0.277     6.911 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_87/O
                         net (fo=1, routed)           0.000     6.911    design_1_i/hw0_0/inst/cycleEndTime[24]_i_87_n_0
    SLICE_X12Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     7.355 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_67/CO[3]
                         net (fo=1, routed)           0.000     7.355    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_67_n_0
    SLICE_X12Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.455 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_47/CO[3]
                         net (fo=1, routed)           0.000     7.455    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_47_n_0
    SLICE_X12Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.555 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.555    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_27_n_0
    SLICE_X12Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.655 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.655    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_13_n_0
    SLICE_X12Y134        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     7.786 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_3/CO[1]
                         net (fo=21, routed)          0.839     8.625    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[22]
    SLICE_X11Y132        LUT3 (Prop_lut3_I0_O)        0.277     8.902 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_75/O
                         net (fo=1, routed)           0.000     8.902    design_1_i/hw0_0/inst/cycleEndTime[24]_i_75_n_0
    SLICE_X11Y132        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.359 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_52/CO[3]
                         net (fo=1, routed)           0.000     9.359    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_52_n_0
    SLICE_X11Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.457 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_32/CO[3]
                         net (fo=1, routed)           0.000     9.457    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_32_n_0
    SLICE_X11Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.555 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.555    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_16_n_0
    SLICE_X11Y135        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     9.687 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_4/CO[1]
                         net (fo=21, routed)          0.686    10.373    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[21]
    SLICE_X10Y134        LUT3 (Prop_lut3_I0_O)        0.275    10.648 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_93/O
                         net (fo=1, routed)           0.000    10.648    design_1_i/hw0_0/inst/cycleEndTime[24]_i_93_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    11.092 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_77/CO[3]
                         net (fo=1, routed)           0.000    11.092    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_77_n_0
    SLICE_X10Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.192 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_57/CO[3]
                         net (fo=1, routed)           0.000    11.192    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_57_n_0
    SLICE_X10Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.292 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    11.292    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_37_n_0
    SLICE_X10Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.392 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_19/CO[3]
                         net (fo=1, routed)           0.000    11.392    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_19_n_0
    SLICE_X10Y138        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    11.523 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_5/CO[1]
                         net (fo=21, routed)          0.547    12.070    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[20]
    SLICE_X11Y136        LUT3 (Prop_lut3_I0_O)        0.277    12.347 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_84/O
                         net (fo=1, routed)           0.000    12.347    design_1_i/hw0_0/inst/cycleEndTime[20]_i_84_n_0
    SLICE_X11Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    12.804 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_62/CO[3]
                         net (fo=1, routed)           0.000    12.804    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_62_n_0
    SLICE_X11Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.902 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    12.902    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_42_n_0
    SLICE_X11Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.000 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.000    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_22_n_0
    SLICE_X11Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.098 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.098    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_10_n_0
    SLICE_X11Y140        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    13.230 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_2/CO[1]
                         net (fo=21, routed)          0.744    13.974    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[19]
    SLICE_X13Y140        LUT3 (Prop_lut3_I0_O)        0.275    14.249 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_70/O
                         net (fo=1, routed)           0.000    14.249    design_1_i/hw0_0/inst/cycleEndTime[20]_i_70_n_0
    SLICE_X13Y140        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    14.706 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_47/CO[3]
                         net (fo=1, routed)           0.000    14.706    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_47_n_0
    SLICE_X13Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.804 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    14.804    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_27_n_0
    SLICE_X13Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.902 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.902    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_13_n_0
    SLICE_X13Y143        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    15.034 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_3/CO[1]
                         net (fo=21, routed)          0.790    15.825    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[18]
    SLICE_X15Y139        LUT3 (Prop_lut3_I0_O)        0.275    16.100 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_90/O
                         net (fo=1, routed)           0.000    16.100    design_1_i/hw0_0/inst/cycleEndTime[20]_i_90_n_0
    SLICE_X15Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    16.557 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.557    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_72_n_0
    SLICE_X15Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.655 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.655    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_52_n_0
    SLICE_X15Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.753 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.753    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_32_n_0
    SLICE_X15Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.851 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_16/CO[3]
                         net (fo=1, routed)           0.000    16.851    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_16_n_0
    SLICE_X15Y143        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    16.983 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_4/CO[1]
                         net (fo=21, routed)          0.882    17.864    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[17]
    SLICE_X10Y140        LUT3 (Prop_lut3_I0_O)        0.275    18.139 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_81/O
                         net (fo=1, routed)           0.000    18.139    design_1_i/hw0_0/inst/cycleEndTime[20]_i_81_n_0
    SLICE_X10Y140        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    18.562 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_57/CO[3]
                         net (fo=1, routed)           0.000    18.562    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_57_n_0
    SLICE_X10Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.662 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    18.662    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_37_n_0
    SLICE_X10Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.762 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    18.762    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_19_n_0
    SLICE_X10Y143        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    18.893 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_5/CO[1]
                         net (fo=21, routed)          0.692    19.586    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[16]
    SLICE_X9Y141         LUT3 (Prop_lut3_I0_O)        0.277    19.863 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_66/O
                         net (fo=1, routed)           0.000    19.863    design_1_i/hw0_0/inst/cycleEndTime[16]_i_66_n_0
    SLICE_X9Y141         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    20.303 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.303    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_42_n_0
    SLICE_X9Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.401 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_22/CO[3]
                         net (fo=1, routed)           0.000    20.401    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_22_n_0
    SLICE_X9Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.499 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.499    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_10_n_0
    SLICE_X9Y144         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    20.631 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_2/CO[1]
                         net (fo=21, routed)          0.797    21.428    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[15]
    SLICE_X8Y141         LUT3 (Prop_lut3_I0_O)        0.275    21.703 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_87/O
                         net (fo=1, routed)           0.000    21.703    design_1_i/hw0_0/inst/cycleEndTime[16]_i_87_n_0
    SLICE_X8Y141         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    22.147 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_67/CO[3]
                         net (fo=1, routed)           0.000    22.147    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_67_n_0
    SLICE_X8Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.247 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_47/CO[3]
                         net (fo=1, routed)           0.000    22.247    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_47_n_0
    SLICE_X8Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.347 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_27/CO[3]
                         net (fo=1, routed)           0.000    22.347    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_27_n_0
    SLICE_X8Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.447 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    22.447    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_13_n_0
    SLICE_X8Y145         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    22.578 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_3/CO[1]
                         net (fo=21, routed)          0.864    23.442    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[14]
    SLICE_X7Y142         LUT3 (Prop_lut3_I0_O)        0.277    23.719 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_90/O
                         net (fo=1, routed)           0.000    23.719    design_1_i/hw0_0/inst/cycleEndTime[16]_i_90_n_0
    SLICE_X7Y142         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    24.176 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_72/CO[3]
                         net (fo=1, routed)           0.000    24.176    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_72_n_0
    SLICE_X7Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.274 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_52/CO[3]
                         net (fo=1, routed)           0.000    24.274    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_52_n_0
    SLICE_X7Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.372 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_32/CO[3]
                         net (fo=1, routed)           0.000    24.372    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_32_n_0
    SLICE_X7Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.470 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    24.470    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_16_n_0
    SLICE_X7Y146         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    24.602 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_4/CO[1]
                         net (fo=21, routed)          0.680    25.281    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[13]
    SLICE_X6Y142         LUT3 (Prop_lut3_I0_O)        0.275    25.556 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_93/O
                         net (fo=1, routed)           0.000    25.556    design_1_i/hw0_0/inst/cycleEndTime[16]_i_93_n_0
    SLICE_X6Y142         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    26.000 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_77/CO[3]
                         net (fo=1, routed)           0.000    26.000    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_77_n_0
    SLICE_X6Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    26.100 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_57/CO[3]
                         net (fo=1, routed)           0.000    26.100    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_57_n_0
    SLICE_X6Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    26.200 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    26.200    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_37_n_0
    SLICE_X6Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    26.300 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.300    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_19_n_0
    SLICE_X6Y146         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    26.431 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_5/CO[1]
                         net (fo=21, routed)          0.910    27.341    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[12]
    SLICE_X12Y141        LUT3 (Prop_lut3_I0_O)        0.277    27.618 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_84/O
                         net (fo=1, routed)           0.000    27.618    design_1_i/hw0_0/inst/cycleEndTime[12]_i_84_n_0
    SLICE_X12Y141        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    28.062 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_62/CO[3]
                         net (fo=1, routed)           0.000    28.062    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_62_n_0
    SLICE_X12Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    28.162 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.162    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_42_n_0
    SLICE_X12Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    28.262 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    28.262    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_22_n_0
    SLICE_X12Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    28.362 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.362    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_10_n_0
    SLICE_X12Y145        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    28.493 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_2/CO[1]
                         net (fo=21, routed)          0.731    29.225    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[11]
    SLICE_X11Y141        LUT3 (Prop_lut3_I0_O)        0.277    29.502 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_87/O
                         net (fo=1, routed)           0.000    29.502    design_1_i/hw0_0/inst/cycleEndTime[12]_i_87_n_0
    SLICE_X11Y141        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    29.959 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_67/CO[3]
                         net (fo=1, routed)           0.000    29.959    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_67_n_0
    SLICE_X11Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.057 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    30.057    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_47_n_0
    SLICE_X11Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.155 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    30.155    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_27_n_0
    SLICE_X11Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.253 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.253    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_13_n_0
    SLICE_X11Y145        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    30.385 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_3/CO[1]
                         net (fo=21, routed)          0.540    30.925    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[10]
    SLICE_X10Y145        LUT3 (Prop_lut3_I0_O)        0.275    31.200 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_90/O
                         net (fo=1, routed)           0.000    31.200    design_1_i/hw0_0/inst/cycleEndTime[12]_i_90_n_0
    SLICE_X10Y145        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    31.644 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_72/CO[3]
                         net (fo=1, routed)           0.000    31.644    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_72_n_0
    SLICE_X10Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    31.744 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_52/CO[3]
                         net (fo=1, routed)           0.000    31.744    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_52_n_0
    SLICE_X10Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    31.844 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.844    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_32_n_0
    SLICE_X10Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    31.944 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.944    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_16_n_0
    SLICE_X10Y149        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    32.075 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_4/CO[1]
                         net (fo=21, routed)          0.698    32.773    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[9]
    SLICE_X9Y147         LUT3 (Prop_lut3_I0_O)        0.277    33.050 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_80/O
                         net (fo=1, routed)           0.000    33.050    design_1_i/hw0_0/inst/cycleEndTime[12]_i_80_n_0
    SLICE_X9Y147         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    33.507 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_57/CO[3]
                         net (fo=1, routed)           0.000    33.507    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_57_n_0
    SLICE_X9Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.605 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    33.605    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_37_n_0
    SLICE_X9Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.703 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_19/CO[3]
                         net (fo=1, routed)           0.001    33.703    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_19_n_0
    SLICE_X9Y150         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    33.835 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_5/CO[1]
                         net (fo=21, routed)          0.849    34.684    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[8]
    SLICE_X7Y147         LUT3 (Prop_lut3_I0_O)        0.275    34.959 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_84/O
                         net (fo=1, routed)           0.000    34.959    design_1_i/hw0_0/inst/cycleEndTime[8]_i_84_n_0
    SLICE_X7Y147         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    35.416 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_62/CO[3]
                         net (fo=1, routed)           0.000    35.416    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_62_n_0
    SLICE_X7Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.514 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_42/CO[3]
                         net (fo=1, routed)           0.000    35.514    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_42_n_0
    SLICE_X7Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.612 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_22/CO[3]
                         net (fo=1, routed)           0.001    35.613    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_22_n_0
    SLICE_X7Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.711 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    35.711    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_10_n_0
    SLICE_X7Y151         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    35.843 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_2/CO[1]
                         net (fo=21, routed)          0.902    36.745    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[7]
    SLICE_X8Y146         LUT3 (Prop_lut3_I0_O)        0.275    37.020 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_87/O
                         net (fo=1, routed)           0.000    37.020    design_1_i/hw0_0/inst/cycleEndTime[8]_i_87_n_0
    SLICE_X8Y146         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    37.464 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_67/CO[3]
                         net (fo=1, routed)           0.000    37.464    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_67_n_0
    SLICE_X8Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    37.564 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_47/CO[3]
                         net (fo=1, routed)           0.000    37.564    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_47_n_0
    SLICE_X8Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    37.664 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_27/CO[3]
                         net (fo=1, routed)           0.000    37.664    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_27_n_0
    SLICE_X8Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    37.764 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_13/CO[3]
                         net (fo=1, routed)           0.001    37.765    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_13_n_0
    SLICE_X8Y150         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    37.896 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_3/CO[1]
                         net (fo=21, routed)          0.748    38.644    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[6]
    SLICE_X14Y146        LUT3 (Prop_lut3_I0_O)        0.277    38.921 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_90/O
                         net (fo=1, routed)           0.000    38.921    design_1_i/hw0_0/inst/cycleEndTime[8]_i_90_n_0
    SLICE_X14Y146        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    39.365 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_72/CO[3]
                         net (fo=1, routed)           0.000    39.365    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_72_n_0
    SLICE_X14Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    39.465 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_52/CO[3]
                         net (fo=1, routed)           0.000    39.465    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_52_n_0
    SLICE_X14Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    39.565 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_32/CO[3]
                         net (fo=1, routed)           0.000    39.565    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_32_n_0
    SLICE_X14Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    39.665 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.001    39.666    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_16_n_0
    SLICE_X14Y150        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    39.797 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_4/CO[1]
                         net (fo=21, routed)          0.858    40.655    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[5]
    SLICE_X13Y146        LUT3 (Prop_lut3_I0_O)        0.277    40.932 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_81/O
                         net (fo=1, routed)           0.000    40.932    design_1_i/hw0_0/inst/cycleEndTime[8]_i_81_n_0
    SLICE_X13Y146        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    41.372 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_57/CO[3]
                         net (fo=1, routed)           0.000    41.372    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_57_n_0
    SLICE_X13Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    41.470 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_37/CO[3]
                         net (fo=1, routed)           0.000    41.470    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_37_n_0
    SLICE_X13Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    41.568 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    41.568    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_19_n_0
    SLICE_X13Y149        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    41.700 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_5/CO[1]
                         net (fo=21, routed)          0.807    42.506    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[4]
    SLICE_X13Y150        LUT3 (Prop_lut3_I0_O)        0.275    42.781 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_106/O
                         net (fo=1, routed)           0.000    42.781    design_1_i/hw0_0/inst/cycleEndTime[4]_i_106_n_0
    SLICE_X13Y150        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    43.238 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_80/CO[3]
                         net (fo=1, routed)           0.000    43.238    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_80_n_0
    SLICE_X13Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.336 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_55/CO[3]
                         net (fo=1, routed)           0.000    43.336    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_55_n_0
    SLICE_X13Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.434 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    43.434    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_30_n_0
    SLICE_X13Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.532 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_13/CO[3]
                         net (fo=1, routed)           0.000    43.532    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_13_n_0
    SLICE_X13Y154        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    43.664 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_3/CO[1]
                         net (fo=21, routed)          0.649    44.313    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[3]
    SLICE_X12Y152        LUT3 (Prop_lut3_I0_O)        0.275    44.588 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_109/O
                         net (fo=1, routed)           0.000    44.588    design_1_i/hw0_0/inst/cycleEndTime[4]_i_109_n_0
    SLICE_X12Y152        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    45.032 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_85/CO[3]
                         net (fo=1, routed)           0.000    45.032    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_85_n_0
    SLICE_X12Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    45.132 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_60/CO[3]
                         net (fo=1, routed)           0.000    45.132    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_60_n_0
    SLICE_X12Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    45.232 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    45.232    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_35_n_0
    SLICE_X12Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    45.332 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    45.332    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_16_n_0
    SLICE_X12Y156        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    45.463 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_4/CO[1]
                         net (fo=21, routed)          0.801    46.265    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[2]
    SLICE_X12Y147        LUT3 (Prop_lut3_I0_O)        0.277    46.542 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_112/O
                         net (fo=1, routed)           0.000    46.542    design_1_i/hw0_0/inst/cycleEndTime[4]_i_112_n_0
    SLICE_X12Y147        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    46.986 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_90/CO[3]
                         net (fo=1, routed)           0.000    46.986    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_90_n_0
    SLICE_X12Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.086 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_65/CO[3]
                         net (fo=1, routed)           0.000    47.086    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_65_n_0
    SLICE_X12Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.186 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_40/CO[3]
                         net (fo=1, routed)           0.001    47.187    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_40_n_0
    SLICE_X12Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.287 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    47.287    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_19_n_0
    SLICE_X12Y151        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    47.418 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_5/CO[1]
                         net (fo=21, routed)          0.727    48.144    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[1]
    SLICE_X11Y148        LUT3 (Prop_lut3_I0_O)        0.277    48.421 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_98/O
                         net (fo=1, routed)           0.000    48.421    design_1_i/hw0_0/inst/cycleEndTime[4]_i_98_n_0
    SLICE_X11Y148        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    48.878 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_70/CO[3]
                         net (fo=1, routed)           0.000    48.878    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_70_n_0
    SLICE_X11Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    48.976 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_45/CO[3]
                         net (fo=1, routed)           0.001    48.977    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_45_n_0
    SLICE_X11Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.075 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_22/CO[3]
                         net (fo=1, routed)           0.000    49.075    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_22_n_0
    SLICE_X11Y151        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    49.207 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_6/CO[1]
                         net (fo=21, routed)          0.660    49.867    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[0]
    SLICE_X11Y152        LUT3 (Prop_lut3_I0_O)        0.275    50.142 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_102/O
                         net (fo=1, routed)           0.000    50.142    design_1_i/hw0_0/inst/cycleEndTime[4]_i_102_n_0
    SLICE_X11Y152        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    50.599 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_75/CO[3]
                         net (fo=1, routed)           0.000    50.599    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_75_n_0
    SLICE_X11Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    50.697 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_50/CO[3]
                         net (fo=1, routed)           0.000    50.697    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_50_n_0
    SLICE_X11Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    50.795 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    50.795    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_25_n_0
    SLICE_X11Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    50.893 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    50.893    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_11_n_0
    SLICE_X11Y156        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    51.109 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_2/CO[0]
                         net (fo=2, routed)           0.587    51.696    design_1_i/hw0_0/inst/cycleEndTime1[0]
    SLICE_X10Y151        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.698    52.394 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    52.394    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_1_n_0
    SLICE_X10Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    52.494 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    52.494    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_1_n_0
    SLICE_X10Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    52.594 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    52.594    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_1_n_0
    SLICE_X10Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    52.694 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    52.694    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_1_n_0
    SLICE_X10Y155        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    52.951 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    52.951    design_1_i/hw0_0/inst/cycleEndTime0[18]
    SLICE_X10Y155        FDRE                                         r  design_1_i/hw0_0/inst/cycleEndTime_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    V4                                                0.000     6.250 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.850     7.100 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     8.103    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.107     1.996 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.381     3.378    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.455 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1795, routed)        1.420     4.875    design_1_i/hw0_0/inst/clk160m
    SLICE_X10Y155        FDRE                                         r  design_1_i/hw0_0/inst/cycleEndTime_reg[18]/C
                         clock pessimism              0.313     5.187    
                         clock uncertainty           -0.063     5.124    
    SLICE_X10Y155        FDRE (Setup_fdre_C_D)        0.101     5.225    design_1_i/hw0_0/inst/cycleEndTime_reg[18]
  -------------------------------------------------------------------
                         required time                          5.225    
                         arrival time                         -52.951    
  -------------------------------------------------------------------
                         slack                                -47.726    

Slack (VIOLATED) :        -47.668ns  (required time - arrival time)
  Source:                 design_1_i/hw0_0/inst/cycleEndTime2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/cycleEndTime_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out2_design_1_clk_wiz_1_0 rise@6.250ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        53.931ns  (logic 33.759ns (62.597%)  route 20.172ns (37.403%))
  Logic Levels:           153  (CARRY4=127 LUT2=1 LUT3=25)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 4.875 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.038ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.888     0.888 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.953    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.972    -4.019 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -2.570    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.489 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1795, routed)        1.452    -1.038    design_1_i/hw0_0/inst/clk160m
    DSP48_X0Y54          DSP48E1                                      r  design_1_i/hw0_0/inst/cycleEndTime2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y54          DSP48E1 (Prop_dsp48e1_CLK_P[25])
                                                      3.375     2.337 r  design_1_i/hw0_0/inst/cycleEndTime2/P[25]
                         net (fo=2, routed)           0.618     2.956    design_1_i/hw0_0/inst/cycleEndTime2_n_80
    SLICE_X13Y134        LUT2 (Prop_lut2_I1_O)        0.105     3.061 r  design_1_i/hw0_0/inst/cycleEndTime[31]_i_40/O
                         net (fo=1, routed)           0.000     3.061    design_1_i/hw0_0/inst/cycleEndTime[31]_i_40_n_0
    SLICE_X13Y134        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     3.501 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.501    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_25_n_0
    SLICE_X13Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.599 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000     3.599    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_16_n_0
    SLICE_X13Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.697 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     3.697    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_7_n_0
    SLICE_X13Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.795 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.795    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_n_0
    SLICE_X13Y138        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     4.011 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_4/CO[0]
                         net (fo=21, routed)          0.852     4.863    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[24]
    SLICE_X14Y134        LUT3 (Prop_lut3_I0_O)        0.309     5.172 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_66/O
                         net (fo=1, routed)           0.000     5.172    design_1_i/hw0_0/inst/cycleEndTime[24]_i_66_n_0
    SLICE_X14Y134        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     5.595 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_42/CO[3]
                         net (fo=1, routed)           0.000     5.595    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_42_n_0
    SLICE_X14Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.695 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_22/CO[3]
                         net (fo=1, routed)           0.000     5.695    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_22_n_0
    SLICE_X14Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.795 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.795    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_10_n_0
    SLICE_X14Y137        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     5.926 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_2/CO[1]
                         net (fo=21, routed)          0.708     6.634    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[23]
    SLICE_X12Y130        LUT3 (Prop_lut3_I0_O)        0.277     6.911 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_87/O
                         net (fo=1, routed)           0.000     6.911    design_1_i/hw0_0/inst/cycleEndTime[24]_i_87_n_0
    SLICE_X12Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     7.355 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_67/CO[3]
                         net (fo=1, routed)           0.000     7.355    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_67_n_0
    SLICE_X12Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.455 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_47/CO[3]
                         net (fo=1, routed)           0.000     7.455    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_47_n_0
    SLICE_X12Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.555 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.555    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_27_n_0
    SLICE_X12Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.655 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.655    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_13_n_0
    SLICE_X12Y134        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     7.786 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_3/CO[1]
                         net (fo=21, routed)          0.839     8.625    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[22]
    SLICE_X11Y132        LUT3 (Prop_lut3_I0_O)        0.277     8.902 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_75/O
                         net (fo=1, routed)           0.000     8.902    design_1_i/hw0_0/inst/cycleEndTime[24]_i_75_n_0
    SLICE_X11Y132        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.359 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_52/CO[3]
                         net (fo=1, routed)           0.000     9.359    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_52_n_0
    SLICE_X11Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.457 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_32/CO[3]
                         net (fo=1, routed)           0.000     9.457    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_32_n_0
    SLICE_X11Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.555 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.555    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_16_n_0
    SLICE_X11Y135        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     9.687 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_4/CO[1]
                         net (fo=21, routed)          0.686    10.373    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[21]
    SLICE_X10Y134        LUT3 (Prop_lut3_I0_O)        0.275    10.648 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_93/O
                         net (fo=1, routed)           0.000    10.648    design_1_i/hw0_0/inst/cycleEndTime[24]_i_93_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    11.092 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_77/CO[3]
                         net (fo=1, routed)           0.000    11.092    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_77_n_0
    SLICE_X10Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.192 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_57/CO[3]
                         net (fo=1, routed)           0.000    11.192    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_57_n_0
    SLICE_X10Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.292 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    11.292    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_37_n_0
    SLICE_X10Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.392 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_19/CO[3]
                         net (fo=1, routed)           0.000    11.392    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_19_n_0
    SLICE_X10Y138        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    11.523 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_5/CO[1]
                         net (fo=21, routed)          0.547    12.070    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[20]
    SLICE_X11Y136        LUT3 (Prop_lut3_I0_O)        0.277    12.347 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_84/O
                         net (fo=1, routed)           0.000    12.347    design_1_i/hw0_0/inst/cycleEndTime[20]_i_84_n_0
    SLICE_X11Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    12.804 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_62/CO[3]
                         net (fo=1, routed)           0.000    12.804    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_62_n_0
    SLICE_X11Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.902 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    12.902    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_42_n_0
    SLICE_X11Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.000 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.000    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_22_n_0
    SLICE_X11Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.098 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.098    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_10_n_0
    SLICE_X11Y140        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    13.230 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_2/CO[1]
                         net (fo=21, routed)          0.744    13.974    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[19]
    SLICE_X13Y140        LUT3 (Prop_lut3_I0_O)        0.275    14.249 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_70/O
                         net (fo=1, routed)           0.000    14.249    design_1_i/hw0_0/inst/cycleEndTime[20]_i_70_n_0
    SLICE_X13Y140        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    14.706 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_47/CO[3]
                         net (fo=1, routed)           0.000    14.706    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_47_n_0
    SLICE_X13Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.804 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    14.804    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_27_n_0
    SLICE_X13Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.902 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.902    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_13_n_0
    SLICE_X13Y143        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    15.034 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_3/CO[1]
                         net (fo=21, routed)          0.790    15.825    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[18]
    SLICE_X15Y139        LUT3 (Prop_lut3_I0_O)        0.275    16.100 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_90/O
                         net (fo=1, routed)           0.000    16.100    design_1_i/hw0_0/inst/cycleEndTime[20]_i_90_n_0
    SLICE_X15Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    16.557 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.557    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_72_n_0
    SLICE_X15Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.655 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.655    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_52_n_0
    SLICE_X15Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.753 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.753    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_32_n_0
    SLICE_X15Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.851 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_16/CO[3]
                         net (fo=1, routed)           0.000    16.851    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_16_n_0
    SLICE_X15Y143        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    16.983 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_4/CO[1]
                         net (fo=21, routed)          0.882    17.864    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[17]
    SLICE_X10Y140        LUT3 (Prop_lut3_I0_O)        0.275    18.139 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_81/O
                         net (fo=1, routed)           0.000    18.139    design_1_i/hw0_0/inst/cycleEndTime[20]_i_81_n_0
    SLICE_X10Y140        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    18.562 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_57/CO[3]
                         net (fo=1, routed)           0.000    18.562    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_57_n_0
    SLICE_X10Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.662 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    18.662    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_37_n_0
    SLICE_X10Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.762 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    18.762    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_19_n_0
    SLICE_X10Y143        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    18.893 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_5/CO[1]
                         net (fo=21, routed)          0.692    19.586    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[16]
    SLICE_X9Y141         LUT3 (Prop_lut3_I0_O)        0.277    19.863 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_66/O
                         net (fo=1, routed)           0.000    19.863    design_1_i/hw0_0/inst/cycleEndTime[16]_i_66_n_0
    SLICE_X9Y141         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    20.303 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.303    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_42_n_0
    SLICE_X9Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.401 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_22/CO[3]
                         net (fo=1, routed)           0.000    20.401    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_22_n_0
    SLICE_X9Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.499 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.499    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_10_n_0
    SLICE_X9Y144         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    20.631 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_2/CO[1]
                         net (fo=21, routed)          0.797    21.428    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[15]
    SLICE_X8Y141         LUT3 (Prop_lut3_I0_O)        0.275    21.703 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_87/O
                         net (fo=1, routed)           0.000    21.703    design_1_i/hw0_0/inst/cycleEndTime[16]_i_87_n_0
    SLICE_X8Y141         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    22.147 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_67/CO[3]
                         net (fo=1, routed)           0.000    22.147    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_67_n_0
    SLICE_X8Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.247 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_47/CO[3]
                         net (fo=1, routed)           0.000    22.247    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_47_n_0
    SLICE_X8Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.347 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_27/CO[3]
                         net (fo=1, routed)           0.000    22.347    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_27_n_0
    SLICE_X8Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.447 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    22.447    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_13_n_0
    SLICE_X8Y145         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    22.578 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_3/CO[1]
                         net (fo=21, routed)          0.864    23.442    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[14]
    SLICE_X7Y142         LUT3 (Prop_lut3_I0_O)        0.277    23.719 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_90/O
                         net (fo=1, routed)           0.000    23.719    design_1_i/hw0_0/inst/cycleEndTime[16]_i_90_n_0
    SLICE_X7Y142         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    24.176 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_72/CO[3]
                         net (fo=1, routed)           0.000    24.176    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_72_n_0
    SLICE_X7Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.274 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_52/CO[3]
                         net (fo=1, routed)           0.000    24.274    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_52_n_0
    SLICE_X7Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.372 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_32/CO[3]
                         net (fo=1, routed)           0.000    24.372    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_32_n_0
    SLICE_X7Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.470 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    24.470    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_16_n_0
    SLICE_X7Y146         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    24.602 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_4/CO[1]
                         net (fo=21, routed)          0.680    25.281    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[13]
    SLICE_X6Y142         LUT3 (Prop_lut3_I0_O)        0.275    25.556 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_93/O
                         net (fo=1, routed)           0.000    25.556    design_1_i/hw0_0/inst/cycleEndTime[16]_i_93_n_0
    SLICE_X6Y142         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    26.000 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_77/CO[3]
                         net (fo=1, routed)           0.000    26.000    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_77_n_0
    SLICE_X6Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    26.100 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_57/CO[3]
                         net (fo=1, routed)           0.000    26.100    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_57_n_0
    SLICE_X6Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    26.200 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    26.200    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_37_n_0
    SLICE_X6Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    26.300 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.300    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_19_n_0
    SLICE_X6Y146         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    26.431 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_5/CO[1]
                         net (fo=21, routed)          0.910    27.341    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[12]
    SLICE_X12Y141        LUT3 (Prop_lut3_I0_O)        0.277    27.618 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_84/O
                         net (fo=1, routed)           0.000    27.618    design_1_i/hw0_0/inst/cycleEndTime[12]_i_84_n_0
    SLICE_X12Y141        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    28.062 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_62/CO[3]
                         net (fo=1, routed)           0.000    28.062    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_62_n_0
    SLICE_X12Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    28.162 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.162    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_42_n_0
    SLICE_X12Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    28.262 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    28.262    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_22_n_0
    SLICE_X12Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    28.362 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.362    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_10_n_0
    SLICE_X12Y145        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    28.493 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_2/CO[1]
                         net (fo=21, routed)          0.731    29.225    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[11]
    SLICE_X11Y141        LUT3 (Prop_lut3_I0_O)        0.277    29.502 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_87/O
                         net (fo=1, routed)           0.000    29.502    design_1_i/hw0_0/inst/cycleEndTime[12]_i_87_n_0
    SLICE_X11Y141        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    29.959 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_67/CO[3]
                         net (fo=1, routed)           0.000    29.959    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_67_n_0
    SLICE_X11Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.057 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    30.057    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_47_n_0
    SLICE_X11Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.155 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    30.155    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_27_n_0
    SLICE_X11Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.253 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.253    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_13_n_0
    SLICE_X11Y145        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    30.385 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_3/CO[1]
                         net (fo=21, routed)          0.540    30.925    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[10]
    SLICE_X10Y145        LUT3 (Prop_lut3_I0_O)        0.275    31.200 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_90/O
                         net (fo=1, routed)           0.000    31.200    design_1_i/hw0_0/inst/cycleEndTime[12]_i_90_n_0
    SLICE_X10Y145        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    31.644 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_72/CO[3]
                         net (fo=1, routed)           0.000    31.644    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_72_n_0
    SLICE_X10Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    31.744 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_52/CO[3]
                         net (fo=1, routed)           0.000    31.744    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_52_n_0
    SLICE_X10Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    31.844 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.844    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_32_n_0
    SLICE_X10Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    31.944 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.944    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_16_n_0
    SLICE_X10Y149        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    32.075 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_4/CO[1]
                         net (fo=21, routed)          0.698    32.773    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[9]
    SLICE_X9Y147         LUT3 (Prop_lut3_I0_O)        0.277    33.050 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_80/O
                         net (fo=1, routed)           0.000    33.050    design_1_i/hw0_0/inst/cycleEndTime[12]_i_80_n_0
    SLICE_X9Y147         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    33.507 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_57/CO[3]
                         net (fo=1, routed)           0.000    33.507    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_57_n_0
    SLICE_X9Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.605 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    33.605    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_37_n_0
    SLICE_X9Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.703 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_19/CO[3]
                         net (fo=1, routed)           0.001    33.703    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_19_n_0
    SLICE_X9Y150         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    33.835 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_5/CO[1]
                         net (fo=21, routed)          0.849    34.684    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[8]
    SLICE_X7Y147         LUT3 (Prop_lut3_I0_O)        0.275    34.959 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_84/O
                         net (fo=1, routed)           0.000    34.959    design_1_i/hw0_0/inst/cycleEndTime[8]_i_84_n_0
    SLICE_X7Y147         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    35.416 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_62/CO[3]
                         net (fo=1, routed)           0.000    35.416    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_62_n_0
    SLICE_X7Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.514 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_42/CO[3]
                         net (fo=1, routed)           0.000    35.514    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_42_n_0
    SLICE_X7Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.612 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_22/CO[3]
                         net (fo=1, routed)           0.001    35.613    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_22_n_0
    SLICE_X7Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.711 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    35.711    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_10_n_0
    SLICE_X7Y151         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    35.843 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_2/CO[1]
                         net (fo=21, routed)          0.902    36.745    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[7]
    SLICE_X8Y146         LUT3 (Prop_lut3_I0_O)        0.275    37.020 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_87/O
                         net (fo=1, routed)           0.000    37.020    design_1_i/hw0_0/inst/cycleEndTime[8]_i_87_n_0
    SLICE_X8Y146         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    37.464 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_67/CO[3]
                         net (fo=1, routed)           0.000    37.464    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_67_n_0
    SLICE_X8Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    37.564 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_47/CO[3]
                         net (fo=1, routed)           0.000    37.564    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_47_n_0
    SLICE_X8Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    37.664 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_27/CO[3]
                         net (fo=1, routed)           0.000    37.664    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_27_n_0
    SLICE_X8Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    37.764 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_13/CO[3]
                         net (fo=1, routed)           0.001    37.765    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_13_n_0
    SLICE_X8Y150         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    37.896 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_3/CO[1]
                         net (fo=21, routed)          0.748    38.644    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[6]
    SLICE_X14Y146        LUT3 (Prop_lut3_I0_O)        0.277    38.921 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_90/O
                         net (fo=1, routed)           0.000    38.921    design_1_i/hw0_0/inst/cycleEndTime[8]_i_90_n_0
    SLICE_X14Y146        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    39.365 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_72/CO[3]
                         net (fo=1, routed)           0.000    39.365    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_72_n_0
    SLICE_X14Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    39.465 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_52/CO[3]
                         net (fo=1, routed)           0.000    39.465    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_52_n_0
    SLICE_X14Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    39.565 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_32/CO[3]
                         net (fo=1, routed)           0.000    39.565    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_32_n_0
    SLICE_X14Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    39.665 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.001    39.666    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_16_n_0
    SLICE_X14Y150        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    39.797 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_4/CO[1]
                         net (fo=21, routed)          0.858    40.655    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[5]
    SLICE_X13Y146        LUT3 (Prop_lut3_I0_O)        0.277    40.932 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_81/O
                         net (fo=1, routed)           0.000    40.932    design_1_i/hw0_0/inst/cycleEndTime[8]_i_81_n_0
    SLICE_X13Y146        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    41.372 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_57/CO[3]
                         net (fo=1, routed)           0.000    41.372    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_57_n_0
    SLICE_X13Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    41.470 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_37/CO[3]
                         net (fo=1, routed)           0.000    41.470    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_37_n_0
    SLICE_X13Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    41.568 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    41.568    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_19_n_0
    SLICE_X13Y149        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    41.700 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_5/CO[1]
                         net (fo=21, routed)          0.807    42.506    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[4]
    SLICE_X13Y150        LUT3 (Prop_lut3_I0_O)        0.275    42.781 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_106/O
                         net (fo=1, routed)           0.000    42.781    design_1_i/hw0_0/inst/cycleEndTime[4]_i_106_n_0
    SLICE_X13Y150        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    43.238 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_80/CO[3]
                         net (fo=1, routed)           0.000    43.238    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_80_n_0
    SLICE_X13Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.336 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_55/CO[3]
                         net (fo=1, routed)           0.000    43.336    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_55_n_0
    SLICE_X13Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.434 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    43.434    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_30_n_0
    SLICE_X13Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.532 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_13/CO[3]
                         net (fo=1, routed)           0.000    43.532    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_13_n_0
    SLICE_X13Y154        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    43.664 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_3/CO[1]
                         net (fo=21, routed)          0.649    44.313    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[3]
    SLICE_X12Y152        LUT3 (Prop_lut3_I0_O)        0.275    44.588 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_109/O
                         net (fo=1, routed)           0.000    44.588    design_1_i/hw0_0/inst/cycleEndTime[4]_i_109_n_0
    SLICE_X12Y152        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    45.032 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_85/CO[3]
                         net (fo=1, routed)           0.000    45.032    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_85_n_0
    SLICE_X12Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    45.132 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_60/CO[3]
                         net (fo=1, routed)           0.000    45.132    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_60_n_0
    SLICE_X12Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    45.232 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    45.232    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_35_n_0
    SLICE_X12Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    45.332 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    45.332    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_16_n_0
    SLICE_X12Y156        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    45.463 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_4/CO[1]
                         net (fo=21, routed)          0.801    46.265    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[2]
    SLICE_X12Y147        LUT3 (Prop_lut3_I0_O)        0.277    46.542 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_112/O
                         net (fo=1, routed)           0.000    46.542    design_1_i/hw0_0/inst/cycleEndTime[4]_i_112_n_0
    SLICE_X12Y147        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    46.986 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_90/CO[3]
                         net (fo=1, routed)           0.000    46.986    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_90_n_0
    SLICE_X12Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.086 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_65/CO[3]
                         net (fo=1, routed)           0.000    47.086    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_65_n_0
    SLICE_X12Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.186 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_40/CO[3]
                         net (fo=1, routed)           0.001    47.187    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_40_n_0
    SLICE_X12Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.287 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    47.287    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_19_n_0
    SLICE_X12Y151        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    47.418 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_5/CO[1]
                         net (fo=21, routed)          0.727    48.144    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[1]
    SLICE_X11Y148        LUT3 (Prop_lut3_I0_O)        0.277    48.421 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_98/O
                         net (fo=1, routed)           0.000    48.421    design_1_i/hw0_0/inst/cycleEndTime[4]_i_98_n_0
    SLICE_X11Y148        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    48.878 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_70/CO[3]
                         net (fo=1, routed)           0.000    48.878    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_70_n_0
    SLICE_X11Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    48.976 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_45/CO[3]
                         net (fo=1, routed)           0.001    48.977    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_45_n_0
    SLICE_X11Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.075 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_22/CO[3]
                         net (fo=1, routed)           0.000    49.075    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_22_n_0
    SLICE_X11Y151        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    49.207 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_6/CO[1]
                         net (fo=21, routed)          0.660    49.867    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[0]
    SLICE_X11Y152        LUT3 (Prop_lut3_I0_O)        0.275    50.142 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_102/O
                         net (fo=1, routed)           0.000    50.142    design_1_i/hw0_0/inst/cycleEndTime[4]_i_102_n_0
    SLICE_X11Y152        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    50.599 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_75/CO[3]
                         net (fo=1, routed)           0.000    50.599    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_75_n_0
    SLICE_X11Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    50.697 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_50/CO[3]
                         net (fo=1, routed)           0.000    50.697    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_50_n_0
    SLICE_X11Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    50.795 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    50.795    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_25_n_0
    SLICE_X11Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    50.893 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    50.893    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_11_n_0
    SLICE_X11Y156        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    51.109 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_2/CO[0]
                         net (fo=2, routed)           0.587    51.696    design_1_i/hw0_0/inst/cycleEndTime1[0]
    SLICE_X10Y151        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.698    52.394 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    52.394    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_1_n_0
    SLICE_X10Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    52.494 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    52.494    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_1_n_0
    SLICE_X10Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    52.594 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    52.594    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_1_n_0
    SLICE_X10Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    52.694 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    52.694    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_1_n_0
    SLICE_X10Y155        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    52.893 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    52.893    design_1_i/hw0_0/inst/cycleEndTime0[19]
    SLICE_X10Y155        FDRE                                         r  design_1_i/hw0_0/inst/cycleEndTime_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    V4                                                0.000     6.250 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.850     7.100 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     8.103    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.107     1.996 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.381     3.378    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.455 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1795, routed)        1.420     4.875    design_1_i/hw0_0/inst/clk160m
    SLICE_X10Y155        FDRE                                         r  design_1_i/hw0_0/inst/cycleEndTime_reg[19]/C
                         clock pessimism              0.313     5.187    
                         clock uncertainty           -0.063     5.124    
    SLICE_X10Y155        FDRE (Setup_fdre_C_D)        0.101     5.225    design_1_i/hw0_0/inst/cycleEndTime_reg[19]
  -------------------------------------------------------------------
                         required time                          5.225    
                         arrival time                         -52.893    
  -------------------------------------------------------------------
                         slack                                -47.668    

Slack (VIOLATED) :        -47.647ns  (required time - arrival time)
  Source:                 design_1_i/hw0_0/inst/cycleEndTime2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/cycleEndTime_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out2_design_1_clk_wiz_1_0 rise@6.250ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        53.910ns  (logic 33.738ns (62.582%)  route 20.172ns (37.418%))
  Logic Levels:           153  (CARRY4=127 LUT2=1 LUT3=25)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 4.875 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.038ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.888     0.888 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.953    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.972    -4.019 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -2.570    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.489 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1795, routed)        1.452    -1.038    design_1_i/hw0_0/inst/clk160m
    DSP48_X0Y54          DSP48E1                                      r  design_1_i/hw0_0/inst/cycleEndTime2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y54          DSP48E1 (Prop_dsp48e1_CLK_P[25])
                                                      3.375     2.337 r  design_1_i/hw0_0/inst/cycleEndTime2/P[25]
                         net (fo=2, routed)           0.618     2.956    design_1_i/hw0_0/inst/cycleEndTime2_n_80
    SLICE_X13Y134        LUT2 (Prop_lut2_I1_O)        0.105     3.061 r  design_1_i/hw0_0/inst/cycleEndTime[31]_i_40/O
                         net (fo=1, routed)           0.000     3.061    design_1_i/hw0_0/inst/cycleEndTime[31]_i_40_n_0
    SLICE_X13Y134        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     3.501 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.501    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_25_n_0
    SLICE_X13Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.599 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000     3.599    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_16_n_0
    SLICE_X13Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.697 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     3.697    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_7_n_0
    SLICE_X13Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.795 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.795    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_n_0
    SLICE_X13Y138        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     4.011 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_4/CO[0]
                         net (fo=21, routed)          0.852     4.863    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[24]
    SLICE_X14Y134        LUT3 (Prop_lut3_I0_O)        0.309     5.172 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_66/O
                         net (fo=1, routed)           0.000     5.172    design_1_i/hw0_0/inst/cycleEndTime[24]_i_66_n_0
    SLICE_X14Y134        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     5.595 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_42/CO[3]
                         net (fo=1, routed)           0.000     5.595    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_42_n_0
    SLICE_X14Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.695 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_22/CO[3]
                         net (fo=1, routed)           0.000     5.695    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_22_n_0
    SLICE_X14Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.795 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.795    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_10_n_0
    SLICE_X14Y137        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     5.926 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_2/CO[1]
                         net (fo=21, routed)          0.708     6.634    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[23]
    SLICE_X12Y130        LUT3 (Prop_lut3_I0_O)        0.277     6.911 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_87/O
                         net (fo=1, routed)           0.000     6.911    design_1_i/hw0_0/inst/cycleEndTime[24]_i_87_n_0
    SLICE_X12Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     7.355 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_67/CO[3]
                         net (fo=1, routed)           0.000     7.355    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_67_n_0
    SLICE_X12Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.455 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_47/CO[3]
                         net (fo=1, routed)           0.000     7.455    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_47_n_0
    SLICE_X12Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.555 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.555    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_27_n_0
    SLICE_X12Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.655 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.655    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_13_n_0
    SLICE_X12Y134        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     7.786 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_3/CO[1]
                         net (fo=21, routed)          0.839     8.625    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[22]
    SLICE_X11Y132        LUT3 (Prop_lut3_I0_O)        0.277     8.902 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_75/O
                         net (fo=1, routed)           0.000     8.902    design_1_i/hw0_0/inst/cycleEndTime[24]_i_75_n_0
    SLICE_X11Y132        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.359 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_52/CO[3]
                         net (fo=1, routed)           0.000     9.359    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_52_n_0
    SLICE_X11Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.457 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_32/CO[3]
                         net (fo=1, routed)           0.000     9.457    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_32_n_0
    SLICE_X11Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.555 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.555    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_16_n_0
    SLICE_X11Y135        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     9.687 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_4/CO[1]
                         net (fo=21, routed)          0.686    10.373    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[21]
    SLICE_X10Y134        LUT3 (Prop_lut3_I0_O)        0.275    10.648 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_93/O
                         net (fo=1, routed)           0.000    10.648    design_1_i/hw0_0/inst/cycleEndTime[24]_i_93_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    11.092 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_77/CO[3]
                         net (fo=1, routed)           0.000    11.092    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_77_n_0
    SLICE_X10Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.192 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_57/CO[3]
                         net (fo=1, routed)           0.000    11.192    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_57_n_0
    SLICE_X10Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.292 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    11.292    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_37_n_0
    SLICE_X10Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.392 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_19/CO[3]
                         net (fo=1, routed)           0.000    11.392    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_19_n_0
    SLICE_X10Y138        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    11.523 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_5/CO[1]
                         net (fo=21, routed)          0.547    12.070    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[20]
    SLICE_X11Y136        LUT3 (Prop_lut3_I0_O)        0.277    12.347 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_84/O
                         net (fo=1, routed)           0.000    12.347    design_1_i/hw0_0/inst/cycleEndTime[20]_i_84_n_0
    SLICE_X11Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    12.804 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_62/CO[3]
                         net (fo=1, routed)           0.000    12.804    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_62_n_0
    SLICE_X11Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.902 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    12.902    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_42_n_0
    SLICE_X11Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.000 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.000    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_22_n_0
    SLICE_X11Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.098 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.098    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_10_n_0
    SLICE_X11Y140        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    13.230 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_2/CO[1]
                         net (fo=21, routed)          0.744    13.974    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[19]
    SLICE_X13Y140        LUT3 (Prop_lut3_I0_O)        0.275    14.249 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_70/O
                         net (fo=1, routed)           0.000    14.249    design_1_i/hw0_0/inst/cycleEndTime[20]_i_70_n_0
    SLICE_X13Y140        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    14.706 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_47/CO[3]
                         net (fo=1, routed)           0.000    14.706    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_47_n_0
    SLICE_X13Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.804 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    14.804    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_27_n_0
    SLICE_X13Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.902 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.902    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_13_n_0
    SLICE_X13Y143        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    15.034 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_3/CO[1]
                         net (fo=21, routed)          0.790    15.825    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[18]
    SLICE_X15Y139        LUT3 (Prop_lut3_I0_O)        0.275    16.100 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_90/O
                         net (fo=1, routed)           0.000    16.100    design_1_i/hw0_0/inst/cycleEndTime[20]_i_90_n_0
    SLICE_X15Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    16.557 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.557    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_72_n_0
    SLICE_X15Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.655 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.655    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_52_n_0
    SLICE_X15Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.753 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.753    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_32_n_0
    SLICE_X15Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.851 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_16/CO[3]
                         net (fo=1, routed)           0.000    16.851    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_16_n_0
    SLICE_X15Y143        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    16.983 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_4/CO[1]
                         net (fo=21, routed)          0.882    17.864    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[17]
    SLICE_X10Y140        LUT3 (Prop_lut3_I0_O)        0.275    18.139 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_81/O
                         net (fo=1, routed)           0.000    18.139    design_1_i/hw0_0/inst/cycleEndTime[20]_i_81_n_0
    SLICE_X10Y140        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    18.562 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_57/CO[3]
                         net (fo=1, routed)           0.000    18.562    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_57_n_0
    SLICE_X10Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.662 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    18.662    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_37_n_0
    SLICE_X10Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.762 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    18.762    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_19_n_0
    SLICE_X10Y143        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    18.893 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_5/CO[1]
                         net (fo=21, routed)          0.692    19.586    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[16]
    SLICE_X9Y141         LUT3 (Prop_lut3_I0_O)        0.277    19.863 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_66/O
                         net (fo=1, routed)           0.000    19.863    design_1_i/hw0_0/inst/cycleEndTime[16]_i_66_n_0
    SLICE_X9Y141         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    20.303 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.303    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_42_n_0
    SLICE_X9Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.401 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_22/CO[3]
                         net (fo=1, routed)           0.000    20.401    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_22_n_0
    SLICE_X9Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.499 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.499    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_10_n_0
    SLICE_X9Y144         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    20.631 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_2/CO[1]
                         net (fo=21, routed)          0.797    21.428    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[15]
    SLICE_X8Y141         LUT3 (Prop_lut3_I0_O)        0.275    21.703 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_87/O
                         net (fo=1, routed)           0.000    21.703    design_1_i/hw0_0/inst/cycleEndTime[16]_i_87_n_0
    SLICE_X8Y141         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    22.147 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_67/CO[3]
                         net (fo=1, routed)           0.000    22.147    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_67_n_0
    SLICE_X8Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.247 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_47/CO[3]
                         net (fo=1, routed)           0.000    22.247    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_47_n_0
    SLICE_X8Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.347 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_27/CO[3]
                         net (fo=1, routed)           0.000    22.347    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_27_n_0
    SLICE_X8Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.447 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    22.447    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_13_n_0
    SLICE_X8Y145         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    22.578 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_3/CO[1]
                         net (fo=21, routed)          0.864    23.442    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[14]
    SLICE_X7Y142         LUT3 (Prop_lut3_I0_O)        0.277    23.719 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_90/O
                         net (fo=1, routed)           0.000    23.719    design_1_i/hw0_0/inst/cycleEndTime[16]_i_90_n_0
    SLICE_X7Y142         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    24.176 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_72/CO[3]
                         net (fo=1, routed)           0.000    24.176    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_72_n_0
    SLICE_X7Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.274 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_52/CO[3]
                         net (fo=1, routed)           0.000    24.274    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_52_n_0
    SLICE_X7Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.372 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_32/CO[3]
                         net (fo=1, routed)           0.000    24.372    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_32_n_0
    SLICE_X7Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.470 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    24.470    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_16_n_0
    SLICE_X7Y146         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    24.602 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_4/CO[1]
                         net (fo=21, routed)          0.680    25.281    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[13]
    SLICE_X6Y142         LUT3 (Prop_lut3_I0_O)        0.275    25.556 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_93/O
                         net (fo=1, routed)           0.000    25.556    design_1_i/hw0_0/inst/cycleEndTime[16]_i_93_n_0
    SLICE_X6Y142         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    26.000 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_77/CO[3]
                         net (fo=1, routed)           0.000    26.000    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_77_n_0
    SLICE_X6Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    26.100 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_57/CO[3]
                         net (fo=1, routed)           0.000    26.100    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_57_n_0
    SLICE_X6Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    26.200 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    26.200    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_37_n_0
    SLICE_X6Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    26.300 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.300    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_19_n_0
    SLICE_X6Y146         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    26.431 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_5/CO[1]
                         net (fo=21, routed)          0.910    27.341    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[12]
    SLICE_X12Y141        LUT3 (Prop_lut3_I0_O)        0.277    27.618 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_84/O
                         net (fo=1, routed)           0.000    27.618    design_1_i/hw0_0/inst/cycleEndTime[12]_i_84_n_0
    SLICE_X12Y141        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    28.062 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_62/CO[3]
                         net (fo=1, routed)           0.000    28.062    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_62_n_0
    SLICE_X12Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    28.162 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.162    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_42_n_0
    SLICE_X12Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    28.262 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    28.262    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_22_n_0
    SLICE_X12Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    28.362 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.362    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_10_n_0
    SLICE_X12Y145        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    28.493 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_2/CO[1]
                         net (fo=21, routed)          0.731    29.225    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[11]
    SLICE_X11Y141        LUT3 (Prop_lut3_I0_O)        0.277    29.502 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_87/O
                         net (fo=1, routed)           0.000    29.502    design_1_i/hw0_0/inst/cycleEndTime[12]_i_87_n_0
    SLICE_X11Y141        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    29.959 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_67/CO[3]
                         net (fo=1, routed)           0.000    29.959    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_67_n_0
    SLICE_X11Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.057 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    30.057    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_47_n_0
    SLICE_X11Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.155 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    30.155    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_27_n_0
    SLICE_X11Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.253 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.253    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_13_n_0
    SLICE_X11Y145        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    30.385 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_3/CO[1]
                         net (fo=21, routed)          0.540    30.925    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[10]
    SLICE_X10Y145        LUT3 (Prop_lut3_I0_O)        0.275    31.200 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_90/O
                         net (fo=1, routed)           0.000    31.200    design_1_i/hw0_0/inst/cycleEndTime[12]_i_90_n_0
    SLICE_X10Y145        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    31.644 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_72/CO[3]
                         net (fo=1, routed)           0.000    31.644    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_72_n_0
    SLICE_X10Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    31.744 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_52/CO[3]
                         net (fo=1, routed)           0.000    31.744    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_52_n_0
    SLICE_X10Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    31.844 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.844    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_32_n_0
    SLICE_X10Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    31.944 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.944    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_16_n_0
    SLICE_X10Y149        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    32.075 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_4/CO[1]
                         net (fo=21, routed)          0.698    32.773    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[9]
    SLICE_X9Y147         LUT3 (Prop_lut3_I0_O)        0.277    33.050 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_80/O
                         net (fo=1, routed)           0.000    33.050    design_1_i/hw0_0/inst/cycleEndTime[12]_i_80_n_0
    SLICE_X9Y147         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    33.507 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_57/CO[3]
                         net (fo=1, routed)           0.000    33.507    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_57_n_0
    SLICE_X9Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.605 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    33.605    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_37_n_0
    SLICE_X9Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.703 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_19/CO[3]
                         net (fo=1, routed)           0.001    33.703    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_19_n_0
    SLICE_X9Y150         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    33.835 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_5/CO[1]
                         net (fo=21, routed)          0.849    34.684    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[8]
    SLICE_X7Y147         LUT3 (Prop_lut3_I0_O)        0.275    34.959 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_84/O
                         net (fo=1, routed)           0.000    34.959    design_1_i/hw0_0/inst/cycleEndTime[8]_i_84_n_0
    SLICE_X7Y147         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    35.416 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_62/CO[3]
                         net (fo=1, routed)           0.000    35.416    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_62_n_0
    SLICE_X7Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.514 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_42/CO[3]
                         net (fo=1, routed)           0.000    35.514    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_42_n_0
    SLICE_X7Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.612 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_22/CO[3]
                         net (fo=1, routed)           0.001    35.613    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_22_n_0
    SLICE_X7Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.711 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    35.711    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_10_n_0
    SLICE_X7Y151         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    35.843 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_2/CO[1]
                         net (fo=21, routed)          0.902    36.745    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[7]
    SLICE_X8Y146         LUT3 (Prop_lut3_I0_O)        0.275    37.020 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_87/O
                         net (fo=1, routed)           0.000    37.020    design_1_i/hw0_0/inst/cycleEndTime[8]_i_87_n_0
    SLICE_X8Y146         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    37.464 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_67/CO[3]
                         net (fo=1, routed)           0.000    37.464    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_67_n_0
    SLICE_X8Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    37.564 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_47/CO[3]
                         net (fo=1, routed)           0.000    37.564    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_47_n_0
    SLICE_X8Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    37.664 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_27/CO[3]
                         net (fo=1, routed)           0.000    37.664    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_27_n_0
    SLICE_X8Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    37.764 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_13/CO[3]
                         net (fo=1, routed)           0.001    37.765    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_13_n_0
    SLICE_X8Y150         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    37.896 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_3/CO[1]
                         net (fo=21, routed)          0.748    38.644    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[6]
    SLICE_X14Y146        LUT3 (Prop_lut3_I0_O)        0.277    38.921 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_90/O
                         net (fo=1, routed)           0.000    38.921    design_1_i/hw0_0/inst/cycleEndTime[8]_i_90_n_0
    SLICE_X14Y146        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    39.365 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_72/CO[3]
                         net (fo=1, routed)           0.000    39.365    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_72_n_0
    SLICE_X14Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    39.465 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_52/CO[3]
                         net (fo=1, routed)           0.000    39.465    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_52_n_0
    SLICE_X14Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    39.565 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_32/CO[3]
                         net (fo=1, routed)           0.000    39.565    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_32_n_0
    SLICE_X14Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    39.665 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.001    39.666    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_16_n_0
    SLICE_X14Y150        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    39.797 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_4/CO[1]
                         net (fo=21, routed)          0.858    40.655    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[5]
    SLICE_X13Y146        LUT3 (Prop_lut3_I0_O)        0.277    40.932 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_81/O
                         net (fo=1, routed)           0.000    40.932    design_1_i/hw0_0/inst/cycleEndTime[8]_i_81_n_0
    SLICE_X13Y146        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    41.372 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_57/CO[3]
                         net (fo=1, routed)           0.000    41.372    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_57_n_0
    SLICE_X13Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    41.470 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_37/CO[3]
                         net (fo=1, routed)           0.000    41.470    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_37_n_0
    SLICE_X13Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    41.568 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    41.568    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_19_n_0
    SLICE_X13Y149        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    41.700 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_5/CO[1]
                         net (fo=21, routed)          0.807    42.506    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[4]
    SLICE_X13Y150        LUT3 (Prop_lut3_I0_O)        0.275    42.781 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_106/O
                         net (fo=1, routed)           0.000    42.781    design_1_i/hw0_0/inst/cycleEndTime[4]_i_106_n_0
    SLICE_X13Y150        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    43.238 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_80/CO[3]
                         net (fo=1, routed)           0.000    43.238    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_80_n_0
    SLICE_X13Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.336 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_55/CO[3]
                         net (fo=1, routed)           0.000    43.336    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_55_n_0
    SLICE_X13Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.434 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    43.434    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_30_n_0
    SLICE_X13Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.532 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_13/CO[3]
                         net (fo=1, routed)           0.000    43.532    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_13_n_0
    SLICE_X13Y154        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    43.664 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_3/CO[1]
                         net (fo=21, routed)          0.649    44.313    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[3]
    SLICE_X12Y152        LUT3 (Prop_lut3_I0_O)        0.275    44.588 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_109/O
                         net (fo=1, routed)           0.000    44.588    design_1_i/hw0_0/inst/cycleEndTime[4]_i_109_n_0
    SLICE_X12Y152        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    45.032 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_85/CO[3]
                         net (fo=1, routed)           0.000    45.032    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_85_n_0
    SLICE_X12Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    45.132 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_60/CO[3]
                         net (fo=1, routed)           0.000    45.132    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_60_n_0
    SLICE_X12Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    45.232 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    45.232    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_35_n_0
    SLICE_X12Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    45.332 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    45.332    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_16_n_0
    SLICE_X12Y156        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    45.463 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_4/CO[1]
                         net (fo=21, routed)          0.801    46.265    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[2]
    SLICE_X12Y147        LUT3 (Prop_lut3_I0_O)        0.277    46.542 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_112/O
                         net (fo=1, routed)           0.000    46.542    design_1_i/hw0_0/inst/cycleEndTime[4]_i_112_n_0
    SLICE_X12Y147        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    46.986 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_90/CO[3]
                         net (fo=1, routed)           0.000    46.986    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_90_n_0
    SLICE_X12Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.086 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_65/CO[3]
                         net (fo=1, routed)           0.000    47.086    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_65_n_0
    SLICE_X12Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.186 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_40/CO[3]
                         net (fo=1, routed)           0.001    47.187    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_40_n_0
    SLICE_X12Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    47.287 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    47.287    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_19_n_0
    SLICE_X12Y151        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    47.418 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_5/CO[1]
                         net (fo=21, routed)          0.727    48.144    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[1]
    SLICE_X11Y148        LUT3 (Prop_lut3_I0_O)        0.277    48.421 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_98/O
                         net (fo=1, routed)           0.000    48.421    design_1_i/hw0_0/inst/cycleEndTime[4]_i_98_n_0
    SLICE_X11Y148        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    48.878 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_70/CO[3]
                         net (fo=1, routed)           0.000    48.878    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_70_n_0
    SLICE_X11Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    48.976 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_45/CO[3]
                         net (fo=1, routed)           0.001    48.977    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_45_n_0
    SLICE_X11Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.075 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_22/CO[3]
                         net (fo=1, routed)           0.000    49.075    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_22_n_0
    SLICE_X11Y151        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    49.207 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_6/CO[1]
                         net (fo=21, routed)          0.660    49.867    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_6_0[0]
    SLICE_X11Y152        LUT3 (Prop_lut3_I0_O)        0.275    50.142 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_102/O
                         net (fo=1, routed)           0.000    50.142    design_1_i/hw0_0/inst/cycleEndTime[4]_i_102_n_0
    SLICE_X11Y152        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    50.599 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_75/CO[3]
                         net (fo=1, routed)           0.000    50.599    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_75_n_0
    SLICE_X11Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    50.697 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_50/CO[3]
                         net (fo=1, routed)           0.000    50.697    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_50_n_0
    SLICE_X11Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    50.795 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    50.795    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_25_n_0
    SLICE_X11Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    50.893 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    50.893    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_11_n_0
    SLICE_X11Y156        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    51.109 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_2/CO[0]
                         net (fo=2, routed)           0.587    51.696    design_1_i/hw0_0/inst/cycleEndTime1[0]
    SLICE_X10Y151        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.698    52.394 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    52.394    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_1_n_0
    SLICE_X10Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    52.494 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    52.494    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_1_n_0
    SLICE_X10Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    52.594 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    52.594    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_1_n_0
    SLICE_X10Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    52.694 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    52.694    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_1_n_0
    SLICE_X10Y155        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    52.872 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    52.872    design_1_i/hw0_0/inst/cycleEndTime0[17]
    SLICE_X10Y155        FDRE                                         r  design_1_i/hw0_0/inst/cycleEndTime_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    V4                                                0.000     6.250 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.850     7.100 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     8.103    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.107     1.996 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.381     3.378    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.455 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1795, routed)        1.420     4.875    design_1_i/hw0_0/inst/clk160m
    SLICE_X10Y155        FDRE                                         r  design_1_i/hw0_0/inst/cycleEndTime_reg[17]/C
                         clock pessimism              0.313     5.187    
                         clock uncertainty           -0.063     5.124    
    SLICE_X10Y155        FDRE (Setup_fdre_C_D)        0.101     5.225    design_1_i/hw0_0/inst/cycleEndTime_reg[17]
  -------------------------------------------------------------------
                         required time                          5.225    
                         arrival time                         -52.872    
  -------------------------------------------------------------------
                         slack                                -47.647    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 design_1_i/hw0_0/inst/wg_set_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/trigEndTime_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.291ns (53.372%)  route 0.254ns (46.628%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns
    Source Clock Delay      (SCD):    -0.412ns
    Clock Pessimism Removal (CPR):    -0.661ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.846    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.382    -1.537 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.038    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.012 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1795, routed)        0.600    -0.412    design_1_i/hw0_0/inst/clk160m
    SLICE_X3Y144         FDRE                                         r  design_1_i/hw0_0/inst/wg_set_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y144         FDRE (Prop_fdre_C_Q)         0.128    -0.284 r  design_1_i/hw0_0/inst/wg_set_reg[5]/Q
                         net (fo=1, routed)           0.254    -0.030    design_1_i/hw0_0/inst/wg_set_reg_n_0_[5]
    SLICE_X4Y150         LUT2 (Prop_lut2_I1_O)        0.098     0.068 r  design_1_i/hw0_0/inst/trigEndTime[7]_i_4/O
                         net (fo=1, routed)           0.000     0.068    design_1_i/hw0_0/inst/trigEndTime[7]_i_4_n_0
    SLICE_X4Y150         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.133 r  design_1_i/hw0_0/inst/trigEndTime_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.133    design_1_i/hw0_0/inst/trigEndTime_reg[7]_i_1_n_6
    SLICE_X4Y150         FDRE                                         r  design_1_i/hw0_0/inst/trigEndTime_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.167    -2.250 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.707    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.678 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1795, routed)        0.959    -0.718    design_1_i/hw0_0/inst/clk160m
    SLICE_X4Y150         FDRE                                         r  design_1_i/hw0_0/inst/trigEndTime_reg[5]/C
                         clock pessimism              0.661    -0.058    
    SLICE_X4Y150         FDRE (Hold_fdre_C_D)         0.105     0.047    design_1_i/hw0_0/inst/trigEndTime_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.047    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 design_1_i/hw0_0/inst/ibuf_reg[0][31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/wg_repeatEnd_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.352%)  route 0.114ns (44.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.338ns
    Clock Pessimism Removal (CPR):    -0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.846    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.382    -1.537 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.038    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.012 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1795, routed)        0.674    -0.338    design_1_i/hw0_0/inst/clk160m
    SLICE_X5Y168         FDRE                                         r  design_1_i/hw0_0/inst/ibuf_reg[0][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y168         FDRE (Prop_fdre_C_Q)         0.141    -0.197 r  design_1_i/hw0_0/inst/ibuf_reg[0][31]/Q
                         net (fo=1, routed)           0.114    -0.083    design_1_i/hw0_0/inst/ibuf_reg_n_0_[0][31]
    SLICE_X5Y166         FDRE                                         r  design_1_i/hw0_0/inst/wg_repeatEnd_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.167    -2.250 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.707    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.678 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1795, routed)        0.951    -0.726    design_1_i/hw0_0/inst/clk160m
    SLICE_X5Y166         FDRE                                         r  design_1_i/hw0_0/inst/wg_repeatEnd_reg[7]/C
                         clock pessimism              0.405    -0.322    
    SLICE_X5Y166         FDRE (Hold_fdre_C_D)         0.078    -0.244    design_1_i/hw0_0/inst/wg_repeatEnd_reg[7]
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                          -0.083    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 design_1_i/hw0_0/inst/wg_pulseWidth_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/rfoutEndTime_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.312ns (50.202%)  route 0.309ns (49.798%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns
    Source Clock Delay      (SCD):    -0.414ns
    Clock Pessimism Removal (CPR):    -0.661ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.846    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.382    -1.537 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.038    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.012 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1795, routed)        0.598    -0.414    design_1_i/hw0_0/inst/clk160m
    SLICE_X6Y140         FDRE                                         r  design_1_i/hw0_0/inst/wg_pulseWidth_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y140         FDRE (Prop_fdre_C_Q)         0.148    -0.266 r  design_1_i/hw0_0/inst/wg_pulseWidth_reg[2]/Q
                         net (fo=2, routed)           0.309     0.043    design_1_i/hw0_0/inst/wg_pulseWidth_reg_n_0_[2]
    SLICE_X5Y152         LUT2 (Prop_lut2_I1_O)        0.098     0.141 r  design_1_i/hw0_0/inst/rfoutEndTime[3]_i_3/O
                         net (fo=1, routed)           0.000     0.141    design_1_i/hw0_0/inst/rfoutEndTime[3]_i_3_n_0
    SLICE_X5Y152         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.207 r  design_1_i/hw0_0/inst/rfoutEndTime_reg[3]_i_1/O[2]
                         net (fo=3, routed)           0.000     0.207    design_1_i/hw0_0/inst/rfoutEndTime_reg[3]_i_1_n_5
    SLICE_X5Y152         FDRE                                         r  design_1_i/hw0_0/inst/rfoutEndTime_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.167    -2.250 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.707    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.678 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1795, routed)        0.959    -0.718    design_1_i/hw0_0/inst/clk160m
    SLICE_X5Y152         FDRE                                         r  design_1_i/hw0_0/inst/rfoutEndTime_reg[2]/C
                         clock pessimism              0.661    -0.058    
    SLICE_X5Y152         FDRE (Hold_fdre_C_D)         0.102     0.044    design_1_i/hw0_0/inst/rfoutEndTime_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.044    
                         arrival time                           0.207    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 design_1_i/hw0_0/inst/ibuf_reg[0][16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/wg_RfFreq_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.274%)  route 0.114ns (44.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.333ns
    Clock Pessimism Removal (CPR):    -0.402ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.846    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.382    -1.537 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.038    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.012 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1795, routed)        0.679    -0.333    design_1_i/hw0_0/inst/clk160m
    SLICE_X7Y160         FDRE                                         r  design_1_i/hw0_0/inst/ibuf_reg[0][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y160         FDRE (Prop_fdre_C_Q)         0.141    -0.192 r  design_1_i/hw0_0/inst/ibuf_reg[0][16]/Q
                         net (fo=1, routed)           0.114    -0.078    design_1_i/hw0_0/inst/p_0_in[0]
    SLICE_X6Y160         FDRE                                         r  design_1_i/hw0_0/inst/wg_RfFreq_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.167    -2.250 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.707    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.678 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1795, routed)        0.956    -0.721    design_1_i/hw0_0/inst/clk160m
    SLICE_X6Y160         FDRE                                         r  design_1_i/hw0_0/inst/wg_RfFreq_reg[0]/C
                         clock pessimism              0.402    -0.320    
    SLICE_X6Y160         FDRE (Hold_fdre_C_D)         0.075    -0.245    design_1_i/hw0_0/inst/wg_RfFreq_reg[0]
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 design_1_i/hw0_0/inst/wg_set_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/trigEndTime_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.378ns (59.789%)  route 0.254ns (40.211%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns
    Source Clock Delay      (SCD):    -0.412ns
    Clock Pessimism Removal (CPR):    -0.661ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.846    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.382    -1.537 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.038    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.012 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1795, routed)        0.600    -0.412    design_1_i/hw0_0/inst/clk160m
    SLICE_X3Y144         FDRE                                         r  design_1_i/hw0_0/inst/wg_set_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y144         FDRE (Prop_fdre_C_Q)         0.128    -0.284 r  design_1_i/hw0_0/inst/wg_set_reg[5]/Q
                         net (fo=1, routed)           0.254    -0.030    design_1_i/hw0_0/inst/wg_set_reg_n_0_[5]
    SLICE_X4Y150         LUT2 (Prop_lut2_I1_O)        0.098     0.068 r  design_1_i/hw0_0/inst/trigEndTime[7]_i_4/O
                         net (fo=1, routed)           0.000     0.068    design_1_i/hw0_0/inst/trigEndTime[7]_i_4_n_0
    SLICE_X4Y150         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.152     0.220 r  design_1_i/hw0_0/inst/trigEndTime_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.220    design_1_i/hw0_0/inst/trigEndTime_reg[7]_i_1_n_5
    SLICE_X4Y150         FDRE                                         r  design_1_i/hw0_0/inst/trigEndTime_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.167    -2.250 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.707    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.678 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1795, routed)        0.959    -0.718    design_1_i/hw0_0/inst/clk160m
    SLICE_X4Y150         FDRE                                         r  design_1_i/hw0_0/inst/trigEndTime_reg[6]/C
                         clock pessimism              0.661    -0.058    
    SLICE_X4Y150         FDRE (Hold_fdre_C_D)         0.105     0.047    design_1_i/hw0_0/inst/trigEndTime_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.047    
                         arrival time                           0.220    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 design_1_i/hw0_0/inst/wg_pulseWidth_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/rfoutEndTime_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.279ns (44.181%)  route 0.352ns (55.819%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns
    Source Clock Delay      (SCD):    -0.414ns
    Clock Pessimism Removal (CPR):    -0.661ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.846    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.382    -1.537 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.038    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.012 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1795, routed)        0.598    -0.414    design_1_i/hw0_0/inst/clk160m
    SLICE_X6Y140         FDRE                                         r  design_1_i/hw0_0/inst/wg_pulseWidth_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y140         FDRE (Prop_fdre_C_Q)         0.164    -0.250 r  design_1_i/hw0_0/inst/wg_pulseWidth_reg[0]/Q
                         net (fo=2, routed)           0.352     0.102    design_1_i/hw0_0/inst/wg_pulseWidth_reg_n_0_[0]
    SLICE_X5Y152         LUT2 (Prop_lut2_I1_O)        0.045     0.147 r  design_1_i/hw0_0/inst/rfoutEndTime[3]_i_5/O
                         net (fo=1, routed)           0.000     0.147    design_1_i/hw0_0/inst/rfoutEndTime[3]_i_5_n_0
    SLICE_X5Y152         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.217 r  design_1_i/hw0_0/inst/rfoutEndTime_reg[3]_i_1/O[0]
                         net (fo=3, routed)           0.000     0.217    design_1_i/hw0_0/inst/rfoutEndTime_reg[3]_i_1_n_7
    SLICE_X5Y152         FDRE                                         r  design_1_i/hw0_0/inst/rfoutEndTime_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.167    -2.250 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.707    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.678 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1795, routed)        0.959    -0.718    design_1_i/hw0_0/inst/clk160m
    SLICE_X5Y152         FDRE                                         r  design_1_i/hw0_0/inst/rfoutEndTime_reg[0]/C
                         clock pessimism              0.661    -0.058    
    SLICE_X5Y152         FDRE (Hold_fdre_C_D)         0.102     0.044    design_1_i/hw0_0/inst/rfoutEndTime_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.044    
                         arrival time                           0.217    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 design_1_i/hw0_0/inst/ibuf_reg[0][22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/wg_RfFreq_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.309%)  route 0.114ns (44.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.333ns
    Clock Pessimism Removal (CPR):    -0.402ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.846    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.382    -1.537 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.038    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.012 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1795, routed)        0.679    -0.333    design_1_i/hw0_0/inst/clk160m
    SLICE_X7Y160         FDRE                                         r  design_1_i/hw0_0/inst/ibuf_reg[0][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y160         FDRE (Prop_fdre_C_Q)         0.141    -0.192 r  design_1_i/hw0_0/inst/ibuf_reg[0][22]/Q
                         net (fo=1, routed)           0.114    -0.078    design_1_i/hw0_0/inst/p_0_in[6]
    SLICE_X6Y160         FDRE                                         r  design_1_i/hw0_0/inst/wg_RfFreq_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.167    -2.250 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.707    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.678 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1795, routed)        0.956    -0.721    design_1_i/hw0_0/inst/clk160m
    SLICE_X6Y160         FDRE                                         r  design_1_i/hw0_0/inst/wg_RfFreq_reg[6]/C
                         clock pessimism              0.402    -0.320    
    SLICE_X6Y160         FDRE (Hold_fdre_C_D)         0.064    -0.256    design_1_i/hw0_0/inst/wg_RfFreq_reg[6]
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 design_1_i/hw0_0/inst/ibuf_reg[0][27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/wg_repeatEnd_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.982%)  route 0.111ns (44.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.338ns
    Clock Pessimism Removal (CPR):    -0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.846    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.382    -1.537 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.038    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.012 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1795, routed)        0.674    -0.338    design_1_i/hw0_0/inst/clk160m
    SLICE_X5Y168         FDRE                                         r  design_1_i/hw0_0/inst/ibuf_reg[0][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y168         FDRE (Prop_fdre_C_Q)         0.141    -0.197 r  design_1_i/hw0_0/inst/ibuf_reg[0][27]/Q
                         net (fo=1, routed)           0.111    -0.086    design_1_i/hw0_0/inst/ibuf_reg_n_0_[0][27]
    SLICE_X5Y166         FDRE                                         r  design_1_i/hw0_0/inst/wg_repeatEnd_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.167    -2.250 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.707    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.678 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1795, routed)        0.951    -0.726    design_1_i/hw0_0/inst/clk160m
    SLICE_X5Y166         FDRE                                         r  design_1_i/hw0_0/inst/wg_repeatEnd_reg[3]/C
                         clock pessimism              0.405    -0.322    
    SLICE_X5Y166         FDRE (Hold_fdre_C_D)         0.047    -0.275    design_1_i/hw0_0/inst/wg_repeatEnd_reg[3]
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.086    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 design_1_i/hw0_0/inst/wg_set_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/trigEndTime_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.398ns (61.022%)  route 0.254ns (38.978%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns
    Source Clock Delay      (SCD):    -0.412ns
    Clock Pessimism Removal (CPR):    -0.661ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.846    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.382    -1.537 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.038    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.012 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1795, routed)        0.600    -0.412    design_1_i/hw0_0/inst/clk160m
    SLICE_X3Y144         FDRE                                         r  design_1_i/hw0_0/inst/wg_set_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y144         FDRE (Prop_fdre_C_Q)         0.128    -0.284 r  design_1_i/hw0_0/inst/wg_set_reg[5]/Q
                         net (fo=1, routed)           0.254    -0.030    design_1_i/hw0_0/inst/wg_set_reg_n_0_[5]
    SLICE_X4Y150         LUT2 (Prop_lut2_I1_O)        0.098     0.068 r  design_1_i/hw0_0/inst/trigEndTime[7]_i_4/O
                         net (fo=1, routed)           0.000     0.068    design_1_i/hw0_0/inst/trigEndTime[7]_i_4_n_0
    SLICE_X4Y150         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.172     0.240 r  design_1_i/hw0_0/inst/trigEndTime_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.240    design_1_i/hw0_0/inst/trigEndTime_reg[7]_i_1_n_4
    SLICE_X4Y150         FDRE                                         r  design_1_i/hw0_0/inst/trigEndTime_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.167    -2.250 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.707    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.678 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1795, routed)        0.959    -0.718    design_1_i/hw0_0/inst/clk160m
    SLICE_X4Y150         FDRE                                         r  design_1_i/hw0_0/inst/trigEndTime_reg[7]/C
                         clock pessimism              0.661    -0.058    
    SLICE_X4Y150         FDRE (Hold_fdre_C_D)         0.105     0.047    design_1_i/hw0_0/inst/trigEndTime_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.047    
                         arrival time                           0.240    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 design_1_i/hw0_0/inst/wg_pulseWidth_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/rfoutEndTime_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.654ns  (logic 0.345ns (52.713%)  route 0.309ns (47.287%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns
    Source Clock Delay      (SCD):    -0.414ns
    Clock Pessimism Removal (CPR):    -0.661ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.846    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.382    -1.537 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.038    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.012 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1795, routed)        0.598    -0.414    design_1_i/hw0_0/inst/clk160m
    SLICE_X6Y140         FDRE                                         r  design_1_i/hw0_0/inst/wg_pulseWidth_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y140         FDRE (Prop_fdre_C_Q)         0.148    -0.266 r  design_1_i/hw0_0/inst/wg_pulseWidth_reg[2]/Q
                         net (fo=2, routed)           0.309     0.043    design_1_i/hw0_0/inst/wg_pulseWidth_reg_n_0_[2]
    SLICE_X5Y152         LUT2 (Prop_lut2_I1_O)        0.098     0.141 r  design_1_i/hw0_0/inst/rfoutEndTime[3]_i_3/O
                         net (fo=1, routed)           0.000     0.141    design_1_i/hw0_0/inst/rfoutEndTime[3]_i_3_n_0
    SLICE_X5Y152         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     0.240 r  design_1_i/hw0_0/inst/rfoutEndTime_reg[3]_i_1/O[3]
                         net (fo=3, routed)           0.000     0.240    design_1_i/hw0_0/inst/rfoutEndTime_reg[3]_i_1_n_4
    SLICE_X5Y152         FDRE                                         r  design_1_i/hw0_0/inst/rfoutEndTime_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.167    -2.250 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.707    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.678 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1795, routed)        0.959    -0.718    design_1_i/hw0_0/inst/clk160m
    SLICE_X5Y152         FDRE                                         r  design_1_i/hw0_0/inst/rfoutEndTime_reg[3]/C
                         clock pessimism              0.661    -0.058    
    SLICE_X5Y152         FDRE (Hold_fdre_C_D)         0.102     0.044    design_1_i/hw0_0/inst/rfoutEndTime_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.044    
                         arrival time                           0.240    
  -------------------------------------------------------------------
                         slack                                  0.196    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_1_clk_wiz_1_0
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         6.250       4.658      BUFGCTRL_X0Y1    design_1_i/clk_wiz_1/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         6.250       5.001      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         6.250       5.250      SLICE_X1Y160     design_1_i/hw0_0/inst/clk160m_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.250       5.250      SLICE_X1Y160     design_1_i/hw0_0/inst/clk160m_cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.250       5.250      SLICE_X1Y160     design_1_i/hw0_0/inst/clk160m_cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.250       5.250      SLICE_X1Y159     design_1_i/hw0_0/inst/clk160m_cnt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.250       5.250      SLICE_X9Y156     design_1_i/hw0_0/inst/cycleEndTime_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.250       5.250      SLICE_X10Y153    design_1_i/hw0_0/inst/cycleEndTime_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.250       5.250      SLICE_X10Y153    design_1_i/hw0_0/inst/cycleEndTime_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.250       5.250      SLICE_X10Y153    design_1_i/hw0_0/inst/cycleEndTime_reg[12]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       6.250       207.110    MMCME2_ADV_X1Y1  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X1Y160     design_1_i/hw0_0/inst/clk160m_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X1Y160     design_1_i/hw0_0/inst/clk160m_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X1Y160     design_1_i/hw0_0/inst/clk160m_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X1Y160     design_1_i/hw0_0/inst/clk160m_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X1Y160     design_1_i/hw0_0/inst/clk160m_cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X1Y160     design_1_i/hw0_0/inst/clk160m_cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X1Y159     design_1_i/hw0_0/inst/clk160m_cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X1Y159     design_1_i/hw0_0/inst/clk160m_cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X9Y156     design_1_i/hw0_0/inst/cycleEndTime_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X9Y156     design_1_i/hw0_0/inst/cycleEndTime_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X1Y160     design_1_i/hw0_0/inst/clk160m_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X1Y160     design_1_i/hw0_0/inst/clk160m_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X1Y160     design_1_i/hw0_0/inst/clk160m_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X1Y160     design_1_i/hw0_0/inst/clk160m_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X1Y160     design_1_i/hw0_0/inst/clk160m_cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X1Y160     design_1_i/hw0_0/inst/clk160m_cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X1Y159     design_1_i/hw0_0/inst/clk160m_cnt_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X1Y159     design_1_i/hw0_0/inst/clk160m_cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X9Y156     design_1_i/hw0_0/inst/cycleEndTime_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X9Y156     design_1_i/hw0_0/inst/cycleEndTime_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_1_0
  To Clock:  clkfbout_design_1_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_1_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         5.000       3.408      BUFGCTRL_X0Y4    design_1_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y1  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       14.055ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.812ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.055ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        2.368ns  (logic 0.589ns (24.870%)  route 1.779ns (75.130%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.880ns = ( 19.546 - 16.667 ) 
    Source Clock Delay      (SCD):    3.233ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551     1.551    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.632 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.601     3.233    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X7Y3           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDRE (Prop_fdre_C_Q)         0.379     3.612 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/Q
                         net (fo=3, routed)           1.175     4.786    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_5
    SLICE_X5Y2           LUT6 (Prop_lut6_I0_O)        0.105     4.891 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.116     5.007    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X5Y2           LUT5 (Prop_lut5_I0_O)        0.105     5.112 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.489     5.601    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X3Y2           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.319    17.985    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    18.062 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.484    19.546    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X3Y2           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              0.309    19.855    
                         clock uncertainty           -0.035    19.820    
    SLICE_X3Y2           FDRE (Setup_fdre_C_CE)      -0.164    19.656    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         19.656    
                         arrival time                          -5.601    
  -------------------------------------------------------------------
                         slack                                 14.055    

Slack (MET) :             14.582ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.034ns  (logic 0.594ns (29.200%)  route 1.440ns (70.800%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 36.211 - 33.333 ) 
    Source Clock Delay      (SCD):    3.234ns = ( 19.900 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551    18.217    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    18.298 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.602    19.900    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X3Y2           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.384    20.284 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.338    20.622    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X3Y2           LUT6 (Prop_lut6_I0_O)        0.105    20.727 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.102    21.830    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X7Y8           LUT6 (Prop_lut6_I4_O)        0.105    21.935 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[5]_i_1/O
                         net (fo=1, routed)           0.000    21.935    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[5]
    SLICE_X7Y8           FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.319    34.652    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    34.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.482    36.211    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X7Y8           FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/C
                         clock pessimism              0.309    36.520    
                         clock uncertainty           -0.035    36.485    
    SLICE_X7Y8           FDRE (Setup_fdre_C_D)        0.032    36.517    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         36.517    
                         arrival time                         -21.935    
  -------------------------------------------------------------------
                         slack                                 14.582    

Slack (MET) :             14.705ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.884ns  (logic 0.594ns (31.522%)  route 1.290ns (68.478%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.811ns = ( 36.144 - 33.333 ) 
    Source Clock Delay      (SCD):    3.234ns = ( 19.900 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551    18.217    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    18.298 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.602    19.900    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X3Y2           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.384    20.284 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.338    20.622    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X3Y2           LUT6 (Prop_lut6_I0_O)        0.105    20.727 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.953    21.680    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X8Y2           LUT3 (Prop_lut3_I1_O)        0.105    21.785 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000    21.785    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[6]
    SLICE_X8Y2           FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.319    34.652    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    34.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.415    36.144    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X8Y2           FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              0.309    36.453    
                         clock uncertainty           -0.035    36.418    
    SLICE_X8Y2           FDRE (Setup_fdre_C_D)        0.072    36.490    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         36.490    
                         arrival time                         -21.785    
  -------------------------------------------------------------------
                         slack                                 14.705    

Slack (MET) :             14.719ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.904ns  (logic 0.614ns (32.241%)  route 1.290ns (67.759%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.811ns = ( 36.144 - 33.333 ) 
    Source Clock Delay      (SCD):    3.234ns = ( 19.900 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551    18.217    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    18.298 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.602    19.900    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X3Y2           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.384    20.284 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.338    20.622    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X3Y2           LUT6 (Prop_lut6_I0_O)        0.105    20.727 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.953    21.680    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X8Y2           LUT4 (Prop_lut4_I2_O)        0.125    21.805 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[7]_i_1/O
                         net (fo=1, routed)           0.000    21.805    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[7]
    SLICE_X8Y2           FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.319    34.652    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    34.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.415    36.144    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X8Y2           FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/C
                         clock pessimism              0.309    36.453    
                         clock uncertainty           -0.035    36.418    
    SLICE_X8Y2           FDRE (Setup_fdre_C_D)        0.106    36.524    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         36.524    
                         arrival time                         -21.805    
  -------------------------------------------------------------------
                         slack                                 14.719    

Slack (MET) :             14.861ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.756ns  (logic 0.594ns (33.820%)  route 1.162ns (66.180%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 36.212 - 33.333 ) 
    Source Clock Delay      (SCD):    3.234ns = ( 19.900 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551    18.217    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    18.298 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.602    19.900    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X3Y2           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.384    20.284 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.338    20.622    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X3Y2           LUT6 (Prop_lut6_I0_O)        0.105    20.727 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.825    21.552    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X7Y1           LUT6 (Prop_lut6_I4_O)        0.105    21.657 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000    21.657    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[4]
    SLICE_X7Y1           FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.319    34.652    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    34.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.483    36.212    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X7Y1           FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism              0.309    36.521    
                         clock uncertainty           -0.035    36.486    
    SLICE_X7Y1           FDRE (Setup_fdre_C_D)        0.032    36.518    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         36.518    
                         arrival time                         -21.657    
  -------------------------------------------------------------------
                         slack                                 14.861    

Slack (MET) :             14.924ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.692ns  (logic 0.594ns (35.102%)  route 1.098ns (64.898%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 36.211 - 33.333 ) 
    Source Clock Delay      (SCD):    3.234ns = ( 19.900 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551    18.217    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    18.298 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.602    19.900    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X3Y2           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.384    20.284 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.338    20.622    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X3Y2           LUT6 (Prop_lut6_I0_O)        0.105    20.727 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.760    21.488    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X7Y8           LUT3 (Prop_lut3_I2_O)        0.105    21.593 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.000    21.593    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[1]
    SLICE_X7Y8           FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.319    34.652    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    34.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.482    36.211    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X7Y8           FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              0.309    36.520    
                         clock uncertainty           -0.035    36.485    
    SLICE_X7Y8           FDRE (Setup_fdre_C_D)        0.032    36.517    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         36.517    
                         arrival time                         -21.593    
  -------------------------------------------------------------------
                         slack                                 14.924    

Slack (MET) :             15.082ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.579ns  (logic 0.594ns (37.610%)  route 0.985ns (62.389%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 36.212 - 33.333 ) 
    Source Clock Delay      (SCD):    3.234ns = ( 19.900 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551    18.217    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    18.298 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.602    19.900    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X3Y2           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.384    20.284 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.338    20.622    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X3Y2           LUT6 (Prop_lut6_I0_O)        0.105    20.727 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.648    21.375    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X6Y1           LUT4 (Prop_lut4_I2_O)        0.105    21.480 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000    21.480    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[2]
    SLICE_X6Y1           FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.319    34.652    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    34.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.483    36.212    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X6Y1           FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              0.309    36.521    
                         clock uncertainty           -0.035    36.486    
    SLICE_X6Y1           FDRE (Setup_fdre_C_D)        0.076    36.562    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         36.562    
                         arrival time                         -21.480    
  -------------------------------------------------------------------
                         slack                                 15.082    

Slack (MET) :             15.111ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.580ns  (logic 0.595ns (37.650%)  route 0.985ns (62.350%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 36.212 - 33.333 ) 
    Source Clock Delay      (SCD):    3.234ns = ( 19.900 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551    18.217    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    18.298 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.602    19.900    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X3Y2           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.384    20.284 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.338    20.622    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X3Y2           LUT6 (Prop_lut6_I0_O)        0.105    20.727 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.648    21.375    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X6Y1           LUT5 (Prop_lut5_I3_O)        0.106    21.481 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.000    21.481    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[3]
    SLICE_X6Y1           FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.319    34.652    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    34.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.483    36.212    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X6Y1           FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/C
                         clock pessimism              0.309    36.521    
                         clock uncertainty           -0.035    36.486    
    SLICE_X6Y1           FDRE (Setup_fdre_C_D)        0.106    36.592    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         36.592    
                         arrival time                         -21.481    
  -------------------------------------------------------------------
                         slack                                 15.111    

Slack (MET) :             15.326ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.331ns  (logic 0.594ns (44.638%)  route 0.737ns (55.362%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 36.212 - 33.333 ) 
    Source Clock Delay      (SCD):    3.234ns = ( 19.900 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551    18.217    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    18.298 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.602    19.900    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X3Y2           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.384    20.284 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.338    20.622    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X3Y2           LUT6 (Prop_lut6_I0_O)        0.105    20.727 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.399    21.126    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X6Y1           LUT2 (Prop_lut2_I0_O)        0.105    21.231 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000    21.231    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[0]
    SLICE_X6Y1           FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.319    34.652    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    34.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.483    36.212    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X6Y1           FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/C
                         clock pessimism              0.309    36.521    
                         clock uncertainty           -0.035    36.486    
    SLICE_X6Y1           FDRE (Setup_fdre_C_D)        0.072    36.558    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         36.558    
                         arrival time                         -21.231    
  -------------------------------------------------------------------
                         slack                                 15.326    

Slack (MET) :             15.390ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.287ns  (logic 0.594ns (46.144%)  route 0.693ns (53.856%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.880ns = ( 36.213 - 33.333 ) 
    Source Clock Delay      (SCD):    3.234ns = ( 19.900 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551    18.217    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    18.298 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.602    19.900    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X3Y2           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.384    20.284 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.353    20.637    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X0Y1           LUT6 (Prop_lut6_I4_O)        0.105    20.742 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.341    21.083    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun1__0
    SLICE_X2Y1           LUT6 (Prop_lut6_I1_O)        0.105    21.188 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000    21.188    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X2Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.319    34.652    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    34.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.484    36.213    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X2Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C
                         clock pessimism              0.326    36.539    
                         clock uncertainty           -0.035    36.504    
    SLICE_X2Y1           FDRE (Setup_fdre_C_D)        0.074    36.578    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg
  -------------------------------------------------------------------
                         required time                         36.578    
                         arrival time                         -21.188    
  -------------------------------------------------------------------
                         slack                                 15.390    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                            (rising edge-triggered cell FDPE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
                            (rising edge-triggered cell SRL16E clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.036%)  route 0.172ns (54.964%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.801ns
    Source Clock Delay      (SCD):    1.396ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.667     1.396    design_1_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X4Y5           FDPE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y5           FDPE (Prop_fdpe_C_Q)         0.141     1.537 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/Q
                         net (fo=1, routed)           0.172     1.709    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[25]
    SLICE_X2Y3           SRL16E                                       r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.827     0.827    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.856 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.945     1.801    design_1_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X2Y3           SRL16E                                       r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
                         clock pessimism             -0.364     1.436    
    SLICE_X2Y3           SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.553    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_brk_hit/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.128ns (69.109%)  route 0.057ns (30.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.771ns
    Source Clock Delay      (SCD):    1.369ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.640     1.369    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_brk_hit/Dbg_Clk
    SLICE_X9Y1           FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_brk_hit/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y1           FDRE (Prop_fdre_C_Q)         0.128     1.497 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_brk_hit/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.057     1.554    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_brki_hit_synced
    SLICE_X8Y1           FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.827     0.827    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.856 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.915     1.771    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X8Y1           FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[23]/C
                         clock pessimism             -0.388     1.382    
    SLICE_X8Y1           FDRE (Hold_fdre_C_D)         0.010     1.392    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.392    
                         arrival time                           1.554    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.854%)  route 0.131ns (48.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.802ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.669     1.398    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X0Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.141     1.539 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_reg[15]/Q
                         net (fo=3, routed)           0.131     1.670    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sample[15]
    SLICE_X1Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.827     0.827    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.856 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.946     1.802    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X1Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[15]/C
                         clock pessimism             -0.390     1.411    
    SLICE_X1Y1           FDRE (Hold_fdre_C_D)         0.072     1.483    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.483    
                         arrival time                           1.670    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.379%)  route 0.118ns (45.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.800ns
    Source Clock Delay      (SCD):    1.396ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.667     1.396    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X7Y5           FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y5           FDRE (Prop_fdre_C_Q)         0.141     1.537 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[20]/Q
                         net (fo=2, routed)           0.118     1.655    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[20]
    SLICE_X7Y6           FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.827     0.827    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.856 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.944     1.800    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X7Y6           FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[19]/C
                         clock pessimism             -0.387     1.412    
    SLICE_X7Y6           FDRE (Hold_fdre_C_D)         0.047     1.459    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.459    
                         arrival time                           1.655    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.910%)  route 0.119ns (39.090%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.802ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.669     1.398    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X1Y0           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y0           FDRE (Prop_fdre_C_Q)         0.141     1.539 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/Q
                         net (fo=1, routed)           0.119     1.658    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_status[10]
    SLICE_X0Y2           LUT6 (Prop_lut6_I5_O)        0.045     1.703 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_2/O
                         net (fo=1, routed)           0.000     1.703    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_1_in[9]
    SLICE_X0Y2           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.827     0.827    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.856 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.946     1.802    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X0Y2           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[9]/C
                         clock pessimism             -0.387     1.414    
    SLICE_X0Y2           FDRE (Hold_fdre_C_D)         0.092     1.506    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.186ns (61.111%)  route 0.118ns (38.889%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.802ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.669     1.398    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X0Y2           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.141     1.539 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[6]/Q
                         net (fo=4, routed)           0.118     1.657    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_status[6]
    SLICE_X1Y2           LUT5 (Prop_lut5_I4_O)        0.045     1.702 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[5]_i_1/O
                         net (fo=1, routed)           0.000     1.702    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_1_in[5]
    SLICE_X1Y2           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.827     0.827    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.856 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.946     1.802    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X1Y2           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[5]/C
                         clock pessimism             -0.390     1.411    
    SLICE_X1Y2           FDRE (Hold_fdre_C_D)         0.092     1.503    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                           1.702    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.450%)  route 0.121ns (42.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.802ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.669     1.398    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X2Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.164     1.562 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/Q
                         net (fo=3, routed)           0.121     1.684    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg_n_0
    SLICE_X1Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.827     0.827    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.856 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.946     1.802    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X1Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[12]/C
                         clock pessimism             -0.387     1.414    
    SLICE_X1Y1           FDRE (Hold_fdre_C_D)         0.070     1.484    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.484    
                         arrival time                           1.684    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.164ns (57.652%)  route 0.120ns (42.348%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.802ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.669     1.398    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X2Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.164     1.562 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/Q
                         net (fo=3, routed)           0.120     1.683    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg_n_0
    SLICE_X1Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.827     0.827    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.856 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.946     1.802    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X1Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[11]/C
                         clock pessimism             -0.387     1.414    
    SLICE_X1Y1           FDRE (Hold_fdre_C_D)         0.066     1.480    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.480    
                         arrival time                           1.683    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.262%)  route 0.114ns (44.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.800ns
    Source Clock Delay      (SCD):    1.396ns
    Clock Pessimism Removal (CPR):    0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.667     1.396    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X7Y3           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDRE (Prop_fdre_C_Q)         0.141     1.537 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/Q
                         net (fo=5, routed)           0.114     1.651    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in_1
    SLICE_X7Y3           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.827     0.827    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.856 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.944     1.800    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X7Y3           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/C
                         clock pessimism             -0.403     1.396    
    SLICE_X7Y3           FDRE (Hold_fdre_C_D)         0.047     1.443    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.443    
                         arrival time                           1.651    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.046%)  route 0.115ns (44.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.771ns
    Source Clock Delay      (SCD):    1.369ns
    Clock Pessimism Removal (CPR):    0.401ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.640     1.369    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X9Y2           FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y2           FDRE (Prop_fdre_C_Q)         0.141     1.510 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[8]/Q
                         net (fo=2, routed)           0.115     1.625    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[8]
    SLICE_X9Y2           FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.827     0.827    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.856 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.915     1.771    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X9Y2           FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[7]/C
                         clock pessimism             -0.401     1.369    
    SLICE_X9Y2           FDRE (Hold_fdre_C_D)         0.047     1.416    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           1.625    
  -------------------------------------------------------------------
                         slack                                  0.209    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCTRL/I0  n/a            1.592         33.333      31.741     BUFGCTRL_X0Y2  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I0
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X12Y14   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X4Y5     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X2Y3     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[11]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_12/C
Min Period        n/a     FDPE/C       n/a            1.000         33.333      32.333     SLICE_X12Y14   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[1]/C
Min Period        n/a     FDPE/C       n/a            1.000         33.333      32.333     SLICE_X4Y5     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X4Y5     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X2Y3     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[27]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_1/C
Min Period        n/a     FDPE/C       n/a            1.000         33.333      32.333     SLICE_X12Y14   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/C
Min Period        n/a     FDPE/C       n/a            1.000         33.333      32.333     SLICE_X4Y5     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X2Y3     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X2Y3     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X2Y3     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X2Y3     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X2Y3     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X2Y3     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X6Y0     design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X6Y0     design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X6Y0     design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X6Y0     design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         16.667      15.813     SLICE_X2Y3     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X2Y3     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         16.667      15.813     SLICE_X2Y3     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X2Y3     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         16.667      15.813     SLICE_X2Y3     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X2Y3     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         16.667      15.813     SLICE_X6Y0     design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.854         16.667      15.813     SLICE_X6Y0     design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         16.667      15.813     SLICE_X6Y0     design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.854         16.667      15.813     SLICE_X6Y0     design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       12.029ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.029ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.260ns  (logic 0.709ns (16.643%)  route 3.551ns (83.356%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.782ns = ( 36.115 - 33.333 ) 
    Source Clock Delay      (SCD):    3.116ns = ( 19.783 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434    18.101    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.182 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.601    19.783    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y4           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.384    20.167 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.015    21.182    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X4Y1           LUT3 (Prop_lut3_I2_O)        0.105    21.287 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.794    22.081    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X4Y1           LUT4 (Prop_lut4_I0_O)        0.105    22.186 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.659    22.845    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X5Y2           LUT5 (Prop_lut5_I4_O)        0.115    22.960 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.082    24.042    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X2Y0           FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221    34.554    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.631 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.484    36.115    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X2Y0           FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              0.290    36.405    
                         clock uncertainty           -0.035    36.370    
    SLICE_X2Y0           FDCE (Setup_fdce_C_CE)      -0.298    36.072    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.072    
                         arrival time                         -24.042    
  -------------------------------------------------------------------
                         slack                                 12.029    

Slack (MET) :             12.150ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.123ns  (logic 0.709ns (17.196%)  route 3.414ns (82.804%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.781ns = ( 36.114 - 33.333 ) 
    Source Clock Delay      (SCD):    3.116ns = ( 19.783 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434    18.101    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.182 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.601    19.783    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y4           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.384    20.167 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.015    21.182    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X4Y1           LUT3 (Prop_lut3_I2_O)        0.105    21.287 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.794    22.081    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X4Y1           LUT4 (Prop_lut4_I0_O)        0.105    22.186 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.659    22.845    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X5Y2           LUT5 (Prop_lut5_I4_O)        0.115    22.960 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.945    23.906    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X5Y1           FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221    34.554    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.631 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.483    36.114    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X5Y1           FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              0.307    36.421    
                         clock uncertainty           -0.035    36.386    
    SLICE_X5Y1           FDCE (Setup_fdce_C_CE)      -0.330    36.056    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.056    
                         arrival time                         -23.906    
  -------------------------------------------------------------------
                         slack                                 12.150    

Slack (MET) :             12.284ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.905ns  (logic 0.709ns (18.158%)  route 3.196ns (81.842%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns = ( 36.046 - 33.333 ) 
    Source Clock Delay      (SCD):    3.116ns = ( 19.783 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434    18.101    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.182 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.601    19.783    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y4           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.384    20.167 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.015    21.182    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X4Y1           LUT3 (Prop_lut3_I2_O)        0.105    21.287 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.794    22.081    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X4Y1           LUT4 (Prop_lut4_I0_O)        0.105    22.186 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.659    22.845    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X5Y2           LUT5 (Prop_lut5_I4_O)        0.115    22.960 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.727    23.687    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X9Y5           FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221    34.554    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.631 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.415    36.046    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X9Y5           FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              0.290    36.336    
                         clock uncertainty           -0.035    36.301    
    SLICE_X9Y5           FDRE (Setup_fdre_C_CE)      -0.330    35.971    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         35.971    
                         arrival time                         -23.687    
  -------------------------------------------------------------------
                         slack                                 12.284    

Slack (MET) :             12.284ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.905ns  (logic 0.709ns (18.158%)  route 3.196ns (81.842%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns = ( 36.046 - 33.333 ) 
    Source Clock Delay      (SCD):    3.116ns = ( 19.783 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434    18.101    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.182 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.601    19.783    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y4           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.384    20.167 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.015    21.182    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X4Y1           LUT3 (Prop_lut3_I2_O)        0.105    21.287 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.794    22.081    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X4Y1           LUT4 (Prop_lut4_I0_O)        0.105    22.186 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.659    22.845    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X5Y2           LUT5 (Prop_lut5_I4_O)        0.115    22.960 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.727    23.687    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X9Y5           FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221    34.554    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.631 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.415    36.046    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X9Y5           FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              0.290    36.336    
                         clock uncertainty           -0.035    36.301    
    SLICE_X9Y5           FDRE (Setup_fdre_C_CE)      -0.330    35.971    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         35.971    
                         arrival time                         -23.687    
  -------------------------------------------------------------------
                         slack                                 12.284    

Slack (MET) :             12.284ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.905ns  (logic 0.709ns (18.158%)  route 3.196ns (81.842%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns = ( 36.046 - 33.333 ) 
    Source Clock Delay      (SCD):    3.116ns = ( 19.783 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434    18.101    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.182 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.601    19.783    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y4           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.384    20.167 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.015    21.182    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X4Y1           LUT3 (Prop_lut3_I2_O)        0.105    21.287 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.794    22.081    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X4Y1           LUT4 (Prop_lut4_I0_O)        0.105    22.186 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.659    22.845    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X5Y2           LUT5 (Prop_lut5_I4_O)        0.115    22.960 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.727    23.687    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X9Y5           FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221    34.554    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.631 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.415    36.046    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X9Y5           FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              0.290    36.336    
                         clock uncertainty           -0.035    36.301    
    SLICE_X9Y5           FDRE (Setup_fdre_C_CE)      -0.330    35.971    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         35.971    
                         arrival time                         -23.687    
  -------------------------------------------------------------------
                         slack                                 12.284    

Slack (MET) :             12.284ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.905ns  (logic 0.709ns (18.158%)  route 3.196ns (81.842%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns = ( 36.046 - 33.333 ) 
    Source Clock Delay      (SCD):    3.116ns = ( 19.783 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434    18.101    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.182 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.601    19.783    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y4           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.384    20.167 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.015    21.182    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X4Y1           LUT3 (Prop_lut3_I2_O)        0.105    21.287 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.794    22.081    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X4Y1           LUT4 (Prop_lut4_I0_O)        0.105    22.186 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.659    22.845    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X5Y2           LUT5 (Prop_lut5_I4_O)        0.115    22.960 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.727    23.687    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X9Y5           FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221    34.554    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.631 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.415    36.046    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X9Y5           FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              0.290    36.336    
                         clock uncertainty           -0.035    36.301    
    SLICE_X9Y5           FDRE (Setup_fdre_C_CE)      -0.330    35.971    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         35.971    
                         arrival time                         -23.687    
  -------------------------------------------------------------------
                         slack                                 12.284    

Slack (MET) :             12.416ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.889ns  (logic 0.709ns (18.229%)  route 3.180ns (81.771%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.781ns = ( 36.114 - 33.333 ) 
    Source Clock Delay      (SCD):    3.116ns = ( 19.783 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434    18.101    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.182 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.601    19.783    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y4           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.384    20.167 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.015    21.182    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X4Y1           LUT3 (Prop_lut3_I2_O)        0.105    21.287 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.794    22.081    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X4Y1           LUT4 (Prop_lut4_I0_O)        0.105    22.186 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.659    22.845    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X5Y2           LUT5 (Prop_lut5_I4_O)        0.115    22.960 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.711    23.672    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X6Y2           FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221    34.554    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.631 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.483    36.114    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X6Y2           FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              0.307    36.421    
                         clock uncertainty           -0.035    36.386    
    SLICE_X6Y2           FDCE (Setup_fdce_C_CE)      -0.298    36.088    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.088    
                         arrival time                         -23.672    
  -------------------------------------------------------------------
                         slack                                 12.416    

Slack (MET) :             12.580ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.854ns  (logic 0.699ns (18.138%)  route 3.155ns (81.862%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.780ns = ( 36.113 - 33.333 ) 
    Source Clock Delay      (SCD):    3.116ns = ( 19.783 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434    18.101    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.182 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.601    19.783    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y4           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.384    20.167 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.015    21.182    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X4Y1           LUT3 (Prop_lut3_I2_O)        0.105    21.287 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.794    22.081    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X4Y1           LUT4 (Prop_lut4_I0_O)        0.105    22.186 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.659    22.845    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X5Y2           LUT5 (Prop_lut5_I4_O)        0.105    22.950 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.686    23.636    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X5Y8           FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221    34.554    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.631 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.482    36.113    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X5Y8           FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
                         clock pessimism              0.307    36.420    
                         clock uncertainty           -0.035    36.385    
    SLICE_X5Y8           FDCE (Setup_fdce_C_CE)      -0.168    36.217    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.217    
                         arrival time                         -23.636    
  -------------------------------------------------------------------
                         slack                                 12.580    

Slack (MET) :             12.580ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.854ns  (logic 0.699ns (18.138%)  route 3.155ns (81.862%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.780ns = ( 36.113 - 33.333 ) 
    Source Clock Delay      (SCD):    3.116ns = ( 19.783 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434    18.101    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.182 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.601    19.783    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y4           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.384    20.167 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.015    21.182    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X4Y1           LUT3 (Prop_lut3_I2_O)        0.105    21.287 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.794    22.081    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X4Y1           LUT4 (Prop_lut4_I0_O)        0.105    22.186 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.659    22.845    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X5Y2           LUT5 (Prop_lut5_I4_O)        0.105    22.950 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.686    23.636    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X5Y8           FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221    34.554    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.631 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.482    36.113    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X5Y8           FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
                         clock pessimism              0.307    36.420    
                         clock uncertainty           -0.035    36.385    
    SLICE_X5Y8           FDCE (Setup_fdce_C_CE)      -0.168    36.217    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         36.217    
                         arrival time                         -23.636    
  -------------------------------------------------------------------
                         slack                                 12.580    

Slack (MET) :             12.713ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.907ns  (logic 0.699ns (17.891%)  route 3.208ns (82.109%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.782ns = ( 36.115 - 33.333 ) 
    Source Clock Delay      (SCD):    3.116ns = ( 19.783 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434    18.101    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.182 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.601    19.783    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y4           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.384    20.167 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=6, routed)           1.503    21.670    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[3]
    SLICE_X12Y6          LUT3 (Prop_lut3_I2_O)        0.105    21.775 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_0_INST_0_i_4/O
                         net (fo=7, routed)           1.278    23.053    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_reg_1
    SLICE_X2Y1           LUT6 (Prop_lut6_I5_O)        0.105    23.158 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_3/O
                         net (fo=4, routed)           0.426    23.584    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl0
    SLICE_X3Y1           LUT3 (Prop_lut3_I1_O)        0.105    23.689 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000    23.689    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_36
    SLICE_X3Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221    34.554    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.631 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.484    36.115    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X3Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism              0.290    36.405    
                         clock uncertainty           -0.035    36.370    
    SLICE_X3Y1           FDRE (Setup_fdre_C_D)        0.033    36.403    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         36.403    
                         arrival time                         -23.689    
  -------------------------------------------------------------------
                         slack                                 12.713    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.369%)  route 0.169ns (47.631%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.735ns
    Source Clock Delay      (SCD):    1.341ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646     0.646    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.672 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.669     1.341    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X3Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDRE (Prop_fdre_C_Q)         0.141     1.482 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.169     1.651    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Rst_0
    SLICE_X3Y1           LUT6 (Prop_lut6_I5_O)        0.045     1.696 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.696    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_34
    SLICE_X3Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.946     1.735    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X3Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                         clock pessimism             -0.393     1.341    
    SLICE_X3Y1           FDRE (Hold_fdre_C_D)         0.091     1.432    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.432    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.581%)  route 0.205ns (52.419%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.735ns
    Source Clock Delay      (SCD):    1.341ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646     0.646    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.672 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.669     1.341    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X3Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDRE (Prop_fdre_C_Q)         0.141     1.482 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.205     1.687    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X3Y1           LUT3 (Prop_lut3_I2_O)        0.045     1.732 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     1.732    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_36
    SLICE_X3Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.946     1.735    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X3Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.393     1.341    
    SLICE_X3Y1           FDRE (Hold_fdre_C_D)         0.092     1.433    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.433    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.186ns (44.708%)  route 0.230ns (55.292%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.735ns
    Source Clock Delay      (SCD):    1.341ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646     0.646    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.672 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.669     1.341    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X3Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDRE (Prop_fdre_C_Q)         0.141     1.482 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.230     1.712    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst
    SLICE_X3Y1           LUT6 (Prop_lut6_I5_O)        0.045     1.757 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.757    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_35
    SLICE_X3Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.946     1.735    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X3Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                         clock pessimism             -0.393     1.341    
    SLICE_X3Y1           FDRE (Hold_fdre_C_D)         0.092     1.433    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.433    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.553ns  (logic 0.191ns (34.535%)  route 0.362ns (65.465%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns = ( 18.399 - 16.667 ) 
    Source Clock Delay      (SCD):    1.340ns = ( 18.007 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646    17.313    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.339 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.668    18.007    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X5Y2           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDCE (Prop_fdce_C_Q)         0.146    18.153 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.193    18.346    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X4Y3           LUT5 (Prop_lut5_I1_O)        0.045    18.391 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.169    18.560    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X5Y4           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760    17.427    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.456 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.944    18.399    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y4           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.377    18.022    
    SLICE_X5Y4           FDRE (Hold_fdre_C_CE)       -0.032    17.990    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -17.990    
                         arrival time                          18.560    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.553ns  (logic 0.191ns (34.535%)  route 0.362ns (65.465%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns = ( 18.399 - 16.667 ) 
    Source Clock Delay      (SCD):    1.340ns = ( 18.007 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646    17.313    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.339 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.668    18.007    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X5Y2           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDCE (Prop_fdce_C_Q)         0.146    18.153 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.193    18.346    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X4Y3           LUT5 (Prop_lut5_I1_O)        0.045    18.391 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.169    18.560    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X5Y4           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760    17.427    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.456 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.944    18.399    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y4           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.377    18.022    
    SLICE_X5Y4           FDRE (Hold_fdre_C_CE)       -0.032    17.990    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -17.990    
                         arrival time                          18.560    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.553ns  (logic 0.191ns (34.535%)  route 0.362ns (65.465%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns = ( 18.399 - 16.667 ) 
    Source Clock Delay      (SCD):    1.340ns = ( 18.007 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646    17.313    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.339 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.668    18.007    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X5Y2           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDCE (Prop_fdce_C_Q)         0.146    18.153 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.193    18.346    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X4Y3           LUT5 (Prop_lut5_I1_O)        0.045    18.391 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.169    18.560    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X5Y4           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760    17.427    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.456 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.944    18.399    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y4           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.377    18.022    
    SLICE_X5Y4           FDRE (Hold_fdre_C_CE)       -0.032    17.990    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  -------------------------------------------------------------------
                         required time                        -17.990    
                         arrival time                          18.560    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.553ns  (logic 0.191ns (34.535%)  route 0.362ns (65.465%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns = ( 18.399 - 16.667 ) 
    Source Clock Delay      (SCD):    1.340ns = ( 18.007 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646    17.313    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.339 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.668    18.007    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X5Y2           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDCE (Prop_fdce_C_Q)         0.146    18.153 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.193    18.346    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X4Y3           LUT5 (Prop_lut5_I1_O)        0.045    18.391 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.169    18.560    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X5Y4           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760    17.427    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.456 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.944    18.399    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y4           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.377    18.022    
    SLICE_X5Y4           FDRE (Hold_fdre_C_CE)       -0.032    17.990    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]
  -------------------------------------------------------------------
                         required time                        -17.990    
                         arrival time                          18.560    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.553ns  (logic 0.191ns (34.535%)  route 0.362ns (65.465%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns = ( 18.399 - 16.667 ) 
    Source Clock Delay      (SCD):    1.340ns = ( 18.007 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646    17.313    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.339 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.668    18.007    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X5Y2           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDCE (Prop_fdce_C_Q)         0.146    18.153 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.193    18.346    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X4Y3           LUT5 (Prop_lut5_I1_O)        0.045    18.391 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.169    18.560    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X5Y4           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760    17.427    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.456 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.944    18.399    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y4           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.377    18.022    
    SLICE_X5Y4           FDRE (Hold_fdre_C_CE)       -0.032    17.990    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]
  -------------------------------------------------------------------
                         required time                        -17.990    
                         arrival time                          18.560    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.553ns  (logic 0.191ns (34.535%)  route 0.362ns (65.465%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns = ( 18.399 - 16.667 ) 
    Source Clock Delay      (SCD):    1.340ns = ( 18.007 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646    17.313    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.339 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.668    18.007    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X5Y2           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDCE (Prop_fdce_C_Q)         0.146    18.153 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.193    18.346    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X4Y3           LUT5 (Prop_lut5_I1_O)        0.045    18.391 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.169    18.560    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X5Y4           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760    17.427    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.456 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.944    18.399    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y4           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.377    18.022    
    SLICE_X5Y4           FDRE (Hold_fdre_C_CE)       -0.032    17.990    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]
  -------------------------------------------------------------------
                         required time                        -17.990    
                         arrival time                          18.560    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.553ns  (logic 0.191ns (34.535%)  route 0.362ns (65.465%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns = ( 18.399 - 16.667 ) 
    Source Clock Delay      (SCD):    1.340ns = ( 18.007 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646    17.313    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.339 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.668    18.007    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X5Y2           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDCE (Prop_fdce_C_Q)         0.146    18.153 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.193    18.346    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X4Y3           LUT5 (Prop_lut5_I1_O)        0.045    18.391 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.169    18.560    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X5Y4           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760    17.427    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.456 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.944    18.399    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y4           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.377    18.022    
    SLICE_X5Y4           FDRE (Hold_fdre_C_CE)       -0.032    17.990    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]
  -------------------------------------------------------------------
                         required time                        -17.990    
                         arrival time                          18.560    
  -------------------------------------------------------------------
                         slack                                  0.570    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         33.333      31.741     BUFGCTRL_X0Y3  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X4Y2     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X4Y2     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X4Y2     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X4Y2     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X5Y2     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X5Y2     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X5Y2     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X5Y2     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X3Y1     design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X4Y2     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X4Y2     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X4Y2     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X4Y2     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X4Y2     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X4Y2     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X4Y2     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X4Y2     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X5Y2     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X5Y2     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X4Y2     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X4Y2     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X4Y2     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X4Y2     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X4Y2     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X4Y2     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X4Y2     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X4Y2     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X5Y2     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X5Y2     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_1_0
  To Clock:  clk_out2_design_1_clk_wiz_1_0

Setup :         3063  Failing Endpoints,  Worst Slack       -5.421ns,  Total Violation    -8071.391ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.421ns  (required time - arrival time)
  Source:                 design_1_i/hw0_0/inst/mem_reg[15][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/hw0_0/inst/memLoadValue_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_out2_design_1_clk_wiz_1_0 rise@6.250ns - clk_out1_design_1_clk_wiz_1_0 rise@5.000ns)
  Data Path Delay:        5.893ns  (logic 1.473ns (24.996%)  route 4.420ns (75.004%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        -0.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 4.706 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.882ns = ( 4.118 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    V4                                                0.000     5.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.888     5.888 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     6.953    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.972     0.981 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449     2.430    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.511 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       1.607     4.118    design_1_i/hw0_0/inst/ramClk
    SLICE_X3Y154         FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[15][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y154         FDRE (Prop_fdre_C_Q)         0.379     4.497 r  design_1_i/hw0_0/inst/mem_reg[15][1]/Q
                         net (fo=3, routed)           1.524     6.021    design_1_i/hw0_0/inst/mem_reg_n_0_[15][1]
    SLICE_X4Y156         LUT6 (Prop_lut6_I5_O)        0.105     6.126 r  design_1_i/hw0_0/inst/wg_datas[37][15]_i_34/O
                         net (fo=1, routed)           0.000     6.126    design_1_i/hw0_0/inst/wg_datas[37][15]_i_34_n_0
    SLICE_X4Y156         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.566 r  design_1_i/hw0_0/inst/wg_datas_reg[37][15]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.566    design_1_i/hw0_0/inst/wg_datas_reg[37][15]_i_17_n_0
    SLICE_X4Y157         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.664 r  design_1_i/hw0_0/inst/wg_datas_reg[37][15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.664    design_1_i/hw0_0/inst/wg_datas_reg[37][15]_i_4_n_0
    SLICE_X4Y158         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     6.854 r  design_1_i/hw0_0/inst/wg_datas_reg[37][15]_i_2/CO[2]
                         net (fo=12, routed)          0.881     7.735    design_1_i/hw0_0/inst/p_1_in
    SLICE_X2Y163         LUT6 (Prop_lut6_I0_O)        0.261     7.996 r  design_1_i/hw0_0/inst/wg_datas[37][15]_i_1/O
                         net (fo=1514, routed)        2.015    10.011    design_1_i/hw0_0/inst/wg_sampleEnd
    SLICE_X29Y131        FDRE                                         r  design_1_i/hw0_0/inst/memLoadValue_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    V4                                                0.000     6.250 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.850     7.100 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     8.103    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.107     1.996 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.381     3.378    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.455 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1795, routed)        1.251     4.706    design_1_i/hw0_0/inst/clk160m
    SLICE_X29Y131        FDRE                                         r  design_1_i/hw0_0/inst/memLoadValue_reg[8]/C
                         clock pessimism              0.235     4.940    
                         clock uncertainty           -0.183     4.757    
    SLICE_X29Y131        FDRE (Setup_fdre_C_CE)      -0.168     4.589    design_1_i/hw0_0/inst/memLoadValue_reg[8]
  -------------------------------------------------------------------
                         required time                          4.589    
                         arrival time                         -10.011    
  -------------------------------------------------------------------
                         slack                                 -5.421    

Slack (VIOLATED) :        -5.421ns  (required time - arrival time)
  Source:                 design_1_i/hw0_0/inst/mem_reg[15][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/hw0_0/inst/wg_datas_reg[34][23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_out2_design_1_clk_wiz_1_0 rise@6.250ns - clk_out1_design_1_clk_wiz_1_0 rise@5.000ns)
  Data Path Delay:        5.893ns  (logic 1.473ns (24.996%)  route 4.420ns (75.004%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        -0.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 4.706 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.882ns = ( 4.118 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    V4                                                0.000     5.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.888     5.888 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     6.953    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.972     0.981 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449     2.430    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.511 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       1.607     4.118    design_1_i/hw0_0/inst/ramClk
    SLICE_X3Y154         FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[15][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y154         FDRE (Prop_fdre_C_Q)         0.379     4.497 r  design_1_i/hw0_0/inst/mem_reg[15][1]/Q
                         net (fo=3, routed)           1.524     6.021    design_1_i/hw0_0/inst/mem_reg_n_0_[15][1]
    SLICE_X4Y156         LUT6 (Prop_lut6_I5_O)        0.105     6.126 r  design_1_i/hw0_0/inst/wg_datas[37][15]_i_34/O
                         net (fo=1, routed)           0.000     6.126    design_1_i/hw0_0/inst/wg_datas[37][15]_i_34_n_0
    SLICE_X4Y156         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.566 r  design_1_i/hw0_0/inst/wg_datas_reg[37][15]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.566    design_1_i/hw0_0/inst/wg_datas_reg[37][15]_i_17_n_0
    SLICE_X4Y157         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.664 r  design_1_i/hw0_0/inst/wg_datas_reg[37][15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.664    design_1_i/hw0_0/inst/wg_datas_reg[37][15]_i_4_n_0
    SLICE_X4Y158         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     6.854 r  design_1_i/hw0_0/inst/wg_datas_reg[37][15]_i_2/CO[2]
                         net (fo=12, routed)          0.881     7.735    design_1_i/hw0_0/inst/p_1_in
    SLICE_X2Y163         LUT6 (Prop_lut6_I0_O)        0.261     7.996 r  design_1_i/hw0_0/inst/wg_datas[37][15]_i_1/O
                         net (fo=1514, routed)        2.015    10.011    design_1_i/hw0_0/inst/wg_sampleEnd
    SLICE_X28Y131        FDRE                                         r  design_1_i/hw0_0/inst/wg_datas_reg[34][23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    V4                                                0.000     6.250 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.850     7.100 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     8.103    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.107     1.996 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.381     3.378    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.455 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1795, routed)        1.251     4.706    design_1_i/hw0_0/inst/clk160m
    SLICE_X28Y131        FDRE                                         r  design_1_i/hw0_0/inst/wg_datas_reg[34][23]/C
                         clock pessimism              0.235     4.940    
                         clock uncertainty           -0.183     4.757    
    SLICE_X28Y131        FDRE (Setup_fdre_C_CE)      -0.168     4.589    design_1_i/hw0_0/inst/wg_datas_reg[34][23]
  -------------------------------------------------------------------
                         required time                          4.589    
                         arrival time                         -10.011    
  -------------------------------------------------------------------
                         slack                                 -5.421    

Slack (VIOLATED) :        -5.419ns  (required time - arrival time)
  Source:                 design_1_i/hw0_0/inst/mem_reg[15][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/hw0_0/inst/wg_datas_reg[58][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_out2_design_1_clk_wiz_1_0 rise@6.250ns - clk_out1_design_1_clk_wiz_1_0 rise@5.000ns)
  Data Path Delay:        5.889ns  (logic 1.473ns (25.014%)  route 4.416ns (74.986%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        -0.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 4.704 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.882ns = ( 4.118 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    V4                                                0.000     5.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.888     5.888 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     6.953    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.972     0.981 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449     2.430    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.511 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       1.607     4.118    design_1_i/hw0_0/inst/ramClk
    SLICE_X3Y154         FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[15][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y154         FDRE (Prop_fdre_C_Q)         0.379     4.497 r  design_1_i/hw0_0/inst/mem_reg[15][1]/Q
                         net (fo=3, routed)           1.524     6.021    design_1_i/hw0_0/inst/mem_reg_n_0_[15][1]
    SLICE_X4Y156         LUT6 (Prop_lut6_I5_O)        0.105     6.126 r  design_1_i/hw0_0/inst/wg_datas[37][15]_i_34/O
                         net (fo=1, routed)           0.000     6.126    design_1_i/hw0_0/inst/wg_datas[37][15]_i_34_n_0
    SLICE_X4Y156         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.566 r  design_1_i/hw0_0/inst/wg_datas_reg[37][15]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.566    design_1_i/hw0_0/inst/wg_datas_reg[37][15]_i_17_n_0
    SLICE_X4Y157         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.664 r  design_1_i/hw0_0/inst/wg_datas_reg[37][15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.664    design_1_i/hw0_0/inst/wg_datas_reg[37][15]_i_4_n_0
    SLICE_X4Y158         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     6.854 r  design_1_i/hw0_0/inst/wg_datas_reg[37][15]_i_2/CO[2]
                         net (fo=12, routed)          0.881     7.735    design_1_i/hw0_0/inst/p_1_in
    SLICE_X2Y163         LUT6 (Prop_lut6_I0_O)        0.261     7.996 r  design_1_i/hw0_0/inst/wg_datas[37][15]_i_1/O
                         net (fo=1514, routed)        2.010    10.006    design_1_i/hw0_0/inst/wg_sampleEnd
    SLICE_X13Y124        FDRE                                         r  design_1_i/hw0_0/inst/wg_datas_reg[58][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    V4                                                0.000     6.250 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.850     7.100 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     8.103    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.107     1.996 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.381     3.378    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.455 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1795, routed)        1.249     4.704    design_1_i/hw0_0/inst/clk160m
    SLICE_X13Y124        FDRE                                         r  design_1_i/hw0_0/inst/wg_datas_reg[58][4]/C
                         clock pessimism              0.235     4.938    
                         clock uncertainty           -0.183     4.755    
    SLICE_X13Y124        FDRE (Setup_fdre_C_CE)      -0.168     4.587    design_1_i/hw0_0/inst/wg_datas_reg[58][4]
  -------------------------------------------------------------------
                         required time                          4.587    
                         arrival time                         -10.006    
  -------------------------------------------------------------------
                         slack                                 -5.419    

Slack (VIOLATED) :        -5.350ns  (required time - arrival time)
  Source:                 design_1_i/hw0_0/inst/mem_reg[15][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/hw0_0/inst/wg_datas_reg[37][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_out2_design_1_clk_wiz_1_0 rise@6.250ns - clk_out1_design_1_clk_wiz_1_0 rise@5.000ns)
  Data Path Delay:        5.823ns  (logic 1.473ns (25.297%)  route 4.350ns (74.703%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        -0.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 4.707 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.882ns = ( 4.118 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    V4                                                0.000     5.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.888     5.888 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     6.953    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.972     0.981 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449     2.430    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.511 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       1.607     4.118    design_1_i/hw0_0/inst/ramClk
    SLICE_X3Y154         FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[15][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y154         FDRE (Prop_fdre_C_Q)         0.379     4.497 r  design_1_i/hw0_0/inst/mem_reg[15][1]/Q
                         net (fo=3, routed)           1.524     6.021    design_1_i/hw0_0/inst/mem_reg_n_0_[15][1]
    SLICE_X4Y156         LUT6 (Prop_lut6_I5_O)        0.105     6.126 r  design_1_i/hw0_0/inst/wg_datas[37][15]_i_34/O
                         net (fo=1, routed)           0.000     6.126    design_1_i/hw0_0/inst/wg_datas[37][15]_i_34_n_0
    SLICE_X4Y156         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.566 r  design_1_i/hw0_0/inst/wg_datas_reg[37][15]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.566    design_1_i/hw0_0/inst/wg_datas_reg[37][15]_i_17_n_0
    SLICE_X4Y157         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.664 r  design_1_i/hw0_0/inst/wg_datas_reg[37][15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.664    design_1_i/hw0_0/inst/wg_datas_reg[37][15]_i_4_n_0
    SLICE_X4Y158         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     6.854 r  design_1_i/hw0_0/inst/wg_datas_reg[37][15]_i_2/CO[2]
                         net (fo=12, routed)          0.881     7.735    design_1_i/hw0_0/inst/p_1_in
    SLICE_X2Y163         LUT6 (Prop_lut6_I0_O)        0.261     7.996 r  design_1_i/hw0_0/inst/wg_datas[37][15]_i_1/O
                         net (fo=1514, routed)        1.945     9.940    design_1_i/hw0_0/inst/wg_sampleEnd
    SLICE_X15Y127        FDRE                                         r  design_1_i/hw0_0/inst/wg_datas_reg[37][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    V4                                                0.000     6.250 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.850     7.100 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     8.103    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.107     1.996 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.381     3.378    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.455 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1795, routed)        1.252     4.707    design_1_i/hw0_0/inst/clk160m
    SLICE_X15Y127        FDRE                                         r  design_1_i/hw0_0/inst/wg_datas_reg[37][0]/C
                         clock pessimism              0.235     4.941    
                         clock uncertainty           -0.183     4.758    
    SLICE_X15Y127        FDRE (Setup_fdre_C_CE)      -0.168     4.590    design_1_i/hw0_0/inst/wg_datas_reg[37][0]
  -------------------------------------------------------------------
                         required time                          4.590    
                         arrival time                          -9.940    
  -------------------------------------------------------------------
                         slack                                 -5.350    

Slack (VIOLATED) :        -5.350ns  (required time - arrival time)
  Source:                 design_1_i/hw0_0/inst/mem_reg[15][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/hw0_0/inst/wg_datas_reg[48][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_out2_design_1_clk_wiz_1_0 rise@6.250ns - clk_out1_design_1_clk_wiz_1_0 rise@5.000ns)
  Data Path Delay:        5.823ns  (logic 1.473ns (25.297%)  route 4.350ns (74.703%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        -0.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 4.707 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.882ns = ( 4.118 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    V4                                                0.000     5.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.888     5.888 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     6.953    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.972     0.981 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449     2.430    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.511 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       1.607     4.118    design_1_i/hw0_0/inst/ramClk
    SLICE_X3Y154         FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[15][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y154         FDRE (Prop_fdre_C_Q)         0.379     4.497 r  design_1_i/hw0_0/inst/mem_reg[15][1]/Q
                         net (fo=3, routed)           1.524     6.021    design_1_i/hw0_0/inst/mem_reg_n_0_[15][1]
    SLICE_X4Y156         LUT6 (Prop_lut6_I5_O)        0.105     6.126 r  design_1_i/hw0_0/inst/wg_datas[37][15]_i_34/O
                         net (fo=1, routed)           0.000     6.126    design_1_i/hw0_0/inst/wg_datas[37][15]_i_34_n_0
    SLICE_X4Y156         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.566 r  design_1_i/hw0_0/inst/wg_datas_reg[37][15]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.566    design_1_i/hw0_0/inst/wg_datas_reg[37][15]_i_17_n_0
    SLICE_X4Y157         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.664 r  design_1_i/hw0_0/inst/wg_datas_reg[37][15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.664    design_1_i/hw0_0/inst/wg_datas_reg[37][15]_i_4_n_0
    SLICE_X4Y158         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     6.854 r  design_1_i/hw0_0/inst/wg_datas_reg[37][15]_i_2/CO[2]
                         net (fo=12, routed)          0.881     7.735    design_1_i/hw0_0/inst/p_1_in
    SLICE_X2Y163         LUT6 (Prop_lut6_I0_O)        0.261     7.996 r  design_1_i/hw0_0/inst/wg_datas[37][15]_i_1/O
                         net (fo=1514, routed)        1.945     9.940    design_1_i/hw0_0/inst/wg_sampleEnd
    SLICE_X15Y127        FDRE                                         r  design_1_i/hw0_0/inst/wg_datas_reg[48][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    V4                                                0.000     6.250 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.850     7.100 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     8.103    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.107     1.996 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.381     3.378    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.455 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1795, routed)        1.252     4.707    design_1_i/hw0_0/inst/clk160m
    SLICE_X15Y127        FDRE                                         r  design_1_i/hw0_0/inst/wg_datas_reg[48][1]/C
                         clock pessimism              0.235     4.941    
                         clock uncertainty           -0.183     4.758    
    SLICE_X15Y127        FDRE (Setup_fdre_C_CE)      -0.168     4.590    design_1_i/hw0_0/inst/wg_datas_reg[48][1]
  -------------------------------------------------------------------
                         required time                          4.590    
                         arrival time                          -9.940    
  -------------------------------------------------------------------
                         slack                                 -5.350    

Slack (VIOLATED) :        -5.350ns  (required time - arrival time)
  Source:                 design_1_i/hw0_0/inst/mem_reg[15][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/hw0_0/inst/wg_datas_reg[50][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_out2_design_1_clk_wiz_1_0 rise@6.250ns - clk_out1_design_1_clk_wiz_1_0 rise@5.000ns)
  Data Path Delay:        5.823ns  (logic 1.473ns (25.297%)  route 4.350ns (74.703%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        -0.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 4.707 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.882ns = ( 4.118 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    V4                                                0.000     5.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.888     5.888 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     6.953    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.972     0.981 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449     2.430    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.511 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       1.607     4.118    design_1_i/hw0_0/inst/ramClk
    SLICE_X3Y154         FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[15][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y154         FDRE (Prop_fdre_C_Q)         0.379     4.497 r  design_1_i/hw0_0/inst/mem_reg[15][1]/Q
                         net (fo=3, routed)           1.524     6.021    design_1_i/hw0_0/inst/mem_reg_n_0_[15][1]
    SLICE_X4Y156         LUT6 (Prop_lut6_I5_O)        0.105     6.126 r  design_1_i/hw0_0/inst/wg_datas[37][15]_i_34/O
                         net (fo=1, routed)           0.000     6.126    design_1_i/hw0_0/inst/wg_datas[37][15]_i_34_n_0
    SLICE_X4Y156         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.566 r  design_1_i/hw0_0/inst/wg_datas_reg[37][15]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.566    design_1_i/hw0_0/inst/wg_datas_reg[37][15]_i_17_n_0
    SLICE_X4Y157         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.664 r  design_1_i/hw0_0/inst/wg_datas_reg[37][15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.664    design_1_i/hw0_0/inst/wg_datas_reg[37][15]_i_4_n_0
    SLICE_X4Y158         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     6.854 r  design_1_i/hw0_0/inst/wg_datas_reg[37][15]_i_2/CO[2]
                         net (fo=12, routed)          0.881     7.735    design_1_i/hw0_0/inst/p_1_in
    SLICE_X2Y163         LUT6 (Prop_lut6_I0_O)        0.261     7.996 r  design_1_i/hw0_0/inst/wg_datas[37][15]_i_1/O
                         net (fo=1514, routed)        1.945     9.940    design_1_i/hw0_0/inst/wg_sampleEnd
    SLICE_X15Y127        FDRE                                         r  design_1_i/hw0_0/inst/wg_datas_reg[50][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    V4                                                0.000     6.250 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.850     7.100 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     8.103    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.107     1.996 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.381     3.378    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.455 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1795, routed)        1.252     4.707    design_1_i/hw0_0/inst/clk160m
    SLICE_X15Y127        FDRE                                         r  design_1_i/hw0_0/inst/wg_datas_reg[50][1]/C
                         clock pessimism              0.235     4.941    
                         clock uncertainty           -0.183     4.758    
    SLICE_X15Y127        FDRE (Setup_fdre_C_CE)      -0.168     4.590    design_1_i/hw0_0/inst/wg_datas_reg[50][1]
  -------------------------------------------------------------------
                         required time                          4.590    
                         arrival time                          -9.940    
  -------------------------------------------------------------------
                         slack                                 -5.350    

Slack (VIOLATED) :        -5.350ns  (required time - arrival time)
  Source:                 design_1_i/hw0_0/inst/mem_reg[15][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/hw0_0/inst/wg_datas_reg[52][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_out2_design_1_clk_wiz_1_0 rise@6.250ns - clk_out1_design_1_clk_wiz_1_0 rise@5.000ns)
  Data Path Delay:        5.823ns  (logic 1.473ns (25.297%)  route 4.350ns (74.703%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        -0.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 4.707 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.882ns = ( 4.118 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    V4                                                0.000     5.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.888     5.888 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     6.953    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.972     0.981 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449     2.430    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.511 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       1.607     4.118    design_1_i/hw0_0/inst/ramClk
    SLICE_X3Y154         FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[15][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y154         FDRE (Prop_fdre_C_Q)         0.379     4.497 r  design_1_i/hw0_0/inst/mem_reg[15][1]/Q
                         net (fo=3, routed)           1.524     6.021    design_1_i/hw0_0/inst/mem_reg_n_0_[15][1]
    SLICE_X4Y156         LUT6 (Prop_lut6_I5_O)        0.105     6.126 r  design_1_i/hw0_0/inst/wg_datas[37][15]_i_34/O
                         net (fo=1, routed)           0.000     6.126    design_1_i/hw0_0/inst/wg_datas[37][15]_i_34_n_0
    SLICE_X4Y156         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.566 r  design_1_i/hw0_0/inst/wg_datas_reg[37][15]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.566    design_1_i/hw0_0/inst/wg_datas_reg[37][15]_i_17_n_0
    SLICE_X4Y157         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.664 r  design_1_i/hw0_0/inst/wg_datas_reg[37][15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.664    design_1_i/hw0_0/inst/wg_datas_reg[37][15]_i_4_n_0
    SLICE_X4Y158         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     6.854 r  design_1_i/hw0_0/inst/wg_datas_reg[37][15]_i_2/CO[2]
                         net (fo=12, routed)          0.881     7.735    design_1_i/hw0_0/inst/p_1_in
    SLICE_X2Y163         LUT6 (Prop_lut6_I0_O)        0.261     7.996 r  design_1_i/hw0_0/inst/wg_datas[37][15]_i_1/O
                         net (fo=1514, routed)        1.945     9.940    design_1_i/hw0_0/inst/wg_sampleEnd
    SLICE_X15Y127        FDRE                                         r  design_1_i/hw0_0/inst/wg_datas_reg[52][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    V4                                                0.000     6.250 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.850     7.100 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     8.103    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.107     1.996 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.381     3.378    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.455 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1795, routed)        1.252     4.707    design_1_i/hw0_0/inst/clk160m
    SLICE_X15Y127        FDRE                                         r  design_1_i/hw0_0/inst/wg_datas_reg[52][4]/C
                         clock pessimism              0.235     4.941    
                         clock uncertainty           -0.183     4.758    
    SLICE_X15Y127        FDRE (Setup_fdre_C_CE)      -0.168     4.590    design_1_i/hw0_0/inst/wg_datas_reg[52][4]
  -------------------------------------------------------------------
                         required time                          4.590    
                         arrival time                          -9.940    
  -------------------------------------------------------------------
                         slack                                 -5.350    

Slack (VIOLATED) :        -5.350ns  (required time - arrival time)
  Source:                 design_1_i/hw0_0/inst/mem_reg[15][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/hw0_0/inst/wg_datas_reg[54][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_out2_design_1_clk_wiz_1_0 rise@6.250ns - clk_out1_design_1_clk_wiz_1_0 rise@5.000ns)
  Data Path Delay:        5.823ns  (logic 1.473ns (25.297%)  route 4.350ns (74.703%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        -0.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 4.707 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.882ns = ( 4.118 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    V4                                                0.000     5.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.888     5.888 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     6.953    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.972     0.981 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449     2.430    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.511 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       1.607     4.118    design_1_i/hw0_0/inst/ramClk
    SLICE_X3Y154         FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[15][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y154         FDRE (Prop_fdre_C_Q)         0.379     4.497 r  design_1_i/hw0_0/inst/mem_reg[15][1]/Q
                         net (fo=3, routed)           1.524     6.021    design_1_i/hw0_0/inst/mem_reg_n_0_[15][1]
    SLICE_X4Y156         LUT6 (Prop_lut6_I5_O)        0.105     6.126 r  design_1_i/hw0_0/inst/wg_datas[37][15]_i_34/O
                         net (fo=1, routed)           0.000     6.126    design_1_i/hw0_0/inst/wg_datas[37][15]_i_34_n_0
    SLICE_X4Y156         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.566 r  design_1_i/hw0_0/inst/wg_datas_reg[37][15]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.566    design_1_i/hw0_0/inst/wg_datas_reg[37][15]_i_17_n_0
    SLICE_X4Y157         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.664 r  design_1_i/hw0_0/inst/wg_datas_reg[37][15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.664    design_1_i/hw0_0/inst/wg_datas_reg[37][15]_i_4_n_0
    SLICE_X4Y158         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     6.854 r  design_1_i/hw0_0/inst/wg_datas_reg[37][15]_i_2/CO[2]
                         net (fo=12, routed)          0.881     7.735    design_1_i/hw0_0/inst/p_1_in
    SLICE_X2Y163         LUT6 (Prop_lut6_I0_O)        0.261     7.996 r  design_1_i/hw0_0/inst/wg_datas[37][15]_i_1/O
                         net (fo=1514, routed)        1.945     9.940    design_1_i/hw0_0/inst/wg_sampleEnd
    SLICE_X15Y127        FDRE                                         r  design_1_i/hw0_0/inst/wg_datas_reg[54][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    V4                                                0.000     6.250 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.850     7.100 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     8.103    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.107     1.996 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.381     3.378    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.455 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1795, routed)        1.252     4.707    design_1_i/hw0_0/inst/clk160m
    SLICE_X15Y127        FDRE                                         r  design_1_i/hw0_0/inst/wg_datas_reg[54][4]/C
                         clock pessimism              0.235     4.941    
                         clock uncertainty           -0.183     4.758    
    SLICE_X15Y127        FDRE (Setup_fdre_C_CE)      -0.168     4.590    design_1_i/hw0_0/inst/wg_datas_reg[54][4]
  -------------------------------------------------------------------
                         required time                          4.590    
                         arrival time                          -9.940    
  -------------------------------------------------------------------
                         slack                                 -5.350    

Slack (VIOLATED) :        -5.350ns  (required time - arrival time)
  Source:                 design_1_i/hw0_0/inst/mem_reg[15][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/hw0_0/inst/wg_datas_reg[56][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_out2_design_1_clk_wiz_1_0 rise@6.250ns - clk_out1_design_1_clk_wiz_1_0 rise@5.000ns)
  Data Path Delay:        5.823ns  (logic 1.473ns (25.297%)  route 4.350ns (74.703%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        -0.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 4.707 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.882ns = ( 4.118 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    V4                                                0.000     5.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.888     5.888 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     6.953    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.972     0.981 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449     2.430    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.511 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       1.607     4.118    design_1_i/hw0_0/inst/ramClk
    SLICE_X3Y154         FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[15][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y154         FDRE (Prop_fdre_C_Q)         0.379     4.497 r  design_1_i/hw0_0/inst/mem_reg[15][1]/Q
                         net (fo=3, routed)           1.524     6.021    design_1_i/hw0_0/inst/mem_reg_n_0_[15][1]
    SLICE_X4Y156         LUT6 (Prop_lut6_I5_O)        0.105     6.126 r  design_1_i/hw0_0/inst/wg_datas[37][15]_i_34/O
                         net (fo=1, routed)           0.000     6.126    design_1_i/hw0_0/inst/wg_datas[37][15]_i_34_n_0
    SLICE_X4Y156         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.566 r  design_1_i/hw0_0/inst/wg_datas_reg[37][15]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.566    design_1_i/hw0_0/inst/wg_datas_reg[37][15]_i_17_n_0
    SLICE_X4Y157         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.664 r  design_1_i/hw0_0/inst/wg_datas_reg[37][15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.664    design_1_i/hw0_0/inst/wg_datas_reg[37][15]_i_4_n_0
    SLICE_X4Y158         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     6.854 r  design_1_i/hw0_0/inst/wg_datas_reg[37][15]_i_2/CO[2]
                         net (fo=12, routed)          0.881     7.735    design_1_i/hw0_0/inst/p_1_in
    SLICE_X2Y163         LUT6 (Prop_lut6_I0_O)        0.261     7.996 r  design_1_i/hw0_0/inst/wg_datas[37][15]_i_1/O
                         net (fo=1514, routed)        1.945     9.940    design_1_i/hw0_0/inst/wg_sampleEnd
    SLICE_X15Y127        FDRE                                         r  design_1_i/hw0_0/inst/wg_datas_reg[56][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    V4                                                0.000     6.250 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.850     7.100 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     8.103    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.107     1.996 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.381     3.378    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.455 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1795, routed)        1.252     4.707    design_1_i/hw0_0/inst/clk160m
    SLICE_X15Y127        FDRE                                         r  design_1_i/hw0_0/inst/wg_datas_reg[56][4]/C
                         clock pessimism              0.235     4.941    
                         clock uncertainty           -0.183     4.758    
    SLICE_X15Y127        FDRE (Setup_fdre_C_CE)      -0.168     4.590    design_1_i/hw0_0/inst/wg_datas_reg[56][4]
  -------------------------------------------------------------------
                         required time                          4.590    
                         arrival time                          -9.940    
  -------------------------------------------------------------------
                         slack                                 -5.350    

Slack (VIOLATED) :        -5.350ns  (required time - arrival time)
  Source:                 design_1_i/hw0_0/inst/mem_reg[15][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/hw0_0/inst/wg_datas_reg[58][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_out2_design_1_clk_wiz_1_0 rise@6.250ns - clk_out1_design_1_clk_wiz_1_0 rise@5.000ns)
  Data Path Delay:        5.823ns  (logic 1.473ns (25.297%)  route 4.350ns (74.703%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        -0.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 4.707 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.882ns = ( 4.118 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    V4                                                0.000     5.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.888     5.888 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     6.953    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.972     0.981 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449     2.430    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.511 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       1.607     4.118    design_1_i/hw0_0/inst/ramClk
    SLICE_X3Y154         FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[15][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y154         FDRE (Prop_fdre_C_Q)         0.379     4.497 r  design_1_i/hw0_0/inst/mem_reg[15][1]/Q
                         net (fo=3, routed)           1.524     6.021    design_1_i/hw0_0/inst/mem_reg_n_0_[15][1]
    SLICE_X4Y156         LUT6 (Prop_lut6_I5_O)        0.105     6.126 r  design_1_i/hw0_0/inst/wg_datas[37][15]_i_34/O
                         net (fo=1, routed)           0.000     6.126    design_1_i/hw0_0/inst/wg_datas[37][15]_i_34_n_0
    SLICE_X4Y156         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.566 r  design_1_i/hw0_0/inst/wg_datas_reg[37][15]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.566    design_1_i/hw0_0/inst/wg_datas_reg[37][15]_i_17_n_0
    SLICE_X4Y157         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.664 r  design_1_i/hw0_0/inst/wg_datas_reg[37][15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.664    design_1_i/hw0_0/inst/wg_datas_reg[37][15]_i_4_n_0
    SLICE_X4Y158         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     6.854 r  design_1_i/hw0_0/inst/wg_datas_reg[37][15]_i_2/CO[2]
                         net (fo=12, routed)          0.881     7.735    design_1_i/hw0_0/inst/p_1_in
    SLICE_X2Y163         LUT6 (Prop_lut6_I0_O)        0.261     7.996 r  design_1_i/hw0_0/inst/wg_datas[37][15]_i_1/O
                         net (fo=1514, routed)        1.945     9.940    design_1_i/hw0_0/inst/wg_sampleEnd
    SLICE_X15Y127        FDRE                                         r  design_1_i/hw0_0/inst/wg_datas_reg[58][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    V4                                                0.000     6.250 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.850     7.100 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     8.103    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.107     1.996 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.381     3.378    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.455 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1795, routed)        1.252     4.707    design_1_i/hw0_0/inst/clk160m
    SLICE_X15Y127        FDRE                                         r  design_1_i/hw0_0/inst/wg_datas_reg[58][1]/C
                         clock pessimism              0.235     4.941    
                         clock uncertainty           -0.183     4.758    
    SLICE_X15Y127        FDRE (Setup_fdre_C_CE)      -0.168     4.590    design_1_i/hw0_0/inst/wg_datas_reg[58][1]
  -------------------------------------------------------------------
                         required time                          4.590    
                         arrival time                          -9.940    
  -------------------------------------------------------------------
                         slack                                 -5.350    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/hw0_0/inst/mem_reg[81][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/hw0_0/inst/wg_datas_reg[49][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.164ns (22.633%)  route 0.561ns (77.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    -0.713ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.846    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.537 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.038    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.012 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       0.562    -0.450    design_1_i/hw0_0/inst/ramClk
    SLICE_X12Y129        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[81][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y129        FDRE (Prop_fdre_C_Q)         0.164    -0.286 r  design_1_i/hw0_0/inst/mem_reg[81][0]/Q
                         net (fo=2, routed)           0.561     0.274    design_1_i/hw0_0/inst/mem_reg_n_0_[81][0]
    SLICE_X9Y161         FDRE                                         r  design_1_i/hw0_0/inst/wg_datas_reg[49][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.167    -2.250 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.707    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.678 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1795, routed)        0.926    -0.751    design_1_i/hw0_0/inst/clk160m
    SLICE_X9Y161         FDRE                                         r  design_1_i/hw0_0/inst/wg_datas_reg[49][0]/C
                         clock pessimism              0.713    -0.038    
                         clock uncertainty            0.183     0.145    
    SLICE_X9Y161         FDRE (Hold_fdre_C_D)         0.076     0.221    design_1_i/hw0_0/inst/wg_datas_reg[49][0]
  -------------------------------------------------------------------
                         required time                         -0.221    
                         arrival time                           0.274    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/hw0_0/inst/mem_reg[41][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/hw0_0/inst/wg_datas_reg[9][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.164ns (27.514%)  route 0.432ns (72.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    -0.713ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.846    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.537 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.038    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.012 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       0.599    -0.413    design_1_i/hw0_0/inst/ramClk
    SLICE_X6Y146         FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[41][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y146         FDRE (Prop_fdre_C_Q)         0.164    -0.249 r  design_1_i/hw0_0/inst/mem_reg[41][10]/Q
                         net (fo=2, routed)           0.432     0.183    design_1_i/hw0_0/inst/mem_reg_n_0_[41][10]
    SLICE_X9Y147         FDRE                                         r  design_1_i/hw0_0/inst/wg_datas_reg[9][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.167    -2.250 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.707    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.678 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1795, routed)        0.843    -0.835    design_1_i/hw0_0/inst/clk160m
    SLICE_X9Y147         FDRE                                         r  design_1_i/hw0_0/inst/wg_datas_reg[9][10]/C
                         clock pessimism              0.713    -0.122    
                         clock uncertainty            0.183     0.061    
    SLICE_X9Y147         FDRE (Hold_fdre_C_D)         0.062     0.123    design_1_i/hw0_0/inst/wg_datas_reg[9][10]
  -------------------------------------------------------------------
                         required time                         -0.123    
                         arrival time                           0.183    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/hw0_0/inst/mem_reg[72][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/hw0_0/inst/wg_datas_reg[40][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.164ns (25.246%)  route 0.486ns (74.754%))
  Logic Levels:           0  
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.368ns
    Clock Pessimism Removal (CPR):    -0.713ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.846    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.537 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.038    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.012 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       0.644    -0.368    design_1_i/hw0_0/inst/ramClk
    SLICE_X50Y150        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[72][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y150        FDRE (Prop_fdre_C_Q)         0.164    -0.204 r  design_1_i/hw0_0/inst/mem_reg[72][12]/Q
                         net (fo=2, routed)           0.486     0.282    design_1_i/hw0_0/inst/mem_reg_n_0_[72][12]
    SLICE_X25Y150        FDRE                                         r  design_1_i/hw0_0/inst/wg_datas_reg[40][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.167    -2.250 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.707    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.678 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1795, routed)        0.928    -0.749    design_1_i/hw0_0/inst/clk160m
    SLICE_X25Y150        FDRE                                         r  design_1_i/hw0_0/inst/wg_datas_reg[40][12]/C
                         clock pessimism              0.713    -0.036    
                         clock uncertainty            0.183     0.147    
    SLICE_X25Y150        FDRE (Hold_fdre_C_D)         0.075     0.222    design_1_i/hw0_0/inst/wg_datas_reg[40][12]
  -------------------------------------------------------------------
                         required time                         -0.222    
                         arrival time                           0.282    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/hw0_0/inst/mem_reg[87][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/hw0_0/inst/wg_datas_reg[55][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.128ns (21.627%)  route 0.464ns (78.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.359ns
    Clock Pessimism Removal (CPR):    -0.713ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.846    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.537 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.038    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.012 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       0.653    -0.359    design_1_i/hw0_0/inst/ramClk
    SLICE_X21Y152        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[87][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y152        FDRE (Prop_fdre_C_Q)         0.128    -0.231 r  design_1_i/hw0_0/inst/mem_reg[87][8]/Q
                         net (fo=2, routed)           0.464     0.233    design_1_i/hw0_0/inst/mem_reg_n_0_[87][8]
    SLICE_X17Y150        FDRE                                         r  design_1_i/hw0_0/inst/wg_datas_reg[55][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.167    -2.250 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.707    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.678 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1795, routed)        0.929    -0.748    design_1_i/hw0_0/inst/clk160m
    SLICE_X17Y150        FDRE                                         r  design_1_i/hw0_0/inst/wg_datas_reg[55][8]/C
                         clock pessimism              0.713    -0.035    
                         clock uncertainty            0.183     0.148    
    SLICE_X17Y150        FDRE (Hold_fdre_C_D)         0.025     0.173    design_1_i/hw0_0/inst/wg_datas_reg[55][8]
  -------------------------------------------------------------------
                         required time                         -0.173    
                         arrival time                           0.233    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 design_1_i/hw0_0/inst/mem_reg[75][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/hw0_0/inst/wg_datas_reg[43][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.164ns (25.849%)  route 0.470ns (74.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.446ns
    Clock Pessimism Removal (CPR):    -0.713ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.846    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.537 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.038    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.012 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       0.566    -0.446    design_1_i/hw0_0/inst/ramClk
    SLICE_X30Y141        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[75][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y141        FDRE (Prop_fdre_C_Q)         0.164    -0.282 r  design_1_i/hw0_0/inst/mem_reg[75][9]/Q
                         net (fo=2, routed)           0.470     0.188    design_1_i/hw0_0/inst/mem_reg_n_0_[75][9]
    SLICE_X33Y142        FDRE                                         r  design_1_i/hw0_0/inst/wg_datas_reg[43][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.167    -2.250 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.707    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.678 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1795, routed)        0.836    -0.841    design_1_i/hw0_0/inst/clk160m
    SLICE_X33Y142        FDRE                                         r  design_1_i/hw0_0/inst/wg_datas_reg[43][9]/C
                         clock pessimism              0.713    -0.128    
                         clock uncertainty            0.183     0.055    
    SLICE_X33Y142        FDRE (Hold_fdre_C_D)         0.072     0.127    design_1_i/hw0_0/inst/wg_datas_reg[43][9]
  -------------------------------------------------------------------
                         required time                         -0.127    
                         arrival time                           0.188    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/hw0_0/inst/mem_reg[37][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/hw0_0/inst/wg_datas_reg[5][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.141ns (22.507%)  route 0.485ns (77.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.358ns
    Clock Pessimism Removal (CPR):    -0.713ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.846    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.537 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.038    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.012 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       0.654    -0.358    design_1_i/hw0_0/inst/ramClk
    SLICE_X11Y150        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[37][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y150        FDRE (Prop_fdre_C_Q)         0.141    -0.217 r  design_1_i/hw0_0/inst/mem_reg[37][10]/Q
                         net (fo=2, routed)           0.485     0.269    design_1_i/hw0_0/inst/mem_reg_n_0_[37][10]
    SLICE_X11Y151        FDRE                                         r  design_1_i/hw0_0/inst/wg_datas_reg[5][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.167    -2.250 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.707    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.678 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1795, routed)        0.929    -0.748    design_1_i/hw0_0/inst/clk160m
    SLICE_X11Y151        FDRE                                         r  design_1_i/hw0_0/inst/wg_datas_reg[5][10]/C
                         clock pessimism              0.713    -0.035    
                         clock uncertainty            0.183     0.148    
    SLICE_X11Y151        FDRE (Hold_fdre_C_D)         0.059     0.207    design_1_i/hw0_0/inst/wg_datas_reg[5][10]
  -------------------------------------------------------------------
                         required time                         -0.207    
                         arrival time                           0.269    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 design_1_i/hw0_0/inst/mem_reg[55][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/hw0_0/inst/wg_datas_reg[23][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.141ns (26.569%)  route 0.390ns (73.431%))
  Logic Levels:           0  
  Clock Path Skew:        0.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.330ns
    Clock Pessimism Removal (CPR):    -0.713ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.846    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.537 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.038    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.012 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       0.682    -0.330    design_1_i/hw0_0/inst/ramClk
    SLICE_X5Y150         FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[55][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y150         FDRE (Prop_fdre_C_Q)         0.141    -0.189 r  design_1_i/hw0_0/inst/mem_reg[55][8]/Q
                         net (fo=2, routed)           0.390     0.201    design_1_i/hw0_0/inst/mem_reg_n_0_[55][8]
    SLICE_X0Y144         FDRE                                         r  design_1_i/hw0_0/inst/wg_datas_reg[23][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.167    -2.250 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.707    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.678 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1795, routed)        0.872    -0.805    design_1_i/hw0_0/inst/clk160m
    SLICE_X0Y144         FDRE                                         r  design_1_i/hw0_0/inst/wg_datas_reg[23][8]/C
                         clock pessimism              0.713    -0.092    
                         clock uncertainty            0.183     0.091    
    SLICE_X0Y144         FDRE (Hold_fdre_C_D)         0.047     0.138    design_1_i/hw0_0/inst/wg_datas_reg[23][8]
  -------------------------------------------------------------------
                         required time                         -0.138    
                         arrival time                           0.201    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 design_1_i/hw0_0/inst/mem_reg[53][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/hw0_0/inst/wg_datas_reg[21][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.148ns (25.674%)  route 0.428ns (74.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.358ns
    Clock Pessimism Removal (CPR):    -0.713ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.846    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.537 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.038    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.012 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       0.654    -0.358    design_1_i/hw0_0/inst/ramClk
    SLICE_X8Y151         FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[53][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y151         FDRE (Prop_fdre_C_Q)         0.148    -0.210 r  design_1_i/hw0_0/inst/mem_reg[53][9]/Q
                         net (fo=2, routed)           0.428     0.219    design_1_i/hw0_0/inst/mem_reg_n_0_[53][9]
    SLICE_X11Y151        FDRE                                         r  design_1_i/hw0_0/inst/wg_datas_reg[21][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.167    -2.250 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.707    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.678 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1795, routed)        0.929    -0.748    design_1_i/hw0_0/inst/clk160m
    SLICE_X11Y151        FDRE                                         r  design_1_i/hw0_0/inst/wg_datas_reg[21][9]/C
                         clock pessimism              0.713    -0.035    
                         clock uncertainty            0.183     0.148    
    SLICE_X11Y151        FDRE (Hold_fdre_C_D)         0.008     0.156    design_1_i/hw0_0/inst/wg_datas_reg[21][9]
  -------------------------------------------------------------------
                         required time                         -0.156    
                         arrival time                           0.219    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 design_1_i/hw0_0/inst/mem_reg[45][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/hw0_0/inst/wg_datas_reg[13][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.141ns (22.512%)  route 0.485ns (77.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.441ns
    Clock Pessimism Removal (CPR):    -0.713ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.846    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.537 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.038    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.012 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       0.571    -0.441    design_1_i/hw0_0/inst/ramClk
    SLICE_X9Y146         FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[45][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y146         FDRE (Prop_fdre_C_Q)         0.141    -0.300 r  design_1_i/hw0_0/inst/mem_reg[45][12]/Q
                         net (fo=2, routed)           0.485     0.185    design_1_i/hw0_0/inst/mem_reg_n_0_[45][12]
    SLICE_X9Y147         FDRE                                         r  design_1_i/hw0_0/inst/wg_datas_reg[13][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.167    -2.250 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.707    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.678 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1795, routed)        0.843    -0.835    design_1_i/hw0_0/inst/clk160m
    SLICE_X9Y147         FDRE                                         r  design_1_i/hw0_0/inst/wg_datas_reg[13][12]/C
                         clock pessimism              0.713    -0.122    
                         clock uncertainty            0.183     0.061    
    SLICE_X9Y147         FDRE (Hold_fdre_C_D)         0.061     0.122    design_1_i/hw0_0/inst/wg_datas_reg[13][12]
  -------------------------------------------------------------------
                         required time                         -0.122    
                         arrival time                           0.185    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 design_1_i/hw0_0/inst/mem_reg[86][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/hw0_0/inst/wg_datas_reg[54][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.141ns (22.116%)  route 0.497ns (77.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.358ns
    Clock Pessimism Removal (CPR):    -0.713ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.846    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.537 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.038    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.012 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       0.654    -0.358    design_1_i/hw0_0/inst/ramClk
    SLICE_X15Y152        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[86][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y152        FDRE (Prop_fdre_C_Q)         0.141    -0.217 r  design_1_i/hw0_0/inst/mem_reg[86][10]/Q
                         net (fo=2, routed)           0.497     0.280    design_1_i/hw0_0/inst/mem_reg_n_0_[86][10]
    SLICE_X17Y157        FDRE                                         r  design_1_i/hw0_0/inst/wg_datas_reg[54][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.167    -2.250 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.707    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.678 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1795, routed)        0.927    -0.750    design_1_i/hw0_0/inst/clk160m
    SLICE_X17Y157        FDRE                                         r  design_1_i/hw0_0/inst/wg_datas_reg[54][10]/C
                         clock pessimism              0.713    -0.037    
                         clock uncertainty            0.183     0.146    
    SLICE_X17Y157        FDRE (Hold_fdre_C_D)         0.071     0.217    design_1_i/hw0_0/inst/wg_datas_reg[54][10]
  -------------------------------------------------------------------
                         required time                         -0.217    
                         arrival time                           0.280    
  -------------------------------------------------------------------
                         slack                                  0.063    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_design_1_clk_wiz_1_0

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gpinA[4]
                            (input port)
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.346ns  (logic 1.313ns (30.219%)  route 3.033ns (69.781%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  gpinA[4] (IN)
                         net (fo=0)                   0.000     0.000    gpinA[4]
    N18                  IBUF (Prop_ibuf_I_O)         1.313     1.313 r  gpinA_IBUF[4]_inst/O
                         net (fo=1, routed)           3.033     4.346    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[4]
    SLICE_X1Y16          FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.853    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.107    -4.254 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    -2.872    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.795 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       1.478    -1.317    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X1Y16          FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 uartRx1
                            (input port)
  Destination:            design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.271ns  (logic 1.293ns (30.283%)  route 2.978ns (69.717%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.311ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K13                                               0.000     0.000 r  uartRx1 (IN)
                         net (fo=0)                   0.000     0.000    uartRx1
    K13                  IBUF (Prop_ibuf_I_O)         1.293     1.293 r  uartRx1_IBUF_inst/O
                         net (fo=1, routed)           2.978     4.271    design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X0Y4           FDRE                                         r  design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.853    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.107    -4.254 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    -2.872    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.795 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       1.484    -1.311    design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X0Y4           FDRE                                         r  design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 resetN
                            (input port)
  Destination:            design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.212ns  (logic 1.415ns (33.595%)  route 2.797ns (66.405%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.311ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T20                                               0.000     0.000 f  resetN (IN)
                         net (fo=0)                   0.000     0.000    resetN
    T20                  IBUF (Prop_ibuf_I_O)         1.307     1.307 f  resetN_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.871    design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X2Y4           LUT2 (Prop_lut2_I1_O)        0.108     3.979 r  design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.233     4.212    design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X0Y4           FDRE                                         r  design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.853    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.107    -4.254 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    -2.872    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.795 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       1.484    -1.311    design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X0Y4           FDRE                                         r  design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 uartRx0
                            (input port)
  Destination:            design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.189ns  (logic 1.271ns (30.332%)  route 2.919ns (69.668%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P20                                               0.000     0.000 r  uartRx0 (IN)
                         net (fo=0)                   0.000     0.000    uartRx0
    P20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  uartRx0_IBUF_inst/O
                         net (fo=1, routed)           2.919     4.189    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X0Y8           FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.853    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.107    -4.254 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    -2.872    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.795 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       1.483    -1.312    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X0Y8           FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 gpinA[5]
                            (input port)
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.059ns  (logic 1.279ns (31.497%)  route 2.781ns (68.503%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M16                                               0.000     0.000 r  gpinA[5] (IN)
                         net (fo=0)                   0.000     0.000    gpinA[5]
    M16                  IBUF (Prop_ibuf_I_O)         1.279     1.279 r  gpinA_IBUF[5]_inst/O
                         net (fo=1, routed)           2.781     4.059    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[5]
    SLICE_X0Y15          FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.853    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.107    -4.254 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    -2.872    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.795 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       1.478    -1.317    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X0Y15          FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 gpinA[7]
                            (input port)
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.966ns  (logic 1.347ns (33.968%)  route 2.619ns (66.032%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y22                                               0.000     0.000 r  gpinA[7] (IN)
                         net (fo=0)                   0.000     0.000    gpinA[7]
    Y22                  IBUF (Prop_ibuf_I_O)         1.347     1.347 r  gpinA_IBUF[7]_inst/O
                         net (fo=1, routed)           2.619     3.966    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[7]
    SLICE_X0Y15          FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.853    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.107    -4.254 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    -2.872    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.795 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       1.478    -1.317    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X0Y15          FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 gpinA[6]
                            (input port)
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.208ns  (logic 1.276ns (39.787%)  route 1.932ns (60.213%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.318ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  gpinA[6] (IN)
                         net (fo=0)                   0.000     0.000    gpinA[6]
    R18                  IBUF (Prop_ibuf_I_O)         1.276     1.276 r  gpinA_IBUF[6]_inst/O
                         net (fo=1, routed)           1.932     3.208    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[6]
    SLICE_X0Y17          FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.853    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.107    -4.254 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    -2.872    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.795 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       1.477    -1.318    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X0Y17          FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 gpinA[1]
                            (input port)
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.928ns  (logic 1.330ns (45.429%)  route 1.598ns (54.571%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.318ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA16                                              0.000     0.000 r  gpinA[1] (IN)
                         net (fo=0)                   0.000     0.000    gpinA[1]
    AA16                 IBUF (Prop_ibuf_I_O)         1.330     1.330 r  gpinA_IBUF[1]_inst/O
                         net (fo=1, routed)           1.598     2.928    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[1]
    SLICE_X0Y17          FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.853    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.107    -4.254 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    -2.872    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.795 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       1.477    -1.318    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X0Y17          FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 gpinA[3]
                            (input port)
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.228ns  (logic 1.293ns (58.047%)  route 0.935ns (41.953%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  gpinA[3] (IN)
                         net (fo=0)                   0.000     0.000    gpinA[3]
    T14                  IBUF (Prop_ibuf_I_O)         1.293     1.293 r  gpinA_IBUF[3]_inst/O
                         net (fo=1, routed)           0.935     2.228    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[3]
    SLICE_X1Y16          FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.853    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.107    -4.254 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    -2.872    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.795 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       1.478    -1.317    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X1Y16          FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 gpinA[0]
                            (input port)
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.006ns  (logic 1.289ns (64.257%)  route 0.717ns (35.743%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  gpinA[0] (IN)
                         net (fo=0)                   0.000     0.000    gpinA[0]
    T16                  IBUF (Prop_ibuf_I_O)         1.289     1.289 r  gpinA_IBUF[0]_inst/O
                         net (fo=1, routed)           0.717     2.006    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X0Y16          FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.853    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.107    -4.254 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    -2.872    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.795 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       1.478    -1.317    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X0Y16          FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gpinA[2]
                            (input port)
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.763ns  (logic 0.432ns (56.689%)  route 0.330ns (43.311%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.740ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  gpinA[2] (IN)
                         net (fo=0)                   0.000     0.000    gpinA[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  gpinA_IBUF[2]_inst/O
                         net (fo=1, routed)           0.330     0.763    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[2]
    SLICE_X0Y16          FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.250 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.707    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.678 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       0.938    -0.740    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X0Y16          FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 gpinA[0]
                            (input port)
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.792ns  (logic 0.434ns (54.782%)  route 0.358ns (45.218%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.740ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  gpinA[0] (IN)
                         net (fo=0)                   0.000     0.000    gpinA[0]
    T16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  gpinA_IBUF[0]_inst/O
                         net (fo=1, routed)           0.358     0.792    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X0Y16          FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.250 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.707    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.678 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       0.938    -0.740    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X0Y16          FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 gpinA[3]
                            (input port)
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.886ns  (logic 0.438ns (49.445%)  route 0.448ns (50.555%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.740ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  gpinA[3] (IN)
                         net (fo=0)                   0.000     0.000    gpinA[3]
    T14                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  gpinA_IBUF[3]_inst/O
                         net (fo=1, routed)           0.448     0.886    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[3]
    SLICE_X1Y16          FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.250 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.707    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.678 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       0.938    -0.740    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X1Y16          FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 gpinA[1]
                            (input port)
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.284ns  (logic 0.475ns (36.973%)  route 0.809ns (63.027%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.741ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA16                                              0.000     0.000 r  gpinA[1] (IN)
                         net (fo=0)                   0.000     0.000    gpinA[1]
    AA16                 IBUF (Prop_ibuf_I_O)         0.475     0.475 r  gpinA_IBUF[1]_inst/O
                         net (fo=1, routed)           0.809     1.284    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[1]
    SLICE_X0Y17          FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.250 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.707    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.678 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       0.937    -0.741    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X0Y17          FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 gpinA[6]
                            (input port)
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.374ns  (logic 0.421ns (30.657%)  route 0.953ns (69.343%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.741ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  gpinA[6] (IN)
                         net (fo=0)                   0.000     0.000    gpinA[6]
    R18                  IBUF (Prop_ibuf_I_O)         0.421     0.421 r  gpinA_IBUF[6]_inst/O
                         net (fo=1, routed)           0.953     1.374    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[6]
    SLICE_X0Y17          FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.250 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.707    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.678 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       0.937    -0.741    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X0Y17          FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 resetN
                            (input port)
  Destination:            design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.805ns  (logic 0.501ns (27.737%)  route 1.304ns (72.263%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.733ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T20                                               0.000     0.000 f  resetN (IN)
                         net (fo=0)                   0.000     0.000    resetN
    T20                  IBUF (Prop_ibuf_I_O)         0.452     0.452 f  resetN_IBUF_inst/O
                         net (fo=1, routed)           1.202     1.653    design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X2Y4           LUT2 (Prop_lut2_I1_O)        0.049     1.702 r  design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.102     1.805    design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X0Y4           FDRE                                         r  design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.250 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.707    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.678 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       0.945    -0.733    design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X0Y4           FDRE                                         r  design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 gpinA[7]
                            (input port)
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.824ns  (logic 0.491ns (26.931%)  route 1.333ns (73.069%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.739ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y22                                               0.000     0.000 r  gpinA[7] (IN)
                         net (fo=0)                   0.000     0.000    gpinA[7]
    Y22                  IBUF (Prop_ibuf_I_O)         0.491     0.491 r  gpinA_IBUF[7]_inst/O
                         net (fo=1, routed)           1.333     1.824    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[7]
    SLICE_X0Y15          FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.250 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.707    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.678 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       0.939    -0.739    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X0Y15          FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 gpinA[5]
                            (input port)
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.849ns  (logic 0.423ns (22.894%)  route 1.426ns (77.106%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.739ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M16                                               0.000     0.000 r  gpinA[5] (IN)
                         net (fo=0)                   0.000     0.000    gpinA[5]
    M16                  IBUF (Prop_ibuf_I_O)         0.423     0.423 r  gpinA_IBUF[5]_inst/O
                         net (fo=1, routed)           1.426     1.849    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[5]
    SLICE_X0Y15          FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.250 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.707    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.678 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       0.939    -0.739    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X0Y15          FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 uartRx0
                            (input port)
  Destination:            design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.893ns  (logic 0.416ns (21.951%)  route 1.478ns (78.049%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.734ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P20                                               0.000     0.000 r  uartRx0 (IN)
                         net (fo=0)                   0.000     0.000    uartRx0
    P20                  IBUF (Prop_ibuf_I_O)         0.416     0.416 r  uartRx0_IBUF_inst/O
                         net (fo=1, routed)           1.478     1.893    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X0Y8           FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.250 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.707    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.678 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       0.944    -0.734    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X0Y8           FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 uartRx1
                            (input port)
  Destination:            design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.917ns  (logic 0.438ns (22.853%)  route 1.479ns (77.147%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.733ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K13                                               0.000     0.000 r  uartRx1 (IN)
                         net (fo=0)                   0.000     0.000    uartRx1
    K13                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uartRx1_IBUF_inst/O
                         net (fo=1, routed)           1.479     1.917    design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X0Y4           FDRE                                         r  design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.250 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.707    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.678 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       0.945    -0.733    design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X0Y4           FDRE                                         r  design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_1_0
  To Clock:  clk_out1_design_1_clk_wiz_1_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/rst_clk_wiz_1_100M/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.333ns  (logic 0.590ns (44.264%)  route 0.743ns (55.736%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.888     0.888 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.953    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.972    -4.019 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.570    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.489 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       1.601    -0.888    design_1_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X4Y4           FDRE                                         r  design_1_i/rst_clk_wiz_1_100M/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y4           FDRE (Prop_fdre_C_Q)         0.348    -0.540 r  design_1_i/rst_clk_wiz_1_100M/U0/FDRE_inst/Q
                         net (fo=1, routed)           0.488    -0.053    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Reset
    SLICE_X6Y4           LUT2 (Prop_lut2_I0_O)        0.242     0.189 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync[1]_i_1/O
                         net (fo=1, routed)           0.255     0.444    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/reset_temp
    SLICE_X7Y4           FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.853    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.107    -4.254 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    -2.872    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.795 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       1.483    -1.312    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X7Y4           FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/rst_clk_wiz_1_100M/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.020ns  (logic 0.473ns (46.377%)  route 0.547ns (53.623%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.424ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.888ns
    Source Clock Delay      (SCD):    -1.312ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.853    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.107    -4.254 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    -2.872    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.795 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       1.483    -1.312    design_1_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X4Y4           FDRE                                         r  design_1_i/rst_clk_wiz_1_100M/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y4           FDRE (Prop_fdre_C_Q)         0.279    -1.033 r  design_1_i/rst_clk_wiz_1_100M/U0/FDRE_inst/Q
                         net (fo=1, routed)           0.334    -0.700    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Reset
    SLICE_X6Y4           LUT2 (Prop_lut2_I0_O)        0.194    -0.506 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync[1]_i_1/O
                         net (fo=1, routed)           0.213    -0.292    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/reset_temp
    SLICE_X7Y4           FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.888     0.888 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.953    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.972    -4.019 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.570    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.489 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       1.601    -0.888    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X7Y4           FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  clk_out1_design_1_clk_wiz_1_0

Max Delay            92 Endpoints
Min Delay            92 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRLC16E clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.008ns  (logic 2.671ns (53.338%)  route 2.337ns (46.662%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -4.544ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.380ns
    Source Clock Delay      (SCD):    3.164ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551     1.551    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.632 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.532     3.164    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Dbg_Clk
    SLICE_X12Y6          SRLC16E                                      r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y6          SRLC16E (Prop_srlc16e_CLK_Q)
                                                      1.345     4.509 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           0.964     5.473    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/lopt_3
    SLICE_X17Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     6.035 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.035    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X17Y3          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.245     6.280 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.549     6.829    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X16Y3          LUT3 (Prop_lut3_I1_O)        0.309     7.138 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Performance_Debug_Control.ex_dbg_pc_hit_i_i_5/O
                         net (fo=1, routed)           0.460     7.598    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_2
    SLICE_X16Y4          LUT6 (Prop_lut6_I4_O)        0.105     7.703 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_i_i_2/O
                         net (fo=2, routed)           0.363     8.067    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/ex_dbg_pc_hit_i027_out
    SLICE_X18Y2          LUT6 (Prop_lut6_I4_O)        0.105     8.172 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Performance_Debug_Control.ex_dbg_pc_hit_i_i_1/O
                         net (fo=1, routed)           0.000     8.172    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_1
    SLICE_X18Y2          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.853    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.107    -4.254 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    -2.872    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.795 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       1.415    -1.380    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X18Y2          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRLC16E clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.006ns  (logic 2.671ns (53.361%)  route 2.335ns (46.639%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -4.544ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.380ns
    Source Clock Delay      (SCD):    3.164ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551     1.551    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.632 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.532     3.164    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Dbg_Clk
    SLICE_X12Y6          SRLC16E                                      r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y6          SRLC16E (Prop_srlc16e_CLK_Q)
                                                      1.345     4.509 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           0.964     5.473    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/lopt_3
    SLICE_X17Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     6.035 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.035    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X17Y3          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.245     6.280 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.549     6.829    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X16Y3          LUT3 (Prop_lut3_I1_O)        0.309     7.138 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Performance_Debug_Control.ex_dbg_pc_hit_i_i_5/O
                         net (fo=1, routed)           0.460     7.598    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_2
    SLICE_X16Y4          LUT6 (Prop_lut6_I4_O)        0.105     7.703 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_i_i_2/O
                         net (fo=2, routed)           0.361     8.064    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/ex_dbg_pc_hit_i027_out
    SLICE_X18Y2          LUT6 (Prop_lut6_I5_O)        0.105     8.169 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_i_1/O
                         net (fo=1, routed)           0.000     8.169    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_i_1_n_0
    SLICE_X18Y2          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.853    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.107    -4.254 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    -2.872    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.795 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       1.415    -1.380    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X18Y2          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRLC16E clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.116ns  (logic 2.152ns (69.062%)  route 0.964ns (30.938%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -4.544ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.380ns
    Source Clock Delay      (SCD):    3.164ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551     1.551    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.632 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.532     3.164    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Dbg_Clk
    SLICE_X12Y6          SRLC16E                                      r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y6          SRLC16E (Prop_srlc16e_CLK_Q)
                                                      1.345     4.509 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           0.964     5.473    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/lopt_3
    SLICE_X17Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     6.035 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.035    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X17Y3          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.245     6.280 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.000     6.280    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I_n_1
    SLICE_X17Y3          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.853    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.107    -4.254 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    -2.872    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.795 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       1.415    -1.380    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X17Y3          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][32]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.963ns  (logic 0.769ns (25.951%)  route 2.194ns (74.049%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -4.611ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns
    Source Clock Delay      (SCD):    3.232ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551     1.551    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.632 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.600     3.232    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X7Y6           FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.379     3.611 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/Q
                         net (fo=2, routed)           0.975     4.586    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[0].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X9Y8           LUT5 (Prop_lut5_I1_O)        0.115     4.701 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[0].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=6, routed)           0.796     5.497    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[0].I_MUX_LUT6/Y[1]
    SLICE_X12Y6          LUT3 (Prop_lut3_I0_O)        0.275     5.772 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[0].I_MUX_LUT6/ibuffer_reg[2][32]_srl3_i_1/O
                         net (fo=1, routed)           0.423     6.195    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[10]
    SLICE_X10Y7          SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][32]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.853    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.107    -4.254 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    -2.872    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.795 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       1.416    -1.379    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X10Y7          SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][32]_srl3/CLK

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.001ns  (logic 1.118ns (37.259%)  route 1.883ns (62.741%))
  Logic Levels:           3  (LUT3=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -4.544ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns
    Source Clock Delay      (SCD):    3.165ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551     1.551    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.632 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.533     3.165    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X8Y5           FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE (Prop_fdre_C_Q)         0.398     3.563 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[4]/Q
                         net (fo=2, routed)           0.886     4.449    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[4].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X8Y6           LUT5 (Prop_lut5_I1_O)        0.246     4.695 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[4].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=3, routed)           0.996     5.692    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/in[27]
    SLICE_X10Y0          LUT3 (Prop_lut3_I2_O)        0.268     5.960 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/Using_FPGA.Native_i_2__84/O
                         net (fo=1, routed)           0.000     5.960    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Instr_Mux_MUXF7/I1151_out
    SLICE_X10Y0          MUXF7 (Prop_muxf7_I1_O)      0.206     6.166 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     6.166    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Gen_Instr_DFF/of_instr_ii_38
    SLICE_X10Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.853    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.107    -4.254 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    -2.872    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.795 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       1.416    -1.379    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Gen_Instr_DFF/Clk
    SLICE_X10Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Gen_Instr_DFF/Using_FPGA.Native/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[32].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.928ns  (logic 0.975ns (33.302%)  route 1.953ns (66.698%))
  Logic Levels:           3  (LUT5=2 MUXF7=1)
  Clock Path Skew:        -4.612ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.380ns
    Source Clock Delay      (SCD):    3.232ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551     1.551    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.632 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.600     3.232    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X7Y6           FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.379     3.611 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/Q
                         net (fo=2, routed)           0.975     4.586    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[0].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X9Y8           LUT5 (Prop_lut5_I1_O)        0.115     4.701 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[0].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=6, routed)           0.977     5.679    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[0].I_MUX_LUT6/Y[1]
    SLICE_X13Y7          LUT5 (Prop_lut5_I2_O)        0.275     5.954 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[0].I_MUX_LUT6/Using_FPGA.Native_i_2__66/O
                         net (fo=1, routed)           0.000     5.954    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[32].Instr_Mux_MUXF7/I139_out
    SLICE_X13Y7          MUXF7 (Prop_muxf7_I1_O)      0.206     6.160 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[32].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     6.160    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[32].Gen_Instr_DFF/of_instr_ii_10
    SLICE_X13Y7          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[32].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.853    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.107    -4.254 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    -2.872    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.795 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       1.415    -1.380    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[32].Gen_Instr_DFF/Clk
    SLICE_X13Y7          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[32].Gen_Instr_DFF/Using_FPGA.Native/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[33].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.669ns  (logic 0.967ns (36.226%)  route 1.702ns (63.774%))
  Logic Levels:           3  (LUT3=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -4.613ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns
    Source Clock Delay      (SCD):    3.232ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551     1.551    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.632 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.600     3.232    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X7Y6           FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.379     3.611 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]/Q
                         net (fo=2, routed)           1.006     4.617    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[11].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X13Y6          LUT5 (Prop_lut5_I1_O)        0.115     4.732 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[11].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=6, routed)           0.696     5.428    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/in[9]
    SLICE_X17Y9          LUT3 (Prop_lut3_I2_O)        0.267     5.695 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/Using_FPGA.Native_i_2__18/O
                         net (fo=1, routed)           0.000     5.695    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[33].Instr_Mux_MUXF7/I135_out
    SLICE_X17Y9          MUXF7 (Prop_muxf7_I1_O)      0.206     5.901 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[33].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     5.901    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[33].Gen_Instr_DFF/of_instr_ii_9
    SLICE_X17Y9          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[33].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.853    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.107    -4.254 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    -2.872    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.795 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       1.414    -1.381    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[33].Gen_Instr_DFF/Clk
    SLICE_X17Y9          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[33].Gen_Instr_DFF/Using_FPGA.Native/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[36].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.642ns  (logic 0.972ns (36.790%)  route 1.670ns (63.210%))
  Logic Levels:           3  (LUT3=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -4.613ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns
    Source Clock Delay      (SCD):    3.232ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551     1.551    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.632 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.600     3.232    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X7Y6           FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.379     3.611 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[14]/Q
                         net (fo=2, routed)           0.868     4.478    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[14].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X8Y7           LUT5 (Prop_lut5_I1_O)        0.119     4.597 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[14].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=6, routed)           0.803     5.400    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/in[6]
    SLICE_X18Y9          LUT3 (Prop_lut3_I2_O)        0.268     5.668 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/Using_FPGA.Native_i_2__12/O
                         net (fo=1, routed)           0.000     5.668    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[36].Instr_Mux_MUXF7/I123_out
    SLICE_X18Y9          MUXF7 (Prop_muxf7_I1_O)      0.206     5.874 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[36].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     5.874    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[36].Gen_Instr_DFF/of_instr_ii_6
    SLICE_X18Y9          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[36].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.853    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.107    -4.254 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    -2.872    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.795 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       1.414    -1.381    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[36].Gen_Instr_DFF/Clk
    SLICE_X18Y9          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[36].Gen_Instr_DFF/Using_FPGA.Native/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[7].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.683ns  (logic 1.046ns (38.982%)  route 1.637ns (61.018%))
  Logic Levels:           3  (LUT3=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -4.544ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns
    Source Clock Delay      (SCD):    3.165ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551     1.551    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.632 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.533     3.165    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X9Y4           FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y4           FDRE (Prop_fdre_C_Q)         0.348     3.513 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[7]/Q
                         net (fo=2, routed)           0.951     4.464    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[7].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X9Y6           LUT5 (Prop_lut5_I1_O)        0.252     4.716 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[7].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=3, routed)           0.686     5.402    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/in[24]
    SLICE_X10Y0          LUT3 (Prop_lut3_I2_O)        0.268     5.670 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/Using_FPGA.Native_i_2__81/O
                         net (fo=1, routed)           0.000     5.670    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[7].Instr_Mux_MUXF7/I1139_out
    SLICE_X10Y0          MUXF7 (Prop_muxf7_I1_O)      0.178     5.848 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[7].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     5.848    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[7].Gen_Instr_DFF/of_instr_ii_35
    SLICE_X10Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[7].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.853    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.107    -4.254 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    -2.872    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.795 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       1.416    -1.379    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[7].Gen_Instr_DFF/Clk
    SLICE_X10Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[7].Gen_Instr_DFF/Using_FPGA.Native/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[0].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.558ns  (logic 0.951ns (37.181%)  route 1.607ns (62.819%))
  Logic Levels:           3  (LUT3=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -4.612ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.380ns
    Source Clock Delay      (SCD):    3.232ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551     1.551    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.632 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.600     3.232    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X7Y6           FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.379     3.611 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/Q
                         net (fo=2, routed)           0.975     4.586    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[0].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X9Y8           LUT5 (Prop_lut5_I1_O)        0.115     4.701 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[0].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=6, routed)           0.631     5.333    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/in[31]
    SLICE_X13Y7          LUT3 (Prop_lut3_I2_O)        0.275     5.608 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/Using_FPGA.Native_i_2__88/O
                         net (fo=1, routed)           0.000     5.608    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[0].Instr_Mux_MUXF7/I1167_out
    SLICE_X13Y7          MUXF7 (Prop_muxf7_I1_O)      0.182     5.790 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[0].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     5.790    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[0].Gen_Instr_DFF/of_instr_ii_42
    SLICE_X13Y7          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[0].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.853    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.107    -4.254 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    -2.872    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.795 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       1.415    -1.380    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[0].Gen_Instr_DFF/Clk
    SLICE_X13Y7          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[0].Gen_Instr_DFF/Using_FPGA.Native/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.103%)  route 0.110ns (43.897%))
  Logic Levels:           0  
  Clock Path Skew:        -2.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    1.369ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.640     1.369    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X9Y1           FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y1           FDRE (Prop_fdre_C_Q)         0.141     1.510 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/Q
                         net (fo=1, routed)           0.110     1.620    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X11Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.250 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.707    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.678 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       0.915    -0.763    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Clk
    SLICE_X11Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.370ns  (logic 0.148ns (39.967%)  route 0.222ns (60.033%))
  Logic Levels:           0  
  Clock Path Skew:        -2.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    1.369ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.640     1.369    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X8Y2           FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y2           FDRE (Prop_fdre_C_Q)         0.148     1.517 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/Q
                         net (fo=1, routed)           0.222     1.739    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1
    SLICE_X9Y0           FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.250 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.707    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.678 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       0.915    -0.763    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X9Y0           FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.capture_1_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_reg/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.415%)  route 0.236ns (62.585%))
  Logic Levels:           0  
  Clock Path Skew:        -2.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    1.368ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.639     1.368    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X19Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.capture_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y1          FDRE (Prop_fdre_C_Q)         0.141     1.509 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.capture_1_reg/Q
                         net (fo=1, routed)           0.236     1.745    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_rst
    SLICE_X13Y4          FDCE                                         f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.250 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.707    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.678 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       0.914    -0.764    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X13Y4          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_reg/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][26]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.559ns  (logic 0.186ns (33.269%)  route 0.373ns (66.731%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    1.368ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.639     1.368    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X9Y4           FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y4           FDRE (Prop_fdre_C_Q)         0.141     1.509 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[26]/Q
                         net (fo=2, routed)           0.249     1.758    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[10].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X11Y4          LUT6 (Prop_lut6_I3_O)        0.045     1.803 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[10].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=3, routed)           0.124     1.927    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[16]
    SLICE_X10Y3          SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][26]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.250 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.707    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.678 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       0.914    -0.764    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X10Y3          SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][26]_srl3/CLK

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][39]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.567ns  (logic 0.186ns (32.809%)  route 0.381ns (67.191%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.638     1.367    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X9Y9           FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y9           FDRE (Prop_fdre_C_Q)         0.141     1.508 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]/Q
                         net (fo=2, routed)           0.189     1.697    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[1].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X9Y8           LUT6 (Prop_lut6_I3_O)        0.045     1.742 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[1].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=6, routed)           0.192     1.934    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[3]
    SLICE_X10Y8          SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][39]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.250 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.707    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.678 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       0.913    -0.765    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X10Y8          SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][39]_srl3/CLK

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][21]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.572ns  (logic 0.209ns (36.533%)  route 0.363ns (63.467%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    1.368ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.639     1.368    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X8Y5           FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE (Prop_fdre_C_Q)         0.164     1.532 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[21]/Q
                         net (fo=2, routed)           0.175     1.707    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[5].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X8Y6           LUT6 (Prop_lut6_I3_O)        0.045     1.752 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[5].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=3, routed)           0.189     1.940    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[21]
    SLICE_X10Y6          SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][21]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.250 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.707    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.678 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       0.914    -0.764    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X10Y6          SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][21]_srl3/CLK

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][16]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.577ns  (logic 0.186ns (32.230%)  route 0.391ns (67.770%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.638     1.367    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X9Y9           FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y9           FDRE (Prop_fdre_C_Q)         0.141     1.508 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]/Q
                         net (fo=2, routed)           0.188     1.696    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[0].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X9Y8           LUT6 (Prop_lut6_I3_O)        0.045     1.741 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[0].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=6, routed)           0.204     1.944    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[4]
    SLICE_X10Y6          SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][16]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.250 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.707    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.678 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       0.914    -0.764    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X10Y6          SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][16]_srl3/CLK

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][38]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.592ns  (logic 0.186ns (31.409%)  route 0.406ns (68.591%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.638     1.367    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X9Y9           FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y9           FDRE (Prop_fdre_C_Q)         0.141     1.508 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]/Q
                         net (fo=2, routed)           0.188     1.696    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[0].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X9Y8           LUT6 (Prop_lut6_I3_O)        0.045     1.741 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[0].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=6, routed)           0.219     1.959    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[4]
    SLICE_X10Y8          SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][38]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.250 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.707    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.678 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       0.913    -0.765    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X10Y8          SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][38]_srl3/CLK

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][8]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.592ns  (logic 0.224ns (37.869%)  route 0.368ns (62.131%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    1.368ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.639     1.368    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X9Y4           FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y4           FDRE (Prop_fdre_C_Q)         0.128     1.496 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[8]/Q
                         net (fo=2, routed)           0.283     1.779    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[8].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X11Y4          LUT5 (Prop_lut5_I1_O)        0.096     1.875 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[8].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=3, routed)           0.084     1.960    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[24]
    SLICE_X10Y4          SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][8]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.250 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.707    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.678 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       0.914    -0.764    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X10Y4          SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][8]_srl3/CLK

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][24]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.594ns  (logic 0.186ns (31.325%)  route 0.408ns (68.675%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    1.368ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.639     1.368    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X9Y4           FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y4           FDRE (Prop_fdre_C_Q)         0.141     1.509 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[24]/Q
                         net (fo=2, routed)           0.197     1.706    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[8].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X11Y4          LUT6 (Prop_lut6_I3_O)        0.045     1.751 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[8].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=3, routed)           0.210     1.962    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[18]
    SLICE_X10Y3          SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][24]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.250 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.707    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.678 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       0.914    -0.764    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X10Y3          SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][24]_srl3/CLK





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  clk_out1_design_1_clk_wiz_1_0

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.540ns  (logic 0.501ns (32.541%)  route 1.039ns (67.459%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -4.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.311ns
    Source Clock Delay      (SCD):    3.117ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434     1.434    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.515 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.602     3.117    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X3Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDRE (Prop_fdre_C_Q)         0.379     3.496 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.805     4.301    design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/mb_debug_sys_rst
    SLICE_X2Y4           LUT2 (Prop_lut2_I0_O)        0.122     4.423 r  design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.233     4.657    design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X0Y4           FDRE                                         r  design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.853    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.107    -4.254 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    -2.872    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.795 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       1.484    -1.311    design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X0Y4           FDRE                                         r  design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.113ns  (logic 1.721ns (41.839%)  route 2.392ns (58.161%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT6=2)
  Clock Path Skew:        -4.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.380ns
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434     1.434    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.515 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.533     3.048    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X9Y5           FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y5           FDRE (Prop_fdre_C_Q)         0.379     3.427 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           1.020     4.447    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_0
    SLICE_X17Y1          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     4.927 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.927    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X17Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.025 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.025    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X17Y3          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.245     5.270 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.549     5.819    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X16Y3          LUT3 (Prop_lut3_I1_O)        0.309     6.128 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Performance_Debug_Control.ex_dbg_pc_hit_i_i_5/O
                         net (fo=1, routed)           0.460     6.588    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_2
    SLICE_X16Y4          LUT6 (Prop_lut6_I4_O)        0.105     6.693 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_i_i_2/O
                         net (fo=2, routed)           0.363     7.056    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/ex_dbg_pc_hit_i027_out
    SLICE_X18Y2          LUT6 (Prop_lut6_I4_O)        0.105     7.161 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Performance_Debug_Control.ex_dbg_pc_hit_i_i_1/O
                         net (fo=1, routed)           0.000     7.161    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_1
    SLICE_X18Y2          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.853    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.107    -4.254 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    -2.872    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.795 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       1.415    -1.380    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X18Y2          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.111ns  (logic 1.721ns (41.861%)  route 2.390ns (58.139%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT6=2)
  Clock Path Skew:        -4.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.380ns
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434     1.434    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.515 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.533     3.048    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X9Y5           FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y5           FDRE (Prop_fdre_C_Q)         0.379     3.427 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           1.020     4.447    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_0
    SLICE_X17Y1          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     4.927 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.927    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X17Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.025 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.025    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X17Y3          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.245     5.270 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.549     5.819    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X16Y3          LUT3 (Prop_lut3_I1_O)        0.309     6.128 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Performance_Debug_Control.ex_dbg_pc_hit_i_i_5/O
                         net (fo=1, routed)           0.460     6.588    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_2
    SLICE_X16Y4          LUT6 (Prop_lut6_I4_O)        0.105     6.693 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_i_i_2/O
                         net (fo=2, routed)           0.361     7.054    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/ex_dbg_pc_hit_i027_out
    SLICE_X18Y2          LUT6 (Prop_lut6_I5_O)        0.105     7.159 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_i_1/O
                         net (fo=1, routed)           0.000     7.159    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_i_1_n_0
    SLICE_X18Y2          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.853    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.107    -4.254 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    -2.872    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.795 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       1.415    -1.380    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X18Y2          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.416ns  (logic 0.589ns (24.377%)  route 1.827ns (75.623%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -4.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.380ns
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434     1.434    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.515 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.533     3.048    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X9Y5           FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y5           FDRE (Prop_fdre_C_Q)         0.379     3.427 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           1.165     4.592    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg_n_0_[0]
    SLICE_X13Y1          LUT6 (Prop_lut6_I0_O)        0.105     4.697 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_2/O
                         net (fo=2, routed)           0.662     5.359    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_2_n_0
    SLICE_X13Y2          LUT6 (Prop_lut6_I3_O)        0.105     5.464 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_i_1/O
                         net (fo=1, routed)           0.000     5.464    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_i_1_n_0
    SLICE_X13Y2          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.853    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.107    -4.254 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    -2.872    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.795 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       1.415    -1.380    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X13Y2          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_reg/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.242ns  (logic 0.589ns (26.266%)  route 1.653ns (73.734%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -4.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434     1.434    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.515 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.533     3.048    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X9Y5           FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y5           FDRE (Prop_fdre_C_Q)         0.379     3.427 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           1.165     4.592    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg_n_0_[0]
    SLICE_X13Y1          LUT6 (Prop_lut6_I0_O)        0.105     4.697 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_2/O
                         net (fo=2, routed)           0.488     5.186    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_2_n_0
    SLICE_X10Y2          LUT5 (Prop_lut5_I2_O)        0.105     5.291 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_1/O
                         net (fo=1, routed)           0.000     5.291    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_1_n_0
    SLICE_X10Y2          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.853    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.107    -4.254 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    -2.872    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.795 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       1.416    -1.379    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X10Y2          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.222ns  (logic 1.202ns (54.102%)  route 1.020ns (45.898%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -4.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.380ns
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434     1.434    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.515 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.533     3.048    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X9Y5           FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y5           FDRE (Prop_fdre_C_Q)         0.379     3.427 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           1.020     4.447    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_0
    SLICE_X17Y1          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     4.927 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.927    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X17Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.025 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.025    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X17Y3          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.245     5.270 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.000     5.270    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I_n_1
    SLICE_X17Y3          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.853    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.107    -4.254 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    -2.872    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.795 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       1.415    -1.380    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X17Y3          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_freeze_nohalt_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.884ns  (logic 0.589ns (31.264%)  route 1.295ns (68.736%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -4.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.380ns
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434     1.434    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.515 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.533     3.048    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X9Y5           FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y5           FDRE (Prop_fdre_C_Q)         0.379     3.427 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.466     3.893    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg_n_0_[0]
    SLICE_X13Y4          LUT5 (Prop_lut5_I4_O)        0.105     3.998 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_freeze_nohalt_i_2/O
                         net (fo=1, routed)           0.829     4.827    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/dbg_stop_instr_fetch_nohalt124_out__0
    SLICE_X13Y1          LUT6 (Prop_lut6_I3_O)        0.105     4.932 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_freeze_nohalt_i_1/O
                         net (fo=1, routed)           0.000     4.932    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_freeze_nohalt_i_1_n_0
    SLICE_X13Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_freeze_nohalt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.853    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.107    -4.254 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    -2.872    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.795 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       1.415    -1.380    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X13Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_freeze_nohalt_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.584ns  (logic 0.484ns (30.558%)  route 1.100ns (69.442%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -4.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns
    Source Clock Delay      (SCD):    3.117ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434     1.434    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.515 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.602     3.117    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X3Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDRE (Prop_fdre_C_Q)         0.379     3.496 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.845     4.341    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Debug_Rst
    SLICE_X6Y4           LUT2 (Prop_lut2_I1_O)        0.105     4.446 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync[1]_i_1/O
                         net (fo=1, routed)           0.255     4.701    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/reset_temp
    SLICE_X7Y4           FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.853    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.107    -4.254 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    -2.872    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.795 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       1.483    -1.312    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X7Y4           FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.344ns  (logic 0.484ns (36.006%)  route 0.860ns (63.994%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -4.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.380ns
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434     1.434    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.515 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.533     3.048    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X9Y5           FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y5           FDRE (Prop_fdre_C_Q)         0.379     3.427 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/Q
                         net (fo=1, routed)           0.860     4.287    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg_n_0_[4]
    SLICE_X12Y1          LUT5 (Prop_lut5_I1_O)        0.105     4.392 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count[0]_i_1/O
                         net (fo=1, routed)           0.000     4.392    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count[0]_i_1_n_0
    SLICE_X12Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.853    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.107    -4.254 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    -2.872    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.795 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       1.415    -1.380    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X12Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_brki_hit_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.295ns  (logic 0.484ns (37.367%)  route 0.811ns (62.633%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.380ns
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434     1.434    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.515 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.533     3.048    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X9Y5           FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y5           FDRE (Prop_fdre_C_Q)         0.379     3.427 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/Q
                         net (fo=2, routed)           0.811     4.238    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[27].Gen_Instr_DFF/Performance_Debug_Control.ex_brki_hit_reg
    SLICE_X16Y3          LUT6 (Prop_lut6_I0_O)        0.105     4.343 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[27].Gen_Instr_DFF/Performance_Debug_Control.ex_brki_hit_i_1/O
                         net (fo=1, routed)           0.000     4.343    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_brki_hit_reg_0
    SLICE_X16Y3          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_brki_hit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.853    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.107    -4.254 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    -2.872    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.795 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       1.415    -1.380    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X16Y3          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_brki_hit_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.607ns  (logic 0.188ns (30.993%)  route 0.419ns (69.007%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    1.341ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646     0.646    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.672 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.669     1.341    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X3Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDRE (Prop_fdre_C_Q)         0.141     1.482 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.316     1.798    design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/mb_debug_sys_rst
    SLICE_X2Y4           LUT2 (Prop_lut2_I0_O)        0.047     1.845 r  design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.102     1.948    design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X0Y4           FDRE                                         r  design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.250 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.707    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.678 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       0.945    -0.733    design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X0Y4           FDRE                                         r  design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.320ns  (logic 0.164ns (51.223%)  route 0.156ns (48.777%))
  Logic Levels:           0  
  Clock Path Skew:        -2.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    1.341ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646     0.646    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.672 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.669     1.341    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X2Y0           FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y0           FDCE (Prop_fdce_C_Q)         0.164     1.505 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/Q
                         net (fo=1, routed)           0.156     1.661    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X7Y0           FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.250 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.707    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.678 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       0.945    -0.733    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Clk
    SLICE_X7Y0           FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.775%)  route 0.173ns (48.225%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -2.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    1.311ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646     0.646    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.672 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.639     1.311    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X9Y5           FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y5           FDRE (Prop_fdre_C_Q)         0.141     1.452 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/Q
                         net (fo=1, routed)           0.173     1.626    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg_n_0_[5]
    SLICE_X11Y1          LUT4 (Prop_lut4_I0_O)        0.045     1.671 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.671    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count[1]_i_1_n_0
    SLICE_X11Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.250 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.707    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.678 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       0.915    -0.763    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X11Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.284%)  route 0.209ns (59.716%))
  Logic Levels:           0  
  Clock Path Skew:        -2.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    1.339ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646     0.646    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.672 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.667     1.339    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X4Y3           FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDCE (Prop_fdce_C_Q)         0.141     1.480 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/Q
                         net (fo=1, routed)           0.209     1.689    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X7Y0           FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.250 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.707    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.678 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       0.945    -0.733    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Clk
    SLICE_X7Y0           FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.491%)  route 0.235ns (62.509%))
  Logic Levels:           0  
  Clock Path Skew:        -2.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    1.340ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646     0.646    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.672 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.668     1.340    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X5Y1           FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1           FDCE (Prop_fdce_C_Q)         0.141     1.481 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/Q
                         net (fo=1, routed)           0.235     1.716    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X8Y0           FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.250 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.707    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.678 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       0.915    -0.763    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Clk
    SLICE_X8Y0           FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.456ns  (logic 0.164ns (35.988%)  route 0.292ns (64.012%))
  Logic Levels:           0  
  Clock Path Skew:        -2.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    1.340ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646     0.646    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.672 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.668     1.340    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X6Y2           FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y2           FDCE (Prop_fdce_C_Q)         0.164     1.504 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/Q
                         net (fo=1, routed)           0.292     1.796    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X8Y0           FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.250 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.707    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.678 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       0.915    -0.763    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Clk
    SLICE_X8Y0           FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.523ns  (logic 0.186ns (35.549%)  route 0.337ns (64.451%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    1.311ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646     0.646    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.672 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.639     1.311    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X9Y5           FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y5           FDRE (Prop_fdre_C_Q)         0.141     1.452 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/Q
                         net (fo=1, routed)           0.337     1.789    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg_n_0_[4]
    SLICE_X12Y1          LUT5 (Prop_lut5_I1_O)        0.045     1.834 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.834    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count[0]_i_1_n_0
    SLICE_X12Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.250 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.707    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.678 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       0.915    -0.763    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X12Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.500ns  (logic 0.141ns (28.194%)  route 0.359ns (71.806%))
  Logic Levels:           0  
  Clock Path Skew:        -2.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    1.338ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646     0.646    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.672 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.666     1.338    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X5Y8           FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y8           FDCE (Prop_fdce_C_Q)         0.141     1.479 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/Q
                         net (fo=1, routed)           0.359     1.838    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X11Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.250 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.707    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.678 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       0.915    -0.763    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Clk
    SLICE_X11Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_brki_hit_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.579ns  (logic 0.186ns (32.111%)  route 0.393ns (67.889%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    1.311ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646     0.646    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.672 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.639     1.311    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X9Y5           FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y5           FDRE (Prop_fdre_C_Q)         0.141     1.452 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/Q
                         net (fo=2, routed)           0.393     1.846    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[27].Gen_Instr_DFF/Performance_Debug_Control.ex_brki_hit_reg
    SLICE_X16Y3          LUT6 (Prop_lut6_I0_O)        0.045     1.891 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[27].Gen_Instr_DFF/Performance_Debug_Control.ex_brki_hit_i_1/O
                         net (fo=1, routed)           0.000     1.891    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_brki_hit_reg_0
    SLICE_X16Y3          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_brki_hit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.250 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.707    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.678 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       0.914    -0.764    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X16Y3          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_brki_hit_reg/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.602ns  (logic 0.141ns (23.431%)  route 0.461ns (76.569%))
  Logic Levels:           0  
  Clock Path Skew:        -2.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    1.338ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646     0.646    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.672 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.666     1.338    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X5Y8           FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y8           FDCE (Prop_fdce_C_Q)         0.141     1.479 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/Q
                         net (fo=1, routed)           0.461     1.940    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X7Y0           FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.250 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.707    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.678 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       0.945    -0.733    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Clk
    SLICE_X7Y0           FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Max Delay           148 Endpoints
Min Delay           148 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.689ns  (logic 0.210ns (3.691%)  route 5.479ns (96.309%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          4.755     4.755    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_reg
    SLICE_X1Y1           LUT6 (Prop_lut6_I4_O)        0.105     4.860 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_4/O
                         net (fo=2, routed)           0.724     5.584    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_4_n_0
    SLICE_X0Y1           LUT6 (Prop_lut6_I4_O)        0.105     5.689 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000     5.689    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_30
    SLICE_X0Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.319     1.319    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.396 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.484     2.880    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X0Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[0]/CLR
                            (recovery check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.437ns  (logic 0.127ns (2.336%)  route 5.310ns (97.664%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          3.551     3.551    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_1
    SLICE_X2Y0           LUT1 (Prop_lut1_I0_O)        0.127     3.678 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.Config_Reg[30]_i_1/O
                         net (fo=23, routed)          1.759     5.437    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]_0
    SLICE_X12Y14         FDCE                                         f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.319     1.319    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.396 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.410     2.806    design_1_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X12Y14         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[1]/PRE
                            (recovery check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.437ns  (logic 0.127ns (2.336%)  route 5.310ns (97.664%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          3.551     3.551    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_1
    SLICE_X2Y0           LUT1 (Prop_lut1_I0_O)        0.127     3.678 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.Config_Reg[30]_i_1/O
                         net (fo=23, routed)          1.759     5.437    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]_0
    SLICE_X12Y14         FDPE                                         f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.319     1.319    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.396 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.410     2.806    design_1_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X12Y14         FDPE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/PRE
                            (recovery check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.437ns  (logic 0.127ns (2.336%)  route 5.310ns (97.664%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          3.551     3.551    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_1
    SLICE_X2Y0           LUT1 (Prop_lut1_I0_O)        0.127     3.678 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.Config_Reg[30]_i_1/O
                         net (fo=23, routed)          1.759     5.437    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]_0
    SLICE_X12Y14         FDPE                                         f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.319     1.319    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.396 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.410     2.806    design_1_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X12Y14         FDPE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9/CLR
                            (recovery check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.437ns  (logic 0.127ns (2.336%)  route 5.310ns (97.664%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          3.551     3.551    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_1
    SLICE_X2Y0           LUT1 (Prop_lut1_I0_O)        0.127     3.678 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.Config_Reg[30]_i_1/O
                         net (fo=23, routed)          1.759     5.437    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]_0
    SLICE_X12Y14         FDCE                                         f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.319     1.319    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.396 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.410     2.806    design_1_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X12Y14         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.432ns  (logic 0.210ns (3.866%)  route 5.222ns (96.134%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          4.755     4.755    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_reg
    SLICE_X1Y1           LUT6 (Prop_lut6_I4_O)        0.105     4.860 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_4/O
                         net (fo=2, routed)           0.467     5.327    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_4_n_0
    SLICE_X2Y1           LUT6 (Prop_lut6_I4_O)        0.105     5.432 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000     5.432    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X2Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.319     1.319    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.396 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.484     2.880    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X2Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_5/CLR
                            (recovery check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.079ns  (logic 0.127ns (2.501%)  route 4.952ns (97.499%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          3.551     3.551    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_1
    SLICE_X2Y0           LUT1 (Prop_lut1_I0_O)        0.127     3.678 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.Config_Reg[30]_i_1/O
                         net (fo=23, routed)          1.400     5.079    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]_0
    SLICE_X12Y13         FDCE                                         f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_5/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.319     1.319    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.396 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.411     2.807    design_1_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X12Y13         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_5/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_6/CLR
                            (recovery check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.079ns  (logic 0.127ns (2.501%)  route 4.952ns (97.499%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          3.551     3.551    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_1
    SLICE_X2Y0           LUT1 (Prop_lut1_I0_O)        0.127     3.678 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.Config_Reg[30]_i_1/O
                         net (fo=23, routed)          1.400     5.079    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]_0
    SLICE_X12Y13         FDCE                                         f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_6/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.319     1.319    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.396 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.411     2.807    design_1_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X12Y13         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_6/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_7/CLR
                            (recovery check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.079ns  (logic 0.127ns (2.501%)  route 4.952ns (97.499%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          3.551     3.551    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_1
    SLICE_X2Y0           LUT1 (Prop_lut1_I0_O)        0.127     3.678 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.Config_Reg[30]_i_1/O
                         net (fo=23, routed)          1.400     5.079    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]_0
    SLICE_X12Y13         FDCE                                         f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_7/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.319     1.319    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.396 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.411     2.807    design_1_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X12Y13         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_7/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_8/CLR
                            (recovery check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.079ns  (logic 0.127ns (2.501%)  route 4.952ns (97.499%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          3.551     3.551    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_1
    SLICE_X2Y0           LUT1 (Prop_lut1_I0_O)        0.127     3.678 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.Config_Reg[30]_i_1/O
                         net (fo=23, routed)          1.400     5.079    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]_0
    SLICE_X12Y13         FDCE                                         f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_8/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.319     1.319    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.396 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.411     2.807    design_1_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X12Y13         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_8/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.105ns  (logic 0.000ns (0.000%)  route 1.105ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          1.105     1.105    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Capture
    SLICE_X29Y10         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.827     0.827    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.856 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.909     1.765    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X29Y10         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.203ns  (logic 0.000ns (0.000%)  route 1.203ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          1.203     1.203    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Capture
    SLICE_X23Y11         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.827     0.827    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.856 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.912     1.768    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X23Y11         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.270ns  (logic 0.000ns (0.000%)  route 1.270ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          1.270     1.270    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Capture
    SLICE_X27Y6          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.827     0.827    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.856 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.913     1.769    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X27Y6          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[18]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.270ns  (logic 0.000ns (0.000%)  route 1.270ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          1.270     1.270    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Capture
    SLICE_X27Y6          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.827     0.827    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.856 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.913     1.769    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X27Y6          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[19]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.270ns  (logic 0.000ns (0.000%)  route 1.270ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          1.270     1.270    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Capture
    SLICE_X27Y6          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.827     0.827    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.856 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.913     1.769    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X27Y6          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.270ns  (logic 0.000ns (0.000%)  route 1.270ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          1.270     1.270    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Capture
    SLICE_X27Y6          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.827     0.827    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.856 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.913     1.769    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X27Y6          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[20]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.270ns  (logic 0.000ns (0.000%)  route 1.270ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          1.270     1.270    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Capture
    SLICE_X27Y6          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.827     0.827    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.856 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.913     1.769    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X27Y6          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[32]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.270ns  (logic 0.000ns (0.000%)  route 1.270ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          1.270     1.270    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Capture
    SLICE_X27Y6          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[32]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.827     0.827    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.856 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.913     1.769    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X27Y6          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[32]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.270ns  (logic 0.000ns (0.000%)  route 1.270ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          1.270     1.270    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Capture
    SLICE_X27Y6          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.827     0.827    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.856 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.913     1.769    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X27Y6          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.322ns  (logic 0.000ns (0.000%)  route 1.322ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          1.322     1.322    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Capture
    SLICE_X32Y4          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.827     0.827    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.856 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.910     1.766    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X32Y4          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[10]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_1_0
  To Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Max Delay            46 Endpoints
Min Delay            46 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.803ns  (logic 1.662ns (43.708%)  route 2.141ns (56.292%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        3.769ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.812ns
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.888     0.888 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.953    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.972    -4.019 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.570    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.489 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       1.532    -0.957    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X20Y4          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y4          FDRE (Prop_fdre_C_Q)         0.379    -0.578 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[5]/Q
                         net (fo=1, routed)           0.957     0.378    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[24]
    SLICE_X21Y2          LUT6 (Prop_lut6_I0_O)        0.105     0.483 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__4/i_/O
                         net (fo=1, routed)           0.000     0.483    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_3
    SLICE_X21Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     0.940 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.940    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X21Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.038 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.038    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X21Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.136 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.136    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X21Y5          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     1.352 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          1.184     2.536    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/ex_jump
    SLICE_X11Y3          LUT5 (Prop_lut5_I0_O)        0.309     2.845 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/IFetch_INST_0/O
                         net (fo=1, routed)           0.000     2.845    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/IFetch
    SLICE_X11Y3          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.319     1.319    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.396 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.416     2.812    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X11Y3          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[25]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.429ns  (logic 0.348ns (24.347%)  route 1.081ns (75.653%))
  Logic Levels:           0  
  Clock Path Skew:        3.700ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.812ns
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.888     0.888 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.953    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.972    -4.019 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.570    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.489 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       1.601    -0.888    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X5Y0           FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y0           FDRE (Prop_fdre_C_Q)         0.348    -0.540 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=723, routed)         1.081     0.541    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/reset_bool_for_rst
    SLICE_X11Y3          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.319     1.319    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.396 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.416     2.812    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X11Y3          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[17]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.266ns  (logic 0.379ns (29.941%)  route 0.887ns (70.059%))
  Logic Levels:           0  
  Clock Path Skew:        3.773ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.812ns
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.888     0.888 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.953    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.972    -4.019 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.570    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.489 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       1.528    -0.961    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X26Y10         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y10         FDRE (Prop_fdre_C_Q)         0.379    -0.582 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[0]/Q
                         net (fo=1, routed)           0.887     0.304    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]
    SLICE_X11Y3          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.319     1.319    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.396 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.416     2.812    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X11Y3          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.245ns  (logic 0.379ns (30.441%)  route 0.866ns (69.559%))
  Logic Levels:           0  
  Clock Path Skew:        3.768ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.809ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.888     0.888 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.953    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.972    -4.019 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.570    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.489 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       1.530    -0.959    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X27Y7          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y7          FDRE (Prop_fdre_C_Q)         0.379    -0.580 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[15]/Q
                         net (fo=1, routed)           0.866     0.286    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[15]
    SLICE_X21Y8          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.319     1.319    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.396 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.413     2.809    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X21Y8          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[15]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.220ns  (logic 0.379ns (31.076%)  route 0.841ns (68.924%))
  Logic Levels:           0  
  Clock Path Skew:        3.763ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.803ns
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.888     0.888 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.953    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.972    -4.019 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.570    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.489 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       1.529    -0.960    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X29Y6          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y6          FDRE (Prop_fdre_C_Q)         0.379    -0.581 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[29]/Q
                         net (fo=1, routed)           0.841     0.259    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[29]
    SLICE_X40Y6          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.319     1.319    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.396 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.407     2.803    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X40Y6          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[29]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.173ns  (logic 0.379ns (32.322%)  route 0.794ns (67.678%))
  Logic Levels:           0  
  Clock Path Skew:        3.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.809ns
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.888     0.888 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.953    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.972    -4.019 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.570    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.489 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       1.527    -0.962    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X33Y9          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y9          FDRE (Prop_fdre_C_Q)         0.379    -0.583 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[14]/Q
                         net (fo=1, routed)           0.794     0.210    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[14]
    SLICE_X18Y10         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.319     1.319    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.396 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.413     2.809    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X18Y10         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[14]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Access_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.156ns  (logic 0.379ns (32.779%)  route 0.777ns (67.221%))
  Logic Levels:           0  
  Clock Path Skew:        3.770ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.812ns
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.888     0.888 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.953    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.972    -4.019 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.570    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.489 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       1.531    -0.958    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X27Y3          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Access_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y3          FDRE (Prop_fdre_C_Q)         0.379    -0.579 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Access_reg/Q
                         net (fo=5, routed)           0.777     0.198    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/mem_databus_access
    SLICE_X11Y3          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.319     1.319    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.396 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.416     2.812    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X11Y3          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[22]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.101ns  (logic 0.433ns (39.330%)  route 0.668ns (60.670%))
  Logic Levels:           0  
  Clock Path Skew:        3.766ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.811ns
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.888     0.888 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.953    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.972    -4.019 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.570    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.489 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       1.534    -0.955    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X10Y2          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y2          FDRE (Prop_fdre_C_Q)         0.433    -0.522 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg/Q
                         net (fo=42, routed)          0.668     0.146    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg_1
    SLICE_X9Y1           FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.319     1.319    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.396 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.415     2.811    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Dbg_Clk
    SLICE_X9Y1           FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.982ns  (logic 0.379ns (38.611%)  route 0.603ns (61.389%))
  Logic Levels:           0  
  Clock Path Skew:        3.768ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.807ns
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.888     0.888 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.953    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.972    -4.019 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.570    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.489 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       1.528    -0.961    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X21Y11         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y11         FDRE (Prop_fdre_C_Q)         0.379    -0.582 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[5]/Q
                         net (fo=1, routed)           0.603     0.020    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[5]
    SLICE_X23Y11         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.319     1.319    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.396 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.411     2.807    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X23Y11         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.951ns  (logic 0.379ns (39.867%)  route 0.572ns (60.133%))
  Logic Levels:           0  
  Clock Path Skew:        3.768ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.809ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.888     0.888 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.953    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.972    -4.019 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.570    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.489 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       1.530    -0.959    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X27Y7          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y7          FDRE (Prop_fdre_C_Q)         0.379    -0.580 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[13]/Q
                         net (fo=1, routed)           0.572    -0.009    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[13]
    SLICE_X21Y8          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.319     1.319    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.396 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.413     2.809    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X21Y8          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[13]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.514ns  (logic 0.304ns (59.094%)  route 0.210ns (40.906%))
  Logic Levels:           0  
  Clock Path Skew:        4.547ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.161ns
    Source Clock Delay      (SCD):    -1.386ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.853    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.107    -4.254 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    -2.872    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.795 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       1.409    -1.386    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X31Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y0          FDRE (Prop_fdre_C_Q)         0.304    -1.082 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[25]/Q
                         net (fo=1, routed)           0.210    -0.872    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[25]
    SLICE_X31Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551     1.551    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.632 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.529     3.161    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X31Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[25]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.516ns  (logic 0.304ns (58.865%)  route 0.212ns (41.135%))
  Logic Levels:           0  
  Clock Path Skew:        4.547ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.161ns
    Source Clock Delay      (SCD):    -1.386ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.853    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.107    -4.254 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    -2.872    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.795 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       1.409    -1.386    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X31Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y0          FDRE (Prop_fdre_C_Q)         0.304    -1.082 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[27]/Q
                         net (fo=1, routed)           0.212    -0.870    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[27]
    SLICE_X31Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551     1.551    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.632 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.529     3.161    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X31Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[27]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.527ns  (logic 0.304ns (57.714%)  route 0.223ns (42.286%))
  Logic Levels:           0  
  Clock Path Skew:        4.547ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.161ns
    Source Clock Delay      (SCD):    -1.386ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.853    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.107    -4.254 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    -2.872    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.795 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       1.409    -1.386    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X31Y3          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y3          FDRE (Prop_fdre_C_Q)         0.304    -1.082 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[30]/Q
                         net (fo=1, routed)           0.223    -0.860    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[30]
    SLICE_X32Y4          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551     1.551    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.632 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.529     3.161    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X32Y4          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[30]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.537ns  (logic 0.304ns (56.592%)  route 0.233ns (43.408%))
  Logic Levels:           0  
  Clock Path Skew:        4.544ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.162ns
    Source Clock Delay      (SCD):    -1.382ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.853    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.107    -4.254 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    -2.872    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.795 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       1.413    -1.382    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X25Y5          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y5          FDRE (Prop_fdre_C_Q)         0.304    -1.078 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[32]/Q
                         net (fo=2, routed)           0.233    -0.845    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[32]
    SLICE_X27Y6          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551     1.551    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.632 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.530     3.162    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X27Y6          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[32]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/exception_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.instr_read_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.570ns  (logic 0.347ns (60.853%)  route 0.223ns (39.147%))
  Logic Levels:           0  
  Clock Path Skew:        4.544ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.165ns
    Source Clock Delay      (SCD):    -1.379ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.853    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.107    -4.254 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    -2.872    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.795 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       1.416    -1.379    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X10Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/exception_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y1          FDRE (Prop_fdre_C_Q)         0.347    -1.032 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/exception_reg/Q
                         net (fo=2, routed)           0.223    -0.809    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/exception_reg_0[0]
    SLICE_X8Y1           FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.instr_read_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551     1.551    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.632 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.533     3.165    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X8Y1           FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.instr_read_reg_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/executing_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.instr_read_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.572ns  (logic 0.347ns (60.679%)  route 0.225ns (39.321%))
  Logic Levels:           0  
  Clock Path Skew:        4.544ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.165ns
    Source Clock Delay      (SCD):    -1.379ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.853    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.107    -4.254 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    -2.872    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.795 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       1.416    -1.379    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X10Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/executing_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y1          FDRE (Prop_fdre_C_Q)         0.347    -1.032 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/executing_reg/Q
                         net (fo=2, routed)           0.225    -0.807    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.instr_rd_reg[0]
    SLICE_X8Y1           FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.instr_read_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551     1.551    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.632 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.533     3.165    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X8Y1           FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.instr_read_reg_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.587ns  (logic 0.304ns (51.752%)  route 0.283ns (48.248%))
  Logic Levels:           0  
  Clock Path Skew:        4.547ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.161ns
    Source Clock Delay      (SCD):    -1.386ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.853    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.107    -4.254 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    -2.872    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.795 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       1.409    -1.386    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X31Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y0          FDRE (Prop_fdre_C_Q)         0.304    -1.082 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[21]/Q
                         net (fo=1, routed)           0.283    -0.799    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[21]
    SLICE_X31Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551     1.551    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.632 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.529     3.161    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X31Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[21]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.609ns  (logic 0.304ns (49.894%)  route 0.305ns (50.106%))
  Logic Levels:           0  
  Clock Path Skew:        4.547ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.161ns
    Source Clock Delay      (SCD):    -1.386ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.853    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.107    -4.254 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    -2.872    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.795 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       1.409    -1.386    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X31Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y0          FDRE (Prop_fdre_C_Q)         0.304    -1.082 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[26]/Q
                         net (fo=1, routed)           0.305    -0.777    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[26]
    SLICE_X31Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551     1.551    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.632 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.529     3.161    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X31Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[26]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Full_32_bit_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.609ns  (logic 0.304ns (49.894%)  route 0.305ns (50.106%))
  Logic Levels:           0  
  Clock Path Skew:        4.545ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.165ns
    Source Clock Delay      (SCD):    -1.380ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.853    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.107    -4.254 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    -2.872    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.795 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       1.415    -1.380    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X9Y3           FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Full_32_bit_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDRE (Prop_fdre_C_Q)         0.304    -1.076 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Full_32_bit_1_reg/Q
                         net (fo=1, routed)           0.305    -0.771    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Full_32_bit_1
    SLICE_X8Y1           FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551     1.551    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.632 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.533     3.165    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X8Y1           FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[20]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.620ns  (logic 0.304ns (49.063%)  route 0.316ns (50.937%))
  Logic Levels:           0  
  Clock Path Skew:        4.547ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.161ns
    Source Clock Delay      (SCD):    -1.386ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.853    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.107    -4.254 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    -2.872    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.795 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       1.409    -1.386    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X31Y4          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDRE (Prop_fdre_C_Q)         0.304    -1.082 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[17]/Q
                         net (fo=1, routed)           0.316    -0.767    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[17]
    SLICE_X32Y4          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551     1.551    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.632 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.529     3.161    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X32Y4          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[17]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Max Delay            82 Endpoints
Min Delay            82 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.409ns  (logic 1.462ns (22.813%)  route 4.947ns (77.187%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.880ns
    Source Clock Delay      (SCD):    3.116ns = ( 19.783 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434    18.101    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.182 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.601    19.783    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y4           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.384    20.167 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.015    21.182    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X4Y1           LUT3 (Prop_lut3_I2_O)        0.105    21.287 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.794    22.081    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X4Y1           LUT4 (Prop_lut4_I0_O)        0.105    22.186 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.553    22.739    design_1_i/microblaze_0/U0/MicroBlaze_Core_I_n_70
    SLICE_X6Y2           LUT5 (Prop_lut5_I4_O)        0.125    22.864 f  design_1_i/microblaze_0/U0/Dbg_TDO_INST_0_i_7/O
                         net (fo=2, routed)           0.371    23.236    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Config_Reg_En
    SLICE_X6Y2           LUT5 (Prop_lut5_I0_O)        0.264    23.500 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_1/O
                         net (fo=1, routed)           0.750    24.250    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_0
    SLICE_X4Y3           LUT6 (Prop_lut6_I0_O)        0.105    24.355 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0/O
                         net (fo=5, routed)           0.787    25.142    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_TDO_0
    SLICE_X2Y0           LUT2 (Prop_lut2_I0_O)        0.106    25.248 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_2/O
                         net (fo=2, routed)           0.675    25.923    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
    SLICE_X2Y1           LUT6 (Prop_lut6_I0_O)        0.268    26.191 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000    26.191    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X2Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.319     1.319    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.396 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.484     2.880    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X2Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.321ns  (logic 1.462ns (23.127%)  route 4.859ns (76.872%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.880ns
    Source Clock Delay      (SCD):    3.116ns = ( 19.783 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434    18.101    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.182 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.601    19.783    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y4           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.384    20.167 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.015    21.182    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X4Y1           LUT3 (Prop_lut3_I2_O)        0.105    21.287 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.794    22.081    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X4Y1           LUT4 (Prop_lut4_I0_O)        0.105    22.186 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.553    22.739    design_1_i/microblaze_0/U0/MicroBlaze_Core_I_n_70
    SLICE_X6Y2           LUT5 (Prop_lut5_I4_O)        0.125    22.864 f  design_1_i/microblaze_0/U0/Dbg_TDO_INST_0_i_7/O
                         net (fo=2, routed)           0.371    23.236    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Config_Reg_En
    SLICE_X6Y2           LUT5 (Prop_lut5_I0_O)        0.264    23.500 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_1/O
                         net (fo=1, routed)           0.750    24.250    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_0
    SLICE_X4Y3           LUT6 (Prop_lut6_I0_O)        0.105    24.355 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0/O
                         net (fo=5, routed)           0.787    25.142    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_TDO_0
    SLICE_X2Y0           LUT2 (Prop_lut2_I0_O)        0.106    25.248 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_2/O
                         net (fo=2, routed)           0.588    25.836    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
    SLICE_X0Y1           LUT6 (Prop_lut6_I0_O)        0.268    26.104 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000    26.104    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_30
    SLICE_X0Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.319     1.319    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.396 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.484     2.880    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X0Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.585ns  (logic 1.193ns (21.362%)  route 4.392ns (78.638%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.880ns
    Source Clock Delay      (SCD):    3.116ns = ( 19.783 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434    18.101    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.182 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.601    19.783    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y4           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.384    20.167 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.015    21.182    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X4Y1           LUT3 (Prop_lut3_I2_O)        0.105    21.287 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.794    22.081    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X4Y1           LUT4 (Prop_lut4_I0_O)        0.105    22.186 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.553    22.739    design_1_i/microblaze_0/U0/MicroBlaze_Core_I_n_70
    SLICE_X6Y2           LUT5 (Prop_lut5_I4_O)        0.125    22.864 r  design_1_i/microblaze_0/U0/Dbg_TDO_INST_0_i_7/O
                         net (fo=2, routed)           0.371    23.236    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Config_Reg_En
    SLICE_X6Y2           LUT5 (Prop_lut5_I0_O)        0.264    23.500 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_1/O
                         net (fo=1, routed)           0.750    24.250    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_0
    SLICE_X4Y3           LUT6 (Prop_lut6_I0_O)        0.105    24.355 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0/O
                         net (fo=5, routed)           0.907    25.262    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_TDO_0
    SLICE_X2Y1           LUT6 (Prop_lut6_I0_O)        0.105    25.367 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_i_1/O
                         net (fo=1, routed)           0.000    25.367    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_32
    SLICE_X2Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.319     1.319    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.396 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.484     2.880    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X2Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.838ns  (logic 0.699ns (14.449%)  route 4.139ns (85.551%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.880ns
    Source Clock Delay      (SCD):    3.116ns = ( 19.783 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434    18.101    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.182 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.601    19.783    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y4           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.384    20.167 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=6, routed)           1.503    21.670    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[3]
    SLICE_X12Y6          LUT3 (Prop_lut3_I2_O)        0.105    21.775 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_0_INST_0_i_4/O
                         net (fo=7, routed)           1.278    23.053    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_reg_1
    SLICE_X2Y1           LUT6 (Prop_lut6_I5_O)        0.105    23.158 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_3/O
                         net (fo=4, routed)           0.828    23.986    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl0
    SLICE_X3Y2           LUT6 (Prop_lut6_I2_O)        0.105    24.091 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_1/O
                         net (fo=10, routed)          0.529    24.620    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_9
    SLICE_X1Y2           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.319     1.319    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.396 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.484     2.880    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X1Y2           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.838ns  (logic 0.699ns (14.449%)  route 4.139ns (85.551%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.880ns
    Source Clock Delay      (SCD):    3.116ns = ( 19.783 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434    18.101    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.182 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.601    19.783    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y4           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.384    20.167 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=6, routed)           1.503    21.670    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[3]
    SLICE_X12Y6          LUT3 (Prop_lut3_I2_O)        0.105    21.775 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_0_INST_0_i_4/O
                         net (fo=7, routed)           1.278    23.053    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_reg_1
    SLICE_X2Y1           LUT6 (Prop_lut6_I5_O)        0.105    23.158 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_3/O
                         net (fo=4, routed)           0.828    23.986    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl0
    SLICE_X3Y2           LUT6 (Prop_lut6_I2_O)        0.105    24.091 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_1/O
                         net (fo=10, routed)          0.529    24.620    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_9
    SLICE_X1Y2           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.319     1.319    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.396 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.484     2.880    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X1Y2           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.838ns  (logic 0.699ns (14.449%)  route 4.139ns (85.551%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.880ns
    Source Clock Delay      (SCD):    3.116ns = ( 19.783 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434    18.101    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.182 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.601    19.783    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y4           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.384    20.167 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=6, routed)           1.503    21.670    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[3]
    SLICE_X12Y6          LUT3 (Prop_lut3_I2_O)        0.105    21.775 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_0_INST_0_i_4/O
                         net (fo=7, routed)           1.278    23.053    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_reg_1
    SLICE_X2Y1           LUT6 (Prop_lut6_I5_O)        0.105    23.158 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_3/O
                         net (fo=4, routed)           0.828    23.986    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl0
    SLICE_X3Y2           LUT6 (Prop_lut6_I2_O)        0.105    24.091 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_1/O
                         net (fo=10, routed)          0.529    24.620    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_9
    SLICE_X1Y2           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.319     1.319    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.396 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.484     2.880    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X1Y2           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.838ns  (logic 0.699ns (14.449%)  route 4.139ns (85.551%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.880ns
    Source Clock Delay      (SCD):    3.116ns = ( 19.783 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434    18.101    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.182 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.601    19.783    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y4           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.384    20.167 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=6, routed)           1.503    21.670    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[3]
    SLICE_X12Y6          LUT3 (Prop_lut3_I2_O)        0.105    21.775 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_0_INST_0_i_4/O
                         net (fo=7, routed)           1.278    23.053    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_reg_1
    SLICE_X2Y1           LUT6 (Prop_lut6_I5_O)        0.105    23.158 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_3/O
                         net (fo=4, routed)           0.828    23.986    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl0
    SLICE_X3Y2           LUT6 (Prop_lut6_I2_O)        0.105    24.091 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_1/O
                         net (fo=10, routed)          0.529    24.620    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_9
    SLICE_X1Y2           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.319     1.319    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.396 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.484     2.880    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X1Y2           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.838ns  (logic 0.699ns (14.449%)  route 4.139ns (85.551%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.880ns
    Source Clock Delay      (SCD):    3.116ns = ( 19.783 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434    18.101    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.182 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.601    19.783    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y4           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.384    20.167 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=6, routed)           1.503    21.670    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[3]
    SLICE_X12Y6          LUT3 (Prop_lut3_I2_O)        0.105    21.775 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_0_INST_0_i_4/O
                         net (fo=7, routed)           1.278    23.053    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_reg_1
    SLICE_X2Y1           LUT6 (Prop_lut6_I5_O)        0.105    23.158 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_3/O
                         net (fo=4, routed)           0.828    23.986    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl0
    SLICE_X3Y2           LUT6 (Prop_lut6_I2_O)        0.105    24.091 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_1/O
                         net (fo=10, routed)          0.529    24.620    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_9
    SLICE_X1Y2           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.319     1.319    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.396 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.484     2.880    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X1Y2           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.695ns  (logic 0.699ns (14.888%)  route 3.996ns (85.112%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.880ns
    Source Clock Delay      (SCD):    3.116ns = ( 19.783 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434    18.101    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.182 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.601    19.783    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y4           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.384    20.167 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=6, routed)           1.503    21.670    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[3]
    SLICE_X12Y6          LUT3 (Prop_lut3_I2_O)        0.105    21.775 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_0_INST_0_i_4/O
                         net (fo=7, routed)           1.278    23.053    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_reg_1
    SLICE_X2Y1           LUT6 (Prop_lut6_I5_O)        0.105    23.158 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_3/O
                         net (fo=4, routed)           0.828    23.986    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl0
    SLICE_X3Y2           LUT6 (Prop_lut6_I2_O)        0.105    24.091 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_1/O
                         net (fo=10, routed)          0.386    24.478    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_9
    SLICE_X0Y2           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.319     1.319    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.396 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.484     2.880    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X0Y2           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[6]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.695ns  (logic 0.699ns (14.888%)  route 3.996ns (85.112%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.880ns
    Source Clock Delay      (SCD):    3.116ns = ( 19.783 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434    18.101    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.182 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.601    19.783    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y4           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.384    20.167 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=6, routed)           1.503    21.670    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[3]
    SLICE_X12Y6          LUT3 (Prop_lut3_I2_O)        0.105    21.775 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_0_INST_0_i_4/O
                         net (fo=7, routed)           1.278    23.053    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_reg_1
    SLICE_X2Y1           LUT6 (Prop_lut6_I5_O)        0.105    23.158 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_3/O
                         net (fo=4, routed)           0.828    23.986    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl0
    SLICE_X3Y2           LUT6 (Prop_lut6_I2_O)        0.105    24.091 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_1/O
                         net (fo=10, routed)          0.386    24.478    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_9
    SLICE_X0Y2           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.319     1.319    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.396 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.484     2.880    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X0Y2           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.219%)  route 0.208ns (52.781%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.460ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.802ns
    Source Clock Delay      (SCD):    1.341ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646     0.646    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.672 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.669     1.341    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X3Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDRE (Prop_fdre_C_Q)         0.141     1.482 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.208     1.690    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X2Y1           LUT6 (Prop_lut6_I2_O)        0.045     1.735 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_i_1/O
                         net (fo=1, routed)           0.000     1.735    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_33
    SLICE_X2Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.827     0.827    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.856 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.946     1.802    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X2Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/D
                            (rising edge-triggered cell FDPE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.432ns  (logic 0.191ns (44.253%)  route 0.241ns (55.747%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.460ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.801ns
    Source Clock Delay      (SCD):    1.340ns = ( 18.007 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646    17.313    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.339 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.668    18.007    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X5Y2           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDCE (Prop_fdce_C_Q)         0.146    18.153 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.241    18.393    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X2Y4           LUT5 (Prop_lut5_I2_O)        0.045    18.438 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_1/O
                         net (fo=1, routed)           0.000    18.438    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n0
    SLICE_X2Y4           FDPE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.827     0.827    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.856 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.945     1.801    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X2Y4           FDPE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE
                            (removal check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.860ns  (logic 0.071ns (3.817%)  route 1.789ns (96.183%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        1.801ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.801ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646    17.313    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.339 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.817    18.156    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X2Y4           LUT6 (Prop_lut6_I0_O)        0.045    18.201 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_2/O
                         net (fo=1, routed)           0.326    18.527    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Functional_Reset
    SLICE_X2Y4           FDPE                                         f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.827     0.827    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.856 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.945     1.801    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X2Y4           FDPE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.542ns  (logic 0.191ns (35.225%)  route 0.351ns (64.775%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.460ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.801ns
    Source Clock Delay      (SCD):    1.340ns = ( 18.007 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646    17.313    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.339 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.668    18.007    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X3Y5           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDCE (Prop_fdce_C_Q)         0.146    18.153 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.231    18.384    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X3Y2           LUT6 (Prop_lut6_I1_O)        0.045    18.429 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_1/O
                         net (fo=10, routed)          0.120    18.549    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_9
    SLICE_X3Y3           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.827     0.827    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.856 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.945     1.801    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X3Y3           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.561ns  (logic 0.191ns (34.050%)  route 0.370ns (65.950%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.460ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.801ns
    Source Clock Delay      (SCD):    1.340ns = ( 18.007 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646    17.313    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.339 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.668    18.007    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X5Y2           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDCE (Prop_fdce_C_Q)         0.146    18.153 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.117    18.270    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector[1]
    SLICE_X4Y2           LUT6 (Prop_lut6_I2_O)        0.045    18.315 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[3]_i_1/O
                         net (fo=4, routed)           0.253    18.568    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0
    SLICE_X4Y1           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.827     0.827    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.856 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.945     1.801    design_1_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X4Y1           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.561ns  (logic 0.191ns (34.050%)  route 0.370ns (65.950%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.460ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.801ns
    Source Clock Delay      (SCD):    1.340ns = ( 18.007 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646    17.313    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.339 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.668    18.007    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X5Y2           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDCE (Prop_fdce_C_Q)         0.146    18.153 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.117    18.270    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector[1]
    SLICE_X4Y2           LUT6 (Prop_lut6_I2_O)        0.045    18.315 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[3]_i_1/O
                         net (fo=4, routed)           0.253    18.568    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0
    SLICE_X4Y1           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.827     0.827    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.856 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.945     1.801    design_1_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X4Y1           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.561ns  (logic 0.191ns (34.050%)  route 0.370ns (65.950%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.460ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.801ns
    Source Clock Delay      (SCD):    1.340ns = ( 18.007 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646    17.313    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.339 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.668    18.007    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X5Y2           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDCE (Prop_fdce_C_Q)         0.146    18.153 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.117    18.270    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector[1]
    SLICE_X4Y2           LUT6 (Prop_lut6_I2_O)        0.045    18.315 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[3]_i_1/O
                         net (fo=4, routed)           0.253    18.568    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0
    SLICE_X4Y1           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.827     0.827    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.856 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.945     1.801    design_1_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X4Y1           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.561ns  (logic 0.191ns (34.050%)  route 0.370ns (65.950%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.460ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.801ns
    Source Clock Delay      (SCD):    1.340ns = ( 18.007 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646    17.313    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.339 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.668    18.007    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X5Y2           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDCE (Prop_fdce_C_Q)         0.146    18.153 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.117    18.270    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector[1]
    SLICE_X4Y2           LUT6 (Prop_lut6_I2_O)        0.045    18.315 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[3]_i_1/O
                         net (fo=4, routed)           0.253    18.568    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0
    SLICE_X4Y1           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.827     0.827    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.856 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.945     1.801    design_1_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X4Y1           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.565ns  (logic 0.191ns (33.832%)  route 0.374ns (66.168%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.459ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.800ns
    Source Clock Delay      (SCD):    1.340ns = ( 18.007 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646    17.313    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.339 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.668    18.007    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X5Y2           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDCE (Prop_fdce_C_Q)         0.146    18.153 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.218    18.371    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X3Y3           LUT6 (Prop_lut6_I3_O)        0.045    18.416 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.156    18.571    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X7Y3           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.827     0.827    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.856 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.944     1.800    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X7Y3           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.565ns  (logic 0.191ns (33.832%)  route 0.374ns (66.168%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.459ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.800ns
    Source Clock Delay      (SCD):    1.340ns = ( 18.007 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646    17.313    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.339 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.668    18.007    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X5Y2           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDCE (Prop_fdce_C_Q)         0.146    18.153 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.218    18.371    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X3Y3           LUT6 (Prop_lut6_I3_O)        0.045    18.416 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.156    18.571    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X7Y3           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.827     0.827    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.856 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.944     1.800    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X7Y3           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.009ns  (logic 0.119ns (2.968%)  route 3.890ns (97.032%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           3.410     3.410    design_1_i/mdm_1/U0/MDM_Core_I1/SEL
    SLICE_X4Y3           LUT5 (Prop_lut5_I0_O)        0.119     3.529 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1[3]_i_1/O
                         net (fo=4, routed)           0.480     4.009    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL
    SLICE_X4Y2           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221     1.221    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.298 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.483     2.781    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X4Y2           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.009ns  (logic 0.119ns (2.968%)  route 3.890ns (97.032%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           3.410     3.410    design_1_i/mdm_1/U0/MDM_Core_I1/SEL
    SLICE_X4Y3           LUT5 (Prop_lut5_I0_O)        0.119     3.529 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1[3]_i_1/O
                         net (fo=4, routed)           0.480     4.009    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL
    SLICE_X4Y2           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221     1.221    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.298 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.483     2.781    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X4Y2           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.009ns  (logic 0.119ns (2.968%)  route 3.890ns (97.032%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           3.410     3.410    design_1_i/mdm_1/U0/MDM_Core_I1/SEL
    SLICE_X4Y3           LUT5 (Prop_lut5_I0_O)        0.119     3.529 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1[3]_i_1/O
                         net (fo=4, routed)           0.480     4.009    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL
    SLICE_X4Y2           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221     1.221    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.298 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.483     2.781    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X4Y2           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.009ns  (logic 0.119ns (2.968%)  route 3.890ns (97.032%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           3.410     3.410    design_1_i/mdm_1/U0/MDM_Core_I1/SEL
    SLICE_X4Y3           LUT5 (Prop_lut5_I0_O)        0.119     3.529 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1[3]_i_1/O
                         net (fo=4, routed)           0.480     4.009    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL
    SLICE_X4Y2           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221     1.221    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.298 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.483     2.781    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X4Y2           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.890ns  (logic 0.105ns (2.699%)  route 3.785ns (97.301%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           3.410     3.410    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X4Y3           LUT5 (Prop_lut5_I0_O)        0.105     3.515 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.376     3.890    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X5Y4           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221    17.888    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    17.965 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.483    19.448    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y4           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.890ns  (logic 0.105ns (2.699%)  route 3.785ns (97.301%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           3.410     3.410    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X4Y3           LUT5 (Prop_lut5_I0_O)        0.105     3.515 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.376     3.890    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X5Y4           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221    17.888    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    17.965 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.483    19.448    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y4           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.890ns  (logic 0.105ns (2.699%)  route 3.785ns (97.301%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           3.410     3.410    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X4Y3           LUT5 (Prop_lut5_I0_O)        0.105     3.515 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.376     3.890    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X5Y4           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221    17.888    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    17.965 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.483    19.448    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y4           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.890ns  (logic 0.105ns (2.699%)  route 3.785ns (97.301%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           3.410     3.410    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X4Y3           LUT5 (Prop_lut5_I0_O)        0.105     3.515 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.376     3.890    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X5Y4           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221    17.888    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    17.965 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.483    19.448    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y4           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.890ns  (logic 0.105ns (2.699%)  route 3.785ns (97.301%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           3.410     3.410    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X4Y3           LUT5 (Prop_lut5_I0_O)        0.105     3.515 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.376     3.890    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X5Y4           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221    17.888    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    17.965 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.483    19.448    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y4           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.890ns  (logic 0.105ns (2.699%)  route 3.785ns (97.301%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           3.410     3.410    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X4Y3           LUT5 (Prop_lut5_I0_O)        0.105     3.515 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.376     3.890    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X5Y4           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221    17.888    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    17.965 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.483    19.448    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y4           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/CLR
                            (removal check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.880ns  (logic 0.048ns (2.553%)  route 1.832ns (97.447%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.514     1.514    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X6Y4           LUT1 (Prop_lut1_I0_O)        0.048     1.562 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.319     1.880    design_1_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X5Y2           FDCE                                         f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760    17.427    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.456 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.945    18.400    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X5Y2           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/CLR
                            (removal check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.880ns  (logic 0.048ns (2.553%)  route 1.832ns (97.447%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.514     1.514    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X6Y4           LUT1 (Prop_lut1_I0_O)        0.048     1.562 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.319     1.880    design_1_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X5Y2           FDCE                                         f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760    17.427    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.456 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.945    18.400    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X5Y2           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/CLR
                            (removal check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.880ns  (logic 0.048ns (2.553%)  route 1.832ns (97.447%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.514     1.514    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X6Y4           LUT1 (Prop_lut1_I0_O)        0.048     1.562 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.319     1.880    design_1_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X5Y2           FDCE                                         f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760    17.427    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.456 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.945    18.400    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X5Y2           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/CLR
                            (removal check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.880ns  (logic 0.048ns (2.553%)  route 1.832ns (97.447%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.514     1.514    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X6Y4           LUT1 (Prop_lut1_I0_O)        0.048     1.562 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.319     1.880    design_1_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X5Y2           FDCE                                         f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760    17.427    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.456 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.945    18.400    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X5Y2           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CLR
                            (removal check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.884ns  (logic 0.048ns (2.548%)  route 1.836ns (97.452%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.514     1.514    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X6Y4           LUT1 (Prop_lut1_I0_O)        0.048     1.562 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.322     1.884    design_1_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X4Y2           FDCE                                         f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.945     1.734    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X4Y2           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CLR
                            (removal check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.884ns  (logic 0.048ns (2.548%)  route 1.836ns (97.452%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.514     1.514    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X6Y4           LUT1 (Prop_lut1_I0_O)        0.048     1.562 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.322     1.884    design_1_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X4Y2           FDCE                                         f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.945     1.734    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X4Y2           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/CLR
                            (removal check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.884ns  (logic 0.048ns (2.548%)  route 1.836ns (97.452%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.514     1.514    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X6Y4           LUT1 (Prop_lut1_I0_O)        0.048     1.562 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.322     1.884    design_1_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X4Y2           FDCE                                         f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.945     1.734    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X4Y2           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/CLR
                            (removal check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.884ns  (logic 0.048ns (2.548%)  route 1.836ns (97.452%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.514     1.514    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X6Y4           LUT1 (Prop_lut1_I0_O)        0.048     1.562 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.322     1.884    design_1_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X4Y2           FDCE                                         f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.945     1.734    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X4Y2           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.889ns  (logic 0.045ns (2.382%)  route 1.844ns (97.618%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.670     1.670    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X4Y2           LUT6 (Prop_lut6_I4_O)        0.045     1.715 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.174     1.889    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X5Y3           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.944     1.733    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y3           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.889ns  (logic 0.045ns (2.382%)  route 1.844ns (97.618%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.670     1.670    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X4Y2           LUT6 (Prop_lut6_I4_O)        0.045     1.715 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.174     1.889    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X5Y3           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.944     1.733    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y3           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_1_0
  To Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CLR
                            (recovery check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.242ns  (logic 0.433ns (34.871%)  route 0.809ns (65.129%))
  Logic Levels:           0  
  Clock Path Skew:        3.737ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.780ns
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.888     0.888 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.953    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.972    -4.019 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.570    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.489 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       1.533    -0.956    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X12Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y1          FDRE (Prop_fdre_C_Q)         0.433    -0.523 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.809     0.285    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_rst
    SLICE_X5Y8           FDCE                                         f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221     1.221    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.298 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.482     2.780    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X5Y8           FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CLR
                            (recovery check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.242ns  (logic 0.433ns (34.871%)  route 0.809ns (65.129%))
  Logic Levels:           0  
  Clock Path Skew:        3.737ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.780ns
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.888     0.888 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.953    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.972    -4.019 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.570    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.489 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       1.533    -0.956    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X12Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y1          FDRE (Prop_fdre_C_Q)         0.433    -0.523 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.809     0.285    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_rst
    SLICE_X5Y8           FDCE                                         f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221     1.221    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.298 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.482     2.780    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X5Y8           FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
                            (recovery check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.230ns  (logic 0.379ns (30.815%)  route 0.851ns (69.185%))
  Logic Levels:           0  
  Clock Path Skew:        3.737ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.781ns
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.888     0.888 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.953    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.972    -4.019 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.570    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.489 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       1.534    -0.955    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X11Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y0          FDRE (Prop_fdre_C_Q)         0.379    -0.576 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/Q
                         net (fo=7, routed)           0.851     0.274    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_rst
    SLICE_X5Y1           FDCE                                         f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221     1.221    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.298 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.483     2.781    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X5Y1           FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
                            (recovery check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.127ns  (logic 0.433ns (38.437%)  route 0.694ns (61.563%))
  Logic Levels:           0  
  Clock Path Skew:        3.738ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.781ns
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.888     0.888 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.953    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.972    -4.019 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.570    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.489 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       1.533    -0.956    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X8Y0           FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y0           FDRE (Prop_fdre_C_Q)         0.433    -0.523 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg/Q
                         net (fo=5, routed)           0.694     0.170    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_rst
    SLICE_X4Y3           FDCE                                         f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221     1.221    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.298 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.483     2.781    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X4Y3           FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
                            (recovery check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.088ns  (logic 0.379ns (34.848%)  route 0.709ns (65.152%))
  Logic Levels:           0  
  Clock Path Skew:        3.738ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.781ns
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.888     0.888 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.953    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.972    -4.019 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.570    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.489 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       1.533    -0.956    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X13Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y1          FDRE (Prop_fdre_C_Q)         0.379    -0.577 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/Q
                         net (fo=6, routed)           0.709     0.131    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.start_single_step_rst
    SLICE_X6Y2           FDCE                                         f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221     1.221    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.298 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.483     2.781    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X6Y2           FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
                            (recovery check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.034ns  (logic 0.433ns (41.875%)  route 0.601ns (58.125%))
  Logic Levels:           0  
  Clock Path Skew:        3.739ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.782ns
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.888     0.888 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.953    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.972    -4.019 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.570    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.489 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       1.533    -0.956    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X8Y0           FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y0           FDRE (Prop_fdre_C_Q)         0.433    -0.523 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg/Q
                         net (fo=3, routed)           0.601     0.078    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_rst
    SLICE_X2Y0           FDCE                                         f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221     1.221    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.298 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.484     2.782    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X2Y0           FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
                            (removal check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.867ns  (logic 0.347ns (40.021%)  route 0.520ns (59.979%))
  Logic Levels:           0  
  Clock Path Skew:        4.497ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.117ns
    Source Clock Delay      (SCD):    -1.380ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.853    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.107    -4.254 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    -2.872    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.795 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       1.415    -1.380    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X8Y0           FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y0           FDRE (Prop_fdre_C_Q)         0.347    -1.033 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg/Q
                         net (fo=3, routed)           0.520    -0.513    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_rst
    SLICE_X2Y0           FDCE                                         f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434     1.434    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.515 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.602     3.117    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X2Y0           FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
                            (removal check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.922ns  (logic 0.304ns (32.987%)  route 0.618ns (67.013%))
  Logic Levels:           0  
  Clock Path Skew:        4.496ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.116ns
    Source Clock Delay      (SCD):    -1.380ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.853    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.107    -4.254 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    -2.872    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.795 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       1.415    -1.380    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X13Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y1          FDRE (Prop_fdre_C_Q)         0.304    -1.076 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/Q
                         net (fo=6, routed)           0.618    -0.459    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.start_single_step_rst
    SLICE_X6Y2           FDCE                                         f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434     1.434    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.515 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.601     3.116    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X6Y2           FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
                            (removal check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.951ns  (logic 0.347ns (36.507%)  route 0.604ns (63.493%))
  Logic Levels:           0  
  Clock Path Skew:        4.496ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.116ns
    Source Clock Delay      (SCD):    -1.380ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.853    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.107    -4.254 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    -2.872    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.795 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       1.415    -1.380    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X8Y0           FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y0           FDRE (Prop_fdre_C_Q)         0.347    -1.033 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg/Q
                         net (fo=5, routed)           0.604    -0.430    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_rst
    SLICE_X4Y3           FDCE                                         f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434     1.434    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.515 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.601     3.116    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X4Y3           FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
                            (removal check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.033ns  (logic 0.304ns (29.431%)  route 0.729ns (70.569%))
  Logic Levels:           0  
  Clock Path Skew:        4.495ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.116ns
    Source Clock Delay      (SCD):    -1.379ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.853    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.107    -4.254 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    -2.872    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.795 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       1.416    -1.379    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X11Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y0          FDRE (Prop_fdre_C_Q)         0.304    -1.075 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/Q
                         net (fo=7, routed)           0.729    -0.346    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_rst
    SLICE_X5Y1           FDCE                                         f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434     1.434    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.515 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.601     3.116    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X5Y1           FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CLR
                            (removal check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.038ns  (logic 0.347ns (33.439%)  route 0.691ns (66.561%))
  Logic Levels:           0  
  Clock Path Skew:        4.494ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.114ns
    Source Clock Delay      (SCD):    -1.380ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.853    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.107    -4.254 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    -2.872    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.795 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       1.415    -1.380    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X12Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y1          FDRE (Prop_fdre_C_Q)         0.347    -1.033 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.691    -0.343    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_rst
    SLICE_X5Y8           FDCE                                         f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434     1.434    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.515 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.599     3.114    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X5Y8           FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CLR
                            (removal check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.038ns  (logic 0.347ns (33.439%)  route 0.691ns (66.561%))
  Logic Levels:           0  
  Clock Path Skew:        4.494ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.114ns
    Source Clock Delay      (SCD):    -1.380ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.853    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.107    -4.254 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    -2.872    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.795 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       1.415    -1.380    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X12Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y1          FDRE (Prop_fdre_C_Q)         0.347    -1.033 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.691    -0.343    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_rst
    SLICE_X5Y8           FDCE                                         f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434     1.434    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.515 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.599     3.114    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X5Y8           FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Max Delay            44 Endpoints
Min Delay            44 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.918ns  (logic 0.758ns (19.346%)  route 3.160ns (80.654%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.452ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.782ns
    Source Clock Delay      (SCD):    3.234ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551     1.551    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.632 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.602     3.234    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X2Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.433     3.667 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.868     4.534    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X4Y1           LUT3 (Prop_lut3_I0_O)        0.105     4.639 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.551     5.191    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X4Y1           LUT4 (Prop_lut4_I2_O)        0.105     5.296 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.659     5.955    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X5Y2           LUT5 (Prop_lut5_I4_O)        0.115     6.070 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.082     7.152    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X2Y0           FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221     1.221    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.298 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.484     2.782    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X2Y0           FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.781ns  (logic 0.758ns (20.047%)  route 3.023ns (79.953%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.781ns
    Source Clock Delay      (SCD):    3.234ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551     1.551    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.632 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.602     3.234    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X2Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.433     3.667 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.868     4.534    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X4Y1           LUT3 (Prop_lut3_I0_O)        0.105     4.639 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.551     5.191    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X4Y1           LUT4 (Prop_lut4_I2_O)        0.105     5.296 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.659     5.955    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X5Y2           LUT5 (Prop_lut5_I4_O)        0.115     6.070 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.945     7.015    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X5Y1           FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221     1.221    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.298 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.483     2.781    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X5Y1           FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.563ns  (logic 0.758ns (21.275%)  route 2.805ns (78.725%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.521ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns
    Source Clock Delay      (SCD):    3.234ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551     1.551    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.632 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.602     3.234    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X2Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.433     3.667 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.868     4.534    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X4Y1           LUT3 (Prop_lut3_I0_O)        0.105     4.639 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.551     5.191    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X4Y1           LUT4 (Prop_lut4_I2_O)        0.105     5.296 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.659     5.955    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X5Y2           LUT5 (Prop_lut5_I4_O)        0.115     6.070 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.727     6.797    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X9Y5           FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221     1.221    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.298 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.415     2.713    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X9Y5           FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.563ns  (logic 0.758ns (21.275%)  route 2.805ns (78.725%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.521ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns
    Source Clock Delay      (SCD):    3.234ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551     1.551    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.632 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.602     3.234    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X2Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.433     3.667 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.868     4.534    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X4Y1           LUT3 (Prop_lut3_I0_O)        0.105     4.639 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.551     5.191    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X4Y1           LUT4 (Prop_lut4_I2_O)        0.105     5.296 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.659     5.955    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X5Y2           LUT5 (Prop_lut5_I4_O)        0.115     6.070 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.727     6.797    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X9Y5           FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221     1.221    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.298 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.415     2.713    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X9Y5           FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.563ns  (logic 0.758ns (21.275%)  route 2.805ns (78.725%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.521ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns
    Source Clock Delay      (SCD):    3.234ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551     1.551    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.632 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.602     3.234    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X2Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.433     3.667 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.868     4.534    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X4Y1           LUT3 (Prop_lut3_I0_O)        0.105     4.639 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.551     5.191    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X4Y1           LUT4 (Prop_lut4_I2_O)        0.105     5.296 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.659     5.955    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X5Y2           LUT5 (Prop_lut5_I4_O)        0.115     6.070 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.727     6.797    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X9Y5           FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221     1.221    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.298 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.415     2.713    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X9Y5           FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.563ns  (logic 0.758ns (21.275%)  route 2.805ns (78.725%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.521ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns
    Source Clock Delay      (SCD):    3.234ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551     1.551    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.632 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.602     3.234    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X2Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.433     3.667 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.868     4.534    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X4Y1           LUT3 (Prop_lut3_I0_O)        0.105     4.639 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.551     5.191    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X4Y1           LUT4 (Prop_lut4_I2_O)        0.105     5.296 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.659     5.955    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X5Y2           LUT5 (Prop_lut5_I4_O)        0.115     6.070 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.727     6.797    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X9Y5           FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221     1.221    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.298 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.415     2.713    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X9Y5           FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.548ns  (logic 0.758ns (21.367%)  route 2.790ns (78.633%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.781ns
    Source Clock Delay      (SCD):    3.234ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551     1.551    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.632 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.602     3.234    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X2Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.433     3.667 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.868     4.534    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X4Y1           LUT3 (Prop_lut3_I0_O)        0.105     4.639 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.551     5.191    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X4Y1           LUT4 (Prop_lut4_I2_O)        0.105     5.296 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.659     5.955    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X5Y2           LUT5 (Prop_lut5_I4_O)        0.115     6.070 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.711     6.781    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X6Y2           FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221     1.221    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.298 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.483     2.781    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X6Y2           FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.512ns  (logic 0.748ns (21.298%)  route 2.764ns (78.702%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.780ns
    Source Clock Delay      (SCD):    3.234ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551     1.551    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.632 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.602     3.234    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X2Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.433     3.667 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.868     4.534    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X4Y1           LUT3 (Prop_lut3_I0_O)        0.105     4.639 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.551     5.191    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X4Y1           LUT4 (Prop_lut4_I2_O)        0.105     5.296 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.659     5.955    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X5Y2           LUT5 (Prop_lut5_I4_O)        0.105     6.060 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.686     6.746    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X5Y8           FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221     1.221    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.298 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.482     2.780    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X5Y8           FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.512ns  (logic 0.748ns (21.298%)  route 2.764ns (78.702%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.780ns
    Source Clock Delay      (SCD):    3.234ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551     1.551    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.632 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.602     3.234    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X2Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.433     3.667 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.868     4.534    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X4Y1           LUT3 (Prop_lut3_I0_O)        0.105     4.639 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.551     5.191    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X4Y1           LUT4 (Prop_lut4_I2_O)        0.105     5.296 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.659     5.955    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X5Y2           LUT5 (Prop_lut5_I4_O)        0.105     6.060 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.686     6.746    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X5Y8           FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221     1.221    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.298 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.482     2.780    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X5Y8           FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.108ns  (logic 0.758ns (24.392%)  route 2.350ns (75.608%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.781ns
    Source Clock Delay      (SCD):    3.234ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551     1.551    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.632 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.602     3.234    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X2Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.433     3.667 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.868     4.534    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X4Y1           LUT3 (Prop_lut3_I0_O)        0.105     4.639 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.551     5.191    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X4Y1           LUT4 (Prop_lut4_I2_O)        0.105     5.296 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.659     5.955    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X5Y2           LUT5 (Prop_lut5_I4_O)        0.115     6.070 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.271     6.342    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X4Y3           FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221     1.221    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.298 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.483     2.781    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X4Y3           FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.389%)  route 0.100ns (41.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    1.396ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.667     1.396    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X7Y3           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDRE (Prop_fdre_C_Q)         0.141     1.537 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/Q
                         net (fo=3, routed)           0.100     1.638    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[2]
    SLICE_X5Y3           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.944     1.733    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y3           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.236%)  route 0.119ns (45.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.734ns
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.668     1.397    design_1_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X4Y1           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1           FDCE (Prop_fdce_C_Q)         0.141     1.538 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/Q
                         net (fo=1, routed)           0.119     1.657    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[0]
    SLICE_X4Y2           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.945     1.734    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X4Y2           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.814%)  route 0.121ns (46.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    1.396ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.667     1.396    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X7Y3           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDRE (Prop_fdre_C_Q)         0.141     1.537 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/Q
                         net (fo=4, routed)           0.121     1.658    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[1]
    SLICE_X5Y3           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.944     1.733    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y3           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.038%)  route 0.125ns (46.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.734ns
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.668     1.397    design_1_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X4Y1           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1           FDCE (Prop_fdce_C_Q)         0.141     1.538 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/Q
                         net (fo=2, routed)           0.125     1.663    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[2]
    SLICE_X4Y2           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.945     1.734    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X4Y2           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.289ns  (logic 0.128ns (44.283%)  route 0.161ns (55.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    1.396ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.667     1.396    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X7Y3           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDRE (Prop_fdre_C_Q)         0.128     1.524 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/Q
                         net (fo=2, routed)           0.161     1.685    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[7]
    SLICE_X5Y3           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.944     1.733    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y3           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.208%)  route 0.164ns (53.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    1.396ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.667     1.396    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X7Y3           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDRE (Prop_fdre_C_Q)         0.141     1.537 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/Q
                         net (fo=3, routed)           0.164     1.701    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[3]
    SLICE_X5Y3           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.944     1.733    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y3           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.801%)  route 0.167ns (54.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    1.396ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.667     1.396    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X7Y3           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDRE (Prop_fdre_C_Q)         0.141     1.537 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/Q
                         net (fo=5, routed)           0.167     1.704    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in_1
    SLICE_X5Y3           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.944     1.733    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y3           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.323ns  (logic 0.148ns (45.784%)  route 0.175ns (54.216%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.734ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.669     1.398    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X2Y1           FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.148     1.546 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[23]/Q
                         net (fo=3, routed)           0.175     1.721    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[23]
    SLICE_X6Y2           FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.945     1.734    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X6Y2           FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.701%)  route 0.183ns (55.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.735ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.669     1.398    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X2Y1           FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.148     1.546 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[28]/Q
                         net (fo=3, routed)           0.183     1.729    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[28]
    SLICE_X2Y0           FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.946     1.735    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X2Y0           FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.349ns  (logic 0.148ns (42.349%)  route 0.201ns (57.651%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.734ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.669     1.398    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X2Y1           FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.148     1.546 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[24]/Q
                         net (fo=3, routed)           0.201     1.748    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[24]
    SLICE_X5Y1           FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.945     1.734    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X5Y1           FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_1_0
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gpoutA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.486ns  (logic 3.137ns (36.968%)  route 5.349ns (63.032%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.888     0.888 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.953    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.972    -4.019 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.570    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.489 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       1.530    -0.959    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X8Y10          FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDRE (Prop_fdre_C_Q)         0.433    -0.526 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           5.349     4.822    lopt_3
    M22                  OBUF (Prop_obuf_I_O)         2.704     7.526 r  gpoutA_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.526    gpoutA[3]
    M22                                                               r  gpoutA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gpoutA[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.043ns  (logic 3.068ns (38.142%)  route 4.975ns (61.858%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.888     0.888 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.953    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.972    -4.019 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.570    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.489 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       1.533    -0.956    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X16Y5          FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y5          FDRE (Prop_fdre_C_Q)         0.379    -0.577 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           4.975     4.398    lopt_4
    M13                  OBUF (Prop_obuf_I_O)         2.689     7.087 r  gpoutA_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.087    gpoutA[4]
    M13                                                               r  gpoutA[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gpoutA[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.065ns  (logic 3.136ns (44.382%)  route 3.929ns (55.618%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.888     0.888 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.953    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.972    -4.019 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.570    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.489 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       1.532    -0.957    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X19Y7          FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y7          FDRE (Prop_fdre_C_Q)         0.379    -0.578 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           3.929     3.351    lopt_6
    AB21                 OBUF (Prop_obuf_I_O)         2.757     6.108 r  gpoutA_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.108    gpoutA[6]
    AB21                                                              r  gpoutA[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gpoutA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.019ns  (logic 3.203ns (53.215%)  route 2.816ns (46.785%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.888     0.888 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.953    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.972    -4.019 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.570    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.489 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       1.530    -0.959    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X8Y10          FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDRE (Prop_fdre_C_Q)         0.398    -0.561 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           2.816     2.254    lopt_2
    P16                  OBUF (Prop_obuf_I_O)         2.805     5.059 r  gpoutA_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.059    gpoutA[2]
    P16                                                               r  gpoutA[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gpoutA[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.953ns  (logic 3.118ns (52.377%)  route 2.835ns (47.623%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.888     0.888 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.953    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.972    -4.019 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.570    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.489 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       1.530    -0.959    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X8Y10          FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDRE (Prop_fdre_C_Q)         0.433    -0.526 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           2.835     2.308    lopt_5
    P17                  OBUF (Prop_obuf_I_O)         2.685     4.993 r  gpoutA_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.993    gpoutA[5]
    P17                                                               r  gpoutA[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gpoutA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.868ns  (logic 3.205ns (54.615%)  route 2.663ns (45.385%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.888     0.888 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.953    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.972    -4.019 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.570    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.489 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       1.530    -0.959    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X8Y10          FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDRE (Prop_fdre_C_Q)         0.398    -0.561 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           2.663     2.102    lopt_1
    R14                  OBUF (Prop_obuf_I_O)         2.807     4.908 r  gpoutA_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.908    gpoutA[1]
    R14                                                               r  gpoutA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uartTx0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.607ns  (logic 3.031ns (54.056%)  route 2.576ns (45.944%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.888     0.888 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.953    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.972    -4.019 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.570    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.489 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       1.600    -0.889    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X1Y8           FDSE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDSE (Prop_fdse_C_Q)         0.379    -0.510 r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           2.576     2.066    uartTx0_OBUF
    N15                  OBUF (Prop_obuf_I_O)         2.652     4.718 r  uartTx0_OBUF_inst/O
                         net (fo=0)                   0.000     4.718    uartTx0
    N15                                                               r  uartTx0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gpoutA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.491ns  (logic 3.111ns (56.662%)  route 2.380ns (43.338%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.888     0.888 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.953    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.972    -4.019 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.570    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.489 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       1.534    -0.955    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y4          FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y4          FDRE (Prop_fdre_C_Q)         0.379    -0.576 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           2.380     1.803    lopt
    Y14                  OBUF (Prop_obuf_I_O)         2.732     4.535 r  gpoutA_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.535    gpoutA[0]
    Y14                                                               r  gpoutA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uartTx1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.387ns  (logic 3.110ns (57.741%)  route 2.277ns (42.259%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.888     0.888 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.953    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.972    -4.019 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.570    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.489 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       1.600    -0.889    design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X4Y7           FDSE                                         r  design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDSE (Prop_fdse_C_Q)         0.379    -0.510 r  design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           2.277     1.766    uartTx1_OBUF
    Y13                  OBUF (Prop_obuf_I_O)         2.731     4.498 r  uartTx1_OBUF_inst/O
                         net (fo=0)                   0.000     4.498    uartTx1
    Y13                                                               r  uartTx1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gpoutA[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.361ns  (logic 3.094ns (57.711%)  route 2.267ns (42.289%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.888     0.888 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.953    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.972    -4.019 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.570    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.489 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       1.533    -0.956    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X16Y5          FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y5          FDRE (Prop_fdre_C_Q)         0.379    -0.577 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           2.267     1.690    lopt_7
    V15                  OBUF (Prop_obuf_I_O)         2.715     4.405 r  gpoutA_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.405    gpoutA[7]
    V15                                                               r  gpoutA[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gpoutA[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.182ns  (logic 1.373ns (62.916%)  route 0.809ns (37.084%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.846    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.537 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.038    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.012 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       0.638    -0.374    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X16Y5          FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.233 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.809     0.576    lopt_7
    V15                  OBUF (Prop_obuf_I_O)         1.232     1.808 r  gpoutA_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.808    gpoutA[7]
    V15                                                               r  gpoutA[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uartTx1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.185ns  (logic 1.389ns (63.586%)  route 0.796ns (36.414%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.846    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.537 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.038    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.012 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       0.666    -0.346    design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X4Y7           FDSE                                         r  design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDSE (Prop_fdse_C_Q)         0.141    -0.205 r  design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           0.796     0.591    uartTx1_OBUF
    Y13                  OBUF (Prop_obuf_I_O)         1.248     1.839 r  uartTx1_OBUF_inst/O
                         net (fo=0)                   0.000     1.839    uartTx1
    Y13                                                               r  uartTx1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gpoutA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.241ns  (logic 1.390ns (62.006%)  route 0.852ns (37.994%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.846    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.537 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.038    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.012 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       0.639    -0.373    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y4          FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.232 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           0.852     0.620    lopt
    Y14                  OBUF (Prop_obuf_I_O)         1.249     1.869 r  gpoutA_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.869    gpoutA[0]
    Y14                                                               r  gpoutA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uartTx0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.240ns  (logic 1.310ns (58.487%)  route 0.930ns (41.513%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.846    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.537 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.038    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.012 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       0.667    -0.345    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X1Y8           FDSE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDSE (Prop_fdse_C_Q)         0.141    -0.204 r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           0.930     0.726    uartTx0_OBUF
    N15                  OBUF (Prop_obuf_I_O)         1.169     1.896 r  uartTx0_OBUF_inst/O
                         net (fo=0)                   0.000     1.896    uartTx0
    N15                                                               r  uartTx0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gpoutA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.373ns  (logic 1.398ns (58.908%)  route 0.975ns (41.092%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.846    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.537 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.038    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.012 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       0.637    -0.375    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X8Y10          FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDRE (Prop_fdre_C_Q)         0.148    -0.227 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           0.975     0.749    lopt_1
    R14                  OBUF (Prop_obuf_I_O)         1.250     1.998 r  gpoutA_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.998    gpoutA[1]
    R14                                                               r  gpoutA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gpoutA[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.489ns  (logic 1.366ns (54.884%)  route 1.123ns (45.116%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.846    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.537 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.038    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.012 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       0.637    -0.375    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X8Y10          FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDRE (Prop_fdre_C_Q)         0.164    -0.211 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           1.123     0.912    lopt_5
    P17                  OBUF (Prop_obuf_I_O)         1.202     2.114 r  gpoutA_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.114    gpoutA[5]
    P17                                                               r  gpoutA[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gpoutA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.501ns  (logic 1.396ns (55.821%)  route 1.105ns (44.179%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.846    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.537 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.038    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.012 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       0.637    -0.375    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X8Y10          FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDRE (Prop_fdre_C_Q)         0.148    -0.227 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           1.105     0.878    lopt_2
    P16                  OBUF (Prop_obuf_I_O)         1.248     2.126 r  gpoutA_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.126    gpoutA[2]
    P16                                                               r  gpoutA[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gpoutA[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.092ns  (logic 1.414ns (45.725%)  route 1.678ns (54.275%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.846    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.537 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.038    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.012 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       0.637    -0.375    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X19Y7          FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.234 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           1.678     1.445    lopt_6
    AB21                 OBUF (Prop_obuf_I_O)         1.273     2.718 r  gpoutA_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.718    gpoutA[6]
    AB21                                                              r  gpoutA[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gpoutA[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.612ns  (logic 1.347ns (37.288%)  route 2.265ns (62.712%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.846    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.537 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.038    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.012 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       0.638    -0.374    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X16Y5          FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.233 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           2.265     2.033    lopt_4
    M13                  OBUF (Prop_obuf_I_O)         1.206     3.239 r  gpoutA_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.239    gpoutA[4]
    M13                                                               r  gpoutA[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gpoutA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.915ns  (logic 1.385ns (35.378%)  route 2.530ns (64.622%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.846    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.537 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.038    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.012 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68413, routed)       0.637    -0.375    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X8Y10          FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDRE (Prop_fdre_C_Q)         0.164    -0.211 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           2.530     2.319    lopt_3
    M22                  OBUF (Prop_obuf_I_O)         1.221     3.540 r  gpoutA_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.540    gpoutA[3]
    M22                                                               r  gpoutA[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_design_1_clk_wiz_1_0
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/hw0_0/inst/wg_clk_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            hwoutB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.071ns  (logic 1.876ns (46.089%)  route 2.195ns (53.911%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.888     0.888 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.953    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.972    -4.019 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -2.570    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.489 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1795, routed)        1.604    -0.885    design_1_i/hw0_0/inst/clk160m
    SLICE_X1Y160         FDRE                                         r  design_1_i/hw0_0/inst/wg_clk_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y160         FDRE (Prop_fdre_C_Q)         0.379    -0.506 r  design_1_i/hw0_0/inst/wg_clk_o_reg/Q
                         net (fo=2, routed)           2.195     1.689    design_1_i/hw0_0/inst/wg_clk_o
    H20                  OBUFDS (Prop_obufds_I_OB)    1.497     3.186 r  design_1_i/hw0_0/inst/OBUFDS_inst0/OB
                         net (fo=0)                   0.000     3.186    hwoutB[0]
    G20                                                               r  hwoutB[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hw0_0/inst/wg_clk_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            hwoutA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.070ns  (logic 1.875ns (46.076%)  route 2.195ns (53.924%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.888     0.888 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.953    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.972    -4.019 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -2.570    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.489 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1795, routed)        1.604    -0.885    design_1_i/hw0_0/inst/clk160m
    SLICE_X1Y160         FDRE                                         r  design_1_i/hw0_0/inst/wg_clk_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y160         FDRE (Prop_fdre_C_Q)         0.379    -0.506 r  design_1_i/hw0_0/inst/wg_clk_o_reg/Q
                         net (fo=2, routed)           2.195     1.689    design_1_i/hw0_0/inst/wg_clk_o
    H20                  OBUFDS (Prop_obufds_I_O)     1.496     3.185 r  design_1_i/hw0_0/inst/OBUFDS_inst0/O
                         net (fo=0)                   0.000     3.185    hwoutA[0]
    H20                                                               r  hwoutA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hw0_0/inst/wg_rfout_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            hwoutB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.999ns  (logic 1.877ns (46.929%)  route 2.122ns (53.071%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.888     0.888 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.953    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.972    -4.019 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -2.570    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.489 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1795, routed)        1.605    -0.884    design_1_i/hw0_0/inst/clk160m
    SLICE_X1Y159         FDRE                                         r  design_1_i/hw0_0/inst/wg_rfout_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y159         FDRE (Prop_fdre_C_Q)         0.379    -0.505 r  design_1_i/hw0_0/inst/wg_rfout_o_reg/Q
                         net (fo=2, routed)           2.122     1.617    design_1_i/hw0_0/inst/wg_rfout_o
    D14                  OBUFDS (Prop_obufds_I_OB)    1.498     3.115 r  design_1_i/hw0_0/inst/OBUFDS_inst3/OB
                         net (fo=0)                   0.000     3.115    hwoutB[3]
    D15                                                               r  hwoutB[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hw0_0/inst/wg_rfout_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            hwoutA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.998ns  (logic 1.876ns (46.916%)  route 2.122ns (53.084%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.888     0.888 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.953    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.972    -4.019 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -2.570    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.489 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1795, routed)        1.605    -0.884    design_1_i/hw0_0/inst/clk160m
    SLICE_X1Y159         FDRE                                         r  design_1_i/hw0_0/inst/wg_rfout_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y159         FDRE (Prop_fdre_C_Q)         0.379    -0.505 r  design_1_i/hw0_0/inst/wg_rfout_o_reg/Q
                         net (fo=2, routed)           2.122     1.617    design_1_i/hw0_0/inst/wg_rfout_o
    D14                  OBUFDS (Prop_obufds_I_O)     1.497     3.114 r  design_1_i/hw0_0/inst/OBUFDS_inst3/O
                         net (fo=0)                   0.000     3.114    hwoutA[3]
    D14                                                               r  hwoutA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hw0_0/inst/wg_data_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            hwoutB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.634ns  (logic 1.870ns (51.460%)  route 1.764ns (48.540%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.888     0.888 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.953    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.972    -4.019 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -2.570    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.489 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1795, routed)        1.605    -0.884    design_1_i/hw0_0/inst/clk160m
    SLICE_X1Y159         FDRE                                         r  design_1_i/hw0_0/inst/wg_data_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y159         FDRE (Prop_fdre_C_Q)         0.379    -0.505 r  design_1_i/hw0_0/inst/wg_data_o_reg/Q
                         net (fo=2, routed)           1.764     1.259    design_1_i/hw0_0/inst/wg_data_o
    G17                  OBUFDS (Prop_obufds_I_OB)    1.491     2.750 r  design_1_i/hw0_0/inst/OBUFDS_inst1/OB
                         net (fo=0)                   0.000     2.750    hwoutB[1]
    G18                                                               r  hwoutB[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hw0_0/inst/wg_data_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            hwoutA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.633ns  (logic 1.869ns (51.447%)  route 1.764ns (48.553%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.888     0.888 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.953    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.972    -4.019 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -2.570    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.489 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1795, routed)        1.605    -0.884    design_1_i/hw0_0/inst/clk160m
    SLICE_X1Y159         FDRE                                         r  design_1_i/hw0_0/inst/wg_data_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y159         FDRE (Prop_fdre_C_Q)         0.379    -0.505 r  design_1_i/hw0_0/inst/wg_data_o_reg/Q
                         net (fo=2, routed)           1.764     1.259    design_1_i/hw0_0/inst/wg_data_o
    G17                  OBUFDS (Prop_obufds_I_O)     1.490     2.749 r  design_1_i/hw0_0/inst/OBUFDS_inst1/O
                         net (fo=0)                   0.000     2.749    hwoutA[1]
    G17                                                               r  hwoutA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hw0_0/inst/wg_trig_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            hwoutB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.468ns  (logic 1.902ns (54.856%)  route 1.565ns (45.144%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.888     0.888 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.953    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.972    -4.019 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -2.570    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.489 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1795, routed)        1.605    -0.884    design_1_i/hw0_0/inst/clk160m
    SLICE_X1Y159         FDRE                                         r  design_1_i/hw0_0/inst/wg_trig_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y159         FDRE (Prop_fdre_C_Q)         0.379    -0.505 r  design_1_i/hw0_0/inst/wg_trig_o_reg/Q
                         net (fo=2, routed)           1.565     1.060    design_1_i/hw0_0/inst/wg_trig_o
    E22                  OBUFDS (Prop_obufds_I_OB)    1.523     2.583 r  design_1_i/hw0_0/inst/OBUFDS_inst2/OB
                         net (fo=0)                   0.000     2.583    hwoutB[2]
    D22                                                               r  hwoutB[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hw0_0/inst/wg_trig_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            hwoutA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.467ns  (logic 1.901ns (54.843%)  route 1.565ns (45.157%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.888     0.888 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.953    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.972    -4.019 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -2.570    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.489 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1795, routed)        1.605    -0.884    design_1_i/hw0_0/inst/clk160m
    SLICE_X1Y159         FDRE                                         r  design_1_i/hw0_0/inst/wg_trig_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y159         FDRE (Prop_fdre_C_Q)         0.379    -0.505 r  design_1_i/hw0_0/inst/wg_trig_o_reg/Q
                         net (fo=2, routed)           1.565     1.060    design_1_i/hw0_0/inst/wg_trig_o
    E22                  OBUFDS (Prop_obufds_I_O)     1.522     2.582 r  design_1_i/hw0_0/inst/OBUFDS_inst2/O
                         net (fo=0)                   0.000     2.582    hwoutA[2]
    E22                                                               r  hwoutA[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/hw0_0/inst/wg_trig_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            hwoutA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.320ns  (logic 0.898ns (68.062%)  route 0.421ns (31.938%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.846    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.382    -1.537 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.038    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.012 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1795, routed)        0.681    -0.331    design_1_i/hw0_0/inst/clk160m
    SLICE_X1Y159         FDRE                                         r  design_1_i/hw0_0/inst/wg_trig_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y159         FDRE (Prop_fdre_C_Q)         0.141    -0.190 r  design_1_i/hw0_0/inst/wg_trig_o_reg/Q
                         net (fo=2, routed)           0.421     0.232    design_1_i/hw0_0/inst/wg_trig_o
    E22                  OBUFDS (Prop_obufds_I_O)     0.757     0.989 r  design_1_i/hw0_0/inst/OBUFDS_inst2/O
                         net (fo=0)                   0.000     0.989    hwoutA[2]
    E22                                                               r  hwoutA[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hw0_0/inst/wg_trig_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            hwoutB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.321ns  (logic 0.899ns (68.086%)  route 0.421ns (31.914%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.846    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.382    -1.537 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.038    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.012 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1795, routed)        0.681    -0.331    design_1_i/hw0_0/inst/clk160m
    SLICE_X1Y159         FDRE                                         r  design_1_i/hw0_0/inst/wg_trig_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y159         FDRE (Prop_fdre_C_Q)         0.141    -0.190 r  design_1_i/hw0_0/inst/wg_trig_o_reg/Q
                         net (fo=2, routed)           0.421     0.232    design_1_i/hw0_0/inst/wg_trig_o
    E22                  OBUFDS (Prop_obufds_I_OB)    0.758     0.990 r  design_1_i/hw0_0/inst/OBUFDS_inst2/OB
                         net (fo=0)                   0.000     0.990    hwoutB[2]
    D22                                                               r  hwoutB[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hw0_0/inst/wg_data_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            hwoutA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.399ns  (logic 0.866ns (61.910%)  route 0.533ns (38.090%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.846    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.382    -1.537 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.038    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.012 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1795, routed)        0.681    -0.331    design_1_i/hw0_0/inst/clk160m
    SLICE_X1Y159         FDRE                                         r  design_1_i/hw0_0/inst/wg_data_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y159         FDRE (Prop_fdre_C_Q)         0.141    -0.190 r  design_1_i/hw0_0/inst/wg_data_o_reg/Q
                         net (fo=2, routed)           0.533     0.343    design_1_i/hw0_0/inst/wg_data_o
    G17                  OBUFDS (Prop_obufds_I_O)     0.725     1.069 r  design_1_i/hw0_0/inst/OBUFDS_inst1/O
                         net (fo=0)                   0.000     1.069    hwoutA[1]
    G17                                                               r  hwoutA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hw0_0/inst/wg_data_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            hwoutB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.400ns  (logic 0.867ns (61.937%)  route 0.533ns (38.063%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.846    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.382    -1.537 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.038    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.012 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1795, routed)        0.681    -0.331    design_1_i/hw0_0/inst/clk160m
    SLICE_X1Y159         FDRE                                         r  design_1_i/hw0_0/inst/wg_data_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y159         FDRE (Prop_fdre_C_Q)         0.141    -0.190 r  design_1_i/hw0_0/inst/wg_data_o_reg/Q
                         net (fo=2, routed)           0.533     0.343    design_1_i/hw0_0/inst/wg_data_o
    G17                  OBUFDS (Prop_obufds_I_OB)    0.726     1.070 r  design_1_i/hw0_0/inst/OBUFDS_inst1/OB
                         net (fo=0)                   0.000     1.070    hwoutB[1]
    G18                                                               r  hwoutB[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hw0_0/inst/wg_rfout_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            hwoutA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.597ns  (logic 0.873ns (54.649%)  route 0.724ns (45.351%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.846    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.382    -1.537 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.038    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.012 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1795, routed)        0.681    -0.331    design_1_i/hw0_0/inst/clk160m
    SLICE_X1Y159         FDRE                                         r  design_1_i/hw0_0/inst/wg_rfout_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y159         FDRE (Prop_fdre_C_Q)         0.141    -0.190 r  design_1_i/hw0_0/inst/wg_rfout_o_reg/Q
                         net (fo=2, routed)           0.724     0.535    design_1_i/hw0_0/inst/wg_rfout_o
    D14                  OBUFDS (Prop_obufds_I_O)     0.732     1.266 r  design_1_i/hw0_0/inst/OBUFDS_inst3/O
                         net (fo=0)                   0.000     1.266    hwoutA[3]
    D14                                                               r  hwoutA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hw0_0/inst/wg_rfout_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            hwoutB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.598ns  (logic 0.874ns (54.677%)  route 0.724ns (45.323%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.846    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.382    -1.537 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.038    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.012 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1795, routed)        0.681    -0.331    design_1_i/hw0_0/inst/clk160m
    SLICE_X1Y159         FDRE                                         r  design_1_i/hw0_0/inst/wg_rfout_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y159         FDRE (Prop_fdre_C_Q)         0.141    -0.190 r  design_1_i/hw0_0/inst/wg_rfout_o_reg/Q
                         net (fo=2, routed)           0.724     0.535    design_1_i/hw0_0/inst/wg_rfout_o
    D14                  OBUFDS (Prop_obufds_I_OB)    0.733     1.267 r  design_1_i/hw0_0/inst/OBUFDS_inst3/OB
                         net (fo=0)                   0.000     1.267    hwoutB[3]
    D15                                                               r  hwoutB[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hw0_0/inst/wg_clk_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            hwoutA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.611ns  (logic 0.873ns (54.180%)  route 0.738ns (45.820%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.846    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.382    -1.537 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.038    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.012 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1795, routed)        0.680    -0.332    design_1_i/hw0_0/inst/clk160m
    SLICE_X1Y160         FDRE                                         r  design_1_i/hw0_0/inst/wg_clk_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y160         FDRE (Prop_fdre_C_Q)         0.141    -0.191 r  design_1_i/hw0_0/inst/wg_clk_o_reg/Q
                         net (fo=2, routed)           0.738     0.547    design_1_i/hw0_0/inst/wg_clk_o
    H20                  OBUFDS (Prop_obufds_I_O)     0.732     1.279 r  design_1_i/hw0_0/inst/OBUFDS_inst0/O
                         net (fo=0)                   0.000     1.279    hwoutA[0]
    H20                                                               r  hwoutA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hw0_0/inst/wg_clk_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            hwoutB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.612ns  (logic 0.874ns (54.209%)  route 0.738ns (45.791%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.846    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.382    -1.537 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.038    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.012 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1795, routed)        0.680    -0.332    design_1_i/hw0_0/inst/clk160m
    SLICE_X1Y160         FDRE                                         r  design_1_i/hw0_0/inst/wg_clk_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y160         FDRE (Prop_fdre_C_Q)         0.141    -0.191 r  design_1_i/hw0_0/inst/wg_clk_o_reg/Q
                         net (fo=2, routed)           0.738     0.547    design_1_i/hw0_0/inst/wg_clk_o
    H20                  OBUFDS (Prop_obufds_I_OB)    0.733     1.280 r  design_1_i/hw0_0/inst/OBUFDS_inst0/OB
                         net (fo=0)                   0.000     1.280    hwoutB[0]
    G20                                                               r  hwoutB[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_design_1_clk_wiz_1_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_1_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.400ns  (logic 0.029ns (2.071%)  route 1.371ns (97.929%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_1_0 fall edge)
                                                      2.500     2.500 f  
    V4                                                0.000     2.500 f  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.437     2.937 f  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     3.417    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.167     0.250 f  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     0.793    design_1_i/clk_wiz_1/inst/clkfbout_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.822 f  design_1_i/clk_wiz_1/inst/clkf_buf/O
                         net (fo=1, routed)           0.828     1.650    design_1_i/clk_wiz_1/inst/clkfbout_buf_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   f  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_1_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.764ns  (logic 0.077ns (2.786%)  route 2.687ns (97.214%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  clkSys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  design_1_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.853    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.107    -4.254 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.381    -2.872    design_1_i/clk_wiz_1/inst/clkfbout_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -2.795 r  design_1_i/clk_wiz_1/inst/clkf_buf/O
                         net (fo=1, routed)           1.306    -1.490    design_1_i/clk_wiz_1/inst/clkfbout_buf_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





