

================================================================
== Vitis HLS Report for 'code_generator_array_dyn_new_Pipeline_firstCode'
================================================================
* Date:           Tue Oct  8 21:19:28 2024

* Version:        2022.2 (Build 4023990 on Oct 11 2023)
* Project:        DecompressorProject
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.889 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       17|       17|  0.170 us|  0.170 us|   17|   17|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- firstCode  |       15|       15|         1|          1|          1|    15|       yes|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.88>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%phi_ln787 = alloca i32 1"   --->   Operation 4 'alloca' 'phi_ln787' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_3 = alloca i32 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:785]   --->   Operation 5 'alloca' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%firstCode = alloca i32 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:781]   --->   Operation 6 'alloca' 'firstCode' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%firstCode_1 = alloca i32 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:781]   --->   Operation 7 'alloca' 'firstCode_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%firstCode_2 = alloca i32 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:781]   --->   Operation 8 'alloca' 'firstCode_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%firstCode_3 = alloca i32 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:781]   --->   Operation 9 'alloca' 'firstCode_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%firstCode_4 = alloca i32 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:781]   --->   Operation 10 'alloca' 'firstCode_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%firstCode_5 = alloca i32 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:781]   --->   Operation 11 'alloca' 'firstCode_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%firstCode_6 = alloca i32 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:781]   --->   Operation 12 'alloca' 'firstCode_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%firstCode_7 = alloca i32 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:781]   --->   Operation 13 'alloca' 'firstCode_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%firstCode_8 = alloca i32 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:781]   --->   Operation 14 'alloca' 'firstCode_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%firstCode_9 = alloca i32 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:781]   --->   Operation 15 'alloca' 'firstCode_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%firstCode_10 = alloca i32 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:781]   --->   Operation 16 'alloca' 'firstCode_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%firstCode_11 = alloca i32 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:781]   --->   Operation 17 'alloca' 'firstCode_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%firstCode_12 = alloca i32 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:781]   --->   Operation 18 'alloca' 'firstCode_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%firstCode_13 = alloca i32 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:781]   --->   Operation 19 'alloca' 'firstCode_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%firstCode_14 = alloca i32 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:781]   --->   Operation 20 'alloca' 'firstCode_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%count_reload_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %count_reload"   --->   Operation 21 'read' 'count_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%count_1_reload_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %count_1_reload"   --->   Operation 22 'read' 'count_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%count_2_reload_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %count_2_reload"   --->   Operation 23 'read' 'count_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%count_3_reload_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %count_3_reload"   --->   Operation 24 'read' 'count_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%count_4_reload_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %count_4_reload"   --->   Operation 25 'read' 'count_4_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%count_5_reload_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %count_5_reload"   --->   Operation 26 'read' 'count_5_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%count_6_reload_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %count_6_reload"   --->   Operation 27 'read' 'count_6_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%count_7_reload_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %count_7_reload"   --->   Operation 28 'read' 'count_7_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%count_8_reload_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %count_8_reload"   --->   Operation 29 'read' 'count_8_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%count_9_reload_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %count_9_reload"   --->   Operation 30 'read' 'count_9_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%count_10_reload_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %count_10_reload"   --->   Operation 31 'read' 'count_10_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%count_11_reload_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %count_11_reload"   --->   Operation 32 'read' 'count_11_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%count_12_reload_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %count_12_reload"   --->   Operation 33 'read' 'count_12_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%count_13_reload_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %count_13_reload"   --->   Operation 34 'read' 'count_13_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.46ns)   --->   "%store_ln785 = store i5 1, i5 %i_3" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:785]   --->   Operation 35 'store' 'store_ln785' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 36 [1/1] (0.46ns)   --->   "%store_ln0 = store i15 0, i15 %phi_ln787"   --->   Operation 36 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc39"   --->   Operation 37 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%i = load i5 %i_3" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:785]   --->   Operation 38 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.82ns)   --->   "%icmp_ln785 = icmp_eq  i5 %i, i5 16" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:785]   --->   Operation 39 'icmp' 'icmp_ln785' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln785 = br i1 %icmp_ln785, void %for.inc39.split, void %for.body45.preheader.exitStub" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:785]   --->   Operation 40 'br' 'br_ln785' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%phi_ln787_load = load i15 %phi_ln787" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:787]   --->   Operation 41 'load' 'phi_ln787_load' <Predicate = (!icmp_ln785)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln785 = trunc i5 %i" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:785]   --->   Operation 42 'trunc' 'trunc_ln785' <Predicate = (!icmp_ln785)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specpipeline_ln786 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_16" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:786]   --->   Operation 43 'specpipeline' 'specpipeline_ln786' <Predicate = (!icmp_ln785)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%speclooptripcount_ln781 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 15, i64 15, i64 15" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:781]   --->   Operation 44 'speclooptripcount' 'speclooptripcount_ln781' <Predicate = (!icmp_ln785)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specloopname_ln785 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:785]   --->   Operation 45 'specloopname' 'specloopname_ln785' <Predicate = (!icmp_ln785)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.80ns)   --->   "%add_ln787 = add i4 %trunc_ln785, i4 15" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:787]   --->   Operation 46 'add' 'add_ln787' <Predicate = (!icmp_ln785)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln787_1 = zext i4 %add_ln787" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:787]   --->   Operation 47 'zext' 'zext_ln787_1' <Predicate = (!icmp_ln785)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.60ns)   --->   "%tmp_s = sparsemux i9 @_ssdm_op_SparseMux.ap_auto.15i9.i9.i4, i4 1, i9 0, i4 2, i9 %count_13_reload_read, i4 3, i9 %count_12_reload_read, i4 4, i9 %count_11_reload_read, i4 5, i9 %count_10_reload_read, i4 6, i9 %count_9_reload_read, i4 7, i9 %count_8_reload_read, i4 8, i9 %count_7_reload_read, i4 9, i9 %count_6_reload_read, i4 10, i9 %count_5_reload_read, i4 11, i9 %count_4_reload_read, i4 12, i9 %count_3_reload_read, i4 13, i9 %count_2_reload_read, i4 14, i9 %count_1_reload_read, i4 15, i9 %count_reload_read, i9 0, i4 %trunc_ln785" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:787]   --->   Operation 48 'sparsemux' 'tmp_s' <Predicate = (!icmp_ln785)> <Delay = 0.60> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln787 = zext i9 %tmp_s" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:787]   --->   Operation 49 'zext' 'zext_ln787' <Predicate = (!icmp_ln785)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (1.08ns)   --->   "%add_ln787_1 = add i15 %phi_ln787_load, i15 %zext_ln787" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:787]   --->   Operation 50 'add' 'add_ln787_1' <Predicate = (!icmp_ln785)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%code = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i15.i1, i15 %add_ln787_1, i1 0" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:787]   --->   Operation 51 'bitconcatenate' 'code' <Predicate = (!icmp_ln785)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%codeOffsets_addr = getelementptr i16 %codeOffsets, i64 0, i64 %zext_ln787_1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:788]   --->   Operation 52 'getelementptr' 'codeOffsets_addr' <Predicate = (!icmp_ln785)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.73ns)   --->   "%store_ln788 = store i16 %code, i4 %codeOffsets_addr" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:788]   --->   Operation 53 'store' 'store_ln788' <Predicate = (!icmp_ln785)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%firstCode_15 = shl i15 %add_ln787_1, i15 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:789]   --->   Operation 54 'shl' 'firstCode_15' <Predicate = (!icmp_ln785)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.88ns)   --->   "%switch_ln789 = switch i4 %trunc_ln785, void %arrayidx38.case.14, i4 1, void %for.inc39.split.arrayidx38.exit_crit_edge16, i4 2, void %arrayidx38.case.1, i4 3, void %arrayidx38.case.2, i4 4, void %arrayidx38.case.3, i4 5, void %arrayidx38.case.4, i4 6, void %arrayidx38.case.5, i4 7, void %arrayidx38.case.6, i4 8, void %arrayidx38.case.7, i4 9, void %arrayidx38.case.8, i4 10, void %arrayidx38.case.9, i4 11, void %arrayidx38.case.10, i4 12, void %arrayidx38.case.11, i4 13, void %arrayidx38.case.12, i4 14, void %for.inc39.split.arrayidx38.exit_crit_edge" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:789]   --->   Operation 55 'switch' 'switch_ln789' <Predicate = (!icmp_ln785)> <Delay = 0.88>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%store_ln781 = store i15 %firstCode_15, i15 %firstCode_13" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:781]   --->   Operation 56 'store' 'store_ln781' <Predicate = (!icmp_ln785 & trunc_ln785 == 14)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln789 = br void %arrayidx38.exit" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:789]   --->   Operation 57 'br' 'br_ln789' <Predicate = (!icmp_ln785 & trunc_ln785 == 14)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%store_ln781 = store i15 %firstCode_15, i15 %firstCode_12" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:781]   --->   Operation 58 'store' 'store_ln781' <Predicate = (!icmp_ln785 & trunc_ln785 == 13)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln789 = br void %arrayidx38.exit" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:789]   --->   Operation 59 'br' 'br_ln789' <Predicate = (!icmp_ln785 & trunc_ln785 == 13)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%store_ln781 = store i15 %firstCode_15, i15 %firstCode_11" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:781]   --->   Operation 60 'store' 'store_ln781' <Predicate = (!icmp_ln785 & trunc_ln785 == 12)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln789 = br void %arrayidx38.exit" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:789]   --->   Operation 61 'br' 'br_ln789' <Predicate = (!icmp_ln785 & trunc_ln785 == 12)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%store_ln781 = store i15 %firstCode_15, i15 %firstCode_10" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:781]   --->   Operation 62 'store' 'store_ln781' <Predicate = (!icmp_ln785 & trunc_ln785 == 11)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln789 = br void %arrayidx38.exit" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:789]   --->   Operation 63 'br' 'br_ln789' <Predicate = (!icmp_ln785 & trunc_ln785 == 11)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%store_ln781 = store i15 %firstCode_15, i15 %firstCode_9" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:781]   --->   Operation 64 'store' 'store_ln781' <Predicate = (!icmp_ln785 & trunc_ln785 == 10)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln789 = br void %arrayidx38.exit" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:789]   --->   Operation 65 'br' 'br_ln789' <Predicate = (!icmp_ln785 & trunc_ln785 == 10)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%store_ln781 = store i15 %firstCode_15, i15 %firstCode_8" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:781]   --->   Operation 66 'store' 'store_ln781' <Predicate = (!icmp_ln785 & trunc_ln785 == 9)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln789 = br void %arrayidx38.exit" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:789]   --->   Operation 67 'br' 'br_ln789' <Predicate = (!icmp_ln785 & trunc_ln785 == 9)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%store_ln781 = store i15 %firstCode_15, i15 %firstCode_7" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:781]   --->   Operation 68 'store' 'store_ln781' <Predicate = (!icmp_ln785 & trunc_ln785 == 8)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln789 = br void %arrayidx38.exit" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:789]   --->   Operation 69 'br' 'br_ln789' <Predicate = (!icmp_ln785 & trunc_ln785 == 8)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%store_ln781 = store i15 %firstCode_15, i15 %firstCode_6" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:781]   --->   Operation 70 'store' 'store_ln781' <Predicate = (!icmp_ln785 & trunc_ln785 == 7)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln789 = br void %arrayidx38.exit" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:789]   --->   Operation 71 'br' 'br_ln789' <Predicate = (!icmp_ln785 & trunc_ln785 == 7)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%store_ln781 = store i15 %firstCode_15, i15 %firstCode_5" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:781]   --->   Operation 72 'store' 'store_ln781' <Predicate = (!icmp_ln785 & trunc_ln785 == 6)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln789 = br void %arrayidx38.exit" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:789]   --->   Operation 73 'br' 'br_ln789' <Predicate = (!icmp_ln785 & trunc_ln785 == 6)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%store_ln781 = store i15 %firstCode_15, i15 %firstCode_4" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:781]   --->   Operation 74 'store' 'store_ln781' <Predicate = (!icmp_ln785 & trunc_ln785 == 5)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln789 = br void %arrayidx38.exit" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:789]   --->   Operation 75 'br' 'br_ln789' <Predicate = (!icmp_ln785 & trunc_ln785 == 5)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%store_ln781 = store i15 %firstCode_15, i15 %firstCode_3" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:781]   --->   Operation 76 'store' 'store_ln781' <Predicate = (!icmp_ln785 & trunc_ln785 == 4)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln789 = br void %arrayidx38.exit" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:789]   --->   Operation 77 'br' 'br_ln789' <Predicate = (!icmp_ln785 & trunc_ln785 == 4)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%store_ln781 = store i15 %firstCode_15, i15 %firstCode_2" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:781]   --->   Operation 78 'store' 'store_ln781' <Predicate = (!icmp_ln785 & trunc_ln785 == 3)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln789 = br void %arrayidx38.exit" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:789]   --->   Operation 79 'br' 'br_ln789' <Predicate = (!icmp_ln785 & trunc_ln785 == 3)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%store_ln781 = store i15 %firstCode_15, i15 %firstCode_1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:781]   --->   Operation 80 'store' 'store_ln781' <Predicate = (!icmp_ln785 & trunc_ln785 == 2)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln789 = br void %arrayidx38.exit" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:789]   --->   Operation 81 'br' 'br_ln789' <Predicate = (!icmp_ln785 & trunc_ln785 == 2)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%store_ln781 = store i15 %firstCode_15, i15 %firstCode" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:781]   --->   Operation 82 'store' 'store_ln781' <Predicate = (!icmp_ln785 & trunc_ln785 == 1)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln789 = br void %arrayidx38.exit" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:789]   --->   Operation 83 'br' 'br_ln789' <Predicate = (!icmp_ln785 & trunc_ln785 == 1)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%store_ln781 = store i15 %firstCode_15, i15 %firstCode_14" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:781]   --->   Operation 84 'store' 'store_ln781' <Predicate = (!icmp_ln785 & trunc_ln785 == 15) | (!icmp_ln785 & trunc_ln785 == 0)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln789 = br void %arrayidx38.exit" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:789]   --->   Operation 85 'br' 'br_ln789' <Predicate = (!icmp_ln785 & trunc_ln785 == 15) | (!icmp_ln785 & trunc_ln785 == 0)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.82ns)   --->   "%add_ln785 = add i5 %i, i5 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:785]   --->   Operation 86 'add' 'add_ln785' <Predicate = (!icmp_ln785)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.46ns)   --->   "%store_ln785 = store i5 %add_ln785, i5 %i_3" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:785]   --->   Operation 87 'store' 'store_ln785' <Predicate = (!icmp_ln785)> <Delay = 0.46>
ST_1 : Operation 88 [1/1] (0.46ns)   --->   "%store_ln789 = store i15 %firstCode_15, i15 %phi_ln787" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:789]   --->   Operation 88 'store' 'store_ln789' <Predicate = (!icmp_ln785)> <Delay = 0.46>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln785 = br void %for.inc39" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:785]   --->   Operation 89 'br' 'br_ln785' <Predicate = (!icmp_ln785)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%firstCode_load = load i15 %firstCode"   --->   Operation 90 'load' 'firstCode_load' <Predicate = (icmp_ln785)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%firstCode_1_load = load i15 %firstCode_1"   --->   Operation 91 'load' 'firstCode_1_load' <Predicate = (icmp_ln785)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%firstCode_2_load = load i15 %firstCode_2"   --->   Operation 92 'load' 'firstCode_2_load' <Predicate = (icmp_ln785)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%firstCode_3_load = load i15 %firstCode_3"   --->   Operation 93 'load' 'firstCode_3_load' <Predicate = (icmp_ln785)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%firstCode_4_load = load i15 %firstCode_4"   --->   Operation 94 'load' 'firstCode_4_load' <Predicate = (icmp_ln785)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%firstCode_5_load = load i15 %firstCode_5"   --->   Operation 95 'load' 'firstCode_5_load' <Predicate = (icmp_ln785)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%firstCode_6_load = load i15 %firstCode_6"   --->   Operation 96 'load' 'firstCode_6_load' <Predicate = (icmp_ln785)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%firstCode_7_load = load i15 %firstCode_7"   --->   Operation 97 'load' 'firstCode_7_load' <Predicate = (icmp_ln785)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%firstCode_8_load = load i15 %firstCode_8"   --->   Operation 98 'load' 'firstCode_8_load' <Predicate = (icmp_ln785)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%firstCode_9_load = load i15 %firstCode_9"   --->   Operation 99 'load' 'firstCode_9_load' <Predicate = (icmp_ln785)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%firstCode_10_load = load i15 %firstCode_10"   --->   Operation 100 'load' 'firstCode_10_load' <Predicate = (icmp_ln785)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%firstCode_11_load = load i15 %firstCode_11"   --->   Operation 101 'load' 'firstCode_11_load' <Predicate = (icmp_ln785)> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%firstCode_12_load = load i15 %firstCode_12"   --->   Operation 102 'load' 'firstCode_12_load' <Predicate = (icmp_ln785)> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%firstCode_13_load = load i15 %firstCode_13"   --->   Operation 103 'load' 'firstCode_13_load' <Predicate = (icmp_ln785)> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%firstCode_14_load = load i15 %firstCode_14"   --->   Operation 104 'load' 'firstCode_14_load' <Predicate = (icmp_ln785)> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i15P0A, i15 %firstCode_14_out, i15 %firstCode_14_load"   --->   Operation 105 'write' 'write_ln0' <Predicate = (icmp_ln785)> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i15P0A, i15 %firstCode_13_out, i15 %firstCode_13_load"   --->   Operation 106 'write' 'write_ln0' <Predicate = (icmp_ln785)> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i15P0A, i15 %firstCode_12_out, i15 %firstCode_12_load"   --->   Operation 107 'write' 'write_ln0' <Predicate = (icmp_ln785)> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i15P0A, i15 %firstCode_11_out, i15 %firstCode_11_load"   --->   Operation 108 'write' 'write_ln0' <Predicate = (icmp_ln785)> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i15P0A, i15 %firstCode_10_out, i15 %firstCode_10_load"   --->   Operation 109 'write' 'write_ln0' <Predicate = (icmp_ln785)> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i15P0A, i15 %firstCode_9_out, i15 %firstCode_9_load"   --->   Operation 110 'write' 'write_ln0' <Predicate = (icmp_ln785)> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i15P0A, i15 %firstCode_8_out, i15 %firstCode_8_load"   --->   Operation 111 'write' 'write_ln0' <Predicate = (icmp_ln785)> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i15P0A, i15 %firstCode_7_out, i15 %firstCode_7_load"   --->   Operation 112 'write' 'write_ln0' <Predicate = (icmp_ln785)> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i15P0A, i15 %firstCode_6_out, i15 %firstCode_6_load"   --->   Operation 113 'write' 'write_ln0' <Predicate = (icmp_ln785)> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i15P0A, i15 %firstCode_5_out, i15 %firstCode_5_load"   --->   Operation 114 'write' 'write_ln0' <Predicate = (icmp_ln785)> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i15P0A, i15 %firstCode_4_out, i15 %firstCode_4_load"   --->   Operation 115 'write' 'write_ln0' <Predicate = (icmp_ln785)> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i15P0A, i15 %firstCode_3_out, i15 %firstCode_3_load"   --->   Operation 116 'write' 'write_ln0' <Predicate = (icmp_ln785)> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i15P0A, i15 %firstCode_2_out, i15 %firstCode_2_load"   --->   Operation 117 'write' 'write_ln0' <Predicate = (icmp_ln785)> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i15P0A, i15 %firstCode_1_out, i15 %firstCode_1_load"   --->   Operation 118 'write' 'write_ln0' <Predicate = (icmp_ln785)> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i15P0A, i15 %firstCode_out, i15 %firstCode_load"   --->   Operation 119 'write' 'write_ln0' <Predicate = (icmp_ln785)> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 120 'ret' 'ret_ln0' <Predicate = (icmp_ln785)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 2.889ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln785', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:785) of constant 1 on local variable 'i', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:785 [62]  (0.460 ns)
	'load' operation 5 bit ('i', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:785) on local variable 'i', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:785 [66]  (0.000 ns)
	'sparsemux' operation 9 bit ('tmp_s', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:787) [77]  (0.609 ns)
	'add' operation 15 bit ('add_ln787_1', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:787) [79]  (1.090 ns)
	'store' operation 0 bit ('store_ln788', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:788) of variable 'code', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:787 on array 'codeOffsets' [82]  (0.730 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
