`timescale 1ns / 1ps
module mux4_1(Y, S, OUT);
input [3:0] Y;
input [1:0] S;
output reg OUT;
    always @(*) begin
        case(S)
            2'b00 : OUT <= Y[0];
            2'b01 : OUT <= Y[1];
            2'b10 : OUT <= Y[2];
            2'b11 : OUT <= Y[3];
            default : OUT <= 1'bx;
        endcase
    end
endmodule
