Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Reading design: semafor.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "semafor.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "semafor"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : semafor
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/nikola/ZAD9_Semafor/freqDivGen.vhd" into library work
Parsing entity <freqDivGen>.
INFO:HDLCompiler:1676 - "/home/nikola/ZAD9_Semafor/freqDivGen.vhd" Line 12. declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output
Parsing architecture <Behavioral> of entity <freqdivgen>.
Parsing VHDL file "/home/nikola/ZAD9_Semafor/semafor.vhd" into library work
Parsing entity <semafor>.
INFO:HDLCompiler:1676 - "/home/nikola/ZAD9_Semafor/semafor.vhd" Line 9. declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output
Parsing architecture <Behavioral> of entity <semafor>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <semafor> (architecture <Behavioral>) from library <work>.

Elaborating entity <freqDivGen> (architecture <Behavioral>) with generics from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <semafor>.
    Related source file is "/home/nikola/ZAD9_Semafor/semafor.vhd".
    Found 3-bit register for signal <count>.
    Found 3-bit register for signal <cur>.
    Found finite state machine <FSM_0> for signal <cur>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 16                                             |
    | Inputs             | 1                                              |
    | Outputs            | 9                                              |
    | Clock              | clk_o (rising_edge)                            |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | s0                                             |
    | Power Up State     | s0                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <count[2]_GND_5_o_add_0_OUT> created at line 30.
    Found 3-bit comparator greater for signal <n0001> created at line 31
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   3 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <semafor> synthesized.

Synthesizing Unit <freqDivGen>.
    Related source file is "/home/nikola/ZAD9_Semafor/freqDivGen.vhd".
        nfCLK = 100000000
    Found 1-bit register for signal <clk_o>.
    Found 26-bit register for signal <temp>.
    Found 26-bit adder for signal <temp[25]_GND_6_o_add_0_OUT> created at line 22.
    Found 26-bit comparator greater for signal <n0001> created at line 23
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  27 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <freqDivGen> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 26-bit adder                                          : 1
 3-bit adder                                           : 1
# Registers                                            : 3
 1-bit register                                        : 1
 26-bit register                                       : 1
 3-bit register                                        : 1
# Comparators                                          : 2
 26-bit comparator greater                             : 1
 3-bit comparator greater                              : 1
# Multiplexers                                         : 1
 3-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <freqDivGen>.
The following registers are absorbed into counter <temp>: 1 register on signal <temp>.
Unit <freqDivGen> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 26-bit adder                                          : 1
 3-bit adder                                           : 1
# Counters                                             : 1
 26-bit up counter                                     : 1
# Registers                                            : 4
 Flip-Flops                                            : 4
# Comparators                                          : 2
 26-bit comparator greater                             : 1
 3-bit comparator greater                              : 1
# Multiplexers                                         : 1
 3-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <cur[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 s0    | 000
 s1    | 001
 s2    | 010
 s3    | 011
 s4    | 100
 s5    | 101
 s6    | 110
 s7    | 111
-------------------

Optimizing unit <semafor> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block semafor, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 33
 Flip-Flops                                            : 33

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : semafor.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 197
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 50
#      LUT2                        : 30
#      LUT3                        : 3
#      LUT5                        : 8
#      LUT6                        : 6
#      MUXCY                       : 50
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 45
# FlipFlops/Latches                : 33
#      FD                          : 26
#      FDC                         : 6
#      FDE                         : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 7
#      IBUF                        : 1
#      OBUF                        : 6

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              33  out of  18224     0%  
 Number of Slice LUTs:                   99  out of   9112     1%  
    Number used as Logic:                99  out of   9112     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     99
   Number with an unused Flip Flop:      66  out of     99    66%  
   Number with an unused LUT:             0  out of     99     0%  
   Number of fully used LUT-FF pairs:    33  out of     99    33%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                           8
 Number of bonded IOBs:                   8  out of    232     3%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
a1/clk_o                           | NONE(count_0)          | 6     |
clk                                | BUFGP                  | 27    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 5.325ns (Maximum Frequency: 187.799MHz)
   Minimum input arrival time before clock: 2.396ns
   Maximum output required time after clock: 4.887ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'a1/clk_o'
  Clock period: 1.973ns (frequency: 506.855MHz)
  Total number of paths / destination ports: 31 / 6
-------------------------------------------------------------------------
Delay:               1.973ns (Levels of Logic = 1)
  Source:            cur_FSM_FFd3 (FF)
  Destination:       cur_FSM_FFd1 (FF)
  Source Clock:      a1/clk_o rising
  Destination Clock: a1/clk_o rising

  Data Path: cur_FSM_FFd3 to cur_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             10   0.447   1.221  cur_FSM_FFd3 (cur_FSM_FFd3)
     LUT6:I0->O            1   0.203   0.000  cur_FSM_FFd1-In1 (cur_FSM_FFd1-In)
     FDC:D                     0.102          cur_FSM_FFd1
    ----------------------------------------
    Total                      1.973ns (0.752ns logic, 1.221ns route)
                                       (38.1% logic, 61.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.325ns (frequency: 187.799MHz)
  Total number of paths / destination ports: 10477 / 28
-------------------------------------------------------------------------
Delay:               5.325ns (Levels of Logic = 22)
  Source:            a1/temp_0 (FF)
  Destination:       a1/temp_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: a1/temp_0 to a1/temp_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.616  a1/temp_0 (a1/temp_0)
     INV:I->O              1   0.206   0.000  a1/Madd_temp[25]_GND_6_o_add_0_OUT_lut<0>_INV_0 (a1/Madd_temp[25]_GND_6_o_add_0_OUT_lut<0>)
     MUXCY:S->O            1   0.172   0.000  a1/Madd_temp[25]_GND_6_o_add_0_OUT_cy<0> (a1/Madd_temp[25]_GND_6_o_add_0_OUT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  a1/Madd_temp[25]_GND_6_o_add_0_OUT_cy<1> (a1/Madd_temp[25]_GND_6_o_add_0_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  a1/Madd_temp[25]_GND_6_o_add_0_OUT_cy<2> (a1/Madd_temp[25]_GND_6_o_add_0_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  a1/Madd_temp[25]_GND_6_o_add_0_OUT_cy<3> (a1/Madd_temp[25]_GND_6_o_add_0_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  a1/Madd_temp[25]_GND_6_o_add_0_OUT_cy<4> (a1/Madd_temp[25]_GND_6_o_add_0_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  a1/Madd_temp[25]_GND_6_o_add_0_OUT_cy<5> (a1/Madd_temp[25]_GND_6_o_add_0_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  a1/Madd_temp[25]_GND_6_o_add_0_OUT_cy<6> (a1/Madd_temp[25]_GND_6_o_add_0_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  a1/Madd_temp[25]_GND_6_o_add_0_OUT_cy<7> (a1/Madd_temp[25]_GND_6_o_add_0_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  a1/Madd_temp[25]_GND_6_o_add_0_OUT_cy<8> (a1/Madd_temp[25]_GND_6_o_add_0_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  a1/Madd_temp[25]_GND_6_o_add_0_OUT_cy<9> (a1/Madd_temp[25]_GND_6_o_add_0_OUT_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  a1/Madd_temp[25]_GND_6_o_add_0_OUT_cy<10> (a1/Madd_temp[25]_GND_6_o_add_0_OUT_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  a1/Madd_temp[25]_GND_6_o_add_0_OUT_cy<11> (a1/Madd_temp[25]_GND_6_o_add_0_OUT_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  a1/Madd_temp[25]_GND_6_o_add_0_OUT_cy<12> (a1/Madd_temp[25]_GND_6_o_add_0_OUT_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  a1/Madd_temp[25]_GND_6_o_add_0_OUT_cy<13> (a1/Madd_temp[25]_GND_6_o_add_0_OUT_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  a1/Madd_temp[25]_GND_6_o_add_0_OUT_cy<14> (a1/Madd_temp[25]_GND_6_o_add_0_OUT_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  a1/Madd_temp[25]_GND_6_o_add_0_OUT_cy<15> (a1/Madd_temp[25]_GND_6_o_add_0_OUT_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  a1/Madd_temp[25]_GND_6_o_add_0_OUT_cy<16> (a1/Madd_temp[25]_GND_6_o_add_0_OUT_cy<16>)
     XORCY:CI->O           3   0.180   0.879  a1/Madd_temp[25]_GND_6_o_add_0_OUT_xor<17> (a1/temp[25]_GND_6_o_add_0_OUT<17>)
     LUT3:I0->O            2   0.205   0.845  a1/n0001_inv3_SW0 (N5)
     LUT6:I3->O           14   0.205   0.958  a1/n0001_inv4 (a1/n0001_inv)
     LUT2:I1->O            1   0.205   0.000  a1/temp_0_rstpot (a1/temp_0_rstpot)
     FD:D                      0.102          a1/temp_0
    ----------------------------------------
    Total                      5.325ns (2.026ns logic, 3.299ns route)
                                       (38.0% logic, 62.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'a1/clk_o'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              2.396ns (Levels of Logic = 1)
  Source:            rst (PAD)
  Destination:       count_0 (FF)
  Destination Clock: a1/clk_o rising

  Data Path: rst to count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   1.222   0.744  rst_IBUF (rst_IBUF)
     FDC:CLR                   0.430          count_0
    ----------------------------------------
    Total                      2.396ns (1.652ns logic, 0.744ns route)
                                       (69.0% logic, 31.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'a1/clk_o'
  Total number of paths / destination ports: 14 / 6
-------------------------------------------------------------------------
Offset:              4.887ns (Levels of Logic = 2)
  Source:            cur_FSM_FFd3 (FF)
  Destination:       led<3> (PAD)
  Source Clock:      a1/clk_o rising

  Data Path: cur_FSM_FFd3 to led<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             10   0.447   1.085  cur_FSM_FFd3 (cur_FSM_FFd3)
     LUT3:I0->O            1   0.205   0.579  cur__n0030<0>1 (led_0_OBUF)
     OBUF:I->O                 2.571          led_0_OBUF (led<0>)
    ----------------------------------------
    Total                      4.887ns (3.223ns logic, 1.664ns route)
                                       (66.0% logic, 34.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock a1/clk_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
a1/clk_o       |    1.973|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.325|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 3.73 secs
 
--> 


Total memory usage is 374776 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    1 (   0 filtered)

