# verilog-cpu-with-memory-hierarchy
Continuation of the single-cycle 8-bit CPU project, adding data memory, data cache, and instruction cache to form a complete memory hierarchy system in Verilog HDL, demonstrating realistic timing, caching, and performance analysis.
