// Seed: 3237158146
module module_0 (
    id_1
);
  input id_1;
  reg   id_1;
  logic id_2 = id_2;
  logic id_3;
  always @(1'b0 or 1) if (1) id_1 <= 1;
endmodule
