{"vcs1":{"timestamp_begin":1765809737.301451918, "rt":4.03, "ut":2.39, "st":0.26}}
{"vcselab":{"timestamp_begin":1765809741.412190970, "rt":1.71, "ut":0.27, "st":0.04}}
{"link":{"timestamp_begin":1765809743.176387565, "rt":0.23, "ut":0.14, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1765809737.067111499}
{"VCS_COMP_START_TIME": 1765809737.067111499}
{"VCS_COMP_END_TIME": 1765809743.455535852}
{"VCS_USER_OPTIONS": "-full64 -sverilog -timescale=1ns/1ps -debug_access+all +incdir+../ +incdir+../../rtl +incdir+../../rtl/scl180_wrapper +incdir+/home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/iopad/cio250/6M1L/verilog/tsl18cio250/zero +define+FUNCTIONAL +define+SIM hkspi_tb.v -o simv"}
{"vcs1": {"peak_mem": 392980}}
{"vcselab": {"peak_mem": 241112}}
