#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Wed Aug 14 10:28:57 2019
# Process ID: 22300
# Current directory: C:/Users/84646/Desktop/Ne/double_camera/2_cam
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13020 C:\Users\84646\Desktop\Ne\double_camera\2_cam\2_cam.xpr
# Log file: C:/Users/84646/Desktop/Ne/double_camera/2_cam/vivado.log
# Journal file: C:/Users/84646/Desktop/Ne/double_camera/2_cam\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/84646/Desktop/Ne/double_camera/2_cam/2_cam.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.1/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'integrated_design.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
integrated_design_axi_vdma_0_0
integrated_design_OV_CAM_0_0
integrated_design_auto_pc_0
integrated_design_xlconcat_0_0
integrated_design_xlconstant_0_0
integrated_design_v_vid_in_axi4s_0_0
integrated_design_rst_ps7_0_100M_0
integrated_design_clk_wiz_0_0
integrated_design_processing_system7_0_0
integrated_design_ps7_0_axi_periph_0
integrated_design_auto_pc_4
integrated_design_preprocess_0_0
integrated_design_axi_mem_intercon_0
integrated_design_rst_ps7_0_150M_0
integrated_design_stereo_0_0
integrated_design_v_tc_0_0
integrated_design_axi_mem_intercon_2_0
integrated_design_axi_mem_intercon_1_1
integrated_design_v_axi4s_vid_out_0_0
integrated_design_xlconstant_1_0
integrated_design_OV_CAM_L_0
integrated_design_v_vid_in_axi4s_0_1
integrated_design_axi_vdma_1_0
integrated_design_axis_broadcaster_0_0
integrated_design_axi_vdma_0_1
integrated_design_auto_pc_1
integrated_design_xlconcat_1_0
integrated_design_axis_broadcaster_1_0
integrated_design_axi_vdma_2_0
integrated_design_axi_vdma_3_0
integrated_design_axi_vdma_2_1
integrated_design_preprocess_0_1
integrated_design_axi_vdma_2_2
integrated_design_axi_mem_intercon_3_0
integrated_design_rgb2dvi_0_0
integrated_design_xbar_0
integrated_design_xbar_2
integrated_design_xbar_3
integrated_design_xbar_1
integrated_design_xbar_4
integrated_design_auto_pc_2
integrated_design_auto_pc_3

open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 940.855 ; gain = 181.063
update_compile_order -fileset sources_1
create_run synth_2 -flow {Vivado Synthesis 2018} -strategy {Vivado Synthesis Defaults} -report_strategy {Vivado Synthesis Default Reports}
Run is defaulting to srcset: sources_1
Run is defaulting to constrset: constrs_1
Run is defaulting to part: xc7z020clg484-1
current_run [get_runs synth_2]
set_property board_part tul.com.tw:pynq-z2:part0:1.0 [current_project]
WARNING: [Project 1-153] The current project device 'xc7z020clg484-1' does not match with the device on the 'TUL.COM.TW:PYNQ-Z2:PART0:1.0' board part. A device change to match the device on 'TUL.COM.TW:PYNQ-Z2:PART0:1.0' board part is being done. Please upgrade the IP in the project via the upgrade_ip command or by selecting Reports => Reports IP Status.
INFO: [Project 1-152] Project part set to zynq (xc7z020clg400-1)
update_ip_catalog
launch_runs impl_2 -to_step write_bitstream -jobs 8
[Wed Aug 14 10:30:29 2019] Launched synth_2...
Run output will be captured here: C:/Users/84646/Desktop/Ne/double_camera/2_cam/2_cam.runs/synth_2/runme.log
[Wed Aug 14 10:30:30 2019] Launched impl_2...
Run output will be captured here: C:/Users/84646/Desktop/Ne/double_camera/2_cam/2_cam.runs/impl_2/runme.log
open_bd_design {C:/Users/84646/Desktop/integration.srcs/sources_1/bd/integrated_design/integrated_design.bd}
CRITICAL WARNING: [BD 41-52] Could not find the abstraction definition specified by the vlnv: digilentinc.com:interface:tmds_rtl:1.0 
CRITICAL WARNING: [BD 41-181] Type specified by the VLNV: 'digilentinc.com:interface:tmds_rtl:1.0', cannot be found. Interface port: 'TMDS' cannot be created
Adding cell -- xilinx.com:ip:axi_vdma:6.2 - axi_vdma_0
Adding cell -- xilinx.com:ip:axi_vdma:6.2 - axi_vdma_1
Adding cell -- xilinx.com:ip:axi_vdma:6.2 - axi_vdma_2
Adding cell -- xilinx.com:ip:axi_vdma:6.2 - axi_vdma_3
Adding cell -- xilinx.com:ip:axi_vdma:6.2 - axi_vdma_4
Adding cell -- xilinx.com:ip:axi_vdma:6.2 - axi_vdma_5
Adding cell -- xilinx.com:ip:clk_wiz:5.3 - clk_wiz_0
Adding cell -- xilinx.com:hls:preprocess:1.0 - preprocess_0
Adding cell -- xilinx.com:hls:preprocess:1.0 - preprocess_1
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_1
Adding cell -- xilinx.com:ip:xlconstant:1.1 - GND
Adding cell -- xilinx.com:ip:xlconstant:1.1 - VCC
Adding cell -- xilinx.com:ip:axis_broadcaster:1.1 - axis_broadcaster_0
Adding cell -- xilinx.com:ip:axis_broadcaster:1.1 - axis_broadcaster_1
Adding cell -- xilinx.com:ip:axi_vdma:6.2 - axi_vdma_6
Adding cell -- xilinx.com:hls:stereo:1.0 - stereo_0
CRITICAL WARNING: [BD 41-52] Could not find the abstraction definition specified by the vlnv: digilentinc.com:interface:tmds_rtl:1.0 
CRITICAL WARNING: [BD 41-181] Type specified by the VLNV: 'digilentinc.com:interface:tmds_rtl:1.0', cannot be found. Interface port: 'hdmi_out' cannot be created
CRITICAL WARNING: [BD 41-52] Could not find the abstraction definition specified by the vlnv: digilentinc.com:interface:tmds_rtl:1.0 
CRITICAL WARNING: [BD 41-181] Type specified by the VLNV: 'digilentinc.com:interface:tmds_rtl:1.0', cannot be found. Interface port: 'hdmi_out' cannot be created
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- digilentinc.com:ip:rgb2dvi:1.3 - rgb2dvi_0
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
Adding cell -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding cell -- xilinx.com:ip:v_tc:6.1 - v_tc_0
CRITICAL WARNING: [BD 41-52] Could not find the abstraction definition specified by the vlnv: digilentinc.com:interface:tmds_rtl:1.0 
CRITICAL WARNING: [BD 41-181] Type specified by the VLNV: 'digilentinc.com:interface:tmds_rtl:1.0', cannot be found. Interface port: 'TMDS' cannot be created
CRITICAL WARNING: [BD 41-52] Could not find the abstraction definition specified by the vlnv: digilentinc.com:interface:tmds_rtl:1.0 
CRITICAL WARNING: [BD 41-181] Type specified by the VLNV: 'digilentinc.com:interface:tmds_rtl:1.0', cannot be found. Interface port: 'TMDS' cannot be created
WARNING: [BD 41-1731] Type mismatch between connected pins: /AXIS2HDMI/vid_io_out_reset(rst) and /AXIS2HDMI/v_axi4s_vid_out_0/fid(undef)
Adding cell -- xilinx.com:ip:v_vid_in_axi4s:4.0 - v_vid_in_axi4s_0
Adding cell -- wuyingnan.me:user:OV_CAM:1.0 - OV_CAM_R
WARNING: [BD 41-1731] Type mismatch between connected pins: /OV2AXIS_R/OV_CAM_R/done(undef) and /OV2AXIS_R/v_vid_in_axi4s_0/vid_io_in_ce(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /OV2AXIS_R/OV_CAM_R/pclk_out(undef) and /OV2AXIS_R/v_vid_in_axi4s_0/vid_io_in_clk(clk)
Adding cell -- xilinx.com:ip:v_vid_in_axi4s:4.0 - v_vid_in_axi4s_0
Adding cell -- wuyingnan.me:user:OV_CAM:1.0 - OV_CAM_L
WARNING: [BD 41-1731] Type mismatch between connected pins: /OV2AXIS_L/OV_CAM_L/done(undef) and /OV2AXIS_L/v_vid_in_axi4s_0/vid_io_in_ce(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /OV2AXIS_L/OV_CAM_L/pclk_out(undef) and /OV2AXIS_L/v_vid_in_axi4s_0/vid_io_in_clk(clk)
Successfully read diagram <integrated_design> from BD file <C:/Users/84646/Desktop/integration.srcs/sources_1/bd/integrated_design/integrated_design.bd>
open_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1090.227 ; gain = 104.531
exit
INFO: [Common 17-206] Exiting Vivado at Wed Aug 14 10:35:14 2019...
