set_app_var search_path "$search_path mapped lib cons rtl"
. /nfs/cad/synopsys/syn/I-2013.12/libraries/syn /nfs/cad/synopsys/syn/I-2013.12/minpower/syn /nfs/cad/synopsys/syn/I-2013.12/dw/syn_ver /nfs/cad/synopsys/syn/I-2013.12/dw/sim_ver mapped lib cons rtl mapped lib cons rtl
set_app_var target_library saed90nm_typ.db
saed90nm_typ.db
set_app_var link_library "* $target_library"
* saed90nm_typ.db
read_verilog "mux_1bit.v"
Loading db file '/nfs/home/rrmina/Desktop/VCS/lib/saed90nm_typ.db'
Loading db file '/nfs/cad/synopsys/syn/I-2013.12/libraries/syn/gtech.db'
Loading db file '/nfs/cad/synopsys/syn/I-2013.12/libraries/syn/standard.sldb'
  Loading link library 'saed90nm_typ'
  Loading link library 'gtech'
Loading verilog file '/nfs/home/rrmina/Desktop/VCS/rtl/mux_1bit.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /nfs/home/rrmina/Desktop/VCS/rtl/mux_1bit.v

Statistics for case statements in always block at line 23 in file
        '/nfs/home/rrmina/Desktop/VCS/rtl/mux_1bit.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            24            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Current design is now '/nfs/home/rrmina/Desktop/VCS/rtl/mux_1bit.db:mux_1bit'
Loaded 1 design.
Current design is 'mux_1bit'.
mux_1bit
current_design mux_1bit
Current design is 'mux_1bit'.
{mux_1bit}
link

  Linking design 'mux_1bit'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  mux_1bit                    /nfs/home/rrmina/Desktop/VCS/rtl/mux_1bit.db
  saed90nm_typ (library)      /nfs/home/rrmina/Desktop/VCS/lib/saed90nm_typ.db

1
check_design > check_design.log
source timing.con
Warning: Can't find port 'clock' in design 'mux_1bit'. (UID-95)
Error: Value for list 'source_objects' must have 1 elements. (CMD-036)
Warning: Can't find clock 'clock' in design 'mux_1bit'. (UID-95)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
Warning: Can't find clock 'clock' in design 'mux_1bit'. (UID-95)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
Warning: Can't find clock 'clock' in design 'mux_1bit'. (UID-95)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
0
compile
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | I-2013.12-DWBB_201312.0 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mux_1bit'

  Updating timing information
Information: Updating design information... (UID-85)
Information: Design 'mux_1bit' has no optimization constraints set. (OPT-108)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Structuring 'mux_1bit'
  Mapping 'mux_1bit'

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00      58.5      0.00       0.0       0.0                          
    0:00:01      58.5      0.00       0.0       0.0                          
    0:00:01      58.5      0.00       0.0       0.0                          
    0:00:01      58.5      0.00       0.0       0.0                          
    0:00:01      58.5      0.00       0.0       0.0                          
    0:00:01      58.5      0.00       0.0       0.0                          
    0:00:01      58.5      0.00       0.0       0.0                          
    0:00:01      58.5      0.00       0.0       0.0                          
    0:00:01      58.5      0.00       0.0       0.0                          
    0:00:01      58.5      0.00       0.0       0.0                          
    0:00:01      58.5      0.00       0.0       0.0                          
    0:00:01      58.5      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01      58.5      0.00       0.0       0.0                          
    0:00:01      58.5      0.00       0.0       0.0                          
    0:00:01      58.5      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01      58.5      0.00       0.0       0.0                          
    0:00:01      58.5      0.00       0.0       0.0                          
    0:00:01      58.5      0.00       0.0       0.0                          
    0:00:01      58.5      0.00       0.0       0.0                          
    0:00:01      58.5      0.00       0.0       0.0                          
    0:00:01      58.5      0.00       0.0       0.0                          
    0:00:01      58.5      0.00       0.0       0.0                          
    0:00:01      58.5      0.00       0.0       0.0                          
    0:00:01      58.5      0.00       0.0       0.0                          
    0:00:01      58.5      0.00       0.0       0.0                          
    0:00:01      58.5      0.00       0.0       0.0                          
Loading db file '/nfs/home/rrmina/Desktop/VCS/lib/saed90nm_typ.db'

  Optimization Complete
  ---------------------
1
report_constraint -all_violators > constraint_report.log
report_area > area_report.log
report_timing > timing_report.log
write_sdf -version 1.0 mapped/mux_1bit_mapped.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/nfs/home/rrmina/Desktop/VCS/mapped/mux_1bit_mapped.sdf'. (WT-3)
1
write -f verilog -hier -out mapped/mux_1bit_mapped.v
Writing verilog file '/nfs/home/rrmina/Desktop/VCS/mapped/mux_1bit_mapped.v'.
1
gui_start
Current design is 'mux_1bit'.
dc_shell> exit

Thank you...

