$date
  Tue Feb 20 21:04:53 2024
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module tb_counter $end
$var reg 1 ! clk $end
$var reg 1 " rst $end
$var reg 3 # q[2:0] $end
$scope module counter1 $end
$var reg 1 $ clk $end
$var reg 1 % rst $end
$var reg 3 & q[2:0] $end
$var reg 1 ' qa $end
$var reg 1 ( qb $end
$var reg 1 ) qc $end
$var reg 1 * tc $end
$scope module t1 $end
$var reg 1 + t $end
$var reg 1 , clk $end
$var reg 1 - rst $end
$var reg 1 . q $end
$var reg 1 / q_temp $end
$upscope $end
$scope module t2 $end
$var reg 1 0 t $end
$var reg 1 1 clk $end
$var reg 1 2 rst $end
$var reg 1 3 q $end
$var reg 1 4 q_temp $end
$upscope $end
$scope module a1 $end
$var reg 1 5 a $end
$var reg 1 6 b $end
$var reg 1 7 z $end
$upscope $end
$scope module t3 $end
$var reg 1 8 t $end
$var reg 1 9 clk $end
$var reg 1 : rst $end
$var reg 1 ; q $end
$var reg 1 < q_temp $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
1"
b000 #
0$
1%
b000 &
0'
0(
U)
0*
1+
0,
1-
0.
0/
00
01
12
03
04
05
06
07
08
09
1:
0;
0<
#5000000
1!
1$
1,
11
19
#10000000
0!
0"
0$
0%
0,
0-
01
02
09
0:
#15000000
1!
b001 #
1$
b001 &
1'
1,
1.
1/
10
11
15
19
#20000000
0!
0$
0,
01
09
#25000000
1!
b010 #
1$
b010 &
0'
1(
1,
0.
0/
00
11
13
14
05
16
19
#30000000
0!
0$
0,
01
09
#35000000
1!
b011 #
1$
b011 &
1'
1*
1,
1.
1/
10
11
15
17
18
19
#40000000
0!
0$
0,
01
09
#45000000
1!
b100 #
1$
b100 &
0'
0(
0*
1,
0.
0/
00
11
03
04
05
06
07
08
19
1;
1<
#50000000
0!
0$
0,
01
09
#55000000
1!
b101 #
1$
b101 &
1'
1,
1.
1/
10
11
15
19
#60000000
0!
0$
0,
01
09
#65000000
1!
b110 #
1$
b110 &
0'
1(
1,
0.
0/
00
11
13
14
05
16
19
#70000000
0!
0$
0,
01
09
#75000000
1!
b111 #
1$
b111 &
1'
1*
1,
1.
1/
10
11
15
17
18
19
#80000000
0!
0$
0,
01
09
#85000000
1!
b000 #
1$
b000 &
0'
0(
0*
1,
0.
0/
00
11
03
04
05
06
07
08
19
0;
0<
#90000000
0!
1"
0$
1%
0,
1-
01
12
09
1:
#95000000
1!
1$
1,
11
19
#100000000
0!
0"
0$
0%
0,
0-
01
02
09
0:
