// Seed: 2119964947
module module_0 ();
  logic [7:0] id_2;
  tri id_4;
  wand id_5;
  assign id_4 = 1'b0;
  wire id_6;
  assign id_2[1 : 1] = 1;
  uwire id_7 = id_3;
  wire  id_8;
  wire id_9, id_10;
  supply1 id_11;
  always @(posedge id_4 - id_5) begin
    if (1 + 1) begin
      #1 begin
        $display(1);
      end
    end else
      for (id_3 = id_1; 1; id_11 = 1)
      #1 begin
        deassign id_3;
      end
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  logic [7:0] id_11;
  always @(posedge id_3 or posedge id_5) begin
    id_10 = id_3;
  end
  assign id_11 = id_3;
  module_0();
  assign id_3 = id_1;
  assign id_5[1] = 1 == 1 - 0;
endmodule
