<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8">
  
</head>
<body>

  <h1>FIFO Design and Verification</h1>

  <p><strong>Language:</strong> SystemVerilog</p>
  <p><strong>Tool:</strong> EDA Playground</p>

  <h2>Project Overview</h2>
  <p>This project implements a synchronous FIFO (First-In First-Out) memory using SystemVerilog. The design and testbench are written and simulated using EDA Playground.</p>

  <h2>Features</h2>
  <ul>
    <li>Configurable FIFO depth and data width</li>
    <li>Read and write operations with control signals</li>
    <li>Full and Empty status flags</li>
    <li>Reset functionality</li>
  </ul>

  <h2>Verification</h2>
  <ul>
    <li>Testbench written in SystemVerilog</li>
    <li>Random and directed read/write operations</li>
    <li>Checks for full, empty, and reset conditions</li>
    <li>Waveform analysis using VCD viewer</li>
  </ul>

 
</body>
</html>
