// Seed: 3704751616
module module_0 #(
    parameter id_1 = 32'd99
);
  wire  _id_1;
  logic id_2;
  assign module_1.id_11 = 0;
  logic [{  id_1  {  id_1  !=  id_1  <  1  }  } : id_1] id_3;
endmodule
module module_1 #(
    parameter id_11 = 32'd17,
    parameter id_12 = 32'd54,
    parameter id_4  = 32'd73,
    parameter id_9  = 32'd15
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    _id_9,
    id_10,
    _id_11,
    _id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  input wire id_17;
  inout wire id_16;
  input wire id_15;
  input wire id_14;
  input wire id_13;
  output wire _id_12;
  input wire _id_11;
  input wire id_10;
  input wire _id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire _id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire  id_18;
  wire  id_19;
  logic id_20;
  ;
  logic [1 'b0 : ""] id_21;
  ;
  logic [id_9  ^  1 : id_11] id_22[id_4 : "" ~^  id_12  ==  -1 'b0];
  module_0 modCall_1 ();
  wire id_23;
  wire id_24 = id_18;
endmodule
