{
  "creator": "Yosys 0.9 (git sha1 1979e0b)",
  "modules": {
    "ALU": {
      "attributes": {
        "src": "ALU.v:1"
      },
      "ports": {
        "ALU_control": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5 ]
        },
        "A1": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69 ]
        },
        "A2": {
          "direction": "input",
          "bits": [ 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133 ]
        },
        "Y": {
          "direction": "output",
          "bits": [ 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197 ]
        },
        "zero": {
          "direction": "output",
          "bits": [ 198 ]
        },
        "s_less": {
          "direction": "output",
          "bits": [ 199 ]
        },
        "u_less": {
          "direction": "output",
          "bits": [ 200 ]
        }
      },
      "cells": {
        "$add$ALU.v:12$10": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 64,
            "B_SIGNED": 0,
            "B_WIDTH": 64,
            "Y_WIDTH": 64
          },
          "attributes": {
            "src": "ALU.v:12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69 ],
            "B": [ 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133 ],
            "Y": [ 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264 ]
          }
        },
        "$add$ALU.v:21$19": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 64,
            "B_SIGNED": 0,
            "B_WIDTH": 32,
            "Y_WIDTH": 64
          },
          "attributes": {
            "src": "ALU.v:21"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328 ],
            "B": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392 ]
          }
        },
        "$add$ALU.v:21$21": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 64,
            "B_SIGNED": 0,
            "B_WIDTH": 32,
            "Y_WIDTH": 64
          },
          "attributes": {
            "src": "ALU.v:21"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456 ],
            "B": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520 ]
          }
        },
        "$and$ALU.v:16$14": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 64,
            "B_SIGNED": 0,
            "B_WIDTH": 64,
            "Y_WIDTH": 64
          },
          "attributes": {
            "src": "ALU.v:16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69 ],
            "B": [ 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133 ],
            "Y": [ 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584 ]
          }
        },
        "$eq$ALU.v:31$24": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 64,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "ALU.v:31"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197 ],
            "Y": [ 585 ]
          }
        },
        "$lt$ALU.v:21$22": {
          "hide_name": 1,
          "type": "$lt",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 64,
            "B_SIGNED": 0,
            "B_WIDTH": 64,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "ALU.v:21"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392 ],
            "B": [ 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520 ],
            "Y": [ 586 ]
          }
        },
        "$lt$ALU.v:33$27": {
          "hide_name": 1,
          "type": "$lt",
          "parameters": {
            "A_SIGNED": 1,
            "A_WIDTH": 64,
            "B_SIGNED": 1,
            "B_WIDTH": 64,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "ALU.v:33"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69 ],
            "B": [ 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133 ],
            "Y": [ 587 ]
          }
        },
        "$lt$ALU.v:34$29": {
          "hide_name": 1,
          "type": "$lt",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 64,
            "B_SIGNED": 0,
            "B_WIDTH": 64,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "ALU.v:34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69 ],
            "B": [ 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133 ],
            "Y": [ 588 ]
          }
        },
        "$not$ALU.v:21$18": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 64,
            "Y_WIDTH": 64
          },
          "attributes": {
            "src": "ALU.v:21"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69 ],
            "Y": [ 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328 ]
          }
        },
        "$not$ALU.v:21$20": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 64,
            "Y_WIDTH": 64
          },
          "attributes": {
            "src": "ALU.v:21"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133 ],
            "Y": [ 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456 ]
          }
        },
        "$or$ALU.v:15$13": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 64,
            "B_SIGNED": 0,
            "B_WIDTH": 64,
            "Y_WIDTH": 64
          },
          "attributes": {
            "src": "ALU.v:15"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69 ],
            "B": [ 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133 ],
            "Y": [ 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652 ]
          }
        },
        "$procmux$725": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 64
          },
          "attributes": {
            "full_case": 1,
            "src": "ALU.v:25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 588 ],
            "Y": [ 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716 ]
          }
        },
        "$procmux$732": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 64
          },
          "attributes": {
            "full_case": 1,
            "src": "ALU.v:21"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 586 ],
            "Y": [ 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780 ]
          }
        },
        "$procmux$737": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": 10,
            "WIDTH": 64
          },
          "attributes": {
            "full_case": 1,
            "src": "ALU.v:24|ALU.v:11"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016, 1017, 1018, 1019, 1020, 1021, 1022, 1023, 1024, 1025, 1026, 1027, 1028, 1029, 1030, 1031, 1032, 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 1051, 1052, 1053, 1054, 1055, 1056, 1057, 1058, 1059, 1060, 1061, 1062, 1063, 1064, 1065, 1066, 1067, 1068, 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 1087, 1088, 1089, 1090, 1091, 1092, 1093, 1094, 1095, 1096, 1097, 1098, 1099, 1100, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264 ],
            "S": [ 1101, 1102, 1103, 1104, 1105, 1106, 1107, 1108, 1109, 1110 ],
            "Y": [ 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197 ]
          }
        },
        "$procmux$738_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 4,
            "B_SIGNED": 0,
            "B_WIDTH": 4,
            "Y_WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "ALU.v:24|ALU.v:11"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2, 3, 4, 5 ],
            "B": [ "1", "0", "1", "0" ],
            "Y": [ 1101 ]
          }
        },
        "$procmux$739_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 4,
            "B_SIGNED": 0,
            "B_WIDTH": 4,
            "Y_WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "ALU.v:20|ALU.v:11"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2, 3, 4, 5 ],
            "B": [ "0", "0", "1", "0" ],
            "Y": [ 1102 ]
          }
        },
        "$procmux$740_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 4,
            "B_SIGNED": 0,
            "B_WIDTH": 4,
            "Y_WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "ALU.v:19|ALU.v:11"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2, 3, 4, 5 ],
            "B": [ "0", "1", "0", "1" ],
            "Y": [ 1103 ]
          }
        },
        "$procmux$741_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 4,
            "B_SIGNED": 0,
            "B_WIDTH": 4,
            "Y_WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "ALU.v:18|ALU.v:11"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2, 3, 4, 5 ],
            "B": [ "0", "0", "0", "1" ],
            "Y": [ 1104 ]
          }
        },
        "$procmux$742_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 4,
            "B_SIGNED": 0,
            "B_WIDTH": 4,
            "Y_WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "ALU.v:17|ALU.v:11"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2, 3, 4, 5 ],
            "B": [ "1", "1", "0", "0" ],
            "Y": [ 1105 ]
          }
        },
        "$procmux$743_CMP0": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 4,
            "Y_WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "ALU.v:16|ALU.v:11"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2, 3, 4, 5 ],
            "Y": [ 1106 ]
          }
        },
        "$procmux$744_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 4,
            "B_SIGNED": 0,
            "B_WIDTH": 4,
            "Y_WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "ALU.v:15|ALU.v:11"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2, 3, 4, 5 ],
            "B": [ "1", "0", "0", "0" ],
            "Y": [ 1107 ]
          }
        },
        "$procmux$745_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 4,
            "B_SIGNED": 0,
            "B_WIDTH": 4,
            "Y_WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "ALU.v:14|ALU.v:11"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2, 3, 4, 5 ],
            "B": [ "1", "1", "1", "0" ],
            "Y": [ 1108 ]
          }
        },
        "$procmux$746_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 4,
            "B_SIGNED": 0,
            "B_WIDTH": 4,
            "Y_WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "ALU.v:13|ALU.v:11"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2, 3, 4, 5 ],
            "B": [ "0", "1", "1", "0" ],
            "Y": [ 1109 ]
          }
        },
        "$procmux$747_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 4,
            "B_SIGNED": 0,
            "B_WIDTH": 4,
            "Y_WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "ALU.v:12|ALU.v:11"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2, 3, 4, 5 ],
            "B": [ "0", "1", "0", "0" ],
            "Y": [ 1110 ]
          }
        },
        "$shl$ALU.v:17$15": {
          "hide_name": 1,
          "type": "$shl",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 64,
            "B_SIGNED": 0,
            "B_WIDTH": 64,
            "Y_WIDTH": 64
          },
          "attributes": {
            "src": "ALU.v:17"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69 ],
            "B": [ 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133 ],
            "Y": [ 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972 ]
          }
        },
        "$shr$ALU.v:18$16": {
          "hide_name": 1,
          "type": "$shr",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 64,
            "B_SIGNED": 0,
            "B_WIDTH": 64,
            "Y_WIDTH": 64
          },
          "attributes": {
            "src": "ALU.v:18"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69 ],
            "B": [ 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133 ],
            "Y": [ 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908 ]
          }
        },
        "$sshr$ALU.v:19$17": {
          "hide_name": 1,
          "type": "$sshr",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 64,
            "B_SIGNED": 0,
            "B_WIDTH": 64,
            "Y_WIDTH": 64
          },
          "attributes": {
            "src": "ALU.v:19"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69 ],
            "B": [ 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133 ],
            "Y": [ 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844 ]
          }
        },
        "$sub$ALU.v:13$11": {
          "hide_name": 1,
          "type": "$sub",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 64,
            "B_SIGNED": 0,
            "B_WIDTH": 64,
            "Y_WIDTH": 64
          },
          "attributes": {
            "src": "ALU.v:13"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69 ],
            "B": [ 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133 ],
            "Y": [ 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 1051, 1052, 1053, 1054, 1055, 1056, 1057, 1058, 1059, 1060, 1061, 1062, 1063, 1064, 1065, 1066, 1067, 1068, 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 1087, 1088, 1089, 1090, 1091, 1092, 1093, 1094, 1095, 1096, 1097, 1098, 1099, 1100 ]
          }
        },
        "$ternary$ALU.v:31$25": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "src": "ALU.v:31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 585 ],
            "Y": [ 198 ]
          }
        },
        "$ternary$ALU.v:33$28": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 32
          },
          "attributes": {
            "src": "ALU.v:33"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 587 ],
            "Y": [ 199, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1134, 1135, 1136, 1137, 1138, 1139, 1140, 1141 ]
          }
        },
        "$ternary$ALU.v:34$30": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 32
          },
          "attributes": {
            "src": "ALU.v:34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 588 ],
            "Y": [ 200, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172 ]
          }
        },
        "$xor$ALU.v:14$12": {
          "hide_name": 1,
          "type": "$xor",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 64,
            "B_SIGNED": 0,
            "B_WIDTH": 64,
            "Y_WIDTH": 64
          },
          "attributes": {
            "src": "ALU.v:14"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69 ],
            "B": [ 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133 ],
            "Y": [ 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016, 1017, 1018, 1019, 1020, 1021, 1022, 1023, 1024, 1025, 1026, 1027, 1028, 1029, 1030, 1031, 1032, 1033, 1034, 1035, 1036 ]
          }
        }
      },
      "netnames": {
        "$2\\Y[63:0]": {
          "hide_name": 1,
          "bits": [ 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780 ],
          "attributes": {
            "src": "ALU.v:10"
          }
        },
        "$3\\Y[63:0]": {
          "hide_name": 1,
          "bits": [ 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716 ],
          "attributes": {
            "src": "ALU.v:10"
          }
        },
        "$add$ALU.v:12$10_Y": {
          "hide_name": 1,
          "bits": [ 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264 ],
          "attributes": {
            "src": "ALU.v:12"
          }
        },
        "$add$ALU.v:21$19_Y": {
          "hide_name": 1,
          "bits": [ 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392 ],
          "attributes": {
            "src": "ALU.v:21"
          }
        },
        "$add$ALU.v:21$21_Y": {
          "hide_name": 1,
          "bits": [ 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520 ],
          "attributes": {
            "src": "ALU.v:21"
          }
        },
        "$and$ALU.v:16$14_Y": {
          "hide_name": 1,
          "bits": [ 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584 ],
          "attributes": {
            "src": "ALU.v:16"
          }
        },
        "$eq$ALU.v:31$24_Y": {
          "hide_name": 1,
          "bits": [ 585 ],
          "attributes": {
            "src": "ALU.v:31"
          }
        },
        "$lt$ALU.v:21$22_Y": {
          "hide_name": 1,
          "bits": [ 586 ],
          "attributes": {
            "src": "ALU.v:21"
          }
        },
        "$lt$ALU.v:25$23_Y": {
          "hide_name": 1,
          "bits": [ 588 ],
          "attributes": {
            "src": "ALU.v:25"
          }
        },
        "$lt$ALU.v:33$27_Y": {
          "hide_name": 1,
          "bits": [ 587 ],
          "attributes": {
            "src": "ALU.v:33"
          }
        },
        "$not$ALU.v:21$18_Y": {
          "hide_name": 1,
          "bits": [ 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328 ],
          "attributes": {
            "src": "ALU.v:21"
          }
        },
        "$not$ALU.v:21$20_Y": {
          "hide_name": 1,
          "bits": [ 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456 ],
          "attributes": {
            "src": "ALU.v:21"
          }
        },
        "$or$ALU.v:15$13_Y": {
          "hide_name": 1,
          "bits": [ 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652 ],
          "attributes": {
            "src": "ALU.v:15"
          }
        },
        "$procmux$728_CMP": {
          "hide_name": 1,
          "bits": [ 1101 ],
          "attributes": {
          }
        },
        "$procmux$735_CMP": {
          "hide_name": 1,
          "bits": [ 1102 ],
          "attributes": {
          }
        },
        "$procmux$740_CMP": {
          "hide_name": 1,
          "bits": [ 1103 ],
          "attributes": {
          }
        },
        "$procmux$741_CMP": {
          "hide_name": 1,
          "bits": [ 1104 ],
          "attributes": {
          }
        },
        "$procmux$742_CMP": {
          "hide_name": 1,
          "bits": [ 1105 ],
          "attributes": {
          }
        },
        "$procmux$743_CMP": {
          "hide_name": 1,
          "bits": [ 1106 ],
          "attributes": {
          }
        },
        "$procmux$744_CMP": {
          "hide_name": 1,
          "bits": [ 1107 ],
          "attributes": {
          }
        },
        "$procmux$745_CMP": {
          "hide_name": 1,
          "bits": [ 1108 ],
          "attributes": {
          }
        },
        "$procmux$746_CMP": {
          "hide_name": 1,
          "bits": [ 1109 ],
          "attributes": {
          }
        },
        "$procmux$747_CMP": {
          "hide_name": 1,
          "bits": [ 1110 ],
          "attributes": {
          }
        },
        "$shl$ALU.v:17$15_Y": {
          "hide_name": 1,
          "bits": [ 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972 ],
          "attributes": {
            "src": "ALU.v:17"
          }
        },
        "$shr$ALU.v:18$16_Y": {
          "hide_name": 1,
          "bits": [ 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908 ],
          "attributes": {
            "src": "ALU.v:18"
          }
        },
        "$sshr$ALU.v:19$17_Y": {
          "hide_name": 1,
          "bits": [ 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844 ],
          "attributes": {
            "src": "ALU.v:19"
          }
        },
        "$sub$ALU.v:13$11_Y": {
          "hide_name": 1,
          "bits": [ 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 1051, 1052, 1053, 1054, 1055, 1056, 1057, 1058, 1059, 1060, 1061, 1062, 1063, 1064, 1065, 1066, 1067, 1068, 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 1087, 1088, 1089, 1090, 1091, 1092, 1093, 1094, 1095, 1096, 1097, 1098, 1099, 1100 ],
          "attributes": {
            "src": "ALU.v:13"
          }
        },
        "$ternary$ALU.v:33$28_Y": {
          "hide_name": 1,
          "bits": [ 199, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1134, 1135, 1136, 1137, 1138, 1139, 1140, 1141 ],
          "attributes": {
            "src": "ALU.v:33",
            "unused_bits": "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "$ternary$ALU.v:34$30_Y": {
          "hide_name": 1,
          "bits": [ 200, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172 ],
          "attributes": {
            "src": "ALU.v:34",
            "unused_bits": "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "$xor$ALU.v:14$12_Y": {
          "hide_name": 1,
          "bits": [ 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016, 1017, 1018, 1019, 1020, 1021, 1022, 1023, 1024, 1025, 1026, 1027, 1028, 1029, 1030, 1031, 1032, 1033, 1034, 1035, 1036 ],
          "attributes": {
            "src": "ALU.v:14"
          }
        },
        "A1": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69 ],
          "attributes": {
            "src": "ALU.v:3"
          }
        },
        "A2": {
          "hide_name": 0,
          "bits": [ 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133 ],
          "attributes": {
            "src": "ALU.v:4"
          }
        },
        "ALU_control": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5 ],
          "attributes": {
            "src": "ALU.v:2"
          }
        },
        "Y": {
          "hide_name": 0,
          "bits": [ 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197 ],
          "attributes": {
            "src": "ALU.v:5"
          }
        },
        "s_less": {
          "hide_name": 0,
          "bits": [ 199 ],
          "attributes": {
            "src": "ALU.v:7"
          }
        },
        "u_less": {
          "hide_name": 0,
          "bits": [ 200 ],
          "attributes": {
            "src": "ALU.v:8"
          }
        },
        "zero": {
          "hide_name": 0,
          "bits": [ 198 ],
          "attributes": {
            "src": "ALU.v:6"
          }
        }
      }
    },
    "ALUControl": {
      "attributes": {
        "src": "ALUControl.v:1"
      },
      "ports": {
        "ALUOp": {
          "direction": "input",
          "bits": [ 2, 3 ]
        },
        "funct7": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "funct3": {
          "direction": "input",
          "bits": [ 5, 6, 7 ]
        },
        "ALU_control": {
          "direction": "output",
          "bits": [ 8, 9, 10, 11 ]
        }
      },
      "cells": {
        "$procmux$696": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": 9,
            "WIDTH": 4
          },
          "attributes": {
            "full_case": 1,
            "src": "ALUControl.v:35|ALUControl.v:26"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x" ],
            "B": [ "1", "0", "1", "0", "0", "0", "1", "0", "0", "1", "0", "1", "0", "0", "0", "1", "1", "1", "0", "0", "0", "0", "0", "0", "1", "0", "0", "0", "1", "1", "1", "0", "0", "1", "0", "0" ],
            "S": [ 12, 13, 14, 15, 16, 17, 18, 19, 20 ],
            "Y": [ 21, 22, 23, 24 ]
          }
        },
        "$procmux$697_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 3,
            "B_SIGNED": 0,
            "B_WIDTH": 3,
            "Y_WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "ALUControl.v:35|ALUControl.v:26"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5, 6, 7 ],
            "B": [ "1", "1", "0" ],
            "Y": [ 12 ]
          }
        },
        "$procmux$698_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 3,
            "B_SIGNED": 0,
            "B_WIDTH": 3,
            "Y_WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "ALUControl.v:34|ALUControl.v:26"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5, 6, 7 ],
            "B": [ "0", "1", "0" ],
            "Y": [ 13 ]
          }
        },
        "$procmux$702_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 3,
            "B_SIGNED": 0,
            "B_WIDTH": 3,
            "Y_WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "ALUControl.v:30|ALUControl.v:26"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5, 6, 7 ],
            "B": [ "1", "1", "1" ],
            "Y": [ 17 ]
          }
        },
        "$procmux$703_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 3,
            "B_SIGNED": 0,
            "B_WIDTH": 3,
            "Y_WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "ALUControl.v:29|ALUControl.v:26"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5, 6, 7 ],
            "B": [ "0", "1", "1" ],
            "Y": [ 18 ]
          }
        },
        "$procmux$704_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 3,
            "B_SIGNED": 0,
            "B_WIDTH": 3,
            "Y_WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "ALUControl.v:28|ALUControl.v:26"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5, 6, 7 ],
            "B": [ "0", "0", "1" ],
            "Y": [ 19 ]
          }
        },
        "$procmux$705_CMP0": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 3,
            "Y_WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "ALUControl.v:27|ALUControl.v:26"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5, 6, 7 ],
            "Y": [ 20 ]
          }
        },
        "$procmux$706": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": 4,
            "WIDTH": 4
          },
          "attributes": {
            "full_case": 1,
            "src": "ALUControl.v:25|ALUControl.v:8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x" ],
            "B": [ 21, 22, 23, 24, 25, 26, 27, 28, "0", "1", "1", "0", "0", "1", "0", "0" ],
            "S": [ 29, 30, 31, 32 ],
            "Y": [ 8, 9, 10, 11 ]
          }
        },
        "$procmux$707_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 2,
            "B_SIGNED": 0,
            "B_WIDTH": 2,
            "Y_WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "ALUControl.v:25|ALUControl.v:8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2, 3 ],
            "B": [ "1", "1" ],
            "Y": [ 29 ]
          }
        },
        "$procmux$709": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": 10,
            "WIDTH": 4
          },
          "attributes": {
            "full_case": 1,
            "src": "ALUControl.v:22|ALUControl.v:12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x" ],
            "B": [ "1", "0", "1", "0", "0", "0", "1", "0", "0", "1", "0", "1", "0", "0", "0", "1", "1", "1", "0", "0", "0", "0", "0", "0", "1", "0", "0", "0", "1", "1", "1", "0", "0", "1", "1", "0", "0", "1", "0", "0" ],
            "S": [ 33, 34, 14, 15, 16, 35, 36, 37, 38, 39 ],
            "Y": [ 25, 26, 27, 28 ]
          }
        },
        "$procmux$710_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 4,
            "B_SIGNED": 0,
            "B_WIDTH": 4,
            "Y_WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "ALUControl.v:22|ALUControl.v:12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5, 6, 7, 4 ],
            "B": [ "1", "1", "0", "0" ],
            "Y": [ 33 ]
          }
        },
        "$procmux$711_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 4,
            "B_SIGNED": 0,
            "B_WIDTH": 4,
            "Y_WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "ALUControl.v:21|ALUControl.v:12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5, 6, 7, 4 ],
            "B": [ "0", "1", "0", "0" ],
            "Y": [ 34 ]
          }
        },
        "$procmux$712_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 4,
            "B_SIGNED": 0,
            "B_WIDTH": 4,
            "Y_WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "ALUControl.v:20|ALUControl.v:12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5, 6, 7, 4 ],
            "B": [ "1", "0", "1", "1" ],
            "Y": [ 14 ]
          }
        },
        "$procmux$713_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 4,
            "B_SIGNED": 0,
            "B_WIDTH": 4,
            "Y_WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "ALUControl.v:19|ALUControl.v:12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5, 6, 7, 4 ],
            "B": [ "1", "0", "1", "0" ],
            "Y": [ 15 ]
          }
        },
        "$procmux$714_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 4,
            "B_SIGNED": 0,
            "B_WIDTH": 4,
            "Y_WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "ALUControl.v:18|ALUControl.v:12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5, 6, 7, 4 ],
            "B": [ "1", "0", "0", "0" ],
            "Y": [ 16 ]
          }
        },
        "$procmux$715_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 4,
            "B_SIGNED": 0,
            "B_WIDTH": 4,
            "Y_WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "ALUControl.v:17|ALUControl.v:12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5, 6, 7, 4 ],
            "B": [ "1", "1", "1", "0" ],
            "Y": [ 35 ]
          }
        },
        "$procmux$716_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 4,
            "B_SIGNED": 0,
            "B_WIDTH": 4,
            "Y_WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "ALUControl.v:16|ALUControl.v:12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5, 6, 7, 4 ],
            "B": [ "0", "1", "1", "0" ],
            "Y": [ 36 ]
          }
        },
        "$procmux$717_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 4,
            "B_SIGNED": 0,
            "B_WIDTH": 4,
            "Y_WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "ALUControl.v:15|ALUControl.v:12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5, 6, 7, 4 ],
            "B": [ "0", "0", "1", "0" ],
            "Y": [ 37 ]
          }
        },
        "$procmux$718_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 4,
            "B_SIGNED": 0,
            "B_WIDTH": 4,
            "Y_WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "ALUControl.v:14|ALUControl.v:12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5, 6, 7, 4 ],
            "B": [ "0", "0", "0", "1" ],
            "Y": [ 38 ]
          }
        },
        "$procmux$719_CMP0": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 4,
            "Y_WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "ALUControl.v:13|ALUControl.v:12"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5, 6, 7, 4 ],
            "Y": [ 39 ]
          }
        },
        "$procmux$720_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 2,
            "B_SIGNED": 0,
            "B_WIDTH": 2,
            "Y_WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "ALUControl.v:11|ALUControl.v:8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2, 3 ],
            "B": [ "0", "1" ],
            "Y": [ 30 ]
          }
        },
        "$procmux$721_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 2,
            "B_SIGNED": 0,
            "B_WIDTH": 2,
            "Y_WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "ALUControl.v:10|ALUControl.v:8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2, 3 ],
            "B": [ "1", "0" ],
            "Y": [ 31 ]
          }
        },
        "$procmux$722_CMP0": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 2,
            "Y_WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "ALUControl.v:9|ALUControl.v:8"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2, 3 ],
            "Y": [ 32 ]
          }
        }
      },
      "netnames": {
        "$procmux$696_Y": {
          "hide_name": 1,
          "bits": [ 21, 22, 23, 24 ],
          "attributes": {
          }
        },
        "$procmux$697_CMP": {
          "hide_name": 1,
          "bits": [ 12 ],
          "attributes": {
          }
        },
        "$procmux$698_CMP": {
          "hide_name": 1,
          "bits": [ 13 ],
          "attributes": {
          }
        },
        "$procmux$699_CMP": {
          "hide_name": 1,
          "bits": [ 14 ],
          "attributes": {
          }
        },
        "$procmux$700_CMP": {
          "hide_name": 1,
          "bits": [ 15 ],
          "attributes": {
          }
        },
        "$procmux$701_CMP": {
          "hide_name": 1,
          "bits": [ 16 ],
          "attributes": {
          }
        },
        "$procmux$702_CMP": {
          "hide_name": 1,
          "bits": [ 17 ],
          "attributes": {
          }
        },
        "$procmux$703_CMP": {
          "hide_name": 1,
          "bits": [ 18 ],
          "attributes": {
          }
        },
        "$procmux$704_CMP": {
          "hide_name": 1,
          "bits": [ 19 ],
          "attributes": {
          }
        },
        "$procmux$705_CMP": {
          "hide_name": 1,
          "bits": [ 20 ],
          "attributes": {
          }
        },
        "$procmux$707_CMP": {
          "hide_name": 1,
          "bits": [ 29 ],
          "attributes": {
          }
        },
        "$procmux$709_Y": {
          "hide_name": 1,
          "bits": [ 25, 26, 27, 28 ],
          "attributes": {
          }
        },
        "$procmux$710_CMP": {
          "hide_name": 1,
          "bits": [ 33 ],
          "attributes": {
          }
        },
        "$procmux$711_CMP": {
          "hide_name": 1,
          "bits": [ 34 ],
          "attributes": {
          }
        },
        "$procmux$715_CMP": {
          "hide_name": 1,
          "bits": [ 35 ],
          "attributes": {
          }
        },
        "$procmux$716_CMP": {
          "hide_name": 1,
          "bits": [ 36 ],
          "attributes": {
          }
        },
        "$procmux$717_CMP": {
          "hide_name": 1,
          "bits": [ 37 ],
          "attributes": {
          }
        },
        "$procmux$718_CMP": {
          "hide_name": 1,
          "bits": [ 38 ],
          "attributes": {
          }
        },
        "$procmux$719_CMP": {
          "hide_name": 1,
          "bits": [ 39 ],
          "attributes": {
          }
        },
        "$procmux$720_CMP": {
          "hide_name": 1,
          "bits": [ 30 ],
          "attributes": {
          }
        },
        "$procmux$721_CMP": {
          "hide_name": 1,
          "bits": [ 31 ],
          "attributes": {
          }
        },
        "$procmux$722_CMP": {
          "hide_name": 1,
          "bits": [ 32 ],
          "attributes": {
          }
        },
        "ALUOp": {
          "hide_name": 0,
          "bits": [ 2, 3 ],
          "attributes": {
            "src": "ALUControl.v:2"
          }
        },
        "ALU_control": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11 ],
          "attributes": {
            "src": "ALUControl.v:5"
          }
        },
        "funct3": {
          "hide_name": 0,
          "bits": [ 5, 6, 7 ],
          "attributes": {
            "src": "ALUControl.v:4"
          }
        },
        "funct7": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "ALUControl.v:3"
          }
        }
      }
    },
    "BranchJudge": {
      "attributes": {
        "src": "BranchJudge.v:1"
      },
      "ports": {
        "zero": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "s_less": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "u_less": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "Branch": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "funct3": {
          "direction": "input",
          "bits": [ 6, 7, 8 ]
        },
        "Branch_jump": {
          "direction": "output",
          "bits": [ 9 ]
        }
      },
      "cells": {
        "$procmux$685": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": 3,
            "WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "BranchJudge.v:14|BranchJudge.v:11"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 10, 11, 12 ],
            "S": [ 13, 14, 15 ],
            "Y": [ 16 ]
          }
        },
        "$procmux$686_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 2,
            "B_SIGNED": 0,
            "B_WIDTH": 2,
            "Y_WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "BranchJudge.v:14|BranchJudge.v:11"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7, 8 ],
            "B": [ "1", "1" ],
            "Y": [ 13 ]
          }
        },
        "$procmux$687_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 2,
            "B_SIGNED": 0,
            "B_WIDTH": 2,
            "Y_WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "BranchJudge.v:13|BranchJudge.v:11"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7, 8 ],
            "B": [ "0", "1" ],
            "Y": [ 14 ]
          }
        },
        "$procmux$688_CMP0": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 2,
            "Y_WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "BranchJudge.v:12|BranchJudge.v:11"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7, 8 ],
            "Y": [ 15 ]
          }
        },
        "$procmux$693": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "BranchJudge.v:10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 16 ],
            "S": [ 5 ],
            "Y": [ 9 ]
          }
        },
        "$ternary$BranchJudge.v:12$36": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "src": "BranchJudge.v:12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 17 ],
            "Y": [ 12 ]
          }
        },
        "$ternary$BranchJudge.v:13$39": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "src": "BranchJudge.v:13"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 18 ],
            "Y": [ 11 ]
          }
        },
        "$ternary$BranchJudge.v:14$42": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "src": "BranchJudge.v:14"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 19 ],
            "Y": [ 10 ]
          }
        },
        "$xor$BranchJudge.v:12$34": {
          "hide_name": 1,
          "type": "$xor",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "BranchJudge.v:12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6 ],
            "B": [ 2 ],
            "Y": [ 17 ]
          }
        },
        "$xor$BranchJudge.v:13$37": {
          "hide_name": 1,
          "type": "$xor",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "BranchJudge.v:13"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6 ],
            "B": [ 3 ],
            "Y": [ 18 ]
          }
        },
        "$xor$BranchJudge.v:14$40": {
          "hide_name": 1,
          "type": "$xor",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "BranchJudge.v:14"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6 ],
            "B": [ 4 ],
            "Y": [ 19 ]
          }
        }
      },
      "netnames": {
        "$2\\Branch_jump[0:0]": {
          "hide_name": 1,
          "bits": [ 16 ],
          "attributes": {
            "src": "BranchJudge.v:9"
          }
        },
        "$eq$BranchJudge.v:12$35_Y": {
          "hide_name": 1,
          "bits": [ 17 ],
          "attributes": {
            "src": "BranchJudge.v:12"
          }
        },
        "$eq$BranchJudge.v:13$38_Y": {
          "hide_name": 1,
          "bits": [ 18 ],
          "attributes": {
            "src": "BranchJudge.v:13"
          }
        },
        "$eq$BranchJudge.v:14$41_Y": {
          "hide_name": 1,
          "bits": [ 19 ],
          "attributes": {
            "src": "BranchJudge.v:14"
          }
        },
        "$procmux$686_CMP": {
          "hide_name": 1,
          "bits": [ 13 ],
          "attributes": {
          }
        },
        "$procmux$687_CMP": {
          "hide_name": 1,
          "bits": [ 14 ],
          "attributes": {
          }
        },
        "$procmux$688_CMP": {
          "hide_name": 1,
          "bits": [ 15 ],
          "attributes": {
          }
        },
        "$ternary$BranchJudge.v:12$36_Y": {
          "hide_name": 1,
          "bits": [ 12 ],
          "attributes": {
            "src": "BranchJudge.v:12"
          }
        },
        "$ternary$BranchJudge.v:13$39_Y": {
          "hide_name": 1,
          "bits": [ 11 ],
          "attributes": {
            "src": "BranchJudge.v:13"
          }
        },
        "$ternary$BranchJudge.v:14$42_Y": {
          "hide_name": 1,
          "bits": [ 10 ],
          "attributes": {
            "src": "BranchJudge.v:14"
          }
        },
        "Branch": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "BranchJudge.v:5"
          }
        },
        "Branch_jump": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "BranchJudge.v:7"
          }
        },
        "funct3": {
          "hide_name": 0,
          "bits": [ 6, 7, 8 ],
          "attributes": {
            "src": "BranchJudge.v:6"
          }
        },
        "s_less": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "BranchJudge.v:3"
          }
        },
        "u_less": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "BranchJudge.v:4"
          }
        },
        "zero": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "BranchJudge.v:2"
          }
        }
      }
    },
    "Control": {
      "attributes": {
        "src": "Control.v:1"
      },
      "ports": {
        "Opcode": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8 ]
        },
        "ALUSrc": {
          "direction": "output",
          "bits": [ 9 ]
        },
        "MemtoReg": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "RegWrite": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "MemRead": {
          "direction": "output",
          "bits": [ 12 ]
        },
        "MemWrite": {
          "direction": "output",
          "bits": [ 13 ]
        },
        "Branch": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "Jump": {
          "direction": "output",
          "bits": [ 15 ]
        },
        "ALUOp": {
          "direction": "output",
          "bits": [ 16, 17 ]
        }
      },
      "cells": {
        "$auto$opt_reduce.cc:126:opt_mux$2430": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 2,
            "Y_WIDTH": 1
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 18, 19 ],
            "Y": [ 20 ]
          }
        },
        "$procmux$676": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": 6,
            "WIDTH": 9
          },
          "attributes": {
            "full_case": 1,
            "src": "Control.v:22|Control.v:15"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ "0", "0", "1", "0", "x", "x", "1", "1", "1", "1", "1", "0", "0", "0", "0", "1", "0", "1", "1", "0", "0", "1", "0", "0", "0", "x", "0", "0", "0", "0", "0", "1", "0", "0", "x", "1", "0", "0", "0", "0", "0", "1", "1", "1", "1", "0", "1", "0", "0", "0", "0", "1", "0", "0" ],
            "S": [ 20, 21, 22, 23, 24, 25 ],
            "Y": [ 16, 17, 15, 14, 13, 12, 11, 10, 9 ]
          }
        },
        "$procmux$677_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 7,
            "B_SIGNED": 0,
            "B_WIDTH": 7,
            "Y_WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "Control.v:22|Control.v:15"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2, 3, 4, 5, 6, 7, 8 ],
            "B": [ "1", "1", "1", "1", "0", "1", "1" ],
            "Y": [ 19 ]
          }
        },
        "$procmux$678_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 7,
            "B_SIGNED": 0,
            "B_WIDTH": 7,
            "Y_WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "Control.v:21|Control.v:15"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2, 3, 4, 5, 6, 7, 8 ],
            "B": [ "1", "1", "1", "0", "0", "1", "1" ],
            "Y": [ 18 ]
          }
        },
        "$procmux$679_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 7,
            "B_SIGNED": 0,
            "B_WIDTH": 7,
            "Y_WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "Control.v:20|Control.v:15"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2, 3, 4, 5, 6, 7, 8 ],
            "B": [ "1", "1", "0", "0", "1", "0", "0" ],
            "Y": [ 21 ]
          }
        },
        "$procmux$680_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 7,
            "B_SIGNED": 0,
            "B_WIDTH": 7,
            "Y_WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "Control.v:19|Control.v:15"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2, 3, 4, 5, 6, 7, 8 ],
            "B": [ "1", "1", "0", "0", "0", "1", "1" ],
            "Y": [ 22 ]
          }
        },
        "$procmux$681_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 7,
            "B_SIGNED": 0,
            "B_WIDTH": 7,
            "Y_WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "Control.v:18|Control.v:15"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2, 3, 4, 5, 6, 7, 8 ],
            "B": [ "1", "1", "0", "0", "0", "1", "0" ],
            "Y": [ 23 ]
          }
        },
        "$procmux$682_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 7,
            "B_SIGNED": 0,
            "B_WIDTH": 7,
            "Y_WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "Control.v:17|Control.v:15"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2, 3, 4, 5, 6, 7, 8 ],
            "B": [ "1", "1", "0", "0", "0", "0", "0" ],
            "Y": [ 24 ]
          }
        },
        "$procmux$683_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 7,
            "B_SIGNED": 0,
            "B_WIDTH": 7,
            "Y_WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "Control.v:16|Control.v:15"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2, 3, 4, 5, 6, 7, 8 ],
            "B": [ "1", "1", "0", "0", "1", "1", "0" ],
            "Y": [ 25 ]
          }
        }
      },
      "netnames": {
        "$auto$opt_reduce.cc:132:opt_mux$2431": {
          "hide_name": 1,
          "bits": [ 20 ],
          "attributes": {
          }
        },
        "$procmux$677_CMP": {
          "hide_name": 1,
          "bits": [ 19 ],
          "attributes": {
          }
        },
        "$procmux$678_CMP": {
          "hide_name": 1,
          "bits": [ 18 ],
          "attributes": {
          }
        },
        "$procmux$679_CMP": {
          "hide_name": 1,
          "bits": [ 21 ],
          "attributes": {
          }
        },
        "$procmux$680_CMP": {
          "hide_name": 1,
          "bits": [ 22 ],
          "attributes": {
          }
        },
        "$procmux$681_CMP": {
          "hide_name": 1,
          "bits": [ 23 ],
          "attributes": {
          }
        },
        "$procmux$682_CMP": {
          "hide_name": 1,
          "bits": [ 24 ],
          "attributes": {
          }
        },
        "$procmux$683_CMP": {
          "hide_name": 1,
          "bits": [ 25 ],
          "attributes": {
          }
        },
        "ALUOp": {
          "hide_name": 0,
          "bits": [ 16, 17 ],
          "attributes": {
            "src": "Control.v:10"
          }
        },
        "ALUSrc": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "Control.v:3"
          }
        },
        "Branch": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "Control.v:8"
          }
        },
        "Jump": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "Control.v:9"
          }
        },
        "MemRead": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "Control.v:6"
          }
        },
        "MemWrite": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "Control.v:7"
          }
        },
        "MemtoReg": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "Control.v:4"
          }
        },
        "Opcode": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8 ],
          "attributes": {
            "src": "Control.v:2"
          }
        },
        "RegWrite": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "Control.v:5"
          }
        },
        "control": {
          "hide_name": 0,
          "bits": [ 16, 17, 15, 14, 13, 12, 11, 10, 9 ],
          "attributes": {
            "src": "Control.v:12"
          }
        }
      }
    },
    "DataMemory": {
      "attributes": {
        "src": "DataMemory.v:1"
      },
      "ports": {
        "clk": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "MemWrite": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "MemRead": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "address": {
          "direction": "input",
          "bits": [ 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68 ]
        },
        "WriteData": {
          "direction": "input",
          "bits": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132 ]
        },
        "ReadData": {
          "direction": "output",
          "bits": [ 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196 ]
        }
      },
      "cells": {
        "$auto$proc_dlatch.cc:238:make_hold$1379": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "Y": [ 197 ]
          }
        },
        "$auto$proc_dlatch.cc:238:make_hold$763": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3 ],
            "Y": [ 198 ]
          }
        },
        "$auto$proc_dlatch.cc:247:make_hold$1037": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 15,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213 ],
            "Y": [ 214 ]
          }
        },
        "$auto$proc_dlatch.cc:247:make_hold$1055": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 2,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 215, 198 ],
            "Y": [ 216 ]
          }
        },
        "$auto$proc_dlatch.cc:247:make_hold$1067": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 2,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 217, 4 ],
            "Y": [ 218 ]
          }
        },
        "$auto$proc_dlatch.cc:247:make_hold$1138": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 15,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 219, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 212, 213 ],
            "Y": [ 220 ]
          }
        },
        "$auto$proc_dlatch.cc:247:make_hold$1156": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 2,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 221, 198 ],
            "Y": [ 222 ]
          }
        },
        "$auto$proc_dlatch.cc:247:make_hold$1168": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 2,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 223, 4 ],
            "Y": [ 224 ]
          }
        },
        "$auto$proc_dlatch.cc:247:make_hold$1239": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 15,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 219, 199, 200, 201, 202, 203, 204, 205, 206, 208, 209, 210, 211, 212, 213 ],
            "Y": [ 225 ]
          }
        },
        "$auto$proc_dlatch.cc:247:make_hold$1257": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 2,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 226, 198 ],
            "Y": [ 227 ]
          }
        },
        "$auto$proc_dlatch.cc:247:make_hold$1269": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 2,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 228, 4 ],
            "Y": [ 229 ]
          }
        },
        "$auto$proc_dlatch.cc:247:make_hold$1340": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 15,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 219, 199, 200, 201, 202, 203, 204, 205, 207, 208, 209, 210, 211, 212, 213 ],
            "Y": [ 230 ]
          }
        },
        "$auto$proc_dlatch.cc:247:make_hold$1358": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 2,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 231, 198 ],
            "Y": [ 232 ]
          }
        },
        "$auto$proc_dlatch.cc:247:make_hold$1370": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 2,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 233, 4 ],
            "Y": [ 234 ]
          }
        },
        "$auto$proc_dlatch.cc:247:make_hold$1441": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 15,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 219, 199, 200, 201, 202, 203, 204, 205, 206, 207, 209, 210, 211, 212, 213 ],
            "Y": [ 235 ]
          }
        },
        "$auto$proc_dlatch.cc:247:make_hold$1459": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 2,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 236, 198 ],
            "Y": [ 237 ]
          }
        },
        "$auto$proc_dlatch.cc:247:make_hold$1471": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 2,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 238, 4 ],
            "Y": [ 239 ]
          }
        },
        "$auto$proc_dlatch.cc:247:make_hold$1542": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 15,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 219, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 211, 212, 213 ],
            "Y": [ 240 ]
          }
        },
        "$auto$proc_dlatch.cc:247:make_hold$1560": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 2,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 241, 198 ],
            "Y": [ 242 ]
          }
        },
        "$auto$proc_dlatch.cc:247:make_hold$1572": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 2,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 243, 4 ],
            "Y": [ 244 ]
          }
        },
        "$auto$proc_dlatch.cc:247:make_hold$1643": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 15,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 219, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 210, 211, 212, 213 ],
            "Y": [ 245 ]
          }
        },
        "$auto$proc_dlatch.cc:247:make_hold$1661": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 2,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 246, 198 ],
            "Y": [ 247 ]
          }
        },
        "$auto$proc_dlatch.cc:247:make_hold$1673": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 2,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 248, 4 ],
            "Y": [ 249 ]
          }
        },
        "$auto$proc_dlatch.cc:247:make_hold$1744": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 15,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 219, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 213 ],
            "Y": [ 250 ]
          }
        },
        "$auto$proc_dlatch.cc:247:make_hold$1762": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 2,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 251, 198 ],
            "Y": [ 252 ]
          }
        },
        "$auto$proc_dlatch.cc:247:make_hold$1774": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 2,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 253, 4 ],
            "Y": [ 254 ]
          }
        },
        "$auto$proc_dlatch.cc:247:make_hold$1845": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 15,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 219, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212 ],
            "Y": [ 255 ]
          }
        },
        "$auto$proc_dlatch.cc:247:make_hold$1863": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 2,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 256, 198 ],
            "Y": [ 257 ]
          }
        },
        "$auto$proc_dlatch.cc:247:make_hold$1875": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 2,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 258, 4 ],
            "Y": [ 259 ]
          }
        },
        "$auto$proc_dlatch.cc:247:make_hold$1946": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 15,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 219, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213 ],
            "Y": [ 260 ]
          }
        },
        "$auto$proc_dlatch.cc:247:make_hold$1964": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 2,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 261, 198 ],
            "Y": [ 262 ]
          }
        },
        "$auto$proc_dlatch.cc:247:make_hold$1976": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 2,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 263, 4 ],
            "Y": [ 264 ]
          }
        },
        "$auto$proc_dlatch.cc:247:make_hold$2047": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 15,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 219, 199, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213 ],
            "Y": [ 265 ]
          }
        },
        "$auto$proc_dlatch.cc:247:make_hold$2065": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 2,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 266, 198 ],
            "Y": [ 267 ]
          }
        },
        "$auto$proc_dlatch.cc:247:make_hold$2077": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 2,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 268, 4 ],
            "Y": [ 269 ]
          }
        },
        "$auto$proc_dlatch.cc:247:make_hold$2148": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 15,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 219, 199, 200, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213 ],
            "Y": [ 270 ]
          }
        },
        "$auto$proc_dlatch.cc:247:make_hold$2166": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 2,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 271, 198 ],
            "Y": [ 272 ]
          }
        },
        "$auto$proc_dlatch.cc:247:make_hold$2178": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 2,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 273, 4 ],
            "Y": [ 274 ]
          }
        },
        "$auto$proc_dlatch.cc:247:make_hold$2249": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 15,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 219, 199, 200, 201, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213 ],
            "Y": [ 275 ]
          }
        },
        "$auto$proc_dlatch.cc:247:make_hold$2267": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 2,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 276, 198 ],
            "Y": [ 277 ]
          }
        },
        "$auto$proc_dlatch.cc:247:make_hold$2279": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 2,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 278, 4 ],
            "Y": [ 279 ]
          }
        },
        "$auto$proc_dlatch.cc:247:make_hold$2350": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 15,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 219, 199, 200, 201, 202, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213 ],
            "Y": [ 280 ]
          }
        },
        "$auto$proc_dlatch.cc:247:make_hold$2368": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 2,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 281, 198 ],
            "Y": [ 282 ]
          }
        },
        "$auto$proc_dlatch.cc:247:make_hold$2380": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 2,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 283, 4 ],
            "Y": [ 284 ]
          }
        },
        "$auto$proc_dlatch.cc:247:make_hold$831": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 15,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 219, 199, 200, 201, 202, 203, 204, 206, 207, 208, 209, 210, 211, 212, 213 ],
            "Y": [ 285 ]
          }
        },
        "$auto$proc_dlatch.cc:247:make_hold$849": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 2,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 286, 198 ],
            "Y": [ 287 ]
          }
        },
        "$auto$proc_dlatch.cc:247:make_hold$865": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 2,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 288, 4 ],
            "Y": [ 289 ]
          }
        },
        "$auto$proc_dlatch.cc:247:make_hold$936": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 15,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 219, 199, 200, 201, 202, 203, 205, 206, 207, 208, 209, 210, 211, 212, 213 ],
            "Y": [ 290 ]
          }
        },
        "$auto$proc_dlatch.cc:247:make_hold$954": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 2,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 291, 198 ],
            "Y": [ 292 ]
          }
        },
        "$auto$proc_dlatch.cc:247:make_hold$966": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 2,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 293, 4 ],
            "Y": [ 294 ]
          }
        },
        "$auto$proc_dlatch.cc:251:make_hold$1041": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3 ],
            "B": [ 214 ],
            "Y": [ 295 ]
          }
        },
        "$auto$proc_dlatch.cc:251:make_hold$1047": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 197 ],
            "B": [ 295 ],
            "Y": [ 296 ]
          }
        },
        "$auto$proc_dlatch.cc:251:make_hold$1053": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3 ],
            "B": [ 296 ],
            "Y": [ 215 ]
          }
        },
        "$auto$proc_dlatch.cc:251:make_hold$1059": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 197 ],
            "B": [ 216 ],
            "Y": [ 297 ]
          }
        },
        "$auto$proc_dlatch.cc:251:make_hold$1065": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 197 ],
            "B": [ 297 ],
            "Y": [ 217 ]
          }
        },
        "$auto$proc_dlatch.cc:251:make_hold$1142": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3 ],
            "B": [ 220 ],
            "Y": [ 298 ]
          }
        },
        "$auto$proc_dlatch.cc:251:make_hold$1148": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 197 ],
            "B": [ 298 ],
            "Y": [ 299 ]
          }
        },
        "$auto$proc_dlatch.cc:251:make_hold$1154": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3 ],
            "B": [ 299 ],
            "Y": [ 221 ]
          }
        },
        "$auto$proc_dlatch.cc:251:make_hold$1160": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 197 ],
            "B": [ 222 ],
            "Y": [ 300 ]
          }
        },
        "$auto$proc_dlatch.cc:251:make_hold$1166": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 197 ],
            "B": [ 300 ],
            "Y": [ 223 ]
          }
        },
        "$auto$proc_dlatch.cc:251:make_hold$1243": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3 ],
            "B": [ 225 ],
            "Y": [ 301 ]
          }
        },
        "$auto$proc_dlatch.cc:251:make_hold$1249": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 197 ],
            "B": [ 301 ],
            "Y": [ 302 ]
          }
        },
        "$auto$proc_dlatch.cc:251:make_hold$1255": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3 ],
            "B": [ 302 ],
            "Y": [ 226 ]
          }
        },
        "$auto$proc_dlatch.cc:251:make_hold$1261": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 197 ],
            "B": [ 227 ],
            "Y": [ 303 ]
          }
        },
        "$auto$proc_dlatch.cc:251:make_hold$1267": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 197 ],
            "B": [ 303 ],
            "Y": [ 228 ]
          }
        },
        "$auto$proc_dlatch.cc:251:make_hold$1344": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3 ],
            "B": [ 230 ],
            "Y": [ 304 ]
          }
        },
        "$auto$proc_dlatch.cc:251:make_hold$1350": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 197 ],
            "B": [ 304 ],
            "Y": [ 305 ]
          }
        },
        "$auto$proc_dlatch.cc:251:make_hold$1356": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3 ],
            "B": [ 305 ],
            "Y": [ 231 ]
          }
        },
        "$auto$proc_dlatch.cc:251:make_hold$1362": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 197 ],
            "B": [ 232 ],
            "Y": [ 306 ]
          }
        },
        "$auto$proc_dlatch.cc:251:make_hold$1368": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 197 ],
            "B": [ 306 ],
            "Y": [ 233 ]
          }
        },
        "$auto$proc_dlatch.cc:251:make_hold$1445": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3 ],
            "B": [ 235 ],
            "Y": [ 307 ]
          }
        },
        "$auto$proc_dlatch.cc:251:make_hold$1451": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 197 ],
            "B": [ 307 ],
            "Y": [ 308 ]
          }
        },
        "$auto$proc_dlatch.cc:251:make_hold$1457": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3 ],
            "B": [ 308 ],
            "Y": [ 236 ]
          }
        },
        "$auto$proc_dlatch.cc:251:make_hold$1463": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 197 ],
            "B": [ 237 ],
            "Y": [ 309 ]
          }
        },
        "$auto$proc_dlatch.cc:251:make_hold$1469": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 197 ],
            "B": [ 309 ],
            "Y": [ 238 ]
          }
        },
        "$auto$proc_dlatch.cc:251:make_hold$1546": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3 ],
            "B": [ 240 ],
            "Y": [ 310 ]
          }
        },
        "$auto$proc_dlatch.cc:251:make_hold$1552": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 197 ],
            "B": [ 310 ],
            "Y": [ 311 ]
          }
        },
        "$auto$proc_dlatch.cc:251:make_hold$1558": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3 ],
            "B": [ 311 ],
            "Y": [ 241 ]
          }
        },
        "$auto$proc_dlatch.cc:251:make_hold$1564": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 197 ],
            "B": [ 242 ],
            "Y": [ 312 ]
          }
        },
        "$auto$proc_dlatch.cc:251:make_hold$1570": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 197 ],
            "B": [ 312 ],
            "Y": [ 243 ]
          }
        },
        "$auto$proc_dlatch.cc:251:make_hold$1647": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3 ],
            "B": [ 245 ],
            "Y": [ 313 ]
          }
        },
        "$auto$proc_dlatch.cc:251:make_hold$1653": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 197 ],
            "B": [ 313 ],
            "Y": [ 314 ]
          }
        },
        "$auto$proc_dlatch.cc:251:make_hold$1659": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3 ],
            "B": [ 314 ],
            "Y": [ 246 ]
          }
        },
        "$auto$proc_dlatch.cc:251:make_hold$1665": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 197 ],
            "B": [ 247 ],
            "Y": [ 315 ]
          }
        },
        "$auto$proc_dlatch.cc:251:make_hold$1671": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 197 ],
            "B": [ 315 ],
            "Y": [ 248 ]
          }
        },
        "$auto$proc_dlatch.cc:251:make_hold$1748": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3 ],
            "B": [ 250 ],
            "Y": [ 316 ]
          }
        },
        "$auto$proc_dlatch.cc:251:make_hold$1754": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 197 ],
            "B": [ 316 ],
            "Y": [ 317 ]
          }
        },
        "$auto$proc_dlatch.cc:251:make_hold$1760": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3 ],
            "B": [ 317 ],
            "Y": [ 251 ]
          }
        },
        "$auto$proc_dlatch.cc:251:make_hold$1766": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 197 ],
            "B": [ 252 ],
            "Y": [ 318 ]
          }
        },
        "$auto$proc_dlatch.cc:251:make_hold$1772": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 197 ],
            "B": [ 318 ],
            "Y": [ 253 ]
          }
        },
        "$auto$proc_dlatch.cc:251:make_hold$1849": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3 ],
            "B": [ 255 ],
            "Y": [ 319 ]
          }
        },
        "$auto$proc_dlatch.cc:251:make_hold$1855": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 197 ],
            "B": [ 319 ],
            "Y": [ 320 ]
          }
        },
        "$auto$proc_dlatch.cc:251:make_hold$1861": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3 ],
            "B": [ 320 ],
            "Y": [ 256 ]
          }
        },
        "$auto$proc_dlatch.cc:251:make_hold$1867": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 197 ],
            "B": [ 257 ],
            "Y": [ 321 ]
          }
        },
        "$auto$proc_dlatch.cc:251:make_hold$1873": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 197 ],
            "B": [ 321 ],
            "Y": [ 258 ]
          }
        },
        "$auto$proc_dlatch.cc:251:make_hold$1950": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3 ],
            "B": [ 260 ],
            "Y": [ 322 ]
          }
        },
        "$auto$proc_dlatch.cc:251:make_hold$1956": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 197 ],
            "B": [ 322 ],
            "Y": [ 323 ]
          }
        },
        "$auto$proc_dlatch.cc:251:make_hold$1962": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3 ],
            "B": [ 323 ],
            "Y": [ 261 ]
          }
        },
        "$auto$proc_dlatch.cc:251:make_hold$1968": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 197 ],
            "B": [ 262 ],
            "Y": [ 324 ]
          }
        },
        "$auto$proc_dlatch.cc:251:make_hold$1974": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 197 ],
            "B": [ 324 ],
            "Y": [ 263 ]
          }
        },
        "$auto$proc_dlatch.cc:251:make_hold$2051": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3 ],
            "B": [ 265 ],
            "Y": [ 325 ]
          }
        },
        "$auto$proc_dlatch.cc:251:make_hold$2057": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 197 ],
            "B": [ 325 ],
            "Y": [ 326 ]
          }
        },
        "$auto$proc_dlatch.cc:251:make_hold$2063": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3 ],
            "B": [ 326 ],
            "Y": [ 266 ]
          }
        },
        "$auto$proc_dlatch.cc:251:make_hold$2069": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 197 ],
            "B": [ 267 ],
            "Y": [ 327 ]
          }
        },
        "$auto$proc_dlatch.cc:251:make_hold$2075": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 197 ],
            "B": [ 327 ],
            "Y": [ 268 ]
          }
        },
        "$auto$proc_dlatch.cc:251:make_hold$2152": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3 ],
            "B": [ 270 ],
            "Y": [ 328 ]
          }
        },
        "$auto$proc_dlatch.cc:251:make_hold$2158": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 197 ],
            "B": [ 328 ],
            "Y": [ 329 ]
          }
        },
        "$auto$proc_dlatch.cc:251:make_hold$2164": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3 ],
            "B": [ 329 ],
            "Y": [ 271 ]
          }
        },
        "$auto$proc_dlatch.cc:251:make_hold$2170": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 197 ],
            "B": [ 272 ],
            "Y": [ 330 ]
          }
        },
        "$auto$proc_dlatch.cc:251:make_hold$2176": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 197 ],
            "B": [ 330 ],
            "Y": [ 273 ]
          }
        },
        "$auto$proc_dlatch.cc:251:make_hold$2253": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3 ],
            "B": [ 275 ],
            "Y": [ 331 ]
          }
        },
        "$auto$proc_dlatch.cc:251:make_hold$2259": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 197 ],
            "B": [ 331 ],
            "Y": [ 332 ]
          }
        },
        "$auto$proc_dlatch.cc:251:make_hold$2265": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3 ],
            "B": [ 332 ],
            "Y": [ 276 ]
          }
        },
        "$auto$proc_dlatch.cc:251:make_hold$2271": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 197 ],
            "B": [ 277 ],
            "Y": [ 333 ]
          }
        },
        "$auto$proc_dlatch.cc:251:make_hold$2277": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 197 ],
            "B": [ 333 ],
            "Y": [ 278 ]
          }
        },
        "$auto$proc_dlatch.cc:251:make_hold$2354": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3 ],
            "B": [ 280 ],
            "Y": [ 334 ]
          }
        },
        "$auto$proc_dlatch.cc:251:make_hold$2360": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 197 ],
            "B": [ 334 ],
            "Y": [ 335 ]
          }
        },
        "$auto$proc_dlatch.cc:251:make_hold$2366": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3 ],
            "B": [ 335 ],
            "Y": [ 281 ]
          }
        },
        "$auto$proc_dlatch.cc:251:make_hold$2372": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 197 ],
            "B": [ 282 ],
            "Y": [ 336 ]
          }
        },
        "$auto$proc_dlatch.cc:251:make_hold$2378": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 197 ],
            "B": [ 336 ],
            "Y": [ 283 ]
          }
        },
        "$auto$proc_dlatch.cc:251:make_hold$835": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3 ],
            "B": [ 285 ],
            "Y": [ 337 ]
          }
        },
        "$auto$proc_dlatch.cc:251:make_hold$841": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 197 ],
            "B": [ 337 ],
            "Y": [ 338 ]
          }
        },
        "$auto$proc_dlatch.cc:251:make_hold$847": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3 ],
            "B": [ 338 ],
            "Y": [ 286 ]
          }
        },
        "$auto$proc_dlatch.cc:251:make_hold$853": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 197 ],
            "B": [ 287 ],
            "Y": [ 339 ]
          }
        },
        "$auto$proc_dlatch.cc:251:make_hold$859": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 197 ],
            "B": [ 339 ],
            "Y": [ 288 ]
          }
        },
        "$auto$proc_dlatch.cc:251:make_hold$940": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3 ],
            "B": [ 290 ],
            "Y": [ 340 ]
          }
        },
        "$auto$proc_dlatch.cc:251:make_hold$946": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 197 ],
            "B": [ 340 ],
            "Y": [ 341 ]
          }
        },
        "$auto$proc_dlatch.cc:251:make_hold$952": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3 ],
            "B": [ 341 ],
            "Y": [ 291 ]
          }
        },
        "$auto$proc_dlatch.cc:251:make_hold$958": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 197 ],
            "B": [ 292 ],
            "Y": [ 342 ]
          }
        },
        "$auto$proc_dlatch.cc:251:make_hold$964": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 197 ],
            "B": [ 342 ],
            "Y": [ 293 ]
          }
        },
        "$auto$proc_dlatch.cc:409:proc_dlatch$1069": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 218 ],
            "Y": [ 343 ]
          }
        },
        "$auto$proc_dlatch.cc:409:proc_dlatch$1071": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": 1,
            "WIDTH": 64
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132 ],
            "EN": [ 343 ],
            "Q": [ 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407 ]
          }
        },
        "$auto$proc_dlatch.cc:409:proc_dlatch$1170": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 224 ],
            "Y": [ 408 ]
          }
        },
        "$auto$proc_dlatch.cc:409:proc_dlatch$1172": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": 1,
            "WIDTH": 64
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132 ],
            "EN": [ 408 ],
            "Q": [ 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472 ]
          }
        },
        "$auto$proc_dlatch.cc:409:proc_dlatch$1271": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 229 ],
            "Y": [ 473 ]
          }
        },
        "$auto$proc_dlatch.cc:409:proc_dlatch$1273": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": 1,
            "WIDTH": 64
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132 ],
            "EN": [ 473 ],
            "Q": [ 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537 ]
          }
        },
        "$auto$proc_dlatch.cc:409:proc_dlatch$1372": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 234 ],
            "Y": [ 538 ]
          }
        },
        "$auto$proc_dlatch.cc:409:proc_dlatch$1374": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": 1,
            "WIDTH": 64
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132 ],
            "EN": [ 538 ],
            "Q": [ 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602 ]
          }
        },
        "$auto$proc_dlatch.cc:409:proc_dlatch$1473": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 239 ],
            "Y": [ 603 ]
          }
        },
        "$auto$proc_dlatch.cc:409:proc_dlatch$1475": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": 1,
            "WIDTH": 64
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132 ],
            "EN": [ 603 ],
            "Q": [ 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667 ]
          }
        },
        "$auto$proc_dlatch.cc:409:proc_dlatch$1574": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 244 ],
            "Y": [ 668 ]
          }
        },
        "$auto$proc_dlatch.cc:409:proc_dlatch$1576": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": 1,
            "WIDTH": 64
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132 ],
            "EN": [ 668 ],
            "Q": [ 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732 ]
          }
        },
        "$auto$proc_dlatch.cc:409:proc_dlatch$1675": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 249 ],
            "Y": [ 733 ]
          }
        },
        "$auto$proc_dlatch.cc:409:proc_dlatch$1677": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": 1,
            "WIDTH": 64
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132 ],
            "EN": [ 733 ],
            "Q": [ 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797 ]
          }
        },
        "$auto$proc_dlatch.cc:409:proc_dlatch$1776": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 254 ],
            "Y": [ 798 ]
          }
        },
        "$auto$proc_dlatch.cc:409:proc_dlatch$1778": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": 1,
            "WIDTH": 64
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132 ],
            "EN": [ 798 ],
            "Q": [ 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862 ]
          }
        },
        "$auto$proc_dlatch.cc:409:proc_dlatch$1877": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 259 ],
            "Y": [ 863 ]
          }
        },
        "$auto$proc_dlatch.cc:409:proc_dlatch$1879": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": 1,
            "WIDTH": 64
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132 ],
            "EN": [ 863 ],
            "Q": [ 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927 ]
          }
        },
        "$auto$proc_dlatch.cc:409:proc_dlatch$1978": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 264 ],
            "Y": [ 928 ]
          }
        },
        "$auto$proc_dlatch.cc:409:proc_dlatch$1980": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": 1,
            "WIDTH": 64
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132 ],
            "EN": [ 928 ],
            "Q": [ 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992 ]
          }
        },
        "$auto$proc_dlatch.cc:409:proc_dlatch$2079": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 269 ],
            "Y": [ 993 ]
          }
        },
        "$auto$proc_dlatch.cc:409:proc_dlatch$2081": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": 1,
            "WIDTH": 64
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132 ],
            "EN": [ 993 ],
            "Q": [ 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016, 1017, 1018, 1019, 1020, 1021, 1022, 1023, 1024, 1025, 1026, 1027, 1028, 1029, 1030, 1031, 1032, 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 1051, 1052, 1053, 1054, 1055, 1056, 1057 ]
          }
        },
        "$auto$proc_dlatch.cc:409:proc_dlatch$2180": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 274 ],
            "Y": [ 1058 ]
          }
        },
        "$auto$proc_dlatch.cc:409:proc_dlatch$2182": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": 1,
            "WIDTH": 64
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132 ],
            "EN": [ 1058 ],
            "Q": [ 1059, 1060, 1061, 1062, 1063, 1064, 1065, 1066, 1067, 1068, 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 1087, 1088, 1089, 1090, 1091, 1092, 1093, 1094, 1095, 1096, 1097, 1098, 1099, 1100, 1101, 1102, 1103, 1104, 1105, 1106, 1107, 1108, 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122 ]
          }
        },
        "$auto$proc_dlatch.cc:409:proc_dlatch$2281": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 279 ],
            "Y": [ 1123 ]
          }
        },
        "$auto$proc_dlatch.cc:409:proc_dlatch$2283": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": 1,
            "WIDTH": 64
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132 ],
            "EN": [ 1123 ],
            "Q": [ 1124, 1125, 1126, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1134, 1135, 1136, 1137, 1138, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175, 1176, 1177, 1178, 1179, 1180, 1181, 1182, 1183, 1184, 1185, 1186, 1187 ]
          }
        },
        "$auto$proc_dlatch.cc:409:proc_dlatch$2382": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 284 ],
            "Y": [ 1188 ]
          }
        },
        "$auto$proc_dlatch.cc:409:proc_dlatch$2384": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": 1,
            "WIDTH": 64
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132 ],
            "EN": [ 1188 ],
            "Q": [ 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1200, 1201, 1202, 1203, 1204, 1205, 1206, 1207, 1208, 1209, 1210, 1211, 1212, 1213, 1214, 1215, 1216, 1217, 1218, 1219, 1220, 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1230, 1231, 1232, 1233, 1234, 1235, 1236, 1237, 1238, 1239, 1240, 1241, 1242, 1243, 1244, 1245, 1246, 1247, 1248, 1249, 1250, 1251, 1252 ]
          }
        },
        "$auto$proc_dlatch.cc:409:proc_dlatch$758": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": 1,
            "WIDTH": 64
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 1253, 1254, 1255, 1256, 1257, 1258, 1259, 1260, 1261, 1262, 1263, 1264, 1265, 1266, 1267, 1268, 1269, 1270, 1271, 1272, 1273, 1274, 1275, 1276, 1277, 1278, 1279, 1280, 1281, 1282, 1283, 1284, 1285, 1286, 1287, 1288, 1289, 1290, 1291, 1292, 1293, 1294, 1295, 1296, 1297, 1298, 1299, 1300, 1301, 1302, 1303, 1304, 1305, 1306, 1307, 1308, 1309, 1310, 1311, 1312, 1313, 1314, 1315, 1316 ],
            "EN": [ 4 ],
            "Q": [ 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196 ]
          }
        },
        "$auto$proc_dlatch.cc:409:proc_dlatch$867": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 289 ],
            "Y": [ 1317 ]
          }
        },
        "$auto$proc_dlatch.cc:409:proc_dlatch$869": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": 1,
            "WIDTH": 64
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132 ],
            "EN": [ 1317 ],
            "Q": [ 1318, 1319, 1320, 1321, 1322, 1323, 1324, 1325, 1326, 1327, 1328, 1329, 1330, 1331, 1332, 1333, 1334, 1335, 1336, 1337, 1338, 1339, 1340, 1341, 1342, 1343, 1344, 1345, 1346, 1347, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1376, 1377, 1378, 1379, 1380, 1381 ]
          }
        },
        "$auto$proc_dlatch.cc:409:proc_dlatch$968": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 294 ],
            "Y": [ 1382 ]
          }
        },
        "$auto$proc_dlatch.cc:409:proc_dlatch$970": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": 1,
            "WIDTH": 64
          },
          "attributes": {
            "src": "DataMemory.v:10"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132 ],
            "EN": [ 1382 ],
            "Q": [ 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1405, 1406, 1407, 1408, 1409, 1410, 1411, 1412, 1413, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446 ]
          }
        },
        "$procmux$592": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": 15,
            "WIDTH": 64
          },
          "attributes": {
            "full_case": 1,
            "src": "DataMemory.v:1"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1405, 1406, 1407, 1408, 1409, 1410, 1411, 1412, 1413, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446 ],
            "B": [ 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1200, 1201, 1202, 1203, 1204, 1205, 1206, 1207, 1208, 1209, 1210, 1211, 1212, 1213, 1214, 1215, 1216, 1217, 1218, 1219, 1220, 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1230, 1231, 1232, 1233, 1234, 1235, 1236, 1237, 1238, 1239, 1240, 1241, 1242, 1243, 1244, 1245, 1246, 1247, 1248, 1249, 1250, 1251, 1252, 1124, 1125, 1126, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1134, 1135, 1136, 1137, 1138, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175, 1176, 1177, 1178, 1179, 1180, 1181, 1182, 1183, 1184, 1185, 1186, 1187, 1059, 1060, 1061, 1062, 1063, 1064, 1065, 1066, 1067, 1068, 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 1087, 1088, 1089, 1090, 1091, 1092, 1093, 1094, 1095, 1096, 1097, 1098, 1099, 1100, 1101, 1102, 1103, 1104, 1105, 1106, 1107, 1108, 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016, 1017, 1018, 1019, 1020, 1021, 1022, 1023, 1024, 1025, 1026, 1027, 1028, 1029, 1030, 1031, 1032, 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 1051, 1052, 1053, 1054, 1055, 1056, 1057, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 1318, 1319, 1320, 1321, 1322, 1323, 1324, 1325, 1326, 1327, 1328, 1329, 1330, 1331, 1332, 1333, 1334, 1335, 1336, 1337, 1338, 1339, 1340, 1341, 1342, 1343, 1344, 1345, 1346, 1347, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1376, 1377, 1378, 1379, 1380, 1381 ],
            "S": [ 203, 202, 201, 200, 199, 213, 212, 219, 211, 210, 209, 208, 207, 206, 205 ],
            "Y": [ 1253, 1254, 1255, 1256, 1257, 1258, 1259, 1260, 1261, 1262, 1263, 1264, 1265, 1266, 1267, 1268, 1269, 1270, 1271, 1272, 1273, 1274, 1275, 1276, 1277, 1278, 1279, 1280, 1281, 1282, 1283, 1284, 1285, 1286, 1287, 1288, 1289, 1290, 1291, 1292, 1293, 1294, 1295, 1296, 1297, 1298, 1299, 1300, 1301, 1302, 1303, 1304, 1305, 1306, 1307, 1308, 1309, 1310, 1311, 1312, 1313, 1314, 1315, 1316 ]
          }
        },
        "$procmux$593_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 4,
            "B_SIGNED": 0,
            "B_WIDTH": 4,
            "Y_WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "DataMemory.v:1"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5, 6, 7, 8 ],
            "B": [ "1", "1", "1", "1" ],
            "Y": [ 203 ]
          }
        },
        "$procmux$594_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 4,
            "B_SIGNED": 0,
            "B_WIDTH": 4,
            "Y_WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "DataMemory.v:1"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5, 6, 7, 8 ],
            "B": [ "0", "1", "1", "1" ],
            "Y": [ 202 ]
          }
        },
        "$procmux$595_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 4,
            "B_SIGNED": 0,
            "B_WIDTH": 4,
            "Y_WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "DataMemory.v:1"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5, 6, 7, 8 ],
            "B": [ "1", "0", "1", "1" ],
            "Y": [ 201 ]
          }
        },
        "$procmux$596_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 4,
            "B_SIGNED": 0,
            "B_WIDTH": 4,
            "Y_WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "DataMemory.v:1"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5, 6, 7, 8 ],
            "B": [ "0", "0", "1", "1" ],
            "Y": [ 200 ]
          }
        },
        "$procmux$597_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 4,
            "B_SIGNED": 0,
            "B_WIDTH": 4,
            "Y_WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "DataMemory.v:1"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5, 6, 7, 8 ],
            "B": [ "1", "1", "0", "1" ],
            "Y": [ 199 ]
          }
        },
        "$procmux$598_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 4,
            "B_SIGNED": 0,
            "B_WIDTH": 4,
            "Y_WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "DataMemory.v:1"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5, 6, 7, 8 ],
            "B": [ "0", "1", "0", "1" ],
            "Y": [ 213 ]
          }
        },
        "$procmux$599_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 4,
            "B_SIGNED": 0,
            "B_WIDTH": 4,
            "Y_WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "DataMemory.v:1"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5, 6, 7, 8 ],
            "B": [ "1", "0", "0", "1" ],
            "Y": [ 212 ]
          }
        },
        "$procmux$600_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 4,
            "B_SIGNED": 0,
            "B_WIDTH": 4,
            "Y_WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "DataMemory.v:1"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5, 6, 7, 8 ],
            "B": [ "0", "0", "0", "1" ],
            "Y": [ 219 ]
          }
        },
        "$procmux$601_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 4,
            "B_SIGNED": 0,
            "B_WIDTH": 4,
            "Y_WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "DataMemory.v:1"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5, 6, 7, 8 ],
            "B": [ "1", "1", "1", "0" ],
            "Y": [ 211 ]
          }
        },
        "$procmux$602_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 4,
            "B_SIGNED": 0,
            "B_WIDTH": 4,
            "Y_WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "DataMemory.v:1"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5, 6, 7, 8 ],
            "B": [ "0", "1", "1", "0" ],
            "Y": [ 210 ]
          }
        },
        "$procmux$603_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 4,
            "B_SIGNED": 0,
            "B_WIDTH": 4,
            "Y_WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "DataMemory.v:1"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5, 6, 7, 8 ],
            "B": [ "1", "0", "1", "0" ],
            "Y": [ 209 ]
          }
        },
        "$procmux$604_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 4,
            "B_SIGNED": 0,
            "B_WIDTH": 4,
            "Y_WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "DataMemory.v:1"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5, 6, 7, 8 ],
            "B": [ "0", "0", "1", "0" ],
            "Y": [ 208 ]
          }
        },
        "$procmux$605_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 4,
            "B_SIGNED": 0,
            "B_WIDTH": 4,
            "Y_WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "DataMemory.v:1"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5, 6, 7, 8 ],
            "B": [ "1", "1", "0", "0" ],
            "Y": [ 207 ]
          }
        },
        "$procmux$606_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 4,
            "B_SIGNED": 0,
            "B_WIDTH": 4,
            "Y_WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "DataMemory.v:1"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5, 6, 7, 8 ],
            "B": [ "0", "1", "0", "0" ],
            "Y": [ 206 ]
          }
        },
        "$procmux$607_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 4,
            "B_SIGNED": 0,
            "B_WIDTH": 4,
            "Y_WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "DataMemory.v:1"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5, 6, 7, 8 ],
            "B": [ "1", "0", "0", "0" ],
            "Y": [ 205 ]
          }
        },
        "$procmux$608_CMP0": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 4,
            "Y_WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "DataMemory.v:1"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5, 6, 7, 8 ],
            "Y": [ 204 ]
          }
        }
      },
      "netnames": {
        "$0\\ReadData[63:0]": {
          "hide_name": 1,
          "bits": [ 1253, 1254, 1255, 1256, 1257, 1258, 1259, 1260, 1261, 1262, 1263, 1264, 1265, 1266, 1267, 1268, 1269, 1270, 1271, 1272, 1273, 1274, 1275, 1276, 1277, 1278, 1279, 1280, 1281, 1282, 1283, 1284, 1285, 1286, 1287, 1288, 1289, 1290, 1291, 1292, 1293, 1294, 1295, 1296, 1297, 1298, 1299, 1300, 1301, 1302, 1303, 1304, 1305, 1306, 1307, 1308, 1309, 1310, 1311, 1312, 1313, 1314, 1315, 1316 ],
          "attributes": {
            "src": "DataMemory.v:10"
          }
        },
        "$auto$rtlil.cc:1832:Not$1070": {
          "hide_name": 1,
          "bits": [ 343 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1832:Not$1073": {
          "hide_name": 1,
          "bits": [ 197 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1832:Not$1171": {
          "hide_name": 1,
          "bits": [ 408 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1832:Not$1272": {
          "hide_name": 1,
          "bits": [ 473 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1832:Not$1373": {
          "hide_name": 1,
          "bits": [ 538 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1832:Not$1474": {
          "hide_name": 1,
          "bits": [ 603 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1832:Not$1575": {
          "hide_name": 1,
          "bits": [ 668 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1832:Not$1676": {
          "hide_name": 1,
          "bits": [ 733 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1832:Not$1777": {
          "hide_name": 1,
          "bits": [ 798 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1832:Not$1878": {
          "hide_name": 1,
          "bits": [ 863 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1832:Not$1979": {
          "hide_name": 1,
          "bits": [ 928 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1832:Not$2080": {
          "hide_name": 1,
          "bits": [ 993 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1832:Not$2181": {
          "hide_name": 1,
          "bits": [ 1058 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1832:Not$2282": {
          "hide_name": 1,
          "bits": [ 1123 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1832:Not$2383": {
          "hide_name": 1,
          "bits": [ 1188 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1832:Not$764": {
          "hide_name": 1,
          "bits": [ 198 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1832:Not$868": {
          "hide_name": 1,
          "bits": [ 1317 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1832:Not$969": {
          "hide_name": 1,
          "bits": [ 1382 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1836:ReduceOr$1038": {
          "hide_name": 1,
          "bits": [ 214 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1836:ReduceOr$1044": {
          "hide_name": 1,
          "bits": [ 295 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1836:ReduceOr$1050": {
          "hide_name": 1,
          "bits": [ 296 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1836:ReduceOr$1056": {
          "hide_name": 1,
          "bits": [ 216 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1836:ReduceOr$1062": {
          "hide_name": 1,
          "bits": [ 297 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1836:ReduceOr$1068": {
          "hide_name": 1,
          "bits": [ 218 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1836:ReduceOr$1139": {
          "hide_name": 1,
          "bits": [ 220 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1836:ReduceOr$1145": {
          "hide_name": 1,
          "bits": [ 298 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1836:ReduceOr$1151": {
          "hide_name": 1,
          "bits": [ 299 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1836:ReduceOr$1157": {
          "hide_name": 1,
          "bits": [ 222 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1836:ReduceOr$1163": {
          "hide_name": 1,
          "bits": [ 300 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1836:ReduceOr$1169": {
          "hide_name": 1,
          "bits": [ 224 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1836:ReduceOr$1240": {
          "hide_name": 1,
          "bits": [ 225 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1836:ReduceOr$1246": {
          "hide_name": 1,
          "bits": [ 301 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1836:ReduceOr$1252": {
          "hide_name": 1,
          "bits": [ 302 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1836:ReduceOr$1258": {
          "hide_name": 1,
          "bits": [ 227 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1836:ReduceOr$1264": {
          "hide_name": 1,
          "bits": [ 303 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1836:ReduceOr$1270": {
          "hide_name": 1,
          "bits": [ 229 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1836:ReduceOr$1341": {
          "hide_name": 1,
          "bits": [ 230 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1836:ReduceOr$1347": {
          "hide_name": 1,
          "bits": [ 304 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1836:ReduceOr$1353": {
          "hide_name": 1,
          "bits": [ 305 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1836:ReduceOr$1359": {
          "hide_name": 1,
          "bits": [ 232 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1836:ReduceOr$1365": {
          "hide_name": 1,
          "bits": [ 306 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1836:ReduceOr$1371": {
          "hide_name": 1,
          "bits": [ 234 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1836:ReduceOr$1442": {
          "hide_name": 1,
          "bits": [ 235 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1836:ReduceOr$1448": {
          "hide_name": 1,
          "bits": [ 307 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1836:ReduceOr$1454": {
          "hide_name": 1,
          "bits": [ 308 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1836:ReduceOr$1460": {
          "hide_name": 1,
          "bits": [ 237 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1836:ReduceOr$1466": {
          "hide_name": 1,
          "bits": [ 309 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1836:ReduceOr$1472": {
          "hide_name": 1,
          "bits": [ 239 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1836:ReduceOr$1543": {
          "hide_name": 1,
          "bits": [ 240 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1836:ReduceOr$1549": {
          "hide_name": 1,
          "bits": [ 310 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1836:ReduceOr$1555": {
          "hide_name": 1,
          "bits": [ 311 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1836:ReduceOr$1561": {
          "hide_name": 1,
          "bits": [ 242 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1836:ReduceOr$1567": {
          "hide_name": 1,
          "bits": [ 312 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1836:ReduceOr$1573": {
          "hide_name": 1,
          "bits": [ 244 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1836:ReduceOr$1644": {
          "hide_name": 1,
          "bits": [ 245 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1836:ReduceOr$1650": {
          "hide_name": 1,
          "bits": [ 313 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1836:ReduceOr$1656": {
          "hide_name": 1,
          "bits": [ 314 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1836:ReduceOr$1662": {
          "hide_name": 1,
          "bits": [ 247 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1836:ReduceOr$1668": {
          "hide_name": 1,
          "bits": [ 315 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1836:ReduceOr$1674": {
          "hide_name": 1,
          "bits": [ 249 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1836:ReduceOr$1745": {
          "hide_name": 1,
          "bits": [ 250 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1836:ReduceOr$1751": {
          "hide_name": 1,
          "bits": [ 316 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1836:ReduceOr$1757": {
          "hide_name": 1,
          "bits": [ 317 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1836:ReduceOr$1763": {
          "hide_name": 1,
          "bits": [ 252 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1836:ReduceOr$1769": {
          "hide_name": 1,
          "bits": [ 318 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1836:ReduceOr$1775": {
          "hide_name": 1,
          "bits": [ 254 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1836:ReduceOr$1846": {
          "hide_name": 1,
          "bits": [ 255 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1836:ReduceOr$1852": {
          "hide_name": 1,
          "bits": [ 319 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1836:ReduceOr$1858": {
          "hide_name": 1,
          "bits": [ 320 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1836:ReduceOr$1864": {
          "hide_name": 1,
          "bits": [ 257 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1836:ReduceOr$1870": {
          "hide_name": 1,
          "bits": [ 321 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1836:ReduceOr$1876": {
          "hide_name": 1,
          "bits": [ 259 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1836:ReduceOr$1947": {
          "hide_name": 1,
          "bits": [ 260 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1836:ReduceOr$1953": {
          "hide_name": 1,
          "bits": [ 322 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1836:ReduceOr$1959": {
          "hide_name": 1,
          "bits": [ 323 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1836:ReduceOr$1965": {
          "hide_name": 1,
          "bits": [ 262 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1836:ReduceOr$1971": {
          "hide_name": 1,
          "bits": [ 324 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1836:ReduceOr$1977": {
          "hide_name": 1,
          "bits": [ 264 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1836:ReduceOr$2048": {
          "hide_name": 1,
          "bits": [ 265 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1836:ReduceOr$2054": {
          "hide_name": 1,
          "bits": [ 325 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1836:ReduceOr$2060": {
          "hide_name": 1,
          "bits": [ 326 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1836:ReduceOr$2066": {
          "hide_name": 1,
          "bits": [ 267 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1836:ReduceOr$2072": {
          "hide_name": 1,
          "bits": [ 327 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1836:ReduceOr$2078": {
          "hide_name": 1,
          "bits": [ 269 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1836:ReduceOr$2149": {
          "hide_name": 1,
          "bits": [ 270 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1836:ReduceOr$2155": {
          "hide_name": 1,
          "bits": [ 328 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1836:ReduceOr$2161": {
          "hide_name": 1,
          "bits": [ 329 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1836:ReduceOr$2167": {
          "hide_name": 1,
          "bits": [ 272 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1836:ReduceOr$2173": {
          "hide_name": 1,
          "bits": [ 330 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1836:ReduceOr$2179": {
          "hide_name": 1,
          "bits": [ 274 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1836:ReduceOr$2250": {
          "hide_name": 1,
          "bits": [ 275 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1836:ReduceOr$2256": {
          "hide_name": 1,
          "bits": [ 331 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1836:ReduceOr$2262": {
          "hide_name": 1,
          "bits": [ 332 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1836:ReduceOr$2268": {
          "hide_name": 1,
          "bits": [ 277 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1836:ReduceOr$2274": {
          "hide_name": 1,
          "bits": [ 333 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1836:ReduceOr$2280": {
          "hide_name": 1,
          "bits": [ 279 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1836:ReduceOr$2351": {
          "hide_name": 1,
          "bits": [ 280 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1836:ReduceOr$2357": {
          "hide_name": 1,
          "bits": [ 334 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1836:ReduceOr$2363": {
          "hide_name": 1,
          "bits": [ 335 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1836:ReduceOr$2369": {
          "hide_name": 1,
          "bits": [ 282 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1836:ReduceOr$2375": {
          "hide_name": 1,
          "bits": [ 336 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1836:ReduceOr$2381": {
          "hide_name": 1,
          "bits": [ 284 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1836:ReduceOr$832": {
          "hide_name": 1,
          "bits": [ 285 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1836:ReduceOr$838": {
          "hide_name": 1,
          "bits": [ 337 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1836:ReduceOr$844": {
          "hide_name": 1,
          "bits": [ 338 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1836:ReduceOr$850": {
          "hide_name": 1,
          "bits": [ 287 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1836:ReduceOr$856": {
          "hide_name": 1,
          "bits": [ 339 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1836:ReduceOr$866": {
          "hide_name": 1,
          "bits": [ 289 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1836:ReduceOr$937": {
          "hide_name": 1,
          "bits": [ 290 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1836:ReduceOr$943": {
          "hide_name": 1,
          "bits": [ 340 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1836:ReduceOr$949": {
          "hide_name": 1,
          "bits": [ 341 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1836:ReduceOr$955": {
          "hide_name": 1,
          "bits": [ 292 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1836:ReduceOr$961": {
          "hide_name": 1,
          "bits": [ 342 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1836:ReduceOr$967": {
          "hide_name": 1,
          "bits": [ 294 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1862:And$1000": {
          "hide_name": 1,
          "bits": [ 213 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1862:And$1004": {
          "hide_name": 1,
          "bits": [ 212 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1862:And$1008": {
          "hide_name": 1,
          "bits": [ 211 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1862:And$1012": {
          "hide_name": 1,
          "bits": [ 210 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1862:And$1016": {
          "hide_name": 1,
          "bits": [ 209 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1862:And$1020": {
          "hide_name": 1,
          "bits": [ 208 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1862:And$1024": {
          "hide_name": 1,
          "bits": [ 207 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1862:And$1028": {
          "hide_name": 1,
          "bits": [ 206 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1862:And$1032": {
          "hide_name": 1,
          "bits": [ 205 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1862:And$1036": {
          "hide_name": 1,
          "bits": [ 204 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1862:And$1054": {
          "hide_name": 1,
          "bits": [ 215 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1862:And$1066": {
          "hide_name": 1,
          "bits": [ 217 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1862:And$1081": {
          "hide_name": 1,
          "bits": [ 203 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1862:And$1085": {
          "hide_name": 1,
          "bits": [ 202 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1862:And$1089": {
          "hide_name": 1,
          "bits": [ 201 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1862:And$1093": {
          "hide_name": 1,
          "bits": [ 200 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1862:And$1097": {
          "hide_name": 1,
          "bits": [ 199 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1862:And$1109": {
          "hide_name": 1,
          "bits": [ 219 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1862:And$1155": {
          "hide_name": 1,
          "bits": [ 221 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1862:And$1167": {
          "hide_name": 1,
          "bits": [ 223 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1862:And$1256": {
          "hide_name": 1,
          "bits": [ 226 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1862:And$1268": {
          "hide_name": 1,
          "bits": [ 228 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1862:And$1357": {
          "hide_name": 1,
          "bits": [ 231 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1862:And$1369": {
          "hide_name": 1,
          "bits": [ 233 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1862:And$1458": {
          "hide_name": 1,
          "bits": [ 236 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1862:And$1470": {
          "hide_name": 1,
          "bits": [ 238 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1862:And$1559": {
          "hide_name": 1,
          "bits": [ 241 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1862:And$1571": {
          "hide_name": 1,
          "bits": [ 243 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1862:And$1660": {
          "hide_name": 1,
          "bits": [ 246 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1862:And$1672": {
          "hide_name": 1,
          "bits": [ 248 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1862:And$1761": {
          "hide_name": 1,
          "bits": [ 251 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1862:And$1773": {
          "hide_name": 1,
          "bits": [ 253 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1862:And$1862": {
          "hide_name": 1,
          "bits": [ 256 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1862:And$1874": {
          "hide_name": 1,
          "bits": [ 258 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1862:And$1963": {
          "hide_name": 1,
          "bits": [ 261 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1862:And$1975": {
          "hide_name": 1,
          "bits": [ 263 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1862:And$2064": {
          "hide_name": 1,
          "bits": [ 266 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1862:And$2076": {
          "hide_name": 1,
          "bits": [ 268 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1862:And$2165": {
          "hide_name": 1,
          "bits": [ 271 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1862:And$2177": {
          "hide_name": 1,
          "bits": [ 273 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1862:And$2266": {
          "hide_name": 1,
          "bits": [ 276 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1862:And$2278": {
          "hide_name": 1,
          "bits": [ 278 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1862:And$2367": {
          "hide_name": 1,
          "bits": [ 281 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1862:And$2379": {
          "hide_name": 1,
          "bits": [ 283 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1862:And$848": {
          "hide_name": 1,
          "bits": [ 286 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1862:And$860": {
          "hide_name": 1,
          "bits": [ 288 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1862:And$953": {
          "hide_name": 1,
          "bits": [ 291 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1862:And$965": {
          "hide_name": 1,
          "bits": [ 293 ],
          "attributes": {
          }
        },
        "MemRead": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "DataMemory.v:4"
          }
        },
        "MemWrite": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "DataMemory.v:3"
          }
        },
        "ReadData": {
          "hide_name": 0,
          "bits": [ 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196 ],
          "attributes": {
            "src": "DataMemory.v:7"
          }
        },
        "WriteData": {
          "hide_name": 0,
          "bits": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132 ],
          "attributes": {
            "src": "DataMemory.v:6"
          }
        },
        "address": {
          "hide_name": 0,
          "bits": [ 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68 ],
          "attributes": {
            "src": "DataMemory.v:5"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "DataMemory.v:2"
          }
        },
        "mem[0]": {
          "hide_name": 0,
          "bits": [ 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1405, 1406, 1407, 1408, 1409, 1410, 1411, 1412, 1413, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446 ],
          "attributes": {
            "src": "DataMemory.v:1"
          }
        },
        "mem[10]": {
          "hide_name": 0,
          "bits": [ 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927 ],
          "attributes": {
            "src": "DataMemory.v:1"
          }
        },
        "mem[11]": {
          "hide_name": 0,
          "bits": [ 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992 ],
          "attributes": {
            "src": "DataMemory.v:1"
          }
        },
        "mem[12]": {
          "hide_name": 0,
          "bits": [ 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016, 1017, 1018, 1019, 1020, 1021, 1022, 1023, 1024, 1025, 1026, 1027, 1028, 1029, 1030, 1031, 1032, 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 1051, 1052, 1053, 1054, 1055, 1056, 1057 ],
          "attributes": {
            "src": "DataMemory.v:1"
          }
        },
        "mem[13]": {
          "hide_name": 0,
          "bits": [ 1059, 1060, 1061, 1062, 1063, 1064, 1065, 1066, 1067, 1068, 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 1087, 1088, 1089, 1090, 1091, 1092, 1093, 1094, 1095, 1096, 1097, 1098, 1099, 1100, 1101, 1102, 1103, 1104, 1105, 1106, 1107, 1108, 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122 ],
          "attributes": {
            "src": "DataMemory.v:1"
          }
        },
        "mem[14]": {
          "hide_name": 0,
          "bits": [ 1124, 1125, 1126, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1134, 1135, 1136, 1137, 1138, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175, 1176, 1177, 1178, 1179, 1180, 1181, 1182, 1183, 1184, 1185, 1186, 1187 ],
          "attributes": {
            "src": "DataMemory.v:1"
          }
        },
        "mem[15]": {
          "hide_name": 0,
          "bits": [ 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1200, 1201, 1202, 1203, 1204, 1205, 1206, 1207, 1208, 1209, 1210, 1211, 1212, 1213, 1214, 1215, 1216, 1217, 1218, 1219, 1220, 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1230, 1231, 1232, 1233, 1234, 1235, 1236, 1237, 1238, 1239, 1240, 1241, 1242, 1243, 1244, 1245, 1246, 1247, 1248, 1249, 1250, 1251, 1252 ],
          "attributes": {
            "src": "DataMemory.v:1"
          }
        },
        "mem[1]": {
          "hide_name": 0,
          "bits": [ 1318, 1319, 1320, 1321, 1322, 1323, 1324, 1325, 1326, 1327, 1328, 1329, 1330, 1331, 1332, 1333, 1334, 1335, 1336, 1337, 1338, 1339, 1340, 1341, 1342, 1343, 1344, 1345, 1346, 1347, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1376, 1377, 1378, 1379, 1380, 1381 ],
          "attributes": {
            "src": "DataMemory.v:1"
          }
        },
        "mem[2]": {
          "hide_name": 0,
          "bits": [ 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602 ],
          "attributes": {
            "src": "DataMemory.v:1"
          }
        },
        "mem[3]": {
          "hide_name": 0,
          "bits": [ 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537 ],
          "attributes": {
            "src": "DataMemory.v:1"
          }
        },
        "mem[4]": {
          "hide_name": 0,
          "bits": [ 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667 ],
          "attributes": {
            "src": "DataMemory.v:1"
          }
        },
        "mem[5]": {
          "hide_name": 0,
          "bits": [ 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797 ],
          "attributes": {
            "src": "DataMemory.v:1"
          }
        },
        "mem[6]": {
          "hide_name": 0,
          "bits": [ 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732 ],
          "attributes": {
            "src": "DataMemory.v:1"
          }
        },
        "mem[7]": {
          "hide_name": 0,
          "bits": [ 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472 ],
          "attributes": {
            "src": "DataMemory.v:1"
          }
        },
        "mem[8]": {
          "hide_name": 0,
          "bits": [ 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407 ],
          "attributes": {
            "src": "DataMemory.v:1"
          }
        },
        "mem[9]": {
          "hide_name": 0,
          "bits": [ 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862 ],
          "attributes": {
            "src": "DataMemory.v:1"
          }
        }
      }
    },
    "EX_MEM": {
      "attributes": {
        "src": "EX_MEM.v:1"
      },
      "ports": {
        "clk": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "EX_MemtoReg": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "EX_RegWrite": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "EX_MemRead": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "EX_MemWrite": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "EX_Branch": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "EX_Jump": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "EX_PCSum": {
          "direction": "input",
          "bits": [ 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72 ]
        },
        "EX_zero": {
          "direction": "input",
          "bits": [ 73 ]
        },
        "EX_s_less": {
          "direction": "input",
          "bits": [ 74 ]
        },
        "EX_u_less": {
          "direction": "input",
          "bits": [ 75 ]
        },
        "EX_ALUresult": {
          "direction": "input",
          "bits": [ 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139 ]
        },
        "EX_RegData2": {
          "direction": "input",
          "bits": [ 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203 ]
        },
        "EX_funct3": {
          "direction": "input",
          "bits": [ 204, 205, 206 ]
        },
        "EX_rdReg": {
          "direction": "input",
          "bits": [ 207, 208, 209, 210, 211 ]
        },
        "MEM_MemtoReg": {
          "direction": "output",
          "bits": [ 212 ]
        },
        "MEM_RegWrite": {
          "direction": "output",
          "bits": [ 213 ]
        },
        "MEM_MemRead": {
          "direction": "output",
          "bits": [ 214 ]
        },
        "MEM_MemWrite": {
          "direction": "output",
          "bits": [ 215 ]
        },
        "MEM_Branch": {
          "direction": "output",
          "bits": [ 216 ]
        },
        "MEM_Jump": {
          "direction": "output",
          "bits": [ 217 ]
        },
        "MEM_PCSum": {
          "direction": "output",
          "bits": [ 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281 ]
        },
        "MEM_zero": {
          "direction": "output",
          "bits": [ 282 ]
        },
        "MEM_s_less": {
          "direction": "output",
          "bits": [ 283 ]
        },
        "MEM_u_less": {
          "direction": "output",
          "bits": [ 284 ]
        },
        "MEM_ALUresult": {
          "direction": "output",
          "bits": [ 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348 ]
        },
        "MEM_RegData2": {
          "direction": "output",
          "bits": [ 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412 ]
        },
        "MEM_funct3": {
          "direction": "output",
          "bits": [ 413, 414, 415 ]
        },
        "MEM_rdReg": {
          "direction": "output",
          "bits": [ 416, 417, 418, 419, 420 ]
        }
      },
      "cells": {
        "$procdff$2414": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": 1,
            "WIDTH": 64
          },
          "attributes": {
            "src": "EX_MEM.v:33"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72 ],
            "Q": [ 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281 ]
          }
        },
        "$procdff$2415": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": 1,
            "WIDTH": 1
          },
          "attributes": {
            "src": "EX_MEM.v:33"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 3 ],
            "Q": [ 212 ]
          }
        },
        "$procdff$2416": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": 1,
            "WIDTH": 1
          },
          "attributes": {
            "src": "EX_MEM.v:33"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 4 ],
            "Q": [ 213 ]
          }
        },
        "$procdff$2417": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": 1,
            "WIDTH": 1
          },
          "attributes": {
            "src": "EX_MEM.v:33"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 5 ],
            "Q": [ 214 ]
          }
        },
        "$procdff$2418": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": 1,
            "WIDTH": 1
          },
          "attributes": {
            "src": "EX_MEM.v:33"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 6 ],
            "Q": [ 215 ]
          }
        },
        "$procdff$2419": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": 1,
            "WIDTH": 1
          },
          "attributes": {
            "src": "EX_MEM.v:33"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 7 ],
            "Q": [ 216 ]
          }
        },
        "$procdff$2420": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": 1,
            "WIDTH": 1
          },
          "attributes": {
            "src": "EX_MEM.v:33"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 8 ],
            "Q": [ 217 ]
          }
        },
        "$procdff$2421": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": 1,
            "WIDTH": 1
          },
          "attributes": {
            "src": "EX_MEM.v:33"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 73 ],
            "Q": [ 282 ]
          }
        },
        "$procdff$2422": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": 1,
            "WIDTH": 1
          },
          "attributes": {
            "src": "EX_MEM.v:33"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 74 ],
            "Q": [ 283 ]
          }
        },
        "$procdff$2423": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": 1,
            "WIDTH": 1
          },
          "attributes": {
            "src": "EX_MEM.v:33"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 75 ],
            "Q": [ 284 ]
          }
        },
        "$procdff$2424": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": 1,
            "WIDTH": 64
          },
          "attributes": {
            "src": "EX_MEM.v:33"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139 ],
            "Q": [ 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348 ]
          }
        },
        "$procdff$2425": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": 1,
            "WIDTH": 64
          },
          "attributes": {
            "src": "EX_MEM.v:33"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203 ],
            "Q": [ 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412 ]
          }
        },
        "$procdff$2426": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": 1,
            "WIDTH": 3
          },
          "attributes": {
            "src": "EX_MEM.v:33"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 204, 205, 206 ],
            "Q": [ 413, 414, 415 ]
          }
        },
        "$procdff$2427": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": 1,
            "WIDTH": 5
          },
          "attributes": {
            "src": "EX_MEM.v:33"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 207, 208, 209, 210, 211 ],
            "Q": [ 416, 417, 418, 419, 420 ]
          }
        }
      },
      "netnames": {
        "EX_ALUresult": {
          "hide_name": 0,
          "bits": [ 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139 ],
          "attributes": {
            "src": "EX_MEM.v:13"
          }
        },
        "EX_Branch": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "EX_MEM.v:7"
          }
        },
        "EX_Jump": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "EX_MEM.v:8"
          }
        },
        "EX_MemRead": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "EX_MEM.v:5"
          }
        },
        "EX_MemWrite": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "EX_MEM.v:6"
          }
        },
        "EX_MemtoReg": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "EX_MEM.v:3"
          }
        },
        "EX_PCSum": {
          "hide_name": 0,
          "bits": [ 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72 ],
          "attributes": {
            "src": "EX_MEM.v:9"
          }
        },
        "EX_RegData2": {
          "hide_name": 0,
          "bits": [ 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203 ],
          "attributes": {
            "src": "EX_MEM.v:14"
          }
        },
        "EX_RegWrite": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "EX_MEM.v:4"
          }
        },
        "EX_funct3": {
          "hide_name": 0,
          "bits": [ 204, 205, 206 ],
          "attributes": {
            "src": "EX_MEM.v:15"
          }
        },
        "EX_rdReg": {
          "hide_name": 0,
          "bits": [ 207, 208, 209, 210, 211 ],
          "attributes": {
            "src": "EX_MEM.v:16"
          }
        },
        "EX_s_less": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
            "src": "EX_MEM.v:11"
          }
        },
        "EX_u_less": {
          "hide_name": 0,
          "bits": [ 75 ],
          "attributes": {
            "src": "EX_MEM.v:12"
          }
        },
        "EX_zero": {
          "hide_name": 0,
          "bits": [ 73 ],
          "attributes": {
            "src": "EX_MEM.v:10"
          }
        },
        "MEM_ALUresult": {
          "hide_name": 0,
          "bits": [ 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348 ],
          "attributes": {
            "src": "EX_MEM.v:27"
          }
        },
        "MEM_Branch": {
          "hide_name": 0,
          "bits": [ 216 ],
          "attributes": {
            "src": "EX_MEM.v:21"
          }
        },
        "MEM_Jump": {
          "hide_name": 0,
          "bits": [ 217 ],
          "attributes": {
            "src": "EX_MEM.v:22"
          }
        },
        "MEM_MemRead": {
          "hide_name": 0,
          "bits": [ 214 ],
          "attributes": {
            "src": "EX_MEM.v:19"
          }
        },
        "MEM_MemWrite": {
          "hide_name": 0,
          "bits": [ 215 ],
          "attributes": {
            "src": "EX_MEM.v:20"
          }
        },
        "MEM_MemtoReg": {
          "hide_name": 0,
          "bits": [ 212 ],
          "attributes": {
            "src": "EX_MEM.v:17"
          }
        },
        "MEM_PCSum": {
          "hide_name": 0,
          "bits": [ 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281 ],
          "attributes": {
            "src": "EX_MEM.v:23"
          }
        },
        "MEM_RegData2": {
          "hide_name": 0,
          "bits": [ 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412 ],
          "attributes": {
            "src": "EX_MEM.v:28"
          }
        },
        "MEM_RegWrite": {
          "hide_name": 0,
          "bits": [ 213 ],
          "attributes": {
            "src": "EX_MEM.v:18"
          }
        },
        "MEM_funct3": {
          "hide_name": 0,
          "bits": [ 413, 414, 415 ],
          "attributes": {
            "src": "EX_MEM.v:29"
          }
        },
        "MEM_rdReg": {
          "hide_name": 0,
          "bits": [ 416, 417, 418, 419, 420 ],
          "attributes": {
            "src": "EX_MEM.v:30"
          }
        },
        "MEM_s_less": {
          "hide_name": 0,
          "bits": [ 283 ],
          "attributes": {
            "src": "EX_MEM.v:25"
          }
        },
        "MEM_u_less": {
          "hide_name": 0,
          "bits": [ 284 ],
          "attributes": {
            "src": "EX_MEM.v:26"
          }
        },
        "MEM_zero": {
          "hide_name": 0,
          "bits": [ 282 ],
          "attributes": {
            "src": "EX_MEM.v:24"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "EX_MEM.v:2"
          }
        }
      }
    },
    "ID_EX": {
      "attributes": {
        "src": "ID_EX.v:1"
      },
      "ports": {
        "clk": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "ID_ALUSrc": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "ID_MemtoReg": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "ID_RegWrite": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "ID_MemRead": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "ID_MemWrite": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "ID_Branch": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "ID_Jump": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "ID_ALUOp": {
          "direction": "input",
          "bits": [ 10, 11 ]
        },
        "ID_PCaddress": {
          "direction": "input",
          "bits": [ 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75 ]
        },
        "ID_ReadData1": {
          "direction": "input",
          "bits": [ 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139 ]
        },
        "ID_ReadData2": {
          "direction": "input",
          "bits": [ 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203 ]
        },
        "ID_ExImm": {
          "direction": "input",
          "bits": [ 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267 ]
        },
        "ID_funct7": {
          "direction": "input",
          "bits": [ 268 ]
        },
        "ID_funct3": {
          "direction": "input",
          "bits": [ 269, 270, 271 ]
        },
        "ID_rdReg": {
          "direction": "input",
          "bits": [ 272, 273, 274, 275, 276 ]
        },
        "EX_ALUSrc": {
          "direction": "output",
          "bits": [ 277 ]
        },
        "EX_MemtoReg": {
          "direction": "output",
          "bits": [ 278 ]
        },
        "EX_RegWrite": {
          "direction": "output",
          "bits": [ 279 ]
        },
        "EX_MemRead": {
          "direction": "output",
          "bits": [ 280 ]
        },
        "EX_MemWrite": {
          "direction": "output",
          "bits": [ 281 ]
        },
        "EX_Branch": {
          "direction": "output",
          "bits": [ 282 ]
        },
        "EX_Jump": {
          "direction": "output",
          "bits": [ 283 ]
        },
        "EX_ALUOp": {
          "direction": "output",
          "bits": [ 284, 285 ]
        },
        "EX_PCaddress": {
          "direction": "output",
          "bits": [ 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349 ]
        },
        "EX_ReadData1": {
          "direction": "output",
          "bits": [ 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413 ]
        },
        "EX_ReadData2": {
          "direction": "output",
          "bits": [ 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477 ]
        },
        "EX_ExImm": {
          "direction": "output",
          "bits": [ 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541 ]
        },
        "EX_funct7": {
          "direction": "output",
          "bits": [ 542 ]
        },
        "EX_funct3": {
          "direction": "output",
          "bits": [ 543, 544, 545 ]
        },
        "EX_rdReg": {
          "direction": "output",
          "bits": [ 546, 547, 548, 549, 550 ]
        }
      },
      "cells": {
        "$procdff$2399": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": 1,
            "WIDTH": 1
          },
          "attributes": {
            "src": "ID_EX.v:35"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 3 ],
            "Q": [ 277 ]
          }
        },
        "$procdff$2400": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": 1,
            "WIDTH": 1
          },
          "attributes": {
            "src": "ID_EX.v:35"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 4 ],
            "Q": [ 278 ]
          }
        },
        "$procdff$2401": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": 1,
            "WIDTH": 1
          },
          "attributes": {
            "src": "ID_EX.v:35"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 5 ],
            "Q": [ 279 ]
          }
        },
        "$procdff$2402": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": 1,
            "WIDTH": 1
          },
          "attributes": {
            "src": "ID_EX.v:35"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 6 ],
            "Q": [ 280 ]
          }
        },
        "$procdff$2403": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": 1,
            "WIDTH": 1
          },
          "attributes": {
            "src": "ID_EX.v:35"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 7 ],
            "Q": [ 281 ]
          }
        },
        "$procdff$2404": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": 1,
            "WIDTH": 1
          },
          "attributes": {
            "src": "ID_EX.v:35"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 8 ],
            "Q": [ 282 ]
          }
        },
        "$procdff$2405": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": 1,
            "WIDTH": 1
          },
          "attributes": {
            "src": "ID_EX.v:35"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 9 ],
            "Q": [ 283 ]
          }
        },
        "$procdff$2406": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": 1,
            "WIDTH": 2
          },
          "attributes": {
            "src": "ID_EX.v:35"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 10, 11 ],
            "Q": [ 284, 285 ]
          }
        },
        "$procdff$2407": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": 1,
            "WIDTH": 64
          },
          "attributes": {
            "src": "ID_EX.v:35"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75 ],
            "Q": [ 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349 ]
          }
        },
        "$procdff$2408": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": 1,
            "WIDTH": 64
          },
          "attributes": {
            "src": "ID_EX.v:35"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139 ],
            "Q": [ 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413 ]
          }
        },
        "$procdff$2409": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": 1,
            "WIDTH": 64
          },
          "attributes": {
            "src": "ID_EX.v:35"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203 ],
            "Q": [ 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477 ]
          }
        },
        "$procdff$2410": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": 1,
            "WIDTH": 64
          },
          "attributes": {
            "src": "ID_EX.v:35"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267 ],
            "Q": [ 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541 ]
          }
        },
        "$procdff$2411": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": 1,
            "WIDTH": 1
          },
          "attributes": {
            "src": "ID_EX.v:35"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 268 ],
            "Q": [ 542 ]
          }
        },
        "$procdff$2412": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": 1,
            "WIDTH": 3
          },
          "attributes": {
            "src": "ID_EX.v:35"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 269, 270, 271 ],
            "Q": [ 543, 544, 545 ]
          }
        },
        "$procdff$2413": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": 1,
            "WIDTH": 5
          },
          "attributes": {
            "src": "ID_EX.v:35"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 272, 273, 274, 275, 276 ],
            "Q": [ 546, 547, 548, 549, 550 ]
          }
        }
      },
      "netnames": {
        "EX_ALUOp": {
          "hide_name": 0,
          "bits": [ 284, 285 ],
          "attributes": {
            "src": "ID_EX.v:25"
          }
        },
        "EX_ALUSrc": {
          "hide_name": 0,
          "bits": [ 277 ],
          "attributes": {
            "src": "ID_EX.v:18"
          }
        },
        "EX_Branch": {
          "hide_name": 0,
          "bits": [ 282 ],
          "attributes": {
            "src": "ID_EX.v:23"
          }
        },
        "EX_ExImm": {
          "hide_name": 0,
          "bits": [ 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541 ],
          "attributes": {
            "src": "ID_EX.v:29"
          }
        },
        "EX_Jump": {
          "hide_name": 0,
          "bits": [ 283 ],
          "attributes": {
            "src": "ID_EX.v:24"
          }
        },
        "EX_MemRead": {
          "hide_name": 0,
          "bits": [ 280 ],
          "attributes": {
            "src": "ID_EX.v:21"
          }
        },
        "EX_MemWrite": {
          "hide_name": 0,
          "bits": [ 281 ],
          "attributes": {
            "src": "ID_EX.v:22"
          }
        },
        "EX_MemtoReg": {
          "hide_name": 0,
          "bits": [ 278 ],
          "attributes": {
            "src": "ID_EX.v:19"
          }
        },
        "EX_PCaddress": {
          "hide_name": 0,
          "bits": [ 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349 ],
          "attributes": {
            "src": "ID_EX.v:26"
          }
        },
        "EX_ReadData1": {
          "hide_name": 0,
          "bits": [ 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413 ],
          "attributes": {
            "src": "ID_EX.v:27"
          }
        },
        "EX_ReadData2": {
          "hide_name": 0,
          "bits": [ 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477 ],
          "attributes": {
            "src": "ID_EX.v:28"
          }
        },
        "EX_RegWrite": {
          "hide_name": 0,
          "bits": [ 279 ],
          "attributes": {
            "src": "ID_EX.v:20"
          }
        },
        "EX_funct3": {
          "hide_name": 0,
          "bits": [ 543, 544, 545 ],
          "attributes": {
            "src": "ID_EX.v:31"
          }
        },
        "EX_funct7": {
          "hide_name": 0,
          "bits": [ 542 ],
          "attributes": {
            "src": "ID_EX.v:30"
          }
        },
        "EX_rdReg": {
          "hide_name": 0,
          "bits": [ 546, 547, 548, 549, 550 ],
          "attributes": {
            "src": "ID_EX.v:32"
          }
        },
        "ID_ALUOp": {
          "hide_name": 0,
          "bits": [ 10, 11 ],
          "attributes": {
            "src": "ID_EX.v:10"
          }
        },
        "ID_ALUSrc": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "ID_EX.v:3"
          }
        },
        "ID_Branch": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "ID_EX.v:8"
          }
        },
        "ID_ExImm": {
          "hide_name": 0,
          "bits": [ 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267 ],
          "attributes": {
            "src": "ID_EX.v:14"
          }
        },
        "ID_Jump": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "ID_EX.v:9"
          }
        },
        "ID_MemRead": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "ID_EX.v:6"
          }
        },
        "ID_MemWrite": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "ID_EX.v:7"
          }
        },
        "ID_MemtoReg": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "ID_EX.v:4"
          }
        },
        "ID_PCaddress": {
          "hide_name": 0,
          "bits": [ 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75 ],
          "attributes": {
            "src": "ID_EX.v:11"
          }
        },
        "ID_ReadData1": {
          "hide_name": 0,
          "bits": [ 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139 ],
          "attributes": {
            "src": "ID_EX.v:12"
          }
        },
        "ID_ReadData2": {
          "hide_name": 0,
          "bits": [ 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203 ],
          "attributes": {
            "src": "ID_EX.v:13"
          }
        },
        "ID_RegWrite": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "ID_EX.v:5"
          }
        },
        "ID_funct3": {
          "hide_name": 0,
          "bits": [ 269, 270, 271 ],
          "attributes": {
            "src": "ID_EX.v:16"
          }
        },
        "ID_funct7": {
          "hide_name": 0,
          "bits": [ 268 ],
          "attributes": {
            "src": "ID_EX.v:15"
          }
        },
        "ID_rdReg": {
          "hide_name": 0,
          "bits": [ 272, 273, 274, 275, 276 ],
          "attributes": {
            "src": "ID_EX.v:17"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "ID_EX.v:2"
          }
        }
      }
    },
    "IF_ID": {
      "attributes": {
        "src": "IF_ID.v:1"
      },
      "ports": {
        "clk": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "IF_PCaddress": {
          "direction": "input",
          "bits": [ 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66 ]
        },
        "IF_Instruction": {
          "direction": "input",
          "bits": [ 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98 ]
        },
        "ID_PCaddress": {
          "direction": "output",
          "bits": [ 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162 ]
        },
        "ID_Instruction": {
          "direction": "output",
          "bits": [ 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226 ]
        }
      },
      "cells": {
        "$procdff$2397": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": 1,
            "WIDTH": 64
          },
          "attributes": {
            "src": "IF_ID.v:9"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66 ],
            "Q": [ 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162 ]
          }
        },
        "$procdff$2398": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": 1,
            "WIDTH": 64
          },
          "attributes": {
            "src": "IF_ID.v:9"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Q": [ 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226 ]
          }
        }
      },
      "netnames": {
        "ID_Instruction": {
          "hide_name": 0,
          "bits": [ 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226 ],
          "attributes": {
            "src": "IF_ID.v:6"
          }
        },
        "ID_PCaddress": {
          "hide_name": 0,
          "bits": [ 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162 ],
          "attributes": {
            "src": "IF_ID.v:5"
          }
        },
        "IF_Instruction": {
          "hide_name": 0,
          "bits": [ 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98 ],
          "attributes": {
            "src": "IF_ID.v:4"
          }
        },
        "IF_PCaddress": {
          "hide_name": 0,
          "bits": [ 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66 ],
          "attributes": {
            "src": "IF_ID.v:3"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "IF_ID.v:2"
          }
        }
      }
    },
    "ImmGen": {
      "attributes": {
        "src": "ImmGen.v:1"
      },
      "ports": {
        "In": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ]
        },
        "Out": {
          "direction": "output",
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97 ]
        }
      },
      "cells": {
        "$auto$opt_reduce.cc:126:opt_mux$2428": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 3,
            "Y_WIDTH": 1
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 98, 99, 100 ],
            "Y": [ 101 ]
          }
        },
        "$procmux$108": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": 4,
            "WIDTH": 64
          },
          "attributes": {
            "full_case": 1,
            "src": "ImmGen.v:12|ImmGen.v:6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 22, 14, 15, 16, 17, 18, 19, 20, 21, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 10, 11, 12, 13, 27, 28, 29, 30, 31, 32, 9, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 9, 10, 11, 12, 13, 27, 28, 29, 30, 31, 32, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33 ],
            "S": [ 102, 103, 104, 101 ],
            "Y": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97 ]
          }
        },
        "$procmux$109_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 7,
            "B_SIGNED": 0,
            "B_WIDTH": 7,
            "Y_WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "ImmGen.v:12|ImmGen.v:6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2, 3, 4, 5, 6, 7, 8 ],
            "B": [ "1", "1", "1", "1", "0", "1", "1" ],
            "Y": [ 102 ]
          }
        },
        "$procmux$110_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 7,
            "B_SIGNED": 0,
            "B_WIDTH": 7,
            "Y_WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "ImmGen.v:11|ImmGen.v:6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2, 3, 4, 5, 6, 7, 8 ],
            "B": [ "1", "1", "0", "0", "0", "1", "1" ],
            "Y": [ 103 ]
          }
        },
        "$procmux$111_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 7,
            "B_SIGNED": 0,
            "B_WIDTH": 7,
            "Y_WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "ImmGen.v:10|ImmGen.v:6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2, 3, 4, 5, 6, 7, 8 ],
            "B": [ "1", "1", "0", "0", "0", "1", "0" ],
            "Y": [ 104 ]
          }
        },
        "$procmux$112_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 7,
            "B_SIGNED": 0,
            "B_WIDTH": 7,
            "Y_WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "ImmGen.v:9|ImmGen.v:6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2, 3, 4, 5, 6, 7, 8 ],
            "B": [ "1", "1", "0", "0", "1", "0", "0" ],
            "Y": [ 100 ]
          }
        },
        "$procmux$113_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 7,
            "B_SIGNED": 0,
            "B_WIDTH": 7,
            "Y_WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "ImmGen.v:8|ImmGen.v:6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2, 3, 4, 5, 6, 7, 8 ],
            "B": [ "1", "1", "1", "0", "0", "1", "1" ],
            "Y": [ 99 ]
          }
        },
        "$procmux$114_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 7,
            "B_SIGNED": 0,
            "B_WIDTH": 7,
            "Y_WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "ImmGen.v:7|ImmGen.v:6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2, 3, 4, 5, 6, 7, 8 ],
            "B": [ "1", "1", "0", "0", "0", "0", "0" ],
            "Y": [ 98 ]
          }
        }
      },
      "netnames": {
        "$auto$opt_reduce.cc:132:opt_mux$2429": {
          "hide_name": 1,
          "bits": [ 101 ],
          "attributes": {
          }
        },
        "$procmux$109_CMP": {
          "hide_name": 1,
          "bits": [ 102 ],
          "attributes": {
          }
        },
        "$procmux$110_CMP": {
          "hide_name": 1,
          "bits": [ 103 ],
          "attributes": {
          }
        },
        "$procmux$111_CMP": {
          "hide_name": 1,
          "bits": [ 104 ],
          "attributes": {
          }
        },
        "$procmux$112_CMP": {
          "hide_name": 1,
          "bits": [ 100 ],
          "attributes": {
          }
        },
        "$procmux$113_CMP": {
          "hide_name": 1,
          "bits": [ 99 ],
          "attributes": {
          }
        },
        "$procmux$114_CMP": {
          "hide_name": 1,
          "bits": [ 98 ],
          "attributes": {
          }
        },
        "In": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
          "attributes": {
            "src": "ImmGen.v:2"
          }
        },
        "Out": {
          "hide_name": 0,
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97 ],
          "attributes": {
            "src": "ImmGen.v:3"
          }
        }
      }
    },
    "InstructionMemory": {
      "attributes": {
        "src": "InstructionMemory.v:1"
      },
      "ports": {
        "pc_address": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ]
        },
        "instruction": {
          "direction": "output",
          "bits": [ 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97 ]
        }
      },
      "cells": {
        "$meminit$\\inst_mem$InstructionMemory.v:8$66": {
          "hide_name": 1,
          "type": "$meminit",
          "parameters": {
            "ABITS": 32,
            "MEMID": "\\inst_mem",
            "PRIORITY": 66,
            "WIDTH": 32,
            "WORDS": 6
          },
          "attributes": {
            "src": "InstructionMemory.v:8"
          },
          "port_directions": {
            "ADDR": "input",
            "DATA": "input"
          },
          "connections": {
            "ADDR": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "DATA": [ "1", "1", "0", "0", "1", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "1", "0", "0", "1", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "1", "1", "1", "0", "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "1", "1", "0", "0", "1", "1", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "1", "0", "0", "1", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0", "0", "0", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "0", "0", "0", "1", "1", "1", "0", "0", "1", "1", "1", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "1", "1", "1", "1", "1", "1" ]
          }
        },
        "$memrd$\\inst_mem$InstructionMemory.v:10$65": {
          "hide_name": 1,
          "type": "$memrd",
          "parameters": {
            "ABITS": 62,
            "CLK_ENABLE": 0,
            "CLK_POLARITY": 0,
            "MEMID": "\\inst_mem",
            "TRANSPARENT": 0,
            "WIDTH": 32
          },
          "attributes": {
            "src": "InstructionMemory.v:10"
          },
          "port_directions": {
            "ADDR": "input",
            "CLK": "input",
            "DATA": "output",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
            "CLK": [ "x" ],
            "DATA": [ 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97 ],
            "EN": [ "x" ]
          }
        }
      },
      "netnames": {
        "instruction": {
          "hide_name": 0,
          "bits": [ 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97 ],
          "attributes": {
            "src": "InstructionMemory.v:3"
          }
        },
        "pc_address": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
          "attributes": {
            "src": "InstructionMemory.v:2"
          }
        }
      }
    },
    "MEM_WB": {
      "attributes": {
        "src": "MEM_WB.v:1"
      },
      "ports": {
        "clk": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "MEM_MemtoReg": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "MEM_RegWrite": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "MEM_MemData": {
          "direction": "input",
          "bits": [ 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68 ]
        },
        "MEM_ALUresult": {
          "direction": "input",
          "bits": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132 ]
        },
        "MEM_rdReg": {
          "direction": "input",
          "bits": [ 133, 134, 135, 136, 137 ]
        },
        "WB_MemtoReg": {
          "direction": "output",
          "bits": [ 138 ]
        },
        "WB_RegWrite": {
          "direction": "output",
          "bits": [ 139 ]
        },
        "WB_MemData": {
          "direction": "output",
          "bits": [ 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203 ]
        },
        "WB_ALUresult": {
          "direction": "output",
          "bits": [ 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267 ]
        },
        "WB_rdReg": {
          "direction": "output",
          "bits": [ 268, 269, 270, 271, 272 ]
        }
      },
      "cells": {
        "$procdff$2392": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": 1,
            "WIDTH": 1
          },
          "attributes": {
            "src": "MEM_WB.v:15"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 4 ],
            "Q": [ 139 ]
          }
        },
        "$procdff$2393": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": 1,
            "WIDTH": 5
          },
          "attributes": {
            "src": "MEM_WB.v:15"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 133, 134, 135, 136, 137 ],
            "Q": [ 268, 269, 270, 271, 272 ]
          }
        },
        "$procdff$2394": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": 1,
            "WIDTH": 1
          },
          "attributes": {
            "src": "MEM_WB.v:15"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 3 ],
            "Q": [ 138 ]
          }
        },
        "$procdff$2395": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": 1,
            "WIDTH": 64
          },
          "attributes": {
            "src": "MEM_WB.v:15"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68 ],
            "Q": [ 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203 ]
          }
        },
        "$procdff$2396": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": 1,
            "WIDTH": 64
          },
          "attributes": {
            "src": "MEM_WB.v:15"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132 ],
            "Q": [ 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267 ]
          }
        }
      },
      "netnames": {
        "MEM_ALUresult": {
          "hide_name": 0,
          "bits": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132 ],
          "attributes": {
            "src": "MEM_WB.v:6"
          }
        },
        "MEM_MemData": {
          "hide_name": 0,
          "bits": [ 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68 ],
          "attributes": {
            "src": "MEM_WB.v:5"
          }
        },
        "MEM_MemtoReg": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "MEM_WB.v:3"
          }
        },
        "MEM_RegWrite": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "MEM_WB.v:4"
          }
        },
        "MEM_rdReg": {
          "hide_name": 0,
          "bits": [ 133, 134, 135, 136, 137 ],
          "attributes": {
            "src": "MEM_WB.v:7"
          }
        },
        "WB_ALUresult": {
          "hide_name": 0,
          "bits": [ 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267 ],
          "attributes": {
            "src": "MEM_WB.v:11"
          }
        },
        "WB_MemData": {
          "hide_name": 0,
          "bits": [ 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203 ],
          "attributes": {
            "src": "MEM_WB.v:10"
          }
        },
        "WB_MemtoReg": {
          "hide_name": 0,
          "bits": [ 138 ],
          "attributes": {
            "src": "MEM_WB.v:8"
          }
        },
        "WB_RegWrite": {
          "hide_name": 0,
          "bits": [ 139 ],
          "attributes": {
            "src": "MEM_WB.v:9"
          }
        },
        "WB_rdReg": {
          "hide_name": 0,
          "bits": [ 268, 269, 270, 271, 272 ],
          "attributes": {
            "src": "MEM_WB.v:12"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "MEM_WB.v:2"
          }
        }
      }
    },
    "PC": {
      "attributes": {
        "src": "PC.v:1"
      },
      "ports": {
        "clk": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PCrst": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "PCnext": {
          "direction": "input",
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ]
        },
        "PCaddress": {
          "direction": "output",
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ]
        }
      },
      "cells": {
      },
      "netnames": {
        "PCaddress": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "PC.v:5"
          }
        },
        "PCnext": {
          "hide_name": 0,
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ],
          "attributes": {
            "src": "PC.v:4"
          }
        },
        "PCrst": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "PC.v:3"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "PC.v:2"
          }
        }
      }
    },
    "PC4Add": {
      "attributes": {
        "src": "PC4Add.v:1"
      },
      "ports": {
        "PC": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ]
        },
        "PCPlus4": {
          "direction": "output",
          "bits": [ 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129 ]
        }
      },
      "cells": {
        "$add$PC4Add.v:5$72": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 64,
            "B_SIGNED": 0,
            "B_WIDTH": 32,
            "Y_WIDTH": 64
          },
          "attributes": {
            "src": "PC4Add.v:5"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
            "B": [ "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129 ]
          }
        }
      },
      "netnames": {
        "PC": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
          "attributes": {
            "src": "PC4Add.v:2"
          }
        },
        "PCPlus4": {
          "hide_name": 0,
          "bits": [ 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129 ],
          "attributes": {
            "src": "PC4Add.v:3"
          }
        }
      }
    },
    "PCAdd": {
      "attributes": {
        "src": "PCAdd.v:1"
      },
      "ports": {
        "PCaddress": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ]
        },
        "ShiftImm": {
          "direction": "input",
          "bits": [ 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129 ]
        },
        "PCSum": {
          "direction": "output",
          "bits": [ 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193 ]
        }
      },
      "cells": {
        "$add$PCAdd.v:6$73": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 64,
            "B_SIGNED": 0,
            "B_WIDTH": 64,
            "Y_WIDTH": 64
          },
          "attributes": {
            "src": "PCAdd.v:6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
            "B": [ 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129 ],
            "Y": [ 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193 ]
          }
        }
      },
      "netnames": {
        "PCSum": {
          "hide_name": 0,
          "bits": [ 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193 ],
          "attributes": {
            "src": "PCAdd.v:4"
          }
        },
        "PCaddress": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
          "attributes": {
            "src": "PCAdd.v:2"
          }
        },
        "ShiftImm": {
          "hide_name": 0,
          "bits": [ 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129 ],
          "attributes": {
            "src": "PCAdd.v:3"
          }
        }
      }
    },
    "Registers": {
      "attributes": {
        "src": "Registers.v:1"
      },
      "ports": {
        "clk": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "RegWrite": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "ReadReg1": {
          "direction": "input",
          "bits": [ 4, 5, 6, 7, 8 ]
        },
        "ReadReg2": {
          "direction": "input",
          "bits": [ 9, 10, 11, 12, 13 ]
        },
        "WriteReg": {
          "direction": "input",
          "bits": [ 14, 15, 16, 17, 18 ]
        },
        "WriteData": {
          "direction": "input",
          "bits": [ 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82 ]
        },
        "ReadData1": {
          "direction": "output",
          "bits": [ 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146 ]
        },
        "ReadData2": {
          "direction": "output",
          "bits": [ 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210 ]
        },
        "x0": {
          "direction": "output",
          "bits": [ 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274 ]
        },
        "x1": {
          "direction": "output",
          "bits": [ 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338 ]
        },
        "x2": {
          "direction": "output",
          "bits": [ 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402 ]
        },
        "x3": {
          "direction": "output",
          "bits": [ 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466 ]
        },
        "x4": {
          "direction": "output",
          "bits": [ 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530 ]
        },
        "x5": {
          "direction": "output",
          "bits": [ 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594 ]
        },
        "x6": {
          "direction": "output",
          "bits": [ 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658 ]
        }
      },
      "cells": {
        "$logic_and$Registers.v:23$81": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "Registers.v:23"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3 ],
            "B": [ 659 ],
            "Y": [ 660 ]
          }
        },
        "$meminit$\\Register$Registers.v:20$92": {
          "hide_name": 1,
          "type": "$meminit",
          "parameters": {
            "ABITS": 32,
            "MEMID": "\\Register",
            "PRIORITY": 92,
            "WIDTH": 64,
            "WORDS": 1
          },
          "attributes": {
            "src": "Registers.v:20"
          },
          "port_directions": {
            "ADDR": "input",
            "DATA": "input"
          },
          "connections": {
            "ADDR": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "DATA": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ]
          }
        },
        "$memrd$\\Register$Registers.v:26$83": {
          "hide_name": 1,
          "type": "$memrd",
          "parameters": {
            "ABITS": 5,
            "CLK_ENABLE": 0,
            "CLK_POLARITY": 0,
            "MEMID": "\\Register",
            "TRANSPARENT": 0,
            "WIDTH": 64
          },
          "attributes": {
            "src": "Registers.v:26"
          },
          "port_directions": {
            "ADDR": "input",
            "CLK": "input",
            "DATA": "output",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ 4, 5, 6, 7, 8 ],
            "CLK": [ "x" ],
            "DATA": [ 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724 ],
            "EN": [ "x" ]
          }
        },
        "$memrd$\\Register$Registers.v:27$84": {
          "hide_name": 1,
          "type": "$memrd",
          "parameters": {
            "ABITS": 5,
            "CLK_ENABLE": 0,
            "CLK_POLARITY": 0,
            "MEMID": "\\Register",
            "TRANSPARENT": 0,
            "WIDTH": 64
          },
          "attributes": {
            "src": "Registers.v:27"
          },
          "port_directions": {
            "ADDR": "input",
            "CLK": "input",
            "DATA": "output",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ 9, 10, 11, 12, 13 ],
            "CLK": [ "x" ],
            "DATA": [ 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788 ],
            "EN": [ "x" ]
          }
        },
        "$memrd$\\Register$Registers.v:31$85": {
          "hide_name": 1,
          "type": "$memrd",
          "parameters": {
            "ABITS": 32,
            "CLK_ENABLE": 0,
            "CLK_POLARITY": 0,
            "MEMID": "\\Register",
            "TRANSPARENT": 0,
            "WIDTH": 64
          },
          "attributes": {
            "src": "Registers.v:31"
          },
          "port_directions": {
            "ADDR": "input",
            "CLK": "input",
            "DATA": "output",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "CLK": [ "x" ],
            "DATA": [ 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274 ],
            "EN": [ "x" ]
          }
        },
        "$memrd$\\Register$Registers.v:32$86": {
          "hide_name": 1,
          "type": "$memrd",
          "parameters": {
            "ABITS": 32,
            "CLK_ENABLE": 0,
            "CLK_POLARITY": 0,
            "MEMID": "\\Register",
            "TRANSPARENT": 0,
            "WIDTH": 64
          },
          "attributes": {
            "src": "Registers.v:32"
          },
          "port_directions": {
            "ADDR": "input",
            "CLK": "input",
            "DATA": "output",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "CLK": [ "x" ],
            "DATA": [ 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338 ],
            "EN": [ "x" ]
          }
        },
        "$memrd$\\Register$Registers.v:33$87": {
          "hide_name": 1,
          "type": "$memrd",
          "parameters": {
            "ABITS": 32,
            "CLK_ENABLE": 0,
            "CLK_POLARITY": 0,
            "MEMID": "\\Register",
            "TRANSPARENT": 0,
            "WIDTH": 64
          },
          "attributes": {
            "src": "Registers.v:33"
          },
          "port_directions": {
            "ADDR": "input",
            "CLK": "input",
            "DATA": "output",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "CLK": [ "x" ],
            "DATA": [ 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402 ],
            "EN": [ "x" ]
          }
        },
        "$memrd$\\Register$Registers.v:34$88": {
          "hide_name": 1,
          "type": "$memrd",
          "parameters": {
            "ABITS": 32,
            "CLK_ENABLE": 0,
            "CLK_POLARITY": 0,
            "MEMID": "\\Register",
            "TRANSPARENT": 0,
            "WIDTH": 64
          },
          "attributes": {
            "src": "Registers.v:34"
          },
          "port_directions": {
            "ADDR": "input",
            "CLK": "input",
            "DATA": "output",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "CLK": [ "x" ],
            "DATA": [ 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466 ],
            "EN": [ "x" ]
          }
        },
        "$memrd$\\Register$Registers.v:35$89": {
          "hide_name": 1,
          "type": "$memrd",
          "parameters": {
            "ABITS": 32,
            "CLK_ENABLE": 0,
            "CLK_POLARITY": 0,
            "MEMID": "\\Register",
            "TRANSPARENT": 0,
            "WIDTH": 64
          },
          "attributes": {
            "src": "Registers.v:35"
          },
          "port_directions": {
            "ADDR": "input",
            "CLK": "input",
            "DATA": "output",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "CLK": [ "x" ],
            "DATA": [ 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530 ],
            "EN": [ "x" ]
          }
        },
        "$memrd$\\Register$Registers.v:36$90": {
          "hide_name": 1,
          "type": "$memrd",
          "parameters": {
            "ABITS": 32,
            "CLK_ENABLE": 0,
            "CLK_POLARITY": 0,
            "MEMID": "\\Register",
            "TRANSPARENT": 0,
            "WIDTH": 64
          },
          "attributes": {
            "src": "Registers.v:36"
          },
          "port_directions": {
            "ADDR": "input",
            "CLK": "input",
            "DATA": "output",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "1", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "CLK": [ "x" ],
            "DATA": [ 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594 ],
            "EN": [ "x" ]
          }
        },
        "$memrd$\\Register$Registers.v:37$91": {
          "hide_name": 1,
          "type": "$memrd",
          "parameters": {
            "ABITS": 32,
            "CLK_ENABLE": 0,
            "CLK_POLARITY": 0,
            "MEMID": "\\Register",
            "TRANSPARENT": 0,
            "WIDTH": 64
          },
          "attributes": {
            "src": "Registers.v:37"
          },
          "port_directions": {
            "ADDR": "input",
            "CLK": "input",
            "DATA": "output",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "0", "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "CLK": [ "x" ],
            "DATA": [ 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658 ],
            "EN": [ "x" ]
          }
        },
        "$memwr$\\Register$Registers.v:23$93": {
          "hide_name": 1,
          "type": "$memwr",
          "parameters": {
            "ABITS": 5,
            "CLK_ENABLE": 0,
            "CLK_POLARITY": 0,
            "MEMID": "\\Register",
            "PRIORITY": 93,
            "WIDTH": 64
          },
          "attributes": {
            "src": "Registers.v:23"
          },
          "port_directions": {
            "ADDR": "input",
            "CLK": "input",
            "DATA": "input",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ 789, 790, 791, 792, 793 ],
            "CLK": [ "x" ],
            "DATA": [ 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857 ],
            "EN": [ 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921 ]
          }
        },
        "$ne$Registers.v:23$80": {
          "hide_name": 1,
          "type": "$reduce_bool",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 5,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "Registers.v:23"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 14, 15, 16, 17, 18 ],
            "Y": [ 659 ]
          }
        },
        "$procdff$2385": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": 0,
            "WIDTH": 64
          },
          "attributes": {
            "src": "Registers.v:25"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724 ],
            "Q": [ 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146 ]
          }
        },
        "$procdff$2386": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": 0,
            "WIDTH": 64
          },
          "attributes": {
            "src": "Registers.v:25"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788 ],
            "Q": [ 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210 ]
          }
        },
        "$procdff$2387": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": 1,
            "WIDTH": 5
          },
          "attributes": {
            "src": "Registers.v:22"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 922, 923, 924, 925, 926 ],
            "Q": [ 789, 790, 791, 792, 793 ]
          }
        },
        "$procdff$2388": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": 1,
            "WIDTH": 64
          },
          "attributes": {
            "src": "Registers.v:22"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990 ],
            "Q": [ 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857 ]
          }
        },
        "$procdff$2389": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": 1,
            "WIDTH": 64
          },
          "attributes": {
            "src": "Registers.v:22"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 991, 991, 991, 991, 991, 991, 991, 991, 991, 991, 991, 991, 991, 991, 991, 991, 991, 991, 991, 991, 991, 991, 991, 991, 991, 991, 991, 991, 991, 991, 991, 991, 991, 991, 991, 991, 991, 991, 991, 991, 991, 991, 991, 991, 991, 991, 991, 991, 991, 991, 991, 991, 991, 991, 991, 991, 991, 991, 991, 991, 991, 991, 991, 991 ],
            "Q": [ 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921 ]
          }
        },
        "$procmux$101": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 64
          },
          "attributes": {
            "src": "Registers.v:23"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82 ],
            "S": [ 660 ],
            "Y": [ 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990 ]
          }
        },
        "$procmux$103": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 5
          },
          "attributes": {
            "src": "Registers.v:23"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x" ],
            "B": [ 14, 15, 16, 17, 18 ],
            "S": [ 660 ],
            "Y": [ 922, 923, 924, 925, 926 ]
          }
        },
        "$procmux$99": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "src": "Registers.v:23"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 660 ],
            "Y": [ 991 ]
          }
        }
      },
      "netnames": {
        "$0$memwr$\\Register$Registers.v:23$75_ADDR[4:0]$77": {
          "hide_name": 1,
          "bits": [ 922, 923, 924, 925, 926 ],
          "attributes": {
            "src": "Registers.v:22"
          }
        },
        "$0$memwr$\\Register$Registers.v:23$75_DATA[63:0]$78": {
          "hide_name": 1,
          "bits": [ 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990 ],
          "attributes": {
            "src": "Registers.v:22"
          }
        },
        "$0$memwr$\\Register$Registers.v:23$75_EN[63:0]$79": {
          "hide_name": 1,
          "bits": [ 991, 991, 991, 991, 991, 991, 991, 991, 991, 991, 991, 991, 991, 991, 991, 991, 991, 991, 991, 991, 991, 991, 991, 991, 991, 991, 991, 991, 991, 991, 991, 991, 991, 991, 991, 991, 991, 991, 991, 991, 991, 991, 991, 991, 991, 991, 991, 991, 991, 991, 991, 991, 991, 991, 991, 991, 991, 991, 991, 991, 991, 991, 991, 991 ],
          "attributes": {
            "src": "Registers.v:22"
          }
        },
        "$0\\ReadData1[63:0]": {
          "hide_name": 1,
          "bits": [ 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724 ],
          "attributes": {
            "src": "Registers.v:25"
          }
        },
        "$0\\ReadData2[63:0]": {
          "hide_name": 1,
          "bits": [ 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788 ],
          "attributes": {
            "src": "Registers.v:25"
          }
        },
        "$logic_and$Registers.v:23$81_Y": {
          "hide_name": 1,
          "bits": [ 660 ],
          "attributes": {
            "src": "Registers.v:23"
          }
        },
        "$memwr$\\Register$Registers.v:23$75_ADDR": {
          "hide_name": 1,
          "bits": [ 789, 790, 791, 792, 793 ],
          "attributes": {
            "src": "Registers.v:23"
          }
        },
        "$memwr$\\Register$Registers.v:23$75_DATA": {
          "hide_name": 1,
          "bits": [ 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857 ],
          "attributes": {
            "src": "Registers.v:23"
          }
        },
        "$memwr$\\Register$Registers.v:23$75_EN": {
          "hide_name": 1,
          "bits": [ 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921 ],
          "attributes": {
            "src": "Registers.v:23"
          }
        },
        "$ne$Registers.v:23$80_Y": {
          "hide_name": 1,
          "bits": [ 659 ],
          "attributes": {
            "src": "Registers.v:23"
          }
        },
        "ReadData1": {
          "hide_name": 0,
          "bits": [ 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146 ],
          "attributes": {
            "src": "Registers.v:8"
          }
        },
        "ReadData2": {
          "hide_name": 0,
          "bits": [ 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210 ],
          "attributes": {
            "src": "Registers.v:9"
          }
        },
        "ReadReg1": {
          "hide_name": 0,
          "bits": [ 4, 5, 6, 7, 8 ],
          "attributes": {
            "src": "Registers.v:4"
          }
        },
        "ReadReg2": {
          "hide_name": 0,
          "bits": [ 9, 10, 11, 12, 13 ],
          "attributes": {
            "src": "Registers.v:5"
          }
        },
        "RegWrite": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "Registers.v:3"
          }
        },
        "WriteData": {
          "hide_name": 0,
          "bits": [ 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82 ],
          "attributes": {
            "src": "Registers.v:7"
          }
        },
        "WriteReg": {
          "hide_name": 0,
          "bits": [ 14, 15, 16, 17, 18 ],
          "attributes": {
            "src": "Registers.v:6"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "Registers.v:2"
          }
        },
        "x0": {
          "hide_name": 0,
          "bits": [ 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274 ],
          "attributes": {
            "src": "Registers.v:10"
          }
        },
        "x1": {
          "hide_name": 0,
          "bits": [ 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338 ],
          "attributes": {
            "src": "Registers.v:11"
          }
        },
        "x2": {
          "hide_name": 0,
          "bits": [ 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402 ],
          "attributes": {
            "src": "Registers.v:12"
          }
        },
        "x3": {
          "hide_name": 0,
          "bits": [ 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466 ],
          "attributes": {
            "src": "Registers.v:13"
          }
        },
        "x4": {
          "hide_name": 0,
          "bits": [ 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530 ],
          "attributes": {
            "src": "Registers.v:14"
          }
        },
        "x5": {
          "hide_name": 0,
          "bits": [ 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594 ],
          "attributes": {
            "src": "Registers.v:15"
          }
        },
        "x6": {
          "hide_name": 0,
          "bits": [ 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658 ],
          "attributes": {
            "src": "Registers.v:16"
          }
        }
      }
    },
    "ShiftLeft1": {
      "attributes": {
        "src": "ShiftLeft1.v:1"
      },
      "ports": {
        "In": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ]
        },
        "out": {
          "direction": "output",
          "bits": [ "0", 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "In": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
          "attributes": {
            "src": "ShiftLeft1.v:2"
          }
        },
        "out": {
          "hide_name": 0,
          "bits": [ "0", 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64 ],
          "attributes": {
            "src": "ShiftLeft1.v:3"
          }
        }
      }
    },
    "arch": {
      "attributes": {
        "top": 1,
        "src": "arch.v:1"
      },
      "ports": {
        "clk": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PCrst": {
          "direction": "input",
          "bits": [ 3 ]
        }
      },
      "cells": {
        "$logic_or$arch.v:250$6": {
          "hide_name": 1,
          "type": "$logic_or",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "arch.v:250"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "B": [ 5 ],
            "Y": [ 6 ]
          }
        },
        "$ternary$arch.v:17$3": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 64
          },
          "attributes": {
            "src": "arch.v:17"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70 ],
            "B": [ 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134 ],
            "S": [ 6 ],
            "Y": [ 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198 ]
          }
        },
        "$ternary$arch.v:175$5": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 64
          },
          "attributes": {
            "src": "arch.v:175"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262 ],
            "B": [ 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326 ],
            "S": [ 327 ],
            "Y": [ 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391 ]
          }
        },
        "$ternary$arch.v:284$8": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 64
          },
          "attributes": {
            "src": "arch.v:284"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455 ],
            "B": [ 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519 ],
            "S": [ 520 ],
            "Y": [ 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584 ]
          }
        },
        "u_ALU": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "arch.v:182"
          },
          "port_directions": {
            "A1": "input",
            "A2": "input",
            "ALU_control": "input",
            "Y": "output",
            "s_less": "output",
            "u_less": "output",
            "zero": "output"
          },
          "connections": {
            "A1": [ 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648 ],
            "A2": [ 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391 ],
            "ALU_control": [ 649, 650, 651, 652 ],
            "Y": [ 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716 ],
            "s_less": [ 717 ],
            "u_less": [ 718 ],
            "zero": [ 719 ]
          }
        },
        "u_ALUControl": {
          "hide_name": 0,
          "type": "ALUControl",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "arch.v:164"
          },
          "port_directions": {
            "ALUOp": "input",
            "ALU_control": "output",
            "funct3": "input",
            "funct7": "input"
          },
          "connections": {
            "ALUOp": [ 720, 721 ],
            "ALU_control": [ 649, 650, 651, 652 ],
            "funct3": [ 722, 723, 724 ],
            "funct7": [ 725 ]
          }
        },
        "u_BranchJudge": {
          "hide_name": 0,
          "type": "BranchJudge",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "arch.v:242"
          },
          "port_directions": {
            "Branch": "input",
            "Branch_jump": "output",
            "funct3": "input",
            "s_less": "input",
            "u_less": "input",
            "zero": "input"
          },
          "connections": {
            "Branch": [ 726 ],
            "Branch_jump": [ 5 ],
            "funct3": [ 727, 728, 729 ],
            "s_less": [ 730 ],
            "u_less": [ 731 ],
            "zero": [ 732 ]
          }
        },
        "u_Control": {
          "hide_name": 0,
          "type": "Control",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "arch.v:59"
          },
          "port_directions": {
            "ALUOp": "output",
            "ALUSrc": "output",
            "Branch": "output",
            "Jump": "output",
            "MemRead": "output",
            "MemWrite": "output",
            "MemtoReg": "output",
            "Opcode": "input",
            "RegWrite": "output"
          },
          "connections": {
            "ALUOp": [ 733, 734 ],
            "ALUSrc": [ 735 ],
            "Branch": [ 736 ],
            "Jump": [ 737 ],
            "MemRead": [ 738 ],
            "MemWrite": [ 739 ],
            "MemtoReg": [ 740 ],
            "Opcode": [ 741, 742, 743, 744, 745, 746, 747 ],
            "RegWrite": [ 748 ]
          }
        },
        "u_DataMemory": {
          "hide_name": 0,
          "type": "DataMemory",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "arch.v:254"
          },
          "port_directions": {
            "MemRead": "input",
            "MemWrite": "input",
            "ReadData": "output",
            "WriteData": "input",
            "address": "input",
            "clk": "input"
          },
          "connections": {
            "MemRead": [ 749 ],
            "MemWrite": [ 750 ],
            "ReadData": [ 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814 ],
            "WriteData": [ 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878 ],
            "address": [ 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942 ],
            "clk": [ 2 ]
          }
        },
        "u_EX_MEM": {
          "hide_name": 0,
          "type": "EX_MEM",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "arch.v:207"
          },
          "port_directions": {
            "EX_ALUresult": "input",
            "EX_Branch": "input",
            "EX_Jump": "input",
            "EX_MemRead": "input",
            "EX_MemWrite": "input",
            "EX_MemtoReg": "input",
            "EX_PCSum": "input",
            "EX_RegData2": "input",
            "EX_RegWrite": "input",
            "EX_funct3": "input",
            "EX_rdReg": "input",
            "EX_s_less": "input",
            "EX_u_less": "input",
            "EX_zero": "input",
            "MEM_ALUresult": "output",
            "MEM_Branch": "output",
            "MEM_Jump": "output",
            "MEM_MemRead": "output",
            "MEM_MemWrite": "output",
            "MEM_MemtoReg": "output",
            "MEM_PCSum": "output",
            "MEM_RegData2": "output",
            "MEM_RegWrite": "output",
            "MEM_funct3": "output",
            "MEM_rdReg": "output",
            "MEM_s_less": "output",
            "MEM_u_less": "output",
            "MEM_zero": "output",
            "clk": "input"
          },
          "connections": {
            "EX_ALUresult": [ 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716 ],
            "EX_Branch": [ 943 ],
            "EX_Jump": [ 944 ],
            "EX_MemRead": [ 945 ],
            "EX_MemWrite": [ 946 ],
            "EX_MemtoReg": [ 947 ],
            "EX_PCSum": [ 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011 ],
            "EX_RegData2": [ 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262 ],
            "EX_RegWrite": [ 1012 ],
            "EX_funct3": [ 722, 723, 724 ],
            "EX_rdReg": [ 1013, 1014, 1015, 1016, 1017 ],
            "EX_s_less": [ 717 ],
            "EX_u_less": [ 718 ],
            "EX_zero": [ 719 ],
            "MEM_ALUresult": [ 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942 ],
            "MEM_Branch": [ 726 ],
            "MEM_Jump": [ 4 ],
            "MEM_MemRead": [ 749 ],
            "MEM_MemWrite": [ 750 ],
            "MEM_MemtoReg": [ 1018 ],
            "MEM_PCSum": [ 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134 ],
            "MEM_RegData2": [ 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878 ],
            "MEM_RegWrite": [ 1019 ],
            "MEM_funct3": [ 727, 728, 729 ],
            "MEM_rdReg": [ 1020, 1021, 1022, 1023, 1024 ],
            "MEM_s_less": [ 730 ],
            "MEM_u_less": [ 731 ],
            "MEM_zero": [ 732 ],
            "clk": [ 2 ]
          }
        },
        "u_ID_EX": {
          "hide_name": 0,
          "type": "ID_EX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "arch.v:112"
          },
          "port_directions": {
            "EX_ALUOp": "output",
            "EX_ALUSrc": "output",
            "EX_Branch": "output",
            "EX_ExImm": "output",
            "EX_Jump": "output",
            "EX_MemRead": "output",
            "EX_MemWrite": "output",
            "EX_MemtoReg": "output",
            "EX_PCaddress": "output",
            "EX_ReadData1": "output",
            "EX_ReadData2": "output",
            "EX_RegWrite": "output",
            "EX_funct3": "output",
            "EX_funct7": "output",
            "EX_rdReg": "output",
            "ID_ALUOp": "input",
            "ID_ALUSrc": "input",
            "ID_Branch": "input",
            "ID_ExImm": "input",
            "ID_Jump": "input",
            "ID_MemRead": "input",
            "ID_MemWrite": "input",
            "ID_MemtoReg": "input",
            "ID_PCaddress": "input",
            "ID_ReadData1": "input",
            "ID_ReadData2": "input",
            "ID_RegWrite": "input",
            "ID_funct3": "input",
            "ID_funct7": "input",
            "ID_rdReg": "input",
            "clk": "input"
          },
          "connections": {
            "EX_ALUOp": [ 720, 721 ],
            "EX_ALUSrc": [ 327 ],
            "EX_Branch": [ 943 ],
            "EX_ExImm": [ 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326 ],
            "EX_Jump": [ 944 ],
            "EX_MemRead": [ 945 ],
            "EX_MemWrite": [ 946 ],
            "EX_MemtoReg": [ 947 ],
            "EX_PCaddress": [ 1025, 1026, 1027, 1028, 1029, 1030, 1031, 1032, 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 1051, 1052, 1053, 1054, 1055, 1056, 1057, 1058, 1059, 1060, 1061, 1062, 1063, 1064, 1065, 1066, 1067, 1068, 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 1087, 1088 ],
            "EX_ReadData1": [ 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648 ],
            "EX_ReadData2": [ 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262 ],
            "EX_RegWrite": [ 1012 ],
            "EX_funct3": [ 722, 723, 724 ],
            "EX_funct7": [ 725 ],
            "EX_rdReg": [ 1013, 1014, 1015, 1016, 1017 ],
            "ID_ALUOp": [ 733, 734 ],
            "ID_ALUSrc": [ 735 ],
            "ID_Branch": [ 736 ],
            "ID_ExImm": [ 1089, 1090, 1091, 1092, 1093, 1094, 1095, 1096, 1097, 1098, 1099, 1100, 1101, 1102, 1103, 1104, 1105, 1106, 1107, 1108, 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1134, 1135, 1136, 1137, 1138, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152 ],
            "ID_Jump": [ 737 ],
            "ID_MemRead": [ 738 ],
            "ID_MemWrite": [ 739 ],
            "ID_MemtoReg": [ 740 ],
            "ID_PCaddress": [ 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175, 1176, 1177, 1178, 1179, 1180, 1181, 1182, 1183, 1184, 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1200, 1201, 1202, 1203, 1204, 1205, 1206, 1207, 1208, 1209, 1210, 1211, 1212, 1213, 1214, 1215, 1216 ],
            "ID_ReadData1": [ 1217, 1218, 1219, 1220, 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1230, 1231, 1232, 1233, 1234, 1235, 1236, 1237, 1238, 1239, 1240, 1241, 1242, 1243, 1244, 1245, 1246, 1247, 1248, 1249, 1250, 1251, 1252, 1253, 1254, 1255, 1256, 1257, 1258, 1259, 1260, 1261, 1262, 1263, 1264, 1265, 1266, 1267, 1268, 1269, 1270, 1271, 1272, 1273, 1274, 1275, 1276, 1277, 1278, 1279, 1280 ],
            "ID_ReadData2": [ 1281, 1282, 1283, 1284, 1285, 1286, 1287, 1288, 1289, 1290, 1291, 1292, 1293, 1294, 1295, 1296, 1297, 1298, 1299, 1300, 1301, 1302, 1303, 1304, 1305, 1306, 1307, 1308, 1309, 1310, 1311, 1312, 1313, 1314, 1315, 1316, 1317, 1318, 1319, 1320, 1321, 1322, 1323, 1324, 1325, 1326, 1327, 1328, 1329, 1330, 1331, 1332, 1333, 1334, 1335, 1336, 1337, 1338, 1339, 1340, 1341, 1342, 1343, 1344 ],
            "ID_RegWrite": [ 748 ],
            "ID_funct3": [ 1345, 1346, 1347 ],
            "ID_funct7": [ 1348 ],
            "ID_rdReg": [ 1349, 1350, 1351, 1352, 1353 ],
            "clk": [ 2 ]
          }
        },
        "u_IF_ID": {
          "hide_name": 0,
          "type": "IF_ID",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "arch.v:41"
          },
          "port_directions": {
            "ID_Instruction": "output",
            "ID_PCaddress": "output",
            "IF_Instruction": "input",
            "IF_PCaddress": "input",
            "clk": "input"
          },
          "connections": {
            "ID_Instruction": [ 741, 742, 743, 744, 745, 746, 747, 1349, 1350, 1351, 1352, 1353, 1345, 1346, 1347, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1348, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1376, 1377, 1378, 1379, 1380, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401 ],
            "ID_PCaddress": [ 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175, 1176, 1177, 1178, 1179, 1180, 1181, 1182, 1183, 1184, 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1200, 1201, 1202, 1203, 1204, 1205, 1206, 1207, 1208, 1209, 1210, 1211, 1212, 1213, 1214, 1215, 1216 ],
            "IF_Instruction": [ 1402, 1403, 1404, 1405, 1406, 1407, 1408, 1409, 1410, 1411, 1412, 1413, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433 ],
            "IF_PCaddress": [ 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497 ],
            "clk": [ 2 ]
          }
        },
        "u_ImmGen": {
          "hide_name": 0,
          "type": "ImmGen",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "arch.v:90"
          },
          "port_directions": {
            "In": "input",
            "Out": "output"
          },
          "connections": {
            "In": [ 741, 742, 743, 744, 745, 746, 747, 1349, 1350, 1351, 1352, 1353, 1345, 1346, 1347, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1348, 1369 ],
            "Out": [ 1089, 1090, 1091, 1092, 1093, 1094, 1095, 1096, 1097, 1098, 1099, 1100, 1101, 1102, 1103, 1104, 1105, 1106, 1107, 1108, 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1134, 1135, 1136, 1137, 1138, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152 ]
          }
        },
        "u_InstructionMemory": {
          "hide_name": 0,
          "type": "InstructionMemory",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "arch.v:32"
          },
          "port_directions": {
            "instruction": "output",
            "pc_address": "input"
          },
          "connections": {
            "instruction": [ 1402, 1403, 1404, 1405, 1406, 1407, 1408, 1409, 1410, 1411, 1412, 1413, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433 ],
            "pc_address": [ 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497 ]
          }
        },
        "u_MEM_WB": {
          "hide_name": 0,
          "type": "MEM_WB",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "arch.v:268"
          },
          "port_directions": {
            "MEM_ALUresult": "input",
            "MEM_MemData": "input",
            "MEM_MemtoReg": "input",
            "MEM_RegWrite": "input",
            "MEM_rdReg": "input",
            "WB_ALUresult": "output",
            "WB_MemData": "output",
            "WB_MemtoReg": "output",
            "WB_RegWrite": "output",
            "WB_rdReg": "output",
            "clk": "input"
          },
          "connections": {
            "MEM_ALUresult": [ 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942 ],
            "MEM_MemData": [ 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814 ],
            "MEM_MemtoReg": [ 1018 ],
            "MEM_RegWrite": [ 1019 ],
            "MEM_rdReg": [ 1020, 1021, 1022, 1023, 1024 ],
            "WB_ALUresult": [ 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455 ],
            "WB_MemData": [ 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519 ],
            "WB_MemtoReg": [ 520 ],
            "WB_RegWrite": [ 1498 ],
            "WB_rdReg": [ 1499, 1500, 1501, 1502, 1503 ],
            "clk": [ 2 ]
          }
        },
        "u_PC": {
          "hide_name": 0,
          "type": "PC",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "arch.v:22"
          },
          "port_directions": {
            "PCaddress": "output",
            "PCnext": "input",
            "PCrst": "input",
            "clk": "input"
          },
          "connections": {
            "PCaddress": [ 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497 ],
            "PCnext": [ 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198 ],
            "PCrst": [ 3 ],
            "clk": [ 2 ]
          }
        },
        "u_PC4Add": {
          "hide_name": 0,
          "type": "PC4Add",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "arch.v:12"
          },
          "port_directions": {
            "PC": "input",
            "PCPlus4": "output"
          },
          "connections": {
            "PC": [ 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497 ],
            "PCPlus4": [ 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70 ]
          }
        },
        "u_PCAdd": {
          "hide_name": 0,
          "type": "PCAdd",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "arch.v:156"
          },
          "port_directions": {
            "PCSum": "output",
            "PCaddress": "input",
            "ShiftImm": "input"
          },
          "connections": {
            "PCSum": [ 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011 ],
            "PCaddress": [ 1025, 1026, 1027, 1028, 1029, 1030, 1031, 1032, 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 1051, 1052, 1053, 1054, 1055, 1056, 1057, 1058, 1059, 1060, 1061, 1062, 1063, 1064, 1065, 1066, 1067, 1068, 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 1087, 1088 ],
            "ShiftImm": [ 1504, 1505, 1506, 1507, 1508, 1509, 1510, 1511, 1512, 1513, 1514, 1515, 1516, 1517, 1518, 1519, 1520, 1521, 1522, 1523, 1524, 1525, 1526, 1527, 1528, 1529, 1530, 1531, 1532, 1533, 1534, 1535, 1536, 1537, 1538, 1539, 1540, 1541, 1542, 1543, 1544, 1545, 1546, 1547, 1548, 1549, 1550, 1551, 1552, 1553, 1554, 1555, 1556, 1557, 1558, 1559, 1560, 1561, 1562, 1563, 1564, 1565, 1566, 1567 ]
          }
        },
        "u_Registers": {
          "hide_name": 0,
          "type": "Registers",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "arch.v:77"
          },
          "port_directions": {
            "ReadData1": "output",
            "ReadData2": "output",
            "ReadReg1": "input",
            "ReadReg2": "input",
            "RegWrite": "input",
            "WriteData": "input",
            "WriteReg": "input",
            "clk": "input"
          },
          "connections": {
            "ReadData1": [ 1217, 1218, 1219, 1220, 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1230, 1231, 1232, 1233, 1234, 1235, 1236, 1237, 1238, 1239, 1240, 1241, 1242, 1243, 1244, 1245, 1246, 1247, 1248, 1249, 1250, 1251, 1252, 1253, 1254, 1255, 1256, 1257, 1258, 1259, 1260, 1261, 1262, 1263, 1264, 1265, 1266, 1267, 1268, 1269, 1270, 1271, 1272, 1273, 1274, 1275, 1276, 1277, 1278, 1279, 1280 ],
            "ReadData2": [ 1281, 1282, 1283, 1284, 1285, 1286, 1287, 1288, 1289, 1290, 1291, 1292, 1293, 1294, 1295, 1296, 1297, 1298, 1299, 1300, 1301, 1302, 1303, 1304, 1305, 1306, 1307, 1308, 1309, 1310, 1311, 1312, 1313, 1314, 1315, 1316, 1317, 1318, 1319, 1320, 1321, 1322, 1323, 1324, 1325, 1326, 1327, 1328, 1329, 1330, 1331, 1332, 1333, 1334, 1335, 1336, 1337, 1338, 1339, 1340, 1341, 1342, 1343, 1344 ],
            "ReadReg1": [ 1354, 1355, 1356, 1357, 1358 ],
            "ReadReg2": [ 1359, 1360, 1361, 1362, 1363 ],
            "RegWrite": [ 1498 ],
            "WriteData": [ 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584 ],
            "WriteReg": [ 1499, 1500, 1501, 1502, 1503 ],
            "clk": [ 2 ]
          }
        },
        "u_ShiftLeft1": {
          "hide_name": 0,
          "type": "ShiftLeft1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "arch.v:149"
          },
          "port_directions": {
            "In": "input",
            "out": "output"
          },
          "connections": {
            "In": [ 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326 ],
            "out": [ 1504, 1505, 1506, 1507, 1508, 1509, 1510, 1511, 1512, 1513, 1514, 1515, 1516, 1517, 1518, 1519, 1520, 1521, 1522, 1523, 1524, 1525, 1526, 1527, 1528, 1529, 1530, 1531, 1532, 1533, 1534, 1535, 1536, 1537, 1538, 1539, 1540, 1541, 1542, 1543, 1544, 1545, 1546, 1547, 1548, 1549, 1550, 1551, 1552, 1553, 1554, 1555, 1556, 1557, 1558, 1559, 1560, 1561, 1562, 1563, 1564, 1565, 1566, 1567 ]
          }
        }
      },
      "netnames": {
        "$auto$hierarchy.cc:1144:execute$98": {
          "hide_name": 1,
          "bits": [ 1370, 1371, 1372, 1373, 1374, 1375, 1376, 1377, 1378, 1379, 1380, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "EX_ALU1": {
          "hide_name": 0,
          "bits": [ 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648 ],
          "attributes": {
            "src": "arch.v:172"
          }
        },
        "EX_ALU2": {
          "hide_name": 0,
          "bits": [ 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391 ],
          "attributes": {
            "src": "arch.v:173"
          }
        },
        "EX_ALUOp": {
          "hide_name": 0,
          "bits": [ 720, 721 ],
          "attributes": {
            "src": "arch.v:104"
          }
        },
        "EX_ALUSrc": {
          "hide_name": 0,
          "bits": [ 327 ],
          "attributes": {
            "src": "arch.v:97"
          }
        },
        "EX_ALU_control": {
          "hide_name": 0,
          "bits": [ 649, 650, 651, 652 ],
          "attributes": {
            "src": "arch.v:163"
          }
        },
        "EX_ALUresult": {
          "hide_name": 0,
          "bits": [ 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716 ],
          "attributes": {
            "src": "arch.v:181"
          }
        },
        "EX_Branch": {
          "hide_name": 0,
          "bits": [ 943 ],
          "attributes": {
            "src": "arch.v:102"
          }
        },
        "EX_ExImm": {
          "hide_name": 0,
          "bits": [ 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326 ],
          "attributes": {
            "src": "arch.v:108"
          }
        },
        "EX_Jump": {
          "hide_name": 0,
          "bits": [ 944 ],
          "attributes": {
            "src": "arch.v:103"
          }
        },
        "EX_MemRead": {
          "hide_name": 0,
          "bits": [ 945 ],
          "attributes": {
            "src": "arch.v:100"
          }
        },
        "EX_MemWrite": {
          "hide_name": 0,
          "bits": [ 946 ],
          "attributes": {
            "src": "arch.v:101"
          }
        },
        "EX_MemtoReg": {
          "hide_name": 0,
          "bits": [ 947 ],
          "attributes": {
            "src": "arch.v:98"
          }
        },
        "EX_PCSum": {
          "hide_name": 0,
          "bits": [ 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011 ],
          "attributes": {
            "src": "arch.v:155"
          }
        },
        "EX_PCaddress": {
          "hide_name": 0,
          "bits": [ 1025, 1026, 1027, 1028, 1029, 1030, 1031, 1032, 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 1051, 1052, 1053, 1054, 1055, 1056, 1057, 1058, 1059, 1060, 1061, 1062, 1063, 1064, 1065, 1066, 1067, 1068, 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 1087, 1088 ],
          "attributes": {
            "src": "arch.v:105"
          }
        },
        "EX_ReadData1": {
          "hide_name": 0,
          "bits": [ 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648 ],
          "attributes": {
            "src": "arch.v:106"
          }
        },
        "EX_ReadData2": {
          "hide_name": 0,
          "bits": [ 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262 ],
          "attributes": {
            "src": "arch.v:107"
          }
        },
        "EX_RegWrite": {
          "hide_name": 0,
          "bits": [ 1012 ],
          "attributes": {
            "src": "arch.v:99"
          }
        },
        "EX_ShiftImm": {
          "hide_name": 0,
          "bits": [ 1504, 1505, 1506, 1507, 1508, 1509, 1510, 1511, 1512, 1513, 1514, 1515, 1516, 1517, 1518, 1519, 1520, 1521, 1522, 1523, 1524, 1525, 1526, 1527, 1528, 1529, 1530, 1531, 1532, 1533, 1534, 1535, 1536, 1537, 1538, 1539, 1540, 1541, 1542, 1543, 1544, 1545, 1546, 1547, 1548, 1549, 1550, 1551, 1552, 1553, 1554, 1555, 1556, 1557, 1558, 1559, 1560, 1561, 1562, 1563, 1564, 1565, 1566, 1567 ],
          "attributes": {
            "src": "arch.v:148"
          }
        },
        "EX_funct3": {
          "hide_name": 0,
          "bits": [ 722, 723, 724 ],
          "attributes": {
            "src": "arch.v:110"
          }
        },
        "EX_funct7": {
          "hide_name": 0,
          "bits": [ 725 ],
          "attributes": {
            "src": "arch.v:109"
          }
        },
        "EX_rdReg": {
          "hide_name": 0,
          "bits": [ 1013, 1014, 1015, 1016, 1017 ],
          "attributes": {
            "src": "arch.v:111"
          }
        },
        "EX_s_less": {
          "hide_name": 0,
          "bits": [ 717 ],
          "attributes": {
            "src": "arch.v:179"
          }
        },
        "EX_u_less": {
          "hide_name": 0,
          "bits": [ 718 ],
          "attributes": {
            "src": "arch.v:180"
          }
        },
        "EX_zero": {
          "hide_name": 0,
          "bits": [ 719 ],
          "attributes": {
            "src": "arch.v:178"
          }
        },
        "ID_ALUOp": {
          "hide_name": 0,
          "bits": [ 733, 734 ],
          "attributes": {
            "src": "arch.v:58"
          }
        },
        "ID_ALUSrc": {
          "hide_name": 0,
          "bits": [ 735 ],
          "attributes": {
            "src": "arch.v:51"
          }
        },
        "ID_Branch": {
          "hide_name": 0,
          "bits": [ 736 ],
          "attributes": {
            "src": "arch.v:56"
          }
        },
        "ID_ExImm": {
          "hide_name": 0,
          "bits": [ 1089, 1090, 1091, 1092, 1093, 1094, 1095, 1096, 1097, 1098, 1099, 1100, 1101, 1102, 1103, 1104, 1105, 1106, 1107, 1108, 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1134, 1135, 1136, 1137, 1138, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152 ],
          "attributes": {
            "src": "arch.v:89"
          }
        },
        "ID_Instruction": {
          "hide_name": 0,
          "bits": [ 741, 742, 743, 744, 745, 746, 747, 1349, 1350, 1351, 1352, 1353, 1345, 1346, 1347, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1348, 1369 ],
          "attributes": {
            "src": "arch.v:40"
          }
        },
        "ID_Jump": {
          "hide_name": 0,
          "bits": [ 737 ],
          "attributes": {
            "src": "arch.v:57"
          }
        },
        "ID_MemRead": {
          "hide_name": 0,
          "bits": [ 738 ],
          "attributes": {
            "src": "arch.v:54"
          }
        },
        "ID_MemWrite": {
          "hide_name": 0,
          "bits": [ 739 ],
          "attributes": {
            "src": "arch.v:55"
          }
        },
        "ID_MemtoReg": {
          "hide_name": 0,
          "bits": [ 740 ],
          "attributes": {
            "src": "arch.v:52"
          }
        },
        "ID_PCaddress": {
          "hide_name": 0,
          "bits": [ 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175, 1176, 1177, 1178, 1179, 1180, 1181, 1182, 1183, 1184, 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1200, 1201, 1202, 1203, 1204, 1205, 1206, 1207, 1208, 1209, 1210, 1211, 1212, 1213, 1214, 1215, 1216 ],
          "attributes": {
            "src": "arch.v:39"
          }
        },
        "ID_ReadData1": {
          "hide_name": 0,
          "bits": [ 1217, 1218, 1219, 1220, 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1230, 1231, 1232, 1233, 1234, 1235, 1236, 1237, 1238, 1239, 1240, 1241, 1242, 1243, 1244, 1245, 1246, 1247, 1248, 1249, 1250, 1251, 1252, 1253, 1254, 1255, 1256, 1257, 1258, 1259, 1260, 1261, 1262, 1263, 1264, 1265, 1266, 1267, 1268, 1269, 1270, 1271, 1272, 1273, 1274, 1275, 1276, 1277, 1278, 1279, 1280 ],
          "attributes": {
            "src": "arch.v:74"
          }
        },
        "ID_ReadData2": {
          "hide_name": 0,
          "bits": [ 1281, 1282, 1283, 1284, 1285, 1286, 1287, 1288, 1289, 1290, 1291, 1292, 1293, 1294, 1295, 1296, 1297, 1298, 1299, 1300, 1301, 1302, 1303, 1304, 1305, 1306, 1307, 1308, 1309, 1310, 1311, 1312, 1313, 1314, 1315, 1316, 1317, 1318, 1319, 1320, 1321, 1322, 1323, 1324, 1325, 1326, 1327, 1328, 1329, 1330, 1331, 1332, 1333, 1334, 1335, 1336, 1337, 1338, 1339, 1340, 1341, 1342, 1343, 1344 ],
          "attributes": {
            "src": "arch.v:75"
          }
        },
        "ID_RegWrite": {
          "hide_name": 0,
          "bits": [ 748 ],
          "attributes": {
            "src": "arch.v:53"
          }
        },
        "IF_Instruction": {
          "hide_name": 0,
          "bits": [ 1402, 1403, 1404, 1405, 1406, 1407, 1408, 1409, 1410, 1411, 1412, 1413, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433 ],
          "attributes": {
            "src": "arch.v:31"
          }
        },
        "IF_PCaddress": {
          "hide_name": 0,
          "bits": [ 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497 ],
          "attributes": {
            "src": "arch.v:11"
          }
        },
        "MEM_ALUresult": {
          "hide_name": 0,
          "bits": [ 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942 ],
          "attributes": {
            "src": "arch.v:203"
          }
        },
        "MEM_Branch": {
          "hide_name": 0,
          "bits": [ 726 ],
          "attributes": {
            "src": "arch.v:198"
          }
        },
        "MEM_Branch_jump": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "arch.v:241"
          }
        },
        "MEM_Jump": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "arch.v:199"
          }
        },
        "MEM_MemData": {
          "hide_name": 0,
          "bits": [ 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814 ],
          "attributes": {
            "src": "arch.v:253"
          }
        },
        "MEM_MemRead": {
          "hide_name": 0,
          "bits": [ 749 ],
          "attributes": {
            "src": "arch.v:196"
          }
        },
        "MEM_MemWrite": {
          "hide_name": 0,
          "bits": [ 750 ],
          "attributes": {
            "src": "arch.v:197"
          }
        },
        "MEM_MemtoReg": {
          "hide_name": 0,
          "bits": [ 1018 ],
          "attributes": {
            "src": "arch.v:194"
          }
        },
        "MEM_PCPlus4": {
          "hide_name": 0,
          "bits": [ 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70 ],
          "attributes": {
            "src": "arch.v:8"
          }
        },
        "MEM_PCSrc": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "arch.v:7"
          }
        },
        "MEM_PCSum": {
          "hide_name": 0,
          "bits": [ 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134 ],
          "attributes": {
            "src": "arch.v:9"
          }
        },
        "MEM_PCnext": {
          "hide_name": 0,
          "bits": [ 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198 ],
          "attributes": {
            "src": "arch.v:10"
          }
        },
        "MEM_RegData2": {
          "hide_name": 0,
          "bits": [ 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878 ],
          "attributes": {
            "src": "arch.v:204"
          }
        },
        "MEM_RegWrite": {
          "hide_name": 0,
          "bits": [ 1019 ],
          "attributes": {
            "src": "arch.v:195"
          }
        },
        "MEM_funct3": {
          "hide_name": 0,
          "bits": [ 727, 728, 729 ],
          "attributes": {
            "src": "arch.v:205"
          }
        },
        "MEM_rdReg": {
          "hide_name": 0,
          "bits": [ 1020, 1021, 1022, 1023, 1024 ],
          "attributes": {
            "src": "arch.v:206"
          }
        },
        "MEM_s_less": {
          "hide_name": 0,
          "bits": [ 730 ],
          "attributes": {
            "src": "arch.v:201"
          }
        },
        "MEM_u_less": {
          "hide_name": 0,
          "bits": [ 731 ],
          "attributes": {
            "src": "arch.v:202"
          }
        },
        "MEM_zero": {
          "hide_name": 0,
          "bits": [ 732 ],
          "attributes": {
            "src": "arch.v:200"
          }
        },
        "PCrst": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "arch.v:3"
          }
        },
        "WB_ALUresult": {
          "hide_name": 0,
          "bits": [ 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455 ],
          "attributes": {
            "src": "arch.v:267"
          }
        },
        "WB_MemData": {
          "hide_name": 0,
          "bits": [ 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519 ],
          "attributes": {
            "src": "arch.v:266"
          }
        },
        "WB_MemtoReg": {
          "hide_name": 0,
          "bits": [ 520 ],
          "attributes": {
            "src": "arch.v:265"
          }
        },
        "WB_RegWrite": {
          "hide_name": 0,
          "bits": [ 1498 ],
          "attributes": {
            "src": "arch.v:72"
          }
        },
        "WB_WriteData": {
          "hide_name": 0,
          "bits": [ 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584 ],
          "attributes": {
            "src": "arch.v:76"
          }
        },
        "WB_rdReg": {
          "hide_name": 0,
          "bits": [ 1499, 1500, 1501, 1502, 1503 ],
          "attributes": {
            "src": "arch.v:73"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "arch.v:2"
          }
        }
      }
    }
  }
}
