
---------- Begin Simulation Statistics ----------
final_tick                               156811370000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 218328                       # Simulator instruction rate (inst/s)
host_mem_usage                                 717228                       # Number of bytes of host memory used
host_op_rate                                   218764                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   458.03                       # Real time elapsed on the host
host_tick_rate                              342363008                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100199569                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.156811                       # Number of seconds simulated
sim_ticks                                156811370000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.569221                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2104045                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2113148                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             83520                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3635484                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                297                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             792                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              495                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4389735                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   66017                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          168                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100199569                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.568114                       # CPI: cycles per instruction
system.cpu.discardedOps                        196818                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42627835                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43484968                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11033399                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        24297390                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.637709                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        156811370                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46443154     46.35%     46.35% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.37% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                1      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::MemRead               42756988     42.67%     89.04% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10978706     10.96%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100199569                       # Class of committed instruction
system.cpu.tickCycles                       132513980                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       168225                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        369378                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           57                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       467941                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          436                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       938182                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            436                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 156811370000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              64929                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       111276                       # Transaction distribution
system.membus.trans_dist::CleanEvict            56944                       # Transaction distribution
system.membus.trans_dist::ReadExReq            136229                       # Transaction distribution
system.membus.trans_dist::ReadExResp           136229                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         64929                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       570536                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 570536                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     19995776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                19995776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            201158                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  201158    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              201158                       # Request fanout histogram
system.membus.respLayer1.occupancy         1087137250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           814482000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 156811370000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            244108                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       505195                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          550                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          130850                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           226135                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          226135                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           806                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       243302                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2162                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1406263                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1408425                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        86784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     55254784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               55341568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          168656                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7121664                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           638899                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000775                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.027824                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 638404     99.92%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    495      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             638899                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1727120000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1408315995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2418000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 156811370000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  125                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               268955                       # number of demand (read+write) hits
system.l2.demand_hits::total                   269080                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 125                       # number of overall hits
system.l2.overall_hits::.cpu.data              268955                       # number of overall hits
system.l2.overall_hits::total                  269080                       # number of overall hits
system.l2.demand_misses::.cpu.inst                681                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             200482                       # number of demand (read+write) misses
system.l2.demand_misses::total                 201163                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               681                       # number of overall misses
system.l2.overall_misses::.cpu.data            200482                       # number of overall misses
system.l2.overall_misses::total                201163                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     67493000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  20872600000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      20940093000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     67493000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  20872600000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     20940093000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              806                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           469437                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               470243                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             806                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          469437                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              470243                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.844913                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.427069                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.427785                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.844913                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.427069                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.427785                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 99108.663730                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 104112.089863                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 104095.151693                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 99108.663730                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 104112.089863                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 104095.151693                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              111276                       # number of writebacks
system.l2.writebacks::total                    111276                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           681                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        200477                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            201158                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          681                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       200477                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           201158                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     53873000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  16862649000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  16916522000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     53873000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  16862649000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  16916522000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.844913                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.427058                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.427775                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.844913                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.427058                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.427775                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 79108.663730                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 84112.636362                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 84095.695921                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 79108.663730                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 84112.636362                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 84095.695921                       # average overall mshr miss latency
system.l2.replacements                         168656                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       393919                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           393919                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       393919                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       393919                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          533                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              533                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          533                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          533                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             89906                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 89906                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          136229                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              136229                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  14459139000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   14459139000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        226135                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            226135                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.602423                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.602423                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 106138.480059                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 106138.480059                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       136229                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         136229                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  11734559000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  11734559000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.602423                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.602423                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 86138.480059                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 86138.480059                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            125                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                125                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          681                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              681                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     67493000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     67493000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          806                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            806                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.844913                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.844913                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 99108.663730                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 99108.663730                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          681                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          681                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     53873000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     53873000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.844913                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.844913                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 79108.663730                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79108.663730                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        179049                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            179049                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        64253                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           64253                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   6413461000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   6413461000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       243302                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        243302                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.264087                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.264087                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 99815.744012                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99815.744012                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        64248                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        64248                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   5128090000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   5128090000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.264067                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.264067                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 79817.114930                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79817.114930                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 156811370000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32145.988010                       # Cycle average of tags in use
system.l2.tags.total_refs                      938120                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    201424                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.657439                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      75.821816                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        89.542720                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     31980.623474                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002314                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002733                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.975971                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.981018                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           94                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          593                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         8185                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        23877                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   7706424                       # Number of tag accesses
system.l2.tags.data_accesses                  7706424                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 156811370000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          43584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       12830528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           12874112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        43584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         43584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      7121664                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         7121664                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             681                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          200477                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              201158                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       111276                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             111276                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            277939                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          81821414                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              82099353                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       277939                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           277939                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       45415482                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             45415482                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       45415482                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           277939                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         81821414                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            127514835                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    111276.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       681.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    200438.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005877866250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6616                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6616                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              544665                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             104799                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      201158                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     111276                       # Number of write requests accepted
system.mem_ctrls.readBursts                    201158                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   111276                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     39                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             12776                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             12873                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             12571                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             12434                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             12278                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             12445                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             12438                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             12391                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             12503                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             12443                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            12463                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12827                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            12667                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            12652                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            12703                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            12655                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7125                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              7217                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7000                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6923                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              6934                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              6812                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              6801                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6743                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              6844                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6858                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             6783                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7055                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             7009                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             6971                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             7075                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             7094                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.69                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2801098750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1005595000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              6572080000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13927.57                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32677.57                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   132136                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   69488                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 65.70                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                62.45                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                201158                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               111276                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  153322                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   47334                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     287                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     176                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       110737                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    180.527195                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   106.781743                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   245.441597                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        77104     69.63%     69.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        11465     10.35%     79.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4480      4.05%     84.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2019      1.82%     85.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8676      7.83%     93.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          682      0.62%     94.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          442      0.40%     94.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          427      0.39%     95.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         5442      4.91%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       110737                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         6616                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.396161                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.911911                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     52.495285                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          6447     97.45%     97.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           37      0.56%     98.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          129      1.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6616                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6616                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.814389                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.783984                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.022799                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3951     59.72%     59.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              148      2.24%     61.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2338     35.34%     97.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              155      2.34%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               22      0.33%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6616                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               12871616                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2496                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7119616                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                12874112                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7121664                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        82.08                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        45.40                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     82.10                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     45.42                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.64                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.35                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  156811270000                       # Total gap between requests
system.mem_ctrls.avgGap                     501902.07                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        43584                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     12828032                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7119616                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 277939.029548686405                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 81805496.629485473037                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 45402422.031004510820                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          681                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       200477                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       111276                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     18896250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   6553183750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3710883782000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27747.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32687.96                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  33348464.92                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    64.54                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            395763060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            210345465                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           720518820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          290696580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     12378234960.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      31676700060                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      33540450240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        79212709185                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        505.146465                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  86864452750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   5236140000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  64710777250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            394913400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            209901450                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           715470840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          289997100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     12378234960.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      31863211470                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      33383388000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        79235117220                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        505.289363                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  86453274500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5236140000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  65121955500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    156811370000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 156811370000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     10197650                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10197650                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10197650                       # number of overall hits
system.cpu.icache.overall_hits::total        10197650                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          806                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            806                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          806                       # number of overall misses
system.cpu.icache.overall_misses::total           806                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     74202000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     74202000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     74202000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     74202000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10198456                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10198456                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10198456                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10198456                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000079                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000079                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000079                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000079                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 92062.034739                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 92062.034739                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 92062.034739                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 92062.034739                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          550                       # number of writebacks
system.cpu.icache.writebacks::total               550                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          806                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          806                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          806                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          806                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     72590000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     72590000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     72590000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     72590000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000079                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000079                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000079                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000079                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 90062.034739                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 90062.034739                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 90062.034739                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 90062.034739                       # average overall mshr miss latency
system.cpu.icache.replacements                    550                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10197650                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10197650                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          806                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           806                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     74202000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     74202000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10198456                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10198456                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000079                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000079                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 92062.034739                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 92062.034739                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          806                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          806                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     72590000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     72590000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000079                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000079                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 90062.034739                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 90062.034739                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 156811370000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           249.759917                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10198456                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               806                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          12653.171216                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   249.759917                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.975625                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.975625                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          20397718                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         20397718                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 156811370000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 156811370000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 156811370000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51635569                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51635569                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51636076                       # number of overall hits
system.cpu.dcache.overall_hits::total        51636076                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       513950                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         513950                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       521862                       # number of overall misses
system.cpu.dcache.overall_misses::total        521862                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  29685697000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  29685697000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  29685697000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  29685697000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52149519                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52149519                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52157938                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52157938                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.009855                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009855                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010005                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.010005                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 57759.892986                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 57759.892986                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 56884.189690                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 56884.189690                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        98516                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3361                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    29.311514                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       393919                       # number of writebacks
system.cpu.dcache.writebacks::total            393919                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        52424                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        52424                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        52424                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        52424                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       461526                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       461526                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       469433                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       469433                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  27108076000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  27108076000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  27934444999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  27934444999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.008850                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.008850                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.009000                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009000                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 58735.750532                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 58735.750532                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 59506.777323                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 59506.777323                       # average overall mshr miss latency
system.cpu.dcache.replacements                 467389                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40935467                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40935467                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       235873                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        235873                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  10566154000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10566154000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41171340                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41171340                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005729                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005729                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 44795.945276                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 44795.945276                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          482                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          482                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       235391                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       235391                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  10077564000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  10077564000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005717                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005717                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 42812.019151                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 42812.019151                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10700102                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10700102                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       278077                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       278077                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  19119543000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  19119543000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10978179                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10978179                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.025330                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.025330                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 68756.290524                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 68756.290524                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        51942                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        51942                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       226135                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       226135                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  17030512000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  17030512000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.020599                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.020599                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 75311.260972                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 75311.260972                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          507                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           507                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7912                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7912                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.939779                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.939779                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7907                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7907                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    826368999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    826368999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.939185                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.939185                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 104511.066017                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 104511.066017                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       311000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       311000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        77750                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        77750                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       303000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       303000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        75750                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        75750                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 156811370000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2022.823993                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52105585                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            469437                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            110.995906                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2022.823993                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.987707                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.987707                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           70                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          530                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1395                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           47                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         834997661                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        834997661                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 156811370000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 156811370000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
