Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Mar 21 15:20:24 2025
| Host         : dvirhersh_comp running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file GPIO_demo_timing_summary_routed.rpt -pb GPIO_demo_timing_summary_routed.pb -rpx GPIO_demo_timing_summary_routed.rpx -warn_on_violation
| Design       : GPIO_demo
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  47          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (40)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (40)
--------------------------------
 There are 40 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.198        0.000                      0                  624        0.165        0.000                      0                  624        4.500        0.000                       0                   318  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.198        0.000                      0                  624        0.165        0.000                      0                  624        4.500        0.000                       0                   318  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.198ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.198ns  (required time - arrival time)
  Source:                 Inst_btn_debounce/sig_cntrs_ary_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[1][4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.338ns  (logic 0.952ns (21.948%)  route 3.386ns (78.052%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         1.708     5.311    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.456     5.767 r  Inst_btn_debounce/sig_cntrs_ary_reg[1][4]/Q
                         net (fo=2, routed)           1.143     6.910    Inst_btn_debounce/sig_cntrs_ary_reg[1]_1[4]
    SLICE_X1Y72          LUT4 (Prop_lut4_I1_O)        0.124     7.034 r  Inst_btn_debounce/sig_out_reg[1]_i_5/O
                         net (fo=1, routed)           0.405     7.439    Inst_btn_debounce/sig_out_reg[1]_i_5_n_0
    SLICE_X1Y71          LUT5 (Prop_lut5_I4_O)        0.124     7.563 f  Inst_btn_debounce/sig_out_reg[1]_i_4/O
                         net (fo=1, routed)           0.543     8.106    Inst_btn_debounce/sig_out_reg[1]_i_4_n_0
    SLICE_X1Y74          LUT6 (Prop_lut6_I5_O)        0.124     8.230 r  Inst_btn_debounce/sig_out_reg[1]_i_2/O
                         net (fo=2, routed)           0.555     8.786    Inst_btn_debounce/sig_out_reg[1]_i_2_n_0
    SLICE_X0Y76          LUT3 (Prop_lut3_I0_O)        0.124     8.910 r  Inst_btn_debounce/sig_cntrs_ary[1][0]_i_1/O
                         net (fo=16, routed)          0.739     9.648    Inst_btn_debounce/sig_cntrs_ary[1][0]_i_1_n_0
    SLICE_X0Y72          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         1.591    15.014    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][4]/C
                         clock pessimism              0.297    15.311    
                         clock uncertainty           -0.035    15.275    
    SLICE_X0Y72          FDRE (Setup_fdre_C_R)       -0.429    14.846    Inst_btn_debounce/sig_cntrs_ary_reg[1][4]
  -------------------------------------------------------------------
                         required time                         14.846    
                         arrival time                          -9.648    
  -------------------------------------------------------------------
                         slack                                  5.198    

Slack (MET) :             5.198ns  (required time - arrival time)
  Source:                 Inst_btn_debounce/sig_cntrs_ary_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[1][5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.338ns  (logic 0.952ns (21.948%)  route 3.386ns (78.052%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         1.708     5.311    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.456     5.767 r  Inst_btn_debounce/sig_cntrs_ary_reg[1][4]/Q
                         net (fo=2, routed)           1.143     6.910    Inst_btn_debounce/sig_cntrs_ary_reg[1]_1[4]
    SLICE_X1Y72          LUT4 (Prop_lut4_I1_O)        0.124     7.034 r  Inst_btn_debounce/sig_out_reg[1]_i_5/O
                         net (fo=1, routed)           0.405     7.439    Inst_btn_debounce/sig_out_reg[1]_i_5_n_0
    SLICE_X1Y71          LUT5 (Prop_lut5_I4_O)        0.124     7.563 f  Inst_btn_debounce/sig_out_reg[1]_i_4/O
                         net (fo=1, routed)           0.543     8.106    Inst_btn_debounce/sig_out_reg[1]_i_4_n_0
    SLICE_X1Y74          LUT6 (Prop_lut6_I5_O)        0.124     8.230 r  Inst_btn_debounce/sig_out_reg[1]_i_2/O
                         net (fo=2, routed)           0.555     8.786    Inst_btn_debounce/sig_out_reg[1]_i_2_n_0
    SLICE_X0Y76          LUT3 (Prop_lut3_I0_O)        0.124     8.910 r  Inst_btn_debounce/sig_cntrs_ary[1][0]_i_1/O
                         net (fo=16, routed)          0.739     9.648    Inst_btn_debounce/sig_cntrs_ary[1][0]_i_1_n_0
    SLICE_X0Y72          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         1.591    15.014    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][5]/C
                         clock pessimism              0.297    15.311    
                         clock uncertainty           -0.035    15.275    
    SLICE_X0Y72          FDRE (Setup_fdre_C_R)       -0.429    14.846    Inst_btn_debounce/sig_cntrs_ary_reg[1][5]
  -------------------------------------------------------------------
                         required time                         14.846    
                         arrival time                          -9.648    
  -------------------------------------------------------------------
                         slack                                  5.198    

Slack (MET) :             5.198ns  (required time - arrival time)
  Source:                 Inst_btn_debounce/sig_cntrs_ary_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[1][6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.338ns  (logic 0.952ns (21.948%)  route 3.386ns (78.052%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         1.708     5.311    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.456     5.767 r  Inst_btn_debounce/sig_cntrs_ary_reg[1][4]/Q
                         net (fo=2, routed)           1.143     6.910    Inst_btn_debounce/sig_cntrs_ary_reg[1]_1[4]
    SLICE_X1Y72          LUT4 (Prop_lut4_I1_O)        0.124     7.034 r  Inst_btn_debounce/sig_out_reg[1]_i_5/O
                         net (fo=1, routed)           0.405     7.439    Inst_btn_debounce/sig_out_reg[1]_i_5_n_0
    SLICE_X1Y71          LUT5 (Prop_lut5_I4_O)        0.124     7.563 f  Inst_btn_debounce/sig_out_reg[1]_i_4/O
                         net (fo=1, routed)           0.543     8.106    Inst_btn_debounce/sig_out_reg[1]_i_4_n_0
    SLICE_X1Y74          LUT6 (Prop_lut6_I5_O)        0.124     8.230 r  Inst_btn_debounce/sig_out_reg[1]_i_2/O
                         net (fo=2, routed)           0.555     8.786    Inst_btn_debounce/sig_out_reg[1]_i_2_n_0
    SLICE_X0Y76          LUT3 (Prop_lut3_I0_O)        0.124     8.910 r  Inst_btn_debounce/sig_cntrs_ary[1][0]_i_1/O
                         net (fo=16, routed)          0.739     9.648    Inst_btn_debounce/sig_cntrs_ary[1][0]_i_1_n_0
    SLICE_X0Y72          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         1.591    15.014    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][6]/C
                         clock pessimism              0.297    15.311    
                         clock uncertainty           -0.035    15.275    
    SLICE_X0Y72          FDRE (Setup_fdre_C_R)       -0.429    14.846    Inst_btn_debounce/sig_cntrs_ary_reg[1][6]
  -------------------------------------------------------------------
                         required time                         14.846    
                         arrival time                          -9.648    
  -------------------------------------------------------------------
                         slack                                  5.198    

Slack (MET) :             5.198ns  (required time - arrival time)
  Source:                 Inst_btn_debounce/sig_cntrs_ary_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[1][7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.338ns  (logic 0.952ns (21.948%)  route 3.386ns (78.052%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         1.708     5.311    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.456     5.767 r  Inst_btn_debounce/sig_cntrs_ary_reg[1][4]/Q
                         net (fo=2, routed)           1.143     6.910    Inst_btn_debounce/sig_cntrs_ary_reg[1]_1[4]
    SLICE_X1Y72          LUT4 (Prop_lut4_I1_O)        0.124     7.034 r  Inst_btn_debounce/sig_out_reg[1]_i_5/O
                         net (fo=1, routed)           0.405     7.439    Inst_btn_debounce/sig_out_reg[1]_i_5_n_0
    SLICE_X1Y71          LUT5 (Prop_lut5_I4_O)        0.124     7.563 f  Inst_btn_debounce/sig_out_reg[1]_i_4/O
                         net (fo=1, routed)           0.543     8.106    Inst_btn_debounce/sig_out_reg[1]_i_4_n_0
    SLICE_X1Y74          LUT6 (Prop_lut6_I5_O)        0.124     8.230 r  Inst_btn_debounce/sig_out_reg[1]_i_2/O
                         net (fo=2, routed)           0.555     8.786    Inst_btn_debounce/sig_out_reg[1]_i_2_n_0
    SLICE_X0Y76          LUT3 (Prop_lut3_I0_O)        0.124     8.910 r  Inst_btn_debounce/sig_cntrs_ary[1][0]_i_1/O
                         net (fo=16, routed)          0.739     9.648    Inst_btn_debounce/sig_cntrs_ary[1][0]_i_1_n_0
    SLICE_X0Y72          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         1.591    15.014    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][7]/C
                         clock pessimism              0.297    15.311    
                         clock uncertainty           -0.035    15.275    
    SLICE_X0Y72          FDRE (Setup_fdre_C_R)       -0.429    14.846    Inst_btn_debounce/sig_cntrs_ary_reg[1][7]
  -------------------------------------------------------------------
                         required time                         14.846    
                         arrival time                          -9.648    
  -------------------------------------------------------------------
                         slack                                  5.198    

Slack (MET) :             5.224ns  (required time - arrival time)
  Source:                 Inst_btn_debounce/sig_cntrs_ary_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[1][10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.289ns  (logic 0.952ns (22.199%)  route 3.337ns (77.801%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         1.708     5.311    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.456     5.767 r  Inst_btn_debounce/sig_cntrs_ary_reg[1][4]/Q
                         net (fo=2, routed)           1.143     6.910    Inst_btn_debounce/sig_cntrs_ary_reg[1]_1[4]
    SLICE_X1Y72          LUT4 (Prop_lut4_I1_O)        0.124     7.034 r  Inst_btn_debounce/sig_out_reg[1]_i_5/O
                         net (fo=1, routed)           0.405     7.439    Inst_btn_debounce/sig_out_reg[1]_i_5_n_0
    SLICE_X1Y71          LUT5 (Prop_lut5_I4_O)        0.124     7.563 f  Inst_btn_debounce/sig_out_reg[1]_i_4/O
                         net (fo=1, routed)           0.543     8.106    Inst_btn_debounce/sig_out_reg[1]_i_4_n_0
    SLICE_X1Y74          LUT6 (Prop_lut6_I5_O)        0.124     8.230 r  Inst_btn_debounce/sig_out_reg[1]_i_2/O
                         net (fo=2, routed)           0.555     8.786    Inst_btn_debounce/sig_out_reg[1]_i_2_n_0
    SLICE_X0Y76          LUT3 (Prop_lut3_I0_O)        0.124     8.910 r  Inst_btn_debounce/sig_cntrs_ary[1][0]_i_1/O
                         net (fo=16, routed)          0.690     9.599    Inst_btn_debounce/sig_cntrs_ary[1][0]_i_1_n_0
    SLICE_X0Y73          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         1.590    15.013    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X0Y73          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][10]/C
                         clock pessimism              0.275    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X0Y73          FDRE (Setup_fdre_C_R)       -0.429    14.823    Inst_btn_debounce/sig_cntrs_ary_reg[1][10]
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                          -9.599    
  -------------------------------------------------------------------
                         slack                                  5.224    

Slack (MET) :             5.224ns  (required time - arrival time)
  Source:                 Inst_btn_debounce/sig_cntrs_ary_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[1][11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.289ns  (logic 0.952ns (22.199%)  route 3.337ns (77.801%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         1.708     5.311    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.456     5.767 r  Inst_btn_debounce/sig_cntrs_ary_reg[1][4]/Q
                         net (fo=2, routed)           1.143     6.910    Inst_btn_debounce/sig_cntrs_ary_reg[1]_1[4]
    SLICE_X1Y72          LUT4 (Prop_lut4_I1_O)        0.124     7.034 r  Inst_btn_debounce/sig_out_reg[1]_i_5/O
                         net (fo=1, routed)           0.405     7.439    Inst_btn_debounce/sig_out_reg[1]_i_5_n_0
    SLICE_X1Y71          LUT5 (Prop_lut5_I4_O)        0.124     7.563 f  Inst_btn_debounce/sig_out_reg[1]_i_4/O
                         net (fo=1, routed)           0.543     8.106    Inst_btn_debounce/sig_out_reg[1]_i_4_n_0
    SLICE_X1Y74          LUT6 (Prop_lut6_I5_O)        0.124     8.230 r  Inst_btn_debounce/sig_out_reg[1]_i_2/O
                         net (fo=2, routed)           0.555     8.786    Inst_btn_debounce/sig_out_reg[1]_i_2_n_0
    SLICE_X0Y76          LUT3 (Prop_lut3_I0_O)        0.124     8.910 r  Inst_btn_debounce/sig_cntrs_ary[1][0]_i_1/O
                         net (fo=16, routed)          0.690     9.599    Inst_btn_debounce/sig_cntrs_ary[1][0]_i_1_n_0
    SLICE_X0Y73          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         1.590    15.013    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X0Y73          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][11]/C
                         clock pessimism              0.275    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X0Y73          FDRE (Setup_fdre_C_R)       -0.429    14.823    Inst_btn_debounce/sig_cntrs_ary_reg[1][11]
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                          -9.599    
  -------------------------------------------------------------------
                         slack                                  5.224    

Slack (MET) :             5.224ns  (required time - arrival time)
  Source:                 Inst_btn_debounce/sig_cntrs_ary_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[1][8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.289ns  (logic 0.952ns (22.199%)  route 3.337ns (77.801%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         1.708     5.311    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.456     5.767 r  Inst_btn_debounce/sig_cntrs_ary_reg[1][4]/Q
                         net (fo=2, routed)           1.143     6.910    Inst_btn_debounce/sig_cntrs_ary_reg[1]_1[4]
    SLICE_X1Y72          LUT4 (Prop_lut4_I1_O)        0.124     7.034 r  Inst_btn_debounce/sig_out_reg[1]_i_5/O
                         net (fo=1, routed)           0.405     7.439    Inst_btn_debounce/sig_out_reg[1]_i_5_n_0
    SLICE_X1Y71          LUT5 (Prop_lut5_I4_O)        0.124     7.563 f  Inst_btn_debounce/sig_out_reg[1]_i_4/O
                         net (fo=1, routed)           0.543     8.106    Inst_btn_debounce/sig_out_reg[1]_i_4_n_0
    SLICE_X1Y74          LUT6 (Prop_lut6_I5_O)        0.124     8.230 r  Inst_btn_debounce/sig_out_reg[1]_i_2/O
                         net (fo=2, routed)           0.555     8.786    Inst_btn_debounce/sig_out_reg[1]_i_2_n_0
    SLICE_X0Y76          LUT3 (Prop_lut3_I0_O)        0.124     8.910 r  Inst_btn_debounce/sig_cntrs_ary[1][0]_i_1/O
                         net (fo=16, routed)          0.690     9.599    Inst_btn_debounce/sig_cntrs_ary[1][0]_i_1_n_0
    SLICE_X0Y73          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         1.590    15.013    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X0Y73          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][8]/C
                         clock pessimism              0.275    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X0Y73          FDRE (Setup_fdre_C_R)       -0.429    14.823    Inst_btn_debounce/sig_cntrs_ary_reg[1][8]
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                          -9.599    
  -------------------------------------------------------------------
                         slack                                  5.224    

Slack (MET) :             5.224ns  (required time - arrival time)
  Source:                 Inst_btn_debounce/sig_cntrs_ary_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[1][9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.289ns  (logic 0.952ns (22.199%)  route 3.337ns (77.801%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         1.708     5.311    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.456     5.767 r  Inst_btn_debounce/sig_cntrs_ary_reg[1][4]/Q
                         net (fo=2, routed)           1.143     6.910    Inst_btn_debounce/sig_cntrs_ary_reg[1]_1[4]
    SLICE_X1Y72          LUT4 (Prop_lut4_I1_O)        0.124     7.034 r  Inst_btn_debounce/sig_out_reg[1]_i_5/O
                         net (fo=1, routed)           0.405     7.439    Inst_btn_debounce/sig_out_reg[1]_i_5_n_0
    SLICE_X1Y71          LUT5 (Prop_lut5_I4_O)        0.124     7.563 f  Inst_btn_debounce/sig_out_reg[1]_i_4/O
                         net (fo=1, routed)           0.543     8.106    Inst_btn_debounce/sig_out_reg[1]_i_4_n_0
    SLICE_X1Y74          LUT6 (Prop_lut6_I5_O)        0.124     8.230 r  Inst_btn_debounce/sig_out_reg[1]_i_2/O
                         net (fo=2, routed)           0.555     8.786    Inst_btn_debounce/sig_out_reg[1]_i_2_n_0
    SLICE_X0Y76          LUT3 (Prop_lut3_I0_O)        0.124     8.910 r  Inst_btn_debounce/sig_cntrs_ary[1][0]_i_1/O
                         net (fo=16, routed)          0.690     9.599    Inst_btn_debounce/sig_cntrs_ary[1][0]_i_1_n_0
    SLICE_X0Y73          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         1.590    15.013    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X0Y73          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][9]/C
                         clock pessimism              0.275    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X0Y73          FDRE (Setup_fdre_C_R)       -0.429    14.823    Inst_btn_debounce/sig_cntrs_ary_reg[1][9]
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                          -9.599    
  -------------------------------------------------------------------
                         slack                                  5.224    

Slack (MET) :             5.323ns  (required time - arrival time)
  Source:                 Inst_btn_debounce/sig_cntrs_ary_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[1][12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.187ns  (logic 0.952ns (22.735%)  route 3.235ns (77.265%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         1.708     5.311    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.456     5.767 r  Inst_btn_debounce/sig_cntrs_ary_reg[1][4]/Q
                         net (fo=2, routed)           1.143     6.910    Inst_btn_debounce/sig_cntrs_ary_reg[1]_1[4]
    SLICE_X1Y72          LUT4 (Prop_lut4_I1_O)        0.124     7.034 r  Inst_btn_debounce/sig_out_reg[1]_i_5/O
                         net (fo=1, routed)           0.405     7.439    Inst_btn_debounce/sig_out_reg[1]_i_5_n_0
    SLICE_X1Y71          LUT5 (Prop_lut5_I4_O)        0.124     7.563 f  Inst_btn_debounce/sig_out_reg[1]_i_4/O
                         net (fo=1, routed)           0.543     8.106    Inst_btn_debounce/sig_out_reg[1]_i_4_n_0
    SLICE_X1Y74          LUT6 (Prop_lut6_I5_O)        0.124     8.230 r  Inst_btn_debounce/sig_out_reg[1]_i_2/O
                         net (fo=2, routed)           0.555     8.786    Inst_btn_debounce/sig_out_reg[1]_i_2_n_0
    SLICE_X0Y76          LUT3 (Prop_lut3_I0_O)        0.124     8.910 r  Inst_btn_debounce/sig_cntrs_ary[1][0]_i_1/O
                         net (fo=16, routed)          0.589     9.498    Inst_btn_debounce/sig_cntrs_ary[1][0]_i_1_n_0
    SLICE_X0Y74          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         1.588    15.011    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X0Y74          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][12]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X0Y74          FDRE (Setup_fdre_C_R)       -0.429    14.821    Inst_btn_debounce/sig_cntrs_ary_reg[1][12]
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                          -9.498    
  -------------------------------------------------------------------
                         slack                                  5.323    

Slack (MET) :             5.323ns  (required time - arrival time)
  Source:                 Inst_btn_debounce/sig_cntrs_ary_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[1][13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.187ns  (logic 0.952ns (22.735%)  route 3.235ns (77.265%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         1.708     5.311    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.456     5.767 r  Inst_btn_debounce/sig_cntrs_ary_reg[1][4]/Q
                         net (fo=2, routed)           1.143     6.910    Inst_btn_debounce/sig_cntrs_ary_reg[1]_1[4]
    SLICE_X1Y72          LUT4 (Prop_lut4_I1_O)        0.124     7.034 r  Inst_btn_debounce/sig_out_reg[1]_i_5/O
                         net (fo=1, routed)           0.405     7.439    Inst_btn_debounce/sig_out_reg[1]_i_5_n_0
    SLICE_X1Y71          LUT5 (Prop_lut5_I4_O)        0.124     7.563 f  Inst_btn_debounce/sig_out_reg[1]_i_4/O
                         net (fo=1, routed)           0.543     8.106    Inst_btn_debounce/sig_out_reg[1]_i_4_n_0
    SLICE_X1Y74          LUT6 (Prop_lut6_I5_O)        0.124     8.230 r  Inst_btn_debounce/sig_out_reg[1]_i_2/O
                         net (fo=2, routed)           0.555     8.786    Inst_btn_debounce/sig_out_reg[1]_i_2_n_0
    SLICE_X0Y76          LUT3 (Prop_lut3_I0_O)        0.124     8.910 r  Inst_btn_debounce/sig_cntrs_ary[1][0]_i_1/O
                         net (fo=16, routed)          0.589     9.498    Inst_btn_debounce/sig_cntrs_ary[1][0]_i_1_n_0
    SLICE_X0Y74          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         1.588    15.011    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X0Y74          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][13]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X0Y74          FDRE (Setup_fdre_C_R)       -0.429    14.821    Inst_btn_debounce/sig_cntrs_ary_reg[1][13]
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                          -9.498    
  -------------------------------------------------------------------
                         slack                                  5.323    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 RGB_Core/windowcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_Core/windowcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.283%)  route 0.113ns (37.717%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         0.603     1.522    RGB_Core/CLK_IBUF_BUFG
    SLICE_X3Y91          FDRE                                         r  RGB_Core/windowcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  RGB_Core/windowcount_reg[0]/Q
                         net (fo=14, routed)          0.113     1.776    RGB_Core/windowcount_reg[0]
    SLICE_X2Y91          LUT6 (Prop_lut6_I2_O)        0.045     1.821 r  RGB_Core/windowcount[5]_i_1/O
                         net (fo=1, routed)           0.000     1.821    RGB_Core/plusOp__0[5]
    SLICE_X2Y91          FDRE                                         r  RGB_Core/windowcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         0.876     2.041    RGB_Core/CLK_IBUF_BUFG
    SLICE_X2Y91          FDRE                                         r  RGB_Core/windowcount_reg[5]/C
                         clock pessimism             -0.505     1.535    
    SLICE_X2Y91          FDRE (Hold_fdre_C_D)         0.121     1.656    RGB_Core/windowcount_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 Inst_btn_debounce/sig_out_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnReg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.240%)  route 0.134ns (48.760%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         0.597     1.516    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X1Y81          FDRE                                         r  Inst_btn_debounce/sig_out_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  Inst_btn_debounce/sig_out_reg_reg[3]/Q
                         net (fo=4, routed)           0.134     1.792    btnDeBnc[3]
    SLICE_X2Y81          FDRE                                         r  btnReg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         0.868     2.033    CLK_IBUF_BUFG
    SLICE_X2Y81          FDRE                                         r  btnReg_reg[3]/C
                         clock pessimism             -0.502     1.530    
    SLICE_X2Y81          FDRE (Hold_fdre_C_D)         0.052     1.582    btnReg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 Inst_btn_debounce/sig_out_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnReg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.604%)  route 0.143ns (50.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         0.596     1.515    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X3Y80          FDRE                                         r  Inst_btn_debounce/sig_out_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  Inst_btn_debounce/sig_out_reg_reg[0]/Q
                         net (fo=4, routed)           0.143     1.800    btnDeBnc[0]
    SLICE_X2Y81          FDRE                                         r  btnReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         0.868     2.033    CLK_IBUF_BUFG
    SLICE_X2Y81          FDRE                                         r  btnReg_reg[0]/C
                         clock pessimism             -0.502     1.530    
    SLICE_X2Y81          FDRE (Hold_fdre_C_D)         0.059     1.589    btnReg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_AN_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.948%)  route 0.141ns (43.052%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         0.596     1.515    CLK_IBUF_BUFG
    SLICE_X3Y69          FDRE                                         r  counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y69          FDRE (Prop_fdre_C_Q)         0.141     1.656 f  counter_reg[27]/Q
                         net (fo=9, routed)           0.141     1.797    counter_reg_n_0_[27]
    SLICE_X1Y69          LUT6 (Prop_lut6_I4_O)        0.045     1.842 r  GPIO_demo_LUT6_2/O
                         net (fo=1, routed)           0.000     1.842    SSEG_AN[7]_i_1_n_0
    SLICE_X1Y69          FDRE                                         r  SSEG_AN_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         0.867     2.032    CLK_IBUF_BUFG
    SLICE_X1Y69          FDRE                                         r  SSEG_AN_reg[7]/C
                         clock pessimism             -0.502     1.529    
    SLICE_X1Y69          FDRE (Hold_fdre_C_D)         0.091     1.620    SSEG_AN_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 RGB_Core/windowcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_Core/windowcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.212ns (60.094%)  route 0.141ns (39.906%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         0.603     1.522    RGB_Core/CLK_IBUF_BUFG
    SLICE_X2Y91          FDRE                                         r  RGB_Core/windowcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.164     1.686 r  RGB_Core/windowcount_reg[1]/Q
                         net (fo=13, routed)          0.141     1.827    RGB_Core/windowcount_reg[1]
    SLICE_X3Y91          LUT5 (Prop_lut5_I2_O)        0.048     1.875 r  RGB_Core/windowcount[4]_i_1/O
                         net (fo=1, routed)           0.000     1.875    RGB_Core/plusOp__0[4]
    SLICE_X3Y91          FDRE                                         r  RGB_Core/windowcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         0.876     2.041    RGB_Core/CLK_IBUF_BUFG
    SLICE_X3Y91          FDRE                                         r  RGB_Core/windowcount_reg[4]/C
                         clock pessimism             -0.505     1.535    
    SLICE_X3Y91          FDRE (Hold_fdre_C_D)         0.107     1.642    RGB_Core/windowcount_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 RGB_Core/valcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_Core/valcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.196%)  route 0.164ns (46.804%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         0.602     1.521    RGB_Core/CLK_IBUF_BUFG
    SLICE_X4Y91          FDRE                                         r  RGB_Core/valcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  RGB_Core/valcount_reg[3]/Q
                         net (fo=11, routed)          0.164     1.826    RGB_Core/p_3_in
    SLICE_X4Y90          LUT6 (Prop_lut6_I0_O)        0.045     1.871 r  RGB_Core/valcount[5]_i_2/O
                         net (fo=1, routed)           0.000     1.871    RGB_Core/plusOp[5]
    SLICE_X4Y90          FDRE                                         r  RGB_Core/valcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         0.873     2.038    RGB_Core/CLK_IBUF_BUFG
    SLICE_X4Y90          FDRE                                         r  RGB_Core/valcount_reg[5]/C
                         clock pessimism             -0.500     1.537    
    SLICE_X4Y90          FDRE (Hold_fdre_C_D)         0.092     1.629    RGB_Core/valcount_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 RGB_Core/valcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_Core/valcount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.876%)  route 0.187ns (50.124%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         0.603     1.522    RGB_Core/CLK_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  RGB_Core/valcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.141     1.663 f  RGB_Core/valcount_reg[0]/Q
                         net (fo=17, routed)          0.187     1.850    RGB_Core/valcount_reg_n_0_[0]
    SLICE_X4Y92          LUT6 (Prop_lut6_I1_O)        0.045     1.895 r  RGB_Core/valcount[7]_i_1/O
                         net (fo=1, routed)           0.000     1.895    RGB_Core/valcount[7]_i_1_n_0
    SLICE_X4Y92          FDRE                                         r  RGB_Core/valcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         0.873     2.038    RGB_Core/CLK_IBUF_BUFG
    SLICE_X4Y92          FDRE                                         r  RGB_Core/valcount_reg[7]/C
                         clock pessimism             -0.479     1.558    
    SLICE_X4Y92          FDRE (Hold_fdre_C_D)         0.092     1.650    RGB_Core/valcount_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 RGB_Core/windowcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_Core/windowcount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.752%)  route 0.141ns (40.248%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         0.603     1.522    RGB_Core/CLK_IBUF_BUFG
    SLICE_X2Y91          FDRE                                         r  RGB_Core/windowcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.164     1.686 r  RGB_Core/windowcount_reg[1]/Q
                         net (fo=13, routed)          0.141     1.827    RGB_Core/windowcount_reg[1]
    SLICE_X3Y91          LUT4 (Prop_lut4_I0_O)        0.045     1.872 r  RGB_Core/windowcount[3]_i_1/O
                         net (fo=1, routed)           0.000     1.872    RGB_Core/plusOp__0[3]
    SLICE_X3Y91          FDRE                                         r  RGB_Core/windowcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         0.876     2.041    RGB_Core/CLK_IBUF_BUFG
    SLICE_X3Y91          FDRE                                         r  RGB_Core/windowcount_reg[3]/C
                         clock pessimism             -0.505     1.535    
    SLICE_X3Y91          FDRE (Hold_fdre_C_D)         0.091     1.626    RGB_Core/windowcount_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 RGB_Core/valcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_Core/valcount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.186ns (49.742%)  route 0.188ns (50.258%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         0.603     1.522    RGB_Core/CLK_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  RGB_Core/valcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.141     1.663 f  RGB_Core/valcount_reg[0]/Q
                         net (fo=17, routed)          0.188     1.851    RGB_Core/valcount_reg_n_0_[0]
    SLICE_X4Y92          LUT6 (Prop_lut6_I1_O)        0.045     1.896 r  RGB_Core/valcount[6]_i_1/O
                         net (fo=1, routed)           0.000     1.896    RGB_Core/valcount[6]_i_1_n_0
    SLICE_X4Y92          FDRE                                         r  RGB_Core/valcount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         0.873     2.038    RGB_Core/CLK_IBUF_BUFG
    SLICE_X4Y92          FDRE                                         r  RGB_Core/valcount_reg[6]/C
                         clock pessimism             -0.479     1.558    
    SLICE_X4Y92          FDRE (Hold_fdre_C_D)         0.091     1.649    RGB_Core/valcount_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         0.599     1.518    CLK_IBUF_BUFG
    SLICE_X3Y66          FDRE                                         r  counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y66          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  counter_reg[15]/Q
                         net (fo=1, routed)           0.108     1.768    counter_reg_n_0_[15]
    SLICE_X3Y66          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.876 r  counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.876    counter_reg[12]_i_1_n_4
    SLICE_X3Y66          FDRE                                         r  counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         0.870     2.035    CLK_IBUF_BUFG
    SLICE_X3Y66          FDRE                                         r  counter_reg[15]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X3Y66          FDRE (Hold_fdre_C_D)         0.105     1.623    counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y79     FSM_sequential_uartState_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y79     FSM_sequential_uartState_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y79     FSM_sequential_uartState_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y69     SSEG_AN_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X1Y71     SSEG_AN_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y69     SSEG_AN_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y70     SSEG_AN_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y70     SSEG_AN_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y70     SSEG_AN_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y79     FSM_sequential_uartState_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y79     FSM_sequential_uartState_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y79     FSM_sequential_uartState_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y79     FSM_sequential_uartState_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y79     FSM_sequential_uartState_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y79     FSM_sequential_uartState_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y69     SSEG_AN_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y69     SSEG_AN_reg[0]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y71     SSEG_AN_reg[1]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y71     SSEG_AN_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y79     FSM_sequential_uartState_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y79     FSM_sequential_uartState_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y79     FSM_sequential_uartState_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y79     FSM_sequential_uartState_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y79     FSM_sequential_uartState_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y79     FSM_sequential_uartState_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y69     SSEG_AN_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y69     SSEG_AN_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y71     SSEG_AN_reg[1]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y71     SSEG_AN_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            LED[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.708ns  (logic 5.142ns (43.920%)  route 6.566ns (56.080%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  SW_IBUF[12]_inst/O
                         net (fo=1, routed)           4.748     6.215    SW_IBUF[12]
    SLICE_X2Y70          LUT3 (Prop_lut3_I0_O)        0.124     6.339 r  LED_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           1.818     8.157    LED_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         3.552    11.708 r  LED_OBUF[12]_inst/O
                         net (fo=0)                   0.000    11.708    LED[12]
    V15                                                               r  LED[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[8]
                            (input port)
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.819ns  (logic 4.654ns (43.015%)  route 6.165ns (56.985%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  SW[8] (IN)
                         net (fo=0)                   0.000     0.000    SW[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  SW_IBUF[8]_inst/O
                         net (fo=1, routed)           4.307     5.289    SW_IBUF[8]
    SLICE_X2Y70          LUT3 (Prop_lut3_I0_O)        0.124     5.413 r  LED_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           1.858     7.271    LED_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         3.548    10.819 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000    10.819    LED[8]
    V16                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[9]
                            (input port)
  Destination:            LED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.469ns  (logic 4.862ns (46.444%)  route 5.607ns (53.556%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  SW[9] (IN)
                         net (fo=0)                   0.000     0.000    SW[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  SW_IBUF[9]_inst/O
                         net (fo=1, routed)           3.940     4.907    SW_IBUF[9]
    SLICE_X2Y70          LUT3 (Prop_lut3_I0_O)        0.117     5.024 r  LED_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           1.667     6.691    LED_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         3.778    10.469 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000    10.469    LED[9]
    T15                                                               r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.011ns  (logic 5.352ns (53.461%)  route 4.659ns (46.539%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  SW_IBUF[0]_inst/O
                         net (fo=1, routed)           1.979     3.456    SW_IBUF[0]
    SLICE_X0Y83          LUT3 (Prop_lut3_I0_O)        0.152     3.608 r  LED_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.680     6.289    LED_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.722    10.011 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.011    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN[4]
                            (input port)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.821ns  (logic 5.153ns (52.469%)  route 4.668ns (47.531%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTN[4] (IN)
                         net (fo=0)                   0.000     0.000    BTN[4]
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  BTN_IBUF[4]_inst/O
                         net (fo=17, routed)          1.823     3.300    BTN_IBUF[4]
    SLICE_X1Y73          LUT3 (Prop_lut3_I1_O)        0.124     3.424 r  LED_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.845     6.269    LED_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553     9.821 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.821    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN[4]
                            (input port)
  Destination:            LED[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.595ns  (logic 5.385ns (56.120%)  route 4.210ns (43.880%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTN[4] (IN)
                         net (fo=0)                   0.000     0.000    BTN[4]
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  BTN_IBUF[4]_inst/O
                         net (fo=17, routed)          1.930     3.406    BTN_IBUF[4]
    SLICE_X2Y70          LUT3 (Prop_lut3_I1_O)        0.150     3.556 r  LED_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           2.281     5.837    LED_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         3.758     9.595 r  LED_OBUF[13]_inst/O
                         net (fo=0)                   0.000     9.595    LED[13]
    V14                                                               r  LED[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN[4]
                            (input port)
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.546ns  (logic 5.398ns (56.543%)  route 4.148ns (43.457%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTN[4] (IN)
                         net (fo=0)                   0.000     0.000    BTN[4]
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  BTN_IBUF[4]_inst/O
                         net (fo=17, routed)          2.430     3.906    BTN_IBUF[4]
    SLICE_X0Y61          LUT3 (Prop_lut3_I1_O)        0.150     4.056 r  LED_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           1.718     5.775    LED_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         3.771     9.546 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000     9.546    LED[15]
    V11                                                               r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN[4]
                            (input port)
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.330ns  (logic 5.390ns (57.767%)  route 3.940ns (42.233%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTN[4] (IN)
                         net (fo=0)                   0.000     0.000    BTN[4]
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  BTN_IBUF[4]_inst/O
                         net (fo=17, routed)          2.073     3.549    BTN_IBUF[4]
    SLICE_X0Y69          LUT3 (Prop_lut3_I1_O)        0.150     3.699 r  LED_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.867     5.567    LED_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         3.763     9.330 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.330    LED[7]
    U16                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN[4]
                            (input port)
  Destination:            LED[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.300ns  (logic 5.153ns (55.406%)  route 4.147ns (44.594%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTN[4] (IN)
                         net (fo=0)                   0.000     0.000    BTN[4]
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  BTN_IBUF[4]_inst/O
                         net (fo=17, routed)          2.084     3.561    BTN_IBUF[4]
    SLICE_X0Y69          LUT3 (Prop_lut3_I1_O)        0.124     3.685 r  LED_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.063     5.748    LED_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         3.552     9.300 r  LED_OBUF[10]_inst/O
                         net (fo=0)                   0.000     9.300    LED[10]
    U14                                                               r  LED[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN[4]
                            (input port)
  Destination:            LED[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.274ns  (logic 5.171ns (55.760%)  route 4.103ns (44.240%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTN[4] (IN)
                         net (fo=0)                   0.000     0.000    BTN[4]
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  BTN_IBUF[4]_inst/O
                         net (fo=17, routed)          2.430     3.906    BTN_IBUF[4]
    SLICE_X0Y61          LUT3 (Prop_lut3_I1_O)        0.124     4.030 r  LED_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           1.673     5.703    LED_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         3.570     9.274 r  LED_OBUF[14]_inst/O
                         net (fo=0)                   0.000     9.274    LED[14]
    V12                                                               r  LED[14] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[14]
                            (input port)
  Destination:            LED[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.342ns  (logic 1.593ns (68.032%)  route 0.749ns (31.968%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  SW[14] (IN)
                         net (fo=0)                   0.000     0.000    SW[14]
    U11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  SW_IBUF[14]_inst/O
                         net (fo=1, routed)           0.407     0.684    SW_IBUF[14]
    SLICE_X0Y61          LUT3 (Prop_lut3_I0_O)        0.045     0.729 r  LED_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           0.342     1.071    LED_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         1.271     2.342 r  LED_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.342    LED[14]
    V12                                                               r  LED[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.439ns  (logic 1.671ns (68.507%)  route 0.768ns (31.493%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  SW_IBUF[15]_inst/O
                         net (fo=1, routed)           0.410     0.701    SW_IBUF[15]
    SLICE_X0Y61          LUT3 (Prop_lut3_I0_O)        0.048     0.749 r  LED_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           0.358     1.108    LED_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         1.331     2.439 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.439    LED[15]
    V11                                                               r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.470ns  (logic 1.600ns (64.792%)  route 0.870ns (35.208%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[3]_inst/O
                         net (fo=1, routed)           0.394     0.639    SW_IBUF[3]
    SLICE_X1Y73          LUT3 (Prop_lut3_I0_O)        0.042     0.681 r  LED_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.476     1.157    LED_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.313     2.470 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.470    LED[3]
    N14                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.495ns  (logic 1.558ns (62.440%)  route 0.937ns (37.560%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  SW_IBUF[4]_inst/O
                         net (fo=1, routed)           0.411     0.671    SW_IBUF[4]
    SLICE_X1Y73          LUT3 (Prop_lut3_I0_O)        0.045     0.716 r  LED_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.526     1.242    LED_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         1.252     2.495 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.495    LED[4]
    R18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[6]
                            (input port)
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.511ns  (logic 1.562ns (62.234%)  route 0.948ns (37.766%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  SW[6] (IN)
                         net (fo=0)                   0.000     0.000    SW[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  SW_IBUF[6]_inst/O
                         net (fo=1, routed)           0.591     0.853    SW_IBUF[6]
    SLICE_X0Y69          LUT3 (Prop_lut3_I0_O)        0.045     0.898 r  LED_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.357     1.255    LED_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         1.256     2.511 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.511    LED[6]
    U17                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[10]
                            (input port)
  Destination:            LED[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.514ns  (logic 1.548ns (61.565%)  route 0.966ns (38.435%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  SW[10] (IN)
                         net (fo=0)                   0.000     0.000    SW[10]
    R16                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SW_IBUF[10]_inst/O
                         net (fo=1, routed)           0.461     0.711    SW_IBUF[10]
    SLICE_X0Y69          LUT3 (Prop_lut3_I0_O)        0.045     0.756 r  LED_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           0.505     1.261    LED_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         1.253     2.514 r  LED_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.514    LED[10]
    U14                                                               r  LED[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN[4]
                            (input port)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.574ns  (logic 1.526ns (59.276%)  route 1.048ns (40.724%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTN[4] (IN)
                         net (fo=0)                   0.000     0.000    BTN[4]
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  BTN_IBUF[4]_inst/O
                         net (fo=17, routed)          0.479     0.724    BTN_IBUF[4]
    SLICE_X0Y83          LUT3 (Prop_lut3_I1_O)        0.045     0.769 r  LED_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.569     1.338    LED_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.236     2.574 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.574    LED[1]
    K15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[11]
                            (input port)
  Destination:            LED[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.644ns  (logic 1.608ns (60.805%)  route 1.036ns (39.195%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  SW[11] (IN)
                         net (fo=0)                   0.000     0.000    SW[11]
    T13                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  SW_IBUF[11]_inst/O
                         net (fo=1, routed)           0.701     0.970    SW_IBUF[11]
    SLICE_X0Y69          LUT3 (Prop_lut3_I0_O)        0.044     1.014 r  LED_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.336     1.350    LED_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         1.294     2.644 r  LED_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.644    LED[11]
    T16                                                               r  LED[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN[4]
                            (input port)
  Destination:            LED[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.711ns  (logic 1.542ns (56.866%)  route 1.170ns (43.134%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTN[4] (IN)
                         net (fo=0)                   0.000     0.000    BTN[4]
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  BTN_IBUF[4]_inst/O
                         net (fo=17, routed)          0.790     1.034    BTN_IBUF[4]
    SLICE_X2Y70          LUT3 (Prop_lut3_I1_O)        0.045     1.079 r  LED_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           0.380     1.459    LED_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         1.252     2.711 r  LED_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.711    LED[12]
    V15                                                               r  LED[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN[4]
                            (input port)
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.723ns  (logic 1.538ns (56.481%)  route 1.185ns (43.519%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTN[4] (IN)
                         net (fo=0)                   0.000     0.000    BTN[4]
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  BTN_IBUF[4]_inst/O
                         net (fo=17, routed)          0.789     1.033    BTN_IBUF[4]
    SLICE_X2Y70          LUT3 (Prop_lut3_I1_O)        0.045     1.078 r  LED_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.396     1.474    LED_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         1.248     2.723 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000     2.723    LED[8]
    V16                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            40 Endpoints
Min Delay            40 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_UART_TX_CTRL/txBit_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TXD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.572ns  (logic 4.073ns (42.553%)  route 5.499ns (57.447%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         1.628     5.231    Inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X8Y76          FDSE                                         r  Inst_UART_TX_CTRL/txBit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y76          FDSE (Prop_fdse_C_Q)         0.518     5.749 r  Inst_UART_TX_CTRL/txBit_reg/Q
                         net (fo=1, routed)           5.499    11.248    UART_TXD_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.555    14.803 r  UART_TXD_OBUF_inst/O
                         net (fo=0)                   0.000    14.803    UART_TXD
    D4                                                                r  UART_TXD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_val_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ampPWM
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.184ns  (logic 4.022ns (43.793%)  route 5.162ns (56.207%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         1.715     5.317    CLK_IBUF_BUFG
    SLICE_X85Y101        FDRE                                         r  pwm_val_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y101        FDRE (Prop_fdre_C_Q)         0.456     5.773 r  pwm_val_reg_reg/Q
                         net (fo=1, routed)           5.162    10.936    ampPWM_OBUF
    A11                  OBUF (Prop_obuf_I_O)         3.566    14.502 r  ampPWM_OBUF_inst/O
                         net (fo=0)                   0.000    14.502    ampPWM
    A11                                                               r  ampPWM (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSEG_AN_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.928ns  (logic 4.036ns (45.200%)  route 4.893ns (54.800%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         1.632     5.235    CLK_IBUF_BUFG
    SLICE_X8Y71          FDRE                                         r  SSEG_AN_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y71          FDRE (Prop_fdre_C_Q)         0.518     5.753 r  SSEG_AN_reg[6]/Q
                         net (fo=1, routed)           4.893    10.645    SSEG_AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518    14.163 r  SSEG_AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.163    SSEG_AN[6]
    K2                                                                r  SSEG_AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.560ns  (logic 4.330ns (50.588%)  route 4.230ns (49.412%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         1.713     5.316    CLK_IBUF_BUFG
    SLICE_X3Y69          FDRE                                         r  counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y69          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  counter_reg[27]/Q
                         net (fo=9, routed)           1.550     7.321    counter_reg_n_0_[27]
    SLICE_X0Y83          LUT3 (Prop_lut3_I2_O)        0.152     7.473 r  LED_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.680    10.153    LED_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.722    13.876 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.876    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.713ns  (logic 4.133ns (53.583%)  route 3.580ns (46.417%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         1.712     5.315    CLK_IBUF_BUFG
    SLICE_X3Y70          FDRE                                         r  counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y70          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  counter_reg[29]/Q
                         net (fo=2, routed)           0.735     6.505    counter_reg_n_0_[29]
    SLICE_X1Y73          LUT3 (Prop_lut3_I2_O)        0.124     6.629 r  LED_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.845     9.475    LED_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553    13.027 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.027    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.635ns  (logic 4.379ns (57.356%)  route 3.256ns (42.644%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         1.707     5.310    CLK_IBUF_BUFG
    SLICE_X3Y73          FDRE                                         r  counter_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.456     5.766 r  counter_reg[42]/Q
                         net (fo=2, routed)           1.537     7.303    counter_reg_n_0_[42]
    SLICE_X0Y61          LUT3 (Prop_lut3_I2_O)        0.152     7.455 r  LED_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           1.718     9.174    LED_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         3.771    12.944 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000    12.944    LED[15]
    V11                                                               r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.621ns  (logic 4.361ns (57.214%)  route 3.261ns (42.786%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         1.712     5.315    CLK_IBUF_BUFG
    SLICE_X3Y70          FDRE                                         r  counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y70          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  counter_reg[30]/Q
                         net (fo=2, routed)           1.313     7.084    counter_reg_n_0_[30]
    SLICE_X1Y73          LUT3 (Prop_lut3_I2_O)        0.152     7.236 r  LED_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.948     9.184    LED_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.753    12.936 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.936    LED[3]
    N14                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.461ns  (logic 4.362ns (58.464%)  route 3.099ns (41.536%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         1.707     5.310    CLK_IBUF_BUFG
    SLICE_X3Y73          FDRE                                         r  counter_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.456     5.766 r  counter_reg[40]/Q
                         net (fo=2, routed)           0.818     6.584    counter_reg_n_0_[40]
    SLICE_X2Y70          LUT3 (Prop_lut3_I2_O)        0.148     6.732 r  LED_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           2.281     9.013    LED_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         3.758    12.771 r  LED_OBUF[13]_inst/O
                         net (fo=0)                   0.000    12.771    LED[13]
    V14                                                               r  LED[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.240ns  (logic 4.115ns (56.843%)  route 3.124ns (43.157%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         1.712     5.315    CLK_IBUF_BUFG
    SLICE_X3Y70          FDRE                                         r  counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y70          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  counter_reg[28]/Q
                         net (fo=9, routed)           0.868     6.639    counter_reg_n_0_[28]
    SLICE_X0Y83          LUT3 (Prop_lut3_I2_O)        0.124     6.763 r  LED_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.257     9.019    LED_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.535    12.554 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.554    LED[1]
    K15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.214ns  (logic 4.371ns (60.595%)  route 2.843ns (39.405%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         1.711     5.314    CLK_IBUF_BUFG
    SLICE_X3Y71          FDRE                                         r  counter_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  counter_reg[34]/Q
                         net (fo=2, routed)           0.975     6.745    counter_reg_n_0_[34]
    SLICE_X0Y69          LUT3 (Prop_lut3_I2_O)        0.152     6.897 r  LED_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.867     8.764    LED_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         3.763    12.528 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.528    LED[7]
    U16                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RGB_Core/rgbLedReg1_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB1_Blue
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.695ns  (logic 1.409ns (83.121%)  route 0.286ns (16.879%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         0.603     1.522    RGB_Core/CLK_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  RGB_Core/rgbLedReg1_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  RGB_Core/rgbLedReg1_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.286     1.949    lopt
    R12                  OBUF (Prop_obuf_I_O)         1.268     3.217 r  RGB1_Blue_OBUF_inst/O
                         net (fo=0)                   0.000     3.217    RGB1_Blue
    R12                                                               r  RGB1_Blue (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSEG_AN_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.736ns  (logic 1.393ns (80.261%)  route 0.343ns (19.739%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         0.595     1.514    CLK_IBUF_BUFG
    SLICE_X1Y70          FDRE                                         r  SSEG_AN_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  SSEG_AN_reg[5]/Q
                         net (fo=1, routed)           0.343     1.998    SSEG_AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.252     3.250 r  SSEG_AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.250    SSEG_AN[5]
    T14                                                               r  SSEG_AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            micClk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.769ns  (logic 1.393ns (78.742%)  route 0.376ns (21.258%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         0.602     1.521    CLK_IBUF_BUFG
    SLICE_X86Y101        FDRE                                         r  clk_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y101        FDRE (Prop_fdre_C_Q)         0.128     1.649 r  clk_cntr_reg_reg[4]/Q
                         net (fo=3, routed)           0.376     2.025    micClk_OBUF
    J5                   OBUF (Prop_obuf_I_O)         1.265     3.290 r  micClk_OBUF_inst/O
                         net (fo=0)                   0.000     3.290    micClk
    J5                                                                r  micClk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSEG_CA_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_CA[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.792ns  (logic 1.375ns (76.765%)  route 0.416ns (23.235%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         0.595     1.514    CLK_IBUF_BUFG
    SLICE_X0Y70          FDSE                                         r  SSEG_CA_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDSE (Prop_fdse_C_Q)         0.141     1.655 r  SSEG_CA_reg[4]/Q
                         net (fo=1, routed)           0.416     2.072    SSEG_CA_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.234     3.306 r  SSEG_CA_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.306    SSEG_CA[4]
    P15                                                               r  SSEG_CA[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core/rgbLedReg1_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB1_Green
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.786ns  (logic 1.363ns (76.302%)  route 0.423ns (23.698%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         0.601     1.520    RGB_Core/CLK_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  RGB_Core/rgbLedReg1_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  RGB_Core/rgbLedReg1_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.423     2.085    lopt_2
    M16                  OBUF (Prop_obuf_I_O)         1.222     3.307 r  RGB1_Green_OBUF_inst/O
                         net (fo=0)                   0.000     3.307    RGB1_Green
    M16                                                               r  RGB1_Green (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core/rgbLedReg1_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB1_Red
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.805ns  (logic 1.359ns (75.322%)  route 0.445ns (24.678%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         0.601     1.520    RGB_Core/CLK_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  RGB_Core/rgbLedReg1_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  RGB_Core/rgbLedReg1_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.445     2.107    lopt_4
    N15                  OBUF (Prop_obuf_I_O)         1.218     3.325 r  RGB1_Red_OBUF_inst/O
                         net (fo=0)                   0.000     3.325    RGB1_Red
    N15                                                               r  RGB1_Red (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core/rgbLedReg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB2_Green
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.845ns  (logic 1.383ns (74.953%)  route 0.462ns (25.047%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         0.603     1.522    RGB_Core/CLK_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  RGB_Core/rgbLedReg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  RGB_Core/rgbLedReg1_reg[0]/Q
                         net (fo=1, routed)           0.462     2.125    RGB2_Green_OBUF
    R11                  OBUF (Prop_obuf_I_O)         1.242     3.367 r  RGB2_Green_OBUF_inst/O
                         net (fo=0)                   0.000     3.367    RGB2_Green
    R11                                                               r  RGB2_Green (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSEG_CA_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_CA[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.911ns  (logic 1.425ns (74.578%)  route 0.486ns (25.422%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         0.595     1.514    CLK_IBUF_BUFG
    SLICE_X2Y70          FDSE                                         r  SSEG_CA_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y70          FDSE (Prop_fdse_C_Q)         0.164     1.678 r  SSEG_CA_reg[5]/Q
                         net (fo=1, routed)           0.486     2.164    SSEG_CA_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         1.261     3.425 r  SSEG_CA_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.425    SSEG_CA[5]
    T11                                                               r  SSEG_CA[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core/rgbLedReg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB2_Red
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.932ns  (logic 1.366ns (70.690%)  route 0.566ns (29.310%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         0.603     1.522    RGB_Core/CLK_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  RGB_Core/rgbLedReg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  RGB_Core/rgbLedReg1_reg[2]/Q
                         net (fo=1, routed)           0.566     2.230    RGB2_Red_OBUF
    N16                  OBUF (Prop_obuf_I_O)         1.225     3.454 r  RGB2_Red_OBUF_inst/O
                         net (fo=0)                   0.000     3.454    RGB2_Red
    N16                                                               r  RGB2_Red (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSEG_AN_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.973ns  (logic 1.395ns (70.693%)  route 0.578ns (29.307%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         0.596     1.515    CLK_IBUF_BUFG
    SLICE_X1Y69          FDRE                                         r  SSEG_AN_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  SSEG_AN_reg[7]/Q
                         net (fo=1, routed)           0.578     2.235    SSEG_AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         1.254     3.489 r  SSEG_AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.489    SSEG_AN[7]
    U13                                                               r  SSEG_AN[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            81 Endpoints
Min Delay            81 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[0][10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.926ns  (logic 1.610ns (41.003%)  route 2.316ns (58.997%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  BTN_IBUF[0]_inst/O
                         net (fo=1, routed)           1.616     3.102    Inst_btn_debounce/BTN_IBUF[0]
    SLICE_X3Y80          LUT3 (Prop_lut3_I2_O)        0.124     3.226 r  Inst_btn_debounce/sig_cntrs_ary[0][0]_i_1/O
                         net (fo=16, routed)          0.700     3.926    Inst_btn_debounce/sig_cntrs_ary[0][0]_i_1_n_0
    SLICE_X3Y77          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         1.591     5.014    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X3Y77          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][10]/C

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[0][11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.926ns  (logic 1.610ns (41.003%)  route 2.316ns (58.997%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  BTN_IBUF[0]_inst/O
                         net (fo=1, routed)           1.616     3.102    Inst_btn_debounce/BTN_IBUF[0]
    SLICE_X3Y80          LUT3 (Prop_lut3_I2_O)        0.124     3.226 r  Inst_btn_debounce/sig_cntrs_ary[0][0]_i_1/O
                         net (fo=16, routed)          0.700     3.926    Inst_btn_debounce/sig_cntrs_ary[0][0]_i_1_n_0
    SLICE_X3Y77          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         1.591     5.014    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X3Y77          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][11]/C

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[0][8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.926ns  (logic 1.610ns (41.003%)  route 2.316ns (58.997%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  BTN_IBUF[0]_inst/O
                         net (fo=1, routed)           1.616     3.102    Inst_btn_debounce/BTN_IBUF[0]
    SLICE_X3Y80          LUT3 (Prop_lut3_I2_O)        0.124     3.226 r  Inst_btn_debounce/sig_cntrs_ary[0][0]_i_1/O
                         net (fo=16, routed)          0.700     3.926    Inst_btn_debounce/sig_cntrs_ary[0][0]_i_1_n_0
    SLICE_X3Y77          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         1.591     5.014    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X3Y77          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][8]/C

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[0][9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.926ns  (logic 1.610ns (41.003%)  route 2.316ns (58.997%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  BTN_IBUF[0]_inst/O
                         net (fo=1, routed)           1.616     3.102    Inst_btn_debounce/BTN_IBUF[0]
    SLICE_X3Y80          LUT3 (Prop_lut3_I2_O)        0.124     3.226 r  Inst_btn_debounce/sig_cntrs_ary[0][0]_i_1/O
                         net (fo=16, routed)          0.700     3.926    Inst_btn_debounce/sig_cntrs_ary[0][0]_i_1_n_0
    SLICE_X3Y77          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         1.591     5.014    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X3Y77          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][9]/C

Slack:                    inf
  Source:                 BTN[4]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[4][0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.903ns  (logic 1.601ns (41.011%)  route 2.302ns (58.989%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTN[4] (IN)
                         net (fo=0)                   0.000     0.000    BTN[4]
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  BTN_IBUF[4]_inst/O
                         net (fo=17, routed)          1.599     3.075    Inst_btn_debounce/BTN_IBUF[4]
    SLICE_X4Y79          LUT3 (Prop_lut3_I2_O)        0.124     3.199 r  Inst_btn_debounce/sig_cntrs_ary[4][0]_i_1/O
                         net (fo=16, routed)          0.704     3.903    Inst_btn_debounce/sig_cntrs_ary[4][0]_i_1_n_0
    SLICE_X4Y75          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         1.586     5.009    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X4Y75          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][0]/C

Slack:                    inf
  Source:                 BTN[4]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[4][1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.903ns  (logic 1.601ns (41.011%)  route 2.302ns (58.989%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTN[4] (IN)
                         net (fo=0)                   0.000     0.000    BTN[4]
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  BTN_IBUF[4]_inst/O
                         net (fo=17, routed)          1.599     3.075    Inst_btn_debounce/BTN_IBUF[4]
    SLICE_X4Y79          LUT3 (Prop_lut3_I2_O)        0.124     3.199 r  Inst_btn_debounce/sig_cntrs_ary[4][0]_i_1/O
                         net (fo=16, routed)          0.704     3.903    Inst_btn_debounce/sig_cntrs_ary[4][0]_i_1_n_0
    SLICE_X4Y75          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         1.586     5.009    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X4Y75          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][1]/C

Slack:                    inf
  Source:                 BTN[4]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[4][2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.903ns  (logic 1.601ns (41.011%)  route 2.302ns (58.989%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTN[4] (IN)
                         net (fo=0)                   0.000     0.000    BTN[4]
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  BTN_IBUF[4]_inst/O
                         net (fo=17, routed)          1.599     3.075    Inst_btn_debounce/BTN_IBUF[4]
    SLICE_X4Y79          LUT3 (Prop_lut3_I2_O)        0.124     3.199 r  Inst_btn_debounce/sig_cntrs_ary[4][0]_i_1/O
                         net (fo=16, routed)          0.704     3.903    Inst_btn_debounce/sig_cntrs_ary[4][0]_i_1_n_0
    SLICE_X4Y75          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         1.586     5.009    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X4Y75          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][2]/C

Slack:                    inf
  Source:                 BTN[4]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[4][3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.903ns  (logic 1.601ns (41.011%)  route 2.302ns (58.989%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTN[4] (IN)
                         net (fo=0)                   0.000     0.000    BTN[4]
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  BTN_IBUF[4]_inst/O
                         net (fo=17, routed)          1.599     3.075    Inst_btn_debounce/BTN_IBUF[4]
    SLICE_X4Y79          LUT3 (Prop_lut3_I2_O)        0.124     3.199 r  Inst_btn_debounce/sig_cntrs_ary[4][0]_i_1/O
                         net (fo=16, routed)          0.704     3.903    Inst_btn_debounce/sig_cntrs_ary[4][0]_i_1_n_0
    SLICE_X4Y75          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         1.586     5.009    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X4Y75          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][3]/C

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[0][0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.884ns  (logic 1.610ns (41.444%)  route 2.274ns (58.556%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  BTN_IBUF[0]_inst/O
                         net (fo=1, routed)           1.616     3.102    Inst_btn_debounce/BTN_IBUF[0]
    SLICE_X3Y80          LUT3 (Prop_lut3_I2_O)        0.124     3.226 r  Inst_btn_debounce/sig_cntrs_ary[0][0]_i_1/O
                         net (fo=16, routed)          0.659     3.884    Inst_btn_debounce/sig_cntrs_ary[0][0]_i_1_n_0
    SLICE_X3Y75          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         1.588     5.011    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X3Y75          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][0]/C

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[0][1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.884ns  (logic 1.610ns (41.444%)  route 2.274ns (58.556%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  BTN_IBUF[0]_inst/O
                         net (fo=1, routed)           1.616     3.102    Inst_btn_debounce/BTN_IBUF[0]
    SLICE_X3Y80          LUT3 (Prop_lut3_I2_O)        0.124     3.226 r  Inst_btn_debounce/sig_cntrs_ary[0][0]_i_1/O
                         net (fo=16, routed)          0.659     3.884    Inst_btn_debounce/sig_cntrs_ary[0][0]_i_1_n_0
    SLICE_X3Y75          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         1.588     5.011    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X3Y75          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 micData
                            (input port)
  Destination:            pwm_val_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.643ns  (logic 0.243ns (37.749%)  route 0.400ns (62.251%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  micData (IN)
                         net (fo=0)                   0.000     0.000    micData
    H5                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  micData_IBUF_inst/O
                         net (fo=1, routed)           0.400     0.643    micData_IBUF
    SLICE_X85Y101        FDRE                                         r  pwm_val_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         0.873     2.038    CLK_IBUF_BUFG
    SLICE_X85Y101        FDRE                                         r  pwm_val_reg_reg/C

Slack:                    inf
  Source:                 BTN[3]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[3][4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.956ns  (logic 0.293ns (30.624%)  route 0.663ns (69.376%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  BTN[3] (IN)
                         net (fo=0)                   0.000     0.000    BTN[3]
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  BTN_IBUF[3]_inst/O
                         net (fo=1, routed)           0.460     0.708    Inst_btn_debounce/BTN_IBUF[3]
    SLICE_X1Y81          LUT3 (Prop_lut3_I2_O)        0.045     0.753 r  Inst_btn_debounce/sig_cntrs_ary[3][0]_i_1/O
                         net (fo=16, routed)          0.203     0.956    Inst_btn_debounce/sig_cntrs_ary[3][0]_i_1_n_0
    SLICE_X0Y79          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         0.866     2.031    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X0Y79          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][4]/C

Slack:                    inf
  Source:                 BTN[3]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[3][5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.956ns  (logic 0.293ns (30.624%)  route 0.663ns (69.376%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  BTN[3] (IN)
                         net (fo=0)                   0.000     0.000    BTN[3]
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  BTN_IBUF[3]_inst/O
                         net (fo=1, routed)           0.460     0.708    Inst_btn_debounce/BTN_IBUF[3]
    SLICE_X1Y81          LUT3 (Prop_lut3_I2_O)        0.045     0.753 r  Inst_btn_debounce/sig_cntrs_ary[3][0]_i_1/O
                         net (fo=16, routed)          0.203     0.956    Inst_btn_debounce/sig_cntrs_ary[3][0]_i_1_n_0
    SLICE_X0Y79          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         0.866     2.031    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X0Y79          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][5]/C

Slack:                    inf
  Source:                 BTN[3]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[3][6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.956ns  (logic 0.293ns (30.624%)  route 0.663ns (69.376%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  BTN[3] (IN)
                         net (fo=0)                   0.000     0.000    BTN[3]
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  BTN_IBUF[3]_inst/O
                         net (fo=1, routed)           0.460     0.708    Inst_btn_debounce/BTN_IBUF[3]
    SLICE_X1Y81          LUT3 (Prop_lut3_I2_O)        0.045     0.753 r  Inst_btn_debounce/sig_cntrs_ary[3][0]_i_1/O
                         net (fo=16, routed)          0.203     0.956    Inst_btn_debounce/sig_cntrs_ary[3][0]_i_1_n_0
    SLICE_X0Y79          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         0.866     2.031    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X0Y79          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][6]/C

Slack:                    inf
  Source:                 BTN[3]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[3][7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.956ns  (logic 0.293ns (30.624%)  route 0.663ns (69.376%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  BTN[3] (IN)
                         net (fo=0)                   0.000     0.000    BTN[3]
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  BTN_IBUF[3]_inst/O
                         net (fo=1, routed)           0.460     0.708    Inst_btn_debounce/BTN_IBUF[3]
    SLICE_X1Y81          LUT3 (Prop_lut3_I2_O)        0.045     0.753 r  Inst_btn_debounce/sig_cntrs_ary[3][0]_i_1/O
                         net (fo=16, routed)          0.203     0.956    Inst_btn_debounce/sig_cntrs_ary[3][0]_i_1_n_0
    SLICE_X0Y79          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         0.866     2.031    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X0Y79          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][7]/C

Slack:                    inf
  Source:                 BTN[3]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[3][10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.961ns  (logic 0.293ns (30.469%)  route 0.668ns (69.531%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  BTN[3] (IN)
                         net (fo=0)                   0.000     0.000    BTN[3]
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  BTN_IBUF[3]_inst/O
                         net (fo=1, routed)           0.460     0.708    Inst_btn_debounce/BTN_IBUF[3]
    SLICE_X1Y81          LUT3 (Prop_lut3_I2_O)        0.045     0.753 r  Inst_btn_debounce/sig_cntrs_ary[3][0]_i_1/O
                         net (fo=16, routed)          0.208     0.961    Inst_btn_debounce/sig_cntrs_ary[3][0]_i_1_n_0
    SLICE_X0Y80          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         0.867     2.032    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X0Y80          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][10]/C

Slack:                    inf
  Source:                 BTN[3]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[3][11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.961ns  (logic 0.293ns (30.469%)  route 0.668ns (69.531%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  BTN[3] (IN)
                         net (fo=0)                   0.000     0.000    BTN[3]
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  BTN_IBUF[3]_inst/O
                         net (fo=1, routed)           0.460     0.708    Inst_btn_debounce/BTN_IBUF[3]
    SLICE_X1Y81          LUT3 (Prop_lut3_I2_O)        0.045     0.753 r  Inst_btn_debounce/sig_cntrs_ary[3][0]_i_1/O
                         net (fo=16, routed)          0.208     0.961    Inst_btn_debounce/sig_cntrs_ary[3][0]_i_1_n_0
    SLICE_X0Y80          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         0.867     2.032    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X0Y80          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][11]/C

Slack:                    inf
  Source:                 BTN[3]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[3][8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.961ns  (logic 0.293ns (30.469%)  route 0.668ns (69.531%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  BTN[3] (IN)
                         net (fo=0)                   0.000     0.000    BTN[3]
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  BTN_IBUF[3]_inst/O
                         net (fo=1, routed)           0.460     0.708    Inst_btn_debounce/BTN_IBUF[3]
    SLICE_X1Y81          LUT3 (Prop_lut3_I2_O)        0.045     0.753 r  Inst_btn_debounce/sig_cntrs_ary[3][0]_i_1/O
                         net (fo=16, routed)          0.208     0.961    Inst_btn_debounce/sig_cntrs_ary[3][0]_i_1_n_0
    SLICE_X0Y80          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         0.867     2.032    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X0Y80          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][8]/C

Slack:                    inf
  Source:                 BTN[3]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[3][9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.961ns  (logic 0.293ns (30.469%)  route 0.668ns (69.531%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  BTN[3] (IN)
                         net (fo=0)                   0.000     0.000    BTN[3]
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  BTN_IBUF[3]_inst/O
                         net (fo=1, routed)           0.460     0.708    Inst_btn_debounce/BTN_IBUF[3]
    SLICE_X1Y81          LUT3 (Prop_lut3_I2_O)        0.045     0.753 r  Inst_btn_debounce/sig_cntrs_ary[3][0]_i_1/O
                         net (fo=16, routed)          0.208     0.961    Inst_btn_debounce/sig_cntrs_ary[3][0]_i_1_n_0
    SLICE_X0Y80          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         0.867     2.032    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X0Y80          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][9]/C

Slack:                    inf
  Source:                 BTN[2]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[2][12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.967ns  (logic 0.280ns (28.984%)  route 0.687ns (71.016%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  BTN[2] (IN)
                         net (fo=0)                   0.000     0.000    BTN[2]
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  BTN_IBUF[2]_inst/O
                         net (fo=1, routed)           0.461     0.696    Inst_btn_debounce/BTN_IBUF[2]
    SLICE_X1Y79          LUT3 (Prop_lut3_I2_O)        0.045     0.741 r  Inst_btn_debounce/sig_cntrs_ary[2][0]_i_1/O
                         net (fo=16, routed)          0.226     0.967    Inst_btn_debounce/sig_cntrs_ary[2][0]_i_1_n_0
    SLICE_X1Y78          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=317, routed)         0.865     2.030    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X1Y78          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][12]/C





