// Seed: 1507870476
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_5;
  assign id_2 = 1;
endmodule
module module_1 (
    input  tri1  id_0,
    output uwire id_1,
    input  uwire id_2,
    input  wor   id_3,
    input  tri0  id_4,
    output uwire id_5
    , id_10,
    output uwire id_6,
    input  wire  id_7,
    input  tri   id_8
);
  logic [7:0]['b0] id_11;
  module_0(
      id_11, id_11, id_11, id_11
  );
endmodule
