# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../NanoProcessor.srcs/sources_1/new/D_FF.vhd" \
"../../../../NanoProcessor.srcs/sources_1/new/Reg4bit.vhd" \
"../../../../NanoProcessor.srcs/sim_1/new/Reg4bit_sim.vhd" \

# Do not sort compile order
nosort
