// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

// DATE "10/16/2024 11:04:21"

// 
// Device: Altera 5CGXFC7C7F23C8 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ns/ 1 ps

module register_bench (
	clk,
	RW,
	RA,
	RB,
	BusA,
	BusB,
	BusW,
	we);
input 	clk;
input 	[4:0] RW;
input 	[4:0] RA;
input 	[4:0] RB;
output 	[31:0] BusA;
output 	[31:0] BusB;
input 	[31:0] BusW;
input 	we;

// Design Ports Information
// BusA[0]	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusA[1]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusA[2]	=>  Location: PIN_R17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusA[3]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusA[4]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusA[5]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusA[6]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusA[7]	=>  Location: PIN_T18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusA[8]	=>  Location: PIN_U11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusA[9]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusA[10]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusA[11]	=>  Location: PIN_V10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusA[12]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusA[13]	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusA[14]	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusA[15]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusA[16]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusA[17]	=>  Location: PIN_P17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusA[18]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusA[19]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusA[20]	=>  Location: PIN_U12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusA[21]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusA[22]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusA[23]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusA[24]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusA[25]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusA[26]	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusA[27]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusA[28]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusA[29]	=>  Location: PIN_R14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusA[30]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusA[31]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusB[0]	=>  Location: PIN_P18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusB[1]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusB[2]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusB[3]	=>  Location: PIN_P12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusB[4]	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusB[5]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusB[6]	=>  Location: PIN_U10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusB[7]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusB[8]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusB[9]	=>  Location: PIN_AA9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusB[10]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusB[11]	=>  Location: PIN_P14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusB[12]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusB[13]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusB[14]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusB[15]	=>  Location: PIN_Y11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusB[16]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusB[17]	=>  Location: PIN_U13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusB[18]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusB[19]	=>  Location: PIN_P7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusB[20]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusB[21]	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusB[22]	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusB[23]	=>  Location: PIN_Y9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusB[24]	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusB[25]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusB[26]	=>  Location: PIN_U16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusB[27]	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusB[28]	=>  Location: PIN_AB6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusB[29]	=>  Location: PIN_N20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusB[30]	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusB[31]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RA[3]	=>  Location: PIN_V15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RA[4]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RB[3]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RB[4]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RA[2]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RA[1]	=>  Location: PIN_V20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RB[2]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RB[1]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusW[0]	=>  Location: PIN_T19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RW[0]	=>  Location: PIN_P16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RW[1]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RW[4]	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RW[2]	=>  Location: PIN_P19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RW[3]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// we	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RA[0]	=>  Location: PIN_U15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusW[1]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusW[2]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusW[3]	=>  Location: PIN_P22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusW[4]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusW[5]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusW[6]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusW[7]	=>  Location: PIN_R15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusW[8]	=>  Location: PIN_U20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusW[9]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusW[10]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusW[11]	=>  Location: PIN_U17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusW[12]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusW[13]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusW[14]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusW[15]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusW[16]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusW[17]	=>  Location: PIN_T17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusW[18]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusW[19]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusW[20]	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusW[21]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusW[22]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusW[23]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusW[24]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusW[25]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusW[26]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusW[27]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusW[28]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusW[29]	=>  Location: PIN_Y20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusW[30]	=>  Location: PIN_T20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusW[31]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RB[0]	=>  Location: PIN_V19,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \RA[3]~input_o ;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \BusW[0]~input_o ;
wire \regs~198feeder_combout ;
wire \RW[1]~input_o ;
wire \RW[4]~input_o ;
wire \RW[3]~input_o ;
wire \RW[0]~input_o ;
wire \RW[2]~input_o ;
wire \Mux36~0_combout ;
wire \we~input_o ;
wire \regs~3174_combout ;
wire \regs~198_q ;
wire \RA[2]~input_o ;
wire \Mux36~1_combout ;
wire \regs~3177_combout ;
wire \regs~230_q ;
wire \regs~262feeder_combout ;
wire \regs~3175_combout ;
wire \regs~262_q ;
wire \RA[1]~input_o ;
wire \regs~3190_combout ;
wire \regs~70_q ;
wire \RA[0]~input_o ;
wire \regs~3193_combout ;
wire \regs~102_q ;
wire \regs~3191_combout ;
wire \regs~134_q ;
wire \regs~3192_combout ;
wire \regs~38_q ;
wire \regs~2150_combout ;
wire \regs~3176_combout ;
wire \regs~166_q ;
wire \regs~1062_combout ;
wire \RA[4]~input_o ;
wire \regs~3182_combout ;
wire \regs~710_q ;
wire \regs~3185_combout ;
wire \regs~742_q ;
wire \regs~646feeder_combout ;
wire \regs~3199_combout ;
wire \regs~646_q ;
wire \regs~3201_combout ;
wire \regs~614_q ;
wire \regs~3198_combout ;
wire \regs~582_q ;
wire \regs~3200_combout ;
wire \regs~550_q ;
wire \regs~2158_combout ;
wire \regs~774feeder_combout ;
wire \regs~3183_combout ;
wire \regs~774_q ;
wire \regs~3184_combout ;
wire \regs~678_q ;
wire \regs~1070_combout ;
wire \regs~1030feeder_combout ;
wire \regs~3187_combout ;
wire \regs~1030_q ;
wire \regs~3189_combout ;
wire \regs~998_q ;
wire \regs~3186_combout ;
wire \regs~966_q ;
wire \regs~3203_combout ;
wire \regs~902_q ;
wire \regs~838feeder_combout ;
wire \regs~3202_combout ;
wire \regs~838_q ;
wire \regs~870feeder_combout ;
wire \regs~3205_combout ;
wire \regs~870_q ;
wire \regs~3204_combout ;
wire \regs~806_q ;
wire \regs~2162_combout ;
wire \regs~3188_combout ;
wire \regs~934_q ;
wire \regs~1074_combout ;
wire \regs~518feeder_combout ;
wire \regs~3179_combout ;
wire \regs~518_q ;
wire \regs~3178_combout ;
wire \regs~454_q ;
wire \regs~3181_combout ;
wire \regs~486_q ;
wire \regs~3197_combout ;
wire \regs~358_q ;
wire \regs~326feeder_combout ;
wire \regs~3194_combout ;
wire \regs~326_q ;
wire \regs~390feeder_combout ;
wire \regs~3195_combout ;
wire \regs~390_q ;
wire \regs~3196_combout ;
wire \regs~294_q ;
wire \regs~2154_combout ;
wire \regs~3180_combout ;
wire \regs~422_q ;
wire \regs~1066_combout ;
wire \regs~1078_combout ;
wire \BusW[1]~input_o ;
wire \regs~1031feeder_combout ;
wire \regs~1031_q ;
wire \Mux35~0_combout ;
wire \regs~967_q ;
wire \regs~999feeder_combout ;
wire \regs~999_q ;
wire \regs~871_q ;
wire \regs~903_q ;
wire \regs~839_q ;
wire \regs~807_q ;
wire \regs~2178_combout ;
wire \regs~935_q ;
wire \regs~1091_combout ;
wire \regs~615_q ;
wire \regs~583_q ;
wire \regs~647feeder_combout ;
wire \regs~647_q ;
wire \regs~551_q ;
wire \regs~2174_combout ;
wire \regs~743feeder_combout ;
wire \regs~743_q ;
wire \regs~711_q ;
wire \regs~775feeder_combout ;
wire \regs~775_q ;
wire \regs~679_q ;
wire \regs~1087_combout ;
wire \regs~199_q ;
wire \regs~231feeder_combout ;
wire \regs~231_q ;
wire \regs~135feeder_combout ;
wire \regs~135_q ;
wire \regs~103_q ;
wire \regs~71_q ;
wire \regs~39_q ;
wire \regs~2166_combout ;
wire \regs~263feeder_combout ;
wire \regs~263_q ;
wire \regs~167_q ;
wire \regs~1079_combout ;
wire \regs~519_q ;
wire \regs~455_q ;
wire \regs~487feeder_combout ;
wire \regs~487_q ;
wire \regs~359_q ;
wire \regs~391feeder_combout ;
wire \regs~391_q ;
wire \regs~327_q ;
wire \regs~295_q ;
wire \regs~2170_combout ;
wire \regs~423_q ;
wire \regs~1083_combout ;
wire \regs~1095_combout ;
wire \BusW[2]~input_o ;
wire \regs~200feeder_combout ;
wire \regs~200_q ;
wire \Mux34~0_combout ;
wire \regs~104_q ;
wire \regs~72feeder_combout ;
wire \regs~72_q ;
wire \regs~136_q ;
wire \regs~40feeder_combout ;
wire \regs~40_q ;
wire \regs~2182_combout ;
wire \regs~232_q ;
wire \regs~264feeder_combout ;
wire \regs~264_q ;
wire \regs~168_q ;
wire \regs~1096_combout ;
wire \regs~520_q ;
wire \regs~488_q ;
wire \regs~360_q ;
wire \regs~392_q ;
wire \regs~328feeder_combout ;
wire \regs~328_q ;
wire \regs~296_q ;
wire \regs~2186_combout ;
wire \regs~456_q ;
wire \regs~424_q ;
wire \regs~1100_combout ;
wire \regs~616_q ;
wire \regs~584feeder_combout ;
wire \regs~584_q ;
wire \regs~648feeder_combout ;
wire \regs~648_q ;
wire \regs~552_q ;
wire \regs~2190_combout ;
wire \regs~776feeder_combout ;
wire \regs~776_q ;
wire \regs~744_q ;
wire \regs~712_q ;
wire \regs~680_q ;
wire \regs~1104_combout ;
wire \regs~1032_q ;
wire \regs~968_q ;
wire \regs~1000_q ;
wire \regs~840_q ;
wire \regs~872_q ;
wire \regs~904_q ;
wire \regs~808_q ;
wire \regs~2194_combout ;
wire \regs~936_q ;
wire \regs~1108_combout ;
wire \regs~1112_combout ;
wire \BusW[3]~input_o ;
wire \regs~457_q ;
wire \regs~521_q ;
wire \regs~489_q ;
wire \regs~329feeder_combout ;
wire \regs~329_q ;
wire \regs~361_q ;
wire \regs~393feeder_combout ;
wire \regs~393_q ;
wire \regs~297_q ;
wire \regs~2202_combout ;
wire \regs~425_q ;
wire \regs~1117_combout ;
wire \Mux33~0_combout ;
wire \regs~73feeder_combout ;
wire \regs~73_q ;
wire \regs~105_q ;
wire \regs~137_q ;
wire \regs~41feeder_combout ;
wire \regs~41_q ;
wire \regs~2198_combout ;
wire \regs~233_q ;
wire \regs~265feeder_combout ;
wire \regs~265_q ;
wire \regs~201feeder_combout ;
wire \regs~201_q ;
wire \regs~169_q ;
wire \regs~1113_combout ;
wire \regs~777feeder_combout ;
wire \regs~777_q ;
wire \regs~649_q ;
wire \regs~617_q ;
wire \regs~585feeder_combout ;
wire \regs~585_q ;
wire \regs~553_q ;
wire \regs~2206_combout ;
wire \regs~745_q ;
wire \regs~713feeder_combout ;
wire \regs~713_q ;
wire \regs~681_q ;
wire \regs~1121_combout ;
wire \regs~1033_q ;
wire \regs~1001_q ;
wire \regs~969_q ;
wire \regs~905feeder_combout ;
wire \regs~905_q ;
wire \regs~873_q ;
wire \regs~841feeder_combout ;
wire \regs~841_q ;
wire \regs~809_q ;
wire \regs~2210_combout ;
wire \regs~937_q ;
wire \regs~1125_combout ;
wire \regs~1129_combout ;
wire \BusW[4]~input_o ;
wire \regs~906feeder_combout ;
wire \regs~906_q ;
wire \regs~874_q ;
wire \regs~842_q ;
wire \regs~810_q ;
wire \regs~2226_combout ;
wire \regs~1034feeder_combout ;
wire \regs~1034_q ;
wire \regs~1002_q ;
wire \regs~970_q ;
wire \regs~938_q ;
wire \regs~1142_combout ;
wire \Mux32~0_combout ;
wire \regs~522feeder_combout ;
wire \regs~522_q ;
wire \regs~490_q ;
wire \regs~330_q ;
wire \regs~362_q ;
wire \regs~394_q ;
wire \regs~298_q ;
wire \regs~2218_combout ;
wire \regs~458_q ;
wire \regs~426_q ;
wire \regs~1134_combout ;
wire \regs~266feeder_combout ;
wire \regs~266_q ;
wire \regs~234_q ;
wire \regs~202feeder_combout ;
wire \regs~202_q ;
wire \regs~74feeder_combout ;
wire \regs~74_q ;
wire \regs~106_q ;
wire \regs~138_q ;
wire \regs~42feeder_combout ;
wire \regs~42_q ;
wire \regs~2214_combout ;
wire \regs~170_q ;
wire \regs~1130_combout ;
wire \regs~618_q ;
wire \regs~650feeder_combout ;
wire \regs~650_q ;
wire \regs~586feeder_combout ;
wire \regs~586_q ;
wire \regs~554_q ;
wire \regs~2222_combout ;
wire \regs~778feeder_combout ;
wire \regs~778_q ;
wire \regs~746_q ;
wire \regs~714feeder_combout ;
wire \regs~714_q ;
wire \regs~682_q ;
wire \regs~1138_combout ;
wire \regs~1146_combout ;
wire \BusW[5]~input_o ;
wire \regs~107_q ;
wire \regs~139feeder_combout ;
wire \regs~139_q ;
wire \regs~75feeder_combout ;
wire \regs~75_q ;
wire \regs~43_q ;
wire \regs~2230_combout ;
wire \regs~235_q ;
wire \regs~203_q ;
wire \regs~267_q ;
wire \regs~171_q ;
wire \regs~1147_combout ;
wire \regs~1035feeder_combout ;
wire \regs~1035_q ;
wire \regs~1003_q ;
wire \regs~971_q ;
wire \regs~907feeder_combout ;
wire \regs~907_q ;
wire \regs~875_q ;
wire \regs~843feeder_combout ;
wire \regs~843_q ;
wire \regs~811_q ;
wire \regs~2242_combout ;
wire \regs~939_q ;
wire \regs~1159_combout ;
wire \regs~459feeder_combout ;
wire \regs~459_q ;
wire \regs~523_q ;
wire \regs~491_q ;
wire \regs~331_q ;
wire \regs~363_q ;
wire \regs~395_q ;
wire \regs~299_q ;
wire \regs~2234_combout ;
wire \regs~427_q ;
wire \regs~1151_combout ;
wire \regs~619_q ;
wire \regs~587feeder_combout ;
wire \regs~587_q ;
wire \regs~651feeder_combout ;
wire \regs~651_q ;
wire \regs~555_q ;
wire \regs~2238_combout ;
wire \regs~779feeder_combout ;
wire \regs~779_q ;
wire \regs~747_q ;
wire \regs~715feeder_combout ;
wire \regs~715_q ;
wire \regs~683_q ;
wire \regs~1155_combout ;
wire \regs~1163_combout ;
wire \BusW[6]~input_o ;
wire \regs~204_q ;
wire \regs~236_q ;
wire \regs~140_q ;
wire \regs~108_q ;
wire \regs~76_q ;
wire \regs~44_q ;
wire \regs~2246_combout ;
wire \regs~268feeder_combout ;
wire \regs~268_q ;
wire \regs~172_q ;
wire \regs~1164_combout ;
wire \regs~844_q ;
wire \regs~908_q ;
wire \regs~876_q ;
wire \regs~812_q ;
wire \regs~2258_combout ;
wire \regs~1004_q ;
wire \regs~972feeder_combout ;
wire \regs~972_q ;
wire \regs~1036feeder_combout ;
wire \regs~1036_q ;
wire \regs~940_q ;
wire \regs~1176_combout ;
wire \regs~332feeder_combout ;
wire \regs~332_q ;
wire \regs~364_q ;
wire \regs~396feeder_combout ;
wire \regs~396_q ;
wire \regs~300_q ;
wire \regs~2250_combout ;
wire \regs~492_q ;
wire \regs~524feeder_combout ;
wire \regs~524_q ;
wire \regs~460_q ;
wire \regs~428_q ;
wire \regs~1168_combout ;
wire \regs~620_q ;
wire \regs~588feeder_combout ;
wire \regs~588_q ;
wire \regs~652_q ;
wire \regs~556_q ;
wire \regs~2254_combout ;
wire \regs~748_q ;
wire \regs~780_q ;
wire \regs~716feeder_combout ;
wire \regs~716_q ;
wire \regs~684_q ;
wire \regs~1172_combout ;
wire \regs~1180_combout ;
wire \BusW[7]~input_o ;
wire \regs~1037feeder_combout ;
wire \regs~1037_q ;
wire \regs~877_q ;
wire \regs~845feeder_combout ;
wire \regs~845_q ;
wire \regs~909_q ;
wire \regs~813_q ;
wire \regs~2274_combout ;
wire \regs~1005_q ;
wire \regs~973feeder_combout ;
wire \regs~973_q ;
wire \regs~941_q ;
wire \regs~1193_combout ;
wire \regs~621_q ;
wire \regs~589_q ;
wire \regs~653_q ;
wire \regs~557_q ;
wire \regs~2270_combout ;
wire \regs~781_q ;
wire \regs~749_q ;
wire \regs~717_q ;
wire \regs~685_q ;
wire \regs~1189_combout ;
wire \regs~205feeder_combout ;
wire \regs~205_q ;
wire \regs~237_q ;
wire \regs~109_q ;
wire \regs~141feeder_combout ;
wire \regs~141_q ;
wire \regs~77feeder_combout ;
wire \regs~77_q ;
wire \regs~45_q ;
wire \regs~2262_combout ;
wire \regs~269feeder_combout ;
wire \regs~269_q ;
wire \regs~173_q ;
wire \regs~1181_combout ;
wire \regs~525feeder_combout ;
wire \regs~525_q ;
wire \regs~493_q ;
wire \regs~461feeder_combout ;
wire \regs~461_q ;
wire \regs~333_q ;
wire \regs~365_q ;
wire \regs~397feeder_combout ;
wire \regs~397_q ;
wire \regs~301_q ;
wire \regs~2266_combout ;
wire \regs~429_q ;
wire \regs~1185_combout ;
wire \regs~1197_combout ;
wire \BusW[8]~input_o ;
wire \regs~974_q ;
wire \regs~1006_q ;
wire \regs~1038_q ;
wire \regs~910feeder_combout ;
wire \regs~910_q ;
wire \regs~878_q ;
wire \regs~846feeder_combout ;
wire \regs~846_q ;
wire \regs~814_q ;
wire \regs~2290_combout ;
wire \regs~942_q ;
wire \regs~1210_combout ;
wire \regs~622_q ;
wire \regs~590_q ;
wire \regs~654feeder_combout ;
wire \regs~654_q ;
wire \regs~558_q ;
wire \regs~2286_combout ;
wire \regs~782feeder_combout ;
wire \regs~782_q ;
wire \regs~750_q ;
wire \regs~718_q ;
wire \regs~686_q ;
wire \regs~1206_combout ;
wire \regs~142feeder_combout ;
wire \regs~142_q ;
wire \regs~110_q ;
wire \regs~78feeder_combout ;
wire \regs~78_q ;
wire \regs~46_q ;
wire \regs~2278_combout ;
wire \regs~270_q ;
wire \regs~238_q ;
wire \regs~206feeder_combout ;
wire \regs~206_q ;
wire \regs~174_q ;
wire \regs~1198_combout ;
wire \regs~334_q ;
wire \regs~366_q ;
wire \regs~398feeder_combout ;
wire \regs~398_q ;
wire \regs~302_q ;
wire \regs~2282_combout ;
wire \regs~462feeder_combout ;
wire \regs~462_q ;
wire \regs~494_q ;
wire \regs~526_q ;
wire \regs~430_q ;
wire \regs~1202_combout ;
wire \regs~1214_combout ;
wire \BusW[9]~input_o ;
wire \regs~335feeder_combout ;
wire \regs~335_q ;
wire \regs~367_q ;
wire \regs~399feeder_combout ;
wire \regs~399_q ;
wire \regs~303_q ;
wire \regs~2298_combout ;
wire \regs~527feeder_combout ;
wire \regs~527_q ;
wire \regs~495_q ;
wire \regs~463feeder_combout ;
wire \regs~463_q ;
wire \regs~431_q ;
wire \regs~1219_combout ;
wire \regs~879_q ;
wire \regs~847_q ;
wire \regs~911_q ;
wire \regs~815_q ;
wire \regs~2306_combout ;
wire \regs~1007_q ;
wire \regs~1039feeder_combout ;
wire \regs~1039_q ;
wire \regs~975feeder_combout ;
wire \regs~975_q ;
wire \regs~943_q ;
wire \regs~1227_combout ;
wire \regs~271_q ;
wire \regs~239_q ;
wire \regs~207_q ;
wire \regs~111_q ;
wire \regs~143_q ;
wire \regs~79_q ;
wire \regs~47_q ;
wire \regs~2294_combout ;
wire \regs~175_q ;
wire \regs~1215_combout ;
wire \regs~719_q ;
wire \regs~783feeder_combout ;
wire \regs~783_q ;
wire \regs~751_q ;
wire \regs~623_q ;
wire \regs~591feeder_combout ;
wire \regs~591_q ;
wire \regs~655_q ;
wire \regs~559_q ;
wire \regs~2302_combout ;
wire \regs~687_q ;
wire \regs~1223_combout ;
wire \regs~1231_combout ;
wire \BusW[10]~input_o ;
wire \regs~976_q ;
wire \regs~1040_q ;
wire \regs~1008_q ;
wire \regs~912_q ;
wire \regs~880_q ;
wire \regs~848_q ;
wire \regs~816_q ;
wire \regs~2322_combout ;
wire \regs~944_q ;
wire \regs~1244_combout ;
wire \regs~656feeder_combout ;
wire \regs~656_q ;
wire \regs~624_q ;
wire \regs~592_q ;
wire \regs~560_q ;
wire \regs~2318_combout ;
wire \regs~752_q ;
wire \regs~720feeder_combout ;
wire \regs~720_q ;
wire \regs~784_q ;
wire \regs~688_q ;
wire \regs~1240_combout ;
wire \regs~528feeder_combout ;
wire \regs~528_q ;
wire \regs~496_q ;
wire \regs~368_q ;
wire \regs~336_q ;
wire \regs~400feeder_combout ;
wire \regs~400_q ;
wire \regs~304_q ;
wire \regs~2314_combout ;
wire \regs~464feeder_combout ;
wire \regs~464_q ;
wire \regs~432_q ;
wire \regs~1236_combout ;
wire \regs~144_q ;
wire \regs~112_q ;
wire \regs~80_q ;
wire \regs~48_q ;
wire \regs~2310_combout ;
wire \regs~240_q ;
wire \regs~272feeder_combout ;
wire \regs~272_q ;
wire \regs~208_q ;
wire \regs~176_q ;
wire \regs~1232_combout ;
wire \regs~1248_combout ;
wire \BusW[11]~input_o ;
wire \regs~721feeder_combout ;
wire \regs~721_q ;
wire \regs~753_q ;
wire \regs~785feeder_combout ;
wire \regs~785_q ;
wire \regs~625_q ;
wire \regs~593feeder_combout ;
wire \regs~593_q ;
wire \regs~657feeder_combout ;
wire \regs~657_q ;
wire \regs~561_q ;
wire \regs~2334_combout ;
wire \regs~689_q ;
wire \regs~1257_combout ;
wire \regs~977_q ;
wire \regs~1009_q ;
wire \regs~913feeder_combout ;
wire \regs~913_q ;
wire \regs~881_q ;
wire \regs~849feeder_combout ;
wire \regs~849_q ;
wire \regs~817_q ;
wire \regs~2338_combout ;
wire \regs~1041_q ;
wire \regs~945_q ;
wire \regs~1261_combout ;
wire \regs~209feeder_combout ;
wire \regs~209_q ;
wire \regs~241_q ;
wire \regs~81_q ;
wire \regs~113_q ;
wire \regs~145feeder_combout ;
wire \regs~145_q ;
wire \regs~49_q ;
wire \regs~2326_combout ;
wire \regs~273_q ;
wire \regs~177_q ;
wire \regs~1249_combout ;
wire \regs~529_q ;
wire \regs~497_q ;
wire \regs~465_q ;
wire \regs~401_q ;
wire \regs~369_q ;
wire \regs~337feeder_combout ;
wire \regs~337_q ;
wire \regs~305_q ;
wire \regs~2330_combout ;
wire \regs~433_q ;
wire \regs~1253_combout ;
wire \regs~1265_combout ;
wire \BusW[12]~input_o ;
wire \regs~1042feeder_combout ;
wire \regs~1042_q ;
wire \regs~1010_q ;
wire \regs~978feeder_combout ;
wire \regs~978_q ;
wire \regs~914_q ;
wire \regs~882_q ;
wire \regs~850_q ;
wire \regs~818_q ;
wire \regs~2354_combout ;
wire \regs~946_q ;
wire \regs~1278_combout ;
wire \regs~594_q ;
wire \regs~626_q ;
wire \regs~658_q ;
wire \regs~562_q ;
wire \regs~2350_combout ;
wire \regs~754_q ;
wire \regs~722_q ;
wire \regs~786_q ;
wire \regs~690_q ;
wire \regs~1274_combout ;
wire \regs~370_q ;
wire \regs~402feeder_combout ;
wire \regs~402_q ;
wire \regs~338_q ;
wire \regs~306_q ;
wire \regs~2346_combout ;
wire \regs~498_q ;
wire \regs~530feeder_combout ;
wire \regs~530_q ;
wire \regs~466_q ;
wire \regs~434_q ;
wire \regs~1270_combout ;
wire \regs~210_q ;
wire \regs~242_q ;
wire \regs~274feeder_combout ;
wire \regs~274_q ;
wire \regs~146feeder_combout ;
wire \regs~146_q ;
wire \regs~114_q ;
wire \regs~82feeder_combout ;
wire \regs~82_q ;
wire \regs~50_q ;
wire \regs~2342_combout ;
wire \regs~178_q ;
wire \regs~1266_combout ;
wire \regs~1282_combout ;
wire \BusW[13]~input_o ;
wire \regs~627_q ;
wire \regs~595feeder_combout ;
wire \regs~595_q ;
wire \regs~659_q ;
wire \regs~563_q ;
wire \regs~2366_combout ;
wire \regs~755_q ;
wire \regs~787_q ;
wire \regs~723_q ;
wire \regs~691_q ;
wire \regs~1291_combout ;
wire \regs~1043feeder_combout ;
wire \regs~1043_q ;
wire \regs~1011_q ;
wire \regs~979feeder_combout ;
wire \regs~979_q ;
wire \regs~851feeder_combout ;
wire \regs~851_q ;
wire \regs~883_q ;
wire \regs~915feeder_combout ;
wire \regs~915_q ;
wire \regs~819_q ;
wire \regs~2370_combout ;
wire \regs~947_q ;
wire \regs~1295_combout ;
wire \regs~147_q ;
wire \regs~115_q ;
wire \regs~83feeder_combout ;
wire \regs~83_q ;
wire \regs~51_q ;
wire \regs~2358_combout ;
wire \regs~243_q ;
wire \regs~275_q ;
wire \regs~211_q ;
wire \regs~179_q ;
wire \regs~1283_combout ;
wire \regs~371_q ;
wire \regs~403_q ;
wire \regs~339feeder_combout ;
wire \regs~339_q ;
wire \regs~307_q ;
wire \regs~2362_combout ;
wire \regs~499_q ;
wire \regs~531_q ;
wire \regs~467feeder_combout ;
wire \regs~467_q ;
wire \regs~435_q ;
wire \regs~1287_combout ;
wire \regs~1299_combout ;
wire \BusW[14]~input_o ;
wire \regs~724feeder_combout ;
wire \regs~724_q ;
wire \regs~628_q ;
wire \regs~596feeder_combout ;
wire \regs~596_q ;
wire \regs~660feeder_combout ;
wire \regs~660_q ;
wire \regs~564_q ;
wire \regs~2382_combout ;
wire \regs~756_q ;
wire \regs~788_q ;
wire \regs~692_q ;
wire \regs~1308_combout ;
wire \regs~276_q ;
wire \regs~244_q ;
wire \regs~116_q ;
wire \regs~148_q ;
wire \regs~84_q ;
wire \regs~52_q ;
wire \regs~2374_combout ;
wire \regs~212feeder_combout ;
wire \regs~212_q ;
wire \regs~180_q ;
wire \regs~1300_combout ;
wire \regs~468feeder_combout ;
wire \regs~468_q ;
wire \regs~340feeder_combout ;
wire \regs~340_q ;
wire \regs~372_q ;
wire \regs~404_q ;
wire \regs~308_q ;
wire \regs~2378_combout ;
wire \regs~500_q ;
wire \regs~532_q ;
wire \regs~436_q ;
wire \regs~1304_combout ;
wire \regs~1044_q ;
wire \regs~1012_q ;
wire \regs~980_q ;
wire \regs~884_q ;
wire \regs~916_q ;
wire \regs~852_q ;
wire \regs~820_q ;
wire \regs~2386_combout ;
wire \regs~948_q ;
wire \regs~1312_combout ;
wire \regs~1316_combout ;
wire \BusW[15]~input_o ;
wire \regs~213feeder_combout ;
wire \regs~213_q ;
wire \regs~149feeder_combout ;
wire \regs~149_q ;
wire \regs~117_q ;
wire \regs~85_q ;
wire \regs~53_q ;
wire \regs~2390_combout ;
wire \regs~245_q ;
wire \regs~277_q ;
wire \regs~181_q ;
wire \regs~1317_combout ;
wire \regs~885_q ;
wire \regs~853_q ;
wire \regs~917_q ;
wire \regs~821_q ;
wire \regs~2402_combout ;
wire \regs~981feeder_combout ;
wire \regs~981_q ;
wire \regs~1013_q ;
wire \regs~1045_q ;
wire \regs~949_q ;
wire \regs~1329_combout ;
wire \regs~789_q ;
wire \regs~725_q ;
wire \regs~757_q ;
wire \regs~597feeder_combout ;
wire \regs~597_q ;
wire \regs~661feeder_combout ;
wire \regs~661_q ;
wire \regs~629_q ;
wire \regs~565_q ;
wire \regs~2398_combout ;
wire \regs~693_q ;
wire \regs~1325_combout ;
wire \regs~469feeder_combout ;
wire \regs~469_q ;
wire \regs~533_q ;
wire \regs~501_q ;
wire \regs~405feeder_combout ;
wire \regs~405_q ;
wire \regs~341feeder_combout ;
wire \regs~341_q ;
wire \regs~373_q ;
wire \regs~309_q ;
wire \regs~2394_combout ;
wire \regs~437_q ;
wire \regs~1321_combout ;
wire \regs~1333_combout ;
wire \BusW[16]~input_o ;
wire \regs~630_q ;
wire \regs~598_q ;
wire \regs~662_q ;
wire \regs~566_q ;
wire \regs~2414_combout ;
wire \regs~726feeder_combout ;
wire \regs~726_q ;
wire \regs~758_q ;
wire \regs~790feeder_combout ;
wire \regs~790_q ;
wire \regs~694_q ;
wire \regs~1342_combout ;
wire \regs~854feeder_combout ;
wire \regs~854_q ;
wire \regs~886_q ;
wire \regs~918feeder_combout ;
wire \regs~918_q ;
wire \regs~822_q ;
wire \regs~2418_combout ;
wire \regs~1014_q ;
wire \regs~982feeder_combout ;
wire \regs~982_q ;
wire \regs~1046feeder_combout ;
wire \regs~1046_q ;
wire \regs~950_q ;
wire \regs~1346_combout ;
wire \regs~214_q ;
wire \regs~246_q ;
wire \regs~278feeder_combout ;
wire \regs~278_q ;
wire \regs~86_q ;
wire \regs~118_q ;
wire \regs~150feeder_combout ;
wire \regs~150_q ;
wire \regs~54_q ;
wire \regs~2406_combout ;
wire \regs~182_q ;
wire \regs~1334_combout ;
wire \regs~534feeder_combout ;
wire \regs~534_q ;
wire \regs~470feeder_combout ;
wire \regs~470_q ;
wire \regs~502_q ;
wire \regs~374_q ;
wire \regs~342_q ;
wire \regs~406_q ;
wire \regs~310_q ;
wire \regs~2410_combout ;
wire \regs~438_q ;
wire \regs~1338_combout ;
wire \regs~1350_combout ;
wire \BusW[17]~input_o ;
wire \regs~407_q ;
wire \regs~343_q ;
wire \regs~375_q ;
wire \regs~311_q ;
wire \regs~2426_combout ;
wire \regs~503_q ;
wire \regs~535feeder_combout ;
wire \regs~535_q ;
wire \regs~471feeder_combout ;
wire \regs~471_q ;
wire \regs~439_q ;
wire \regs~1355_combout ;
wire \regs~151_q ;
wire \regs~119_q ;
wire \regs~87_q ;
wire \regs~55_q ;
wire \regs~2422_combout ;
wire \regs~247_q ;
wire \regs~279_q ;
wire \regs~215feeder_combout ;
wire \regs~215_q ;
wire \regs~183_q ;
wire \regs~1351_combout ;
wire \regs~919feeder_combout ;
wire \regs~919_q ;
wire \regs~887_q ;
wire \regs~855_q ;
wire \regs~823_q ;
wire \regs~2434_combout ;
wire \regs~1015_q ;
wire \regs~983feeder_combout ;
wire \regs~983_q ;
wire \regs~1047_q ;
wire \regs~951_q ;
wire \regs~1363_combout ;
wire \regs~631_q ;
wire \regs~663_q ;
wire \regs~599_q ;
wire \regs~567_q ;
wire \regs~2430_combout ;
wire \regs~759_q ;
wire \regs~791_q ;
wire \regs~727_q ;
wire \regs~695_q ;
wire \regs~1359_combout ;
wire \regs~1367_combout ;
wire \BusW[18]~input_o ;
wire \regs~472feeder_combout ;
wire \regs~472_q ;
wire \regs~504_q ;
wire \regs~376_q ;
wire \regs~344feeder_combout ;
wire \regs~344_q ;
wire \regs~408feeder_combout ;
wire \regs~408_q ;
wire \regs~312_q ;
wire \regs~2442_combout ;
wire \regs~536_q ;
wire \regs~440_q ;
wire \regs~1372_combout ;
wire \regs~152_q ;
wire \regs~120_q ;
wire \regs~88_q ;
wire \regs~56_q ;
wire \regs~2438_combout ;
wire \regs~216feeder_combout ;
wire \regs~216_q ;
wire \regs~248_q ;
wire \regs~280_q ;
wire \regs~184_q ;
wire \regs~1368_combout ;
wire \regs~728_q ;
wire \regs~760_q ;
wire \regs~792feeder_combout ;
wire \regs~792_q ;
wire \regs~632_q ;
wire \regs~600_q ;
wire \regs~664_q ;
wire \regs~568_q ;
wire \regs~2446_combout ;
wire \regs~696_q ;
wire \regs~1376_combout ;
wire \regs~984feeder_combout ;
wire \regs~984_q ;
wire \regs~1016_q ;
wire \regs~920_q ;
wire \regs~888_q ;
wire \regs~856feeder_combout ;
wire \regs~856_q ;
wire \regs~824_q ;
wire \regs~2450_combout ;
wire \regs~1048feeder_combout ;
wire \regs~1048_q ;
wire \regs~952_q ;
wire \regs~1380_combout ;
wire \regs~1384_combout ;
wire \BusW[19]~input_o ;
wire \regs~537feeder_combout ;
wire \regs~537_q ;
wire \regs~505_q ;
wire \regs~473feeder_combout ;
wire \regs~473_q ;
wire \regs~409feeder_combout ;
wire \regs~409_q ;
wire \regs~377_q ;
wire \regs~345feeder_combout ;
wire \regs~345_q ;
wire \regs~313_q ;
wire \regs~2458_combout ;
wire \regs~441_q ;
wire \regs~1389_combout ;
wire \regs~217feeder_combout ;
wire \regs~217_q ;
wire \regs~249_q ;
wire \regs~89feeder_combout ;
wire \regs~89_q ;
wire \regs~153feeder_combout ;
wire \regs~153_q ;
wire \regs~121_q ;
wire \regs~57_q ;
wire \regs~2454_combout ;
wire \regs~281feeder_combout ;
wire \regs~281_q ;
wire \regs~185_q ;
wire \regs~1385_combout ;
wire \regs~1049_q ;
wire \regs~1017_q ;
wire \regs~921feeder_combout ;
wire \regs~921_q ;
wire \regs~889_q ;
wire \regs~857feeder_combout ;
wire \regs~857_q ;
wire \regs~825_q ;
wire \regs~2466_combout ;
wire \regs~985_q ;
wire \regs~953_q ;
wire \regs~1397_combout ;
wire \regs~665_q ;
wire \regs~633_q ;
wire \regs~601_q ;
wire \regs~569_q ;
wire \regs~2462_combout ;
wire \regs~761_q ;
wire \regs~793_q ;
wire \regs~729feeder_combout ;
wire \regs~729_q ;
wire \regs~697_q ;
wire \regs~1393_combout ;
wire \regs~1401_combout ;
wire \BusW[20]~input_o ;
wire \regs~922_q ;
wire \regs~890_q ;
wire \regs~858_q ;
wire \regs~826_q ;
wire \regs~2482_combout ;
wire \regs~986feeder_combout ;
wire \regs~986_q ;
wire \regs~1018_q ;
wire \regs~1050feeder_combout ;
wire \regs~1050_q ;
wire \regs~954_q ;
wire \regs~1414_combout ;
wire \regs~282_q ;
wire \regs~250_q ;
wire \regs~122_q ;
wire \regs~90_q ;
wire \regs~154_q ;
wire \regs~58_q ;
wire \regs~2470_combout ;
wire \regs~218_q ;
wire \regs~186_q ;
wire \regs~1402_combout ;
wire \regs~730feeder_combout ;
wire \regs~730_q ;
wire \regs~762_q ;
wire \regs~634_q ;
wire \regs~602feeder_combout ;
wire \regs~602_q ;
wire \regs~666feeder_combout ;
wire \regs~666_q ;
wire \regs~570_q ;
wire \regs~2478_combout ;
wire \regs~794_q ;
wire \regs~698_q ;
wire \regs~1410_combout ;
wire \regs~378_q ;
wire \regs~410feeder_combout ;
wire \regs~410_q ;
wire \regs~346feeder_combout ;
wire \regs~346_q ;
wire \regs~314_q ;
wire \regs~2474_combout ;
wire \regs~506_q ;
wire \regs~474_q ;
wire \regs~538feeder_combout ;
wire \regs~538_q ;
wire \regs~442_q ;
wire \regs~1406_combout ;
wire \regs~1418_combout ;
wire \BusW[21]~input_o ;
wire \regs~219_q ;
wire \regs~251_q ;
wire \regs~283feeder_combout ;
wire \regs~283_q ;
wire \regs~155feeder_combout ;
wire \regs~155_q ;
wire \regs~123_q ;
wire \regs~91_q ;
wire \regs~59_q ;
wire \regs~2486_combout ;
wire \regs~187_q ;
wire \regs~1419_combout ;
wire \regs~1051_q ;
wire \regs~1019_q ;
wire \regs~923feeder_combout ;
wire \regs~923_q ;
wire \regs~891_q ;
wire \regs~859_q ;
wire \regs~827_q ;
wire \regs~2498_combout ;
wire \regs~987_q ;
wire \regs~955_q ;
wire \regs~1431_combout ;
wire \regs~667feeder_combout ;
wire \regs~667_q ;
wire \regs~635_q ;
wire \regs~603_q ;
wire \regs~571_q ;
wire \regs~2494_combout ;
wire \regs~763_q ;
wire \regs~731feeder_combout ;
wire \regs~731_q ;
wire \regs~795feeder_combout ;
wire \regs~795_q ;
wire \regs~699_q ;
wire \regs~1427_combout ;
wire \regs~411feeder_combout ;
wire \regs~411_q ;
wire \regs~379_q ;
wire \regs~347feeder_combout ;
wire \regs~347_q ;
wire \regs~315_q ;
wire \regs~2490_combout ;
wire \regs~507_q ;
wire \regs~475feeder_combout ;
wire \regs~475_q ;
wire \regs~539_q ;
wire \regs~443_q ;
wire \regs~1423_combout ;
wire \regs~1435_combout ;
wire \BusW[22]~input_o ;
wire \regs~604feeder_combout ;
wire \regs~604_q ;
wire \regs~636_q ;
wire \regs~668_q ;
wire \regs~572_q ;
wire \regs~2510_combout ;
wire \regs~764_q ;
wire \regs~796_q ;
wire \regs~732feeder_combout ;
wire \regs~732_q ;
wire \regs~700_q ;
wire \regs~1444_combout ;
wire \regs~540_q ;
wire \regs~476_q ;
wire \regs~508_q ;
wire \regs~348feeder_combout ;
wire \regs~348_q ;
wire \regs~412_q ;
wire \regs~380_q ;
wire \regs~316_q ;
wire \regs~2506_combout ;
wire \regs~444_q ;
wire \regs~1440_combout ;
wire \regs~1052feeder_combout ;
wire \regs~1052_q ;
wire \regs~1020_q ;
wire \regs~988feeder_combout ;
wire \regs~988_q ;
wire \regs~924feeder_combout ;
wire \regs~924_q ;
wire \regs~892_q ;
wire \regs~860_q ;
wire \regs~828_q ;
wire \regs~2514_combout ;
wire \regs~956_q ;
wire \regs~1448_combout ;
wire \regs~156_q ;
wire \regs~124_q ;
wire \regs~92feeder_combout ;
wire \regs~92_q ;
wire \regs~60_q ;
wire \regs~2502_combout ;
wire \regs~252_q ;
wire \regs~284feeder_combout ;
wire \regs~284_q ;
wire \regs~220_q ;
wire \regs~188_q ;
wire \regs~1436_combout ;
wire \regs~1452_combout ;
wire \BusW[23]~input_o ;
wire \regs~733_q ;
wire \regs~797feeder_combout ;
wire \regs~797_q ;
wire \regs~765_q ;
wire \regs~669_q ;
wire \regs~637_q ;
wire \regs~605feeder_combout ;
wire \regs~605_q ;
wire \regs~573_q ;
wire \regs~2526_combout ;
wire \regs~701_q ;
wire \regs~1461_combout ;
wire \regs~125_q ;
wire \regs~157feeder_combout ;
wire \regs~157_q ;
wire \regs~93_q ;
wire \regs~61_q ;
wire \regs~2518_combout ;
wire \regs~285feeder_combout ;
wire \regs~285_q ;
wire \regs~253_q ;
wire \regs~221_q ;
wire \regs~189_q ;
wire \regs~1453_combout ;
wire \regs~1053feeder_combout ;
wire \regs~1053_q ;
wire \regs~1021_q ;
wire \regs~861_q ;
wire \regs~925_q ;
wire \regs~893_q ;
wire \regs~829_q ;
wire \regs~2530_combout ;
wire \regs~989_q ;
wire \regs~957_q ;
wire \regs~1465_combout ;
wire \regs~477feeder_combout ;
wire \regs~477_q ;
wire \regs~541feeder_combout ;
wire \regs~541_q ;
wire \regs~509_q ;
wire \regs~413feeder_combout ;
wire \regs~413_q ;
wire \regs~381_q ;
wire \regs~349_q ;
wire \regs~317_q ;
wire \regs~2522_combout ;
wire \regs~445_q ;
wire \regs~1457_combout ;
wire \regs~1469_combout ;
wire \BusW[24]~input_o ;
wire \regs~286feeder_combout ;
wire \regs~286_q ;
wire \regs~254_q ;
wire \regs~222_q ;
wire \regs~94feeder_combout ;
wire \regs~94_q ;
wire \regs~126_q ;
wire \regs~158feeder_combout ;
wire \regs~158_q ;
wire \regs~62_q ;
wire \regs~2534_combout ;
wire \regs~190_q ;
wire \regs~1470_combout ;
wire \regs~734feeder_combout ;
wire \regs~734_q ;
wire \regs~798feeder_combout ;
wire \regs~798_q ;
wire \regs~766_q ;
wire \regs~638_q ;
wire \regs~606feeder_combout ;
wire \regs~606_q ;
wire \regs~670feeder_combout ;
wire \regs~670_q ;
wire \regs~574_q ;
wire \regs~2542_combout ;
wire \regs~702_q ;
wire \regs~1478_combout ;
wire \regs~542_q ;
wire \regs~510_q ;
wire \regs~414feeder_combout ;
wire \regs~414_q ;
wire \regs~350feeder_combout ;
wire \regs~350_q ;
wire \regs~382_q ;
wire \regs~318_q ;
wire \regs~2538_combout ;
wire \regs~478_q ;
wire \regs~446_q ;
wire \regs~1474_combout ;
wire \regs~1054feeder_combout ;
wire \regs~1054_q ;
wire \regs~1022_q ;
wire \regs~990feeder_combout ;
wire \regs~990_q ;
wire \regs~894_q ;
wire \regs~926feeder_combout ;
wire \regs~926_q ;
wire \regs~862_q ;
wire \regs~830_q ;
wire \regs~2546_combout ;
wire \regs~958_q ;
wire \regs~1482_combout ;
wire \regs~1486_combout ;
wire \BusW[25]~input_o ;
wire \regs~799feeder_combout ;
wire \regs~799_q ;
wire \regs~735_q ;
wire \regs~767_q ;
wire \regs~607feeder_combout ;
wire \regs~607_q ;
wire \regs~639_q ;
wire \regs~671feeder_combout ;
wire \regs~671_q ;
wire \regs~575_q ;
wire \regs~2558_combout ;
wire \regs~703_q ;
wire \regs~1495_combout ;
wire \regs~991feeder_combout ;
wire \regs~991_q ;
wire \regs~1023_q ;
wire \regs~1055_q ;
wire \regs~927feeder_combout ;
wire \regs~927_q ;
wire \regs~895_q ;
wire \regs~863feeder_combout ;
wire \regs~863_q ;
wire \regs~831_q ;
wire \regs~2562_combout ;
wire \regs~959_q ;
wire \regs~1499_combout ;
wire \regs~351_q ;
wire \regs~383_q ;
wire \regs~415_q ;
wire \regs~319_q ;
wire \regs~2554_combout ;
wire \regs~511_q ;
wire \regs~479feeder_combout ;
wire \regs~479_q ;
wire \regs~543_q ;
wire \regs~447_q ;
wire \regs~1491_combout ;
wire \regs~95feeder_combout ;
wire \regs~95_q ;
wire \regs~127_q ;
wire \regs~159feeder_combout ;
wire \regs~159_q ;
wire \regs~63_q ;
wire \regs~2550_combout ;
wire \regs~255_q ;
wire \regs~287feeder_combout ;
wire \regs~287_q ;
wire \regs~223_q ;
wire \regs~191_q ;
wire \regs~1487_combout ;
wire \regs~1503_combout ;
wire \BusW[26]~input_o ;
wire \regs~96feeder_combout ;
wire \regs~96_q ;
wire \regs~128_q ;
wire \regs~160feeder_combout ;
wire \regs~160_q ;
wire \regs~64_q ;
wire \regs~2566_combout ;
wire \regs~256_q ;
wire \regs~224_q ;
wire \regs~288feeder_combout ;
wire \regs~288_q ;
wire \regs~192_q ;
wire \regs~1504_combout ;
wire \regs~608_q ;
wire \regs~640_q ;
wire \regs~672feeder_combout ;
wire \regs~672_q ;
wire \regs~576_q ;
wire \regs~2574_combout ;
wire \regs~768_q ;
wire \regs~736feeder_combout ;
wire \regs~736_q ;
wire \regs~800_q ;
wire \regs~704_q ;
wire \regs~1512_combout ;
wire \regs~1056feeder_combout ;
wire \regs~1056_q ;
wire \regs~1024_q ;
wire \regs~928feeder_combout ;
wire \regs~928_q ;
wire \regs~896_q ;
wire \regs~864feeder_combout ;
wire \regs~864_q ;
wire \regs~832_q ;
wire \regs~2578_combout ;
wire \regs~992feeder_combout ;
wire \regs~992_q ;
wire \regs~960_q ;
wire \regs~1516_combout ;
wire \regs~480feeder_combout ;
wire \regs~480_q ;
wire \regs~512_q ;
wire \regs~544_q ;
wire \regs~352_q ;
wire \regs~416feeder_combout ;
wire \regs~416_q ;
wire \regs~384_q ;
wire \regs~320_q ;
wire \regs~2570_combout ;
wire \regs~448_q ;
wire \regs~1508_combout ;
wire \regs~1520_combout ;
wire \BusW[27]~input_o ;
wire \regs~1057feeder_combout ;
wire \regs~1057_q ;
wire \regs~1025_q ;
wire \regs~929feeder_combout ;
wire \regs~929_q ;
wire \regs~897_q ;
wire \regs~865feeder_combout ;
wire \regs~865_q ;
wire \regs~833_q ;
wire \regs~2594_combout ;
wire \regs~993feeder_combout ;
wire \regs~993_q ;
wire \regs~961_q ;
wire \regs~1533_combout ;
wire \regs~545feeder_combout ;
wire \regs~545_q ;
wire \regs~513_q ;
wire \regs~353feeder_combout ;
wire \regs~353_q ;
wire \regs~385_q ;
wire \regs~417feeder_combout ;
wire \regs~417_q ;
wire \regs~321_q ;
wire \regs~2586_combout ;
wire \regs~481feeder_combout ;
wire \regs~481_q ;
wire \regs~449_q ;
wire \regs~1525_combout ;
wire \regs~225feeder_combout ;
wire \regs~225_q ;
wire \regs~289feeder_combout ;
wire \regs~289_q ;
wire \regs~257_q ;
wire \regs~129_q ;
wire \regs~97_q ;
wire \regs~161_q ;
wire \regs~65_q ;
wire \regs~2582_combout ;
wire \regs~193_q ;
wire \regs~1521_combout ;
wire \regs~801_q ;
wire \regs~769_q ;
wire \regs~673feeder_combout ;
wire \regs~673_q ;
wire \regs~641_q ;
wire \regs~609feeder_combout ;
wire \regs~609_q ;
wire \regs~577_q ;
wire \regs~2590_combout ;
wire \regs~737feeder_combout ;
wire \regs~737_q ;
wire \regs~705_q ;
wire \regs~1529_combout ;
wire \regs~1537_combout ;
wire \BusW[28]~input_o ;
wire \regs~610feeder_combout ;
wire \regs~610_q ;
wire \regs~642_q ;
wire \regs~674feeder_combout ;
wire \regs~674_q ;
wire \regs~578_q ;
wire \regs~2606_combout ;
wire \regs~802feeder_combout ;
wire \regs~802_q ;
wire \regs~770_q ;
wire \regs~738_q ;
wire \regs~706_q ;
wire \regs~1546_combout ;
wire \regs~482_q ;
wire \regs~546_q ;
wire \regs~514_q ;
wire \regs~354_q ;
wire \regs~386_q ;
wire \regs~418feeder_combout ;
wire \regs~418_q ;
wire \regs~322_q ;
wire \regs~2602_combout ;
wire \regs~450_q ;
wire \regs~1542_combout ;
wire \regs~290_q ;
wire \regs~258_q ;
wire \regs~98feeder_combout ;
wire \regs~98_q ;
wire \regs~130_q ;
wire \regs~162feeder_combout ;
wire \regs~162_q ;
wire \regs~66_q ;
wire \regs~2598_combout ;
wire \regs~226feeder_combout ;
wire \regs~226_q ;
wire \regs~194_q ;
wire \regs~1538_combout ;
wire \regs~1058_q ;
wire \regs~1026_q ;
wire \regs~898_q ;
wire \regs~866feeder_combout ;
wire \regs~866_q ;
wire \regs~930_q ;
wire \regs~834_q ;
wire \regs~2610_combout ;
wire \regs~994_q ;
wire \regs~962_q ;
wire \regs~1550_combout ;
wire \regs~1554_combout ;
wire \BusW[29]~input_o ;
wire \regs~995feeder_combout ;
wire \regs~995_q ;
wire \regs~1059_q ;
wire \regs~1027_q ;
wire \regs~867_q ;
wire \regs~899_q ;
wire \regs~931feeder_combout ;
wire \regs~931_q ;
wire \regs~835_q ;
wire \regs~2626_combout ;
wire \regs~963_q ;
wire \regs~1567_combout ;
wire \regs~163feeder_combout ;
wire \regs~163_q ;
wire \regs~131_q ;
wire \regs~99feeder_combout ;
wire \regs~99_q ;
wire \regs~67_q ;
wire \regs~2614_combout ;
wire \regs~259_q ;
wire \regs~291_q ;
wire \regs~227_q ;
wire \regs~195_q ;
wire \regs~1555_combout ;
wire \regs~739_q ;
wire \regs~771_q ;
wire \regs~643_q ;
wire \regs~675_q ;
wire \regs~611feeder_combout ;
wire \regs~611_q ;
wire \regs~579_q ;
wire \regs~2622_combout ;
wire \regs~803feeder_combout ;
wire \regs~803_q ;
wire \regs~707_q ;
wire \regs~1563_combout ;
wire \regs~547feeder_combout ;
wire \regs~547_q ;
wire \regs~515_q ;
wire \regs~419feeder_combout ;
wire \regs~419_q ;
wire \regs~387_q ;
wire \regs~355feeder_combout ;
wire \regs~355_q ;
wire \regs~323_q ;
wire \regs~2618_combout ;
wire \regs~483feeder_combout ;
wire \regs~483_q ;
wire \regs~451_q ;
wire \regs~1559_combout ;
wire \regs~1571_combout ;
wire \BusW[30]~input_o ;
wire \regs~804feeder_combout ;
wire \regs~804_q ;
wire \regs~676feeder_combout ;
wire \regs~676_q ;
wire \regs~644_q ;
wire \regs~612feeder_combout ;
wire \regs~612_q ;
wire \regs~580_q ;
wire \regs~2638_combout ;
wire \regs~772_q ;
wire \regs~740feeder_combout ;
wire \regs~740_q ;
wire \regs~708_q ;
wire \regs~1580_combout ;
wire \regs~996feeder_combout ;
wire \regs~996_q ;
wire \regs~1028_q ;
wire \regs~868_q ;
wire \regs~900_q ;
wire \regs~932_q ;
wire \regs~836_q ;
wire \regs~2642_combout ;
wire \regs~1060_q ;
wire \regs~964_q ;
wire \regs~1584_combout ;
wire \regs~548_q ;
wire \regs~516_q ;
wire \regs~484_q ;
wire \regs~356_q ;
wire \regs~388_q ;
wire \regs~420_q ;
wire \regs~324_q ;
wire \regs~2634_combout ;
wire \regs~452_q ;
wire \regs~1576_combout ;
wire \regs~132_q ;
wire \regs~164_q ;
wire \regs~100_q ;
wire \regs~68_q ;
wire \regs~2630_combout ;
wire \regs~260_q ;
wire \regs~292_q ;
wire \regs~228_q ;
wire \regs~196_q ;
wire \regs~1572_combout ;
wire \regs~1588_combout ;
wire \BusW[31]~input_o ;
wire \regs~165_q ;
wire \regs~133_q ;
wire \regs~101_q ;
wire \regs~69_q ;
wire \regs~2646_combout ;
wire \regs~293feeder_combout ;
wire \regs~293_q ;
wire \regs~261_q ;
wire \regs~229feeder_combout ;
wire \regs~229_q ;
wire \regs~197_q ;
wire \regs~1589_combout ;
wire \regs~805_q ;
wire \regs~773_q ;
wire \regs~741feeder_combout ;
wire \regs~741_q ;
wire \regs~677feeder_combout ;
wire \regs~677_q ;
wire \regs~645_q ;
wire \regs~613_q ;
wire \regs~581_q ;
wire \regs~2654_combout ;
wire \regs~709_q ;
wire \regs~1597_combout ;
wire \regs~869feeder_combout ;
wire \regs~869_q ;
wire \regs~901_q ;
wire \regs~933_q ;
wire \regs~837_q ;
wire \regs~2658_combout ;
wire \regs~1029_q ;
wire \regs~997_q ;
wire \regs~1061_q ;
wire \regs~965_q ;
wire \regs~1601_combout ;
wire \regs~485feeder_combout ;
wire \regs~485_q ;
wire \regs~517_q ;
wire \regs~549feeder_combout ;
wire \regs~549_q ;
wire \regs~389_q ;
wire \regs~357feeder_combout ;
wire \regs~357_q ;
wire \regs~421_q ;
wire \regs~325_q ;
wire \regs~2650_combout ;
wire \regs~453_q ;
wire \regs~1593_combout ;
wire \regs~1605_combout ;
wire \RB[2]~input_o ;
wire \RB[0]~input_o ;
wire \RB[1]~input_o ;
wire \regs~2674_combout ;
wire \regs~1618_combout ;
wire \regs~2670_combout ;
wire \regs~1614_combout ;
wire \RB[4]~input_o ;
wire \regs~2662_combout ;
wire \regs~1606_combout ;
wire \RB[3]~input_o ;
wire \regs~2666_combout ;
wire \regs~1610_combout ;
wire \regs~1622_combout ;
wire \regs~2686_combout ;
wire \regs~1631_combout ;
wire \regs~2682_combout ;
wire \regs~1627_combout ;
wire \regs~2678_combout ;
wire \regs~1623_combout ;
wire \regs~2690_combout ;
wire \regs~1635_combout ;
wire \regs~1639_combout ;
wire \regs~2706_combout ;
wire \regs~1652_combout ;
wire \regs~2702_combout ;
wire \regs~1648_combout ;
wire \regs~2694_combout ;
wire \regs~1640_combout ;
wire \regs~2698_combout ;
wire \regs~1644_combout ;
wire \regs~1656_combout ;
wire \regs~2710_combout ;
wire \regs~1657_combout ;
wire \regs~2722_combout ;
wire \regs~1669_combout ;
wire \regs~2714_combout ;
wire \regs~1661_combout ;
wire \regs~2718_combout ;
wire \regs~1665_combout ;
wire \regs~1673_combout ;
wire \regs~2726_combout ;
wire \regs~1674_combout ;
wire \regs~2734_combout ;
wire \regs~1682_combout ;
wire \regs~2730_combout ;
wire \regs~1678_combout ;
wire \regs~2738_combout ;
wire \regs~1686_combout ;
wire \regs~1690_combout ;
wire \regs~2754_combout ;
wire \regs~1703_combout ;
wire \regs~2746_combout ;
wire \regs~1695_combout ;
wire \regs~2750_combout ;
wire \regs~1699_combout ;
wire \regs~2742_combout ;
wire \regs~1691_combout ;
wire \regs~1707_combout ;
wire \regs~2770_combout ;
wire \regs~1720_combout ;
wire \regs~2758_combout ;
wire \regs~1708_combout ;
wire \regs~2766_combout ;
wire \regs~1716_combout ;
wire \regs~2762_combout ;
wire \regs~1712_combout ;
wire \regs~1724_combout ;
wire \regs~2778_combout ;
wire \regs~1729_combout ;
wire \regs~2786_combout ;
wire \regs~1737_combout ;
wire \regs~2782_combout ;
wire \regs~1733_combout ;
wire \regs~2774_combout ;
wire \regs~1725_combout ;
wire \regs~1741_combout ;
wire \regs~2798_combout ;
wire \regs~1750_combout ;
wire \regs~2794_combout ;
wire \regs~1746_combout ;
wire \regs~2802_combout ;
wire \regs~1754_combout ;
wire \regs~2790_combout ;
wire \regs~1742_combout ;
wire \regs~1758_combout ;
wire \regs~2814_combout ;
wire \regs~1767_combout ;
wire \regs~2810_combout ;
wire \regs~1763_combout ;
wire \regs~2806_combout ;
wire \regs~1759_combout ;
wire \regs~2818_combout ;
wire \regs~1771_combout ;
wire \regs~1775_combout ;
wire \regs~2822_combout ;
wire \regs~1776_combout ;
wire \regs~2826_combout ;
wire \regs~1780_combout ;
wire \regs~2834_combout ;
wire \regs~1788_combout ;
wire \regs~2830_combout ;
wire \regs~1784_combout ;
wire \regs~1792_combout ;
wire \regs~2842_combout ;
wire \regs~1797_combout ;
wire \regs~2850_combout ;
wire \regs~1805_combout ;
wire \regs~2846_combout ;
wire \regs~1801_combout ;
wire \regs~2838_combout ;
wire \regs~1793_combout ;
wire \regs~1809_combout ;
wire \regs~2858_combout ;
wire \regs~1814_combout ;
wire \regs~2866_combout ;
wire \regs~1822_combout ;
wire \regs~2854_combout ;
wire \regs~1810_combout ;
wire \regs~2862_combout ;
wire \regs~1818_combout ;
wire \regs~1826_combout ;
wire \regs~2874_combout ;
wire \regs~1831_combout ;
wire \regs~2882_combout ;
wire \regs~1839_combout ;
wire \regs~2878_combout ;
wire \regs~1835_combout ;
wire \regs~2870_combout ;
wire \regs~1827_combout ;
wire \regs~1843_combout ;
wire \regs~2886_combout ;
wire \regs~1844_combout ;
wire \regs~2894_combout ;
wire \regs~1852_combout ;
wire \regs~2898_combout ;
wire \regs~1856_combout ;
wire \regs~2890_combout ;
wire \regs~1848_combout ;
wire \regs~1860_combout ;
wire \regs~2902_combout ;
wire \regs~1861_combout ;
wire \regs~2910_combout ;
wire \regs~1869_combout ;
wire \regs~2914_combout ;
wire \regs~1873_combout ;
wire \regs~2906_combout ;
wire \regs~1865_combout ;
wire \regs~1877_combout ;
wire \regs~2926_combout ;
wire \regs~1886_combout ;
wire \regs~2930_combout ;
wire \regs~1890_combout ;
wire \regs~2922_combout ;
wire \regs~1882_combout ;
wire \regs~2918_combout ;
wire \regs~1878_combout ;
wire \regs~1894_combout ;
wire \regs~2934_combout ;
wire \regs~1895_combout ;
wire \regs~2938_combout ;
wire \regs~1899_combout ;
wire \regs~2946_combout ;
wire \regs~1907_combout ;
wire \regs~2942_combout ;
wire \regs~1903_combout ;
wire \regs~1911_combout ;
wire \regs~2958_combout ;
wire \regs~1920_combout ;
wire \regs~2950_combout ;
wire \regs~1912_combout ;
wire \regs~2954_combout ;
wire \regs~1916_combout ;
wire \regs~2962_combout ;
wire \regs~1924_combout ;
wire \regs~1928_combout ;
wire \regs~2970_combout ;
wire \regs~1933_combout ;
wire \regs~2974_combout ;
wire \regs~1937_combout ;
wire \regs~2978_combout ;
wire \regs~1941_combout ;
wire \regs~2966_combout ;
wire \regs~1929_combout ;
wire \regs~1945_combout ;
wire \regs~2986_combout ;
wire \regs~1950_combout ;
wire \regs~2990_combout ;
wire \regs~1954_combout ;
wire \regs~2982_combout ;
wire \regs~1946_combout ;
wire \regs~2994_combout ;
wire \regs~1958_combout ;
wire \regs~1962_combout ;
wire \regs~3010_combout ;
wire \regs~1975_combout ;
wire \regs~2998_combout ;
wire \regs~1963_combout ;
wire \regs~3006_combout ;
wire \regs~1971_combout ;
wire \regs~3002_combout ;
wire \regs~1967_combout ;
wire \regs~1979_combout ;
wire \regs~3018_combout ;
wire \regs~1984_combout ;
wire \regs~3026_combout ;
wire \regs~1992_combout ;
wire \regs~3022_combout ;
wire \regs~1988_combout ;
wire \regs~3014_combout ;
wire \regs~1980_combout ;
wire \regs~1996_combout ;
wire \regs~3042_combout ;
wire \regs~2009_combout ;
wire \regs~3034_combout ;
wire \regs~2001_combout ;
wire \regs~3038_combout ;
wire \regs~2005_combout ;
wire \regs~3030_combout ;
wire \regs~1997_combout ;
wire \regs~2013_combout ;
wire \regs~3046_combout ;
wire \regs~2014_combout ;
wire \regs~3058_combout ;
wire \regs~2026_combout ;
wire \regs~3050_combout ;
wire \regs~2018_combout ;
wire \regs~3054_combout ;
wire \regs~2022_combout ;
wire \regs~2030_combout ;
wire \regs~3062_combout ;
wire \regs~2031_combout ;
wire \regs~3066_combout ;
wire \regs~2035_combout ;
wire \regs~3074_combout ;
wire \regs~2043_combout ;
wire \regs~3070_combout ;
wire \regs~2039_combout ;
wire \regs~2047_combout ;
wire \regs~3078_combout ;
wire \regs~2048_combout ;
wire \regs~3086_combout ;
wire \regs~2056_combout ;
wire \regs~3082_combout ;
wire \regs~2052_combout ;
wire \regs~3090_combout ;
wire \regs~2060_combout ;
wire \regs~2064_combout ;
wire \regs~3106_combout ;
wire \regs~2077_combout ;
wire \regs~3094_combout ;
wire \regs~2065_combout ;
wire \regs~3102_combout ;
wire \regs~2073_combout ;
wire \regs~3098_combout ;
wire \regs~2069_combout ;
wire \regs~2081_combout ;
wire \regs~3114_combout ;
wire \regs~2086_combout ;
wire \regs~3110_combout ;
wire \regs~2082_combout ;
wire \regs~3118_combout ;
wire \regs~2090_combout ;
wire \regs~3122_combout ;
wire \regs~2094_combout ;
wire \regs~2098_combout ;
wire \regs~3138_combout ;
wire \regs~2111_combout ;
wire \regs~3126_combout ;
wire \regs~2099_combout ;
wire \regs~3130_combout ;
wire \regs~2103_combout ;
wire \regs~3134_combout ;
wire \regs~2107_combout ;
wire \regs~2115_combout ;
wire \regs~3142_combout ;
wire \regs~2116_combout ;
wire \regs~3154_combout ;
wire \regs~2128_combout ;
wire \regs~3150_combout ;
wire \regs~2124_combout ;
wire \regs~3146_combout ;
wire \regs~2120_combout ;
wire \regs~2132_combout ;
wire \regs~3170_combout ;
wire \regs~2145_combout ;
wire \regs~3166_combout ;
wire \regs~2141_combout ;
wire \regs~3162_combout ;
wire \regs~2137_combout ;
wire \regs~3158_combout ;
wire \regs~2133_combout ;
wire \regs~2149_combout ;


// Location: IOOBUF_X2_Y0_N93
cyclonev_io_obuf \BusA[0]~output (
	.i(\regs~1078_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BusA[0]),
	.obar());
// synopsys translate_off
defparam \BusA[0]~output .bus_hold = "false";
defparam \BusA[0]~output .open_drain_output = "false";
defparam \BusA[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N19
cyclonev_io_obuf \BusA[1]~output (
	.i(\regs~1095_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BusA[1]),
	.obar());
// synopsys translate_off
defparam \BusA[1]~output .bus_hold = "false";
defparam \BusA[1]~output .open_drain_output = "false";
defparam \BusA[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N22
cyclonev_io_obuf \BusA[2]~output (
	.i(\regs~1112_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BusA[2]),
	.obar());
// synopsys translate_off
defparam \BusA[2]~output .bus_hold = "false";
defparam \BusA[2]~output .open_drain_output = "false";
defparam \BusA[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N19
cyclonev_io_obuf \BusA[3]~output (
	.i(\regs~1129_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BusA[3]),
	.obar());
// synopsys translate_off
defparam \BusA[3]~output .bus_hold = "false";
defparam \BusA[3]~output .open_drain_output = "false";
defparam \BusA[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N53
cyclonev_io_obuf \BusA[4]~output (
	.i(\regs~1146_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BusA[4]),
	.obar());
// synopsys translate_off
defparam \BusA[4]~output .bus_hold = "false";
defparam \BusA[4]~output .open_drain_output = "false";
defparam \BusA[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N53
cyclonev_io_obuf \BusA[5]~output (
	.i(\regs~1163_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BusA[5]),
	.obar());
// synopsys translate_off
defparam \BusA[5]~output .bus_hold = "false";
defparam \BusA[5]~output .open_drain_output = "false";
defparam \BusA[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N93
cyclonev_io_obuf \BusA[6]~output (
	.i(\regs~1180_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BusA[6]),
	.obar());
// synopsys translate_off
defparam \BusA[6]~output .bus_hold = "false";
defparam \BusA[6]~output .open_drain_output = "false";
defparam \BusA[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N45
cyclonev_io_obuf \BusA[7]~output (
	.i(\regs~1197_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BusA[7]),
	.obar());
// synopsys translate_off
defparam \BusA[7]~output .bus_hold = "false";
defparam \BusA[7]~output .open_drain_output = "false";
defparam \BusA[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N19
cyclonev_io_obuf \BusA[8]~output (
	.i(\regs~1214_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BusA[8]),
	.obar());
// synopsys translate_off
defparam \BusA[8]~output .bus_hold = "false";
defparam \BusA[8]~output .open_drain_output = "false";
defparam \BusA[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N59
cyclonev_io_obuf \BusA[9]~output (
	.i(\regs~1231_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BusA[9]),
	.obar());
// synopsys translate_off
defparam \BusA[9]~output .bus_hold = "false";
defparam \BusA[9]~output .open_drain_output = "false";
defparam \BusA[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N76
cyclonev_io_obuf \BusA[10]~output (
	.i(\regs~1248_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BusA[10]),
	.obar());
// synopsys translate_off
defparam \BusA[10]~output .bus_hold = "false";
defparam \BusA[10]~output .open_drain_output = "false";
defparam \BusA[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N42
cyclonev_io_obuf \BusA[11]~output (
	.i(\regs~1265_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BusA[11]),
	.obar());
// synopsys translate_off
defparam \BusA[11]~output .bus_hold = "false";
defparam \BusA[11]~output .open_drain_output = "false";
defparam \BusA[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N53
cyclonev_io_obuf \BusA[12]~output (
	.i(\regs~1282_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BusA[12]),
	.obar());
// synopsys translate_off
defparam \BusA[12]~output .bus_hold = "false";
defparam \BusA[12]~output .open_drain_output = "false";
defparam \BusA[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N19
cyclonev_io_obuf \BusA[13]~output (
	.i(\regs~1299_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BusA[13]),
	.obar());
// synopsys translate_off
defparam \BusA[13]~output .bus_hold = "false";
defparam \BusA[13]~output .open_drain_output = "false";
defparam \BusA[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N2
cyclonev_io_obuf \BusA[14]~output (
	.i(\regs~1316_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BusA[14]),
	.obar());
// synopsys translate_off
defparam \BusA[14]~output .bus_hold = "false";
defparam \BusA[14]~output .open_drain_output = "false";
defparam \BusA[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N2
cyclonev_io_obuf \BusA[15]~output (
	.i(\regs~1333_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BusA[15]),
	.obar());
// synopsys translate_off
defparam \BusA[15]~output .bus_hold = "false";
defparam \BusA[15]~output .open_drain_output = "false";
defparam \BusA[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \BusA[16]~output (
	.i(\regs~1350_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BusA[16]),
	.obar());
// synopsys translate_off
defparam \BusA[16]~output .bus_hold = "false";
defparam \BusA[16]~output .open_drain_output = "false";
defparam \BusA[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \BusA[17]~output (
	.i(\regs~1367_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BusA[17]),
	.obar());
// synopsys translate_off
defparam \BusA[17]~output .bus_hold = "false";
defparam \BusA[17]~output .open_drain_output = "false";
defparam \BusA[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cyclonev_io_obuf \BusA[18]~output (
	.i(\regs~1384_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BusA[18]),
	.obar());
// synopsys translate_off
defparam \BusA[18]~output .bus_hold = "false";
defparam \BusA[18]~output .open_drain_output = "false";
defparam \BusA[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N53
cyclonev_io_obuf \BusA[19]~output (
	.i(\regs~1401_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BusA[19]),
	.obar());
// synopsys translate_off
defparam \BusA[19]~output .bus_hold = "false";
defparam \BusA[19]~output .open_drain_output = "false";
defparam \BusA[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
cyclonev_io_obuf \BusA[20]~output (
	.i(\regs~1418_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BusA[20]),
	.obar());
// synopsys translate_off
defparam \BusA[20]~output .bus_hold = "false";
defparam \BusA[20]~output .open_drain_output = "false";
defparam \BusA[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N53
cyclonev_io_obuf \BusA[21]~output (
	.i(\regs~1435_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BusA[21]),
	.obar());
// synopsys translate_off
defparam \BusA[21]~output .bus_hold = "false";
defparam \BusA[21]~output .open_drain_output = "false";
defparam \BusA[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N93
cyclonev_io_obuf \BusA[22]~output (
	.i(\regs~1452_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BusA[22]),
	.obar());
// synopsys translate_off
defparam \BusA[22]~output .bus_hold = "false";
defparam \BusA[22]~output .open_drain_output = "false";
defparam \BusA[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N36
cyclonev_io_obuf \BusA[23]~output (
	.i(\regs~1469_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BusA[23]),
	.obar());
// synopsys translate_off
defparam \BusA[23]~output .bus_hold = "false";
defparam \BusA[23]~output .open_drain_output = "false";
defparam \BusA[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N42
cyclonev_io_obuf \BusA[24]~output (
	.i(\regs~1486_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BusA[24]),
	.obar());
// synopsys translate_off
defparam \BusA[24]~output .bus_hold = "false";
defparam \BusA[24]~output .open_drain_output = "false";
defparam \BusA[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \BusA[25]~output (
	.i(\regs~1503_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BusA[25]),
	.obar());
// synopsys translate_off
defparam \BusA[25]~output .bus_hold = "false";
defparam \BusA[25]~output .open_drain_output = "false";
defparam \BusA[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N53
cyclonev_io_obuf \BusA[26]~output (
	.i(\regs~1520_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BusA[26]),
	.obar());
// synopsys translate_off
defparam \BusA[26]~output .bus_hold = "false";
defparam \BusA[26]~output .open_drain_output = "false";
defparam \BusA[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N53
cyclonev_io_obuf \BusA[27]~output (
	.i(\regs~1537_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BusA[27]),
	.obar());
// synopsys translate_off
defparam \BusA[27]~output .bus_hold = "false";
defparam \BusA[27]~output .open_drain_output = "false";
defparam \BusA[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N19
cyclonev_io_obuf \BusA[28]~output (
	.i(\regs~1554_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BusA[28]),
	.obar());
// synopsys translate_off
defparam \BusA[28]~output .bus_hold = "false";
defparam \BusA[28]~output .open_drain_output = "false";
defparam \BusA[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N2
cyclonev_io_obuf \BusA[29]~output (
	.i(\regs~1571_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BusA[29]),
	.obar());
// synopsys translate_off
defparam \BusA[29]~output .bus_hold = "false";
defparam \BusA[29]~output .open_drain_output = "false";
defparam \BusA[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y81_N93
cyclonev_io_obuf \BusA[30]~output (
	.i(\regs~1588_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BusA[30]),
	.obar());
// synopsys translate_off
defparam \BusA[30]~output .bus_hold = "false";
defparam \BusA[30]~output .open_drain_output = "false";
defparam \BusA[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N2
cyclonev_io_obuf \BusA[31]~output (
	.i(\regs~1605_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BusA[31]),
	.obar());
// synopsys translate_off
defparam \BusA[31]~output .bus_hold = "false";
defparam \BusA[31]~output .open_drain_output = "false";
defparam \BusA[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N56
cyclonev_io_obuf \BusB[0]~output (
	.i(\regs~1622_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BusB[0]),
	.obar());
// synopsys translate_off
defparam \BusB[0]~output .bus_hold = "false";
defparam \BusB[0]~output .open_drain_output = "false";
defparam \BusB[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N19
cyclonev_io_obuf \BusB[1]~output (
	.i(\regs~1639_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BusB[1]),
	.obar());
// synopsys translate_off
defparam \BusB[1]~output .bus_hold = "false";
defparam \BusB[1]~output .open_drain_output = "false";
defparam \BusB[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y36_N56
cyclonev_io_obuf \BusB[2]~output (
	.i(\regs~1656_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BusB[2]),
	.obar());
// synopsys translate_off
defparam \BusB[2]~output .bus_hold = "false";
defparam \BusB[2]~output .open_drain_output = "false";
defparam \BusB[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N36
cyclonev_io_obuf \BusB[3]~output (
	.i(\regs~1673_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BusB[3]),
	.obar());
// synopsys translate_off
defparam \BusB[3]~output .bus_hold = "false";
defparam \BusB[3]~output .open_drain_output = "false";
defparam \BusB[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N36
cyclonev_io_obuf \BusB[4]~output (
	.i(\regs~1690_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BusB[4]),
	.obar());
// synopsys translate_off
defparam \BusB[4]~output .bus_hold = "false";
defparam \BusB[4]~output .open_drain_output = "false";
defparam \BusB[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y81_N36
cyclonev_io_obuf \BusB[5]~output (
	.i(\regs~1707_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BusB[5]),
	.obar());
// synopsys translate_off
defparam \BusB[5]~output .bus_hold = "false";
defparam \BusB[5]~output .open_drain_output = "false";
defparam \BusB[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N2
cyclonev_io_obuf \BusB[6]~output (
	.i(\regs~1724_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BusB[6]),
	.obar());
// synopsys translate_off
defparam \BusB[6]~output .bus_hold = "false";
defparam \BusB[6]~output .open_drain_output = "false";
defparam \BusB[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y35_N96
cyclonev_io_obuf \BusB[7]~output (
	.i(\regs~1741_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BusB[7]),
	.obar());
// synopsys translate_off
defparam \BusB[7]~output .bus_hold = "false";
defparam \BusB[7]~output .open_drain_output = "false";
defparam \BusB[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N2
cyclonev_io_obuf \BusB[8]~output (
	.i(\regs~1758_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BusB[8]),
	.obar());
// synopsys translate_off
defparam \BusB[8]~output .bus_hold = "false";
defparam \BusB[8]~output .open_drain_output = "false";
defparam \BusB[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N36
cyclonev_io_obuf \BusB[9]~output (
	.i(\regs~1775_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BusB[9]),
	.obar());
// synopsys translate_off
defparam \BusB[9]~output .bus_hold = "false";
defparam \BusB[9]~output .open_drain_output = "false";
defparam \BusB[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N36
cyclonev_io_obuf \BusB[10]~output (
	.i(\regs~1792_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BusB[10]),
	.obar());
// synopsys translate_off
defparam \BusB[10]~output .bus_hold = "false";
defparam \BusB[10]~output .open_drain_output = "false";
defparam \BusB[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N19
cyclonev_io_obuf \BusB[11]~output (
	.i(\regs~1809_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BusB[11]),
	.obar());
// synopsys translate_off
defparam \BusB[11]~output .bus_hold = "false";
defparam \BusB[11]~output .open_drain_output = "false";
defparam \BusB[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \BusB[12]~output (
	.i(\regs~1826_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BusB[12]),
	.obar());
// synopsys translate_off
defparam \BusB[12]~output .bus_hold = "false";
defparam \BusB[12]~output .open_drain_output = "false";
defparam \BusB[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N76
cyclonev_io_obuf \BusB[13]~output (
	.i(\regs~1843_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BusB[13]),
	.obar());
// synopsys translate_off
defparam \BusB[13]~output .bus_hold = "false";
defparam \BusB[13]~output .open_drain_output = "false";
defparam \BusB[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N36
cyclonev_io_obuf \BusB[14]~output (
	.i(\regs~1860_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BusB[14]),
	.obar());
// synopsys translate_off
defparam \BusB[14]~output .bus_hold = "false";
defparam \BusB[14]~output .open_drain_output = "false";
defparam \BusB[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N53
cyclonev_io_obuf \BusB[15]~output (
	.i(\regs~1877_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BusB[15]),
	.obar());
// synopsys translate_off
defparam \BusB[15]~output .bus_hold = "false";
defparam \BusB[15]~output .open_drain_output = "false";
defparam \BusB[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N59
cyclonev_io_obuf \BusB[16]~output (
	.i(\regs~1894_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BusB[16]),
	.obar());
// synopsys translate_off
defparam \BusB[16]~output .bus_hold = "false";
defparam \BusB[16]~output .open_drain_output = "false";
defparam \BusB[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N42
cyclonev_io_obuf \BusB[17]~output (
	.i(\regs~1911_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BusB[17]),
	.obar());
// synopsys translate_off
defparam \BusB[17]~output .bus_hold = "false";
defparam \BusB[17]~output .open_drain_output = "false";
defparam \BusB[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \BusB[18]~output (
	.i(\regs~1928_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BusB[18]),
	.obar());
// synopsys translate_off
defparam \BusB[18]~output .bus_hold = "false";
defparam \BusB[18]~output .open_drain_output = "false";
defparam \BusB[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N36
cyclonev_io_obuf \BusB[19]~output (
	.i(\regs~1945_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BusB[19]),
	.obar());
// synopsys translate_off
defparam \BusB[19]~output .bus_hold = "false";
defparam \BusB[19]~output .open_drain_output = "false";
defparam \BusB[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N53
cyclonev_io_obuf \BusB[20]~output (
	.i(\regs~1962_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BusB[20]),
	.obar());
// synopsys translate_off
defparam \BusB[20]~output .bus_hold = "false";
defparam \BusB[20]~output .open_drain_output = "false";
defparam \BusB[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N19
cyclonev_io_obuf \BusB[21]~output (
	.i(\regs~1979_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BusB[21]),
	.obar());
// synopsys translate_off
defparam \BusB[21]~output .bus_hold = "false";
defparam \BusB[21]~output .open_drain_output = "false";
defparam \BusB[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N76
cyclonev_io_obuf \BusB[22]~output (
	.i(\regs~1996_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BusB[22]),
	.obar());
// synopsys translate_off
defparam \BusB[22]~output .bus_hold = "false";
defparam \BusB[22]~output .open_drain_output = "false";
defparam \BusB[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N76
cyclonev_io_obuf \BusB[23]~output (
	.i(\regs~2013_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BusB[23]),
	.obar());
// synopsys translate_off
defparam \BusB[23]~output .bus_hold = "false";
defparam \BusB[23]~output .open_drain_output = "false";
defparam \BusB[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N19
cyclonev_io_obuf \BusB[24]~output (
	.i(\regs~2030_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BusB[24]),
	.obar());
// synopsys translate_off
defparam \BusB[24]~output .bus_hold = "false";
defparam \BusB[24]~output .open_drain_output = "false";
defparam \BusB[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N53
cyclonev_io_obuf \BusB[25]~output (
	.i(\regs~2047_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BusB[25]),
	.obar());
// synopsys translate_off
defparam \BusB[25]~output .bus_hold = "false";
defparam \BusB[25]~output .open_drain_output = "false";
defparam \BusB[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N19
cyclonev_io_obuf \BusB[26]~output (
	.i(\regs~2064_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BusB[26]),
	.obar());
// synopsys translate_off
defparam \BusB[26]~output .bus_hold = "false";
defparam \BusB[26]~output .open_drain_output = "false";
defparam \BusB[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N59
cyclonev_io_obuf \BusB[27]~output (
	.i(\regs~2081_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BusB[27]),
	.obar());
// synopsys translate_off
defparam \BusB[27]~output .bus_hold = "false";
defparam \BusB[27]~output .open_drain_output = "false";
defparam \BusB[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N93
cyclonev_io_obuf \BusB[28]~output (
	.i(\regs~2098_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BusB[28]),
	.obar());
// synopsys translate_off
defparam \BusB[28]~output .bus_hold = "false";
defparam \BusB[28]~output .open_drain_output = "false";
defparam \BusB[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y35_N79
cyclonev_io_obuf \BusB[29]~output (
	.i(\regs~2115_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BusB[29]),
	.obar());
// synopsys translate_off
defparam \BusB[29]~output .bus_hold = "false";
defparam \BusB[29]~output .open_drain_output = "false";
defparam \BusB[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N2
cyclonev_io_obuf \BusB[30]~output (
	.i(\regs~2132_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BusB[30]),
	.obar());
// synopsys translate_off
defparam \BusB[30]~output .bus_hold = "false";
defparam \BusB[30]~output .open_drain_output = "false";
defparam \BusB[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \BusB[31]~output (
	.i(\regs~2149_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BusB[31]),
	.obar());
// synopsys translate_off
defparam \BusB[31]~output .bus_hold = "false";
defparam \BusB[31]~output .open_drain_output = "false";
defparam \BusB[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N1
cyclonev_io_ibuf \RA[3]~input (
	.i(RA[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\RA[3]~input_o ));
// synopsys translate_off
defparam \RA[3]~input .bus_hold = "false";
defparam \RA[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y35_N61
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G10
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X89_Y4_N78
cyclonev_io_ibuf \BusW[0]~input (
	.i(BusW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\BusW[0]~input_o ));
// synopsys translate_off
defparam \BusW[0]~input .bus_hold = "false";
defparam \BusW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X79_Y5_N30
cyclonev_lcell_comb \regs~198feeder (
// Equation(s):
// \regs~198feeder_combout  = \BusW[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\BusW[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~198feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~198feeder .extended_lut = "off";
defparam \regs~198feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regs~198feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N52
cyclonev_io_ibuf \RW[1]~input (
	.i(RW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\RW[1]~input_o ));
// synopsys translate_off
defparam \RW[1]~input .bus_hold = "false";
defparam \RW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y8_N4
cyclonev_io_ibuf \RW[4]~input (
	.i(RW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\RW[4]~input_o ));
// synopsys translate_off
defparam \RW[4]~input .bus_hold = "false";
defparam \RW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N18
cyclonev_io_ibuf \RW[3]~input (
	.i(RW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\RW[3]~input_o ));
// synopsys translate_off
defparam \RW[3]~input .bus_hold = "false";
defparam \RW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y9_N4
cyclonev_io_ibuf \RW[0]~input (
	.i(RW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\RW[0]~input_o ));
// synopsys translate_off
defparam \RW[0]~input .bus_hold = "false";
defparam \RW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y9_N38
cyclonev_io_ibuf \RW[2]~input (
	.i(RW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\RW[2]~input_o ));
// synopsys translate_off
defparam \RW[2]~input .bus_hold = "false";
defparam \RW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N24
cyclonev_lcell_comb \Mux36~0 (
// Equation(s):
// \Mux36~0_combout  = ( !\RW[0]~input_o  & ( !\RW[2]~input_o  & ( (!\RW[1]~input_o  & (!\RW[4]~input_o  & !\RW[3]~input_o )) ) ) )

	.dataa(!\RW[1]~input_o ),
	.datab(!\RW[4]~input_o ),
	.datac(!\RW[3]~input_o ),
	.datad(gnd),
	.datae(!\RW[0]~input_o ),
	.dataf(!\RW[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux36~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux36~0 .extended_lut = "off";
defparam \Mux36~0 .lut_mask = 64'h8080000000000000;
defparam \Mux36~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N35
cyclonev_io_ibuf \we~input (
	.i(we),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\we~input_o ));
// synopsys translate_off
defparam \we~input .bus_hold = "false";
defparam \we~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N18
cyclonev_lcell_comb \regs~3174 (
// Equation(s):
// \regs~3174_combout  = ( \RW[0]~input_o  & ( !\RW[3]~input_o  & ( (\RW[2]~input_o  & (\we~input_o  & (!\RW[4]~input_o  & !\RW[1]~input_o ))) ) ) )

	.dataa(!\RW[2]~input_o ),
	.datab(!\we~input_o ),
	.datac(!\RW[4]~input_o ),
	.datad(!\RW[1]~input_o ),
	.datae(!\RW[0]~input_o ),
	.dataf(!\RW[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3174_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3174 .extended_lut = "off";
defparam \regs~3174 .lut_mask = 64'h0000100000000000;
defparam \regs~3174 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y5_N31
dffeas \regs~198 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~198feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3174_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~198_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~198 .is_wysiwyg = "true";
defparam \regs~198 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N1
cyclonev_io_ibuf \RA[2]~input (
	.i(RA[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\RA[2]~input_o ));
// synopsys translate_off
defparam \RA[2]~input .bus_hold = "false";
defparam \RA[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X79_Y7_N15
cyclonev_lcell_comb \Mux36~1 (
// Equation(s):
// \Mux36~1_combout  = ( \RW[2]~input_o  & ( \RW[0]~input_o  & ( !\BusW[0]~input_o  ) ) ) # ( !\RW[2]~input_o  & ( \RW[0]~input_o  & ( !\BusW[0]~input_o  ) ) ) # ( \RW[2]~input_o  & ( !\RW[0]~input_o  & ( !\BusW[0]~input_o  ) ) ) # ( !\RW[2]~input_o  & ( 
// !\RW[0]~input_o  & ( (!\BusW[0]~input_o ) # ((!\RW[3]~input_o  & (!\RW[4]~input_o  & !\RW[1]~input_o ))) ) ) )

	.dataa(!\RW[3]~input_o ),
	.datab(!\RW[4]~input_o ),
	.datac(!\BusW[0]~input_o ),
	.datad(!\RW[1]~input_o ),
	.datae(!\RW[2]~input_o ),
	.dataf(!\RW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux36~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux36~1 .extended_lut = "off";
defparam \Mux36~1 .lut_mask = 64'hF8F0F0F0F0F0F0F0;
defparam \Mux36~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N36
cyclonev_lcell_comb \regs~3177 (
// Equation(s):
// \regs~3177_combout  = ( \RW[1]~input_o  & ( !\RW[4]~input_o  & ( (!\RW[3]~input_o  & (\we~input_o  & (!\RW[0]~input_o  & \RW[2]~input_o ))) ) ) )

	.dataa(!\RW[3]~input_o ),
	.datab(!\we~input_o ),
	.datac(!\RW[0]~input_o ),
	.datad(!\RW[2]~input_o ),
	.datae(!\RW[1]~input_o ),
	.dataf(!\RW[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3177_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3177 .extended_lut = "off";
defparam \regs~3177 .lut_mask = 64'h0000002000000000;
defparam \regs~3177 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y5_N2
dffeas \regs~230 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux36~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~230_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~230 .is_wysiwyg = "true";
defparam \regs~230 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y5_N36
cyclonev_lcell_comb \regs~262feeder (
// Equation(s):
// \regs~262feeder_combout  = \BusW[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\BusW[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~262feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~262feeder .extended_lut = "off";
defparam \regs~262feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regs~262feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N54
cyclonev_lcell_comb \regs~3175 (
// Equation(s):
// \regs~3175_combout  = ( \RW[1]~input_o  & ( !\RW[3]~input_o  & ( (\RW[0]~input_o  & (\we~input_o  & (\RW[2]~input_o  & !\RW[4]~input_o ))) ) ) )

	.dataa(!\RW[0]~input_o ),
	.datab(!\we~input_o ),
	.datac(!\RW[2]~input_o ),
	.datad(!\RW[4]~input_o ),
	.datae(!\RW[1]~input_o ),
	.dataf(!\RW[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3175_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3175 .extended_lut = "off";
defparam \regs~3175 .lut_mask = 64'h0000010000000000;
defparam \regs~3175 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y5_N37
dffeas \regs~262 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~262feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~262_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~262 .is_wysiwyg = "true";
defparam \regs~262 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N18
cyclonev_io_ibuf \RA[1]~input (
	.i(RA[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\RA[1]~input_o ));
// synopsys translate_off
defparam \RA[1]~input .bus_hold = "false";
defparam \RA[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N33
cyclonev_lcell_comb \regs~3190 (
// Equation(s):
// \regs~3190_combout  = ( !\RW[2]~input_o  & ( \RW[0]~input_o  & ( (!\RW[4]~input_o  & (\we~input_o  & (!\RW[3]~input_o  & !\RW[1]~input_o ))) ) ) )

	.dataa(!\RW[4]~input_o ),
	.datab(!\we~input_o ),
	.datac(!\RW[3]~input_o ),
	.datad(!\RW[1]~input_o ),
	.datae(!\RW[2]~input_o ),
	.dataf(!\RW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3190_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3190 .extended_lut = "off";
defparam \regs~3190 .lut_mask = 64'h0000000020000000;
defparam \regs~3190 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y5_N35
dffeas \regs~70 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3190_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~70_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~70 .is_wysiwyg = "true";
defparam \regs~70 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N1
cyclonev_io_ibuf \RA[0]~input (
	.i(RA[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\RA[0]~input_o ));
// synopsys translate_off
defparam \RA[0]~input .bus_hold = "false";
defparam \RA[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N42
cyclonev_lcell_comb \regs~3193 (
// Equation(s):
// \regs~3193_combout  = ( \RW[1]~input_o  & ( !\RW[3]~input_o  & ( (!\RW[4]~input_o  & (\we~input_o  & (!\RW[0]~input_o  & !\RW[2]~input_o ))) ) ) )

	.dataa(!\RW[4]~input_o ),
	.datab(!\we~input_o ),
	.datac(!\RW[0]~input_o ),
	.datad(!\RW[2]~input_o ),
	.datae(!\RW[1]~input_o ),
	.dataf(!\RW[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3193_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3193 .extended_lut = "off";
defparam \regs~3193 .lut_mask = 64'h0000200000000000;
defparam \regs~3193 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y5_N38
dffeas \regs~102 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux36~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~102_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~102 .is_wysiwyg = "true";
defparam \regs~102 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N6
cyclonev_lcell_comb \regs~3191 (
// Equation(s):
// \regs~3191_combout  = ( \RW[0]~input_o  & ( !\RW[3]~input_o  & ( (!\RW[4]~input_o  & (\we~input_o  & (\RW[1]~input_o  & !\RW[2]~input_o ))) ) ) )

	.dataa(!\RW[4]~input_o ),
	.datab(!\we~input_o ),
	.datac(!\RW[1]~input_o ),
	.datad(!\RW[2]~input_o ),
	.datae(!\RW[0]~input_o ),
	.dataf(!\RW[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3191_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3191 .extended_lut = "off";
defparam \regs~3191 .lut_mask = 64'h0000020000000000;
defparam \regs~3191 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y5_N11
dffeas \regs~134 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3191_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~134_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~134 .is_wysiwyg = "true";
defparam \regs~134 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N24
cyclonev_lcell_comb \regs~3192 (
// Equation(s):
// \regs~3192_combout  = ( !\RW[4]~input_o  & ( !\RW[0]~input_o  & ( (!\RW[1]~input_o  & (\we~input_o  & (!\RW[3]~input_o  & !\RW[2]~input_o ))) ) ) )

	.dataa(!\RW[1]~input_o ),
	.datab(!\we~input_o ),
	.datac(!\RW[3]~input_o ),
	.datad(!\RW[2]~input_o ),
	.datae(!\RW[4]~input_o ),
	.dataf(!\RW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3192_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3192 .extended_lut = "off";
defparam \regs~3192 .lut_mask = 64'h2000000000000000;
defparam \regs~3192 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y5_N20
dffeas \regs~38 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3192_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~38 .is_wysiwyg = "true";
defparam \regs~38 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y5_N18
cyclonev_lcell_comb \regs~2150 (
// Equation(s):
// \regs~2150_combout  = ( !\RA[1]~input_o  & ( (!\RA[0]~input_o  & (((\regs~38_q  & ((!\RA[2]~input_o )))))) # (\RA[0]~input_o  & ((((\RA[2]~input_o ))) # (\regs~70_q ))) ) ) # ( \RA[1]~input_o  & ( ((!\RA[0]~input_o  & (!\regs~102_q  & ((!\RA[2]~input_o 
// )))) # (\RA[0]~input_o  & (((\RA[2]~input_o ) # (\regs~134_q ))))) ) )

	.dataa(!\regs~70_q ),
	.datab(!\RA[0]~input_o ),
	.datac(!\regs~102_q ),
	.datad(!\regs~134_q ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\RA[2]~input_o ),
	.datag(!\regs~38_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2150_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2150 .extended_lut = "on";
defparam \regs~2150 .lut_mask = 64'h1D1DC0F333333333;
defparam \regs~2150 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N30
cyclonev_lcell_comb \regs~3176 (
// Equation(s):
// \regs~3176_combout  = ( !\RW[0]~input_o  & ( \RW[2]~input_o  & ( (!\RW[4]~input_o  & (\we~input_o  & (!\RW[1]~input_o  & !\RW[3]~input_o ))) ) ) )

	.dataa(!\RW[4]~input_o ),
	.datab(!\we~input_o ),
	.datac(!\RW[1]~input_o ),
	.datad(!\RW[3]~input_o ),
	.datae(!\RW[0]~input_o ),
	.dataf(!\RW[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3176_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3176 .extended_lut = "off";
defparam \regs~3176 .lut_mask = 64'h0000000020000000;
defparam \regs~3176 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y5_N2
dffeas \regs~166 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux36~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3176_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~166_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~166 .is_wysiwyg = "true";
defparam \regs~166 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y5_N0
cyclonev_lcell_comb \regs~1062 (
// Equation(s):
// \regs~1062_combout  = ( !\RA[1]~input_o  & ( (!\RA[2]~input_o  & ((((\regs~2150_combout ))))) # (\RA[2]~input_o  & (((!\regs~2150_combout  & ((!\regs~166_q ))) # (\regs~2150_combout  & (\regs~198_q ))))) ) ) # ( \RA[1]~input_o  & ( ((!\RA[2]~input_o  & 
// (((\regs~2150_combout )))) # (\RA[2]~input_o  & ((!\regs~2150_combout  & (!\regs~230_q )) # (\regs~2150_combout  & ((\regs~262_q )))))) ) )

	.dataa(!\regs~198_q ),
	.datab(!\RA[2]~input_o ),
	.datac(!\regs~230_q ),
	.datad(!\regs~262_q ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~2150_combout ),
	.datag(!\regs~166_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1062_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1062 .extended_lut = "on";
defparam \regs~1062 .lut_mask = 64'h30303030DDDDCCFF;
defparam \regs~1062 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N35
cyclonev_io_ibuf \RA[4]~input (
	.i(RA[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\RA[4]~input_o ));
// synopsys translate_off
defparam \RA[4]~input .bus_hold = "false";
defparam \RA[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N36
cyclonev_lcell_comb \regs~3182 (
// Equation(s):
// \regs~3182_combout  = ( \RW[0]~input_o  & ( !\RW[1]~input_o  & ( (!\RW[3]~input_o  & (\we~input_o  & (\RW[2]~input_o  & \RW[4]~input_o ))) ) ) )

	.dataa(!\RW[3]~input_o ),
	.datab(!\we~input_o ),
	.datac(!\RW[2]~input_o ),
	.datad(!\RW[4]~input_o ),
	.datae(!\RW[0]~input_o ),
	.dataf(!\RW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3182_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3182 .extended_lut = "off";
defparam \regs~3182 .lut_mask = 64'h0000000200000000;
defparam \regs~3182 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y6_N44
dffeas \regs~710 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3182_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~710_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~710 .is_wysiwyg = "true";
defparam \regs~710 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N39
cyclonev_lcell_comb \regs~3185 (
// Equation(s):
// \regs~3185_combout  = ( \RW[1]~input_o  & ( !\RW[0]~input_o  & ( (!\RW[3]~input_o  & (\we~input_o  & (\RW[4]~input_o  & \RW[2]~input_o ))) ) ) )

	.dataa(!\RW[3]~input_o ),
	.datab(!\we~input_o ),
	.datac(!\RW[4]~input_o ),
	.datad(!\RW[2]~input_o ),
	.datae(!\RW[1]~input_o ),
	.dataf(!\RW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3185_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3185 .extended_lut = "off";
defparam \regs~3185 .lut_mask = 64'h0000000200000000;
defparam \regs~3185 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y6_N50
dffeas \regs~742 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux36~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3185_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~742_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~742 .is_wysiwyg = "true";
defparam \regs~742 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N6
cyclonev_lcell_comb \regs~646feeder (
// Equation(s):
// \regs~646feeder_combout  = \BusW[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\BusW[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~646feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~646feeder .extended_lut = "off";
defparam \regs~646feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regs~646feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N57
cyclonev_lcell_comb \regs~3199 (
// Equation(s):
// \regs~3199_combout  = ( !\RW[3]~input_o  & ( \RW[0]~input_o  & ( (\RW[1]~input_o  & (\we~input_o  & (!\RW[2]~input_o  & \RW[4]~input_o ))) ) ) )

	.dataa(!\RW[1]~input_o ),
	.datab(!\we~input_o ),
	.datac(!\RW[2]~input_o ),
	.datad(!\RW[4]~input_o ),
	.datae(!\RW[3]~input_o ),
	.dataf(!\RW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3199_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3199 .extended_lut = "off";
defparam \regs~3199 .lut_mask = 64'h0000000000100000;
defparam \regs~3199 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y6_N7
dffeas \regs~646 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~646feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3199_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~646_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~646 .is_wysiwyg = "true";
defparam \regs~646 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N21
cyclonev_lcell_comb \regs~3201 (
// Equation(s):
// \regs~3201_combout  = ( \RW[1]~input_o  & ( !\RW[0]~input_o  & ( (!\RW[3]~input_o  & (\we~input_o  & (!\RW[2]~input_o  & \RW[4]~input_o ))) ) ) )

	.dataa(!\RW[3]~input_o ),
	.datab(!\we~input_o ),
	.datac(!\RW[2]~input_o ),
	.datad(!\RW[4]~input_o ),
	.datae(!\RW[1]~input_o ),
	.dataf(!\RW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3201_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3201 .extended_lut = "off";
defparam \regs~3201 .lut_mask = 64'h0000002000000000;
defparam \regs~3201 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y6_N8
dffeas \regs~614 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux36~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~614_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~614 .is_wysiwyg = "true";
defparam \regs~614 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N18
cyclonev_lcell_comb \regs~3198 (
// Equation(s):
// \regs~3198_combout  = ( \RW[0]~input_o  & ( !\RW[1]~input_o  & ( (!\RW[3]~input_o  & (\we~input_o  & (\RW[4]~input_o  & !\RW[2]~input_o ))) ) ) )

	.dataa(!\RW[3]~input_o ),
	.datab(!\we~input_o ),
	.datac(!\RW[4]~input_o ),
	.datad(!\RW[2]~input_o ),
	.datae(!\RW[0]~input_o ),
	.dataf(!\RW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3198_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3198 .extended_lut = "off";
defparam \regs~3198 .lut_mask = 64'h0000020000000000;
defparam \regs~3198 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y6_N32
dffeas \regs~582 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3198_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~582_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~582 .is_wysiwyg = "true";
defparam \regs~582 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N12
cyclonev_lcell_comb \regs~3200 (
// Equation(s):
// \regs~3200_combout  = ( \RW[4]~input_o  & ( !\RW[2]~input_o  & ( (!\RW[1]~input_o  & (\we~input_o  & (!\RW[3]~input_o  & !\RW[0]~input_o ))) ) ) )

	.dataa(!\RW[1]~input_o ),
	.datab(!\we~input_o ),
	.datac(!\RW[3]~input_o ),
	.datad(!\RW[0]~input_o ),
	.datae(!\RW[4]~input_o ),
	.dataf(!\RW[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3200_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3200 .extended_lut = "off";
defparam \regs~3200 .lut_mask = 64'h0000200000000000;
defparam \regs~3200 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y6_N2
dffeas \regs~550 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux36~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3200_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~550_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~550 .is_wysiwyg = "true";
defparam \regs~550 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N0
cyclonev_lcell_comb \regs~2158 (
// Equation(s):
// \regs~2158_combout  = ( !\RA[1]~input_o  & ( ((!\RA[2]~input_o  & ((!\RA[0]~input_o  & (!\regs~550_q )) # (\RA[0]~input_o  & ((\regs~582_q ))))) # (\RA[2]~input_o  & (((\RA[0]~input_o ))))) ) ) # ( \RA[1]~input_o  & ( (!\RA[2]~input_o  & 
// (((!\RA[0]~input_o  & ((!\regs~614_q ))) # (\RA[0]~input_o  & (\regs~646_q ))))) # (\RA[2]~input_o  & ((((\RA[0]~input_o ))))) ) )

	.dataa(!\regs~646_q ),
	.datab(!\RA[2]~input_o ),
	.datac(!\regs~614_q ),
	.datad(!\regs~582_q ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\RA[0]~input_o ),
	.datag(!\regs~550_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2158_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2158 .extended_lut = "on";
defparam \regs~2158 .lut_mask = 64'hC0C0C0C033FF7777;
defparam \regs~2158 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N0
cyclonev_lcell_comb \regs~774feeder (
// Equation(s):
// \regs~774feeder_combout  = ( \BusW[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~774feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~774feeder .extended_lut = "off";
defparam \regs~774feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~774feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N3
cyclonev_lcell_comb \regs~3183 (
// Equation(s):
// \regs~3183_combout  = ( !\RW[3]~input_o  & ( \RW[4]~input_o  & ( (\RW[2]~input_o  & (\we~input_o  & (\RW[1]~input_o  & \RW[0]~input_o ))) ) ) )

	.dataa(!\RW[2]~input_o ),
	.datab(!\we~input_o ),
	.datac(!\RW[1]~input_o ),
	.datad(!\RW[0]~input_o ),
	.datae(!\RW[3]~input_o ),
	.dataf(!\RW[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3183_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3183 .extended_lut = "off";
defparam \regs~3183 .lut_mask = 64'h0000000000010000;
defparam \regs~3183 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y6_N2
dffeas \regs~774 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~774feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3183_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~774_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~774 .is_wysiwyg = "true";
defparam \regs~774 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N39
cyclonev_lcell_comb \regs~3184 (
// Equation(s):
// \regs~3184_combout  = ( \RW[4]~input_o  & ( !\RW[1]~input_o  & ( (!\RW[3]~input_o  & (\we~input_o  & (\RW[2]~input_o  & !\RW[0]~input_o ))) ) ) )

	.dataa(!\RW[3]~input_o ),
	.datab(!\we~input_o ),
	.datac(!\RW[2]~input_o ),
	.datad(!\RW[0]~input_o ),
	.datae(!\RW[4]~input_o ),
	.dataf(!\RW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3184_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3184 .extended_lut = "off";
defparam \regs~3184 .lut_mask = 64'h0000020000000000;
defparam \regs~3184 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y6_N32
dffeas \regs~678 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux36~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3184_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~678_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~678 .is_wysiwyg = "true";
defparam \regs~678 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N30
cyclonev_lcell_comb \regs~1070 (
// Equation(s):
// \regs~1070_combout  = ( !\RA[1]~input_o  & ( (!\RA[2]~input_o  & ((((\regs~2158_combout ))))) # (\RA[2]~input_o  & ((!\regs~2158_combout  & (((!\regs~678_q )))) # (\regs~2158_combout  & (\regs~710_q )))) ) ) # ( \RA[1]~input_o  & ( ((!\RA[2]~input_o  & 
// (((\regs~2158_combout )))) # (\RA[2]~input_o  & ((!\regs~2158_combout  & (!\regs~742_q )) # (\regs~2158_combout  & ((\regs~774_q )))))) ) )

	.dataa(!\regs~710_q ),
	.datab(!\RA[2]~input_o ),
	.datac(!\regs~742_q ),
	.datad(!\regs~2158_combout ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~774_q ),
	.datag(!\regs~678_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1070_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1070 .extended_lut = "on";
defparam \regs~1070 .lut_mask = 64'h30DD30CC30DD30FF;
defparam \regs~1070 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N27
cyclonev_lcell_comb \regs~1030feeder (
// Equation(s):
// \regs~1030feeder_combout  = ( \BusW[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1030feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1030feeder .extended_lut = "off";
defparam \regs~1030feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1030feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N30
cyclonev_lcell_comb \regs~3187 (
// Equation(s):
// \regs~3187_combout  = ( \RW[4]~input_o  & ( \RW[2]~input_o  & ( (\RW[1]~input_o  & (\we~input_o  & (\RW[3]~input_o  & \RW[0]~input_o ))) ) ) )

	.dataa(!\RW[1]~input_o ),
	.datab(!\we~input_o ),
	.datac(!\RW[3]~input_o ),
	.datad(!\RW[0]~input_o ),
	.datae(!\RW[4]~input_o ),
	.dataf(!\RW[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3187_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3187 .extended_lut = "off";
defparam \regs~3187 .lut_mask = 64'h0000000000000001;
defparam \regs~3187 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y5_N28
dffeas \regs~1030 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~1030feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3187_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1030_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1030 .is_wysiwyg = "true";
defparam \regs~1030 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N45
cyclonev_lcell_comb \regs~3189 (
// Equation(s):
// \regs~3189_combout  = ( \RW[1]~input_o  & ( !\RW[0]~input_o  & ( (\RW[2]~input_o  & (\we~input_o  & (\RW[3]~input_o  & \RW[4]~input_o ))) ) ) )

	.dataa(!\RW[2]~input_o ),
	.datab(!\we~input_o ),
	.datac(!\RW[3]~input_o ),
	.datad(!\RW[4]~input_o ),
	.datae(!\RW[1]~input_o ),
	.dataf(!\RW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3189_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3189 .extended_lut = "off";
defparam \regs~3189 .lut_mask = 64'h0000000100000000;
defparam \regs~3189 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y7_N44
dffeas \regs~998 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux36~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3189_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~998_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~998 .is_wysiwyg = "true";
defparam \regs~998 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N42
cyclonev_lcell_comb \regs~3186 (
// Equation(s):
// \regs~3186_combout  = ( \RW[0]~input_o  & ( !\RW[1]~input_o  & ( (\RW[2]~input_o  & (\we~input_o  & (\RW[4]~input_o  & \RW[3]~input_o ))) ) ) )

	.dataa(!\RW[2]~input_o ),
	.datab(!\we~input_o ),
	.datac(!\RW[4]~input_o ),
	.datad(!\RW[3]~input_o ),
	.datae(!\RW[0]~input_o ),
	.dataf(!\RW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3186_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3186 .extended_lut = "off";
defparam \regs~3186 .lut_mask = 64'h0000000100000000;
defparam \regs~3186 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y4_N35
dffeas \regs~966 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3186_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~966_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~966 .is_wysiwyg = "true";
defparam \regs~966 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N6
cyclonev_lcell_comb \regs~3203 (
// Equation(s):
// \regs~3203_combout  = ( \RW[4]~input_o  & ( !\RW[2]~input_o  & ( (\RW[1]~input_o  & (\we~input_o  & (\RW[3]~input_o  & \RW[0]~input_o ))) ) ) )

	.dataa(!\RW[1]~input_o ),
	.datab(!\we~input_o ),
	.datac(!\RW[3]~input_o ),
	.datad(!\RW[0]~input_o ),
	.datae(!\RW[4]~input_o ),
	.dataf(!\RW[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3203_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3203 .extended_lut = "off";
defparam \regs~3203 .lut_mask = 64'h0000000100000000;
defparam \regs~3203 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y7_N26
dffeas \regs~902 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~902_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~902 .is_wysiwyg = "true";
defparam \regs~902 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y4_N15
cyclonev_lcell_comb \regs~838feeder (
// Equation(s):
// \regs~838feeder_combout  = ( \BusW[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~838feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~838feeder .extended_lut = "off";
defparam \regs~838feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~838feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N51
cyclonev_lcell_comb \regs~3202 (
// Equation(s):
// \regs~3202_combout  = ( !\RW[2]~input_o  & ( \RW[0]~input_o  & ( (\RW[3]~input_o  & (\we~input_o  & (!\RW[1]~input_o  & \RW[4]~input_o ))) ) ) )

	.dataa(!\RW[3]~input_o ),
	.datab(!\we~input_o ),
	.datac(!\RW[1]~input_o ),
	.datad(!\RW[4]~input_o ),
	.datae(!\RW[2]~input_o ),
	.dataf(!\RW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3202_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3202 .extended_lut = "off";
defparam \regs~3202 .lut_mask = 64'h0000000000100000;
defparam \regs~3202 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y4_N17
dffeas \regs~838 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~838feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3202_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~838_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~838 .is_wysiwyg = "true";
defparam \regs~838 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y7_N18
cyclonev_lcell_comb \regs~870feeder (
// Equation(s):
// \regs~870feeder_combout  = ( \Mux36~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux36~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~870feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~870feeder .extended_lut = "off";
defparam \regs~870feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~870feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N54
cyclonev_lcell_comb \regs~3205 (
// Equation(s):
// \regs~3205_combout  = ( !\RW[0]~input_o  & ( \RW[3]~input_o  & ( (\RW[1]~input_o  & (\we~input_o  & (\RW[4]~input_o  & !\RW[2]~input_o ))) ) ) )

	.dataa(!\RW[1]~input_o ),
	.datab(!\we~input_o ),
	.datac(!\RW[4]~input_o ),
	.datad(!\RW[2]~input_o ),
	.datae(!\RW[0]~input_o ),
	.dataf(!\RW[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3205_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3205 .extended_lut = "off";
defparam \regs~3205 .lut_mask = 64'h0000000001000000;
defparam \regs~3205 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y7_N20
dffeas \regs~870 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~870feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3205_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~870_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~870 .is_wysiwyg = "true";
defparam \regs~870 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N24
cyclonev_lcell_comb \regs~3204 (
// Equation(s):
// \regs~3204_combout  = ( !\RW[0]~input_o  & ( \RW[4]~input_o  & ( (\RW[3]~input_o  & (\we~input_o  & (!\RW[2]~input_o  & !\RW[1]~input_o ))) ) ) )

	.dataa(!\RW[3]~input_o ),
	.datab(!\we~input_o ),
	.datac(!\RW[2]~input_o ),
	.datad(!\RW[1]~input_o ),
	.datae(!\RW[0]~input_o ),
	.dataf(!\RW[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3204_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3204 .extended_lut = "off";
defparam \regs~3204 .lut_mask = 64'h0000000010000000;
defparam \regs~3204 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y7_N38
dffeas \regs~806 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux36~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3204_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~806_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~806 .is_wysiwyg = "true";
defparam \regs~806 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y7_N24
cyclonev_lcell_comb \regs~2162 (
// Equation(s):
// \regs~2162_combout  = ( !\RA[1]~input_o  & ( ((!\RA[0]~input_o  & (((!\regs~806_q  & !\RA[2]~input_o )))) # (\RA[0]~input_o  & (((\RA[2]~input_o )) # (\regs~838_q )))) ) ) # ( \RA[1]~input_o  & ( ((!\RA[0]~input_o  & (((!\regs~870_q  & !\RA[2]~input_o 
// )))) # (\RA[0]~input_o  & (((\RA[2]~input_o )) # (\regs~902_q )))) ) )

	.dataa(!\regs~902_q ),
	.datab(!\regs~838_q ),
	.datac(!\regs~870_q ),
	.datad(!\RA[0]~input_o ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\RA[2]~input_o ),
	.datag(!\regs~806_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2162_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2162 .extended_lut = "on";
defparam \regs~2162 .lut_mask = 64'hF033F05500FF00FF;
defparam \regs~2162 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N48
cyclonev_lcell_comb \regs~3188 (
// Equation(s):
// \regs~3188_combout  = ( !\RW[0]~input_o  & ( \RW[2]~input_o  & ( (\RW[3]~input_o  & (\we~input_o  & (\RW[4]~input_o  & !\RW[1]~input_o ))) ) ) )

	.dataa(!\RW[3]~input_o ),
	.datab(!\we~input_o ),
	.datac(!\RW[4]~input_o ),
	.datad(!\RW[1]~input_o ),
	.datae(!\RW[0]~input_o ),
	.dataf(!\RW[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3188_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3188 .extended_lut = "off";
defparam \regs~3188 .lut_mask = 64'h0000000001000000;
defparam \regs~3188 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y7_N2
dffeas \regs~934 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux36~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3188_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~934_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~934 .is_wysiwyg = "true";
defparam \regs~934 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y7_N0
cyclonev_lcell_comb \regs~1074 (
// Equation(s):
// \regs~1074_combout  = ( !\RA[1]~input_o  & ( ((!\RA[2]~input_o  & (((\regs~2162_combout )))) # (\RA[2]~input_o  & ((!\regs~2162_combout  & (!\regs~934_q )) # (\regs~2162_combout  & ((\regs~966_q )))))) ) ) # ( \RA[1]~input_o  & ( (!\RA[2]~input_o  & 
// ((((\regs~2162_combout ))))) # (\RA[2]~input_o  & (((!\regs~2162_combout  & ((!\regs~998_q ))) # (\regs~2162_combout  & (\regs~1030_q ))))) ) )

	.dataa(!\regs~1030_q ),
	.datab(!\RA[2]~input_o ),
	.datac(!\regs~998_q ),
	.datad(!\regs~966_q ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~2162_combout ),
	.datag(!\regs~934_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1074_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1074 .extended_lut = "on";
defparam \regs~1074 .lut_mask = 64'h30303030CCFFDDDD;
defparam \regs~1074 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N6
cyclonev_lcell_comb \regs~518feeder (
// Equation(s):
// \regs~518feeder_combout  = \BusW[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\BusW[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~518feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~518feeder .extended_lut = "off";
defparam \regs~518feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regs~518feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N0
cyclonev_lcell_comb \regs~3179 (
// Equation(s):
// \regs~3179_combout  = ( !\RW[4]~input_o  & ( \RW[3]~input_o  & ( (\RW[2]~input_o  & (\we~input_o  & (\RW[0]~input_o  & \RW[1]~input_o ))) ) ) )

	.dataa(!\RW[2]~input_o ),
	.datab(!\we~input_o ),
	.datac(!\RW[0]~input_o ),
	.datad(!\RW[1]~input_o ),
	.datae(!\RW[4]~input_o ),
	.dataf(!\RW[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3179_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3179 .extended_lut = "off";
defparam \regs~3179 .lut_mask = 64'h0000000000010000;
defparam \regs~3179 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y6_N8
dffeas \regs~518 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~518feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~518_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~518 .is_wysiwyg = "true";
defparam \regs~518 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N57
cyclonev_lcell_comb \regs~3178 (
// Equation(s):
// \regs~3178_combout  = ( \RW[3]~input_o  & ( !\RW[1]~input_o  & ( (\RW[0]~input_o  & (\we~input_o  & (!\RW[4]~input_o  & \RW[2]~input_o ))) ) ) )

	.dataa(!\RW[0]~input_o ),
	.datab(!\we~input_o ),
	.datac(!\RW[4]~input_o ),
	.datad(!\RW[2]~input_o ),
	.datae(!\RW[3]~input_o ),
	.dataf(!\RW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3178_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3178 .extended_lut = "off";
defparam \regs~3178 .lut_mask = 64'h0000001000000000;
defparam \regs~3178 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y6_N2
dffeas \regs~454 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3178_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~454_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~454 .is_wysiwyg = "true";
defparam \regs~454 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N15
cyclonev_lcell_comb \regs~3181 (
// Equation(s):
// \regs~3181_combout  = ( \RW[2]~input_o  & ( !\RW[0]~input_o  & ( (\RW[3]~input_o  & (\we~input_o  & (\RW[1]~input_o  & !\RW[4]~input_o ))) ) ) )

	.dataa(!\RW[3]~input_o ),
	.datab(!\we~input_o ),
	.datac(!\RW[1]~input_o ),
	.datad(!\RW[4]~input_o ),
	.datae(!\RW[2]~input_o ),
	.dataf(!\RW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3181_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3181 .extended_lut = "off";
defparam \regs~3181 .lut_mask = 64'h0000010000000000;
defparam \regs~3181 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y7_N44
dffeas \regs~486 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux36~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~486_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~486 .is_wysiwyg = "true";
defparam \regs~486 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N9
cyclonev_lcell_comb \regs~3197 (
// Equation(s):
// \regs~3197_combout  = ( \RW[3]~input_o  & ( !\RW[0]~input_o  & ( (!\RW[4]~input_o  & (\we~input_o  & (!\RW[2]~input_o  & \RW[1]~input_o ))) ) ) )

	.dataa(!\RW[4]~input_o ),
	.datab(!\we~input_o ),
	.datac(!\RW[2]~input_o ),
	.datad(!\RW[1]~input_o ),
	.datae(!\RW[3]~input_o ),
	.dataf(!\RW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3197_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3197 .extended_lut = "off";
defparam \regs~3197 .lut_mask = 64'h0000002000000000;
defparam \regs~3197 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y7_N32
dffeas \regs~358 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux36~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~358_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~358 .is_wysiwyg = "true";
defparam \regs~358 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y7_N9
cyclonev_lcell_comb \regs~326feeder (
// Equation(s):
// \regs~326feeder_combout  = ( \BusW[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~326feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~326feeder .extended_lut = "off";
defparam \regs~326feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~326feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N27
cyclonev_lcell_comb \regs~3194 (
// Equation(s):
// \regs~3194_combout  = ( !\RW[4]~input_o  & ( \RW[0]~input_o  & ( (\RW[3]~input_o  & (\we~input_o  & (!\RW[1]~input_o  & !\RW[2]~input_o ))) ) ) )

	.dataa(!\RW[3]~input_o ),
	.datab(!\we~input_o ),
	.datac(!\RW[1]~input_o ),
	.datad(!\RW[2]~input_o ),
	.datae(!\RW[4]~input_o ),
	.dataf(!\RW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3194_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3194 .extended_lut = "off";
defparam \regs~3194 .lut_mask = 64'h0000000010000000;
defparam \regs~3194 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y7_N10
dffeas \regs~326 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~326feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~326_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~326 .is_wysiwyg = "true";
defparam \regs~326 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y7_N30
cyclonev_lcell_comb \regs~390feeder (
// Equation(s):
// \regs~390feeder_combout  = ( \BusW[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~390feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~390feeder .extended_lut = "off";
defparam \regs~390feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~390feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N12
cyclonev_lcell_comb \regs~3195 (
// Equation(s):
// \regs~3195_combout  = ( \RW[0]~input_o  & ( !\RW[2]~input_o  & ( (\RW[3]~input_o  & (\we~input_o  & (!\RW[4]~input_o  & \RW[1]~input_o ))) ) ) )

	.dataa(!\RW[3]~input_o ),
	.datab(!\we~input_o ),
	.datac(!\RW[4]~input_o ),
	.datad(!\RW[1]~input_o ),
	.datae(!\RW[0]~input_o ),
	.dataf(!\RW[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3195_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3195 .extended_lut = "off";
defparam \regs~3195 .lut_mask = 64'h0000001000000000;
defparam \regs~3195 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y7_N31
dffeas \regs~390 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~390feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~390_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~390 .is_wysiwyg = "true";
defparam \regs~390 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N45
cyclonev_lcell_comb \regs~3196 (
// Equation(s):
// \regs~3196_combout  = ( \RW[3]~input_o  & ( !\RW[1]~input_o  & ( (!\RW[4]~input_o  & (\we~input_o  & (!\RW[2]~input_o  & !\RW[0]~input_o ))) ) ) )

	.dataa(!\RW[4]~input_o ),
	.datab(!\we~input_o ),
	.datac(!\RW[2]~input_o ),
	.datad(!\RW[0]~input_o ),
	.datae(!\RW[3]~input_o ),
	.dataf(!\RW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3196_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3196 .extended_lut = "off";
defparam \regs~3196 .lut_mask = 64'h0000200000000000;
defparam \regs~3196 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y7_N56
dffeas \regs~294 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux36~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~294_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~294 .is_wysiwyg = "true";
defparam \regs~294 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y7_N54
cyclonev_lcell_comb \regs~2154 (
// Equation(s):
// \regs~2154_combout  = ( !\RA[1]~input_o  & ( (!\RA[2]~input_o  & ((!\RA[0]~input_o  & (!\regs~294_q )) # (\RA[0]~input_o  & (((\regs~326_q )))))) # (\RA[2]~input_o  & (\RA[0]~input_o )) ) ) # ( \RA[1]~input_o  & ( (!\RA[2]~input_o  & ((!\RA[0]~input_o  & 
// (!\regs~358_q )) # (\RA[0]~input_o  & (((\regs~390_q )))))) # (\RA[2]~input_o  & (\RA[0]~input_o )) ) )

	.dataa(!\RA[2]~input_o ),
	.datab(!\RA[0]~input_o ),
	.datac(!\regs~358_q ),
	.datad(!\regs~326_q ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~390_q ),
	.datag(!\regs~294_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2154_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2154 .extended_lut = "on";
defparam \regs~2154 .lut_mask = 64'h91B3919191B3B3B3;
defparam \regs~2154 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N21
cyclonev_lcell_comb \regs~3180 (
// Equation(s):
// \regs~3180_combout  = ( \RW[3]~input_o  & ( !\RW[0]~input_o  & ( (\RW[2]~input_o  & (\we~input_o  & (!\RW[1]~input_o  & !\RW[4]~input_o ))) ) ) )

	.dataa(!\RW[2]~input_o ),
	.datab(!\we~input_o ),
	.datac(!\RW[1]~input_o ),
	.datad(!\RW[4]~input_o ),
	.datae(!\RW[3]~input_o ),
	.dataf(!\RW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3180_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3180 .extended_lut = "off";
defparam \regs~3180 .lut_mask = 64'h0000100000000000;
defparam \regs~3180 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y7_N2
dffeas \regs~422 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux36~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3180_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~422_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~422 .is_wysiwyg = "true";
defparam \regs~422 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y7_N0
cyclonev_lcell_comb \regs~1066 (
// Equation(s):
// \regs~1066_combout  = ( !\RA[1]~input_o  & ( ((!\regs~2154_combout  & (((!\regs~422_q  & \RA[2]~input_o )))) # (\regs~2154_combout  & (((!\RA[2]~input_o )) # (\regs~454_q )))) ) ) # ( \RA[1]~input_o  & ( ((!\regs~2154_combout  & (((!\regs~486_q  & 
// \RA[2]~input_o )))) # (\regs~2154_combout  & (((!\RA[2]~input_o )) # (\regs~518_q )))) ) )

	.dataa(!\regs~518_q ),
	.datab(!\regs~454_q ),
	.datac(!\regs~486_q ),
	.datad(!\regs~2154_combout ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\RA[2]~input_o ),
	.datag(!\regs~422_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1066_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1066 .extended_lut = "on";
defparam \regs~1066 .lut_mask = 64'h00FF00FFF033F055;
defparam \regs~1066 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y6_N15
cyclonev_lcell_comb \regs~1078 (
// Equation(s):
// \regs~1078_combout  = ( \regs~1074_combout  & ( \regs~1066_combout  & ( ((!\RA[4]~input_o  & (\regs~1062_combout )) # (\RA[4]~input_o  & ((\regs~1070_combout )))) # (\RA[3]~input_o ) ) ) ) # ( !\regs~1074_combout  & ( \regs~1066_combout  & ( 
// (!\RA[3]~input_o  & ((!\RA[4]~input_o  & (\regs~1062_combout )) # (\RA[4]~input_o  & ((\regs~1070_combout ))))) # (\RA[3]~input_o  & (((!\RA[4]~input_o )))) ) ) ) # ( \regs~1074_combout  & ( !\regs~1066_combout  & ( (!\RA[3]~input_o  & ((!\RA[4]~input_o  
// & (\regs~1062_combout )) # (\RA[4]~input_o  & ((\regs~1070_combout ))))) # (\RA[3]~input_o  & (((\RA[4]~input_o )))) ) ) ) # ( !\regs~1074_combout  & ( !\regs~1066_combout  & ( (!\RA[3]~input_o  & ((!\RA[4]~input_o  & (\regs~1062_combout )) # 
// (\RA[4]~input_o  & ((\regs~1070_combout ))))) ) ) )

	.dataa(!\RA[3]~input_o ),
	.datab(!\regs~1062_combout ),
	.datac(!\RA[4]~input_o ),
	.datad(!\regs~1070_combout ),
	.datae(!\regs~1074_combout ),
	.dataf(!\regs~1066_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1078_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1078 .extended_lut = "off";
defparam \regs~1078 .lut_mask = 64'h202A252F707A757F;
defparam \regs~1078 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N92
cyclonev_io_ibuf \BusW[1]~input (
	.i(BusW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\BusW[1]~input_o ));
// synopsys translate_off
defparam \BusW[1]~input .bus_hold = "false";
defparam \BusW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X68_Y5_N9
cyclonev_lcell_comb \regs~1031feeder (
// Equation(s):
// \regs~1031feeder_combout  = ( \BusW[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1031feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1031feeder .extended_lut = "off";
defparam \regs~1031feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1031feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y5_N11
dffeas \regs~1031 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~1031feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3187_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1031_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1031 .is_wysiwyg = "true";
defparam \regs~1031 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N51
cyclonev_lcell_comb \Mux35~0 (
// Equation(s):
// \Mux35~0_combout  = ( \RW[0]~input_o  & ( \RW[2]~input_o  & ( !\BusW[1]~input_o  ) ) ) # ( !\RW[0]~input_o  & ( \RW[2]~input_o  & ( !\BusW[1]~input_o  ) ) ) # ( \RW[0]~input_o  & ( !\RW[2]~input_o  & ( !\BusW[1]~input_o  ) ) ) # ( !\RW[0]~input_o  & ( 
// !\RW[2]~input_o  & ( (!\BusW[1]~input_o ) # ((!\RW[1]~input_o  & (!\RW[3]~input_o  & !\RW[4]~input_o ))) ) ) )

	.dataa(!\RW[1]~input_o ),
	.datab(!\RW[3]~input_o ),
	.datac(!\RW[4]~input_o ),
	.datad(!\BusW[1]~input_o ),
	.datae(!\RW[0]~input_o ),
	.dataf(!\RW[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux35~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux35~0 .extended_lut = "off";
defparam \Mux35~0 .lut_mask = 64'hFF80FF00FF00FF00;
defparam \Mux35~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y4_N32
dffeas \regs~967 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux35~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3186_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~967_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~967 .is_wysiwyg = "true";
defparam \regs~967 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y5_N45
cyclonev_lcell_comb \regs~999feeder (
// Equation(s):
// \regs~999feeder_combout  = ( \BusW[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~999feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~999feeder .extended_lut = "off";
defparam \regs~999feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~999feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y5_N47
dffeas \regs~999 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~999feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3189_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~999_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~999 .is_wysiwyg = "true";
defparam \regs~999 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y4_N50
dffeas \regs~871 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3205_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~871_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~871 .is_wysiwyg = "true";
defparam \regs~871 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y4_N17
dffeas \regs~903 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~903_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~903 .is_wysiwyg = "true";
defparam \regs~903 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y4_N56
dffeas \regs~839 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux35~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3202_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~839_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~839 .is_wysiwyg = "true";
defparam \regs~839 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y4_N50
dffeas \regs~807 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux35~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3204_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~807_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~807 .is_wysiwyg = "true";
defparam \regs~807 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N48
cyclonev_lcell_comb \regs~2178 (
// Equation(s):
// \regs~2178_combout  = ( !\RA[1]~input_o  & ( (!\RA[0]~input_o  & (!\RA[2]~input_o  & (!\regs~807_q ))) # (\RA[0]~input_o  & ((((!\regs~839_q ))) # (\RA[2]~input_o ))) ) ) # ( \RA[1]~input_o  & ( (!\RA[0]~input_o  & (!\RA[2]~input_o  & (\regs~871_q ))) # 
// (\RA[0]~input_o  & ((((\regs~903_q ))) # (\RA[2]~input_o ))) ) )

	.dataa(!\RA[0]~input_o ),
	.datab(!\RA[2]~input_o ),
	.datac(!\regs~871_q ),
	.datad(!\regs~903_q ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~839_q ),
	.datag(!\regs~807_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2178_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2178 .extended_lut = "on";
defparam \regs~2178 .lut_mask = 64'hD5D5195D9191195D;
defparam \regs~2178 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y4_N14
dffeas \regs~935 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux35~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3188_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~935_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~935 .is_wysiwyg = "true";
defparam \regs~935 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N30
cyclonev_lcell_comb \regs~1091 (
// Equation(s):
// \regs~1091_combout  = ( !\RA[1]~input_o  & ( ((!\regs~2178_combout  & (((!\regs~935_q  & \RA[2]~input_o )))) # (\regs~2178_combout  & ((!\regs~967_q ) # ((!\RA[2]~input_o ))))) ) ) # ( \RA[1]~input_o  & ( ((!\regs~2178_combout  & (((\regs~999_q  & 
// \RA[2]~input_o )))) # (\regs~2178_combout  & (((!\RA[2]~input_o )) # (\regs~1031_q )))) ) )

	.dataa(!\regs~1031_q ),
	.datab(!\regs~967_q ),
	.datac(!\regs~999_q ),
	.datad(!\regs~2178_combout ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\RA[2]~input_o ),
	.datag(!\regs~935_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1091_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1091 .extended_lut = "on";
defparam \regs~1091 .lut_mask = 64'h00FF00FFF0CC0F55;
defparam \regs~1091 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y6_N50
dffeas \regs~615 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~615_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~615 .is_wysiwyg = "true";
defparam \regs~615 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y6_N32
dffeas \regs~583 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux35~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3198_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~583_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~583 .is_wysiwyg = "true";
defparam \regs~583 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y6_N45
cyclonev_lcell_comb \regs~647feeder (
// Equation(s):
// \regs~647feeder_combout  = ( \BusW[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~647feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~647feeder .extended_lut = "off";
defparam \regs~647feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~647feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y6_N46
dffeas \regs~647 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~647feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3199_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~647_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~647 .is_wysiwyg = "true";
defparam \regs~647 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y6_N56
dffeas \regs~551 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux35~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3200_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~551_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~551 .is_wysiwyg = "true";
defparam \regs~551 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y6_N30
cyclonev_lcell_comb \regs~2174 (
// Equation(s):
// \regs~2174_combout  = ( !\RA[1]~input_o  & ( (!\RA[2]~input_o  & ((!\RA[0]~input_o  & (!\regs~551_q )) # (\RA[0]~input_o  & (((!\regs~583_q )))))) # (\RA[2]~input_o  & (\RA[0]~input_o )) ) ) # ( \RA[1]~input_o  & ( (!\RA[2]~input_o  & ((!\RA[0]~input_o  & 
// (\regs~615_q )) # (\RA[0]~input_o  & (((\regs~647_q )))))) # (\RA[2]~input_o  & (\RA[0]~input_o )) ) )

	.dataa(!\RA[2]~input_o ),
	.datab(!\RA[0]~input_o ),
	.datac(!\regs~615_q ),
	.datad(!\regs~583_q ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~647_q ),
	.datag(!\regs~551_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2174_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2174 .extended_lut = "on";
defparam \regs~2174 .lut_mask = 64'hB3911919B3913B3B;
defparam \regs~2174 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N45
cyclonev_lcell_comb \regs~743feeder (
// Equation(s):
// \regs~743feeder_combout  = ( \BusW[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~743feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~743feeder .extended_lut = "off";
defparam \regs~743feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~743feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y2_N47
dffeas \regs~743 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~743feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3185_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~743_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~743 .is_wysiwyg = "true";
defparam \regs~743 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y2_N32
dffeas \regs~711 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux35~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3182_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~711_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~711 .is_wysiwyg = "true";
defparam \regs~711 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y6_N30
cyclonev_lcell_comb \regs~775feeder (
// Equation(s):
// \regs~775feeder_combout  = ( \BusW[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~775feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~775feeder .extended_lut = "off";
defparam \regs~775feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~775feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y6_N31
dffeas \regs~775 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~775feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3183_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~775_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~775 .is_wysiwyg = "true";
defparam \regs~775 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y2_N38
dffeas \regs~679 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux35~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3184_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~679_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~679 .is_wysiwyg = "true";
defparam \regs~679 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N30
cyclonev_lcell_comb \regs~1087 (
// Equation(s):
// \regs~1087_combout  = ( !\RA[1]~input_o  & ( (!\RA[2]~input_o  & (\regs~2174_combout )) # (\RA[2]~input_o  & ((!\regs~2174_combout  & (!\regs~679_q )) # (\regs~2174_combout  & (((!\regs~711_q )))))) ) ) # ( \RA[1]~input_o  & ( (!\RA[2]~input_o  & 
// (\regs~2174_combout )) # (\RA[2]~input_o  & ((!\regs~2174_combout  & (\regs~743_q )) # (\regs~2174_combout  & (((\regs~775_q )))))) ) )

	.dataa(!\RA[2]~input_o ),
	.datab(!\regs~2174_combout ),
	.datac(!\regs~743_q ),
	.datad(!\regs~711_q ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~775_q ),
	.datag(!\regs~679_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1087_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1087 .extended_lut = "on";
defparam \regs~1087 .lut_mask = 64'h7362262673623737;
defparam \regs~1087 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y2_N2
dffeas \regs~199 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux35~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3174_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~199_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~199 .is_wysiwyg = "true";
defparam \regs~199 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y2_N30
cyclonev_lcell_comb \regs~231feeder (
// Equation(s):
// \regs~231feeder_combout  = ( \BusW[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~231feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~231feeder .extended_lut = "off";
defparam \regs~231feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~231feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y2_N32
dffeas \regs~231 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~231feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~231_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~231 .is_wysiwyg = "true";
defparam \regs~231 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y3_N36
cyclonev_lcell_comb \regs~135feeder (
// Equation(s):
// \regs~135feeder_combout  = \BusW[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\BusW[1]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~135feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~135feeder .extended_lut = "off";
defparam \regs~135feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regs~135feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y3_N38
dffeas \regs~135 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~135feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3191_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~135_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~135 .is_wysiwyg = "true";
defparam \regs~135 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y3_N2
dffeas \regs~103 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~103_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~103 .is_wysiwyg = "true";
defparam \regs~103 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y3_N8
dffeas \regs~71 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux35~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3190_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~71_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~71 .is_wysiwyg = "true";
defparam \regs~71 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y3_N2
dffeas \regs~39 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3192_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~39 .is_wysiwyg = "true";
defparam \regs~39 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y3_N0
cyclonev_lcell_comb \regs~2166 (
// Equation(s):
// \regs~2166_combout  = ( !\RA[1]~input_o  & ( ((!\RA[2]~input_o  & ((!\RA[0]~input_o  & (\regs~39_q )) # (\RA[0]~input_o  & ((!\regs~71_q ))))) # (\RA[2]~input_o  & (((\RA[0]~input_o ))))) ) ) # ( \RA[1]~input_o  & ( (!\RA[2]~input_o  & (((!\RA[0]~input_o  
// & ((\regs~103_q ))) # (\RA[0]~input_o  & (\regs~135_q ))))) # (\RA[2]~input_o  & ((((\RA[0]~input_o ))))) ) )

	.dataa(!\regs~135_q ),
	.datab(!\RA[2]~input_o ),
	.datac(!\regs~103_q ),
	.datad(!\regs~71_q ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\RA[0]~input_o ),
	.datag(!\regs~39_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2166_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2166 .extended_lut = "on";
defparam \regs~2166 .lut_mask = 64'h0C0C0C0CFF337777;
defparam \regs~2166 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y2_N33
cyclonev_lcell_comb \regs~263feeder (
// Equation(s):
// \regs~263feeder_combout  = ( \BusW[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~263feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~263feeder .extended_lut = "off";
defparam \regs~263feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~263feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y2_N35
dffeas \regs~263 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~263feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~263_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~263 .is_wysiwyg = "true";
defparam \regs~263 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y2_N41
dffeas \regs~167 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux35~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3176_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~167_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~167 .is_wysiwyg = "true";
defparam \regs~167 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N0
cyclonev_lcell_comb \regs~1079 (
// Equation(s):
// \regs~1079_combout  = ( !\RA[1]~input_o  & ( (!\RA[2]~input_o  & ((((\regs~2166_combout ))))) # (\RA[2]~input_o  & ((!\regs~2166_combout  & (((!\regs~167_q )))) # (\regs~2166_combout  & (!\regs~199_q )))) ) ) # ( \RA[1]~input_o  & ( ((!\RA[2]~input_o  & 
// (((\regs~2166_combout )))) # (\RA[2]~input_o  & ((!\regs~2166_combout  & (\regs~231_q )) # (\regs~2166_combout  & ((\regs~263_q )))))) ) )

	.dataa(!\regs~199_q ),
	.datab(!\RA[2]~input_o ),
	.datac(!\regs~231_q ),
	.datad(!\regs~2166_combout ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~263_q ),
	.datag(!\regs~167_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1079_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1079 .extended_lut = "on";
defparam \regs~1079 .lut_mask = 64'h30EE03CC30EE03FF;
defparam \regs~1079 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y6_N2
dffeas \regs~519 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~519_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~519 .is_wysiwyg = "true";
defparam \regs~519 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y4_N32
dffeas \regs~455 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux35~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3178_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~455_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~455 .is_wysiwyg = "true";
defparam \regs~455 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y4_N12
cyclonev_lcell_comb \regs~487feeder (
// Equation(s):
// \regs~487feeder_combout  = ( \BusW[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~487feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~487feeder .extended_lut = "off";
defparam \regs~487feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~487feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y4_N14
dffeas \regs~487 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~487feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~487_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~487 .is_wysiwyg = "true";
defparam \regs~487 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y7_N53
dffeas \regs~359 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~359_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~359 .is_wysiwyg = "true";
defparam \regs~359 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y7_N36
cyclonev_lcell_comb \regs~391feeder (
// Equation(s):
// \regs~391feeder_combout  = ( \BusW[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~391feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~391feeder .extended_lut = "off";
defparam \regs~391feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~391feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y7_N38
dffeas \regs~391 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~391feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~391_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~391 .is_wysiwyg = "true";
defparam \regs~391 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y4_N8
dffeas \regs~327 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux35~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~327_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~327 .is_wysiwyg = "true";
defparam \regs~327 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y4_N44
dffeas \regs~295 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux35~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~295_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~295 .is_wysiwyg = "true";
defparam \regs~295 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N6
cyclonev_lcell_comb \regs~2170 (
// Equation(s):
// \regs~2170_combout  = ( !\RA[1]~input_o  & ( (!\RA[0]~input_o  & (!\RA[2]~input_o  & (!\regs~295_q ))) # (\RA[0]~input_o  & ((((!\regs~327_q ))) # (\RA[2]~input_o ))) ) ) # ( \RA[1]~input_o  & ( (!\RA[0]~input_o  & (!\RA[2]~input_o  & (\regs~359_q ))) # 
// (\RA[0]~input_o  & ((((\regs~391_q ))) # (\RA[2]~input_o ))) ) )

	.dataa(!\RA[0]~input_o ),
	.datab(!\RA[2]~input_o ),
	.datac(!\regs~359_q ),
	.datad(!\regs~391_q ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~327_q ),
	.datag(!\regs~295_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2170_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2170 .extended_lut = "on";
defparam \regs~2170 .lut_mask = 64'hD5D5195D9191195D;
defparam \regs~2170 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y4_N2
dffeas \regs~423 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux35~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3180_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~423_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~423 .is_wysiwyg = "true";
defparam \regs~423 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y4_N30
cyclonev_lcell_comb \regs~1083 (
// Equation(s):
// \regs~1083_combout  = ( !\RA[1]~input_o  & ( ((!\RA[2]~input_o  & (((\regs~2170_combout )))) # (\RA[2]~input_o  & ((!\regs~2170_combout  & ((!\regs~423_q ))) # (\regs~2170_combout  & (!\regs~455_q ))))) ) ) # ( \RA[1]~input_o  & ( ((!\RA[2]~input_o  & 
// (((\regs~2170_combout )))) # (\RA[2]~input_o  & ((!\regs~2170_combout  & ((\regs~487_q ))) # (\regs~2170_combout  & (\regs~519_q ))))) ) )

	.dataa(!\regs~519_q ),
	.datab(!\regs~455_q ),
	.datac(!\regs~487_q ),
	.datad(!\RA[2]~input_o ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~2170_combout ),
	.datag(!\regs~423_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1083_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1083 .extended_lut = "on";
defparam \regs~1083 .lut_mask = 64'h00F0000FFFCCFF55;
defparam \regs~1083 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y4_N48
cyclonev_lcell_comb \regs~1095 (
// Equation(s):
// \regs~1095_combout  = ( \regs~1079_combout  & ( \regs~1083_combout  & ( (!\RA[4]~input_o ) # ((!\RA[3]~input_o  & ((\regs~1087_combout ))) # (\RA[3]~input_o  & (\regs~1091_combout ))) ) ) ) # ( !\regs~1079_combout  & ( \regs~1083_combout  & ( 
// (!\RA[4]~input_o  & (((\RA[3]~input_o )))) # (\RA[4]~input_o  & ((!\RA[3]~input_o  & ((\regs~1087_combout ))) # (\RA[3]~input_o  & (\regs~1091_combout )))) ) ) ) # ( \regs~1079_combout  & ( !\regs~1083_combout  & ( (!\RA[4]~input_o  & (((!\RA[3]~input_o 
// )))) # (\RA[4]~input_o  & ((!\RA[3]~input_o  & ((\regs~1087_combout ))) # (\RA[3]~input_o  & (\regs~1091_combout )))) ) ) ) # ( !\regs~1079_combout  & ( !\regs~1083_combout  & ( (\RA[4]~input_o  & ((!\RA[3]~input_o  & ((\regs~1087_combout ))) # 
// (\RA[3]~input_o  & (\regs~1091_combout )))) ) ) )

	.dataa(!\regs~1091_combout ),
	.datab(!\regs~1087_combout ),
	.datac(!\RA[4]~input_o ),
	.datad(!\RA[3]~input_o ),
	.datae(!\regs~1079_combout ),
	.dataf(!\regs~1083_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1095_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1095 .extended_lut = "off";
defparam \regs~1095 .lut_mask = 64'h0305F30503F5F3F5;
defparam \regs~1095 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y6_N55
cyclonev_io_ibuf \BusW[2]~input (
	.i(BusW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\BusW[2]~input_o ));
// synopsys translate_off
defparam \BusW[2]~input .bus_hold = "false";
defparam \BusW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X79_Y5_N33
cyclonev_lcell_comb \regs~200feeder (
// Equation(s):
// \regs~200feeder_combout  = ( \BusW[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~200feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~200feeder .extended_lut = "off";
defparam \regs~200feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~200feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y5_N35
dffeas \regs~200 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~200feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3174_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~200_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~200 .is_wysiwyg = "true";
defparam \regs~200 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N3
cyclonev_lcell_comb \Mux34~0 (
// Equation(s):
// \Mux34~0_combout  = ( \RW[1]~input_o  & ( \RW[0]~input_o  & ( !\BusW[2]~input_o  ) ) ) # ( !\RW[1]~input_o  & ( \RW[0]~input_o  & ( !\BusW[2]~input_o  ) ) ) # ( \RW[1]~input_o  & ( !\RW[0]~input_o  & ( !\BusW[2]~input_o  ) ) ) # ( !\RW[1]~input_o  & ( 
// !\RW[0]~input_o  & ( (!\BusW[2]~input_o ) # ((!\RW[3]~input_o  & (!\RW[2]~input_o  & !\RW[4]~input_o ))) ) ) )

	.dataa(!\RW[3]~input_o ),
	.datab(!\RW[2]~input_o ),
	.datac(!\BusW[2]~input_o ),
	.datad(!\RW[4]~input_o ),
	.datae(!\RW[1]~input_o ),
	.dataf(!\RW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux34~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux34~0 .extended_lut = "off";
defparam \Mux34~0 .lut_mask = 64'hF8F0F0F0F0F0F0F0;
defparam \Mux34~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y3_N14
dffeas \regs~104 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux34~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~104_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~104 .is_wysiwyg = "true";
defparam \regs~104 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N57
cyclonev_lcell_comb \regs~72feeder (
// Equation(s):
// \regs~72feeder_combout  = ( \Mux34~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux34~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~72feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~72feeder .extended_lut = "off";
defparam \regs~72feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~72feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y3_N59
dffeas \regs~72 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~72feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3190_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~72_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~72 .is_wysiwyg = "true";
defparam \regs~72 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y3_N32
dffeas \regs~136 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux34~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3191_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~136_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~136 .is_wysiwyg = "true";
defparam \regs~136 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y5_N45
cyclonev_lcell_comb \regs~40feeder (
// Equation(s):
// \regs~40feeder_combout  = ( \BusW[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~40feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~40feeder .extended_lut = "off";
defparam \regs~40feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~40feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y5_N47
dffeas \regs~40 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~40feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3192_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~40 .is_wysiwyg = "true";
defparam \regs~40 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N30
cyclonev_lcell_comb \regs~2182 (
// Equation(s):
// \regs~2182_combout  = ( !\RA[1]~input_o  & ( (!\RA[0]~input_o  & (!\RA[2]~input_o  & (\regs~40_q ))) # (\RA[0]~input_o  & ((((!\regs~72_q ))) # (\RA[2]~input_o ))) ) ) # ( \RA[1]~input_o  & ( (!\RA[0]~input_o  & (!\RA[2]~input_o  & (!\regs~104_q ))) # 
// (\RA[0]~input_o  & ((((!\regs~136_q ))) # (\RA[2]~input_o ))) ) )

	.dataa(!\RA[0]~input_o ),
	.datab(!\RA[2]~input_o ),
	.datac(!\regs~104_q ),
	.datad(!\regs~72_q ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~136_q ),
	.datag(!\regs~40_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2182_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2182 .extended_lut = "on";
defparam \regs~2182 .lut_mask = 64'h5D19D5D55D199191;
defparam \regs~2182 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y5_N20
dffeas \regs~232 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~232_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~232 .is_wysiwyg = "true";
defparam \regs~232 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y5_N39
cyclonev_lcell_comb \regs~264feeder (
// Equation(s):
// \regs~264feeder_combout  = \BusW[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\BusW[2]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~264feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~264feeder .extended_lut = "off";
defparam \regs~264feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regs~264feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y5_N40
dffeas \regs~264 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~264feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~264_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~264 .is_wysiwyg = "true";
defparam \regs~264 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y5_N32
dffeas \regs~168 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3176_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~168_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~168 .is_wysiwyg = "true";
defparam \regs~168 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N30
cyclonev_lcell_comb \regs~1096 (
// Equation(s):
// \regs~1096_combout  = ( !\RA[1]~input_o  & ( (!\regs~2182_combout  & (((\regs~168_q  & ((\RA[2]~input_o )))))) # (\regs~2182_combout  & ((((!\RA[2]~input_o ))) # (\regs~200_q ))) ) ) # ( \RA[1]~input_o  & ( ((!\regs~2182_combout  & (\regs~232_q  & 
// ((\RA[2]~input_o )))) # (\regs~2182_combout  & (((!\RA[2]~input_o ) # (\regs~264_q ))))) ) )

	.dataa(!\regs~200_q ),
	.datab(!\regs~2182_combout ),
	.datac(!\regs~232_q ),
	.datad(!\regs~264_q ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\RA[2]~input_o ),
	.datag(!\regs~168_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1096_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1096 .extended_lut = "on";
defparam \regs~1096 .lut_mask = 64'h333333331D1D0C3F;
defparam \regs~1096 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y6_N11
dffeas \regs~520 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~520_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~520 .is_wysiwyg = "true";
defparam \regs~520 .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y6_N23
dffeas \regs~488 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~488_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~488 .is_wysiwyg = "true";
defparam \regs~488 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y7_N56
dffeas \regs~360 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux34~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~360_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~360 .is_wysiwyg = "true";
defparam \regs~360 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y7_N23
dffeas \regs~392 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux34~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~392_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~392 .is_wysiwyg = "true";
defparam \regs~392 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y7_N48
cyclonev_lcell_comb \regs~328feeder (
// Equation(s):
// \regs~328feeder_combout  = ( \Mux34~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux34~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~328feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~328feeder .extended_lut = "off";
defparam \regs~328feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~328feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y7_N50
dffeas \regs~328 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~328feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~328_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~328 .is_wysiwyg = "true";
defparam \regs~328 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y7_N2
dffeas \regs~296 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux34~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~296_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~296 .is_wysiwyg = "true";
defparam \regs~296 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y7_N0
cyclonev_lcell_comb \regs~2186 (
// Equation(s):
// \regs~2186_combout  = ( !\RA[1]~input_o  & ( (!\RA[2]~input_o  & ((!\RA[0]~input_o  & (!\regs~296_q )) # (\RA[0]~input_o  & (((!\regs~328_q )))))) # (\RA[2]~input_o  & (\RA[0]~input_o )) ) ) # ( \RA[1]~input_o  & ( (!\RA[2]~input_o  & ((!\RA[0]~input_o  & 
// (!\regs~360_q )) # (\RA[0]~input_o  & (((!\regs~392_q )))))) # (\RA[2]~input_o  & (\RA[0]~input_o )) ) )

	.dataa(!\RA[2]~input_o ),
	.datab(!\RA[0]~input_o ),
	.datac(!\regs~360_q ),
	.datad(!\regs~392_q ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~328_q ),
	.datag(!\regs~296_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2186_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2186 .extended_lut = "on";
defparam \regs~2186 .lut_mask = 64'hB3B3B3919191B391;
defparam \regs~2186 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y6_N5
dffeas \regs~456 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3178_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~456_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~456 .is_wysiwyg = "true";
defparam \regs~456 .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y6_N32
dffeas \regs~424 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3180_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~424_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~424 .is_wysiwyg = "true";
defparam \regs~424 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y6_N30
cyclonev_lcell_comb \regs~1100 (
// Equation(s):
// \regs~1100_combout  = ( !\RA[1]~input_o  & ( ((!\RA[2]~input_o  & (((\regs~2186_combout )))) # (\RA[2]~input_o  & ((!\regs~2186_combout  & (\regs~424_q )) # (\regs~2186_combout  & ((\regs~456_q )))))) ) ) # ( \RA[1]~input_o  & ( (!\RA[2]~input_o  & 
// ((((\regs~2186_combout ))))) # (\RA[2]~input_o  & ((!\regs~2186_combout  & (((\regs~488_q )))) # (\regs~2186_combout  & (\regs~520_q )))) ) )

	.dataa(!\regs~520_q ),
	.datab(!\RA[2]~input_o ),
	.datac(!\regs~488_q ),
	.datad(!\regs~2186_combout ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~456_q ),
	.datag(!\regs~424_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1100 .extended_lut = "on";
defparam \regs~1100 .lut_mask = 64'h03CC03DD03FF03DD;
defparam \regs~1100 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y4_N38
dffeas \regs~616 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux34~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~616_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~616 .is_wysiwyg = "true";
defparam \regs~616 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N27
cyclonev_lcell_comb \regs~584feeder (
// Equation(s):
// \regs~584feeder_combout  = ( \Mux34~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux34~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~584feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~584feeder .extended_lut = "off";
defparam \regs~584feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~584feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y6_N29
dffeas \regs~584 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~584feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3198_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~584_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~584 .is_wysiwyg = "true";
defparam \regs~584 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N42
cyclonev_lcell_comb \regs~648feeder (
// Equation(s):
// \regs~648feeder_combout  = ( \Mux34~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux34~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~648feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~648feeder .extended_lut = "off";
defparam \regs~648feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~648feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y4_N44
dffeas \regs~648 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~648feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3199_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~648_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~648 .is_wysiwyg = "true";
defparam \regs~648 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y4_N35
dffeas \regs~552 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux34~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3200_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~552_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~552 .is_wysiwyg = "true";
defparam \regs~552 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N33
cyclonev_lcell_comb \regs~2190 (
// Equation(s):
// \regs~2190_combout  = ( !\RA[1]~input_o  & ( (!\RA[2]~input_o  & ((!\RA[0]~input_o  & (!\regs~552_q )) # (\RA[0]~input_o  & (((!\regs~584_q )))))) # (\RA[2]~input_o  & (\RA[0]~input_o )) ) ) # ( \RA[1]~input_o  & ( (!\RA[2]~input_o  & ((!\RA[0]~input_o  & 
// (!\regs~616_q )) # (\RA[0]~input_o  & (((!\regs~648_q )))))) # (\RA[2]~input_o  & (\RA[0]~input_o )) ) )

	.dataa(!\RA[2]~input_o ),
	.datab(!\RA[0]~input_o ),
	.datac(!\regs~616_q ),
	.datad(!\regs~584_q ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~648_q ),
	.datag(!\regs~552_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2190_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2190 .extended_lut = "on";
defparam \regs~2190 .lut_mask = 64'hB391B3B3B3919191;
defparam \regs~2190 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N9
cyclonev_lcell_comb \regs~776feeder (
// Equation(s):
// \regs~776feeder_combout  = ( \BusW[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~776feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~776feeder .extended_lut = "off";
defparam \regs~776feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~776feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y4_N11
dffeas \regs~776 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~776feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3183_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~776_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~776 .is_wysiwyg = "true";
defparam \regs~776 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y6_N50
dffeas \regs~744 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3185_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~744_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~744 .is_wysiwyg = "true";
defparam \regs~744 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y6_N47
dffeas \regs~712 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3182_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~712_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~712 .is_wysiwyg = "true";
defparam \regs~712 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y6_N2
dffeas \regs~680 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3184_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~680_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~680 .is_wysiwyg = "true";
defparam \regs~680 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y6_N0
cyclonev_lcell_comb \regs~1104 (
// Equation(s):
// \regs~1104_combout  = ( !\RA[1]~input_o  & ( (!\regs~2190_combout  & (((\regs~680_q  & ((\RA[2]~input_o )))))) # (\regs~2190_combout  & ((((!\RA[2]~input_o ) # (\regs~712_q ))))) ) ) # ( \RA[1]~input_o  & ( (!\regs~2190_combout  & (((\regs~744_q  & 
// ((\RA[2]~input_o )))))) # (\regs~2190_combout  & ((((!\RA[2]~input_o ))) # (\regs~776_q ))) ) )

	.dataa(!\regs~2190_combout ),
	.datab(!\regs~776_q ),
	.datac(!\regs~744_q ),
	.datad(!\regs~712_q ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\RA[2]~input_o ),
	.datag(!\regs~680_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1104 .extended_lut = "on";
defparam \regs~1104 .lut_mask = 64'h555555550A5F1B1B;
defparam \regs~1104 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y4_N35
dffeas \regs~1032 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3187_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1032_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1032 .is_wysiwyg = "true";
defparam \regs~1032 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y4_N41
dffeas \regs~968 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3186_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~968_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~968 .is_wysiwyg = "true";
defparam \regs~968 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y7_N50
dffeas \regs~1000 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3189_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1000_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1000 .is_wysiwyg = "true";
defparam \regs~1000 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y4_N29
dffeas \regs~840 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux34~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3202_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~840_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~840 .is_wysiwyg = "true";
defparam \regs~840 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y4_N2
dffeas \regs~872 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux34~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3205_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~872_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~872 .is_wysiwyg = "true";
defparam \regs~872 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y7_N32
dffeas \regs~904 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux34~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~904_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~904 .is_wysiwyg = "true";
defparam \regs~904 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y7_N32
dffeas \regs~808 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux34~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3204_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~808_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~808 .is_wysiwyg = "true";
defparam \regs~808 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y7_N30
cyclonev_lcell_comb \regs~2194 (
// Equation(s):
// \regs~2194_combout  = ( !\RA[1]~input_o  & ( (!\RA[2]~input_o  & ((!\RA[0]~input_o  & (((!\regs~808_q )))) # (\RA[0]~input_o  & (!\regs~840_q )))) # (\RA[2]~input_o  & ((((\RA[0]~input_o ))))) ) ) # ( \RA[1]~input_o  & ( (!\RA[2]~input_o  & 
// (((!\RA[0]~input_o  & (!\regs~872_q )) # (\RA[0]~input_o  & ((!\regs~904_q )))))) # (\RA[2]~input_o  & ((((\RA[0]~input_o ))))) ) )

	.dataa(!\RA[2]~input_o ),
	.datab(!\regs~840_q ),
	.datac(!\regs~872_q ),
	.datad(!\RA[0]~input_o ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~904_q ),
	.datag(!\regs~808_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2194_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2194 .extended_lut = "on";
defparam \regs~2194 .lut_mask = 64'hA0DDA0FFA0DDA055;
defparam \regs~2194 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y7_N38
dffeas \regs~936 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3188_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~936_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~936 .is_wysiwyg = "true";
defparam \regs~936 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y7_N36
cyclonev_lcell_comb \regs~1108 (
// Equation(s):
// \regs~1108_combout  = ( !\RA[1]~input_o  & ( ((!\RA[2]~input_o  & (((\regs~2194_combout )))) # (\RA[2]~input_o  & ((!\regs~2194_combout  & ((\regs~936_q ))) # (\regs~2194_combout  & (\regs~968_q ))))) ) ) # ( \RA[1]~input_o  & ( ((!\RA[2]~input_o  & 
// (((\regs~2194_combout )))) # (\RA[2]~input_o  & ((!\regs~2194_combout  & ((\regs~1000_q ))) # (\regs~2194_combout  & (\regs~1032_q ))))) ) )

	.dataa(!\regs~1032_q ),
	.datab(!\regs~968_q ),
	.datac(!\regs~1000_q ),
	.datad(!\RA[2]~input_o ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~2194_combout ),
	.datag(!\regs~936_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1108 .extended_lut = "on";
defparam \regs~1108 .lut_mask = 64'h000F000FFF33FF55;
defparam \regs~1108 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y6_N51
cyclonev_lcell_comb \regs~1112 (
// Equation(s):
// \regs~1112_combout  = ( \regs~1104_combout  & ( \regs~1108_combout  & ( ((!\RA[3]~input_o  & (\regs~1096_combout )) # (\RA[3]~input_o  & ((\regs~1100_combout )))) # (\RA[4]~input_o ) ) ) ) # ( !\regs~1104_combout  & ( \regs~1108_combout  & ( 
// (!\RA[4]~input_o  & ((!\RA[3]~input_o  & (\regs~1096_combout )) # (\RA[3]~input_o  & ((\regs~1100_combout ))))) # (\RA[4]~input_o  & (((\RA[3]~input_o )))) ) ) ) # ( \regs~1104_combout  & ( !\regs~1108_combout  & ( (!\RA[4]~input_o  & ((!\RA[3]~input_o  & 
// (\regs~1096_combout )) # (\RA[3]~input_o  & ((\regs~1100_combout ))))) # (\RA[4]~input_o  & (((!\RA[3]~input_o )))) ) ) ) # ( !\regs~1104_combout  & ( !\regs~1108_combout  & ( (!\RA[4]~input_o  & ((!\RA[3]~input_o  & (\regs~1096_combout )) # 
// (\RA[3]~input_o  & ((\regs~1100_combout ))))) ) ) )

	.dataa(!\regs~1096_combout ),
	.datab(!\regs~1100_combout ),
	.datac(!\RA[4]~input_o ),
	.datad(!\RA[3]~input_o ),
	.datae(!\regs~1104_combout ),
	.dataf(!\regs~1108_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1112_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1112 .extended_lut = "off";
defparam \regs~1112 .lut_mask = 64'h50305F30503F5F3F;
defparam \regs~1112 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y8_N55
cyclonev_io_ibuf \BusW[3]~input (
	.i(BusW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\BusW[3]~input_o ));
// synopsys translate_off
defparam \BusW[3]~input .bus_hold = "false";
defparam \BusW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X78_Y6_N50
dffeas \regs~457 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3178_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~457_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~457 .is_wysiwyg = "true";
defparam \regs~457 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y6_N26
dffeas \regs~521 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~521_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~521 .is_wysiwyg = "true";
defparam \regs~521 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y7_N50
dffeas \regs~489 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~489_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~489 .is_wysiwyg = "true";
defparam \regs~489 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y7_N45
cyclonev_lcell_comb \regs~329feeder (
// Equation(s):
// \regs~329feeder_combout  = ( \BusW[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~329feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~329feeder .extended_lut = "off";
defparam \regs~329feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~329feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y7_N46
dffeas \regs~329 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~329feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~329_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~329 .is_wysiwyg = "true";
defparam \regs~329 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y7_N8
dffeas \regs~361 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~361_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~361 .is_wysiwyg = "true";
defparam \regs~361 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y7_N45
cyclonev_lcell_comb \regs~393feeder (
// Equation(s):
// \regs~393feeder_combout  = ( \BusW[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~393feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~393feeder .extended_lut = "off";
defparam \regs~393feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~393feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y7_N46
dffeas \regs~393 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~393feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~393_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~393 .is_wysiwyg = "true";
defparam \regs~393 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y7_N32
dffeas \regs~297 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~297_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~297 .is_wysiwyg = "true";
defparam \regs~297 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y7_N30
cyclonev_lcell_comb \regs~2202 (
// Equation(s):
// \regs~2202_combout  = ( !\RA[1]~input_o  & ( (!\RA[2]~input_o  & (((!\RA[0]~input_o  & ((\regs~297_q ))) # (\RA[0]~input_o  & (\regs~329_q ))))) # (\RA[2]~input_o  & ((((\RA[0]~input_o ))))) ) ) # ( \RA[1]~input_o  & ( (!\RA[2]~input_o  & 
// (((!\RA[0]~input_o  & (\regs~361_q )) # (\RA[0]~input_o  & ((\regs~393_q )))))) # (\RA[2]~input_o  & ((((\RA[0]~input_o ))))) ) )

	.dataa(!\RA[2]~input_o ),
	.datab(!\regs~329_q ),
	.datac(!\regs~361_q ),
	.datad(!\regs~393_q ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\RA[0]~input_o ),
	.datag(!\regs~297_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2202_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2202 .extended_lut = "on";
defparam \regs~2202 .lut_mask = 64'h0A0A0A0A777755FF;
defparam \regs~2202 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y7_N8
dffeas \regs~425 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3180_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~425_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~425 .is_wysiwyg = "true";
defparam \regs~425 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y7_N6
cyclonev_lcell_comb \regs~1117 (
// Equation(s):
// \regs~1117_combout  = ( !\RA[1]~input_o  & ( ((!\regs~2202_combout  & (((\regs~425_q  & \RA[2]~input_o )))) # (\regs~2202_combout  & (((!\RA[2]~input_o )) # (\regs~457_q )))) ) ) # ( \RA[1]~input_o  & ( ((!\regs~2202_combout  & (((\regs~489_q  & 
// \RA[2]~input_o )))) # (\regs~2202_combout  & (((!\RA[2]~input_o )) # (\regs~521_q )))) ) )

	.dataa(!\regs~457_q ),
	.datab(!\regs~521_q ),
	.datac(!\regs~489_q ),
	.datad(!\regs~2202_combout ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\RA[2]~input_o ),
	.datag(!\regs~425_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1117_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1117 .extended_lut = "on";
defparam \regs~1117 .lut_mask = 64'h00FF00FF0F550F33;
defparam \regs~1117 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N21
cyclonev_lcell_comb \Mux33~0 (
// Equation(s):
// \Mux33~0_combout  = ( \RW[1]~input_o  & ( \RW[2]~input_o  & ( !\BusW[3]~input_o  ) ) ) # ( !\RW[1]~input_o  & ( \RW[2]~input_o  & ( !\BusW[3]~input_o  ) ) ) # ( \RW[1]~input_o  & ( !\RW[2]~input_o  & ( !\BusW[3]~input_o  ) ) ) # ( !\RW[1]~input_o  & ( 
// !\RW[2]~input_o  & ( (!\BusW[3]~input_o ) # ((!\RW[3]~input_o  & (!\RW[0]~input_o  & !\RW[4]~input_o ))) ) ) )

	.dataa(!\BusW[3]~input_o ),
	.datab(!\RW[3]~input_o ),
	.datac(!\RW[0]~input_o ),
	.datad(!\RW[4]~input_o ),
	.datae(!\RW[1]~input_o ),
	.dataf(!\RW[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux33~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux33~0 .extended_lut = "off";
defparam \Mux33~0 .lut_mask = 64'hEAAAAAAAAAAAAAAA;
defparam \Mux33~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N54
cyclonev_lcell_comb \regs~73feeder (
// Equation(s):
// \regs~73feeder_combout  = ( \Mux33~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux33~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~73feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~73feeder .extended_lut = "off";
defparam \regs~73feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~73feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y3_N56
dffeas \regs~73 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~73feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3190_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~73_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~73 .is_wysiwyg = "true";
defparam \regs~73 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y3_N50
dffeas \regs~105 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux33~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~105_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~105 .is_wysiwyg = "true";
defparam \regs~105 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y3_N8
dffeas \regs~137 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux33~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3191_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~137_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~137 .is_wysiwyg = "true";
defparam \regs~137 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y5_N48
cyclonev_lcell_comb \regs~41feeder (
// Equation(s):
// \regs~41feeder_combout  = ( \BusW[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~41feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~41feeder .extended_lut = "off";
defparam \regs~41feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~41feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y5_N50
dffeas \regs~41 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~41feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3192_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~41 .is_wysiwyg = "true";
defparam \regs~41 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N6
cyclonev_lcell_comb \regs~2198 (
// Equation(s):
// \regs~2198_combout  = ( !\RA[1]~input_o  & ( (!\RA[2]~input_o  & ((!\RA[0]~input_o  & (((\regs~41_q )))) # (\RA[0]~input_o  & (!\regs~73_q )))) # (\RA[2]~input_o  & ((((\RA[0]~input_o ))))) ) ) # ( \RA[1]~input_o  & ( ((!\RA[2]~input_o  & 
// ((!\RA[0]~input_o  & (!\regs~105_q )) # (\RA[0]~input_o  & ((!\regs~137_q ))))) # (\RA[2]~input_o  & (((\RA[0]~input_o ))))) ) )

	.dataa(!\regs~73_q ),
	.datab(!\RA[2]~input_o ),
	.datac(!\regs~105_q ),
	.datad(!\RA[0]~input_o ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~137_q ),
	.datag(!\regs~41_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2198_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2198 .extended_lut = "on";
defparam \regs~2198 .lut_mask = 64'h0CBBC0FF0CBBC033;
defparam \regs~2198 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y5_N56
dffeas \regs~233 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux33~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~233_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~233 .is_wysiwyg = "true";
defparam \regs~233 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y5_N6
cyclonev_lcell_comb \regs~265feeder (
// Equation(s):
// \regs~265feeder_combout  = ( \Mux33~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux33~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~265feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~265feeder .extended_lut = "off";
defparam \regs~265feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~265feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y5_N8
dffeas \regs~265 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~265feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~265_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~265 .is_wysiwyg = "true";
defparam \regs~265 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y5_N3
cyclonev_lcell_comb \regs~201feeder (
// Equation(s):
// \regs~201feeder_combout  = ( \Mux33~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux33~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~201feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~201feeder .extended_lut = "off";
defparam \regs~201feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~201feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y5_N5
dffeas \regs~201 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~201feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3174_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~201_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~201 .is_wysiwyg = "true";
defparam \regs~201 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y5_N38
dffeas \regs~169 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux33~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3176_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~169_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~169 .is_wysiwyg = "true";
defparam \regs~169 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N36
cyclonev_lcell_comb \regs~1113 (
// Equation(s):
// \regs~1113_combout  = ( !\RA[1]~input_o  & ( (!\RA[2]~input_o  & (\regs~2198_combout )) # (\RA[2]~input_o  & ((!\regs~2198_combout  & (!\regs~169_q )) # (\regs~2198_combout  & (((!\regs~201_q )))))) ) ) # ( \RA[1]~input_o  & ( (!\RA[2]~input_o  & 
// (\regs~2198_combout )) # (\RA[2]~input_o  & ((!\regs~2198_combout  & (!\regs~233_q )) # (\regs~2198_combout  & (((!\regs~265_q )))))) ) )

	.dataa(!\RA[2]~input_o ),
	.datab(!\regs~2198_combout ),
	.datac(!\regs~233_q ),
	.datad(!\regs~265_q ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~201_q ),
	.datag(!\regs~169_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1113_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1113 .extended_lut = "on";
defparam \regs~1113 .lut_mask = 64'h7373736262627362;
defparam \regs~1113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N24
cyclonev_lcell_comb \regs~777feeder (
// Equation(s):
// \regs~777feeder_combout  = ( \Mux33~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux33~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~777feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~777feeder .extended_lut = "off";
defparam \regs~777feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~777feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y4_N26
dffeas \regs~777 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~777feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3183_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~777_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~777 .is_wysiwyg = "true";
defparam \regs~777 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y6_N38
dffeas \regs~649 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux33~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3199_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~649_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~649 .is_wysiwyg = "true";
defparam \regs~649 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y4_N14
dffeas \regs~617 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux33~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~617_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~617 .is_wysiwyg = "true";
defparam \regs~617 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N24
cyclonev_lcell_comb \regs~585feeder (
// Equation(s):
// \regs~585feeder_combout  = ( \Mux33~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux33~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~585feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~585feeder .extended_lut = "off";
defparam \regs~585feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~585feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y6_N26
dffeas \regs~585 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~585feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3198_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~585_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~585 .is_wysiwyg = "true";
defparam \regs~585 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y6_N56
dffeas \regs~553 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux33~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3200_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~553_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~553 .is_wysiwyg = "true";
defparam \regs~553 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N36
cyclonev_lcell_comb \regs~2206 (
// Equation(s):
// \regs~2206_combout  = ( !\RA[1]~input_o  & ( ((!\RA[2]~input_o  & ((!\RA[0]~input_o  & (!\regs~553_q )) # (\RA[0]~input_o  & ((!\regs~585_q ))))) # (\RA[2]~input_o  & (((\RA[0]~input_o ))))) ) ) # ( \RA[1]~input_o  & ( (!\RA[2]~input_o  & 
// ((!\RA[0]~input_o  & (((!\regs~617_q )))) # (\RA[0]~input_o  & (!\regs~649_q )))) # (\RA[2]~input_o  & ((((\RA[0]~input_o ))))) ) )

	.dataa(!\regs~649_q ),
	.datab(!\RA[2]~input_o ),
	.datac(!\regs~617_q ),
	.datad(!\RA[0]~input_o ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~585_q ),
	.datag(!\regs~553_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2206_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2206 .extended_lut = "on";
defparam \regs~2206 .lut_mask = 64'hC0FFC0BBC033C0BB;
defparam \regs~2206 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y4_N20
dffeas \regs~745 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux33~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3185_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~745_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~745 .is_wysiwyg = "true";
defparam \regs~745 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y5_N12
cyclonev_lcell_comb \regs~713feeder (
// Equation(s):
// \regs~713feeder_combout  = ( \Mux33~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux33~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~713feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~713feeder .extended_lut = "off";
defparam \regs~713feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~713feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y5_N14
dffeas \regs~713 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~713feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3182_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~713_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~713 .is_wysiwyg = "true";
defparam \regs~713 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y4_N2
dffeas \regs~681 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux33~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3184_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~681_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~681 .is_wysiwyg = "true";
defparam \regs~681 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N0
cyclonev_lcell_comb \regs~1121 (
// Equation(s):
// \regs~1121_combout  = ( !\RA[1]~input_o  & ( ((!\regs~2206_combout  & (!\regs~681_q  & ((\RA[2]~input_o )))) # (\regs~2206_combout  & (((!\regs~713_q ) # (!\RA[2]~input_o ))))) ) ) # ( \RA[1]~input_o  & ( (!\regs~2206_combout  & (((!\regs~745_q  & 
// ((\RA[2]~input_o )))))) # (\regs~2206_combout  & ((!\regs~777_q ) # (((!\RA[2]~input_o ))))) ) )

	.dataa(!\regs~777_q ),
	.datab(!\regs~2206_combout ),
	.datac(!\regs~745_q ),
	.datad(!\regs~713_q ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\RA[2]~input_o ),
	.datag(!\regs~681_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1121_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1121 .extended_lut = "on";
defparam \regs~1121 .lut_mask = 64'h33333333F3C0E2E2;
defparam \regs~1121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y4_N11
dffeas \regs~1033 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3187_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1033_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1033 .is_wysiwyg = "true";
defparam \regs~1033 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y4_N44
dffeas \regs~1001 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3189_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1001_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1001 .is_wysiwyg = "true";
defparam \regs~1001 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y5_N47
dffeas \regs~969 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3186_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~969_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~969 .is_wysiwyg = "true";
defparam \regs~969 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y4_N24
cyclonev_lcell_comb \regs~905feeder (
// Equation(s):
// \regs~905feeder_combout  = ( \BusW[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~905feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~905feeder .extended_lut = "off";
defparam \regs~905feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~905feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y4_N26
dffeas \regs~905 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~905feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~905_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~905 .is_wysiwyg = "true";
defparam \regs~905 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y4_N29
dffeas \regs~873 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3205_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~873_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~873 .is_wysiwyg = "true";
defparam \regs~873 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y4_N48
cyclonev_lcell_comb \regs~841feeder (
// Equation(s):
// \regs~841feeder_combout  = ( \BusW[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~841feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~841feeder .extended_lut = "off";
defparam \regs~841feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~841feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y4_N50
dffeas \regs~841 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~841feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3202_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~841_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~841 .is_wysiwyg = "true";
defparam \regs~841 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y4_N56
dffeas \regs~809 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3204_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~809_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~809 .is_wysiwyg = "true";
defparam \regs~809 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N54
cyclonev_lcell_comb \regs~2210 (
// Equation(s):
// \regs~2210_combout  = ( !\RA[1]~input_o  & ( ((!\RA[0]~input_o  & (\regs~809_q  & (!\RA[2]~input_o ))) # (\RA[0]~input_o  & (((\regs~841_q ) # (\RA[2]~input_o ))))) ) ) # ( \RA[1]~input_o  & ( (!\RA[0]~input_o  & (((\regs~873_q  & (!\RA[2]~input_o ))))) # 
// (\RA[0]~input_o  & ((((\RA[2]~input_o ))) # (\regs~905_q ))) ) )

	.dataa(!\regs~905_q ),
	.datab(!\RA[0]~input_o ),
	.datac(!\regs~873_q ),
	.datad(!\RA[2]~input_o ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~841_q ),
	.datag(!\regs~809_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2210_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2210 .extended_lut = "on";
defparam \regs~2210 .lut_mask = 64'h0C331D333F331D33;
defparam \regs~2210 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y4_N2
dffeas \regs~937 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3188_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~937_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~937 .is_wysiwyg = "true";
defparam \regs~937 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N0
cyclonev_lcell_comb \regs~1125 (
// Equation(s):
// \regs~1125_combout  = ( !\RA[1]~input_o  & ( (!\RA[2]~input_o  & ((((\regs~2210_combout ))))) # (\RA[2]~input_o  & (((!\regs~2210_combout  & (\regs~937_q )) # (\regs~2210_combout  & ((\regs~969_q )))))) ) ) # ( \RA[1]~input_o  & ( (!\RA[2]~input_o  & 
// ((((\regs~2210_combout ))))) # (\RA[2]~input_o  & (((!\regs~2210_combout  & ((\regs~1001_q ))) # (\regs~2210_combout  & (\regs~1033_q ))))) ) )

	.dataa(!\RA[2]~input_o ),
	.datab(!\regs~1033_q ),
	.datac(!\regs~1001_q ),
	.datad(!\regs~969_q ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~2210_combout ),
	.datag(!\regs~937_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1125_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1125 .extended_lut = "on";
defparam \regs~1125 .lut_mask = 64'h05050505AAFFBBBB;
defparam \regs~1125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N6
cyclonev_lcell_comb \regs~1129 (
// Equation(s):
// \regs~1129_combout  = ( \regs~1121_combout  & ( \regs~1125_combout  & ( ((!\RA[3]~input_o  & ((\regs~1113_combout ))) # (\RA[3]~input_o  & (\regs~1117_combout ))) # (\RA[4]~input_o ) ) ) ) # ( !\regs~1121_combout  & ( \regs~1125_combout  & ( 
// (!\RA[4]~input_o  & ((!\RA[3]~input_o  & ((\regs~1113_combout ))) # (\RA[3]~input_o  & (\regs~1117_combout )))) # (\RA[4]~input_o  & (((\RA[3]~input_o )))) ) ) ) # ( \regs~1121_combout  & ( !\regs~1125_combout  & ( (!\RA[4]~input_o  & ((!\RA[3]~input_o  & 
// ((\regs~1113_combout ))) # (\RA[3]~input_o  & (\regs~1117_combout )))) # (\RA[4]~input_o  & (((!\RA[3]~input_o )))) ) ) ) # ( !\regs~1121_combout  & ( !\regs~1125_combout  & ( (!\RA[4]~input_o  & ((!\RA[3]~input_o  & ((\regs~1113_combout ))) # 
// (\RA[3]~input_o  & (\regs~1117_combout )))) ) ) )

	.dataa(!\regs~1117_combout ),
	.datab(!\RA[4]~input_o ),
	.datac(!\regs~1113_combout ),
	.datad(!\RA[3]~input_o ),
	.datae(!\regs~1121_combout ),
	.dataf(!\regs~1125_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1129_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1129 .extended_lut = "off";
defparam \regs~1129 .lut_mask = 64'h0C443F440C773F77;
defparam \regs~1129 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N1
cyclonev_io_ibuf \BusW[4]~input (
	.i(BusW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\BusW[4]~input_o ));
// synopsys translate_off
defparam \BusW[4]~input .bus_hold = "false";
defparam \BusW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N12
cyclonev_lcell_comb \regs~906feeder (
// Equation(s):
// \regs~906feeder_combout  = ( \BusW[4]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~906feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~906feeder .extended_lut = "off";
defparam \regs~906feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~906feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y4_N14
dffeas \regs~906 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~906feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~906_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~906 .is_wysiwyg = "true";
defparam \regs~906 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y4_N56
dffeas \regs~874 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3205_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~874_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~874 .is_wysiwyg = "true";
defparam \regs~874 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y4_N50
dffeas \regs~842 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3202_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~842_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~842 .is_wysiwyg = "true";
defparam \regs~842 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y4_N2
dffeas \regs~810 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3204_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~810_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~810 .is_wysiwyg = "true";
defparam \regs~810 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N0
cyclonev_lcell_comb \regs~2226 (
// Equation(s):
// \regs~2226_combout  = ( !\RA[1]~input_o  & ( (!\RA[2]~input_o  & (((!\RA[0]~input_o  & (\regs~810_q )) # (\RA[0]~input_o  & ((\regs~842_q )))))) # (\RA[2]~input_o  & ((((\RA[0]~input_o ))))) ) ) # ( \RA[1]~input_o  & ( (!\RA[2]~input_o  & 
// ((!\RA[0]~input_o  & (((\regs~874_q )))) # (\RA[0]~input_o  & (\regs~906_q )))) # (\RA[2]~input_o  & ((((\RA[0]~input_o ))))) ) )

	.dataa(!\RA[2]~input_o ),
	.datab(!\regs~906_q ),
	.datac(!\regs~874_q ),
	.datad(!\RA[0]~input_o ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~842_q ),
	.datag(!\regs~810_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2226_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2226 .extended_lut = "on";
defparam \regs~2226 .lut_mask = 64'h0A550A770AFF0A77;
defparam \regs~2226 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y5_N57
cyclonev_lcell_comb \regs~1034feeder (
// Equation(s):
// \regs~1034feeder_combout  = ( \BusW[4]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1034feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1034feeder .extended_lut = "off";
defparam \regs~1034feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1034feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y5_N59
dffeas \regs~1034 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~1034feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3187_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1034_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1034 .is_wysiwyg = "true";
defparam \regs~1034 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y5_N14
dffeas \regs~1002 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3189_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1002_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1002 .is_wysiwyg = "true";
defparam \regs~1002 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y5_N2
dffeas \regs~970 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3186_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~970_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~970 .is_wysiwyg = "true";
defparam \regs~970 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y5_N2
dffeas \regs~938 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3188_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~938_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~938 .is_wysiwyg = "true";
defparam \regs~938 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y5_N0
cyclonev_lcell_comb \regs~1142 (
// Equation(s):
// \regs~1142_combout  = ( !\RA[1]~input_o  & ( (!\regs~2226_combout  & (((\regs~938_q  & (\RA[2]~input_o ))))) # (\regs~2226_combout  & ((((!\RA[2]~input_o ) # (\regs~970_q ))))) ) ) # ( \RA[1]~input_o  & ( (!\regs~2226_combout  & (((\regs~1002_q  & 
// (\RA[2]~input_o ))))) # (\regs~2226_combout  & ((((!\RA[2]~input_o ))) # (\regs~1034_q ))) ) )

	.dataa(!\regs~2226_combout ),
	.datab(!\regs~1034_q ),
	.datac(!\regs~1002_q ),
	.datad(!\RA[2]~input_o ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~970_q ),
	.datag(!\regs~938_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1142_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1142 .extended_lut = "on";
defparam \regs~1142 .lut_mask = 64'h550A551B555F551B;
defparam \regs~1142 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N48
cyclonev_lcell_comb \Mux32~0 (
// Equation(s):
// \Mux32~0_combout  = ( !\RW[0]~input_o  & ( \BusW[4]~input_o  & ( (!\RW[1]~input_o  & (!\RW[2]~input_o  & (!\RW[3]~input_o  & !\RW[4]~input_o ))) ) ) ) # ( \RW[0]~input_o  & ( !\BusW[4]~input_o  ) ) # ( !\RW[0]~input_o  & ( !\BusW[4]~input_o  ) )

	.dataa(!\RW[1]~input_o ),
	.datab(!\RW[2]~input_o ),
	.datac(!\RW[3]~input_o ),
	.datad(!\RW[4]~input_o ),
	.datae(!\RW[0]~input_o ),
	.dataf(!\BusW[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux32~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux32~0 .extended_lut = "off";
defparam \Mux32~0 .lut_mask = 64'hFFFFFFFF80000000;
defparam \Mux32~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y5_N18
cyclonev_lcell_comb \regs~522feeder (
// Equation(s):
// \regs~522feeder_combout  = ( \Mux32~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux32~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~522feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~522feeder .extended_lut = "off";
defparam \regs~522feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~522feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y5_N20
dffeas \regs~522 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~522feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~522_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~522 .is_wysiwyg = "true";
defparam \regs~522 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y5_N56
dffeas \regs~490 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux32~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~490_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~490 .is_wysiwyg = "true";
defparam \regs~490 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y8_N13
dffeas \regs~330 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux32~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~330_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~330 .is_wysiwyg = "true";
defparam \regs~330 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y7_N50
dffeas \regs~362 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Mux32~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~362_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~362 .is_wysiwyg = "true";
defparam \regs~362 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y7_N32
dffeas \regs~394 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux32~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~394_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~394 .is_wysiwyg = "true";
defparam \regs~394 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y7_N56
dffeas \regs~298 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux32~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~298_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~298 .is_wysiwyg = "true";
defparam \regs~298 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N30
cyclonev_lcell_comb \regs~2218 (
// Equation(s):
// \regs~2218_combout  = ( !\RA[1]~input_o  & ( (!\RA[0]~input_o  & (((!\regs~298_q  & (!\RA[2]~input_o ))))) # (\RA[0]~input_o  & ((!\regs~330_q ) # (((\RA[2]~input_o ))))) ) ) # ( \RA[1]~input_o  & ( (!\RA[0]~input_o  & (((!\regs~362_q  & (!\RA[2]~input_o 
// ))))) # (\RA[0]~input_o  & ((((!\regs~394_q ) # (\RA[2]~input_o ))))) ) )

	.dataa(!\RA[0]~input_o ),
	.datab(!\regs~330_q ),
	.datac(!\regs~362_q ),
	.datad(!\RA[2]~input_o ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~394_q ),
	.datag(!\regs~298_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2218_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2218 .extended_lut = "on";
defparam \regs~2218 .lut_mask = 64'hE455F555E455A055;
defparam \regs~2218 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y5_N53
dffeas \regs~458 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux32~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3178_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~458_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~458 .is_wysiwyg = "true";
defparam \regs~458 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y5_N32
dffeas \regs~426 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux32~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3180_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~426_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~426 .is_wysiwyg = "true";
defparam \regs~426 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y5_N30
cyclonev_lcell_comb \regs~1134 (
// Equation(s):
// \regs~1134_combout  = ( !\RA[1]~input_o  & ( ((!\RA[2]~input_o  & (((\regs~2218_combout )))) # (\RA[2]~input_o  & ((!\regs~2218_combout  & (!\regs~426_q )) # (\regs~2218_combout  & ((!\regs~458_q )))))) ) ) # ( \RA[1]~input_o  & ( (!\RA[2]~input_o  & 
// ((((\regs~2218_combout ))))) # (\RA[2]~input_o  & ((!\regs~2218_combout  & (((!\regs~490_q )))) # (\regs~2218_combout  & (!\regs~522_q )))) ) )

	.dataa(!\regs~522_q ),
	.datab(!\RA[2]~input_o ),
	.datac(!\regs~490_q ),
	.datad(!\regs~2218_combout ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~458_q ),
	.datag(!\regs~426_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1134_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1134 .extended_lut = "on";
defparam \regs~1134 .lut_mask = 64'h30FF30EE30CC30EE;
defparam \regs~1134 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y5_N12
cyclonev_lcell_comb \regs~266feeder (
// Equation(s):
// \regs~266feeder_combout  = ( \Mux32~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux32~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~266feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~266feeder .extended_lut = "off";
defparam \regs~266feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~266feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y5_N14
dffeas \regs~266 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~266feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~266_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~266 .is_wysiwyg = "true";
defparam \regs~266 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y3_N44
dffeas \regs~234 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux32~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~234_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~234 .is_wysiwyg = "true";
defparam \regs~234 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y5_N0
cyclonev_lcell_comb \regs~202feeder (
// Equation(s):
// \regs~202feeder_combout  = ( \Mux32~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux32~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~202feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~202feeder .extended_lut = "off";
defparam \regs~202feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~202feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y5_N2
dffeas \regs~202 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~202feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3174_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~202_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~202 .is_wysiwyg = "true";
defparam \regs~202 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y3_N24
cyclonev_lcell_comb \regs~74feeder (
// Equation(s):
// \regs~74feeder_combout  = ( \Mux32~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux32~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~74feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~74feeder .extended_lut = "off";
defparam \regs~74feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~74feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y3_N26
dffeas \regs~74 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~74feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~3190_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~74_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~74 .is_wysiwyg = "true";
defparam \regs~74 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y3_N38
dffeas \regs~106 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux32~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~106_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~106 .is_wysiwyg = "true";
defparam \regs~106 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y3_N32
dffeas \regs~138 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux32~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3191_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~138_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~138 .is_wysiwyg = "true";
defparam \regs~138 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y3_N6
cyclonev_lcell_comb \regs~42feeder (
// Equation(s):
// \regs~42feeder_combout  = ( \BusW[4]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~42feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~42feeder .extended_lut = "off";
defparam \regs~42feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~42feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y3_N8
dffeas \regs~42 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~42feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3192_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~42 .is_wysiwyg = "true";
defparam \regs~42 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y3_N30
cyclonev_lcell_comb \regs~2214 (
// Equation(s):
// \regs~2214_combout  = ( !\RA[1]~input_o  & ( (!\RA[0]~input_o  & (((\regs~42_q  & (!\RA[2]~input_o ))))) # (\RA[0]~input_o  & ((!\regs~74_q ) # (((\RA[2]~input_o ))))) ) ) # ( \RA[1]~input_o  & ( ((!\RA[0]~input_o  & (!\regs~106_q  & (!\RA[2]~input_o ))) 
// # (\RA[0]~input_o  & (((!\regs~138_q ) # (\RA[2]~input_o ))))) ) )

	.dataa(!\regs~74_q ),
	.datab(!\RA[0]~input_o ),
	.datac(!\regs~106_q ),
	.datad(!\RA[2]~input_o ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~138_q ),
	.datag(!\regs~42_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2214_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2214 .extended_lut = "on";
defparam \regs~2214 .lut_mask = 64'h2E33F3332E33C033;
defparam \regs~2214 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y3_N2
dffeas \regs~170 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux32~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~3176_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~170_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~170 .is_wysiwyg = "true";
defparam \regs~170 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N0
cyclonev_lcell_comb \regs~1130 (
// Equation(s):
// \regs~1130_combout  = ( !\RA[1]~input_o  & ( ((!\RA[2]~input_o  & (((\regs~2214_combout )))) # (\RA[2]~input_o  & ((!\regs~2214_combout  & (!\regs~170_q )) # (\regs~2214_combout  & ((!\regs~202_q )))))) ) ) # ( \RA[1]~input_o  & ( (!\RA[2]~input_o  & 
// ((((\regs~2214_combout ))))) # (\RA[2]~input_o  & (((!\regs~2214_combout  & ((!\regs~234_q ))) # (\regs~2214_combout  & (!\regs~266_q ))))) ) )

	.dataa(!\regs~266_q ),
	.datab(!\RA[2]~input_o ),
	.datac(!\regs~234_q ),
	.datad(!\regs~202_q ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~2214_combout ),
	.datag(!\regs~170_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1130_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1130 .extended_lut = "on";
defparam \regs~1130 .lut_mask = 64'h30303030FFCCEEEE;
defparam \regs~1130 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y6_N2
dffeas \regs~618 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~618_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~618 .is_wysiwyg = "true";
defparam \regs~618 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y6_N18
cyclonev_lcell_comb \regs~650feeder (
// Equation(s):
// \regs~650feeder_combout  = ( \BusW[4]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~650feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~650feeder .extended_lut = "off";
defparam \regs~650feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~650feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y6_N19
dffeas \regs~650 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~650feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3199_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~650_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~650 .is_wysiwyg = "true";
defparam \regs~650 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y6_N24
cyclonev_lcell_comb \regs~586feeder (
// Equation(s):
// \regs~586feeder_combout  = ( \BusW[4]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~586feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~586feeder .extended_lut = "off";
defparam \regs~586feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~586feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y6_N26
dffeas \regs~586 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~586feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3198_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~586_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~586 .is_wysiwyg = "true";
defparam \regs~586 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y6_N38
dffeas \regs~554 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3200_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~554_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~554 .is_wysiwyg = "true";
defparam \regs~554 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y6_N36
cyclonev_lcell_comb \regs~2222 (
// Equation(s):
// \regs~2222_combout  = ( !\RA[1]~input_o  & ( (!\RA[2]~input_o  & ((!\RA[0]~input_o  & (\regs~554_q )) # (\RA[0]~input_o  & (((\regs~586_q )))))) # (\RA[2]~input_o  & (\RA[0]~input_o )) ) ) # ( \RA[1]~input_o  & ( (!\RA[2]~input_o  & ((!\RA[0]~input_o  & 
// (\regs~618_q )) # (\RA[0]~input_o  & (((\regs~650_q )))))) # (\RA[2]~input_o  & (\RA[0]~input_o )) ) )

	.dataa(!\RA[2]~input_o ),
	.datab(!\RA[0]~input_o ),
	.datac(!\regs~618_q ),
	.datad(!\regs~650_q ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~586_q ),
	.datag(!\regs~554_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2222_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2222 .extended_lut = "on";
defparam \regs~2222 .lut_mask = 64'h1919193B3B3B193B;
defparam \regs~2222 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y6_N54
cyclonev_lcell_comb \regs~778feeder (
// Equation(s):
// \regs~778feeder_combout  = \BusW[4]~input_o 

	.dataa(gnd),
	.datab(!\BusW[4]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~778feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~778feeder .extended_lut = "off";
defparam \regs~778feeder .lut_mask = 64'h3333333333333333;
defparam \regs~778feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y6_N55
dffeas \regs~778 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~778feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3183_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~778_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~778 .is_wysiwyg = "true";
defparam \regs~778 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y4_N38
dffeas \regs~746 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3185_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~746_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~746 .is_wysiwyg = "true";
defparam \regs~746 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y6_N48
cyclonev_lcell_comb \regs~714feeder (
// Equation(s):
// \regs~714feeder_combout  = ( \BusW[4]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~714feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~714feeder .extended_lut = "off";
defparam \regs~714feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~714feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y6_N49
dffeas \regs~714 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~714feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3182_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~714_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~714 .is_wysiwyg = "true";
defparam \regs~714 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y6_N32
dffeas \regs~682 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3184_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~682_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~682 .is_wysiwyg = "true";
defparam \regs~682 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y6_N30
cyclonev_lcell_comb \regs~1138 (
// Equation(s):
// \regs~1138_combout  = ( !\RA[1]~input_o  & ( (!\regs~2222_combout  & (((\regs~682_q  & (\RA[2]~input_o ))))) # (\regs~2222_combout  & ((((!\RA[2]~input_o ) # (\regs~714_q ))))) ) ) # ( \RA[1]~input_o  & ( (!\regs~2222_combout  & (((\regs~746_q  & 
// (\RA[2]~input_o ))))) # (\regs~2222_combout  & ((((!\RA[2]~input_o ))) # (\regs~778_q ))) ) )

	.dataa(!\regs~2222_combout ),
	.datab(!\regs~778_q ),
	.datac(!\regs~746_q ),
	.datad(!\RA[2]~input_o ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~714_q ),
	.datag(!\regs~682_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1138_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1138 .extended_lut = "on";
defparam \regs~1138 .lut_mask = 64'h550A551B555F551B;
defparam \regs~1138 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y5_N6
cyclonev_lcell_comb \regs~1146 (
// Equation(s):
// \regs~1146_combout  = ( \regs~1138_combout  & ( \RA[3]~input_o  & ( (!\RA[4]~input_o  & ((\regs~1134_combout ))) # (\RA[4]~input_o  & (\regs~1142_combout )) ) ) ) # ( !\regs~1138_combout  & ( \RA[3]~input_o  & ( (!\RA[4]~input_o  & ((\regs~1134_combout 
// ))) # (\RA[4]~input_o  & (\regs~1142_combout )) ) ) ) # ( \regs~1138_combout  & ( !\RA[3]~input_o  & ( (\regs~1130_combout ) # (\RA[4]~input_o ) ) ) ) # ( !\regs~1138_combout  & ( !\RA[3]~input_o  & ( (!\RA[4]~input_o  & \regs~1130_combout ) ) ) )

	.dataa(!\regs~1142_combout ),
	.datab(!\RA[4]~input_o ),
	.datac(!\regs~1134_combout ),
	.datad(!\regs~1130_combout ),
	.datae(!\regs~1138_combout ),
	.dataf(!\RA[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1146_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1146 .extended_lut = "off";
defparam \regs~1146 .lut_mask = 64'h00CC33FF1D1D1D1D;
defparam \regs~1146 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N75
cyclonev_io_ibuf \BusW[5]~input (
	.i(BusW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\BusW[5]~input_o ));
// synopsys translate_off
defparam \BusW[5]~input .bus_hold = "false";
defparam \BusW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X65_Y5_N2
dffeas \regs~107 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~107_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~107 .is_wysiwyg = "true";
defparam \regs~107 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y5_N12
cyclonev_lcell_comb \regs~139feeder (
// Equation(s):
// \regs~139feeder_combout  = ( \BusW[5]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~139feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~139feeder .extended_lut = "off";
defparam \regs~139feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~139feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y5_N14
dffeas \regs~139 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~139feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3191_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~139_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~139 .is_wysiwyg = "true";
defparam \regs~139 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y5_N6
cyclonev_lcell_comb \regs~75feeder (
// Equation(s):
// \regs~75feeder_combout  = ( \BusW[5]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~75feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~75feeder .extended_lut = "off";
defparam \regs~75feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~75feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y5_N7
dffeas \regs~75 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~75feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3190_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~75_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~75 .is_wysiwyg = "true";
defparam \regs~75 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y5_N14
dffeas \regs~43 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3192_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~43 .is_wysiwyg = "true";
defparam \regs~43 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y5_N12
cyclonev_lcell_comb \regs~2230 (
// Equation(s):
// \regs~2230_combout  = ( !\RA[1]~input_o  & ( (!\RA[2]~input_o  & ((!\RA[0]~input_o  & (\regs~43_q )) # (\RA[0]~input_o  & (((\regs~75_q )))))) # (\RA[2]~input_o  & (\RA[0]~input_o )) ) ) # ( \RA[1]~input_o  & ( (!\RA[2]~input_o  & ((!\RA[0]~input_o  & 
// (\regs~107_q )) # (\RA[0]~input_o  & (((\regs~139_q )))))) # (\RA[2]~input_o  & (\RA[0]~input_o )) ) )

	.dataa(!\RA[2]~input_o ),
	.datab(!\RA[0]~input_o ),
	.datac(!\regs~107_q ),
	.datad(!\regs~139_q ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~75_q ),
	.datag(!\regs~43_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2230_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2230 .extended_lut = "on";
defparam \regs~2230 .lut_mask = 64'h1919193B3B3B193B;
defparam \regs~2230 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y5_N50
dffeas \regs~235 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~235_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~235 .is_wysiwyg = "true";
defparam \regs~235 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y3_N17
dffeas \regs~203 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3174_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~203_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~203 .is_wysiwyg = "true";
defparam \regs~203 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y3_N20
dffeas \regs~267 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~267_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~267 .is_wysiwyg = "true";
defparam \regs~267 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y5_N32
dffeas \regs~171 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3176_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~171_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~171 .is_wysiwyg = "true";
defparam \regs~171 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y5_N30
cyclonev_lcell_comb \regs~1147 (
// Equation(s):
// \regs~1147_combout  = ( !\RA[1]~input_o  & ( (!\RA[2]~input_o  & (\regs~2230_combout )) # (\RA[2]~input_o  & ((!\regs~2230_combout  & (\regs~171_q )) # (\regs~2230_combout  & (((\regs~203_q )))))) ) ) # ( \RA[1]~input_o  & ( (!\RA[2]~input_o  & 
// (\regs~2230_combout )) # (\RA[2]~input_o  & ((!\regs~2230_combout  & (\regs~235_q )) # (\regs~2230_combout  & (((\regs~267_q )))))) ) )

	.dataa(!\RA[2]~input_o ),
	.datab(!\regs~2230_combout ),
	.datac(!\regs~235_q ),
	.datad(!\regs~203_q ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~267_q ),
	.datag(!\regs~171_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1147_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1147 .extended_lut = "on";
defparam \regs~1147 .lut_mask = 64'h2637262626373737;
defparam \regs~1147 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N24
cyclonev_lcell_comb \regs~1035feeder (
// Equation(s):
// \regs~1035feeder_combout  = \BusW[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\BusW[5]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1035feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1035feeder .extended_lut = "off";
defparam \regs~1035feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regs~1035feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y5_N26
dffeas \regs~1035 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~1035feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3187_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1035_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1035 .is_wysiwyg = "true";
defparam \regs~1035 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y5_N32
dffeas \regs~1003 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3189_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1003_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1003 .is_wysiwyg = "true";
defparam \regs~1003 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y5_N32
dffeas \regs~971 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3186_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~971_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~971 .is_wysiwyg = "true";
defparam \regs~971 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N36
cyclonev_lcell_comb \regs~907feeder (
// Equation(s):
// \regs~907feeder_combout  = ( \BusW[5]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~907feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~907feeder .extended_lut = "off";
defparam \regs~907feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~907feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y5_N38
dffeas \regs~907 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~907feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~907_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~907 .is_wysiwyg = "true";
defparam \regs~907 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y5_N8
dffeas \regs~875 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3205_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~875_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~875 .is_wysiwyg = "true";
defparam \regs~875 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N30
cyclonev_lcell_comb \regs~843feeder (
// Equation(s):
// \regs~843feeder_combout  = ( \BusW[5]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~843feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~843feeder .extended_lut = "off";
defparam \regs~843feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~843feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y5_N32
dffeas \regs~843 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~843feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3202_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~843_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~843 .is_wysiwyg = "true";
defparam \regs~843 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y5_N20
dffeas \regs~811 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3204_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~811_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~811 .is_wysiwyg = "true";
defparam \regs~811 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N18
cyclonev_lcell_comb \regs~2242 (
// Equation(s):
// \regs~2242_combout  = ( !\RA[1]~input_o  & ( ((!\RA[2]~input_o  & ((!\RA[0]~input_o  & (\regs~811_q )) # (\RA[0]~input_o  & ((\regs~843_q ))))) # (\RA[2]~input_o  & (((\RA[0]~input_o ))))) ) ) # ( \RA[1]~input_o  & ( (!\RA[2]~input_o  & ((!\RA[0]~input_o  
// & (((\regs~875_q )))) # (\RA[0]~input_o  & (\regs~907_q )))) # (\RA[2]~input_o  & ((((\RA[0]~input_o ))))) ) )

	.dataa(!\regs~907_q ),
	.datab(!\RA[2]~input_o ),
	.datac(!\regs~875_q ),
	.datad(!\RA[0]~input_o ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~843_q ),
	.datag(!\regs~811_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2242_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2242 .extended_lut = "on";
defparam \regs~2242 .lut_mask = 64'h0C330C770CFF0C77;
defparam \regs~2242 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y5_N2
dffeas \regs~939 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3188_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~939_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~939 .is_wysiwyg = "true";
defparam \regs~939 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N0
cyclonev_lcell_comb \regs~1159 (
// Equation(s):
// \regs~1159_combout  = ( !\RA[1]~input_o  & ( ((!\RA[2]~input_o  & (((\regs~2242_combout )))) # (\RA[2]~input_o  & ((!\regs~2242_combout  & (\regs~939_q )) # (\regs~2242_combout  & ((\regs~971_q )))))) ) ) # ( \RA[1]~input_o  & ( (!\RA[2]~input_o  & 
// ((((\regs~2242_combout ))))) # (\RA[2]~input_o  & (((!\regs~2242_combout  & ((\regs~1003_q ))) # (\regs~2242_combout  & (\regs~1035_q ))))) ) )

	.dataa(!\regs~1035_q ),
	.datab(!\RA[2]~input_o ),
	.datac(!\regs~1003_q ),
	.datad(!\regs~971_q ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~2242_combout ),
	.datag(!\regs~939_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1159_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1159 .extended_lut = "on";
defparam \regs~1159 .lut_mask = 64'h03030303CCFFDDDD;
defparam \regs~1159 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y7_N33
cyclonev_lcell_comb \regs~459feeder (
// Equation(s):
// \regs~459feeder_combout  = ( \BusW[5]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~459feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~459feeder .extended_lut = "off";
defparam \regs~459feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~459feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y7_N35
dffeas \regs~459 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~459feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3178_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~459_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~459 .is_wysiwyg = "true";
defparam \regs~459 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y7_N59
dffeas \regs~523 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~523_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~523 .is_wysiwyg = "true";
defparam \regs~523 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y7_N44
dffeas \regs~491 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~491_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~491 .is_wysiwyg = "true";
defparam \regs~491 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y7_N50
dffeas \regs~331 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~331_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~331 .is_wysiwyg = "true";
defparam \regs~331 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y7_N56
dffeas \regs~363 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~363_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~363 .is_wysiwyg = "true";
defparam \regs~363 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y7_N20
dffeas \regs~395 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~395_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~395 .is_wysiwyg = "true";
defparam \regs~395 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y7_N32
dffeas \regs~299 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~299_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~299 .is_wysiwyg = "true";
defparam \regs~299 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y7_N30
cyclonev_lcell_comb \regs~2234 (
// Equation(s):
// \regs~2234_combout  = ( !\RA[1]~input_o  & ( (!\RA[2]~input_o  & ((!\RA[0]~input_o  & (((\regs~299_q )))) # (\RA[0]~input_o  & (\regs~331_q )))) # (\RA[2]~input_o  & ((((\RA[0]~input_o ))))) ) ) # ( \RA[1]~input_o  & ( ((!\RA[2]~input_o  & 
// ((!\RA[0]~input_o  & (\regs~363_q )) # (\RA[0]~input_o  & ((\regs~395_q ))))) # (\RA[2]~input_o  & (((\RA[0]~input_o ))))) ) )

	.dataa(!\regs~331_q ),
	.datab(!\RA[2]~input_o ),
	.datac(!\regs~363_q ),
	.datad(!\RA[0]~input_o ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~395_q ),
	.datag(!\regs~299_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2234_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2234 .extended_lut = "on";
defparam \regs~2234 .lut_mask = 64'h0C770C330C770CFF;
defparam \regs~2234 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y7_N2
dffeas \regs~427 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3180_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~427_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~427 .is_wysiwyg = "true";
defparam \regs~427 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y7_N0
cyclonev_lcell_comb \regs~1151 (
// Equation(s):
// \regs~1151_combout  = ( !\RA[1]~input_o  & ( ((!\RA[2]~input_o  & (((\regs~2234_combout )))) # (\RA[2]~input_o  & ((!\regs~2234_combout  & ((\regs~427_q ))) # (\regs~2234_combout  & (\regs~459_q ))))) ) ) # ( \RA[1]~input_o  & ( ((!\RA[2]~input_o  & 
// (((\regs~2234_combout )))) # (\RA[2]~input_o  & ((!\regs~2234_combout  & ((\regs~491_q ))) # (\regs~2234_combout  & (\regs~523_q ))))) ) )

	.dataa(!\regs~459_q ),
	.datab(!\regs~523_q ),
	.datac(!\regs~491_q ),
	.datad(!\RA[2]~input_o ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~2234_combout ),
	.datag(!\regs~427_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1151_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1151 .extended_lut = "on";
defparam \regs~1151 .lut_mask = 64'h000F000FFF55FF33;
defparam \regs~1151 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y6_N38
dffeas \regs~619 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~619_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~619 .is_wysiwyg = "true";
defparam \regs~619 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y8_N0
cyclonev_lcell_comb \regs~587feeder (
// Equation(s):
// \regs~587feeder_combout  = ( \BusW[5]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~587feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~587feeder .extended_lut = "off";
defparam \regs~587feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~587feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y8_N2
dffeas \regs~587 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~587feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3198_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~587_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~587 .is_wysiwyg = "true";
defparam \regs~587 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y6_N27
cyclonev_lcell_comb \regs~651feeder (
// Equation(s):
// \regs~651feeder_combout  = ( \BusW[5]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~651feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~651feeder .extended_lut = "off";
defparam \regs~651feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~651feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y6_N29
dffeas \regs~651 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~651feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3199_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~651_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~651 .is_wysiwyg = "true";
defparam \regs~651 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y6_N20
dffeas \regs~555 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3200_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~555_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~555 .is_wysiwyg = "true";
defparam \regs~555 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y6_N18
cyclonev_lcell_comb \regs~2238 (
// Equation(s):
// \regs~2238_combout  = ( !\RA[1]~input_o  & ( (!\RA[0]~input_o  & (!\RA[2]~input_o  & (\regs~555_q ))) # (\RA[0]~input_o  & ((((\regs~587_q ))) # (\RA[2]~input_o ))) ) ) # ( \RA[1]~input_o  & ( (!\RA[0]~input_o  & (!\RA[2]~input_o  & (\regs~619_q ))) # 
// (\RA[0]~input_o  & ((((\regs~651_q ))) # (\RA[2]~input_o ))) ) )

	.dataa(!\RA[0]~input_o ),
	.datab(!\RA[2]~input_o ),
	.datac(!\regs~619_q ),
	.datad(!\regs~587_q ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~651_q ),
	.datag(!\regs~555_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2238_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2238 .extended_lut = "on";
defparam \regs~2238 .lut_mask = 64'h195D1919195D5D5D;
defparam \regs~2238 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y6_N57
cyclonev_lcell_comb \regs~779feeder (
// Equation(s):
// \regs~779feeder_combout  = ( \BusW[5]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~779feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~779feeder .extended_lut = "off";
defparam \regs~779feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~779feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y6_N58
dffeas \regs~779 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~779feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3183_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~779_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~779 .is_wysiwyg = "true";
defparam \regs~779 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y6_N2
dffeas \regs~747 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3185_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~747_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~747 .is_wysiwyg = "true";
defparam \regs~747 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y6_N51
cyclonev_lcell_comb \regs~715feeder (
// Equation(s):
// \regs~715feeder_combout  = ( \BusW[5]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~715feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~715feeder .extended_lut = "off";
defparam \regs~715feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~715feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y6_N53
dffeas \regs~715 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~715feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3182_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~715_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~715 .is_wysiwyg = "true";
defparam \regs~715 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y6_N2
dffeas \regs~683 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3184_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~683_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~683 .is_wysiwyg = "true";
defparam \regs~683 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y6_N0
cyclonev_lcell_comb \regs~1155 (
// Equation(s):
// \regs~1155_combout  = ( !\RA[1]~input_o  & ( (!\regs~2238_combout  & (((\regs~683_q  & (\RA[2]~input_o ))))) # (\regs~2238_combout  & ((((!\RA[2]~input_o ) # (\regs~715_q ))))) ) ) # ( \RA[1]~input_o  & ( (!\regs~2238_combout  & (((\regs~747_q  & 
// (\RA[2]~input_o ))))) # (\regs~2238_combout  & ((((!\RA[2]~input_o ))) # (\regs~779_q ))) ) )

	.dataa(!\regs~2238_combout ),
	.datab(!\regs~779_q ),
	.datac(!\regs~747_q ),
	.datad(!\RA[2]~input_o ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~715_q ),
	.datag(!\regs~683_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1155_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1155 .extended_lut = "on";
defparam \regs~1155 .lut_mask = 64'h550A551B555F551B;
defparam \regs~1155 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y7_N6
cyclonev_lcell_comb \regs~1163 (
// Equation(s):
// \regs~1163_combout  = ( \regs~1151_combout  & ( \regs~1155_combout  & ( (!\RA[4]~input_o  & (((\RA[3]~input_o )) # (\regs~1147_combout ))) # (\RA[4]~input_o  & (((!\RA[3]~input_o ) # (\regs~1159_combout )))) ) ) ) # ( !\regs~1151_combout  & ( 
// \regs~1155_combout  & ( (!\RA[4]~input_o  & (\regs~1147_combout  & (!\RA[3]~input_o ))) # (\RA[4]~input_o  & (((!\RA[3]~input_o ) # (\regs~1159_combout )))) ) ) ) # ( \regs~1151_combout  & ( !\regs~1155_combout  & ( (!\RA[4]~input_o  & (((\RA[3]~input_o 
// )) # (\regs~1147_combout ))) # (\RA[4]~input_o  & (((\RA[3]~input_o  & \regs~1159_combout )))) ) ) ) # ( !\regs~1151_combout  & ( !\regs~1155_combout  & ( (!\RA[4]~input_o  & (\regs~1147_combout  & (!\RA[3]~input_o ))) # (\RA[4]~input_o  & 
// (((\RA[3]~input_o  & \regs~1159_combout )))) ) ) )

	.dataa(!\regs~1147_combout ),
	.datab(!\RA[4]~input_o ),
	.datac(!\RA[3]~input_o ),
	.datad(!\regs~1159_combout ),
	.datae(!\regs~1151_combout ),
	.dataf(!\regs~1155_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1163_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1163 .extended_lut = "off";
defparam \regs~1163 .lut_mask = 64'h40434C4F70737C7F;
defparam \regs~1163 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N58
cyclonev_io_ibuf \BusW[6]~input (
	.i(BusW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\BusW[6]~input_o ));
// synopsys translate_off
defparam \BusW[6]~input .bus_hold = "false";
defparam \BusW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X57_Y4_N5
dffeas \regs~204 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3174_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~204_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~204 .is_wysiwyg = "true";
defparam \regs~204 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y4_N32
dffeas \regs~236 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~236_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~236 .is_wysiwyg = "true";
defparam \regs~236 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y5_N23
dffeas \regs~140 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3191_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~140_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~140 .is_wysiwyg = "true";
defparam \regs~140 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y4_N38
dffeas \regs~108 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~108_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~108 .is_wysiwyg = "true";
defparam \regs~108 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y3_N47
dffeas \regs~76 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3190_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~76_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~76 .is_wysiwyg = "true";
defparam \regs~76 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y4_N14
dffeas \regs~44 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3192_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~44 .is_wysiwyg = "true";
defparam \regs~44 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N12
cyclonev_lcell_comb \regs~2246 (
// Equation(s):
// \regs~2246_combout  = ( !\RA[1]~input_o  & ( ((!\RA[2]~input_o  & ((!\RA[0]~input_o  & (\regs~44_q )) # (\RA[0]~input_o  & ((\regs~76_q ))))) # (\RA[2]~input_o  & (((\RA[0]~input_o ))))) ) ) # ( \RA[1]~input_o  & ( (!\RA[2]~input_o  & (((!\RA[0]~input_o  
// & ((\regs~108_q ))) # (\RA[0]~input_o  & (\regs~140_q ))))) # (\RA[2]~input_o  & ((((\RA[0]~input_o ))))) ) )

	.dataa(!\regs~140_q ),
	.datab(!\RA[2]~input_o ),
	.datac(!\regs~108_q ),
	.datad(!\regs~76_q ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\RA[0]~input_o ),
	.datag(!\regs~44_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2246_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2246 .extended_lut = "on";
defparam \regs~2246 .lut_mask = 64'h0C0C0C0C33FF7777;
defparam \regs~2246 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N18
cyclonev_lcell_comb \regs~268feeder (
// Equation(s):
// \regs~268feeder_combout  = ( \BusW[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~268feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~268feeder .extended_lut = "off";
defparam \regs~268feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~268feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y4_N20
dffeas \regs~268 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~268feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~268_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~268 .is_wysiwyg = "true";
defparam \regs~268 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y4_N2
dffeas \regs~172 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3176_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~172_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~172 .is_wysiwyg = "true";
defparam \regs~172 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N0
cyclonev_lcell_comb \regs~1164 (
// Equation(s):
// \regs~1164_combout  = ( !\RA[1]~input_o  & ( (!\RA[2]~input_o  & ((((\regs~2246_combout ))))) # (\RA[2]~input_o  & ((!\regs~2246_combout  & (((\regs~172_q )))) # (\regs~2246_combout  & (\regs~204_q )))) ) ) # ( \RA[1]~input_o  & ( ((!\RA[2]~input_o  & 
// (((\regs~2246_combout )))) # (\RA[2]~input_o  & ((!\regs~2246_combout  & (\regs~236_q )) # (\regs~2246_combout  & ((\regs~268_q )))))) ) )

	.dataa(!\regs~204_q ),
	.datab(!\RA[2]~input_o ),
	.datac(!\regs~236_q ),
	.datad(!\regs~2246_combout ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~268_q ),
	.datag(!\regs~172_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1164_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1164 .extended_lut = "on";
defparam \regs~1164 .lut_mask = 64'h03DD03CC03DD03FF;
defparam \regs~1164 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y3_N59
dffeas \regs~844 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3202_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~844_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~844 .is_wysiwyg = "true";
defparam \regs~844 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y4_N20
dffeas \regs~908 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~908_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~908 .is_wysiwyg = "true";
defparam \regs~908 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y4_N38
dffeas \regs~876 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3205_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~876_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~876 .is_wysiwyg = "true";
defparam \regs~876 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y4_N38
dffeas \regs~812 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3204_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~812_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~812 .is_wysiwyg = "true";
defparam \regs~812 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N36
cyclonev_lcell_comb \regs~2258 (
// Equation(s):
// \regs~2258_combout  = ( !\RA[1]~input_o  & ( ((!\RA[0]~input_o  & (((\regs~812_q  & !\RA[2]~input_o )))) # (\RA[0]~input_o  & (((\RA[2]~input_o )) # (\regs~844_q )))) ) ) # ( \RA[1]~input_o  & ( ((!\RA[0]~input_o  & (((\regs~876_q  & !\RA[2]~input_o )))) 
// # (\RA[0]~input_o  & (((\RA[2]~input_o )) # (\regs~908_q )))) ) )

	.dataa(!\regs~844_q ),
	.datab(!\regs~908_q ),
	.datac(!\regs~876_q ),
	.datad(!\RA[0]~input_o ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\RA[2]~input_o ),
	.datag(!\regs~812_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2258_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2258 .extended_lut = "on";
defparam \regs~2258 .lut_mask = 64'h0F550F3300FF00FF;
defparam \regs~2258 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y4_N8
dffeas \regs~1004 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3189_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1004_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1004 .is_wysiwyg = "true";
defparam \regs~1004 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y5_N57
cyclonev_lcell_comb \regs~972feeder (
// Equation(s):
// \regs~972feeder_combout  = ( \BusW[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~972feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~972feeder .extended_lut = "off";
defparam \regs~972feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~972feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y5_N59
dffeas \regs~972 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~972feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3186_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~972_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~972 .is_wysiwyg = "true";
defparam \regs~972 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y3_N9
cyclonev_lcell_comb \regs~1036feeder (
// Equation(s):
// \regs~1036feeder_combout  = ( \BusW[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1036feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1036feeder .extended_lut = "off";
defparam \regs~1036feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1036feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y3_N11
dffeas \regs~1036 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~1036feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3187_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1036_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1036 .is_wysiwyg = "true";
defparam \regs~1036 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y4_N2
dffeas \regs~940 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3188_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~940_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~940 .is_wysiwyg = "true";
defparam \regs~940 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N0
cyclonev_lcell_comb \regs~1176 (
// Equation(s):
// \regs~1176_combout  = ( !\RA[1]~input_o  & ( (!\regs~2258_combout  & (\RA[2]~input_o  & (\regs~940_q ))) # (\regs~2258_combout  & ((!\RA[2]~input_o ) # (((\regs~972_q ))))) ) ) # ( \RA[1]~input_o  & ( (!\regs~2258_combout  & (\RA[2]~input_o  & 
// (\regs~1004_q ))) # (\regs~2258_combout  & ((!\RA[2]~input_o ) # (((\regs~1036_q ))))) ) )

	.dataa(!\regs~2258_combout ),
	.datab(!\RA[2]~input_o ),
	.datac(!\regs~1004_q ),
	.datad(!\regs~972_q ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~1036_q ),
	.datag(!\regs~940_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1176_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1176 .extended_lut = "on";
defparam \regs~1176 .lut_mask = 64'h4657464646575757;
defparam \regs~1176 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y8_N36
cyclonev_lcell_comb \regs~332feeder (
// Equation(s):
// \regs~332feeder_combout  = ( \BusW[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~332feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~332feeder .extended_lut = "off";
defparam \regs~332feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~332feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y8_N38
dffeas \regs~332 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~332feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~332_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~332 .is_wysiwyg = "true";
defparam \regs~332 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y8_N8
dffeas \regs~364 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~364_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~364 .is_wysiwyg = "true";
defparam \regs~364 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y8_N12
cyclonev_lcell_comb \regs~396feeder (
// Equation(s):
// \regs~396feeder_combout  = \BusW[6]~input_o 

	.dataa(gnd),
	.datab(!\BusW[6]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~396feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~396feeder .extended_lut = "off";
defparam \regs~396feeder .lut_mask = 64'h3333333333333333;
defparam \regs~396feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y8_N13
dffeas \regs~396 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~396feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~396_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~396 .is_wysiwyg = "true";
defparam \regs~396 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y8_N2
dffeas \regs~300 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~300_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~300 .is_wysiwyg = "true";
defparam \regs~300 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y8_N0
cyclonev_lcell_comb \regs~2250 (
// Equation(s):
// \regs~2250_combout  = ( !\RA[1]~input_o  & ( (!\RA[0]~input_o  & (((\regs~300_q  & (!\RA[2]~input_o ))))) # (\RA[0]~input_o  & ((((\RA[2]~input_o ))) # (\regs~332_q ))) ) ) # ( \RA[1]~input_o  & ( ((!\RA[0]~input_o  & (\regs~364_q  & (!\RA[2]~input_o ))) 
// # (\RA[0]~input_o  & (((\regs~396_q ) # (\RA[2]~input_o ))))) ) )

	.dataa(!\regs~332_q ),
	.datab(!\RA[0]~input_o ),
	.datac(!\regs~364_q ),
	.datad(!\RA[2]~input_o ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~396_q ),
	.datag(!\regs~300_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2250_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2250 .extended_lut = "on";
defparam \regs~2250 .lut_mask = 64'h1D330C331D333F33;
defparam \regs~2250 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y7_N20
dffeas \regs~492 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~492_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~492 .is_wysiwyg = "true";
defparam \regs~492 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y5_N33
cyclonev_lcell_comb \regs~524feeder (
// Equation(s):
// \regs~524feeder_combout  = ( \BusW[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~524feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~524feeder .extended_lut = "off";
defparam \regs~524feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~524feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y5_N35
dffeas \regs~524 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~524feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~524_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~524 .is_wysiwyg = "true";
defparam \regs~524 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y7_N41
dffeas \regs~460 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3178_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~460_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~460 .is_wysiwyg = "true";
defparam \regs~460 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y7_N2
dffeas \regs~428 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3180_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~428_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~428 .is_wysiwyg = "true";
defparam \regs~428 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y7_N0
cyclonev_lcell_comb \regs~1168 (
// Equation(s):
// \regs~1168_combout  = ( !\RA[1]~input_o  & ( (!\regs~2250_combout  & (\RA[2]~input_o  & (\regs~428_q ))) # (\regs~2250_combout  & ((!\RA[2]~input_o ) # (((\regs~460_q ))))) ) ) # ( \RA[1]~input_o  & ( (!\regs~2250_combout  & (\RA[2]~input_o  & 
// (\regs~492_q ))) # (\regs~2250_combout  & ((!\RA[2]~input_o ) # (((\regs~524_q ))))) ) )

	.dataa(!\regs~2250_combout ),
	.datab(!\RA[2]~input_o ),
	.datac(!\regs~492_q ),
	.datad(!\regs~524_q ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~460_q ),
	.datag(!\regs~428_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1168_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1168 .extended_lut = "on";
defparam \regs~1168 .lut_mask = 64'h4646465757574657;
defparam \regs~1168 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y8_N56
dffeas \regs~620 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~620_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~620 .is_wysiwyg = "true";
defparam \regs~620 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y7_N18
cyclonev_lcell_comb \regs~588feeder (
// Equation(s):
// \regs~588feeder_combout  = ( \BusW[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~588feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~588feeder .extended_lut = "off";
defparam \regs~588feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~588feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y7_N19
dffeas \regs~588 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~588feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3198_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~588_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~588 .is_wysiwyg = "true";
defparam \regs~588 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y8_N20
dffeas \regs~652 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3199_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~652_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~652 .is_wysiwyg = "true";
defparam \regs~652 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y8_N32
dffeas \regs~556 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3200_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~556_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~556 .is_wysiwyg = "true";
defparam \regs~556 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y8_N30
cyclonev_lcell_comb \regs~2254 (
// Equation(s):
// \regs~2254_combout  = ( !\RA[1]~input_o  & ( (!\RA[2]~input_o  & ((!\RA[0]~input_o  & (\regs~556_q )) # (\RA[0]~input_o  & (((\regs~588_q )))))) # (\RA[2]~input_o  & (\RA[0]~input_o )) ) ) # ( \RA[1]~input_o  & ( (!\RA[2]~input_o  & ((!\RA[0]~input_o  & 
// (\regs~620_q )) # (\RA[0]~input_o  & (((\regs~652_q )))))) # (\RA[2]~input_o  & (\RA[0]~input_o )) ) )

	.dataa(!\RA[2]~input_o ),
	.datab(!\RA[0]~input_o ),
	.datac(!\regs~620_q ),
	.datad(!\regs~588_q ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~652_q ),
	.datag(!\regs~556_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2254_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2254 .extended_lut = "on";
defparam \regs~2254 .lut_mask = 64'h193B1919193B3B3B;
defparam \regs~2254 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y8_N50
dffeas \regs~748 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3185_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~748_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~748 .is_wysiwyg = "true";
defparam \regs~748 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y7_N26
dffeas \regs~780 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3183_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~780_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~780 .is_wysiwyg = "true";
defparam \regs~780 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y6_N0
cyclonev_lcell_comb \regs~716feeder (
// Equation(s):
// \regs~716feeder_combout  = ( \BusW[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~716feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~716feeder .extended_lut = "off";
defparam \regs~716feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~716feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y6_N1
dffeas \regs~716 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~716feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3182_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~716_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~716 .is_wysiwyg = "true";
defparam \regs~716 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y8_N2
dffeas \regs~684 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3184_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~684_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~684 .is_wysiwyg = "true";
defparam \regs~684 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y8_N0
cyclonev_lcell_comb \regs~1172 (
// Equation(s):
// \regs~1172_combout  = ( !\RA[1]~input_o  & ( (!\RA[2]~input_o  & (\regs~2254_combout )) # (\RA[2]~input_o  & ((!\regs~2254_combout  & (\regs~684_q )) # (\regs~2254_combout  & (((\regs~716_q )))))) ) ) # ( \RA[1]~input_o  & ( (!\RA[2]~input_o  & 
// (\regs~2254_combout )) # (\RA[2]~input_o  & ((!\regs~2254_combout  & (\regs~748_q )) # (\regs~2254_combout  & (((\regs~780_q )))))) ) )

	.dataa(!\RA[2]~input_o ),
	.datab(!\regs~2254_combout ),
	.datac(!\regs~748_q ),
	.datad(!\regs~780_q ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~716_q ),
	.datag(!\regs~684_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1172_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1172 .extended_lut = "on";
defparam \regs~1172 .lut_mask = 64'h2626263737372637;
defparam \regs~1172 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y4_N33
cyclonev_lcell_comb \regs~1180 (
// Equation(s):
// \regs~1180_combout  = ( \regs~1172_combout  & ( \RA[3]~input_o  & ( (!\RA[4]~input_o  & ((\regs~1168_combout ))) # (\RA[4]~input_o  & (\regs~1176_combout )) ) ) ) # ( !\regs~1172_combout  & ( \RA[3]~input_o  & ( (!\RA[4]~input_o  & ((\regs~1168_combout 
// ))) # (\RA[4]~input_o  & (\regs~1176_combout )) ) ) ) # ( \regs~1172_combout  & ( !\RA[3]~input_o  & ( (\RA[4]~input_o ) # (\regs~1164_combout ) ) ) ) # ( !\regs~1172_combout  & ( !\RA[3]~input_o  & ( (\regs~1164_combout  & !\RA[4]~input_o ) ) ) )

	.dataa(!\regs~1164_combout ),
	.datab(!\regs~1176_combout ),
	.datac(!\regs~1168_combout ),
	.datad(!\RA[4]~input_o ),
	.datae(!\regs~1172_combout ),
	.dataf(!\RA[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1180_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1180 .extended_lut = "off";
defparam \regs~1180 .lut_mask = 64'h550055FF0F330F33;
defparam \regs~1180 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y6_N21
cyclonev_io_ibuf \BusW[7]~input (
	.i(BusW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\BusW[7]~input_o ));
// synopsys translate_off
defparam \BusW[7]~input .bus_hold = "false";
defparam \BusW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N36
cyclonev_lcell_comb \regs~1037feeder (
// Equation(s):
// \regs~1037feeder_combout  = ( \BusW[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1037feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1037feeder .extended_lut = "off";
defparam \regs~1037feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1037feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y4_N38
dffeas \regs~1037 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~1037feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3187_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1037_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1037 .is_wysiwyg = "true";
defparam \regs~1037 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y4_N26
dffeas \regs~877 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3205_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~877_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~877 .is_wysiwyg = "true";
defparam \regs~877 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N15
cyclonev_lcell_comb \regs~845feeder (
// Equation(s):
// \regs~845feeder_combout  = ( \BusW[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~845feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~845feeder .extended_lut = "off";
defparam \regs~845feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~845feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y5_N16
dffeas \regs~845 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~845feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3202_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~845_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~845 .is_wysiwyg = "true";
defparam \regs~845 .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y4_N31
dffeas \regs~909 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~909_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~909 .is_wysiwyg = "true";
defparam \regs~909 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y4_N32
dffeas \regs~813 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3204_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~813_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~813 .is_wysiwyg = "true";
defparam \regs~813 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N30
cyclonev_lcell_comb \regs~2274 (
// Equation(s):
// \regs~2274_combout  = ( !\RA[1]~input_o  & ( (!\RA[2]~input_o  & ((!\RA[0]~input_o  & (\regs~813_q )) # (\RA[0]~input_o  & (((\regs~845_q )))))) # (\RA[2]~input_o  & (\RA[0]~input_o )) ) ) # ( \RA[1]~input_o  & ( (!\RA[2]~input_o  & ((!\RA[0]~input_o  & 
// (\regs~877_q )) # (\RA[0]~input_o  & (((\regs~909_q )))))) # (\RA[2]~input_o  & (\RA[0]~input_o )) ) )

	.dataa(!\RA[2]~input_o ),
	.datab(!\RA[0]~input_o ),
	.datac(!\regs~877_q ),
	.datad(!\regs~845_q ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~909_q ),
	.datag(!\regs~813_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2274_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2274 .extended_lut = "on";
defparam \regs~2274 .lut_mask = 64'h193B1919193B3B3B;
defparam \regs~2274 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y4_N50
dffeas \regs~1005 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3189_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1005_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1005 .is_wysiwyg = "true";
defparam \regs~1005 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N30
cyclonev_lcell_comb \regs~973feeder (
// Equation(s):
// \regs~973feeder_combout  = ( \BusW[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~973feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~973feeder .extended_lut = "off";
defparam \regs~973feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~973feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y4_N32
dffeas \regs~973 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~973feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3186_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~973_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~973 .is_wysiwyg = "true";
defparam \regs~973 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y4_N38
dffeas \regs~941 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3188_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~941_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~941 .is_wysiwyg = "true";
defparam \regs~941 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N36
cyclonev_lcell_comb \regs~1193 (
// Equation(s):
// \regs~1193_combout  = ( !\RA[1]~input_o  & ( ((!\regs~2274_combout  & (\regs~941_q  & (\RA[2]~input_o ))) # (\regs~2274_combout  & (((!\RA[2]~input_o ) # (\regs~973_q ))))) ) ) # ( \RA[1]~input_o  & ( (!\regs~2274_combout  & (((\regs~1005_q  & 
// (\RA[2]~input_o ))))) # (\regs~2274_combout  & ((((!\RA[2]~input_o ))) # (\regs~1037_q ))) ) )

	.dataa(!\regs~1037_q ),
	.datab(!\regs~2274_combout ),
	.datac(!\regs~1005_q ),
	.datad(!\RA[2]~input_o ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~973_q ),
	.datag(!\regs~941_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1193_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1193 .extended_lut = "on";
defparam \regs~1193 .lut_mask = 64'h330C331D333F331D;
defparam \regs~1193 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y4_N50
dffeas \regs~621 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~621_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~621 .is_wysiwyg = "true";
defparam \regs~621 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y6_N14
dffeas \regs~589 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3198_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~589_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~589 .is_wysiwyg = "true";
defparam \regs~589 .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y3_N38
dffeas \regs~653 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3199_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~653_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~653 .is_wysiwyg = "true";
defparam \regs~653 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y4_N35
dffeas \regs~557 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3200_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~557_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~557 .is_wysiwyg = "true";
defparam \regs~557 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N33
cyclonev_lcell_comb \regs~2270 (
// Equation(s):
// \regs~2270_combout  = ( !\RA[1]~input_o  & ( (!\RA[0]~input_o  & (!\RA[2]~input_o  & (\regs~557_q ))) # (\RA[0]~input_o  & ((((\regs~589_q ))) # (\RA[2]~input_o ))) ) ) # ( \RA[1]~input_o  & ( (!\RA[0]~input_o  & (!\RA[2]~input_o  & (\regs~621_q ))) # 
// (\RA[0]~input_o  & ((((\regs~653_q ))) # (\RA[2]~input_o ))) ) )

	.dataa(!\RA[0]~input_o ),
	.datab(!\RA[2]~input_o ),
	.datac(!\regs~621_q ),
	.datad(!\regs~589_q ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~653_q ),
	.datag(!\regs~557_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2270_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2270 .extended_lut = "on";
defparam \regs~2270 .lut_mask = 64'h195D1919195D5D5D;
defparam \regs~2270 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y4_N47
dffeas \regs~781 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3183_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~781_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~781 .is_wysiwyg = "true";
defparam \regs~781 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y4_N56
dffeas \regs~749 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3185_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~749_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~749 .is_wysiwyg = "true";
defparam \regs~749 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y5_N35
dffeas \regs~717 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3182_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~717_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~717 .is_wysiwyg = "true";
defparam \regs~717 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y4_N38
dffeas \regs~685 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3184_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~685_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~685 .is_wysiwyg = "true";
defparam \regs~685 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N36
cyclonev_lcell_comb \regs~1189 (
// Equation(s):
// \regs~1189_combout  = ( !\RA[1]~input_o  & ( (!\regs~2270_combout  & (((\regs~685_q  & (\RA[2]~input_o ))))) # (\regs~2270_combout  & ((((!\RA[2]~input_o ) # (\regs~717_q ))))) ) ) # ( \RA[1]~input_o  & ( (!\regs~2270_combout  & (((\regs~749_q  & 
// (\RA[2]~input_o ))))) # (\regs~2270_combout  & ((((!\RA[2]~input_o ))) # (\regs~781_q ))) ) )

	.dataa(!\regs~2270_combout ),
	.datab(!\regs~781_q ),
	.datac(!\regs~749_q ),
	.datad(!\RA[2]~input_o ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~717_q ),
	.datag(!\regs~685_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1189_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1189 .extended_lut = "on";
defparam \regs~1189 .lut_mask = 64'h550A551B555F551B;
defparam \regs~1189 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y4_N30
cyclonev_lcell_comb \regs~205feeder (
// Equation(s):
// \regs~205feeder_combout  = ( \BusW[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~205feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~205feeder .extended_lut = "off";
defparam \regs~205feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~205feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y4_N32
dffeas \regs~205 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~205feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3174_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~205_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~205 .is_wysiwyg = "true";
defparam \regs~205 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y5_N2
dffeas \regs~237 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~237_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~237 .is_wysiwyg = "true";
defparam \regs~237 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y3_N26
dffeas \regs~109 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~109_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~109 .is_wysiwyg = "true";
defparam \regs~109 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N18
cyclonev_lcell_comb \regs~141feeder (
// Equation(s):
// \regs~141feeder_combout  = ( \BusW[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~141feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~141feeder .extended_lut = "off";
defparam \regs~141feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~141feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y3_N20
dffeas \regs~141 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~141feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3191_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~141_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~141 .is_wysiwyg = "true";
defparam \regs~141 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N42
cyclonev_lcell_comb \regs~77feeder (
// Equation(s):
// \regs~77feeder_combout  = ( \BusW[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~77feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~77feeder .extended_lut = "off";
defparam \regs~77feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~77feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y3_N44
dffeas \regs~77 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~77feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3190_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~77_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~77 .is_wysiwyg = "true";
defparam \regs~77 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y3_N2
dffeas \regs~45 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3192_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~45 .is_wysiwyg = "true";
defparam \regs~45 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y3_N0
cyclonev_lcell_comb \regs~2262 (
// Equation(s):
// \regs~2262_combout  = ( !\RA[1]~input_o  & ( (!\RA[0]~input_o  & (!\RA[2]~input_o  & (\regs~45_q ))) # (\RA[0]~input_o  & ((((\regs~77_q ))) # (\RA[2]~input_o ))) ) ) # ( \RA[1]~input_o  & ( (!\RA[0]~input_o  & (!\RA[2]~input_o  & (\regs~109_q ))) # 
// (\RA[0]~input_o  & ((((\regs~141_q ))) # (\RA[2]~input_o ))) ) )

	.dataa(!\RA[0]~input_o ),
	.datab(!\RA[2]~input_o ),
	.datac(!\regs~109_q ),
	.datad(!\regs~141_q ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~77_q ),
	.datag(!\regs~45_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2262_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2262 .extended_lut = "on";
defparam \regs~2262 .lut_mask = 64'h1919195D5D5D195D;
defparam \regs~2262 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y5_N12
cyclonev_lcell_comb \regs~269feeder (
// Equation(s):
// \regs~269feeder_combout  = ( \BusW[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~269feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~269feeder .extended_lut = "off";
defparam \regs~269feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~269feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y5_N13
dffeas \regs~269 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~269feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~269_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~269 .is_wysiwyg = "true";
defparam \regs~269 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y5_N14
dffeas \regs~173 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3176_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~173_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~173 .is_wysiwyg = "true";
defparam \regs~173 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N12
cyclonev_lcell_comb \regs~1181 (
// Equation(s):
// \regs~1181_combout  = ( !\RA[1]~input_o  & ( (!\RA[2]~input_o  & ((((\regs~2262_combout ))))) # (\RA[2]~input_o  & ((!\regs~2262_combout  & (((\regs~173_q )))) # (\regs~2262_combout  & (\regs~205_q )))) ) ) # ( \RA[1]~input_o  & ( (!\RA[2]~input_o  & 
// ((((\regs~2262_combout ))))) # (\RA[2]~input_o  & (((!\regs~2262_combout  & (\regs~237_q )) # (\regs~2262_combout  & ((\regs~269_q )))))) ) )

	.dataa(!\RA[2]~input_o ),
	.datab(!\regs~205_q ),
	.datac(!\regs~237_q ),
	.datad(!\regs~2262_combout ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~269_q ),
	.datag(!\regs~173_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1181_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1181 .extended_lut = "on";
defparam \regs~1181 .lut_mask = 64'h05BB05AA05BB05FF;
defparam \regs~1181 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N27
cyclonev_lcell_comb \regs~525feeder (
// Equation(s):
// \regs~525feeder_combout  = ( \BusW[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~525feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~525feeder .extended_lut = "off";
defparam \regs~525feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~525feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y6_N29
dffeas \regs~525 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~525feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~525_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~525 .is_wysiwyg = "true";
defparam \regs~525 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y5_N8
dffeas \regs~493 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~493_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~493 .is_wysiwyg = "true";
defparam \regs~493 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N51
cyclonev_lcell_comb \regs~461feeder (
// Equation(s):
// \regs~461feeder_combout  = ( \BusW[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~461feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~461feeder .extended_lut = "off";
defparam \regs~461feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~461feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y6_N53
dffeas \regs~461 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~461feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3178_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~461_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~461 .is_wysiwyg = "true";
defparam \regs~461 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y7_N52
dffeas \regs~333 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~333_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~333 .is_wysiwyg = "true";
defparam \regs~333 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y7_N44
dffeas \regs~365 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~365_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~365 .is_wysiwyg = "true";
defparam \regs~365 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y7_N27
cyclonev_lcell_comb \regs~397feeder (
// Equation(s):
// \regs~397feeder_combout  = ( \BusW[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~397feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~397feeder .extended_lut = "off";
defparam \regs~397feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~397feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y7_N28
dffeas \regs~397 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~397feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~397_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~397 .is_wysiwyg = "true";
defparam \regs~397 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y7_N38
dffeas \regs~301 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~301_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~301 .is_wysiwyg = "true";
defparam \regs~301 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y7_N36
cyclonev_lcell_comb \regs~2266 (
// Equation(s):
// \regs~2266_combout  = ( !\RA[1]~input_o  & ( (!\RA[2]~input_o  & (((!\RA[0]~input_o  & ((\regs~301_q ))) # (\RA[0]~input_o  & (\regs~333_q ))))) # (\RA[2]~input_o  & ((((\RA[0]~input_o ))))) ) ) # ( \RA[1]~input_o  & ( (!\RA[2]~input_o  & 
// (((!\RA[0]~input_o  & (\regs~365_q )) # (\RA[0]~input_o  & ((\regs~397_q )))))) # (\RA[2]~input_o  & ((((\RA[0]~input_o ))))) ) )

	.dataa(!\RA[2]~input_o ),
	.datab(!\regs~333_q ),
	.datac(!\regs~365_q ),
	.datad(!\regs~397_q ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\RA[0]~input_o ),
	.datag(!\regs~301_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2266_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2266 .extended_lut = "on";
defparam \regs~2266 .lut_mask = 64'h0A0A0A0A777755FF;
defparam \regs~2266 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y6_N32
dffeas \regs~429 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3180_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~429_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~429 .is_wysiwyg = "true";
defparam \regs~429 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y6_N30
cyclonev_lcell_comb \regs~1185 (
// Equation(s):
// \regs~1185_combout  = ( !\RA[1]~input_o  & ( ((!\RA[2]~input_o  & (((\regs~2266_combout )))) # (\RA[2]~input_o  & ((!\regs~2266_combout  & (\regs~429_q )) # (\regs~2266_combout  & ((\regs~461_q )))))) ) ) # ( \RA[1]~input_o  & ( (!\RA[2]~input_o  & 
// ((((\regs~2266_combout ))))) # (\RA[2]~input_o  & (((!\regs~2266_combout  & ((\regs~493_q ))) # (\regs~2266_combout  & (\regs~525_q ))))) ) )

	.dataa(!\regs~525_q ),
	.datab(!\RA[2]~input_o ),
	.datac(!\regs~493_q ),
	.datad(!\regs~461_q ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~2266_combout ),
	.datag(!\regs~429_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1185_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1185 .extended_lut = "on";
defparam \regs~1185 .lut_mask = 64'h03030303CCFFDDDD;
defparam \regs~1185 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y4_N12
cyclonev_lcell_comb \regs~1197 (
// Equation(s):
// \regs~1197_combout  = ( \regs~1181_combout  & ( \regs~1185_combout  & ( (!\RA[4]~input_o ) # ((!\RA[3]~input_o  & ((\regs~1189_combout ))) # (\RA[3]~input_o  & (\regs~1193_combout ))) ) ) ) # ( !\regs~1181_combout  & ( \regs~1185_combout  & ( 
// (!\RA[3]~input_o  & (((\regs~1189_combout  & \RA[4]~input_o )))) # (\RA[3]~input_o  & (((!\RA[4]~input_o )) # (\regs~1193_combout ))) ) ) ) # ( \regs~1181_combout  & ( !\regs~1185_combout  & ( (!\RA[3]~input_o  & (((!\RA[4]~input_o ) # (\regs~1189_combout 
// )))) # (\RA[3]~input_o  & (\regs~1193_combout  & ((\RA[4]~input_o )))) ) ) ) # ( !\regs~1181_combout  & ( !\regs~1185_combout  & ( (\RA[4]~input_o  & ((!\RA[3]~input_o  & ((\regs~1189_combout ))) # (\RA[3]~input_o  & (\regs~1193_combout )))) ) ) )

	.dataa(!\regs~1193_combout ),
	.datab(!\RA[3]~input_o ),
	.datac(!\regs~1189_combout ),
	.datad(!\RA[4]~input_o ),
	.datae(!\regs~1181_combout ),
	.dataf(!\regs~1185_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1197_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1197 .extended_lut = "off";
defparam \regs~1197 .lut_mask = 64'h001DCC1D331DFF1D;
defparam \regs~1197 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N35
cyclonev_io_ibuf \BusW[8]~input (
	.i(BusW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\BusW[8]~input_o ));
// synopsys translate_off
defparam \BusW[8]~input .bus_hold = "false";
defparam \BusW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X73_Y5_N38
dffeas \regs~974 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3186_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~974_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~974 .is_wysiwyg = "true";
defparam \regs~974 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y5_N35
dffeas \regs~1006 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3189_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1006_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1006 .is_wysiwyg = "true";
defparam \regs~1006 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y5_N29
dffeas \regs~1038 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3187_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1038_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1038 .is_wysiwyg = "true";
defparam \regs~1038 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N57
cyclonev_lcell_comb \regs~910feeder (
// Equation(s):
// \regs~910feeder_combout  = ( \BusW[8]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~910feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~910feeder .extended_lut = "off";
defparam \regs~910feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~910feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y5_N58
dffeas \regs~910 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~910feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~910_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~910 .is_wysiwyg = "true";
defparam \regs~910 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y5_N32
dffeas \regs~878 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3205_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~878_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~878 .is_wysiwyg = "true";
defparam \regs~878 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N51
cyclonev_lcell_comb \regs~846feeder (
// Equation(s):
// \regs~846feeder_combout  = ( \BusW[8]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~846feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~846feeder .extended_lut = "off";
defparam \regs~846feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~846feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y5_N53
dffeas \regs~846 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~846feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3202_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~846_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~846 .is_wysiwyg = "true";
defparam \regs~846 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y5_N8
dffeas \regs~814 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3204_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~814_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~814 .is_wysiwyg = "true";
defparam \regs~814 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y5_N6
cyclonev_lcell_comb \regs~2290 (
// Equation(s):
// \regs~2290_combout  = ( !\RA[1]~input_o  & ( (!\RA[2]~input_o  & (((!\RA[0]~input_o  & (\regs~814_q )) # (\RA[0]~input_o  & ((\regs~846_q )))))) # (\RA[2]~input_o  & ((((\RA[0]~input_o ))))) ) ) # ( \RA[1]~input_o  & ( (!\RA[2]~input_o  & 
// ((!\RA[0]~input_o  & (((\regs~878_q )))) # (\RA[0]~input_o  & (\regs~910_q )))) # (\RA[2]~input_o  & ((((\RA[0]~input_o ))))) ) )

	.dataa(!\RA[2]~input_o ),
	.datab(!\regs~910_q ),
	.datac(!\regs~878_q ),
	.datad(!\RA[0]~input_o ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~846_q ),
	.datag(!\regs~814_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2290_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2290 .extended_lut = "on";
defparam \regs~2290 .lut_mask = 64'h0A550A770AFF0A77;
defparam \regs~2290 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y5_N8
dffeas \regs~942 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3188_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~942_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~942 .is_wysiwyg = "true";
defparam \regs~942 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N6
cyclonev_lcell_comb \regs~1210 (
// Equation(s):
// \regs~1210_combout  = ( !\RA[1]~input_o  & ( (!\RA[2]~input_o  & ((((\regs~2290_combout ))))) # (\RA[2]~input_o  & (((!\regs~2290_combout  & ((\regs~942_q ))) # (\regs~2290_combout  & (\regs~974_q ))))) ) ) # ( \RA[1]~input_o  & ( ((!\RA[2]~input_o  & 
// (((\regs~2290_combout )))) # (\RA[2]~input_o  & ((!\regs~2290_combout  & (\regs~1006_q )) # (\regs~2290_combout  & ((\regs~1038_q )))))) ) )

	.dataa(!\regs~974_q ),
	.datab(!\RA[2]~input_o ),
	.datac(!\regs~1006_q ),
	.datad(!\regs~1038_q ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~2290_combout ),
	.datag(!\regs~942_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1210_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1210 .extended_lut = "on";
defparam \regs~1210 .lut_mask = 64'h03030303DDDDCCFF;
defparam \regs~1210 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y6_N56
dffeas \regs~622 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~622_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~622 .is_wysiwyg = "true";
defparam \regs~622 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y8_N41
dffeas \regs~590 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3198_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~590_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~590 .is_wysiwyg = "true";
defparam \regs~590 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y6_N18
cyclonev_lcell_comb \regs~654feeder (
// Equation(s):
// \regs~654feeder_combout  = ( \BusW[8]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~654feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~654feeder .extended_lut = "off";
defparam \regs~654feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~654feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y6_N20
dffeas \regs~654 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~654feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3199_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~654_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~654 .is_wysiwyg = "true";
defparam \regs~654 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y6_N32
dffeas \regs~558 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3200_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~558_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~558 .is_wysiwyg = "true";
defparam \regs~558 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y6_N30
cyclonev_lcell_comb \regs~2286 (
// Equation(s):
// \regs~2286_combout  = ( !\RA[1]~input_o  & ( (!\RA[2]~input_o  & ((!\RA[0]~input_o  & (\regs~558_q )) # (\RA[0]~input_o  & (((\regs~590_q )))))) # (\RA[2]~input_o  & (\RA[0]~input_o )) ) ) # ( \RA[1]~input_o  & ( (!\RA[2]~input_o  & ((!\RA[0]~input_o  & 
// (\regs~622_q )) # (\RA[0]~input_o  & (((\regs~654_q )))))) # (\RA[2]~input_o  & (\RA[0]~input_o )) ) )

	.dataa(!\RA[2]~input_o ),
	.datab(!\RA[0]~input_o ),
	.datac(!\regs~622_q ),
	.datad(!\regs~590_q ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~654_q ),
	.datag(!\regs~558_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2286_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2286 .extended_lut = "on";
defparam \regs~2286 .lut_mask = 64'h193B1919193B3B3B;
defparam \regs~2286 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y6_N33
cyclonev_lcell_comb \regs~782feeder (
// Equation(s):
// \regs~782feeder_combout  = ( \BusW[8]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~782feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~782feeder .extended_lut = "off";
defparam \regs~782feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~782feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y6_N34
dffeas \regs~782 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~782feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3183_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~782_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~782 .is_wysiwyg = "true";
defparam \regs~782 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y6_N20
dffeas \regs~750 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3185_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~750_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~750 .is_wysiwyg = "true";
defparam \regs~750 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y6_N11
dffeas \regs~718 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3182_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~718_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~718 .is_wysiwyg = "true";
defparam \regs~718 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y6_N2
dffeas \regs~686 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3184_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~686_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~686 .is_wysiwyg = "true";
defparam \regs~686 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y6_N0
cyclonev_lcell_comb \regs~1206 (
// Equation(s):
// \regs~1206_combout  = ( !\RA[1]~input_o  & ( (!\regs~2286_combout  & (((\regs~686_q  & ((\RA[2]~input_o )))))) # (\regs~2286_combout  & ((((!\RA[2]~input_o ) # (\regs~718_q ))))) ) ) # ( \RA[1]~input_o  & ( (!\regs~2286_combout  & (((\regs~750_q  & 
// ((\RA[2]~input_o )))))) # (\regs~2286_combout  & ((((!\RA[2]~input_o ))) # (\regs~782_q ))) ) )

	.dataa(!\regs~2286_combout ),
	.datab(!\regs~782_q ),
	.datac(!\regs~750_q ),
	.datad(!\regs~718_q ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\RA[2]~input_o ),
	.datag(!\regs~686_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1206_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1206 .extended_lut = "on";
defparam \regs~1206 .lut_mask = 64'h555555550A5F1B1B;
defparam \regs~1206 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y3_N51
cyclonev_lcell_comb \regs~142feeder (
// Equation(s):
// \regs~142feeder_combout  = \BusW[8]~input_o 

	.dataa(!\BusW[8]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~142feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~142feeder .extended_lut = "off";
defparam \regs~142feeder .lut_mask = 64'h5555555555555555;
defparam \regs~142feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y3_N52
dffeas \regs~142 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~142feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3191_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~142_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~142 .is_wysiwyg = "true";
defparam \regs~142 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y3_N14
dffeas \regs~110 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~110_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~110 .is_wysiwyg = "true";
defparam \regs~110 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y3_N45
cyclonev_lcell_comb \regs~78feeder (
// Equation(s):
// \regs~78feeder_combout  = ( \BusW[8]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~78feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~78feeder .extended_lut = "off";
defparam \regs~78feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~78feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y3_N46
dffeas \regs~78 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~78feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3190_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~78_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~78 .is_wysiwyg = "true";
defparam \regs~78 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y3_N38
dffeas \regs~46 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3192_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~46 .is_wysiwyg = "true";
defparam \regs~46 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y3_N36
cyclonev_lcell_comb \regs~2278 (
// Equation(s):
// \regs~2278_combout  = ( !\RA[1]~input_o  & ( ((!\RA[0]~input_o  & (\regs~46_q  & (!\RA[2]~input_o ))) # (\RA[0]~input_o  & (((\regs~78_q ) # (\RA[2]~input_o ))))) ) ) # ( \RA[1]~input_o  & ( (!\RA[0]~input_o  & (((\regs~110_q  & (!\RA[2]~input_o ))))) # 
// (\RA[0]~input_o  & ((((\RA[2]~input_o ))) # (\regs~142_q ))) ) )

	.dataa(!\regs~142_q ),
	.datab(!\RA[0]~input_o ),
	.datac(!\regs~110_q ),
	.datad(!\RA[2]~input_o ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~78_q ),
	.datag(!\regs~46_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2278_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2278 .extended_lut = "on";
defparam \regs~2278 .lut_mask = 64'h0C331D333F331D33;
defparam \regs~2278 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y3_N22
dffeas \regs~270 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~270_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~270 .is_wysiwyg = "true";
defparam \regs~270 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y3_N20
dffeas \regs~238 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~238_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~238 .is_wysiwyg = "true";
defparam \regs~238 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y3_N24
cyclonev_lcell_comb \regs~206feeder (
// Equation(s):
// \regs~206feeder_combout  = \BusW[8]~input_o 

	.dataa(gnd),
	.datab(!\BusW[8]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~206feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~206feeder .extended_lut = "off";
defparam \regs~206feeder .lut_mask = 64'h3333333333333333;
defparam \regs~206feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y3_N25
dffeas \regs~206 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~206feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3174_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~206_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~206 .is_wysiwyg = "true";
defparam \regs~206 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y3_N2
dffeas \regs~174 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3176_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~174_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~174 .is_wysiwyg = "true";
defparam \regs~174 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y3_N0
cyclonev_lcell_comb \regs~1198 (
// Equation(s):
// \regs~1198_combout  = ( !\RA[1]~input_o  & ( (!\regs~2278_combout  & (((\regs~174_q  & ((\RA[2]~input_o )))))) # (\regs~2278_combout  & ((((!\RA[2]~input_o ) # (\regs~206_q ))))) ) ) # ( \RA[1]~input_o  & ( (!\regs~2278_combout  & (((\regs~238_q  & 
// ((\RA[2]~input_o )))))) # (\regs~2278_combout  & ((((!\RA[2]~input_o ))) # (\regs~270_q ))) ) )

	.dataa(!\regs~2278_combout ),
	.datab(!\regs~270_q ),
	.datac(!\regs~238_q ),
	.datad(!\regs~206_q ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\RA[2]~input_o ),
	.datag(!\regs~174_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1198_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1198 .extended_lut = "on";
defparam \regs~1198 .lut_mask = 64'h555555550A5F1B1B;
defparam \regs~1198 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y7_N52
dffeas \regs~334 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~334_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~334 .is_wysiwyg = "true";
defparam \regs~334 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y7_N2
dffeas \regs~366 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~366_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~366 .is_wysiwyg = "true";
defparam \regs~366 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y7_N0
cyclonev_lcell_comb \regs~398feeder (
// Equation(s):
// \regs~398feeder_combout  = ( \BusW[8]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~398feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~398feeder .extended_lut = "off";
defparam \regs~398feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~398feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y7_N2
dffeas \regs~398 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~398feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~398_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~398 .is_wysiwyg = "true";
defparam \regs~398 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y7_N8
dffeas \regs~302 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~302_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~302 .is_wysiwyg = "true";
defparam \regs~302 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N6
cyclonev_lcell_comb \regs~2282 (
// Equation(s):
// \regs~2282_combout  = ( !\RA[1]~input_o  & ( (!\RA[0]~input_o  & (((\regs~302_q  & (!\RA[2]~input_o ))))) # (\RA[0]~input_o  & ((((\RA[2]~input_o ))) # (\regs~334_q ))) ) ) # ( \RA[1]~input_o  & ( (!\RA[0]~input_o  & (((\regs~366_q  & (!\RA[2]~input_o 
// ))))) # (\RA[0]~input_o  & ((((\regs~398_q ) # (\RA[2]~input_o ))))) ) )

	.dataa(!\RA[0]~input_o ),
	.datab(!\regs~334_q ),
	.datac(!\regs~366_q ),
	.datad(!\RA[2]~input_o ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~398_q ),
	.datag(!\regs~302_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2282_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2282 .extended_lut = "on";
defparam \regs~2282 .lut_mask = 64'h1B550A551B555F55;
defparam \regs~2282 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y6_N48
cyclonev_lcell_comb \regs~462feeder (
// Equation(s):
// \regs~462feeder_combout  = ( \BusW[8]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~462feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~462feeder .extended_lut = "off";
defparam \regs~462feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~462feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y6_N50
dffeas \regs~462 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~462feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3178_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~462_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~462 .is_wysiwyg = "true";
defparam \regs~462 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y8_N44
dffeas \regs~494 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~494_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~494 .is_wysiwyg = "true";
defparam \regs~494 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y6_N41
dffeas \regs~526 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~526_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~526 .is_wysiwyg = "true";
defparam \regs~526 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y8_N2
dffeas \regs~430 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3180_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~430_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~430 .is_wysiwyg = "true";
defparam \regs~430 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y8_N0
cyclonev_lcell_comb \regs~1202 (
// Equation(s):
// \regs~1202_combout  = ( !\RA[1]~input_o  & ( (!\regs~2282_combout  & (((\regs~430_q  & ((\RA[2]~input_o )))))) # (\regs~2282_combout  & ((((!\RA[2]~input_o ))) # (\regs~462_q ))) ) ) # ( \RA[1]~input_o  & ( (!\regs~2282_combout  & (((\regs~494_q  & 
// ((\RA[2]~input_o )))))) # (\regs~2282_combout  & ((((!\RA[2]~input_o ) # (\regs~526_q ))))) ) )

	.dataa(!\regs~2282_combout ),
	.datab(!\regs~462_q ),
	.datac(!\regs~494_q ),
	.datad(!\regs~526_q ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\RA[2]~input_o ),
	.datag(!\regs~430_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1202_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1202 .extended_lut = "on";
defparam \regs~1202 .lut_mask = 64'h555555551B1B0A5F;
defparam \regs~1202 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N36
cyclonev_lcell_comb \regs~1214 (
// Equation(s):
// \regs~1214_combout  = ( \regs~1198_combout  & ( \regs~1202_combout  & ( (!\RA[4]~input_o ) # ((!\RA[3]~input_o  & ((\regs~1206_combout ))) # (\RA[3]~input_o  & (\regs~1210_combout ))) ) ) ) # ( !\regs~1198_combout  & ( \regs~1202_combout  & ( 
// (!\RA[4]~input_o  & (((\RA[3]~input_o )))) # (\RA[4]~input_o  & ((!\RA[3]~input_o  & ((\regs~1206_combout ))) # (\RA[3]~input_o  & (\regs~1210_combout )))) ) ) ) # ( \regs~1198_combout  & ( !\regs~1202_combout  & ( (!\RA[4]~input_o  & (((!\RA[3]~input_o 
// )))) # (\RA[4]~input_o  & ((!\RA[3]~input_o  & ((\regs~1206_combout ))) # (\RA[3]~input_o  & (\regs~1210_combout )))) ) ) ) # ( !\regs~1198_combout  & ( !\regs~1202_combout  & ( (\RA[4]~input_o  & ((!\RA[3]~input_o  & ((\regs~1206_combout ))) # 
// (\RA[3]~input_o  & (\regs~1210_combout )))) ) ) )

	.dataa(!\RA[4]~input_o ),
	.datab(!\regs~1210_combout ),
	.datac(!\RA[3]~input_o ),
	.datad(!\regs~1206_combout ),
	.datae(!\regs~1198_combout ),
	.dataf(!\regs~1202_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1214_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1214 .extended_lut = "off";
defparam \regs~1214 .lut_mask = 64'h0151A1F10B5BABFB;
defparam \regs~1214 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N35
cyclonev_io_ibuf \BusW[9]~input (
	.i(BusW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\BusW[9]~input_o ));
// synopsys translate_off
defparam \BusW[9]~input .bus_hold = "false";
defparam \BusW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X68_Y7_N27
cyclonev_lcell_comb \regs~335feeder (
// Equation(s):
// \regs~335feeder_combout  = \BusW[9]~input_o 

	.dataa(!\BusW[9]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~335feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~335feeder .extended_lut = "off";
defparam \regs~335feeder .lut_mask = 64'h5555555555555555;
defparam \regs~335feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y7_N29
dffeas \regs~335 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~335feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~335_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~335 .is_wysiwyg = "true";
defparam \regs~335 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y7_N2
dffeas \regs~367 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~367_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~367 .is_wysiwyg = "true";
defparam \regs~367 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y7_N33
cyclonev_lcell_comb \regs~399feeder (
// Equation(s):
// \regs~399feeder_combout  = ( \BusW[9]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~399feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~399feeder .extended_lut = "off";
defparam \regs~399feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~399feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y7_N35
dffeas \regs~399 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~399feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~399_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~399 .is_wysiwyg = "true";
defparam \regs~399 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y7_N38
dffeas \regs~303 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~303_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~303 .is_wysiwyg = "true";
defparam \regs~303 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y7_N36
cyclonev_lcell_comb \regs~2298 (
// Equation(s):
// \regs~2298_combout  = ( !\RA[1]~input_o  & ( (!\RA[2]~input_o  & ((!\RA[0]~input_o  & (((\regs~303_q )))) # (\RA[0]~input_o  & (\regs~335_q )))) # (\RA[2]~input_o  & ((((\RA[0]~input_o ))))) ) ) # ( \RA[1]~input_o  & ( ((!\RA[2]~input_o  & 
// ((!\RA[0]~input_o  & (\regs~367_q )) # (\RA[0]~input_o  & ((\regs~399_q ))))) # (\RA[2]~input_o  & (((\RA[0]~input_o ))))) ) )

	.dataa(!\regs~335_q ),
	.datab(!\RA[2]~input_o ),
	.datac(!\regs~367_q ),
	.datad(!\RA[0]~input_o ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~399_q ),
	.datag(!\regs~303_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2298_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2298 .extended_lut = "on";
defparam \regs~2298 .lut_mask = 64'h0C770C330C770CFF;
defparam \regs~2298 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y8_N57
cyclonev_lcell_comb \regs~527feeder (
// Equation(s):
// \regs~527feeder_combout  = ( \BusW[9]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~527feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~527feeder .extended_lut = "off";
defparam \regs~527feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~527feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y8_N59
dffeas \regs~527 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~527feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~527_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~527 .is_wysiwyg = "true";
defparam \regs~527 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y8_N23
dffeas \regs~495 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~495_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~495 .is_wysiwyg = "true";
defparam \regs~495 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y8_N30
cyclonev_lcell_comb \regs~463feeder (
// Equation(s):
// \regs~463feeder_combout  = ( \BusW[9]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~463feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~463feeder .extended_lut = "off";
defparam \regs~463feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~463feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y8_N32
dffeas \regs~463 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~463feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3178_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~463_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~463 .is_wysiwyg = "true";
defparam \regs~463 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y8_N8
dffeas \regs~431 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3180_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~431_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~431 .is_wysiwyg = "true";
defparam \regs~431 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y8_N6
cyclonev_lcell_comb \regs~1219 (
// Equation(s):
// \regs~1219_combout  = ( !\RA[1]~input_o  & ( (!\regs~2298_combout  & (((\regs~431_q  & ((\RA[2]~input_o )))))) # (\regs~2298_combout  & ((((!\RA[2]~input_o ) # (\regs~463_q ))))) ) ) # ( \RA[1]~input_o  & ( (!\regs~2298_combout  & (((\regs~495_q  & 
// ((\RA[2]~input_o )))))) # (\regs~2298_combout  & ((((!\RA[2]~input_o ))) # (\regs~527_q ))) ) )

	.dataa(!\regs~2298_combout ),
	.datab(!\regs~527_q ),
	.datac(!\regs~495_q ),
	.datad(!\regs~463_q ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\RA[2]~input_o ),
	.datag(!\regs~431_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1219_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1219 .extended_lut = "on";
defparam \regs~1219 .lut_mask = 64'h555555550A5F1B1B;
defparam \regs~1219 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y5_N44
dffeas \regs~879 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3205_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~879_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~879 .is_wysiwyg = "true";
defparam \regs~879 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y5_N2
dffeas \regs~847 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3202_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~847_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~847 .is_wysiwyg = "true";
defparam \regs~847 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y5_N41
dffeas \regs~911 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~911_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~911 .is_wysiwyg = "true";
defparam \regs~911 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y5_N56
dffeas \regs~815 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3204_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~815_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~815 .is_wysiwyg = "true";
defparam \regs~815 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N54
cyclonev_lcell_comb \regs~2306 (
// Equation(s):
// \regs~2306_combout  = ( !\RA[1]~input_o  & ( (!\RA[0]~input_o  & (!\RA[2]~input_o  & (\regs~815_q ))) # (\RA[0]~input_o  & ((((\regs~847_q ))) # (\RA[2]~input_o ))) ) ) # ( \RA[1]~input_o  & ( (!\RA[0]~input_o  & (!\RA[2]~input_o  & (\regs~879_q ))) # 
// (\RA[0]~input_o  & ((((\regs~911_q ))) # (\RA[2]~input_o ))) ) )

	.dataa(!\RA[0]~input_o ),
	.datab(!\RA[2]~input_o ),
	.datac(!\regs~879_q ),
	.datad(!\regs~847_q ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~911_q ),
	.datag(!\regs~815_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2306_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2306 .extended_lut = "on";
defparam \regs~2306 .lut_mask = 64'h195D1919195D5D5D;
defparam \regs~2306 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y5_N38
dffeas \regs~1007 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3189_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1007_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1007 .is_wysiwyg = "true";
defparam \regs~1007 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N21
cyclonev_lcell_comb \regs~1039feeder (
// Equation(s):
// \regs~1039feeder_combout  = ( \BusW[9]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1039feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1039feeder .extended_lut = "off";
defparam \regs~1039feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1039feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y5_N22
dffeas \regs~1039 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~1039feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3187_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1039_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1039 .is_wysiwyg = "true";
defparam \regs~1039 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N15
cyclonev_lcell_comb \regs~975feeder (
// Equation(s):
// \regs~975feeder_combout  = \BusW[9]~input_o 

	.dataa(!\BusW[9]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~975feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~975feeder .extended_lut = "off";
defparam \regs~975feeder .lut_mask = 64'h5555555555555555;
defparam \regs~975feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y5_N17
dffeas \regs~975 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~975feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3186_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~975_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~975 .is_wysiwyg = "true";
defparam \regs~975 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y5_N44
dffeas \regs~943 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3188_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~943_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~943 .is_wysiwyg = "true";
defparam \regs~943 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N42
cyclonev_lcell_comb \regs~1227 (
// Equation(s):
// \regs~1227_combout  = ( !\RA[1]~input_o  & ( (!\regs~2306_combout  & (\RA[2]~input_o  & (\regs~943_q ))) # (\regs~2306_combout  & ((!\RA[2]~input_o ) # (((\regs~975_q ))))) ) ) # ( \RA[1]~input_o  & ( (!\regs~2306_combout  & (\RA[2]~input_o  & 
// (\regs~1007_q ))) # (\regs~2306_combout  & ((!\RA[2]~input_o ) # (((\regs~1039_q ))))) ) )

	.dataa(!\regs~2306_combout ),
	.datab(!\RA[2]~input_o ),
	.datac(!\regs~1007_q ),
	.datad(!\regs~1039_q ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~975_q ),
	.datag(!\regs~943_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1227_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1227 .extended_lut = "on";
defparam \regs~1227 .lut_mask = 64'h4646465757574657;
defparam \regs~1227 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y3_N8
dffeas \regs~271 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~271_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~271 .is_wysiwyg = "true";
defparam \regs~271 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y5_N56
dffeas \regs~239 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~239_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~239 .is_wysiwyg = "true";
defparam \regs~239 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y3_N35
dffeas \regs~207 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3174_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~207_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~207 .is_wysiwyg = "true";
defparam \regs~207 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y5_N38
dffeas \regs~111 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~111_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~111 .is_wysiwyg = "true";
defparam \regs~111 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y5_N17
dffeas \regs~143 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3191_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~143_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~143 .is_wysiwyg = "true";
defparam \regs~143 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y5_N11
dffeas \regs~79 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3190_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~79_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~79 .is_wysiwyg = "true";
defparam \regs~79 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y5_N20
dffeas \regs~47 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3192_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~47 .is_wysiwyg = "true";
defparam \regs~47 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y5_N18
cyclonev_lcell_comb \regs~2294 (
// Equation(s):
// \regs~2294_combout  = ( !\RA[1]~input_o  & ( (!\RA[2]~input_o  & ((!\RA[0]~input_o  & (\regs~47_q )) # (\RA[0]~input_o  & (((\regs~79_q )))))) # (\RA[2]~input_o  & (\RA[0]~input_o )) ) ) # ( \RA[1]~input_o  & ( (!\RA[2]~input_o  & ((!\RA[0]~input_o  & 
// (\regs~111_q )) # (\RA[0]~input_o  & (((\regs~143_q )))))) # (\RA[2]~input_o  & (\RA[0]~input_o )) ) )

	.dataa(!\RA[2]~input_o ),
	.datab(!\RA[0]~input_o ),
	.datac(!\regs~111_q ),
	.datad(!\regs~143_q ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~79_q ),
	.datag(!\regs~47_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2294_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2294 .extended_lut = "on";
defparam \regs~2294 .lut_mask = 64'h1919193B3B3B193B;
defparam \regs~2294 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y5_N38
dffeas \regs~175 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3176_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~175_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~175 .is_wysiwyg = "true";
defparam \regs~175 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y5_N36
cyclonev_lcell_comb \regs~1215 (
// Equation(s):
// \regs~1215_combout  = ( !\RA[1]~input_o  & ( ((!\RA[2]~input_o  & (((\regs~2294_combout )))) # (\RA[2]~input_o  & ((!\regs~2294_combout  & (\regs~175_q )) # (\regs~2294_combout  & ((\regs~207_q )))))) ) ) # ( \RA[1]~input_o  & ( (!\RA[2]~input_o  & 
// ((((\regs~2294_combout ))))) # (\RA[2]~input_o  & (((!\regs~2294_combout  & ((\regs~239_q ))) # (\regs~2294_combout  & (\regs~271_q ))))) ) )

	.dataa(!\regs~271_q ),
	.datab(!\RA[2]~input_o ),
	.datac(!\regs~239_q ),
	.datad(!\regs~207_q ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~2294_combout ),
	.datag(!\regs~175_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1215_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1215 .extended_lut = "on";
defparam \regs~1215 .lut_mask = 64'h03030303CCFFDDDD;
defparam \regs~1215 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y6_N38
dffeas \regs~719 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3182_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~719_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~719 .is_wysiwyg = "true";
defparam \regs~719 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y6_N12
cyclonev_lcell_comb \regs~783feeder (
// Equation(s):
// \regs~783feeder_combout  = ( \BusW[9]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~783feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~783feeder .extended_lut = "off";
defparam \regs~783feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~783feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y6_N14
dffeas \regs~783 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~783feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3183_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~783_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~783 .is_wysiwyg = "true";
defparam \regs~783 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y6_N8
dffeas \regs~751 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3185_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~751_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~751 .is_wysiwyg = "true";
defparam \regs~751 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y6_N14
dffeas \regs~623 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~623_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~623 .is_wysiwyg = "true";
defparam \regs~623 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y3_N33
cyclonev_lcell_comb \regs~591feeder (
// Equation(s):
// \regs~591feeder_combout  = ( \BusW[9]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~591feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~591feeder .extended_lut = "off";
defparam \regs~591feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~591feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y3_N34
dffeas \regs~591 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~591feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3198_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~591_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~591 .is_wysiwyg = "true";
defparam \regs~591 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y6_N32
dffeas \regs~655 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3199_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~655_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~655 .is_wysiwyg = "true";
defparam \regs~655 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y6_N56
dffeas \regs~559 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3200_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~559_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~559 .is_wysiwyg = "true";
defparam \regs~559 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y6_N54
cyclonev_lcell_comb \regs~2302 (
// Equation(s):
// \regs~2302_combout  = ( !\RA[1]~input_o  & ( (!\RA[0]~input_o  & (!\RA[2]~input_o  & (\regs~559_q ))) # (\RA[0]~input_o  & ((((\regs~591_q ))) # (\RA[2]~input_o ))) ) ) # ( \RA[1]~input_o  & ( (!\RA[0]~input_o  & (!\RA[2]~input_o  & (\regs~623_q ))) # 
// (\RA[0]~input_o  & ((((\regs~655_q ))) # (\RA[2]~input_o ))) ) )

	.dataa(!\RA[0]~input_o ),
	.datab(!\RA[2]~input_o ),
	.datac(!\regs~623_q ),
	.datad(!\regs~591_q ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~655_q ),
	.datag(!\regs~559_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2302_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2302 .extended_lut = "on";
defparam \regs~2302 .lut_mask = 64'h195D1919195D5D5D;
defparam \regs~2302 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y6_N8
dffeas \regs~687 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3184_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~687_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~687 .is_wysiwyg = "true";
defparam \regs~687 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y6_N6
cyclonev_lcell_comb \regs~1223 (
// Equation(s):
// \regs~1223_combout  = ( !\RA[1]~input_o  & ( ((!\RA[2]~input_o  & (((\regs~2302_combout )))) # (\RA[2]~input_o  & ((!\regs~2302_combout  & ((\regs~687_q ))) # (\regs~2302_combout  & (\regs~719_q ))))) ) ) # ( \RA[1]~input_o  & ( ((!\RA[2]~input_o  & 
// (((\regs~2302_combout )))) # (\RA[2]~input_o  & ((!\regs~2302_combout  & ((\regs~751_q ))) # (\regs~2302_combout  & (\regs~783_q ))))) ) )

	.dataa(!\regs~719_q ),
	.datab(!\regs~783_q ),
	.datac(!\regs~751_q ),
	.datad(!\RA[2]~input_o ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~2302_combout ),
	.datag(!\regs~687_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1223_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1223 .extended_lut = "on";
defparam \regs~1223 .lut_mask = 64'h000F000FFF55FF33;
defparam \regs~1223 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y6_N27
cyclonev_lcell_comb \regs~1231 (
// Equation(s):
// \regs~1231_combout  = ( \RA[4]~input_o  & ( \regs~1223_combout  & ( (!\RA[3]~input_o ) # (\regs~1227_combout ) ) ) ) # ( !\RA[4]~input_o  & ( \regs~1223_combout  & ( (!\RA[3]~input_o  & ((\regs~1215_combout ))) # (\RA[3]~input_o  & (\regs~1219_combout )) 
// ) ) ) # ( \RA[4]~input_o  & ( !\regs~1223_combout  & ( (\regs~1227_combout  & \RA[3]~input_o ) ) ) ) # ( !\RA[4]~input_o  & ( !\regs~1223_combout  & ( (!\RA[3]~input_o  & ((\regs~1215_combout ))) # (\RA[3]~input_o  & (\regs~1219_combout )) ) ) )

	.dataa(!\regs~1219_combout ),
	.datab(!\regs~1227_combout ),
	.datac(!\RA[3]~input_o ),
	.datad(!\regs~1215_combout ),
	.datae(!\RA[4]~input_o ),
	.dataf(!\regs~1223_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1231_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1231 .extended_lut = "off";
defparam \regs~1231 .lut_mask = 64'h05F5030305F5F3F3;
defparam \regs~1231 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N18
cyclonev_io_ibuf \BusW[10]~input (
	.i(BusW[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\BusW[10]~input_o ));
// synopsys translate_off
defparam \BusW[10]~input .bus_hold = "false";
defparam \BusW[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X62_Y2_N32
dffeas \regs~976 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3186_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~976_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~976 .is_wysiwyg = "true";
defparam \regs~976 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y5_N50
dffeas \regs~1040 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3187_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1040_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1040 .is_wysiwyg = "true";
defparam \regs~1040 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y4_N56
dffeas \regs~1008 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3189_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1008_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1008 .is_wysiwyg = "true";
defparam \regs~1008 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y4_N55
dffeas \regs~912 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~912_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~912 .is_wysiwyg = "true";
defparam \regs~912 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y4_N32
dffeas \regs~880 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3205_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~880_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~880 .is_wysiwyg = "true";
defparam \regs~880 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y3_N31
dffeas \regs~848 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3202_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~848_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~848 .is_wysiwyg = "true";
defparam \regs~848 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y4_N38
dffeas \regs~816 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3204_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~816_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~816 .is_wysiwyg = "true";
defparam \regs~816 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N36
cyclonev_lcell_comb \regs~2322 (
// Equation(s):
// \regs~2322_combout  = ( !\RA[1]~input_o  & ( (!\RA[2]~input_o  & (((!\RA[0]~input_o  & (\regs~816_q )) # (\RA[0]~input_o  & ((\regs~848_q )))))) # (\RA[2]~input_o  & ((((\RA[0]~input_o ))))) ) ) # ( \RA[1]~input_o  & ( (!\RA[2]~input_o  & 
// ((!\RA[0]~input_o  & (((\regs~880_q )))) # (\RA[0]~input_o  & (\regs~912_q )))) # (\RA[2]~input_o  & ((((\RA[0]~input_o ))))) ) )

	.dataa(!\RA[2]~input_o ),
	.datab(!\regs~912_q ),
	.datac(!\regs~880_q ),
	.datad(!\RA[0]~input_o ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~848_q ),
	.datag(!\regs~816_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2322_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2322 .extended_lut = "on";
defparam \regs~2322 .lut_mask = 64'h0A550A770AFF0A77;
defparam \regs~2322 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y4_N2
dffeas \regs~944 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3188_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~944_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~944 .is_wysiwyg = "true";
defparam \regs~944 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N0
cyclonev_lcell_comb \regs~1244 (
// Equation(s):
// \regs~1244_combout  = ( !\RA[1]~input_o  & ( ((!\RA[2]~input_o  & (((\regs~2322_combout )))) # (\RA[2]~input_o  & ((!\regs~2322_combout  & ((\regs~944_q ))) # (\regs~2322_combout  & (\regs~976_q ))))) ) ) # ( \RA[1]~input_o  & ( ((!\RA[2]~input_o  & 
// (((\regs~2322_combout )))) # (\RA[2]~input_o  & ((!\regs~2322_combout  & ((\regs~1008_q ))) # (\regs~2322_combout  & (\regs~1040_q ))))) ) )

	.dataa(!\regs~976_q ),
	.datab(!\regs~1040_q ),
	.datac(!\regs~1008_q ),
	.datad(!\RA[2]~input_o ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~2322_combout ),
	.datag(!\regs~944_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1244_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1244 .extended_lut = "on";
defparam \regs~1244 .lut_mask = 64'h000F000FFF55FF33;
defparam \regs~1244 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y6_N6
cyclonev_lcell_comb \regs~656feeder (
// Equation(s):
// \regs~656feeder_combout  = ( \BusW[10]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[10]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~656feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~656feeder .extended_lut = "off";
defparam \regs~656feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~656feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y6_N7
dffeas \regs~656 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~656feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3199_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~656_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~656 .is_wysiwyg = "true";
defparam \regs~656 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y6_N8
dffeas \regs~624 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~624_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~624 .is_wysiwyg = "true";
defparam \regs~624 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y6_N28
dffeas \regs~592 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3198_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~592_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~592 .is_wysiwyg = "true";
defparam \regs~592 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y6_N14
dffeas \regs~560 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3200_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~560_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~560 .is_wysiwyg = "true";
defparam \regs~560 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y6_N12
cyclonev_lcell_comb \regs~2318 (
// Equation(s):
// \regs~2318_combout  = ( !\RA[1]~input_o  & ( ((!\RA[0]~input_o  & (\regs~560_q  & ((!\RA[2]~input_o )))) # (\RA[0]~input_o  & (((\RA[2]~input_o ) # (\regs~592_q ))))) ) ) # ( \RA[1]~input_o  & ( (!\RA[0]~input_o  & (((\regs~624_q  & ((!\RA[2]~input_o 
// )))))) # (\RA[0]~input_o  & ((((\RA[2]~input_o ))) # (\regs~656_q ))) ) )

	.dataa(!\regs~656_q ),
	.datab(!\RA[0]~input_o ),
	.datac(!\regs~624_q ),
	.datad(!\regs~592_q ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\RA[2]~input_o ),
	.datag(!\regs~560_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2318_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2318 .extended_lut = "on";
defparam \regs~2318 .lut_mask = 64'h0C3F1D1D33333333;
defparam \regs~2318 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y6_N38
dffeas \regs~752 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3185_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~752_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~752 .is_wysiwyg = "true";
defparam \regs~752 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y6_N9
cyclonev_lcell_comb \regs~720feeder (
// Equation(s):
// \regs~720feeder_combout  = ( \BusW[10]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[10]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~720feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~720feeder .extended_lut = "off";
defparam \regs~720feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~720feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y6_N10
dffeas \regs~720 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~720feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3182_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~720_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~720 .is_wysiwyg = "true";
defparam \regs~720 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y6_N35
dffeas \regs~784 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3183_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~784_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~784 .is_wysiwyg = "true";
defparam \regs~784 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y6_N35
dffeas \regs~688 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3184_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~688_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~688 .is_wysiwyg = "true";
defparam \regs~688 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y6_N33
cyclonev_lcell_comb \regs~1240 (
// Equation(s):
// \regs~1240_combout  = ( !\RA[1]~input_o  & ( (!\RA[2]~input_o  & (\regs~2318_combout )) # (\RA[2]~input_o  & ((!\regs~2318_combout  & (\regs~688_q )) # (\regs~2318_combout  & (((\regs~720_q )))))) ) ) # ( \RA[1]~input_o  & ( (!\RA[2]~input_o  & 
// (\regs~2318_combout )) # (\RA[2]~input_o  & ((!\regs~2318_combout  & (\regs~752_q )) # (\regs~2318_combout  & (((\regs~784_q )))))) ) )

	.dataa(!\RA[2]~input_o ),
	.datab(!\regs~2318_combout ),
	.datac(!\regs~752_q ),
	.datad(!\regs~720_q ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~784_q ),
	.datag(!\regs~688_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1240_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1240 .extended_lut = "on";
defparam \regs~1240 .lut_mask = 64'h2637262626373737;
defparam \regs~1240 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y6_N12
cyclonev_lcell_comb \regs~528feeder (
// Equation(s):
// \regs~528feeder_combout  = ( \BusW[10]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[10]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~528feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~528feeder .extended_lut = "off";
defparam \regs~528feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~528feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y6_N14
dffeas \regs~528 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~528feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~528_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~528 .is_wysiwyg = "true";
defparam \regs~528 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y5_N2
dffeas \regs~496 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~496_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~496 .is_wysiwyg = "true";
defparam \regs~496 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y7_N56
dffeas \regs~368 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~368_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~368 .is_wysiwyg = "true";
defparam \regs~368 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y7_N25
dffeas \regs~336 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~336_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~336 .is_wysiwyg = "true";
defparam \regs~336 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y7_N21
cyclonev_lcell_comb \regs~400feeder (
// Equation(s):
// \regs~400feeder_combout  = ( \BusW[10]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[10]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~400feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~400feeder .extended_lut = "off";
defparam \regs~400feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~400feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y7_N23
dffeas \regs~400 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~400feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~400_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~400 .is_wysiwyg = "true";
defparam \regs~400 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y7_N2
dffeas \regs~304 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~304_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~304 .is_wysiwyg = "true";
defparam \regs~304 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y7_N0
cyclonev_lcell_comb \regs~2314 (
// Equation(s):
// \regs~2314_combout  = ( !\RA[1]~input_o  & ( (!\RA[2]~input_o  & ((!\RA[0]~input_o  & (\regs~304_q )) # (\RA[0]~input_o  & (((\regs~336_q )))))) # (\RA[2]~input_o  & (\RA[0]~input_o )) ) ) # ( \RA[1]~input_o  & ( (!\RA[2]~input_o  & ((!\RA[0]~input_o  & 
// (\regs~368_q )) # (\RA[0]~input_o  & (((\regs~400_q )))))) # (\RA[2]~input_o  & (\RA[0]~input_o )) ) )

	.dataa(!\RA[2]~input_o ),
	.datab(!\RA[0]~input_o ),
	.datac(!\regs~368_q ),
	.datad(!\regs~336_q ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~400_q ),
	.datag(!\regs~304_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2314_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2314 .extended_lut = "on";
defparam \regs~2314 .lut_mask = 64'h193B1919193B3B3B;
defparam \regs~2314 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y5_N48
cyclonev_lcell_comb \regs~464feeder (
// Equation(s):
// \regs~464feeder_combout  = ( \BusW[10]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[10]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~464feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~464feeder .extended_lut = "off";
defparam \regs~464feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~464feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y5_N50
dffeas \regs~464 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~464feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3178_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~464_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~464 .is_wysiwyg = "true";
defparam \regs~464 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y5_N8
dffeas \regs~432 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3180_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~432_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~432 .is_wysiwyg = "true";
defparam \regs~432 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y5_N6
cyclonev_lcell_comb \regs~1236 (
// Equation(s):
// \regs~1236_combout  = ( !\RA[1]~input_o  & ( ((!\RA[2]~input_o  & (((\regs~2314_combout )))) # (\RA[2]~input_o  & ((!\regs~2314_combout  & (\regs~432_q )) # (\regs~2314_combout  & ((\regs~464_q )))))) ) ) # ( \RA[1]~input_o  & ( (!\RA[2]~input_o  & 
// ((((\regs~2314_combout ))))) # (\RA[2]~input_o  & ((!\regs~2314_combout  & (((\regs~496_q )))) # (\regs~2314_combout  & (\regs~528_q )))) ) )

	.dataa(!\regs~528_q ),
	.datab(!\RA[2]~input_o ),
	.datac(!\regs~496_q ),
	.datad(!\regs~2314_combout ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~464_q ),
	.datag(!\regs~432_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1236_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1236 .extended_lut = "on";
defparam \regs~1236 .lut_mask = 64'h03CC03DD03FF03DD;
defparam \regs~1236 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y3_N49
dffeas \regs~144 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3191_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~144_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~144 .is_wysiwyg = "true";
defparam \regs~144 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y3_N44
dffeas \regs~112 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~112_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~112 .is_wysiwyg = "true";
defparam \regs~112 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y5_N8
dffeas \regs~80 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3190_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~80_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~80 .is_wysiwyg = "true";
defparam \regs~80 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y3_N17
dffeas \regs~48 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3192_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~48 .is_wysiwyg = "true";
defparam \regs~48 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y3_N15
cyclonev_lcell_comb \regs~2310 (
// Equation(s):
// \regs~2310_combout  = ( !\RA[1]~input_o  & ( (!\RA[0]~input_o  & (((\regs~48_q  & (!\RA[2]~input_o ))))) # (\RA[0]~input_o  & ((((\regs~80_q ) # (\RA[2]~input_o ))))) ) ) # ( \RA[1]~input_o  & ( (!\RA[0]~input_o  & (((\regs~112_q  & (!\RA[2]~input_o ))))) 
// # (\RA[0]~input_o  & ((((\RA[2]~input_o ))) # (\regs~144_q ))) ) )

	.dataa(!\RA[0]~input_o ),
	.datab(!\regs~144_q ),
	.datac(!\regs~112_q ),
	.datad(!\RA[2]~input_o ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~80_q ),
	.datag(!\regs~48_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2310_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2310 .extended_lut = "on";
defparam \regs~2310 .lut_mask = 64'h0A551B555F551B55;
defparam \regs~2310 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y2_N20
dffeas \regs~240 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~240_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~240 .is_wysiwyg = "true";
defparam \regs~240 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y3_N42
cyclonev_lcell_comb \regs~272feeder (
// Equation(s):
// \regs~272feeder_combout  = ( \BusW[10]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[10]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~272feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~272feeder .extended_lut = "off";
defparam \regs~272feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~272feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y3_N43
dffeas \regs~272 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~272feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~272_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~272 .is_wysiwyg = "true";
defparam \regs~272 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y3_N29
dffeas \regs~208 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3174_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~208_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~208 .is_wysiwyg = "true";
defparam \regs~208 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y2_N2
dffeas \regs~176 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3176_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~176_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~176 .is_wysiwyg = "true";
defparam \regs~176 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y2_N0
cyclonev_lcell_comb \regs~1232 (
// Equation(s):
// \regs~1232_combout  = ( !\RA[1]~input_o  & ( (!\regs~2310_combout  & (\RA[2]~input_o  & (\regs~176_q ))) # (\regs~2310_combout  & ((!\RA[2]~input_o ) # (((\regs~208_q ))))) ) ) # ( \RA[1]~input_o  & ( (!\regs~2310_combout  & (\RA[2]~input_o  & 
// (\regs~240_q ))) # (\regs~2310_combout  & ((!\RA[2]~input_o ) # (((\regs~272_q ))))) ) )

	.dataa(!\regs~2310_combout ),
	.datab(!\RA[2]~input_o ),
	.datac(!\regs~240_q ),
	.datad(!\regs~272_q ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~208_q ),
	.datag(!\regs~176_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1232_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1232 .extended_lut = "on";
defparam \regs~1232 .lut_mask = 64'h4646465757574657;
defparam \regs~1232 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y6_N48
cyclonev_lcell_comb \regs~1248 (
// Equation(s):
// \regs~1248_combout  = ( \regs~1236_combout  & ( \regs~1232_combout  & ( (!\RA[4]~input_o ) # ((!\RA[3]~input_o  & ((\regs~1240_combout ))) # (\RA[3]~input_o  & (\regs~1244_combout ))) ) ) ) # ( !\regs~1236_combout  & ( \regs~1232_combout  & ( 
// (!\RA[4]~input_o  & (((!\RA[3]~input_o )))) # (\RA[4]~input_o  & ((!\RA[3]~input_o  & ((\regs~1240_combout ))) # (\RA[3]~input_o  & (\regs~1244_combout )))) ) ) ) # ( \regs~1236_combout  & ( !\regs~1232_combout  & ( (!\RA[4]~input_o  & (((\RA[3]~input_o 
// )))) # (\RA[4]~input_o  & ((!\RA[3]~input_o  & ((\regs~1240_combout ))) # (\RA[3]~input_o  & (\regs~1244_combout )))) ) ) ) # ( !\regs~1236_combout  & ( !\regs~1232_combout  & ( (\RA[4]~input_o  & ((!\RA[3]~input_o  & ((\regs~1240_combout ))) # 
// (\RA[3]~input_o  & (\regs~1244_combout )))) ) ) )

	.dataa(!\regs~1244_combout ),
	.datab(!\RA[4]~input_o ),
	.datac(!\regs~1240_combout ),
	.datad(!\RA[3]~input_o ),
	.datae(!\regs~1236_combout ),
	.dataf(!\regs~1232_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1248_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1248 .extended_lut = "off";
defparam \regs~1248 .lut_mask = 64'h031103DDCF11CFDD;
defparam \regs~1248 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N1
cyclonev_io_ibuf \BusW[11]~input (
	.i(BusW[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\BusW[11]~input_o ));
// synopsys translate_off
defparam \BusW[11]~input .bus_hold = "false";
defparam \BusW[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X71_Y2_N36
cyclonev_lcell_comb \regs~721feeder (
// Equation(s):
// \regs~721feeder_combout  = ( \BusW[11]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[11]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~721feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~721feeder .extended_lut = "off";
defparam \regs~721feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~721feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y2_N38
dffeas \regs~721 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~721feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3182_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~721_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~721 .is_wysiwyg = "true";
defparam \regs~721 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y3_N38
dffeas \regs~753 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3185_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~753_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~753 .is_wysiwyg = "true";
defparam \regs~753 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y2_N30
cyclonev_lcell_comb \regs~785feeder (
// Equation(s):
// \regs~785feeder_combout  = ( \BusW[11]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[11]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~785feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~785feeder .extended_lut = "off";
defparam \regs~785feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~785feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y2_N32
dffeas \regs~785 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~785feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3183_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~785_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~785 .is_wysiwyg = "true";
defparam \regs~785 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y4_N2
dffeas \regs~625 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~625_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~625 .is_wysiwyg = "true";
defparam \regs~625 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y8_N12
cyclonev_lcell_comb \regs~593feeder (
// Equation(s):
// \regs~593feeder_combout  = ( \BusW[11]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[11]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~593feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~593feeder .extended_lut = "off";
defparam \regs~593feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~593feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y8_N14
dffeas \regs~593 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~593feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3198_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~593_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~593 .is_wysiwyg = "true";
defparam \regs~593 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y4_N6
cyclonev_lcell_comb \regs~657feeder (
// Equation(s):
// \regs~657feeder_combout  = ( \BusW[11]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[11]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~657feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~657feeder .extended_lut = "off";
defparam \regs~657feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~657feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y4_N8
dffeas \regs~657 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~657feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3199_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~657_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~657 .is_wysiwyg = "true";
defparam \regs~657 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y4_N8
dffeas \regs~561 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3200_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~561_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~561 .is_wysiwyg = "true";
defparam \regs~561 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N6
cyclonev_lcell_comb \regs~2334 (
// Equation(s):
// \regs~2334_combout  = ( !\RA[1]~input_o  & ( (!\RA[0]~input_o  & (!\RA[2]~input_o  & (\regs~561_q ))) # (\RA[0]~input_o  & ((((\regs~593_q ))) # (\RA[2]~input_o ))) ) ) # ( \RA[1]~input_o  & ( (!\RA[0]~input_o  & (!\RA[2]~input_o  & (\regs~625_q ))) # 
// (\RA[0]~input_o  & ((((\regs~657_q ))) # (\RA[2]~input_o ))) ) )

	.dataa(!\RA[0]~input_o ),
	.datab(!\RA[2]~input_o ),
	.datac(!\regs~625_q ),
	.datad(!\regs~593_q ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~657_q ),
	.datag(!\regs~561_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2334_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2334 .extended_lut = "on";
defparam \regs~2334 .lut_mask = 64'h195D1919195D5D5D;
defparam \regs~2334 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y3_N35
dffeas \regs~689 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3184_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~689_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~689 .is_wysiwyg = "true";
defparam \regs~689 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N33
cyclonev_lcell_comb \regs~1257 (
// Equation(s):
// \regs~1257_combout  = ( !\RA[1]~input_o  & ( (!\RA[2]~input_o  & ((((\regs~2334_combout ))))) # (\RA[2]~input_o  & (((!\regs~2334_combout  & ((\regs~689_q ))) # (\regs~2334_combout  & (\regs~721_q ))))) ) ) # ( \RA[1]~input_o  & ( ((!\RA[2]~input_o  & 
// (((\regs~2334_combout )))) # (\RA[2]~input_o  & ((!\regs~2334_combout  & (\regs~753_q )) # (\regs~2334_combout  & ((\regs~785_q )))))) ) )

	.dataa(!\regs~721_q ),
	.datab(!\RA[2]~input_o ),
	.datac(!\regs~753_q ),
	.datad(!\regs~785_q ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~2334_combout ),
	.datag(!\regs~689_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1257_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1257 .extended_lut = "on";
defparam \regs~1257 .lut_mask = 64'h03030303DDDDCCFF;
defparam \regs~1257 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y5_N41
dffeas \regs~977 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3186_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~977_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~977 .is_wysiwyg = "true";
defparam \regs~977 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y3_N32
dffeas \regs~1009 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3189_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1009_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1009 .is_wysiwyg = "true";
defparam \regs~1009 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N6
cyclonev_lcell_comb \regs~913feeder (
// Equation(s):
// \regs~913feeder_combout  = ( \BusW[11]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[11]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~913feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~913feeder .extended_lut = "off";
defparam \regs~913feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~913feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y5_N7
dffeas \regs~913 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~913feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~913_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~913 .is_wysiwyg = "true";
defparam \regs~913 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y3_N2
dffeas \regs~881 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3205_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~881_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~881 .is_wysiwyg = "true";
defparam \regs~881 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N33
cyclonev_lcell_comb \regs~849feeder (
// Equation(s):
// \regs~849feeder_combout  = ( \BusW[11]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[11]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~849feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~849feeder .extended_lut = "off";
defparam \regs~849feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~849feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y5_N34
dffeas \regs~849 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~849feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3202_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~849_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~849 .is_wysiwyg = "true";
defparam \regs~849 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y3_N44
dffeas \regs~817 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3204_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~817_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~817 .is_wysiwyg = "true";
defparam \regs~817 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N42
cyclonev_lcell_comb \regs~2338 (
// Equation(s):
// \regs~2338_combout  = ( !\RA[1]~input_o  & ( (!\RA[0]~input_o  & (((\regs~817_q  & ((!\RA[2]~input_o )))))) # (\RA[0]~input_o  & ((((\RA[2]~input_o ) # (\regs~849_q ))))) ) ) # ( \RA[1]~input_o  & ( (!\RA[0]~input_o  & (((\regs~881_q  & ((!\RA[2]~input_o 
// )))))) # (\RA[0]~input_o  & ((((\RA[2]~input_o ))) # (\regs~913_q ))) ) )

	.dataa(!\RA[0]~input_o ),
	.datab(!\regs~913_q ),
	.datac(!\regs~881_q ),
	.datad(!\regs~849_q ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\RA[2]~input_o ),
	.datag(!\regs~817_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2338_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2338 .extended_lut = "on";
defparam \regs~2338 .lut_mask = 64'h0A5F1B1B55555555;
defparam \regs~2338 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y5_N56
dffeas \regs~1041 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3187_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1041_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1041 .is_wysiwyg = "true";
defparam \regs~1041 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y3_N2
dffeas \regs~945 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3188_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~945_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~945 .is_wysiwyg = "true";
defparam \regs~945 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N0
cyclonev_lcell_comb \regs~1261 (
// Equation(s):
// \regs~1261_combout  = ( !\RA[1]~input_o  & ( (!\RA[2]~input_o  & ((((\regs~2338_combout ))))) # (\RA[2]~input_o  & ((!\regs~2338_combout  & (((\regs~945_q )))) # (\regs~2338_combout  & (\regs~977_q )))) ) ) # ( \RA[1]~input_o  & ( ((!\RA[2]~input_o  & 
// (((\regs~2338_combout )))) # (\RA[2]~input_o  & ((!\regs~2338_combout  & (\regs~1009_q )) # (\regs~2338_combout  & ((\regs~1041_q )))))) ) )

	.dataa(!\regs~977_q ),
	.datab(!\RA[2]~input_o ),
	.datac(!\regs~1009_q ),
	.datad(!\regs~2338_combout ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~1041_q ),
	.datag(!\regs~945_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1261_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1261 .extended_lut = "on";
defparam \regs~1261 .lut_mask = 64'h03DD03CC03DD03FF;
defparam \regs~1261 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y5_N48
cyclonev_lcell_comb \regs~209feeder (
// Equation(s):
// \regs~209feeder_combout  = \BusW[11]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\BusW[11]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~209feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~209feeder .extended_lut = "off";
defparam \regs~209feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regs~209feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y5_N49
dffeas \regs~209 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~209feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3174_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~209_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~209 .is_wysiwyg = "true";
defparam \regs~209 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y5_N11
dffeas \regs~241 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~241_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~241 .is_wysiwyg = "true";
defparam \regs~241 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y3_N23
dffeas \regs~81 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3190_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~81_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~81 .is_wysiwyg = "true";
defparam \regs~81 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y5_N14
dffeas \regs~113 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~113_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~113 .is_wysiwyg = "true";
defparam \regs~113 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N57
cyclonev_lcell_comb \regs~145feeder (
// Equation(s):
// \regs~145feeder_combout  = ( \BusW[11]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[11]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~145feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~145feeder .extended_lut = "off";
defparam \regs~145feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~145feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y3_N59
dffeas \regs~145 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~145feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3191_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~145_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~145 .is_wysiwyg = "true";
defparam \regs~145 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y5_N56
dffeas \regs~49 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3192_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~49 .is_wysiwyg = "true";
defparam \regs~49 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y5_N54
cyclonev_lcell_comb \regs~2326 (
// Equation(s):
// \regs~2326_combout  = ( !\RA[1]~input_o  & ( (!\RA[2]~input_o  & ((!\RA[0]~input_o  & (((\regs~49_q )))) # (\RA[0]~input_o  & (\regs~81_q )))) # (\RA[2]~input_o  & ((((\RA[0]~input_o ))))) ) ) # ( \RA[1]~input_o  & ( ((!\RA[2]~input_o  & ((!\RA[0]~input_o 
//  & (\regs~113_q )) # (\RA[0]~input_o  & ((\regs~145_q ))))) # (\RA[2]~input_o  & (((\RA[0]~input_o ))))) ) )

	.dataa(!\regs~81_q ),
	.datab(!\RA[2]~input_o ),
	.datac(!\regs~113_q ),
	.datad(!\RA[0]~input_o ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~145_q ),
	.datag(!\regs~49_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2326_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2326 .extended_lut = "on";
defparam \regs~2326 .lut_mask = 64'h0C770C330C770CFF;
defparam \regs~2326 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y5_N16
dffeas \regs~273 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~273_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~273 .is_wysiwyg = "true";
defparam \regs~273 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y5_N35
dffeas \regs~177 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3176_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~177_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~177 .is_wysiwyg = "true";
defparam \regs~177 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y5_N33
cyclonev_lcell_comb \regs~1249 (
// Equation(s):
// \regs~1249_combout  = ( !\RA[1]~input_o  & ( (!\RA[2]~input_o  & ((((\regs~2326_combout ))))) # (\RA[2]~input_o  & ((!\regs~2326_combout  & (((\regs~177_q )))) # (\regs~2326_combout  & (\regs~209_q )))) ) ) # ( \RA[1]~input_o  & ( (!\RA[2]~input_o  & 
// ((((\regs~2326_combout ))))) # (\RA[2]~input_o  & (((!\regs~2326_combout  & (\regs~241_q )) # (\regs~2326_combout  & ((\regs~273_q )))))) ) )

	.dataa(!\RA[2]~input_o ),
	.datab(!\regs~209_q ),
	.datac(!\regs~241_q ),
	.datad(!\regs~2326_combout ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~273_q ),
	.datag(!\regs~177_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1249_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1249 .extended_lut = "on";
defparam \regs~1249 .lut_mask = 64'h05BB05AA05BB05FF;
defparam \regs~1249 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y6_N7
dffeas \regs~529 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~529_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~529 .is_wysiwyg = "true";
defparam \regs~529 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y6_N56
dffeas \regs~497 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~497_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~497 .is_wysiwyg = "true";
defparam \regs~497 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y6_N32
dffeas \regs~465 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3178_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~465_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~465 .is_wysiwyg = "true";
defparam \regs~465 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y7_N5
dffeas \regs~401 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~401_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~401 .is_wysiwyg = "true";
defparam \regs~401 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y6_N38
dffeas \regs~369 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~369_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~369 .is_wysiwyg = "true";
defparam \regs~369 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y7_N51
cyclonev_lcell_comb \regs~337feeder (
// Equation(s):
// \regs~337feeder_combout  = \BusW[11]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\BusW[11]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~337feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~337feeder .extended_lut = "off";
defparam \regs~337feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regs~337feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y7_N53
dffeas \regs~337 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~337feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~337_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~337 .is_wysiwyg = "true";
defparam \regs~337 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y6_N32
dffeas \regs~305 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~305_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~305 .is_wysiwyg = "true";
defparam \regs~305 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N30
cyclonev_lcell_comb \regs~2330 (
// Equation(s):
// \regs~2330_combout  = ( !\RA[1]~input_o  & ( ((!\RA[0]~input_o  & (\regs~305_q  & ((!\RA[2]~input_o )))) # (\RA[0]~input_o  & (((\RA[2]~input_o ) # (\regs~337_q ))))) ) ) # ( \RA[1]~input_o  & ( (!\RA[0]~input_o  & (((\regs~369_q  & ((!\RA[2]~input_o 
// )))))) # (\RA[0]~input_o  & ((((\RA[2]~input_o ))) # (\regs~401_q ))) ) )

	.dataa(!\regs~401_q ),
	.datab(!\RA[0]~input_o ),
	.datac(!\regs~369_q ),
	.datad(!\regs~337_q ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\RA[2]~input_o ),
	.datag(!\regs~305_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2330_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2330 .extended_lut = "on";
defparam \regs~2330 .lut_mask = 64'h0C3F1D1D33333333;
defparam \regs~2330 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y6_N32
dffeas \regs~433 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3180_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~433_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~433 .is_wysiwyg = "true";
defparam \regs~433 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y6_N30
cyclonev_lcell_comb \regs~1253 (
// Equation(s):
// \regs~1253_combout  = ( !\RA[1]~input_o  & ( ((!\RA[2]~input_o  & (((\regs~2330_combout )))) # (\RA[2]~input_o  & ((!\regs~2330_combout  & (\regs~433_q )) # (\regs~2330_combout  & ((\regs~465_q )))))) ) ) # ( \RA[1]~input_o  & ( (!\RA[2]~input_o  & 
// ((((\regs~2330_combout ))))) # (\RA[2]~input_o  & (((!\regs~2330_combout  & ((\regs~497_q ))) # (\regs~2330_combout  & (\regs~529_q ))))) ) )

	.dataa(!\regs~529_q ),
	.datab(!\RA[2]~input_o ),
	.datac(!\regs~497_q ),
	.datad(!\regs~465_q ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~2330_combout ),
	.datag(!\regs~433_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1253_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1253 .extended_lut = "on";
defparam \regs~1253 .lut_mask = 64'h03030303CCFFDDDD;
defparam \regs~1253 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N0
cyclonev_lcell_comb \regs~1265 (
// Equation(s):
// \regs~1265_combout  = ( \regs~1249_combout  & ( \regs~1253_combout  & ( (!\RA[4]~input_o ) # ((!\RA[3]~input_o  & (\regs~1257_combout )) # (\RA[3]~input_o  & ((\regs~1261_combout )))) ) ) ) # ( !\regs~1249_combout  & ( \regs~1253_combout  & ( 
// (!\RA[4]~input_o  & (((\RA[3]~input_o )))) # (\RA[4]~input_o  & ((!\RA[3]~input_o  & (\regs~1257_combout )) # (\RA[3]~input_o  & ((\regs~1261_combout ))))) ) ) ) # ( \regs~1249_combout  & ( !\regs~1253_combout  & ( (!\RA[4]~input_o  & (((!\RA[3]~input_o 
// )))) # (\RA[4]~input_o  & ((!\RA[3]~input_o  & (\regs~1257_combout )) # (\RA[3]~input_o  & ((\regs~1261_combout ))))) ) ) ) # ( !\regs~1249_combout  & ( !\regs~1253_combout  & ( (\RA[4]~input_o  & ((!\RA[3]~input_o  & (\regs~1257_combout )) # 
// (\RA[3]~input_o  & ((\regs~1261_combout ))))) ) ) )

	.dataa(!\regs~1257_combout ),
	.datab(!\RA[4]~input_o ),
	.datac(!\RA[3]~input_o ),
	.datad(!\regs~1261_combout ),
	.datae(!\regs~1249_combout ),
	.dataf(!\regs~1253_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1265_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1265 .extended_lut = "off";
defparam \regs~1265 .lut_mask = 64'h1013D0D31C1FDCDF;
defparam \regs~1265 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y6_N38
cyclonev_io_ibuf \BusW[12]~input (
	.i(BusW[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\BusW[12]~input_o ));
// synopsys translate_off
defparam \BusW[12]~input .bus_hold = "false";
defparam \BusW[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N48
cyclonev_lcell_comb \regs~1042feeder (
// Equation(s):
// \regs~1042feeder_combout  = ( \BusW[12]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[12]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1042feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1042feeder .extended_lut = "off";
defparam \regs~1042feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1042feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y5_N50
dffeas \regs~1042 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~1042feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3187_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1042_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1042 .is_wysiwyg = "true";
defparam \regs~1042 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y4_N14
dffeas \regs~1010 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3189_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1010_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1010 .is_wysiwyg = "true";
defparam \regs~1010 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N42
cyclonev_lcell_comb \regs~978feeder (
// Equation(s):
// \regs~978feeder_combout  = ( \BusW[12]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[12]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~978feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~978feeder .extended_lut = "off";
defparam \regs~978feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~978feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y4_N44
dffeas \regs~978 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~978feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3186_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~978_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~978 .is_wysiwyg = "true";
defparam \regs~978 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y4_N11
dffeas \regs~914 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~914_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~914 .is_wysiwyg = "true";
defparam \regs~914 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y4_N32
dffeas \regs~882 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3205_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~882_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~882 .is_wysiwyg = "true";
defparam \regs~882 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y4_N5
dffeas \regs~850 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3202_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~850_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~850 .is_wysiwyg = "true";
defparam \regs~850 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y4_N2
dffeas \regs~818 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3204_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~818_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~818 .is_wysiwyg = "true";
defparam \regs~818 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N0
cyclonev_lcell_comb \regs~2354 (
// Equation(s):
// \regs~2354_combout  = ( !\RA[1]~input_o  & ( ((!\RA[0]~input_o  & (\regs~818_q  & (!\RA[2]~input_o ))) # (\RA[0]~input_o  & (((\regs~850_q ) # (\RA[2]~input_o ))))) ) ) # ( \RA[1]~input_o  & ( (!\RA[0]~input_o  & (((\regs~882_q  & (!\RA[2]~input_o ))))) # 
// (\RA[0]~input_o  & ((((\RA[2]~input_o ))) # (\regs~914_q ))) ) )

	.dataa(!\regs~914_q ),
	.datab(!\RA[0]~input_o ),
	.datac(!\regs~882_q ),
	.datad(!\RA[2]~input_o ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~850_q ),
	.datag(!\regs~818_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2354_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2354 .extended_lut = "on";
defparam \regs~2354 .lut_mask = 64'h0C331D333F331D33;
defparam \regs~2354 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y4_N2
dffeas \regs~946 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3188_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~946_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~946 .is_wysiwyg = "true";
defparam \regs~946 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N0
cyclonev_lcell_comb \regs~1278 (
// Equation(s):
// \regs~1278_combout  = ( !\RA[1]~input_o  & ( ((!\RA[2]~input_o  & (((\regs~2354_combout )))) # (\RA[2]~input_o  & ((!\regs~2354_combout  & (\regs~946_q )) # (\regs~2354_combout  & ((\regs~978_q )))))) ) ) # ( \RA[1]~input_o  & ( (!\RA[2]~input_o  & 
// ((((\regs~2354_combout ))))) # (\RA[2]~input_o  & (((!\regs~2354_combout  & ((\regs~1010_q ))) # (\regs~2354_combout  & (\regs~1042_q ))))) ) )

	.dataa(!\regs~1042_q ),
	.datab(!\RA[2]~input_o ),
	.datac(!\regs~1010_q ),
	.datad(!\regs~978_q ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~2354_combout ),
	.datag(!\regs~946_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1278_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1278 .extended_lut = "on";
defparam \regs~1278 .lut_mask = 64'h03030303CCFFDDDD;
defparam \regs~1278 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y6_N17
dffeas \regs~594 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3198_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~594_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~594 .is_wysiwyg = "true";
defparam \regs~594 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y6_N44
dffeas \regs~626 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~626_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~626 .is_wysiwyg = "true";
defparam \regs~626 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y6_N8
dffeas \regs~658 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3199_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~658_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~658 .is_wysiwyg = "true";
defparam \regs~658 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y6_N44
dffeas \regs~562 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3200_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~562_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~562 .is_wysiwyg = "true";
defparam \regs~562 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N42
cyclonev_lcell_comb \regs~2350 (
// Equation(s):
// \regs~2350_combout  = ( !\RA[1]~input_o  & ( (!\RA[2]~input_o  & (((!\RA[0]~input_o  & ((\regs~562_q ))) # (\RA[0]~input_o  & (\regs~594_q ))))) # (\RA[2]~input_o  & ((((\RA[0]~input_o ))))) ) ) # ( \RA[1]~input_o  & ( (!\RA[2]~input_o  & 
// (((!\RA[0]~input_o  & (\regs~626_q )) # (\RA[0]~input_o  & ((\regs~658_q )))))) # (\RA[2]~input_o  & ((((\RA[0]~input_o ))))) ) )

	.dataa(!\RA[2]~input_o ),
	.datab(!\regs~594_q ),
	.datac(!\regs~626_q ),
	.datad(!\regs~658_q ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\RA[0]~input_o ),
	.datag(!\regs~562_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2350_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2350 .extended_lut = "on";
defparam \regs~2350 .lut_mask = 64'h0A0A0A0A777755FF;
defparam \regs~2350 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y6_N56
dffeas \regs~754 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3185_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~754_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~754 .is_wysiwyg = "true";
defparam \regs~754 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y5_N38
dffeas \regs~722 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3182_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~722_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~722 .is_wysiwyg = "true";
defparam \regs~722 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y4_N7
dffeas \regs~786 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3183_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~786_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~786 .is_wysiwyg = "true";
defparam \regs~786 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y6_N38
dffeas \regs~690 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3184_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~690_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~690 .is_wysiwyg = "true";
defparam \regs~690 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N36
cyclonev_lcell_comb \regs~1274 (
// Equation(s):
// \regs~1274_combout  = ( !\RA[1]~input_o  & ( (!\regs~2350_combout  & (\RA[2]~input_o  & (\regs~690_q ))) # (\regs~2350_combout  & ((!\RA[2]~input_o ) # (((\regs~722_q ))))) ) ) # ( \RA[1]~input_o  & ( (!\regs~2350_combout  & (\RA[2]~input_o  & 
// (\regs~754_q ))) # (\regs~2350_combout  & ((!\RA[2]~input_o ) # (((\regs~786_q ))))) ) )

	.dataa(!\regs~2350_combout ),
	.datab(!\RA[2]~input_o ),
	.datac(!\regs~754_q ),
	.datad(!\regs~722_q ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~786_q ),
	.datag(!\regs~690_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1274_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1274 .extended_lut = "on";
defparam \regs~1274 .lut_mask = 64'h4657464646575757;
defparam \regs~1274 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y7_N20
dffeas \regs~370 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~370_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~370 .is_wysiwyg = "true";
defparam \regs~370 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y7_N6
cyclonev_lcell_comb \regs~402feeder (
// Equation(s):
// \regs~402feeder_combout  = ( \BusW[12]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[12]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~402feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~402feeder .extended_lut = "off";
defparam \regs~402feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~402feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y7_N7
dffeas \regs~402 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~402feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~402_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~402 .is_wysiwyg = "true";
defparam \regs~402 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y7_N43
dffeas \regs~338 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~338_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~338 .is_wysiwyg = "true";
defparam \regs~338 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y7_N14
dffeas \regs~306 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~306_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~306 .is_wysiwyg = "true";
defparam \regs~306 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y7_N12
cyclonev_lcell_comb \regs~2346 (
// Equation(s):
// \regs~2346_combout  = ( !\RA[1]~input_o  & ( (!\RA[2]~input_o  & ((!\RA[0]~input_o  & (\regs~306_q )) # (\RA[0]~input_o  & (((\regs~338_q )))))) # (\RA[2]~input_o  & (\RA[0]~input_o )) ) ) # ( \RA[1]~input_o  & ( (!\RA[2]~input_o  & ((!\RA[0]~input_o  & 
// (\regs~370_q )) # (\RA[0]~input_o  & (((\regs~402_q )))))) # (\RA[2]~input_o  & (\RA[0]~input_o )) ) )

	.dataa(!\RA[2]~input_o ),
	.datab(!\RA[0]~input_o ),
	.datac(!\regs~370_q ),
	.datad(!\regs~402_q ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~338_q ),
	.datag(!\regs~306_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2346_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2346 .extended_lut = "on";
defparam \regs~2346 .lut_mask = 64'h1919193B3B3B193B;
defparam \regs~2346 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y6_N56
dffeas \regs~498 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~498_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~498 .is_wysiwyg = "true";
defparam \regs~498 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N12
cyclonev_lcell_comb \regs~530feeder (
// Equation(s):
// \regs~530feeder_combout  = ( \BusW[12]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[12]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~530feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~530feeder .extended_lut = "off";
defparam \regs~530feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~530feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y6_N14
dffeas \regs~530 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~530feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~530_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~530 .is_wysiwyg = "true";
defparam \regs~530 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y6_N38
dffeas \regs~466 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3178_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~466_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~466 .is_wysiwyg = "true";
defparam \regs~466 .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y6_N8
dffeas \regs~434 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3180_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~434_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~434 .is_wysiwyg = "true";
defparam \regs~434 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y6_N6
cyclonev_lcell_comb \regs~1270 (
// Equation(s):
// \regs~1270_combout  = ( !\RA[1]~input_o  & ( (!\regs~2346_combout  & (\RA[2]~input_o  & (\regs~434_q ))) # (\regs~2346_combout  & ((!\RA[2]~input_o ) # (((\regs~466_q ))))) ) ) # ( \RA[1]~input_o  & ( (!\regs~2346_combout  & (\RA[2]~input_o  & 
// (\regs~498_q ))) # (\regs~2346_combout  & ((!\RA[2]~input_o ) # (((\regs~530_q ))))) ) )

	.dataa(!\regs~2346_combout ),
	.datab(!\RA[2]~input_o ),
	.datac(!\regs~498_q ),
	.datad(!\regs~530_q ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~466_q ),
	.datag(!\regs~434_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1270_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1270 .extended_lut = "on";
defparam \regs~1270 .lut_mask = 64'h4646465757574657;
defparam \regs~1270 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y4_N38
dffeas \regs~210 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3174_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~210_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~210 .is_wysiwyg = "true";
defparam \regs~210 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y5_N44
dffeas \regs~242 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~242_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~242 .is_wysiwyg = "true";
defparam \regs~242 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y5_N15
cyclonev_lcell_comb \regs~274feeder (
// Equation(s):
// \regs~274feeder_combout  = ( \BusW[12]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[12]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~274feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~274feeder .extended_lut = "off";
defparam \regs~274feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~274feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y5_N17
dffeas \regs~274 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~274feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~274_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~274 .is_wysiwyg = "true";
defparam \regs~274 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N21
cyclonev_lcell_comb \regs~146feeder (
// Equation(s):
// \regs~146feeder_combout  = \BusW[12]~input_o 

	.dataa(!\BusW[12]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~146feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~146feeder .extended_lut = "off";
defparam \regs~146feeder .lut_mask = 64'h5555555555555555;
defparam \regs~146feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y3_N22
dffeas \regs~146 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~146feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3191_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~146_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~146 .is_wysiwyg = "true";
defparam \regs~146 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y3_N2
dffeas \regs~114 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~114_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~114 .is_wysiwyg = "true";
defparam \regs~114 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N45
cyclonev_lcell_comb \regs~82feeder (
// Equation(s):
// \regs~82feeder_combout  = \BusW[12]~input_o 

	.dataa(!\BusW[12]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~82feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~82feeder .extended_lut = "off";
defparam \regs~82feeder .lut_mask = 64'h5555555555555555;
defparam \regs~82feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y3_N47
dffeas \regs~82 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~82feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3190_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~82_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~82 .is_wysiwyg = "true";
defparam \regs~82 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y3_N8
dffeas \regs~50 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3192_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~50 .is_wysiwyg = "true";
defparam \regs~50 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y3_N6
cyclonev_lcell_comb \regs~2342 (
// Equation(s):
// \regs~2342_combout  = ( !\RA[1]~input_o  & ( ((!\RA[2]~input_o  & ((!\RA[0]~input_o  & (\regs~50_q )) # (\RA[0]~input_o  & ((\regs~82_q ))))) # (\RA[2]~input_o  & (((\RA[0]~input_o ))))) ) ) # ( \RA[1]~input_o  & ( (!\RA[2]~input_o  & (((!\RA[0]~input_o  
// & ((\regs~114_q ))) # (\RA[0]~input_o  & (\regs~146_q ))))) # (\RA[2]~input_o  & ((((\RA[0]~input_o ))))) ) )

	.dataa(!\regs~146_q ),
	.datab(!\RA[2]~input_o ),
	.datac(!\regs~114_q ),
	.datad(!\regs~82_q ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\RA[0]~input_o ),
	.datag(!\regs~50_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2342_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2342 .extended_lut = "on";
defparam \regs~2342 .lut_mask = 64'h0C0C0C0C33FF7777;
defparam \regs~2342 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y5_N8
dffeas \regs~178 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3176_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~178_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~178 .is_wysiwyg = "true";
defparam \regs~178 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y5_N6
cyclonev_lcell_comb \regs~1266 (
// Equation(s):
// \regs~1266_combout  = ( !\RA[1]~input_o  & ( (!\RA[2]~input_o  & ((((\regs~2342_combout ))))) # (\RA[2]~input_o  & (((!\regs~2342_combout  & ((\regs~178_q ))) # (\regs~2342_combout  & (\regs~210_q ))))) ) ) # ( \RA[1]~input_o  & ( ((!\RA[2]~input_o  & 
// (((\regs~2342_combout )))) # (\RA[2]~input_o  & ((!\regs~2342_combout  & (\regs~242_q )) # (\regs~2342_combout  & ((\regs~274_q )))))) ) )

	.dataa(!\regs~210_q ),
	.datab(!\RA[2]~input_o ),
	.datac(!\regs~242_q ),
	.datad(!\regs~274_q ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~2342_combout ),
	.datag(!\regs~178_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1266_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1266 .extended_lut = "on";
defparam \regs~1266 .lut_mask = 64'h03030303DDDDCCFF;
defparam \regs~1266 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N15
cyclonev_lcell_comb \regs~1282 (
// Equation(s):
// \regs~1282_combout  = ( \regs~1266_combout  & ( \RA[4]~input_o  & ( (!\RA[3]~input_o  & ((\regs~1274_combout ))) # (\RA[3]~input_o  & (\regs~1278_combout )) ) ) ) # ( !\regs~1266_combout  & ( \RA[4]~input_o  & ( (!\RA[3]~input_o  & ((\regs~1274_combout 
// ))) # (\RA[3]~input_o  & (\regs~1278_combout )) ) ) ) # ( \regs~1266_combout  & ( !\RA[4]~input_o  & ( (!\RA[3]~input_o ) # (\regs~1270_combout ) ) ) ) # ( !\regs~1266_combout  & ( !\RA[4]~input_o  & ( (\RA[3]~input_o  & \regs~1270_combout ) ) ) )

	.dataa(!\regs~1278_combout ),
	.datab(!\regs~1274_combout ),
	.datac(!\RA[3]~input_o ),
	.datad(!\regs~1270_combout ),
	.datae(!\regs~1266_combout ),
	.dataf(!\RA[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1282_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1282 .extended_lut = "off";
defparam \regs~1282 .lut_mask = 64'h000FF0FF35353535;
defparam \regs~1282 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N35
cyclonev_io_ibuf \BusW[13]~input (
	.i(BusW[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\BusW[13]~input_o ));
// synopsys translate_off
defparam \BusW[13]~input .bus_hold = "false";
defparam \BusW[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X66_Y6_N38
dffeas \regs~627 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~627_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~627 .is_wysiwyg = "true";
defparam \regs~627 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y7_N27
cyclonev_lcell_comb \regs~595feeder (
// Equation(s):
// \regs~595feeder_combout  = ( \BusW[13]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[13]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~595feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~595feeder .extended_lut = "off";
defparam \regs~595feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~595feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y7_N29
dffeas \regs~595 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~595feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3198_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~595_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~595 .is_wysiwyg = "true";
defparam \regs~595 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y6_N10
dffeas \regs~659 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3199_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~659_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~659 .is_wysiwyg = "true";
defparam \regs~659 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y6_N5
dffeas \regs~563 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3200_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~563_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~563 .is_wysiwyg = "true";
defparam \regs~563 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y6_N3
cyclonev_lcell_comb \regs~2366 (
// Equation(s):
// \regs~2366_combout  = ( !\RA[1]~input_o  & ( (!\RA[0]~input_o  & (!\RA[2]~input_o  & (\regs~563_q ))) # (\RA[0]~input_o  & ((((\regs~595_q ))) # (\RA[2]~input_o ))) ) ) # ( \RA[1]~input_o  & ( (!\RA[0]~input_o  & (!\RA[2]~input_o  & (\regs~627_q ))) # 
// (\RA[0]~input_o  & ((((\regs~659_q ))) # (\RA[2]~input_o ))) ) )

	.dataa(!\RA[0]~input_o ),
	.datab(!\RA[2]~input_o ),
	.datac(!\regs~627_q ),
	.datad(!\regs~595_q ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~659_q ),
	.datag(!\regs~563_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2366_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2366 .extended_lut = "on";
defparam \regs~2366 .lut_mask = 64'h195D1919195D5D5D;
defparam \regs~2366 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y2_N38
dffeas \regs~755 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3185_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~755_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~755 .is_wysiwyg = "true";
defparam \regs~755 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y6_N32
dffeas \regs~787 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3183_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~787_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~787 .is_wysiwyg = "true";
defparam \regs~787 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y6_N52
dffeas \regs~723 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3182_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~723_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~723 .is_wysiwyg = "true";
defparam \regs~723 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y2_N14
dffeas \regs~691 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3184_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~691_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~691 .is_wysiwyg = "true";
defparam \regs~691 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y2_N12
cyclonev_lcell_comb \regs~1291 (
// Equation(s):
// \regs~1291_combout  = ( !\RA[1]~input_o  & ( (!\regs~2366_combout  & (\RA[2]~input_o  & (\regs~691_q ))) # (\regs~2366_combout  & ((!\RA[2]~input_o ) # (((\regs~723_q ))))) ) ) # ( \RA[1]~input_o  & ( (!\regs~2366_combout  & (\RA[2]~input_o  & 
// (\regs~755_q ))) # (\regs~2366_combout  & ((!\RA[2]~input_o ) # (((\regs~787_q ))))) ) )

	.dataa(!\regs~2366_combout ),
	.datab(!\RA[2]~input_o ),
	.datac(!\regs~755_q ),
	.datad(!\regs~787_q ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~723_q ),
	.datag(!\regs~691_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1291_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1291 .extended_lut = "on";
defparam \regs~1291 .lut_mask = 64'h4646465757574657;
defparam \regs~1291 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N45
cyclonev_lcell_comb \regs~1043feeder (
// Equation(s):
// \regs~1043feeder_combout  = ( \BusW[13]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[13]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1043feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1043feeder .extended_lut = "off";
defparam \regs~1043feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1043feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y4_N47
dffeas \regs~1043 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~1043feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3187_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1043_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1043 .is_wysiwyg = "true";
defparam \regs~1043 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y2_N44
dffeas \regs~1011 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3189_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1011_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1011 .is_wysiwyg = "true";
defparam \regs~1011 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N39
cyclonev_lcell_comb \regs~979feeder (
// Equation(s):
// \regs~979feeder_combout  = ( \BusW[13]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[13]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~979feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~979feeder .extended_lut = "off";
defparam \regs~979feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~979feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y2_N41
dffeas \regs~979 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~979feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3186_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~979_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~979 .is_wysiwyg = "true";
defparam \regs~979 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N6
cyclonev_lcell_comb \regs~851feeder (
// Equation(s):
// \regs~851feeder_combout  = ( \BusW[13]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[13]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~851feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~851feeder .extended_lut = "off";
defparam \regs~851feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~851feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y3_N7
dffeas \regs~851 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~851feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3202_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~851_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~851 .is_wysiwyg = "true";
defparam \regs~851 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y2_N44
dffeas \regs~883 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3205_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~883_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~883 .is_wysiwyg = "true";
defparam \regs~883 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N57
cyclonev_lcell_comb \regs~915feeder (
// Equation(s):
// \regs~915feeder_combout  = ( \BusW[13]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[13]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~915feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~915feeder .extended_lut = "off";
defparam \regs~915feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~915feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y4_N58
dffeas \regs~915 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~915feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~915_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~915 .is_wysiwyg = "true";
defparam \regs~915 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y3_N5
dffeas \regs~819 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3204_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~819_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~819 .is_wysiwyg = "true";
defparam \regs~819 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N3
cyclonev_lcell_comb \regs~2370 (
// Equation(s):
// \regs~2370_combout  = ( !\RA[1]~input_o  & ( (!\RA[2]~input_o  & ((!\RA[0]~input_o  & (((\regs~819_q )))) # (\RA[0]~input_o  & (\regs~851_q )))) # (\RA[2]~input_o  & ((((\RA[0]~input_o ))))) ) ) # ( \RA[1]~input_o  & ( ((!\RA[2]~input_o  & 
// ((!\RA[0]~input_o  & (\regs~883_q )) # (\RA[0]~input_o  & ((\regs~915_q ))))) # (\RA[2]~input_o  & (((\RA[0]~input_o ))))) ) )

	.dataa(!\regs~851_q ),
	.datab(!\RA[2]~input_o ),
	.datac(!\regs~883_q ),
	.datad(!\RA[0]~input_o ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~915_q ),
	.datag(!\regs~819_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2370_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2370 .extended_lut = "on";
defparam \regs~2370 .lut_mask = 64'h0C770C330C770CFF;
defparam \regs~2370 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y2_N5
dffeas \regs~947 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3188_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~947_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~947 .is_wysiwyg = "true";
defparam \regs~947 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y2_N3
cyclonev_lcell_comb \regs~1295 (
// Equation(s):
// \regs~1295_combout  = ( !\RA[1]~input_o  & ( (!\RA[2]~input_o  & ((((\regs~2370_combout ))))) # (\RA[2]~input_o  & (((!\regs~2370_combout  & (\regs~947_q )) # (\regs~2370_combout  & ((\regs~979_q )))))) ) ) # ( \RA[1]~input_o  & ( (!\RA[2]~input_o  & 
// ((((\regs~2370_combout ))))) # (\RA[2]~input_o  & (((!\regs~2370_combout  & ((\regs~1011_q ))) # (\regs~2370_combout  & (\regs~1043_q ))))) ) )

	.dataa(!\RA[2]~input_o ),
	.datab(!\regs~1043_q ),
	.datac(!\regs~1011_q ),
	.datad(!\regs~979_q ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~2370_combout ),
	.datag(!\regs~947_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1295_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1295 .extended_lut = "on";
defparam \regs~1295 .lut_mask = 64'h05050505AAFFBBBB;
defparam \regs~1295 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y3_N53
dffeas \regs~147 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3191_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~147_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~147 .is_wysiwyg = "true";
defparam \regs~147 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y2_N38
dffeas \regs~115 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~115_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~115 .is_wysiwyg = "true";
defparam \regs~115 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y5_N9
cyclonev_lcell_comb \regs~83feeder (
// Equation(s):
// \regs~83feeder_combout  = \BusW[13]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\BusW[13]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~83feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~83feeder .extended_lut = "off";
defparam \regs~83feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regs~83feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y5_N10
dffeas \regs~83 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~83feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3190_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~83_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~83 .is_wysiwyg = "true";
defparam \regs~83 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y2_N35
dffeas \regs~51 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3192_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~51 .is_wysiwyg = "true";
defparam \regs~51 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N33
cyclonev_lcell_comb \regs~2358 (
// Equation(s):
// \regs~2358_combout  = ( !\RA[1]~input_o  & ( (!\RA[2]~input_o  & (((!\RA[0]~input_o  & (\regs~51_q )) # (\RA[0]~input_o  & ((\regs~83_q )))))) # (\RA[2]~input_o  & ((((\RA[0]~input_o ))))) ) ) # ( \RA[1]~input_o  & ( (!\RA[2]~input_o  & ((!\RA[0]~input_o  
// & (((\regs~115_q )))) # (\RA[0]~input_o  & (\regs~147_q )))) # (\RA[2]~input_o  & ((((\RA[0]~input_o ))))) ) )

	.dataa(!\RA[2]~input_o ),
	.datab(!\regs~147_q ),
	.datac(!\regs~115_q ),
	.datad(!\RA[0]~input_o ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~83_q ),
	.datag(!\regs~51_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2358_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2358 .extended_lut = "on";
defparam \regs~2358 .lut_mask = 64'h0A550A770AFF0A77;
defparam \regs~2358 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y2_N56
dffeas \regs~243 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~243_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~243 .is_wysiwyg = "true";
defparam \regs~243 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y3_N47
dffeas \regs~275 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~275_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~275 .is_wysiwyg = "true";
defparam \regs~275 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y3_N49
dffeas \regs~211 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3174_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~211_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~211 .is_wysiwyg = "true";
defparam \regs~211 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y2_N38
dffeas \regs~179 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3176_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~179_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~179 .is_wysiwyg = "true";
defparam \regs~179 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y2_N36
cyclonev_lcell_comb \regs~1283 (
// Equation(s):
// \regs~1283_combout  = ( !\RA[1]~input_o  & ( (!\regs~2358_combout  & (\RA[2]~input_o  & (\regs~179_q ))) # (\regs~2358_combout  & ((!\RA[2]~input_o ) # (((\regs~211_q ))))) ) ) # ( \RA[1]~input_o  & ( (!\regs~2358_combout  & (\RA[2]~input_o  & 
// (\regs~243_q ))) # (\regs~2358_combout  & ((!\RA[2]~input_o ) # (((\regs~275_q ))))) ) )

	.dataa(!\regs~2358_combout ),
	.datab(!\RA[2]~input_o ),
	.datac(!\regs~243_q ),
	.datad(!\regs~275_q ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~211_q ),
	.datag(!\regs~179_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1283_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1283 .extended_lut = "on";
defparam \regs~1283 .lut_mask = 64'h4646465757574657;
defparam \regs~1283 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y7_N8
dffeas \regs~371 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~371_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~371 .is_wysiwyg = "true";
defparam \regs~371 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y7_N10
dffeas \regs~403 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~403_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~403 .is_wysiwyg = "true";
defparam \regs~403 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y7_N51
cyclonev_lcell_comb \regs~339feeder (
// Equation(s):
// \regs~339feeder_combout  = \BusW[13]~input_o 

	.dataa(!\BusW[13]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~339feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~339feeder .extended_lut = "off";
defparam \regs~339feeder .lut_mask = 64'h5555555555555555;
defparam \regs~339feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y7_N53
dffeas \regs~339 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~339feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~339_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~339 .is_wysiwyg = "true";
defparam \regs~339 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y7_N14
dffeas \regs~307 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~307_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~307 .is_wysiwyg = "true";
defparam \regs~307 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y7_N12
cyclonev_lcell_comb \regs~2362 (
// Equation(s):
// \regs~2362_combout  = ( !\RA[1]~input_o  & ( (!\RA[0]~input_o  & (!\RA[2]~input_o  & (\regs~307_q ))) # (\RA[0]~input_o  & ((((\regs~339_q ))) # (\RA[2]~input_o ))) ) ) # ( \RA[1]~input_o  & ( (!\RA[0]~input_o  & (!\RA[2]~input_o  & (\regs~371_q ))) # 
// (\RA[0]~input_o  & ((((\regs~403_q ))) # (\RA[2]~input_o ))) ) )

	.dataa(!\RA[0]~input_o ),
	.datab(!\RA[2]~input_o ),
	.datac(!\regs~371_q ),
	.datad(!\regs~403_q ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~339_q ),
	.datag(!\regs~307_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2362_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2362 .extended_lut = "on";
defparam \regs~2362 .lut_mask = 64'h1919195D5D5D195D;
defparam \regs~2362 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y7_N20
dffeas \regs~499 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~499_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~499 .is_wysiwyg = "true";
defparam \regs~499 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y7_N8
dffeas \regs~531 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~531_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~531 .is_wysiwyg = "true";
defparam \regs~531 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y6_N0
cyclonev_lcell_comb \regs~467feeder (
// Equation(s):
// \regs~467feeder_combout  = ( \BusW[13]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[13]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~467feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~467feeder .extended_lut = "off";
defparam \regs~467feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~467feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y6_N1
dffeas \regs~467 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~467feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3178_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~467_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~467 .is_wysiwyg = "true";
defparam \regs~467 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y7_N2
dffeas \regs~435 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3180_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~435_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~435 .is_wysiwyg = "true";
defparam \regs~435 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y7_N0
cyclonev_lcell_comb \regs~1287 (
// Equation(s):
// \regs~1287_combout  = ( !\RA[1]~input_o  & ( (!\regs~2362_combout  & (\RA[2]~input_o  & (\regs~435_q ))) # (\regs~2362_combout  & ((!\RA[2]~input_o ) # (((\regs~467_q ))))) ) ) # ( \RA[1]~input_o  & ( (!\regs~2362_combout  & (\RA[2]~input_o  & 
// (\regs~499_q ))) # (\regs~2362_combout  & ((!\RA[2]~input_o ) # (((\regs~531_q ))))) ) )

	.dataa(!\regs~2362_combout ),
	.datab(!\RA[2]~input_o ),
	.datac(!\regs~499_q ),
	.datad(!\regs~531_q ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~467_q ),
	.datag(!\regs~435_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1287_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1287 .extended_lut = "on";
defparam \regs~1287 .lut_mask = 64'h4646465757574657;
defparam \regs~1287 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y2_N30
cyclonev_lcell_comb \regs~1299 (
// Equation(s):
// \regs~1299_combout  = ( \regs~1283_combout  & ( \regs~1287_combout  & ( (!\RA[4]~input_o ) # ((!\RA[3]~input_o  & (\regs~1291_combout )) # (\RA[3]~input_o  & ((\regs~1295_combout )))) ) ) ) # ( !\regs~1283_combout  & ( \regs~1287_combout  & ( 
// (!\RA[3]~input_o  & (\regs~1291_combout  & (\RA[4]~input_o ))) # (\RA[3]~input_o  & (((!\RA[4]~input_o ) # (\regs~1295_combout )))) ) ) ) # ( \regs~1283_combout  & ( !\regs~1287_combout  & ( (!\RA[3]~input_o  & (((!\RA[4]~input_o )) # (\regs~1291_combout 
// ))) # (\RA[3]~input_o  & (((\RA[4]~input_o  & \regs~1295_combout )))) ) ) ) # ( !\regs~1283_combout  & ( !\regs~1287_combout  & ( (\RA[4]~input_o  & ((!\RA[3]~input_o  & (\regs~1291_combout )) # (\RA[3]~input_o  & ((\regs~1295_combout ))))) ) ) )

	.dataa(!\RA[3]~input_o ),
	.datab(!\regs~1291_combout ),
	.datac(!\RA[4]~input_o ),
	.datad(!\regs~1295_combout ),
	.datae(!\regs~1283_combout ),
	.dataf(!\regs~1287_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1299_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1299 .extended_lut = "off";
defparam \regs~1299 .lut_mask = 64'h0207A2A75257F2F7;
defparam \regs~1299 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N52
cyclonev_io_ibuf \BusW[14]~input (
	.i(BusW[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\BusW[14]~input_o ));
// synopsys translate_off
defparam \BusW[14]~input .bus_hold = "false";
defparam \BusW[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X60_Y6_N45
cyclonev_lcell_comb \regs~724feeder (
// Equation(s):
// \regs~724feeder_combout  = ( \BusW[14]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[14]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~724feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~724feeder .extended_lut = "off";
defparam \regs~724feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~724feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y6_N47
dffeas \regs~724 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~724feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3182_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~724_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~724 .is_wysiwyg = "true";
defparam \regs~724 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y6_N50
dffeas \regs~628 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~628_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~628 .is_wysiwyg = "true";
defparam \regs~628 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y6_N45
cyclonev_lcell_comb \regs~596feeder (
// Equation(s):
// \regs~596feeder_combout  = ( \BusW[14]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[14]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~596feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~596feeder .extended_lut = "off";
defparam \regs~596feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~596feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y6_N47
dffeas \regs~596 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~596feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3198_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~596_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~596 .is_wysiwyg = "true";
defparam \regs~596 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y6_N21
cyclonev_lcell_comb \regs~660feeder (
// Equation(s):
// \regs~660feeder_combout  = ( \BusW[14]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[14]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~660feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~660feeder .extended_lut = "off";
defparam \regs~660feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~660feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y6_N22
dffeas \regs~660 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~660feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3199_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~660_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~660 .is_wysiwyg = "true";
defparam \regs~660 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y6_N32
dffeas \regs~564 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3200_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~564_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~564 .is_wysiwyg = "true";
defparam \regs~564 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y6_N30
cyclonev_lcell_comb \regs~2382 (
// Equation(s):
// \regs~2382_combout  = ( !\RA[1]~input_o  & ( (!\RA[0]~input_o  & (!\RA[2]~input_o  & (\regs~564_q ))) # (\RA[0]~input_o  & ((((\regs~596_q ))) # (\RA[2]~input_o ))) ) ) # ( \RA[1]~input_o  & ( (!\RA[0]~input_o  & (!\RA[2]~input_o  & (\regs~628_q ))) # 
// (\RA[0]~input_o  & ((((\regs~660_q ))) # (\RA[2]~input_o ))) ) )

	.dataa(!\RA[0]~input_o ),
	.datab(!\RA[2]~input_o ),
	.datac(!\regs~628_q ),
	.datad(!\regs~596_q ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~660_q ),
	.datag(!\regs~564_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2382_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2382 .extended_lut = "on";
defparam \regs~2382 .lut_mask = 64'h195D1919195D5D5D;
defparam \regs~2382 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y6_N44
dffeas \regs~756 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3185_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~756_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~756 .is_wysiwyg = "true";
defparam \regs~756 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y6_N56
dffeas \regs~788 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3183_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~788_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~788 .is_wysiwyg = "true";
defparam \regs~788 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y6_N44
dffeas \regs~692 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3184_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~692_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~692 .is_wysiwyg = "true";
defparam \regs~692 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y6_N42
cyclonev_lcell_comb \regs~1308 (
// Equation(s):
// \regs~1308_combout  = ( !\RA[1]~input_o  & ( (!\regs~2382_combout  & (((\regs~692_q  & ((\RA[2]~input_o )))))) # (\regs~2382_combout  & ((((!\RA[2]~input_o ))) # (\regs~724_q ))) ) ) # ( \RA[1]~input_o  & ( ((!\regs~2382_combout  & (\regs~756_q  & 
// ((\RA[2]~input_o )))) # (\regs~2382_combout  & (((!\RA[2]~input_o ) # (\regs~788_q ))))) ) )

	.dataa(!\regs~724_q ),
	.datab(!\regs~2382_combout ),
	.datac(!\regs~756_q ),
	.datad(!\regs~788_q ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\RA[2]~input_o ),
	.datag(!\regs~692_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1308_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1308 .extended_lut = "on";
defparam \regs~1308 .lut_mask = 64'h333333331D1D0C3F;
defparam \regs~1308 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y3_N11
dffeas \regs~276 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~276_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~276 .is_wysiwyg = "true";
defparam \regs~276 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y5_N2
dffeas \regs~244 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~244_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~244 .is_wysiwyg = "true";
defparam \regs~244 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y5_N44
dffeas \regs~116 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~116_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~116 .is_wysiwyg = "true";
defparam \regs~116 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y5_N20
dffeas \regs~148 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3191_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~148_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~148 .is_wysiwyg = "true";
defparam \regs~148 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y5_N26
dffeas \regs~84 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3190_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~84_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~84 .is_wysiwyg = "true";
defparam \regs~84 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y5_N26
dffeas \regs~52 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3192_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~52 .is_wysiwyg = "true";
defparam \regs~52 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y5_N24
cyclonev_lcell_comb \regs~2374 (
// Equation(s):
// \regs~2374_combout  = ( !\RA[1]~input_o  & ( (!\RA[2]~input_o  & ((!\RA[0]~input_o  & (\regs~52_q )) # (\RA[0]~input_o  & (((\regs~84_q )))))) # (\RA[2]~input_o  & (\RA[0]~input_o )) ) ) # ( \RA[1]~input_o  & ( (!\RA[2]~input_o  & ((!\RA[0]~input_o  & 
// (\regs~116_q )) # (\RA[0]~input_o  & (((\regs~148_q )))))) # (\RA[2]~input_o  & (\RA[0]~input_o )) ) )

	.dataa(!\RA[2]~input_o ),
	.datab(!\RA[0]~input_o ),
	.datac(!\regs~116_q ),
	.datad(!\regs~148_q ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~84_q ),
	.datag(!\regs~52_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2374_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2374 .extended_lut = "on";
defparam \regs~2374 .lut_mask = 64'h1919193B3B3B193B;
defparam \regs~2374 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y3_N12
cyclonev_lcell_comb \regs~212feeder (
// Equation(s):
// \regs~212feeder_combout  = ( \BusW[14]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[14]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~212feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~212feeder .extended_lut = "off";
defparam \regs~212feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~212feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y3_N14
dffeas \regs~212 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~212feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3174_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~212_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~212 .is_wysiwyg = "true";
defparam \regs~212 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y5_N44
dffeas \regs~180 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3176_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~180_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~180 .is_wysiwyg = "true";
defparam \regs~180 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y5_N42
cyclonev_lcell_comb \regs~1300 (
// Equation(s):
// \regs~1300_combout  = ( !\RA[1]~input_o  & ( (!\RA[2]~input_o  & ((((\regs~2374_combout ))))) # (\RA[2]~input_o  & (((!\regs~2374_combout  & (\regs~180_q )) # (\regs~2374_combout  & ((\regs~212_q )))))) ) ) # ( \RA[1]~input_o  & ( (!\RA[2]~input_o  & 
// ((((\regs~2374_combout ))))) # (\RA[2]~input_o  & ((!\regs~2374_combout  & (((\regs~244_q )))) # (\regs~2374_combout  & (\regs~276_q )))) ) )

	.dataa(!\RA[2]~input_o ),
	.datab(!\regs~276_q ),
	.datac(!\regs~244_q ),
	.datad(!\regs~2374_combout ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~212_q ),
	.datag(!\regs~180_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1300_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1300 .extended_lut = "on";
defparam \regs~1300 .lut_mask = 64'h05AA05BB05FF05BB;
defparam \regs~1300 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y7_N36
cyclonev_lcell_comb \regs~468feeder (
// Equation(s):
// \regs~468feeder_combout  = ( \BusW[14]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[14]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~468feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~468feeder .extended_lut = "off";
defparam \regs~468feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~468feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y7_N38
dffeas \regs~468 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~468feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3178_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~468_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~468 .is_wysiwyg = "true";
defparam \regs~468 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y7_N24
cyclonev_lcell_comb \regs~340feeder (
// Equation(s):
// \regs~340feeder_combout  = ( \BusW[14]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[14]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~340feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~340feeder .extended_lut = "off";
defparam \regs~340feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~340feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y7_N26
dffeas \regs~340 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~340feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~340_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~340 .is_wysiwyg = "true";
defparam \regs~340 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y7_N44
dffeas \regs~372 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~372_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~372 .is_wysiwyg = "true";
defparam \regs~372 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y7_N26
dffeas \regs~404 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~404_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~404 .is_wysiwyg = "true";
defparam \regs~404 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y7_N20
dffeas \regs~308 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~308_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~308 .is_wysiwyg = "true";
defparam \regs~308 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y7_N18
cyclonev_lcell_comb \regs~2378 (
// Equation(s):
// \regs~2378_combout  = ( !\RA[1]~input_o  & ( (!\RA[2]~input_o  & ((!\RA[0]~input_o  & (((\regs~308_q )))) # (\RA[0]~input_o  & (\regs~340_q )))) # (\RA[2]~input_o  & ((((\RA[0]~input_o ))))) ) ) # ( \RA[1]~input_o  & ( ((!\RA[2]~input_o  & 
// ((!\RA[0]~input_o  & (\regs~372_q )) # (\RA[0]~input_o  & ((\regs~404_q ))))) # (\RA[2]~input_o  & (((\RA[0]~input_o ))))) ) )

	.dataa(!\regs~340_q ),
	.datab(!\RA[2]~input_o ),
	.datac(!\regs~372_q ),
	.datad(!\RA[0]~input_o ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~404_q ),
	.datag(!\regs~308_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2378_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2378 .extended_lut = "on";
defparam \regs~2378 .lut_mask = 64'h0C770C330C770CFF;
defparam \regs~2378 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y7_N50
dffeas \regs~500 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~500_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~500 .is_wysiwyg = "true";
defparam \regs~500 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y7_N32
dffeas \regs~532 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~532_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~532 .is_wysiwyg = "true";
defparam \regs~532 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y7_N38
dffeas \regs~436 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3180_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~436_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~436 .is_wysiwyg = "true";
defparam \regs~436 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y7_N36
cyclonev_lcell_comb \regs~1304 (
// Equation(s):
// \regs~1304_combout  = ( !\RA[1]~input_o  & ( (!\regs~2378_combout  & (((\regs~436_q  & (\RA[2]~input_o ))))) # (\regs~2378_combout  & ((((!\RA[2]~input_o ))) # (\regs~468_q ))) ) ) # ( \RA[1]~input_o  & ( ((!\regs~2378_combout  & (\regs~500_q  & 
// (\RA[2]~input_o ))) # (\regs~2378_combout  & (((!\RA[2]~input_o ) # (\regs~532_q ))))) ) )

	.dataa(!\regs~468_q ),
	.datab(!\regs~2378_combout ),
	.datac(!\regs~500_q ),
	.datad(!\RA[2]~input_o ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~532_q ),
	.datag(!\regs~436_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1304_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1304 .extended_lut = "on";
defparam \regs~1304 .lut_mask = 64'h331D330C331D333F;
defparam \regs~1304 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y5_N20
dffeas \regs~1044 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3187_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1044_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1044 .is_wysiwyg = "true";
defparam \regs~1044 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y5_N14
dffeas \regs~1012 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3189_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1012_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1012 .is_wysiwyg = "true";
defparam \regs~1012 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y5_N14
dffeas \regs~980 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3186_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~980_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~980 .is_wysiwyg = "true";
defparam \regs~980 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y5_N50
dffeas \regs~884 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3205_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~884_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~884 .is_wysiwyg = "true";
defparam \regs~884 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y5_N20
dffeas \regs~916 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~916_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~916 .is_wysiwyg = "true";
defparam \regs~916 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y5_N44
dffeas \regs~852 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3202_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~852_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~852 .is_wysiwyg = "true";
defparam \regs~852 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y5_N2
dffeas \regs~820 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3204_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~820_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~820 .is_wysiwyg = "true";
defparam \regs~820 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N0
cyclonev_lcell_comb \regs~2386 (
// Equation(s):
// \regs~2386_combout  = ( !\RA[1]~input_o  & ( (!\RA[0]~input_o  & (!\RA[2]~input_o  & (\regs~820_q ))) # (\RA[0]~input_o  & ((((\regs~852_q ))) # (\RA[2]~input_o ))) ) ) # ( \RA[1]~input_o  & ( (!\RA[0]~input_o  & (!\RA[2]~input_o  & (\regs~884_q ))) # 
// (\RA[0]~input_o  & ((((\regs~916_q ))) # (\RA[2]~input_o ))) ) )

	.dataa(!\RA[0]~input_o ),
	.datab(!\RA[2]~input_o ),
	.datac(!\regs~884_q ),
	.datad(!\regs~916_q ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~852_q ),
	.datag(!\regs~820_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2386_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2386 .extended_lut = "on";
defparam \regs~2386 .lut_mask = 64'h1919195D5D5D195D;
defparam \regs~2386 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y5_N50
dffeas \regs~948 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3188_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~948_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~948 .is_wysiwyg = "true";
defparam \regs~948 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N48
cyclonev_lcell_comb \regs~1312 (
// Equation(s):
// \regs~1312_combout  = ( !\RA[1]~input_o  & ( ((!\RA[2]~input_o  & (((\regs~2386_combout )))) # (\RA[2]~input_o  & ((!\regs~2386_combout  & (\regs~948_q )) # (\regs~2386_combout  & ((\regs~980_q )))))) ) ) # ( \RA[1]~input_o  & ( (!\RA[2]~input_o  & 
// ((((\regs~2386_combout ))))) # (\RA[2]~input_o  & (((!\regs~2386_combout  & ((\regs~1012_q ))) # (\regs~2386_combout  & (\regs~1044_q ))))) ) )

	.dataa(!\regs~1044_q ),
	.datab(!\RA[2]~input_o ),
	.datac(!\regs~1012_q ),
	.datad(!\regs~980_q ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~2386_combout ),
	.datag(!\regs~948_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1312_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1312 .extended_lut = "on";
defparam \regs~1312 .lut_mask = 64'h03030303CCFFDDDD;
defparam \regs~1312 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y7_N33
cyclonev_lcell_comb \regs~1316 (
// Equation(s):
// \regs~1316_combout  = ( \RA[4]~input_o  & ( \regs~1312_combout  & ( (\RA[3]~input_o ) # (\regs~1308_combout ) ) ) ) # ( !\RA[4]~input_o  & ( \regs~1312_combout  & ( (!\RA[3]~input_o  & (\regs~1300_combout )) # (\RA[3]~input_o  & ((\regs~1304_combout ))) ) 
// ) ) # ( \RA[4]~input_o  & ( !\regs~1312_combout  & ( (\regs~1308_combout  & !\RA[3]~input_o ) ) ) ) # ( !\RA[4]~input_o  & ( !\regs~1312_combout  & ( (!\RA[3]~input_o  & (\regs~1300_combout )) # (\RA[3]~input_o  & ((\regs~1304_combout ))) ) ) )

	.dataa(!\regs~1308_combout ),
	.datab(!\regs~1300_combout ),
	.datac(!\regs~1304_combout ),
	.datad(!\RA[3]~input_o ),
	.datae(!\RA[4]~input_o ),
	.dataf(!\regs~1312_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1316_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1316 .extended_lut = "off";
defparam \regs~1316 .lut_mask = 64'h330F5500330F55FF;
defparam \regs~1316 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N52
cyclonev_io_ibuf \BusW[15]~input (
	.i(BusW[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\BusW[15]~input_o ));
// synopsys translate_off
defparam \BusW[15]~input .bus_hold = "false";
defparam \BusW[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X67_Y3_N48
cyclonev_lcell_comb \regs~213feeder (
// Equation(s):
// \regs~213feeder_combout  = \BusW[15]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\BusW[15]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~213feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~213feeder .extended_lut = "off";
defparam \regs~213feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regs~213feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y3_N50
dffeas \regs~213 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~213feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3174_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~213_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~213 .is_wysiwyg = "true";
defparam \regs~213 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y5_N21
cyclonev_lcell_comb \regs~149feeder (
// Equation(s):
// \regs~149feeder_combout  = ( \BusW[15]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[15]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~149feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~149feeder .extended_lut = "off";
defparam \regs~149feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~149feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y5_N22
dffeas \regs~149 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~149feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3191_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~149_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~149 .is_wysiwyg = "true";
defparam \regs~149 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y5_N50
dffeas \regs~117 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~117_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~117 .is_wysiwyg = "true";
defparam \regs~117 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y5_N28
dffeas \regs~85 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3190_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~85_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~85 .is_wysiwyg = "true";
defparam \regs~85 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y3_N14
dffeas \regs~53 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3192_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~53 .is_wysiwyg = "true";
defparam \regs~53 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y3_N12
cyclonev_lcell_comb \regs~2390 (
// Equation(s):
// \regs~2390_combout  = ( !\RA[1]~input_o  & ( ((!\RA[0]~input_o  & (\regs~53_q  & (!\RA[2]~input_o ))) # (\RA[0]~input_o  & (((\regs~85_q ) # (\RA[2]~input_o ))))) ) ) # ( \RA[1]~input_o  & ( (!\RA[0]~input_o  & (((\regs~117_q  & (!\RA[2]~input_o ))))) # 
// (\RA[0]~input_o  & ((((\RA[2]~input_o ))) # (\regs~149_q ))) ) )

	.dataa(!\regs~149_q ),
	.datab(!\RA[0]~input_o ),
	.datac(!\regs~117_q ),
	.datad(!\RA[2]~input_o ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~85_q ),
	.datag(!\regs~53_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2390_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2390 .extended_lut = "on";
defparam \regs~2390 .lut_mask = 64'h0C331D333F331D33;
defparam \regs~2390 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y5_N11
dffeas \regs~245 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~245_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~245 .is_wysiwyg = "true";
defparam \regs~245 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y3_N44
dffeas \regs~277 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~277_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~277 .is_wysiwyg = "true";
defparam \regs~277 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y3_N2
dffeas \regs~181 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3176_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~181_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~181 .is_wysiwyg = "true";
defparam \regs~181 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y3_N0
cyclonev_lcell_comb \regs~1317 (
// Equation(s):
// \regs~1317_combout  = ( !\RA[1]~input_o  & ( (!\regs~2390_combout  & (((\regs~181_q  & (\RA[2]~input_o ))))) # (\regs~2390_combout  & ((((!\RA[2]~input_o ))) # (\regs~213_q ))) ) ) # ( \RA[1]~input_o  & ( ((!\regs~2390_combout  & (\regs~245_q  & 
// (\RA[2]~input_o ))) # (\regs~2390_combout  & (((!\RA[2]~input_o ) # (\regs~277_q ))))) ) )

	.dataa(!\regs~213_q ),
	.datab(!\regs~2390_combout ),
	.datac(!\regs~245_q ),
	.datad(!\RA[2]~input_o ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~277_q ),
	.datag(!\regs~181_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1317_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1317 .extended_lut = "on";
defparam \regs~1317 .lut_mask = 64'h331D330C331D333F;
defparam \regs~1317 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y5_N38
dffeas \regs~885 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3205_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~885_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~885 .is_wysiwyg = "true";
defparam \regs~885 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y5_N47
dffeas \regs~853 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3202_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~853_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~853 .is_wysiwyg = "true";
defparam \regs~853 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y5_N23
dffeas \regs~917 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~917_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~917 .is_wysiwyg = "true";
defparam \regs~917 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y5_N44
dffeas \regs~821 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3204_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~821_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~821 .is_wysiwyg = "true";
defparam \regs~821 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y5_N42
cyclonev_lcell_comb \regs~2402 (
// Equation(s):
// \regs~2402_combout  = ( !\RA[1]~input_o  & ( (!\RA[2]~input_o  & ((!\RA[0]~input_o  & (\regs~821_q )) # (\RA[0]~input_o  & (((\regs~853_q )))))) # (\RA[2]~input_o  & (\RA[0]~input_o )) ) ) # ( \RA[1]~input_o  & ( (!\RA[2]~input_o  & ((!\RA[0]~input_o  & 
// (\regs~885_q )) # (\RA[0]~input_o  & (((\regs~917_q )))))) # (\RA[2]~input_o  & (\RA[0]~input_o )) ) )

	.dataa(!\RA[2]~input_o ),
	.datab(!\RA[0]~input_o ),
	.datac(!\regs~885_q ),
	.datad(!\regs~853_q ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~917_q ),
	.datag(!\regs~821_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2402_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2402 .extended_lut = "on";
defparam \regs~2402 .lut_mask = 64'h193B1919193B3B3B;
defparam \regs~2402 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N57
cyclonev_lcell_comb \regs~981feeder (
// Equation(s):
// \regs~981feeder_combout  = ( \BusW[15]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[15]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~981feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~981feeder .extended_lut = "off";
defparam \regs~981feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~981feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y4_N59
dffeas \regs~981 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~981feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3186_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~981_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~981 .is_wysiwyg = "true";
defparam \regs~981 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y5_N50
dffeas \regs~1013 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3189_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1013_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1013 .is_wysiwyg = "true";
defparam \regs~1013 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y5_N32
dffeas \regs~1045 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3187_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1045_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1045 .is_wysiwyg = "true";
defparam \regs~1045 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y5_N38
dffeas \regs~949 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3188_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~949_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~949 .is_wysiwyg = "true";
defparam \regs~949 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y5_N36
cyclonev_lcell_comb \regs~1329 (
// Equation(s):
// \regs~1329_combout  = ( !\RA[1]~input_o  & ( (!\regs~2402_combout  & (((\regs~949_q  & (\RA[2]~input_o ))))) # (\regs~2402_combout  & ((((!\RA[2]~input_o ))) # (\regs~981_q ))) ) ) # ( \RA[1]~input_o  & ( (!\regs~2402_combout  & (((\regs~1013_q  & 
// (\RA[2]~input_o ))))) # (\regs~2402_combout  & ((((!\RA[2]~input_o ) # (\regs~1045_q ))))) ) )

	.dataa(!\regs~2402_combout ),
	.datab(!\regs~981_q ),
	.datac(!\regs~1013_q ),
	.datad(!\RA[2]~input_o ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~1045_q ),
	.datag(!\regs~949_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1329_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1329 .extended_lut = "on";
defparam \regs~1329 .lut_mask = 64'h551B550A551B555F;
defparam \regs~1329 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y6_N17
dffeas \regs~789 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3183_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~789_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~789 .is_wysiwyg = "true";
defparam \regs~789 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y6_N20
dffeas \regs~725 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3182_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~725_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~725 .is_wysiwyg = "true";
defparam \regs~725 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y6_N44
dffeas \regs~757 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3185_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~757_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~757 .is_wysiwyg = "true";
defparam \regs~757 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y6_N18
cyclonev_lcell_comb \regs~597feeder (
// Equation(s):
// \regs~597feeder_combout  = ( \BusW[15]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[15]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~597feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~597feeder .extended_lut = "off";
defparam \regs~597feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~597feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y6_N20
dffeas \regs~597 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~597feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3198_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~597_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~597 .is_wysiwyg = "true";
defparam \regs~597 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y6_N12
cyclonev_lcell_comb \regs~661feeder (
// Equation(s):
// \regs~661feeder_combout  = ( \BusW[15]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[15]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~661feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~661feeder .extended_lut = "off";
defparam \regs~661feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~661feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y6_N14
dffeas \regs~661 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~661feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3199_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~661_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~661 .is_wysiwyg = "true";
defparam \regs~661 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y6_N2
dffeas \regs~629 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~629_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~629 .is_wysiwyg = "true";
defparam \regs~629 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y6_N8
dffeas \regs~565 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3200_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~565_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~565 .is_wysiwyg = "true";
defparam \regs~565 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y6_N6
cyclonev_lcell_comb \regs~2398 (
// Equation(s):
// \regs~2398_combout  = ( !\RA[1]~input_o  & ( ((!\RA[2]~input_o  & ((!\RA[0]~input_o  & ((\regs~565_q ))) # (\RA[0]~input_o  & (\regs~597_q )))) # (\RA[2]~input_o  & (((\RA[0]~input_o ))))) ) ) # ( \RA[1]~input_o  & ( ((!\RA[2]~input_o  & ((!\RA[0]~input_o 
//  & ((\regs~629_q ))) # (\RA[0]~input_o  & (\regs~661_q )))) # (\RA[2]~input_o  & (((\RA[0]~input_o ))))) ) )

	.dataa(!\regs~597_q ),
	.datab(!\regs~661_q ),
	.datac(!\regs~629_q ),
	.datad(!\RA[2]~input_o ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\RA[0]~input_o ),
	.datag(!\regs~565_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2398_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2398 .extended_lut = "on";
defparam \regs~2398 .lut_mask = 64'h0F000F0055FF33FF;
defparam \regs~2398 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y6_N2
dffeas \regs~693 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3184_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~693_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~693 .is_wysiwyg = "true";
defparam \regs~693 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y6_N0
cyclonev_lcell_comb \regs~1325 (
// Equation(s):
// \regs~1325_combout  = ( !\RA[1]~input_o  & ( ((!\RA[2]~input_o  & (((\regs~2398_combout )))) # (\RA[2]~input_o  & ((!\regs~2398_combout  & ((\regs~693_q ))) # (\regs~2398_combout  & (\regs~725_q ))))) ) ) # ( \RA[1]~input_o  & ( ((!\RA[2]~input_o  & 
// (((\regs~2398_combout )))) # (\RA[2]~input_o  & ((!\regs~2398_combout  & ((\regs~757_q ))) # (\regs~2398_combout  & (\regs~789_q ))))) ) )

	.dataa(!\regs~789_q ),
	.datab(!\regs~725_q ),
	.datac(!\regs~757_q ),
	.datad(!\RA[2]~input_o ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~2398_combout ),
	.datag(!\regs~693_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1325_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1325 .extended_lut = "on";
defparam \regs~1325 .lut_mask = 64'h000F000FFF33FF55;
defparam \regs~1325 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y6_N6
cyclonev_lcell_comb \regs~469feeder (
// Equation(s):
// \regs~469feeder_combout  = ( \BusW[15]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[15]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~469feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~469feeder .extended_lut = "off";
defparam \regs~469feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~469feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y6_N8
dffeas \regs~469 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~469feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3178_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~469_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~469 .is_wysiwyg = "true";
defparam \regs~469 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y6_N50
dffeas \regs~533 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~533_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~533 .is_wysiwyg = "true";
defparam \regs~533 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y5_N38
dffeas \regs~501 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~501_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~501 .is_wysiwyg = "true";
defparam \regs~501 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y7_N9
cyclonev_lcell_comb \regs~405feeder (
// Equation(s):
// \regs~405feeder_combout  = \BusW[15]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\BusW[15]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~405feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~405feeder .extended_lut = "off";
defparam \regs~405feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regs~405feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y7_N11
dffeas \regs~405 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~405feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~405_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~405 .is_wysiwyg = "true";
defparam \regs~405 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y7_N48
cyclonev_lcell_comb \regs~341feeder (
// Equation(s):
// \regs~341feeder_combout  = \BusW[15]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\BusW[15]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~341feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~341feeder .extended_lut = "off";
defparam \regs~341feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regs~341feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y7_N49
dffeas \regs~341 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~341feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~341_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~341 .is_wysiwyg = "true";
defparam \regs~341 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y7_N38
dffeas \regs~373 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~373_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~373 .is_wysiwyg = "true";
defparam \regs~373 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y7_N44
dffeas \regs~309 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~309_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~309 .is_wysiwyg = "true";
defparam \regs~309 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N42
cyclonev_lcell_comb \regs~2394 (
// Equation(s):
// \regs~2394_combout  = ( !\RA[1]~input_o  & ( ((!\RA[2]~input_o  & ((!\RA[0]~input_o  & ((\regs~309_q ))) # (\RA[0]~input_o  & (\regs~341_q )))) # (\RA[2]~input_o  & (((\RA[0]~input_o ))))) ) ) # ( \RA[1]~input_o  & ( ((!\RA[2]~input_o  & ((!\RA[0]~input_o 
//  & ((\regs~373_q ))) # (\RA[0]~input_o  & (\regs~405_q )))) # (\RA[2]~input_o  & (((\RA[0]~input_o ))))) ) )

	.dataa(!\regs~405_q ),
	.datab(!\regs~341_q ),
	.datac(!\regs~373_q ),
	.datad(!\RA[2]~input_o ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\RA[0]~input_o ),
	.datag(!\regs~309_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2394_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2394 .extended_lut = "on";
defparam \regs~2394 .lut_mask = 64'h0F000F0033FF55FF;
defparam \regs~2394 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y5_N14
dffeas \regs~437 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3180_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~437_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~437 .is_wysiwyg = "true";
defparam \regs~437 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y5_N12
cyclonev_lcell_comb \regs~1321 (
// Equation(s):
// \regs~1321_combout  = ( !\RA[1]~input_o  & ( ((!\RA[2]~input_o  & (((\regs~2394_combout )))) # (\RA[2]~input_o  & ((!\regs~2394_combout  & ((\regs~437_q ))) # (\regs~2394_combout  & (\regs~469_q ))))) ) ) # ( \RA[1]~input_o  & ( ((!\RA[2]~input_o  & 
// (((\regs~2394_combout )))) # (\RA[2]~input_o  & ((!\regs~2394_combout  & ((\regs~501_q ))) # (\regs~2394_combout  & (\regs~533_q ))))) ) )

	.dataa(!\regs~469_q ),
	.datab(!\regs~533_q ),
	.datac(!\regs~501_q ),
	.datad(!\RA[2]~input_o ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~2394_combout ),
	.datag(!\regs~437_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1321_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1321 .extended_lut = "on";
defparam \regs~1321 .lut_mask = 64'h000F000FFF55FF33;
defparam \regs~1321 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y5_N33
cyclonev_lcell_comb \regs~1333 (
// Equation(s):
// \regs~1333_combout  = ( \regs~1325_combout  & ( \regs~1321_combout  & ( (!\RA[4]~input_o  & (((\RA[3]~input_o )) # (\regs~1317_combout ))) # (\RA[4]~input_o  & (((!\RA[3]~input_o ) # (\regs~1329_combout )))) ) ) ) # ( !\regs~1325_combout  & ( 
// \regs~1321_combout  & ( (!\RA[4]~input_o  & (((\RA[3]~input_o )) # (\regs~1317_combout ))) # (\RA[4]~input_o  & (((\RA[3]~input_o  & \regs~1329_combout )))) ) ) ) # ( \regs~1325_combout  & ( !\regs~1321_combout  & ( (!\RA[4]~input_o  & (\regs~1317_combout 
//  & (!\RA[3]~input_o ))) # (\RA[4]~input_o  & (((!\RA[3]~input_o ) # (\regs~1329_combout )))) ) ) ) # ( !\regs~1325_combout  & ( !\regs~1321_combout  & ( (!\RA[4]~input_o  & (\regs~1317_combout  & (!\RA[3]~input_o ))) # (\RA[4]~input_o  & (((\RA[3]~input_o 
//  & \regs~1329_combout )))) ) ) )

	.dataa(!\regs~1317_combout ),
	.datab(!\RA[4]~input_o ),
	.datac(!\RA[3]~input_o ),
	.datad(!\regs~1329_combout ),
	.datae(!\regs~1325_combout ),
	.dataf(!\regs~1321_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1333_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1333 .extended_lut = "off";
defparam \regs~1333 .lut_mask = 64'h404370734C4F7C7F;
defparam \regs~1333 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N75
cyclonev_io_ibuf \BusW[16]~input (
	.i(BusW[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\BusW[16]~input_o ));
// synopsys translate_off
defparam \BusW[16]~input .bus_hold = "false";
defparam \BusW[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X61_Y8_N2
dffeas \regs~630 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~630_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~630 .is_wysiwyg = "true";
defparam \regs~630 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y7_N26
dffeas \regs~598 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3198_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~598_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~598 .is_wysiwyg = "true";
defparam \regs~598 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y8_N23
dffeas \regs~662 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3199_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~662_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~662 .is_wysiwyg = "true";
defparam \regs~662 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y8_N8
dffeas \regs~566 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3200_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~566_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~566 .is_wysiwyg = "true";
defparam \regs~566 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y8_N6
cyclonev_lcell_comb \regs~2414 (
// Equation(s):
// \regs~2414_combout  = ( !\RA[1]~input_o  & ( (!\RA[2]~input_o  & ((!\RA[0]~input_o  & (\regs~566_q )) # (\RA[0]~input_o  & (((\regs~598_q )))))) # (\RA[2]~input_o  & (\RA[0]~input_o )) ) ) # ( \RA[1]~input_o  & ( (!\RA[2]~input_o  & ((!\RA[0]~input_o  & 
// (\regs~630_q )) # (\RA[0]~input_o  & (((\regs~662_q )))))) # (\RA[2]~input_o  & (\RA[0]~input_o )) ) )

	.dataa(!\RA[2]~input_o ),
	.datab(!\RA[0]~input_o ),
	.datac(!\regs~630_q ),
	.datad(!\regs~598_q ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~662_q ),
	.datag(!\regs~566_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2414_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2414 .extended_lut = "on";
defparam \regs~2414 .lut_mask = 64'h193B1919193B3B3B;
defparam \regs~2414 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y6_N42
cyclonev_lcell_comb \regs~726feeder (
// Equation(s):
// \regs~726feeder_combout  = ( \BusW[16]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[16]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~726feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~726feeder .extended_lut = "off";
defparam \regs~726feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~726feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y6_N44
dffeas \regs~726 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~726feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3182_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~726_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~726 .is_wysiwyg = "true";
defparam \regs~726 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y8_N56
dffeas \regs~758 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3185_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~758_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~758 .is_wysiwyg = "true";
defparam \regs~758 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y7_N0
cyclonev_lcell_comb \regs~790feeder (
// Equation(s):
// \regs~790feeder_combout  = ( \BusW[16]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[16]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~790feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~790feeder .extended_lut = "off";
defparam \regs~790feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~790feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y7_N2
dffeas \regs~790 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~790feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3183_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~790_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~790 .is_wysiwyg = "true";
defparam \regs~790 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y8_N38
dffeas \regs~694 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3184_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~694_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~694 .is_wysiwyg = "true";
defparam \regs~694 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y8_N36
cyclonev_lcell_comb \regs~1342 (
// Equation(s):
// \regs~1342_combout  = ( !\RA[1]~input_o  & ( (!\regs~2414_combout  & (((\regs~694_q  & ((\RA[2]~input_o )))))) # (\regs~2414_combout  & ((((!\RA[2]~input_o ))) # (\regs~726_q ))) ) ) # ( \RA[1]~input_o  & ( (!\regs~2414_combout  & (((\regs~758_q  & 
// ((\RA[2]~input_o )))))) # (\regs~2414_combout  & ((((!\RA[2]~input_o ) # (\regs~790_q ))))) ) )

	.dataa(!\regs~2414_combout ),
	.datab(!\regs~726_q ),
	.datac(!\regs~758_q ),
	.datad(!\regs~790_q ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\RA[2]~input_o ),
	.datag(!\regs~694_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1342_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1342 .extended_lut = "on";
defparam \regs~1342 .lut_mask = 64'h555555551B1B0A5F;
defparam \regs~1342 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N27
cyclonev_lcell_comb \regs~854feeder (
// Equation(s):
// \regs~854feeder_combout  = ( \BusW[16]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[16]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~854feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~854feeder .extended_lut = "off";
defparam \regs~854feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~854feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y4_N28
dffeas \regs~854 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~854feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3202_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~854_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~854 .is_wysiwyg = "true";
defparam \regs~854 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y3_N2
dffeas \regs~886 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3205_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~886_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~886 .is_wysiwyg = "true";
defparam \regs~886 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N33
cyclonev_lcell_comb \regs~918feeder (
// Equation(s):
// \regs~918feeder_combout  = ( \BusW[16]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[16]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~918feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~918feeder .extended_lut = "off";
defparam \regs~918feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~918feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y4_N34
dffeas \regs~918 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~918feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~918_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~918 .is_wysiwyg = "true";
defparam \regs~918 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y3_N35
dffeas \regs~822 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3204_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~822_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~822 .is_wysiwyg = "true";
defparam \regs~822 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N33
cyclonev_lcell_comb \regs~2418 (
// Equation(s):
// \regs~2418_combout  = ( !\RA[1]~input_o  & ( (!\RA[0]~input_o  & (((\regs~822_q  & ((!\RA[2]~input_o )))))) # (\RA[0]~input_o  & ((((\RA[2]~input_o ))) # (\regs~854_q ))) ) ) # ( \RA[1]~input_o  & ( (!\RA[0]~input_o  & (((\regs~886_q  & ((!\RA[2]~input_o 
// )))))) # (\RA[0]~input_o  & ((((\RA[2]~input_o ) # (\regs~918_q ))))) ) )

	.dataa(!\RA[0]~input_o ),
	.datab(!\regs~854_q ),
	.datac(!\regs~886_q ),
	.datad(!\regs~918_q ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\RA[2]~input_o ),
	.datag(!\regs~822_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2418_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2418 .extended_lut = "on";
defparam \regs~2418 .lut_mask = 64'h1B1B0A5F55555555;
defparam \regs~2418 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y4_N32
dffeas \regs~1014 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3189_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1014_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1014 .is_wysiwyg = "true";
defparam \regs~1014 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y6_N45
cyclonev_lcell_comb \regs~982feeder (
// Equation(s):
// \regs~982feeder_combout  = ( \BusW[16]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[16]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~982feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~982feeder .extended_lut = "off";
defparam \regs~982feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~982feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y6_N46
dffeas \regs~982 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~982feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3186_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~982_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~982 .is_wysiwyg = "true";
defparam \regs~982 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y5_N36
cyclonev_lcell_comb \regs~1046feeder (
// Equation(s):
// \regs~1046feeder_combout  = ( \BusW[16]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[16]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1046feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1046feeder .extended_lut = "off";
defparam \regs~1046feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1046feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y5_N37
dffeas \regs~1046 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~1046feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3187_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1046_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1046 .is_wysiwyg = "true";
defparam \regs~1046 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y4_N8
dffeas \regs~950 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3188_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~950_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~950 .is_wysiwyg = "true";
defparam \regs~950 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N6
cyclonev_lcell_comb \regs~1346 (
// Equation(s):
// \regs~1346_combout  = ( !\RA[1]~input_o  & ( (!\regs~2418_combout  & (\RA[2]~input_o  & (\regs~950_q ))) # (\regs~2418_combout  & ((!\RA[2]~input_o ) # (((\regs~982_q ))))) ) ) # ( \RA[1]~input_o  & ( (!\regs~2418_combout  & (\RA[2]~input_o  & 
// (\regs~1014_q ))) # (\regs~2418_combout  & ((!\RA[2]~input_o ) # (((\regs~1046_q ))))) ) )

	.dataa(!\regs~2418_combout ),
	.datab(!\RA[2]~input_o ),
	.datac(!\regs~1014_q ),
	.datad(!\regs~982_q ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~1046_q ),
	.datag(!\regs~950_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1346_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1346 .extended_lut = "on";
defparam \regs~1346 .lut_mask = 64'h4657464646575757;
defparam \regs~1346 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y4_N26
dffeas \regs~214 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3174_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~214_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~214 .is_wysiwyg = "true";
defparam \regs~214 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y4_N14
dffeas \regs~246 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~246_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~246 .is_wysiwyg = "true";
defparam \regs~246 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y6_N39
cyclonev_lcell_comb \regs~278feeder (
// Equation(s):
// \regs~278feeder_combout  = ( \BusW[16]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[16]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~278feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~278feeder .extended_lut = "off";
defparam \regs~278feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~278feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y6_N41
dffeas \regs~278 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~278feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~278_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~278 .is_wysiwyg = "true";
defparam \regs~278 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y3_N43
dffeas \regs~86 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3190_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~86_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~86 .is_wysiwyg = "true";
defparam \regs~86 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y4_N44
dffeas \regs~118 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~118_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~118 .is_wysiwyg = "true";
defparam \regs~118 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y6_N48
cyclonev_lcell_comb \regs~150feeder (
// Equation(s):
// \regs~150feeder_combout  = ( \BusW[16]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[16]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~150feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~150feeder .extended_lut = "off";
defparam \regs~150feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~150feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y6_N50
dffeas \regs~150 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~150feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3191_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~150_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~150 .is_wysiwyg = "true";
defparam \regs~150 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y4_N20
dffeas \regs~54 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3192_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~54 .is_wysiwyg = "true";
defparam \regs~54 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N18
cyclonev_lcell_comb \regs~2406 (
// Equation(s):
// \regs~2406_combout  = ( !\RA[1]~input_o  & ( (!\RA[2]~input_o  & (((!\RA[0]~input_o  & ((\regs~54_q ))) # (\RA[0]~input_o  & (\regs~86_q ))))) # (\RA[2]~input_o  & ((((\RA[0]~input_o ))))) ) ) # ( \RA[1]~input_o  & ( ((!\RA[2]~input_o  & ((!\RA[0]~input_o 
//  & (\regs~118_q )) # (\RA[0]~input_o  & ((\regs~150_q ))))) # (\RA[2]~input_o  & (((\RA[0]~input_o ))))) ) )

	.dataa(!\regs~86_q ),
	.datab(!\RA[2]~input_o ),
	.datac(!\regs~118_q ),
	.datad(!\regs~150_q ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\RA[0]~input_o ),
	.datag(!\regs~54_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2406_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2406 .extended_lut = "on";
defparam \regs~2406 .lut_mask = 64'h0C0C0C0C777733FF;
defparam \regs~2406 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y4_N2
dffeas \regs~182 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3176_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~182_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~182 .is_wysiwyg = "true";
defparam \regs~182 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N0
cyclonev_lcell_comb \regs~1334 (
// Equation(s):
// \regs~1334_combout  = ( !\RA[1]~input_o  & ( (!\RA[2]~input_o  & ((((\regs~2406_combout ))))) # (\RA[2]~input_o  & (((!\regs~2406_combout  & ((\regs~182_q ))) # (\regs~2406_combout  & (\regs~214_q ))))) ) ) # ( \RA[1]~input_o  & ( ((!\RA[2]~input_o  & 
// (((\regs~2406_combout )))) # (\RA[2]~input_o  & ((!\regs~2406_combout  & (\regs~246_q )) # (\regs~2406_combout  & ((\regs~278_q )))))) ) )

	.dataa(!\regs~214_q ),
	.datab(!\RA[2]~input_o ),
	.datac(!\regs~246_q ),
	.datad(!\regs~278_q ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~2406_combout ),
	.datag(!\regs~182_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1334_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1334 .extended_lut = "on";
defparam \regs~1334 .lut_mask = 64'h03030303DDDDCCFF;
defparam \regs~1334 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y5_N36
cyclonev_lcell_comb \regs~534feeder (
// Equation(s):
// \regs~534feeder_combout  = ( \BusW[16]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[16]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~534feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~534feeder .extended_lut = "off";
defparam \regs~534feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~534feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y5_N38
dffeas \regs~534 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~534feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~534_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~534 .is_wysiwyg = "true";
defparam \regs~534 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y8_N39
cyclonev_lcell_comb \regs~470feeder (
// Equation(s):
// \regs~470feeder_combout  = ( \BusW[16]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[16]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~470feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~470feeder .extended_lut = "off";
defparam \regs~470feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~470feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y8_N41
dffeas \regs~470 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~470feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3178_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~470_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~470 .is_wysiwyg = "true";
defparam \regs~470 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y8_N56
dffeas \regs~502 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~502_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~502 .is_wysiwyg = "true";
defparam \regs~502 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y4_N38
dffeas \regs~374 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~374_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~374 .is_wysiwyg = "true";
defparam \regs~374 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y8_N20
dffeas \regs~342 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~342_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~342 .is_wysiwyg = "true";
defparam \regs~342 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y8_N16
dffeas \regs~406 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~406_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~406 .is_wysiwyg = "true";
defparam \regs~406 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y4_N32
dffeas \regs~310 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~310_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~310 .is_wysiwyg = "true";
defparam \regs~310 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y4_N30
cyclonev_lcell_comb \regs~2410 (
// Equation(s):
// \regs~2410_combout  = ( !\RA[1]~input_o  & ( (!\RA[2]~input_o  & ((!\RA[0]~input_o  & (\regs~310_q )) # (\RA[0]~input_o  & (((\regs~342_q )))))) # (\RA[2]~input_o  & (\RA[0]~input_o )) ) ) # ( \RA[1]~input_o  & ( (!\RA[2]~input_o  & ((!\RA[0]~input_o  & 
// (\regs~374_q )) # (\RA[0]~input_o  & (((\regs~406_q )))))) # (\RA[2]~input_o  & (\RA[0]~input_o )) ) )

	.dataa(!\RA[2]~input_o ),
	.datab(!\RA[0]~input_o ),
	.datac(!\regs~374_q ),
	.datad(!\regs~342_q ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~406_q ),
	.datag(!\regs~310_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2410_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2410 .extended_lut = "on";
defparam \regs~2410 .lut_mask = 64'h193B1919193B3B3B;
defparam \regs~2410 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y8_N32
dffeas \regs~438 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3180_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~438_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~438 .is_wysiwyg = "true";
defparam \regs~438 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y8_N30
cyclonev_lcell_comb \regs~1338 (
// Equation(s):
// \regs~1338_combout  = ( !\RA[1]~input_o  & ( ((!\regs~2410_combout  & (((\regs~438_q  & \RA[2]~input_o )))) # (\regs~2410_combout  & (((!\RA[2]~input_o )) # (\regs~470_q )))) ) ) # ( \RA[1]~input_o  & ( ((!\regs~2410_combout  & (((\regs~502_q  & 
// \RA[2]~input_o )))) # (\regs~2410_combout  & (((!\RA[2]~input_o )) # (\regs~534_q )))) ) )

	.dataa(!\regs~534_q ),
	.datab(!\regs~470_q ),
	.datac(!\regs~502_q ),
	.datad(!\regs~2410_combout ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\RA[2]~input_o ),
	.datag(!\regs~438_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1338_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1338 .extended_lut = "on";
defparam \regs~1338 .lut_mask = 64'h00FF00FF0F330F55;
defparam \regs~1338 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N42
cyclonev_lcell_comb \regs~1350 (
// Equation(s):
// \regs~1350_combout  = ( \regs~1334_combout  & ( \regs~1338_combout  & ( (!\RA[4]~input_o ) # ((!\RA[3]~input_o  & (\regs~1342_combout )) # (\RA[3]~input_o  & ((\regs~1346_combout )))) ) ) ) # ( !\regs~1334_combout  & ( \regs~1338_combout  & ( 
// (!\RA[4]~input_o  & (((\RA[3]~input_o )))) # (\RA[4]~input_o  & ((!\RA[3]~input_o  & (\regs~1342_combout )) # (\RA[3]~input_o  & ((\regs~1346_combout ))))) ) ) ) # ( \regs~1334_combout  & ( !\regs~1338_combout  & ( (!\RA[4]~input_o  & (((!\RA[3]~input_o 
// )))) # (\RA[4]~input_o  & ((!\RA[3]~input_o  & (\regs~1342_combout )) # (\RA[3]~input_o  & ((\regs~1346_combout ))))) ) ) ) # ( !\regs~1334_combout  & ( !\regs~1338_combout  & ( (\RA[4]~input_o  & ((!\RA[3]~input_o  & (\regs~1342_combout )) # 
// (\RA[3]~input_o  & ((\regs~1346_combout ))))) ) ) )

	.dataa(!\regs~1342_combout ),
	.datab(!\RA[4]~input_o ),
	.datac(!\RA[3]~input_o ),
	.datad(!\regs~1346_combout ),
	.datae(!\regs~1334_combout ),
	.dataf(!\regs~1338_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1350_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1350 .extended_lut = "off";
defparam \regs~1350 .lut_mask = 64'h1013D0D31C1FDCDF;
defparam \regs~1350 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y4_N61
cyclonev_io_ibuf \BusW[17]~input (
	.i(BusW[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\BusW[17]~input_o ));
// synopsys translate_off
defparam \BusW[17]~input .bus_hold = "false";
defparam \BusW[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X74_Y7_N43
dffeas \regs~407 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~407_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~407 .is_wysiwyg = "true";
defparam \regs~407 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y7_N47
dffeas \regs~343 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~343_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~343 .is_wysiwyg = "true";
defparam \regs~343 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y7_N20
dffeas \regs~375 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~375_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~375 .is_wysiwyg = "true";
defparam \regs~375 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y7_N2
dffeas \regs~311 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~311_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~311 .is_wysiwyg = "true";
defparam \regs~311 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y7_N0
cyclonev_lcell_comb \regs~2426 (
// Equation(s):
// \regs~2426_combout  = ( !\RA[1]~input_o  & ( ((!\RA[2]~input_o  & ((!\RA[0]~input_o  & ((\regs~311_q ))) # (\RA[0]~input_o  & (\regs~343_q )))) # (\RA[2]~input_o  & (((\RA[0]~input_o ))))) ) ) # ( \RA[1]~input_o  & ( ((!\RA[2]~input_o  & ((!\RA[0]~input_o 
//  & ((\regs~375_q ))) # (\RA[0]~input_o  & (\regs~407_q )))) # (\RA[2]~input_o  & (((\RA[0]~input_o ))))) ) )

	.dataa(!\regs~407_q ),
	.datab(!\regs~343_q ),
	.datac(!\regs~375_q ),
	.datad(!\RA[2]~input_o ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\RA[0]~input_o ),
	.datag(!\regs~311_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2426_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2426 .extended_lut = "on";
defparam \regs~2426 .lut_mask = 64'h0F000F0033FF55FF;
defparam \regs~2426 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y6_N56
dffeas \regs~503 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~503_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~503 .is_wysiwyg = "true";
defparam \regs~503 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N54
cyclonev_lcell_comb \regs~535feeder (
// Equation(s):
// \regs~535feeder_combout  = ( \BusW[17]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[17]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~535feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~535feeder .extended_lut = "off";
defparam \regs~535feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~535feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y6_N56
dffeas \regs~535 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~535feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~535_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~535 .is_wysiwyg = "true";
defparam \regs~535 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N18
cyclonev_lcell_comb \regs~471feeder (
// Equation(s):
// \regs~471feeder_combout  = ( \BusW[17]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[17]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~471feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~471feeder .extended_lut = "off";
defparam \regs~471feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~471feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y6_N20
dffeas \regs~471 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~471feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3178_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~471_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~471 .is_wysiwyg = "true";
defparam \regs~471 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y6_N8
dffeas \regs~439 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3180_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~439_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~439 .is_wysiwyg = "true";
defparam \regs~439 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y6_N6
cyclonev_lcell_comb \regs~1355 (
// Equation(s):
// \regs~1355_combout  = ( !\RA[1]~input_o  & ( (!\regs~2426_combout  & (\RA[2]~input_o  & (\regs~439_q ))) # (\regs~2426_combout  & ((!\RA[2]~input_o ) # (((\regs~471_q ))))) ) ) # ( \RA[1]~input_o  & ( (!\regs~2426_combout  & (\RA[2]~input_o  & 
// (\regs~503_q ))) # (\regs~2426_combout  & ((!\RA[2]~input_o ) # (((\regs~535_q ))))) ) )

	.dataa(!\regs~2426_combout ),
	.datab(!\RA[2]~input_o ),
	.datac(!\regs~503_q ),
	.datad(!\regs~535_q ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~471_q ),
	.datag(!\regs~439_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1355_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1355 .extended_lut = "on";
defparam \regs~1355 .lut_mask = 64'h4646465757574657;
defparam \regs~1355 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y5_N5
dffeas \regs~151 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3191_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~151_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~151 .is_wysiwyg = "true";
defparam \regs~151 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y5_N50
dffeas \regs~119 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~119_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~119 .is_wysiwyg = "true";
defparam \regs~119 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y5_N26
dffeas \regs~87 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3190_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~87_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~87 .is_wysiwyg = "true";
defparam \regs~87 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y5_N32
dffeas \regs~55 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3192_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~55 .is_wysiwyg = "true";
defparam \regs~55 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y5_N30
cyclonev_lcell_comb \regs~2422 (
// Equation(s):
// \regs~2422_combout  = ( !\RA[1]~input_o  & ( ((!\RA[0]~input_o  & (\regs~55_q  & (!\RA[2]~input_o ))) # (\RA[0]~input_o  & (((\regs~87_q ) # (\RA[2]~input_o ))))) ) ) # ( \RA[1]~input_o  & ( (!\RA[0]~input_o  & (((\regs~119_q  & (!\RA[2]~input_o ))))) # 
// (\RA[0]~input_o  & ((((\RA[2]~input_o ))) # (\regs~151_q ))) ) )

	.dataa(!\regs~151_q ),
	.datab(!\RA[0]~input_o ),
	.datac(!\regs~119_q ),
	.datad(!\RA[2]~input_o ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~87_q ),
	.datag(!\regs~55_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2422_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2422 .extended_lut = "on";
defparam \regs~2422 .lut_mask = 64'h0C331D333F331D33;
defparam \regs~2422 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y5_N44
dffeas \regs~247 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~247_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~247 .is_wysiwyg = "true";
defparam \regs~247 .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y5_N41
dffeas \regs~279 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~279_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~279 .is_wysiwyg = "true";
defparam \regs~279 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y5_N51
cyclonev_lcell_comb \regs~215feeder (
// Equation(s):
// \regs~215feeder_combout  = ( \BusW[17]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[17]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~215feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~215feeder .extended_lut = "off";
defparam \regs~215feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~215feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y5_N52
dffeas \regs~215 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~215feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3174_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~215_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~215 .is_wysiwyg = "true";
defparam \regs~215 .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y5_N44
dffeas \regs~183 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3176_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~183_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~183 .is_wysiwyg = "true";
defparam \regs~183 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y5_N42
cyclonev_lcell_comb \regs~1351 (
// Equation(s):
// \regs~1351_combout  = ( !\RA[1]~input_o  & ( (!\regs~2422_combout  & (\RA[2]~input_o  & (\regs~183_q ))) # (\regs~2422_combout  & ((!\RA[2]~input_o ) # (((\regs~215_q ))))) ) ) # ( \RA[1]~input_o  & ( (!\regs~2422_combout  & (\RA[2]~input_o  & 
// (\regs~247_q ))) # (\regs~2422_combout  & ((!\RA[2]~input_o ) # (((\regs~279_q ))))) ) )

	.dataa(!\regs~2422_combout ),
	.datab(!\RA[2]~input_o ),
	.datac(!\regs~247_q ),
	.datad(!\regs~279_q ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~215_q ),
	.datag(!\regs~183_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1351_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1351 .extended_lut = "on";
defparam \regs~1351 .lut_mask = 64'h4646465757574657;
defparam \regs~1351 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N54
cyclonev_lcell_comb \regs~919feeder (
// Equation(s):
// \regs~919feeder_combout  = ( \BusW[17]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[17]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~919feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~919feeder .extended_lut = "off";
defparam \regs~919feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~919feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y4_N56
dffeas \regs~919 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~919feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~919_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~919 .is_wysiwyg = "true";
defparam \regs~919 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y4_N8
dffeas \regs~887 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3205_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~887_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~887 .is_wysiwyg = "true";
defparam \regs~887 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y4_N44
dffeas \regs~855 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3202_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~855_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~855 .is_wysiwyg = "true";
defparam \regs~855 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y4_N38
dffeas \regs~823 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3204_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~823_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~823 .is_wysiwyg = "true";
defparam \regs~823 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N36
cyclonev_lcell_comb \regs~2434 (
// Equation(s):
// \regs~2434_combout  = ( !\RA[1]~input_o  & ( ((!\RA[0]~input_o  & (\regs~823_q  & (!\RA[2]~input_o ))) # (\RA[0]~input_o  & (((\regs~855_q ) # (\RA[2]~input_o ))))) ) ) # ( \RA[1]~input_o  & ( (!\RA[0]~input_o  & (((\regs~887_q  & (!\RA[2]~input_o ))))) # 
// (\RA[0]~input_o  & ((((\RA[2]~input_o ))) # (\regs~919_q ))) ) )

	.dataa(!\regs~919_q ),
	.datab(!\RA[0]~input_o ),
	.datac(!\regs~887_q ),
	.datad(!\RA[2]~input_o ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~855_q ),
	.datag(!\regs~823_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2434_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2434 .extended_lut = "on";
defparam \regs~2434 .lut_mask = 64'h0C331D333F331D33;
defparam \regs~2434 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y4_N50
dffeas \regs~1015 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3189_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1015_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1015 .is_wysiwyg = "true";
defparam \regs~1015 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N21
cyclonev_lcell_comb \regs~983feeder (
// Equation(s):
// \regs~983feeder_combout  = ( \BusW[17]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[17]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~983feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~983feeder .extended_lut = "off";
defparam \regs~983feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~983feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y4_N23
dffeas \regs~983 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~983feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3186_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~983_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~983 .is_wysiwyg = "true";
defparam \regs~983 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y5_N25
dffeas \regs~1047 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3187_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1047_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1047 .is_wysiwyg = "true";
defparam \regs~1047 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y5_N2
dffeas \regs~951 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3188_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~951_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~951 .is_wysiwyg = "true";
defparam \regs~951 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N0
cyclonev_lcell_comb \regs~1363 (
// Equation(s):
// \regs~1363_combout  = ( !\RA[1]~input_o  & ( (!\regs~2434_combout  & (\RA[2]~input_o  & (\regs~951_q ))) # (\regs~2434_combout  & ((!\RA[2]~input_o ) # (((\regs~983_q ))))) ) ) # ( \RA[1]~input_o  & ( (!\regs~2434_combout  & (\RA[2]~input_o  & 
// (\regs~1015_q ))) # (\regs~2434_combout  & ((!\RA[2]~input_o ) # (((\regs~1047_q ))))) ) )

	.dataa(!\regs~2434_combout ),
	.datab(!\RA[2]~input_o ),
	.datac(!\regs~1015_q ),
	.datad(!\regs~983_q ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~1047_q ),
	.datag(!\regs~951_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1363_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1363 .extended_lut = "on";
defparam \regs~1363 .lut_mask = 64'h4657464646575757;
defparam \regs~1363 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y6_N20
dffeas \regs~631 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~631_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~631 .is_wysiwyg = "true";
defparam \regs~631 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y6_N11
dffeas \regs~663 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3199_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~663_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~663 .is_wysiwyg = "true";
defparam \regs~663 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y6_N19
dffeas \regs~599 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3198_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~599_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~599 .is_wysiwyg = "true";
defparam \regs~599 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y6_N50
dffeas \regs~567 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3200_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~567_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~567 .is_wysiwyg = "true";
defparam \regs~567 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N48
cyclonev_lcell_comb \regs~2430 (
// Equation(s):
// \regs~2430_combout  = ( !\RA[1]~input_o  & ( (!\RA[2]~input_o  & ((!\RA[0]~input_o  & (\regs~567_q )) # (\RA[0]~input_o  & (((\regs~599_q )))))) # (\RA[2]~input_o  & (\RA[0]~input_o )) ) ) # ( \RA[1]~input_o  & ( (!\RA[2]~input_o  & ((!\RA[0]~input_o  & 
// (\regs~631_q )) # (\RA[0]~input_o  & (((\regs~663_q )))))) # (\RA[2]~input_o  & (\RA[0]~input_o )) ) )

	.dataa(!\RA[2]~input_o ),
	.datab(!\RA[0]~input_o ),
	.datac(!\regs~631_q ),
	.datad(!\regs~663_q ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~599_q ),
	.datag(!\regs~567_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2430_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2430 .extended_lut = "on";
defparam \regs~2430 .lut_mask = 64'h1919193B3B3B193B;
defparam \regs~2430 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y6_N2
dffeas \regs~759 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3185_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~759_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~759 .is_wysiwyg = "true";
defparam \regs~759 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y6_N47
dffeas \regs~791 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3183_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~791_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~791 .is_wysiwyg = "true";
defparam \regs~791 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y5_N47
dffeas \regs~727 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3182_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~727_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~727 .is_wysiwyg = "true";
defparam \regs~727 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y6_N14
dffeas \regs~695 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3184_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~695_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~695 .is_wysiwyg = "true";
defparam \regs~695 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N12
cyclonev_lcell_comb \regs~1359 (
// Equation(s):
// \regs~1359_combout  = ( !\RA[1]~input_o  & ( (!\regs~2430_combout  & (\RA[2]~input_o  & (\regs~695_q ))) # (\regs~2430_combout  & ((!\RA[2]~input_o ) # (((\regs~727_q ))))) ) ) # ( \RA[1]~input_o  & ( (!\regs~2430_combout  & (\RA[2]~input_o  & 
// (\regs~759_q ))) # (\regs~2430_combout  & ((!\RA[2]~input_o ) # (((\regs~791_q ))))) ) )

	.dataa(!\regs~2430_combout ),
	.datab(!\RA[2]~input_o ),
	.datac(!\regs~759_q ),
	.datad(!\regs~791_q ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~727_q ),
	.datag(!\regs~695_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1359_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1359 .extended_lut = "on";
defparam \regs~1359 .lut_mask = 64'h4646465757574657;
defparam \regs~1359 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N9
cyclonev_lcell_comb \regs~1367 (
// Equation(s):
// \regs~1367_combout  = ( \regs~1363_combout  & ( \regs~1359_combout  & ( ((!\RA[3]~input_o  & ((\regs~1351_combout ))) # (\RA[3]~input_o  & (\regs~1355_combout ))) # (\RA[4]~input_o ) ) ) ) # ( !\regs~1363_combout  & ( \regs~1359_combout  & ( 
// (!\RA[3]~input_o  & (((\regs~1351_combout ) # (\RA[4]~input_o )))) # (\RA[3]~input_o  & (\regs~1355_combout  & (!\RA[4]~input_o ))) ) ) ) # ( \regs~1363_combout  & ( !\regs~1359_combout  & ( (!\RA[3]~input_o  & (((!\RA[4]~input_o  & \regs~1351_combout 
// )))) # (\RA[3]~input_o  & (((\RA[4]~input_o )) # (\regs~1355_combout ))) ) ) ) # ( !\regs~1363_combout  & ( !\regs~1359_combout  & ( (!\RA[4]~input_o  & ((!\RA[3]~input_o  & ((\regs~1351_combout ))) # (\RA[3]~input_o  & (\regs~1355_combout )))) ) ) )

	.dataa(!\regs~1355_combout ),
	.datab(!\RA[3]~input_o ),
	.datac(!\RA[4]~input_o ),
	.datad(!\regs~1351_combout ),
	.datae(!\regs~1363_combout ),
	.dataf(!\regs~1359_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1367_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1367 .extended_lut = "off";
defparam \regs~1367 .lut_mask = 64'h10D013D31CDC1FDF;
defparam \regs~1367 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N18
cyclonev_io_ibuf \BusW[18]~input (
	.i(BusW[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\BusW[18]~input_o ));
// synopsys translate_off
defparam \BusW[18]~input .bus_hold = "false";
defparam \BusW[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X63_Y8_N12
cyclonev_lcell_comb \regs~472feeder (
// Equation(s):
// \regs~472feeder_combout  = ( \BusW[18]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[18]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~472feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~472feeder .extended_lut = "off";
defparam \regs~472feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~472feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y8_N14
dffeas \regs~472 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~472feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3178_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~472_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~472 .is_wysiwyg = "true";
defparam \regs~472 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y8_N2
dffeas \regs~504 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~504_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~504 .is_wysiwyg = "true";
defparam \regs~504 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y8_N38
dffeas \regs~376 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~376_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~376 .is_wysiwyg = "true";
defparam \regs~376 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y8_N57
cyclonev_lcell_comb \regs~344feeder (
// Equation(s):
// \regs~344feeder_combout  = ( \BusW[18]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[18]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~344feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~344feeder .extended_lut = "off";
defparam \regs~344feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~344feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y8_N59
dffeas \regs~344 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~344feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~344_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~344 .is_wysiwyg = "true";
defparam \regs~344 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y8_N33
cyclonev_lcell_comb \regs~408feeder (
// Equation(s):
// \regs~408feeder_combout  = ( \BusW[18]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[18]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~408feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~408feeder .extended_lut = "off";
defparam \regs~408feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~408feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y8_N35
dffeas \regs~408 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~408feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~408_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~408 .is_wysiwyg = "true";
defparam \regs~408 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y8_N14
dffeas \regs~312 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~312_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~312 .is_wysiwyg = "true";
defparam \regs~312 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y8_N12
cyclonev_lcell_comb \regs~2442 (
// Equation(s):
// \regs~2442_combout  = ( !\RA[1]~input_o  & ( (!\RA[0]~input_o  & (!\RA[2]~input_o  & (\regs~312_q ))) # (\RA[0]~input_o  & ((((\regs~344_q ))) # (\RA[2]~input_o ))) ) ) # ( \RA[1]~input_o  & ( (!\RA[0]~input_o  & (!\RA[2]~input_o  & (\regs~376_q ))) # 
// (\RA[0]~input_o  & ((((\regs~408_q ))) # (\RA[2]~input_o ))) ) )

	.dataa(!\RA[0]~input_o ),
	.datab(!\RA[2]~input_o ),
	.datac(!\regs~376_q ),
	.datad(!\regs~344_q ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~408_q ),
	.datag(!\regs~312_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2442_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2442 .extended_lut = "on";
defparam \regs~2442 .lut_mask = 64'h195D1919195D5D5D;
defparam \regs~2442 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y7_N44
dffeas \regs~536 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~536_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~536 .is_wysiwyg = "true";
defparam \regs~536 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y8_N8
dffeas \regs~440 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3180_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~440_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~440 .is_wysiwyg = "true";
defparam \regs~440 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y8_N6
cyclonev_lcell_comb \regs~1372 (
// Equation(s):
// \regs~1372_combout  = ( !\RA[1]~input_o  & ( (!\RA[2]~input_o  & ((((\regs~2442_combout ))))) # (\RA[2]~input_o  & ((!\regs~2442_combout  & (((\regs~440_q )))) # (\regs~2442_combout  & (\regs~472_q )))) ) ) # ( \RA[1]~input_o  & ( (!\RA[2]~input_o  & 
// ((((\regs~2442_combout ))))) # (\RA[2]~input_o  & (((!\regs~2442_combout  & (\regs~504_q )) # (\regs~2442_combout  & ((\regs~536_q )))))) ) )

	.dataa(!\RA[2]~input_o ),
	.datab(!\regs~472_q ),
	.datac(!\regs~504_q ),
	.datad(!\regs~2442_combout ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~536_q ),
	.datag(!\regs~440_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1372_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1372 .extended_lut = "on";
defparam \regs~1372 .lut_mask = 64'h05BB05AA05BB05FF;
defparam \regs~1372 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y3_N40
dffeas \regs~152 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3191_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~152_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~152 .is_wysiwyg = "true";
defparam \regs~152 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y4_N50
dffeas \regs~120 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~120_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~120 .is_wysiwyg = "true";
defparam \regs~120 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y3_N25
dffeas \regs~88 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3190_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~88_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~88 .is_wysiwyg = "true";
defparam \regs~88 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y4_N56
dffeas \regs~56 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3192_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~56 .is_wysiwyg = "true";
defparam \regs~56 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N54
cyclonev_lcell_comb \regs~2438 (
// Equation(s):
// \regs~2438_combout  = ( !\RA[1]~input_o  & ( (!\RA[0]~input_o  & (((\regs~56_q  & ((!\RA[2]~input_o )))))) # (\RA[0]~input_o  & ((((\RA[2]~input_o ) # (\regs~88_q ))))) ) ) # ( \RA[1]~input_o  & ( (!\RA[0]~input_o  & (((\regs~120_q  & ((!\RA[2]~input_o 
// )))))) # (\RA[0]~input_o  & ((((\RA[2]~input_o ))) # (\regs~152_q ))) ) )

	.dataa(!\RA[0]~input_o ),
	.datab(!\regs~152_q ),
	.datac(!\regs~120_q ),
	.datad(!\regs~88_q ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\RA[2]~input_o ),
	.datag(!\regs~56_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2438_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2438 .extended_lut = "on";
defparam \regs~2438 .lut_mask = 64'h0A5F1B1B55555555;
defparam \regs~2438 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N33
cyclonev_lcell_comb \regs~216feeder (
// Equation(s):
// \regs~216feeder_combout  = ( \BusW[18]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[18]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~216feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~216feeder .extended_lut = "off";
defparam \regs~216feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~216feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y4_N35
dffeas \regs~216 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~216feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3174_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~216_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~216 .is_wysiwyg = "true";
defparam \regs~216 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y4_N44
dffeas \regs~248 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~248_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~248 .is_wysiwyg = "true";
defparam \regs~248 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y4_N59
dffeas \regs~280 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~280_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~280 .is_wysiwyg = "true";
defparam \regs~280 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y4_N8
dffeas \regs~184 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3176_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~184_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~184 .is_wysiwyg = "true";
defparam \regs~184 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N6
cyclonev_lcell_comb \regs~1368 (
// Equation(s):
// \regs~1368_combout  = ( !\RA[1]~input_o  & ( (!\regs~2438_combout  & (((\regs~184_q  & ((\RA[2]~input_o )))))) # (\regs~2438_combout  & ((((!\RA[2]~input_o ))) # (\regs~216_q ))) ) ) # ( \RA[1]~input_o  & ( (!\regs~2438_combout  & (((\regs~248_q  & 
// ((\RA[2]~input_o )))))) # (\regs~2438_combout  & ((((!\RA[2]~input_o ) # (\regs~280_q ))))) ) )

	.dataa(!\regs~2438_combout ),
	.datab(!\regs~216_q ),
	.datac(!\regs~248_q ),
	.datad(!\regs~280_q ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\RA[2]~input_o ),
	.datag(!\regs~184_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1368_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1368 .extended_lut = "on";
defparam \regs~1368 .lut_mask = 64'h555555551B1B0A5F;
defparam \regs~1368 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y7_N2
dffeas \regs~728 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3182_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~728_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~728 .is_wysiwyg = "true";
defparam \regs~728 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y7_N53
dffeas \regs~760 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3185_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~760_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~760 .is_wysiwyg = "true";
defparam \regs~760 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y7_N39
cyclonev_lcell_comb \regs~792feeder (
// Equation(s):
// \regs~792feeder_combout  = ( \BusW[18]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[18]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~792feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~792feeder .extended_lut = "off";
defparam \regs~792feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~792feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y7_N41
dffeas \regs~792 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~792feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3183_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~792_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~792 .is_wysiwyg = "true";
defparam \regs~792 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y8_N38
dffeas \regs~632 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~632_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~632 .is_wysiwyg = "true";
defparam \regs~632 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y7_N28
dffeas \regs~600 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3198_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~600_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~600 .is_wysiwyg = "true";
defparam \regs~600 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y8_N29
dffeas \regs~664 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3199_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~664_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~664 .is_wysiwyg = "true";
defparam \regs~664 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y8_N44
dffeas \regs~568 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3200_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~568_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~568 .is_wysiwyg = "true";
defparam \regs~568 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y8_N42
cyclonev_lcell_comb \regs~2446 (
// Equation(s):
// \regs~2446_combout  = ( !\RA[1]~input_o  & ( (!\RA[2]~input_o  & ((!\RA[0]~input_o  & (\regs~568_q )) # (\RA[0]~input_o  & (((\regs~600_q )))))) # (\RA[2]~input_o  & (\RA[0]~input_o )) ) ) # ( \RA[1]~input_o  & ( (!\RA[2]~input_o  & ((!\RA[0]~input_o  & 
// (\regs~632_q )) # (\RA[0]~input_o  & (((\regs~664_q )))))) # (\RA[2]~input_o  & (\RA[0]~input_o )) ) )

	.dataa(!\RA[2]~input_o ),
	.datab(!\RA[0]~input_o ),
	.datac(!\regs~632_q ),
	.datad(!\regs~600_q ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~664_q ),
	.datag(!\regs~568_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2446_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2446 .extended_lut = "on";
defparam \regs~2446 .lut_mask = 64'h193B1919193B3B3B;
defparam \regs~2446 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y7_N35
dffeas \regs~696 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3184_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~696_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~696 .is_wysiwyg = "true";
defparam \regs~696 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y7_N33
cyclonev_lcell_comb \regs~1376 (
// Equation(s):
// \regs~1376_combout  = ( !\RA[1]~input_o  & ( (!\RA[2]~input_o  & ((((\regs~2446_combout ))))) # (\RA[2]~input_o  & (((!\regs~2446_combout  & ((\regs~696_q ))) # (\regs~2446_combout  & (\regs~728_q ))))) ) ) # ( \RA[1]~input_o  & ( ((!\RA[2]~input_o  & 
// (((\regs~2446_combout )))) # (\RA[2]~input_o  & ((!\regs~2446_combout  & (\regs~760_q )) # (\regs~2446_combout  & ((\regs~792_q )))))) ) )

	.dataa(!\regs~728_q ),
	.datab(!\RA[2]~input_o ),
	.datac(!\regs~760_q ),
	.datad(!\regs~792_q ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~2446_combout ),
	.datag(!\regs~696_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1376_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1376 .extended_lut = "on";
defparam \regs~1376 .lut_mask = 64'h03030303DDDDCCFF;
defparam \regs~1376 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y5_N45
cyclonev_lcell_comb \regs~984feeder (
// Equation(s):
// \regs~984feeder_combout  = ( \BusW[18]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[18]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~984feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~984feeder .extended_lut = "off";
defparam \regs~984feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~984feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y5_N47
dffeas \regs~984 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~984feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3186_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~984_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~984 .is_wysiwyg = "true";
defparam \regs~984 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y4_N38
dffeas \regs~1016 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3189_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1016_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1016 .is_wysiwyg = "true";
defparam \regs~1016 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y4_N10
dffeas \regs~920 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~920_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~920 .is_wysiwyg = "true";
defparam \regs~920 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y3_N8
dffeas \regs~888 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3205_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~888_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~888 .is_wysiwyg = "true";
defparam \regs~888 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N51
cyclonev_lcell_comb \regs~856feeder (
// Equation(s):
// \regs~856feeder_combout  = ( \BusW[18]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[18]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~856feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~856feeder .extended_lut = "off";
defparam \regs~856feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~856feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y4_N52
dffeas \regs~856 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~856feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3202_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~856_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~856 .is_wysiwyg = "true";
defparam \regs~856 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y3_N38
dffeas \regs~824 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3204_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~824_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~824 .is_wysiwyg = "true";
defparam \regs~824 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N36
cyclonev_lcell_comb \regs~2450 (
// Equation(s):
// \regs~2450_combout  = ( !\RA[1]~input_o  & ( ((!\RA[2]~input_o  & ((!\RA[0]~input_o  & (\regs~824_q )) # (\RA[0]~input_o  & ((\regs~856_q ))))) # (\RA[2]~input_o  & (((\RA[0]~input_o ))))) ) ) # ( \RA[1]~input_o  & ( (!\RA[2]~input_o  & (((!\RA[0]~input_o 
//  & ((\regs~888_q ))) # (\RA[0]~input_o  & (\regs~920_q ))))) # (\RA[2]~input_o  & ((((\RA[0]~input_o ))))) ) )

	.dataa(!\regs~920_q ),
	.datab(!\RA[2]~input_o ),
	.datac(!\regs~888_q ),
	.datad(!\regs~856_q ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\RA[0]~input_o ),
	.datag(!\regs~824_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2450_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2450 .extended_lut = "on";
defparam \regs~2450 .lut_mask = 64'h0C0C0C0C33FF7777;
defparam \regs~2450 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y5_N51
cyclonev_lcell_comb \regs~1048feeder (
// Equation(s):
// \regs~1048feeder_combout  = ( \BusW[18]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[18]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1048feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1048feeder .extended_lut = "off";
defparam \regs~1048feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1048feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y5_N53
dffeas \regs~1048 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~1048feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3187_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1048_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1048 .is_wysiwyg = "true";
defparam \regs~1048 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y4_N44
dffeas \regs~952 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3188_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~952_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~952 .is_wysiwyg = "true";
defparam \regs~952 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N42
cyclonev_lcell_comb \regs~1380 (
// Equation(s):
// \regs~1380_combout  = ( !\RA[1]~input_o  & ( (!\RA[2]~input_o  & ((((\regs~2450_combout ))))) # (\RA[2]~input_o  & ((!\regs~2450_combout  & (((\regs~952_q )))) # (\regs~2450_combout  & (\regs~984_q )))) ) ) # ( \RA[1]~input_o  & ( (!\RA[2]~input_o  & 
// ((((\regs~2450_combout ))))) # (\RA[2]~input_o  & (((!\regs~2450_combout  & (\regs~1016_q )) # (\regs~2450_combout  & ((\regs~1048_q )))))) ) )

	.dataa(!\RA[2]~input_o ),
	.datab(!\regs~984_q ),
	.datac(!\regs~1016_q ),
	.datad(!\regs~2450_combout ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~1048_q ),
	.datag(!\regs~952_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1380_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1380 .extended_lut = "on";
defparam \regs~1380 .lut_mask = 64'h05BB05AA05BB05FF;
defparam \regs~1380 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N6
cyclonev_lcell_comb \regs~1384 (
// Equation(s):
// \regs~1384_combout  = ( \RA[3]~input_o  & ( \regs~1380_combout  & ( (\RA[4]~input_o ) # (\regs~1372_combout ) ) ) ) # ( !\RA[3]~input_o  & ( \regs~1380_combout  & ( (!\RA[4]~input_o  & (\regs~1368_combout )) # (\RA[4]~input_o  & ((\regs~1376_combout ))) ) 
// ) ) # ( \RA[3]~input_o  & ( !\regs~1380_combout  & ( (\regs~1372_combout  & !\RA[4]~input_o ) ) ) ) # ( !\RA[3]~input_o  & ( !\regs~1380_combout  & ( (!\RA[4]~input_o  & (\regs~1368_combout )) # (\RA[4]~input_o  & ((\regs~1376_combout ))) ) ) )

	.dataa(!\regs~1372_combout ),
	.datab(!\RA[4]~input_o ),
	.datac(!\regs~1368_combout ),
	.datad(!\regs~1376_combout ),
	.datae(!\RA[3]~input_o ),
	.dataf(!\regs~1380_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1384_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1384 .extended_lut = "off";
defparam \regs~1384 .lut_mask = 64'h0C3F44440C3F7777;
defparam \regs~1384 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N41
cyclonev_io_ibuf \BusW[19]~input (
	.i(BusW[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\BusW[19]~input_o ));
// synopsys translate_off
defparam \BusW[19]~input .bus_hold = "false";
defparam \BusW[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X65_Y7_N51
cyclonev_lcell_comb \regs~537feeder (
// Equation(s):
// \regs~537feeder_combout  = ( \BusW[19]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[19]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~537feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~537feeder .extended_lut = "off";
defparam \regs~537feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~537feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y7_N53
dffeas \regs~537 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~537feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~537_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~537 .is_wysiwyg = "true";
defparam \regs~537 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y7_N56
dffeas \regs~505 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~505_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~505 .is_wysiwyg = "true";
defparam \regs~505 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y7_N12
cyclonev_lcell_comb \regs~473feeder (
// Equation(s):
// \regs~473feeder_combout  = ( \BusW[19]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[19]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~473feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~473feeder .extended_lut = "off";
defparam \regs~473feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~473feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y7_N14
dffeas \regs~473 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~473feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3178_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~473_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~473 .is_wysiwyg = "true";
defparam \regs~473 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y8_N15
cyclonev_lcell_comb \regs~409feeder (
// Equation(s):
// \regs~409feeder_combout  = \BusW[19]~input_o 

	.dataa(!\BusW[19]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~409feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~409feeder .extended_lut = "off";
defparam \regs~409feeder .lut_mask = 64'h5555555555555555;
defparam \regs~409feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y8_N17
dffeas \regs~409 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~409feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~409_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~409 .is_wysiwyg = "true";
defparam \regs~409 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y8_N44
dffeas \regs~377 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~377_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~377 .is_wysiwyg = "true";
defparam \regs~377 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y8_N6
cyclonev_lcell_comb \regs~345feeder (
// Equation(s):
// \regs~345feeder_combout  = ( \BusW[19]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[19]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~345feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~345feeder .extended_lut = "off";
defparam \regs~345feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~345feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y8_N7
dffeas \regs~345 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~345feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~345_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~345 .is_wysiwyg = "true";
defparam \regs~345 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y8_N20
dffeas \regs~313 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~313_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~313 .is_wysiwyg = "true";
defparam \regs~313 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y8_N18
cyclonev_lcell_comb \regs~2458 (
// Equation(s):
// \regs~2458_combout  = ( !\RA[1]~input_o  & ( ((!\RA[2]~input_o  & ((!\RA[0]~input_o  & (\regs~313_q )) # (\RA[0]~input_o  & ((\regs~345_q ))))) # (\RA[2]~input_o  & (((\RA[0]~input_o ))))) ) ) # ( \RA[1]~input_o  & ( (!\RA[2]~input_o  & (((!\RA[0]~input_o 
//  & ((\regs~377_q ))) # (\RA[0]~input_o  & (\regs~409_q ))))) # (\RA[2]~input_o  & ((((\RA[0]~input_o ))))) ) )

	.dataa(!\regs~409_q ),
	.datab(!\RA[2]~input_o ),
	.datac(!\regs~377_q ),
	.datad(!\regs~345_q ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\RA[0]~input_o ),
	.datag(!\regs~313_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2458_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2458 .extended_lut = "on";
defparam \regs~2458 .lut_mask = 64'h0C0C0C0C33FF7777;
defparam \regs~2458 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y7_N38
dffeas \regs~441 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3180_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~441_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~441 .is_wysiwyg = "true";
defparam \regs~441 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y7_N36
cyclonev_lcell_comb \regs~1389 (
// Equation(s):
// \regs~1389_combout  = ( !\RA[1]~input_o  & ( ((!\RA[2]~input_o  & (((\regs~2458_combout )))) # (\RA[2]~input_o  & ((!\regs~2458_combout  & (\regs~441_q )) # (\regs~2458_combout  & ((\regs~473_q )))))) ) ) # ( \RA[1]~input_o  & ( (!\RA[2]~input_o  & 
// ((((\regs~2458_combout ))))) # (\RA[2]~input_o  & (((!\regs~2458_combout  & ((\regs~505_q ))) # (\regs~2458_combout  & (\regs~537_q ))))) ) )

	.dataa(!\regs~537_q ),
	.datab(!\RA[2]~input_o ),
	.datac(!\regs~505_q ),
	.datad(!\regs~473_q ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~2458_combout ),
	.datag(!\regs~441_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1389_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1389 .extended_lut = "on";
defparam \regs~1389 .lut_mask = 64'h03030303CCFFDDDD;
defparam \regs~1389 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y3_N54
cyclonev_lcell_comb \regs~217feeder (
// Equation(s):
// \regs~217feeder_combout  = ( \BusW[19]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[19]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~217feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~217feeder .extended_lut = "off";
defparam \regs~217feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~217feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y3_N55
dffeas \regs~217 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~217feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3174_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~217_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~217 .is_wysiwyg = "true";
defparam \regs~217 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y3_N50
dffeas \regs~249 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~249_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~249 .is_wysiwyg = "true";
defparam \regs~249 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y3_N24
cyclonev_lcell_comb \regs~89feeder (
// Equation(s):
// \regs~89feeder_combout  = ( \BusW[19]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[19]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~89feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~89feeder .extended_lut = "off";
defparam \regs~89feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~89feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y3_N26
dffeas \regs~89 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~89feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3190_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~89_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~89 .is_wysiwyg = "true";
defparam \regs~89 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y3_N39
cyclonev_lcell_comb \regs~153feeder (
// Equation(s):
// \regs~153feeder_combout  = ( \BusW[19]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[19]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~153feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~153feeder .extended_lut = "off";
defparam \regs~153feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~153feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y3_N41
dffeas \regs~153 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~153feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3191_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~153_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~153 .is_wysiwyg = "true";
defparam \regs~153 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y3_N20
dffeas \regs~121 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~121_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~121 .is_wysiwyg = "true";
defparam \regs~121 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y3_N38
dffeas \regs~57 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3192_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~57 .is_wysiwyg = "true";
defparam \regs~57 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N36
cyclonev_lcell_comb \regs~2454 (
// Equation(s):
// \regs~2454_combout  = ( !\RA[1]~input_o  & ( ((!\RA[2]~input_o  & ((!\RA[0]~input_o  & ((\regs~57_q ))) # (\RA[0]~input_o  & (\regs~89_q )))) # (\RA[2]~input_o  & (((\RA[0]~input_o ))))) ) ) # ( \RA[1]~input_o  & ( ((!\RA[2]~input_o  & ((!\RA[0]~input_o  
// & ((\regs~121_q ))) # (\RA[0]~input_o  & (\regs~153_q )))) # (\RA[2]~input_o  & (((\RA[0]~input_o ))))) ) )

	.dataa(!\regs~89_q ),
	.datab(!\regs~153_q ),
	.datac(!\regs~121_q ),
	.datad(!\RA[2]~input_o ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\RA[0]~input_o ),
	.datag(!\regs~57_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2454_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2454 .extended_lut = "on";
defparam \regs~2454 .lut_mask = 64'h0F000F0055FF33FF;
defparam \regs~2454 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y3_N21
cyclonev_lcell_comb \regs~281feeder (
// Equation(s):
// \regs~281feeder_combout  = \BusW[19]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\BusW[19]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~281feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~281feeder .extended_lut = "off";
defparam \regs~281feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regs~281feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y3_N23
dffeas \regs~281 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~281feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~281_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~281 .is_wysiwyg = "true";
defparam \regs~281 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y3_N2
dffeas \regs~185 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3176_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~185_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~185 .is_wysiwyg = "true";
defparam \regs~185 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N0
cyclonev_lcell_comb \regs~1385 (
// Equation(s):
// \regs~1385_combout  = ( !\RA[1]~input_o  & ( (!\RA[2]~input_o  & ((((\regs~2454_combout ))))) # (\RA[2]~input_o  & ((!\regs~2454_combout  & (((\regs~185_q )))) # (\regs~2454_combout  & (\regs~217_q )))) ) ) # ( \RA[1]~input_o  & ( (!\RA[2]~input_o  & 
// ((((\regs~2454_combout ))))) # (\RA[2]~input_o  & (((!\regs~2454_combout  & (\regs~249_q )) # (\regs~2454_combout  & ((\regs~281_q )))))) ) )

	.dataa(!\RA[2]~input_o ),
	.datab(!\regs~217_q ),
	.datac(!\regs~249_q ),
	.datad(!\regs~2454_combout ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~281_q ),
	.datag(!\regs~185_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1385_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1385 .extended_lut = "on";
defparam \regs~1385 .lut_mask = 64'h05BB05AA05BB05FF;
defparam \regs~1385 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y3_N43
dffeas \regs~1049 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3187_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1049_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1049 .is_wysiwyg = "true";
defparam \regs~1049 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y5_N14
dffeas \regs~1017 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3189_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1017_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1017 .is_wysiwyg = "true";
defparam \regs~1017 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N6
cyclonev_lcell_comb \regs~921feeder (
// Equation(s):
// \regs~921feeder_combout  = ( \BusW[19]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[19]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~921feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~921feeder .extended_lut = "off";
defparam \regs~921feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~921feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y4_N7
dffeas \regs~921 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~921feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~921_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~921 .is_wysiwyg = "true";
defparam \regs~921 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y3_N44
dffeas \regs~889 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3205_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~889_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~889 .is_wysiwyg = "true";
defparam \regs~889 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N24
cyclonev_lcell_comb \regs~857feeder (
// Equation(s):
// \regs~857feeder_combout  = \BusW[19]~input_o 

	.dataa(gnd),
	.datab(!\BusW[19]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~857feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~857feeder .extended_lut = "off";
defparam \regs~857feeder .lut_mask = 64'h3333333333333333;
defparam \regs~857feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y4_N25
dffeas \regs~857 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~857feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3202_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~857_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~857 .is_wysiwyg = "true";
defparam \regs~857 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y3_N14
dffeas \regs~825 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3204_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~825_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~825 .is_wysiwyg = "true";
defparam \regs~825 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N12
cyclonev_lcell_comb \regs~2466 (
// Equation(s):
// \regs~2466_combout  = ( !\RA[1]~input_o  & ( ((!\RA[2]~input_o  & ((!\RA[0]~input_o  & (\regs~825_q )) # (\RA[0]~input_o  & ((\regs~857_q ))))) # (\RA[2]~input_o  & (((\RA[0]~input_o ))))) ) ) # ( \RA[1]~input_o  & ( (!\RA[2]~input_o  & ((!\RA[0]~input_o  
// & (((\regs~889_q )))) # (\RA[0]~input_o  & (\regs~921_q )))) # (\RA[2]~input_o  & ((((\RA[0]~input_o ))))) ) )

	.dataa(!\regs~921_q ),
	.datab(!\RA[2]~input_o ),
	.datac(!\regs~889_q ),
	.datad(!\RA[0]~input_o ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~857_q ),
	.datag(!\regs~825_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2466_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2466 .extended_lut = "on";
defparam \regs~2466 .lut_mask = 64'h0C330C770CFF0C77;
defparam \regs~2466 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y5_N35
dffeas \regs~985 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3186_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~985_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~985 .is_wysiwyg = "true";
defparam \regs~985 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y5_N2
dffeas \regs~953 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3188_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~953_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~953 .is_wysiwyg = "true";
defparam \regs~953 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y5_N0
cyclonev_lcell_comb \regs~1397 (
// Equation(s):
// \regs~1397_combout  = ( !\RA[1]~input_o  & ( ((!\RA[2]~input_o  & (((\regs~2466_combout )))) # (\RA[2]~input_o  & ((!\regs~2466_combout  & (\regs~953_q )) # (\regs~2466_combout  & ((\regs~985_q )))))) ) ) # ( \RA[1]~input_o  & ( (!\RA[2]~input_o  & 
// ((((\regs~2466_combout ))))) # (\RA[2]~input_o  & ((!\regs~2466_combout  & (((\regs~1017_q )))) # (\regs~2466_combout  & (\regs~1049_q )))) ) )

	.dataa(!\regs~1049_q ),
	.datab(!\RA[2]~input_o ),
	.datac(!\regs~1017_q ),
	.datad(!\regs~2466_combout ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~985_q ),
	.datag(!\regs~953_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1397_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1397 .extended_lut = "on";
defparam \regs~1397 .lut_mask = 64'h03CC03DD03FF03DD;
defparam \regs~1397 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y8_N25
dffeas \regs~665 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3199_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~665_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~665 .is_wysiwyg = "true";
defparam \regs~665 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y7_N56
dffeas \regs~633 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~633_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~633 .is_wysiwyg = "true";
defparam \regs~633 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y7_N22
dffeas \regs~601 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3198_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~601_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~601 .is_wysiwyg = "true";
defparam \regs~601 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y7_N32
dffeas \regs~569 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3200_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~569_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~569 .is_wysiwyg = "true";
defparam \regs~569 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y7_N30
cyclonev_lcell_comb \regs~2462 (
// Equation(s):
// \regs~2462_combout  = ( !\RA[1]~input_o  & ( (!\RA[0]~input_o  & (((\regs~569_q  & (!\RA[2]~input_o ))))) # (\RA[0]~input_o  & ((((\regs~601_q ) # (\RA[2]~input_o ))))) ) ) # ( \RA[1]~input_o  & ( (!\RA[0]~input_o  & (((\regs~633_q  & (!\RA[2]~input_o 
// ))))) # (\RA[0]~input_o  & ((((\RA[2]~input_o ))) # (\regs~665_q ))) ) )

	.dataa(!\RA[0]~input_o ),
	.datab(!\regs~665_q ),
	.datac(!\regs~633_q ),
	.datad(!\RA[2]~input_o ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~601_q ),
	.datag(!\regs~569_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2462_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2462 .extended_lut = "on";
defparam \regs~2462 .lut_mask = 64'h0A551B555F551B55;
defparam \regs~2462 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y7_N26
dffeas \regs~761 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3185_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~761_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~761 .is_wysiwyg = "true";
defparam \regs~761 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y7_N14
dffeas \regs~793 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3183_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~793_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~793 .is_wysiwyg = "true";
defparam \regs~793 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y2_N0
cyclonev_lcell_comb \regs~729feeder (
// Equation(s):
// \regs~729feeder_combout  = ( \BusW[19]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[19]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~729feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~729feeder .extended_lut = "off";
defparam \regs~729feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~729feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y2_N2
dffeas \regs~729 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~729feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3182_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~729_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~729 .is_wysiwyg = "true";
defparam \regs~729 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y7_N38
dffeas \regs~697 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3184_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~697_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~697 .is_wysiwyg = "true";
defparam \regs~697 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y7_N36
cyclonev_lcell_comb \regs~1393 (
// Equation(s):
// \regs~1393_combout  = ( !\RA[1]~input_o  & ( (!\RA[2]~input_o  & (\regs~2462_combout )) # (\RA[2]~input_o  & ((!\regs~2462_combout  & (\regs~697_q )) # (\regs~2462_combout  & (((\regs~729_q )))))) ) ) # ( \RA[1]~input_o  & ( (!\RA[2]~input_o  & 
// (\regs~2462_combout )) # (\RA[2]~input_o  & ((!\regs~2462_combout  & (\regs~761_q )) # (\regs~2462_combout  & (((\regs~793_q )))))) ) )

	.dataa(!\RA[2]~input_o ),
	.datab(!\regs~2462_combout ),
	.datac(!\regs~761_q ),
	.datad(!\regs~793_q ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~729_q ),
	.datag(!\regs~697_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1393_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1393 .extended_lut = "on";
defparam \regs~1393 .lut_mask = 64'h2626263737372637;
defparam \regs~1393 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y5_N9
cyclonev_lcell_comb \regs~1401 (
// Equation(s):
// \regs~1401_combout  = ( \regs~1397_combout  & ( \regs~1393_combout  & ( ((!\RA[3]~input_o  & ((\regs~1385_combout ))) # (\RA[3]~input_o  & (\regs~1389_combout ))) # (\RA[4]~input_o ) ) ) ) # ( !\regs~1397_combout  & ( \regs~1393_combout  & ( 
// (!\RA[4]~input_o  & ((!\RA[3]~input_o  & ((\regs~1385_combout ))) # (\RA[3]~input_o  & (\regs~1389_combout )))) # (\RA[4]~input_o  & (((!\RA[3]~input_o )))) ) ) ) # ( \regs~1397_combout  & ( !\regs~1393_combout  & ( (!\RA[4]~input_o  & ((!\RA[3]~input_o  
// & ((\regs~1385_combout ))) # (\RA[3]~input_o  & (\regs~1389_combout )))) # (\RA[4]~input_o  & (((\RA[3]~input_o )))) ) ) ) # ( !\regs~1397_combout  & ( !\regs~1393_combout  & ( (!\RA[4]~input_o  & ((!\RA[3]~input_o  & ((\regs~1385_combout ))) # 
// (\RA[3]~input_o  & (\regs~1389_combout )))) ) ) )

	.dataa(!\regs~1389_combout ),
	.datab(!\regs~1385_combout ),
	.datac(!\RA[4]~input_o ),
	.datad(!\RA[3]~input_o ),
	.datae(!\regs~1397_combout ),
	.dataf(!\regs~1393_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1401_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1401 .extended_lut = "off";
defparam \regs~1401 .lut_mask = 64'h3050305F3F503F5F;
defparam \regs~1401 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y6_N4
cyclonev_io_ibuf \BusW[20]~input (
	.i(BusW[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\BusW[20]~input_o ));
// synopsys translate_off
defparam \BusW[20]~input .bus_hold = "false";
defparam \BusW[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X75_Y4_N59
dffeas \regs~922 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~922_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~922 .is_wysiwyg = "true";
defparam \regs~922 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y4_N44
dffeas \regs~890 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3205_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~890_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~890 .is_wysiwyg = "true";
defparam \regs~890 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y4_N47
dffeas \regs~858 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3202_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~858_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~858 .is_wysiwyg = "true";
defparam \regs~858 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y4_N14
dffeas \regs~826 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3204_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~826_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~826 .is_wysiwyg = "true";
defparam \regs~826 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N12
cyclonev_lcell_comb \regs~2482 (
// Equation(s):
// \regs~2482_combout  = ( !\RA[1]~input_o  & ( (!\RA[0]~input_o  & (((\regs~826_q  & (!\RA[2]~input_o ))))) # (\RA[0]~input_o  & ((((\regs~858_q ) # (\RA[2]~input_o ))))) ) ) # ( \RA[1]~input_o  & ( (!\RA[0]~input_o  & (((\regs~890_q  & (!\RA[2]~input_o 
// ))))) # (\RA[0]~input_o  & ((((\RA[2]~input_o ))) # (\regs~922_q ))) ) )

	.dataa(!\RA[0]~input_o ),
	.datab(!\regs~922_q ),
	.datac(!\regs~890_q ),
	.datad(!\RA[2]~input_o ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~858_q ),
	.datag(!\regs~826_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2482_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2482 .extended_lut = "on";
defparam \regs~2482 .lut_mask = 64'h0A551B555F551B55;
defparam \regs~2482 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N57
cyclonev_lcell_comb \regs~986feeder (
// Equation(s):
// \regs~986feeder_combout  = ( \BusW[20]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[20]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~986feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~986feeder .extended_lut = "off";
defparam \regs~986feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~986feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y4_N59
dffeas \regs~986 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~986feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3186_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~986_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~986 .is_wysiwyg = "true";
defparam \regs~986 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y4_N29
dffeas \regs~1018 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3189_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1018_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1018 .is_wysiwyg = "true";
defparam \regs~1018 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N51
cyclonev_lcell_comb \regs~1050feeder (
// Equation(s):
// \regs~1050feeder_combout  = ( \BusW[20]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[20]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1050feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1050feeder .extended_lut = "off";
defparam \regs~1050feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1050feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y4_N53
dffeas \regs~1050 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~1050feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3187_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1050_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1050 .is_wysiwyg = "true";
defparam \regs~1050 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y4_N8
dffeas \regs~954 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3188_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~954_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~954 .is_wysiwyg = "true";
defparam \regs~954 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N6
cyclonev_lcell_comb \regs~1414 (
// Equation(s):
// \regs~1414_combout  = ( !\RA[1]~input_o  & ( (!\regs~2482_combout  & (((\regs~954_q  & ((\RA[2]~input_o )))))) # (\regs~2482_combout  & ((((!\RA[2]~input_o ))) # (\regs~986_q ))) ) ) # ( \RA[1]~input_o  & ( (!\regs~2482_combout  & (((\regs~1018_q  & 
// ((\RA[2]~input_o )))))) # (\regs~2482_combout  & ((((!\RA[2]~input_o ) # (\regs~1050_q ))))) ) )

	.dataa(!\regs~2482_combout ),
	.datab(!\regs~986_q ),
	.datac(!\regs~1018_q ),
	.datad(!\regs~1050_q ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\RA[2]~input_o ),
	.datag(!\regs~954_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1414_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1414 .extended_lut = "on";
defparam \regs~1414 .lut_mask = 64'h555555551B1B0A5F;
defparam \regs~1414 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y5_N38
dffeas \regs~282 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~282_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~282 .is_wysiwyg = "true";
defparam \regs~282 .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y6_N2
dffeas \regs~250 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~250_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~250 .is_wysiwyg = "true";
defparam \regs~250 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y3_N38
dffeas \regs~122 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~122_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~122 .is_wysiwyg = "true";
defparam \regs~122 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y3_N43
dffeas \regs~90 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3190_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~90_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~90 .is_wysiwyg = "true";
defparam \regs~90 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y3_N19
dffeas \regs~154 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3191_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~154_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~154 .is_wysiwyg = "true";
defparam \regs~154 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y3_N17
dffeas \regs~58 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3192_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~58 .is_wysiwyg = "true";
defparam \regs~58 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y3_N15
cyclonev_lcell_comb \regs~2470 (
// Equation(s):
// \regs~2470_combout  = ( !\RA[1]~input_o  & ( (!\RA[0]~input_o  & (!\RA[2]~input_o  & (\regs~58_q ))) # (\RA[0]~input_o  & ((((\regs~90_q ))) # (\RA[2]~input_o ))) ) ) # ( \RA[1]~input_o  & ( (!\RA[0]~input_o  & (!\RA[2]~input_o  & (\regs~122_q ))) # 
// (\RA[0]~input_o  & ((((\regs~154_q ))) # (\RA[2]~input_o ))) ) )

	.dataa(!\RA[0]~input_o ),
	.datab(!\RA[2]~input_o ),
	.datac(!\regs~122_q ),
	.datad(!\regs~90_q ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~154_q ),
	.datag(!\regs~58_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2470_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2470 .extended_lut = "on";
defparam \regs~2470 .lut_mask = 64'h195D1919195D5D5D;
defparam \regs~2470 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y5_N50
dffeas \regs~218 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3174_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~218_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~218 .is_wysiwyg = "true";
defparam \regs~218 .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y5_N20
dffeas \regs~186 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3176_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~186_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~186 .is_wysiwyg = "true";
defparam \regs~186 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y5_N18
cyclonev_lcell_comb \regs~1402 (
// Equation(s):
// \regs~1402_combout  = ( !\RA[1]~input_o  & ( ((!\RA[2]~input_o  & (((\regs~2470_combout )))) # (\RA[2]~input_o  & ((!\regs~2470_combout  & (\regs~186_q )) # (\regs~2470_combout  & ((\regs~218_q )))))) ) ) # ( \RA[1]~input_o  & ( (!\RA[2]~input_o  & 
// ((((\regs~2470_combout ))))) # (\RA[2]~input_o  & ((!\regs~2470_combout  & (((\regs~250_q )))) # (\regs~2470_combout  & (\regs~282_q )))) ) )

	.dataa(!\regs~282_q ),
	.datab(!\RA[2]~input_o ),
	.datac(!\regs~250_q ),
	.datad(!\regs~2470_combout ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~218_q ),
	.datag(!\regs~186_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1402_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1402 .extended_lut = "on";
defparam \regs~1402 .lut_mask = 64'h03CC03DD03FF03DD;
defparam \regs~1402 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y5_N18
cyclonev_lcell_comb \regs~730feeder (
// Equation(s):
// \regs~730feeder_combout  = ( \BusW[20]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[20]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~730feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~730feeder .extended_lut = "off";
defparam \regs~730feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~730feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y5_N20
dffeas \regs~730 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~730feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3182_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~730_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~730 .is_wysiwyg = "true";
defparam \regs~730 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y4_N32
dffeas \regs~762 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3185_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~762_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~762 .is_wysiwyg = "true";
defparam \regs~762 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y4_N38
dffeas \regs~634 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~634_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~634 .is_wysiwyg = "true";
defparam \regs~634 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y3_N36
cyclonev_lcell_comb \regs~602feeder (
// Equation(s):
// \regs~602feeder_combout  = ( \BusW[20]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[20]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~602feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~602feeder .extended_lut = "off";
defparam \regs~602feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~602feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y3_N38
dffeas \regs~602 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~602feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3198_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~602_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~602 .is_wysiwyg = "true";
defparam \regs~602 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N9
cyclonev_lcell_comb \regs~666feeder (
// Equation(s):
// \regs~666feeder_combout  = ( \BusW[20]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[20]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~666feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~666feeder .extended_lut = "off";
defparam \regs~666feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~666feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y6_N10
dffeas \regs~666 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~666feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3199_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~666_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~666 .is_wysiwyg = "true";
defparam \regs~666 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y4_N44
dffeas \regs~570 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3200_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~570_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~570 .is_wysiwyg = "true";
defparam \regs~570 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N42
cyclonev_lcell_comb \regs~2478 (
// Equation(s):
// \regs~2478_combout  = ( !\RA[1]~input_o  & ( (!\RA[0]~input_o  & (!\RA[2]~input_o  & (\regs~570_q ))) # (\RA[0]~input_o  & ((((\regs~602_q ))) # (\RA[2]~input_o ))) ) ) # ( \RA[1]~input_o  & ( (!\RA[0]~input_o  & (!\RA[2]~input_o  & (\regs~634_q ))) # 
// (\RA[0]~input_o  & ((((\regs~666_q ))) # (\RA[2]~input_o ))) ) )

	.dataa(!\RA[0]~input_o ),
	.datab(!\RA[2]~input_o ),
	.datac(!\regs~634_q ),
	.datad(!\regs~602_q ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~666_q ),
	.datag(!\regs~570_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2478_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2478 .extended_lut = "on";
defparam \regs~2478 .lut_mask = 64'h195D1919195D5D5D;
defparam \regs~2478 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y4_N53
dffeas \regs~794 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3183_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~794_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~794 .is_wysiwyg = "true";
defparam \regs~794 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y4_N14
dffeas \regs~698 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3184_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~698_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~698 .is_wysiwyg = "true";
defparam \regs~698 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N12
cyclonev_lcell_comb \regs~1410 (
// Equation(s):
// \regs~1410_combout  = ( !\RA[1]~input_o  & ( (!\RA[2]~input_o  & ((((\regs~2478_combout ))))) # (\RA[2]~input_o  & ((!\regs~2478_combout  & (((\regs~698_q )))) # (\regs~2478_combout  & (\regs~730_q )))) ) ) # ( \RA[1]~input_o  & ( (!\RA[2]~input_o  & 
// ((((\regs~2478_combout ))))) # (\RA[2]~input_o  & (((!\regs~2478_combout  & (\regs~762_q )) # (\regs~2478_combout  & ((\regs~794_q )))))) ) )

	.dataa(!\RA[2]~input_o ),
	.datab(!\regs~730_q ),
	.datac(!\regs~762_q ),
	.datad(!\regs~2478_combout ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~794_q ),
	.datag(!\regs~698_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1410_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1410 .extended_lut = "on";
defparam \regs~1410 .lut_mask = 64'h05BB05AA05BB05FF;
defparam \regs~1410 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y7_N26
dffeas \regs~378 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~378_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~378 .is_wysiwyg = "true";
defparam \regs~378 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y7_N6
cyclonev_lcell_comb \regs~410feeder (
// Equation(s):
// \regs~410feeder_combout  = \BusW[20]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\BusW[20]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~410feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~410feeder .extended_lut = "off";
defparam \regs~410feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regs~410feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y7_N7
dffeas \regs~410 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~410feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~410_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~410 .is_wysiwyg = "true";
defparam \regs~410 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y7_N24
cyclonev_lcell_comb \regs~346feeder (
// Equation(s):
// \regs~346feeder_combout  = ( \BusW[20]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[20]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~346feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~346feeder .extended_lut = "off";
defparam \regs~346feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~346feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y7_N26
dffeas \regs~346 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~346feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~346_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~346 .is_wysiwyg = "true";
defparam \regs~346 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y7_N50
dffeas \regs~314 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~314_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~314 .is_wysiwyg = "true";
defparam \regs~314 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y7_N48
cyclonev_lcell_comb \regs~2474 (
// Equation(s):
// \regs~2474_combout  = ( !\RA[1]~input_o  & ( (!\RA[2]~input_o  & ((!\RA[0]~input_o  & (\regs~314_q )) # (\RA[0]~input_o  & (((\regs~346_q )))))) # (\RA[2]~input_o  & (\RA[0]~input_o )) ) ) # ( \RA[1]~input_o  & ( (!\RA[2]~input_o  & ((!\RA[0]~input_o  & 
// (\regs~378_q )) # (\RA[0]~input_o  & (((\regs~410_q )))))) # (\RA[2]~input_o  & (\RA[0]~input_o )) ) )

	.dataa(!\RA[2]~input_o ),
	.datab(!\RA[0]~input_o ),
	.datac(!\regs~378_q ),
	.datad(!\regs~410_q ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~346_q ),
	.datag(!\regs~314_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2474_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2474 .extended_lut = "on";
defparam \regs~2474 .lut_mask = 64'h1919193B3B3B193B;
defparam \regs~2474 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y6_N38
dffeas \regs~506 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~506_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~506 .is_wysiwyg = "true";
defparam \regs~506 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y6_N41
dffeas \regs~474 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3178_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~474_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~474 .is_wysiwyg = "true";
defparam \regs~474 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N15
cyclonev_lcell_comb \regs~538feeder (
// Equation(s):
// \regs~538feeder_combout  = ( \BusW[20]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[20]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~538feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~538feeder .extended_lut = "off";
defparam \regs~538feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~538feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y6_N17
dffeas \regs~538 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~538feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~538_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~538 .is_wysiwyg = "true";
defparam \regs~538 .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y6_N44
dffeas \regs~442 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3180_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~442_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~442 .is_wysiwyg = "true";
defparam \regs~442 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y6_N42
cyclonev_lcell_comb \regs~1406 (
// Equation(s):
// \regs~1406_combout  = ( !\RA[1]~input_o  & ( (!\regs~2474_combout  & (\RA[2]~input_o  & (\regs~442_q ))) # (\regs~2474_combout  & ((!\RA[2]~input_o ) # (((\regs~474_q ))))) ) ) # ( \RA[1]~input_o  & ( (!\regs~2474_combout  & (\RA[2]~input_o  & 
// (\regs~506_q ))) # (\regs~2474_combout  & ((!\RA[2]~input_o ) # (((\regs~538_q ))))) ) )

	.dataa(!\regs~2474_combout ),
	.datab(!\RA[2]~input_o ),
	.datac(!\regs~506_q ),
	.datad(!\regs~474_q ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~538_q ),
	.datag(!\regs~442_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1406_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1406 .extended_lut = "on";
defparam \regs~1406 .lut_mask = 64'h4657464646575757;
defparam \regs~1406 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y4_N48
cyclonev_lcell_comb \regs~1418 (
// Equation(s):
// \regs~1418_combout  = ( \RA[3]~input_o  & ( \regs~1406_combout  & ( (!\RA[4]~input_o ) # (\regs~1414_combout ) ) ) ) # ( !\RA[3]~input_o  & ( \regs~1406_combout  & ( (!\RA[4]~input_o  & (\regs~1402_combout )) # (\RA[4]~input_o  & ((\regs~1410_combout ))) 
// ) ) ) # ( \RA[3]~input_o  & ( !\regs~1406_combout  & ( (\regs~1414_combout  & \RA[4]~input_o ) ) ) ) # ( !\RA[3]~input_o  & ( !\regs~1406_combout  & ( (!\RA[4]~input_o  & (\regs~1402_combout )) # (\RA[4]~input_o  & ((\regs~1410_combout ))) ) ) )

	.dataa(!\regs~1414_combout ),
	.datab(!\regs~1402_combout ),
	.datac(!\RA[4]~input_o ),
	.datad(!\regs~1410_combout ),
	.datae(!\RA[3]~input_o ),
	.dataf(!\regs~1406_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1418_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1418 .extended_lut = "off";
defparam \regs~1418 .lut_mask = 64'h303F0505303FF5F5;
defparam \regs~1418 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N35
cyclonev_io_ibuf \BusW[21]~input (
	.i(BusW[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\BusW[21]~input_o ));
// synopsys translate_off
defparam \BusW[21]~input .bus_hold = "false";
defparam \BusW[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X57_Y4_N41
dffeas \regs~219 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3174_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~219_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~219 .is_wysiwyg = "true";
defparam \regs~219 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y3_N41
dffeas \regs~251 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~251_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~251 .is_wysiwyg = "true";
defparam \regs~251 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y5_N45
cyclonev_lcell_comb \regs~283feeder (
// Equation(s):
// \regs~283feeder_combout  = ( \BusW[21]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[21]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~283feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~283feeder .extended_lut = "off";
defparam \regs~283feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~283feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y5_N47
dffeas \regs~283 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~283feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~283_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~283 .is_wysiwyg = "true";
defparam \regs~283 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y5_N18
cyclonev_lcell_comb \regs~155feeder (
// Equation(s):
// \regs~155feeder_combout  = \BusW[21]~input_o 

	.dataa(gnd),
	.datab(!\BusW[21]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~155feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~155feeder .extended_lut = "off";
defparam \regs~155feeder .lut_mask = 64'h3333333333333333;
defparam \regs~155feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y5_N19
dffeas \regs~155 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~155feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3191_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~155_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~155 .is_wysiwyg = "true";
defparam \regs~155 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y5_N56
dffeas \regs~123 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~123_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~123 .is_wysiwyg = "true";
defparam \regs~123 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y3_N44
dffeas \regs~91 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3190_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~91_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~91 .is_wysiwyg = "true";
defparam \regs~91 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y3_N53
dffeas \regs~59 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3192_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~59 .is_wysiwyg = "true";
defparam \regs~59 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y3_N51
cyclonev_lcell_comb \regs~2486 (
// Equation(s):
// \regs~2486_combout  = ( !\RA[1]~input_o  & ( (!\RA[0]~input_o  & (((\regs~59_q  & (!\RA[2]~input_o ))))) # (\RA[0]~input_o  & ((((\regs~91_q ) # (\RA[2]~input_o ))))) ) ) # ( \RA[1]~input_o  & ( (!\RA[0]~input_o  & (((\regs~123_q  & (!\RA[2]~input_o ))))) 
// # (\RA[0]~input_o  & ((((\RA[2]~input_o ))) # (\regs~155_q ))) ) )

	.dataa(!\RA[0]~input_o ),
	.datab(!\regs~155_q ),
	.datac(!\regs~123_q ),
	.datad(!\RA[2]~input_o ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~91_q ),
	.datag(!\regs~59_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2486_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2486 .extended_lut = "on";
defparam \regs~2486 .lut_mask = 64'h0A551B555F551B55;
defparam \regs~2486 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y3_N32
dffeas \regs~187 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3176_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~187_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~187 .is_wysiwyg = "true";
defparam \regs~187 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y3_N30
cyclonev_lcell_comb \regs~1419 (
// Equation(s):
// \regs~1419_combout  = ( !\RA[1]~input_o  & ( (!\RA[2]~input_o  & ((((\regs~2486_combout ))))) # (\RA[2]~input_o  & (((!\regs~2486_combout  & ((\regs~187_q ))) # (\regs~2486_combout  & (\regs~219_q ))))) ) ) # ( \RA[1]~input_o  & ( (!\RA[2]~input_o  & 
// ((((\regs~2486_combout ))))) # (\RA[2]~input_o  & (((!\regs~2486_combout  & (\regs~251_q )) # (\regs~2486_combout  & ((\regs~283_q )))))) ) )

	.dataa(!\RA[2]~input_o ),
	.datab(!\regs~219_q ),
	.datac(!\regs~251_q ),
	.datad(!\regs~283_q ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~2486_combout ),
	.datag(!\regs~187_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1419_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1419 .extended_lut = "on";
defparam \regs~1419 .lut_mask = 64'h05050505BBBBAAFF;
defparam \regs~1419 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y3_N53
dffeas \regs~1051 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3187_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1051_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1051 .is_wysiwyg = "true";
defparam \regs~1051 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y3_N20
dffeas \regs~1019 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3189_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1019_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1019 .is_wysiwyg = "true";
defparam \regs~1019 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N42
cyclonev_lcell_comb \regs~923feeder (
// Equation(s):
// \regs~923feeder_combout  = ( \BusW[21]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[21]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~923feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~923feeder .extended_lut = "off";
defparam \regs~923feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~923feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y4_N44
dffeas \regs~923 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~923feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~923_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~923 .is_wysiwyg = "true";
defparam \regs~923 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y4_N8
dffeas \regs~891 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3205_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~891_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~891 .is_wysiwyg = "true";
defparam \regs~891 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y4_N53
dffeas \regs~859 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3202_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~859_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~859 .is_wysiwyg = "true";
defparam \regs~859 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y4_N44
dffeas \regs~827 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3204_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~827_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~827 .is_wysiwyg = "true";
defparam \regs~827 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N42
cyclonev_lcell_comb \regs~2498 (
// Equation(s):
// \regs~2498_combout  = ( !\RA[1]~input_o  & ( (!\RA[2]~input_o  & (((!\RA[0]~input_o  & (\regs~827_q )) # (\RA[0]~input_o  & ((\regs~859_q )))))) # (\RA[2]~input_o  & ((((\RA[0]~input_o ))))) ) ) # ( \RA[1]~input_o  & ( (!\RA[2]~input_o  & 
// ((!\RA[0]~input_o  & (((\regs~891_q )))) # (\RA[0]~input_o  & (\regs~923_q )))) # (\RA[2]~input_o  & ((((\RA[0]~input_o ))))) ) )

	.dataa(!\RA[2]~input_o ),
	.datab(!\regs~923_q ),
	.datac(!\regs~891_q ),
	.datad(!\RA[0]~input_o ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~859_q ),
	.datag(!\regs~827_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2498_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2498 .extended_lut = "on";
defparam \regs~2498 .lut_mask = 64'h0A550A770AFF0A77;
defparam \regs~2498 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y5_N8
dffeas \regs~987 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3186_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~987_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~987 .is_wysiwyg = "true";
defparam \regs~987 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y3_N32
dffeas \regs~955 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3188_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~955_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~955 .is_wysiwyg = "true";
defparam \regs~955 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y3_N30
cyclonev_lcell_comb \regs~1431 (
// Equation(s):
// \regs~1431_combout  = ( !\RA[1]~input_o  & ( ((!\RA[2]~input_o  & (((\regs~2498_combout )))) # (\RA[2]~input_o  & ((!\regs~2498_combout  & (\regs~955_q )) # (\regs~2498_combout  & ((\regs~987_q )))))) ) ) # ( \RA[1]~input_o  & ( (!\RA[2]~input_o  & 
// ((((\regs~2498_combout ))))) # (\RA[2]~input_o  & ((!\regs~2498_combout  & (((\regs~1019_q )))) # (\regs~2498_combout  & (\regs~1051_q )))) ) )

	.dataa(!\regs~1051_q ),
	.datab(!\RA[2]~input_o ),
	.datac(!\regs~1019_q ),
	.datad(!\regs~2498_combout ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~987_q ),
	.datag(!\regs~955_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1431_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1431 .extended_lut = "on";
defparam \regs~1431 .lut_mask = 64'h03CC03DD03FF03DD;
defparam \regs~1431 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y8_N21
cyclonev_lcell_comb \regs~667feeder (
// Equation(s):
// \regs~667feeder_combout  = ( \BusW[21]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[21]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~667feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~667feeder .extended_lut = "off";
defparam \regs~667feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~667feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y8_N22
dffeas \regs~667 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~667feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3199_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~667_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~667 .is_wysiwyg = "true";
defparam \regs~667 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y6_N44
dffeas \regs~635 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~635_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~635 .is_wysiwyg = "true";
defparam \regs~635 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y6_N25
dffeas \regs~603 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3198_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~603_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~603 .is_wysiwyg = "true";
defparam \regs~603 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y6_N20
dffeas \regs~571 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3200_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~571_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~571 .is_wysiwyg = "true";
defparam \regs~571 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y6_N18
cyclonev_lcell_comb \regs~2494 (
// Equation(s):
// \regs~2494_combout  = ( !\RA[1]~input_o  & ( (!\RA[2]~input_o  & (((!\RA[0]~input_o  & (\regs~571_q )) # (\RA[0]~input_o  & ((\regs~603_q )))))) # (\RA[2]~input_o  & ((((\RA[0]~input_o ))))) ) ) # ( \RA[1]~input_o  & ( (!\RA[2]~input_o  & 
// (((!\RA[0]~input_o  & ((\regs~635_q ))) # (\RA[0]~input_o  & (\regs~667_q ))))) # (\RA[2]~input_o  & ((((\RA[0]~input_o ))))) ) )

	.dataa(!\RA[2]~input_o ),
	.datab(!\regs~667_q ),
	.datac(!\regs~635_q ),
	.datad(!\regs~603_q ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\RA[0]~input_o ),
	.datag(!\regs~571_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2494_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2494 .extended_lut = "on";
defparam \regs~2494 .lut_mask = 64'h0A0A0A0A55FF7777;
defparam \regs~2494 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y7_N35
dffeas \regs~763 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3185_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~763_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~763 .is_wysiwyg = "true";
defparam \regs~763 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y7_N6
cyclonev_lcell_comb \regs~731feeder (
// Equation(s):
// \regs~731feeder_combout  = ( \BusW[21]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[21]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~731feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~731feeder .extended_lut = "off";
defparam \regs~731feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~731feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y7_N8
dffeas \regs~731 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~731feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3182_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~731_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~731 .is_wysiwyg = "true";
defparam \regs~731 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y7_N12
cyclonev_lcell_comb \regs~795feeder (
// Equation(s):
// \regs~795feeder_combout  = ( \BusW[21]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[21]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~795feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~795feeder .extended_lut = "off";
defparam \regs~795feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~795feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y7_N13
dffeas \regs~795 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~795feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3183_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~795_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~795 .is_wysiwyg = "true";
defparam \regs~795 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y7_N14
dffeas \regs~699 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3184_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~699_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~699 .is_wysiwyg = "true";
defparam \regs~699 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y7_N12
cyclonev_lcell_comb \regs~1427 (
// Equation(s):
// \regs~1427_combout  = ( !\RA[1]~input_o  & ( (!\RA[2]~input_o  & (\regs~2494_combout )) # (\RA[2]~input_o  & ((!\regs~2494_combout  & (\regs~699_q )) # (\regs~2494_combout  & (((\regs~731_q )))))) ) ) # ( \RA[1]~input_o  & ( (!\RA[2]~input_o  & 
// (\regs~2494_combout )) # (\RA[2]~input_o  & ((!\regs~2494_combout  & (\regs~763_q )) # (\regs~2494_combout  & (((\regs~795_q )))))) ) )

	.dataa(!\RA[2]~input_o ),
	.datab(!\regs~2494_combout ),
	.datac(!\regs~763_q ),
	.datad(!\regs~731_q ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~795_q ),
	.datag(!\regs~699_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1427_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1427 .extended_lut = "on";
defparam \regs~1427 .lut_mask = 64'h2637262626373737;
defparam \regs~1427 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y5_N24
cyclonev_lcell_comb \regs~411feeder (
// Equation(s):
// \regs~411feeder_combout  = ( \BusW[21]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[21]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~411feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~411feeder .extended_lut = "off";
defparam \regs~411feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~411feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y5_N25
dffeas \regs~411 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~411feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~411_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~411 .is_wysiwyg = "true";
defparam \regs~411 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y7_N32
dffeas \regs~379 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~379_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~379 .is_wysiwyg = "true";
defparam \regs~379 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y8_N42
cyclonev_lcell_comb \regs~347feeder (
// Equation(s):
// \regs~347feeder_combout  = ( \BusW[21]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[21]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~347feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~347feeder .extended_lut = "off";
defparam \regs~347feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~347feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y8_N44
dffeas \regs~347 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~347feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~347_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~347 .is_wysiwyg = "true";
defparam \regs~347 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y7_N8
dffeas \regs~315 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~315_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~315 .is_wysiwyg = "true";
defparam \regs~315 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y7_N6
cyclonev_lcell_comb \regs~2490 (
// Equation(s):
// \regs~2490_combout  = ( !\RA[1]~input_o  & ( ((!\RA[0]~input_o  & (\regs~315_q  & (!\RA[2]~input_o ))) # (\RA[0]~input_o  & (((\regs~347_q ) # (\RA[2]~input_o ))))) ) ) # ( \RA[1]~input_o  & ( (!\RA[0]~input_o  & (((\regs~379_q  & (!\RA[2]~input_o ))))) # 
// (\RA[0]~input_o  & ((((\RA[2]~input_o ))) # (\regs~411_q ))) ) )

	.dataa(!\regs~411_q ),
	.datab(!\RA[0]~input_o ),
	.datac(!\regs~379_q ),
	.datad(!\RA[2]~input_o ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~347_q ),
	.datag(!\regs~315_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2490_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2490 .extended_lut = "on";
defparam \regs~2490 .lut_mask = 64'h0C331D333F331D33;
defparam \regs~2490 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y7_N56
dffeas \regs~507 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~507_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~507 .is_wysiwyg = "true";
defparam \regs~507 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y7_N42
cyclonev_lcell_comb \regs~475feeder (
// Equation(s):
// \regs~475feeder_combout  = ( \BusW[21]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[21]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~475feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~475feeder .extended_lut = "off";
defparam \regs~475feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~475feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y7_N44
dffeas \regs~475 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~475feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3178_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~475_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~475 .is_wysiwyg = "true";
defparam \regs~475 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y7_N26
dffeas \regs~539 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~539_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~539 .is_wysiwyg = "true";
defparam \regs~539 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y7_N8
dffeas \regs~443 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3180_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~443_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~443 .is_wysiwyg = "true";
defparam \regs~443 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y7_N6
cyclonev_lcell_comb \regs~1423 (
// Equation(s):
// \regs~1423_combout  = ( !\RA[1]~input_o  & ( (!\regs~2490_combout  & (\RA[2]~input_o  & (\regs~443_q ))) # (\regs~2490_combout  & ((!\RA[2]~input_o ) # (((\regs~475_q ))))) ) ) # ( \RA[1]~input_o  & ( (!\regs~2490_combout  & (\RA[2]~input_o  & 
// (\regs~507_q ))) # (\regs~2490_combout  & ((!\RA[2]~input_o ) # (((\regs~539_q ))))) ) )

	.dataa(!\regs~2490_combout ),
	.datab(!\RA[2]~input_o ),
	.datac(!\regs~507_q ),
	.datad(!\regs~475_q ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~539_q ),
	.datag(!\regs~443_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1423_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1423 .extended_lut = "on";
defparam \regs~1423 .lut_mask = 64'h4657464646575757;
defparam \regs~1423 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y3_N48
cyclonev_lcell_comb \regs~1435 (
// Equation(s):
// \regs~1435_combout  = ( \RA[4]~input_o  & ( \regs~1423_combout  & ( (!\RA[3]~input_o  & ((\regs~1427_combout ))) # (\RA[3]~input_o  & (\regs~1431_combout )) ) ) ) # ( !\RA[4]~input_o  & ( \regs~1423_combout  & ( (\RA[3]~input_o ) # (\regs~1419_combout ) ) 
// ) ) # ( \RA[4]~input_o  & ( !\regs~1423_combout  & ( (!\RA[3]~input_o  & ((\regs~1427_combout ))) # (\RA[3]~input_o  & (\regs~1431_combout )) ) ) ) # ( !\RA[4]~input_o  & ( !\regs~1423_combout  & ( (\regs~1419_combout  & !\RA[3]~input_o ) ) ) )

	.dataa(!\regs~1419_combout ),
	.datab(!\regs~1431_combout ),
	.datac(!\RA[3]~input_o ),
	.datad(!\regs~1427_combout ),
	.datae(!\RA[4]~input_o ),
	.dataf(!\regs~1423_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1435_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1435 .extended_lut = "off";
defparam \regs~1435 .lut_mask = 64'h505003F35F5F03F3;
defparam \regs~1435 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N1
cyclonev_io_ibuf \BusW[22]~input (
	.i(BusW[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\BusW[22]~input_o ));
// synopsys translate_off
defparam \BusW[22]~input .bus_hold = "false";
defparam \BusW[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X62_Y6_N27
cyclonev_lcell_comb \regs~604feeder (
// Equation(s):
// \regs~604feeder_combout  = \BusW[22]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\BusW[22]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~604feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~604feeder .extended_lut = "off";
defparam \regs~604feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regs~604feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y6_N29
dffeas \regs~604 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~604feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3198_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~604_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~604 .is_wysiwyg = "true";
defparam \regs~604 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y7_N2
dffeas \regs~636 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~636_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~636 .is_wysiwyg = "true";
defparam \regs~636 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y6_N52
dffeas \regs~668 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3199_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~668_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~668 .is_wysiwyg = "true";
defparam \regs~668 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y7_N38
dffeas \regs~572 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3200_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~572_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~572 .is_wysiwyg = "true";
defparam \regs~572 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y7_N36
cyclonev_lcell_comb \regs~2510 (
// Equation(s):
// \regs~2510_combout  = ( !\RA[1]~input_o  & ( (!\RA[0]~input_o  & (((\regs~572_q  & (!\RA[2]~input_o ))))) # (\RA[0]~input_o  & ((((\RA[2]~input_o ))) # (\regs~604_q ))) ) ) # ( \RA[1]~input_o  & ( (!\RA[0]~input_o  & (((\regs~636_q  & (!\RA[2]~input_o 
// ))))) # (\RA[0]~input_o  & ((((\regs~668_q ) # (\RA[2]~input_o ))))) ) )

	.dataa(!\RA[0]~input_o ),
	.datab(!\regs~604_q ),
	.datac(!\regs~636_q ),
	.datad(!\RA[2]~input_o ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~668_q ),
	.datag(!\regs~572_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2510_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2510 .extended_lut = "on";
defparam \regs~2510 .lut_mask = 64'h1B550A551B555F55;
defparam \regs~2510 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y6_N44
dffeas \regs~764 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3185_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~764_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~764 .is_wysiwyg = "true";
defparam \regs~764 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y6_N59
dffeas \regs~796 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3183_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~796_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~796 .is_wysiwyg = "true";
defparam \regs~796 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y6_N21
cyclonev_lcell_comb \regs~732feeder (
// Equation(s):
// \regs~732feeder_combout  = \BusW[22]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\BusW[22]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~732feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~732feeder .extended_lut = "off";
defparam \regs~732feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regs~732feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y6_N23
dffeas \regs~732 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~732feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3182_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~732_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~732 .is_wysiwyg = "true";
defparam \regs~732 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y6_N38
dffeas \regs~700 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3184_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~700_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~700 .is_wysiwyg = "true";
defparam \regs~700 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y6_N36
cyclonev_lcell_comb \regs~1444 (
// Equation(s):
// \regs~1444_combout  = ( !\RA[1]~input_o  & ( (!\RA[2]~input_o  & (\regs~2510_combout )) # (\RA[2]~input_o  & ((!\regs~2510_combout  & (\regs~700_q )) # (\regs~2510_combout  & (((\regs~732_q )))))) ) ) # ( \RA[1]~input_o  & ( (!\RA[2]~input_o  & 
// (\regs~2510_combout )) # (\RA[2]~input_o  & ((!\regs~2510_combout  & (\regs~764_q )) # (\regs~2510_combout  & (((\regs~796_q )))))) ) )

	.dataa(!\RA[2]~input_o ),
	.datab(!\regs~2510_combout ),
	.datac(!\regs~764_q ),
	.datad(!\regs~796_q ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~732_q ),
	.datag(!\regs~700_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1444_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1444 .extended_lut = "on";
defparam \regs~1444 .lut_mask = 64'h2626263737372637;
defparam \regs~1444 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y7_N29
dffeas \regs~540 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~540_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~540 .is_wysiwyg = "true";
defparam \regs~540 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y6_N53
dffeas \regs~476 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3178_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~476_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~476 .is_wysiwyg = "true";
defparam \regs~476 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y7_N32
dffeas \regs~508 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~508_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~508 .is_wysiwyg = "true";
defparam \regs~508 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y8_N6
cyclonev_lcell_comb \regs~348feeder (
// Equation(s):
// \regs~348feeder_combout  = ( \BusW[22]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[22]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~348feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~348feeder .extended_lut = "off";
defparam \regs~348feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~348feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y8_N8
dffeas \regs~348 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~348feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~348_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~348 .is_wysiwyg = "true";
defparam \regs~348 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y7_N1
dffeas \regs~412 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~412_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~412 .is_wysiwyg = "true";
defparam \regs~412 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y7_N38
dffeas \regs~380 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~380_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~380 .is_wysiwyg = "true";
defparam \regs~380 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y7_N14
dffeas \regs~316 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~316_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~316 .is_wysiwyg = "true";
defparam \regs~316 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y7_N12
cyclonev_lcell_comb \regs~2506 (
// Equation(s):
// \regs~2506_combout  = ( !\RA[1]~input_o  & ( ((!\RA[2]~input_o  & ((!\RA[0]~input_o  & ((\regs~316_q ))) # (\RA[0]~input_o  & (\regs~348_q )))) # (\RA[2]~input_o  & (((\RA[0]~input_o ))))) ) ) # ( \RA[1]~input_o  & ( ((!\RA[2]~input_o  & ((!\RA[0]~input_o 
//  & ((\regs~380_q ))) # (\RA[0]~input_o  & (\regs~412_q )))) # (\RA[2]~input_o  & (((\RA[0]~input_o ))))) ) )

	.dataa(!\regs~348_q ),
	.datab(!\regs~412_q ),
	.datac(!\regs~380_q ),
	.datad(!\RA[2]~input_o ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\RA[0]~input_o ),
	.datag(!\regs~316_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2506_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2506 .extended_lut = "on";
defparam \regs~2506 .lut_mask = 64'h0F000F0055FF33FF;
defparam \regs~2506 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y7_N17
dffeas \regs~444 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3180_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~444_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~444 .is_wysiwyg = "true";
defparam \regs~444 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y7_N15
cyclonev_lcell_comb \regs~1440 (
// Equation(s):
// \regs~1440_combout  = ( !\RA[1]~input_o  & ( ((!\regs~2506_combout  & (((\regs~444_q  & \RA[2]~input_o )))) # (\regs~2506_combout  & (((!\RA[2]~input_o )) # (\regs~476_q )))) ) ) # ( \RA[1]~input_o  & ( ((!\regs~2506_combout  & (((\regs~508_q  & 
// \RA[2]~input_o )))) # (\regs~2506_combout  & (((!\RA[2]~input_o )) # (\regs~540_q )))) ) )

	.dataa(!\regs~540_q ),
	.datab(!\regs~476_q ),
	.datac(!\regs~508_q ),
	.datad(!\regs~2506_combout ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\RA[2]~input_o ),
	.datag(!\regs~444_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1440_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1440 .extended_lut = "on";
defparam \regs~1440 .lut_mask = 64'h00FF00FF0F330F55;
defparam \regs~1440 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y3_N6
cyclonev_lcell_comb \regs~1052feeder (
// Equation(s):
// \regs~1052feeder_combout  = ( \BusW[22]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[22]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1052feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1052feeder .extended_lut = "off";
defparam \regs~1052feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1052feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y3_N8
dffeas \regs~1052 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~1052feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3187_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1052_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1052 .is_wysiwyg = "true";
defparam \regs~1052 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y3_N56
dffeas \regs~1020 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3189_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1020_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1020 .is_wysiwyg = "true";
defparam \regs~1020 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y5_N27
cyclonev_lcell_comb \regs~988feeder (
// Equation(s):
// \regs~988feeder_combout  = ( \BusW[22]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[22]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~988feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~988feeder .extended_lut = "off";
defparam \regs~988feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~988feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y5_N29
dffeas \regs~988 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~988feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3186_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~988_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~988 .is_wysiwyg = "true";
defparam \regs~988 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N48
cyclonev_lcell_comb \regs~924feeder (
// Equation(s):
// \regs~924feeder_combout  = ( \BusW[22]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[22]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~924feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~924feeder .extended_lut = "off";
defparam \regs~924feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~924feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y4_N50
dffeas \regs~924 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~924feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~924_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~924 .is_wysiwyg = "true";
defparam \regs~924 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y4_N14
dffeas \regs~892 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3205_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~892_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~892 .is_wysiwyg = "true";
defparam \regs~892 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y4_N26
dffeas \regs~860 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3202_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~860_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~860 .is_wysiwyg = "true";
defparam \regs~860 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y4_N20
dffeas \regs~828 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3204_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~828_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~828 .is_wysiwyg = "true";
defparam \regs~828 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N18
cyclonev_lcell_comb \regs~2514 (
// Equation(s):
// \regs~2514_combout  = ( !\RA[1]~input_o  & ( (!\RA[2]~input_o  & (((!\RA[0]~input_o  & (\regs~828_q )) # (\RA[0]~input_o  & ((\regs~860_q )))))) # (\RA[2]~input_o  & ((((\RA[0]~input_o ))))) ) ) # ( \RA[1]~input_o  & ( (!\RA[2]~input_o  & 
// ((!\RA[0]~input_o  & (((\regs~892_q )))) # (\RA[0]~input_o  & (\regs~924_q )))) # (\RA[2]~input_o  & ((((\RA[0]~input_o ))))) ) )

	.dataa(!\RA[2]~input_o ),
	.datab(!\regs~924_q ),
	.datac(!\regs~892_q ),
	.datad(!\RA[0]~input_o ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~860_q ),
	.datag(!\regs~828_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2514_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2514 .extended_lut = "on";
defparam \regs~2514 .lut_mask = 64'h0A550A770AFF0A77;
defparam \regs~2514 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y3_N38
dffeas \regs~956 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3188_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~956_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~956 .is_wysiwyg = "true";
defparam \regs~956 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y3_N36
cyclonev_lcell_comb \regs~1448 (
// Equation(s):
// \regs~1448_combout  = ( !\RA[1]~input_o  & ( (!\RA[2]~input_o  & ((((\regs~2514_combout ))))) # (\RA[2]~input_o  & (((!\regs~2514_combout  & (\regs~956_q )) # (\regs~2514_combout  & ((\regs~988_q )))))) ) ) # ( \RA[1]~input_o  & ( (!\RA[2]~input_o  & 
// ((((\regs~2514_combout ))))) # (\RA[2]~input_o  & (((!\regs~2514_combout  & ((\regs~1020_q ))) # (\regs~2514_combout  & (\regs~1052_q ))))) ) )

	.dataa(!\RA[2]~input_o ),
	.datab(!\regs~1052_q ),
	.datac(!\regs~1020_q ),
	.datad(!\regs~988_q ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~2514_combout ),
	.datag(!\regs~956_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1448_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1448 .extended_lut = "on";
defparam \regs~1448 .lut_mask = 64'h05050505AAFFBBBB;
defparam \regs~1448 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y5_N13
dffeas \regs~156 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3191_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~156_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~156 .is_wysiwyg = "true";
defparam \regs~156 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y5_N32
dffeas \regs~124 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~124_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~124 .is_wysiwyg = "true";
defparam \regs~124 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y5_N24
cyclonev_lcell_comb \regs~92feeder (
// Equation(s):
// \regs~92feeder_combout  = \BusW[22]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\BusW[22]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~92feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~92feeder .extended_lut = "off";
defparam \regs~92feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regs~92feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y5_N25
dffeas \regs~92 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~92feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3190_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~92_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~92 .is_wysiwyg = "true";
defparam \regs~92 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y3_N26
dffeas \regs~60 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3192_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~60 .is_wysiwyg = "true";
defparam \regs~60 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N24
cyclonev_lcell_comb \regs~2502 (
// Equation(s):
// \regs~2502_combout  = ( !\RA[1]~input_o  & ( ((!\RA[0]~input_o  & (\regs~60_q  & (!\RA[2]~input_o ))) # (\RA[0]~input_o  & (((\regs~92_q ) # (\RA[2]~input_o ))))) ) ) # ( \RA[1]~input_o  & ( (!\RA[0]~input_o  & (((\regs~124_q  & (!\RA[2]~input_o ))))) # 
// (\RA[0]~input_o  & ((((\RA[2]~input_o ))) # (\regs~156_q ))) ) )

	.dataa(!\regs~156_q ),
	.datab(!\RA[0]~input_o ),
	.datac(!\regs~124_q ),
	.datad(!\RA[2]~input_o ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~92_q ),
	.datag(!\regs~60_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2502_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2502 .extended_lut = "on";
defparam \regs~2502 .lut_mask = 64'h0C331D333F331D33;
defparam \regs~2502 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y3_N50
dffeas \regs~252 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~252_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~252 .is_wysiwyg = "true";
defparam \regs~252 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y3_N6
cyclonev_lcell_comb \regs~284feeder (
// Equation(s):
// \regs~284feeder_combout  = \BusW[22]~input_o 

	.dataa(gnd),
	.datab(!\BusW[22]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~284feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~284feeder .extended_lut = "off";
defparam \regs~284feeder .lut_mask = 64'h3333333333333333;
defparam \regs~284feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y3_N7
dffeas \regs~284 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~284feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~284_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~284 .is_wysiwyg = "true";
defparam \regs~284 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y3_N52
dffeas \regs~220 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3174_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~220_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~220 .is_wysiwyg = "true";
defparam \regs~220 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y3_N38
dffeas \regs~188 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3176_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~188_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~188 .is_wysiwyg = "true";
defparam \regs~188 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N36
cyclonev_lcell_comb \regs~1436 (
// Equation(s):
// \regs~1436_combout  = ( !\RA[1]~input_o  & ( (!\regs~2502_combout  & (\RA[2]~input_o  & (\regs~188_q ))) # (\regs~2502_combout  & ((!\RA[2]~input_o ) # (((\regs~220_q ))))) ) ) # ( \RA[1]~input_o  & ( (!\regs~2502_combout  & (\RA[2]~input_o  & 
// (\regs~252_q ))) # (\regs~2502_combout  & ((!\RA[2]~input_o ) # (((\regs~284_q ))))) ) )

	.dataa(!\regs~2502_combout ),
	.datab(!\RA[2]~input_o ),
	.datac(!\regs~252_q ),
	.datad(!\regs~284_q ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~220_q ),
	.datag(!\regs~188_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1436_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1436 .extended_lut = "on";
defparam \regs~1436 .lut_mask = 64'h4646465757574657;
defparam \regs~1436 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y7_N24
cyclonev_lcell_comb \regs~1452 (
// Equation(s):
// \regs~1452_combout  = ( \RA[3]~input_o  & ( \regs~1436_combout  & ( (!\RA[4]~input_o  & (\regs~1440_combout )) # (\RA[4]~input_o  & ((\regs~1448_combout ))) ) ) ) # ( !\RA[3]~input_o  & ( \regs~1436_combout  & ( (!\RA[4]~input_o ) # (\regs~1444_combout ) 
// ) ) ) # ( \RA[3]~input_o  & ( !\regs~1436_combout  & ( (!\RA[4]~input_o  & (\regs~1440_combout )) # (\RA[4]~input_o  & ((\regs~1448_combout ))) ) ) ) # ( !\RA[3]~input_o  & ( !\regs~1436_combout  & ( (\regs~1444_combout  & \RA[4]~input_o ) ) ) )

	.dataa(!\regs~1444_combout ),
	.datab(!\regs~1440_combout ),
	.datac(!\regs~1448_combout ),
	.datad(!\RA[4]~input_o ),
	.datae(!\RA[3]~input_o ),
	.dataf(!\regs~1436_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1452_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1452 .extended_lut = "off";
defparam \regs~1452 .lut_mask = 64'h0055330FFF55330F;
defparam \regs~1452 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N41
cyclonev_io_ibuf \BusW[23]~input (
	.i(BusW[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\BusW[23]~input_o ));
// synopsys translate_off
defparam \BusW[23]~input .bus_hold = "false";
defparam \BusW[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X72_Y6_N47
dffeas \regs~733 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3182_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~733_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~733 .is_wysiwyg = "true";
defparam \regs~733 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N42
cyclonev_lcell_comb \regs~797feeder (
// Equation(s):
// \regs~797feeder_combout  = ( \BusW[23]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[23]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~797feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~797feeder .extended_lut = "off";
defparam \regs~797feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~797feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y3_N44
dffeas \regs~797 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~797feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3183_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~797_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~797 .is_wysiwyg = "true";
defparam \regs~797 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y6_N56
dffeas \regs~765 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3185_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~765_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~765 .is_wysiwyg = "true";
defparam \regs~765 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y6_N56
dffeas \regs~669 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3199_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~669_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~669 .is_wysiwyg = "true";
defparam \regs~669 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y6_N11
dffeas \regs~637 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~637_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~637 .is_wysiwyg = "true";
defparam \regs~637 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N21
cyclonev_lcell_comb \regs~605feeder (
// Equation(s):
// \regs~605feeder_combout  = ( \BusW[23]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[23]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~605feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~605feeder .extended_lut = "off";
defparam \regs~605feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~605feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y6_N22
dffeas \regs~605 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~605feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3198_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~605_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~605 .is_wysiwyg = "true";
defparam \regs~605 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y6_N47
dffeas \regs~573 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3200_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~573_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~573 .is_wysiwyg = "true";
defparam \regs~573 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N45
cyclonev_lcell_comb \regs~2526 (
// Equation(s):
// \regs~2526_combout  = ( !\RA[1]~input_o  & ( ((!\RA[2]~input_o  & ((!\RA[0]~input_o  & (\regs~573_q )) # (\RA[0]~input_o  & ((\regs~605_q ))))) # (\RA[2]~input_o  & (((\RA[0]~input_o ))))) ) ) # ( \RA[1]~input_o  & ( (!\RA[2]~input_o  & ((!\RA[0]~input_o  
// & (((\regs~637_q )))) # (\RA[0]~input_o  & (\regs~669_q )))) # (\RA[2]~input_o  & ((((\RA[0]~input_o ))))) ) )

	.dataa(!\regs~669_q ),
	.datab(!\RA[2]~input_o ),
	.datac(!\regs~637_q ),
	.datad(!\RA[0]~input_o ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~605_q ),
	.datag(!\regs~573_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2526_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2526 .extended_lut = "on";
defparam \regs~2526 .lut_mask = 64'h0C330C770CFF0C77;
defparam \regs~2526 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y6_N38
dffeas \regs~701 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3184_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~701_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~701 .is_wysiwyg = "true";
defparam \regs~701 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y6_N36
cyclonev_lcell_comb \regs~1461 (
// Equation(s):
// \regs~1461_combout  = ( !\RA[1]~input_o  & ( ((!\RA[2]~input_o  & (((\regs~2526_combout )))) # (\RA[2]~input_o  & ((!\regs~2526_combout  & ((\regs~701_q ))) # (\regs~2526_combout  & (\regs~733_q ))))) ) ) # ( \RA[1]~input_o  & ( ((!\RA[2]~input_o  & 
// (((\regs~2526_combout )))) # (\RA[2]~input_o  & ((!\regs~2526_combout  & ((\regs~765_q ))) # (\regs~2526_combout  & (\regs~797_q ))))) ) )

	.dataa(!\regs~733_q ),
	.datab(!\regs~797_q ),
	.datac(!\regs~765_q ),
	.datad(!\RA[2]~input_o ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~2526_combout ),
	.datag(!\regs~701_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1461_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1461 .extended_lut = "on";
defparam \regs~1461 .lut_mask = 64'h000F000FFF55FF33;
defparam \regs~1461 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y3_N50
dffeas \regs~125 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~125_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~125 .is_wysiwyg = "true";
defparam \regs~125 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N39
cyclonev_lcell_comb \regs~157feeder (
// Equation(s):
// \regs~157feeder_combout  = ( \BusW[23]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[23]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~157feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~157feeder .extended_lut = "off";
defparam \regs~157feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~157feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y3_N41
dffeas \regs~157 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~157feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3191_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~157_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~157 .is_wysiwyg = "true";
defparam \regs~157 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y3_N35
dffeas \regs~93 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3190_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~93_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~93 .is_wysiwyg = "true";
defparam \regs~93 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y3_N2
dffeas \regs~61 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3192_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~61 .is_wysiwyg = "true";
defparam \regs~61 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N0
cyclonev_lcell_comb \regs~2518 (
// Equation(s):
// \regs~2518_combout  = ( !\RA[1]~input_o  & ( (!\RA[0]~input_o  & (!\RA[2]~input_o  & (\regs~61_q ))) # (\RA[0]~input_o  & ((((\regs~93_q ))) # (\RA[2]~input_o ))) ) ) # ( \RA[1]~input_o  & ( (!\RA[0]~input_o  & (!\RA[2]~input_o  & (\regs~125_q ))) # 
// (\RA[0]~input_o  & ((((\regs~157_q ))) # (\RA[2]~input_o ))) ) )

	.dataa(!\RA[0]~input_o ),
	.datab(!\RA[2]~input_o ),
	.datac(!\regs~125_q ),
	.datad(!\regs~157_q ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~93_q ),
	.datag(!\regs~61_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2518_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2518 .extended_lut = "on";
defparam \regs~2518 .lut_mask = 64'h1919195D5D5D195D;
defparam \regs~2518 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y2_N42
cyclonev_lcell_comb \regs~285feeder (
// Equation(s):
// \regs~285feeder_combout  = ( \BusW[23]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[23]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~285feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~285feeder .extended_lut = "off";
defparam \regs~285feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~285feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y2_N44
dffeas \regs~285 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~285feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~285_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~285 .is_wysiwyg = "true";
defparam \regs~285 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y3_N2
dffeas \regs~253 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~253_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~253 .is_wysiwyg = "true";
defparam \regs~253 .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y5_N34
dffeas \regs~221 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3174_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~221_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~221 .is_wysiwyg = "true";
defparam \regs~221 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y3_N8
dffeas \regs~189 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3176_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~189_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~189 .is_wysiwyg = "true";
defparam \regs~189 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N6
cyclonev_lcell_comb \regs~1453 (
// Equation(s):
// \regs~1453_combout  = ( !\RA[1]~input_o  & ( (!\regs~2518_combout  & (((\regs~189_q  & (\RA[2]~input_o ))))) # (\regs~2518_combout  & ((((!\RA[2]~input_o ) # (\regs~221_q ))))) ) ) # ( \RA[1]~input_o  & ( (!\regs~2518_combout  & (((\regs~253_q  & 
// (\RA[2]~input_o ))))) # (\regs~2518_combout  & ((((!\RA[2]~input_o ))) # (\regs~285_q ))) ) )

	.dataa(!\regs~2518_combout ),
	.datab(!\regs~285_q ),
	.datac(!\regs~253_q ),
	.datad(!\RA[2]~input_o ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~221_q ),
	.datag(!\regs~189_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1453_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1453 .extended_lut = "on";
defparam \regs~1453 .lut_mask = 64'h550A551B555F551B;
defparam \regs~1453 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N54
cyclonev_lcell_comb \regs~1053feeder (
// Equation(s):
// \regs~1053feeder_combout  = \BusW[23]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\BusW[23]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1053feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1053feeder .extended_lut = "off";
defparam \regs~1053feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regs~1053feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y5_N55
dffeas \regs~1053 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~1053feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3187_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1053_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1053 .is_wysiwyg = "true";
defparam \regs~1053 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y3_N8
dffeas \regs~1021 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3189_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1021_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1021 .is_wysiwyg = "true";
defparam \regs~1021 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y5_N25
dffeas \regs~861 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3202_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~861_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~861 .is_wysiwyg = "true";
defparam \regs~861 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y5_N59
dffeas \regs~925 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~925_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~925 .is_wysiwyg = "true";
defparam \regs~925 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y3_N38
dffeas \regs~893 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3205_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~893_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~893 .is_wysiwyg = "true";
defparam \regs~893 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y3_N50
dffeas \regs~829 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3204_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~829_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~829 .is_wysiwyg = "true";
defparam \regs~829 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N48
cyclonev_lcell_comb \regs~2530 (
// Equation(s):
// \regs~2530_combout  = ( !\RA[1]~input_o  & ( ((!\RA[0]~input_o  & (((\regs~829_q  & !\RA[2]~input_o )))) # (\RA[0]~input_o  & (((\RA[2]~input_o )) # (\regs~861_q )))) ) ) # ( \RA[1]~input_o  & ( ((!\RA[0]~input_o  & (((\regs~893_q  & !\RA[2]~input_o )))) 
// # (\RA[0]~input_o  & (((\RA[2]~input_o )) # (\regs~925_q )))) ) )

	.dataa(!\regs~861_q ),
	.datab(!\regs~925_q ),
	.datac(!\regs~893_q ),
	.datad(!\RA[0]~input_o ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\RA[2]~input_o ),
	.datag(!\regs~829_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2530_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2530 .extended_lut = "on";
defparam \regs~2530 .lut_mask = 64'h0F550F3300FF00FF;
defparam \regs~2530 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y5_N16
dffeas \regs~989 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3186_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~989_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~989 .is_wysiwyg = "true";
defparam \regs~989 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y3_N14
dffeas \regs~957 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3188_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~957_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~957 .is_wysiwyg = "true";
defparam \regs~957 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N12
cyclonev_lcell_comb \regs~1465 (
// Equation(s):
// \regs~1465_combout  = ( !\RA[1]~input_o  & ( ((!\RA[2]~input_o  & (((\regs~2530_combout )))) # (\RA[2]~input_o  & ((!\regs~2530_combout  & (\regs~957_q )) # (\regs~2530_combout  & ((\regs~989_q )))))) ) ) # ( \RA[1]~input_o  & ( (!\RA[2]~input_o  & 
// ((((\regs~2530_combout ))))) # (\RA[2]~input_o  & ((!\regs~2530_combout  & (((\regs~1021_q )))) # (\regs~2530_combout  & (\regs~1053_q )))) ) )

	.dataa(!\regs~1053_q ),
	.datab(!\RA[2]~input_o ),
	.datac(!\regs~1021_q ),
	.datad(!\regs~2530_combout ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~989_q ),
	.datag(!\regs~957_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1465_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1465 .extended_lut = "on";
defparam \regs~1465 .lut_mask = 64'h03CC03DD03FF03DD;
defparam \regs~1465 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y6_N24
cyclonev_lcell_comb \regs~477feeder (
// Equation(s):
// \regs~477feeder_combout  = ( \BusW[23]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[23]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~477feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~477feeder .extended_lut = "off";
defparam \regs~477feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~477feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y6_N26
dffeas \regs~477 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~477feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3178_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~477_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~477 .is_wysiwyg = "true";
defparam \regs~477 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y6_N54
cyclonev_lcell_comb \regs~541feeder (
// Equation(s):
// \regs~541feeder_combout  = ( \BusW[23]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[23]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~541feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~541feeder .extended_lut = "off";
defparam \regs~541feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~541feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y6_N56
dffeas \regs~541 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~541feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~541_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~541 .is_wysiwyg = "true";
defparam \regs~541 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y6_N2
dffeas \regs~509 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~509_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~509 .is_wysiwyg = "true";
defparam \regs~509 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y7_N12
cyclonev_lcell_comb \regs~413feeder (
// Equation(s):
// \regs~413feeder_combout  = ( \BusW[23]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[23]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~413feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~413feeder .extended_lut = "off";
defparam \regs~413feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~413feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y7_N14
dffeas \regs~413 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~413feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~413_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~413 .is_wysiwyg = "true";
defparam \regs~413 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y6_N14
dffeas \regs~381 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~381_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~381 .is_wysiwyg = "true";
defparam \regs~381 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y7_N11
dffeas \regs~349 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~349_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~349 .is_wysiwyg = "true";
defparam \regs~349 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y6_N8
dffeas \regs~317 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~317_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~317 .is_wysiwyg = "true";
defparam \regs~317 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N6
cyclonev_lcell_comb \regs~2522 (
// Equation(s):
// \regs~2522_combout  = ( !\RA[1]~input_o  & ( ((!\RA[0]~input_o  & (\regs~317_q  & ((!\RA[2]~input_o )))) # (\RA[0]~input_o  & (((\RA[2]~input_o ) # (\regs~349_q ))))) ) ) # ( \RA[1]~input_o  & ( (!\RA[0]~input_o  & (((\regs~381_q  & ((!\RA[2]~input_o 
// )))))) # (\RA[0]~input_o  & ((((\RA[2]~input_o ))) # (\regs~413_q ))) ) )

	.dataa(!\regs~413_q ),
	.datab(!\RA[0]~input_o ),
	.datac(!\regs~381_q ),
	.datad(!\regs~349_q ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\RA[2]~input_o ),
	.datag(!\regs~317_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2522_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2522 .extended_lut = "on";
defparam \regs~2522 .lut_mask = 64'h0C3F1D1D33333333;
defparam \regs~2522 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y6_N8
dffeas \regs~445 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3180_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~445_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~445 .is_wysiwyg = "true";
defparam \regs~445 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y6_N6
cyclonev_lcell_comb \regs~1457 (
// Equation(s):
// \regs~1457_combout  = ( !\RA[1]~input_o  & ( ((!\RA[2]~input_o  & (((\regs~2522_combout )))) # (\RA[2]~input_o  & ((!\regs~2522_combout  & ((\regs~445_q ))) # (\regs~2522_combout  & (\regs~477_q ))))) ) ) # ( \RA[1]~input_o  & ( ((!\RA[2]~input_o  & 
// (((\regs~2522_combout )))) # (\RA[2]~input_o  & ((!\regs~2522_combout  & ((\regs~509_q ))) # (\regs~2522_combout  & (\regs~541_q ))))) ) )

	.dataa(!\regs~477_q ),
	.datab(!\regs~541_q ),
	.datac(!\regs~509_q ),
	.datad(!\RA[2]~input_o ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~2522_combout ),
	.datag(!\regs~445_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1457_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1457 .extended_lut = "on";
defparam \regs~1457 .lut_mask = 64'h000F000FFF55FF33;
defparam \regs~1457 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N12
cyclonev_lcell_comb \regs~1469 (
// Equation(s):
// \regs~1469_combout  = ( \RA[3]~input_o  & ( \regs~1457_combout  & ( (!\RA[4]~input_o ) # (\regs~1465_combout ) ) ) ) # ( !\RA[3]~input_o  & ( \regs~1457_combout  & ( (!\RA[4]~input_o  & ((\regs~1453_combout ))) # (\RA[4]~input_o  & (\regs~1461_combout )) 
// ) ) ) # ( \RA[3]~input_o  & ( !\regs~1457_combout  & ( (\RA[4]~input_o  & \regs~1465_combout ) ) ) ) # ( !\RA[3]~input_o  & ( !\regs~1457_combout  & ( (!\RA[4]~input_o  & ((\regs~1453_combout ))) # (\RA[4]~input_o  & (\regs~1461_combout )) ) ) )

	.dataa(!\regs~1461_combout ),
	.datab(!\RA[4]~input_o ),
	.datac(!\regs~1453_combout ),
	.datad(!\regs~1465_combout ),
	.datae(!\RA[3]~input_o ),
	.dataf(!\regs~1457_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1469_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1469 .extended_lut = "off";
defparam \regs~1469 .lut_mask = 64'h1D1D00331D1DCCFF;
defparam \regs~1469 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N1
cyclonev_io_ibuf \BusW[24]~input (
	.i(BusW[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\BusW[24]~input_o ));
// synopsys translate_off
defparam \BusW[24]~input .bus_hold = "false";
defparam \BusW[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X59_Y6_N18
cyclonev_lcell_comb \regs~286feeder (
// Equation(s):
// \regs~286feeder_combout  = ( \BusW[24]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[24]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~286feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~286feeder .extended_lut = "off";
defparam \regs~286feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~286feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y6_N20
dffeas \regs~286 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~286feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~286_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~286 .is_wysiwyg = "true";
defparam \regs~286 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y4_N50
dffeas \regs~254 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~254_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~254 .is_wysiwyg = "true";
defparam \regs~254 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y4_N11
dffeas \regs~222 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3174_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~222_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~222 .is_wysiwyg = "true";
defparam \regs~222 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y3_N27
cyclonev_lcell_comb \regs~94feeder (
// Equation(s):
// \regs~94feeder_combout  = ( \BusW[24]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[24]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~94feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~94feeder .extended_lut = "off";
defparam \regs~94feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~94feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y3_N29
dffeas \regs~94 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~94feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3190_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~94_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~94 .is_wysiwyg = "true";
defparam \regs~94 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y4_N26
dffeas \regs~126 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~126_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~126 .is_wysiwyg = "true";
defparam \regs~126 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y6_N54
cyclonev_lcell_comb \regs~158feeder (
// Equation(s):
// \regs~158feeder_combout  = ( \BusW[24]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[24]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~158feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~158feeder .extended_lut = "off";
defparam \regs~158feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~158feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y6_N56
dffeas \regs~158 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~158feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3191_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~158_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~158 .is_wysiwyg = "true";
defparam \regs~158 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y4_N32
dffeas \regs~62 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3192_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~62 .is_wysiwyg = "true";
defparam \regs~62 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N30
cyclonev_lcell_comb \regs~2534 (
// Equation(s):
// \regs~2534_combout  = ( !\RA[1]~input_o  & ( (!\RA[2]~input_o  & (((!\RA[0]~input_o  & ((\regs~62_q ))) # (\RA[0]~input_o  & (\regs~94_q ))))) # (\RA[2]~input_o  & ((((\RA[0]~input_o ))))) ) ) # ( \RA[1]~input_o  & ( ((!\RA[2]~input_o  & ((!\RA[0]~input_o 
//  & (\regs~126_q )) # (\RA[0]~input_o  & ((\regs~158_q ))))) # (\RA[2]~input_o  & (((\RA[0]~input_o ))))) ) )

	.dataa(!\regs~94_q ),
	.datab(!\RA[2]~input_o ),
	.datac(!\regs~126_q ),
	.datad(!\regs~158_q ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\RA[0]~input_o ),
	.datag(!\regs~62_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2534_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2534 .extended_lut = "on";
defparam \regs~2534 .lut_mask = 64'h0C0C0C0C777733FF;
defparam \regs~2534 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y4_N38
dffeas \regs~190 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3176_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~190_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~190 .is_wysiwyg = "true";
defparam \regs~190 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N36
cyclonev_lcell_comb \regs~1470 (
// Equation(s):
// \regs~1470_combout  = ( !\RA[1]~input_o  & ( ((!\RA[2]~input_o  & (((\regs~2534_combout )))) # (\RA[2]~input_o  & ((!\regs~2534_combout  & (\regs~190_q )) # (\regs~2534_combout  & ((\regs~222_q )))))) ) ) # ( \RA[1]~input_o  & ( (!\RA[2]~input_o  & 
// ((((\regs~2534_combout ))))) # (\RA[2]~input_o  & (((!\regs~2534_combout  & ((\regs~254_q ))) # (\regs~2534_combout  & (\regs~286_q ))))) ) )

	.dataa(!\regs~286_q ),
	.datab(!\RA[2]~input_o ),
	.datac(!\regs~254_q ),
	.datad(!\regs~222_q ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~2534_combout ),
	.datag(!\regs~190_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1470_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1470 .extended_lut = "on";
defparam \regs~1470 .lut_mask = 64'h03030303CCFFDDDD;
defparam \regs~1470 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y6_N27
cyclonev_lcell_comb \regs~734feeder (
// Equation(s):
// \regs~734feeder_combout  = ( \BusW[24]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[24]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~734feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~734feeder .extended_lut = "off";
defparam \regs~734feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~734feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y6_N29
dffeas \regs~734 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~734feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3182_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~734_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~734 .is_wysiwyg = "true";
defparam \regs~734 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y7_N21
cyclonev_lcell_comb \regs~798feeder (
// Equation(s):
// \regs~798feeder_combout  = ( \BusW[24]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[24]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~798feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~798feeder .extended_lut = "off";
defparam \regs~798feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~798feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y7_N23
dffeas \regs~798 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~798feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3183_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~798_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~798 .is_wysiwyg = "true";
defparam \regs~798 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y8_N32
dffeas \regs~766 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3185_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~766_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~766 .is_wysiwyg = "true";
defparam \regs~766 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y8_N14
dffeas \regs~638 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~638_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~638 .is_wysiwyg = "true";
defparam \regs~638 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y7_N21
cyclonev_lcell_comb \regs~606feeder (
// Equation(s):
// \regs~606feeder_combout  = ( \BusW[24]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[24]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~606feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~606feeder .extended_lut = "off";
defparam \regs~606feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~606feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y7_N23
dffeas \regs~606 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~606feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3198_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~606_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~606 .is_wysiwyg = "true";
defparam \regs~606 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y8_N24
cyclonev_lcell_comb \regs~670feeder (
// Equation(s):
// \regs~670feeder_combout  = ( \BusW[24]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[24]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~670feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~670feeder .extended_lut = "off";
defparam \regs~670feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~670feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y8_N26
dffeas \regs~670 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~670feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3199_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~670_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~670 .is_wysiwyg = "true";
defparam \regs~670 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y8_N50
dffeas \regs~574 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3200_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~574_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~574 .is_wysiwyg = "true";
defparam \regs~574 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y8_N48
cyclonev_lcell_comb \regs~2542 (
// Equation(s):
// \regs~2542_combout  = ( !\RA[1]~input_o  & ( (!\RA[2]~input_o  & ((!\RA[0]~input_o  & (\regs~574_q )) # (\RA[0]~input_o  & (((\regs~606_q )))))) # (\RA[2]~input_o  & (\RA[0]~input_o )) ) ) # ( \RA[1]~input_o  & ( (!\RA[2]~input_o  & ((!\RA[0]~input_o  & 
// (\regs~638_q )) # (\RA[0]~input_o  & (((\regs~670_q )))))) # (\RA[2]~input_o  & (\RA[0]~input_o )) ) )

	.dataa(!\RA[2]~input_o ),
	.datab(!\RA[0]~input_o ),
	.datac(!\regs~638_q ),
	.datad(!\regs~606_q ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~670_q ),
	.datag(!\regs~574_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2542_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2542 .extended_lut = "on";
defparam \regs~2542 .lut_mask = 64'h193B1919193B3B3B;
defparam \regs~2542 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y8_N14
dffeas \regs~702 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3184_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~702_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~702 .is_wysiwyg = "true";
defparam \regs~702 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y8_N12
cyclonev_lcell_comb \regs~1478 (
// Equation(s):
// \regs~1478_combout  = ( !\RA[1]~input_o  & ( ((!\regs~2542_combout  & (((\regs~702_q  & \RA[2]~input_o )))) # (\regs~2542_combout  & (((!\RA[2]~input_o )) # (\regs~734_q )))) ) ) # ( \RA[1]~input_o  & ( ((!\regs~2542_combout  & (((\regs~766_q  & 
// \RA[2]~input_o )))) # (\regs~2542_combout  & (((!\RA[2]~input_o )) # (\regs~798_q )))) ) )

	.dataa(!\regs~734_q ),
	.datab(!\regs~798_q ),
	.datac(!\regs~766_q ),
	.datad(!\regs~2542_combout ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\RA[2]~input_o ),
	.datag(!\regs~702_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1478_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1478 .extended_lut = "on";
defparam \regs~1478 .lut_mask = 64'h00FF00FF0F550F33;
defparam \regs~1478 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y5_N50
dffeas \regs~542 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~542_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~542 .is_wysiwyg = "true";
defparam \regs~542 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y8_N2
dffeas \regs~510 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~510_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~510 .is_wysiwyg = "true";
defparam \regs~510 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y8_N30
cyclonev_lcell_comb \regs~414feeder (
// Equation(s):
// \regs~414feeder_combout  = ( \BusW[24]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[24]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~414feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~414feeder .extended_lut = "off";
defparam \regs~414feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~414feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y8_N32
dffeas \regs~414 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~414feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~414_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~414 .is_wysiwyg = "true";
defparam \regs~414 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y8_N54
cyclonev_lcell_comb \regs~350feeder (
// Equation(s):
// \regs~350feeder_combout  = ( \BusW[24]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[24]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~350feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~350feeder .extended_lut = "off";
defparam \regs~350feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~350feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y8_N56
dffeas \regs~350 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~350feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~350_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~350 .is_wysiwyg = "true";
defparam \regs~350 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y8_N50
dffeas \regs~382 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~382_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~382 .is_wysiwyg = "true";
defparam \regs~382 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y8_N56
dffeas \regs~318 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~318_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~318 .is_wysiwyg = "true";
defparam \regs~318 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y8_N54
cyclonev_lcell_comb \regs~2538 (
// Equation(s):
// \regs~2538_combout  = ( !\RA[1]~input_o  & ( ((!\RA[0]~input_o  & (((\regs~318_q  & !\RA[2]~input_o )))) # (\RA[0]~input_o  & (((\RA[2]~input_o )) # (\regs~350_q )))) ) ) # ( \RA[1]~input_o  & ( ((!\RA[0]~input_o  & (((\regs~382_q  & !\RA[2]~input_o )))) 
// # (\RA[0]~input_o  & (((\RA[2]~input_o )) # (\regs~414_q )))) ) )

	.dataa(!\regs~414_q ),
	.datab(!\regs~350_q ),
	.datac(!\regs~382_q ),
	.datad(!\RA[0]~input_o ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\RA[2]~input_o ),
	.datag(!\regs~318_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2538_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2538 .extended_lut = "on";
defparam \regs~2538 .lut_mask = 64'h0F330F5500FF00FF;
defparam \regs~2538 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y8_N50
dffeas \regs~478 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3178_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~478_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~478 .is_wysiwyg = "true";
defparam \regs~478 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y8_N44
dffeas \regs~446 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3180_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~446_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~446 .is_wysiwyg = "true";
defparam \regs~446 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y8_N42
cyclonev_lcell_comb \regs~1474 (
// Equation(s):
// \regs~1474_combout  = ( !\RA[1]~input_o  & ( (!\RA[2]~input_o  & ((((\regs~2538_combout ))))) # (\RA[2]~input_o  & (((!\regs~2538_combout  & (\regs~446_q )) # (\regs~2538_combout  & ((\regs~478_q )))))) ) ) # ( \RA[1]~input_o  & ( (!\RA[2]~input_o  & 
// ((((\regs~2538_combout ))))) # (\RA[2]~input_o  & ((!\regs~2538_combout  & (((\regs~510_q )))) # (\regs~2538_combout  & (\regs~542_q )))) ) )

	.dataa(!\RA[2]~input_o ),
	.datab(!\regs~542_q ),
	.datac(!\regs~510_q ),
	.datad(!\regs~2538_combout ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~478_q ),
	.datag(!\regs~446_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1474_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1474 .extended_lut = "on";
defparam \regs~1474 .lut_mask = 64'h05AA05BB05FF05BB;
defparam \regs~1474 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y5_N30
cyclonev_lcell_comb \regs~1054feeder (
// Equation(s):
// \regs~1054feeder_combout  = ( \BusW[24]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[24]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1054feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1054feeder .extended_lut = "off";
defparam \regs~1054feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1054feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y5_N31
dffeas \regs~1054 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~1054feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3187_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1054_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1054 .is_wysiwyg = "true";
defparam \regs~1054 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y4_N14
dffeas \regs~1022 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3189_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1022_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1022 .is_wysiwyg = "true";
defparam \regs~1022 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N15
cyclonev_lcell_comb \regs~990feeder (
// Equation(s):
// \regs~990feeder_combout  = ( \BusW[24]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[24]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~990feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~990feeder .extended_lut = "off";
defparam \regs~990feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~990feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y2_N16
dffeas \regs~990 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~990feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3186_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~990_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~990 .is_wysiwyg = "true";
defparam \regs~990 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y4_N44
dffeas \regs~894 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3205_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~894_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~894 .is_wysiwyg = "true";
defparam \regs~894 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N24
cyclonev_lcell_comb \regs~926feeder (
// Equation(s):
// \regs~926feeder_combout  = ( \BusW[24]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[24]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~926feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~926feeder .extended_lut = "off";
defparam \regs~926feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~926feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y4_N26
dffeas \regs~926 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~926feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~926_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~926 .is_wysiwyg = "true";
defparam \regs~926 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y3_N14
dffeas \regs~862 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3202_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~862_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~862 .is_wysiwyg = "true";
defparam \regs~862 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y4_N20
dffeas \regs~830 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3204_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~830_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~830 .is_wysiwyg = "true";
defparam \regs~830 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N18
cyclonev_lcell_comb \regs~2546 (
// Equation(s):
// \regs~2546_combout  = ( !\RA[1]~input_o  & ( (!\RA[0]~input_o  & (!\RA[2]~input_o  & (\regs~830_q ))) # (\RA[0]~input_o  & ((((\regs~862_q ))) # (\RA[2]~input_o ))) ) ) # ( \RA[1]~input_o  & ( (!\RA[0]~input_o  & (!\RA[2]~input_o  & (\regs~894_q ))) # 
// (\RA[0]~input_o  & ((((\regs~926_q ))) # (\RA[2]~input_o ))) ) )

	.dataa(!\RA[0]~input_o ),
	.datab(!\RA[2]~input_o ),
	.datac(!\regs~894_q ),
	.datad(!\regs~926_q ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~862_q ),
	.datag(!\regs~830_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2546_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2546 .extended_lut = "on";
defparam \regs~2546 .lut_mask = 64'h1919195D5D5D195D;
defparam \regs~2546 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y4_N50
dffeas \regs~958 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3188_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~958_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~958 .is_wysiwyg = "true";
defparam \regs~958 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N48
cyclonev_lcell_comb \regs~1482 (
// Equation(s):
// \regs~1482_combout  = ( !\RA[1]~input_o  & ( ((!\RA[2]~input_o  & (((\regs~2546_combout )))) # (\RA[2]~input_o  & ((!\regs~2546_combout  & (\regs~958_q )) # (\regs~2546_combout  & ((\regs~990_q )))))) ) ) # ( \RA[1]~input_o  & ( (!\RA[2]~input_o  & 
// ((((\regs~2546_combout ))))) # (\RA[2]~input_o  & (((!\regs~2546_combout  & ((\regs~1022_q ))) # (\regs~2546_combout  & (\regs~1054_q ))))) ) )

	.dataa(!\regs~1054_q ),
	.datab(!\RA[2]~input_o ),
	.datac(!\regs~1022_q ),
	.datad(!\regs~990_q ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~2546_combout ),
	.datag(!\regs~958_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1482_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1482 .extended_lut = "on";
defparam \regs~1482 .lut_mask = 64'h03030303CCFFDDDD;
defparam \regs~1482 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y4_N12
cyclonev_lcell_comb \regs~1486 (
// Equation(s):
// \regs~1486_combout  = ( \RA[4]~input_o  & ( \regs~1482_combout  & ( (\RA[3]~input_o ) # (\regs~1478_combout ) ) ) ) # ( !\RA[4]~input_o  & ( \regs~1482_combout  & ( (!\RA[3]~input_o  & (\regs~1470_combout )) # (\RA[3]~input_o  & ((\regs~1474_combout ))) ) 
// ) ) # ( \RA[4]~input_o  & ( !\regs~1482_combout  & ( (\regs~1478_combout  & !\RA[3]~input_o ) ) ) ) # ( !\RA[4]~input_o  & ( !\regs~1482_combout  & ( (!\RA[3]~input_o  & (\regs~1470_combout )) # (\RA[3]~input_o  & ((\regs~1474_combout ))) ) ) )

	.dataa(!\regs~1470_combout ),
	.datab(!\regs~1478_combout ),
	.datac(!\RA[3]~input_o ),
	.datad(!\regs~1474_combout ),
	.datae(!\RA[4]~input_o ),
	.dataf(!\regs~1482_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1486_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1486 .extended_lut = "off";
defparam \regs~1486 .lut_mask = 64'h505F3030505F3F3F;
defparam \regs~1486 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N52
cyclonev_io_ibuf \BusW[25]~input (
	.i(BusW[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\BusW[25]~input_o ));
// synopsys translate_off
defparam \BusW[25]~input .bus_hold = "false";
defparam \BusW[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X64_Y6_N30
cyclonev_lcell_comb \regs~799feeder (
// Equation(s):
// \regs~799feeder_combout  = \BusW[25]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\BusW[25]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~799feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~799feeder .extended_lut = "off";
defparam \regs~799feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regs~799feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y6_N31
dffeas \regs~799 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~799feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3183_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~799_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~799 .is_wysiwyg = "true";
defparam \regs~799 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y6_N22
dffeas \regs~735 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3182_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~735_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~735 .is_wysiwyg = "true";
defparam \regs~735 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y6_N50
dffeas \regs~767 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3185_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~767_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~767 .is_wysiwyg = "true";
defparam \regs~767 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y8_N18
cyclonev_lcell_comb \regs~607feeder (
// Equation(s):
// \regs~607feeder_combout  = ( \BusW[25]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[25]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~607feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~607feeder .extended_lut = "off";
defparam \regs~607feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~607feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y8_N20
dffeas \regs~607 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~607feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3198_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~607_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~607 .is_wysiwyg = "true";
defparam \regs~607 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y6_N38
dffeas \regs~639 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~639_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~639 .is_wysiwyg = "true";
defparam \regs~639 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y8_N27
cyclonev_lcell_comb \regs~671feeder (
// Equation(s):
// \regs~671feeder_combout  = ( \BusW[25]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[25]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~671feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~671feeder .extended_lut = "off";
defparam \regs~671feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~671feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y8_N29
dffeas \regs~671 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~671feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3199_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~671_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~671 .is_wysiwyg = "true";
defparam \regs~671 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y6_N14
dffeas \regs~575 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3200_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~575_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~575 .is_wysiwyg = "true";
defparam \regs~575 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y6_N12
cyclonev_lcell_comb \regs~2558 (
// Equation(s):
// \regs~2558_combout  = ( !\RA[1]~input_o  & ( (!\RA[2]~input_o  & ((!\RA[0]~input_o  & (((\regs~575_q )))) # (\RA[0]~input_o  & (\regs~607_q )))) # (\RA[2]~input_o  & ((((\RA[0]~input_o ))))) ) ) # ( \RA[1]~input_o  & ( (!\RA[2]~input_o  & 
// (((!\RA[0]~input_o  & (\regs~639_q )) # (\RA[0]~input_o  & ((\regs~671_q )))))) # (\RA[2]~input_o  & ((((\RA[0]~input_o ))))) ) )

	.dataa(!\RA[2]~input_o ),
	.datab(!\regs~607_q ),
	.datac(!\regs~639_q ),
	.datad(!\RA[0]~input_o ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~671_q ),
	.datag(!\regs~575_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2558_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2558 .extended_lut = "on";
defparam \regs~2558 .lut_mask = 64'h0A770A550A770AFF;
defparam \regs~2558 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y6_N41
dffeas \regs~703 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3184_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~703_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~703 .is_wysiwyg = "true";
defparam \regs~703 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y6_N39
cyclonev_lcell_comb \regs~1495 (
// Equation(s):
// \regs~1495_combout  = ( !\RA[1]~input_o  & ( ((!\RA[2]~input_o  & (((\regs~2558_combout )))) # (\RA[2]~input_o  & ((!\regs~2558_combout  & ((\regs~703_q ))) # (\regs~2558_combout  & (\regs~735_q ))))) ) ) # ( \RA[1]~input_o  & ( ((!\RA[2]~input_o  & 
// (((\regs~2558_combout )))) # (\RA[2]~input_o  & ((!\regs~2558_combout  & ((\regs~767_q ))) # (\regs~2558_combout  & (\regs~799_q ))))) ) )

	.dataa(!\regs~799_q ),
	.datab(!\regs~735_q ),
	.datac(!\regs~767_q ),
	.datad(!\RA[2]~input_o ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~2558_combout ),
	.datag(!\regs~703_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1495_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1495 .extended_lut = "on";
defparam \regs~1495 .lut_mask = 64'h000F000FFF33FF55;
defparam \regs~1495 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N3
cyclonev_lcell_comb \regs~991feeder (
// Equation(s):
// \regs~991feeder_combout  = ( \BusW[25]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[25]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~991feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~991feeder .extended_lut = "off";
defparam \regs~991feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~991feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y4_N5
dffeas \regs~991 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~991feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3186_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~991_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~991 .is_wysiwyg = "true";
defparam \regs~991 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y6_N26
dffeas \regs~1023 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3189_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1023_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1023 .is_wysiwyg = "true";
defparam \regs~1023 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y5_N59
dffeas \regs~1055 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3187_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1055_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1055 .is_wysiwyg = "true";
defparam \regs~1055 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y7_N42
cyclonev_lcell_comb \regs~927feeder (
// Equation(s):
// \regs~927feeder_combout  = ( \BusW[25]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[25]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~927feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~927feeder .extended_lut = "off";
defparam \regs~927feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~927feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y7_N44
dffeas \regs~927 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~927feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~927_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~927 .is_wysiwyg = "true";
defparam \regs~927 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y7_N41
dffeas \regs~895 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3205_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~895_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~895 .is_wysiwyg = "true";
defparam \regs~895 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N48
cyclonev_lcell_comb \regs~863feeder (
// Equation(s):
// \regs~863feeder_combout  = ( \BusW[25]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[25]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~863feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~863feeder .extended_lut = "off";
defparam \regs~863feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~863feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y5_N50
dffeas \regs~863 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~863feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3202_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~863_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~863 .is_wysiwyg = "true";
defparam \regs~863 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y7_N35
dffeas \regs~831 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3204_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~831_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~831 .is_wysiwyg = "true";
defparam \regs~831 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y7_N33
cyclonev_lcell_comb \regs~2562 (
// Equation(s):
// \regs~2562_combout  = ( !\RA[1]~input_o  & ( (!\RA[0]~input_o  & (((\regs~831_q  & (!\RA[2]~input_o ))))) # (\RA[0]~input_o  & ((((\regs~863_q ) # (\RA[2]~input_o ))))) ) ) # ( \RA[1]~input_o  & ( (!\RA[0]~input_o  & (((\regs~895_q  & (!\RA[2]~input_o 
// ))))) # (\RA[0]~input_o  & ((((\RA[2]~input_o ))) # (\regs~927_q ))) ) )

	.dataa(!\RA[0]~input_o ),
	.datab(!\regs~927_q ),
	.datac(!\regs~895_q ),
	.datad(!\RA[2]~input_o ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~863_q ),
	.datag(!\regs~831_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2562_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2562 .extended_lut = "on";
defparam \regs~2562 .lut_mask = 64'h0A551B555F551B55;
defparam \regs~2562 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y4_N8
dffeas \regs~959 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3188_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~959_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~959 .is_wysiwyg = "true";
defparam \regs~959 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N6
cyclonev_lcell_comb \regs~1499 (
// Equation(s):
// \regs~1499_combout  = ( !\RA[1]~input_o  & ( (!\RA[2]~input_o  & ((((\regs~2562_combout ))))) # (\RA[2]~input_o  & (((!\regs~2562_combout  & ((\regs~959_q ))) # (\regs~2562_combout  & (\regs~991_q ))))) ) ) # ( \RA[1]~input_o  & ( ((!\RA[2]~input_o  & 
// (((\regs~2562_combout )))) # (\RA[2]~input_o  & ((!\regs~2562_combout  & (\regs~1023_q )) # (\regs~2562_combout  & ((\regs~1055_q )))))) ) )

	.dataa(!\regs~991_q ),
	.datab(!\RA[2]~input_o ),
	.datac(!\regs~1023_q ),
	.datad(!\regs~1055_q ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~2562_combout ),
	.datag(!\regs~959_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1499_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1499 .extended_lut = "on";
defparam \regs~1499 .lut_mask = 64'h03030303DDDDCCFF;
defparam \regs~1499 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y7_N28
dffeas \regs~351 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~351_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~351 .is_wysiwyg = "true";
defparam \regs~351 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y7_N14
dffeas \regs~383 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~383_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~383 .is_wysiwyg = "true";
defparam \regs~383 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y7_N8
dffeas \regs~415 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~415_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~415 .is_wysiwyg = "true";
defparam \regs~415 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y7_N20
dffeas \regs~319 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~319_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~319 .is_wysiwyg = "true";
defparam \regs~319 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N18
cyclonev_lcell_comb \regs~2554 (
// Equation(s):
// \regs~2554_combout  = ( !\RA[1]~input_o  & ( (!\RA[0]~input_o  & (((\regs~319_q  & (!\RA[2]~input_o ))))) # (\RA[0]~input_o  & ((((\RA[2]~input_o ))) # (\regs~351_q ))) ) ) # ( \RA[1]~input_o  & ( (!\RA[0]~input_o  & (((\regs~383_q  & (!\RA[2]~input_o 
// ))))) # (\RA[0]~input_o  & ((((\regs~415_q ) # (\RA[2]~input_o ))))) ) )

	.dataa(!\RA[0]~input_o ),
	.datab(!\regs~351_q ),
	.datac(!\regs~383_q ),
	.datad(!\RA[2]~input_o ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~415_q ),
	.datag(!\regs~319_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2554_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2554 .extended_lut = "on";
defparam \regs~2554 .lut_mask = 64'h1B550A551B555F55;
defparam \regs~2554 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y5_N44
dffeas \regs~511 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~511_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~511 .is_wysiwyg = "true";
defparam \regs~511 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y5_N24
cyclonev_lcell_comb \regs~479feeder (
// Equation(s):
// \regs~479feeder_combout  = ( \BusW[25]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[25]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~479feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~479feeder .extended_lut = "off";
defparam \regs~479feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~479feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y5_N26
dffeas \regs~479 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~479feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3178_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~479_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~479 .is_wysiwyg = "true";
defparam \regs~479 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y6_N32
dffeas \regs~543 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~543_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~543 .is_wysiwyg = "true";
defparam \regs~543 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y5_N20
dffeas \regs~447 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3180_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~447_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~447 .is_wysiwyg = "true";
defparam \regs~447 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y5_N18
cyclonev_lcell_comb \regs~1491 (
// Equation(s):
// \regs~1491_combout  = ( !\RA[1]~input_o  & ( (!\regs~2554_combout  & (\RA[2]~input_o  & (\regs~447_q ))) # (\regs~2554_combout  & ((!\RA[2]~input_o ) # (((\regs~479_q ))))) ) ) # ( \RA[1]~input_o  & ( (!\regs~2554_combout  & (\RA[2]~input_o  & 
// (\regs~511_q ))) # (\regs~2554_combout  & ((!\RA[2]~input_o ) # (((\regs~543_q ))))) ) )

	.dataa(!\regs~2554_combout ),
	.datab(!\RA[2]~input_o ),
	.datac(!\regs~511_q ),
	.datad(!\regs~479_q ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~543_q ),
	.datag(!\regs~447_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1491_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1491 .extended_lut = "on";
defparam \regs~1491 .lut_mask = 64'h4657464646575757;
defparam \regs~1491 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y3_N42
cyclonev_lcell_comb \regs~95feeder (
// Equation(s):
// \regs~95feeder_combout  = \BusW[25]~input_o 

	.dataa(gnd),
	.datab(!\BusW[25]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~95feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~95feeder .extended_lut = "off";
defparam \regs~95feeder .lut_mask = 64'h3333333333333333;
defparam \regs~95feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y3_N43
dffeas \regs~95 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~95feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3190_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~95_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~95 .is_wysiwyg = "true";
defparam \regs~95 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y3_N56
dffeas \regs~127 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~127_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~127 .is_wysiwyg = "true";
defparam \regs~127 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y3_N48
cyclonev_lcell_comb \regs~159feeder (
// Equation(s):
// \regs~159feeder_combout  = ( \BusW[25]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[25]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~159feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~159feeder .extended_lut = "off";
defparam \regs~159feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~159feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y3_N50
dffeas \regs~159 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~159feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3191_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~159_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~159 .is_wysiwyg = "true";
defparam \regs~159 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y3_N50
dffeas \regs~63 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3192_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~63 .is_wysiwyg = "true";
defparam \regs~63 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y3_N48
cyclonev_lcell_comb \regs~2550 (
// Equation(s):
// \regs~2550_combout  = ( !\RA[1]~input_o  & ( (!\RA[0]~input_o  & (((\regs~63_q  & (!\RA[2]~input_o ))))) # (\RA[0]~input_o  & ((((\RA[2]~input_o ))) # (\regs~95_q ))) ) ) # ( \RA[1]~input_o  & ( ((!\RA[0]~input_o  & (\regs~127_q  & (!\RA[2]~input_o ))) # 
// (\RA[0]~input_o  & (((\regs~159_q ) # (\RA[2]~input_o ))))) ) )

	.dataa(!\regs~95_q ),
	.datab(!\RA[0]~input_o ),
	.datac(!\regs~127_q ),
	.datad(!\RA[2]~input_o ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~159_q ),
	.datag(!\regs~63_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2550_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2550 .extended_lut = "on";
defparam \regs~2550 .lut_mask = 64'h1D330C331D333F33;
defparam \regs~2550 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y3_N26
dffeas \regs~255 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~255_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~255 .is_wysiwyg = "true";
defparam \regs~255 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y3_N45
cyclonev_lcell_comb \regs~287feeder (
// Equation(s):
// \regs~287feeder_combout  = ( \BusW[25]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[25]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~287feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~287feeder .extended_lut = "off";
defparam \regs~287feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~287feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y3_N46
dffeas \regs~287 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~287feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~287_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~287 .is_wysiwyg = "true";
defparam \regs~287 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y3_N32
dffeas \regs~223 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3174_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~223_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~223 .is_wysiwyg = "true";
defparam \regs~223 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y3_N38
dffeas \regs~191 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3176_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~191_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~191 .is_wysiwyg = "true";
defparam \regs~191 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y3_N36
cyclonev_lcell_comb \regs~1487 (
// Equation(s):
// \regs~1487_combout  = ( !\RA[1]~input_o  & ( (!\regs~2550_combout  & (\RA[2]~input_o  & (\regs~191_q ))) # (\regs~2550_combout  & ((!\RA[2]~input_o ) # (((\regs~223_q ))))) ) ) # ( \RA[1]~input_o  & ( (!\regs~2550_combout  & (\RA[2]~input_o  & 
// (\regs~255_q ))) # (\regs~2550_combout  & ((!\RA[2]~input_o ) # (((\regs~287_q ))))) ) )

	.dataa(!\regs~2550_combout ),
	.datab(!\RA[2]~input_o ),
	.datac(!\regs~255_q ),
	.datad(!\regs~287_q ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~223_q ),
	.datag(!\regs~191_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1487_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1487 .extended_lut = "on";
defparam \regs~1487 .lut_mask = 64'h4646465757574657;
defparam \regs~1487 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y3_N30
cyclonev_lcell_comb \regs~1503 (
// Equation(s):
// \regs~1503_combout  = ( \regs~1487_combout  & ( \RA[3]~input_o  & ( (!\RA[4]~input_o  & ((\regs~1491_combout ))) # (\RA[4]~input_o  & (\regs~1499_combout )) ) ) ) # ( !\regs~1487_combout  & ( \RA[3]~input_o  & ( (!\RA[4]~input_o  & ((\regs~1491_combout 
// ))) # (\RA[4]~input_o  & (\regs~1499_combout )) ) ) ) # ( \regs~1487_combout  & ( !\RA[3]~input_o  & ( (!\RA[4]~input_o ) # (\regs~1495_combout ) ) ) ) # ( !\regs~1487_combout  & ( !\RA[3]~input_o  & ( (\RA[4]~input_o  & \regs~1495_combout ) ) ) )

	.dataa(!\RA[4]~input_o ),
	.datab(!\regs~1495_combout ),
	.datac(!\regs~1499_combout ),
	.datad(!\regs~1491_combout ),
	.datae(!\regs~1487_combout ),
	.dataf(!\RA[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1503_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1503 .extended_lut = "off";
defparam \regs~1503 .lut_mask = 64'h1111BBBB05AF05AF;
defparam \regs~1503 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N92
cyclonev_io_ibuf \BusW[26]~input (
	.i(BusW[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\BusW[26]~input_o ));
// synopsys translate_off
defparam \BusW[26]~input .bus_hold = "false";
defparam \BusW[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X65_Y3_N18
cyclonev_lcell_comb \regs~96feeder (
// Equation(s):
// \regs~96feeder_combout  = ( \BusW[26]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[26]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~96feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~96feeder .extended_lut = "off";
defparam \regs~96feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~96feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y3_N20
dffeas \regs~96 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~96feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3190_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~96_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~96 .is_wysiwyg = "true";
defparam \regs~96 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y3_N47
dffeas \regs~128 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~128_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~128 .is_wysiwyg = "true";
defparam \regs~128 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N54
cyclonev_lcell_comb \regs~160feeder (
// Equation(s):
// \regs~160feeder_combout  = ( \BusW[26]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[26]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~160feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~160feeder .extended_lut = "off";
defparam \regs~160feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~160feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y3_N55
dffeas \regs~160 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~160feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3191_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~160_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~160 .is_wysiwyg = "true";
defparam \regs~160 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y3_N56
dffeas \regs~64 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3192_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~64_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~64 .is_wysiwyg = "true";
defparam \regs~64 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y3_N54
cyclonev_lcell_comb \regs~2566 (
// Equation(s):
// \regs~2566_combout  = ( !\RA[1]~input_o  & ( (!\RA[0]~input_o  & (((\regs~64_q  & (!\RA[2]~input_o ))))) # (\RA[0]~input_o  & ((((\RA[2]~input_o ))) # (\regs~96_q ))) ) ) # ( \RA[1]~input_o  & ( ((!\RA[0]~input_o  & (\regs~128_q  & (!\RA[2]~input_o ))) # 
// (\RA[0]~input_o  & (((\regs~160_q ) # (\RA[2]~input_o ))))) ) )

	.dataa(!\regs~96_q ),
	.datab(!\RA[0]~input_o ),
	.datac(!\regs~128_q ),
	.datad(!\RA[2]~input_o ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~160_q ),
	.datag(!\regs~64_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2566_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2566 .extended_lut = "on";
defparam \regs~2566 .lut_mask = 64'h1D330C331D333F33;
defparam \regs~2566 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y3_N32
dffeas \regs~256 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~256_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~256 .is_wysiwyg = "true";
defparam \regs~256 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y3_N26
dffeas \regs~224 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3174_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~224_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~224 .is_wysiwyg = "true";
defparam \regs~224 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y3_N9
cyclonev_lcell_comb \regs~288feeder (
// Equation(s):
// \regs~288feeder_combout  = \BusW[26]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\BusW[26]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~288feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~288feeder .extended_lut = "off";
defparam \regs~288feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regs~288feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y3_N10
dffeas \regs~288 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~288feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~288_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~288 .is_wysiwyg = "true";
defparam \regs~288 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y3_N8
dffeas \regs~192 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3176_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~192_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~192 .is_wysiwyg = "true";
defparam \regs~192 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y3_N6
cyclonev_lcell_comb \regs~1504 (
// Equation(s):
// \regs~1504_combout  = ( !\RA[1]~input_o  & ( (!\regs~2566_combout  & (\RA[2]~input_o  & (\regs~192_q ))) # (\regs~2566_combout  & ((!\RA[2]~input_o ) # (((\regs~224_q ))))) ) ) # ( \RA[1]~input_o  & ( (!\regs~2566_combout  & (\RA[2]~input_o  & 
// (\regs~256_q ))) # (\regs~2566_combout  & ((!\RA[2]~input_o ) # (((\regs~288_q ))))) ) )

	.dataa(!\regs~2566_combout ),
	.datab(!\RA[2]~input_o ),
	.datac(!\regs~256_q ),
	.datad(!\regs~224_q ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~288_q ),
	.datag(!\regs~192_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1504_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1504 .extended_lut = "on";
defparam \regs~1504 .lut_mask = 64'h4657464646575757;
defparam \regs~1504 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y7_N13
dffeas \regs~608 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3198_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~608_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~608 .is_wysiwyg = "true";
defparam \regs~608 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y7_N38
dffeas \regs~640 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~640_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~640 .is_wysiwyg = "true";
defparam \regs~640 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y6_N21
cyclonev_lcell_comb \regs~672feeder (
// Equation(s):
// \regs~672feeder_combout  = ( \BusW[26]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[26]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~672feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~672feeder .extended_lut = "off";
defparam \regs~672feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~672feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y6_N23
dffeas \regs~672 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~672feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3199_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~672_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~672 .is_wysiwyg = "true";
defparam \regs~672 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y7_N5
dffeas \regs~576 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3200_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~576_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~576 .is_wysiwyg = "true";
defparam \regs~576 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y7_N3
cyclonev_lcell_comb \regs~2574 (
// Equation(s):
// \regs~2574_combout  = ( !\RA[1]~input_o  & ( (!\RA[0]~input_o  & (((\regs~576_q  & (!\RA[2]~input_o ))))) # (\RA[0]~input_o  & ((((\RA[2]~input_o ))) # (\regs~608_q ))) ) ) # ( \RA[1]~input_o  & ( (!\RA[0]~input_o  & (((\regs~640_q  & (!\RA[2]~input_o 
// ))))) # (\RA[0]~input_o  & ((((\regs~672_q ) # (\RA[2]~input_o ))))) ) )

	.dataa(!\RA[0]~input_o ),
	.datab(!\regs~608_q ),
	.datac(!\regs~640_q ),
	.datad(!\RA[2]~input_o ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~672_q ),
	.datag(!\regs~576_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2574_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2574 .extended_lut = "on";
defparam \regs~2574 .lut_mask = 64'h1B550A551B555F55;
defparam \regs~2574 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y6_N56
dffeas \regs~768 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3185_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~768_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~768 .is_wysiwyg = "true";
defparam \regs~768 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y6_N42
cyclonev_lcell_comb \regs~736feeder (
// Equation(s):
// \regs~736feeder_combout  = ( \BusW[26]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[26]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~736feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~736feeder .extended_lut = "off";
defparam \regs~736feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~736feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y6_N44
dffeas \regs~736 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~736feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3182_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~736_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~736 .is_wysiwyg = "true";
defparam \regs~736 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y6_N44
dffeas \regs~800 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3183_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~800_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~800 .is_wysiwyg = "true";
defparam \regs~800 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y6_N38
dffeas \regs~704 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3184_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~704_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~704 .is_wysiwyg = "true";
defparam \regs~704 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y6_N36
cyclonev_lcell_comb \regs~1512 (
// Equation(s):
// \regs~1512_combout  = ( !\RA[1]~input_o  & ( (!\regs~2574_combout  & (\RA[2]~input_o  & (\regs~704_q ))) # (\regs~2574_combout  & ((!\RA[2]~input_o ) # (((\regs~736_q ))))) ) ) # ( \RA[1]~input_o  & ( (!\regs~2574_combout  & (\RA[2]~input_o  & 
// (\regs~768_q ))) # (\regs~2574_combout  & ((!\RA[2]~input_o ) # (((\regs~800_q ))))) ) )

	.dataa(!\regs~2574_combout ),
	.datab(!\RA[2]~input_o ),
	.datac(!\regs~768_q ),
	.datad(!\regs~736_q ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~800_q ),
	.datag(!\regs~704_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1512_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1512 .extended_lut = "on";
defparam \regs~1512 .lut_mask = 64'h4657464646575757;
defparam \regs~1512 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N18
cyclonev_lcell_comb \regs~1056feeder (
// Equation(s):
// \regs~1056feeder_combout  = \BusW[26]~input_o 

	.dataa(gnd),
	.datab(!\BusW[26]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1056feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1056feeder .extended_lut = "off";
defparam \regs~1056feeder .lut_mask = 64'h3333333333333333;
defparam \regs~1056feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y5_N19
dffeas \regs~1056 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~1056feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3187_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1056_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1056 .is_wysiwyg = "true";
defparam \regs~1056 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y3_N32
dffeas \regs~1024 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3189_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1024_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1024 .is_wysiwyg = "true";
defparam \regs~1024 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N9
cyclonev_lcell_comb \regs~928feeder (
// Equation(s):
// \regs~928feeder_combout  = ( \BusW[26]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[26]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~928feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~928feeder .extended_lut = "off";
defparam \regs~928feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~928feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y5_N10
dffeas \regs~928 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~928feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~928_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~928 .is_wysiwyg = "true";
defparam \regs~928 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y5_N14
dffeas \regs~896 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3205_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~896_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~896 .is_wysiwyg = "true";
defparam \regs~896 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N3
cyclonev_lcell_comb \regs~864feeder (
// Equation(s):
// \regs~864feeder_combout  = ( \BusW[26]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[26]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~864feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~864feeder .extended_lut = "off";
defparam \regs~864feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~864feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y5_N4
dffeas \regs~864 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~864feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3202_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~864_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~864 .is_wysiwyg = "true";
defparam \regs~864 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y5_N20
dffeas \regs~832 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3204_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~832_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~832 .is_wysiwyg = "true";
defparam \regs~832 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y5_N18
cyclonev_lcell_comb \regs~2578 (
// Equation(s):
// \regs~2578_combout  = ( !\RA[1]~input_o  & ( (!\RA[2]~input_o  & (((!\RA[0]~input_o  & (\regs~832_q )) # (\RA[0]~input_o  & ((\regs~864_q )))))) # (\RA[2]~input_o  & ((((\RA[0]~input_o ))))) ) ) # ( \RA[1]~input_o  & ( (!\RA[2]~input_o  & 
// ((!\RA[0]~input_o  & (((\regs~896_q )))) # (\RA[0]~input_o  & (\regs~928_q )))) # (\RA[2]~input_o  & ((((\RA[0]~input_o ))))) ) )

	.dataa(!\RA[2]~input_o ),
	.datab(!\regs~928_q ),
	.datac(!\regs~896_q ),
	.datad(!\RA[0]~input_o ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~864_q ),
	.datag(!\regs~832_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2578_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2578 .extended_lut = "on";
defparam \regs~2578 .lut_mask = 64'h0A550A770AFF0A77;
defparam \regs~2578 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N30
cyclonev_lcell_comb \regs~992feeder (
// Equation(s):
// \regs~992feeder_combout  = ( \BusW[26]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[26]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~992feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~992feeder .extended_lut = "off";
defparam \regs~992feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~992feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y5_N31
dffeas \regs~992 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~992feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3186_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~992_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~992 .is_wysiwyg = "true";
defparam \regs~992 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y5_N2
dffeas \regs~960 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3188_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~960_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~960 .is_wysiwyg = "true";
defparam \regs~960 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y5_N0
cyclonev_lcell_comb \regs~1516 (
// Equation(s):
// \regs~1516_combout  = ( !\RA[1]~input_o  & ( (!\RA[2]~input_o  & ((((\regs~2578_combout ))))) # (\RA[2]~input_o  & (((!\regs~2578_combout  & (\regs~960_q )) # (\regs~2578_combout  & ((\regs~992_q )))))) ) ) # ( \RA[1]~input_o  & ( (!\RA[2]~input_o  & 
// ((((\regs~2578_combout ))))) # (\RA[2]~input_o  & ((!\regs~2578_combout  & (((\regs~1024_q )))) # (\regs~2578_combout  & (\regs~1056_q )))) ) )

	.dataa(!\RA[2]~input_o ),
	.datab(!\regs~1056_q ),
	.datac(!\regs~1024_q ),
	.datad(!\regs~2578_combout ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~992_q ),
	.datag(!\regs~960_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1516_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1516 .extended_lut = "on";
defparam \regs~1516 .lut_mask = 64'h05AA05BB05FF05BB;
defparam \regs~1516 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y6_N27
cyclonev_lcell_comb \regs~480feeder (
// Equation(s):
// \regs~480feeder_combout  = ( \BusW[26]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[26]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~480feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~480feeder .extended_lut = "off";
defparam \regs~480feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~480feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y6_N29
dffeas \regs~480 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~480feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3178_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~480_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~480 .is_wysiwyg = "true";
defparam \regs~480 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y6_N38
dffeas \regs~512 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~512_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~512 .is_wysiwyg = "true";
defparam \regs~512 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y6_N11
dffeas \regs~544 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~544_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~544 .is_wysiwyg = "true";
defparam \regs~544 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y7_N7
dffeas \regs~352 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~352_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~352 .is_wysiwyg = "true";
defparam \regs~352 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y7_N51
cyclonev_lcell_comb \regs~416feeder (
// Equation(s):
// \regs~416feeder_combout  = ( \BusW[26]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[26]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~416feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~416feeder .extended_lut = "off";
defparam \regs~416feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~416feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y7_N53
dffeas \regs~416 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~416feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~416_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~416 .is_wysiwyg = "true";
defparam \regs~416 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y6_N50
dffeas \regs~384 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~384_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~384 .is_wysiwyg = "true";
defparam \regs~384 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y6_N23
dffeas \regs~320 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~320_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~320 .is_wysiwyg = "true";
defparam \regs~320 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N21
cyclonev_lcell_comb \regs~2570 (
// Equation(s):
// \regs~2570_combout  = ( !\RA[1]~input_o  & ( ((!\RA[0]~input_o  & (((\regs~320_q  & !\RA[2]~input_o )))) # (\RA[0]~input_o  & (((\RA[2]~input_o )) # (\regs~352_q )))) ) ) # ( \RA[1]~input_o  & ( ((!\RA[0]~input_o  & (((\regs~384_q  & !\RA[2]~input_o )))) 
// # (\RA[0]~input_o  & (((\RA[2]~input_o )) # (\regs~416_q )))) ) )

	.dataa(!\regs~352_q ),
	.datab(!\regs~416_q ),
	.datac(!\regs~384_q ),
	.datad(!\RA[0]~input_o ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\RA[2]~input_o ),
	.datag(!\regs~320_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2570_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2570 .extended_lut = "on";
defparam \regs~2570 .lut_mask = 64'h0F550F3300FF00FF;
defparam \regs~2570 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y6_N14
dffeas \regs~448 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3180_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~448_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~448 .is_wysiwyg = "true";
defparam \regs~448 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y6_N12
cyclonev_lcell_comb \regs~1508 (
// Equation(s):
// \regs~1508_combout  = ( !\RA[1]~input_o  & ( (!\RA[2]~input_o  & ((((\regs~2570_combout ))))) # (\RA[2]~input_o  & (((!\regs~2570_combout  & ((\regs~448_q ))) # (\regs~2570_combout  & (\regs~480_q ))))) ) ) # ( \RA[1]~input_o  & ( ((!\RA[2]~input_o  & 
// (((\regs~2570_combout )))) # (\RA[2]~input_o  & ((!\regs~2570_combout  & (\regs~512_q )) # (\regs~2570_combout  & ((\regs~544_q )))))) ) )

	.dataa(!\regs~480_q ),
	.datab(!\RA[2]~input_o ),
	.datac(!\regs~512_q ),
	.datad(!\regs~544_q ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~2570_combout ),
	.datag(!\regs~448_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1508_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1508 .extended_lut = "on";
defparam \regs~1508 .lut_mask = 64'h03030303DDDDCCFF;
defparam \regs~1508 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y6_N48
cyclonev_lcell_comb \regs~1520 (
// Equation(s):
// \regs~1520_combout  = ( \regs~1516_combout  & ( \regs~1508_combout  & ( ((!\RA[4]~input_o  & (\regs~1504_combout )) # (\RA[4]~input_o  & ((\regs~1512_combout )))) # (\RA[3]~input_o ) ) ) ) # ( !\regs~1516_combout  & ( \regs~1508_combout  & ( 
// (!\RA[4]~input_o  & (((\regs~1504_combout )) # (\RA[3]~input_o ))) # (\RA[4]~input_o  & (!\RA[3]~input_o  & ((\regs~1512_combout )))) ) ) ) # ( \regs~1516_combout  & ( !\regs~1508_combout  & ( (!\RA[4]~input_o  & (!\RA[3]~input_o  & (\regs~1504_combout 
// ))) # (\RA[4]~input_o  & (((\regs~1512_combout )) # (\RA[3]~input_o ))) ) ) ) # ( !\regs~1516_combout  & ( !\regs~1508_combout  & ( (!\RA[3]~input_o  & ((!\RA[4]~input_o  & (\regs~1504_combout )) # (\RA[4]~input_o  & ((\regs~1512_combout ))))) ) ) )

	.dataa(!\RA[4]~input_o ),
	.datab(!\RA[3]~input_o ),
	.datac(!\regs~1504_combout ),
	.datad(!\regs~1512_combout ),
	.datae(!\regs~1516_combout ),
	.dataf(!\regs~1508_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1520_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1520 .extended_lut = "off";
defparam \regs~1520 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \regs~1520 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N35
cyclonev_io_ibuf \BusW[27]~input (
	.i(BusW[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\BusW[27]~input_o ));
// synopsys translate_off
defparam \BusW[27]~input .bus_hold = "false";
defparam \BusW[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N57
cyclonev_lcell_comb \regs~1057feeder (
// Equation(s):
// \regs~1057feeder_combout  = \BusW[27]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\BusW[27]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1057feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1057feeder .extended_lut = "off";
defparam \regs~1057feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regs~1057feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y5_N58
dffeas \regs~1057 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~1057feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3187_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1057_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1057 .is_wysiwyg = "true";
defparam \regs~1057 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y3_N38
dffeas \regs~1025 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3189_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1025_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1025 .is_wysiwyg = "true";
defparam \regs~1025 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N54
cyclonev_lcell_comb \regs~929feeder (
// Equation(s):
// \regs~929feeder_combout  = ( \BusW[27]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[27]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~929feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~929feeder .extended_lut = "off";
defparam \regs~929feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~929feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y5_N55
dffeas \regs~929 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~929feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~929_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~929 .is_wysiwyg = "true";
defparam \regs~929 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y5_N50
dffeas \regs~897 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3205_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~897_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~897 .is_wysiwyg = "true";
defparam \regs~897 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N12
cyclonev_lcell_comb \regs~865feeder (
// Equation(s):
// \regs~865feeder_combout  = ( \BusW[27]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[27]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~865feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~865feeder .extended_lut = "off";
defparam \regs~865feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~865feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y5_N13
dffeas \regs~865 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~865feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3202_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~865_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~865 .is_wysiwyg = "true";
defparam \regs~865 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y5_N56
dffeas \regs~833 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3204_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~833_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~833 .is_wysiwyg = "true";
defparam \regs~833 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y5_N54
cyclonev_lcell_comb \regs~2594 (
// Equation(s):
// \regs~2594_combout  = ( !\RA[1]~input_o  & ( (!\RA[2]~input_o  & (((!\RA[0]~input_o  & (\regs~833_q )) # (\RA[0]~input_o  & ((\regs~865_q )))))) # (\RA[2]~input_o  & ((((\RA[0]~input_o ))))) ) ) # ( \RA[1]~input_o  & ( (!\RA[2]~input_o  & 
// ((!\RA[0]~input_o  & (((\regs~897_q )))) # (\RA[0]~input_o  & (\regs~929_q )))) # (\RA[2]~input_o  & ((((\RA[0]~input_o ))))) ) )

	.dataa(!\RA[2]~input_o ),
	.datab(!\regs~929_q ),
	.datac(!\regs~897_q ),
	.datad(!\RA[0]~input_o ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~865_q ),
	.datag(!\regs~833_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2594_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2594 .extended_lut = "on";
defparam \regs~2594 .lut_mask = 64'h0A550A770AFF0A77;
defparam \regs~2594 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N12
cyclonev_lcell_comb \regs~993feeder (
// Equation(s):
// \regs~993feeder_combout  = \BusW[27]~input_o 

	.dataa(gnd),
	.datab(!\BusW[27]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~993feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~993feeder .extended_lut = "off";
defparam \regs~993feeder .lut_mask = 64'h3333333333333333;
defparam \regs~993feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y5_N13
dffeas \regs~993 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~993feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3186_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~993_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~993 .is_wysiwyg = "true";
defparam \regs~993 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y3_N50
dffeas \regs~961 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3188_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~961_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~961 .is_wysiwyg = "true";
defparam \regs~961 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N48
cyclonev_lcell_comb \regs~1533 (
// Equation(s):
// \regs~1533_combout  = ( !\RA[1]~input_o  & ( (!\RA[2]~input_o  & ((((\regs~2594_combout ))))) # (\RA[2]~input_o  & (((!\regs~2594_combout  & (\regs~961_q )) # (\regs~2594_combout  & ((\regs~993_q )))))) ) ) # ( \RA[1]~input_o  & ( (!\RA[2]~input_o  & 
// ((((\regs~2594_combout ))))) # (\RA[2]~input_o  & ((!\regs~2594_combout  & (((\regs~1025_q )))) # (\regs~2594_combout  & (\regs~1057_q )))) ) )

	.dataa(!\RA[2]~input_o ),
	.datab(!\regs~1057_q ),
	.datac(!\regs~1025_q ),
	.datad(!\regs~2594_combout ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~993_q ),
	.datag(!\regs~961_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1533_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1533 .extended_lut = "on";
defparam \regs~1533 .lut_mask = 64'h05AA05BB05FF05BB;
defparam \regs~1533 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y6_N3
cyclonev_lcell_comb \regs~545feeder (
// Equation(s):
// \regs~545feeder_combout  = ( \BusW[27]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[27]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~545feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~545feeder .extended_lut = "off";
defparam \regs~545feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~545feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y6_N4
dffeas \regs~545 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~545feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~545_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~545 .is_wysiwyg = "true";
defparam \regs~545 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y6_N44
dffeas \regs~513 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~513_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~513 .is_wysiwyg = "true";
defparam \regs~513 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y7_N42
cyclonev_lcell_comb \regs~353feeder (
// Equation(s):
// \regs~353feeder_combout  = \BusW[27]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\BusW[27]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~353feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~353feeder .extended_lut = "off";
defparam \regs~353feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regs~353feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y7_N44
dffeas \regs~353 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~353feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~353_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~353 .is_wysiwyg = "true";
defparam \regs~353 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y6_N26
dffeas \regs~385 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~385_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~385 .is_wysiwyg = "true";
defparam \regs~385 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y7_N30
cyclonev_lcell_comb \regs~417feeder (
// Equation(s):
// \regs~417feeder_combout  = \BusW[27]~input_o 

	.dataa(gnd),
	.datab(!\BusW[27]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~417feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~417feeder .extended_lut = "off";
defparam \regs~417feeder .lut_mask = 64'h3333333333333333;
defparam \regs~417feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y7_N32
dffeas \regs~417 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~417feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~417_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~417 .is_wysiwyg = "true";
defparam \regs~417 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y6_N56
dffeas \regs~321 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~321_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~321 .is_wysiwyg = "true";
defparam \regs~321 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N54
cyclonev_lcell_comb \regs~2586 (
// Equation(s):
// \regs~2586_combout  = ( !\RA[1]~input_o  & ( (!\RA[0]~input_o  & (((\regs~321_q  & ((!\RA[2]~input_o )))))) # (\RA[0]~input_o  & ((((\RA[2]~input_o ))) # (\regs~353_q ))) ) ) # ( \RA[1]~input_o  & ( ((!\RA[0]~input_o  & (\regs~385_q  & ((!\RA[2]~input_o 
// )))) # (\RA[0]~input_o  & (((\RA[2]~input_o ) # (\regs~417_q ))))) ) )

	.dataa(!\regs~353_q ),
	.datab(!\RA[0]~input_o ),
	.datac(!\regs~385_q ),
	.datad(!\regs~417_q ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\RA[2]~input_o ),
	.datag(!\regs~321_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2586_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2586 .extended_lut = "on";
defparam \regs~2586 .lut_mask = 64'h1D1D0C3F33333333;
defparam \regs~2586 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y6_N51
cyclonev_lcell_comb \regs~481feeder (
// Equation(s):
// \regs~481feeder_combout  = ( \BusW[27]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[27]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~481feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~481feeder .extended_lut = "off";
defparam \regs~481feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~481feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y6_N53
dffeas \regs~481 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~481feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3178_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~481_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~481 .is_wysiwyg = "true";
defparam \regs~481 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y6_N20
dffeas \regs~449 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3180_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~449_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~449 .is_wysiwyg = "true";
defparam \regs~449 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y6_N18
cyclonev_lcell_comb \regs~1525 (
// Equation(s):
// \regs~1525_combout  = ( !\RA[1]~input_o  & ( ((!\RA[2]~input_o  & (((\regs~2586_combout )))) # (\RA[2]~input_o  & ((!\regs~2586_combout  & (\regs~449_q )) # (\regs~2586_combout  & ((\regs~481_q )))))) ) ) # ( \RA[1]~input_o  & ( (!\RA[2]~input_o  & 
// ((((\regs~2586_combout ))))) # (\RA[2]~input_o  & ((!\regs~2586_combout  & (((\regs~513_q )))) # (\regs~2586_combout  & (\regs~545_q )))) ) )

	.dataa(!\regs~545_q ),
	.datab(!\RA[2]~input_o ),
	.datac(!\regs~513_q ),
	.datad(!\regs~2586_combout ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~481_q ),
	.datag(!\regs~449_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1525_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1525 .extended_lut = "on";
defparam \regs~1525 .lut_mask = 64'h03CC03DD03FF03DD;
defparam \regs~1525 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y3_N27
cyclonev_lcell_comb \regs~225feeder (
// Equation(s):
// \regs~225feeder_combout  = \BusW[27]~input_o 

	.dataa(!\BusW[27]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~225feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~225feeder .extended_lut = "off";
defparam \regs~225feeder .lut_mask = 64'h5555555555555555;
defparam \regs~225feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y3_N28
dffeas \regs~225 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~225feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3174_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~225_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~225 .is_wysiwyg = "true";
defparam \regs~225 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y3_N18
cyclonev_lcell_comb \regs~289feeder (
// Equation(s):
// \regs~289feeder_combout  = ( \BusW[27]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[27]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~289feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~289feeder .extended_lut = "off";
defparam \regs~289feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~289feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y3_N19
dffeas \regs~289 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~289feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~289_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~289 .is_wysiwyg = "true";
defparam \regs~289 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y3_N38
dffeas \regs~257 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~257_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~257 .is_wysiwyg = "true";
defparam \regs~257 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y3_N50
dffeas \regs~129 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~129_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~129 .is_wysiwyg = "true";
defparam \regs~129 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y3_N44
dffeas \regs~97 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3190_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~97_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~97 .is_wysiwyg = "true";
defparam \regs~97 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y3_N50
dffeas \regs~161 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3191_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~161_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~161 .is_wysiwyg = "true";
defparam \regs~161 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y3_N8
dffeas \regs~65 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3192_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~65_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~65 .is_wysiwyg = "true";
defparam \regs~65 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N6
cyclonev_lcell_comb \regs~2582 (
// Equation(s):
// \regs~2582_combout  = ( !\RA[1]~input_o  & ( (!\RA[0]~input_o  & (!\RA[2]~input_o  & (\regs~65_q ))) # (\RA[0]~input_o  & ((((\regs~97_q ))) # (\RA[2]~input_o ))) ) ) # ( \RA[1]~input_o  & ( (!\RA[0]~input_o  & (!\RA[2]~input_o  & (\regs~129_q ))) # 
// (\RA[0]~input_o  & ((((\regs~161_q ))) # (\RA[2]~input_o ))) ) )

	.dataa(!\RA[0]~input_o ),
	.datab(!\RA[2]~input_o ),
	.datac(!\regs~129_q ),
	.datad(!\regs~97_q ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~161_q ),
	.datag(!\regs~65_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2582_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2582 .extended_lut = "on";
defparam \regs~2582 .lut_mask = 64'h195D1919195D5D5D;
defparam \regs~2582 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y3_N14
dffeas \regs~193 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3176_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~193_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~193 .is_wysiwyg = "true";
defparam \regs~193 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y3_N12
cyclonev_lcell_comb \regs~1521 (
// Equation(s):
// \regs~1521_combout  = ( !\RA[1]~input_o  & ( ((!\RA[2]~input_o  & (((\regs~2582_combout )))) # (\RA[2]~input_o  & ((!\regs~2582_combout  & ((\regs~193_q ))) # (\regs~2582_combout  & (\regs~225_q ))))) ) ) # ( \RA[1]~input_o  & ( ((!\RA[2]~input_o  & 
// (((\regs~2582_combout )))) # (\RA[2]~input_o  & ((!\regs~2582_combout  & ((\regs~257_q ))) # (\regs~2582_combout  & (\regs~289_q ))))) ) )

	.dataa(!\regs~225_q ),
	.datab(!\regs~289_q ),
	.datac(!\regs~257_q ),
	.datad(!\RA[2]~input_o ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~2582_combout ),
	.datag(!\regs~193_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1521_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1521 .extended_lut = "on";
defparam \regs~1521 .lut_mask = 64'h000F000FFF55FF33;
defparam \regs~1521 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y2_N38
dffeas \regs~801 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3183_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~801_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~801 .is_wysiwyg = "true";
defparam \regs~801 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y6_N32
dffeas \regs~769 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3185_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~769_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~769 .is_wysiwyg = "true";
defparam \regs~769 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y8_N9
cyclonev_lcell_comb \regs~673feeder (
// Equation(s):
// \regs~673feeder_combout  = ( \BusW[27]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[27]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~673feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~673feeder .extended_lut = "off";
defparam \regs~673feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~673feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y8_N11
dffeas \regs~673 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~673feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3199_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~673_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~673 .is_wysiwyg = "true";
defparam \regs~673 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y6_N44
dffeas \regs~641 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~641_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~641 .is_wysiwyg = "true";
defparam \regs~641 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y8_N33
cyclonev_lcell_comb \regs~609feeder (
// Equation(s):
// \regs~609feeder_combout  = ( \BusW[27]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[27]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~609feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~609feeder .extended_lut = "off";
defparam \regs~609feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~609feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y8_N35
dffeas \regs~609 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~609feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3198_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~609_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~609 .is_wysiwyg = "true";
defparam \regs~609 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y6_N50
dffeas \regs~577 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3200_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~577_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~577 .is_wysiwyg = "true";
defparam \regs~577 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y6_N48
cyclonev_lcell_comb \regs~2590 (
// Equation(s):
// \regs~2590_combout  = ( !\RA[1]~input_o  & ( (!\RA[2]~input_o  & (((!\RA[0]~input_o  & (\regs~577_q )) # (\RA[0]~input_o  & ((\regs~609_q )))))) # (\RA[2]~input_o  & ((((\RA[0]~input_o ))))) ) ) # ( \RA[1]~input_o  & ( (!\RA[2]~input_o  & 
// ((!\RA[0]~input_o  & (((\regs~641_q )))) # (\RA[0]~input_o  & (\regs~673_q )))) # (\RA[2]~input_o  & ((((\RA[0]~input_o ))))) ) )

	.dataa(!\RA[2]~input_o ),
	.datab(!\regs~673_q ),
	.datac(!\regs~641_q ),
	.datad(!\RA[0]~input_o ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~609_q ),
	.datag(!\regs~577_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2590_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2590 .extended_lut = "on";
defparam \regs~2590 .lut_mask = 64'h0A550A770AFF0A77;
defparam \regs~2590 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y6_N6
cyclonev_lcell_comb \regs~737feeder (
// Equation(s):
// \regs~737feeder_combout  = ( \BusW[27]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[27]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~737feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~737feeder .extended_lut = "off";
defparam \regs~737feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~737feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y6_N8
dffeas \regs~737 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~737feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3182_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~737_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~737 .is_wysiwyg = "true";
defparam \regs~737 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y6_N14
dffeas \regs~705 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3184_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~705_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~705 .is_wysiwyg = "true";
defparam \regs~705 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y6_N12
cyclonev_lcell_comb \regs~1529 (
// Equation(s):
// \regs~1529_combout  = ( !\RA[1]~input_o  & ( ((!\RA[2]~input_o  & (((\regs~2590_combout )))) # (\RA[2]~input_o  & ((!\regs~2590_combout  & (\regs~705_q )) # (\regs~2590_combout  & ((\regs~737_q )))))) ) ) # ( \RA[1]~input_o  & ( (!\RA[2]~input_o  & 
// ((((\regs~2590_combout ))))) # (\RA[2]~input_o  & ((!\regs~2590_combout  & (((\regs~769_q )))) # (\regs~2590_combout  & (\regs~801_q )))) ) )

	.dataa(!\regs~801_q ),
	.datab(!\RA[2]~input_o ),
	.datac(!\regs~769_q ),
	.datad(!\regs~2590_combout ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~737_q ),
	.datag(!\regs~705_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1529_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1529 .extended_lut = "on";
defparam \regs~1529 .lut_mask = 64'h03CC03DD03FF03DD;
defparam \regs~1529 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y6_N27
cyclonev_lcell_comb \regs~1537 (
// Equation(s):
// \regs~1537_combout  = ( \regs~1521_combout  & ( \regs~1529_combout  & ( (!\RA[3]~input_o ) # ((!\RA[4]~input_o  & ((\regs~1525_combout ))) # (\RA[4]~input_o  & (\regs~1533_combout ))) ) ) ) # ( !\regs~1521_combout  & ( \regs~1529_combout  & ( 
// (!\RA[4]~input_o  & (((\RA[3]~input_o  & \regs~1525_combout )))) # (\RA[4]~input_o  & (((!\RA[3]~input_o )) # (\regs~1533_combout ))) ) ) ) # ( \regs~1521_combout  & ( !\regs~1529_combout  & ( (!\RA[4]~input_o  & (((!\RA[3]~input_o ) # (\regs~1525_combout 
// )))) # (\RA[4]~input_o  & (\regs~1533_combout  & (\RA[3]~input_o ))) ) ) ) # ( !\regs~1521_combout  & ( !\regs~1529_combout  & ( (\RA[3]~input_o  & ((!\RA[4]~input_o  & ((\regs~1525_combout ))) # (\RA[4]~input_o  & (\regs~1533_combout )))) ) ) )

	.dataa(!\RA[4]~input_o ),
	.datab(!\regs~1533_combout ),
	.datac(!\RA[3]~input_o ),
	.datad(!\regs~1525_combout ),
	.datae(!\regs~1521_combout ),
	.dataf(!\regs~1529_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1537_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1537 .extended_lut = "off";
defparam \regs~1537 .lut_mask = 64'h010BA1AB515BF1FB;
defparam \regs~1537 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N52
cyclonev_io_ibuf \BusW[28]~input (
	.i(BusW[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\BusW[28]~input_o ));
// synopsys translate_off
defparam \BusW[28]~input .bus_hold = "false";
defparam \BusW[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X61_Y7_N24
cyclonev_lcell_comb \regs~610feeder (
// Equation(s):
// \regs~610feeder_combout  = ( \BusW[28]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[28]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~610feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~610feeder .extended_lut = "off";
defparam \regs~610feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~610feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y7_N25
dffeas \regs~610 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~610feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3198_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~610_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~610 .is_wysiwyg = "true";
defparam \regs~610 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y7_N8
dffeas \regs~642 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~642_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~642 .is_wysiwyg = "true";
defparam \regs~642 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y8_N18
cyclonev_lcell_comb \regs~674feeder (
// Equation(s):
// \regs~674feeder_combout  = \BusW[28]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\BusW[28]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~674feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~674feeder .extended_lut = "off";
defparam \regs~674feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regs~674feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y8_N19
dffeas \regs~674 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~674feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3199_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~674_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~674 .is_wysiwyg = "true";
defparam \regs~674 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y7_N44
dffeas \regs~578 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3200_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~578_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~578 .is_wysiwyg = "true";
defparam \regs~578 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y7_N42
cyclonev_lcell_comb \regs~2606 (
// Equation(s):
// \regs~2606_combout  = ( !\RA[1]~input_o  & ( (!\RA[0]~input_o  & (((\regs~578_q  & (!\RA[2]~input_o ))))) # (\RA[0]~input_o  & ((((\RA[2]~input_o ))) # (\regs~610_q ))) ) ) # ( \RA[1]~input_o  & ( (!\RA[0]~input_o  & (((\regs~642_q  & (!\RA[2]~input_o 
// ))))) # (\RA[0]~input_o  & ((((\regs~674_q ) # (\RA[2]~input_o ))))) ) )

	.dataa(!\RA[0]~input_o ),
	.datab(!\regs~610_q ),
	.datac(!\regs~642_q ),
	.datad(!\RA[2]~input_o ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~674_q ),
	.datag(!\regs~578_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2606_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2606 .extended_lut = "on";
defparam \regs~2606 .lut_mask = 64'h1B550A551B555F55;
defparam \regs~2606 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y7_N57
cyclonev_lcell_comb \regs~802feeder (
// Equation(s):
// \regs~802feeder_combout  = ( \BusW[28]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[28]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~802feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~802feeder .extended_lut = "off";
defparam \regs~802feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~802feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y7_N59
dffeas \regs~802 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~802feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3183_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~802_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~802 .is_wysiwyg = "true";
defparam \regs~802 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y7_N44
dffeas \regs~770 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3185_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~770_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~770 .is_wysiwyg = "true";
defparam \regs~770 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y6_N11
dffeas \regs~738 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3182_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~738_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~738 .is_wysiwyg = "true";
defparam \regs~738 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y7_N32
dffeas \regs~706 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3184_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~706_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~706 .is_wysiwyg = "true";
defparam \regs~706 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y7_N30
cyclonev_lcell_comb \regs~1546 (
// Equation(s):
// \regs~1546_combout  = ( !\RA[1]~input_o  & ( (!\regs~2606_combout  & (((\regs~706_q  & ((\RA[2]~input_o )))))) # (\regs~2606_combout  & ((((!\RA[2]~input_o ) # (\regs~738_q ))))) ) ) # ( \RA[1]~input_o  & ( (!\regs~2606_combout  & (((\regs~770_q  & 
// ((\RA[2]~input_o )))))) # (\regs~2606_combout  & ((((!\RA[2]~input_o ))) # (\regs~802_q ))) ) )

	.dataa(!\regs~2606_combout ),
	.datab(!\regs~802_q ),
	.datac(!\regs~770_q ),
	.datad(!\regs~738_q ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\RA[2]~input_o ),
	.datag(!\regs~706_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1546_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1546 .extended_lut = "on";
defparam \regs~1546 .lut_mask = 64'h555555550A5F1B1B;
defparam \regs~1546 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y7_N53
dffeas \regs~482 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3178_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~482_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~482 .is_wysiwyg = "true";
defparam \regs~482 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y5_N29
dffeas \regs~546 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~546_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~546 .is_wysiwyg = "true";
defparam \regs~546 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y7_N32
dffeas \regs~514 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~514_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~514 .is_wysiwyg = "true";
defparam \regs~514 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y8_N46
dffeas \regs~354 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~354_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~354 .is_wysiwyg = "true";
defparam \regs~354 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y7_N44
dffeas \regs~386 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~386_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~386 .is_wysiwyg = "true";
defparam \regs~386 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y7_N48
cyclonev_lcell_comb \regs~418feeder (
// Equation(s):
// \regs~418feeder_combout  = ( \BusW[28]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[28]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~418feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~418feeder .extended_lut = "off";
defparam \regs~418feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~418feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y7_N49
dffeas \regs~418 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~418feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~418_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~418 .is_wysiwyg = "true";
defparam \regs~418 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y7_N20
dffeas \regs~322 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~322_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~322 .is_wysiwyg = "true";
defparam \regs~322 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y7_N18
cyclonev_lcell_comb \regs~2602 (
// Equation(s):
// \regs~2602_combout  = ( !\RA[1]~input_o  & ( (!\RA[2]~input_o  & (((!\RA[0]~input_o  & ((\regs~322_q ))) # (\RA[0]~input_o  & (\regs~354_q ))))) # (\RA[2]~input_o  & ((((\RA[0]~input_o ))))) ) ) # ( \RA[1]~input_o  & ( (!\RA[2]~input_o  & 
// (((!\RA[0]~input_o  & (\regs~386_q )) # (\RA[0]~input_o  & ((\regs~418_q )))))) # (\RA[2]~input_o  & ((((\RA[0]~input_o ))))) ) )

	.dataa(!\RA[2]~input_o ),
	.datab(!\regs~354_q ),
	.datac(!\regs~386_q ),
	.datad(!\regs~418_q ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\RA[0]~input_o ),
	.datag(!\regs~322_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2602_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2602 .extended_lut = "on";
defparam \regs~2602 .lut_mask = 64'h0A0A0A0A777755FF;
defparam \regs~2602 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y7_N14
dffeas \regs~450 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3180_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~450_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~450 .is_wysiwyg = "true";
defparam \regs~450 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y7_N12
cyclonev_lcell_comb \regs~1542 (
// Equation(s):
// \regs~1542_combout  = ( !\RA[1]~input_o  & ( ((!\RA[2]~input_o  & (((\regs~2602_combout )))) # (\RA[2]~input_o  & ((!\regs~2602_combout  & ((\regs~450_q ))) # (\regs~2602_combout  & (\regs~482_q ))))) ) ) # ( \RA[1]~input_o  & ( ((!\RA[2]~input_o  & 
// (((\regs~2602_combout )))) # (\RA[2]~input_o  & ((!\regs~2602_combout  & ((\regs~514_q ))) # (\regs~2602_combout  & (\regs~546_q ))))) ) )

	.dataa(!\regs~482_q ),
	.datab(!\regs~546_q ),
	.datac(!\regs~514_q ),
	.datad(!\RA[2]~input_o ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~2602_combout ),
	.datag(!\regs~450_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1542_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1542 .extended_lut = "on";
defparam \regs~1542 .lut_mask = 64'h000F000FFF55FF33;
defparam \regs~1542 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y6_N32
dffeas \regs~290 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~290_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~290 .is_wysiwyg = "true";
defparam \regs~290 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y3_N56
dffeas \regs~258 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~258_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~258 .is_wysiwyg = "true";
defparam \regs~258 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y5_N27
cyclonev_lcell_comb \regs~98feeder (
// Equation(s):
// \regs~98feeder_combout  = \BusW[28]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\BusW[28]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~98feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~98feeder .extended_lut = "off";
defparam \regs~98feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regs~98feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y5_N29
dffeas \regs~98 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~98feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3190_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~98_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~98 .is_wysiwyg = "true";
defparam \regs~98 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y3_N20
dffeas \regs~130 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~130_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~130 .is_wysiwyg = "true";
defparam \regs~130 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y5_N15
cyclonev_lcell_comb \regs~162feeder (
// Equation(s):
// \regs~162feeder_combout  = ( \BusW[28]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[28]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~162feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~162feeder .extended_lut = "off";
defparam \regs~162feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~162feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y5_N16
dffeas \regs~162 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~162feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3191_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~162_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~162 .is_wysiwyg = "true";
defparam \regs~162 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y3_N44
dffeas \regs~66 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3192_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~66_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~66 .is_wysiwyg = "true";
defparam \regs~66 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N42
cyclonev_lcell_comb \regs~2598 (
// Equation(s):
// \regs~2598_combout  = ( !\RA[1]~input_o  & ( (!\RA[0]~input_o  & (((\regs~66_q  & ((!\RA[2]~input_o )))))) # (\RA[0]~input_o  & ((((\RA[2]~input_o ))) # (\regs~98_q ))) ) ) # ( \RA[1]~input_o  & ( (!\RA[0]~input_o  & (((\regs~130_q  & ((!\RA[2]~input_o 
// )))))) # (\RA[0]~input_o  & ((((\RA[2]~input_o ) # (\regs~162_q ))))) ) )

	.dataa(!\RA[0]~input_o ),
	.datab(!\regs~98_q ),
	.datac(!\regs~130_q ),
	.datad(!\regs~162_q ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\RA[2]~input_o ),
	.datag(!\regs~66_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2598_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2598 .extended_lut = "on";
defparam \regs~2598 .lut_mask = 64'h1B1B0A5F55555555;
defparam \regs~2598 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y3_N57
cyclonev_lcell_comb \regs~226feeder (
// Equation(s):
// \regs~226feeder_combout  = ( \BusW[28]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[28]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~226feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~226feeder .extended_lut = "off";
defparam \regs~226feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~226feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y3_N58
dffeas \regs~226 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~226feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3174_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~226_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~226 .is_wysiwyg = "true";
defparam \regs~226 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y3_N8
dffeas \regs~194 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3176_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~194_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~194 .is_wysiwyg = "true";
defparam \regs~194 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N6
cyclonev_lcell_comb \regs~1538 (
// Equation(s):
// \regs~1538_combout  = ( !\RA[1]~input_o  & ( ((!\RA[2]~input_o  & (((\regs~2598_combout )))) # (\RA[2]~input_o  & ((!\regs~2598_combout  & (\regs~194_q )) # (\regs~2598_combout  & ((\regs~226_q )))))) ) ) # ( \RA[1]~input_o  & ( (!\RA[2]~input_o  & 
// ((((\regs~2598_combout ))))) # (\RA[2]~input_o  & ((!\regs~2598_combout  & (((\regs~258_q )))) # (\regs~2598_combout  & (\regs~290_q )))) ) )

	.dataa(!\regs~290_q ),
	.datab(!\RA[2]~input_o ),
	.datac(!\regs~258_q ),
	.datad(!\regs~2598_combout ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~226_q ),
	.datag(!\regs~194_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1538_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1538 .extended_lut = "on";
defparam \regs~1538 .lut_mask = 64'h03CC03DD03FF03DD;
defparam \regs~1538 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y3_N29
dffeas \regs~1058 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3187_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1058_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1058 .is_wysiwyg = "true";
defparam \regs~1058 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y3_N2
dffeas \regs~1026 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3189_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1026_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1026 .is_wysiwyg = "true";
defparam \regs~1026 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y3_N50
dffeas \regs~898 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3205_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~898_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~898 .is_wysiwyg = "true";
defparam \regs~898 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N48
cyclonev_lcell_comb \regs~866feeder (
// Equation(s):
// \regs~866feeder_combout  = ( \BusW[28]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[28]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~866feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~866feeder .extended_lut = "off";
defparam \regs~866feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~866feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y3_N50
dffeas \regs~866 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~866feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3202_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~866_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~866 .is_wysiwyg = "true";
defparam \regs~866 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y4_N29
dffeas \regs~930 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~930_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~930 .is_wysiwyg = "true";
defparam \regs~930 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y3_N20
dffeas \regs~834 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3204_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~834_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~834 .is_wysiwyg = "true";
defparam \regs~834 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N18
cyclonev_lcell_comb \regs~2610 (
// Equation(s):
// \regs~2610_combout  = ( !\RA[1]~input_o  & ( (!\RA[0]~input_o  & (!\RA[2]~input_o  & (\regs~834_q ))) # (\RA[0]~input_o  & ((((\regs~866_q ))) # (\RA[2]~input_o ))) ) ) # ( \RA[1]~input_o  & ( (!\RA[0]~input_o  & (!\RA[2]~input_o  & (\regs~898_q ))) # 
// (\RA[0]~input_o  & ((((\regs~930_q ))) # (\RA[2]~input_o ))) ) )

	.dataa(!\RA[0]~input_o ),
	.datab(!\RA[2]~input_o ),
	.datac(!\regs~898_q ),
	.datad(!\regs~866_q ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~930_q ),
	.datag(!\regs~834_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2610_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2610 .extended_lut = "on";
defparam \regs~2610 .lut_mask = 64'h195D1919195D5D5D;
defparam \regs~2610 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y2_N19
dffeas \regs~994 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3186_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~994_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~994 .is_wysiwyg = "true";
defparam \regs~994 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y3_N14
dffeas \regs~962 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3188_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~962_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~962 .is_wysiwyg = "true";
defparam \regs~962 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y3_N12
cyclonev_lcell_comb \regs~1550 (
// Equation(s):
// \regs~1550_combout  = ( !\RA[1]~input_o  & ( ((!\RA[2]~input_o  & (((\regs~2610_combout )))) # (\RA[2]~input_o  & ((!\regs~2610_combout  & (\regs~962_q )) # (\regs~2610_combout  & ((\regs~994_q )))))) ) ) # ( \RA[1]~input_o  & ( (!\RA[2]~input_o  & 
// ((((\regs~2610_combout ))))) # (\RA[2]~input_o  & ((!\regs~2610_combout  & (((\regs~1026_q )))) # (\regs~2610_combout  & (\regs~1058_q )))) ) )

	.dataa(!\regs~1058_q ),
	.datab(!\RA[2]~input_o ),
	.datac(!\regs~1026_q ),
	.datad(!\regs~2610_combout ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~994_q ),
	.datag(!\regs~962_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1550_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1550 .extended_lut = "on";
defparam \regs~1550 .lut_mask = 64'h03CC03DD03FF03DD;
defparam \regs~1550 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y3_N24
cyclonev_lcell_comb \regs~1554 (
// Equation(s):
// \regs~1554_combout  = ( \RA[4]~input_o  & ( \regs~1550_combout  & ( (\RA[3]~input_o ) # (\regs~1546_combout ) ) ) ) # ( !\RA[4]~input_o  & ( \regs~1550_combout  & ( (!\RA[3]~input_o  & ((\regs~1538_combout ))) # (\RA[3]~input_o  & (\regs~1542_combout )) ) 
// ) ) # ( \RA[4]~input_o  & ( !\regs~1550_combout  & ( (\regs~1546_combout  & !\RA[3]~input_o ) ) ) ) # ( !\RA[4]~input_o  & ( !\regs~1550_combout  & ( (!\RA[3]~input_o  & ((\regs~1538_combout ))) # (\RA[3]~input_o  & (\regs~1542_combout )) ) ) )

	.dataa(!\regs~1546_combout ),
	.datab(!\regs~1542_combout ),
	.datac(!\RA[3]~input_o ),
	.datad(!\regs~1538_combout ),
	.datae(!\RA[4]~input_o ),
	.dataf(!\regs~1550_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1554_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1554 .extended_lut = "off";
defparam \regs~1554 .lut_mask = 64'h03F3505003F35F5F;
defparam \regs~1554 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N58
cyclonev_io_ibuf \BusW[29]~input (
	.i(BusW[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\BusW[29]~input_o ));
// synopsys translate_off
defparam \BusW[29]~input .bus_hold = "false";
defparam \BusW[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N33
cyclonev_lcell_comb \regs~995feeder (
// Equation(s):
// \regs~995feeder_combout  = \BusW[29]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\BusW[29]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~995feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~995feeder .extended_lut = "off";
defparam \regs~995feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regs~995feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y5_N34
dffeas \regs~995 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~995feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3186_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~995_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~995 .is_wysiwyg = "true";
defparam \regs~995 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y5_N23
dffeas \regs~1059 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3187_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1059_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1059 .is_wysiwyg = "true";
defparam \regs~1059 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y3_N47
dffeas \regs~1027 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3189_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1027_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1027 .is_wysiwyg = "true";
defparam \regs~1027 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y5_N28
dffeas \regs~867 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3202_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~867_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~867 .is_wysiwyg = "true";
defparam \regs~867 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y3_N14
dffeas \regs~899 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3205_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~899_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~899 .is_wysiwyg = "true";
defparam \regs~899 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N18
cyclonev_lcell_comb \regs~931feeder (
// Equation(s):
// \regs~931feeder_combout  = \BusW[29]~input_o 

	.dataa(gnd),
	.datab(!\BusW[29]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~931feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~931feeder .extended_lut = "off";
defparam \regs~931feeder .lut_mask = 64'h3333333333333333;
defparam \regs~931feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y5_N19
dffeas \regs~931 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~931feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~931_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~931 .is_wysiwyg = "true";
defparam \regs~931 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y3_N56
dffeas \regs~835 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3204_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~835_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~835 .is_wysiwyg = "true";
defparam \regs~835 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N54
cyclonev_lcell_comb \regs~2626 (
// Equation(s):
// \regs~2626_combout  = ( !\RA[1]~input_o  & ( (!\RA[2]~input_o  & ((!\RA[0]~input_o  & (((\regs~835_q )))) # (\RA[0]~input_o  & (\regs~867_q )))) # (\RA[2]~input_o  & ((((\RA[0]~input_o ))))) ) ) # ( \RA[1]~input_o  & ( (!\RA[2]~input_o  & 
// (((!\RA[0]~input_o  & (\regs~899_q )) # (\RA[0]~input_o  & ((\regs~931_q )))))) # (\RA[2]~input_o  & ((((\RA[0]~input_o ))))) ) )

	.dataa(!\RA[2]~input_o ),
	.datab(!\regs~867_q ),
	.datac(!\regs~899_q ),
	.datad(!\RA[0]~input_o ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~931_q ),
	.datag(!\regs~835_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2626_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2626 .extended_lut = "on";
defparam \regs~2626 .lut_mask = 64'h0A770A550A770AFF;
defparam \regs~2626 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y3_N56
dffeas \regs~963 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3188_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~963_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~963 .is_wysiwyg = "true";
defparam \regs~963 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N54
cyclonev_lcell_comb \regs~1567 (
// Equation(s):
// \regs~1567_combout  = ( !\RA[1]~input_o  & ( ((!\RA[2]~input_o  & (((\regs~2626_combout )))) # (\RA[2]~input_o  & ((!\regs~2626_combout  & ((\regs~963_q ))) # (\regs~2626_combout  & (\regs~995_q ))))) ) ) # ( \RA[1]~input_o  & ( ((!\RA[2]~input_o  & 
// (((\regs~2626_combout )))) # (\RA[2]~input_o  & ((!\regs~2626_combout  & ((\regs~1027_q ))) # (\regs~2626_combout  & (\regs~1059_q ))))) ) )

	.dataa(!\regs~995_q ),
	.datab(!\regs~1059_q ),
	.datac(!\regs~1027_q ),
	.datad(!\RA[2]~input_o ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~2626_combout ),
	.datag(!\regs~963_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1567_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1567 .extended_lut = "on";
defparam \regs~1567 .lut_mask = 64'h000F000FFF55FF33;
defparam \regs~1567 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N36
cyclonev_lcell_comb \regs~163feeder (
// Equation(s):
// \regs~163feeder_combout  = ( \BusW[29]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[29]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~163feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~163feeder .extended_lut = "off";
defparam \regs~163feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~163feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y3_N38
dffeas \regs~163 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~163feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3191_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~163_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~163 .is_wysiwyg = "true";
defparam \regs~163 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y3_N56
dffeas \regs~131 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~131_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~131 .is_wysiwyg = "true";
defparam \regs~131 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N24
cyclonev_lcell_comb \regs~99feeder (
// Equation(s):
// \regs~99feeder_combout  = ( \BusW[29]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[29]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~99feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~99feeder .extended_lut = "off";
defparam \regs~99feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~99feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y3_N26
dffeas \regs~99 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~99feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3190_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~99_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~99 .is_wysiwyg = "true";
defparam \regs~99 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y3_N14
dffeas \regs~67 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3192_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~67_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~67 .is_wysiwyg = "true";
defparam \regs~67 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N12
cyclonev_lcell_comb \regs~2614 (
// Equation(s):
// \regs~2614_combout  = ( !\RA[1]~input_o  & ( ((!\RA[2]~input_o  & ((!\RA[0]~input_o  & (\regs~67_q )) # (\RA[0]~input_o  & ((\regs~99_q ))))) # (\RA[2]~input_o  & (((\RA[0]~input_o ))))) ) ) # ( \RA[1]~input_o  & ( (!\RA[2]~input_o  & (((!\RA[0]~input_o  
// & ((\regs~131_q ))) # (\RA[0]~input_o  & (\regs~163_q ))))) # (\RA[2]~input_o  & ((((\RA[0]~input_o ))))) ) )

	.dataa(!\regs~163_q ),
	.datab(!\RA[2]~input_o ),
	.datac(!\regs~131_q ),
	.datad(!\regs~99_q ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\RA[0]~input_o ),
	.datag(!\regs~67_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2614_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2614 .extended_lut = "on";
defparam \regs~2614 .lut_mask = 64'h0C0C0C0C33FF7777;
defparam \regs~2614 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y3_N38
dffeas \regs~259 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~259_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~259 .is_wysiwyg = "true";
defparam \regs~259 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y3_N17
dffeas \regs~291 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~291_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~291 .is_wysiwyg = "true";
defparam \regs~291 .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y5_N53
dffeas \regs~227 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3174_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~227_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~227 .is_wysiwyg = "true";
defparam \regs~227 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y3_N2
dffeas \regs~195 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3176_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~195_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~195 .is_wysiwyg = "true";
defparam \regs~195 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N0
cyclonev_lcell_comb \regs~1555 (
// Equation(s):
// \regs~1555_combout  = ( !\RA[1]~input_o  & ( (!\regs~2614_combout  & (\RA[2]~input_o  & (\regs~195_q ))) # (\regs~2614_combout  & ((!\RA[2]~input_o ) # (((\regs~227_q ))))) ) ) # ( \RA[1]~input_o  & ( (!\regs~2614_combout  & (\RA[2]~input_o  & 
// (\regs~259_q ))) # (\regs~2614_combout  & ((!\RA[2]~input_o ) # (((\regs~291_q ))))) ) )

	.dataa(!\regs~2614_combout ),
	.datab(!\RA[2]~input_o ),
	.datac(!\regs~259_q ),
	.datad(!\regs~291_q ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~227_q ),
	.datag(!\regs~195_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1555_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1555 .extended_lut = "on";
defparam \regs~1555 .lut_mask = 64'h4646465757574657;
defparam \regs~1555 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y6_N53
dffeas \regs~739 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3182_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~739_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~739 .is_wysiwyg = "true";
defparam \regs~739 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y6_N32
dffeas \regs~771 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3185_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~771_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~771 .is_wysiwyg = "true";
defparam \regs~771 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y6_N44
dffeas \regs~643 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~643_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~643 .is_wysiwyg = "true";
defparam \regs~643 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y6_N50
dffeas \regs~675 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3199_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~675_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~675 .is_wysiwyg = "true";
defparam \regs~675 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y7_N21
cyclonev_lcell_comb \regs~611feeder (
// Equation(s):
// \regs~611feeder_combout  = ( \BusW[29]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[29]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~611feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~611feeder .extended_lut = "off";
defparam \regs~611feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~611feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y7_N23
dffeas \regs~611 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~611feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3198_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~611_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~611 .is_wysiwyg = "true";
defparam \regs~611 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y6_N2
dffeas \regs~579 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3200_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~579_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~579 .is_wysiwyg = "true";
defparam \regs~579 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N0
cyclonev_lcell_comb \regs~2622 (
// Equation(s):
// \regs~2622_combout  = ( !\RA[1]~input_o  & ( (!\RA[0]~input_o  & (!\RA[2]~input_o  & (\regs~579_q ))) # (\RA[0]~input_o  & ((((\regs~611_q ))) # (\RA[2]~input_o ))) ) ) # ( \RA[1]~input_o  & ( (!\RA[0]~input_o  & (!\RA[2]~input_o  & (\regs~643_q ))) # 
// (\RA[0]~input_o  & ((((\regs~675_q ))) # (\RA[2]~input_o ))) ) )

	.dataa(!\RA[0]~input_o ),
	.datab(!\RA[2]~input_o ),
	.datac(!\regs~643_q ),
	.datad(!\regs~675_q ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~611_q ),
	.datag(!\regs~579_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2622_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2622 .extended_lut = "on";
defparam \regs~2622 .lut_mask = 64'h1919195D5D5D195D;
defparam \regs~2622 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y6_N48
cyclonev_lcell_comb \regs~803feeder (
// Equation(s):
// \regs~803feeder_combout  = ( \BusW[29]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[29]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~803feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~803feeder .extended_lut = "off";
defparam \regs~803feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~803feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y6_N50
dffeas \regs~803 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~803feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3183_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~803_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~803 .is_wysiwyg = "true";
defparam \regs~803 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y6_N14
dffeas \regs~707 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3184_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~707_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~707 .is_wysiwyg = "true";
defparam \regs~707 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y6_N12
cyclonev_lcell_comb \regs~1563 (
// Equation(s):
// \regs~1563_combout  = ( !\RA[1]~input_o  & ( (!\RA[2]~input_o  & ((((\regs~2622_combout ))))) # (\RA[2]~input_o  & ((!\regs~2622_combout  & (((\regs~707_q )))) # (\regs~2622_combout  & (\regs~739_q )))) ) ) # ( \RA[1]~input_o  & ( (!\RA[2]~input_o  & 
// ((((\regs~2622_combout ))))) # (\RA[2]~input_o  & (((!\regs~2622_combout  & (\regs~771_q )) # (\regs~2622_combout  & ((\regs~803_q )))))) ) )

	.dataa(!\RA[2]~input_o ),
	.datab(!\regs~739_q ),
	.datac(!\regs~771_q ),
	.datad(!\regs~2622_combout ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~803_q ),
	.datag(!\regs~707_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1563_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1563 .extended_lut = "on";
defparam \regs~1563 .lut_mask = 64'h05BB05AA05BB05FF;
defparam \regs~1563 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N57
cyclonev_lcell_comb \regs~547feeder (
// Equation(s):
// \regs~547feeder_combout  = \BusW[29]~input_o 

	.dataa(!\BusW[29]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~547feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~547feeder .extended_lut = "off";
defparam \regs~547feeder .lut_mask = 64'h5555555555555555;
defparam \regs~547feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y6_N58
dffeas \regs~547 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~547feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~547_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~547 .is_wysiwyg = "true";
defparam \regs~547 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y6_N2
dffeas \regs~515 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~515_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~515 .is_wysiwyg = "true";
defparam \regs~515 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y7_N33
cyclonev_lcell_comb \regs~419feeder (
// Equation(s):
// \regs~419feeder_combout  = ( \BusW[29]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[29]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~419feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~419feeder .extended_lut = "off";
defparam \regs~419feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~419feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y7_N34
dffeas \regs~419 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~419feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~419_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~419 .is_wysiwyg = "true";
defparam \regs~419 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y7_N56
dffeas \regs~387 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~387_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~387 .is_wysiwyg = "true";
defparam \regs~387 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y7_N6
cyclonev_lcell_comb \regs~355feeder (
// Equation(s):
// \regs~355feeder_combout  = \BusW[29]~input_o 

	.dataa(gnd),
	.datab(!\BusW[29]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~355feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~355feeder .extended_lut = "off";
defparam \regs~355feeder .lut_mask = 64'h3333333333333333;
defparam \regs~355feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y7_N8
dffeas \regs~355 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~355feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~355_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~355 .is_wysiwyg = "true";
defparam \regs~355 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y7_N38
dffeas \regs~323 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~323_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~323 .is_wysiwyg = "true";
defparam \regs~323 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y7_N36
cyclonev_lcell_comb \regs~2618 (
// Equation(s):
// \regs~2618_combout  = ( !\RA[1]~input_o  & ( (!\RA[0]~input_o  & (((\regs~323_q  & (!\RA[2]~input_o ))))) # (\RA[0]~input_o  & ((((\regs~355_q ) # (\RA[2]~input_o ))))) ) ) # ( \RA[1]~input_o  & ( (!\RA[0]~input_o  & (((\regs~387_q  & (!\RA[2]~input_o 
// ))))) # (\RA[0]~input_o  & ((((\RA[2]~input_o ))) # (\regs~419_q ))) ) )

	.dataa(!\RA[0]~input_o ),
	.datab(!\regs~419_q ),
	.datac(!\regs~387_q ),
	.datad(!\RA[2]~input_o ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~355_q ),
	.datag(!\regs~323_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2618_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2618 .extended_lut = "on";
defparam \regs~2618 .lut_mask = 64'h0A551B555F551B55;
defparam \regs~2618 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N33
cyclonev_lcell_comb \regs~483feeder (
// Equation(s):
// \regs~483feeder_combout  = ( \BusW[29]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[29]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~483feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~483feeder .extended_lut = "off";
defparam \regs~483feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~483feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y6_N35
dffeas \regs~483 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~483feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3178_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~483_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~483 .is_wysiwyg = "true";
defparam \regs~483 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y6_N14
dffeas \regs~451 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3180_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~451_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~451 .is_wysiwyg = "true";
defparam \regs~451 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y6_N12
cyclonev_lcell_comb \regs~1559 (
// Equation(s):
// \regs~1559_combout  = ( !\RA[1]~input_o  & ( ((!\RA[2]~input_o  & (((\regs~2618_combout )))) # (\RA[2]~input_o  & ((!\regs~2618_combout  & (\regs~451_q )) # (\regs~2618_combout  & ((\regs~483_q )))))) ) ) # ( \RA[1]~input_o  & ( (!\RA[2]~input_o  & 
// ((((\regs~2618_combout ))))) # (\RA[2]~input_o  & ((!\regs~2618_combout  & (((\regs~515_q )))) # (\regs~2618_combout  & (\regs~547_q )))) ) )

	.dataa(!\regs~547_q ),
	.datab(!\RA[2]~input_o ),
	.datac(!\regs~515_q ),
	.datad(!\regs~2618_combout ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~483_q ),
	.datag(!\regs~451_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1559_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1559 .extended_lut = "on";
defparam \regs~1559 .lut_mask = 64'h03CC03DD03FF03DD;
defparam \regs~1559 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N18
cyclonev_lcell_comb \regs~1571 (
// Equation(s):
// \regs~1571_combout  = ( \regs~1563_combout  & ( \regs~1559_combout  & ( (!\RA[3]~input_o  & (((\regs~1555_combout )) # (\RA[4]~input_o ))) # (\RA[3]~input_o  & ((!\RA[4]~input_o ) # ((\regs~1567_combout )))) ) ) ) # ( !\regs~1563_combout  & ( 
// \regs~1559_combout  & ( (!\RA[3]~input_o  & (!\RA[4]~input_o  & ((\regs~1555_combout )))) # (\RA[3]~input_o  & ((!\RA[4]~input_o ) # ((\regs~1567_combout )))) ) ) ) # ( \regs~1563_combout  & ( !\regs~1559_combout  & ( (!\RA[3]~input_o  & 
// (((\regs~1555_combout )) # (\RA[4]~input_o ))) # (\RA[3]~input_o  & (\RA[4]~input_o  & (\regs~1567_combout ))) ) ) ) # ( !\regs~1563_combout  & ( !\regs~1559_combout  & ( (!\RA[3]~input_o  & (!\RA[4]~input_o  & ((\regs~1555_combout )))) # (\RA[3]~input_o  
// & (\RA[4]~input_o  & (\regs~1567_combout ))) ) ) )

	.dataa(!\RA[3]~input_o ),
	.datab(!\RA[4]~input_o ),
	.datac(!\regs~1567_combout ),
	.datad(!\regs~1555_combout ),
	.datae(!\regs~1563_combout ),
	.dataf(!\regs~1559_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1571_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1571 .extended_lut = "off";
defparam \regs~1571 .lut_mask = 64'h018923AB45CD67EF;
defparam \regs~1571 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y4_N95
cyclonev_io_ibuf \BusW[30]~input (
	.i(BusW[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\BusW[30]~input_o ));
// synopsys translate_off
defparam \BusW[30]~input .bus_hold = "false";
defparam \BusW[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X77_Y6_N24
cyclonev_lcell_comb \regs~804feeder (
// Equation(s):
// \regs~804feeder_combout  = ( \BusW[30]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[30]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~804feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~804feeder .extended_lut = "off";
defparam \regs~804feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~804feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y6_N26
dffeas \regs~804 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~804feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3183_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~804_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~804 .is_wysiwyg = "true";
defparam \regs~804 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y3_N15
cyclonev_lcell_comb \regs~676feeder (
// Equation(s):
// \regs~676feeder_combout  = ( \BusW[30]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[30]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~676feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~676feeder .extended_lut = "off";
defparam \regs~676feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~676feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y3_N16
dffeas \regs~676 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~676feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3199_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~676_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~676 .is_wysiwyg = "true";
defparam \regs~676 .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y3_N2
dffeas \regs~644 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~644_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~644 .is_wysiwyg = "true";
defparam \regs~644 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N33
cyclonev_lcell_comb \regs~612feeder (
// Equation(s):
// \regs~612feeder_combout  = ( \BusW[30]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[30]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~612feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~612feeder .extended_lut = "off";
defparam \regs~612feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~612feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y6_N34
dffeas \regs~612 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~612feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3198_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~612_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~612 .is_wysiwyg = "true";
defparam \regs~612 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y3_N29
dffeas \regs~580 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3200_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~580_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~580 .is_wysiwyg = "true";
defparam \regs~580 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y3_N27
cyclonev_lcell_comb \regs~2638 (
// Equation(s):
// \regs~2638_combout  = ( !\RA[1]~input_o  & ( (!\RA[0]~input_o  & (((\regs~580_q  & (!\RA[2]~input_o ))))) # (\RA[0]~input_o  & ((((\regs~612_q ) # (\RA[2]~input_o ))))) ) ) # ( \RA[1]~input_o  & ( (!\RA[0]~input_o  & (((\regs~644_q  & (!\RA[2]~input_o 
// ))))) # (\RA[0]~input_o  & ((((\RA[2]~input_o ))) # (\regs~676_q ))) ) )

	.dataa(!\RA[0]~input_o ),
	.datab(!\regs~676_q ),
	.datac(!\regs~644_q ),
	.datad(!\RA[2]~input_o ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~612_q ),
	.datag(!\regs~580_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2638_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2638 .extended_lut = "on";
defparam \regs~2638 .lut_mask = 64'h0A551B555F551B55;
defparam \regs~2638 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y5_N38
dffeas \regs~772 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3185_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~772_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~772 .is_wysiwyg = "true";
defparam \regs~772 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y5_N27
cyclonev_lcell_comb \regs~740feeder (
// Equation(s):
// \regs~740feeder_combout  = ( \BusW[30]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[30]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~740feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~740feeder .extended_lut = "off";
defparam \regs~740feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~740feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y5_N29
dffeas \regs~740 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~740feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3182_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~740_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~740 .is_wysiwyg = "true";
defparam \regs~740 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y5_N2
dffeas \regs~708 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3184_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~708_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~708 .is_wysiwyg = "true";
defparam \regs~708 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N0
cyclonev_lcell_comb \regs~1580 (
// Equation(s):
// \regs~1580_combout  = ( !\RA[1]~input_o  & ( ((!\regs~2638_combout  & (\regs~708_q  & (\RA[2]~input_o ))) # (\regs~2638_combout  & (((!\RA[2]~input_o ) # (\regs~740_q ))))) ) ) # ( \RA[1]~input_o  & ( (!\regs~2638_combout  & (((\regs~772_q  & 
// (\RA[2]~input_o ))))) # (\regs~2638_combout  & ((((!\RA[2]~input_o ))) # (\regs~804_q ))) ) )

	.dataa(!\regs~804_q ),
	.datab(!\regs~2638_combout ),
	.datac(!\regs~772_q ),
	.datad(!\RA[2]~input_o ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~740_q ),
	.datag(!\regs~708_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1580_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1580 .extended_lut = "on";
defparam \regs~1580 .lut_mask = 64'h330C331D333F331D;
defparam \regs~1580 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N27
cyclonev_lcell_comb \regs~996feeder (
// Equation(s):
// \regs~996feeder_combout  = ( \BusW[30]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[30]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~996feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~996feeder .extended_lut = "off";
defparam \regs~996feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~996feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y5_N29
dffeas \regs~996 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~996feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3186_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~996_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~996 .is_wysiwyg = "true";
defparam \regs~996 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y5_N44
dffeas \regs~1028 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3189_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1028_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1028 .is_wysiwyg = "true";
defparam \regs~1028 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y4_N2
dffeas \regs~868 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3202_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~868_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~868 .is_wysiwyg = "true";
defparam \regs~868 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y4_N50
dffeas \regs~900 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3205_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~900_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~900 .is_wysiwyg = "true";
defparam \regs~900 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y4_N8
dffeas \regs~932 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~932_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~932 .is_wysiwyg = "true";
defparam \regs~932 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y4_N20
dffeas \regs~836 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3204_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~836_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~836 .is_wysiwyg = "true";
defparam \regs~836 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N18
cyclonev_lcell_comb \regs~2642 (
// Equation(s):
// \regs~2642_combout  = ( !\RA[1]~input_o  & ( (!\RA[0]~input_o  & (((\regs~836_q  & (!\RA[2]~input_o ))))) # (\RA[0]~input_o  & ((((\RA[2]~input_o ))) # (\regs~868_q ))) ) ) # ( \RA[1]~input_o  & ( (!\RA[0]~input_o  & (((\regs~900_q  & (!\RA[2]~input_o 
// ))))) # (\RA[0]~input_o  & ((((\regs~932_q ) # (\RA[2]~input_o ))))) ) )

	.dataa(!\RA[0]~input_o ),
	.datab(!\regs~868_q ),
	.datac(!\regs~900_q ),
	.datad(!\RA[2]~input_o ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~932_q ),
	.datag(!\regs~836_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2642_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2642 .extended_lut = "on";
defparam \regs~2642 .lut_mask = 64'h1B550A551B555F55;
defparam \regs~2642 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y5_N35
dffeas \regs~1060 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3187_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1060_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1060 .is_wysiwyg = "true";
defparam \regs~1060 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y5_N38
dffeas \regs~964 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3188_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~964_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~964 .is_wysiwyg = "true";
defparam \regs~964 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N36
cyclonev_lcell_comb \regs~1584 (
// Equation(s):
// \regs~1584_combout  = ( !\RA[1]~input_o  & ( (!\RA[2]~input_o  & ((((\regs~2642_combout ))))) # (\RA[2]~input_o  & ((!\regs~2642_combout  & (((\regs~964_q )))) # (\regs~2642_combout  & (\regs~996_q )))) ) ) # ( \RA[1]~input_o  & ( ((!\RA[2]~input_o  & 
// (((\regs~2642_combout )))) # (\RA[2]~input_o  & ((!\regs~2642_combout  & (\regs~1028_q )) # (\regs~2642_combout  & ((\regs~1060_q )))))) ) )

	.dataa(!\regs~996_q ),
	.datab(!\RA[2]~input_o ),
	.datac(!\regs~1028_q ),
	.datad(!\regs~2642_combout ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~1060_q ),
	.datag(!\regs~964_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1584_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1584 .extended_lut = "on";
defparam \regs~1584 .lut_mask = 64'h03DD03CC03DD03FF;
defparam \regs~1584 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y6_N59
dffeas \regs~548 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~548_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~548 .is_wysiwyg = "true";
defparam \regs~548 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y6_N38
dffeas \regs~516 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~516_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~516 .is_wysiwyg = "true";
defparam \regs~516 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y6_N23
dffeas \regs~484 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3178_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~484_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~484 .is_wysiwyg = "true";
defparam \regs~484 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y7_N29
dffeas \regs~356 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~356_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~356 .is_wysiwyg = "true";
defparam \regs~356 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y7_N32
dffeas \regs~388 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~388_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~388 .is_wysiwyg = "true";
defparam \regs~388 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y7_N31
dffeas \regs~420 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~420_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~420 .is_wysiwyg = "true";
defparam \regs~420 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y7_N14
dffeas \regs~324 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~324_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~324 .is_wysiwyg = "true";
defparam \regs~324 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y7_N12
cyclonev_lcell_comb \regs~2634 (
// Equation(s):
// \regs~2634_combout  = ( !\RA[1]~input_o  & ( (!\RA[0]~input_o  & (((\regs~324_q  & (!\RA[2]~input_o ))))) # (\RA[0]~input_o  & ((((\RA[2]~input_o ))) # (\regs~356_q ))) ) ) # ( \RA[1]~input_o  & ( ((!\RA[0]~input_o  & (\regs~388_q  & (!\RA[2]~input_o ))) 
// # (\RA[0]~input_o  & (((\regs~420_q ) # (\RA[2]~input_o ))))) ) )

	.dataa(!\regs~356_q ),
	.datab(!\RA[0]~input_o ),
	.datac(!\regs~388_q ),
	.datad(!\RA[2]~input_o ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~420_q ),
	.datag(!\regs~324_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2634_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2634 .extended_lut = "on";
defparam \regs~2634 .lut_mask = 64'h1D330C331D333F33;
defparam \regs~2634 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y6_N20
dffeas \regs~452 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3180_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~452_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~452 .is_wysiwyg = "true";
defparam \regs~452 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y6_N18
cyclonev_lcell_comb \regs~1576 (
// Equation(s):
// \regs~1576_combout  = ( !\RA[1]~input_o  & ( ((!\RA[2]~input_o  & (((\regs~2634_combout )))) # (\RA[2]~input_o  & ((!\regs~2634_combout  & (\regs~452_q )) # (\regs~2634_combout  & ((\regs~484_q )))))) ) ) # ( \RA[1]~input_o  & ( (!\RA[2]~input_o  & 
// ((((\regs~2634_combout ))))) # (\RA[2]~input_o  & (((!\regs~2634_combout  & ((\regs~516_q ))) # (\regs~2634_combout  & (\regs~548_q ))))) ) )

	.dataa(!\regs~548_q ),
	.datab(!\RA[2]~input_o ),
	.datac(!\regs~516_q ),
	.datad(!\regs~484_q ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~2634_combout ),
	.datag(!\regs~452_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1576_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1576 .extended_lut = "on";
defparam \regs~1576 .lut_mask = 64'h03030303CCFFDDDD;
defparam \regs~1576 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y3_N32
dffeas \regs~132 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~132_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~132 .is_wysiwyg = "true";
defparam \regs~132 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y3_N23
dffeas \regs~164 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3191_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~164_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~164 .is_wysiwyg = "true";
defparam \regs~164 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y3_N46
dffeas \regs~100 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3190_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~100_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~100 .is_wysiwyg = "true";
defparam \regs~100 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y3_N53
dffeas \regs~68 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3192_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~68_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~68 .is_wysiwyg = "true";
defparam \regs~68 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y3_N51
cyclonev_lcell_comb \regs~2630 (
// Equation(s):
// \regs~2630_combout  = ( !\RA[1]~input_o  & ( (!\RA[0]~input_o  & (!\RA[2]~input_o  & (\regs~68_q ))) # (\RA[0]~input_o  & ((((\regs~100_q ))) # (\RA[2]~input_o ))) ) ) # ( \RA[1]~input_o  & ( (!\RA[0]~input_o  & (!\RA[2]~input_o  & (\regs~132_q ))) # 
// (\RA[0]~input_o  & ((((\regs~164_q ))) # (\RA[2]~input_o ))) ) )

	.dataa(!\RA[0]~input_o ),
	.datab(!\RA[2]~input_o ),
	.datac(!\regs~132_q ),
	.datad(!\regs~164_q ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~100_q ),
	.datag(!\regs~68_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2630_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2630 .extended_lut = "on";
defparam \regs~2630 .lut_mask = 64'h1919195D5D5D195D;
defparam \regs~2630 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y3_N8
dffeas \regs~260 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~260_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~260 .is_wysiwyg = "true";
defparam \regs~260 .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y5_N14
dffeas \regs~292 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~292_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~292 .is_wysiwyg = "true";
defparam \regs~292 .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y5_N32
dffeas \regs~228 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3174_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~228_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~228 .is_wysiwyg = "true";
defparam \regs~228 .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y5_N56
dffeas \regs~196 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3176_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~196_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~196 .is_wysiwyg = "true";
defparam \regs~196 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y5_N54
cyclonev_lcell_comb \regs~1572 (
// Equation(s):
// \regs~1572_combout  = ( !\RA[1]~input_o  & ( (!\RA[2]~input_o  & (\regs~2630_combout )) # (\RA[2]~input_o  & ((!\regs~2630_combout  & (\regs~196_q )) # (\regs~2630_combout  & (((\regs~228_q )))))) ) ) # ( \RA[1]~input_o  & ( (!\RA[2]~input_o  & 
// (\regs~2630_combout )) # (\RA[2]~input_o  & ((!\regs~2630_combout  & (\regs~260_q )) # (\regs~2630_combout  & (((\regs~292_q )))))) ) )

	.dataa(!\RA[2]~input_o ),
	.datab(!\regs~2630_combout ),
	.datac(!\regs~260_q ),
	.datad(!\regs~292_q ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~228_q ),
	.datag(!\regs~196_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1572_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1572 .extended_lut = "on";
defparam \regs~1572 .lut_mask = 64'h2626263737372637;
defparam \regs~1572 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N30
cyclonev_lcell_comb \regs~1588 (
// Equation(s):
// \regs~1588_combout  = ( \RA[3]~input_o  & ( \regs~1572_combout  & ( (!\RA[4]~input_o  & ((\regs~1576_combout ))) # (\RA[4]~input_o  & (\regs~1584_combout )) ) ) ) # ( !\RA[3]~input_o  & ( \regs~1572_combout  & ( (!\RA[4]~input_o ) # (\regs~1580_combout ) 
// ) ) ) # ( \RA[3]~input_o  & ( !\regs~1572_combout  & ( (!\RA[4]~input_o  & ((\regs~1576_combout ))) # (\RA[4]~input_o  & (\regs~1584_combout )) ) ) ) # ( !\RA[3]~input_o  & ( !\regs~1572_combout  & ( (\regs~1580_combout  & \RA[4]~input_o ) ) ) )

	.dataa(!\regs~1580_combout ),
	.datab(!\regs~1584_combout ),
	.datac(!\RA[4]~input_o ),
	.datad(!\regs~1576_combout ),
	.datae(!\RA[3]~input_o ),
	.dataf(!\regs~1572_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1588_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1588 .extended_lut = "off";
defparam \regs~1588 .lut_mask = 64'h050503F3F5F503F3;
defparam \regs~1588 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N1
cyclonev_io_ibuf \BusW[31]~input (
	.i(BusW[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\BusW[31]~input_o ));
// synopsys translate_off
defparam \BusW[31]~input .bus_hold = "false";
defparam \BusW[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X64_Y3_N37
dffeas \regs~165 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3191_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~165_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~165 .is_wysiwyg = "true";
defparam \regs~165 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y3_N32
dffeas \regs~133 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~133_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~133 .is_wysiwyg = "true";
defparam \regs~133 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y3_N28
dffeas \regs~101 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3190_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~101_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~101 .is_wysiwyg = "true";
defparam \regs~101 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y3_N20
dffeas \regs~69 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3192_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~69_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~69 .is_wysiwyg = "true";
defparam \regs~69 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N18
cyclonev_lcell_comb \regs~2646 (
// Equation(s):
// \regs~2646_combout  = ( !\RA[1]~input_o  & ( (!\RA[2]~input_o  & (((!\RA[0]~input_o  & (\regs~69_q )) # (\RA[0]~input_o  & ((\regs~101_q )))))) # (\RA[2]~input_o  & ((((\RA[0]~input_o ))))) ) ) # ( \RA[1]~input_o  & ( (!\RA[2]~input_o  & 
// (((!\RA[0]~input_o  & ((\regs~133_q ))) # (\RA[0]~input_o  & (\regs~165_q ))))) # (\RA[2]~input_o  & ((((\RA[0]~input_o ))))) ) )

	.dataa(!\RA[2]~input_o ),
	.datab(!\regs~165_q ),
	.datac(!\regs~133_q ),
	.datad(!\regs~101_q ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\RA[0]~input_o ),
	.datag(!\regs~69_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2646_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2646 .extended_lut = "on";
defparam \regs~2646 .lut_mask = 64'h0A0A0A0A55FF7777;
defparam \regs~2646 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y6_N15
cyclonev_lcell_comb \regs~293feeder (
// Equation(s):
// \regs~293feeder_combout  = ( \BusW[31]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[31]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~293feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~293feeder .extended_lut = "off";
defparam \regs~293feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~293feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y6_N17
dffeas \regs~293 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~293feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~293_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~293 .is_wysiwyg = "true";
defparam \regs~293 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y3_N32
dffeas \regs~261 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~261_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~261 .is_wysiwyg = "true";
defparam \regs~261 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y5_N3
cyclonev_lcell_comb \regs~229feeder (
// Equation(s):
// \regs~229feeder_combout  = ( \BusW[31]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[31]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~229feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~229feeder .extended_lut = "off";
defparam \regs~229feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~229feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y5_N5
dffeas \regs~229 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~229feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3174_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~229_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~229 .is_wysiwyg = "true";
defparam \regs~229 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y3_N14
dffeas \regs~197 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3176_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~197_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~197 .is_wysiwyg = "true";
defparam \regs~197 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N12
cyclonev_lcell_comb \regs~1589 (
// Equation(s):
// \regs~1589_combout  = ( !\RA[1]~input_o  & ( (!\regs~2646_combout  & (((\regs~197_q  & ((\RA[2]~input_o )))))) # (\regs~2646_combout  & ((((!\RA[2]~input_o ) # (\regs~229_q ))))) ) ) # ( \RA[1]~input_o  & ( (!\regs~2646_combout  & (((\regs~261_q  & 
// ((\RA[2]~input_o )))))) # (\regs~2646_combout  & ((((!\RA[2]~input_o ))) # (\regs~293_q ))) ) )

	.dataa(!\regs~2646_combout ),
	.datab(!\regs~293_q ),
	.datac(!\regs~261_q ),
	.datad(!\regs~229_q ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\RA[2]~input_o ),
	.datag(!\regs~197_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1589_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1589 .extended_lut = "on";
defparam \regs~1589 .lut_mask = 64'h555555550A5F1B1B;
defparam \regs~1589 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y7_N56
dffeas \regs~805 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3183_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~805_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~805 .is_wysiwyg = "true";
defparam \regs~805 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y7_N50
dffeas \regs~773 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3185_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~773_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~773 .is_wysiwyg = "true";
defparam \regs~773 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y7_N9
cyclonev_lcell_comb \regs~741feeder (
// Equation(s):
// \regs~741feeder_combout  = ( \BusW[31]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[31]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~741feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~741feeder .extended_lut = "off";
defparam \regs~741feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~741feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y7_N11
dffeas \regs~741 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~741feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3182_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~741_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~741 .is_wysiwyg = "true";
defparam \regs~741 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y8_N27
cyclonev_lcell_comb \regs~677feeder (
// Equation(s):
// \regs~677feeder_combout  = ( \BusW[31]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[31]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~677feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~677feeder .extended_lut = "off";
defparam \regs~677feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~677feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y8_N28
dffeas \regs~677 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~677feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3199_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~677_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~677 .is_wysiwyg = "true";
defparam \regs~677 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y7_N14
dffeas \regs~645 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~645_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~645 .is_wysiwyg = "true";
defparam \regs~645 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y7_N20
dffeas \regs~613 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3198_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~613_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~613 .is_wysiwyg = "true";
defparam \regs~613 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y7_N50
dffeas \regs~581 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3200_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~581_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~581 .is_wysiwyg = "true";
defparam \regs~581 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y7_N48
cyclonev_lcell_comb \regs~2654 (
// Equation(s):
// \regs~2654_combout  = ( !\RA[1]~input_o  & ( ((!\RA[0]~input_o  & (\regs~581_q  & (!\RA[2]~input_o ))) # (\RA[0]~input_o  & (((\regs~613_q ) # (\RA[2]~input_o ))))) ) ) # ( \RA[1]~input_o  & ( (!\RA[0]~input_o  & (((\regs~645_q  & (!\RA[2]~input_o ))))) # 
// (\RA[0]~input_o  & ((((\RA[2]~input_o ))) # (\regs~677_q ))) ) )

	.dataa(!\regs~677_q ),
	.datab(!\RA[0]~input_o ),
	.datac(!\regs~645_q ),
	.datad(!\RA[2]~input_o ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~613_q ),
	.datag(!\regs~581_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2654_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2654 .extended_lut = "on";
defparam \regs~2654 .lut_mask = 64'h0C331D333F331D33;
defparam \regs~2654 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y7_N8
dffeas \regs~709 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3184_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~709_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~709 .is_wysiwyg = "true";
defparam \regs~709 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y7_N6
cyclonev_lcell_comb \regs~1597 (
// Equation(s):
// \regs~1597_combout  = ( !\RA[1]~input_o  & ( ((!\RA[2]~input_o  & (((\regs~2654_combout )))) # (\RA[2]~input_o  & ((!\regs~2654_combout  & (\regs~709_q )) # (\regs~2654_combout  & ((\regs~741_q )))))) ) ) # ( \RA[1]~input_o  & ( (!\RA[2]~input_o  & 
// ((((\regs~2654_combout ))))) # (\RA[2]~input_o  & (((!\regs~2654_combout  & ((\regs~773_q ))) # (\regs~2654_combout  & (\regs~805_q ))))) ) )

	.dataa(!\regs~805_q ),
	.datab(!\RA[2]~input_o ),
	.datac(!\regs~773_q ),
	.datad(!\regs~741_q ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~2654_combout ),
	.datag(!\regs~709_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1597_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1597 .extended_lut = "on";
defparam \regs~1597 .lut_mask = 64'h03030303CCFFDDDD;
defparam \regs~1597 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N24
cyclonev_lcell_comb \regs~869feeder (
// Equation(s):
// \regs~869feeder_combout  = ( \BusW[31]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[31]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~869feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~869feeder .extended_lut = "off";
defparam \regs~869feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~869feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y3_N25
dffeas \regs~869 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~869feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3202_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~869_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~869 .is_wysiwyg = "true";
defparam \regs~869 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y3_N26
dffeas \regs~901 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3205_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~901_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~901 .is_wysiwyg = "true";
defparam \regs~901 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y4_N31
dffeas \regs~933 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~933_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~933 .is_wysiwyg = "true";
defparam \regs~933 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y3_N56
dffeas \regs~837 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3204_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~837_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~837 .is_wysiwyg = "true";
defparam \regs~837 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N54
cyclonev_lcell_comb \regs~2658 (
// Equation(s):
// \regs~2658_combout  = ( !\RA[1]~input_o  & ( (!\RA[2]~input_o  & ((!\RA[0]~input_o  & (((\regs~837_q )))) # (\RA[0]~input_o  & (\regs~869_q )))) # (\RA[2]~input_o  & ((((\RA[0]~input_o ))))) ) ) # ( \RA[1]~input_o  & ( ((!\RA[2]~input_o  & 
// ((!\RA[0]~input_o  & (\regs~901_q )) # (\RA[0]~input_o  & ((\regs~933_q ))))) # (\RA[2]~input_o  & (((\RA[0]~input_o ))))) ) )

	.dataa(!\regs~869_q ),
	.datab(!\RA[2]~input_o ),
	.datac(!\regs~901_q ),
	.datad(!\RA[0]~input_o ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~933_q ),
	.datag(!\regs~837_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2658_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2658 .extended_lut = "on";
defparam \regs~2658 .lut_mask = 64'h0C770C330C770CFF;
defparam \regs~2658 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y5_N20
dffeas \regs~1029 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3189_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1029_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1029 .is_wysiwyg = "true";
defparam \regs~1029 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y5_N44
dffeas \regs~997 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3186_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~997_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~997 .is_wysiwyg = "true";
defparam \regs~997 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y5_N32
dffeas \regs~1061 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3187_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1061_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1061 .is_wysiwyg = "true";
defparam \regs~1061 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y5_N38
dffeas \regs~965 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3188_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~965_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~965 .is_wysiwyg = "true";
defparam \regs~965 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y5_N36
cyclonev_lcell_comb \regs~1601 (
// Equation(s):
// \regs~1601_combout  = ( !\RA[1]~input_o  & ( (!\regs~2658_combout  & (\RA[2]~input_o  & (\regs~965_q ))) # (\regs~2658_combout  & ((!\RA[2]~input_o ) # (((\regs~997_q ))))) ) ) # ( \RA[1]~input_o  & ( (!\regs~2658_combout  & (\RA[2]~input_o  & 
// (\regs~1029_q ))) # (\regs~2658_combout  & ((!\RA[2]~input_o ) # (((\regs~1061_q ))))) ) )

	.dataa(!\regs~2658_combout ),
	.datab(!\RA[2]~input_o ),
	.datac(!\regs~1029_q ),
	.datad(!\regs~997_q ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~1061_q ),
	.datag(!\regs~965_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1601_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1601 .extended_lut = "on";
defparam \regs~1601 .lut_mask = 64'h4657464646575757;
defparam \regs~1601 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y8_N27
cyclonev_lcell_comb \regs~485feeder (
// Equation(s):
// \regs~485feeder_combout  = ( \BusW[31]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[31]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~485feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~485feeder .extended_lut = "off";
defparam \regs~485feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~485feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y8_N29
dffeas \regs~485 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~485feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3178_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~485_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~485 .is_wysiwyg = "true";
defparam \regs~485 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y8_N8
dffeas \regs~517 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~517_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~517 .is_wysiwyg = "true";
defparam \regs~517 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y5_N9
cyclonev_lcell_comb \regs~549feeder (
// Equation(s):
// \regs~549feeder_combout  = ( \BusW[31]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[31]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~549feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~549feeder .extended_lut = "off";
defparam \regs~549feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~549feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y5_N11
dffeas \regs~549 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~549feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~549_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~549 .is_wysiwyg = "true";
defparam \regs~549 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y8_N26
dffeas \regs~389 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~389_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~389 .is_wysiwyg = "true";
defparam \regs~389 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y8_N9
cyclonev_lcell_comb \regs~357feeder (
// Equation(s):
// \regs~357feeder_combout  = ( \BusW[31]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BusW[31]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~357feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~357feeder .extended_lut = "off";
defparam \regs~357feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~357feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y8_N10
dffeas \regs~357 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs~357feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(gnd),
	.ena(\regs~3194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~357_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~357 .is_wysiwyg = "true";
defparam \regs~357 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y8_N14
dffeas \regs~421 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~421_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~421 .is_wysiwyg = "true";
defparam \regs~421 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y8_N32
dffeas \regs~325 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~325_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~325 .is_wysiwyg = "true";
defparam \regs~325 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y8_N30
cyclonev_lcell_comb \regs~2650 (
// Equation(s):
// \regs~2650_combout  = ( !\RA[1]~input_o  & ( (!\RA[0]~input_o  & (!\RA[2]~input_o  & (\regs~325_q ))) # (\RA[0]~input_o  & ((((\regs~357_q ))) # (\RA[2]~input_o ))) ) ) # ( \RA[1]~input_o  & ( (!\RA[0]~input_o  & (!\RA[2]~input_o  & (\regs~389_q ))) # 
// (\RA[0]~input_o  & ((((\regs~421_q ))) # (\RA[2]~input_o ))) ) )

	.dataa(!\RA[0]~input_o ),
	.datab(!\RA[2]~input_o ),
	.datac(!\regs~389_q ),
	.datad(!\regs~357_q ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~421_q ),
	.datag(!\regs~325_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2650_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2650 .extended_lut = "on";
defparam \regs~2650 .lut_mask = 64'h195D1919195D5D5D;
defparam \regs~2650 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y8_N20
dffeas \regs~453 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\BusW[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux36~0_combout ),
	.sload(vcc),
	.ena(\regs~3180_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~453_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~453 .is_wysiwyg = "true";
defparam \regs~453 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y8_N18
cyclonev_lcell_comb \regs~1593 (
// Equation(s):
// \regs~1593_combout  = ( !\RA[1]~input_o  & ( (!\RA[2]~input_o  & ((((\regs~2650_combout ))))) # (\RA[2]~input_o  & (((!\regs~2650_combout  & ((\regs~453_q ))) # (\regs~2650_combout  & (\regs~485_q ))))) ) ) # ( \RA[1]~input_o  & ( (!\RA[2]~input_o  & 
// ((((\regs~2650_combout ))))) # (\RA[2]~input_o  & (((!\regs~2650_combout  & (\regs~517_q )) # (\regs~2650_combout  & ((\regs~549_q )))))) ) )

	.dataa(!\RA[2]~input_o ),
	.datab(!\regs~485_q ),
	.datac(!\regs~517_q ),
	.datad(!\regs~549_q ),
	.datae(!\RA[1]~input_o ),
	.dataf(!\regs~2650_combout ),
	.datag(!\regs~453_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1593_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1593 .extended_lut = "on";
defparam \regs~1593 .lut_mask = 64'h05050505BBBBAAFF;
defparam \regs~1593 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y5_N48
cyclonev_lcell_comb \regs~1605 (
// Equation(s):
// \regs~1605_combout  = ( \regs~1601_combout  & ( \regs~1593_combout  & ( ((!\RA[4]~input_o  & (\regs~1589_combout )) # (\RA[4]~input_o  & ((\regs~1597_combout )))) # (\RA[3]~input_o ) ) ) ) # ( !\regs~1601_combout  & ( \regs~1593_combout  & ( 
// (!\RA[4]~input_o  & (((\RA[3]~input_o )) # (\regs~1589_combout ))) # (\RA[4]~input_o  & (((!\RA[3]~input_o  & \regs~1597_combout )))) ) ) ) # ( \regs~1601_combout  & ( !\regs~1593_combout  & ( (!\RA[4]~input_o  & (\regs~1589_combout  & (!\RA[3]~input_o 
// ))) # (\RA[4]~input_o  & (((\regs~1597_combout ) # (\RA[3]~input_o )))) ) ) ) # ( !\regs~1601_combout  & ( !\regs~1593_combout  & ( (!\RA[3]~input_o  & ((!\RA[4]~input_o  & (\regs~1589_combout )) # (\RA[4]~input_o  & ((\regs~1597_combout ))))) ) ) )

	.dataa(!\regs~1589_combout ),
	.datab(!\RA[4]~input_o ),
	.datac(!\RA[3]~input_o ),
	.datad(!\regs~1597_combout ),
	.datae(!\regs~1601_combout ),
	.dataf(!\regs~1593_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1605_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1605 .extended_lut = "off";
defparam \regs~1605 .lut_mask = 64'h407043734C7C4F7F;
defparam \regs~1605 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N35
cyclonev_io_ibuf \RB[2]~input (
	.i(RB[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\RB[2]~input_o ));
// synopsys translate_off
defparam \RB[2]~input .bus_hold = "false";
defparam \RB[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N18
cyclonev_io_ibuf \RB[0]~input (
	.i(RB[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\RB[0]~input_o ));
// synopsys translate_off
defparam \RB[0]~input .bus_hold = "false";
defparam \RB[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N35
cyclonev_io_ibuf \RB[1]~input (
	.i(RB[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\RB[1]~input_o ));
// synopsys translate_off
defparam \RB[1]~input .bus_hold = "false";
defparam \RB[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X79_Y7_N36
cyclonev_lcell_comb \regs~2674 (
// Equation(s):
// \regs~2674_combout  = ( !\RB[1]~input_o  & ( (!\RB[2]~input_o  & ((!\RB[0]~input_o  & (!\regs~806_q )) # (\RB[0]~input_o  & (((\regs~838_q )))))) # (\RB[2]~input_o  & (\RB[0]~input_o )) ) ) # ( \RB[1]~input_o  & ( (!\RB[2]~input_o  & ((!\RB[0]~input_o  & 
// (!\regs~870_q )) # (\RB[0]~input_o  & (((\regs~902_q )))))) # (\RB[2]~input_o  & (\RB[0]~input_o )) ) )

	.dataa(!\RB[2]~input_o ),
	.datab(!\RB[0]~input_o ),
	.datac(!\regs~870_q ),
	.datad(!\regs~902_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~838_q ),
	.datag(!\regs~806_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2674_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2674 .extended_lut = "on";
defparam \regs~2674 .lut_mask = 64'h919191B3B3B391B3;
defparam \regs~2674 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y7_N42
cyclonev_lcell_comb \regs~1618 (
// Equation(s):
// \regs~1618_combout  = ( !\RB[1]~input_o  & ( ((!\regs~2674_combout  & (!\regs~934_q  & ((\RB[2]~input_o )))) # (\regs~2674_combout  & (((!\RB[2]~input_o ) # (\regs~966_q ))))) ) ) # ( \RB[1]~input_o  & ( (!\regs~2674_combout  & (((!\regs~998_q  & 
// ((\RB[2]~input_o )))))) # (\regs~2674_combout  & ((((!\RB[2]~input_o ))) # (\regs~1030_q ))) ) )

	.dataa(!\regs~1030_q ),
	.datab(!\regs~2674_combout ),
	.datac(!\regs~998_q ),
	.datad(!\regs~966_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\RB[2]~input_o ),
	.datag(!\regs~934_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1618_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1618 .extended_lut = "on";
defparam \regs~1618 .lut_mask = 64'h33333333C0F3D1D1;
defparam \regs~1618 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N6
cyclonev_lcell_comb \regs~2670 (
// Equation(s):
// \regs~2670_combout  = ( !\RB[1]~input_o  & ( ((!\RB[0]~input_o  & (!\regs~550_q  & (!\RB[2]~input_o ))) # (\RB[0]~input_o  & (((\regs~582_q ) # (\RB[2]~input_o ))))) ) ) # ( \RB[1]~input_o  & ( (!\RB[0]~input_o  & (((!\regs~614_q  & (!\RB[2]~input_o ))))) 
// # (\RB[0]~input_o  & ((((\RB[2]~input_o ))) # (\regs~646_q ))) ) )

	.dataa(!\regs~646_q ),
	.datab(!\RB[0]~input_o ),
	.datac(!\regs~614_q ),
	.datad(!\RB[2]~input_o ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~582_q ),
	.datag(!\regs~550_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2670_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2670 .extended_lut = "on";
defparam \regs~2670 .lut_mask = 64'hC033D133F333D133;
defparam \regs~2670 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N48
cyclonev_lcell_comb \regs~1614 (
// Equation(s):
// \regs~1614_combout  = ( !\RB[1]~input_o  & ( (!\regs~2670_combout  & (((!\regs~678_q  & (\RB[2]~input_o ))))) # (\regs~2670_combout  & ((((!\RB[2]~input_o ))) # (\regs~710_q ))) ) ) # ( \RB[1]~input_o  & ( ((!\regs~2670_combout  & (!\regs~742_q  & 
// (\RB[2]~input_o ))) # (\regs~2670_combout  & (((!\RB[2]~input_o ) # (\regs~774_q ))))) ) )

	.dataa(!\regs~710_q ),
	.datab(!\regs~2670_combout ),
	.datac(!\regs~742_q ),
	.datad(!\RB[2]~input_o ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~774_q ),
	.datag(!\regs~678_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1614_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1614 .extended_lut = "on";
defparam \regs~1614 .lut_mask = 64'h33D133C033D133F3;
defparam \regs~1614 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N52
cyclonev_io_ibuf \RB[4]~input (
	.i(RB[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\RB[4]~input_o ));
// synopsys translate_off
defparam \RB[4]~input .bus_hold = "false";
defparam \RB[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X80_Y5_N36
cyclonev_lcell_comb \regs~2662 (
// Equation(s):
// \regs~2662_combout  = ( !\RB[1]~input_o  & ( (!\RB[2]~input_o  & ((!\RB[0]~input_o  & (\regs~38_q )) # (\RB[0]~input_o  & (((\regs~70_q )))))) # (\RB[2]~input_o  & (\RB[0]~input_o )) ) ) # ( \RB[1]~input_o  & ( (!\RB[2]~input_o  & ((!\RB[0]~input_o  & 
// (!\regs~102_q )) # (\RB[0]~input_o  & (((\regs~134_q )))))) # (\RB[2]~input_o  & (\RB[0]~input_o )) ) )

	.dataa(!\RB[2]~input_o ),
	.datab(!\RB[0]~input_o ),
	.datac(!\regs~102_q ),
	.datad(!\regs~134_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~70_q ),
	.datag(!\regs~38_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2662_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2662 .extended_lut = "on";
defparam \regs~2662 .lut_mask = 64'h191991B33B3B91B3;
defparam \regs~2662 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y5_N0
cyclonev_lcell_comb \regs~1606 (
// Equation(s):
// \regs~1606_combout  = ( !\RB[1]~input_o  & ( ((!\regs~2662_combout  & (!\regs~166_q  & (\RB[2]~input_o ))) # (\regs~2662_combout  & (((!\RB[2]~input_o ) # (\regs~198_q ))))) ) ) # ( \RB[1]~input_o  & ( (!\regs~2662_combout  & (((!\regs~230_q  & 
// (\RB[2]~input_o ))))) # (\regs~2662_combout  & ((((!\RB[2]~input_o ))) # (\regs~262_q ))) ) )

	.dataa(!\regs~262_q ),
	.datab(!\regs~2662_combout ),
	.datac(!\regs~230_q ),
	.datad(!\RB[2]~input_o ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~198_q ),
	.datag(!\regs~166_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1606_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1606 .extended_lut = "on";
defparam \regs~1606 .lut_mask = 64'h33C033D133F333D1;
defparam \regs~1606 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N18
cyclonev_io_ibuf \RB[3]~input (
	.i(RB[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\RB[3]~input_o ));
// synopsys translate_off
defparam \RB[3]~input .bus_hold = "false";
defparam \RB[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X79_Y7_N30
cyclonev_lcell_comb \regs~2666 (
// Equation(s):
// \regs~2666_combout  = ( !\RB[1]~input_o  & ( (!\RB[2]~input_o  & ((!\RB[0]~input_o  & (!\regs~294_q )) # (\RB[0]~input_o  & (((\regs~326_q )))))) # (\RB[2]~input_o  & (\RB[0]~input_o )) ) ) # ( \RB[1]~input_o  & ( (!\RB[2]~input_o  & ((!\RB[0]~input_o  & 
// (!\regs~358_q )) # (\RB[0]~input_o  & (((\regs~390_q )))))) # (\RB[2]~input_o  & (\RB[0]~input_o )) ) )

	.dataa(!\RB[2]~input_o ),
	.datab(!\RB[0]~input_o ),
	.datac(!\regs~358_q ),
	.datad(!\regs~390_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~326_q ),
	.datag(!\regs~294_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2666_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2666 .extended_lut = "on";
defparam \regs~2666 .lut_mask = 64'h919191B3B3B391B3;
defparam \regs~2666 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y7_N42
cyclonev_lcell_comb \regs~1610 (
// Equation(s):
// \regs~1610_combout  = ( !\RB[1]~input_o  & ( ((!\RB[2]~input_o  & (((\regs~2666_combout )))) # (\RB[2]~input_o  & ((!\regs~2666_combout  & ((!\regs~422_q ))) # (\regs~2666_combout  & (\regs~454_q ))))) ) ) # ( \RB[1]~input_o  & ( ((!\RB[2]~input_o  & 
// (((\regs~2666_combout )))) # (\RB[2]~input_o  & ((!\regs~2666_combout  & ((!\regs~486_q ))) # (\regs~2666_combout  & (\regs~518_q ))))) ) )

	.dataa(!\regs~518_q ),
	.datab(!\regs~454_q ),
	.datac(!\regs~486_q ),
	.datad(!\RB[2]~input_o ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~2666_combout ),
	.datag(!\regs~422_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1610_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1610 .extended_lut = "on";
defparam \regs~1610 .lut_mask = 64'h00F000F0FF33FF55;
defparam \regs~1610 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y7_N36
cyclonev_lcell_comb \regs~1622 (
// Equation(s):
// \regs~1622_combout  = ( \RB[3]~input_o  & ( \regs~1610_combout  & ( (!\RB[4]~input_o ) # (\regs~1618_combout ) ) ) ) # ( !\RB[3]~input_o  & ( \regs~1610_combout  & ( (!\RB[4]~input_o  & ((\regs~1606_combout ))) # (\RB[4]~input_o  & (\regs~1614_combout )) 
// ) ) ) # ( \RB[3]~input_o  & ( !\regs~1610_combout  & ( (\regs~1618_combout  & \RB[4]~input_o ) ) ) ) # ( !\RB[3]~input_o  & ( !\regs~1610_combout  & ( (!\RB[4]~input_o  & ((\regs~1606_combout ))) # (\RB[4]~input_o  & (\regs~1614_combout )) ) ) )

	.dataa(!\regs~1618_combout ),
	.datab(!\regs~1614_combout ),
	.datac(!\RB[4]~input_o ),
	.datad(!\regs~1606_combout ),
	.datae(!\RB[3]~input_o ),
	.dataf(!\regs~1610_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1622_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1622 .extended_lut = "off";
defparam \regs~1622 .lut_mask = 64'h03F3050503F3F5F5;
defparam \regs~1622 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y6_N54
cyclonev_lcell_comb \regs~2686 (
// Equation(s):
// \regs~2686_combout  = ( !\RB[1]~input_o  & ( (!\RB[2]~input_o  & ((!\RB[0]~input_o  & (!\regs~551_q )) # (\RB[0]~input_o  & (((!\regs~583_q )))))) # (\RB[2]~input_o  & (\RB[0]~input_o )) ) ) # ( \RB[1]~input_o  & ( (!\RB[2]~input_o  & ((!\RB[0]~input_o  & 
// (\regs~615_q )) # (\RB[0]~input_o  & (((\regs~647_q )))))) # (\RB[2]~input_o  & (\RB[0]~input_o )) ) )

	.dataa(!\RB[2]~input_o ),
	.datab(!\RB[0]~input_o ),
	.datac(!\regs~615_q ),
	.datad(!\regs~583_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~647_q ),
	.datag(!\regs~551_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2686_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2686 .extended_lut = "on";
defparam \regs~2686 .lut_mask = 64'hB3911919B3913B3B;
defparam \regs~2686 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N36
cyclonev_lcell_comb \regs~1631 (
// Equation(s):
// \regs~1631_combout  = ( !\RB[1]~input_o  & ( ((!\RB[2]~input_o  & (((\regs~2686_combout )))) # (\RB[2]~input_o  & ((!\regs~2686_combout  & (!\regs~679_q )) # (\regs~2686_combout  & ((!\regs~711_q )))))) ) ) # ( \RB[1]~input_o  & ( (!\RB[2]~input_o  & 
// ((((\regs~2686_combout ))))) # (\RB[2]~input_o  & ((!\regs~2686_combout  & (((\regs~743_q )))) # (\regs~2686_combout  & (\regs~775_q )))) ) )

	.dataa(!\regs~775_q ),
	.datab(!\RB[2]~input_o ),
	.datac(!\regs~743_q ),
	.datad(!\regs~2686_combout ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~711_q ),
	.datag(!\regs~679_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1631_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1631 .extended_lut = "on";
defparam \regs~1631 .lut_mask = 64'h30FF03DD30CC03DD;
defparam \regs~1631 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N42
cyclonev_lcell_comb \regs~2682 (
// Equation(s):
// \regs~2682_combout  = ( !\RB[1]~input_o  & ( (!\RB[2]~input_o  & ((!\RB[0]~input_o  & (!\regs~295_q )) # (\RB[0]~input_o  & (((!\regs~327_q )))))) # (\RB[2]~input_o  & (\RB[0]~input_o )) ) ) # ( \RB[1]~input_o  & ( (!\RB[2]~input_o  & ((!\RB[0]~input_o  & 
// (\regs~359_q )) # (\RB[0]~input_o  & (((\regs~391_q )))))) # (\RB[2]~input_o  & (\RB[0]~input_o )) ) )

	.dataa(!\RB[2]~input_o ),
	.datab(!\RB[0]~input_o ),
	.datac(!\regs~359_q ),
	.datad(!\regs~391_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~327_q ),
	.datag(!\regs~295_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2682_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2682 .extended_lut = "on";
defparam \regs~2682 .lut_mask = 64'hB3B3193B9191193B;
defparam \regs~2682 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N0
cyclonev_lcell_comb \regs~1627 (
// Equation(s):
// \regs~1627_combout  = ( !\RB[1]~input_o  & ( ((!\regs~2682_combout  & (((!\regs~423_q  & \RB[2]~input_o )))) # (\regs~2682_combout  & ((!\regs~455_q ) # ((!\RB[2]~input_o ))))) ) ) # ( \RB[1]~input_o  & ( ((!\regs~2682_combout  & (((\regs~487_q  & 
// \RB[2]~input_o )))) # (\regs~2682_combout  & (((!\RB[2]~input_o )) # (\regs~519_q )))) ) )

	.dataa(!\regs~455_q ),
	.datab(!\regs~519_q ),
	.datac(!\regs~487_q ),
	.datad(!\regs~2682_combout ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\RB[2]~input_o ),
	.datag(!\regs~423_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1627_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1627 .extended_lut = "on";
defparam \regs~1627 .lut_mask = 64'h00FF00FFF0AA0F33;
defparam \regs~1627 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y3_N6
cyclonev_lcell_comb \regs~2678 (
// Equation(s):
// \regs~2678_combout  = ( !\RB[1]~input_o  & ( ((!\RB[2]~input_o  & ((!\RB[0]~input_o  & (\regs~39_q )) # (\RB[0]~input_o  & ((!\regs~71_q ))))) # (\RB[2]~input_o  & (((\RB[0]~input_o ))))) ) ) # ( \RB[1]~input_o  & ( (!\RB[2]~input_o  & ((!\RB[0]~input_o  
// & (((\regs~103_q )))) # (\RB[0]~input_o  & (\regs~135_q )))) # (\RB[2]~input_o  & ((((\RB[0]~input_o ))))) ) )

	.dataa(!\regs~135_q ),
	.datab(!\RB[2]~input_o ),
	.datac(!\regs~103_q ),
	.datad(!\RB[0]~input_o ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~71_q ),
	.datag(!\regs~39_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2678_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2678 .extended_lut = "on";
defparam \regs~2678 .lut_mask = 64'h0CFF0C770C330C77;
defparam \regs~2678 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N39
cyclonev_lcell_comb \regs~1623 (
// Equation(s):
// \regs~1623_combout  = ( !\RB[1]~input_o  & ( (!\RB[2]~input_o  & (\regs~2678_combout )) # (\RB[2]~input_o  & ((!\regs~2678_combout  & (!\regs~167_q )) # (\regs~2678_combout  & (((!\regs~199_q )))))) ) ) # ( \RB[1]~input_o  & ( (!\RB[2]~input_o  & 
// (\regs~2678_combout )) # (\RB[2]~input_o  & ((!\regs~2678_combout  & (\regs~231_q )) # (\regs~2678_combout  & (((\regs~263_q )))))) ) )

	.dataa(!\RB[2]~input_o ),
	.datab(!\regs~2678_combout ),
	.datac(!\regs~231_q ),
	.datad(!\regs~199_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~263_q ),
	.datag(!\regs~167_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1623_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1623 .extended_lut = "on";
defparam \regs~1623 .lut_mask = 64'h7362262673623737;
defparam \regs~1623 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N54
cyclonev_lcell_comb \regs~2690 (
// Equation(s):
// \regs~2690_combout  = ( !\RB[1]~input_o  & ( (!\RB[2]~input_o  & ((!\RB[0]~input_o  & (((!\regs~807_q )))) # (\RB[0]~input_o  & (!\regs~839_q )))) # (\RB[2]~input_o  & ((((\RB[0]~input_o ))))) ) ) # ( \RB[1]~input_o  & ( ((!\RB[2]~input_o  & 
// ((!\RB[0]~input_o  & (\regs~871_q )) # (\RB[0]~input_o  & ((\regs~903_q ))))) # (\RB[2]~input_o  & (((\RB[0]~input_o ))))) ) )

	.dataa(!\regs~839_q ),
	.datab(!\RB[2]~input_o ),
	.datac(!\regs~871_q ),
	.datad(!\RB[0]~input_o ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~903_q ),
	.datag(!\regs~807_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2690_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2690 .extended_lut = "on";
defparam \regs~2690 .lut_mask = 64'hC0BB0C33C0BB0CFF;
defparam \regs~2690 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N12
cyclonev_lcell_comb \regs~1635 (
// Equation(s):
// \regs~1635_combout  = ( !\RB[1]~input_o  & ( (!\regs~2690_combout  & (\RB[2]~input_o  & (!\regs~935_q ))) # (\regs~2690_combout  & ((!\RB[2]~input_o ) # (((!\regs~967_q ))))) ) ) # ( \RB[1]~input_o  & ( (!\regs~2690_combout  & (\RB[2]~input_o  & 
// (\regs~999_q ))) # (\regs~2690_combout  & ((!\RB[2]~input_o ) # (((\regs~1031_q ))))) ) )

	.dataa(!\regs~2690_combout ),
	.datab(!\RB[2]~input_o ),
	.datac(!\regs~999_q ),
	.datad(!\regs~967_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~1031_q ),
	.datag(!\regs~935_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1635_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1635 .extended_lut = "on";
defparam \regs~1635 .lut_mask = 64'h7564464675645757;
defparam \regs~1635 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N42
cyclonev_lcell_comb \regs~1639 (
// Equation(s):
// \regs~1639_combout  = ( \regs~1623_combout  & ( \regs~1635_combout  & ( (!\RB[3]~input_o  & ((!\RB[4]~input_o ) # ((\regs~1631_combout )))) # (\RB[3]~input_o  & (((\regs~1627_combout )) # (\RB[4]~input_o ))) ) ) ) # ( !\regs~1623_combout  & ( 
// \regs~1635_combout  & ( (!\RB[3]~input_o  & (\RB[4]~input_o  & (\regs~1631_combout ))) # (\RB[3]~input_o  & (((\regs~1627_combout )) # (\RB[4]~input_o ))) ) ) ) # ( \regs~1623_combout  & ( !\regs~1635_combout  & ( (!\RB[3]~input_o  & ((!\RB[4]~input_o ) # 
// ((\regs~1631_combout )))) # (\RB[3]~input_o  & (!\RB[4]~input_o  & ((\regs~1627_combout )))) ) ) ) # ( !\regs~1623_combout  & ( !\regs~1635_combout  & ( (!\RB[3]~input_o  & (\RB[4]~input_o  & (\regs~1631_combout ))) # (\RB[3]~input_o  & (!\RB[4]~input_o  
// & ((\regs~1627_combout )))) ) ) )

	.dataa(!\RB[3]~input_o ),
	.datab(!\RB[4]~input_o ),
	.datac(!\regs~1631_combout ),
	.datad(!\regs~1627_combout ),
	.datae(!\regs~1623_combout ),
	.dataf(!\regs~1635_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1639_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1639 .extended_lut = "off";
defparam \regs~1639 .lut_mask = 64'h02468ACE13579BDF;
defparam \regs~1639 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y7_N30
cyclonev_lcell_comb \regs~2706 (
// Equation(s):
// \regs~2706_combout  = ( !\RB[1]~input_o  & ( (!\RB[0]~input_o  & (((!\regs~808_q  & (!\RB[2]~input_o ))))) # (\RB[0]~input_o  & ((!\regs~840_q ) # (((\RB[2]~input_o ))))) ) ) # ( \RB[1]~input_o  & ( (!\RB[0]~input_o  & (((!\regs~872_q  & (!\RB[2]~input_o 
// ))))) # (\RB[0]~input_o  & ((((!\regs~904_q ) # (\RB[2]~input_o ))))) ) )

	.dataa(!\RB[0]~input_o ),
	.datab(!\regs~840_q ),
	.datac(!\regs~872_q ),
	.datad(!\RB[2]~input_o ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~904_q ),
	.datag(!\regs~808_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2706_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2706 .extended_lut = "on";
defparam \regs~2706 .lut_mask = 64'hE455F555E455A055;
defparam \regs~2706 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y7_N48
cyclonev_lcell_comb \regs~1652 (
// Equation(s):
// \regs~1652_combout  = ( !\RB[1]~input_o  & ( ((!\RB[2]~input_o  & (((\regs~2706_combout )))) # (\RB[2]~input_o  & ((!\regs~2706_combout  & (\regs~936_q )) # (\regs~2706_combout  & ((\regs~968_q )))))) ) ) # ( \RB[1]~input_o  & ( (!\RB[2]~input_o  & 
// ((((\regs~2706_combout ))))) # (\RB[2]~input_o  & (((!\regs~2706_combout  & ((\regs~1000_q ))) # (\regs~2706_combout  & (\regs~1032_q ))))) ) )

	.dataa(!\regs~1032_q ),
	.datab(!\RB[2]~input_o ),
	.datac(!\regs~1000_q ),
	.datad(!\regs~968_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~2706_combout ),
	.datag(!\regs~936_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1652_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1652 .extended_lut = "on";
defparam \regs~1652 .lut_mask = 64'h03030303CCFFDDDD;
defparam \regs~1652 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N36
cyclonev_lcell_comb \regs~2702 (
// Equation(s):
// \regs~2702_combout  = ( !\RB[1]~input_o  & ( (!\RB[2]~input_o  & ((!\RB[0]~input_o  & (!\regs~552_q )) # (\RB[0]~input_o  & (((!\regs~584_q )))))) # (\RB[2]~input_o  & (\RB[0]~input_o )) ) ) # ( \RB[1]~input_o  & ( (!\RB[2]~input_o  & ((!\RB[0]~input_o  & 
// (!\regs~616_q )) # (\RB[0]~input_o  & (((!\regs~648_q )))))) # (\RB[2]~input_o  & (\RB[0]~input_o )) ) )

	.dataa(!\RB[2]~input_o ),
	.datab(!\RB[0]~input_o ),
	.datac(!\regs~616_q ),
	.datad(!\regs~648_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~584_q ),
	.datag(!\regs~552_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2702_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2702 .extended_lut = "on";
defparam \regs~2702 .lut_mask = 64'hB3B3B3919191B391;
defparam \regs~2702 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y6_N48
cyclonev_lcell_comb \regs~1648 (
// Equation(s):
// \regs~1648_combout  = ( !\RB[1]~input_o  & ( (!\regs~2702_combout  & (((\regs~680_q  & (\RB[2]~input_o ))))) # (\regs~2702_combout  & ((((!\RB[2]~input_o ) # (\regs~712_q ))))) ) ) # ( \RB[1]~input_o  & ( (!\regs~2702_combout  & (((\regs~744_q  & 
// (\RB[2]~input_o ))))) # (\regs~2702_combout  & ((((!\RB[2]~input_o ))) # (\regs~776_q ))) ) )

	.dataa(!\regs~2702_combout ),
	.datab(!\regs~776_q ),
	.datac(!\regs~744_q ),
	.datad(!\RB[2]~input_o ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~712_q ),
	.datag(!\regs~680_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1648_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1648 .extended_lut = "on";
defparam \regs~1648 .lut_mask = 64'h550A551B555F551B;
defparam \regs~1648 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N12
cyclonev_lcell_comb \regs~2694 (
// Equation(s):
// \regs~2694_combout  = ( !\RB[1]~input_o  & ( (!\RB[0]~input_o  & (!\RB[2]~input_o  & (\regs~40_q ))) # (\RB[0]~input_o  & ((((!\regs~72_q ))) # (\RB[2]~input_o ))) ) ) # ( \RB[1]~input_o  & ( (!\RB[0]~input_o  & (!\RB[2]~input_o  & (!\regs~104_q ))) # 
// (\RB[0]~input_o  & ((((!\regs~136_q ))) # (\RB[2]~input_o ))) ) )

	.dataa(!\RB[0]~input_o ),
	.datab(!\RB[2]~input_o ),
	.datac(!\regs~104_q ),
	.datad(!\regs~72_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~136_q ),
	.datag(!\regs~40_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2694_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2694 .extended_lut = "on";
defparam \regs~2694 .lut_mask = 64'h5D19D5D55D199191;
defparam \regs~2694 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N18
cyclonev_lcell_comb \regs~1640 (
// Equation(s):
// \regs~1640_combout  = ( !\RB[1]~input_o  & ( (!\regs~2694_combout  & (\RB[2]~input_o  & (\regs~168_q ))) # (\regs~2694_combout  & ((!\RB[2]~input_o ) # (((\regs~200_q ))))) ) ) # ( \RB[1]~input_o  & ( (!\regs~2694_combout  & (\RB[2]~input_o  & 
// (\regs~232_q ))) # (\regs~2694_combout  & ((!\RB[2]~input_o ) # (((\regs~264_q ))))) ) )

	.dataa(!\regs~2694_combout ),
	.datab(!\RB[2]~input_o ),
	.datac(!\regs~232_q ),
	.datad(!\regs~264_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~200_q ),
	.datag(!\regs~168_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1640_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1640 .extended_lut = "on";
defparam \regs~1640 .lut_mask = 64'h4646465757574657;
defparam \regs~1640 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y7_N54
cyclonev_lcell_comb \regs~2698 (
// Equation(s):
// \regs~2698_combout  = ( !\RB[1]~input_o  & ( (!\RB[0]~input_o  & (((!\regs~296_q  & (!\RB[2]~input_o ))))) # (\RB[0]~input_o  & ((((!\regs~328_q ) # (\RB[2]~input_o ))))) ) ) # ( \RB[1]~input_o  & ( (!\RB[0]~input_o  & (((!\regs~360_q  & (!\RB[2]~input_o 
// ))))) # (\RB[0]~input_o  & ((!\regs~392_q ) # (((\RB[2]~input_o ))))) ) )

	.dataa(!\RB[0]~input_o ),
	.datab(!\regs~392_q ),
	.datac(!\regs~360_q ),
	.datad(!\RB[2]~input_o ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~328_q ),
	.datag(!\regs~296_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2698_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2698 .extended_lut = "on";
defparam \regs~2698 .lut_mask = 64'hF555E455A055E455;
defparam \regs~2698 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y6_N21
cyclonev_lcell_comb \regs~1644 (
// Equation(s):
// \regs~1644_combout  = ( !\RB[1]~input_o  & ( (!\RB[2]~input_o  & ((((\regs~2698_combout ))))) # (\RB[2]~input_o  & (((!\regs~2698_combout  & ((\regs~424_q ))) # (\regs~2698_combout  & (\regs~456_q ))))) ) ) # ( \RB[1]~input_o  & ( (!\RB[2]~input_o  & 
// ((((\regs~2698_combout ))))) # (\RB[2]~input_o  & (((!\regs~2698_combout  & (\regs~488_q )) # (\regs~2698_combout  & ((\regs~520_q )))))) ) )

	.dataa(!\RB[2]~input_o ),
	.datab(!\regs~456_q ),
	.datac(!\regs~488_q ),
	.datad(!\regs~520_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~2698_combout ),
	.datag(!\regs~424_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1644_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1644 .extended_lut = "on";
defparam \regs~1644 .lut_mask = 64'h05050505BBBBAAFF;
defparam \regs~1644 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N36
cyclonev_lcell_comb \regs~1656 (
// Equation(s):
// \regs~1656_combout  = ( \regs~1644_combout  & ( \RB[4]~input_o  & ( (!\RB[3]~input_o  & ((\regs~1648_combout ))) # (\RB[3]~input_o  & (\regs~1652_combout )) ) ) ) # ( !\regs~1644_combout  & ( \RB[4]~input_o  & ( (!\RB[3]~input_o  & ((\regs~1648_combout 
// ))) # (\RB[3]~input_o  & (\regs~1652_combout )) ) ) ) # ( \regs~1644_combout  & ( !\RB[4]~input_o  & ( (\regs~1640_combout ) # (\RB[3]~input_o ) ) ) ) # ( !\regs~1644_combout  & ( !\RB[4]~input_o  & ( (!\RB[3]~input_o  & \regs~1640_combout ) ) ) )

	.dataa(!\regs~1652_combout ),
	.datab(!\RB[3]~input_o ),
	.datac(!\regs~1648_combout ),
	.datad(!\regs~1640_combout ),
	.datae(!\regs~1644_combout ),
	.dataf(!\RB[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1656_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1656 .extended_lut = "off";
defparam \regs~1656 .lut_mask = 64'h00CC33FF1D1D1D1D;
defparam \regs~1656 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N48
cyclonev_lcell_comb \regs~2710 (
// Equation(s):
// \regs~2710_combout  = ( !\RB[1]~input_o  & ( (!\RB[2]~input_o  & ((!\RB[0]~input_o  & (((\regs~41_q )))) # (\RB[0]~input_o  & (!\regs~73_q )))) # (\RB[2]~input_o  & ((((\RB[0]~input_o ))))) ) ) # ( \RB[1]~input_o  & ( ((!\RB[2]~input_o  & 
// ((!\RB[0]~input_o  & (!\regs~105_q )) # (\RB[0]~input_o  & ((!\regs~137_q ))))) # (\RB[2]~input_o  & (((\RB[0]~input_o ))))) ) )

	.dataa(!\regs~73_q ),
	.datab(!\RB[2]~input_o ),
	.datac(!\regs~105_q ),
	.datad(!\RB[0]~input_o ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~137_q ),
	.datag(!\regs~41_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2710_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2710 .extended_lut = "on";
defparam \regs~2710 .lut_mask = 64'h0CBBC0FF0CBBC033;
defparam \regs~2710 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N54
cyclonev_lcell_comb \regs~1657 (
// Equation(s):
// \regs~1657_combout  = ( !\RB[1]~input_o  & ( (!\regs~2710_combout  & (((!\regs~169_q  & (\RB[2]~input_o ))))) # (\regs~2710_combout  & ((((!\RB[2]~input_o ) # (!\regs~201_q ))))) ) ) # ( \RB[1]~input_o  & ( (!\regs~2710_combout  & (((!\regs~233_q  & 
// (\RB[2]~input_o ))))) # (\regs~2710_combout  & ((!\regs~265_q ) # (((!\RB[2]~input_o ))))) ) )

	.dataa(!\regs~2710_combout ),
	.datab(!\regs~265_q ),
	.datac(!\regs~233_q ),
	.datad(!\RB[2]~input_o ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~201_q ),
	.datag(!\regs~169_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1657_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1657 .extended_lut = "on";
defparam \regs~1657 .lut_mask = 64'h55F555E455A055E4;
defparam \regs~1657 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N27
cyclonev_lcell_comb \regs~2722 (
// Equation(s):
// \regs~2722_combout  = ( !\RB[1]~input_o  & ( (!\RB[0]~input_o  & (!\RB[2]~input_o  & (\regs~809_q ))) # (\RB[0]~input_o  & ((((\regs~841_q ))) # (\RB[2]~input_o ))) ) ) # ( \RB[1]~input_o  & ( (!\RB[0]~input_o  & (!\RB[2]~input_o  & (\regs~873_q ))) # 
// (\RB[0]~input_o  & ((((\regs~905_q ))) # (\RB[2]~input_o ))) ) )

	.dataa(!\RB[0]~input_o ),
	.datab(!\RB[2]~input_o ),
	.datac(!\regs~873_q ),
	.datad(!\regs~905_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~841_q ),
	.datag(!\regs~809_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2722_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2722 .extended_lut = "on";
defparam \regs~2722 .lut_mask = 64'h1919195D5D5D195D;
defparam \regs~2722 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N42
cyclonev_lcell_comb \regs~1669 (
// Equation(s):
// \regs~1669_combout  = ( !\RB[1]~input_o  & ( (!\RB[2]~input_o  & ((((\regs~2722_combout ))))) # (\RB[2]~input_o  & (((!\regs~2722_combout  & ((\regs~937_q ))) # (\regs~2722_combout  & (\regs~969_q ))))) ) ) # ( \RB[1]~input_o  & ( ((!\RB[2]~input_o  & 
// (((\regs~2722_combout )))) # (\RB[2]~input_o  & ((!\regs~2722_combout  & (\regs~1001_q )) # (\regs~2722_combout  & ((\regs~1033_q )))))) ) )

	.dataa(!\regs~969_q ),
	.datab(!\RB[2]~input_o ),
	.datac(!\regs~1001_q ),
	.datad(!\regs~1033_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~2722_combout ),
	.datag(!\regs~937_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1669_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1669 .extended_lut = "on";
defparam \regs~1669 .lut_mask = 64'h03030303DDDDCCFF;
defparam \regs~1669 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y7_N6
cyclonev_lcell_comb \regs~2714 (
// Equation(s):
// \regs~2714_combout  = ( !\RB[1]~input_o  & ( ((!\RB[0]~input_o  & (\regs~297_q  & (!\RB[2]~input_o ))) # (\RB[0]~input_o  & (((\regs~329_q ) # (\RB[2]~input_o ))))) ) ) # ( \RB[1]~input_o  & ( (!\RB[0]~input_o  & (((\regs~361_q  & (!\RB[2]~input_o ))))) # 
// (\RB[0]~input_o  & ((((\RB[2]~input_o ))) # (\regs~393_q ))) ) )

	.dataa(!\regs~393_q ),
	.datab(!\RB[0]~input_o ),
	.datac(!\regs~361_q ),
	.datad(!\RB[2]~input_o ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~329_q ),
	.datag(!\regs~297_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2714_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2714 .extended_lut = "on";
defparam \regs~2714 .lut_mask = 64'h0C331D333F331D33;
defparam \regs~2714 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y7_N48
cyclonev_lcell_comb \regs~1661 (
// Equation(s):
// \regs~1661_combout  = ( !\RB[1]~input_o  & ( ((!\RB[2]~input_o  & (((\regs~2714_combout )))) # (\RB[2]~input_o  & ((!\regs~2714_combout  & ((\regs~425_q ))) # (\regs~2714_combout  & (\regs~457_q ))))) ) ) # ( \RB[1]~input_o  & ( ((!\RB[2]~input_o  & 
// (((\regs~2714_combout )))) # (\RB[2]~input_o  & ((!\regs~2714_combout  & ((\regs~489_q ))) # (\regs~2714_combout  & (\regs~521_q ))))) ) )

	.dataa(!\regs~457_q ),
	.datab(!\regs~521_q ),
	.datac(!\regs~489_q ),
	.datad(!\RB[2]~input_o ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~2714_combout ),
	.datag(!\regs~425_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1661_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1661 .extended_lut = "on";
defparam \regs~1661 .lut_mask = 64'h000F000FFF55FF33;
defparam \regs~1661 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N54
cyclonev_lcell_comb \regs~2718 (
// Equation(s):
// \regs~2718_combout  = ( !\RB[1]~input_o  & ( ((!\RB[2]~input_o  & ((!\RB[0]~input_o  & (!\regs~553_q )) # (\RB[0]~input_o  & ((!\regs~585_q ))))) # (\RB[2]~input_o  & (((\RB[0]~input_o ))))) ) ) # ( \RB[1]~input_o  & ( (!\RB[2]~input_o  & 
// ((!\RB[0]~input_o  & (((!\regs~617_q )))) # (\RB[0]~input_o  & (!\regs~649_q )))) # (\RB[2]~input_o  & ((((\RB[0]~input_o ))))) ) )

	.dataa(!\regs~649_q ),
	.datab(!\RB[2]~input_o ),
	.datac(!\regs~617_q ),
	.datad(!\RB[0]~input_o ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~585_q ),
	.datag(!\regs~553_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2718_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2718 .extended_lut = "on";
defparam \regs~2718 .lut_mask = 64'hC0FFC0BBC033C0BB;
defparam \regs~2718 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N18
cyclonev_lcell_comb \regs~1665 (
// Equation(s):
// \regs~1665_combout  = ( !\RB[1]~input_o  & ( ((!\regs~2718_combout  & (!\regs~681_q  & ((\RB[2]~input_o )))) # (\regs~2718_combout  & (((!\regs~713_q ) # (!\RB[2]~input_o ))))) ) ) # ( \RB[1]~input_o  & ( (!\regs~2718_combout  & (((!\regs~745_q  & 
// ((\RB[2]~input_o )))))) # (\regs~2718_combout  & ((!\regs~777_q ) # (((!\RB[2]~input_o ))))) ) )

	.dataa(!\regs~777_q ),
	.datab(!\regs~2718_combout ),
	.datac(!\regs~745_q ),
	.datad(!\regs~713_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\RB[2]~input_o ),
	.datag(!\regs~681_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1665_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1665 .extended_lut = "on";
defparam \regs~1665 .lut_mask = 64'h33333333F3C0E2E2;
defparam \regs~1665 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N12
cyclonev_lcell_comb \regs~1673 (
// Equation(s):
// \regs~1673_combout  = ( \RB[4]~input_o  & ( \regs~1665_combout  & ( (!\RB[3]~input_o ) # (\regs~1669_combout ) ) ) ) # ( !\RB[4]~input_o  & ( \regs~1665_combout  & ( (!\RB[3]~input_o  & (\regs~1657_combout )) # (\RB[3]~input_o  & ((\regs~1661_combout ))) 
// ) ) ) # ( \RB[4]~input_o  & ( !\regs~1665_combout  & ( (\regs~1669_combout  & \RB[3]~input_o ) ) ) ) # ( !\RB[4]~input_o  & ( !\regs~1665_combout  & ( (!\RB[3]~input_o  & (\regs~1657_combout )) # (\RB[3]~input_o  & ((\regs~1661_combout ))) ) ) )

	.dataa(!\regs~1657_combout ),
	.datab(!\regs~1669_combout ),
	.datac(!\RB[3]~input_o ),
	.datad(!\regs~1661_combout ),
	.datae(!\RB[4]~input_o ),
	.dataf(!\regs~1665_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1673_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1673 .extended_lut = "off";
defparam \regs~1673 .lut_mask = 64'h505F0303505FF3F3;
defparam \regs~1673 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N36
cyclonev_lcell_comb \regs~2726 (
// Equation(s):
// \regs~2726_combout  = ( !\RB[1]~input_o  & ( (!\RB[0]~input_o  & (!\RB[2]~input_o  & (\regs~42_q ))) # (\RB[0]~input_o  & ((((!\regs~74_q ))) # (\RB[2]~input_o ))) ) ) # ( \RB[1]~input_o  & ( (!\RB[0]~input_o  & (!\RB[2]~input_o  & (!\regs~106_q ))) # 
// (\RB[0]~input_o  & ((((!\regs~138_q ))) # (\RB[2]~input_o ))) ) )

	.dataa(!\RB[0]~input_o ),
	.datab(!\RB[2]~input_o ),
	.datac(!\regs~106_q ),
	.datad(!\regs~74_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~138_q ),
	.datag(!\regs~42_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2726_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2726 .extended_lut = "on";
defparam \regs~2726 .lut_mask = 64'h5D19D5D55D199191;
defparam \regs~2726 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N42
cyclonev_lcell_comb \regs~1674 (
// Equation(s):
// \regs~1674_combout  = ( !\RB[1]~input_o  & ( ((!\regs~2726_combout  & (!\regs~170_q  & ((\RB[2]~input_o )))) # (\regs~2726_combout  & (((!\regs~202_q ) # (!\RB[2]~input_o ))))) ) ) # ( \RB[1]~input_o  & ( (!\regs~2726_combout  & (((!\regs~234_q  & 
// ((\RB[2]~input_o )))))) # (\regs~2726_combout  & ((!\regs~266_q ) # (((!\RB[2]~input_o ))))) ) )

	.dataa(!\regs~266_q ),
	.datab(!\regs~2726_combout ),
	.datac(!\regs~234_q ),
	.datad(!\regs~202_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\RB[2]~input_o ),
	.datag(!\regs~170_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1674_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1674 .extended_lut = "on";
defparam \regs~1674 .lut_mask = 64'h33333333F3C0E2E2;
defparam \regs~1674 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y6_N0
cyclonev_lcell_comb \regs~2734 (
// Equation(s):
// \regs~2734_combout  = ( !\RB[1]~input_o  & ( (!\RB[2]~input_o  & ((!\RB[0]~input_o  & (\regs~554_q )) # (\RB[0]~input_o  & (((\regs~586_q )))))) # (\RB[2]~input_o  & (\RB[0]~input_o )) ) ) # ( \RB[1]~input_o  & ( (!\RB[2]~input_o  & ((!\RB[0]~input_o  & 
// (\regs~618_q )) # (\RB[0]~input_o  & (((\regs~650_q )))))) # (\RB[2]~input_o  & (\RB[0]~input_o )) ) )

	.dataa(!\RB[2]~input_o ),
	.datab(!\RB[0]~input_o ),
	.datac(!\regs~618_q ),
	.datad(!\regs~650_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~586_q ),
	.datag(!\regs~554_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2734_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2734 .extended_lut = "on";
defparam \regs~2734 .lut_mask = 64'h1919193B3B3B193B;
defparam \regs~2734 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y4_N36
cyclonev_lcell_comb \regs~1682 (
// Equation(s):
// \regs~1682_combout  = ( !\RB[1]~input_o  & ( (!\regs~2734_combout  & (((\regs~682_q  & ((\RB[2]~input_o )))))) # (\regs~2734_combout  & ((((!\RB[2]~input_o ))) # (\regs~714_q ))) ) ) # ( \RB[1]~input_o  & ( (!\regs~2734_combout  & (((\regs~746_q  & 
// ((\RB[2]~input_o )))))) # (\regs~2734_combout  & ((((!\RB[2]~input_o ) # (\regs~778_q ))))) ) )

	.dataa(!\regs~2734_combout ),
	.datab(!\regs~714_q ),
	.datac(!\regs~746_q ),
	.datad(!\regs~778_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\RB[2]~input_o ),
	.datag(!\regs~682_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1682_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1682 .extended_lut = "on";
defparam \regs~1682 .lut_mask = 64'h555555551B1B0A5F;
defparam \regs~1682 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N54
cyclonev_lcell_comb \regs~2730 (
// Equation(s):
// \regs~2730_combout  = ( !\RB[1]~input_o  & ( (!\RB[2]~input_o  & ((!\RB[0]~input_o  & (((!\regs~298_q )))) # (\RB[0]~input_o  & (!\regs~330_q )))) # (\RB[2]~input_o  & ((((\RB[0]~input_o ))))) ) ) # ( \RB[1]~input_o  & ( (!\RB[2]~input_o  & 
// (((!\RB[0]~input_o  & (!\regs~362_q )) # (\RB[0]~input_o  & ((!\regs~394_q )))))) # (\RB[2]~input_o  & ((((\RB[0]~input_o ))))) ) )

	.dataa(!\RB[2]~input_o ),
	.datab(!\regs~330_q ),
	.datac(!\regs~362_q ),
	.datad(!\RB[0]~input_o ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~394_q ),
	.datag(!\regs~298_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2730_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2730 .extended_lut = "on";
defparam \regs~2730 .lut_mask = 64'hA0DDA0FFA0DDA055;
defparam \regs~2730 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y5_N54
cyclonev_lcell_comb \regs~1678 (
// Equation(s):
// \regs~1678_combout  = ( !\RB[1]~input_o  & ( ((!\RB[2]~input_o  & (((\regs~2730_combout )))) # (\RB[2]~input_o  & ((!\regs~2730_combout  & (!\regs~426_q )) # (\regs~2730_combout  & ((!\regs~458_q )))))) ) ) # ( \RB[1]~input_o  & ( (!\RB[2]~input_o  & 
// ((((\regs~2730_combout ))))) # (\RB[2]~input_o  & ((!\regs~2730_combout  & (((!\regs~490_q )))) # (\regs~2730_combout  & (!\regs~522_q )))) ) )

	.dataa(!\regs~522_q ),
	.datab(!\RB[2]~input_o ),
	.datac(!\regs~490_q ),
	.datad(!\regs~2730_combout ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~458_q ),
	.datag(!\regs~426_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1678_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1678 .extended_lut = "on";
defparam \regs~1678 .lut_mask = 64'h30FF30EE30CC30EE;
defparam \regs~1678 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N54
cyclonev_lcell_comb \regs~2738 (
// Equation(s):
// \regs~2738_combout  = ( !\RB[1]~input_o  & ( (!\RB[0]~input_o  & (!\RB[2]~input_o  & (\regs~810_q ))) # (\RB[0]~input_o  & ((((\regs~842_q ))) # (\RB[2]~input_o ))) ) ) # ( \RB[1]~input_o  & ( (!\RB[0]~input_o  & (!\RB[2]~input_o  & (\regs~874_q ))) # 
// (\RB[0]~input_o  & ((((\regs~906_q ))) # (\RB[2]~input_o ))) ) )

	.dataa(!\RB[0]~input_o ),
	.datab(!\RB[2]~input_o ),
	.datac(!\regs~874_q ),
	.datad(!\regs~906_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~842_q ),
	.datag(!\regs~810_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2738_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2738 .extended_lut = "on";
defparam \regs~2738 .lut_mask = 64'h1919195D5D5D195D;
defparam \regs~2738 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y5_N12
cyclonev_lcell_comb \regs~1686 (
// Equation(s):
// \regs~1686_combout  = ( !\RB[1]~input_o  & ( ((!\regs~2738_combout  & (((\regs~938_q  & \RB[2]~input_o )))) # (\regs~2738_combout  & (((!\RB[2]~input_o )) # (\regs~970_q )))) ) ) # ( \RB[1]~input_o  & ( ((!\regs~2738_combout  & (((\regs~1002_q  & 
// \RB[2]~input_o )))) # (\regs~2738_combout  & (((!\RB[2]~input_o )) # (\regs~1034_q )))) ) )

	.dataa(!\regs~970_q ),
	.datab(!\regs~1034_q ),
	.datac(!\regs~1002_q ),
	.datad(!\regs~2738_combout ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\RB[2]~input_o ),
	.datag(!\regs~938_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1686_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1686 .extended_lut = "on";
defparam \regs~1686 .lut_mask = 64'h00FF00FF0F550F33;
defparam \regs~1686 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y5_N45
cyclonev_lcell_comb \regs~1690 (
// Equation(s):
// \regs~1690_combout  = ( \regs~1678_combout  & ( \regs~1686_combout  & ( ((!\RB[4]~input_o  & (\regs~1674_combout )) # (\RB[4]~input_o  & ((\regs~1682_combout )))) # (\RB[3]~input_o ) ) ) ) # ( !\regs~1678_combout  & ( \regs~1686_combout  & ( 
// (!\RB[3]~input_o  & ((!\RB[4]~input_o  & (\regs~1674_combout )) # (\RB[4]~input_o  & ((\regs~1682_combout ))))) # (\RB[3]~input_o  & (((\RB[4]~input_o )))) ) ) ) # ( \regs~1678_combout  & ( !\regs~1686_combout  & ( (!\RB[3]~input_o  & ((!\RB[4]~input_o  & 
// (\regs~1674_combout )) # (\RB[4]~input_o  & ((\regs~1682_combout ))))) # (\RB[3]~input_o  & (((!\RB[4]~input_o )))) ) ) ) # ( !\regs~1678_combout  & ( !\regs~1686_combout  & ( (!\RB[3]~input_o  & ((!\RB[4]~input_o  & (\regs~1674_combout )) # 
// (\RB[4]~input_o  & ((\regs~1682_combout ))))) ) ) )

	.dataa(!\regs~1674_combout ),
	.datab(!\regs~1682_combout ),
	.datac(!\RB[3]~input_o ),
	.datad(!\RB[4]~input_o ),
	.datae(!\regs~1678_combout ),
	.dataf(!\regs~1686_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1690_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1690 .extended_lut = "off";
defparam \regs~1690 .lut_mask = 64'h50305F30503F5F3F;
defparam \regs~1690 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N6
cyclonev_lcell_comb \regs~2754 (
// Equation(s):
// \regs~2754_combout  = ( !\RB[1]~input_o  & ( ((!\RB[2]~input_o  & ((!\RB[0]~input_o  & (\regs~811_q )) # (\RB[0]~input_o  & ((\regs~843_q ))))) # (\RB[2]~input_o  & (((\RB[0]~input_o ))))) ) ) # ( \RB[1]~input_o  & ( (!\RB[2]~input_o  & ((!\RB[0]~input_o  
// & (((\regs~875_q )))) # (\RB[0]~input_o  & (\regs~907_q )))) # (\RB[2]~input_o  & ((((\RB[0]~input_o ))))) ) )

	.dataa(!\regs~907_q ),
	.datab(!\RB[2]~input_o ),
	.datac(!\regs~875_q ),
	.datad(!\RB[0]~input_o ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~843_q ),
	.datag(!\regs~811_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2754_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2754 .extended_lut = "on";
defparam \regs~2754 .lut_mask = 64'h0C330C770CFF0C77;
defparam \regs~2754 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N30
cyclonev_lcell_comb \regs~1703 (
// Equation(s):
// \regs~1703_combout  = ( !\RB[1]~input_o  & ( (!\RB[2]~input_o  & ((((\regs~2754_combout ))))) # (\RB[2]~input_o  & ((!\regs~2754_combout  & (((\regs~939_q )))) # (\regs~2754_combout  & (\regs~971_q )))) ) ) # ( \RB[1]~input_o  & ( ((!\RB[2]~input_o  & 
// (((\regs~2754_combout )))) # (\RB[2]~input_o  & ((!\regs~2754_combout  & (\regs~1003_q )) # (\regs~2754_combout  & ((\regs~1035_q )))))) ) )

	.dataa(!\regs~971_q ),
	.datab(!\RB[2]~input_o ),
	.datac(!\regs~1003_q ),
	.datad(!\regs~2754_combout ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~1035_q ),
	.datag(!\regs~939_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1703_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1703 .extended_lut = "on";
defparam \regs~1703 .lut_mask = 64'h03DD03CC03DD03FF;
defparam \regs~1703 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y7_N54
cyclonev_lcell_comb \regs~2746 (
// Equation(s):
// \regs~2746_combout  = ( !\RB[1]~input_o  & ( (!\RB[2]~input_o  & ((!\RB[0]~input_o  & (((\regs~299_q )))) # (\RB[0]~input_o  & (\regs~331_q )))) # (\RB[2]~input_o  & ((((\RB[0]~input_o ))))) ) ) # ( \RB[1]~input_o  & ( ((!\RB[2]~input_o  & 
// ((!\RB[0]~input_o  & (\regs~363_q )) # (\RB[0]~input_o  & ((\regs~395_q ))))) # (\RB[2]~input_o  & (((\RB[0]~input_o ))))) ) )

	.dataa(!\regs~331_q ),
	.datab(!\RB[2]~input_o ),
	.datac(!\regs~363_q ),
	.datad(!\RB[0]~input_o ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~395_q ),
	.datag(!\regs~299_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2746_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2746 .extended_lut = "on";
defparam \regs~2746 .lut_mask = 64'h0C770C330C770CFF;
defparam \regs~2746 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y7_N42
cyclonev_lcell_comb \regs~1695 (
// Equation(s):
// \regs~1695_combout  = ( !\RB[1]~input_o  & ( (!\RB[2]~input_o  & ((((\regs~2746_combout ))))) # (\RB[2]~input_o  & (((!\regs~2746_combout  & ((\regs~427_q ))) # (\regs~2746_combout  & (\regs~459_q ))))) ) ) # ( \RB[1]~input_o  & ( ((!\RB[2]~input_o  & 
// (((\regs~2746_combout )))) # (\RB[2]~input_o  & ((!\regs~2746_combout  & (\regs~491_q )) # (\regs~2746_combout  & ((\regs~523_q )))))) ) )

	.dataa(!\regs~459_q ),
	.datab(!\RB[2]~input_o ),
	.datac(!\regs~491_q ),
	.datad(!\regs~523_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~2746_combout ),
	.datag(!\regs~427_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1695_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1695 .extended_lut = "on";
defparam \regs~1695 .lut_mask = 64'h03030303DDDDCCFF;
defparam \regs~1695 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y6_N36
cyclonev_lcell_comb \regs~2750 (
// Equation(s):
// \regs~2750_combout  = ( !\RB[1]~input_o  & ( (!\RB[0]~input_o  & (((\regs~555_q  & ((!\RB[2]~input_o )))))) # (\RB[0]~input_o  & ((((\RB[2]~input_o ))) # (\regs~587_q ))) ) ) # ( \RB[1]~input_o  & ( (!\RB[0]~input_o  & (((\regs~619_q  & ((!\RB[2]~input_o 
// )))))) # (\RB[0]~input_o  & ((((\RB[2]~input_o ) # (\regs~651_q ))))) ) )

	.dataa(!\RB[0]~input_o ),
	.datab(!\regs~587_q ),
	.datac(!\regs~619_q ),
	.datad(!\regs~651_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\RB[2]~input_o ),
	.datag(!\regs~555_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2750_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2750 .extended_lut = "on";
defparam \regs~2750 .lut_mask = 64'h1B1B0A5F55555555;
defparam \regs~2750 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y6_N0
cyclonev_lcell_comb \regs~1699 (
// Equation(s):
// \regs~1699_combout  = ( !\RB[1]~input_o  & ( (!\regs~2750_combout  & (((\regs~683_q  & ((\RB[2]~input_o )))))) # (\regs~2750_combout  & ((((!\RB[2]~input_o ))) # (\regs~715_q ))) ) ) # ( \RB[1]~input_o  & ( ((!\regs~2750_combout  & (\regs~747_q  & 
// ((\RB[2]~input_o )))) # (\regs~2750_combout  & (((!\RB[2]~input_o ) # (\regs~779_q ))))) ) )

	.dataa(!\regs~715_q ),
	.datab(!\regs~2750_combout ),
	.datac(!\regs~747_q ),
	.datad(!\regs~779_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\RB[2]~input_o ),
	.datag(!\regs~683_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1699_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1699 .extended_lut = "on";
defparam \regs~1699 .lut_mask = 64'h333333331D1D0C3F;
defparam \regs~1699 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y5_N0
cyclonev_lcell_comb \regs~2742 (
// Equation(s):
// \regs~2742_combout  = ( !\RB[1]~input_o  & ( (!\RB[2]~input_o  & (((!\RB[0]~input_o  & ((\regs~43_q ))) # (\RB[0]~input_o  & (\regs~75_q ))))) # (\RB[2]~input_o  & ((((\RB[0]~input_o ))))) ) ) # ( \RB[1]~input_o  & ( ((!\RB[2]~input_o  & ((!\RB[0]~input_o 
//  & (\regs~107_q )) # (\RB[0]~input_o  & ((\regs~139_q ))))) # (\RB[2]~input_o  & (((\RB[0]~input_o ))))) ) )

	.dataa(!\regs~75_q ),
	.datab(!\RB[2]~input_o ),
	.datac(!\regs~107_q ),
	.datad(!\regs~139_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\RB[0]~input_o ),
	.datag(!\regs~43_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2742_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2742 .extended_lut = "on";
defparam \regs~2742 .lut_mask = 64'h0C0C0C0C777733FF;
defparam \regs~2742 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y5_N48
cyclonev_lcell_comb \regs~1691 (
// Equation(s):
// \regs~1691_combout  = ( !\RB[1]~input_o  & ( (!\regs~2742_combout  & (((\regs~171_q  & (\RB[2]~input_o ))))) # (\regs~2742_combout  & ((((!\RB[2]~input_o ))) # (\regs~203_q ))) ) ) # ( \RB[1]~input_o  & ( (!\regs~2742_combout  & (((\regs~235_q  & 
// (\RB[2]~input_o ))))) # (\regs~2742_combout  & ((((!\RB[2]~input_o ) # (\regs~267_q ))))) ) )

	.dataa(!\regs~2742_combout ),
	.datab(!\regs~203_q ),
	.datac(!\regs~235_q ),
	.datad(!\RB[2]~input_o ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~267_q ),
	.datag(!\regs~171_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1691_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1691 .extended_lut = "on";
defparam \regs~1691 .lut_mask = 64'h551B550A551B555F;
defparam \regs~1691 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y7_N15
cyclonev_lcell_comb \regs~1707 (
// Equation(s):
// \regs~1707_combout  = ( \RB[3]~input_o  & ( \regs~1691_combout  & ( (!\RB[4]~input_o  & ((\regs~1695_combout ))) # (\RB[4]~input_o  & (\regs~1703_combout )) ) ) ) # ( !\RB[3]~input_o  & ( \regs~1691_combout  & ( (!\RB[4]~input_o ) # (\regs~1699_combout ) 
// ) ) ) # ( \RB[3]~input_o  & ( !\regs~1691_combout  & ( (!\RB[4]~input_o  & ((\regs~1695_combout ))) # (\RB[4]~input_o  & (\regs~1703_combout )) ) ) ) # ( !\RB[3]~input_o  & ( !\regs~1691_combout  & ( (\RB[4]~input_o  & \regs~1699_combout ) ) ) )

	.dataa(!\regs~1703_combout ),
	.datab(!\RB[4]~input_o ),
	.datac(!\regs~1695_combout ),
	.datad(!\regs~1699_combout ),
	.datae(!\RB[3]~input_o ),
	.dataf(!\regs~1691_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1707_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1707 .extended_lut = "off";
defparam \regs~1707 .lut_mask = 64'h00331D1DCCFF1D1D;
defparam \regs~1707 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N36
cyclonev_lcell_comb \regs~2770 (
// Equation(s):
// \regs~2770_combout  = ( !\RB[1]~input_o  & ( ((!\RB[2]~input_o  & ((!\RB[0]~input_o  & (\regs~812_q )) # (\RB[0]~input_o  & ((\regs~844_q ))))) # (\RB[2]~input_o  & (((\RB[0]~input_o ))))) ) ) # ( \RB[1]~input_o  & ( (!\RB[2]~input_o  & (((!\RB[0]~input_o 
//  & ((\regs~876_q ))) # (\RB[0]~input_o  & (\regs~908_q ))))) # (\RB[2]~input_o  & ((((\RB[0]~input_o ))))) ) )

	.dataa(!\regs~908_q ),
	.datab(!\RB[2]~input_o ),
	.datac(!\regs~876_q ),
	.datad(!\regs~844_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\RB[0]~input_o ),
	.datag(!\regs~812_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2770_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2770 .extended_lut = "on";
defparam \regs~2770 .lut_mask = 64'h0C0C0C0C33FF7777;
defparam \regs~2770 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N6
cyclonev_lcell_comb \regs~1720 (
// Equation(s):
// \regs~1720_combout  = ( !\RB[1]~input_o  & ( ((!\regs~2770_combout  & (\regs~940_q  & ((\RB[2]~input_o )))) # (\regs~2770_combout  & (((!\RB[2]~input_o ) # (\regs~972_q ))))) ) ) # ( \RB[1]~input_o  & ( (!\regs~2770_combout  & (((\regs~1004_q  & 
// ((\RB[2]~input_o )))))) # (\regs~2770_combout  & ((((!\RB[2]~input_o ))) # (\regs~1036_q ))) ) )

	.dataa(!\regs~1036_q ),
	.datab(!\regs~2770_combout ),
	.datac(!\regs~1004_q ),
	.datad(!\regs~972_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\RB[2]~input_o ),
	.datag(!\regs~940_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1720_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1720 .extended_lut = "on";
defparam \regs~1720 .lut_mask = 64'h333333330C3F1D1D;
defparam \regs~1720 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N36
cyclonev_lcell_comb \regs~2758 (
// Equation(s):
// \regs~2758_combout  = ( !\RB[1]~input_o  & ( (!\RB[0]~input_o  & (!\RB[2]~input_o  & (\regs~44_q ))) # (\RB[0]~input_o  & ((((\regs~76_q ))) # (\RB[2]~input_o ))) ) ) # ( \RB[1]~input_o  & ( (!\RB[0]~input_o  & (!\RB[2]~input_o  & (\regs~108_q ))) # 
// (\RB[0]~input_o  & ((((\regs~140_q ))) # (\RB[2]~input_o ))) ) )

	.dataa(!\RB[0]~input_o ),
	.datab(!\RB[2]~input_o ),
	.datac(!\regs~108_q ),
	.datad(!\regs~76_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~140_q ),
	.datag(!\regs~44_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2758_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2758 .extended_lut = "on";
defparam \regs~2758 .lut_mask = 64'h195D1919195D5D5D;
defparam \regs~2758 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N30
cyclonev_lcell_comb \regs~1708 (
// Equation(s):
// \regs~1708_combout  = ( !\RB[1]~input_o  & ( (!\RB[2]~input_o  & ((((\regs~2758_combout ))))) # (\RB[2]~input_o  & (((!\regs~2758_combout  & ((\regs~172_q ))) # (\regs~2758_combout  & (\regs~204_q ))))) ) ) # ( \RB[1]~input_o  & ( ((!\RB[2]~input_o  & 
// (((\regs~2758_combout )))) # (\RB[2]~input_o  & ((!\regs~2758_combout  & (\regs~236_q )) # (\regs~2758_combout  & ((\regs~268_q )))))) ) )

	.dataa(!\regs~204_q ),
	.datab(!\RB[2]~input_o ),
	.datac(!\regs~236_q ),
	.datad(!\regs~268_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~2758_combout ),
	.datag(!\regs~172_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1708_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1708 .extended_lut = "on";
defparam \regs~1708 .lut_mask = 64'h03030303DDDDCCFF;
defparam \regs~1708 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y8_N54
cyclonev_lcell_comb \regs~2766 (
// Equation(s):
// \regs~2766_combout  = ( !\RB[1]~input_o  & ( (!\RB[0]~input_o  & (((\regs~556_q  & (!\RB[2]~input_o ))))) # (\RB[0]~input_o  & ((((\RB[2]~input_o ))) # (\regs~588_q ))) ) ) # ( \RB[1]~input_o  & ( (!\RB[0]~input_o  & (((\regs~620_q  & (!\RB[2]~input_o 
// ))))) # (\RB[0]~input_o  & ((((\regs~652_q ) # (\RB[2]~input_o ))))) ) )

	.dataa(!\RB[0]~input_o ),
	.datab(!\regs~588_q ),
	.datac(!\regs~620_q ),
	.datad(!\RB[2]~input_o ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~652_q ),
	.datag(!\regs~556_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2766_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2766 .extended_lut = "on";
defparam \regs~2766 .lut_mask = 64'h1B550A551B555F55;
defparam \regs~2766 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y8_N48
cyclonev_lcell_comb \regs~1716 (
// Equation(s):
// \regs~1716_combout  = ( !\RB[1]~input_o  & ( (!\RB[2]~input_o  & ((((\regs~2766_combout ))))) # (\RB[2]~input_o  & (((!\regs~2766_combout  & ((\regs~684_q ))) # (\regs~2766_combout  & (\regs~716_q ))))) ) ) # ( \RB[1]~input_o  & ( (!\RB[2]~input_o  & 
// ((((\regs~2766_combout ))))) # (\RB[2]~input_o  & (((!\regs~2766_combout  & (\regs~748_q )) # (\regs~2766_combout  & ((\regs~780_q )))))) ) )

	.dataa(!\RB[2]~input_o ),
	.datab(!\regs~716_q ),
	.datac(!\regs~748_q ),
	.datad(!\regs~780_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~2766_combout ),
	.datag(!\regs~684_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1716_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1716 .extended_lut = "on";
defparam \regs~1716 .lut_mask = 64'h05050505BBBBAAFF;
defparam \regs~1716 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y8_N6
cyclonev_lcell_comb \regs~2762 (
// Equation(s):
// \regs~2762_combout  = ( !\RB[1]~input_o  & ( (!\RB[2]~input_o  & ((!\RB[0]~input_o  & (\regs~300_q )) # (\RB[0]~input_o  & (((\regs~332_q )))))) # (\RB[2]~input_o  & (\RB[0]~input_o )) ) ) # ( \RB[1]~input_o  & ( (!\RB[2]~input_o  & ((!\RB[0]~input_o  & 
// (\regs~364_q )) # (\RB[0]~input_o  & (((\regs~396_q )))))) # (\RB[2]~input_o  & (\RB[0]~input_o )) ) )

	.dataa(!\RB[2]~input_o ),
	.datab(!\RB[0]~input_o ),
	.datac(!\regs~364_q ),
	.datad(!\regs~396_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~332_q ),
	.datag(!\regs~300_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2762_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2762 .extended_lut = "on";
defparam \regs~2762 .lut_mask = 64'h1919193B3B3B193B;
defparam \regs~2762 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y7_N18
cyclonev_lcell_comb \regs~1712 (
// Equation(s):
// \regs~1712_combout  = ( !\RB[1]~input_o  & ( (!\regs~2762_combout  & (\RB[2]~input_o  & (\regs~428_q ))) # (\regs~2762_combout  & ((!\RB[2]~input_o ) # (((\regs~460_q ))))) ) ) # ( \RB[1]~input_o  & ( (!\regs~2762_combout  & (\RB[2]~input_o  & 
// (\regs~492_q ))) # (\regs~2762_combout  & ((!\RB[2]~input_o ) # (((\regs~524_q ))))) ) )

	.dataa(!\regs~2762_combout ),
	.datab(!\RB[2]~input_o ),
	.datac(!\regs~492_q ),
	.datad(!\regs~524_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~460_q ),
	.datag(!\regs~428_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1712_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1712 .extended_lut = "on";
defparam \regs~1712 .lut_mask = 64'h4646465757574657;
defparam \regs~1712 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N3
cyclonev_lcell_comb \regs~1724 (
// Equation(s):
// \regs~1724_combout  = ( \regs~1716_combout  & ( \regs~1712_combout  & ( (!\RB[4]~input_o  & (((\RB[3]~input_o ) # (\regs~1708_combout )))) # (\RB[4]~input_o  & (((!\RB[3]~input_o )) # (\regs~1720_combout ))) ) ) ) # ( !\regs~1716_combout  & ( 
// \regs~1712_combout  & ( (!\RB[4]~input_o  & (((\RB[3]~input_o ) # (\regs~1708_combout )))) # (\RB[4]~input_o  & (\regs~1720_combout  & ((\RB[3]~input_o )))) ) ) ) # ( \regs~1716_combout  & ( !\regs~1712_combout  & ( (!\RB[4]~input_o  & 
// (((\regs~1708_combout  & !\RB[3]~input_o )))) # (\RB[4]~input_o  & (((!\RB[3]~input_o )) # (\regs~1720_combout ))) ) ) ) # ( !\regs~1716_combout  & ( !\regs~1712_combout  & ( (!\RB[4]~input_o  & (((\regs~1708_combout  & !\RB[3]~input_o )))) # 
// (\RB[4]~input_o  & (\regs~1720_combout  & ((\RB[3]~input_o )))) ) ) )

	.dataa(!\RB[4]~input_o ),
	.datab(!\regs~1720_combout ),
	.datac(!\regs~1708_combout ),
	.datad(!\RB[3]~input_o ),
	.datae(!\regs~1716_combout ),
	.dataf(!\regs~1712_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1724_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1724 .extended_lut = "off";
defparam \regs~1724 .lut_mask = 64'h0A115F110ABB5FBB;
defparam \regs~1724 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y7_N42
cyclonev_lcell_comb \regs~2778 (
// Equation(s):
// \regs~2778_combout  = ( !\RB[1]~input_o  & ( (!\RB[0]~input_o  & (((\regs~301_q  & (!\RB[2]~input_o ))))) # (\RB[0]~input_o  & ((((\RB[2]~input_o ))) # (\regs~333_q ))) ) ) # ( \RB[1]~input_o  & ( (!\RB[0]~input_o  & (((\regs~365_q  & (!\RB[2]~input_o 
// ))))) # (\RB[0]~input_o  & ((((\regs~397_q ) # (\RB[2]~input_o ))))) ) )

	.dataa(!\RB[0]~input_o ),
	.datab(!\regs~333_q ),
	.datac(!\regs~365_q ),
	.datad(!\RB[2]~input_o ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~397_q ),
	.datag(!\regs~301_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2778_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2778 .extended_lut = "on";
defparam \regs~2778 .lut_mask = 64'h1B550A551B555F55;
defparam \regs~2778 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N6
cyclonev_lcell_comb \regs~1729 (
// Equation(s):
// \regs~1729_combout  = ( !\RB[1]~input_o  & ( (!\RB[2]~input_o  & (\regs~2778_combout )) # (\RB[2]~input_o  & ((!\regs~2778_combout  & (\regs~429_q )) # (\regs~2778_combout  & (((\regs~461_q )))))) ) ) # ( \RB[1]~input_o  & ( (!\RB[2]~input_o  & 
// (\regs~2778_combout )) # (\RB[2]~input_o  & ((!\regs~2778_combout  & (\regs~493_q )) # (\regs~2778_combout  & (((\regs~525_q )))))) ) )

	.dataa(!\RB[2]~input_o ),
	.datab(!\regs~2778_combout ),
	.datac(!\regs~493_q ),
	.datad(!\regs~461_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~525_q ),
	.datag(!\regs~429_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1729_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1729 .extended_lut = "on";
defparam \regs~1729 .lut_mask = 64'h2637262626373737;
defparam \regs~1729 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N24
cyclonev_lcell_comb \regs~2786 (
// Equation(s):
// \regs~2786_combout  = ( !\RB[1]~input_o  & ( (!\RB[0]~input_o  & (!\RB[2]~input_o  & (\regs~813_q ))) # (\RB[0]~input_o  & ((((\regs~845_q ))) # (\RB[2]~input_o ))) ) ) # ( \RB[1]~input_o  & ( (!\RB[0]~input_o  & (!\RB[2]~input_o  & (\regs~877_q ))) # 
// (\RB[0]~input_o  & ((((\regs~909_q ))) # (\RB[2]~input_o ))) ) )

	.dataa(!\RB[0]~input_o ),
	.datab(!\RB[2]~input_o ),
	.datac(!\regs~877_q ),
	.datad(!\regs~845_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~909_q ),
	.datag(!\regs~813_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2786_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2786 .extended_lut = "on";
defparam \regs~2786 .lut_mask = 64'h195D1919195D5D5D;
defparam \regs~2786 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N48
cyclonev_lcell_comb \regs~1737 (
// Equation(s):
// \regs~1737_combout  = ( !\RB[1]~input_o  & ( ((!\RB[2]~input_o  & (((\regs~2786_combout )))) # (\RB[2]~input_o  & ((!\regs~2786_combout  & (\regs~941_q )) # (\regs~2786_combout  & ((\regs~973_q )))))) ) ) # ( \RB[1]~input_o  & ( (!\RB[2]~input_o  & 
// ((((\regs~2786_combout ))))) # (\RB[2]~input_o  & ((!\regs~2786_combout  & (((\regs~1005_q )))) # (\regs~2786_combout  & (\regs~1037_q )))) ) )

	.dataa(!\regs~1037_q ),
	.datab(!\RB[2]~input_o ),
	.datac(!\regs~1005_q ),
	.datad(!\regs~2786_combout ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~973_q ),
	.datag(!\regs~941_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1737_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1737 .extended_lut = "on";
defparam \regs~1737 .lut_mask = 64'h03CC03DD03FF03DD;
defparam \regs~1737 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N48
cyclonev_lcell_comb \regs~2782 (
// Equation(s):
// \regs~2782_combout  = ( !\RB[1]~input_o  & ( (!\RB[0]~input_o  & (!\RB[2]~input_o  & (\regs~557_q ))) # (\RB[0]~input_o  & ((((\regs~589_q ))) # (\RB[2]~input_o ))) ) ) # ( \RB[1]~input_o  & ( (!\RB[0]~input_o  & (!\RB[2]~input_o  & (\regs~621_q ))) # 
// (\RB[0]~input_o  & ((((\regs~653_q ))) # (\RB[2]~input_o ))) ) )

	.dataa(!\RB[0]~input_o ),
	.datab(!\RB[2]~input_o ),
	.datac(!\regs~621_q ),
	.datad(!\regs~653_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~589_q ),
	.datag(!\regs~557_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2782_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2782 .extended_lut = "on";
defparam \regs~2782 .lut_mask = 64'h1919195D5D5D195D;
defparam \regs~2782 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N54
cyclonev_lcell_comb \regs~1733 (
// Equation(s):
// \regs~1733_combout  = ( !\RB[1]~input_o  & ( (!\RB[2]~input_o  & ((((\regs~2782_combout ))))) # (\RB[2]~input_o  & (((!\regs~2782_combout  & (\regs~685_q )) # (\regs~2782_combout  & ((\regs~717_q )))))) ) ) # ( \RB[1]~input_o  & ( (!\RB[2]~input_o  & 
// ((((\regs~2782_combout ))))) # (\RB[2]~input_o  & ((!\regs~2782_combout  & (((\regs~749_q )))) # (\regs~2782_combout  & (\regs~781_q )))) ) )

	.dataa(!\RB[2]~input_o ),
	.datab(!\regs~781_q ),
	.datac(!\regs~749_q ),
	.datad(!\regs~2782_combout ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~717_q ),
	.datag(!\regs~685_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1733_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1733 .extended_lut = "on";
defparam \regs~1733 .lut_mask = 64'h05AA05BB05FF05BB;
defparam \regs~1733 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N24
cyclonev_lcell_comb \regs~2774 (
// Equation(s):
// \regs~2774_combout  = ( !\RB[1]~input_o  & ( (!\RB[0]~input_o  & (!\RB[2]~input_o  & (\regs~45_q ))) # (\RB[0]~input_o  & ((((\regs~77_q ))) # (\RB[2]~input_o ))) ) ) # ( \RB[1]~input_o  & ( (!\RB[0]~input_o  & (!\RB[2]~input_o  & (\regs~109_q ))) # 
// (\RB[0]~input_o  & ((((\regs~141_q ))) # (\RB[2]~input_o ))) ) )

	.dataa(!\RB[0]~input_o ),
	.datab(!\RB[2]~input_o ),
	.datac(!\regs~109_q ),
	.datad(!\regs~77_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~141_q ),
	.datag(!\regs~45_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2774_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2774 .extended_lut = "on";
defparam \regs~2774 .lut_mask = 64'h195D1919195D5D5D;
defparam \regs~2774 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N0
cyclonev_lcell_comb \regs~1725 (
// Equation(s):
// \regs~1725_combout  = ( !\RB[1]~input_o  & ( (!\regs~2774_combout  & (\RB[2]~input_o  & (\regs~173_q ))) # (\regs~2774_combout  & ((!\RB[2]~input_o ) # (((\regs~205_q ))))) ) ) # ( \RB[1]~input_o  & ( (!\regs~2774_combout  & (\RB[2]~input_o  & 
// (\regs~237_q ))) # (\regs~2774_combout  & ((!\RB[2]~input_o ) # (((\regs~269_q ))))) ) )

	.dataa(!\regs~2774_combout ),
	.datab(!\RB[2]~input_o ),
	.datac(!\regs~237_q ),
	.datad(!\regs~205_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~269_q ),
	.datag(!\regs~173_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1725_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1725 .extended_lut = "on";
defparam \regs~1725 .lut_mask = 64'h4657464646575757;
defparam \regs~1725 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N42
cyclonev_lcell_comb \regs~1741 (
// Equation(s):
// \regs~1741_combout  = ( \regs~1733_combout  & ( \regs~1725_combout  & ( (!\RB[3]~input_o ) # ((!\RB[4]~input_o  & (\regs~1729_combout )) # (\RB[4]~input_o  & ((\regs~1737_combout )))) ) ) ) # ( !\regs~1733_combout  & ( \regs~1725_combout  & ( 
// (!\RB[4]~input_o  & (((!\RB[3]~input_o )) # (\regs~1729_combout ))) # (\RB[4]~input_o  & (((\RB[3]~input_o  & \regs~1737_combout )))) ) ) ) # ( \regs~1733_combout  & ( !\regs~1725_combout  & ( (!\RB[4]~input_o  & (\regs~1729_combout  & (\RB[3]~input_o ))) 
// # (\RB[4]~input_o  & (((!\RB[3]~input_o ) # (\regs~1737_combout )))) ) ) ) # ( !\regs~1733_combout  & ( !\regs~1725_combout  & ( (\RB[3]~input_o  & ((!\RB[4]~input_o  & (\regs~1729_combout )) # (\RB[4]~input_o  & ((\regs~1737_combout ))))) ) ) )

	.dataa(!\regs~1729_combout ),
	.datab(!\RB[4]~input_o ),
	.datac(!\RB[3]~input_o ),
	.datad(!\regs~1737_combout ),
	.datae(!\regs~1733_combout ),
	.dataf(!\regs~1725_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1741_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1741 .extended_lut = "off";
defparam \regs~1741 .lut_mask = 64'h04073437C4C7F4F7;
defparam \regs~1741 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y6_N54
cyclonev_lcell_comb \regs~2798 (
// Equation(s):
// \regs~2798_combout  = ( !\RB[1]~input_o  & ( (!\RB[2]~input_o  & ((!\RB[0]~input_o  & (\regs~558_q )) # (\RB[0]~input_o  & (((\regs~590_q )))))) # (\RB[2]~input_o  & (\RB[0]~input_o )) ) ) # ( \RB[1]~input_o  & ( (!\RB[2]~input_o  & ((!\RB[0]~input_o  & 
// (\regs~622_q )) # (\RB[0]~input_o  & (((\regs~654_q )))))) # (\RB[2]~input_o  & (\RB[0]~input_o )) ) )

	.dataa(!\RB[2]~input_o ),
	.datab(!\RB[0]~input_o ),
	.datac(!\regs~622_q ),
	.datad(!\regs~590_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~654_q ),
	.datag(!\regs~558_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2798_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2798 .extended_lut = "on";
defparam \regs~2798 .lut_mask = 64'h193B1919193B3B3B;
defparam \regs~2798 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y6_N18
cyclonev_lcell_comb \regs~1750 (
// Equation(s):
// \regs~1750_combout  = ( !\RB[1]~input_o  & ( (!\RB[2]~input_o  & ((((\regs~2798_combout ))))) # (\RB[2]~input_o  & (((!\regs~2798_combout  & (\regs~686_q )) # (\regs~2798_combout  & ((\regs~718_q )))))) ) ) # ( \RB[1]~input_o  & ( (!\RB[2]~input_o  & 
// ((((\regs~2798_combout ))))) # (\RB[2]~input_o  & (((!\regs~2798_combout  & ((\regs~750_q ))) # (\regs~2798_combout  & (\regs~782_q ))))) ) )

	.dataa(!\RB[2]~input_o ),
	.datab(!\regs~782_q ),
	.datac(!\regs~750_q ),
	.datad(!\regs~718_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~2798_combout ),
	.datag(!\regs~686_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1750_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1750 .extended_lut = "on";
defparam \regs~1750 .lut_mask = 64'h05050505AAFFBBBB;
defparam \regs~1750 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N0
cyclonev_lcell_comb \regs~2794 (
// Equation(s):
// \regs~2794_combout  = ( !\RB[1]~input_o  & ( (!\RB[2]~input_o  & ((!\RB[0]~input_o  & (((\regs~302_q )))) # (\RB[0]~input_o  & (\regs~334_q )))) # (\RB[2]~input_o  & ((((\RB[0]~input_o ))))) ) ) # ( \RB[1]~input_o  & ( (!\RB[2]~input_o  & 
// (((!\RB[0]~input_o  & (\regs~366_q )) # (\RB[0]~input_o  & ((\regs~398_q )))))) # (\RB[2]~input_o  & ((((\RB[0]~input_o ))))) ) )

	.dataa(!\RB[2]~input_o ),
	.datab(!\regs~334_q ),
	.datac(!\regs~366_q ),
	.datad(!\RB[0]~input_o ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~398_q ),
	.datag(!\regs~302_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2794_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2794 .extended_lut = "on";
defparam \regs~2794 .lut_mask = 64'h0A770A550A770AFF;
defparam \regs~2794 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y8_N42
cyclonev_lcell_comb \regs~1746 (
// Equation(s):
// \regs~1746_combout  = ( !\RB[1]~input_o  & ( ((!\RB[2]~input_o  & (((\regs~2794_combout )))) # (\RB[2]~input_o  & ((!\regs~2794_combout  & (\regs~430_q )) # (\regs~2794_combout  & ((\regs~462_q )))))) ) ) # ( \RB[1]~input_o  & ( (!\RB[2]~input_o  & 
// ((((\regs~2794_combout ))))) # (\RB[2]~input_o  & ((!\regs~2794_combout  & (((\regs~494_q )))) # (\regs~2794_combout  & (\regs~526_q )))) ) )

	.dataa(!\regs~526_q ),
	.datab(!\RB[2]~input_o ),
	.datac(!\regs~494_q ),
	.datad(!\regs~2794_combout ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~462_q ),
	.datag(!\regs~430_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1746_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1746 .extended_lut = "on";
defparam \regs~1746 .lut_mask = 64'h03CC03DD03FF03DD;
defparam \regs~1746 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y5_N30
cyclonev_lcell_comb \regs~2802 (
// Equation(s):
// \regs~2802_combout  = ( !\RB[1]~input_o  & ( (!\RB[2]~input_o  & ((!\RB[0]~input_o  & (\regs~814_q )) # (\RB[0]~input_o  & (((\regs~846_q )))))) # (\RB[2]~input_o  & (\RB[0]~input_o )) ) ) # ( \RB[1]~input_o  & ( (!\RB[2]~input_o  & ((!\RB[0]~input_o  & 
// (\regs~878_q )) # (\RB[0]~input_o  & (((\regs~910_q )))))) # (\RB[2]~input_o  & (\RB[0]~input_o )) ) )

	.dataa(!\RB[2]~input_o ),
	.datab(!\RB[0]~input_o ),
	.datac(!\regs~878_q ),
	.datad(!\regs~910_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~846_q ),
	.datag(!\regs~814_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2802_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2802 .extended_lut = "on";
defparam \regs~2802 .lut_mask = 64'h1919193B3B3B193B;
defparam \regs~2802 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y5_N33
cyclonev_lcell_comb \regs~1754 (
// Equation(s):
// \regs~1754_combout  = ( !\RB[1]~input_o  & ( (!\RB[2]~input_o  & (\regs~2802_combout )) # (\RB[2]~input_o  & ((!\regs~2802_combout  & (\regs~942_q )) # (\regs~2802_combout  & (((\regs~974_q )))))) ) ) # ( \RB[1]~input_o  & ( (!\RB[2]~input_o  & 
// (\regs~2802_combout )) # (\RB[2]~input_o  & ((!\regs~2802_combout  & (\regs~1006_q )) # (\regs~2802_combout  & (((\regs~1038_q )))))) ) )

	.dataa(!\RB[2]~input_o ),
	.datab(!\regs~2802_combout ),
	.datac(!\regs~1006_q ),
	.datad(!\regs~1038_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~974_q ),
	.datag(!\regs~942_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1754_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1754 .extended_lut = "on";
defparam \regs~1754 .lut_mask = 64'h2626263737372637;
defparam \regs~1754 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y3_N12
cyclonev_lcell_comb \regs~2790 (
// Equation(s):
// \regs~2790_combout  = ( !\RB[1]~input_o  & ( ((!\RB[0]~input_o  & (((\regs~46_q  & !\RB[2]~input_o )))) # (\RB[0]~input_o  & (((\RB[2]~input_o )) # (\regs~78_q )))) ) ) # ( \RB[1]~input_o  & ( ((!\RB[0]~input_o  & (((\regs~110_q  & !\RB[2]~input_o )))) # 
// (\RB[0]~input_o  & (((\RB[2]~input_o )) # (\regs~142_q )))) ) )

	.dataa(!\regs~142_q ),
	.datab(!\regs~78_q ),
	.datac(!\regs~110_q ),
	.datad(!\RB[0]~input_o ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\RB[2]~input_o ),
	.datag(!\regs~46_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2790_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2790 .extended_lut = "on";
defparam \regs~2790 .lut_mask = 64'h0F330F5500FF00FF;
defparam \regs~2790 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y3_N18
cyclonev_lcell_comb \regs~1742 (
// Equation(s):
// \regs~1742_combout  = ( !\RB[1]~input_o  & ( (!\regs~2790_combout  & (\RB[2]~input_o  & (\regs~174_q ))) # (\regs~2790_combout  & ((!\RB[2]~input_o ) # (((\regs~206_q ))))) ) ) # ( \RB[1]~input_o  & ( (!\regs~2790_combout  & (\RB[2]~input_o  & 
// (\regs~238_q ))) # (\regs~2790_combout  & ((!\RB[2]~input_o ) # (((\regs~270_q ))))) ) )

	.dataa(!\regs~2790_combout ),
	.datab(!\RB[2]~input_o ),
	.datac(!\regs~238_q ),
	.datad(!\regs~270_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~206_q ),
	.datag(!\regs~174_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1742_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1742 .extended_lut = "on";
defparam \regs~1742 .lut_mask = 64'h4646465757574657;
defparam \regs~1742 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y6_N48
cyclonev_lcell_comb \regs~1758 (
// Equation(s):
// \regs~1758_combout  = ( \RB[3]~input_o  & ( \regs~1742_combout  & ( (!\RB[4]~input_o  & (\regs~1746_combout )) # (\RB[4]~input_o  & ((\regs~1754_combout ))) ) ) ) # ( !\RB[3]~input_o  & ( \regs~1742_combout  & ( (!\RB[4]~input_o ) # (\regs~1750_combout ) 
// ) ) ) # ( \RB[3]~input_o  & ( !\regs~1742_combout  & ( (!\RB[4]~input_o  & (\regs~1746_combout )) # (\RB[4]~input_o  & ((\regs~1754_combout ))) ) ) ) # ( !\RB[3]~input_o  & ( !\regs~1742_combout  & ( (\regs~1750_combout  & \RB[4]~input_o ) ) ) )

	.dataa(!\regs~1750_combout ),
	.datab(!\regs~1746_combout ),
	.datac(!\RB[4]~input_o ),
	.datad(!\regs~1754_combout ),
	.datae(!\RB[3]~input_o ),
	.dataf(!\regs~1742_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1758_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1758 .extended_lut = "off";
defparam \regs~1758 .lut_mask = 64'h0505303FF5F5303F;
defparam \regs~1758 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y6_N12
cyclonev_lcell_comb \regs~2814 (
// Equation(s):
// \regs~2814_combout  = ( !\RB[1]~input_o  & ( (!\RB[0]~input_o  & (((\regs~559_q  & (!\RB[2]~input_o ))))) # (\RB[0]~input_o  & ((((\RB[2]~input_o ))) # (\regs~591_q ))) ) ) # ( \RB[1]~input_o  & ( (!\RB[0]~input_o  & (((\regs~623_q  & (!\RB[2]~input_o 
// ))))) # (\RB[0]~input_o  & ((((\regs~655_q ) # (\RB[2]~input_o ))))) ) )

	.dataa(!\RB[0]~input_o ),
	.datab(!\regs~591_q ),
	.datac(!\regs~623_q ),
	.datad(!\RB[2]~input_o ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~655_q ),
	.datag(!\regs~559_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2814_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2814 .extended_lut = "on";
defparam \regs~2814 .lut_mask = 64'h1B550A551B555F55;
defparam \regs~2814 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y6_N6
cyclonev_lcell_comb \regs~1767 (
// Equation(s):
// \regs~1767_combout  = ( !\RB[1]~input_o  & ( ((!\regs~2814_combout  & (((\regs~687_q  & \RB[2]~input_o )))) # (\regs~2814_combout  & (((!\RB[2]~input_o )) # (\regs~719_q )))) ) ) # ( \RB[1]~input_o  & ( ((!\regs~2814_combout  & (((\regs~751_q  & 
// \RB[2]~input_o )))) # (\regs~2814_combout  & (((!\RB[2]~input_o )) # (\regs~783_q )))) ) )

	.dataa(!\regs~719_q ),
	.datab(!\regs~783_q ),
	.datac(!\regs~751_q ),
	.datad(!\regs~2814_combout ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\RB[2]~input_o ),
	.datag(!\regs~687_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1767_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1767 .extended_lut = "on";
defparam \regs~1767 .lut_mask = 64'h00FF00FF0F550F33;
defparam \regs~1767 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y7_N0
cyclonev_lcell_comb \regs~2810 (
// Equation(s):
// \regs~2810_combout  = ( !\RB[1]~input_o  & ( (!\RB[2]~input_o  & ((!\RB[0]~input_o  & (((\regs~303_q )))) # (\RB[0]~input_o  & (\regs~335_q )))) # (\RB[2]~input_o  & ((((\RB[0]~input_o ))))) ) ) # ( \RB[1]~input_o  & ( ((!\RB[2]~input_o  & 
// ((!\RB[0]~input_o  & (\regs~367_q )) # (\RB[0]~input_o  & ((\regs~399_q ))))) # (\RB[2]~input_o  & (((\RB[0]~input_o ))))) ) )

	.dataa(!\regs~335_q ),
	.datab(!\RB[2]~input_o ),
	.datac(!\regs~367_q ),
	.datad(!\RB[0]~input_o ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~399_q ),
	.datag(!\regs~303_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2810_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2810 .extended_lut = "on";
defparam \regs~2810 .lut_mask = 64'h0C770C330C770CFF;
defparam \regs~2810 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y8_N21
cyclonev_lcell_comb \regs~1763 (
// Equation(s):
// \regs~1763_combout  = ( !\RB[1]~input_o  & ( (!\RB[2]~input_o  & ((((\regs~2810_combout ))))) # (\RB[2]~input_o  & (((!\regs~2810_combout  & (\regs~431_q )) # (\regs~2810_combout  & ((\regs~463_q )))))) ) ) # ( \RB[1]~input_o  & ( (!\RB[2]~input_o  & 
// ((((\regs~2810_combout ))))) # (\RB[2]~input_o  & ((!\regs~2810_combout  & (((\regs~495_q )))) # (\regs~2810_combout  & (\regs~527_q )))) ) )

	.dataa(!\RB[2]~input_o ),
	.datab(!\regs~527_q ),
	.datac(!\regs~495_q ),
	.datad(!\regs~2810_combout ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~463_q ),
	.datag(!\regs~431_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1763_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1763 .extended_lut = "on";
defparam \regs~1763 .lut_mask = 64'h05AA05BB05FF05BB;
defparam \regs~1763 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y5_N36
cyclonev_lcell_comb \regs~2806 (
// Equation(s):
// \regs~2806_combout  = ( !\RB[1]~input_o  & ( (!\RB[2]~input_o  & (((!\RB[0]~input_o  & ((\regs~47_q ))) # (\RB[0]~input_o  & (\regs~79_q ))))) # (\RB[2]~input_o  & ((((\RB[0]~input_o ))))) ) ) # ( \RB[1]~input_o  & ( (!\RB[2]~input_o  & (((!\RB[0]~input_o 
//  & (\regs~111_q )) # (\RB[0]~input_o  & ((\regs~143_q )))))) # (\RB[2]~input_o  & ((((\RB[0]~input_o ))))) ) )

	.dataa(!\RB[2]~input_o ),
	.datab(!\regs~79_q ),
	.datac(!\regs~111_q ),
	.datad(!\regs~143_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\RB[0]~input_o ),
	.datag(!\regs~47_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2806_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2806 .extended_lut = "on";
defparam \regs~2806 .lut_mask = 64'h0A0A0A0A777755FF;
defparam \regs~2806 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y5_N54
cyclonev_lcell_comb \regs~1759 (
// Equation(s):
// \regs~1759_combout  = ( !\RB[1]~input_o  & ( ((!\regs~2806_combout  & (\regs~175_q  & (\RB[2]~input_o ))) # (\regs~2806_combout  & (((!\RB[2]~input_o ) # (\regs~207_q ))))) ) ) # ( \RB[1]~input_o  & ( (!\regs~2806_combout  & (((\regs~239_q  & 
// (\RB[2]~input_o ))))) # (\regs~2806_combout  & ((((!\RB[2]~input_o ))) # (\regs~271_q ))) ) )

	.dataa(!\regs~271_q ),
	.datab(!\regs~2806_combout ),
	.datac(!\regs~239_q ),
	.datad(!\RB[2]~input_o ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~207_q ),
	.datag(!\regs~175_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1759_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1759 .extended_lut = "on";
defparam \regs~1759 .lut_mask = 64'h330C331D333F331D;
defparam \regs~1759 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N42
cyclonev_lcell_comb \regs~2818 (
// Equation(s):
// \regs~2818_combout  = ( !\RB[1]~input_o  & ( ((!\RB[2]~input_o  & ((!\RB[0]~input_o  & (\regs~815_q )) # (\RB[0]~input_o  & ((\regs~847_q ))))) # (\RB[2]~input_o  & (((\RB[0]~input_o ))))) ) ) # ( \RB[1]~input_o  & ( (!\RB[2]~input_o  & ((!\RB[0]~input_o  
// & (((\regs~879_q )))) # (\RB[0]~input_o  & (\regs~911_q )))) # (\RB[2]~input_o  & ((((\RB[0]~input_o ))))) ) )

	.dataa(!\regs~911_q ),
	.datab(!\RB[2]~input_o ),
	.datac(!\regs~879_q ),
	.datad(!\RB[0]~input_o ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~847_q ),
	.datag(!\regs~815_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2818_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2818 .extended_lut = "on";
defparam \regs~2818 .lut_mask = 64'h0C330C770CFF0C77;
defparam \regs~2818 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N36
cyclonev_lcell_comb \regs~1771 (
// Equation(s):
// \regs~1771_combout  = ( !\RB[1]~input_o  & ( (!\RB[2]~input_o  & ((((\regs~2818_combout ))))) # (\RB[2]~input_o  & ((!\regs~2818_combout  & (((\regs~943_q )))) # (\regs~2818_combout  & (\regs~975_q )))) ) ) # ( \RB[1]~input_o  & ( ((!\RB[2]~input_o  & 
// (((\regs~2818_combout )))) # (\RB[2]~input_o  & ((!\regs~2818_combout  & (\regs~1007_q )) # (\regs~2818_combout  & ((\regs~1039_q )))))) ) )

	.dataa(!\regs~975_q ),
	.datab(!\RB[2]~input_o ),
	.datac(!\regs~1007_q ),
	.datad(!\regs~2818_combout ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~1039_q ),
	.datag(!\regs~943_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1771_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1771 .extended_lut = "on";
defparam \regs~1771 .lut_mask = 64'h03DD03CC03DD03FF;
defparam \regs~1771 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y6_N39
cyclonev_lcell_comb \regs~1775 (
// Equation(s):
// \regs~1775_combout  = ( \RB[3]~input_o  & ( \regs~1771_combout  & ( (\regs~1763_combout ) # (\RB[4]~input_o ) ) ) ) # ( !\RB[3]~input_o  & ( \regs~1771_combout  & ( (!\RB[4]~input_o  & ((\regs~1759_combout ))) # (\RB[4]~input_o  & (\regs~1767_combout )) ) 
// ) ) # ( \RB[3]~input_o  & ( !\regs~1771_combout  & ( (!\RB[4]~input_o  & \regs~1763_combout ) ) ) ) # ( !\RB[3]~input_o  & ( !\regs~1771_combout  & ( (!\RB[4]~input_o  & ((\regs~1759_combout ))) # (\RB[4]~input_o  & (\regs~1767_combout )) ) ) )

	.dataa(!\RB[4]~input_o ),
	.datab(!\regs~1767_combout ),
	.datac(!\regs~1763_combout ),
	.datad(!\regs~1759_combout ),
	.datae(!\RB[3]~input_o ),
	.dataf(!\regs~1771_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1775_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1775 .extended_lut = "off";
defparam \regs~1775 .lut_mask = 64'h11BB0A0A11BB5F5F;
defparam \regs~1775 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N42
cyclonev_lcell_comb \regs~2822 (
// Equation(s):
// \regs~2822_combout  = ( !\RB[1]~input_o  & ( (!\RB[0]~input_o  & (!\RB[2]~input_o  & (\regs~48_q ))) # (\RB[0]~input_o  & ((((\regs~80_q ))) # (\RB[2]~input_o ))) ) ) # ( \RB[1]~input_o  & ( (!\RB[0]~input_o  & (!\RB[2]~input_o  & (\regs~112_q ))) # 
// (\RB[0]~input_o  & ((((\regs~144_q ))) # (\RB[2]~input_o ))) ) )

	.dataa(!\RB[0]~input_o ),
	.datab(!\RB[2]~input_o ),
	.datac(!\regs~112_q ),
	.datad(!\regs~144_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~80_q ),
	.datag(!\regs~48_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2822_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2822 .extended_lut = "on";
defparam \regs~2822 .lut_mask = 64'h1919195D5D5D195D;
defparam \regs~2822 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y2_N18
cyclonev_lcell_comb \regs~1776 (
// Equation(s):
// \regs~1776_combout  = ( !\RB[1]~input_o  & ( (!\RB[2]~input_o  & (\regs~2822_combout )) # (\RB[2]~input_o  & ((!\regs~2822_combout  & (\regs~176_q )) # (\regs~2822_combout  & (((\regs~208_q )))))) ) ) # ( \RB[1]~input_o  & ( (!\RB[2]~input_o  & 
// (\regs~2822_combout )) # (\RB[2]~input_o  & ((!\regs~2822_combout  & (\regs~240_q )) # (\regs~2822_combout  & (((\regs~272_q )))))) ) )

	.dataa(!\RB[2]~input_o ),
	.datab(!\regs~2822_combout ),
	.datac(!\regs~240_q ),
	.datad(!\regs~272_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~208_q ),
	.datag(!\regs~176_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1776_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1776 .extended_lut = "on";
defparam \regs~1776 .lut_mask = 64'h2626263737372637;
defparam \regs~1776 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y7_N54
cyclonev_lcell_comb \regs~2826 (
// Equation(s):
// \regs~2826_combout  = ( !\RB[1]~input_o  & ( (!\RB[0]~input_o  & (!\RB[2]~input_o  & (\regs~304_q ))) # (\RB[0]~input_o  & ((((\regs~336_q ))) # (\RB[2]~input_o ))) ) ) # ( \RB[1]~input_o  & ( (!\RB[0]~input_o  & (!\RB[2]~input_o  & (\regs~368_q ))) # 
// (\RB[0]~input_o  & ((((\regs~400_q ))) # (\RB[2]~input_o ))) ) )

	.dataa(!\RB[0]~input_o ),
	.datab(!\RB[2]~input_o ),
	.datac(!\regs~368_q ),
	.datad(!\regs~336_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~400_q ),
	.datag(!\regs~304_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2826_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2826 .extended_lut = "on";
defparam \regs~2826 .lut_mask = 64'h195D1919195D5D5D;
defparam \regs~2826 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y5_N0
cyclonev_lcell_comb \regs~1780 (
// Equation(s):
// \regs~1780_combout  = ( !\RB[1]~input_o  & ( ((!\RB[2]~input_o  & (((\regs~2826_combout )))) # (\RB[2]~input_o  & ((!\regs~2826_combout  & (\regs~432_q )) # (\regs~2826_combout  & ((\regs~464_q )))))) ) ) # ( \RB[1]~input_o  & ( (!\RB[2]~input_o  & 
// ((((\regs~2826_combout ))))) # (\RB[2]~input_o  & ((!\regs~2826_combout  & (((\regs~496_q )))) # (\regs~2826_combout  & (\regs~528_q )))) ) )

	.dataa(!\regs~528_q ),
	.datab(!\RB[2]~input_o ),
	.datac(!\regs~496_q ),
	.datad(!\regs~2826_combout ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~464_q ),
	.datag(!\regs~432_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1780_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1780 .extended_lut = "on";
defparam \regs~1780 .lut_mask = 64'h03CC03DD03FF03DD;
defparam \regs~1780 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N30
cyclonev_lcell_comb \regs~2834 (
// Equation(s):
// \regs~2834_combout  = ( !\RB[1]~input_o  & ( (!\RB[0]~input_o  & (!\RB[2]~input_o  & (\regs~816_q ))) # (\RB[0]~input_o  & ((((\regs~848_q ))) # (\RB[2]~input_o ))) ) ) # ( \RB[1]~input_o  & ( (!\RB[0]~input_o  & (!\RB[2]~input_o  & (\regs~880_q ))) # 
// (\RB[0]~input_o  & ((((\regs~912_q ))) # (\RB[2]~input_o ))) ) )

	.dataa(!\RB[0]~input_o ),
	.datab(!\RB[2]~input_o ),
	.datac(!\regs~880_q ),
	.datad(!\regs~912_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~848_q ),
	.datag(!\regs~816_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2834_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2834 .extended_lut = "on";
defparam \regs~2834 .lut_mask = 64'h1919195D5D5D195D;
defparam \regs~2834 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N54
cyclonev_lcell_comb \regs~1788 (
// Equation(s):
// \regs~1788_combout  = ( !\RB[1]~input_o  & ( (!\RB[2]~input_o  & ((((\regs~2834_combout ))))) # (\RB[2]~input_o  & (((!\regs~2834_combout  & ((\regs~944_q ))) # (\regs~2834_combout  & (\regs~976_q ))))) ) ) # ( \RB[1]~input_o  & ( ((!\RB[2]~input_o  & 
// (((\regs~2834_combout )))) # (\RB[2]~input_o  & ((!\regs~2834_combout  & (\regs~1008_q )) # (\regs~2834_combout  & ((\regs~1040_q )))))) ) )

	.dataa(!\regs~976_q ),
	.datab(!\RB[2]~input_o ),
	.datac(!\regs~1008_q ),
	.datad(!\regs~1040_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~2834_combout ),
	.datag(!\regs~944_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1788_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1788 .extended_lut = "on";
defparam \regs~1788 .lut_mask = 64'h03030303DDDDCCFF;
defparam \regs~1788 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y6_N6
cyclonev_lcell_comb \regs~2830 (
// Equation(s):
// \regs~2830_combout  = ( !\RB[1]~input_o  & ( ((!\RB[0]~input_o  & (\regs~560_q  & ((!\RB[2]~input_o )))) # (\RB[0]~input_o  & (((\RB[2]~input_o ) # (\regs~592_q ))))) ) ) # ( \RB[1]~input_o  & ( (!\RB[0]~input_o  & (((\regs~624_q  & ((!\RB[2]~input_o 
// )))))) # (\RB[0]~input_o  & ((((\RB[2]~input_o ))) # (\regs~656_q ))) ) )

	.dataa(!\regs~656_q ),
	.datab(!\RB[0]~input_o ),
	.datac(!\regs~624_q ),
	.datad(!\regs~592_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\RB[2]~input_o ),
	.datag(!\regs~560_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2830_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2830 .extended_lut = "on";
defparam \regs~2830 .lut_mask = 64'h0C3F1D1D33333333;
defparam \regs~2830 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y6_N36
cyclonev_lcell_comb \regs~1784 (
// Equation(s):
// \regs~1784_combout  = ( !\RB[1]~input_o  & ( (!\regs~2830_combout  & (((\regs~688_q  & (\RB[2]~input_o ))))) # (\regs~2830_combout  & ((((!\RB[2]~input_o ))) # (\regs~720_q ))) ) ) # ( \RB[1]~input_o  & ( ((!\regs~2830_combout  & (\regs~752_q  & 
// (\RB[2]~input_o ))) # (\regs~2830_combout  & (((!\RB[2]~input_o ) # (\regs~784_q ))))) ) )

	.dataa(!\regs~720_q ),
	.datab(!\regs~2830_combout ),
	.datac(!\regs~752_q ),
	.datad(!\RB[2]~input_o ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~784_q ),
	.datag(!\regs~688_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1784_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1784 .extended_lut = "on";
defparam \regs~1784 .lut_mask = 64'h331D330C331D333F;
defparam \regs~1784 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y6_N48
cyclonev_lcell_comb \regs~1792 (
// Equation(s):
// \regs~1792_combout  = ( \regs~1788_combout  & ( \regs~1784_combout  & ( ((!\RB[3]~input_o  & (\regs~1776_combout )) # (\RB[3]~input_o  & ((\regs~1780_combout )))) # (\RB[4]~input_o ) ) ) ) # ( !\regs~1788_combout  & ( \regs~1784_combout  & ( 
// (!\RB[3]~input_o  & (((\regs~1776_combout )) # (\RB[4]~input_o ))) # (\RB[3]~input_o  & (!\RB[4]~input_o  & ((\regs~1780_combout )))) ) ) ) # ( \regs~1788_combout  & ( !\regs~1784_combout  & ( (!\RB[3]~input_o  & (!\RB[4]~input_o  & (\regs~1776_combout 
// ))) # (\RB[3]~input_o  & (((\regs~1780_combout )) # (\RB[4]~input_o ))) ) ) ) # ( !\regs~1788_combout  & ( !\regs~1784_combout  & ( (!\RB[4]~input_o  & ((!\RB[3]~input_o  & (\regs~1776_combout )) # (\RB[3]~input_o  & ((\regs~1780_combout ))))) ) ) )

	.dataa(!\RB[3]~input_o ),
	.datab(!\RB[4]~input_o ),
	.datac(!\regs~1776_combout ),
	.datad(!\regs~1780_combout ),
	.datae(!\regs~1788_combout ),
	.dataf(!\regs~1784_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1792_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1792 .extended_lut = "off";
defparam \regs~1792 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \regs~1792 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N36
cyclonev_lcell_comb \regs~2842 (
// Equation(s):
// \regs~2842_combout  = ( !\RB[1]~input_o  & ( (!\RB[0]~input_o  & (!\RB[2]~input_o  & (\regs~305_q ))) # (\RB[0]~input_o  & ((((\regs~337_q ))) # (\RB[2]~input_o ))) ) ) # ( \RB[1]~input_o  & ( (!\RB[0]~input_o  & (!\RB[2]~input_o  & (\regs~369_q ))) # 
// (\RB[0]~input_o  & ((((\regs~401_q ))) # (\RB[2]~input_o ))) ) )

	.dataa(!\RB[0]~input_o ),
	.datab(!\RB[2]~input_o ),
	.datac(!\regs~369_q ),
	.datad(!\regs~337_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~401_q ),
	.datag(!\regs~305_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2842_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2842 .extended_lut = "on";
defparam \regs~2842 .lut_mask = 64'h195D1919195D5D5D;
defparam \regs~2842 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y6_N54
cyclonev_lcell_comb \regs~1797 (
// Equation(s):
// \regs~1797_combout  = ( !\RB[1]~input_o  & ( ((!\regs~2842_combout  & (\regs~433_q  & ((\RB[2]~input_o )))) # (\regs~2842_combout  & (((!\RB[2]~input_o ) # (\regs~465_q ))))) ) ) # ( \RB[1]~input_o  & ( (!\regs~2842_combout  & (((\regs~497_q  & 
// ((\RB[2]~input_o )))))) # (\regs~2842_combout  & ((((!\RB[2]~input_o ))) # (\regs~529_q ))) ) )

	.dataa(!\regs~529_q ),
	.datab(!\regs~2842_combout ),
	.datac(!\regs~497_q ),
	.datad(!\regs~465_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\RB[2]~input_o ),
	.datag(!\regs~433_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1797_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1797 .extended_lut = "on";
defparam \regs~1797 .lut_mask = 64'h333333330C3F1D1D;
defparam \regs~1797 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N0
cyclonev_lcell_comb \regs~2850 (
// Equation(s):
// \regs~2850_combout  = ( !\RB[1]~input_o  & ( (!\RB[2]~input_o  & ((!\RB[0]~input_o  & (\regs~817_q )) # (\RB[0]~input_o  & (((\regs~849_q )))))) # (\RB[2]~input_o  & (\RB[0]~input_o )) ) ) # ( \RB[1]~input_o  & ( (!\RB[2]~input_o  & ((!\RB[0]~input_o  & 
// (\regs~881_q )) # (\RB[0]~input_o  & (((\regs~913_q )))))) # (\RB[2]~input_o  & (\RB[0]~input_o )) ) )

	.dataa(!\RB[2]~input_o ),
	.datab(!\RB[0]~input_o ),
	.datac(!\regs~881_q ),
	.datad(!\regs~849_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~913_q ),
	.datag(!\regs~817_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2850_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2850 .extended_lut = "on";
defparam \regs~2850 .lut_mask = 64'h193B1919193B3B3B;
defparam \regs~2850 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N30
cyclonev_lcell_comb \regs~1805 (
// Equation(s):
// \regs~1805_combout  = ( !\RB[1]~input_o  & ( ((!\regs~2850_combout  & (\regs~945_q  & ((\RB[2]~input_o )))) # (\regs~2850_combout  & (((!\RB[2]~input_o ) # (\regs~977_q ))))) ) ) # ( \RB[1]~input_o  & ( (!\regs~2850_combout  & (((\regs~1009_q  & 
// ((\RB[2]~input_o )))))) # (\regs~2850_combout  & ((((!\RB[2]~input_o ))) # (\regs~1041_q ))) ) )

	.dataa(!\regs~1041_q ),
	.datab(!\regs~2850_combout ),
	.datac(!\regs~1009_q ),
	.datad(!\regs~977_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\RB[2]~input_o ),
	.datag(!\regs~945_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1805_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1805 .extended_lut = "on";
defparam \regs~1805 .lut_mask = 64'h333333330C3F1D1D;
defparam \regs~1805 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N0
cyclonev_lcell_comb \regs~2846 (
// Equation(s):
// \regs~2846_combout  = ( !\RB[1]~input_o  & ( (!\RB[2]~input_o  & ((!\RB[0]~input_o  & (((\regs~561_q )))) # (\RB[0]~input_o  & (\regs~593_q )))) # (\RB[2]~input_o  & ((((\RB[0]~input_o ))))) ) ) # ( \RB[1]~input_o  & ( (!\RB[2]~input_o  & 
// (((!\RB[0]~input_o  & (\regs~625_q )) # (\RB[0]~input_o  & ((\regs~657_q )))))) # (\RB[2]~input_o  & ((((\RB[0]~input_o ))))) ) )

	.dataa(!\RB[2]~input_o ),
	.datab(!\regs~593_q ),
	.datac(!\regs~625_q ),
	.datad(!\RB[0]~input_o ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~657_q ),
	.datag(!\regs~561_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2846_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2846 .extended_lut = "on";
defparam \regs~2846 .lut_mask = 64'h0A770A550A770AFF;
defparam \regs~2846 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N36
cyclonev_lcell_comb \regs~1801 (
// Equation(s):
// \regs~1801_combout  = ( !\RB[1]~input_o  & ( ((!\RB[2]~input_o  & (((\regs~2846_combout )))) # (\RB[2]~input_o  & ((!\regs~2846_combout  & ((\regs~689_q ))) # (\regs~2846_combout  & (\regs~721_q ))))) ) ) # ( \RB[1]~input_o  & ( ((!\RB[2]~input_o  & 
// (((\regs~2846_combout )))) # (\RB[2]~input_o  & ((!\regs~2846_combout  & ((\regs~753_q ))) # (\regs~2846_combout  & (\regs~785_q ))))) ) )

	.dataa(!\regs~785_q ),
	.datab(!\regs~721_q ),
	.datac(!\regs~753_q ),
	.datad(!\RB[2]~input_o ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~2846_combout ),
	.datag(!\regs~689_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1801_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1801 .extended_lut = "on";
defparam \regs~1801 .lut_mask = 64'h000F000FFF33FF55;
defparam \regs~1801 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y5_N12
cyclonev_lcell_comb \regs~2838 (
// Equation(s):
// \regs~2838_combout  = ( !\RB[1]~input_o  & ( (!\RB[2]~input_o  & ((!\RB[0]~input_o  & (\regs~49_q )) # (\RB[0]~input_o  & (((\regs~81_q )))))) # (\RB[2]~input_o  & (\RB[0]~input_o )) ) ) # ( \RB[1]~input_o  & ( (!\RB[2]~input_o  & ((!\RB[0]~input_o  & 
// (\regs~113_q )) # (\RB[0]~input_o  & (((\regs~145_q )))))) # (\RB[2]~input_o  & (\RB[0]~input_o )) ) )

	.dataa(!\RB[2]~input_o ),
	.datab(!\RB[0]~input_o ),
	.datac(!\regs~113_q ),
	.datad(!\regs~145_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~81_q ),
	.datag(!\regs~49_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2838_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2838 .extended_lut = "on";
defparam \regs~2838 .lut_mask = 64'h1919193B3B3B193B;
defparam \regs~2838 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y5_N9
cyclonev_lcell_comb \regs~1793 (
// Equation(s):
// \regs~1793_combout  = ( !\RB[1]~input_o  & ( (!\RB[2]~input_o  & ((((\regs~2838_combout ))))) # (\RB[2]~input_o  & (((!\regs~2838_combout  & (\regs~177_q )) # (\regs~2838_combout  & ((\regs~209_q )))))) ) ) # ( \RB[1]~input_o  & ( (!\RB[2]~input_o  & 
// ((((\regs~2838_combout ))))) # (\RB[2]~input_o  & ((!\regs~2838_combout  & (((\regs~241_q )))) # (\regs~2838_combout  & (\regs~273_q )))) ) )

	.dataa(!\RB[2]~input_o ),
	.datab(!\regs~273_q ),
	.datac(!\regs~241_q ),
	.datad(!\regs~2838_combout ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~209_q ),
	.datag(!\regs~177_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1793_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1793 .extended_lut = "on";
defparam \regs~1793 .lut_mask = 64'h05AA05BB05FF05BB;
defparam \regs~1793 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N33
cyclonev_lcell_comb \regs~1809 (
// Equation(s):
// \regs~1809_combout  = ( \RB[4]~input_o  & ( \regs~1793_combout  & ( (!\RB[3]~input_o  & ((\regs~1801_combout ))) # (\RB[3]~input_o  & (\regs~1805_combout )) ) ) ) # ( !\RB[4]~input_o  & ( \regs~1793_combout  & ( (!\RB[3]~input_o ) # (\regs~1797_combout ) 
// ) ) ) # ( \RB[4]~input_o  & ( !\regs~1793_combout  & ( (!\RB[3]~input_o  & ((\regs~1801_combout ))) # (\RB[3]~input_o  & (\regs~1805_combout )) ) ) ) # ( !\RB[4]~input_o  & ( !\regs~1793_combout  & ( (\RB[3]~input_o  & \regs~1797_combout ) ) ) )

	.dataa(!\RB[3]~input_o ),
	.datab(!\regs~1797_combout ),
	.datac(!\regs~1805_combout ),
	.datad(!\regs~1801_combout ),
	.datae(!\RB[4]~input_o ),
	.dataf(!\regs~1793_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1809_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1809 .extended_lut = "off";
defparam \regs~1809 .lut_mask = 64'h111105AFBBBB05AF;
defparam \regs~1809 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y7_N18
cyclonev_lcell_comb \regs~2858 (
// Equation(s):
// \regs~2858_combout  = ( !\RB[1]~input_o  & ( (!\RB[0]~input_o  & (((\regs~306_q  & (!\RB[2]~input_o ))))) # (\RB[0]~input_o  & ((((\regs~338_q ) # (\RB[2]~input_o ))))) ) ) # ( \RB[1]~input_o  & ( (!\RB[0]~input_o  & (((\regs~370_q  & (!\RB[2]~input_o 
// ))))) # (\RB[0]~input_o  & ((((\RB[2]~input_o ))) # (\regs~402_q ))) ) )

	.dataa(!\RB[0]~input_o ),
	.datab(!\regs~402_q ),
	.datac(!\regs~370_q ),
	.datad(!\RB[2]~input_o ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~338_q ),
	.datag(!\regs~306_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2858_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2858 .extended_lut = "on";
defparam \regs~2858 .lut_mask = 64'h0A551B555F551B55;
defparam \regs~2858 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y6_N54
cyclonev_lcell_comb \regs~1814 (
// Equation(s):
// \regs~1814_combout  = ( !\RB[1]~input_o  & ( ((!\regs~2858_combout  & (\regs~434_q  & (\RB[2]~input_o ))) # (\regs~2858_combout  & (((!\RB[2]~input_o ) # (\regs~466_q ))))) ) ) # ( \RB[1]~input_o  & ( (!\regs~2858_combout  & (((\regs~498_q  & 
// (\RB[2]~input_o ))))) # (\regs~2858_combout  & ((((!\RB[2]~input_o ))) # (\regs~530_q ))) ) )

	.dataa(!\regs~530_q ),
	.datab(!\regs~2858_combout ),
	.datac(!\regs~498_q ),
	.datad(!\RB[2]~input_o ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~466_q ),
	.datag(!\regs~434_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1814_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1814 .extended_lut = "on";
defparam \regs~1814 .lut_mask = 64'h330C331D333F331D;
defparam \regs~1814 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N30
cyclonev_lcell_comb \regs~2866 (
// Equation(s):
// \regs~2866_combout  = ( !\RB[1]~input_o  & ( ((!\RB[2]~input_o  & ((!\RB[0]~input_o  & (\regs~818_q )) # (\RB[0]~input_o  & ((\regs~850_q ))))) # (\RB[2]~input_o  & (((\RB[0]~input_o ))))) ) ) # ( \RB[1]~input_o  & ( (!\RB[2]~input_o  & ((!\RB[0]~input_o  
// & (((\regs~882_q )))) # (\RB[0]~input_o  & (\regs~914_q )))) # (\RB[2]~input_o  & ((((\RB[0]~input_o ))))) ) )

	.dataa(!\regs~914_q ),
	.datab(!\RB[2]~input_o ),
	.datac(!\regs~882_q ),
	.datad(!\RB[0]~input_o ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~850_q ),
	.datag(!\regs~818_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2866_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2866 .extended_lut = "on";
defparam \regs~2866 .lut_mask = 64'h0C330C770CFF0C77;
defparam \regs~2866 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N12
cyclonev_lcell_comb \regs~1822 (
// Equation(s):
// \regs~1822_combout  = ( !\RB[1]~input_o  & ( ((!\regs~2866_combout  & (((\regs~946_q  & \RB[2]~input_o )))) # (\regs~2866_combout  & (((!\RB[2]~input_o )) # (\regs~978_q )))) ) ) # ( \RB[1]~input_o  & ( ((!\regs~2866_combout  & (((\regs~1010_q  & 
// \RB[2]~input_o )))) # (\regs~2866_combout  & (((!\RB[2]~input_o )) # (\regs~1042_q )))) ) )

	.dataa(!\regs~1042_q ),
	.datab(!\regs~978_q ),
	.datac(!\regs~1010_q ),
	.datad(!\regs~2866_combout ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\RB[2]~input_o ),
	.datag(!\regs~946_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1822_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1822 .extended_lut = "on";
defparam \regs~1822 .lut_mask = 64'h00FF00FF0F330F55;
defparam \regs~1822 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N0
cyclonev_lcell_comb \regs~2854 (
// Equation(s):
// \regs~2854_combout  = ( !\RB[1]~input_o  & ( (!\RB[0]~input_o  & (((\regs~50_q  & ((!\RB[2]~input_o )))))) # (\RB[0]~input_o  & ((((\RB[2]~input_o ))) # (\regs~82_q ))) ) ) # ( \RB[1]~input_o  & ( (!\RB[0]~input_o  & (((\regs~114_q  & ((!\RB[2]~input_o 
// )))))) # (\RB[0]~input_o  & ((((\RB[2]~input_o ) # (\regs~146_q ))))) ) )

	.dataa(!\RB[0]~input_o ),
	.datab(!\regs~82_q ),
	.datac(!\regs~114_q ),
	.datad(!\regs~146_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\RB[2]~input_o ),
	.datag(!\regs~50_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2854_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2854 .extended_lut = "on";
defparam \regs~2854 .lut_mask = 64'h1B1B0A5F55555555;
defparam \regs~2854 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N42
cyclonev_lcell_comb \regs~1810 (
// Equation(s):
// \regs~1810_combout  = ( !\RB[1]~input_o  & ( ((!\RB[2]~input_o  & (((\regs~2854_combout )))) # (\RB[2]~input_o  & ((!\regs~2854_combout  & ((\regs~178_q ))) # (\regs~2854_combout  & (\regs~210_q ))))) ) ) # ( \RB[1]~input_o  & ( ((!\RB[2]~input_o  & 
// (((\regs~2854_combout )))) # (\RB[2]~input_o  & ((!\regs~2854_combout  & ((\regs~242_q ))) # (\regs~2854_combout  & (\regs~274_q ))))) ) )

	.dataa(!\regs~274_q ),
	.datab(!\regs~210_q ),
	.datac(!\regs~242_q ),
	.datad(!\RB[2]~input_o ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~2854_combout ),
	.datag(!\regs~178_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1810_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1810 .extended_lut = "on";
defparam \regs~1810 .lut_mask = 64'h000F000FFF33FF55;
defparam \regs~1810 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N42
cyclonev_lcell_comb \regs~2862 (
// Equation(s):
// \regs~2862_combout  = ( !\RB[1]~input_o  & ( ((!\RB[0]~input_o  & (\regs~562_q  & (!\RB[2]~input_o ))) # (\RB[0]~input_o  & (((\regs~594_q ) # (\RB[2]~input_o ))))) ) ) # ( \RB[1]~input_o  & ( (!\RB[0]~input_o  & (((\regs~626_q  & (!\RB[2]~input_o ))))) # 
// (\RB[0]~input_o  & ((((\RB[2]~input_o ))) # (\regs~658_q ))) ) )

	.dataa(!\regs~658_q ),
	.datab(!\RB[0]~input_o ),
	.datac(!\regs~626_q ),
	.datad(!\RB[2]~input_o ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~594_q ),
	.datag(!\regs~562_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2862_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2862 .extended_lut = "on";
defparam \regs~2862 .lut_mask = 64'h0C331D333F331D33;
defparam \regs~2862 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N54
cyclonev_lcell_comb \regs~1818 (
// Equation(s):
// \regs~1818_combout  = ( !\RB[1]~input_o  & ( (!\RB[2]~input_o  & ((((\regs~2862_combout ))))) # (\RB[2]~input_o  & ((!\regs~2862_combout  & (((\regs~690_q )))) # (\regs~2862_combout  & (\regs~722_q )))) ) ) # ( \RB[1]~input_o  & ( (!\RB[2]~input_o  & 
// ((((\regs~2862_combout ))))) # (\RB[2]~input_o  & (((!\regs~2862_combout  & (\regs~754_q )) # (\regs~2862_combout  & ((\regs~786_q )))))) ) )

	.dataa(!\RB[2]~input_o ),
	.datab(!\regs~722_q ),
	.datac(!\regs~754_q ),
	.datad(!\regs~2862_combout ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~786_q ),
	.datag(!\regs~690_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1818_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1818 .extended_lut = "on";
defparam \regs~1818 .lut_mask = 64'h05BB05AA05BB05FF;
defparam \regs~1818 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N48
cyclonev_lcell_comb \regs~1826 (
// Equation(s):
// \regs~1826_combout  = ( \regs~1818_combout  & ( \RB[3]~input_o  & ( (!\RB[4]~input_o  & (\regs~1814_combout )) # (\RB[4]~input_o  & ((\regs~1822_combout ))) ) ) ) # ( !\regs~1818_combout  & ( \RB[3]~input_o  & ( (!\RB[4]~input_o  & (\regs~1814_combout )) 
// # (\RB[4]~input_o  & ((\regs~1822_combout ))) ) ) ) # ( \regs~1818_combout  & ( !\RB[3]~input_o  & ( (\regs~1810_combout ) # (\RB[4]~input_o ) ) ) ) # ( !\regs~1818_combout  & ( !\RB[3]~input_o  & ( (!\RB[4]~input_o  & \regs~1810_combout ) ) ) )

	.dataa(!\regs~1814_combout ),
	.datab(!\RB[4]~input_o ),
	.datac(!\regs~1822_combout ),
	.datad(!\regs~1810_combout ),
	.datae(!\regs~1818_combout ),
	.dataf(!\RB[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1826_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1826 .extended_lut = "off";
defparam \regs~1826 .lut_mask = 64'h00CC33FF47474747;
defparam \regs~1826 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y7_N6
cyclonev_lcell_comb \regs~2874 (
// Equation(s):
// \regs~2874_combout  = ( !\RB[1]~input_o  & ( (!\RB[2]~input_o  & ((!\RB[0]~input_o  & (((\regs~307_q )))) # (\RB[0]~input_o  & (\regs~339_q )))) # (\RB[2]~input_o  & ((((\RB[0]~input_o ))))) ) ) # ( \RB[1]~input_o  & ( ((!\RB[2]~input_o  & 
// ((!\RB[0]~input_o  & (\regs~371_q )) # (\RB[0]~input_o  & ((\regs~403_q ))))) # (\RB[2]~input_o  & (((\RB[0]~input_o ))))) ) )

	.dataa(!\regs~339_q ),
	.datab(!\RB[2]~input_o ),
	.datac(!\regs~371_q ),
	.datad(!\RB[0]~input_o ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~403_q ),
	.datag(!\regs~307_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2874_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2874 .extended_lut = "on";
defparam \regs~2874 .lut_mask = 64'h0C770C330C770CFF;
defparam \regs~2874 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y7_N18
cyclonev_lcell_comb \regs~1831 (
// Equation(s):
// \regs~1831_combout  = ( !\RB[1]~input_o  & ( (!\regs~2874_combout  & (\RB[2]~input_o  & (\regs~435_q ))) # (\regs~2874_combout  & ((!\RB[2]~input_o ) # (((\regs~467_q ))))) ) ) # ( \RB[1]~input_o  & ( (!\regs~2874_combout  & (\RB[2]~input_o  & 
// (\regs~499_q ))) # (\regs~2874_combout  & ((!\RB[2]~input_o ) # (((\regs~531_q ))))) ) )

	.dataa(!\regs~2874_combout ),
	.datab(!\RB[2]~input_o ),
	.datac(!\regs~499_q ),
	.datad(!\regs~531_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~467_q ),
	.datag(!\regs~435_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1831_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1831 .extended_lut = "on";
defparam \regs~1831 .lut_mask = 64'h4646465757574657;
defparam \regs~1831 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N42
cyclonev_lcell_comb \regs~2882 (
// Equation(s):
// \regs~2882_combout  = ( !\RB[1]~input_o  & ( (!\RB[2]~input_o  & ((!\RB[0]~input_o  & (((\regs~819_q )))) # (\RB[0]~input_o  & (\regs~851_q )))) # (\RB[2]~input_o  & ((((\RB[0]~input_o ))))) ) ) # ( \RB[1]~input_o  & ( ((!\RB[2]~input_o  & 
// ((!\RB[0]~input_o  & (\regs~883_q )) # (\RB[0]~input_o  & ((\regs~915_q ))))) # (\RB[2]~input_o  & (((\RB[0]~input_o ))))) ) )

	.dataa(!\regs~851_q ),
	.datab(!\RB[2]~input_o ),
	.datac(!\regs~883_q ),
	.datad(!\RB[0]~input_o ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~915_q ),
	.datag(!\regs~819_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2882_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2882 .extended_lut = "on";
defparam \regs~2882 .lut_mask = 64'h0C770C330C770CFF;
defparam \regs~2882 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y2_N42
cyclonev_lcell_comb \regs~1839 (
// Equation(s):
// \regs~1839_combout  = ( !\RB[1]~input_o  & ( (!\RB[2]~input_o  & ((((\regs~2882_combout ))))) # (\RB[2]~input_o  & (((!\regs~2882_combout  & (\regs~947_q )) # (\regs~2882_combout  & ((\regs~979_q )))))) ) ) # ( \RB[1]~input_o  & ( (!\RB[2]~input_o  & 
// ((((\regs~2882_combout ))))) # (\RB[2]~input_o  & (((!\regs~2882_combout  & ((\regs~1011_q ))) # (\regs~2882_combout  & (\regs~1043_q ))))) ) )

	.dataa(!\RB[2]~input_o ),
	.datab(!\regs~1043_q ),
	.datac(!\regs~1011_q ),
	.datad(!\regs~979_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~2882_combout ),
	.datag(!\regs~947_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1839_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1839 .extended_lut = "on";
defparam \regs~1839 .lut_mask = 64'h05050505AAFFBBBB;
defparam \regs~1839 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y6_N36
cyclonev_lcell_comb \regs~2878 (
// Equation(s):
// \regs~2878_combout  = ( !\RB[1]~input_o  & ( (!\RB[2]~input_o  & ((!\RB[0]~input_o  & (\regs~563_q )) # (\RB[0]~input_o  & (((\regs~595_q )))))) # (\RB[2]~input_o  & (\RB[0]~input_o )) ) ) # ( \RB[1]~input_o  & ( (!\RB[2]~input_o  & ((!\RB[0]~input_o  & 
// (\regs~627_q )) # (\RB[0]~input_o  & (((\regs~659_q )))))) # (\RB[2]~input_o  & (\RB[0]~input_o )) ) )

	.dataa(!\RB[2]~input_o ),
	.datab(!\RB[0]~input_o ),
	.datac(!\regs~627_q ),
	.datad(!\regs~659_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~595_q ),
	.datag(!\regs~563_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2878_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2878 .extended_lut = "on";
defparam \regs~2878 .lut_mask = 64'h1919193B3B3B193B;
defparam \regs~2878 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y2_N36
cyclonev_lcell_comb \regs~1835 (
// Equation(s):
// \regs~1835_combout  = ( !\RB[1]~input_o  & ( ((!\regs~2878_combout  & (((\regs~691_q  & \RB[2]~input_o )))) # (\regs~2878_combout  & (((!\RB[2]~input_o )) # (\regs~723_q )))) ) ) # ( \RB[1]~input_o  & ( ((!\regs~2878_combout  & (((\regs~755_q  & 
// \RB[2]~input_o )))) # (\regs~2878_combout  & (((!\RB[2]~input_o )) # (\regs~787_q )))) ) )

	.dataa(!\regs~723_q ),
	.datab(!\regs~787_q ),
	.datac(!\regs~755_q ),
	.datad(!\regs~2878_combout ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\RB[2]~input_o ),
	.datag(!\regs~691_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1835_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1835 .extended_lut = "on";
defparam \regs~1835 .lut_mask = 64'h00FF00FF0F550F33;
defparam \regs~1835 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N36
cyclonev_lcell_comb \regs~2870 (
// Equation(s):
// \regs~2870_combout  = ( !\RB[1]~input_o  & ( (!\RB[2]~input_o  & (((!\RB[0]~input_o  & ((\regs~51_q ))) # (\RB[0]~input_o  & (\regs~83_q ))))) # (\RB[2]~input_o  & ((((\RB[0]~input_o ))))) ) ) # ( \RB[1]~input_o  & ( ((!\RB[2]~input_o  & ((!\RB[0]~input_o 
//  & (\regs~115_q )) # (\RB[0]~input_o  & ((\regs~147_q ))))) # (\RB[2]~input_o  & (((\RB[0]~input_o ))))) ) )

	.dataa(!\regs~83_q ),
	.datab(!\RB[2]~input_o ),
	.datac(!\regs~115_q ),
	.datad(!\regs~147_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\RB[0]~input_o ),
	.datag(!\regs~51_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2870_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2870 .extended_lut = "on";
defparam \regs~2870 .lut_mask = 64'h0C0C0C0C777733FF;
defparam \regs~2870 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y2_N54
cyclonev_lcell_comb \regs~1827 (
// Equation(s):
// \regs~1827_combout  = ( !\RB[1]~input_o  & ( (!\RB[2]~input_o  & (\regs~2870_combout )) # (\RB[2]~input_o  & ((!\regs~2870_combout  & (\regs~179_q )) # (\regs~2870_combout  & (((\regs~211_q )))))) ) ) # ( \RB[1]~input_o  & ( (!\RB[2]~input_o  & 
// (\regs~2870_combout )) # (\RB[2]~input_o  & ((!\regs~2870_combout  & (\regs~243_q )) # (\regs~2870_combout  & (((\regs~275_q )))))) ) )

	.dataa(!\RB[2]~input_o ),
	.datab(!\regs~2870_combout ),
	.datac(!\regs~243_q ),
	.datad(!\regs~275_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~211_q ),
	.datag(!\regs~179_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1827_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1827 .extended_lut = "on";
defparam \regs~1827 .lut_mask = 64'h2626263737372637;
defparam \regs~1827 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y2_N48
cyclonev_lcell_comb \regs~1843 (
// Equation(s):
// \regs~1843_combout  = ( \regs~1835_combout  & ( \regs~1827_combout  & ( (!\RB[3]~input_o ) # ((!\RB[4]~input_o  & (\regs~1831_combout )) # (\RB[4]~input_o  & ((\regs~1839_combout )))) ) ) ) # ( !\regs~1835_combout  & ( \regs~1827_combout  & ( 
// (!\RB[3]~input_o  & (((!\RB[4]~input_o )))) # (\RB[3]~input_o  & ((!\RB[4]~input_o  & (\regs~1831_combout )) # (\RB[4]~input_o  & ((\regs~1839_combout ))))) ) ) ) # ( \regs~1835_combout  & ( !\regs~1827_combout  & ( (!\RB[3]~input_o  & (((\RB[4]~input_o 
// )))) # (\RB[3]~input_o  & ((!\RB[4]~input_o  & (\regs~1831_combout )) # (\RB[4]~input_o  & ((\regs~1839_combout ))))) ) ) ) # ( !\regs~1835_combout  & ( !\regs~1827_combout  & ( (\RB[3]~input_o  & ((!\RB[4]~input_o  & (\regs~1831_combout )) # 
// (\RB[4]~input_o  & ((\regs~1839_combout ))))) ) ) )

	.dataa(!\regs~1831_combout ),
	.datab(!\RB[3]~input_o ),
	.datac(!\RB[4]~input_o ),
	.datad(!\regs~1839_combout ),
	.datae(!\regs~1835_combout ),
	.dataf(!\regs~1827_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1843_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1843 .extended_lut = "off";
defparam \regs~1843 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \regs~1843 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y5_N42
cyclonev_lcell_comb \regs~2886 (
// Equation(s):
// \regs~2886_combout  = ( !\RB[1]~input_o  & ( ((!\RB[2]~input_o  & ((!\RB[0]~input_o  & (\regs~52_q )) # (\RB[0]~input_o  & ((\regs~84_q ))))) # (\RB[2]~input_o  & (((\RB[0]~input_o ))))) ) ) # ( \RB[1]~input_o  & ( (!\RB[2]~input_o  & ((!\RB[0]~input_o  & 
// (((\regs~116_q )))) # (\RB[0]~input_o  & (\regs~148_q )))) # (\RB[2]~input_o  & ((((\RB[0]~input_o ))))) ) )

	.dataa(!\regs~148_q ),
	.datab(!\RB[2]~input_o ),
	.datac(!\regs~116_q ),
	.datad(!\RB[0]~input_o ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~84_q ),
	.datag(!\regs~52_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2886_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2886 .extended_lut = "on";
defparam \regs~2886 .lut_mask = 64'h0C330C770CFF0C77;
defparam \regs~2886 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y5_N0
cyclonev_lcell_comb \regs~1844 (
// Equation(s):
// \regs~1844_combout  = ( !\RB[1]~input_o  & ( (!\regs~2886_combout  & (\RB[2]~input_o  & (\regs~180_q ))) # (\regs~2886_combout  & ((!\RB[2]~input_o ) # (((\regs~212_q ))))) ) ) # ( \RB[1]~input_o  & ( (!\regs~2886_combout  & (\RB[2]~input_o  & 
// (\regs~244_q ))) # (\regs~2886_combout  & ((!\RB[2]~input_o ) # (((\regs~276_q ))))) ) )

	.dataa(!\regs~2886_combout ),
	.datab(!\RB[2]~input_o ),
	.datac(!\regs~244_q ),
	.datad(!\regs~276_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~212_q ),
	.datag(!\regs~180_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1844_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1844 .extended_lut = "on";
defparam \regs~1844 .lut_mask = 64'h4646465757574657;
defparam \regs~1844 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y6_N48
cyclonev_lcell_comb \regs~2894 (
// Equation(s):
// \regs~2894_combout  = ( !\RB[1]~input_o  & ( (!\RB[2]~input_o  & (((!\RB[0]~input_o  & ((\regs~564_q ))) # (\RB[0]~input_o  & (\regs~596_q ))))) # (\RB[2]~input_o  & ((((\RB[0]~input_o ))))) ) ) # ( \RB[1]~input_o  & ( (!\RB[2]~input_o  & 
// (((!\RB[0]~input_o  & (\regs~628_q )) # (\RB[0]~input_o  & ((\regs~660_q )))))) # (\RB[2]~input_o  & ((((\RB[0]~input_o ))))) ) )

	.dataa(!\RB[2]~input_o ),
	.datab(!\regs~596_q ),
	.datac(!\regs~628_q ),
	.datad(!\regs~660_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\RB[0]~input_o ),
	.datag(!\regs~564_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2894_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2894 .extended_lut = "on";
defparam \regs~2894 .lut_mask = 64'h0A0A0A0A777755FF;
defparam \regs~2894 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y6_N42
cyclonev_lcell_comb \regs~1852 (
// Equation(s):
// \regs~1852_combout  = ( !\RB[1]~input_o  & ( ((!\regs~2894_combout  & (((\regs~692_q  & \RB[2]~input_o )))) # (\regs~2894_combout  & (((!\RB[2]~input_o )) # (\regs~724_q )))) ) ) # ( \RB[1]~input_o  & ( ((!\regs~2894_combout  & (((\regs~756_q  & 
// \RB[2]~input_o )))) # (\regs~2894_combout  & (((!\RB[2]~input_o )) # (\regs~788_q )))) ) )

	.dataa(!\regs~724_q ),
	.datab(!\regs~788_q ),
	.datac(!\regs~756_q ),
	.datad(!\regs~2894_combout ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\RB[2]~input_o ),
	.datag(!\regs~692_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1852_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1852 .extended_lut = "on";
defparam \regs~1852 .lut_mask = 64'h00FF00FF0F550F33;
defparam \regs~1852 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N48
cyclonev_lcell_comb \regs~2898 (
// Equation(s):
// \regs~2898_combout  = ( !\RB[1]~input_o  & ( ((!\RB[2]~input_o  & ((!\RB[0]~input_o  & (\regs~820_q )) # (\RB[0]~input_o  & ((\regs~852_q ))))) # (\RB[2]~input_o  & (((\RB[0]~input_o ))))) ) ) # ( \RB[1]~input_o  & ( (!\RB[2]~input_o  & ((!\RB[0]~input_o  
// & (((\regs~884_q )))) # (\RB[0]~input_o  & (\regs~916_q )))) # (\RB[2]~input_o  & ((((\RB[0]~input_o ))))) ) )

	.dataa(!\regs~916_q ),
	.datab(!\RB[2]~input_o ),
	.datac(!\regs~884_q ),
	.datad(!\RB[0]~input_o ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~852_q ),
	.datag(!\regs~820_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2898_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2898 .extended_lut = "on";
defparam \regs~2898 .lut_mask = 64'h0C330C770CFF0C77;
defparam \regs~2898 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N12
cyclonev_lcell_comb \regs~1856 (
// Equation(s):
// \regs~1856_combout  = ( !\RB[1]~input_o  & ( ((!\RB[2]~input_o  & (((\regs~2898_combout )))) # (\RB[2]~input_o  & ((!\regs~2898_combout  & (\regs~948_q )) # (\regs~2898_combout  & ((\regs~980_q )))))) ) ) # ( \RB[1]~input_o  & ( (!\RB[2]~input_o  & 
// ((((\regs~2898_combout ))))) # (\RB[2]~input_o  & ((!\regs~2898_combout  & (((\regs~1012_q )))) # (\regs~2898_combout  & (\regs~1044_q )))) ) )

	.dataa(!\regs~1044_q ),
	.datab(!\RB[2]~input_o ),
	.datac(!\regs~1012_q ),
	.datad(!\regs~2898_combout ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~980_q ),
	.datag(!\regs~948_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1856_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1856 .extended_lut = "on";
defparam \regs~1856 .lut_mask = 64'h03CC03DD03FF03DD;
defparam \regs~1856 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y7_N42
cyclonev_lcell_comb \regs~2890 (
// Equation(s):
// \regs~2890_combout  = ( !\RB[1]~input_o  & ( (!\RB[2]~input_o  & ((!\RB[0]~input_o  & (((\regs~308_q )))) # (\RB[0]~input_o  & (\regs~340_q )))) # (\RB[2]~input_o  & ((((\RB[0]~input_o ))))) ) ) # ( \RB[1]~input_o  & ( ((!\RB[2]~input_o  & 
// ((!\RB[0]~input_o  & (\regs~372_q )) # (\RB[0]~input_o  & ((\regs~404_q ))))) # (\RB[2]~input_o  & (((\RB[0]~input_o ))))) ) )

	.dataa(!\regs~340_q ),
	.datab(!\RB[2]~input_o ),
	.datac(!\regs~372_q ),
	.datad(!\RB[0]~input_o ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~404_q ),
	.datag(!\regs~308_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2890_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2890 .extended_lut = "on";
defparam \regs~2890 .lut_mask = 64'h0C770C330C770CFF;
defparam \regs~2890 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y7_N48
cyclonev_lcell_comb \regs~1848 (
// Equation(s):
// \regs~1848_combout  = ( !\RB[1]~input_o  & ( (!\RB[2]~input_o  & ((((\regs~2890_combout ))))) # (\RB[2]~input_o  & ((!\regs~2890_combout  & (((\regs~436_q )))) # (\regs~2890_combout  & (\regs~468_q )))) ) ) # ( \RB[1]~input_o  & ( ((!\RB[2]~input_o  & 
// (((\regs~2890_combout )))) # (\RB[2]~input_o  & ((!\regs~2890_combout  & (\regs~500_q )) # (\regs~2890_combout  & ((\regs~532_q )))))) ) )

	.dataa(!\regs~468_q ),
	.datab(!\RB[2]~input_o ),
	.datac(!\regs~500_q ),
	.datad(!\regs~2890_combout ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~532_q ),
	.datag(!\regs~436_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1848_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1848 .extended_lut = "on";
defparam \regs~1848 .lut_mask = 64'h03DD03CC03DD03FF;
defparam \regs~1848 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y6_N54
cyclonev_lcell_comb \regs~1860 (
// Equation(s):
// \regs~1860_combout  = ( \regs~1856_combout  & ( \regs~1848_combout  & ( ((!\RB[4]~input_o  & (\regs~1844_combout )) # (\RB[4]~input_o  & ((\regs~1852_combout )))) # (\RB[3]~input_o ) ) ) ) # ( !\regs~1856_combout  & ( \regs~1848_combout  & ( 
// (!\RB[4]~input_o  & (((\RB[3]~input_o )) # (\regs~1844_combout ))) # (\RB[4]~input_o  & (((!\RB[3]~input_o  & \regs~1852_combout )))) ) ) ) # ( \regs~1856_combout  & ( !\regs~1848_combout  & ( (!\RB[4]~input_o  & (\regs~1844_combout  & (!\RB[3]~input_o 
// ))) # (\RB[4]~input_o  & (((\regs~1852_combout ) # (\RB[3]~input_o )))) ) ) ) # ( !\regs~1856_combout  & ( !\regs~1848_combout  & ( (!\RB[3]~input_o  & ((!\RB[4]~input_o  & (\regs~1844_combout )) # (\RB[4]~input_o  & ((\regs~1852_combout ))))) ) ) )

	.dataa(!\regs~1844_combout ),
	.datab(!\RB[4]~input_o ),
	.datac(!\RB[3]~input_o ),
	.datad(!\regs~1852_combout ),
	.datae(!\regs~1856_combout ),
	.dataf(!\regs~1848_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1860_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1860 .extended_lut = "off";
defparam \regs~1860 .lut_mask = 64'h407043734C7C4F7F;
defparam \regs~1860 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y5_N48
cyclonev_lcell_comb \regs~2902 (
// Equation(s):
// \regs~2902_combout  = ( !\RB[1]~input_o  & ( (!\RB[2]~input_o  & (((!\RB[0]~input_o  & ((\regs~53_q ))) # (\RB[0]~input_o  & (\regs~85_q ))))) # (\RB[2]~input_o  & ((((\RB[0]~input_o ))))) ) ) # ( \RB[1]~input_o  & ( (!\RB[2]~input_o  & (((!\RB[0]~input_o 
//  & (\regs~117_q )) # (\RB[0]~input_o  & ((\regs~149_q )))))) # (\RB[2]~input_o  & ((((\RB[0]~input_o ))))) ) )

	.dataa(!\RB[2]~input_o ),
	.datab(!\regs~85_q ),
	.datac(!\regs~117_q ),
	.datad(!\regs~149_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\RB[0]~input_o ),
	.datag(!\regs~53_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2902_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2902 .extended_lut = "on";
defparam \regs~2902 .lut_mask = 64'h0A0A0A0A777755FF;
defparam \regs~2902 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y5_N9
cyclonev_lcell_comb \regs~1861 (
// Equation(s):
// \regs~1861_combout  = ( !\RB[1]~input_o  & ( (!\RB[2]~input_o  & ((((\regs~2902_combout ))))) # (\RB[2]~input_o  & (((!\regs~2902_combout  & ((\regs~181_q ))) # (\regs~2902_combout  & (\regs~213_q ))))) ) ) # ( \RB[1]~input_o  & ( ((!\RB[2]~input_o  & 
// (((\regs~2902_combout )))) # (\RB[2]~input_o  & ((!\regs~2902_combout  & (\regs~245_q )) # (\regs~2902_combout  & ((\regs~277_q )))))) ) )

	.dataa(!\regs~213_q ),
	.datab(!\RB[2]~input_o ),
	.datac(!\regs~245_q ),
	.datad(!\regs~277_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~2902_combout ),
	.datag(!\regs~181_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1861_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1861 .extended_lut = "on";
defparam \regs~1861 .lut_mask = 64'h03030303DDDDCCFF;
defparam \regs~1861 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y6_N0
cyclonev_lcell_comb \regs~2910 (
// Equation(s):
// \regs~2910_combout  = ( !\RB[1]~input_o  & ( ((!\RB[0]~input_o  & (((\regs~565_q  & !\RB[2]~input_o )))) # (\RB[0]~input_o  & (((\RB[2]~input_o )) # (\regs~597_q )))) ) ) # ( \RB[1]~input_o  & ( ((!\RB[0]~input_o  & (((\regs~629_q  & !\RB[2]~input_o )))) 
// # (\RB[0]~input_o  & (((\RB[2]~input_o )) # (\regs~661_q )))) ) )

	.dataa(!\regs~597_q ),
	.datab(!\regs~661_q ),
	.datac(!\regs~629_q ),
	.datad(!\RB[0]~input_o ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\RB[2]~input_o ),
	.datag(!\regs~565_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2910_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2910 .extended_lut = "on";
defparam \regs~2910 .lut_mask = 64'h0F550F3300FF00FF;
defparam \regs~2910 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y6_N42
cyclonev_lcell_comb \regs~1869 (
// Equation(s):
// \regs~1869_combout  = ( !\RB[1]~input_o  & ( ((!\RB[2]~input_o  & (((\regs~2910_combout )))) # (\RB[2]~input_o  & ((!\regs~2910_combout  & (\regs~693_q )) # (\regs~2910_combout  & ((\regs~725_q )))))) ) ) # ( \RB[1]~input_o  & ( (!\RB[2]~input_o  & 
// ((((\regs~2910_combout ))))) # (\RB[2]~input_o  & (((!\regs~2910_combout  & ((\regs~757_q ))) # (\regs~2910_combout  & (\regs~789_q ))))) ) )

	.dataa(!\regs~789_q ),
	.datab(!\RB[2]~input_o ),
	.datac(!\regs~757_q ),
	.datad(!\regs~725_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~2910_combout ),
	.datag(!\regs~693_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1869_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1869 .extended_lut = "on";
defparam \regs~1869 .lut_mask = 64'h03030303CCFFDDDD;
defparam \regs~1869 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y5_N36
cyclonev_lcell_comb \regs~2914 (
// Equation(s):
// \regs~2914_combout  = ( !\RB[1]~input_o  & ( (!\RB[2]~input_o  & ((!\RB[0]~input_o  & (\regs~821_q )) # (\RB[0]~input_o  & (((\regs~853_q )))))) # (\RB[2]~input_o  & (\RB[0]~input_o )) ) ) # ( \RB[1]~input_o  & ( (!\RB[2]~input_o  & ((!\RB[0]~input_o  & 
// (\regs~885_q )) # (\RB[0]~input_o  & (((\regs~917_q )))))) # (\RB[2]~input_o  & (\RB[0]~input_o )) ) )

	.dataa(!\RB[2]~input_o ),
	.datab(!\RB[0]~input_o ),
	.datac(!\regs~885_q ),
	.datad(!\regs~853_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~917_q ),
	.datag(!\regs~821_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2914_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2914 .extended_lut = "on";
defparam \regs~2914 .lut_mask = 64'h193B1919193B3B3B;
defparam \regs~2914 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y5_N48
cyclonev_lcell_comb \regs~1873 (
// Equation(s):
// \regs~1873_combout  = ( !\RB[1]~input_o  & ( (!\regs~2914_combout  & (\RB[2]~input_o  & (\regs~949_q ))) # (\regs~2914_combout  & ((!\RB[2]~input_o ) # (((\regs~981_q ))))) ) ) # ( \RB[1]~input_o  & ( (!\regs~2914_combout  & (\RB[2]~input_o  & 
// (\regs~1013_q ))) # (\regs~2914_combout  & ((!\RB[2]~input_o ) # (((\regs~1045_q ))))) ) )

	.dataa(!\regs~2914_combout ),
	.datab(!\RB[2]~input_o ),
	.datac(!\regs~1013_q ),
	.datad(!\regs~981_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~1045_q ),
	.datag(!\regs~949_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1873_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1873 .extended_lut = "on";
defparam \regs~1873 .lut_mask = 64'h4657464646575757;
defparam \regs~1873 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N36
cyclonev_lcell_comb \regs~2906 (
// Equation(s):
// \regs~2906_combout  = ( !\RB[1]~input_o  & ( ((!\RB[0]~input_o  & (((\regs~309_q  & !\RB[2]~input_o )))) # (\RB[0]~input_o  & (((\RB[2]~input_o )) # (\regs~341_q )))) ) ) # ( \RB[1]~input_o  & ( ((!\RB[0]~input_o  & (((\regs~373_q  & !\RB[2]~input_o )))) 
// # (\RB[0]~input_o  & (((\RB[2]~input_o )) # (\regs~405_q )))) ) )

	.dataa(!\regs~405_q ),
	.datab(!\regs~341_q ),
	.datac(!\regs~373_q ),
	.datad(!\RB[0]~input_o ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\RB[2]~input_o ),
	.datag(!\regs~309_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2906_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2906 .extended_lut = "on";
defparam \regs~2906 .lut_mask = 64'h0F330F5500FF00FF;
defparam \regs~2906 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y5_N36
cyclonev_lcell_comb \regs~1865 (
// Equation(s):
// \regs~1865_combout  = ( !\RB[1]~input_o  & ( (!\regs~2906_combout  & (\RB[2]~input_o  & (\regs~437_q ))) # (\regs~2906_combout  & ((!\RB[2]~input_o ) # (((\regs~469_q ))))) ) ) # ( \RB[1]~input_o  & ( (!\regs~2906_combout  & (\RB[2]~input_o  & 
// (\regs~501_q ))) # (\regs~2906_combout  & ((!\RB[2]~input_o ) # (((\regs~533_q ))))) ) )

	.dataa(!\regs~2906_combout ),
	.datab(!\RB[2]~input_o ),
	.datac(!\regs~501_q ),
	.datad(!\regs~533_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~469_q ),
	.datag(!\regs~437_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1865_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1865 .extended_lut = "on";
defparam \regs~1865 .lut_mask = 64'h4646465757574657;
defparam \regs~1865 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y5_N30
cyclonev_lcell_comb \regs~1877 (
// Equation(s):
// \regs~1877_combout  = ( \RB[4]~input_o  & ( \regs~1865_combout  & ( (!\RB[3]~input_o  & (\regs~1869_combout )) # (\RB[3]~input_o  & ((\regs~1873_combout ))) ) ) ) # ( !\RB[4]~input_o  & ( \regs~1865_combout  & ( (\RB[3]~input_o ) # (\regs~1861_combout ) ) 
// ) ) # ( \RB[4]~input_o  & ( !\regs~1865_combout  & ( (!\RB[3]~input_o  & (\regs~1869_combout )) # (\RB[3]~input_o  & ((\regs~1873_combout ))) ) ) ) # ( !\RB[4]~input_o  & ( !\regs~1865_combout  & ( (\regs~1861_combout  & !\RB[3]~input_o ) ) ) )

	.dataa(!\regs~1861_combout ),
	.datab(!\RB[3]~input_o ),
	.datac(!\regs~1869_combout ),
	.datad(!\regs~1873_combout ),
	.datae(!\RB[4]~input_o ),
	.dataf(!\regs~1865_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1877_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1877 .extended_lut = "off";
defparam \regs~1877 .lut_mask = 64'h44440C3F77770C3F;
defparam \regs~1877 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y8_N0
cyclonev_lcell_comb \regs~2926 (
// Equation(s):
// \regs~2926_combout  = ( !\RB[1]~input_o  & ( (!\RB[0]~input_o  & (((\regs~566_q  & (!\RB[2]~input_o ))))) # (\RB[0]~input_o  & ((((\RB[2]~input_o ))) # (\regs~598_q ))) ) ) # ( \RB[1]~input_o  & ( (!\RB[0]~input_o  & (((\regs~630_q  & (!\RB[2]~input_o 
// ))))) # (\RB[0]~input_o  & ((((\regs~662_q ) # (\RB[2]~input_o ))))) ) )

	.dataa(!\RB[0]~input_o ),
	.datab(!\regs~598_q ),
	.datac(!\regs~630_q ),
	.datad(!\RB[2]~input_o ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~662_q ),
	.datag(!\regs~566_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2926_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2926 .extended_lut = "on";
defparam \regs~2926 .lut_mask = 64'h1B550A551B555F55;
defparam \regs~2926 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y8_N54
cyclonev_lcell_comb \regs~1886 (
// Equation(s):
// \regs~1886_combout  = ( !\RB[1]~input_o  & ( (!\RB[2]~input_o  & ((((\regs~2926_combout ))))) # (\RB[2]~input_o  & (((!\regs~2926_combout  & ((\regs~694_q ))) # (\regs~2926_combout  & (\regs~726_q ))))) ) ) # ( \RB[1]~input_o  & ( (!\RB[2]~input_o  & 
// ((((\regs~2926_combout ))))) # (\RB[2]~input_o  & (((!\regs~2926_combout  & (\regs~758_q )) # (\regs~2926_combout  & ((\regs~790_q )))))) ) )

	.dataa(!\RB[2]~input_o ),
	.datab(!\regs~726_q ),
	.datac(!\regs~758_q ),
	.datad(!\regs~790_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~2926_combout ),
	.datag(!\regs~694_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1886_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1886 .extended_lut = "on";
defparam \regs~1886 .lut_mask = 64'h05050505BBBBAAFF;
defparam \regs~1886 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N0
cyclonev_lcell_comb \regs~2930 (
// Equation(s):
// \regs~2930_combout  = ( !\RB[1]~input_o  & ( ((!\RB[0]~input_o  & (\regs~822_q  & ((!\RB[2]~input_o )))) # (\RB[0]~input_o  & (((\RB[2]~input_o ) # (\regs~854_q ))))) ) ) # ( \RB[1]~input_o  & ( (!\RB[0]~input_o  & (((\regs~886_q  & ((!\RB[2]~input_o 
// )))))) # (\RB[0]~input_o  & ((((\RB[2]~input_o ))) # (\regs~918_q ))) ) )

	.dataa(!\regs~918_q ),
	.datab(!\RB[0]~input_o ),
	.datac(!\regs~886_q ),
	.datad(!\regs~854_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\RB[2]~input_o ),
	.datag(!\regs~822_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2930_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2930 .extended_lut = "on";
defparam \regs~2930 .lut_mask = 64'h0C3F1D1D33333333;
defparam \regs~2930 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N30
cyclonev_lcell_comb \regs~1890 (
// Equation(s):
// \regs~1890_combout  = ( !\RB[1]~input_o  & ( (!\regs~2930_combout  & (((\regs~950_q  & ((\RB[2]~input_o )))))) # (\regs~2930_combout  & ((((!\RB[2]~input_o ))) # (\regs~982_q ))) ) ) # ( \RB[1]~input_o  & ( (!\regs~2930_combout  & (((\regs~1014_q  & 
// ((\RB[2]~input_o )))))) # (\regs~2930_combout  & ((((!\RB[2]~input_o ) # (\regs~1046_q ))))) ) )

	.dataa(!\regs~2930_combout ),
	.datab(!\regs~982_q ),
	.datac(!\regs~1014_q ),
	.datad(!\regs~1046_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\RB[2]~input_o ),
	.datag(!\regs~950_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1890_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1890 .extended_lut = "on";
defparam \regs~1890 .lut_mask = 64'h555555551B1B0A5F;
defparam \regs~1890 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y4_N36
cyclonev_lcell_comb \regs~2922 (
// Equation(s):
// \regs~2922_combout  = ( !\RB[1]~input_o  & ( (!\RB[2]~input_o  & (((!\RB[0]~input_o  & ((\regs~310_q ))) # (\RB[0]~input_o  & (\regs~342_q ))))) # (\RB[2]~input_o  & ((((\RB[0]~input_o ))))) ) ) # ( \RB[1]~input_o  & ( (!\RB[2]~input_o  & 
// (((!\RB[0]~input_o  & (\regs~374_q )) # (\RB[0]~input_o  & ((\regs~406_q )))))) # (\RB[2]~input_o  & ((((\RB[0]~input_o ))))) ) )

	.dataa(!\RB[2]~input_o ),
	.datab(!\regs~342_q ),
	.datac(!\regs~374_q ),
	.datad(!\regs~406_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\RB[0]~input_o ),
	.datag(!\regs~310_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2922_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2922 .extended_lut = "on";
defparam \regs~2922 .lut_mask = 64'h0A0A0A0A777755FF;
defparam \regs~2922 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y8_N54
cyclonev_lcell_comb \regs~1882 (
// Equation(s):
// \regs~1882_combout  = ( !\RB[1]~input_o  & ( ((!\regs~2922_combout  & (((\regs~438_q  & \RB[2]~input_o )))) # (\regs~2922_combout  & (((!\RB[2]~input_o )) # (\regs~470_q )))) ) ) # ( \RB[1]~input_o  & ( ((!\regs~2922_combout  & (((\regs~502_q  & 
// \RB[2]~input_o )))) # (\regs~2922_combout  & (((!\RB[2]~input_o )) # (\regs~534_q )))) ) )

	.dataa(!\regs~534_q ),
	.datab(!\regs~470_q ),
	.datac(!\regs~502_q ),
	.datad(!\regs~2922_combout ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\RB[2]~input_o ),
	.datag(!\regs~438_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1882_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1882 .extended_lut = "on";
defparam \regs~1882 .lut_mask = 64'h00FF00FF0F330F55;
defparam \regs~1882 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N42
cyclonev_lcell_comb \regs~2918 (
// Equation(s):
// \regs~2918_combout  = ( !\RB[1]~input_o  & ( (!\RB[0]~input_o  & (!\RB[2]~input_o  & (\regs~54_q ))) # (\RB[0]~input_o  & ((((\regs~86_q ))) # (\RB[2]~input_o ))) ) ) # ( \RB[1]~input_o  & ( (!\RB[0]~input_o  & (!\RB[2]~input_o  & (\regs~118_q ))) # 
// (\RB[0]~input_o  & ((((\regs~150_q ))) # (\RB[2]~input_o ))) ) )

	.dataa(!\RB[0]~input_o ),
	.datab(!\RB[2]~input_o ),
	.datac(!\regs~118_q ),
	.datad(!\regs~150_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~86_q ),
	.datag(!\regs~54_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2918_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2918 .extended_lut = "on";
defparam \regs~2918 .lut_mask = 64'h1919195D5D5D195D;
defparam \regs~2918 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N12
cyclonev_lcell_comb \regs~1878 (
// Equation(s):
// \regs~1878_combout  = ( !\RB[1]~input_o  & ( (!\RB[2]~input_o  & ((((\regs~2918_combout ))))) # (\RB[2]~input_o  & (((!\regs~2918_combout  & ((\regs~182_q ))) # (\regs~2918_combout  & (\regs~214_q ))))) ) ) # ( \RB[1]~input_o  & ( ((!\RB[2]~input_o  & 
// (((\regs~2918_combout )))) # (\RB[2]~input_o  & ((!\regs~2918_combout  & (\regs~246_q )) # (\regs~2918_combout  & ((\regs~278_q )))))) ) )

	.dataa(!\regs~214_q ),
	.datab(!\RB[2]~input_o ),
	.datac(!\regs~246_q ),
	.datad(!\regs~278_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~2918_combout ),
	.datag(!\regs~182_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1878_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1878 .extended_lut = "on";
defparam \regs~1878 .lut_mask = 64'h03030303DDDDCCFF;
defparam \regs~1878 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N27
cyclonev_lcell_comb \regs~1894 (
// Equation(s):
// \regs~1894_combout  = ( \RB[4]~input_o  & ( \regs~1878_combout  & ( (!\RB[3]~input_o  & (\regs~1886_combout )) # (\RB[3]~input_o  & ((\regs~1890_combout ))) ) ) ) # ( !\RB[4]~input_o  & ( \regs~1878_combout  & ( (!\RB[3]~input_o ) # (\regs~1882_combout ) 
// ) ) ) # ( \RB[4]~input_o  & ( !\regs~1878_combout  & ( (!\RB[3]~input_o  & (\regs~1886_combout )) # (\RB[3]~input_o  & ((\regs~1890_combout ))) ) ) ) # ( !\RB[4]~input_o  & ( !\regs~1878_combout  & ( (\RB[3]~input_o  & \regs~1882_combout ) ) ) )

	.dataa(!\RB[3]~input_o ),
	.datab(!\regs~1886_combout ),
	.datac(!\regs~1890_combout ),
	.datad(!\regs~1882_combout ),
	.datae(!\RB[4]~input_o ),
	.dataf(!\regs~1878_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1894_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1894 .extended_lut = "off";
defparam \regs~1894 .lut_mask = 64'h00552727AAFF2727;
defparam \regs~1894 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y5_N48
cyclonev_lcell_comb \regs~2934 (
// Equation(s):
// \regs~2934_combout  = ( !\RB[1]~input_o  & ( ((!\RB[0]~input_o  & (\regs~55_q  & ((!\RB[2]~input_o )))) # (\RB[0]~input_o  & (((\RB[2]~input_o ) # (\regs~87_q ))))) ) ) # ( \RB[1]~input_o  & ( (!\RB[0]~input_o  & (((\regs~119_q  & ((!\RB[2]~input_o )))))) 
// # (\RB[0]~input_o  & ((((\RB[2]~input_o ))) # (\regs~151_q ))) ) )

	.dataa(!\regs~151_q ),
	.datab(!\RB[0]~input_o ),
	.datac(!\regs~119_q ),
	.datad(!\regs~87_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\RB[2]~input_o ),
	.datag(!\regs~55_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2934_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2934 .extended_lut = "on";
defparam \regs~2934 .lut_mask = 64'h0C3F1D1D33333333;
defparam \regs~2934 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y5_N42
cyclonev_lcell_comb \regs~1895 (
// Equation(s):
// \regs~1895_combout  = ( !\RB[1]~input_o  & ( ((!\regs~2934_combout  & (((\regs~183_q  & \RB[2]~input_o )))) # (\regs~2934_combout  & (((!\RB[2]~input_o )) # (\regs~215_q )))) ) ) # ( \RB[1]~input_o  & ( ((!\regs~2934_combout  & (((\regs~247_q  & 
// \RB[2]~input_o )))) # (\regs~2934_combout  & (((!\RB[2]~input_o )) # (\regs~279_q )))) ) )

	.dataa(!\regs~215_q ),
	.datab(!\regs~279_q ),
	.datac(!\regs~247_q ),
	.datad(!\regs~2934_combout ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\RB[2]~input_o ),
	.datag(!\regs~183_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1895_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1895 .extended_lut = "on";
defparam \regs~1895 .lut_mask = 64'h00FF00FF0F550F33;
defparam \regs~1895 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y7_N18
cyclonev_lcell_comb \regs~2938 (
// Equation(s):
// \regs~2938_combout  = ( !\RB[1]~input_o  & ( (!\RB[0]~input_o  & (((\regs~311_q  & ((!\RB[2]~input_o )))))) # (\RB[0]~input_o  & ((((\RB[2]~input_o ))) # (\regs~343_q ))) ) ) # ( \RB[1]~input_o  & ( (!\RB[0]~input_o  & (((\regs~375_q  & ((!\RB[2]~input_o 
// )))))) # (\RB[0]~input_o  & ((((\RB[2]~input_o ) # (\regs~407_q ))))) ) )

	.dataa(!\RB[0]~input_o ),
	.datab(!\regs~343_q ),
	.datac(!\regs~375_q ),
	.datad(!\regs~407_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\RB[2]~input_o ),
	.datag(!\regs~311_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2938_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2938 .extended_lut = "on";
defparam \regs~2938 .lut_mask = 64'h1B1B0A5F55555555;
defparam \regs~2938 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y6_N54
cyclonev_lcell_comb \regs~1899 (
// Equation(s):
// \regs~1899_combout  = ( !\RB[1]~input_o  & ( (!\regs~2938_combout  & (\RB[2]~input_o  & (\regs~439_q ))) # (\regs~2938_combout  & ((!\RB[2]~input_o ) # (((\regs~471_q ))))) ) ) # ( \RB[1]~input_o  & ( (!\regs~2938_combout  & (\RB[2]~input_o  & 
// (\regs~503_q ))) # (\regs~2938_combout  & ((!\RB[2]~input_o ) # (((\regs~535_q ))))) ) )

	.dataa(!\regs~2938_combout ),
	.datab(!\RB[2]~input_o ),
	.datac(!\regs~503_q ),
	.datad(!\regs~535_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~471_q ),
	.datag(!\regs~439_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1899_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1899 .extended_lut = "on";
defparam \regs~1899 .lut_mask = 64'h4646465757574657;
defparam \regs~1899 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N6
cyclonev_lcell_comb \regs~2946 (
// Equation(s):
// \regs~2946_combout  = ( !\RB[1]~input_o  & ( ((!\RB[2]~input_o  & ((!\RB[0]~input_o  & (\regs~823_q )) # (\RB[0]~input_o  & ((\regs~855_q ))))) # (\RB[2]~input_o  & (((\RB[0]~input_o ))))) ) ) # ( \RB[1]~input_o  & ( (!\RB[2]~input_o  & ((!\RB[0]~input_o  
// & (((\regs~887_q )))) # (\RB[0]~input_o  & (\regs~919_q )))) # (\RB[2]~input_o  & ((((\RB[0]~input_o ))))) ) )

	.dataa(!\regs~919_q ),
	.datab(!\RB[2]~input_o ),
	.datac(!\regs~887_q ),
	.datad(!\RB[0]~input_o ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~855_q ),
	.datag(!\regs~823_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2946_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2946 .extended_lut = "on";
defparam \regs~2946 .lut_mask = 64'h0C330C770CFF0C77;
defparam \regs~2946 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N48
cyclonev_lcell_comb \regs~1907 (
// Equation(s):
// \regs~1907_combout  = ( !\RB[1]~input_o  & ( ((!\regs~2946_combout  & (((\regs~951_q  & \RB[2]~input_o )))) # (\regs~2946_combout  & (((!\RB[2]~input_o )) # (\regs~983_q )))) ) ) # ( \RB[1]~input_o  & ( ((!\regs~2946_combout  & (((\regs~1015_q  & 
// \RB[2]~input_o )))) # (\regs~2946_combout  & (((!\RB[2]~input_o )) # (\regs~1047_q )))) ) )

	.dataa(!\regs~983_q ),
	.datab(!\regs~1047_q ),
	.datac(!\regs~1015_q ),
	.datad(!\regs~2946_combout ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\RB[2]~input_o ),
	.datag(!\regs~951_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1907_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1907 .extended_lut = "on";
defparam \regs~1907 .lut_mask = 64'h00FF00FF0F550F33;
defparam \regs~1907 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N18
cyclonev_lcell_comb \regs~2942 (
// Equation(s):
// \regs~2942_combout  = ( !\RB[1]~input_o  & ( (!\RB[2]~input_o  & ((!\RB[0]~input_o  & (\regs~567_q )) # (\RB[0]~input_o  & (((\regs~599_q )))))) # (\RB[2]~input_o  & (\RB[0]~input_o )) ) ) # ( \RB[1]~input_o  & ( (!\RB[2]~input_o  & ((!\RB[0]~input_o  & 
// (\regs~631_q )) # (\RB[0]~input_o  & (((\regs~663_q )))))) # (\RB[2]~input_o  & (\RB[0]~input_o )) ) )

	.dataa(!\RB[2]~input_o ),
	.datab(!\RB[0]~input_o ),
	.datac(!\regs~631_q ),
	.datad(!\regs~663_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~599_q ),
	.datag(!\regs~567_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2942_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2942 .extended_lut = "on";
defparam \regs~2942 .lut_mask = 64'h1919193B3B3B193B;
defparam \regs~2942 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N0
cyclonev_lcell_comb \regs~1903 (
// Equation(s):
// \regs~1903_combout  = ( !\RB[1]~input_o  & ( (!\RB[2]~input_o  & ((((\regs~2942_combout ))))) # (\RB[2]~input_o  & (((!\regs~2942_combout  & (\regs~695_q )) # (\regs~2942_combout  & ((\regs~727_q )))))) ) ) # ( \RB[1]~input_o  & ( (!\RB[2]~input_o  & 
// ((((\regs~2942_combout ))))) # (\RB[2]~input_o  & (((!\regs~2942_combout  & ((\regs~759_q ))) # (\regs~2942_combout  & (\regs~791_q ))))) ) )

	.dataa(!\RB[2]~input_o ),
	.datab(!\regs~791_q ),
	.datac(!\regs~759_q ),
	.datad(!\regs~727_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~2942_combout ),
	.datag(!\regs~695_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1903_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1903 .extended_lut = "on";
defparam \regs~1903 .lut_mask = 64'h05050505AAFFBBBB;
defparam \regs~1903 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N12
cyclonev_lcell_comb \regs~1911 (
// Equation(s):
// \regs~1911_combout  = ( \RB[3]~input_o  & ( \regs~1903_combout  & ( (!\RB[4]~input_o  & (\regs~1899_combout )) # (\RB[4]~input_o  & ((\regs~1907_combout ))) ) ) ) # ( !\RB[3]~input_o  & ( \regs~1903_combout  & ( (\RB[4]~input_o ) # (\regs~1895_combout ) ) 
// ) ) # ( \RB[3]~input_o  & ( !\regs~1903_combout  & ( (!\RB[4]~input_o  & (\regs~1899_combout )) # (\RB[4]~input_o  & ((\regs~1907_combout ))) ) ) ) # ( !\RB[3]~input_o  & ( !\regs~1903_combout  & ( (\regs~1895_combout  & !\RB[4]~input_o ) ) ) )

	.dataa(!\regs~1895_combout ),
	.datab(!\RB[4]~input_o ),
	.datac(!\regs~1899_combout ),
	.datad(!\regs~1907_combout ),
	.datae(!\RB[3]~input_o ),
	.dataf(!\regs~1903_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1911_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1911 .extended_lut = "off";
defparam \regs~1911 .lut_mask = 64'h44440C3F77770C3F;
defparam \regs~1911 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y8_N36
cyclonev_lcell_comb \regs~2958 (
// Equation(s):
// \regs~2958_combout  = ( !\RB[1]~input_o  & ( (!\RB[0]~input_o  & (((\regs~568_q  & (!\RB[2]~input_o ))))) # (\RB[0]~input_o  & ((((\RB[2]~input_o ))) # (\regs~600_q ))) ) ) # ( \RB[1]~input_o  & ( (!\RB[0]~input_o  & (((\regs~632_q  & (!\RB[2]~input_o 
// ))))) # (\RB[0]~input_o  & ((((\regs~664_q ) # (\RB[2]~input_o ))))) ) )

	.dataa(!\RB[0]~input_o ),
	.datab(!\regs~600_q ),
	.datac(!\regs~632_q ),
	.datad(!\RB[2]~input_o ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~664_q ),
	.datag(!\regs~568_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2958_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2958 .extended_lut = "on";
defparam \regs~2958 .lut_mask = 64'h1B550A551B555F55;
defparam \regs~2958 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y7_N51
cyclonev_lcell_comb \regs~1920 (
// Equation(s):
// \regs~1920_combout  = ( !\RB[1]~input_o  & ( (!\regs~2958_combout  & (((\regs~696_q  & ((\RB[2]~input_o )))))) # (\regs~2958_combout  & ((((!\RB[2]~input_o ))) # (\regs~728_q ))) ) ) # ( \RB[1]~input_o  & ( ((!\regs~2958_combout  & (\regs~760_q  & 
// ((\RB[2]~input_o )))) # (\regs~2958_combout  & (((!\RB[2]~input_o ) # (\regs~792_q ))))) ) )

	.dataa(!\regs~728_q ),
	.datab(!\regs~2958_combout ),
	.datac(!\regs~760_q ),
	.datad(!\regs~792_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\RB[2]~input_o ),
	.datag(!\regs~696_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1920_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1920 .extended_lut = "on";
defparam \regs~1920 .lut_mask = 64'h333333331D1D0C3F;
defparam \regs~1920 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N48
cyclonev_lcell_comb \regs~2950 (
// Equation(s):
// \regs~2950_combout  = ( !\RB[1]~input_o  & ( (!\RB[0]~input_o  & (((\regs~56_q  & ((!\RB[2]~input_o )))))) # (\RB[0]~input_o  & ((((\RB[2]~input_o ) # (\regs~88_q ))))) ) ) # ( \RB[1]~input_o  & ( (!\RB[0]~input_o  & (((\regs~120_q  & ((!\RB[2]~input_o 
// )))))) # (\RB[0]~input_o  & ((((\RB[2]~input_o ))) # (\regs~152_q ))) ) )

	.dataa(!\RB[0]~input_o ),
	.datab(!\regs~152_q ),
	.datac(!\regs~120_q ),
	.datad(!\regs~88_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\RB[2]~input_o ),
	.datag(!\regs~56_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2950_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2950 .extended_lut = "on";
defparam \regs~2950 .lut_mask = 64'h0A5F1B1B55555555;
defparam \regs~2950 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N42
cyclonev_lcell_comb \regs~1912 (
// Equation(s):
// \regs~1912_combout  = ( !\RB[1]~input_o  & ( ((!\regs~2950_combout  & (((\regs~184_q  & \RB[2]~input_o )))) # (\regs~2950_combout  & (((!\RB[2]~input_o )) # (\regs~216_q )))) ) ) # ( \RB[1]~input_o  & ( ((!\regs~2950_combout  & (((\regs~248_q  & 
// \RB[2]~input_o )))) # (\regs~2950_combout  & (((!\RB[2]~input_o )) # (\regs~280_q )))) ) )

	.dataa(!\regs~216_q ),
	.datab(!\regs~280_q ),
	.datac(!\regs~248_q ),
	.datad(!\regs~2950_combout ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\RB[2]~input_o ),
	.datag(!\regs~184_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1912_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1912 .extended_lut = "on";
defparam \regs~1912 .lut_mask = 64'h00FF00FF0F550F33;
defparam \regs~1912 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y8_N36
cyclonev_lcell_comb \regs~2954 (
// Equation(s):
// \regs~2954_combout  = ( !\RB[1]~input_o  & ( (!\RB[0]~input_o  & (!\RB[2]~input_o  & (\regs~312_q ))) # (\RB[0]~input_o  & ((((\regs~344_q ))) # (\RB[2]~input_o ))) ) ) # ( \RB[1]~input_o  & ( (!\RB[0]~input_o  & (!\RB[2]~input_o  & (\regs~376_q ))) # 
// (\RB[0]~input_o  & ((((\regs~408_q ))) # (\RB[2]~input_o ))) ) )

	.dataa(!\RB[0]~input_o ),
	.datab(!\RB[2]~input_o ),
	.datac(!\regs~376_q ),
	.datad(!\regs~344_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~408_q ),
	.datag(!\regs~312_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2954_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2954 .extended_lut = "on";
defparam \regs~2954 .lut_mask = 64'h195D1919195D5D5D;
defparam \regs~2954 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y8_N0
cyclonev_lcell_comb \regs~1916 (
// Equation(s):
// \regs~1916_combout  = ( !\RB[1]~input_o  & ( (!\RB[2]~input_o  & ((((\regs~2954_combout ))))) # (\RB[2]~input_o  & ((!\regs~2954_combout  & (((\regs~440_q )))) # (\regs~2954_combout  & (\regs~472_q )))) ) ) # ( \RB[1]~input_o  & ( ((!\RB[2]~input_o  & 
// (((\regs~2954_combout )))) # (\RB[2]~input_o  & ((!\regs~2954_combout  & (\regs~504_q )) # (\regs~2954_combout  & ((\regs~536_q )))))) ) )

	.dataa(!\regs~472_q ),
	.datab(!\RB[2]~input_o ),
	.datac(!\regs~504_q ),
	.datad(!\regs~2954_combout ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~536_q ),
	.datag(!\regs~440_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1916_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1916 .extended_lut = "on";
defparam \regs~1916 .lut_mask = 64'h03DD03CC03DD03FF;
defparam \regs~1916 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N6
cyclonev_lcell_comb \regs~2962 (
// Equation(s):
// \regs~2962_combout  = ( !\RB[1]~input_o  & ( ((!\RB[0]~input_o  & (\regs~824_q  & ((!\RB[2]~input_o )))) # (\RB[0]~input_o  & (((\RB[2]~input_o ) # (\regs~856_q ))))) ) ) # ( \RB[1]~input_o  & ( (!\RB[0]~input_o  & (((\regs~888_q  & ((!\RB[2]~input_o 
// )))))) # (\RB[0]~input_o  & ((((\RB[2]~input_o ))) # (\regs~920_q ))) ) )

	.dataa(!\regs~920_q ),
	.datab(!\RB[0]~input_o ),
	.datac(!\regs~888_q ),
	.datad(!\regs~856_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\RB[2]~input_o ),
	.datag(!\regs~824_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2962_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2962 .extended_lut = "on";
defparam \regs~2962 .lut_mask = 64'h0C3F1D1D33333333;
defparam \regs~2962 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N36
cyclonev_lcell_comb \regs~1924 (
// Equation(s):
// \regs~1924_combout  = ( !\RB[1]~input_o  & ( (!\regs~2962_combout  & (\RB[2]~input_o  & (\regs~952_q ))) # (\regs~2962_combout  & ((!\RB[2]~input_o ) # (((\regs~984_q ))))) ) ) # ( \RB[1]~input_o  & ( (!\regs~2962_combout  & (\RB[2]~input_o  & 
// (\regs~1016_q ))) # (\regs~2962_combout  & ((!\RB[2]~input_o ) # (((\regs~1048_q ))))) ) )

	.dataa(!\regs~2962_combout ),
	.datab(!\RB[2]~input_o ),
	.datac(!\regs~1016_q ),
	.datad(!\regs~984_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~1048_q ),
	.datag(!\regs~952_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1924_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1924 .extended_lut = "on";
defparam \regs~1924 .lut_mask = 64'h4657464646575757;
defparam \regs~1924 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N54
cyclonev_lcell_comb \regs~1928 (
// Equation(s):
// \regs~1928_combout  = ( \RB[3]~input_o  & ( \regs~1924_combout  & ( (\regs~1916_combout ) # (\RB[4]~input_o ) ) ) ) # ( !\RB[3]~input_o  & ( \regs~1924_combout  & ( (!\RB[4]~input_o  & ((\regs~1912_combout ))) # (\RB[4]~input_o  & (\regs~1920_combout )) ) 
// ) ) # ( \RB[3]~input_o  & ( !\regs~1924_combout  & ( (!\RB[4]~input_o  & \regs~1916_combout ) ) ) ) # ( !\RB[3]~input_o  & ( !\regs~1924_combout  & ( (!\RB[4]~input_o  & ((\regs~1912_combout ))) # (\RB[4]~input_o  & (\regs~1920_combout )) ) ) )

	.dataa(!\regs~1920_combout ),
	.datab(!\regs~1912_combout ),
	.datac(!\RB[4]~input_o ),
	.datad(!\regs~1916_combout ),
	.datae(!\RB[3]~input_o ),
	.dataf(!\regs~1924_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1928_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1928 .extended_lut = "off";
defparam \regs~1928 .lut_mask = 64'h353500F035350FFF;
defparam \regs~1928 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y8_N42
cyclonev_lcell_comb \regs~2970 (
// Equation(s):
// \regs~2970_combout  = ( !\RB[1]~input_o  & ( ((!\RB[2]~input_o  & ((!\RB[0]~input_o  & (\regs~313_q )) # (\RB[0]~input_o  & ((\regs~345_q ))))) # (\RB[2]~input_o  & (((\RB[0]~input_o ))))) ) ) # ( \RB[1]~input_o  & ( (!\RB[2]~input_o  & (((!\RB[0]~input_o 
//  & ((\regs~377_q ))) # (\RB[0]~input_o  & (\regs~409_q ))))) # (\RB[2]~input_o  & ((((\RB[0]~input_o ))))) ) )

	.dataa(!\regs~409_q ),
	.datab(!\RB[2]~input_o ),
	.datac(!\regs~377_q ),
	.datad(!\regs~345_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\RB[0]~input_o ),
	.datag(!\regs~313_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2970_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2970 .extended_lut = "on";
defparam \regs~2970 .lut_mask = 64'h0C0C0C0C33FF7777;
defparam \regs~2970 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y7_N54
cyclonev_lcell_comb \regs~1933 (
// Equation(s):
// \regs~1933_combout  = ( !\RB[1]~input_o  & ( (!\regs~2970_combout  & (\RB[2]~input_o  & (\regs~441_q ))) # (\regs~2970_combout  & ((!\RB[2]~input_o ) # (((\regs~473_q ))))) ) ) # ( \RB[1]~input_o  & ( (!\regs~2970_combout  & (\RB[2]~input_o  & 
// (\regs~505_q ))) # (\regs~2970_combout  & ((!\RB[2]~input_o ) # (((\regs~537_q ))))) ) )

	.dataa(!\regs~2970_combout ),
	.datab(!\RB[2]~input_o ),
	.datac(!\regs~505_q ),
	.datad(!\regs~473_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~537_q ),
	.datag(!\regs~441_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1933_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1933 .extended_lut = "on";
defparam \regs~1933 .lut_mask = 64'h4657464646575757;
defparam \regs~1933 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y7_N54
cyclonev_lcell_comb \regs~2974 (
// Equation(s):
// \regs~2974_combout  = ( !\RB[1]~input_o  & ( (!\RB[2]~input_o  & ((!\RB[0]~input_o  & (\regs~569_q )) # (\RB[0]~input_o  & (((\regs~601_q )))))) # (\RB[2]~input_o  & (\RB[0]~input_o )) ) ) # ( \RB[1]~input_o  & ( (!\RB[2]~input_o  & ((!\RB[0]~input_o  & 
// (\regs~633_q )) # (\RB[0]~input_o  & (((\regs~665_q )))))) # (\RB[2]~input_o  & (\RB[0]~input_o )) ) )

	.dataa(!\RB[2]~input_o ),
	.datab(!\RB[0]~input_o ),
	.datac(!\regs~633_q ),
	.datad(!\regs~665_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~601_q ),
	.datag(!\regs~569_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2974_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2974 .extended_lut = "on";
defparam \regs~2974 .lut_mask = 64'h1919193B3B3B193B;
defparam \regs~2974 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y7_N24
cyclonev_lcell_comb \regs~1937 (
// Equation(s):
// \regs~1937_combout  = ( !\RB[1]~input_o  & ( (!\RB[2]~input_o  & ((((\regs~2974_combout ))))) # (\RB[2]~input_o  & (((!\regs~2974_combout  & ((\regs~697_q ))) # (\regs~2974_combout  & (\regs~729_q ))))) ) ) # ( \RB[1]~input_o  & ( (!\RB[2]~input_o  & 
// ((((\regs~2974_combout ))))) # (\RB[2]~input_o  & (((!\regs~2974_combout  & (\regs~761_q )) # (\regs~2974_combout  & ((\regs~793_q )))))) ) )

	.dataa(!\RB[2]~input_o ),
	.datab(!\regs~729_q ),
	.datac(!\regs~761_q ),
	.datad(!\regs~793_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~2974_combout ),
	.datag(!\regs~697_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1937_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1937 .extended_lut = "on";
defparam \regs~1937 .lut_mask = 64'h05050505BBBBAAFF;
defparam \regs~1937 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N42
cyclonev_lcell_comb \regs~2978 (
// Equation(s):
// \regs~2978_combout  = ( !\RB[1]~input_o  & ( (!\RB[2]~input_o  & ((!\RB[0]~input_o  & (\regs~825_q )) # (\RB[0]~input_o  & (((\regs~857_q )))))) # (\RB[2]~input_o  & (\RB[0]~input_o )) ) ) # ( \RB[1]~input_o  & ( (!\RB[2]~input_o  & ((!\RB[0]~input_o  & 
// (\regs~889_q )) # (\RB[0]~input_o  & (((\regs~921_q )))))) # (\RB[2]~input_o  & (\RB[0]~input_o )) ) )

	.dataa(!\RB[2]~input_o ),
	.datab(!\RB[0]~input_o ),
	.datac(!\regs~889_q ),
	.datad(!\regs~921_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~857_q ),
	.datag(!\regs~825_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2978_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2978 .extended_lut = "on";
defparam \regs~2978 .lut_mask = 64'h1919193B3B3B193B;
defparam \regs~2978 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y5_N12
cyclonev_lcell_comb \regs~1941 (
// Equation(s):
// \regs~1941_combout  = ( !\RB[1]~input_o  & ( ((!\RB[2]~input_o  & (((\regs~2978_combout )))) # (\RB[2]~input_o  & ((!\regs~2978_combout  & (\regs~953_q )) # (\regs~2978_combout  & ((\regs~985_q )))))) ) ) # ( \RB[1]~input_o  & ( (!\RB[2]~input_o  & 
// ((((\regs~2978_combout ))))) # (\RB[2]~input_o  & ((!\regs~2978_combout  & (((\regs~1017_q )))) # (\regs~2978_combout  & (\regs~1049_q )))) ) )

	.dataa(!\regs~1049_q ),
	.datab(!\RB[2]~input_o ),
	.datac(!\regs~1017_q ),
	.datad(!\regs~2978_combout ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~985_q ),
	.datag(!\regs~953_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1941_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1941 .extended_lut = "on";
defparam \regs~1941 .lut_mask = 64'h03CC03DD03FF03DD;
defparam \regs~1941 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y3_N18
cyclonev_lcell_comb \regs~2966 (
// Equation(s):
// \regs~2966_combout  = ( !\RB[1]~input_o  & ( (!\RB[2]~input_o  & ((!\RB[0]~input_o  & (((\regs~57_q )))) # (\RB[0]~input_o  & (\regs~89_q )))) # (\RB[2]~input_o  & ((((\RB[0]~input_o ))))) ) ) # ( \RB[1]~input_o  & ( ((!\RB[2]~input_o  & ((!\RB[0]~input_o 
//  & (\regs~121_q )) # (\RB[0]~input_o  & ((\regs~153_q ))))) # (\RB[2]~input_o  & (((\RB[0]~input_o ))))) ) )

	.dataa(!\regs~89_q ),
	.datab(!\RB[2]~input_o ),
	.datac(!\regs~121_q ),
	.datad(!\RB[0]~input_o ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~153_q ),
	.datag(!\regs~57_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2966_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2966 .extended_lut = "on";
defparam \regs~2966 .lut_mask = 64'h0C770C330C770CFF;
defparam \regs~2966 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N48
cyclonev_lcell_comb \regs~1929 (
// Equation(s):
// \regs~1929_combout  = ( !\RB[1]~input_o  & ( (!\RB[2]~input_o  & (\regs~2966_combout )) # (\RB[2]~input_o  & ((!\regs~2966_combout  & (\regs~185_q )) # (\regs~2966_combout  & (((\regs~217_q )))))) ) ) # ( \RB[1]~input_o  & ( (!\RB[2]~input_o  & 
// (\regs~2966_combout )) # (\RB[2]~input_o  & ((!\regs~2966_combout  & (\regs~249_q )) # (\regs~2966_combout  & (((\regs~281_q )))))) ) )

	.dataa(!\RB[2]~input_o ),
	.datab(!\regs~2966_combout ),
	.datac(!\regs~249_q ),
	.datad(!\regs~217_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~281_q ),
	.datag(!\regs~185_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1929_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1929 .extended_lut = "on";
defparam \regs~1929 .lut_mask = 64'h2637262626373737;
defparam \regs~1929 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y5_N30
cyclonev_lcell_comb \regs~1945 (
// Equation(s):
// \regs~1945_combout  = ( \RB[4]~input_o  & ( \regs~1929_combout  & ( (!\RB[3]~input_o  & (\regs~1937_combout )) # (\RB[3]~input_o  & ((\regs~1941_combout ))) ) ) ) # ( !\RB[4]~input_o  & ( \regs~1929_combout  & ( (!\RB[3]~input_o ) # (\regs~1933_combout ) 
// ) ) ) # ( \RB[4]~input_o  & ( !\regs~1929_combout  & ( (!\RB[3]~input_o  & (\regs~1937_combout )) # (\RB[3]~input_o  & ((\regs~1941_combout ))) ) ) ) # ( !\RB[4]~input_o  & ( !\regs~1929_combout  & ( (\regs~1933_combout  & \RB[3]~input_o ) ) ) )

	.dataa(!\regs~1933_combout ),
	.datab(!\RB[3]~input_o ),
	.datac(!\regs~1937_combout ),
	.datad(!\regs~1941_combout ),
	.datae(!\RB[4]~input_o ),
	.dataf(!\regs~1929_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1945_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1945 .extended_lut = "off";
defparam \regs~1945 .lut_mask = 64'h11110C3FDDDD0C3F;
defparam \regs~1945 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y7_N24
cyclonev_lcell_comb \regs~2986 (
// Equation(s):
// \regs~2986_combout  = ( !\RB[1]~input_o  & ( (!\RB[0]~input_o  & (((\regs~314_q  & (!\RB[2]~input_o ))))) # (\RB[0]~input_o  & ((((\regs~346_q ) # (\RB[2]~input_o ))))) ) ) # ( \RB[1]~input_o  & ( (!\RB[0]~input_o  & (((\regs~378_q  & (!\RB[2]~input_o 
// ))))) # (\RB[0]~input_o  & ((((\RB[2]~input_o ))) # (\regs~410_q ))) ) )

	.dataa(!\RB[0]~input_o ),
	.datab(!\regs~410_q ),
	.datac(!\regs~378_q ),
	.datad(!\RB[2]~input_o ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~346_q ),
	.datag(!\regs~314_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2986_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2986 .extended_lut = "on";
defparam \regs~2986 .lut_mask = 64'h0A551B555F551B55;
defparam \regs~2986 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y6_N36
cyclonev_lcell_comb \regs~1950 (
// Equation(s):
// \regs~1950_combout  = ( !\RB[1]~input_o  & ( (!\RB[2]~input_o  & (\regs~2986_combout )) # (\RB[2]~input_o  & ((!\regs~2986_combout  & (\regs~442_q )) # (\regs~2986_combout  & (((\regs~474_q )))))) ) ) # ( \RB[1]~input_o  & ( (!\RB[2]~input_o  & 
// (\regs~2986_combout )) # (\RB[2]~input_o  & ((!\regs~2986_combout  & (\regs~506_q )) # (\regs~2986_combout  & (((\regs~538_q )))))) ) )

	.dataa(!\RB[2]~input_o ),
	.datab(!\regs~2986_combout ),
	.datac(!\regs~506_q ),
	.datad(!\regs~474_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~538_q ),
	.datag(!\regs~442_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1950_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1950 .extended_lut = "on";
defparam \regs~1950 .lut_mask = 64'h2637262626373737;
defparam \regs~1950 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N36
cyclonev_lcell_comb \regs~2990 (
// Equation(s):
// \regs~2990_combout  = ( !\RB[1]~input_o  & ( (!\RB[0]~input_o  & (!\RB[2]~input_o  & (\regs~570_q ))) # (\RB[0]~input_o  & ((((\regs~602_q ))) # (\RB[2]~input_o ))) ) ) # ( \RB[1]~input_o  & ( (!\RB[0]~input_o  & (!\RB[2]~input_o  & (\regs~634_q ))) # 
// (\RB[0]~input_o  & ((((\regs~666_q ))) # (\RB[2]~input_o ))) ) )

	.dataa(!\RB[0]~input_o ),
	.datab(!\RB[2]~input_o ),
	.datac(!\regs~634_q ),
	.datad(!\regs~602_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~666_q ),
	.datag(!\regs~570_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2990_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2990 .extended_lut = "on";
defparam \regs~2990 .lut_mask = 64'h195D1919195D5D5D;
defparam \regs~2990 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N30
cyclonev_lcell_comb \regs~1954 (
// Equation(s):
// \regs~1954_combout  = ( !\RB[1]~input_o  & ( (!\RB[2]~input_o  & (\regs~2990_combout )) # (\RB[2]~input_o  & ((!\regs~2990_combout  & (\regs~698_q )) # (\regs~2990_combout  & (((\regs~730_q )))))) ) ) # ( \RB[1]~input_o  & ( (!\RB[2]~input_o  & 
// (\regs~2990_combout )) # (\RB[2]~input_o  & ((!\regs~2990_combout  & (\regs~762_q )) # (\regs~2990_combout  & (((\regs~794_q )))))) ) )

	.dataa(!\RB[2]~input_o ),
	.datab(!\regs~2990_combout ),
	.datac(!\regs~762_q ),
	.datad(!\regs~730_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~794_q ),
	.datag(!\regs~698_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1954_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1954 .extended_lut = "on";
defparam \regs~1954 .lut_mask = 64'h2637262626373737;
defparam \regs~1954 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N36
cyclonev_lcell_comb \regs~2982 (
// Equation(s):
// \regs~2982_combout  = ( !\RB[1]~input_o  & ( (!\RB[0]~input_o  & (((\regs~58_q  & (!\RB[2]~input_o ))))) # (\RB[0]~input_o  & ((((\RB[2]~input_o ))) # (\regs~90_q ))) ) ) # ( \RB[1]~input_o  & ( (!\RB[0]~input_o  & (((\regs~122_q  & (!\RB[2]~input_o ))))) 
// # (\RB[0]~input_o  & ((((\regs~154_q ) # (\RB[2]~input_o ))))) ) )

	.dataa(!\RB[0]~input_o ),
	.datab(!\regs~90_q ),
	.datac(!\regs~122_q ),
	.datad(!\RB[2]~input_o ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~154_q ),
	.datag(!\regs~58_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2982_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2982 .extended_lut = "on";
defparam \regs~2982 .lut_mask = 64'h1B550A551B555F55;
defparam \regs~2982 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y6_N0
cyclonev_lcell_comb \regs~1946 (
// Equation(s):
// \regs~1946_combout  = ( !\RB[1]~input_o  & ( ((!\regs~2982_combout  & (((\regs~186_q  & \RB[2]~input_o )))) # (\regs~2982_combout  & (((!\RB[2]~input_o )) # (\regs~218_q )))) ) ) # ( \RB[1]~input_o  & ( ((!\regs~2982_combout  & (((\regs~250_q  & 
// \RB[2]~input_o )))) # (\regs~2982_combout  & (((!\RB[2]~input_o )) # (\regs~282_q )))) ) )

	.dataa(!\regs~218_q ),
	.datab(!\regs~282_q ),
	.datac(!\regs~250_q ),
	.datad(!\regs~2982_combout ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\RB[2]~input_o ),
	.datag(!\regs~186_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1946_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1946 .extended_lut = "on";
defparam \regs~1946 .lut_mask = 64'h00FF00FF0F550F33;
defparam \regs~1946 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N42
cyclonev_lcell_comb \regs~2994 (
// Equation(s):
// \regs~2994_combout  = ( !\RB[1]~input_o  & ( (!\RB[0]~input_o  & (!\RB[2]~input_o  & (\regs~826_q ))) # (\RB[0]~input_o  & ((((\regs~858_q ))) # (\RB[2]~input_o ))) ) ) # ( \RB[1]~input_o  & ( (!\RB[0]~input_o  & (!\RB[2]~input_o  & (\regs~890_q ))) # 
// (\RB[0]~input_o  & ((((\regs~922_q ))) # (\RB[2]~input_o ))) ) )

	.dataa(!\RB[0]~input_o ),
	.datab(!\RB[2]~input_o ),
	.datac(!\regs~890_q ),
	.datad(!\regs~922_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~858_q ),
	.datag(!\regs~826_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2994_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2994 .extended_lut = "on";
defparam \regs~2994 .lut_mask = 64'h1919195D5D5D195D;
defparam \regs~2994 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N27
cyclonev_lcell_comb \regs~1958 (
// Equation(s):
// \regs~1958_combout  = ( !\RB[1]~input_o  & ( (!\RB[2]~input_o  & ((((\regs~2994_combout ))))) # (\RB[2]~input_o  & (((!\regs~2994_combout  & ((\regs~954_q ))) # (\regs~2994_combout  & (\regs~986_q ))))) ) ) # ( \RB[1]~input_o  & ( (!\RB[2]~input_o  & 
// ((((\regs~2994_combout ))))) # (\RB[2]~input_o  & (((!\regs~2994_combout  & (\regs~1018_q )) # (\regs~2994_combout  & ((\regs~1050_q )))))) ) )

	.dataa(!\RB[2]~input_o ),
	.datab(!\regs~986_q ),
	.datac(!\regs~1018_q ),
	.datad(!\regs~1050_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~2994_combout ),
	.datag(!\regs~954_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1958_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1958 .extended_lut = "on";
defparam \regs~1958 .lut_mask = 64'h05050505BBBBAAFF;
defparam \regs~1958 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N48
cyclonev_lcell_comb \regs~1962 (
// Equation(s):
// \regs~1962_combout  = ( \regs~1958_combout  & ( \RB[4]~input_o  & ( (\RB[3]~input_o ) # (\regs~1954_combout ) ) ) ) # ( !\regs~1958_combout  & ( \RB[4]~input_o  & ( (\regs~1954_combout  & !\RB[3]~input_o ) ) ) ) # ( \regs~1958_combout  & ( !\RB[4]~input_o 
//  & ( (!\RB[3]~input_o  & ((\regs~1946_combout ))) # (\RB[3]~input_o  & (\regs~1950_combout )) ) ) ) # ( !\regs~1958_combout  & ( !\RB[4]~input_o  & ( (!\RB[3]~input_o  & ((\regs~1946_combout ))) # (\RB[3]~input_o  & (\regs~1950_combout )) ) ) )

	.dataa(!\regs~1950_combout ),
	.datab(!\regs~1954_combout ),
	.datac(!\regs~1946_combout ),
	.datad(!\RB[3]~input_o ),
	.datae(!\regs~1958_combout ),
	.dataf(!\RB[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1962_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1962 .extended_lut = "off";
defparam \regs~1962 .lut_mask = 64'h0F550F55330033FF;
defparam \regs~1962 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N6
cyclonev_lcell_comb \regs~3010 (
// Equation(s):
// \regs~3010_combout  = ( !\RB[1]~input_o  & ( (!\RB[0]~input_o  & (!\RB[2]~input_o  & (\regs~827_q ))) # (\RB[0]~input_o  & ((((\regs~859_q ))) # (\RB[2]~input_o ))) ) ) # ( \RB[1]~input_o  & ( (!\RB[0]~input_o  & (!\RB[2]~input_o  & (\regs~891_q ))) # 
// (\RB[0]~input_o  & ((((\regs~923_q ))) # (\RB[2]~input_o ))) ) )

	.dataa(!\RB[0]~input_o ),
	.datab(!\RB[2]~input_o ),
	.datac(!\regs~891_q ),
	.datad(!\regs~923_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~859_q ),
	.datag(!\regs~827_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3010_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3010 .extended_lut = "on";
defparam \regs~3010 .lut_mask = 64'h1919195D5D5D195D;
defparam \regs~3010 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y3_N18
cyclonev_lcell_comb \regs~1975 (
// Equation(s):
// \regs~1975_combout  = ( !\RB[1]~input_o  & ( ((!\RB[2]~input_o  & (((\regs~3010_combout )))) # (\RB[2]~input_o  & ((!\regs~3010_combout  & (\regs~955_q )) # (\regs~3010_combout  & ((\regs~987_q )))))) ) ) # ( \RB[1]~input_o  & ( (!\RB[2]~input_o  & 
// ((((\regs~3010_combout ))))) # (\RB[2]~input_o  & ((!\regs~3010_combout  & (((\regs~1019_q )))) # (\regs~3010_combout  & (\regs~1051_q )))) ) )

	.dataa(!\regs~1051_q ),
	.datab(!\RB[2]~input_o ),
	.datac(!\regs~1019_q ),
	.datad(!\regs~3010_combout ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~987_q ),
	.datag(!\regs~955_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1975_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1975 .extended_lut = "on";
defparam \regs~1975 .lut_mask = 64'h03CC03DD03FF03DD;
defparam \regs~1975 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y5_N54
cyclonev_lcell_comb \regs~2998 (
// Equation(s):
// \regs~2998_combout  = ( !\RB[1]~input_o  & ( (!\RB[2]~input_o  & (((!\RB[0]~input_o  & ((\regs~59_q ))) # (\RB[0]~input_o  & (\regs~91_q ))))) # (\RB[2]~input_o  & ((((\RB[0]~input_o ))))) ) ) # ( \RB[1]~input_o  & ( (!\RB[2]~input_o  & (((!\RB[0]~input_o 
//  & (\regs~123_q )) # (\RB[0]~input_o  & ((\regs~155_q )))))) # (\RB[2]~input_o  & ((((\RB[0]~input_o ))))) ) )

	.dataa(!\RB[2]~input_o ),
	.datab(!\regs~91_q ),
	.datac(!\regs~123_q ),
	.datad(!\regs~155_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\RB[0]~input_o ),
	.datag(!\regs~59_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2998_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2998 .extended_lut = "on";
defparam \regs~2998 .lut_mask = 64'h0A0A0A0A777755FF;
defparam \regs~2998 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y3_N39
cyclonev_lcell_comb \regs~1963 (
// Equation(s):
// \regs~1963_combout  = ( !\RB[1]~input_o  & ( ((!\regs~2998_combout  & (((\regs~187_q  & \RB[2]~input_o )))) # (\regs~2998_combout  & (((!\RB[2]~input_o )) # (\regs~219_q )))) ) ) # ( \RB[1]~input_o  & ( ((!\regs~2998_combout  & (((\regs~251_q  & 
// \RB[2]~input_o )))) # (\regs~2998_combout  & (((!\RB[2]~input_o )) # (\regs~283_q )))) ) )

	.dataa(!\regs~219_q ),
	.datab(!\regs~283_q ),
	.datac(!\regs~251_q ),
	.datad(!\regs~2998_combout ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\RB[2]~input_o ),
	.datag(!\regs~187_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1963_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1963 .extended_lut = "on";
defparam \regs~1963 .lut_mask = 64'h00FF00FF0F550F33;
defparam \regs~1963 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y6_N42
cyclonev_lcell_comb \regs~3006 (
// Equation(s):
// \regs~3006_combout  = ( !\RB[1]~input_o  & ( (!\RB[2]~input_o  & ((!\RB[0]~input_o  & (\regs~571_q )) # (\RB[0]~input_o  & (((\regs~603_q )))))) # (\RB[2]~input_o  & (\RB[0]~input_o )) ) ) # ( \RB[1]~input_o  & ( (!\RB[2]~input_o  & ((!\RB[0]~input_o  & 
// (\regs~635_q )) # (\RB[0]~input_o  & (((\regs~667_q )))))) # (\RB[2]~input_o  & (\RB[0]~input_o )) ) )

	.dataa(!\RB[2]~input_o ),
	.datab(!\RB[0]~input_o ),
	.datac(!\regs~635_q ),
	.datad(!\regs~667_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~603_q ),
	.datag(!\regs~571_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3006_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3006 .extended_lut = "on";
defparam \regs~3006 .lut_mask = 64'h1919193B3B3B193B;
defparam \regs~3006 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y7_N33
cyclonev_lcell_comb \regs~1971 (
// Equation(s):
// \regs~1971_combout  = ( !\RB[1]~input_o  & ( (!\RB[2]~input_o  & (\regs~3006_combout )) # (\RB[2]~input_o  & ((!\regs~3006_combout  & (\regs~699_q )) # (\regs~3006_combout  & (((\regs~731_q )))))) ) ) # ( \RB[1]~input_o  & ( (!\RB[2]~input_o  & 
// (\regs~3006_combout )) # (\RB[2]~input_o  & ((!\regs~3006_combout  & (\regs~763_q )) # (\regs~3006_combout  & (((\regs~795_q )))))) ) )

	.dataa(!\RB[2]~input_o ),
	.datab(!\regs~3006_combout ),
	.datac(!\regs~763_q ),
	.datad(!\regs~795_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~731_q ),
	.datag(!\regs~699_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1971_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1971 .extended_lut = "on";
defparam \regs~1971 .lut_mask = 64'h2626263737372637;
defparam \regs~1971 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y7_N30
cyclonev_lcell_comb \regs~3002 (
// Equation(s):
// \regs~3002_combout  = ( !\RB[1]~input_o  & ( (!\RB[0]~input_o  & (!\RB[2]~input_o  & (\regs~315_q ))) # (\RB[0]~input_o  & ((((\regs~347_q ))) # (\RB[2]~input_o ))) ) ) # ( \RB[1]~input_o  & ( (!\RB[0]~input_o  & (!\RB[2]~input_o  & (\regs~379_q ))) # 
// (\RB[0]~input_o  & ((((\regs~411_q ))) # (\RB[2]~input_o ))) ) )

	.dataa(!\RB[0]~input_o ),
	.datab(!\RB[2]~input_o ),
	.datac(!\regs~379_q ),
	.datad(!\regs~411_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~347_q ),
	.datag(!\regs~315_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3002_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3002 .extended_lut = "on";
defparam \regs~3002 .lut_mask = 64'h1919195D5D5D195D;
defparam \regs~3002 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y7_N54
cyclonev_lcell_comb \regs~1967 (
// Equation(s):
// \regs~1967_combout  = ( !\RB[1]~input_o  & ( (!\regs~3002_combout  & (((\regs~443_q  & (\RB[2]~input_o ))))) # (\regs~3002_combout  & ((((!\RB[2]~input_o ))) # (\regs~475_q ))) ) ) # ( \RB[1]~input_o  & ( (!\regs~3002_combout  & (((\regs~507_q  & 
// (\RB[2]~input_o ))))) # (\regs~3002_combout  & ((((!\RB[2]~input_o ) # (\regs~539_q ))))) ) )

	.dataa(!\regs~3002_combout ),
	.datab(!\regs~475_q ),
	.datac(!\regs~507_q ),
	.datad(!\RB[2]~input_o ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~539_q ),
	.datag(!\regs~443_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1967_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1967 .extended_lut = "on";
defparam \regs~1967 .lut_mask = 64'h551B550A551B555F;
defparam \regs~1967 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y7_N24
cyclonev_lcell_comb \regs~1979 (
// Equation(s):
// \regs~1979_combout  = ( \regs~1967_combout  & ( \RB[4]~input_o  & ( (!\RB[3]~input_o  & ((\regs~1971_combout ))) # (\RB[3]~input_o  & (\regs~1975_combout )) ) ) ) # ( !\regs~1967_combout  & ( \RB[4]~input_o  & ( (!\RB[3]~input_o  & ((\regs~1971_combout 
// ))) # (\RB[3]~input_o  & (\regs~1975_combout )) ) ) ) # ( \regs~1967_combout  & ( !\RB[4]~input_o  & ( (\regs~1963_combout ) # (\RB[3]~input_o ) ) ) ) # ( !\regs~1967_combout  & ( !\RB[4]~input_o  & ( (!\RB[3]~input_o  & \regs~1963_combout ) ) ) )

	.dataa(!\RB[3]~input_o ),
	.datab(!\regs~1975_combout ),
	.datac(!\regs~1963_combout ),
	.datad(!\regs~1971_combout ),
	.datae(!\regs~1967_combout ),
	.dataf(!\RB[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1979_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1979 .extended_lut = "off";
defparam \regs~1979 .lut_mask = 64'h0A0A5F5F11BB11BB;
defparam \regs~1979 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y7_N36
cyclonev_lcell_comb \regs~3018 (
// Equation(s):
// \regs~3018_combout  = ( !\RB[1]~input_o  & ( (!\RB[0]~input_o  & (!\RB[2]~input_o  & (\regs~316_q ))) # (\RB[0]~input_o  & ((((\regs~348_q ))) # (\RB[2]~input_o ))) ) ) # ( \RB[1]~input_o  & ( (!\RB[0]~input_o  & (!\RB[2]~input_o  & (\regs~380_q ))) # 
// (\RB[0]~input_o  & ((((\regs~412_q ))) # (\RB[2]~input_o ))) ) )

	.dataa(!\RB[0]~input_o ),
	.datab(!\RB[2]~input_o ),
	.datac(!\regs~380_q ),
	.datad(!\regs~412_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~348_q ),
	.datag(!\regs~316_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3018_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3018 .extended_lut = "on";
defparam \regs~3018 .lut_mask = 64'h1919195D5D5D195D;
defparam \regs~3018 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y7_N30
cyclonev_lcell_comb \regs~1984 (
// Equation(s):
// \regs~1984_combout  = ( !\RB[1]~input_o  & ( ((!\RB[2]~input_o  & (((\regs~3018_combout )))) # (\RB[2]~input_o  & ((!\regs~3018_combout  & (\regs~444_q )) # (\regs~3018_combout  & ((\regs~476_q )))))) ) ) # ( \RB[1]~input_o  & ( (!\RB[2]~input_o  & 
// ((((\regs~3018_combout ))))) # (\RB[2]~input_o  & (((!\regs~3018_combout  & ((\regs~508_q ))) # (\regs~3018_combout  & (\regs~540_q ))))) ) )

	.dataa(!\regs~540_q ),
	.datab(!\RB[2]~input_o ),
	.datac(!\regs~508_q ),
	.datad(!\regs~476_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~3018_combout ),
	.datag(!\regs~444_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1984_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1984 .extended_lut = "on";
defparam \regs~1984 .lut_mask = 64'h03030303CCFFDDDD;
defparam \regs~1984 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N12
cyclonev_lcell_comb \regs~3026 (
// Equation(s):
// \regs~3026_combout  = ( !\RB[1]~input_o  & ( (!\RB[0]~input_o  & (!\RB[2]~input_o  & (\regs~828_q ))) # (\RB[0]~input_o  & ((((\regs~860_q ))) # (\RB[2]~input_o ))) ) ) # ( \RB[1]~input_o  & ( (!\RB[0]~input_o  & (!\RB[2]~input_o  & (\regs~892_q ))) # 
// (\RB[0]~input_o  & ((((\regs~924_q ))) # (\RB[2]~input_o ))) ) )

	.dataa(!\RB[0]~input_o ),
	.datab(!\RB[2]~input_o ),
	.datac(!\regs~892_q ),
	.datad(!\regs~924_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~860_q ),
	.datag(!\regs~828_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3026_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3026 .extended_lut = "on";
defparam \regs~3026 .lut_mask = 64'h1919195D5D5D195D;
defparam \regs~3026 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y3_N54
cyclonev_lcell_comb \regs~1992 (
// Equation(s):
// \regs~1992_combout  = ( !\RB[1]~input_o  & ( (!\regs~3026_combout  & (\RB[2]~input_o  & (\regs~956_q ))) # (\regs~3026_combout  & ((!\RB[2]~input_o ) # (((\regs~988_q ))))) ) ) # ( \RB[1]~input_o  & ( (!\regs~3026_combout  & (\RB[2]~input_o  & 
// (\regs~1020_q ))) # (\regs~3026_combout  & ((!\RB[2]~input_o ) # (((\regs~1052_q ))))) ) )

	.dataa(!\regs~3026_combout ),
	.datab(!\RB[2]~input_o ),
	.datac(!\regs~1020_q ),
	.datad(!\regs~1052_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~988_q ),
	.datag(!\regs~956_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1992_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1992 .extended_lut = "on";
defparam \regs~1992 .lut_mask = 64'h4646465757574657;
defparam \regs~1992 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y7_N0
cyclonev_lcell_comb \regs~3022 (
// Equation(s):
// \regs~3022_combout  = ( !\RB[1]~input_o  & ( (!\RB[2]~input_o  & ((!\RB[0]~input_o  & (\regs~572_q )) # (\RB[0]~input_o  & (((\regs~604_q )))))) # (\RB[2]~input_o  & (\RB[0]~input_o )) ) ) # ( \RB[1]~input_o  & ( (!\RB[2]~input_o  & ((!\RB[0]~input_o  & 
// (\regs~636_q )) # (\RB[0]~input_o  & (((\regs~668_q )))))) # (\RB[2]~input_o  & (\RB[0]~input_o )) ) )

	.dataa(!\RB[2]~input_o ),
	.datab(!\RB[0]~input_o ),
	.datac(!\regs~636_q ),
	.datad(!\regs~604_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~668_q ),
	.datag(!\regs~572_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3022_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3022 .extended_lut = "on";
defparam \regs~3022 .lut_mask = 64'h193B1919193B3B3B;
defparam \regs~3022 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y6_N42
cyclonev_lcell_comb \regs~1988 (
// Equation(s):
// \regs~1988_combout  = ( !\RB[1]~input_o  & ( (!\RB[2]~input_o  & (\regs~3022_combout )) # (\RB[2]~input_o  & ((!\regs~3022_combout  & (\regs~700_q )) # (\regs~3022_combout  & (((\regs~732_q )))))) ) ) # ( \RB[1]~input_o  & ( (!\RB[2]~input_o  & 
// (\regs~3022_combout )) # (\RB[2]~input_o  & ((!\regs~3022_combout  & (\regs~764_q )) # (\regs~3022_combout  & (((\regs~796_q )))))) ) )

	.dataa(!\RB[2]~input_o ),
	.datab(!\regs~3022_combout ),
	.datac(!\regs~764_q ),
	.datad(!\regs~796_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~732_q ),
	.datag(!\regs~700_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1988_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1988 .extended_lut = "on";
defparam \regs~1988 .lut_mask = 64'h2626263737372637;
defparam \regs~1988 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y5_N30
cyclonev_lcell_comb \regs~3014 (
// Equation(s):
// \regs~3014_combout  = ( !\RB[1]~input_o  & ( (!\RB[2]~input_o  & (((!\RB[0]~input_o  & ((\regs~60_q ))) # (\RB[0]~input_o  & (\regs~92_q ))))) # (\RB[2]~input_o  & ((((\RB[0]~input_o ))))) ) ) # ( \RB[1]~input_o  & ( ((!\RB[2]~input_o  & ((!\RB[0]~input_o 
//  & (\regs~124_q )) # (\RB[0]~input_o  & ((\regs~156_q ))))) # (\RB[2]~input_o  & (((\RB[0]~input_o ))))) ) )

	.dataa(!\regs~92_q ),
	.datab(!\RB[2]~input_o ),
	.datac(!\regs~124_q ),
	.datad(!\regs~156_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\RB[0]~input_o ),
	.datag(!\regs~60_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3014_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3014 .extended_lut = "on";
defparam \regs~3014 .lut_mask = 64'h0C0C0C0C777733FF;
defparam \regs~3014 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N48
cyclonev_lcell_comb \regs~1980 (
// Equation(s):
// \regs~1980_combout  = ( !\RB[1]~input_o  & ( (!\RB[2]~input_o  & (\regs~3014_combout )) # (\RB[2]~input_o  & ((!\regs~3014_combout  & (\regs~188_q )) # (\regs~3014_combout  & (((\regs~220_q )))))) ) ) # ( \RB[1]~input_o  & ( (!\RB[2]~input_o  & 
// (\regs~3014_combout )) # (\RB[2]~input_o  & ((!\regs~3014_combout  & (\regs~252_q )) # (\regs~3014_combout  & (((\regs~284_q )))))) ) )

	.dataa(!\RB[2]~input_o ),
	.datab(!\regs~3014_combout ),
	.datac(!\regs~252_q ),
	.datad(!\regs~284_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~220_q ),
	.datag(!\regs~188_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1980_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1980 .extended_lut = "on";
defparam \regs~1980 .lut_mask = 64'h2626263737372637;
defparam \regs~1980 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y6_N24
cyclonev_lcell_comb \regs~1996 (
// Equation(s):
// \regs~1996_combout  = ( \RB[3]~input_o  & ( \regs~1980_combout  & ( (!\RB[4]~input_o  & (\regs~1984_combout )) # (\RB[4]~input_o  & ((\regs~1992_combout ))) ) ) ) # ( !\RB[3]~input_o  & ( \regs~1980_combout  & ( (!\RB[4]~input_o ) # (\regs~1988_combout ) 
// ) ) ) # ( \RB[3]~input_o  & ( !\regs~1980_combout  & ( (!\RB[4]~input_o  & (\regs~1984_combout )) # (\RB[4]~input_o  & ((\regs~1992_combout ))) ) ) ) # ( !\RB[3]~input_o  & ( !\regs~1980_combout  & ( (\RB[4]~input_o  & \regs~1988_combout ) ) ) )

	.dataa(!\regs~1984_combout ),
	.datab(!\RB[4]~input_o ),
	.datac(!\regs~1992_combout ),
	.datad(!\regs~1988_combout ),
	.datae(!\RB[3]~input_o ),
	.dataf(!\regs~1980_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1996_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1996 .extended_lut = "off";
defparam \regs~1996 .lut_mask = 64'h00334747CCFF4747;
defparam \regs~1996 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N36
cyclonev_lcell_comb \regs~3042 (
// Equation(s):
// \regs~3042_combout  = ( !\RB[1]~input_o  & ( (!\RB[0]~input_o  & (((\regs~829_q  & ((!\RB[2]~input_o )))))) # (\RB[0]~input_o  & ((((\RB[2]~input_o ))) # (\regs~861_q ))) ) ) # ( \RB[1]~input_o  & ( ((!\RB[0]~input_o  & (\regs~893_q  & ((!\RB[2]~input_o 
// )))) # (\RB[0]~input_o  & (((\RB[2]~input_o ) # (\regs~925_q ))))) ) )

	.dataa(!\regs~861_q ),
	.datab(!\RB[0]~input_o ),
	.datac(!\regs~893_q ),
	.datad(!\regs~925_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\RB[2]~input_o ),
	.datag(!\regs~829_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3042_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3042 .extended_lut = "on";
defparam \regs~3042 .lut_mask = 64'h1D1D0C3F33333333;
defparam \regs~3042 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N6
cyclonev_lcell_comb \regs~2009 (
// Equation(s):
// \regs~2009_combout  = ( !\RB[1]~input_o  & ( (!\RB[2]~input_o  & ((((\regs~3042_combout ))))) # (\RB[2]~input_o  & (((!\regs~3042_combout  & ((\regs~957_q ))) # (\regs~3042_combout  & (\regs~989_q ))))) ) ) # ( \RB[1]~input_o  & ( (!\RB[2]~input_o  & 
// ((((\regs~3042_combout ))))) # (\RB[2]~input_o  & (((!\regs~3042_combout  & (\regs~1021_q )) # (\regs~3042_combout  & ((\regs~1053_q )))))) ) )

	.dataa(!\RB[2]~input_o ),
	.datab(!\regs~989_q ),
	.datac(!\regs~1021_q ),
	.datad(!\regs~1053_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~3042_combout ),
	.datag(!\regs~957_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2009_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2009 .extended_lut = "on";
defparam \regs~2009 .lut_mask = 64'h05050505BBBBAAFF;
defparam \regs~2009 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N12
cyclonev_lcell_comb \regs~3034 (
// Equation(s):
// \regs~3034_combout  = ( !\RB[1]~input_o  & ( (!\RB[0]~input_o  & (!\RB[2]~input_o  & (\regs~317_q ))) # (\RB[0]~input_o  & ((((\regs~349_q ))) # (\RB[2]~input_o ))) ) ) # ( \RB[1]~input_o  & ( (!\RB[0]~input_o  & (!\RB[2]~input_o  & (\regs~381_q ))) # 
// (\RB[0]~input_o  & ((((\regs~413_q ))) # (\RB[2]~input_o ))) ) )

	.dataa(!\RB[0]~input_o ),
	.datab(!\RB[2]~input_o ),
	.datac(!\regs~381_q ),
	.datad(!\regs~349_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~413_q ),
	.datag(!\regs~317_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3034_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3034 .extended_lut = "on";
defparam \regs~3034 .lut_mask = 64'h195D1919195D5D5D;
defparam \regs~3034 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y6_N0
cyclonev_lcell_comb \regs~2001 (
// Equation(s):
// \regs~2001_combout  = ( !\RB[1]~input_o  & ( (!\regs~3034_combout  & (((\regs~445_q  & (\RB[2]~input_o ))))) # (\regs~3034_combout  & ((((!\RB[2]~input_o ) # (\regs~477_q ))))) ) ) # ( \RB[1]~input_o  & ( (!\regs~3034_combout  & (((\regs~509_q  & 
// (\RB[2]~input_o ))))) # (\regs~3034_combout  & ((((!\RB[2]~input_o ))) # (\regs~541_q ))) ) )

	.dataa(!\regs~3034_combout ),
	.datab(!\regs~541_q ),
	.datac(!\regs~509_q ),
	.datad(!\RB[2]~input_o ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~477_q ),
	.datag(!\regs~445_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2001_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2001 .extended_lut = "on";
defparam \regs~2001 .lut_mask = 64'h550A551B555F551B;
defparam \regs~2001 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y6_N9
cyclonev_lcell_comb \regs~3038 (
// Equation(s):
// \regs~3038_combout  = ( !\RB[1]~input_o  & ( ((!\RB[0]~input_o  & (((\regs~573_q  & !\RB[2]~input_o )))) # (\RB[0]~input_o  & (((\RB[2]~input_o )) # (\regs~605_q )))) ) ) # ( \RB[1]~input_o  & ( ((!\RB[0]~input_o  & (((\regs~637_q  & !\RB[2]~input_o )))) 
// # (\RB[0]~input_o  & (((\RB[2]~input_o )) # (\regs~669_q )))) ) )

	.dataa(!\regs~605_q ),
	.datab(!\regs~669_q ),
	.datac(!\regs~637_q ),
	.datad(!\RB[0]~input_o ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\RB[2]~input_o ),
	.datag(!\regs~573_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3038_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3038 .extended_lut = "on";
defparam \regs~3038 .lut_mask = 64'h0F550F3300FF00FF;
defparam \regs~3038 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y6_N54
cyclonev_lcell_comb \regs~2005 (
// Equation(s):
// \regs~2005_combout  = ( !\RB[1]~input_o  & ( ((!\RB[2]~input_o  & (((\regs~3038_combout )))) # (\RB[2]~input_o  & ((!\regs~3038_combout  & ((\regs~701_q ))) # (\regs~3038_combout  & (\regs~733_q ))))) ) ) # ( \RB[1]~input_o  & ( ((!\RB[2]~input_o  & 
// (((\regs~3038_combout )))) # (\RB[2]~input_o  & ((!\regs~3038_combout  & ((\regs~765_q ))) # (\regs~3038_combout  & (\regs~797_q ))))) ) )

	.dataa(!\regs~733_q ),
	.datab(!\regs~797_q ),
	.datac(!\regs~765_q ),
	.datad(!\RB[2]~input_o ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~3038_combout ),
	.datag(!\regs~701_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2005_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2005 .extended_lut = "on";
defparam \regs~2005 .lut_mask = 64'h000F000FFF55FF33;
defparam \regs~2005 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N48
cyclonev_lcell_comb \regs~3030 (
// Equation(s):
// \regs~3030_combout  = ( !\RB[1]~input_o  & ( (!\RB[0]~input_o  & (!\RB[2]~input_o  & (\regs~61_q ))) # (\RB[0]~input_o  & ((((\regs~93_q ))) # (\RB[2]~input_o ))) ) ) # ( \RB[1]~input_o  & ( (!\RB[0]~input_o  & (!\RB[2]~input_o  & (\regs~125_q ))) # 
// (\RB[0]~input_o  & ((((\regs~157_q ))) # (\RB[2]~input_o ))) ) )

	.dataa(!\RB[0]~input_o ),
	.datab(!\RB[2]~input_o ),
	.datac(!\regs~125_q ),
	.datad(!\regs~157_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~93_q ),
	.datag(!\regs~61_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3030_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3030 .extended_lut = "on";
defparam \regs~3030 .lut_mask = 64'h1919195D5D5D195D;
defparam \regs~3030 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N0
cyclonev_lcell_comb \regs~1997 (
// Equation(s):
// \regs~1997_combout  = ( !\RB[1]~input_o  & ( ((!\RB[2]~input_o  & (((\regs~3030_combout )))) # (\RB[2]~input_o  & ((!\regs~3030_combout  & (\regs~189_q )) # (\regs~3030_combout  & ((\regs~221_q )))))) ) ) # ( \RB[1]~input_o  & ( (!\RB[2]~input_o  & 
// ((((\regs~3030_combout ))))) # (\RB[2]~input_o  & ((!\regs~3030_combout  & (((\regs~253_q )))) # (\regs~3030_combout  & (\regs~285_q )))) ) )

	.dataa(!\regs~285_q ),
	.datab(!\RB[2]~input_o ),
	.datac(!\regs~253_q ),
	.datad(!\regs~3030_combout ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~221_q ),
	.datag(!\regs~189_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1997_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1997 .extended_lut = "on";
defparam \regs~1997 .lut_mask = 64'h03CC03DD03FF03DD;
defparam \regs~1997 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N18
cyclonev_lcell_comb \regs~2013 (
// Equation(s):
// \regs~2013_combout  = ( \RB[4]~input_o  & ( \regs~1997_combout  & ( (!\RB[3]~input_o  & ((\regs~2005_combout ))) # (\RB[3]~input_o  & (\regs~2009_combout )) ) ) ) # ( !\RB[4]~input_o  & ( \regs~1997_combout  & ( (!\RB[3]~input_o ) # (\regs~2001_combout ) 
// ) ) ) # ( \RB[4]~input_o  & ( !\regs~1997_combout  & ( (!\RB[3]~input_o  & ((\regs~2005_combout ))) # (\RB[3]~input_o  & (\regs~2009_combout )) ) ) ) # ( !\RB[4]~input_o  & ( !\regs~1997_combout  & ( (\regs~2001_combout  & \RB[3]~input_o ) ) ) )

	.dataa(!\regs~2009_combout ),
	.datab(!\regs~2001_combout ),
	.datac(!\RB[3]~input_o ),
	.datad(!\regs~2005_combout ),
	.datae(!\RB[4]~input_o ),
	.dataf(!\regs~1997_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2013_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2013 .extended_lut = "off";
defparam \regs~2013 .lut_mask = 64'h030305F5F3F305F5;
defparam \regs~2013 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N24
cyclonev_lcell_comb \regs~3046 (
// Equation(s):
// \regs~3046_combout  = ( !\RB[1]~input_o  & ( (!\RB[0]~input_o  & (!\RB[2]~input_o  & (\regs~62_q ))) # (\RB[0]~input_o  & ((((\regs~94_q ))) # (\RB[2]~input_o ))) ) ) # ( \RB[1]~input_o  & ( (!\RB[0]~input_o  & (!\RB[2]~input_o  & (\regs~126_q ))) # 
// (\RB[0]~input_o  & ((((\regs~158_q ))) # (\RB[2]~input_o ))) ) )

	.dataa(!\RB[0]~input_o ),
	.datab(!\RB[2]~input_o ),
	.datac(!\regs~126_q ),
	.datad(!\regs~158_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~94_q ),
	.datag(!\regs~62_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3046_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3046 .extended_lut = "on";
defparam \regs~3046 .lut_mask = 64'h1919195D5D5D195D;
defparam \regs~3046 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N48
cyclonev_lcell_comb \regs~2014 (
// Equation(s):
// \regs~2014_combout  = ( !\RB[1]~input_o  & ( ((!\RB[2]~input_o  & (((\regs~3046_combout )))) # (\RB[2]~input_o  & ((!\regs~3046_combout  & (\regs~190_q )) # (\regs~3046_combout  & ((\regs~222_q )))))) ) ) # ( \RB[1]~input_o  & ( (!\RB[2]~input_o  & 
// ((((\regs~3046_combout ))))) # (\RB[2]~input_o  & (((!\regs~3046_combout  & ((\regs~254_q ))) # (\regs~3046_combout  & (\regs~286_q ))))) ) )

	.dataa(!\regs~286_q ),
	.datab(!\RB[2]~input_o ),
	.datac(!\regs~254_q ),
	.datad(!\regs~222_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~3046_combout ),
	.datag(!\regs~190_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2014_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2014 .extended_lut = "on";
defparam \regs~2014 .lut_mask = 64'h03030303CCFFDDDD;
defparam \regs~2014 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y4_N42
cyclonev_lcell_comb \regs~3058 (
// Equation(s):
// \regs~3058_combout  = ( !\RB[1]~input_o  & ( (!\RB[0]~input_o  & (((\regs~830_q  & ((!\RB[2]~input_o )))))) # (\RB[0]~input_o  & ((((\RB[2]~input_o ))) # (\regs~862_q ))) ) ) # ( \RB[1]~input_o  & ( (!\RB[0]~input_o  & (((\regs~894_q  & ((!\RB[2]~input_o 
// )))))) # (\RB[0]~input_o  & ((((\RB[2]~input_o ) # (\regs~926_q ))))) ) )

	.dataa(!\RB[0]~input_o ),
	.datab(!\regs~862_q ),
	.datac(!\regs~894_q ),
	.datad(!\regs~926_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\RB[2]~input_o ),
	.datag(!\regs~830_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3058_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3058 .extended_lut = "on";
defparam \regs~3058 .lut_mask = 64'h1B1B0A5F55555555;
defparam \regs~3058 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N12
cyclonev_lcell_comb \regs~2026 (
// Equation(s):
// \regs~2026_combout  = ( !\RB[1]~input_o  & ( ((!\RB[2]~input_o  & (((\regs~3058_combout )))) # (\RB[2]~input_o  & ((!\regs~3058_combout  & (\regs~958_q )) # (\regs~3058_combout  & ((\regs~990_q )))))) ) ) # ( \RB[1]~input_o  & ( (!\RB[2]~input_o  & 
// ((((\regs~3058_combout ))))) # (\RB[2]~input_o  & (((!\regs~3058_combout  & ((\regs~1022_q ))) # (\regs~3058_combout  & (\regs~1054_q ))))) ) )

	.dataa(!\regs~1054_q ),
	.datab(!\RB[2]~input_o ),
	.datac(!\regs~1022_q ),
	.datad(!\regs~990_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~3058_combout ),
	.datag(!\regs~958_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2026_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2026 .extended_lut = "on";
defparam \regs~2026 .lut_mask = 64'h03030303CCFFDDDD;
defparam \regs~2026 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y8_N48
cyclonev_lcell_comb \regs~3050 (
// Equation(s):
// \regs~3050_combout  = ( !\RB[1]~input_o  & ( ((!\RB[2]~input_o  & ((!\RB[0]~input_o  & (\regs~318_q )) # (\RB[0]~input_o  & ((\regs~350_q ))))) # (\RB[2]~input_o  & (((\RB[0]~input_o ))))) ) ) # ( \RB[1]~input_o  & ( (!\RB[2]~input_o  & (((!\RB[0]~input_o 
//  & ((\regs~382_q ))) # (\RB[0]~input_o  & (\regs~414_q ))))) # (\RB[2]~input_o  & ((((\RB[0]~input_o ))))) ) )

	.dataa(!\regs~414_q ),
	.datab(!\RB[2]~input_o ),
	.datac(!\regs~382_q ),
	.datad(!\regs~350_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\RB[0]~input_o ),
	.datag(!\regs~318_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3050_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3050 .extended_lut = "on";
defparam \regs~3050 .lut_mask = 64'h0C0C0C0C33FF7777;
defparam \regs~3050 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y8_N0
cyclonev_lcell_comb \regs~2018 (
// Equation(s):
// \regs~2018_combout  = ( !\RB[1]~input_o  & ( (!\RB[2]~input_o  & (\regs~3050_combout )) # (\RB[2]~input_o  & ((!\regs~3050_combout  & (\regs~446_q )) # (\regs~3050_combout  & (((\regs~478_q )))))) ) ) # ( \RB[1]~input_o  & ( (!\RB[2]~input_o  & 
// (\regs~3050_combout )) # (\RB[2]~input_o  & ((!\regs~3050_combout  & (\regs~510_q )) # (\regs~3050_combout  & (((\regs~542_q )))))) ) )

	.dataa(!\RB[2]~input_o ),
	.datab(!\regs~3050_combout ),
	.datac(!\regs~510_q ),
	.datad(!\regs~542_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~478_q ),
	.datag(!\regs~446_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2018_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2018 .extended_lut = "on";
defparam \regs~2018 .lut_mask = 64'h2626263737372637;
defparam \regs~2018 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y8_N12
cyclonev_lcell_comb \regs~3054 (
// Equation(s):
// \regs~3054_combout  = ( !\RB[1]~input_o  & ( (!\RB[0]~input_o  & (!\RB[2]~input_o  & (\regs~574_q ))) # (\RB[0]~input_o  & ((((\regs~606_q ))) # (\RB[2]~input_o ))) ) ) # ( \RB[1]~input_o  & ( (!\RB[0]~input_o  & (!\RB[2]~input_o  & (\regs~638_q ))) # 
// (\RB[0]~input_o  & ((((\regs~670_q ))) # (\RB[2]~input_o ))) ) )

	.dataa(!\RB[0]~input_o ),
	.datab(!\RB[2]~input_o ),
	.datac(!\regs~638_q ),
	.datad(!\regs~606_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~670_q ),
	.datag(!\regs~574_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3054_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3054 .extended_lut = "on";
defparam \regs~3054 .lut_mask = 64'h195D1919195D5D5D;
defparam \regs~3054 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y8_N30
cyclonev_lcell_comb \regs~2022 (
// Equation(s):
// \regs~2022_combout  = ( !\RB[1]~input_o  & ( ((!\regs~3054_combout  & (((\regs~702_q  & \RB[2]~input_o )))) # (\regs~3054_combout  & (((!\RB[2]~input_o )) # (\regs~734_q )))) ) ) # ( \RB[1]~input_o  & ( ((!\regs~3054_combout  & (((\regs~766_q  & 
// \RB[2]~input_o )))) # (\regs~3054_combout  & (((!\RB[2]~input_o )) # (\regs~798_q )))) ) )

	.dataa(!\regs~734_q ),
	.datab(!\regs~798_q ),
	.datac(!\regs~766_q ),
	.datad(!\regs~3054_combout ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\RB[2]~input_o ),
	.datag(!\regs~702_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2022_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2022 .extended_lut = "on";
defparam \regs~2022 .lut_mask = 64'h00FF00FF0F550F33;
defparam \regs~2022 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N6
cyclonev_lcell_comb \regs~2030 (
// Equation(s):
// \regs~2030_combout  = ( \RB[4]~input_o  & ( \regs~2022_combout  & ( (!\RB[3]~input_o ) # (\regs~2026_combout ) ) ) ) # ( !\RB[4]~input_o  & ( \regs~2022_combout  & ( (!\RB[3]~input_o  & (\regs~2014_combout )) # (\RB[3]~input_o  & ((\regs~2018_combout ))) 
// ) ) ) # ( \RB[4]~input_o  & ( !\regs~2022_combout  & ( (\regs~2026_combout  & \RB[3]~input_o ) ) ) ) # ( !\RB[4]~input_o  & ( !\regs~2022_combout  & ( (!\RB[3]~input_o  & (\regs~2014_combout )) # (\RB[3]~input_o  & ((\regs~2018_combout ))) ) ) )

	.dataa(!\regs~2014_combout ),
	.datab(!\regs~2026_combout ),
	.datac(!\RB[3]~input_o ),
	.datad(!\regs~2018_combout ),
	.datae(!\RB[4]~input_o ),
	.dataf(!\regs~2022_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2030_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2030 .extended_lut = "off";
defparam \regs~2030 .lut_mask = 64'h505F0303505FF3F3;
defparam \regs~2030 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y3_N54
cyclonev_lcell_comb \regs~3062 (
// Equation(s):
// \regs~3062_combout  = ( !\RB[1]~input_o  & ( (!\RB[2]~input_o  & ((!\RB[0]~input_o  & (((\regs~63_q )))) # (\RB[0]~input_o  & (\regs~95_q )))) # (\RB[2]~input_o  & ((((\RB[0]~input_o ))))) ) ) # ( \RB[1]~input_o  & ( ((!\RB[2]~input_o  & ((!\RB[0]~input_o 
//  & (\regs~127_q )) # (\RB[0]~input_o  & ((\regs~159_q ))))) # (\RB[2]~input_o  & (((\RB[0]~input_o ))))) ) )

	.dataa(!\regs~95_q ),
	.datab(!\RB[2]~input_o ),
	.datac(!\regs~127_q ),
	.datad(!\RB[0]~input_o ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~159_q ),
	.datag(!\regs~63_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3062_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3062 .extended_lut = "on";
defparam \regs~3062 .lut_mask = 64'h0C770C330C770CFF;
defparam \regs~3062 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y3_N24
cyclonev_lcell_comb \regs~2031 (
// Equation(s):
// \regs~2031_combout  = ( !\RB[1]~input_o  & ( ((!\regs~3062_combout  & (\regs~191_q  & (\RB[2]~input_o ))) # (\regs~3062_combout  & (((!\RB[2]~input_o ) # (\regs~223_q ))))) ) ) # ( \RB[1]~input_o  & ( (!\regs~3062_combout  & (((\regs~255_q  & 
// (\RB[2]~input_o ))))) # (\regs~3062_combout  & ((((!\RB[2]~input_o ))) # (\regs~287_q ))) ) )

	.dataa(!\regs~287_q ),
	.datab(!\regs~3062_combout ),
	.datac(!\regs~255_q ),
	.datad(!\RB[2]~input_o ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~223_q ),
	.datag(!\regs~191_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2031_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2031 .extended_lut = "on";
defparam \regs~2031 .lut_mask = 64'h330C331D333F331D;
defparam \regs~2031 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N12
cyclonev_lcell_comb \regs~3066 (
// Equation(s):
// \regs~3066_combout  = ( !\RB[1]~input_o  & ( (!\RB[2]~input_o  & ((!\RB[0]~input_o  & (((\regs~319_q )))) # (\RB[0]~input_o  & (\regs~351_q )))) # (\RB[2]~input_o  & ((((\RB[0]~input_o ))))) ) ) # ( \RB[1]~input_o  & ( (!\RB[2]~input_o  & 
// (((!\RB[0]~input_o  & (\regs~383_q )) # (\RB[0]~input_o  & ((\regs~415_q )))))) # (\RB[2]~input_o  & ((((\RB[0]~input_o ))))) ) )

	.dataa(!\RB[2]~input_o ),
	.datab(!\regs~351_q ),
	.datac(!\regs~383_q ),
	.datad(!\RB[0]~input_o ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~415_q ),
	.datag(!\regs~319_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3066_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3066 .extended_lut = "on";
defparam \regs~3066 .lut_mask = 64'h0A770A550A770AFF;
defparam \regs~3066 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y5_N42
cyclonev_lcell_comb \regs~2035 (
// Equation(s):
// \regs~2035_combout  = ( !\RB[1]~input_o  & ( ((!\RB[2]~input_o  & (((\regs~3066_combout )))) # (\RB[2]~input_o  & ((!\regs~3066_combout  & (\regs~447_q )) # (\regs~3066_combout  & ((\regs~479_q )))))) ) ) # ( \RB[1]~input_o  & ( (!\RB[2]~input_o  & 
// ((((\regs~3066_combout ))))) # (\RB[2]~input_o  & ((!\regs~3066_combout  & (((\regs~511_q )))) # (\regs~3066_combout  & (\regs~543_q )))) ) )

	.dataa(!\regs~543_q ),
	.datab(!\RB[2]~input_o ),
	.datac(!\regs~511_q ),
	.datad(!\regs~3066_combout ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~479_q ),
	.datag(!\regs~447_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2035_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2035 .extended_lut = "on";
defparam \regs~2035 .lut_mask = 64'h03CC03DD03FF03DD;
defparam \regs~2035 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y7_N39
cyclonev_lcell_comb \regs~3074 (
// Equation(s):
// \regs~3074_combout  = ( !\RB[1]~input_o  & ( (!\RB[2]~input_o  & ((!\RB[0]~input_o  & (\regs~831_q )) # (\RB[0]~input_o  & (((\regs~863_q )))))) # (\RB[2]~input_o  & (\RB[0]~input_o )) ) ) # ( \RB[1]~input_o  & ( (!\RB[2]~input_o  & ((!\RB[0]~input_o  & 
// (\regs~895_q )) # (\RB[0]~input_o  & (((\regs~927_q )))))) # (\RB[2]~input_o  & (\RB[0]~input_o )) ) )

	.dataa(!\RB[2]~input_o ),
	.datab(!\RB[0]~input_o ),
	.datac(!\regs~895_q ),
	.datad(!\regs~863_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~927_q ),
	.datag(!\regs~831_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3074_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3074 .extended_lut = "on";
defparam \regs~3074 .lut_mask = 64'h193B1919193B3B3B;
defparam \regs~3074 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y6_N24
cyclonev_lcell_comb \regs~2043 (
// Equation(s):
// \regs~2043_combout  = ( !\RB[1]~input_o  & ( ((!\RB[2]~input_o  & (((\regs~3074_combout )))) # (\RB[2]~input_o  & ((!\regs~3074_combout  & (\regs~959_q )) # (\regs~3074_combout  & ((\regs~991_q )))))) ) ) # ( \RB[1]~input_o  & ( (!\RB[2]~input_o  & 
// ((((\regs~3074_combout ))))) # (\RB[2]~input_o  & (((!\regs~3074_combout  & ((\regs~1023_q ))) # (\regs~3074_combout  & (\regs~1055_q ))))) ) )

	.dataa(!\regs~1055_q ),
	.datab(!\RB[2]~input_o ),
	.datac(!\regs~1023_q ),
	.datad(!\regs~991_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~3074_combout ),
	.datag(!\regs~959_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2043_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2043 .extended_lut = "on";
defparam \regs~2043 .lut_mask = 64'h03030303CCFFDDDD;
defparam \regs~2043 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y6_N36
cyclonev_lcell_comb \regs~3070 (
// Equation(s):
// \regs~3070_combout  = ( !\RB[1]~input_o  & ( (!\RB[0]~input_o  & (((\regs~575_q  & ((!\RB[2]~input_o )))))) # (\RB[0]~input_o  & ((((\RB[2]~input_o ))) # (\regs~607_q ))) ) ) # ( \RB[1]~input_o  & ( (!\RB[0]~input_o  & (((\regs~639_q  & ((!\RB[2]~input_o 
// )))))) # (\RB[0]~input_o  & ((((\RB[2]~input_o ) # (\regs~671_q ))))) ) )

	.dataa(!\RB[0]~input_o ),
	.datab(!\regs~607_q ),
	.datac(!\regs~639_q ),
	.datad(!\regs~671_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\RB[2]~input_o ),
	.datag(!\regs~575_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3070_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3070 .extended_lut = "on";
defparam \regs~3070 .lut_mask = 64'h1B1B0A5F55555555;
defparam \regs~3070 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y6_N48
cyclonev_lcell_comb \regs~2039 (
// Equation(s):
// \regs~2039_combout  = ( !\RB[1]~input_o  & ( ((!\RB[2]~input_o  & (((\regs~3070_combout )))) # (\RB[2]~input_o  & ((!\regs~3070_combout  & (\regs~703_q )) # (\regs~3070_combout  & ((\regs~735_q )))))) ) ) # ( \RB[1]~input_o  & ( (!\RB[2]~input_o  & 
// ((((\regs~3070_combout ))))) # (\RB[2]~input_o  & (((!\regs~3070_combout  & ((\regs~767_q ))) # (\regs~3070_combout  & (\regs~799_q ))))) ) )

	.dataa(!\regs~799_q ),
	.datab(!\RB[2]~input_o ),
	.datac(!\regs~767_q ),
	.datad(!\regs~735_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~3070_combout ),
	.datag(!\regs~703_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2039_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2039 .extended_lut = "on";
defparam \regs~2039 .lut_mask = 64'h03030303CCFFDDDD;
defparam \regs~2039 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y6_N30
cyclonev_lcell_comb \regs~2047 (
// Equation(s):
// \regs~2047_combout  = ( \RB[3]~input_o  & ( \regs~2039_combout  & ( (!\RB[4]~input_o  & (\regs~2035_combout )) # (\RB[4]~input_o  & ((\regs~2043_combout ))) ) ) ) # ( !\RB[3]~input_o  & ( \regs~2039_combout  & ( (\RB[4]~input_o ) # (\regs~2031_combout ) ) 
// ) ) # ( \RB[3]~input_o  & ( !\regs~2039_combout  & ( (!\RB[4]~input_o  & (\regs~2035_combout )) # (\RB[4]~input_o  & ((\regs~2043_combout ))) ) ) ) # ( !\RB[3]~input_o  & ( !\regs~2039_combout  & ( (\regs~2031_combout  & !\RB[4]~input_o ) ) ) )

	.dataa(!\regs~2031_combout ),
	.datab(!\regs~2035_combout ),
	.datac(!\RB[4]~input_o ),
	.datad(!\regs~2043_combout ),
	.datae(!\RB[3]~input_o ),
	.dataf(!\regs~2039_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2047_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2047 .extended_lut = "off";
defparam \regs~2047 .lut_mask = 64'h5050303F5F5F303F;
defparam \regs~2047 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y3_N45
cyclonev_lcell_comb \regs~3078 (
// Equation(s):
// \regs~3078_combout  = ( !\RB[1]~input_o  & ( (!\RB[2]~input_o  & (((!\RB[0]~input_o  & ((\regs~64_q ))) # (\RB[0]~input_o  & (\regs~96_q ))))) # (\RB[2]~input_o  & ((((\RB[0]~input_o ))))) ) ) # ( \RB[1]~input_o  & ( ((!\RB[2]~input_o  & ((!\RB[0]~input_o 
//  & (\regs~128_q )) # (\RB[0]~input_o  & ((\regs~160_q ))))) # (\RB[2]~input_o  & (((\RB[0]~input_o ))))) ) )

	.dataa(!\regs~96_q ),
	.datab(!\RB[2]~input_o ),
	.datac(!\regs~128_q ),
	.datad(!\regs~160_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\RB[0]~input_o ),
	.datag(!\regs~64_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3078_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3078 .extended_lut = "on";
defparam \regs~3078 .lut_mask = 64'h0C0C0C0C777733FF;
defparam \regs~3078 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y3_N30
cyclonev_lcell_comb \regs~2048 (
// Equation(s):
// \regs~2048_combout  = ( !\RB[1]~input_o  & ( (!\regs~3078_combout  & (\RB[2]~input_o  & (\regs~192_q ))) # (\regs~3078_combout  & ((!\RB[2]~input_o ) # (((\regs~224_q ))))) ) ) # ( \RB[1]~input_o  & ( (!\regs~3078_combout  & (\RB[2]~input_o  & 
// (\regs~256_q ))) # (\regs~3078_combout  & ((!\RB[2]~input_o ) # (((\regs~288_q ))))) ) )

	.dataa(!\regs~3078_combout ),
	.datab(!\RB[2]~input_o ),
	.datac(!\regs~256_q ),
	.datad(!\regs~224_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~288_q ),
	.datag(!\regs~192_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2048_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2048 .extended_lut = "on";
defparam \regs~2048 .lut_mask = 64'h4657464646575757;
defparam \regs~2048 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y7_N36
cyclonev_lcell_comb \regs~3086 (
// Equation(s):
// \regs~3086_combout  = ( !\RB[1]~input_o  & ( (!\RB[0]~input_o  & (!\RB[2]~input_o  & (\regs~576_q ))) # (\RB[0]~input_o  & ((((\regs~608_q ))) # (\RB[2]~input_o ))) ) ) # ( \RB[1]~input_o  & ( (!\RB[0]~input_o  & (!\RB[2]~input_o  & (\regs~640_q ))) # 
// (\RB[0]~input_o  & ((((\regs~672_q ))) # (\RB[2]~input_o ))) ) )

	.dataa(!\RB[0]~input_o ),
	.datab(!\RB[2]~input_o ),
	.datac(!\regs~640_q ),
	.datad(!\regs~608_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~672_q ),
	.datag(!\regs~576_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3086_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3086 .extended_lut = "on";
defparam \regs~3086 .lut_mask = 64'h195D1919195D5D5D;
defparam \regs~3086 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y6_N54
cyclonev_lcell_comb \regs~2056 (
// Equation(s):
// \regs~2056_combout  = ( !\RB[1]~input_o  & ( (!\RB[2]~input_o  & ((((\regs~3086_combout ))))) # (\RB[2]~input_o  & ((!\regs~3086_combout  & (((\regs~704_q )))) # (\regs~3086_combout  & (\regs~736_q )))) ) ) # ( \RB[1]~input_o  & ( (!\RB[2]~input_o  & 
// ((((\regs~3086_combout ))))) # (\RB[2]~input_o  & (((!\regs~3086_combout  & (\regs~768_q )) # (\regs~3086_combout  & ((\regs~800_q )))))) ) )

	.dataa(!\RB[2]~input_o ),
	.datab(!\regs~736_q ),
	.datac(!\regs~768_q ),
	.datad(!\regs~3086_combout ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~800_q ),
	.datag(!\regs~704_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2056_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2056 .extended_lut = "on";
defparam \regs~2056 .lut_mask = 64'h05BB05AA05BB05FF;
defparam \regs~2056 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N48
cyclonev_lcell_comb \regs~3082 (
// Equation(s):
// \regs~3082_combout  = ( !\RB[1]~input_o  & ( (!\RB[0]~input_o  & (!\RB[2]~input_o  & (\regs~320_q ))) # (\RB[0]~input_o  & ((((\regs~352_q ))) # (\RB[2]~input_o ))) ) ) # ( \RB[1]~input_o  & ( (!\RB[0]~input_o  & (!\RB[2]~input_o  & (\regs~384_q ))) # 
// (\RB[0]~input_o  & ((((\regs~416_q ))) # (\RB[2]~input_o ))) ) )

	.dataa(!\RB[0]~input_o ),
	.datab(!\RB[2]~input_o ),
	.datac(!\regs~384_q ),
	.datad(!\regs~416_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~352_q ),
	.datag(!\regs~320_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3082_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3082 .extended_lut = "on";
defparam \regs~3082 .lut_mask = 64'h1919195D5D5D195D;
defparam \regs~3082 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y6_N36
cyclonev_lcell_comb \regs~2052 (
// Equation(s):
// \regs~2052_combout  = ( !\RB[1]~input_o  & ( (!\regs~3082_combout  & (((\regs~448_q  & ((\RB[2]~input_o )))))) # (\regs~3082_combout  & ((((!\RB[2]~input_o ))) # (\regs~480_q ))) ) ) # ( \RB[1]~input_o  & ( ((!\regs~3082_combout  & (\regs~512_q  & 
// ((\RB[2]~input_o )))) # (\regs~3082_combout  & (((!\RB[2]~input_o ) # (\regs~544_q ))))) ) )

	.dataa(!\regs~480_q ),
	.datab(!\regs~3082_combout ),
	.datac(!\regs~512_q ),
	.datad(!\regs~544_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\RB[2]~input_o ),
	.datag(!\regs~448_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2052_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2052 .extended_lut = "on";
defparam \regs~2052 .lut_mask = 64'h333333331D1D0C3F;
defparam \regs~2052 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y5_N12
cyclonev_lcell_comb \regs~3090 (
// Equation(s):
// \regs~3090_combout  = ( !\RB[1]~input_o  & ( (!\RB[2]~input_o  & ((!\RB[0]~input_o  & (\regs~832_q )) # (\RB[0]~input_o  & (((\regs~864_q )))))) # (\RB[2]~input_o  & (\RB[0]~input_o )) ) ) # ( \RB[1]~input_o  & ( (!\RB[2]~input_o  & ((!\RB[0]~input_o  & 
// (\regs~896_q )) # (\RB[0]~input_o  & (((\regs~928_q )))))) # (\RB[2]~input_o  & (\RB[0]~input_o )) ) )

	.dataa(!\RB[2]~input_o ),
	.datab(!\RB[0]~input_o ),
	.datac(!\regs~896_q ),
	.datad(!\regs~928_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~864_q ),
	.datag(!\regs~832_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3090_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3090 .extended_lut = "on";
defparam \regs~3090 .lut_mask = 64'h1919193B3B3B193B;
defparam \regs~3090 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N30
cyclonev_lcell_comb \regs~2060 (
// Equation(s):
// \regs~2060_combout  = ( !\RB[1]~input_o  & ( (!\RB[2]~input_o  & (\regs~3090_combout )) # (\RB[2]~input_o  & ((!\regs~3090_combout  & (\regs~960_q )) # (\regs~3090_combout  & (((\regs~992_q )))))) ) ) # ( \RB[1]~input_o  & ( (!\RB[2]~input_o  & 
// (\regs~3090_combout )) # (\RB[2]~input_o  & ((!\regs~3090_combout  & (\regs~1024_q )) # (\regs~3090_combout  & (((\regs~1056_q )))))) ) )

	.dataa(!\RB[2]~input_o ),
	.datab(!\regs~3090_combout ),
	.datac(!\regs~1024_q ),
	.datad(!\regs~1056_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~992_q ),
	.datag(!\regs~960_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2060_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2060 .extended_lut = "on";
defparam \regs~2060 .lut_mask = 64'h2626263737372637;
defparam \regs~2060 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N48
cyclonev_lcell_comb \regs~2064 (
// Equation(s):
// \regs~2064_combout  = ( \RB[3]~input_o  & ( \regs~2060_combout  & ( (\regs~2052_combout ) # (\RB[4]~input_o ) ) ) ) # ( !\RB[3]~input_o  & ( \regs~2060_combout  & ( (!\RB[4]~input_o  & (\regs~2048_combout )) # (\RB[4]~input_o  & ((\regs~2056_combout ))) ) 
// ) ) # ( \RB[3]~input_o  & ( !\regs~2060_combout  & ( (!\RB[4]~input_o  & \regs~2052_combout ) ) ) ) # ( !\RB[3]~input_o  & ( !\regs~2060_combout  & ( (!\RB[4]~input_o  & (\regs~2048_combout )) # (\RB[4]~input_o  & ((\regs~2056_combout ))) ) ) )

	.dataa(!\regs~2048_combout ),
	.datab(!\regs~2056_combout ),
	.datac(!\RB[4]~input_o ),
	.datad(!\regs~2052_combout ),
	.datae(!\RB[3]~input_o ),
	.dataf(!\regs~2060_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2064_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2064 .extended_lut = "off";
defparam \regs~2064 .lut_mask = 64'h535300F053530FFF;
defparam \regs~2064 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y5_N48
cyclonev_lcell_comb \regs~3106 (
// Equation(s):
// \regs~3106_combout  = ( !\RB[1]~input_o  & ( (!\RB[2]~input_o  & ((!\RB[0]~input_o  & (\regs~833_q )) # (\RB[0]~input_o  & (((\regs~865_q )))))) # (\RB[2]~input_o  & (\RB[0]~input_o )) ) ) # ( \RB[1]~input_o  & ( (!\RB[2]~input_o  & ((!\RB[0]~input_o  & 
// (\regs~897_q )) # (\RB[0]~input_o  & (((\regs~929_q )))))) # (\RB[2]~input_o  & (\RB[0]~input_o )) ) )

	.dataa(!\RB[2]~input_o ),
	.datab(!\RB[0]~input_o ),
	.datac(!\regs~897_q ),
	.datad(!\regs~929_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~865_q ),
	.datag(!\regs~833_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3106_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3106 .extended_lut = "on";
defparam \regs~3106 .lut_mask = 64'h1919193B3B3B193B;
defparam \regs~3106 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N36
cyclonev_lcell_comb \regs~2077 (
// Equation(s):
// \regs~2077_combout  = ( !\RB[1]~input_o  & ( (!\RB[2]~input_o  & ((((\regs~3106_combout ))))) # (\RB[2]~input_o  & (((!\regs~3106_combout  & (\regs~961_q )) # (\regs~3106_combout  & ((\regs~993_q )))))) ) ) # ( \RB[1]~input_o  & ( (!\RB[2]~input_o  & 
// ((((\regs~3106_combout ))))) # (\RB[2]~input_o  & ((!\regs~3106_combout  & (((\regs~1025_q )))) # (\regs~3106_combout  & (\regs~1057_q )))) ) )

	.dataa(!\RB[2]~input_o ),
	.datab(!\regs~1057_q ),
	.datac(!\regs~1025_q ),
	.datad(!\regs~3106_combout ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~993_q ),
	.datag(!\regs~961_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2077_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2077 .extended_lut = "on";
defparam \regs~2077 .lut_mask = 64'h05AA05BB05FF05BB;
defparam \regs~2077 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y3_N48
cyclonev_lcell_comb \regs~3094 (
// Equation(s):
// \regs~3094_combout  = ( !\RB[1]~input_o  & ( ((!\RB[2]~input_o  & ((!\RB[0]~input_o  & (\regs~65_q )) # (\RB[0]~input_o  & ((\regs~97_q ))))) # (\RB[2]~input_o  & (((\RB[0]~input_o ))))) ) ) # ( \RB[1]~input_o  & ( (!\RB[2]~input_o  & (((!\RB[0]~input_o  
// & ((\regs~129_q ))) # (\RB[0]~input_o  & (\regs~161_q ))))) # (\RB[2]~input_o  & ((((\RB[0]~input_o ))))) ) )

	.dataa(!\regs~161_q ),
	.datab(!\RB[2]~input_o ),
	.datac(!\regs~129_q ),
	.datad(!\regs~97_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\RB[0]~input_o ),
	.datag(!\regs~65_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3094_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3094 .extended_lut = "on";
defparam \regs~3094 .lut_mask = 64'h0C0C0C0C33FF7777;
defparam \regs~3094 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y3_N36
cyclonev_lcell_comb \regs~2065 (
// Equation(s):
// \regs~2065_combout  = ( !\RB[1]~input_o  & ( ((!\RB[2]~input_o  & (((\regs~3094_combout )))) # (\RB[2]~input_o  & ((!\regs~3094_combout  & ((\regs~193_q ))) # (\regs~3094_combout  & (\regs~225_q ))))) ) ) # ( \RB[1]~input_o  & ( ((!\RB[2]~input_o  & 
// (((\regs~3094_combout )))) # (\RB[2]~input_o  & ((!\regs~3094_combout  & ((\regs~257_q ))) # (\regs~3094_combout  & (\regs~289_q ))))) ) )

	.dataa(!\regs~225_q ),
	.datab(!\regs~289_q ),
	.datac(!\regs~257_q ),
	.datad(!\RB[2]~input_o ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~3094_combout ),
	.datag(!\regs~193_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2065_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2065 .extended_lut = "on";
defparam \regs~2065 .lut_mask = 64'h000F000FFF55FF33;
defparam \regs~2065 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y6_N42
cyclonev_lcell_comb \regs~3102 (
// Equation(s):
// \regs~3102_combout  = ( !\RB[1]~input_o  & ( (!\RB[0]~input_o  & (((\regs~577_q  & (!\RB[2]~input_o ))))) # (\RB[0]~input_o  & ((((\regs~609_q ) # (\RB[2]~input_o ))))) ) ) # ( \RB[1]~input_o  & ( (!\RB[0]~input_o  & (((\regs~641_q  & (!\RB[2]~input_o 
// ))))) # (\RB[0]~input_o  & ((((\RB[2]~input_o ))) # (\regs~673_q ))) ) )

	.dataa(!\RB[0]~input_o ),
	.datab(!\regs~673_q ),
	.datac(!\regs~641_q ),
	.datad(!\RB[2]~input_o ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~609_q ),
	.datag(!\regs~577_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3102 .extended_lut = "on";
defparam \regs~3102 .lut_mask = 64'h0A551B555F551B55;
defparam \regs~3102 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y6_N30
cyclonev_lcell_comb \regs~2073 (
// Equation(s):
// \regs~2073_combout  = ( !\RB[1]~input_o  & ( (!\RB[2]~input_o  & (\regs~3102_combout )) # (\RB[2]~input_o  & ((!\regs~3102_combout  & (\regs~705_q )) # (\regs~3102_combout  & (((\regs~737_q )))))) ) ) # ( \RB[1]~input_o  & ( (!\RB[2]~input_o  & 
// (\regs~3102_combout )) # (\RB[2]~input_o  & ((!\regs~3102_combout  & (\regs~769_q )) # (\regs~3102_combout  & (((\regs~801_q )))))) ) )

	.dataa(!\RB[2]~input_o ),
	.datab(!\regs~3102_combout ),
	.datac(!\regs~769_q ),
	.datad(!\regs~737_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~801_q ),
	.datag(!\regs~705_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2073_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2073 .extended_lut = "on";
defparam \regs~2073 .lut_mask = 64'h2637262626373737;
defparam \regs~2073 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N24
cyclonev_lcell_comb \regs~3098 (
// Equation(s):
// \regs~3098_combout  = ( !\RB[1]~input_o  & ( (!\RB[0]~input_o  & (!\RB[2]~input_o  & (\regs~321_q ))) # (\RB[0]~input_o  & ((((\regs~353_q ))) # (\RB[2]~input_o ))) ) ) # ( \RB[1]~input_o  & ( (!\RB[0]~input_o  & (!\RB[2]~input_o  & (\regs~385_q ))) # 
// (\RB[0]~input_o  & ((((\regs~417_q ))) # (\RB[2]~input_o ))) ) )

	.dataa(!\RB[0]~input_o ),
	.datab(!\RB[2]~input_o ),
	.datac(!\regs~385_q ),
	.datad(!\regs~417_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~353_q ),
	.datag(!\regs~321_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3098_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3098 .extended_lut = "on";
defparam \regs~3098 .lut_mask = 64'h1919195D5D5D195D;
defparam \regs~3098 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y6_N42
cyclonev_lcell_comb \regs~2069 (
// Equation(s):
// \regs~2069_combout  = ( !\RB[1]~input_o  & ( ((!\regs~3098_combout  & (\regs~449_q  & (\RB[2]~input_o ))) # (\regs~3098_combout  & (((!\RB[2]~input_o ) # (\regs~481_q ))))) ) ) # ( \RB[1]~input_o  & ( (!\regs~3098_combout  & (((\regs~513_q  & 
// (\RB[2]~input_o ))))) # (\regs~3098_combout  & ((((!\RB[2]~input_o ))) # (\regs~545_q ))) ) )

	.dataa(!\regs~545_q ),
	.datab(!\regs~3098_combout ),
	.datac(!\regs~513_q ),
	.datad(!\RB[2]~input_o ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~481_q ),
	.datag(!\regs~449_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2069_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2069 .extended_lut = "on";
defparam \regs~2069 .lut_mask = 64'h330C331D333F331D;
defparam \regs~2069 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N54
cyclonev_lcell_comb \regs~2081 (
// Equation(s):
// \regs~2081_combout  = ( \regs~2073_combout  & ( \regs~2069_combout  & ( (!\RB[3]~input_o  & (((\RB[4]~input_o ) # (\regs~2065_combout )))) # (\RB[3]~input_o  & (((!\RB[4]~input_o )) # (\regs~2077_combout ))) ) ) ) # ( !\regs~2073_combout  & ( 
// \regs~2069_combout  & ( (!\RB[3]~input_o  & (((\regs~2065_combout  & !\RB[4]~input_o )))) # (\RB[3]~input_o  & (((!\RB[4]~input_o )) # (\regs~2077_combout ))) ) ) ) # ( \regs~2073_combout  & ( !\regs~2069_combout  & ( (!\RB[3]~input_o  & (((\RB[4]~input_o 
// ) # (\regs~2065_combout )))) # (\RB[3]~input_o  & (\regs~2077_combout  & ((\RB[4]~input_o )))) ) ) ) # ( !\regs~2073_combout  & ( !\regs~2069_combout  & ( (!\RB[3]~input_o  & (((\regs~2065_combout  & !\RB[4]~input_o )))) # (\RB[3]~input_o  & 
// (\regs~2077_combout  & ((\RB[4]~input_o )))) ) ) )

	.dataa(!\regs~2077_combout ),
	.datab(!\regs~2065_combout ),
	.datac(!\RB[3]~input_o ),
	.datad(!\RB[4]~input_o ),
	.datae(!\regs~2073_combout ),
	.dataf(!\regs~2069_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2081_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2081 .extended_lut = "off";
defparam \regs~2081 .lut_mask = 64'h300530F53F053FF5;
defparam \regs~2081 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y7_N42
cyclonev_lcell_comb \regs~3114 (
// Equation(s):
// \regs~3114_combout  = ( !\RB[1]~input_o  & ( (!\RB[0]~input_o  & (((\regs~322_q  & ((!\RB[2]~input_o )))))) # (\RB[0]~input_o  & ((((\RB[2]~input_o ))) # (\regs~354_q ))) ) ) # ( \RB[1]~input_o  & ( (!\RB[0]~input_o  & (((\regs~386_q  & ((!\RB[2]~input_o 
// )))))) # (\RB[0]~input_o  & ((((\RB[2]~input_o ) # (\regs~418_q ))))) ) )

	.dataa(!\RB[0]~input_o ),
	.datab(!\regs~354_q ),
	.datac(!\regs~386_q ),
	.datad(!\regs~418_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\RB[2]~input_o ),
	.datag(!\regs~322_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3114_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3114 .extended_lut = "on";
defparam \regs~3114 .lut_mask = 64'h1B1B0A5F55555555;
defparam \regs~3114 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y7_N30
cyclonev_lcell_comb \regs~2086 (
// Equation(s):
// \regs~2086_combout  = ( !\RB[1]~input_o  & ( ((!\RB[2]~input_o  & (((\regs~3114_combout )))) # (\RB[2]~input_o  & ((!\regs~3114_combout  & ((\regs~450_q ))) # (\regs~3114_combout  & (\regs~482_q ))))) ) ) # ( \RB[1]~input_o  & ( ((!\RB[2]~input_o  & 
// (((\regs~3114_combout )))) # (\RB[2]~input_o  & ((!\regs~3114_combout  & ((\regs~514_q ))) # (\regs~3114_combout  & (\regs~546_q ))))) ) )

	.dataa(!\regs~482_q ),
	.datab(!\regs~546_q ),
	.datac(!\regs~514_q ),
	.datad(!\RB[2]~input_o ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~3114_combout ),
	.datag(!\regs~450_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2086_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2086 .extended_lut = "on";
defparam \regs~2086 .lut_mask = 64'h000F000FFF55FF33;
defparam \regs~2086 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N18
cyclonev_lcell_comb \regs~3110 (
// Equation(s):
// \regs~3110_combout  = ( !\RB[1]~input_o  & ( (!\RB[0]~input_o  & (((\regs~66_q  & ((!\RB[2]~input_o )))))) # (\RB[0]~input_o  & ((((\RB[2]~input_o ))) # (\regs~98_q ))) ) ) # ( \RB[1]~input_o  & ( (!\RB[0]~input_o  & (((\regs~130_q  & ((!\RB[2]~input_o 
// )))))) # (\RB[0]~input_o  & ((((\RB[2]~input_o ) # (\regs~162_q ))))) ) )

	.dataa(!\RB[0]~input_o ),
	.datab(!\regs~98_q ),
	.datac(!\regs~130_q ),
	.datad(!\regs~162_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\RB[2]~input_o ),
	.datag(!\regs~66_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3110_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3110 .extended_lut = "on";
defparam \regs~3110 .lut_mask = 64'h1B1B0A5F55555555;
defparam \regs~3110 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N54
cyclonev_lcell_comb \regs~2082 (
// Equation(s):
// \regs~2082_combout  = ( !\RB[1]~input_o  & ( (!\RB[2]~input_o  & (\regs~3110_combout )) # (\RB[2]~input_o  & ((!\regs~3110_combout  & (\regs~194_q )) # (\regs~3110_combout  & (((\regs~226_q )))))) ) ) # ( \RB[1]~input_o  & ( (!\RB[2]~input_o  & 
// (\regs~3110_combout )) # (\RB[2]~input_o  & ((!\regs~3110_combout  & (\regs~258_q )) # (\regs~3110_combout  & (((\regs~290_q )))))) ) )

	.dataa(!\RB[2]~input_o ),
	.datab(!\regs~3110_combout ),
	.datac(!\regs~258_q ),
	.datad(!\regs~290_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~226_q ),
	.datag(!\regs~194_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2082_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2082 .extended_lut = "on";
defparam \regs~2082 .lut_mask = 64'h2626263737372637;
defparam \regs~2082 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y7_N6
cyclonev_lcell_comb \regs~3118 (
// Equation(s):
// \regs~3118_combout  = ( !\RB[1]~input_o  & ( (!\RB[2]~input_o  & ((!\RB[0]~input_o  & (\regs~578_q )) # (\RB[0]~input_o  & (((\regs~610_q )))))) # (\RB[2]~input_o  & (\RB[0]~input_o )) ) ) # ( \RB[1]~input_o  & ( (!\RB[2]~input_o  & ((!\RB[0]~input_o  & 
// (\regs~642_q )) # (\RB[0]~input_o  & (((\regs~674_q )))))) # (\RB[2]~input_o  & (\RB[0]~input_o )) ) )

	.dataa(!\RB[2]~input_o ),
	.datab(!\RB[0]~input_o ),
	.datac(!\regs~642_q ),
	.datad(!\regs~610_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~674_q ),
	.datag(!\regs~578_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3118_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3118 .extended_lut = "on";
defparam \regs~3118 .lut_mask = 64'h193B1919193B3B3B;
defparam \regs~3118 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y7_N42
cyclonev_lcell_comb \regs~2090 (
// Equation(s):
// \regs~2090_combout  = ( !\RB[1]~input_o  & ( (!\regs~3118_combout  & (((\regs~706_q  & ((\RB[2]~input_o )))))) # (\regs~3118_combout  & ((((!\RB[2]~input_o ))) # (\regs~738_q ))) ) ) # ( \RB[1]~input_o  & ( (!\regs~3118_combout  & (((\regs~770_q  & 
// ((\RB[2]~input_o )))))) # (\regs~3118_combout  & ((((!\RB[2]~input_o ) # (\regs~802_q ))))) ) )

	.dataa(!\regs~3118_combout ),
	.datab(!\regs~738_q ),
	.datac(!\regs~770_q ),
	.datad(!\regs~802_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\RB[2]~input_o ),
	.datag(!\regs~706_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2090_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2090 .extended_lut = "on";
defparam \regs~2090 .lut_mask = 64'h555555551B1B0A5F;
defparam \regs~2090 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N48
cyclonev_lcell_comb \regs~3122 (
// Equation(s):
// \regs~3122_combout  = ( !\RB[1]~input_o  & ( (!\RB[2]~input_o  & ((!\RB[0]~input_o  & (\regs~834_q )) # (\RB[0]~input_o  & (((\regs~866_q )))))) # (\RB[2]~input_o  & (\RB[0]~input_o )) ) ) # ( \RB[1]~input_o  & ( (!\RB[2]~input_o  & ((!\RB[0]~input_o  & 
// (\regs~898_q )) # (\RB[0]~input_o  & (((\regs~930_q )))))) # (\RB[2]~input_o  & (\RB[0]~input_o )) ) )

	.dataa(!\RB[2]~input_o ),
	.datab(!\RB[0]~input_o ),
	.datac(!\regs~898_q ),
	.datad(!\regs~866_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~930_q ),
	.datag(!\regs~834_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3122_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3122 .extended_lut = "on";
defparam \regs~3122 .lut_mask = 64'h193B1919193B3B3B;
defparam \regs~3122 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y3_N0
cyclonev_lcell_comb \regs~2094 (
// Equation(s):
// \regs~2094_combout  = ( !\RB[1]~input_o  & ( (!\regs~3122_combout  & (\RB[2]~input_o  & (\regs~962_q ))) # (\regs~3122_combout  & ((!\RB[2]~input_o ) # (((\regs~994_q ))))) ) ) # ( \RB[1]~input_o  & ( (!\regs~3122_combout  & (\RB[2]~input_o  & 
// (\regs~1026_q ))) # (\regs~3122_combout  & ((!\RB[2]~input_o ) # (((\regs~1058_q ))))) ) )

	.dataa(!\regs~3122_combout ),
	.datab(!\RB[2]~input_o ),
	.datac(!\regs~1026_q ),
	.datad(!\regs~1058_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~994_q ),
	.datag(!\regs~962_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2094_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2094 .extended_lut = "on";
defparam \regs~2094 .lut_mask = 64'h4646465757574657;
defparam \regs~2094 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y7_N48
cyclonev_lcell_comb \regs~2098 (
// Equation(s):
// \regs~2098_combout  = ( \regs~2090_combout  & ( \regs~2094_combout  & ( ((!\RB[3]~input_o  & ((\regs~2082_combout ))) # (\RB[3]~input_o  & (\regs~2086_combout ))) # (\RB[4]~input_o ) ) ) ) # ( !\regs~2090_combout  & ( \regs~2094_combout  & ( 
// (!\RB[3]~input_o  & (((!\RB[4]~input_o  & \regs~2082_combout )))) # (\RB[3]~input_o  & (((\RB[4]~input_o )) # (\regs~2086_combout ))) ) ) ) # ( \regs~2090_combout  & ( !\regs~2094_combout  & ( (!\RB[3]~input_o  & (((\regs~2082_combout ) # (\RB[4]~input_o 
// )))) # (\RB[3]~input_o  & (\regs~2086_combout  & (!\RB[4]~input_o ))) ) ) ) # ( !\regs~2090_combout  & ( !\regs~2094_combout  & ( (!\RB[4]~input_o  & ((!\RB[3]~input_o  & ((\regs~2082_combout ))) # (\RB[3]~input_o  & (\regs~2086_combout )))) ) ) )

	.dataa(!\RB[3]~input_o ),
	.datab(!\regs~2086_combout ),
	.datac(!\RB[4]~input_o ),
	.datad(!\regs~2082_combout ),
	.datae(!\regs~2090_combout ),
	.dataf(!\regs~2094_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2098_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2098 .extended_lut = "off";
defparam \regs~2098 .lut_mask = 64'h10B01ABA15B51FBF;
defparam \regs~2098 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N12
cyclonev_lcell_comb \regs~3138 (
// Equation(s):
// \regs~3138_combout  = ( !\RB[1]~input_o  & ( (!\RB[2]~input_o  & ((!\RB[0]~input_o  & (\regs~835_q )) # (\RB[0]~input_o  & (((\regs~867_q )))))) # (\RB[2]~input_o  & (\RB[0]~input_o )) ) ) # ( \RB[1]~input_o  & ( (!\RB[2]~input_o  & ((!\RB[0]~input_o  & 
// (\regs~899_q )) # (\RB[0]~input_o  & (((\regs~931_q )))))) # (\RB[2]~input_o  & (\RB[0]~input_o )) ) )

	.dataa(!\RB[2]~input_o ),
	.datab(!\RB[0]~input_o ),
	.datac(!\regs~899_q ),
	.datad(!\regs~867_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~931_q ),
	.datag(!\regs~835_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3138_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3138 .extended_lut = "on";
defparam \regs~3138 .lut_mask = 64'h193B1919193B3B3B;
defparam \regs~3138 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N45
cyclonev_lcell_comb \regs~2111 (
// Equation(s):
// \regs~2111_combout  = ( !\RB[1]~input_o  & ( (!\RB[2]~input_o  & (\regs~3138_combout )) # (\RB[2]~input_o  & ((!\regs~3138_combout  & (\regs~963_q )) # (\regs~3138_combout  & (((\regs~995_q )))))) ) ) # ( \RB[1]~input_o  & ( (!\RB[2]~input_o  & 
// (\regs~3138_combout )) # (\RB[2]~input_o  & ((!\regs~3138_combout  & (\regs~1027_q )) # (\regs~3138_combout  & (((\regs~1059_q )))))) ) )

	.dataa(!\RB[2]~input_o ),
	.datab(!\regs~3138_combout ),
	.datac(!\regs~1027_q ),
	.datad(!\regs~995_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~1059_q ),
	.datag(!\regs~963_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2111_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2111 .extended_lut = "on";
defparam \regs~2111 .lut_mask = 64'h2637262626373737;
defparam \regs~2111 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N54
cyclonev_lcell_comb \regs~3126 (
// Equation(s):
// \regs~3126_combout  = ( !\RB[1]~input_o  & ( (!\RB[0]~input_o  & (((\regs~67_q  & ((!\RB[2]~input_o )))))) # (\RB[0]~input_o  & ((((\RB[2]~input_o ))) # (\regs~99_q ))) ) ) # ( \RB[1]~input_o  & ( (!\RB[0]~input_o  & (((\regs~131_q  & ((!\RB[2]~input_o 
// )))))) # (\RB[0]~input_o  & ((((\RB[2]~input_o ) # (\regs~163_q ))))) ) )

	.dataa(!\RB[0]~input_o ),
	.datab(!\regs~99_q ),
	.datac(!\regs~131_q ),
	.datad(!\regs~163_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\RB[2]~input_o ),
	.datag(!\regs~67_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3126_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3126 .extended_lut = "on";
defparam \regs~3126 .lut_mask = 64'h1B1B0A5F55555555;
defparam \regs~3126 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N36
cyclonev_lcell_comb \regs~2099 (
// Equation(s):
// \regs~2099_combout  = ( !\RB[1]~input_o  & ( (!\RB[2]~input_o  & ((((\regs~3126_combout ))))) # (\RB[2]~input_o  & (((!\regs~3126_combout  & ((\regs~195_q ))) # (\regs~3126_combout  & (\regs~227_q ))))) ) ) # ( \RB[1]~input_o  & ( ((!\RB[2]~input_o  & 
// (((\regs~3126_combout )))) # (\RB[2]~input_o  & ((!\regs~3126_combout  & (\regs~259_q )) # (\regs~3126_combout  & ((\regs~291_q )))))) ) )

	.dataa(!\regs~227_q ),
	.datab(!\RB[2]~input_o ),
	.datac(!\regs~259_q ),
	.datad(!\regs~291_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~3126_combout ),
	.datag(!\regs~195_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2099_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2099 .extended_lut = "on";
defparam \regs~2099 .lut_mask = 64'h03030303DDDDCCFF;
defparam \regs~2099 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y7_N54
cyclonev_lcell_comb \regs~3130 (
// Equation(s):
// \regs~3130_combout  = ( !\RB[1]~input_o  & ( (!\RB[0]~input_o  & (!\RB[2]~input_o  & (\regs~323_q ))) # (\RB[0]~input_o  & ((((\regs~355_q ))) # (\RB[2]~input_o ))) ) ) # ( \RB[1]~input_o  & ( (!\RB[0]~input_o  & (!\RB[2]~input_o  & (\regs~387_q ))) # 
// (\RB[0]~input_o  & ((((\regs~419_q ))) # (\RB[2]~input_o ))) ) )

	.dataa(!\RB[0]~input_o ),
	.datab(!\RB[2]~input_o ),
	.datac(!\regs~387_q ),
	.datad(!\regs~419_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~355_q ),
	.datag(!\regs~323_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3130_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3130 .extended_lut = "on";
defparam \regs~3130 .lut_mask = 64'h1919195D5D5D195D;
defparam \regs~3130 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y6_N0
cyclonev_lcell_comb \regs~2103 (
// Equation(s):
// \regs~2103_combout  = ( !\RB[1]~input_o  & ( ((!\RB[2]~input_o  & (((\regs~3130_combout )))) # (\RB[2]~input_o  & ((!\regs~3130_combout  & (\regs~451_q )) # (\regs~3130_combout  & ((\regs~483_q )))))) ) ) # ( \RB[1]~input_o  & ( (!\RB[2]~input_o  & 
// ((((\regs~3130_combout ))))) # (\RB[2]~input_o  & ((!\regs~3130_combout  & (((\regs~515_q )))) # (\regs~3130_combout  & (\regs~547_q )))) ) )

	.dataa(!\regs~547_q ),
	.datab(!\RB[2]~input_o ),
	.datac(!\regs~515_q ),
	.datad(!\regs~3130_combout ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~483_q ),
	.datag(!\regs~451_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2103 .extended_lut = "on";
defparam \regs~2103 .lut_mask = 64'h03CC03DD03FF03DD;
defparam \regs~2103 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y6_N42
cyclonev_lcell_comb \regs~3134 (
// Equation(s):
// \regs~3134_combout  = ( !\RB[1]~input_o  & ( (!\RB[2]~input_o  & (((!\RB[0]~input_o  & (\regs~579_q )) # (\RB[0]~input_o  & ((\regs~611_q )))))) # (\RB[2]~input_o  & ((((\RB[0]~input_o ))))) ) ) # ( \RB[1]~input_o  & ( (!\RB[2]~input_o  & 
// (((!\RB[0]~input_o  & ((\regs~643_q ))) # (\RB[0]~input_o  & (\regs~675_q ))))) # (\RB[2]~input_o  & ((((\RB[0]~input_o ))))) ) )

	.dataa(!\RB[2]~input_o ),
	.datab(!\regs~675_q ),
	.datac(!\regs~643_q ),
	.datad(!\regs~611_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\RB[0]~input_o ),
	.datag(!\regs~579_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3134_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3134 .extended_lut = "on";
defparam \regs~3134 .lut_mask = 64'h0A0A0A0A55FF7777;
defparam \regs~3134 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y6_N30
cyclonev_lcell_comb \regs~2107 (
// Equation(s):
// \regs~2107_combout  = ( !\RB[1]~input_o  & ( (!\RB[2]~input_o  & ((((\regs~3134_combout ))))) # (\RB[2]~input_o  & ((!\regs~3134_combout  & (((\regs~707_q )))) # (\regs~3134_combout  & (\regs~739_q )))) ) ) # ( \RB[1]~input_o  & ( (!\RB[2]~input_o  & 
// ((((\regs~3134_combout ))))) # (\RB[2]~input_o  & (((!\regs~3134_combout  & (\regs~771_q )) # (\regs~3134_combout  & ((\regs~803_q )))))) ) )

	.dataa(!\RB[2]~input_o ),
	.datab(!\regs~739_q ),
	.datac(!\regs~771_q ),
	.datad(!\regs~3134_combout ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~803_q ),
	.datag(!\regs~707_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2107_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2107 .extended_lut = "on";
defparam \regs~2107 .lut_mask = 64'h05BB05AA05BB05FF;
defparam \regs~2107 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N30
cyclonev_lcell_comb \regs~2115 (
// Equation(s):
// \regs~2115_combout  = ( \RB[3]~input_o  & ( \regs~2107_combout  & ( (!\RB[4]~input_o  & ((\regs~2103_combout ))) # (\RB[4]~input_o  & (\regs~2111_combout )) ) ) ) # ( !\RB[3]~input_o  & ( \regs~2107_combout  & ( (\RB[4]~input_o ) # (\regs~2099_combout ) ) 
// ) ) # ( \RB[3]~input_o  & ( !\regs~2107_combout  & ( (!\RB[4]~input_o  & ((\regs~2103_combout ))) # (\RB[4]~input_o  & (\regs~2111_combout )) ) ) ) # ( !\RB[3]~input_o  & ( !\regs~2107_combout  & ( (\regs~2099_combout  & !\RB[4]~input_o ) ) ) )

	.dataa(!\regs~2111_combout ),
	.datab(!\regs~2099_combout ),
	.datac(!\RB[4]~input_o ),
	.datad(!\regs~2103_combout ),
	.datae(!\RB[3]~input_o ),
	.dataf(!\regs~2107_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2115_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2115 .extended_lut = "off";
defparam \regs~2115 .lut_mask = 64'h303005F53F3F05F5;
defparam \regs~2115 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N30
cyclonev_lcell_comb \regs~3142 (
// Equation(s):
// \regs~3142_combout  = ( !\RB[1]~input_o  & ( (!\RB[0]~input_o  & (!\RB[2]~input_o  & (\regs~68_q ))) # (\RB[0]~input_o  & ((((\regs~100_q ))) # (\RB[2]~input_o ))) ) ) # ( \RB[1]~input_o  & ( (!\RB[0]~input_o  & (!\RB[2]~input_o  & (\regs~132_q ))) # 
// (\RB[0]~input_o  & ((((\regs~164_q ))) # (\RB[2]~input_o ))) ) )

	.dataa(!\RB[0]~input_o ),
	.datab(!\RB[2]~input_o ),
	.datac(!\regs~132_q ),
	.datad(!\regs~100_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~164_q ),
	.datag(!\regs~68_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3142_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3142 .extended_lut = "on";
defparam \regs~3142 .lut_mask = 64'h195D1919195D5D5D;
defparam \regs~3142 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N6
cyclonev_lcell_comb \regs~2116 (
// Equation(s):
// \regs~2116_combout  = ( !\RB[1]~input_o  & ( ((!\RB[2]~input_o  & (((\regs~3142_combout )))) # (\RB[2]~input_o  & ((!\regs~3142_combout  & (\regs~196_q )) # (\regs~3142_combout  & ((\regs~228_q )))))) ) ) # ( \RB[1]~input_o  & ( (!\RB[2]~input_o  & 
// ((((\regs~3142_combout ))))) # (\RB[2]~input_o  & ((!\regs~3142_combout  & (((\regs~260_q )))) # (\regs~3142_combout  & (\regs~292_q )))) ) )

	.dataa(!\regs~292_q ),
	.datab(!\RB[2]~input_o ),
	.datac(!\regs~260_q ),
	.datad(!\regs~3142_combout ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~228_q ),
	.datag(!\regs~196_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2116_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2116 .extended_lut = "on";
defparam \regs~2116 .lut_mask = 64'h03CC03DD03FF03DD;
defparam \regs~2116 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N48
cyclonev_lcell_comb \regs~3154 (
// Equation(s):
// \regs~3154_combout  = ( !\RB[1]~input_o  & ( (!\RB[0]~input_o  & (!\RB[2]~input_o  & (\regs~836_q ))) # (\RB[0]~input_o  & ((((\regs~868_q ))) # (\RB[2]~input_o ))) ) ) # ( \RB[1]~input_o  & ( (!\RB[0]~input_o  & (!\RB[2]~input_o  & (\regs~900_q ))) # 
// (\RB[0]~input_o  & ((((\regs~932_q ))) # (\RB[2]~input_o ))) ) )

	.dataa(!\RB[0]~input_o ),
	.datab(!\RB[2]~input_o ),
	.datac(!\regs~900_q ),
	.datad(!\regs~868_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~932_q ),
	.datag(!\regs~836_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3154_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3154 .extended_lut = "on";
defparam \regs~3154 .lut_mask = 64'h195D1919195D5D5D;
defparam \regs~3154 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N42
cyclonev_lcell_comb \regs~2128 (
// Equation(s):
// \regs~2128_combout  = ( !\RB[1]~input_o  & ( (!\RB[2]~input_o  & ((((\regs~3154_combout ))))) # (\RB[2]~input_o  & (((!\regs~3154_combout  & ((\regs~964_q ))) # (\regs~3154_combout  & (\regs~996_q ))))) ) ) # ( \RB[1]~input_o  & ( ((!\RB[2]~input_o  & 
// (((\regs~3154_combout )))) # (\RB[2]~input_o  & ((!\regs~3154_combout  & (\regs~1028_q )) # (\regs~3154_combout  & ((\regs~1060_q )))))) ) )

	.dataa(!\regs~996_q ),
	.datab(!\RB[2]~input_o ),
	.datac(!\regs~1028_q ),
	.datad(!\regs~1060_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~3154_combout ),
	.datag(!\regs~964_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2128_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2128 .extended_lut = "on";
defparam \regs~2128 .lut_mask = 64'h03030303DDDDCCFF;
defparam \regs~2128 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y3_N0
cyclonev_lcell_comb \regs~3150 (
// Equation(s):
// \regs~3150_combout  = ( !\RB[1]~input_o  & ( (!\RB[2]~input_o  & (((!\RB[0]~input_o  & ((\regs~580_q ))) # (\RB[0]~input_o  & (\regs~612_q ))))) # (\RB[2]~input_o  & ((((\RB[0]~input_o ))))) ) ) # ( \RB[1]~input_o  & ( ((!\RB[2]~input_o  & 
// ((!\RB[0]~input_o  & (\regs~644_q )) # (\RB[0]~input_o  & ((\regs~676_q ))))) # (\RB[2]~input_o  & (((\RB[0]~input_o ))))) ) )

	.dataa(!\regs~612_q ),
	.datab(!\RB[2]~input_o ),
	.datac(!\regs~644_q ),
	.datad(!\regs~676_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\RB[0]~input_o ),
	.datag(!\regs~580_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3150_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3150 .extended_lut = "on";
defparam \regs~3150 .lut_mask = 64'h0C0C0C0C777733FF;
defparam \regs~3150 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N36
cyclonev_lcell_comb \regs~2124 (
// Equation(s):
// \regs~2124_combout  = ( !\RB[1]~input_o  & ( ((!\RB[2]~input_o  & (((\regs~3150_combout )))) # (\RB[2]~input_o  & ((!\regs~3150_combout  & (\regs~708_q )) # (\regs~3150_combout  & ((\regs~740_q )))))) ) ) # ( \RB[1]~input_o  & ( (!\RB[2]~input_o  & 
// ((((\regs~3150_combout ))))) # (\RB[2]~input_o  & ((!\regs~3150_combout  & (((\regs~772_q )))) # (\regs~3150_combout  & (\regs~804_q )))) ) )

	.dataa(!\regs~804_q ),
	.datab(!\RB[2]~input_o ),
	.datac(!\regs~772_q ),
	.datad(!\regs~3150_combout ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~740_q ),
	.datag(!\regs~708_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2124_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2124 .extended_lut = "on";
defparam \regs~2124 .lut_mask = 64'h03CC03DD03FF03DD;
defparam \regs~2124 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y7_N30
cyclonev_lcell_comb \regs~3146 (
// Equation(s):
// \regs~3146_combout  = ( !\RB[1]~input_o  & ( (!\RB[2]~input_o  & ((!\RB[0]~input_o  & (((\regs~324_q )))) # (\RB[0]~input_o  & (\regs~356_q )))) # (\RB[2]~input_o  & ((((\RB[0]~input_o ))))) ) ) # ( \RB[1]~input_o  & ( ((!\RB[2]~input_o  & 
// ((!\RB[0]~input_o  & (\regs~388_q )) # (\RB[0]~input_o  & ((\regs~420_q ))))) # (\RB[2]~input_o  & (((\RB[0]~input_o ))))) ) )

	.dataa(!\regs~356_q ),
	.datab(!\RB[2]~input_o ),
	.datac(!\regs~388_q ),
	.datad(!\RB[0]~input_o ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~420_q ),
	.datag(!\regs~324_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3146_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3146 .extended_lut = "on";
defparam \regs~3146 .lut_mask = 64'h0C770C330C770CFF;
defparam \regs~3146 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y6_N36
cyclonev_lcell_comb \regs~2120 (
// Equation(s):
// \regs~2120_combout  = ( !\RB[1]~input_o  & ( ((!\RB[2]~input_o  & (((\regs~3146_combout )))) # (\RB[2]~input_o  & ((!\regs~3146_combout  & (\regs~452_q )) # (\regs~3146_combout  & ((\regs~484_q )))))) ) ) # ( \RB[1]~input_o  & ( (!\RB[2]~input_o  & 
// ((((\regs~3146_combout ))))) # (\RB[2]~input_o  & ((!\regs~3146_combout  & (((\regs~516_q )))) # (\regs~3146_combout  & (\regs~548_q )))) ) )

	.dataa(!\regs~548_q ),
	.datab(!\RB[2]~input_o ),
	.datac(!\regs~516_q ),
	.datad(!\regs~3146_combout ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~484_q ),
	.datag(!\regs~452_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2120_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2120 .extended_lut = "on";
defparam \regs~2120 .lut_mask = 64'h03CC03DD03FF03DD;
defparam \regs~2120 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N48
cyclonev_lcell_comb \regs~2132 (
// Equation(s):
// \regs~2132_combout  = ( \regs~2124_combout  & ( \regs~2120_combout  & ( (!\RB[4]~input_o  & (((\RB[3]~input_o )) # (\regs~2116_combout ))) # (\RB[4]~input_o  & (((!\RB[3]~input_o ) # (\regs~2128_combout )))) ) ) ) # ( !\regs~2124_combout  & ( 
// \regs~2120_combout  & ( (!\RB[4]~input_o  & (((\RB[3]~input_o )) # (\regs~2116_combout ))) # (\RB[4]~input_o  & (((\RB[3]~input_o  & \regs~2128_combout )))) ) ) ) # ( \regs~2124_combout  & ( !\regs~2120_combout  & ( (!\RB[4]~input_o  & (\regs~2116_combout 
//  & (!\RB[3]~input_o ))) # (\RB[4]~input_o  & (((!\RB[3]~input_o ) # (\regs~2128_combout )))) ) ) ) # ( !\regs~2124_combout  & ( !\regs~2120_combout  & ( (!\RB[4]~input_o  & (\regs~2116_combout  & (!\RB[3]~input_o ))) # (\RB[4]~input_o  & (((\RB[3]~input_o 
//  & \regs~2128_combout )))) ) ) )

	.dataa(!\regs~2116_combout ),
	.datab(!\RB[4]~input_o ),
	.datac(!\RB[3]~input_o ),
	.datad(!\regs~2128_combout ),
	.datae(!\regs~2124_combout ),
	.dataf(!\regs~2120_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2132_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2132 .extended_lut = "off";
defparam \regs~2132 .lut_mask = 64'h404370734C4F7C7F;
defparam \regs~2132 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N24
cyclonev_lcell_comb \regs~3170 (
// Equation(s):
// \regs~3170_combout  = ( !\RB[1]~input_o  & ( (!\RB[0]~input_o  & (((\regs~837_q  & ((!\RB[2]~input_o )))))) # (\RB[0]~input_o  & ((((\RB[2]~input_o ))) # (\regs~869_q ))) ) ) # ( \RB[1]~input_o  & ( ((!\RB[0]~input_o  & (\regs~901_q  & ((!\RB[2]~input_o 
// )))) # (\RB[0]~input_o  & (((\RB[2]~input_o ) # (\regs~933_q ))))) ) )

	.dataa(!\regs~869_q ),
	.datab(!\RB[0]~input_o ),
	.datac(!\regs~901_q ),
	.datad(!\regs~933_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\RB[2]~input_o ),
	.datag(!\regs~837_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3170_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3170 .extended_lut = "on";
defparam \regs~3170 .lut_mask = 64'h1D1D0C3F33333333;
defparam \regs~3170 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y5_N18
cyclonev_lcell_comb \regs~2145 (
// Equation(s):
// \regs~2145_combout  = ( !\RB[1]~input_o  & ( ((!\regs~3170_combout  & (\regs~965_q  & ((\RB[2]~input_o )))) # (\regs~3170_combout  & (((!\RB[2]~input_o ) # (\regs~997_q ))))) ) ) # ( \RB[1]~input_o  & ( (!\regs~3170_combout  & (((\regs~1029_q  & 
// ((\RB[2]~input_o )))))) # (\regs~3170_combout  & ((((!\RB[2]~input_o ))) # (\regs~1061_q ))) ) )

	.dataa(!\regs~1061_q ),
	.datab(!\regs~3170_combout ),
	.datac(!\regs~1029_q ),
	.datad(!\regs~997_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\RB[2]~input_o ),
	.datag(!\regs~965_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2145_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2145 .extended_lut = "on";
defparam \regs~2145 .lut_mask = 64'h333333330C3F1D1D;
defparam \regs~2145 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y7_N12
cyclonev_lcell_comb \regs~3166 (
// Equation(s):
// \regs~3166_combout  = ( !\RB[1]~input_o  & ( ((!\RB[0]~input_o  & (\regs~581_q  & (!\RB[2]~input_o ))) # (\RB[0]~input_o  & (((\regs~613_q ) # (\RB[2]~input_o ))))) ) ) # ( \RB[1]~input_o  & ( (!\RB[0]~input_o  & (((\regs~645_q  & (!\RB[2]~input_o ))))) # 
// (\RB[0]~input_o  & ((((\RB[2]~input_o ))) # (\regs~677_q ))) ) )

	.dataa(!\regs~677_q ),
	.datab(!\RB[0]~input_o ),
	.datac(!\regs~645_q ),
	.datad(!\RB[2]~input_o ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~613_q ),
	.datag(!\regs~581_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3166_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3166 .extended_lut = "on";
defparam \regs~3166 .lut_mask = 64'h0C331D333F331D33;
defparam \regs~3166 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y7_N48
cyclonev_lcell_comb \regs~2141 (
// Equation(s):
// \regs~2141_combout  = ( !\RB[1]~input_o  & ( ((!\regs~3166_combout  & (((\regs~709_q  & \RB[2]~input_o )))) # (\regs~3166_combout  & (((!\RB[2]~input_o )) # (\regs~741_q )))) ) ) # ( \RB[1]~input_o  & ( ((!\regs~3166_combout  & (((\regs~773_q  & 
// \RB[2]~input_o )))) # (\regs~3166_combout  & (((!\RB[2]~input_o )) # (\regs~805_q )))) ) )

	.dataa(!\regs~805_q ),
	.datab(!\regs~741_q ),
	.datac(!\regs~773_q ),
	.datad(!\regs~3166_combout ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\RB[2]~input_o ),
	.datag(!\regs~709_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2141_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2141 .extended_lut = "on";
defparam \regs~2141 .lut_mask = 64'h00FF00FF0F330F55;
defparam \regs~2141 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y8_N24
cyclonev_lcell_comb \regs~3162 (
// Equation(s):
// \regs~3162_combout  = ( !\RB[1]~input_o  & ( (!\RB[0]~input_o  & (!\RB[2]~input_o  & (\regs~325_q ))) # (\RB[0]~input_o  & ((((\regs~357_q ))) # (\RB[2]~input_o ))) ) ) # ( \RB[1]~input_o  & ( (!\RB[0]~input_o  & (!\RB[2]~input_o  & (\regs~389_q ))) # 
// (\RB[0]~input_o  & ((((\regs~421_q ))) # (\RB[2]~input_o ))) ) )

	.dataa(!\RB[0]~input_o ),
	.datab(!\RB[2]~input_o ),
	.datac(!\regs~389_q ),
	.datad(!\regs~357_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~421_q ),
	.datag(!\regs~325_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3162_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3162 .extended_lut = "on";
defparam \regs~3162 .lut_mask = 64'h195D1919195D5D5D;
defparam \regs~3162 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y8_N6
cyclonev_lcell_comb \regs~2137 (
// Equation(s):
// \regs~2137_combout  = ( !\RB[1]~input_o  & ( ((!\RB[2]~input_o  & (((\regs~3162_combout )))) # (\RB[2]~input_o  & ((!\regs~3162_combout  & (\regs~453_q )) # (\regs~3162_combout  & ((\regs~485_q )))))) ) ) # ( \RB[1]~input_o  & ( (!\RB[2]~input_o  & 
// ((((\regs~3162_combout ))))) # (\RB[2]~input_o  & (((!\regs~3162_combout  & ((\regs~517_q ))) # (\regs~3162_combout  & (\regs~549_q ))))) ) )

	.dataa(!\regs~549_q ),
	.datab(!\RB[2]~input_o ),
	.datac(!\regs~517_q ),
	.datad(!\regs~485_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~3162_combout ),
	.datag(!\regs~453_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2137_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2137 .extended_lut = "on";
defparam \regs~2137 .lut_mask = 64'h03030303CCFFDDDD;
defparam \regs~2137 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y3_N30
cyclonev_lcell_comb \regs~3158 (
// Equation(s):
// \regs~3158_combout  = ( !\RB[1]~input_o  & ( ((!\RB[2]~input_o  & ((!\RB[0]~input_o  & (\regs~69_q )) # (\RB[0]~input_o  & ((\regs~101_q ))))) # (\RB[2]~input_o  & (((\RB[0]~input_o ))))) ) ) # ( \RB[1]~input_o  & ( (!\RB[2]~input_o  & ((!\RB[0]~input_o  
// & (((\regs~133_q )))) # (\RB[0]~input_o  & (\regs~165_q )))) # (\RB[2]~input_o  & ((((\RB[0]~input_o ))))) ) )

	.dataa(!\regs~165_q ),
	.datab(!\RB[2]~input_o ),
	.datac(!\regs~133_q ),
	.datad(!\RB[0]~input_o ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~101_q ),
	.datag(!\regs~69_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3158_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3158 .extended_lut = "on";
defparam \regs~3158 .lut_mask = 64'h0C330C770CFF0C77;
defparam \regs~3158 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N30
cyclonev_lcell_comb \regs~2133 (
// Equation(s):
// \regs~2133_combout  = ( !\RB[1]~input_o  & ( (!\RB[2]~input_o  & ((((\regs~3158_combout ))))) # (\RB[2]~input_o  & (((!\regs~3158_combout  & ((\regs~197_q ))) # (\regs~3158_combout  & (\regs~229_q ))))) ) ) # ( \RB[1]~input_o  & ( (!\RB[2]~input_o  & 
// ((((\regs~3158_combout ))))) # (\RB[2]~input_o  & (((!\regs~3158_combout  & (\regs~261_q )) # (\regs~3158_combout  & ((\regs~293_q )))))) ) )

	.dataa(!\RB[2]~input_o ),
	.datab(!\regs~229_q ),
	.datac(!\regs~261_q ),
	.datad(!\regs~293_q ),
	.datae(!\RB[1]~input_o ),
	.dataf(!\regs~3158_combout ),
	.datag(!\regs~197_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2133_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2133 .extended_lut = "on";
defparam \regs~2133 .lut_mask = 64'h05050505BBBBAAFF;
defparam \regs~2133 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y5_N45
cyclonev_lcell_comb \regs~2149 (
// Equation(s):
// \regs~2149_combout  = ( \RB[4]~input_o  & ( \regs~2133_combout  & ( (!\RB[3]~input_o  & ((\regs~2141_combout ))) # (\RB[3]~input_o  & (\regs~2145_combout )) ) ) ) # ( !\RB[4]~input_o  & ( \regs~2133_combout  & ( (!\RB[3]~input_o ) # (\regs~2137_combout ) 
// ) ) ) # ( \RB[4]~input_o  & ( !\regs~2133_combout  & ( (!\RB[3]~input_o  & ((\regs~2141_combout ))) # (\RB[3]~input_o  & (\regs~2145_combout )) ) ) ) # ( !\RB[4]~input_o  & ( !\regs~2133_combout  & ( (\RB[3]~input_o  & \regs~2137_combout ) ) ) )

	.dataa(!\regs~2145_combout ),
	.datab(!\regs~2141_combout ),
	.datac(!\RB[3]~input_o ),
	.datad(!\regs~2137_combout ),
	.datae(!\RB[4]~input_o ),
	.dataf(!\regs~2133_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2149_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2149 .extended_lut = "off";
defparam \regs~2149 .lut_mask = 64'h000F3535F0FF3535;
defparam \regs~2149 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y30_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
