Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/andre/Vivado/2025.1/Vivado/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_4_11 -L dist_mem_gen_v8_0_17 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_soc_behav xil_defaultlib.tb_soc xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by AMD, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9543] actual bit length 16 differs from formal bit length 8 for port 'i_data_to_store' [/home/andre/Documents/Processor/SOC_GR0040/SOC_GR0040_REFACTOR/SOC_GR0040_REFACTOR.srcs/sources_1/new/Datapath.v:209]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=8.0,C...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.ctrl_enc
Compiling module xil_defaultlib.ctrl_dec
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.pario
Compiling module xil_defaultlib.uart_tx(SBUF_TX=16'b010010000000...
Compiling module xil_defaultlib.uart_rx
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.i2c_master
Compiling module dist_mem_gen_v8_0_17.dist_mem_gen_v8_0_17(C_FAMILY="z...
Compiling module xil_defaultlib.regfile16x16
Compiling module xil_defaultlib.addsub
Compiling module xil_defaultlib.ALU
Compiling module blk_mem_gen_v8_4_11.blk_mem_gen_v8_4_11_output_stage...
Compiling module blk_mem_gen_v8_4_11.blk_mem_gen_v8_4_11_output_stage...
Compiling module blk_mem_gen_v8_4_11.blk_mem_gen_v8_4_11_softecc_outp...
Compiling module blk_mem_gen_v8_4_11.blk_mem_gen_v8_4_11_mem_module(C...
Compiling module blk_mem_gen_v8_4_11.blk_mem_gen_v8_4_11(C_FAMILY="zy...
Compiling module xil_defaultlib.ROM_8_512_H
Compiling module blk_mem_gen_v8_4_11.blk_mem_gen_v8_4_11_mem_module(C...
Compiling module blk_mem_gen_v8_4_11.blk_mem_gen_v8_4_11(C_FAMILY="zy...
Compiling module xil_defaultlib.ROM_8_512_L
Compiling module blk_mem_gen_v8_4_11.blk_mem_gen_v8_4_11_mem_module(C...
Compiling module blk_mem_gen_v8_4_11.blk_mem_gen_v8_4_11(C_FAMILY="zy...
Compiling module xil_defaultlib.BRAM_8_512_H
Compiling module blk_mem_gen_v8_4_11.blk_mem_gen_v8_4_11_mem_module(C...
Compiling module blk_mem_gen_v8_4_11.blk_mem_gen_v8_4_11(C_FAMILY="zy...
Compiling module xil_defaultlib.BRAM_8_512_L
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.SoC
Compiling module xil_defaultlib.tb_soc
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_soc_behav
