`include "FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v"
`include "FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v"
`include "FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v"
`include "FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v"
`include "FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v"
`include "FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v"
`include "FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v"
`include "FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v"
`include "FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v"