#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Oct 28 16:49:32 2018
# Process ID: 10496
# Current directory: D:/git/0/project_3_port/project_3_port.runs/synth_1
# Command line: vivado.exe -log PortController.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source PortController.tcl
# Log file: D:/git/0/project_3_port/project_3_port.runs/synth_1/PortController.vds
# Journal file: D:/git/0/project_3_port/project_3_port.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source PortController.tcl -notrace
Command: synth_design -top PortController -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 22084 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 357.766 ; gain = 99.766
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'PortController' [D:/git/0/project_3_port/project_3_port.srcs/sources_1/new/PortController.vhd:53]
INFO: [Synth 8-3491] module 'WriteStateMachine' declared at 'D:/git/0/project_3_port/project_3_port.srcs/sources_1/new/WriteStateMachine.vhd:34' bound to instance 'my_write_state_machine' of component 'WriteStateMachine' [D:/git/0/project_3_port/project_3_port.srcs/sources_1/new/PortController.vhd:96]
INFO: [Synth 8-638] synthesizing module 'WriteStateMachine' [D:/git/0/project_3_port/project_3_port.srcs/sources_1/new/WriteStateMachine.vhd:46]
WARNING: [Synth 8-614] signal 'rst_state' is read in the process but is not in the sensitivity list [D:/git/0/project_3_port/project_3_port.srcs/sources_1/new/WriteStateMachine.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'WriteStateMachine' (1#1) [D:/git/0/project_3_port/project_3_port.srcs/sources_1/new/WriteStateMachine.vhd:46]
INFO: [Synth 8-3491] module 'readPort' declared at 'D:/git/0/project_3_port/project_3_port.srcs/sources_1/new/readPort.vhd:34' bound to instance 'read_state_machine' of component 'readPort' [D:/git/0/project_3_port/project_3_port.srcs/sources_1/new/PortController.vhd:108]
INFO: [Synth 8-638] synthesizing module 'readPort' [D:/git/0/project_3_port/project_3_port.srcs/sources_1/new/readPort.vhd:46]
WARNING: [Synth 8-614] signal 'data_ready' is read in the process but is not in the sensitivity list [D:/git/0/project_3_port/project_3_port.srcs/sources_1/new/readPort.vhd:85]
WARNING: [Synth 8-614] signal 'input' is read in the process but is not in the sensitivity list [D:/git/0/project_3_port/project_3_port.srcs/sources_1/new/readPort.vhd:85]
INFO: [Synth 8-256] done synthesizing module 'readPort' (2#1) [D:/git/0/project_3_port/project_3_port.srcs/sources_1/new/readPort.vhd:46]
WARNING: [Synth 8-614] signal 'rst_state' is read in the process but is not in the sensitivity list [D:/git/0/project_3_port/project_3_port.srcs/sources_1/new/PortController.vhd:120]
WARNING: [Synth 8-614] signal 'read_rdn' is read in the process but is not in the sensitivity list [D:/git/0/project_3_port/project_3_port.srcs/sources_1/new/PortController.vhd:155]
WARNING: [Synth 8-3848] Net rst_n in module/entity PortController does not have driver. [D:/git/0/project_3_port/project_3_port.srcs/sources_1/new/PortController.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'PortController' (3#1) [D:/git/0/project_3_port/project_3_port.srcs/sources_1/new/PortController.vhd:53]
WARNING: [Synth 8-3917] design PortController has port Ram1OE driven by constant 1
WARNING: [Synth 8-3917] design PortController has port Ram1WE driven by constant 1
WARNING: [Synth 8-3917] design PortController has port Ram1EN driven by constant 1
WARNING: [Synth 8-3331] design PortController has unconnected port rst
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 412.098 ; gain = 154.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 412.098 ; gain = 154.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 412.098 ; gain = 154.098
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'WriteStateMachine'
INFO: [Synth 8-5544] ROM "output_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wrn" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'readPort'
INFO: [Synth 8-5544] ROM "output" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "output_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'PortController'
INFO: [Synth 8-5544] ROM "write_rst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "output_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Ram1Data_reg0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              initialize |                              000 |                              000
               setoutput |                              001 |                              001
                  setwrn |                              010 |                              010
                waittbre |                              011 |                              011
                waittsre |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'WriteStateMachine'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     ini |                              000 |                              000
                   cache |                              001 |                              001
                     set |                              010 |                              010
                    test |                              011 |                              011
                    show |                              100 |                              100
                  finish |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'readPort'
WARNING: [Synth 8-327] inferring latch for variable 'output_reg' [D:/git/0/project_3_port/project_3_port.srcs/sources_1/new/readPort.vhd:109]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   reset |                              001 |                               00
                    read |                              010 |                               01
                   write |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'PortController'
WARNING: [Synth 8-327] inferring latch for variable 'read_rst_reg' [D:/git/0/project_3_port/project_3_port.srcs/sources_1/new/PortController.vhd:109]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 412.098 ; gain = 154.098
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 6     
	   6 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module PortController 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module WriteStateMachine 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
Module readPort 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design PortController has port Ram1OE driven by constant 1
WARNING: [Synth 8-3917] design PortController has port Ram1WE driven by constant 1
WARNING: [Synth 8-3917] design PortController has port Ram1EN driven by constant 1
WARNING: [Synth 8-3331] design PortController has unconnected port rst
INFO: [Synth 8-3333] propagating constant 1 across sequential element (read_rst_reg)
WARNING: [Synth 8-3332] Sequential element (read_rst_reg) is unused and will be removed from module PortController.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 551.844 ; gain = 293.844
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 551.844 ; gain = 293.844
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 551.844 ; gain = 293.844
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 551.844 ; gain = 293.844
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 551.844 ; gain = 293.844
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 551.844 ; gain = 293.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 551.844 ; gain = 293.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 551.844 ; gain = 293.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 551.844 ; gain = 293.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT1  |     1|
|3     |LUT2  |     6|
|4     |LUT3  |     2|
|5     |LUT4  |     4|
|6     |LUT5  |     3|
|7     |LUT6  |     2|
|8     |FDCE  |     8|
|9     |FDPE  |     1|
|10    |LD    |     8|
|11    |IBUF  |    13|
|12    |IOBUF |     8|
|13    |OBUF  |    15|
+------+------+------+

Report Instance Areas: 
+------+-------------------------+------------------+------+
|      |Instance                 |Module            |Cells |
+------+-------------------------+------------------+------+
|1     |top                      |                  |    72|
|2     |  my_write_state_machine |WriteStateMachine |     9|
|3     |  read_state_machine     |readPort          |    19|
+------+-------------------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 551.844 ; gain = 293.844
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 17 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 551.844 ; gain = 293.844
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 551.844 ; gain = 293.844
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 29 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 8 instances
  LD => LDCE: 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 651.176 ; gain = 406.000
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/git/0/project_3_port/project_3_port.runs/synth_1/PortController.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file PortController_utilization_synth.rpt -pb PortController_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.084 . Memory (MB): peak = 651.176 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Oct 28 16:49:57 2018...
