Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Nov  9 09:31:04 2023
| Host         : DippeePrime running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file testOfCalibration_timing_summary_routed.rpt -pb testOfCalibration_timing_summary_routed.pb -rpx testOfCalibration_timing_summary_routed.rpx -warn_on_violation
| Design       : testOfCalibration
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  68          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (68)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (158)
5. checking no_input_delay (1)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (68)
-------------------------
 There are 68 register/latch pins with no clock driven by root clock pin: CLK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (158)
--------------------------------------------------
 There are 158 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  163          inf        0.000                      0                  163           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           163 Endpoints
Min Delay           163 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pwmCalibration/finish_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            finish
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.116ns  (logic 3.980ns (55.926%)  route 3.136ns (44.074%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y70          FDRE                         0.000     0.000 r  pwmCalibration/finish_reg/C
    SLICE_X3Y70          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  pwmCalibration/finish_reg/Q
                         net (fo=9, routed)           3.136     3.592    finish_OBUF
    G19                  OBUF (Prop_obuf_I_O)         3.524     7.116 r  finish_OBUF_inst/O
                         net (fo=0)                   0.000     7.116    finish
    G19                                                               r  finish (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwmModule1/PWM_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PWM[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.721ns  (logic 3.985ns (59.292%)  route 2.736ns (40.708%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y72          FDRE                         0.000     0.000 r  pwmModule1/PWM_reg[3]/C
    SLICE_X3Y72          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  pwmModule1/PWM_reg[3]/Q
                         net (fo=1, routed)           2.736     3.192    PWM_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.529     6.721 r  PWM_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.721    PWM[3]
    G17                                                               r  PWM[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwmModule1/PWM_reg[3]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE)
  Destination:            PWM[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.357ns  (logic 3.968ns (62.410%)  route 2.390ns (37.590%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE                         0.000     0.000 r  pwmModule1/PWM_reg[3]_lopt_replica_2/C
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  pwmModule1/PWM_reg[3]_lopt_replica_2/Q
                         net (fo=1, routed)           2.390     2.846    lopt_1
    A16                  OBUF (Prop_obuf_I_O)         3.512     6.357 r  PWM_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.357    PWM[1]
    A16                                                               r  PWM[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwmModule1/sclCount_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwmModule1/PWM_reg[3]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.753ns  (logic 1.473ns (25.602%)  route 4.280ns (74.398%))
  Logic Levels:           5  (CARRY4=2 FDRE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          FDRE                         0.000     0.000 r  pwmModule1/sclCount_reg[2]/C
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  pwmModule1/sclCount_reg[2]/Q
                         net (fo=7, routed)           1.135     1.613    pwmModule1/sclCount_reg[2]
    SLICE_X2Y71          LUT5 (Prop_lut5_I3_O)        0.295     1.908 r  pwmModule1/sclCount[4]_i_1/O
                         net (fo=3, routed)           0.847     2.756    pwmModule1/D[0]
    SLICE_X3Y71          LUT4 (Prop_lut4_I2_O)        0.124     2.880 r  pwmModule1/PWM0_carry_i_6/O
                         net (fo=1, routed)           0.000     2.880    pwmModule1/PWM0_carry_i_6_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.278 r  pwmModule1/PWM0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.278    pwmModule1/PWM0_carry_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     3.456 r  pwmModule1/PWM0_carry__0/CO[1]
                         net (fo=4, routed)           2.298     5.753    pwmModule1/PWM0
    SLICE_X64Y85         FDRE                                         r  pwmModule1/PWM_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwmModule1/PWM_reg[3]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE)
  Destination:            PWM[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.694ns  (logic 4.021ns (70.619%)  route 1.673ns (29.381%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDRE                         0.000     0.000 r  pwmModule1/PWM_reg[3]_lopt_replica_3/C
    SLICE_X64Y83         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  pwmModule1/PWM_reg[3]_lopt_replica_3/Q
                         net (fo=1, routed)           1.673     2.191    lopt_2
    L3                   OBUF (Prop_obuf_I_O)         3.503     5.694 r  PWM_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.694    PWM[2]
    L3                                                                r  PWM[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwmModule1/PWM_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            PWM[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.694ns  (logic 4.028ns (70.752%)  route 1.665ns (29.248%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDRE                         0.000     0.000 r  pwmModule1/PWM_reg[3]_lopt_replica/C
    SLICE_X64Y85         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  pwmModule1/PWM_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.665     2.183    lopt
    K3                   OBUF (Prop_obuf_I_O)         3.510     5.694 r  PWM_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.694    PWM[0]
    K3                                                                r  PWM[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwmModule1/sclCount_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwmModule1/PWM_reg[3]_lopt_replica_3/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.601ns  (logic 1.473ns (26.297%)  route 4.128ns (73.703%))
  Logic Levels:           5  (CARRY4=2 FDRE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          FDRE                         0.000     0.000 r  pwmModule1/sclCount_reg[2]/C
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  pwmModule1/sclCount_reg[2]/Q
                         net (fo=7, routed)           1.135     1.613    pwmModule1/sclCount_reg[2]
    SLICE_X2Y71          LUT5 (Prop_lut5_I3_O)        0.295     1.908 r  pwmModule1/sclCount[4]_i_1/O
                         net (fo=3, routed)           0.847     2.756    pwmModule1/D[0]
    SLICE_X3Y71          LUT4 (Prop_lut4_I2_O)        0.124     2.880 r  pwmModule1/PWM0_carry_i_6/O
                         net (fo=1, routed)           0.000     2.880    pwmModule1/PWM0_carry_i_6_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.278 r  pwmModule1/PWM0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.278    pwmModule1/PWM0_carry_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     3.456 r  pwmModule1/PWM0_carry__0/CO[1]
                         net (fo=4, routed)           2.146     5.601    pwmModule1/PWM0
    SLICE_X64Y83         FDRE                                         r  pwmModule1/PWM_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwmModule1/sclCount_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwmModule1/PWM_reg[3]_lopt_replica_2/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.134ns  (logic 1.473ns (28.693%)  route 3.661ns (71.307%))
  Logic Levels:           5  (CARRY4=2 FDRE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          FDRE                         0.000     0.000 r  pwmModule1/sclCount_reg[2]/C
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  pwmModule1/sclCount_reg[2]/Q
                         net (fo=7, routed)           1.135     1.613    pwmModule1/sclCount_reg[2]
    SLICE_X2Y71          LUT5 (Prop_lut5_I3_O)        0.295     1.908 r  pwmModule1/sclCount[4]_i_1/O
                         net (fo=3, routed)           0.847     2.756    pwmModule1/D[0]
    SLICE_X3Y71          LUT4 (Prop_lut4_I2_O)        0.124     2.880 r  pwmModule1/PWM0_carry_i_6/O
                         net (fo=1, routed)           0.000     2.880    pwmModule1/PWM0_carry_i_6_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.278 r  pwmModule1/PWM0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.278    pwmModule1/PWM0_carry_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     3.456 r  pwmModule1/PWM0_carry__0/CO[1]
                         net (fo=4, routed)           1.678     5.134    pwmModule1/PWM0
    SLICE_X0Y101         FDRE                                         r  pwmModule1/PWM_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwmCalibration/pwmCreate_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwmCalibration/rise_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.608ns  (logic 1.694ns (36.761%)  route 2.914ns (63.239%))
  Logic Levels:           6  (CARRY4=2 FDRE=1 LUT3=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE                         0.000     0.000 r  pwmCalibration/pwmCreate_reg[3]/C
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  pwmCalibration/pwmCreate_reg[3]/Q
                         net (fo=2, routed)           0.860     1.316    pwmCalibration/pwmCreate_reg_n_0_[3]
    SLICE_X1Y65          LUT4 (Prop_lut4_I0_O)        0.124     1.440 r  pwmCalibration/output[7]_i_4/O
                         net (fo=3, routed)           1.035     2.474    pwmCalibration/output[7]_i_4_n_0
    SLICE_X1Y67          LUT6 (Prop_lut6_I0_O)        0.124     2.598 r  pwmCalibration/pwmCreate[11]_i_3/O
                         net (fo=2, routed)           1.020     3.618    pwmCalibration/pwmCreate[11]_i_3_n_0
    SLICE_X4Y70          LUT3 (Prop_lut3_I2_O)        0.124     3.742 r  pwmCalibration/rise[4]_i_6/O
                         net (fo=1, routed)           0.000     3.742    pwmCalibration/rise[4]_i_6_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.274 r  pwmCalibration/rise_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.274    pwmCalibration/rise_reg[4]_i_1_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.608 r  pwmCalibration/rise_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.608    pwmCalibration/rise_reg[7]_i_1_n_6
    SLICE_X4Y71          FDRE                                         r  pwmCalibration/rise_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwmCalibration/pwmCreate_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwmCalibration/rise_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.513ns  (logic 1.599ns (35.430%)  route 2.914ns (64.570%))
  Logic Levels:           6  (CARRY4=2 FDRE=1 LUT3=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE                         0.000     0.000 r  pwmCalibration/pwmCreate_reg[3]/C
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  pwmCalibration/pwmCreate_reg[3]/Q
                         net (fo=2, routed)           0.860     1.316    pwmCalibration/pwmCreate_reg_n_0_[3]
    SLICE_X1Y65          LUT4 (Prop_lut4_I0_O)        0.124     1.440 r  pwmCalibration/output[7]_i_4/O
                         net (fo=3, routed)           1.035     2.474    pwmCalibration/output[7]_i_4_n_0
    SLICE_X1Y67          LUT6 (Prop_lut6_I0_O)        0.124     2.598 r  pwmCalibration/pwmCreate[11]_i_3/O
                         net (fo=2, routed)           1.020     3.618    pwmCalibration/pwmCreate[11]_i_3_n_0
    SLICE_X4Y70          LUT3 (Prop_lut3_I2_O)        0.124     3.742 r  pwmCalibration/rise[4]_i_6/O
                         net (fo=1, routed)           0.000     3.742    pwmCalibration/rise[4]_i_6_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.274 r  pwmCalibration/rise_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.274    pwmCalibration/rise_reg[4]_i_1_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.513 r  pwmCalibration/rise_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.513    pwmCalibration/rise_reg[7]_i_1_n_5
    SLICE_X4Y71          FDRE                                         r  pwmCalibration/rise_reg[7]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pwmCalibration/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwmCalibration/count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.186ns (74.444%)  route 0.064ns (25.556%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y69          FDRE                         0.000     0.000 r  pwmCalibration/count_reg[0]/C
    SLICE_X4Y69          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pwmCalibration/count_reg[0]/Q
                         net (fo=7, routed)           0.064     0.205    pwmCalibration/count_reg_n_0_[0]
    SLICE_X5Y69          LUT6 (Prop_lut6_I3_O)        0.045     0.250 r  pwmCalibration/count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.250    pwmCalibration/count[4]
    SLICE_X5Y69          FDRE                                         r  pwmCalibration/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwmModule1/count_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwmModule1/count_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.227ns (75.183%)  route 0.075ns (24.817%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y72          FDRE                         0.000     0.000 r  pwmModule1/count_reg[7]/C
    SLICE_X4Y72          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  pwmModule1/count_reg[7]/Q
                         net (fo=5, routed)           0.075     0.203    pwmModule1/count[7]
    SLICE_X4Y72          LUT6 (Prop_lut6_I0_O)        0.099     0.302 r  pwmModule1/count[8]_i_1__0/O
                         net (fo=1, routed)           0.000     0.302    pwmModule1/plusOp[8]
    SLICE_X4Y72          FDRE                                         r  pwmModule1/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwmModule1/count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwmModule1/count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.227ns (73.156%)  route 0.083ns (26.844%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE                         0.000     0.000 r  pwmModule1/count_reg[3]/C
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  pwmModule1/count_reg[3]/Q
                         net (fo=5, routed)           0.083     0.211    pwmModule1/count[3]
    SLICE_X3Y73          LUT6 (Prop_lut6_I4_O)        0.099     0.310 r  pwmModule1/count[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.310    pwmModule1/plusOp[5]
    SLICE_X3Y73          FDRE                                         r  pwmModule1/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwmCalibration/count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwmCalibration/count_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.227ns (73.093%)  route 0.084ns (26.907%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y70          FDRE                         0.000     0.000 r  pwmCalibration/count_reg[6]/C
    SLICE_X5Y70          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  pwmCalibration/count_reg[6]/Q
                         net (fo=4, routed)           0.084     0.212    pwmCalibration/count_reg_n_0_[6]
    SLICE_X5Y70          LUT6 (Prop_lut6_I3_O)        0.099     0.311 r  pwmCalibration/count[7]_i_1/O
                         net (fo=1, routed)           0.000     0.311    pwmCalibration/count[7]
    SLICE_X5Y70          FDRE                                         r  pwmCalibration/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwmCalibration/rise_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwmCalibration/output_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.141ns (43.687%)  route 0.182ns (56.313%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y70          FDRE                         0.000     0.000 r  pwmCalibration/rise_reg[3]/C
    SLICE_X4Y70          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pwmCalibration/rise_reg[3]/Q
                         net (fo=7, routed)           0.182     0.323    pwmCalibration/rise_reg[3]
    SLICE_X2Y70          FDRE                                         r  pwmCalibration/output_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwmCalibration/finish_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwmCalibration/state_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.186ns (57.500%)  route 0.137ns (42.500%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y70          FDRE                         0.000     0.000 r  pwmCalibration/finish_reg/C
    SLICE_X3Y70          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  pwmCalibration/finish_reg/Q
                         net (fo=9, routed)           0.137     0.278    pwmCalibration/finish_OBUF
    SLICE_X3Y70          LUT6 (Prop_lut6_I3_O)        0.045     0.323 r  pwmCalibration/state_i_1/O
                         net (fo=1, routed)           0.000     0.323    pwmCalibration/state_i_1_n_0
    SLICE_X3Y70          FDRE                                         r  pwmCalibration/state_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwmModule1/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwmModule1/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.209ns (64.219%)  route 0.116ns (35.781%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y73          FDRE                         0.000     0.000 r  pwmModule1/count_reg[0]/C
    SLICE_X2Y73          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  pwmModule1/count_reg[0]/Q
                         net (fo=8, routed)           0.116     0.280    pwmModule1/count[0]
    SLICE_X3Y73          LUT3 (Prop_lut3_I1_O)        0.045     0.325 r  pwmModule1/count[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.325    pwmModule1/plusOp[2]
    SLICE_X3Y73          FDRE                                         r  pwmModule1/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwmModule1/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwmModule1/count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.328ns  (logic 0.212ns (64.546%)  route 0.116ns (35.454%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y73          FDRE                         0.000     0.000 r  pwmModule1/count_reg[0]/C
    SLICE_X2Y73          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  pwmModule1/count_reg[0]/Q
                         net (fo=8, routed)           0.116     0.280    pwmModule1/count[0]
    SLICE_X3Y73          LUT4 (Prop_lut4_I1_O)        0.048     0.328 r  pwmModule1/count[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.328    pwmModule1/plusOp[3]
    SLICE_X3Y73          FDRE                                         r  pwmModule1/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwmCalibration/pwmCreate_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwmCalibration/pwmCreate_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.186ns (56.102%)  route 0.146ns (43.898%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDRE                         0.000     0.000 r  pwmCalibration/pwmCreate_reg[0]/C
    SLICE_X1Y67          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pwmCalibration/pwmCreate_reg[0]/Q
                         net (fo=4, routed)           0.146     0.287    pwmCalibration/pwmCreate_reg_n_0_[0]
    SLICE_X1Y67          LUT5 (Prop_lut5_I2_O)        0.045     0.332 r  pwmCalibration/pwmCreate[0]_i_1/O
                         net (fo=1, routed)           0.000     0.332    pwmCalibration/pwmCreate[0]_i_1_n_0
    SLICE_X1Y67          FDRE                                         r  pwmCalibration/pwmCreate_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwmCalibration/rise_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwmCalibration/finish_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.186ns (55.769%)  route 0.148ns (44.231%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y70          FDRE                         0.000     0.000 r  pwmCalibration/rise_reg[2]/C
    SLICE_X4Y70          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  pwmCalibration/rise_reg[2]/Q
                         net (fo=7, routed)           0.148     0.289    pwmCalibration/rise_reg[2]
    SLICE_X3Y70          LUT6 (Prop_lut6_I3_O)        0.045     0.334 r  pwmCalibration/finish_i_1/O
                         net (fo=1, routed)           0.000     0.334    pwmCalibration/finish_i_1_n_0
    SLICE_X3Y70          FDRE                                         r  pwmCalibration/finish_reg/D
  -------------------------------------------------------------------    -------------------





