<!DOCTYPE html>
<html>
  <head>
    <meta charset="UTF-8" />
    <link rel="stylesheet" type="text/css" href="../../../../../code.css">
  </head>
  <body>
    third_party/cores/swerv/design/ifu/ifu.sv
    <table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><a href="#l-1">  1</a>
<a href="#l-2">  2</a>
<a href="#l-3">  3</a>
<a href="#l-4">  4</a>
<a href="#l-5">  5</a>
<a href="#l-6">  6</a>
<a href="#l-7">  7</a>
<a href="#l-8">  8</a>
<a href="#l-9">  9</a>
<a href="#l-10"> 10</a>
<a href="#l-11"> 11</a>
<a href="#l-12"> 12</a>
<a href="#l-13"> 13</a>
<a href="#l-14"> 14</a>
<a href="#l-15"> 15</a>
<a href="#l-16"> 16</a>
<a href="#l-17"> 17</a>
<a href="#l-18"> 18</a>
<a href="#l-19"> 19</a>
<a href="#l-20"> 20</a>
<a href="#l-21"> 21</a>
<a href="#l-22"> 22</a>
<a href="#l-23"> 23</a>
<a href="#l-24"> 24</a>
<a href="#l-25"> 25</a>
<a href="#l-26"> 26</a>
<a href="#l-27"> 27</a>
<a href="#l-28"> 28</a>
<a href="#l-29"> 29</a>
<a href="#l-30"> 30</a>
<a href="#l-31"> 31</a>
<a href="#l-32"> 32</a>
<a href="#l-33"> 33</a>
<a href="#l-34"> 34</a>
<a href="#l-35"> 35</a>
<a href="#l-36"> 36</a>
<a href="#l-37"> 37</a>
<a href="#l-38"> 38</a>
<a href="#l-39"> 39</a>
<a href="#l-40"> 40</a>
<a href="#l-41"> 41</a>
<a href="#l-42"> 42</a>
<a href="#l-43"> 43</a>
<a href="#l-44"> 44</a>
<a href="#l-45"> 45</a>
<a href="#l-46"> 46</a>
<a href="#l-47"> 47</a>
<a href="#l-48"> 48</a>
<a href="#l-49"> 49</a>
<a href="#l-50"> 50</a>
<a href="#l-51"> 51</a>
<a href="#l-52"> 52</a>
<a href="#l-53"> 53</a>
<a href="#l-54"> 54</a>
<a href="#l-55"> 55</a>
<a href="#l-56"> 56</a>
<a href="#l-57"> 57</a>
<a href="#l-58"> 58</a>
<a href="#l-59"> 59</a>
<a href="#l-60"> 60</a>
<a href="#l-61"> 61</a>
<a href="#l-62"> 62</a>
<a href="#l-63"> 63</a>
<a href="#l-64"> 64</a>
<a href="#l-65"> 65</a>
<a href="#l-66"> 66</a>
<a href="#l-67"> 67</a>
<a href="#l-68"> 68</a>
<a href="#l-69"> 69</a>
<a href="#l-70"> 70</a>
<a href="#l-71"> 71</a>
<a href="#l-72"> 72</a>
<a href="#l-73"> 73</a>
<a href="#l-74"> 74</a>
<a href="#l-75"> 75</a>
<a href="#l-76"> 76</a>
<a href="#l-77"> 77</a>
<a href="#l-78"> 78</a>
<a href="#l-79"> 79</a>
<a href="#l-80"> 80</a>
<a href="#l-81"> 81</a>
<a href="#l-82"> 82</a>
<a href="#l-83"> 83</a>
<a href="#l-84"> 84</a>
<a href="#l-85"> 85</a>
<a href="#l-86"> 86</a>
<a href="#l-87"> 87</a>
<a href="#l-88"> 88</a>
<a href="#l-89"> 89</a>
<a href="#l-90"> 90</a>
<a href="#l-91"> 91</a>
<a href="#l-92"> 92</a>
<a href="#l-93"> 93</a>
<a href="#l-94"> 94</a>
<a href="#l-95"> 95</a>
<a href="#l-96"> 96</a>
<a href="#l-97"> 97</a>
<a href="#l-98"> 98</a>
<a href="#l-99"> 99</a>
<a href="#l-100">100</a>
<a href="#l-101">101</a>
<a href="#l-102">102</a>
<a href="#l-103">103</a>
<a href="#l-104">104</a>
<a href="#l-105">105</a>
<a href="#l-106">106</a>
<a href="#l-107">107</a>
<a href="#l-108">108</a>
<a href="#l-109">109</a>
<a href="#l-110">110</a>
<a href="#l-111">111</a>
<a href="#l-112">112</a>
<a href="#l-113">113</a>
<a href="#l-114">114</a>
<a href="#l-115">115</a>
<a href="#l-116">116</a>
<a href="#l-117">117</a>
<a href="#l-118">118</a>
<a href="#l-119">119</a>
<a href="#l-120">120</a>
<a href="#l-121">121</a>
<a href="#l-122">122</a>
<a href="#l-123">123</a>
<a href="#l-124">124</a>
<a href="#l-125">125</a>
<a href="#l-126">126</a>
<a href="#l-127">127</a>
<a href="#l-128">128</a>
<a href="#l-129">129</a>
<a href="#l-130">130</a>
<a href="#l-131">131</a>
<a href="#l-132">132</a>
<a href="#l-133">133</a>
<a href="#l-134">134</a>
<a href="#l-135">135</a>
<a href="#l-136">136</a>
<a href="#l-137">137</a>
<a href="#l-138">138</a>
<a href="#l-139">139</a>
<a href="#l-140">140</a>
<a href="#l-141">141</a>
<a href="#l-142">142</a>
<a href="#l-143">143</a>
<a href="#l-144">144</a>
<a href="#l-145">145</a>
<a href="#l-146">146</a>
<a href="#l-147">147</a>
<a href="#l-148">148</a>
<a href="#l-149">149</a>
<a href="#l-150">150</a>
<a href="#l-151">151</a>
<a href="#l-152">152</a>
<a href="#l-153">153</a>
<a href="#l-154">154</a>
<a href="#l-155">155</a>
<a href="#l-156">156</a>
<a href="#l-157">157</a>
<a href="#l-158">158</a>
<a href="#l-159">159</a>
<a href="#l-160">160</a>
<a href="#l-161">161</a>
<a href="#l-162">162</a>
<a href="#l-163">163</a>
<a href="#l-164">164</a>
<a href="#l-165">165</a>
<a href="#l-166">166</a>
<a href="#l-167">167</a>
<a href="#l-168">168</a>
<a href="#l-169">169</a>
<a href="#l-170">170</a>
<a href="#l-171">171</a>
<a href="#l-172">172</a>
<a href="#l-173">173</a>
<a href="#l-174">174</a>
<a href="#l-175">175</a>
<a href="#l-176">176</a>
<a href="#l-177">177</a>
<a href="#l-178">178</a>
<a href="#l-179">179</a>
<a href="#l-180">180</a>
<a href="#l-181">181</a>
<a href="#l-182">182</a>
<a href="#l-183">183</a>
<a href="#l-184">184</a>
<a href="#l-185">185</a>
<a href="#l-186">186</a>
<a href="#l-187">187</a>
<a href="#l-188">188</a>
<a href="#l-189">189</a>
<a href="#l-190">190</a>
<a href="#l-191">191</a>
<a href="#l-192">192</a>
<a href="#l-193">193</a>
<a href="#l-194">194</a>
<a href="#l-195">195</a>
<a href="#l-196">196</a>
<a href="#l-197">197</a>
<a href="#l-198">198</a>
<a href="#l-199">199</a>
<a href="#l-200">200</a>
<a href="#l-201">201</a>
<a href="#l-202">202</a>
<a href="#l-203">203</a>
<a href="#l-204">204</a>
<a href="#l-205">205</a>
<a href="#l-206">206</a>
<a href="#l-207">207</a>
<a href="#l-208">208</a>
<a href="#l-209">209</a>
<a href="#l-210">210</a>
<a href="#l-211">211</a>
<a href="#l-212">212</a>
<a href="#l-213">213</a>
<a href="#l-214">214</a>
<a href="#l-215">215</a>
<a href="#l-216">216</a>
<a href="#l-217">217</a>
<a href="#l-218">218</a>
<a href="#l-219">219</a>
<a href="#l-220">220</a>
<a href="#l-221">221</a>
<a href="#l-222">222</a>
<a href="#l-223">223</a>
<a href="#l-224">224</a>
<a href="#l-225">225</a>
<a href="#l-226">226</a>
<a href="#l-227">227</a>
<a href="#l-228">228</a>
<a href="#l-229">229</a>
<a href="#l-230">230</a>
<a href="#l-231">231</a>
<a href="#l-232">232</a>
<a href="#l-233">233</a>
<a href="#l-234">234</a>
<a href="#l-235">235</a>
<a href="#l-236">236</a>
<a href="#l-237">237</a>
<a href="#l-238">238</a>
<a href="#l-239">239</a>
<a href="#l-240">240</a>
<a href="#l-241">241</a>
<a href="#l-242">242</a>
<a href="#l-243">243</a>
<a href="#l-244">244</a>
<a href="#l-245">245</a>
<a href="#l-246">246</a>
<a href="#l-247">247</a>
<a href="#l-248">248</a>
<a href="#l-249">249</a>
<a href="#l-250">250</a>
<a href="#l-251">251</a>
<a href="#l-252">252</a>
<a href="#l-253">253</a>
<a href="#l-254">254</a>
<a href="#l-255">255</a>
<a href="#l-256">256</a>
<a href="#l-257">257</a>
<a href="#l-258">258</a>
<a href="#l-259">259</a>
<a href="#l-260">260</a>
<a href="#l-261">261</a>
<a href="#l-262">262</a>
<a href="#l-263">263</a>
<a href="#l-264">264</a>
<a href="#l-265">265</a>
<a href="#l-266">266</a>
<a href="#l-267">267</a>
<a href="#l-268">268</a>
<a href="#l-269">269</a>
<a href="#l-270">270</a>
<a href="#l-271">271</a>
<a href="#l-272">272</a>
<a href="#l-273">273</a>
<a href="#l-274">274</a>
<a href="#l-275">275</a>
<a href="#l-276">276</a>
<a href="#l-277">277</a>
<a href="#l-278">278</a>
<a href="#l-279">279</a>
<a href="#l-280">280</a>
<a href="#l-281">281</a>
<a href="#l-282">282</a>
<a href="#l-283">283</a>
<a href="#l-284">284</a>
<a href="#l-285">285</a>
<a href="#l-286">286</a>
<a href="#l-287">287</a>
<a href="#l-288">288</a>
<a href="#l-289">289</a>
<a href="#l-290">290</a>
<a href="#l-291">291</a>
<a href="#l-292">292</a>
<a href="#l-293">293</a>
<a href="#l-294">294</a>
<a href="#l-295">295</a>
<a href="#l-296">296</a>
<a href="#l-297">297</a>
<a href="#l-298">298</a>
<a href="#l-299">299</a>
<a href="#l-300">300</a>
<a href="#l-301">301</a>
<a href="#l-302">302</a>
<a href="#l-303">303</a>
<a href="#l-304">304</a>
<a href="#l-305">305</a>
<a href="#l-306">306</a>
<a href="#l-307">307</a>
<a href="#l-308">308</a>
<a href="#l-309">309</a>
<a href="#l-310">310</a>
<a href="#l-311">311</a>
<a href="#l-312">312</a>
<a href="#l-313">313</a>
<a href="#l-314">314</a>
<a href="#l-315">315</a>
<a href="#l-316">316</a>
<a href="#l-317">317</a>
<a href="#l-318">318</a>
<a href="#l-319">319</a>
<a href="#l-320">320</a>
<a href="#l-321">321</a>
<a href="#l-322">322</a>
<a href="#l-323">323</a>
<a href="#l-324">324</a>
<a href="#l-325">325</a>
<a href="#l-326">326</a>
<a href="#l-327">327</a>
<a href="#l-328">328</a>
<a href="#l-329">329</a>
<a href="#l-330">330</a>
<a href="#l-331">331</a>
<a href="#l-332">332</a>
<a href="#l-333">333</a>
<a href="#l-334">334</a>
<a href="#l-335">335</a>
<a href="#l-336">336</a>
<a href="#l-337">337</a>
<a href="#l-338">338</a>
<a href="#l-339">339</a>
<a href="#l-340">340</a>
<a href="#l-341">341</a>
<a href="#l-342">342</a>
<a href="#l-343">343</a>
<a href="#l-344">344</a>
<a href="#l-345">345</a>
<a href="#l-346">346</a>
<a href="#l-347">347</a>
<a href="#l-348">348</a>
<a href="#l-349">349</a>
<a href="#l-350">350</a>
<a href="#l-351">351</a>
<a href="#l-352">352</a>
<a href="#l-353">353</a>
<a href="#l-354">354</a>
<a href="#l-355">355</a>
<a href="#l-356">356</a>
<a href="#l-357">357</a>
<a href="#l-358">358</a>
<a href="#l-359">359</a>
<a href="#l-360">360</a>
<a href="#l-361">361</a>
<a href="#l-362">362</a>
<a href="#l-363">363</a>
<a href="#l-364">364</a>
<a href="#l-365">365</a>
<a href="#l-366">366</a>
<a href="#l-367">367</a>
<a href="#l-368">368</a>
<a href="#l-369">369</a>
<a href="#l-370">370</a>
<a href="#l-371">371</a>
<a href="#l-372">372</a>
<a href="#l-373">373</a>
<a href="#l-374">374</a>
<a href="#l-375">375</a>
<a href="#l-376">376</a>
<a href="#l-377">377</a>
<a href="#l-378">378</a>
<a href="#l-379">379</a>
<a href="#l-380">380</a>
<a href="#l-381">381</a>
<a href="#l-382">382</a>
<a href="#l-383">383</a>
<a href="#l-384">384</a>
<a href="#l-385">385</a>
<a href="#l-386">386</a>
<a href="#l-387">387</a>
<a href="#l-388">388</a>
<a href="#l-389">389</a>
<a href="#l-390">390</a>
<a href="#l-391">391</a>
<a href="#l-392">392</a>
<a href="#l-393">393</a>
<a href="#l-394">394</a>
<a href="#l-395">395</a>
<a href="#l-396">396</a>
<a href="#l-397">397</a>
<a href="#l-398">398</a>
<a href="#l-399">399</a>
<a href="#l-400">400</a>
<a href="#l-401">401</a>
<a href="#l-402">402</a>
<a href="#l-403">403</a>
<a href="#l-404">404</a>
<a href="#l-405">405</a>
<a href="#l-406">406</a></pre></div></td><td class="code"><div class="highlight"><pre><span></span><a name="l-1"></a><span class="c1">//********************************************************************************</span>
<a name="l-2"></a><span class="c1">// SPDX-License-Identifier: Apache-2.0</span>
<a name="l-3"></a><span class="c1">// Copyright 2019 Western Digital Corporation or its affiliates.</span>
<a name="l-4"></a><span class="c1">//</span>
<a name="l-5"></a><span class="c1">// Licensed under the Apache License, Version 2.0 (the &quot;License&quot;);</span>
<a name="l-6"></a><span class="c1">// you may not use this file except in compliance with the License.</span>
<a name="l-7"></a><span class="c1">// You may obtain a copy of the License at</span>
<a name="l-8"></a><span class="c1">//</span>
<a name="l-9"></a><span class="c1">// http://www.apache.org/licenses/LICENSE-2.0</span>
<a name="l-10"></a><span class="c1">//</span>
<a name="l-11"></a><span class="c1">// Unless required by applicable law or agreed to in writing, software</span>
<a name="l-12"></a><span class="c1">// distributed under the License is distributed on an &quot;AS IS&quot; BASIS,</span>
<a name="l-13"></a><span class="c1">// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.</span>
<a name="l-14"></a><span class="c1">// See the License for the specific language governing permissions and</span>
<a name="l-15"></a><span class="c1">// limitations under the License.</span>
<a name="l-16"></a><span class="c1">//********************************************************************************</span>
<a name="l-17"></a><span class="c1">//********************************************************************************</span>
<a name="l-18"></a><span class="c1">// Function: Top level file for Icache, Fetch, Branch prediction &amp; Aligner</span>
<a name="l-19"></a><span class="c1">// BFF -&gt; F1 -&gt; F2 -&gt; A</span>
<a name="l-20"></a><span class="c1">//********************************************************************************</span>
<a name="l-21"></a>
<a name="l-22"></a><span class="k">module</span> <span class="n">ifu</span>
<a name="l-23"></a>   <span class="kn">import</span> <span class="nn">swerv_types::*</span><span class="p">;</span>
<a name="l-24"></a><span class="p">(</span>
<a name="l-25"></a>   <span class="k">input</span> <span class="k">logic</span> <span class="n">free_clk</span><span class="p">,</span>
<a name="l-26"></a>   <span class="k">input</span> <span class="k">logic</span> <span class="n">active_clk</span><span class="p">,</span>
<a name="l-27"></a>   <span class="k">input</span> <span class="k">logic</span> <span class="n">clk</span><span class="p">,</span>
<a name="l-28"></a>   <span class="k">input</span> <span class="k">logic</span> <span class="n">clk_override</span><span class="p">,</span>
<a name="l-29"></a>   <span class="k">input</span> <span class="k">logic</span> <span class="n">rst_l</span><span class="p">,</span>
<a name="l-30"></a>
<a name="l-31"></a>   <span class="k">input</span> <span class="k">logic</span> <span class="n">dec_ib3_valid_d</span><span class="p">,</span> <span class="n">dec_ib2_valid_d</span><span class="p">,</span> <span class="c1">// mass balance for decode buffer</span>
<a name="l-32"></a>
<a name="l-33"></a>   <span class="k">input</span> <span class="k">logic</span> <span class="n">dec_ib0_valid_eff_d</span><span class="p">,</span>   <span class="c1">// effective valid taking decode into account</span>
<a name="l-34"></a>   <span class="k">input</span> <span class="k">logic</span> <span class="n">dec_ib1_valid_eff_d</span><span class="p">,</span>   <span class="c1">// effective valid taking decode into account</span>
<a name="l-35"></a>
<a name="l-36"></a>   <span class="k">input</span> <span class="k">logic</span>        <span class="n">exu_i0_br_ret_e4</span><span class="p">,</span> <span class="c1">// i0 branch commit is a ret</span>
<a name="l-37"></a>   <span class="k">input</span> <span class="k">logic</span>        <span class="n">exu_i1_br_ret_e4</span><span class="p">,</span> <span class="c1">// i1 branch commit is a ret</span>
<a name="l-38"></a>   <span class="k">input</span> <span class="k">logic</span>        <span class="n">exu_i0_br_call_e4</span><span class="p">,</span> <span class="c1">// i0 branch commit is a call</span>
<a name="l-39"></a>   <span class="k">input</span> <span class="k">logic</span>        <span class="n">exu_i1_br_call_e4</span><span class="p">,</span> <span class="c1">// i1 branch commit is a call</span>
<a name="l-40"></a>
<a name="l-41"></a>   <span class="k">input</span> <span class="k">logic</span> <span class="n">exu_flush_final</span><span class="p">,</span> <span class="c1">// flush, includes upper and lower</span>
<a name="l-42"></a>   <span class="k">input</span> <span class="k">logic</span> <span class="n">dec_tlu_flush_err_wb</span> <span class="p">,</span> <span class="c1">// flush due to parity error.</span>
<a name="l-43"></a>   <span class="k">input</span> <span class="k">logic</span> <span class="n">dec_tlu_flush_noredir_wb</span><span class="p">,</span> <span class="c1">// don&#39;t fetch, validated with exu_flush_final</span>
<a name="l-44"></a>   <span class="k">input</span> <span class="k">logic</span> <span class="n">dec_tlu_dbg_halted</span><span class="p">,</span> <span class="c1">// halted, used for leaving IDLE state</span>
<a name="l-45"></a>   <span class="k">input</span> <span class="k">logic</span> <span class="n">dec_tlu_pmu_fw_halted</span><span class="p">,</span> <span class="c1">// Core is halted</span>
<a name="l-46"></a>   <span class="k">input</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">1</span><span class="p">]</span> <span class="n">exu_flush_path_final</span><span class="p">,</span> <span class="c1">// flush fetch address</span>
<a name="l-47"></a>   <span class="k">input</span> <span class="k">logic</span>        <span class="n">exu_flush_upper_e2</span><span class="p">,</span>    <span class="c1">// flush upper, either i0 or i1</span>
<a name="l-48"></a>
<a name="l-49"></a>   <span class="k">input</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>  <span class="n">dec_tlu_mrac_ff</span> <span class="p">,</span><span class="c1">// Side_effect , cacheable for each region</span>
<a name="l-50"></a>   <span class="k">input</span> <span class="k">logic</span>         <span class="n">dec_tlu_fence_i_wb</span><span class="p">,</span> <span class="c1">// fence.i, invalidate icache, validated with exu_flush_final</span>
<a name="l-51"></a>   <span class="k">input</span> <span class="k">logic</span>         <span class="n">dec_tlu_flush_leak_one_wb</span><span class="p">,</span> <span class="c1">// ignore bp for leak one fetches</span>
<a name="l-52"></a>
<a name="l-53"></a>   <span class="k">input</span> <span class="k">logic</span>                       <span class="n">dec_tlu_bpred_disable</span><span class="p">,</span> <span class="c1">// disable all branch prediction</span>
<a name="l-54"></a>   <span class="k">input</span> <span class="k">logic</span>                       <span class="n">dec_tlu_core_ecc_disable</span><span class="p">,</span>  <span class="c1">// disable ecc checking and flagging</span>
<a name="l-55"></a>
<a name="l-56"></a>   <span class="c1">// AXI Write Channels - IFU never writes. So, 0 out mostly</span>
<a name="l-57"></a>   <span class="k">output</span> <span class="k">logic</span>                           <span class="n">ifu_axi_awvalid</span><span class="p">,</span>
<a name="l-58"></a>   <span class="k">input</span>  <span class="k">logic</span>                           <span class="n">ifu_axi_awready</span><span class="p">,</span>
<a name="l-59"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="no">`RV_IFU_BUS_TAG</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>     <span class="n">ifu_axi_awid</span><span class="p">,</span>
<a name="l-60"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                    <span class="n">ifu_axi_awaddr</span><span class="p">,</span>
<a name="l-61"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                     <span class="n">ifu_axi_awregion</span><span class="p">,</span>
<a name="l-62"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                     <span class="n">ifu_axi_awlen</span><span class="p">,</span>
<a name="l-63"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                     <span class="n">ifu_axi_awsize</span><span class="p">,</span>
<a name="l-64"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                     <span class="n">ifu_axi_awburst</span><span class="p">,</span>
<a name="l-65"></a>   <span class="k">output</span> <span class="k">logic</span>                           <span class="n">ifu_axi_awlock</span><span class="p">,</span>
<a name="l-66"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                     <span class="n">ifu_axi_awcache</span><span class="p">,</span>
<a name="l-67"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                     <span class="n">ifu_axi_awprot</span><span class="p">,</span>
<a name="l-68"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                     <span class="n">ifu_axi_awqos</span><span class="p">,</span>
<a name="l-69"></a>
<a name="l-70"></a>   <span class="k">output</span> <span class="k">logic</span>                           <span class="n">ifu_axi_wvalid</span><span class="p">,</span>
<a name="l-71"></a>   <span class="k">input</span>  <span class="k">logic</span>                           <span class="n">ifu_axi_wready</span><span class="p">,</span>
<a name="l-72"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                    <span class="n">ifu_axi_wdata</span><span class="p">,</span>
<a name="l-73"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                     <span class="n">ifu_axi_wstrb</span><span class="p">,</span>
<a name="l-74"></a>   <span class="k">output</span> <span class="k">logic</span>                           <span class="n">ifu_axi_wlast</span><span class="p">,</span>
<a name="l-75"></a>
<a name="l-76"></a>   <span class="k">input</span>  <span class="k">logic</span>                           <span class="n">ifu_axi_bvalid</span><span class="p">,</span>
<a name="l-77"></a>   <span class="k">output</span> <span class="k">logic</span>                           <span class="n">ifu_axi_bready</span><span class="p">,</span>
<a name="l-78"></a>   <span class="k">input</span>  <span class="k">logic</span> <span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                     <span class="n">ifu_axi_bresp</span><span class="p">,</span>
<a name="l-79"></a>   <span class="k">input</span>  <span class="k">logic</span> <span class="p">[</span><span class="no">`RV_IFU_BUS_TAG</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>     <span class="n">ifu_axi_bid</span><span class="p">,</span>
<a name="l-80"></a>
<a name="l-81"></a>   <span class="c1">// AXI Read Channels</span>
<a name="l-82"></a>   <span class="k">output</span> <span class="k">logic</span>                           <span class="n">ifu_axi_arvalid</span><span class="p">,</span>
<a name="l-83"></a>   <span class="k">input</span>  <span class="k">logic</span>                           <span class="n">ifu_axi_arready</span><span class="p">,</span>
<a name="l-84"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="no">`RV_IFU_BUS_TAG</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>     <span class="n">ifu_axi_arid</span><span class="p">,</span>
<a name="l-85"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                    <span class="n">ifu_axi_araddr</span><span class="p">,</span>
<a name="l-86"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                     <span class="n">ifu_axi_arregion</span><span class="p">,</span>
<a name="l-87"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                     <span class="n">ifu_axi_arlen</span><span class="p">,</span>
<a name="l-88"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                     <span class="n">ifu_axi_arsize</span><span class="p">,</span>
<a name="l-89"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                     <span class="n">ifu_axi_arburst</span><span class="p">,</span>
<a name="l-90"></a>   <span class="k">output</span> <span class="k">logic</span>                           <span class="n">ifu_axi_arlock</span><span class="p">,</span>
<a name="l-91"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                     <span class="n">ifu_axi_arcache</span><span class="p">,</span>
<a name="l-92"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                     <span class="n">ifu_axi_arprot</span><span class="p">,</span>
<a name="l-93"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                     <span class="n">ifu_axi_arqos</span><span class="p">,</span>
<a name="l-94"></a>
<a name="l-95"></a>   <span class="k">input</span>  <span class="k">logic</span>                           <span class="n">ifu_axi_rvalid</span><span class="p">,</span>
<a name="l-96"></a>   <span class="k">output</span> <span class="k">logic</span>                           <span class="n">ifu_axi_rready</span><span class="p">,</span>
<a name="l-97"></a>   <span class="k">input</span>  <span class="k">logic</span> <span class="p">[</span><span class="no">`RV_IFU_BUS_TAG</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>     <span class="n">ifu_axi_rid</span><span class="p">,</span>
<a name="l-98"></a>   <span class="k">input</span>  <span class="k">logic</span> <span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                    <span class="n">ifu_axi_rdata</span><span class="p">,</span>
<a name="l-99"></a>   <span class="k">input</span>  <span class="k">logic</span> <span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                     <span class="n">ifu_axi_rresp</span><span class="p">,</span>
<a name="l-100"></a>   <span class="k">input</span>  <span class="k">logic</span>                           <span class="n">ifu_axi_rlast</span><span class="p">,</span>
<a name="l-101"></a>
<a name="l-102"></a> <span class="c1">//// AHB LITE BUS</span>
<a name="l-103"></a><span class="c1">//`ifdef RV_BUILD_AHB_LITE</span>
<a name="l-104"></a>   <span class="k">input</span>  <span class="k">logic</span>                      <span class="n">ifu_bus_clk_en</span><span class="p">,</span>
<a name="l-105"></a>
<a name="l-106"></a>
<a name="l-107"></a>   <span class="k">input</span>  <span class="k">logic</span>                      <span class="n">dma_iccm_req</span><span class="p">,</span>
<a name="l-108"></a>   <span class="k">input</span>  <span class="k">logic</span>                      <span class="n">dma_iccm_stall_any</span><span class="p">,</span>
<a name="l-109"></a>   <span class="k">input</span>  <span class="k">logic</span> <span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>               <span class="n">dma_mem_addr</span><span class="p">,</span>
<a name="l-110"></a>   <span class="k">input</span>  <span class="k">logic</span> <span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                <span class="n">dma_mem_sz</span><span class="p">,</span>
<a name="l-111"></a>   <span class="k">input</span>  <span class="k">logic</span>                      <span class="n">dma_mem_write</span><span class="p">,</span>
<a name="l-112"></a>   <span class="k">input</span>  <span class="k">logic</span> <span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>               <span class="n">dma_mem_wdata</span><span class="p">,</span>
<a name="l-113"></a>
<a name="l-114"></a>   <span class="k">output</span> <span class="k">logic</span>                      <span class="n">iccm_dma_ecc_error</span><span class="p">,</span>
<a name="l-115"></a>   <span class="k">output</span> <span class="k">logic</span>                      <span class="n">iccm_dma_rvalid</span><span class="p">,</span>
<a name="l-116"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>               <span class="n">iccm_dma_rdata</span><span class="p">,</span>
<a name="l-117"></a>   <span class="k">output</span> <span class="k">logic</span>                      <span class="n">iccm_ready</span><span class="p">,</span>
<a name="l-118"></a>
<a name="l-119"></a><span class="c1">//`endif</span>
<a name="l-120"></a>
<a name="l-121"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">ifu_pmu_instr_aligned</span><span class="p">,</span>
<a name="l-122"></a>   <span class="k">output</span> <span class="k">logic</span>       <span class="n">ifu_pmu_align_stall</span><span class="p">,</span>
<a name="l-123"></a>   <span class="k">output</span> <span class="k">logic</span>       <span class="n">ifu_pmu_fetch_stall</span><span class="p">,</span>
<a name="l-124"></a>
<a name="l-125"></a><span class="c1">//   I$ &amp; ITAG Ports</span>
<a name="l-126"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">2</span><span class="p">]</span>               <span class="n">ic_rw_addr</span><span class="p">,</span>         <span class="c1">// Read/Write addresss to the Icache.</span>
<a name="l-127"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                <span class="n">ic_wr_en</span><span class="p">,</span>           <span class="c1">// Icache write enable, when filling the Icache.</span>
<a name="l-128"></a>   <span class="k">output</span> <span class="k">logic</span>                      <span class="n">ic_rd_en</span><span class="p">,</span>           <span class="c1">// Icache read  enable.</span>
<a name="l-129"></a><span class="no">`ifdef</span> <span class="n">RV_ICACHE_ECC</span>
<a name="l-130"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">83</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>               <span class="n">ic_wr_data</span><span class="p">,</span>         <span class="c1">// Data to fill to the Icache. With ECC</span>
<a name="l-131"></a>   <span class="k">input</span>  <span class="k">logic</span> <span class="p">[</span><span class="mh">167</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>              <span class="n">ic_rd_data</span> <span class="p">,</span>        <span class="c1">// Data read from Icache. 2x64bits + parity bits. F2 stage. With ECC</span>
<a name="l-132"></a>   <span class="k">input</span>  <span class="k">logic</span> <span class="p">[</span><span class="mh">24</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>               <span class="n">ictag_debug_rd_data</span><span class="p">,</span><span class="c1">// Debug icache tag.</span>
<a name="l-133"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">41</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>               <span class="n">ic_debug_wr_data</span><span class="p">,</span>   <span class="c1">// Debug wr cache.</span>
<a name="l-134"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">41</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>               <span class="n">ifu_ic_debug_rd_data</span><span class="p">,</span>
<a name="l-135"></a><span class="no">`else</span>
<a name="l-136"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">67</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>               <span class="n">ic_wr_data</span><span class="p">,</span>         <span class="c1">// Data to fill to the Icache. With Parity</span>
<a name="l-137"></a>   <span class="k">input</span>  <span class="k">logic</span> <span class="p">[</span><span class="mh">135</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>              <span class="n">ic_rd_data</span> <span class="p">,</span>        <span class="c1">// Data read from Icache. 2x64bits + parity bits. F2 stage. With Parity</span>
<a name="l-138"></a>   <span class="k">input</span>  <span class="k">logic</span> <span class="p">[</span><span class="mh">20</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>               <span class="n">ictag_debug_rd_data</span><span class="p">,</span><span class="c1">// Debug icache tag.</span>
<a name="l-139"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">33</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>               <span class="n">ic_debug_wr_data</span><span class="p">,</span>   <span class="c1">// Debug wr cache.</span>
<a name="l-140"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">33</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>               <span class="n">ifu_ic_debug_rd_data</span><span class="p">,</span>
<a name="l-141"></a><span class="no">`endif</span>
<a name="l-142"></a>
<a name="l-143"></a>
<a name="l-144"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">127</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>              <span class="n">ic_premux_data</span><span class="p">,</span>     <span class="c1">// Premux data to be muxed with each way of the Icache.</span>
<a name="l-145"></a>   <span class="k">output</span> <span class="k">logic</span>                      <span class="n">ic_sel_premux_data</span><span class="p">,</span> <span class="c1">// Select the premux data.</span>
<a name="l-146"></a>
<a name="l-147"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">15</span><span class="o">:</span><span class="mh">2</span><span class="p">]</span>               <span class="n">ic_debug_addr</span><span class="p">,</span>      <span class="c1">// Read/Write addresss to the Icache.</span>
<a name="l-148"></a>   <span class="k">output</span> <span class="k">logic</span>                      <span class="n">ic_debug_rd_en</span><span class="p">,</span>     <span class="c1">// Icache debug rd</span>
<a name="l-149"></a>   <span class="k">output</span> <span class="k">logic</span>                      <span class="n">ic_debug_wr_en</span><span class="p">,</span>     <span class="c1">// Icache debug wr</span>
<a name="l-150"></a>   <span class="k">output</span> <span class="k">logic</span>                      <span class="n">ic_debug_tag_array</span><span class="p">,</span> <span class="c1">// Debug tag array</span>
<a name="l-151"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                <span class="n">ic_debug_way</span><span class="p">,</span>       <span class="c1">// Debug way. Rd or Wr.</span>
<a name="l-152"></a>
<a name="l-153"></a>
<a name="l-154"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                <span class="n">ic_tag_valid</span><span class="p">,</span>       <span class="c1">// Valid bits when accessing the Icache. One valid bit per way. F2 stage</span>
<a name="l-155"></a>
<a name="l-156"></a>   <span class="k">input</span>  <span class="k">logic</span> <span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                <span class="n">ic_rd_hit</span><span class="p">,</span>          <span class="c1">// Compare hits from Icache tags. Per way.  F2 stage</span>
<a name="l-157"></a>   <span class="k">input</span>  <span class="k">logic</span>                      <span class="n">ic_tag_perr</span><span class="p">,</span>        <span class="c1">// Icache Tag parity error</span>
<a name="l-158"></a>
<a name="l-159"></a>
<a name="l-160"></a><span class="no">`ifdef</span> <span class="n">RV_ICCM_ENABLE</span>
<a name="l-161"></a>   <span class="c1">// ICCM ports</span>
<a name="l-162"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="no">`RV_ICCM_BITS</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">2</span><span class="p">]</span>               <span class="n">iccm_rw_addr</span><span class="p">,</span>       <span class="c1">// ICCM read/write address.</span>
<a name="l-163"></a>   <span class="k">output</span> <span class="k">logic</span>                      <span class="n">iccm_wren</span><span class="p">,</span>          <span class="c1">// ICCM write enable (through the DMA)</span>
<a name="l-164"></a>   <span class="k">output</span> <span class="k">logic</span>                      <span class="n">iccm_rden</span><span class="p">,</span>          <span class="c1">// ICCM read enable.</span>
<a name="l-165"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">77</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>               <span class="n">iccm_wr_data</span><span class="p">,</span>       <span class="c1">// ICCM write data.</span>
<a name="l-166"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                <span class="n">iccm_wr_size</span><span class="p">,</span>       <span class="c1">// ICCM write location within DW.</span>
<a name="l-167"></a>
<a name="l-168"></a>   <span class="k">input</span>  <span class="k">logic</span> <span class="p">[</span><span class="mh">155</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>              <span class="n">iccm_rd_data</span><span class="p">,</span>       <span class="c1">// Data read from ICCM.</span>
<a name="l-169"></a><span class="no">`endif</span>
<a name="l-170"></a>
<a name="l-171"></a><span class="c1">// Perf counter sigs</span>
<a name="l-172"></a>   <span class="k">output</span> <span class="k">logic</span>       <span class="n">ifu_pmu_ic_miss</span><span class="p">,</span> <span class="c1">// ic miss</span>
<a name="l-173"></a>   <span class="k">output</span> <span class="k">logic</span>       <span class="n">ifu_pmu_ic_hit</span><span class="p">,</span> <span class="c1">// ic hit</span>
<a name="l-174"></a>   <span class="k">output</span> <span class="k">logic</span>       <span class="n">ifu_pmu_bus_error</span><span class="p">,</span> <span class="c1">// iside bus error</span>
<a name="l-175"></a>   <span class="k">output</span> <span class="k">logic</span>       <span class="n">ifu_pmu_bus_busy</span><span class="p">,</span>  <span class="c1">// iside bus busy</span>
<a name="l-176"></a>   <span class="k">output</span> <span class="k">logic</span>       <span class="n">ifu_pmu_bus_trxn</span><span class="p">,</span> <span class="c1">// iside bus transactions</span>
<a name="l-177"></a>
<a name="l-178"></a>
<a name="l-179"></a>   <span class="k">output</span> <span class="k">logic</span>  <span class="n">ifu_i0_valid</span><span class="p">,</span>        <span class="c1">// Instruction 0 valid. From Aligner to Decode</span>
<a name="l-180"></a>   <span class="k">output</span> <span class="k">logic</span>  <span class="n">ifu_i1_valid</span><span class="p">,</span>        <span class="c1">// Instruction 1 valid. From Aligner to Decode</span>
<a name="l-181"></a>   <span class="k">output</span> <span class="k">logic</span>  <span class="n">ifu_i0_icaf</span><span class="p">,</span>         <span class="c1">// Instruction 0 access fault. From Aligner to Decode</span>
<a name="l-182"></a>   <span class="k">output</span> <span class="k">logic</span>  <span class="n">ifu_i1_icaf</span><span class="p">,</span>         <span class="c1">// Instruction 1 access fault. From Aligner to Decode</span>
<a name="l-183"></a>   <span class="k">output</span> <span class="k">logic</span>  <span class="n">ifu_i0_icaf_f1</span><span class="p">,</span>      <span class="c1">// Instruction 0 has access fault on second fetch group</span>
<a name="l-184"></a>   <span class="k">output</span> <span class="k">logic</span>  <span class="n">ifu_i1_icaf_f1</span><span class="p">,</span>      <span class="c1">// Instruction 1 has access fault on second fetch group</span>
<a name="l-185"></a>   <span class="k">output</span> <span class="k">logic</span>  <span class="n">ifu_i0_perr</span><span class="p">,</span>         <span class="c1">// Instruction 0 parity error. From Aligner to Decode</span>
<a name="l-186"></a>   <span class="k">output</span> <span class="k">logic</span>  <span class="n">ifu_i1_perr</span><span class="p">,</span>         <span class="c1">// Instruction 1 parity error. From Aligner to Decode</span>
<a name="l-187"></a>   <span class="k">output</span> <span class="k">logic</span>  <span class="n">ifu_i0_sbecc</span><span class="p">,</span>        <span class="c1">// Instruction 0 has single bit ecc error</span>
<a name="l-188"></a>   <span class="k">output</span> <span class="k">logic</span>  <span class="n">ifu_i1_sbecc</span><span class="p">,</span>        <span class="c1">// Instruction 1 has single bit ecc error</span>
<a name="l-189"></a>   <span class="k">output</span> <span class="k">logic</span>  <span class="n">ifu_i0_dbecc</span><span class="p">,</span>        <span class="c1">// Instruction 0 has double bit ecc error</span>
<a name="l-190"></a>   <span class="k">output</span> <span class="k">logic</span>  <span class="n">ifu_i1_dbecc</span><span class="p">,</span>        <span class="c1">// Instruction 1 has double bit ecc error</span>
<a name="l-191"></a>   <span class="k">output</span> <span class="k">logic</span>  <span class="n">iccm_dma_sb_error</span><span class="p">,</span>   <span class="c1">// Single Bit ECC error from a DMA access</span>
<a name="l-192"></a>   <span class="k">output</span> <span class="k">logic</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">ifu_i0_instr</span><span class="p">,</span>   <span class="c1">// Instruction 0 . From Aligner to Decode</span>
<a name="l-193"></a>   <span class="k">output</span> <span class="k">logic</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">ifu_i1_instr</span><span class="p">,</span>   <span class="c1">// Instruction 1 . From Aligner to Decode</span>
<a name="l-194"></a>   <span class="k">output</span> <span class="k">logic</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">1</span><span class="p">]</span> <span class="n">ifu_i0_pc</span><span class="p">,</span>      <span class="c1">// Instruction 0 pc. From Aligner to Decode</span>
<a name="l-195"></a>   <span class="k">output</span> <span class="k">logic</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">1</span><span class="p">]</span> <span class="n">ifu_i1_pc</span><span class="p">,</span>      <span class="c1">// Instruction 1 pc. From Aligner to Decode</span>
<a name="l-196"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="n">ifu_i0_pc4</span><span class="p">,</span>           <span class="c1">// Instruction 0 is 4 byte. From Aligner to Decode</span>
<a name="l-197"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="n">ifu_i1_pc4</span><span class="p">,</span>           <span class="c1">// Instruction 1 is 4 byte. From Aligner to Decode</span>
<a name="l-198"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">15</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">ifu_illegal_inst</span><span class="p">,</span> <span class="c1">// Illegal instruction.</span>
<a name="l-199"></a>
<a name="l-200"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="n">ifu_miss_state_idle</span><span class="p">,</span>   <span class="c1">// There is no outstanding miss. Cache miss state is idle.</span>
<a name="l-201"></a>
<a name="l-202"></a>
<a name="l-203"></a>   <span class="k">output</span> <span class="n">br_pkt_t</span> <span class="n">i0_brp</span><span class="p">,</span>           <span class="c1">// Instruction 0 branch packet. From Aligner to Decode</span>
<a name="l-204"></a>   <span class="k">output</span> <span class="n">br_pkt_t</span> <span class="n">i1_brp</span><span class="p">,</span>           <span class="c1">// Instruction 1 branch packet. From Aligner to Decode</span>
<a name="l-205"></a>
<a name="l-206"></a>   <span class="k">input</span> <span class="n">predict_pkt_t</span>  <span class="n">exu_mp_pkt</span><span class="p">,</span> <span class="c1">// mispredict packet</span>
<a name="l-207"></a>   <span class="k">input</span> <span class="k">logic</span> <span class="p">[</span><span class="no">`RV_BHT_GHR_RANGE</span><span class="p">]</span> <span class="n">exu_mp_eghr</span><span class="p">,</span> <span class="c1">// execute ghr</span>
<a name="l-208"></a>
<a name="l-209"></a>   <span class="k">input</span> <span class="n">br_tlu_pkt_t</span> <span class="n">dec_tlu_br0_wb_pkt</span><span class="p">,</span> <span class="c1">// slot0 update/error pkt</span>
<a name="l-210"></a>   <span class="k">input</span> <span class="n">br_tlu_pkt_t</span> <span class="n">dec_tlu_br1_wb_pkt</span><span class="p">,</span> <span class="c1">// slot1 update/error pkt</span>
<a name="l-211"></a>   <span class="k">input</span> <span class="n">dec_tlu_flush_lower_wb</span><span class="p">,</span>
<a name="l-212"></a>
<a name="l-213"></a>   <span class="k">input</span> <span class="n">rets_pkt_t</span> <span class="n">exu_rets_e1_pkt</span><span class="p">,</span> <span class="c1">// E1 return stack packet</span>
<a name="l-214"></a>   <span class="k">input</span> <span class="n">rets_pkt_t</span> <span class="n">exu_rets_e4_pkt</span><span class="p">,</span> <span class="c1">// E4 return stack packet</span>
<a name="l-215"></a>
<a name="l-216"></a>   <span class="c1">// pc&#39;s  used to maintain and update the BP RET stacks</span>
<a name="l-217"></a><span class="no">`ifdef</span> <span class="n">REAL_COMM_RS</span>
<a name="l-218"></a>   <span class="k">input</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">1</span><span class="p">]</span> <span class="n">exu_i0_pc_e1</span><span class="p">,</span>
<a name="l-219"></a>   <span class="k">input</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">1</span><span class="p">]</span> <span class="n">exu_i1_pc_e1</span><span class="p">,</span>
<a name="l-220"></a>   <span class="k">input</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">1</span><span class="p">]</span> <span class="n">dec_tlu_i0_pc_e4</span><span class="p">,</span>
<a name="l-221"></a>   <span class="k">input</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">1</span><span class="p">]</span> <span class="n">dec_tlu_i1_pc_e4</span><span class="p">,</span>
<a name="l-222"></a><span class="no">`endif</span>
<a name="l-223"></a>
<a name="l-224"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">15</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">ifu_i0_cinst</span><span class="p">,</span>
<a name="l-225"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">15</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">ifu_i1_cinst</span><span class="p">,</span>
<a name="l-226"></a>
<a name="l-227"></a>
<a name="l-228"></a><span class="c1">/// Icache debug</span>
<a name="l-229"></a>   <span class="k">input</span>  <span class="n">cache_debug_pkt_t</span>        <span class="n">dec_tlu_ic_diag_pkt</span> <span class="p">,</span>
<a name="l-230"></a>   <span class="k">output</span> <span class="k">logic</span>                    <span class="n">ifu_ic_debug_rd_data_valid</span><span class="p">,</span>
<a name="l-231"></a>
<a name="l-232"></a>
<a name="l-233"></a>
<a name="l-234"></a>   <span class="k">input</span> <span class="k">logic</span> <span class="n">scan_mode</span>
<a name="l-235"></a>   <span class="p">);</span>
<a name="l-236"></a>
<a name="l-237"></a>   <span class="k">localparam</span> <span class="n">TAGWIDTH</span> <span class="o">=</span> <span class="mh">2</span> <span class="p">;</span>
<a name="l-238"></a>   <span class="k">localparam</span> <span class="n">IDWIDTH</span>  <span class="o">=</span> <span class="mh">2</span> <span class="p">;</span>
<a name="l-239"></a>
<a name="l-240"></a>   <span class="k">logic</span>                   <span class="n">ifu_fb_consume1</span><span class="p">,</span> <span class="n">ifu_fb_consume2</span><span class="p">;</span>
<a name="l-241"></a>   <span class="k">logic</span> <span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">1</span><span class="p">]</span>            <span class="n">ifc_fetch_addr_f2</span><span class="p">;</span>
<a name="l-242"></a>   <span class="k">logic</span>                   <span class="n">ifc_fetch_uncacheable_f1</span><span class="p">;</span>
<a name="l-243"></a>
<a name="l-244"></a>   <span class="k">logic</span> <span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>   <span class="n">ifu_fetch_val</span><span class="p">;</span>  <span class="c1">// valids on a 2B boundary, left justified [7] implies valid fetch</span>
<a name="l-245"></a>   <span class="k">logic</span> <span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">1</span><span class="p">]</span>  <span class="n">ifu_fetch_pc</span><span class="p">;</span>   <span class="c1">// starting pc of fetch</span>
<a name="l-246"></a>
<a name="l-247"></a>   <span class="k">logic</span> <span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">1</span><span class="p">]</span> <span class="n">ifc_fetch_addr_f1</span><span class="p">;</span>
<a name="l-248"></a>
<a name="l-249"></a>   <span class="k">logic</span>        <span class="n">ic_crit_wd_rdy</span><span class="p">;</span>
<a name="l-250"></a>   <span class="k">logic</span>        <span class="n">ic_write_stall</span><span class="p">;</span>
<a name="l-251"></a>   <span class="k">logic</span>        <span class="n">ic_dma_active</span><span class="p">;</span>
<a name="l-252"></a>   <span class="k">logic</span>        <span class="n">ifc_dma_access_ok</span><span class="p">;</span>
<a name="l-253"></a>   <span class="k">logic</span>        <span class="n">ifc_iccm_access_f1</span><span class="p">;</span>
<a name="l-254"></a>   <span class="k">logic</span>        <span class="n">ifc_region_acc_fault_f1</span><span class="p">;</span>
<a name="l-255"></a>   <span class="k">logic</span>        <span class="n">ic_access_fault_f2</span><span class="p">;</span>
<a name="l-256"></a>   <span class="k">logic</span>        <span class="n">ifu_ic_mb_empty</span><span class="p">;</span>
<a name="l-257"></a>
<a name="l-258"></a>
<a name="l-259"></a>   <span class="k">logic</span> <span class="n">ic_hit_f2</span><span class="p">;</span>
<a name="l-260"></a>
<a name="l-261"></a>   <span class="c1">// fetch control</span>
<a name="l-262"></a>   <span class="n">ifu_ifc_ctl</span> <span class="n">ifc</span> <span class="p">(.</span><span class="o">*</span>
<a name="l-263"></a>                    <span class="p">);</span>
<a name="l-264"></a>
<a name="l-265"></a>
<a name="l-266"></a><span class="no">`ifdef</span> <span class="n">RV_BTB_48</span>
<a name="l-267"></a>   <span class="k">logic</span> <span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">][</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">ifu_bp_way_f2</span><span class="p">;</span> <span class="c1">// way indication; right justified</span>
<a name="l-268"></a><span class="no">`else</span>
<a name="l-269"></a>   <span class="k">logic</span> <span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>  <span class="n">ifu_bp_way_f2</span><span class="p">;</span> <span class="c1">// way indication; right justified</span>
<a name="l-270"></a><span class="no">`endif</span>
<a name="l-271"></a>   <span class="k">logic</span>  <span class="n">ifu_bp_kill_next_f2</span><span class="p">;</span> <span class="c1">// kill next fetch; taken target found</span>
<a name="l-272"></a>   <span class="k">logic</span> <span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">1</span><span class="p">]</span> <span class="n">ifu_bp_btb_target_f2</span><span class="p">;</span> <span class="c1">//  predicted target PC</span>
<a name="l-273"></a>   <span class="k">logic</span> <span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">1</span><span class="p">]</span>  <span class="n">ifu_bp_inst_mask_f2</span><span class="p">;</span> <span class="c1">// tell ic which valids to kill because of a taken branch; right justified</span>
<a name="l-274"></a>   <span class="k">logic</span> <span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>  <span class="n">ifu_bp_hist1_f2</span><span class="p">;</span> <span class="c1">// history counters for all 4 potential branches; right justified</span>
<a name="l-275"></a>   <span class="k">logic</span> <span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>  <span class="n">ifu_bp_hist0_f2</span><span class="p">;</span> <span class="c1">// history counters for all 4 potential branches; right justified</span>
<a name="l-276"></a>   <span class="k">logic</span> <span class="p">[</span><span class="mh">11</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">ifu_bp_poffset_f2</span><span class="p">;</span> <span class="c1">// predicted target</span>
<a name="l-277"></a>   <span class="k">logic</span> <span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>  <span class="n">ifu_bp_ret_f2</span><span class="p">;</span> <span class="c1">// predicted ret ; right justified</span>
<a name="l-278"></a>   <span class="k">logic</span> <span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>  <span class="n">ifu_bp_pc4_f2</span><span class="p">;</span> <span class="c1">// pc4 indication; right justified</span>
<a name="l-279"></a>   <span class="k">logic</span> <span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>  <span class="n">ifu_bp_valid_f2</span><span class="p">;</span> <span class="c1">// branch valid, right justified</span>
<a name="l-280"></a>   <span class="k">logic</span> <span class="p">[</span><span class="no">`RV_BHT_GHR_RANGE</span><span class="p">]</span> <span class="n">ifu_bp_fghr_f2</span><span class="p">;</span>
<a name="l-281"></a>
<a name="l-282"></a>   <span class="c1">// branch predictor</span>
<a name="l-283"></a>   <span class="n">ifu_bp_ctl</span> <span class="n">bp</span> <span class="p">(.</span><span class="o">*</span><span class="p">);</span>
<a name="l-284"></a>
<a name="l-285"></a>
<a name="l-286"></a>   <span class="k">logic</span> <span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>   <span class="n">ic_fetch_val_f2</span><span class="p">;</span>
<a name="l-287"></a>   <span class="k">logic</span> <span class="p">[</span><span class="mh">127</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">ic_data_f2</span><span class="p">;</span>
<a name="l-288"></a>   <span class="k">logic</span> <span class="p">[</span><span class="mh">127</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">ifu_fetch_data</span><span class="p">;</span>
<a name="l-289"></a>   <span class="k">logic</span> <span class="n">ifc_fetch_req_f1_raw</span><span class="p">,</span> <span class="n">ifc_fetch_req_f1</span><span class="p">,</span> <span class="n">ifc_fetch_req_f2</span><span class="p">;</span>
<a name="l-290"></a>   <span class="k">logic</span> <span class="n">ic_rd_parity_final_err</span><span class="p">;</span>  <span class="c1">// This fetch has a  data_cache or tag  parity error.</span>
<a name="l-291"></a>   <span class="k">logic</span> <span class="n">iccm_rd_ecc_single_err</span><span class="p">;</span>  <span class="c1">// This fetch has an iccm single error.</span>
<a name="l-292"></a>   <span class="k">logic</span> <span class="n">iccm_rd_ecc_double_err</span><span class="p">;</span>  <span class="c1">// This fetch has an iccm double error.</span>
<a name="l-293"></a>
<a name="l-294"></a>   <span class="n">icache_err_pkt_t</span> <span class="n">ic_error_f2</span><span class="p">;</span>
<a name="l-295"></a>
<a name="l-296"></a>   <span class="k">logic</span>         <span class="n">ifu_icache_fetch_f2</span> <span class="p">;</span>
<a name="l-297"></a>   <span class="k">logic</span> <span class="p">[</span><span class="mh">16</span><span class="o">:</span><span class="mh">2</span><span class="p">]</span>  <span class="n">ifu_icache_error_index</span><span class="p">;</span>       <span class="c1">//  Index with parity error</span>
<a name="l-298"></a>   <span class="k">logic</span>         <span class="n">ifu_icache_error_val</span><span class="p">;</span>   <span class="c1">//  Parity error</span>
<a name="l-299"></a>   <span class="k">logic</span>         <span class="n">ifu_icache_sb_error_val</span><span class="p">;</span>
<a name="l-300"></a>
<a name="l-301"></a>   <span class="k">assign</span> <span class="n">ifu_fetch_data</span><span class="p">[</span><span class="mh">127</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">ic_data_f2</span><span class="p">[</span><span class="mh">127</span><span class="o">:</span><span class="mh">0</span><span class="p">];</span>
<a name="l-302"></a>   <span class="k">assign</span> <span class="n">ifu_fetch_val</span><span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">ic_fetch_val_f2</span><span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">];</span>
<a name="l-303"></a>   <span class="k">assign</span> <span class="n">ifu_fetch_pc</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">ifc_fetch_addr_f2</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">1</span><span class="p">];</span>
<a name="l-304"></a>
<a name="l-305"></a>   <span class="c1">// aligner</span>
<a name="l-306"></a>   <span class="n">ifu_aln_ctl</span> <span class="n">aln</span> <span class="p">(.</span><span class="o">*</span><span class="p">);</span>
<a name="l-307"></a>
<a name="l-308"></a>   <span class="c1">// icache</span>
<a name="l-309"></a>   <span class="n">ifu_mem_ctl</span> <span class="n">mem_ctl</span>
<a name="l-310"></a>     <span class="p">(.</span><span class="o">*</span><span class="p">,</span>
<a name="l-311"></a>      <span class="p">.</span><span class="n">fetch_addr_f1</span><span class="p">(</span><span class="n">ifc_fetch_addr_f1</span><span class="p">),</span>
<a name="l-312"></a>      <span class="p">.</span><span class="n">ifu_icache_error_index</span><span class="p">(</span><span class="n">ifu_icache_error_index</span><span class="p">[</span><span class="mh">16</span><span class="o">:</span><span class="mh">6</span><span class="p">]),</span>
<a name="l-313"></a>      <span class="p">.</span><span class="n">ic_hit_f2</span><span class="p">(</span><span class="n">ic_hit_f2</span><span class="p">),</span>
<a name="l-314"></a>      <span class="p">.</span><span class="n">ic_data_f2</span><span class="p">(</span><span class="n">ic_data_f2</span><span class="p">[</span><span class="mh">127</span><span class="o">:</span><span class="mh">0</span><span class="p">])</span>
<a name="l-315"></a>      <span class="p">);</span>
<a name="l-316"></a>
<a name="l-317"></a>
<a name="l-318"></a>
<a name="l-319"></a>   <span class="c1">// Performance debug info</span>
<a name="l-320"></a>   <span class="c1">//</span>
<a name="l-321"></a>   <span class="c1">//</span>
<a name="l-322"></a><span class="no">`ifdef</span> <span class="n">DUMP_BTB_ON</span>
<a name="l-323"></a>   <span class="k">logic</span>              <span class="n">exu_mp_valid</span><span class="p">;</span> <span class="c1">// conditional branch mispredict</span>
<a name="l-324"></a>   <span class="k">logic</span> <span class="n">exu_mp_way</span><span class="p">;</span> <span class="c1">// conditional branch mispredict</span>
<a name="l-325"></a>   <span class="k">logic</span> <span class="n">exu_mp_ataken</span><span class="p">;</span> <span class="c1">// direction is actual taken</span>
<a name="l-326"></a>   <span class="k">logic</span> <span class="n">exu_mp_boffset</span><span class="p">;</span> <span class="c1">// branch offsett</span>
<a name="l-327"></a>   <span class="k">logic</span> <span class="n">exu_mp_pc4</span><span class="p">;</span> <span class="c1">// branch is a 4B inst</span>
<a name="l-328"></a>   <span class="k">logic</span> <span class="n">exu_mp_call</span><span class="p">;</span> <span class="c1">// branch is a call inst</span>
<a name="l-329"></a>   <span class="k">logic</span> <span class="n">exu_mp_ret</span><span class="p">;</span> <span class="c1">// branch is a ret inst</span>
<a name="l-330"></a>   <span class="k">logic</span> <span class="n">exu_mp_ja</span><span class="p">;</span> <span class="c1">// branch is a jump always</span>
<a name="l-331"></a>   <span class="k">logic</span> <span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">exu_mp_hist</span><span class="p">;</span> <span class="c1">// new history</span>
<a name="l-332"></a>   <span class="k">logic</span> <span class="p">[</span><span class="mh">11</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">exu_mp_tgt</span><span class="p">;</span> <span class="c1">// target offset</span>
<a name="l-333"></a>   <span class="k">logic</span> <span class="p">[</span><span class="no">`RV_BTB_ADDR_HI</span><span class="o">:</span><span class="no">`RV_BTB_ADDR_LO</span><span class="p">]</span> <span class="n">exu_mp_addr</span><span class="p">;</span> <span class="c1">// BTB/BHT address</span>
<a name="l-334"></a>   <span class="k">logic</span> <span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                          <span class="n">exu_mp_bank</span><span class="p">;</span> <span class="c1">// write bank; based on branch PC[3:2]</span>
<a name="l-335"></a>   <span class="k">logic</span> <span class="p">[</span><span class="no">`RV_BTB_BTAG_SIZE</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">exu_mp_btag</span><span class="p">;</span> <span class="c1">// branch tag</span>
<a name="l-336"></a>   <span class="k">logic</span> <span class="p">[</span><span class="no">`RV_BHT_GHR_RANGE</span><span class="p">]</span> <span class="n">exu_mp_fghr</span><span class="p">;</span> <span class="c1">// original fetch ghr (for correcting dir)</span>
<a name="l-337"></a>
<a name="l-338"></a>   <span class="k">assign</span> <span class="n">exu_mp_valid</span> <span class="o">=</span> <span class="n">exu_mp_pkt</span><span class="p">.</span><span class="n">misp</span><span class="p">;</span> <span class="c1">// conditional branch mispredict</span>
<a name="l-339"></a>   <span class="k">assign</span> <span class="n">exu_mp_ataken</span> <span class="o">=</span> <span class="n">exu_mp_pkt</span><span class="p">.</span><span class="n">ataken</span><span class="p">;</span>  <span class="c1">// direction is actual taken</span>
<a name="l-340"></a>   <span class="k">assign</span> <span class="n">exu_mp_boffset</span> <span class="o">=</span> <span class="n">exu_mp_pkt</span><span class="p">.</span><span class="n">boffset</span><span class="p">;</span>  <span class="c1">// branch offset</span>
<a name="l-341"></a>   <span class="k">assign</span> <span class="n">exu_mp_pc4</span> <span class="o">=</span> <span class="n">exu_mp_pkt</span><span class="p">.</span><span class="n">pc4</span><span class="p">;</span>  <span class="c1">// branch is a 4B inst</span>
<a name="l-342"></a>   <span class="k">assign</span> <span class="n">exu_mp_call</span> <span class="o">=</span> <span class="n">exu_mp_pkt</span><span class="p">.</span><span class="n">pcall</span><span class="p">;</span>  <span class="c1">// branch is a call inst</span>
<a name="l-343"></a>   <span class="k">assign</span> <span class="n">exu_mp_ret</span> <span class="o">=</span> <span class="n">exu_mp_pkt</span><span class="p">.</span><span class="n">pret</span><span class="p">;</span>  <span class="c1">// branch is a ret inst</span>
<a name="l-344"></a>   <span class="k">assign</span> <span class="n">exu_mp_ja</span> <span class="o">=</span> <span class="n">exu_mp_pkt</span><span class="p">.</span><span class="n">pja</span><span class="p">;</span>  <span class="c1">// branch is a jump always</span>
<a name="l-345"></a>   <span class="k">assign</span> <span class="n">exu_mp_way</span> <span class="o">=</span> <span class="n">exu_mp_pkt</span><span class="p">.</span><span class="n">way</span><span class="p">;</span>  <span class="c1">// branch is a jump always</span>
<a name="l-346"></a>   <span class="k">assign</span> <span class="n">exu_mp_hist</span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">exu_mp_pkt</span><span class="p">.</span><span class="n">hist</span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">];</span>  <span class="c1">// new history</span>
<a name="l-347"></a>   <span class="k">assign</span> <span class="n">exu_mp_tgt</span><span class="p">[</span><span class="mh">11</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>  <span class="o">=</span> <span class="n">exu_mp_pkt</span><span class="p">.</span><span class="n">toffset</span><span class="p">[</span><span class="mh">11</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="p">;</span>  <span class="c1">// target offset</span>
<a name="l-348"></a>   <span class="k">assign</span> <span class="n">exu_mp_addr</span><span class="p">[</span><span class="no">`RV_BTB_ADDR_HI</span><span class="o">:</span><span class="no">`RV_BTB_ADDR_LO</span><span class="p">]</span>  <span class="o">=</span> <span class="n">exu_mp_pkt</span><span class="p">.</span><span class="n">index</span><span class="p">[</span><span class="no">`RV_BTB_ADDR_HI</span><span class="o">:</span><span class="no">`RV_BTB_ADDR_LO</span><span class="p">]</span> <span class="p">;</span>  <span class="c1">// BTB/BHT address</span>
<a name="l-349"></a>   <span class="k">assign</span> <span class="n">exu_mp_bank</span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>  <span class="o">=</span> <span class="n">exu_mp_pkt</span><span class="p">.</span><span class="n">bank</span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="p">;</span>  <span class="c1">// write bank = exu_mp_pkt.;  based on branch PC[3:2]</span>
<a name="l-350"></a>   <span class="k">assign</span> <span class="n">exu_mp_btag</span> <span class="o">=</span> <span class="n">exu_mp_pkt</span><span class="p">.</span><span class="n">btag</span><span class="p">[</span><span class="no">`RV_BTB_BTAG_SIZE</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="p">;</span>  <span class="c1">// branch tag</span>
<a name="l-351"></a>   <span class="k">assign</span> <span class="n">exu_mp_fghr</span><span class="p">[</span><span class="no">`RV_BHT_GHR_RANGE</span><span class="p">]</span>  <span class="o">=</span> <span class="n">exu_mp_pkt</span><span class="p">.</span><span class="n">fghr</span><span class="p">[</span><span class="no">`RV_BHT_GHR_RANGE</span><span class="p">]</span> <span class="p">;</span>  <span class="c1">// original fetch ghr (for correcting dir)</span>
<a name="l-352"></a>
<a name="l-353"></a>   <span class="k">logic</span> <span class="p">[</span><span class="no">`RV_BTB_ADDR_HI</span><span class="o">:</span><span class="no">`RV_BTB_ADDR_LO</span><span class="p">]</span> <span class="n">btb_rd_addr_f2</span><span class="p">;</span>
<a name="l-354"></a><span class="cp"> `define DEC `CPU_TOP.dec</span>
<a name="l-355"></a><span class="cp"> `define EXU `CPU_TOP.exu</span>
<a name="l-356"></a>   <span class="n">rvbtb_addr_hash</span> <span class="n">f2hash</span><span class="p">(.</span><span class="n">pc</span><span class="p">(</span><span class="n">ifc_fetch_addr_f2</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">1</span><span class="p">]),</span> <span class="p">.</span><span class="n">hash</span><span class="p">(</span><span class="n">btb_rd_addr_f2</span><span class="p">[</span><span class="no">`RV_BTB_ADDR_HI</span><span class="o">:</span><span class="no">`RV_BTB_ADDR_LO</span><span class="p">]));</span>
<a name="l-357"></a>   <span class="k">logic</span> <span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">mppc_ns</span><span class="p">,</span> <span class="n">mppc</span><span class="p">;</span>
<a name="l-358"></a>   <span class="k">assign</span> <span class="n">mppc_ns</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">1</span><span class="p">]</span> <span class="o">=</span> <span class="no">`EXU</span><span class="p">.</span><span class="n">exu_i0_flush_upper_e1</span> <span class="o">?</span> <span class="no">`DEC</span><span class="p">.</span><span class="n">decode</span><span class="p">.</span><span class="n">i0_pc_e1</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">1</span><span class="p">]</span> <span class="o">:</span> <span class="p">(</span><span class="no">`EXU</span><span class="p">.</span><span class="n">exu_i1_flush_upper_e1</span> <span class="o">?</span> <span class="no">`DEC</span><span class="p">.</span><span class="n">decode</span><span class="p">.</span><span class="n">i1_pc_e1</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">1</span><span class="p">]</span> <span class="o">:</span> <span class="p">(</span><span class="no">`EXU</span><span class="p">.</span><span class="n">exu_i0_flush_lower_e4</span> <span class="o">?</span>  <span class="no">`DEC</span><span class="p">.</span><span class="n">decode</span><span class="p">.</span><span class="n">i0_pc_e4</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">1</span><span class="p">]</span> <span class="o">:</span>  <span class="no">`DEC</span><span class="p">.</span><span class="n">decode</span><span class="p">.</span><span class="n">i1_pc_e4</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">1</span><span class="p">]));</span>
<a name="l-359"></a>   <span class="k">assign</span> <span class="n">mppc_ns</span><span class="p">[</span><span class="mh">0</span><span class="p">]</span> <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<a name="l-360"></a>   <span class="k">logic</span> <span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">ic_rd_hit_f2</span><span class="p">;</span>
<a name="l-361"></a>   <span class="n">rvdff</span> <span class="p">#(</span><span class="mh">36</span><span class="p">)</span>  <span class="n">junk_ff</span> <span class="p">(.</span><span class="o">*</span><span class="p">,</span> <span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">free_clk</span><span class="p">),</span> <span class="p">.</span><span class="n">din</span><span class="p">({</span><span class="n">mppc_ns</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">],</span> <span class="n">mem_ctl</span><span class="p">.</span><span class="n">ic_rd_hit</span><span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]}),</span> <span class="p">.</span><span class="n">dout</span><span class="p">({</span><span class="n">mppc</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">],</span><span class="n">ic_rd_hit_f2</span><span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]}));</span>
<a name="l-362"></a><span class="k">logic</span> <span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">tmp_bnk</span><span class="p">;</span>
<a name="l-363"></a><span class="k">assign</span> <span class="n">tmp_bnk</span><span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">encode8_3</span><span class="p">(</span><span class="n">bp</span><span class="p">.</span><span class="n">btb_sel_f2</span><span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]);</span>
<a name="l-364"></a>   <span class="k">always</span> <span class="p">@(</span><span class="k">negedge</span> <span class="n">clk</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-365"></a>      <span class="k">if</span><span class="p">(</span><span class="no">`DEC</span><span class="p">.</span><span class="n">tlu</span><span class="p">.</span><span class="n">mcyclel</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="o">==</span> <span class="mh">32&#39;h0000</span><span class="n">_0010</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-366"></a>         <span class="nb">$display</span><span class="p">(</span><span class="s">&quot;BTB_CONFIG: %d&quot;</span><span class="p">,</span><span class="no">`RV_BTB_ARRAY_DEPTH</span><span class="o">*</span><span class="mh">4</span><span class="p">);</span>
<a name="l-367"></a>         <span class="no">`ifndef</span> <span class="n">BP_NOGSHARE</span>
<a name="l-368"></a>         <span class="nb">$display</span><span class="p">(</span><span class="s">&quot;BHT_CONFIG: %d gshare: 1&quot;</span><span class="p">,</span><span class="no">`RV_BHT_ARRAY_DEPTH</span><span class="o">*</span><span class="mh">4</span><span class="p">);</span>
<a name="l-369"></a>         <span class="no">`else</span>
<a name="l-370"></a>         <span class="nb">$display</span><span class="p">(</span><span class="s">&quot;BHT_CONFIG: %d gshare: 0&quot;</span><span class="p">,</span><span class="no">`RV_BHT_ARRAY_DEPTH</span><span class="o">*</span><span class="mh">4</span><span class="p">);</span>
<a name="l-371"></a>         <span class="no">`endif</span>
<a name="l-372"></a>         <span class="nb">$display</span><span class="p">(</span><span class="s">&quot;RS_CONFIG: %d&quot;</span><span class="p">,</span> <span class="no">`RV_RET_STACK_SIZE</span><span class="p">);</span>
<a name="l-373"></a>      <span class="k">end</span>
<a name="l-374"></a>       <span class="k">if</span><span class="p">(</span><span class="n">exu_flush_final</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="n">dec_tlu_br0_wb_pkt</span><span class="p">.</span><span class="n">br_error</span> <span class="o">|</span> <span class="n">dec_tlu_br0_wb_pkt</span><span class="p">.</span><span class="n">br_start_error</span> <span class="o">|</span> <span class="n">dec_tlu_br1_wb_pkt</span><span class="p">.</span><span class="n">br_error</span> <span class="o">|</span> <span class="n">dec_tlu_br1_wb_pkt</span><span class="p">.</span><span class="n">br_start_error</span><span class="p">)</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">exu_mp_pkt</span><span class="p">.</span><span class="n">misp</span> <span class="o">|</span> <span class="n">exu_mp_pkt</span><span class="p">.</span><span class="n">ataken</span><span class="p">))</span>
<a name="l-375"></a>         <span class="nb">$display</span><span class="p">(</span><span class="s">&quot;%7d BTB_MP  : index: %0h bank: %0h call: %b ret: %b ataken: %b hist: %h valid: %b tag: %h targ: %h eghr: %b pred: %b ghr_index: %h brpc: %h way: %h&quot;</span><span class="p">,</span> <span class="no">`DEC</span><span class="p">.</span><span class="n">tlu</span><span class="p">.</span><span class="n">mcyclel</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="o">+</span><span class="mh">32&#39;ha</span><span class="p">,</span> <span class="n">exu_mp_addr</span><span class="p">[</span><span class="no">`RV_BTB_ADDR_HI</span><span class="o">:</span><span class="no">`RV_BTB_ADDR_LO</span><span class="p">],</span> <span class="n">exu_mp_bank</span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">],</span> <span class="n">exu_mp_call</span><span class="p">,</span> <span class="n">exu_mp_ret</span><span class="p">,</span> <span class="n">exu_mp_ataken</span><span class="p">,</span> <span class="n">exu_mp_hist</span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">],</span> <span class="n">exu_mp_valid</span><span class="p">,</span> <span class="n">exu_mp_pkt</span><span class="p">.</span><span class="n">btag</span><span class="p">[</span><span class="no">`RV_BTB_BTAG_SIZE</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">],</span> <span class="p">{</span><span class="n">exu_flush_path_final</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">1</span><span class="p">],</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">},</span> <span class="n">exu_mp_eghr</span><span class="p">[</span><span class="no">`RV_BHT_GHR_RANGE</span><span class="p">],</span> <span class="n">exu_mp_valid</span><span class="p">,</span> <span class="n">bp</span><span class="p">.</span><span class="n">bht_wr_addr0</span><span class="p">,</span> <span class="n">mppc</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">],</span> <span class="n">exu_mp_pkt</span><span class="p">.</span><span class="n">way</span><span class="p">);</span>
<a name="l-376"></a>     <span class="k">for</span><span class="p">(</span><span class="k">int</span> <span class="n">i</span> <span class="o">=</span> <span class="mh">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mh">8</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-377"></a>      <span class="k">if</span><span class="p">(</span><span class="n">ifu_bp_valid_f2</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">&amp;</span> <span class="n">ifc_fetch_req_f2</span><span class="p">)</span>
<a name="l-378"></a>        <span class="nb">$display</span><span class="p">(</span><span class="s">&quot;%7d BTB_HIT : index: %0h bank: %0h call: %b ret: %b taken: %b strength: %b tag: %h targ: %h ghr: %4b ghr_index: %h way: %h&quot;</span><span class="p">,</span> <span class="no">`DEC</span><span class="p">.</span><span class="n">tlu</span><span class="p">.</span><span class="n">mcyclel</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="o">+</span><span class="mh">32&#39;ha</span><span class="p">,</span><span class="n">btb_rd_addr_f2</span><span class="p">[</span><span class="no">`RV_BTB_ADDR_HI</span><span class="o">:</span><span class="no">`RV_BTB_ADDR_LO</span><span class="p">],</span><span class="n">encode8_3</span><span class="p">(</span><span class="n">bp</span><span class="p">.</span><span class="n">btb_sel_f2</span><span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]),</span> <span class="n">bp</span><span class="p">.</span><span class="n">btb_rd_call_f2</span><span class="p">,</span> <span class="n">bp</span><span class="p">.</span><span class="n">btb_rd_ret_f2</span><span class="p">,</span> <span class="n">ifu_bp_hist1_f2</span><span class="p">[</span><span class="n">tmp_bnk</span><span class="p">],</span> <span class="n">ifu_bp_hist0_f2</span><span class="p">[</span><span class="n">tmp_bnk</span><span class="p">],</span> <span class="n">bp</span><span class="p">.</span><span class="n">fetch_rd_tag_f2</span><span class="p">[</span><span class="no">`RV_BTB_BTAG_SIZE</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">],</span> <span class="p">{</span><span class="n">ifu_bp_btb_target_f2</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">1</span><span class="p">],</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">},</span> <span class="n">bp</span><span class="p">.</span><span class="n">fghr</span><span class="p">[</span><span class="no">`RV_BHT_GHR_RANGE</span><span class="p">],</span> <span class="n">bp</span><span class="p">.</span><span class="n">bht_rd_addr_f1</span><span class="p">,</span> <span class="n">ifu_bp_way_f2</span><span class="p">[</span><span class="n">tmp_bnk</span><span class="p">]);</span>
<a name="l-379"></a>     <span class="k">end</span>
<a name="l-380"></a><span class="no">`ifdef</span> <span class="n">RV_BTB_48</span>
<a name="l-381"></a>      <span class="k">for</span><span class="p">(</span><span class="k">int</span> <span class="n">y</span> <span class="o">=</span> <span class="mh">0</span><span class="p">;</span> <span class="n">y</span> <span class="o">&lt;</span> <span class="mh">4</span><span class="p">;</span> <span class="n">y</span><span class="o">++</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-382"></a>         <span class="k">for</span><span class="p">(</span><span class="k">int</span> <span class="n">z</span> <span class="o">=</span> <span class="mh">0</span><span class="p">;</span> <span class="n">z</span> <span class="o">&lt;</span> <span class="mh">4</span><span class="p">;</span> <span class="n">z</span><span class="o">++</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-383"></a>            <span class="k">if</span><span class="p">(</span><span class="n">bp</span><span class="p">.</span><span class="n">lru_bank_sel</span><span class="p">[</span><span class="n">y</span><span class="p">][</span><span class="n">z</span><span class="p">])</span>
<a name="l-384"></a>              <span class="nb">$display</span><span class="p">(</span><span class="s">&quot;%7d BTB_LRU: index: %0h bank: %0h newlru %h&quot;</span><span class="p">,</span> <span class="no">`DEC</span><span class="p">.</span><span class="n">tlu</span><span class="p">.</span><span class="n">mcyclel</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="o">+</span><span class="mh">32&#39;ha</span><span class="p">,</span> <span class="n">z</span><span class="p">,</span><span class="n">y</span><span class="p">,</span><span class="n">bp</span><span class="p">.</span><span class="n">lru_bank_wr_data</span><span class="p">[</span><span class="n">y</span><span class="p">][</span><span class="n">z</span><span class="p">]);</span>
<a name="l-385"></a>         <span class="k">end</span>
<a name="l-386"></a>      <span class="k">end</span>
<a name="l-387"></a><span class="no">`endif</span>
<a name="l-388"></a>      <span class="k">if</span><span class="p">(</span><span class="n">dec_tlu_br0_wb_pkt</span><span class="p">.</span><span class="n">valid</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="n">dec_tlu_br0_wb_pkt</span><span class="p">.</span><span class="n">br_error</span> <span class="o">|</span> <span class="n">dec_tlu_br0_wb_pkt</span><span class="p">.</span><span class="n">br_start_error</span><span class="p">))</span>
<a name="l-389"></a>        <span class="nb">$display</span><span class="p">(</span><span class="s">&quot;%7d BTB_UPD0: ghr_index: %0h bank: %0h hist: %h  way: %h&quot;</span><span class="p">,</span> <span class="no">`DEC</span><span class="p">.</span><span class="n">tlu</span><span class="p">.</span><span class="n">mcyclel</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="o">+</span><span class="mh">32&#39;ha</span><span class="p">,</span><span class="n">bp</span><span class="p">.</span><span class="n">br0_hashed_wb</span><span class="p">[</span><span class="no">`RV_BHT_ADDR_HI</span><span class="o">:</span><span class="no">`RV_BHT_ADDR_LO</span><span class="p">],{</span><span class="n">dec_tlu_br0_wb_pkt</span><span class="p">.</span><span class="n">bank</span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">],</span><span class="n">dec_tlu_br0_wb_pkt</span><span class="p">.</span><span class="n">middle</span><span class="p">},</span> <span class="n">dec_tlu_br0_wb_pkt</span><span class="p">.</span><span class="n">hist</span><span class="p">,</span> <span class="n">dec_tlu_br0_wb_pkt</span><span class="p">.</span><span class="n">way</span><span class="p">);</span>
<a name="l-390"></a>      <span class="k">if</span><span class="p">(</span><span class="n">dec_tlu_br1_wb_pkt</span><span class="p">.</span><span class="n">valid</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="n">dec_tlu_br1_wb_pkt</span><span class="p">.</span><span class="n">br_error</span> <span class="o">|</span> <span class="n">dec_tlu_br1_wb_pkt</span><span class="p">.</span><span class="n">br_start_error</span><span class="p">))</span>
<a name="l-391"></a>        <span class="nb">$display</span><span class="p">(</span><span class="s">&quot;%7d BTB_UPD1: ghr_index: %0h bank: %0h hist: %h  way: %h&quot;</span><span class="p">,</span> <span class="no">`DEC</span><span class="p">.</span><span class="n">tlu</span><span class="p">.</span><span class="n">mcyclel</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="o">+</span><span class="mh">32&#39;ha</span><span class="p">,</span><span class="n">bp</span><span class="p">.</span><span class="n">br1_hashed_wb</span><span class="p">[</span><span class="no">`RV_BHT_ADDR_HI</span><span class="o">:</span><span class="no">`RV_BHT_ADDR_LO</span><span class="p">],{</span><span class="n">dec_tlu_br1_wb_pkt</span><span class="p">.</span><span class="n">bank</span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">],</span><span class="n">dec_tlu_br1_wb_pkt</span><span class="p">.</span><span class="n">middle</span><span class="p">},</span> <span class="n">dec_tlu_br1_wb_pkt</span><span class="p">.</span><span class="n">hist</span><span class="p">,</span> <span class="n">dec_tlu_br1_wb_pkt</span><span class="p">.</span><span class="n">way</span><span class="p">);</span>
<a name="l-392"></a>      <span class="k">if</span><span class="p">(</span><span class="n">dec_tlu_br0_wb_pkt</span><span class="p">.</span><span class="n">br_error</span> <span class="o">|</span> <span class="n">dec_tlu_br0_wb_pkt</span><span class="p">.</span><span class="n">br_start_error</span><span class="p">)</span>
<a name="l-393"></a>        <span class="nb">$display</span><span class="p">(</span><span class="s">&quot;%7d BTB_ERR0: index: %0h bank: %0h start: %b rfpc: %h way: %h&quot;</span><span class="p">,</span> <span class="no">`DEC</span><span class="p">.</span><span class="n">tlu</span><span class="p">.</span><span class="n">mcyclel</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="o">+</span><span class="mh">32&#39;ha</span><span class="p">,</span><span class="n">dec_tlu_br0_wb_pkt</span><span class="p">.</span><span class="n">index</span><span class="p">[</span><span class="no">`RV_BTB_ADDR_HI</span><span class="o">:</span><span class="no">`RV_BTB_ADDR_LO</span><span class="p">],</span><span class="n">dec_tlu_br0_wb_pkt</span><span class="p">.</span><span class="n">bank</span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">],</span> <span class="n">dec_tlu_br0_wb_pkt</span><span class="p">.</span><span class="n">br_start_error</span><span class="p">,</span> <span class="p">{</span><span class="n">exu_flush_path_final</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">1</span><span class="p">],</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">},</span> <span class="n">dec_tlu_br0_wb_pkt</span><span class="p">.</span><span class="n">way</span><span class="p">);</span>
<a name="l-394"></a>      <span class="k">if</span><span class="p">(</span><span class="n">dec_tlu_br1_wb_pkt</span><span class="p">.</span><span class="n">br_error</span> <span class="o">|</span> <span class="n">dec_tlu_br1_wb_pkt</span><span class="p">.</span><span class="n">br_start_error</span><span class="p">)</span>
<a name="l-395"></a>        <span class="nb">$display</span><span class="p">(</span><span class="s">&quot;%7d BTB_ERR1: index: %0h bank: %0h start: %b rfpc: %h way: %h&quot;</span><span class="p">,</span> <span class="no">`DEC</span><span class="p">.</span><span class="n">tlu</span><span class="p">.</span><span class="n">mcyclel</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="o">+</span><span class="mh">32&#39;ha</span><span class="p">,</span><span class="n">dec_tlu_br1_wb_pkt</span><span class="p">.</span><span class="n">index</span><span class="p">[</span><span class="no">`RV_BTB_ADDR_HI</span><span class="o">:</span><span class="no">`RV_BTB_ADDR_LO</span><span class="p">],</span><span class="n">dec_tlu_br1_wb_pkt</span><span class="p">.</span><span class="n">bank</span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">],</span> <span class="n">dec_tlu_br1_wb_pkt</span><span class="p">.</span><span class="n">br_start_error</span><span class="p">,</span> <span class="p">{</span><span class="n">exu_flush_path_final</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">1</span><span class="p">],</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">},</span> <span class="n">dec_tlu_br1_wb_pkt</span><span class="p">.</span><span class="n">way</span><span class="p">);</span>
<a name="l-396"></a>   <span class="k">end</span> <span class="c1">// always @ (negedge clk)</span>
<a name="l-397"></a>      <span class="k">function</span> <span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">encode8_3</span><span class="p">;</span>
<a name="l-398"></a>      <span class="k">input</span> <span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">in</span><span class="p">;</span>
<a name="l-399"></a>
<a name="l-400"></a>      <span class="n">encode8_3</span><span class="p">[</span><span class="mh">2</span><span class="p">]</span> <span class="o">=</span> <span class="o">|</span><span class="n">in</span><span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">4</span><span class="p">];</span>
<a name="l-401"></a>      <span class="n">encode8_3</span><span class="p">[</span><span class="mh">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">in</span><span class="p">[</span><span class="mh">7</span><span class="p">]</span> <span class="o">|</span> <span class="n">in</span><span class="p">[</span><span class="mh">6</span><span class="p">]</span> <span class="o">|</span> <span class="n">in</span><span class="p">[</span><span class="mh">3</span><span class="p">]</span> <span class="o">|</span> <span class="n">in</span><span class="p">[</span><span class="mh">2</span><span class="p">];</span>
<a name="l-402"></a>      <span class="n">encode8_3</span><span class="p">[</span><span class="mh">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">in</span><span class="p">[</span><span class="mh">7</span><span class="p">]</span> <span class="o">|</span> <span class="n">in</span><span class="p">[</span><span class="mh">5</span><span class="p">]</span> <span class="o">|</span> <span class="n">in</span><span class="p">[</span><span class="mh">3</span><span class="p">]</span> <span class="o">|</span> <span class="n">in</span><span class="p">[</span><span class="mh">1</span><span class="p">];</span>
<a name="l-403"></a>
<a name="l-404"></a>   <span class="k">endfunction</span>
<a name="l-405"></a><span class="no">`endif</span>
<a name="l-406"></a><span class="k">endmodule</span> <span class="c1">// ifu</span>
</pre></div>
</td></tr></table>
  </body>
</html>