Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date              : Wed Mar 20 22:08:53 2019
| Host              : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command           : report_timing_summary -setup -nworst 5 -max_paths 5 -file timing_setup.txt
| Design            : wrapper
| Device            : xcvu9p-flgc2104
| Speed File        : -1  PRODUCTION 1.20 05-21-2018
| Temperature Grade : E
-------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.700        0.000                      0                   82        1.511        0.000                       0                   241  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
clk          {0.000 1.786}        3.572           279.955         
clk_wrapper  {0.000 500.000}      1000.000        1.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.700        0.000                      0                   82        1.511        0.000                       0                    97  
clk_wrapper                                                                             498.562        0.000                       0                   144  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.700ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.700ns  (required time - arrival time)
  Source:                 shift_reg_tap_i/sr_p.sr_1[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[83]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.572ns  (clk rise@3.572ns - clk rise@0.000ns)
  Data Path Delay:        2.753ns  (logic 0.626ns (22.739%)  route 2.127ns (77.261%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.601ns = ( 6.173 - 3.572 ) 
    Source Clock Delay      (SCD):    3.153ns
    Clock Pessimism Removal (CPR):    0.442ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.012ns (routing 1.014ns, distribution 0.998ns)
  Clock Net Delay (Destination): 1.771ns (routing 0.926ns, distribution 0.845ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=96, routed)          2.012     3.153    shift_reg_tap_i/clk_c
    SLICE_X111Y541       FDRE                                         r  shift_reg_tap_i/sr_p.sr_1[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y541       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     3.249 f  shift_reg_tap_i/sr_p.sr_1[10]/Q
                         net (fo=39, routed)          0.481     3.730    dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_sort_high/genblk1.bitonic_sort_low/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.cmp_g[0].compare_i/input_slr[10]
    SLICE_X110Y537       LUT4 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.084     3.814 f  dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_sort_high/genblk1.bitonic_sort_low/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.cmp_g[0].compare_i/s1.pt_a0_lut6_2_o5_lut6_2_o5[0]/O
                         net (fo=20, routed)          0.239     4.053    dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.bitonic_merge_low/genblk1.cmp_g[1].compare_i/un1_bitonic_sort_low_0
    SLICE_X110Y537       LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.039     4.092 f  dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.bitonic_merge_low/genblk1.cmp_g[1].compare_i/s1.pttt_m3_e/O
                         net (fo=24, routed)          0.532     4.624    dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.cmp_g[5].compare_i/un1_compare_i_7_0
    SLICE_X105Y539       LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.080     4.704 r  dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.cmp_g[5].compare_i/s1.pt_0_0_a0_1_tz_lut6_2_o5_lut6_2_o5[0]/O
                         net (fo=5, routed)           0.269     4.973    dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.cmp_g[5].compare_i/pt_N_5_mux
    SLICE_X106Y539       LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.114     5.087 r  dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.cmp_g[5].compare_i/s1.pt_0_0_a0[0]/O
                         net (fo=8, routed)           0.241     5.328    dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.bitonic_merge_low/genblk1.cmp_g[1].compare_i/idx2_1_0
    SLICE_X108Y541       LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.113     5.441 r  dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.bitonic_merge_low/genblk1.cmp_g[1].compare_i/s0.idx[2]/O
                         net (fo=1, routed)           0.307     5.748    dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.bitonic_merge_low/genblk1.bitonic_merge_low/genblk1.cmp_g[0].compare_i/idx_3_0
    SLICE_X106Y544       LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.100     5.848 r  dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.bitonic_merge_low/genblk1.bitonic_merge_low/genblk1.cmp_g[0].compare_i/s0.idx[2]/O
                         net (fo=1, routed)           0.058     5.906    shift_reg_tap_o/idx_11_0_d0
    SLICE_X106Y544       FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[83]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.572     3.572 r  
    AV33                                              0.000     3.572 r  clk (IN)
                         net (fo=0)                   0.000     3.572    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     4.082 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.082    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.082 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     4.378    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.402 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=96, routed)          1.771     6.173    shift_reg_tap_o/clk_c
    SLICE_X106Y544       FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[83]/C
                         clock pessimism              0.442     6.615    
                         clock uncertainty           -0.035     6.579    
    SLICE_X106Y544       FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.027     6.606    shift_reg_tap_o/sr_p.sr_1[83]
  -------------------------------------------------------------------
                         required time                          6.606    
                         arrival time                          -5.906    
  -------------------------------------------------------------------
                         slack                                  0.700    

Slack (MET) :             0.700ns  (required time - arrival time)
  Source:                 shift_reg_tap_i/sr_p.sr_1[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[83]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.572ns  (clk rise@3.572ns - clk rise@0.000ns)
  Data Path Delay:        2.753ns  (logic 0.626ns (22.739%)  route 2.127ns (77.261%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.601ns = ( 6.173 - 3.572 ) 
    Source Clock Delay      (SCD):    3.153ns
    Clock Pessimism Removal (CPR):    0.442ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.012ns (routing 1.014ns, distribution 0.998ns)
  Clock Net Delay (Destination): 1.771ns (routing 0.926ns, distribution 0.845ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=96, routed)          2.012     3.153    shift_reg_tap_i/clk_c
    SLICE_X111Y541       FDRE                                         r  shift_reg_tap_i/sr_p.sr_1[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y541       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     3.249 r  shift_reg_tap_i/sr_p.sr_1[10]/Q
                         net (fo=39, routed)          0.481     3.730    dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_sort_high/genblk1.bitonic_sort_low/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.cmp_g[0].compare_i/input_slr[10]
    SLICE_X110Y537       LUT4 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.084     3.814 r  dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_sort_high/genblk1.bitonic_sort_low/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.cmp_g[0].compare_i/s1.pt_a0_lut6_2_o5_lut6_2_o5[0]/O
                         net (fo=20, routed)          0.239     4.053    dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.bitonic_merge_low/genblk1.cmp_g[1].compare_i/un1_bitonic_sort_low_0
    SLICE_X110Y537       LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.039     4.092 r  dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.bitonic_merge_low/genblk1.cmp_g[1].compare_i/s1.pttt_m3_e/O
                         net (fo=24, routed)          0.532     4.624    dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.cmp_g[5].compare_i/un1_compare_i_7_0
    SLICE_X105Y539       LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.080     4.704 f  dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.cmp_g[5].compare_i/s1.pt_0_0_a0_1_tz_lut6_2_o5_lut6_2_o5[0]/O
                         net (fo=5, routed)           0.269     4.973    dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.cmp_g[5].compare_i/pt_N_5_mux
    SLICE_X106Y539       LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.114     5.087 f  dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.cmp_g[5].compare_i/s1.pt_0_0_a0[0]/O
                         net (fo=8, routed)           0.241     5.328    dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.bitonic_merge_low/genblk1.cmp_g[1].compare_i/idx2_1_0
    SLICE_X108Y541       LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.113     5.441 r  dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.bitonic_merge_low/genblk1.cmp_g[1].compare_i/s0.idx[2]/O
                         net (fo=1, routed)           0.307     5.748    dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.bitonic_merge_low/genblk1.bitonic_merge_low/genblk1.cmp_g[0].compare_i/idx_3_0
    SLICE_X106Y544       LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.100     5.848 r  dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.bitonic_merge_low/genblk1.bitonic_merge_low/genblk1.cmp_g[0].compare_i/s0.idx[2]/O
                         net (fo=1, routed)           0.058     5.906    shift_reg_tap_o/idx_11_0_d0
    SLICE_X106Y544       FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[83]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.572     3.572 r  
    AV33                                              0.000     3.572 r  clk (IN)
                         net (fo=0)                   0.000     3.572    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     4.082 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.082    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.082 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     4.378    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.402 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=96, routed)          1.771     6.173    shift_reg_tap_o/clk_c
    SLICE_X106Y544       FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[83]/C
                         clock pessimism              0.442     6.615    
                         clock uncertainty           -0.035     6.579    
    SLICE_X106Y544       FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.027     6.606    shift_reg_tap_o/sr_p.sr_1[83]
  -------------------------------------------------------------------
                         required time                          6.606    
                         arrival time                          -5.906    
  -------------------------------------------------------------------
                         slack                                  0.700    

Slack (MET) :             0.700ns  (required time - arrival time)
  Source:                 shift_reg_tap_i/sr_p.sr_1[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[83]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.572ns  (clk rise@3.572ns - clk rise@0.000ns)
  Data Path Delay:        2.753ns  (logic 0.626ns (22.739%)  route 2.127ns (77.261%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.601ns = ( 6.173 - 3.572 ) 
    Source Clock Delay      (SCD):    3.153ns
    Clock Pessimism Removal (CPR):    0.442ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.012ns (routing 1.014ns, distribution 0.998ns)
  Clock Net Delay (Destination): 1.771ns (routing 0.926ns, distribution 0.845ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=96, routed)          2.012     3.153    shift_reg_tap_i/clk_c
    SLICE_X111Y541       FDRE                                         r  shift_reg_tap_i/sr_p.sr_1[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y541       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     3.249 f  shift_reg_tap_i/sr_p.sr_1[10]/Q
                         net (fo=39, routed)          0.481     3.730    dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_sort_high/genblk1.bitonic_sort_low/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.cmp_g[0].compare_i/input_slr[10]
    SLICE_X110Y537       LUT4 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.084     3.814 f  dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_sort_high/genblk1.bitonic_sort_low/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.cmp_g[0].compare_i/s1.pt_a0_lut6_2_o5_lut6_2_o5[0]/O
                         net (fo=20, routed)          0.239     4.053    dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.bitonic_merge_low/genblk1.cmp_g[1].compare_i/un1_bitonic_sort_low_0
    SLICE_X110Y537       LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.039     4.092 f  dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.bitonic_merge_low/genblk1.cmp_g[1].compare_i/s1.pttt_m3_e/O
                         net (fo=24, routed)          0.532     4.624    dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.cmp_g[5].compare_i/un1_compare_i_7_0
    SLICE_X105Y539       LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.080     4.704 r  dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.cmp_g[5].compare_i/s1.pt_0_0_a0_1_tz_lut6_2_o5_lut6_2_o5[0]/O
                         net (fo=5, routed)           0.269     4.973    dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.cmp_g[5].compare_i/pt_N_5_mux
    SLICE_X106Y539       LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.114     5.087 r  dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.cmp_g[5].compare_i/s1.pt_0_0_a0[0]/O
                         net (fo=8, routed)           0.241     5.328    dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.bitonic_merge_low/genblk1.cmp_g[1].compare_i/idx2_1_0
    SLICE_X108Y541       LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.113     5.441 f  dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.bitonic_merge_low/genblk1.cmp_g[1].compare_i/s0.idx[2]/O
                         net (fo=1, routed)           0.307     5.748    dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.bitonic_merge_low/genblk1.bitonic_merge_low/genblk1.cmp_g[0].compare_i/idx_3_0
    SLICE_X106Y544       LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.100     5.848 f  dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.bitonic_merge_low/genblk1.bitonic_merge_low/genblk1.cmp_g[0].compare_i/s0.idx[2]/O
                         net (fo=1, routed)           0.058     5.906    shift_reg_tap_o/idx_11_0_d0
    SLICE_X106Y544       FDRE                                         f  shift_reg_tap_o/sr_p.sr_1[83]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.572     3.572 r  
    AV33                                              0.000     3.572 r  clk (IN)
                         net (fo=0)                   0.000     3.572    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     4.082 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.082    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.082 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     4.378    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.402 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=96, routed)          1.771     6.173    shift_reg_tap_o/clk_c
    SLICE_X106Y544       FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[83]/C
                         clock pessimism              0.442     6.615    
                         clock uncertainty           -0.035     6.579    
    SLICE_X106Y544       FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.027     6.606    shift_reg_tap_o/sr_p.sr_1[83]
  -------------------------------------------------------------------
                         required time                          6.606    
                         arrival time                          -5.906    
  -------------------------------------------------------------------
                         slack                                  0.700    

Slack (MET) :             0.700ns  (required time - arrival time)
  Source:                 shift_reg_tap_i/sr_p.sr_1[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[83]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.572ns  (clk rise@3.572ns - clk rise@0.000ns)
  Data Path Delay:        2.753ns  (logic 0.626ns (22.739%)  route 2.127ns (77.261%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.601ns = ( 6.173 - 3.572 ) 
    Source Clock Delay      (SCD):    3.153ns
    Clock Pessimism Removal (CPR):    0.442ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.012ns (routing 1.014ns, distribution 0.998ns)
  Clock Net Delay (Destination): 1.771ns (routing 0.926ns, distribution 0.845ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=96, routed)          2.012     3.153    shift_reg_tap_i/clk_c
    SLICE_X111Y541       FDRE                                         r  shift_reg_tap_i/sr_p.sr_1[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y541       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     3.249 r  shift_reg_tap_i/sr_p.sr_1[10]/Q
                         net (fo=39, routed)          0.481     3.730    dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_sort_high/genblk1.bitonic_sort_low/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.cmp_g[0].compare_i/input_slr[10]
    SLICE_X110Y537       LUT4 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.084     3.814 r  dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_sort_high/genblk1.bitonic_sort_low/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.cmp_g[0].compare_i/s1.pt_a0_lut6_2_o5_lut6_2_o5[0]/O
                         net (fo=20, routed)          0.239     4.053    dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.bitonic_merge_low/genblk1.cmp_g[1].compare_i/un1_bitonic_sort_low_0
    SLICE_X110Y537       LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.039     4.092 r  dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.bitonic_merge_low/genblk1.cmp_g[1].compare_i/s1.pttt_m3_e/O
                         net (fo=24, routed)          0.532     4.624    dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.cmp_g[5].compare_i/un1_compare_i_7_0
    SLICE_X105Y539       LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.080     4.704 f  dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.cmp_g[5].compare_i/s1.pt_0_0_a0_1_tz_lut6_2_o5_lut6_2_o5[0]/O
                         net (fo=5, routed)           0.269     4.973    dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.cmp_g[5].compare_i/pt_N_5_mux
    SLICE_X106Y539       LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.114     5.087 f  dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.cmp_g[5].compare_i/s1.pt_0_0_a0[0]/O
                         net (fo=8, routed)           0.241     5.328    dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.bitonic_merge_low/genblk1.cmp_g[1].compare_i/idx2_1_0
    SLICE_X108Y541       LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.113     5.441 f  dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.bitonic_merge_low/genblk1.cmp_g[1].compare_i/s0.idx[2]/O
                         net (fo=1, routed)           0.307     5.748    dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.bitonic_merge_low/genblk1.bitonic_merge_low/genblk1.cmp_g[0].compare_i/idx_3_0
    SLICE_X106Y544       LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.100     5.848 f  dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.bitonic_merge_low/genblk1.bitonic_merge_low/genblk1.cmp_g[0].compare_i/s0.idx[2]/O
                         net (fo=1, routed)           0.058     5.906    shift_reg_tap_o/idx_11_0_d0
    SLICE_X106Y544       FDRE                                         f  shift_reg_tap_o/sr_p.sr_1[83]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.572     3.572 r  
    AV33                                              0.000     3.572 r  clk (IN)
                         net (fo=0)                   0.000     3.572    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     4.082 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.082    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.082 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     4.378    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.402 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=96, routed)          1.771     6.173    shift_reg_tap_o/clk_c
    SLICE_X106Y544       FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[83]/C
                         clock pessimism              0.442     6.615    
                         clock uncertainty           -0.035     6.579    
    SLICE_X106Y544       FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.027     6.606    shift_reg_tap_o/sr_p.sr_1[83]
  -------------------------------------------------------------------
                         required time                          6.606    
                         arrival time                          -5.906    
  -------------------------------------------------------------------
                         slack                                  0.700    

Slack (MET) :             0.732ns  (required time - arrival time)
  Source:                 shift_reg_tap_i/sr_p.sr_1[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[73]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.572ns  (clk rise@3.572ns - clk rise@0.000ns)
  Data Path Delay:        2.648ns  (logic 0.483ns (18.240%)  route 2.165ns (81.760%))
  Logic Levels:           6  (LUT4=2 LUT6=4)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.570ns = ( 6.142 - 3.572 ) 
    Source Clock Delay      (SCD):    3.153ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.012ns (routing 1.014ns, distribution 0.998ns)
  Clock Net Delay (Destination): 1.740ns (routing 0.926ns, distribution 0.814ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=96, routed)          2.012     3.153    shift_reg_tap_i/clk_c
    SLICE_X111Y541       FDRE                                         r  shift_reg_tap_i/sr_p.sr_1[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y541       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     3.249 r  shift_reg_tap_i/sr_p.sr_1[10]/Q
                         net (fo=39, routed)          0.481     3.730    dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_sort_high/genblk1.bitonic_sort_low/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.cmp_g[0].compare_i/input_slr[10]
    SLICE_X110Y537       LUT4 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.084     3.814 r  dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_sort_high/genblk1.bitonic_sort_low/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.cmp_g[0].compare_i/s1.pt_a0_lut6_2_o5_lut6_2_o5[0]/O
                         net (fo=20, routed)          0.239     4.053    dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.bitonic_merge_low/genblk1.cmp_g[1].compare_i/un1_bitonic_sort_low_0
    SLICE_X110Y537       LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.039     4.092 r  dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.bitonic_merge_low/genblk1.cmp_g[1].compare_i/s1.pttt_m3_e/O
                         net (fo=24, routed)          0.319     4.411    dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_low/genblk1.cmp_g[1].compare_i/un1_compare_i_7_0
    SLICE_X106Y538       LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.064     4.475 f  dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_low/genblk1.cmp_g[1].compare_i/s1.pt_m3_0_a2_0/O
                         net (fo=8, routed)           0.293     4.768    dut_inst/pt_m3_0_a2_0
    SLICE_X105Y540       LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.100     4.868 r  dut_inst/.delname._x_53.ALTB[0]/O
                         net (fo=11, routed)          0.389     5.257    dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.cmp_g[3].compare_i/idx2_11
    SLICE_X109Y538       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.038     5.295 r  dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.cmp_g[3].compare_i/s0.idx_RNI8S77A[2]/O
                         net (fo=2, routed)           0.097     5.392    dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_low/genblk1.bitonic_merge_high/genblk1.bitonic_merge_high/genblk1.cmp_g[0].compare_i/g0_lut6_2/I4
    SLICE_X108Y538       LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.062     5.454 r  dut_inst/bitonic_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_low/genblk1.bitonic_merge_high/genblk1.bitonic_merge_high/genblk1.cmp_g[0].compare_i/g0_lut6_2/LUT6/O
                         net (fo=1, routed)           0.347     5.801    shift_reg_tap_o/g0_lut6_2_O6
    SLICE_X108Y538       FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[73]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.572     3.572 r  
    AV33                                              0.000     3.572 r  clk (IN)
                         net (fo=0)                   0.000     3.572    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     4.082 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.082    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.082 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     4.378    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.402 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=96, routed)          1.740     6.142    shift_reg_tap_o/clk_c
    SLICE_X108Y538       FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[73]/C
                         clock pessimism              0.399     6.541    
                         clock uncertainty           -0.035     6.506    
    SLICE_X108Y538       FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.027     6.533    shift_reg_tap_o/sr_p.sr_1[73]
  -------------------------------------------------------------------
                         required time                          6.533    
                         arrival time                          -5.801    
  -------------------------------------------------------------------
                         slack                                  0.732    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 1.786 }
Period(ns):         3.572
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.499         3.572       2.073      BUFGCE_X1Y224   clk_ibuf/I
Min Period        n/a     FDRE/C    n/a            0.550         3.572       3.022      SLICE_X111Y542  shift_reg_tap_i/sr_p.sr_1[0]/C
Min Period        n/a     FDRE/C    n/a            0.550         3.572       3.022      SLICE_X111Y541  shift_reg_tap_i/sr_p.sr_1[10]/C
Min Period        n/a     FDRE/C    n/a            0.550         3.572       3.022      SLICE_X111Y537  shift_reg_tap_i/sr_p.sr_1[11]/C
Min Period        n/a     FDRE/C    n/a            0.550         3.572       3.022      SLICE_X111Y538  shift_reg_tap_i/sr_p.sr_1[12]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X107Y542  shift_reg_tap_o/sr_p.sr_1[121]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X107Y542  shift_reg_tap_o/sr_p.sr_1[130]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X107Y545  shift_reg_tap_o/sr_p.sr_1[131]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X107Y540  shift_reg_tap_o/sr_p.sr_1[72]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X107Y542  shift_reg_tap_o/sr_p.sr_1[82]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X111Y542  shift_reg_tap_i/sr_p.sr_1[0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X111Y541  shift_reg_tap_i/sr_p.sr_1[10]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X111Y537  shift_reg_tap_i/sr_p.sr_1[11]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X111Y537  shift_reg_tap_i/sr_p.sr_1[11]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X111Y538  shift_reg_tap_i/sr_p.sr_1[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_wrapper
  To Clock:  clk_wrapper

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack      498.562ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_wrapper
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { clk_wrapper }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     FDRE/C    n/a            3.195         1000.000    996.805    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[4][0]/C
Min Period        n/a     BUFGCE/I  n/a            1.499         1000.000    998.501    BUFGCE_X1Y230          clk_wrapper_ibuf/I
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X111Y538         lsfr_1/output_vector_1[15]/C
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X111Y538         lsfr_1/shiftreg_vector[0]/C
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X111Y542         lsfr_1/shiftreg_vector[10]/C
Low Pulse Width   Slow    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[4][0]/C
Low Pulse Width   Fast    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[4][0]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X111Y542         lsfr_1/shiftreg_vector[10]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X111Y542         lsfr_1/shiftreg_vector[11]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X111Y541         lsfr_1/shiftreg_vector[12]/C
High Pulse Width  Fast    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[4][0]/C
High Pulse Width  Slow    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[4][0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X111Y538         lsfr_1/output_vector_1[15]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X111Y538         lsfr_1/shiftreg_vector[0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X111Y542         lsfr_1/shiftreg_vector[10]/C



