{
	"title": "CVE-2021-1104",
	"cve": "CVE-2021-1104",
	"notes": [
		{
			"type": "Description",
			"text": "The RISC-V Instruction Set Manual contains a documented ambiguity for the Machine Trap Vector Base Address (MTVEC) register that may lead to a vulnerability due to the initial state of the register not being defined, potentially leading to information disclosure, data tampering and denial of service."
		},
		{
			"title": "Published",
			"type": "Other",
			"text": "2021-08-13"
		},
		{
			"title": "Modified",
			"type": "Other",
			"text": "2021-08-13"
		}
	],
	"references": [
		{
			"url": "https://riscv.org/news/2021/08/video-glitching-risc-v-chips-mtvec-corruption-for-hardening-isa-adam-zabrocki-and-alex-matrosov-def-con-29/",
			"description": "CONFIRM:https://riscv.org/news/2021/08/video-glitching-risc-v-chips-mtvec-corruption-for-hardening-isa-adam-zabrocki-and-alex-matrosov-def-con-29/"
		}
	]
}
