<?xml version="1.0" encoding="UTF-8" ?>
<!-- *************************************************************************************
FILE DESCRIPTION
Max Top 5 critical clocks will be reported. For rest user needs to refer to Detailed report
*******************************************************************************************-->
<report_table display_priority="2" name="Timing Summary">
<report_link name="Detailed report">
<data>C:\Firmware\P3051\P3051\impl1\synlog\P3051_impl1_fpga_mapper.srr</data>
<title>START OF TIMING REPORT</title>
</report_link>
<row>
<data tcl_name="clock_name">Clock Name</data>
<data tcl_name="req_freq">Req Freq</data>
<data tcl_name="est_freq">Est Freq</data>
<data tcl_name="slack">Slack</data>
</row>
<row>
<data>main|FCK</data>
<data>1.0 MHz</data>
<data>179.3 MHz</data>
<data>1496.945</data>
</row>
<row>
<data>main|RCK</data>
<data>1.0 MHz</data>
<data>27.8 MHz</data>
<data>482.040</data>
</row>
<row>
<data>main|TCK_1</data>
<data>1.0 MHz</data>
<data>83.5 MHz</data>
<data>495.614</data>
</row>
<row>
<data>ring_oscillator|RIN</data>
<data>1.0 MHz</data>
<data>114.0 MHz</data>
<data>995.478</data>
</row>
<row>
<data>System</data>
<data>1.0 MHz</data>
<data>811.2 MHz</data>
<data>998.767</data>
</row>
</report_table>
