// Seed: 1305017761
module module_0;
  id_1(
      1, id_2, 1
  );
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input wand id_0,
    input supply1 id_1
);
  module_0 modCall_1 ();
endmodule
module module_2 (
    output wand id_0,
    output supply1 id_1,
    output wor id_2,
    input wire id_3
);
  assign id_1 = id_3;
  not primCall (id_0, id_3);
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
endmodule
module module_3 (
    output wire id_0,
    output wire id_1,
    input tri0 id_2,
    output tri1 id_3,
    input tri1 id_4,
    input supply1 id_5,
    input wand id_6
);
  wire id_8, id_9, id_10, id_11, id_12, id_13;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
endmodule
