// Seed: 723015940
module module_0 (
    module_0,
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  always @(posedge 1 - 1'b0) id_4 = 1;
  assign module_1.id_0 = 0;
  assign id_2 = id_7;
endmodule
module module_1 (
    input  tri0 id_0,
    input  wor  id_1,
    output wand id_2
);
  assign id_2 = id_1;
  wire id_4;
  and primCall (id_2, id_1, id_4, id_0);
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
endmodule
