verilog xil_defaultlib --include "C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" --include "../../../../BD/GateKeeper_BD/ipshared/c2c6" --include "../../../../BD/GateKeeper_BD/ipshared/ec67/hdl" --include "../../../../BD/GateKeeper_BD/ipshared/6b2b/hdl" \
"../../../bd/GateKeeper_BD/ip/GateKeeper_BD_GateKeeper_0_0/sim/GateKeeper_BD_GateKeeper_0_0.v" \
"../../../bd/GateKeeper_BD/ip/GateKeeper_BD_GateKeeper_1_0/sim/GateKeeper_BD_GateKeeper_1_0.v" \
"../../../bd/GateKeeper_BD/ip/GateKeeper_BD_GateKeeper_2_0/sim/GateKeeper_BD_GateKeeper_2_0.v" \
"../../../bd/GateKeeper_BD/ip/GateKeeper_BD_tick_generator_0_0/sim/GateKeeper_BD_tick_generator_0_0.v" \
"../../../bd/GateKeeper_BD/ip/GateKeeper_BD_UART_Rx_0_0/sim/GateKeeper_BD_UART_Rx_0_0.v" \
"../../../bd/GateKeeper_BD/ip/GateKeeper_BD_clk_wiz_0_0/GateKeeper_BD_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/GateKeeper_BD/ip/GateKeeper_BD_clk_wiz_0_0/GateKeeper_BD_clk_wiz_0_0.v" \
"../../../bd/GateKeeper_BD/ip/GateKeeper_BD_processing_system7_0_0/sim/GateKeeper_BD_processing_system7_0_0.v" \
"../../../bd/GateKeeper_BD/ip/GateKeeper_BD_control_parametros_0_1/sim/GateKeeper_BD_control_parametros_0_1.v" \
"../../../bd/GateKeeper_BD/ip/GateKeeper_BD_auto_pc_0/sim/GateKeeper_BD_auto_pc_0.v" \
"../../../bd/GateKeeper_BD/sim/GateKeeper_BD.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
