set_property MARK_DEBUG true [get_nets base_zynq_i/AXIS_Test_Component_0/m00_axis_tlast]
set_property MARK_DEBUG true [get_nets base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_S00_AXI_inst/s00_axi_intr]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/m00_axis_tdata[7]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/m00_axis_tdata[11]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/m00_axis_tdata[31]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/m00_axis_tdata[22]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/m00_axis_tdata[27]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/m00_axis_tdata[26]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/m00_axis_tdata[6]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/m00_axis_tdata[3]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/m00_axis_tdata[9]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/m00_axis_tdata[14]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/m00_axis_tdata[15]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/m00_axis_tdata[18]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/m00_axis_tdata[19]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/m00_axis_tdata[23]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/m00_axis_tdata[28]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/m00_axis_tdata[0]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/m00_axis_tdata[17]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/m00_axis_tdata[1]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/m00_axis_tdata[12]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/m00_axis_tdata[13]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/m00_axis_tdata[8]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/m00_axis_tdata[29]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/m00_axis_tdata[16]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/m00_axis_tdata[20]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/m00_axis_tdata[21]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/m00_axis_tdata[24]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/m00_axis_tdata[2]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/m00_axis_tdata[4]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/m00_axis_tdata[10]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/m00_axis_tdata[30]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/m00_axis_tdata[5]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/m00_axis_tdata[25]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/nbr_of_packets_s[20]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/nbr_of_packets_s[15]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/content_packet_s[18]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/content_packet_s[11]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/nbr_of_packets_s[29]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/content_packet_s[12]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/nbr_of_packets_s[11]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/nbr_of_packets_s[22]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/nbr_of_packets_s[14]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/nbr_of_packets_s[8]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/nbr_of_packets_s[28]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/nbr_of_packets_s[0]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/nbr_of_packets_s[30]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/content_packet_s[23]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/content_packet_s[15]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/content_packet_s[21]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/content_packet_s[30]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/nbr_of_packets_s[1]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/nbr_of_packets_s[3]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/content_packet_s[22]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/content_packet_s[7]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/content_packet_s[31]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/content_packet_s[27]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/content_packet_s[16]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/content_packet_s[25]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/content_packet_s[6]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/content_packet_s[0]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/nbr_of_packets_s[23]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/content_packet_s[8]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/content_packet_s[10]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/content_packet_s[3]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/content_packet_s[4]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/content_packet_s[5]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/content_packet_s[9]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/content_packet_s[26]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/content_packet_s[20]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/nbr_of_packets_s[4]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/nbr_of_packets_s[6]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/content_packet_s[28]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/nbr_of_packets_s[13]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/nbr_of_packets_s[24]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/nbr_of_packets_s[25]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/nbr_of_packets_s[27]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/nbr_of_packets_s[17]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/nbr_of_packets_s[19]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/nbr_of_packets_s[12]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/content_packet_s[14]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/content_packet_s[1]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/content_packet_s[19]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/content_packet_s[13]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/nbr_of_packets_s[9]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/nbr_of_packets_s[7]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/nbr_of_packets_s[21]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/nbr_of_packets_s[16]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/content_packet_s[17]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/content_packet_s[24]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/nbr_of_packets_s[26]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/content_packet_s[29]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/nbr_of_packets_s[2]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/nbr_of_packets_s[31]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/content_packet_s[2]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/nbr_of_packets_s[5]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/nbr_of_packets_s[10]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/nbr_of_packets_s[18]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/axi_dma_0/U0/s_axis_s2mm_tdata[4]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/axi_dma_0/U0/s_axis_s2mm_tdata[0]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/axi_dma_0/U0/s_axis_s2mm_tdata[1]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/axi_dma_0/U0/s_axis_s2mm_tdata[11]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/axi_dma_0/U0/s_axis_s2mm_tdata[13]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/axi_dma_0/U0/s_axis_s2mm_tdata[15]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/axi_dma_0/U0/s_axis_s2mm_tdata[17]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/axi_dma_0/U0/s_axis_s2mm_tdata[18]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/axi_dma_0/U0/s_axis_s2mm_tdata[16]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/axi_dma_0/U0/s_axis_s2mm_tdata[14]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/axi_dma_0/U0/s_axis_s2mm_tdata[12]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/axi_dma_0/U0/s_axis_s2mm_tdata[2]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/axi_dma_0/U0/s_axis_s2mm_tdata[3]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/axi_dma_0/U0/s_axis_s2mm_tdata[5]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/axi_dma_0/U0/s_axis_s2mm_tdata[6]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/axi_dma_0/U0/s_axis_s2mm_tdata[7]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/axi_dma_0/U0/s_axis_s2mm_tdata[8]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/axi_dma_0/U0/s_axis_s2mm_tdata[27]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/axi_dma_0/U0/s_axis_s2mm_tdata[29]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/axi_dma_0/U0/s_axis_s2mm_tdata[31]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/axi_dma_0/U0/s_axis_s2mm_tdata[30]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/axi_dma_0/U0/s_axis_s2mm_tdata[28]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/axi_dma_0/U0/s_axis_s2mm_tdata[19]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/axi_dma_0/U0/s_axis_s2mm_tdata[21]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/axi_dma_0/U0/s_axis_s2mm_tdata[23]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/axi_dma_0/U0/s_axis_s2mm_tdata[25]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/axi_dma_0/U0/s_axis_s2mm_tdata[26]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/axi_dma_0/U0/s_axis_s2mm_tdata[24]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/axi_dma_0/U0/s_axis_s2mm_tdata[22]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/axi_dma_0/U0/s_axis_s2mm_tdata[20]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/axi_dma_0/U0/s_axis_s2mm_tdata[9]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/axi_dma_0/U0/s_axis_s2mm_tdata[10]}]
set_property MARK_DEBUG true [get_nets base_zynq_i/axi_dma_0/U0/m_axi_s2mm_wlast]
connect_debug_port u_ila_0/probe6 [get_nets [list base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_S00_AXI_inst/s00_axi_intr]]

set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/U0/NBR_PACKETS[0]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/U0/NBR_PACKETS[2]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/U0/NBR_PACKETS[24]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/U0/NBR_PACKETS[25]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/U0/NBR_PACKETS[5]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/U0/NBR_PACKETS[15]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/U0/NBR_PACKETS[30]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/U0/NBR_PACKETS[6]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/U0/NBR_PACKETS[16]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/U0/NBR_PACKETS[18]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/U0/NBR_PACKETS[22]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/U0/NBR_PACKETS[23]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/U0/NBR_PACKETS[28]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/U0/NBR_PACKETS[7]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/U0/NBR_PACKETS[14]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/U0/NBR_PACKETS[31]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/U0/NBR_PACKETS[8]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/U0/NBR_PACKETS[29]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/U0/NBR_PACKETS[21]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/U0/NBR_PACKETS[9]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/U0/NBR_PACKETS[3]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/U0/NBR_PACKETS[12]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/U0/NBR_PACKETS[13]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/U0/NBR_PACKETS[19]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/U0/NBR_PACKETS[4]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/U0/NBR_PACKETS[27]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/U0/NBR_PACKETS[10]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/U0/NBR_PACKETS[20]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/U0/NBR_PACKETS[1]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/U0/NBR_PACKETS[11]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/U0/NBR_PACKETS[17]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/U0/NBR_PACKETS[26]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/U0/CONTENT_1[9]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/U0/CONTENT_1[15]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/U0/CONTENT_1[1]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/U0/CONTENT_1[12]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/U0/CONTENT_1[23]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/U0/CONTENT_1[25]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/U0/CONTENT_1[30]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/U0/CONTENT_1[18]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/U0/CONTENT_1[26]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/U0/CONTENT_1[31]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/U0/CONTENT_1[3]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/U0/CONTENT_1[10]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/U0/CONTENT_1[17]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/U0/CONTENT_1[14]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/U0/CONTENT_1[4]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/U0/CONTENT_1[27]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/U0/CONTENT_1[22]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/U0/CONTENT_1[8]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/U0/CONTENT_1[21]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/U0/CONTENT_1[28]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/U0/CONTENT_1[16]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/U0/CONTENT_1[0]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/U0/CONTENT_1[7]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/U0/CONTENT_1[13]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/U0/CONTENT_1[20]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/U0/CONTENT_1[2]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/U0/CONTENT_1[5]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/U0/CONTENT_1[6]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/U0/CONTENT_1[11]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/U0/CONTENT_1[19]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/U0/CONTENT_1[24]}]
set_property MARK_DEBUG true [get_nets {base_zynq_i/AXIS_Test_Component_0/U0/CONTENT_1[29]}]
set_property MARK_DEBUG true [get_nets base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_S00_AXI_inst_n_6]
set_property MARK_DEBUG true [get_nets base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_S00_AXI_inst_n_7]
create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list base_zynq_i/processing_system7_0/inst/FCLK_CLK0]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/nbr_of_packets_s[0]} {base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/nbr_of_packets_s[1]} {base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/nbr_of_packets_s[2]} {base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/nbr_of_packets_s[3]} {base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/nbr_of_packets_s[4]} {base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/nbr_of_packets_s[5]} {base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/nbr_of_packets_s[6]} {base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/nbr_of_packets_s[7]} {base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/nbr_of_packets_s[8]} {base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/nbr_of_packets_s[9]} {base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/nbr_of_packets_s[10]} {base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/nbr_of_packets_s[11]} {base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/nbr_of_packets_s[12]} {base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/nbr_of_packets_s[13]} {base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/nbr_of_packets_s[14]} {base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/nbr_of_packets_s[15]} {base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/nbr_of_packets_s[16]} {base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/nbr_of_packets_s[17]} {base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/nbr_of_packets_s[18]} {base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/nbr_of_packets_s[19]} {base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/nbr_of_packets_s[20]} {base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/nbr_of_packets_s[21]} {base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/nbr_of_packets_s[22]} {base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/nbr_of_packets_s[23]} {base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/nbr_of_packets_s[24]} {base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/nbr_of_packets_s[25]} {base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/nbr_of_packets_s[26]} {base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/nbr_of_packets_s[27]} {base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/nbr_of_packets_s[28]} {base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/nbr_of_packets_s[29]} {base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/nbr_of_packets_s[30]} {base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/nbr_of_packets_s[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/content_packet_s[0]} {base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/content_packet_s[1]} {base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/content_packet_s[2]} {base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/content_packet_s[3]} {base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/content_packet_s[4]} {base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/content_packet_s[5]} {base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/content_packet_s[6]} {base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/content_packet_s[7]} {base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/content_packet_s[8]} {base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/content_packet_s[9]} {base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/content_packet_s[10]} {base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/content_packet_s[11]} {base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/content_packet_s[12]} {base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/content_packet_s[13]} {base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/content_packet_s[14]} {base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/content_packet_s[15]} {base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/content_packet_s[16]} {base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/content_packet_s[17]} {base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/content_packet_s[18]} {base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/content_packet_s[19]} {base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/content_packet_s[20]} {base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/content_packet_s[21]} {base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/content_packet_s[22]} {base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/content_packet_s[23]} {base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/content_packet_s[24]} {base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/content_packet_s[25]} {base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/content_packet_s[26]} {base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/content_packet_s[27]} {base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/content_packet_s[28]} {base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/content_packet_s[29]} {base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/content_packet_s[30]} {base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/content_packet_s[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {base_zynq_i/AXIS_Test_Component_0/U0/NBR_PACKETS[0]} {base_zynq_i/AXIS_Test_Component_0/U0/NBR_PACKETS[1]} {base_zynq_i/AXIS_Test_Component_0/U0/NBR_PACKETS[2]} {base_zynq_i/AXIS_Test_Component_0/U0/NBR_PACKETS[3]} {base_zynq_i/AXIS_Test_Component_0/U0/NBR_PACKETS[4]} {base_zynq_i/AXIS_Test_Component_0/U0/NBR_PACKETS[5]} {base_zynq_i/AXIS_Test_Component_0/U0/NBR_PACKETS[6]} {base_zynq_i/AXIS_Test_Component_0/U0/NBR_PACKETS[7]} {base_zynq_i/AXIS_Test_Component_0/U0/NBR_PACKETS[8]} {base_zynq_i/AXIS_Test_Component_0/U0/NBR_PACKETS[9]} {base_zynq_i/AXIS_Test_Component_0/U0/NBR_PACKETS[10]} {base_zynq_i/AXIS_Test_Component_0/U0/NBR_PACKETS[11]} {base_zynq_i/AXIS_Test_Component_0/U0/NBR_PACKETS[12]} {base_zynq_i/AXIS_Test_Component_0/U0/NBR_PACKETS[13]} {base_zynq_i/AXIS_Test_Component_0/U0/NBR_PACKETS[14]} {base_zynq_i/AXIS_Test_Component_0/U0/NBR_PACKETS[15]} {base_zynq_i/AXIS_Test_Component_0/U0/NBR_PACKETS[16]} {base_zynq_i/AXIS_Test_Component_0/U0/NBR_PACKETS[17]} {base_zynq_i/AXIS_Test_Component_0/U0/NBR_PACKETS[18]} {base_zynq_i/AXIS_Test_Component_0/U0/NBR_PACKETS[19]} {base_zynq_i/AXIS_Test_Component_0/U0/NBR_PACKETS[20]} {base_zynq_i/AXIS_Test_Component_0/U0/NBR_PACKETS[21]} {base_zynq_i/AXIS_Test_Component_0/U0/NBR_PACKETS[22]} {base_zynq_i/AXIS_Test_Component_0/U0/NBR_PACKETS[23]} {base_zynq_i/AXIS_Test_Component_0/U0/NBR_PACKETS[24]} {base_zynq_i/AXIS_Test_Component_0/U0/NBR_PACKETS[25]} {base_zynq_i/AXIS_Test_Component_0/U0/NBR_PACKETS[26]} {base_zynq_i/AXIS_Test_Component_0/U0/NBR_PACKETS[27]} {base_zynq_i/AXIS_Test_Component_0/U0/NBR_PACKETS[28]} {base_zynq_i/AXIS_Test_Component_0/U0/NBR_PACKETS[29]} {base_zynq_i/AXIS_Test_Component_0/U0/NBR_PACKETS[30]} {base_zynq_i/AXIS_Test_Component_0/U0/NBR_PACKETS[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {base_zynq_i/AXIS_Test_Component_0/U0/CONTENT_1[0]} {base_zynq_i/AXIS_Test_Component_0/U0/CONTENT_1[1]} {base_zynq_i/AXIS_Test_Component_0/U0/CONTENT_1[2]} {base_zynq_i/AXIS_Test_Component_0/U0/CONTENT_1[3]} {base_zynq_i/AXIS_Test_Component_0/U0/CONTENT_1[4]} {base_zynq_i/AXIS_Test_Component_0/U0/CONTENT_1[5]} {base_zynq_i/AXIS_Test_Component_0/U0/CONTENT_1[6]} {base_zynq_i/AXIS_Test_Component_0/U0/CONTENT_1[7]} {base_zynq_i/AXIS_Test_Component_0/U0/CONTENT_1[8]} {base_zynq_i/AXIS_Test_Component_0/U0/CONTENT_1[9]} {base_zynq_i/AXIS_Test_Component_0/U0/CONTENT_1[10]} {base_zynq_i/AXIS_Test_Component_0/U0/CONTENT_1[11]} {base_zynq_i/AXIS_Test_Component_0/U0/CONTENT_1[12]} {base_zynq_i/AXIS_Test_Component_0/U0/CONTENT_1[13]} {base_zynq_i/AXIS_Test_Component_0/U0/CONTENT_1[14]} {base_zynq_i/AXIS_Test_Component_0/U0/CONTENT_1[15]} {base_zynq_i/AXIS_Test_Component_0/U0/CONTENT_1[16]} {base_zynq_i/AXIS_Test_Component_0/U0/CONTENT_1[17]} {base_zynq_i/AXIS_Test_Component_0/U0/CONTENT_1[18]} {base_zynq_i/AXIS_Test_Component_0/U0/CONTENT_1[19]} {base_zynq_i/AXIS_Test_Component_0/U0/CONTENT_1[20]} {base_zynq_i/AXIS_Test_Component_0/U0/CONTENT_1[21]} {base_zynq_i/AXIS_Test_Component_0/U0/CONTENT_1[22]} {base_zynq_i/AXIS_Test_Component_0/U0/CONTENT_1[23]} {base_zynq_i/AXIS_Test_Component_0/U0/CONTENT_1[24]} {base_zynq_i/AXIS_Test_Component_0/U0/CONTENT_1[25]} {base_zynq_i/AXIS_Test_Component_0/U0/CONTENT_1[26]} {base_zynq_i/AXIS_Test_Component_0/U0/CONTENT_1[27]} {base_zynq_i/AXIS_Test_Component_0/U0/CONTENT_1[28]} {base_zynq_i/AXIS_Test_Component_0/U0/CONTENT_1[29]} {base_zynq_i/AXIS_Test_Component_0/U0/CONTENT_1[30]} {base_zynq_i/AXIS_Test_Component_0/U0/CONTENT_1[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {base_zynq_i/AXIS_Test_Component_0/m00_axis_tdata[0]} {base_zynq_i/AXIS_Test_Component_0/m00_axis_tdata[1]} {base_zynq_i/AXIS_Test_Component_0/m00_axis_tdata[2]} {base_zynq_i/AXIS_Test_Component_0/m00_axis_tdata[3]} {base_zynq_i/AXIS_Test_Component_0/m00_axis_tdata[4]} {base_zynq_i/AXIS_Test_Component_0/m00_axis_tdata[5]} {base_zynq_i/AXIS_Test_Component_0/m00_axis_tdata[6]} {base_zynq_i/AXIS_Test_Component_0/m00_axis_tdata[7]} {base_zynq_i/AXIS_Test_Component_0/m00_axis_tdata[8]} {base_zynq_i/AXIS_Test_Component_0/m00_axis_tdata[9]} {base_zynq_i/AXIS_Test_Component_0/m00_axis_tdata[10]} {base_zynq_i/AXIS_Test_Component_0/m00_axis_tdata[11]} {base_zynq_i/AXIS_Test_Component_0/m00_axis_tdata[12]} {base_zynq_i/AXIS_Test_Component_0/m00_axis_tdata[13]} {base_zynq_i/AXIS_Test_Component_0/m00_axis_tdata[14]} {base_zynq_i/AXIS_Test_Component_0/m00_axis_tdata[15]} {base_zynq_i/AXIS_Test_Component_0/m00_axis_tdata[16]} {base_zynq_i/AXIS_Test_Component_0/m00_axis_tdata[17]} {base_zynq_i/AXIS_Test_Component_0/m00_axis_tdata[18]} {base_zynq_i/AXIS_Test_Component_0/m00_axis_tdata[19]} {base_zynq_i/AXIS_Test_Component_0/m00_axis_tdata[20]} {base_zynq_i/AXIS_Test_Component_0/m00_axis_tdata[21]} {base_zynq_i/AXIS_Test_Component_0/m00_axis_tdata[22]} {base_zynq_i/AXIS_Test_Component_0/m00_axis_tdata[23]} {base_zynq_i/AXIS_Test_Component_0/m00_axis_tdata[24]} {base_zynq_i/AXIS_Test_Component_0/m00_axis_tdata[25]} {base_zynq_i/AXIS_Test_Component_0/m00_axis_tdata[26]} {base_zynq_i/AXIS_Test_Component_0/m00_axis_tdata[27]} {base_zynq_i/AXIS_Test_Component_0/m00_axis_tdata[28]} {base_zynq_i/AXIS_Test_Component_0/m00_axis_tdata[29]} {base_zynq_i/AXIS_Test_Component_0/m00_axis_tdata[30]} {base_zynq_i/AXIS_Test_Component_0/m00_axis_tdata[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {base_zynq_i/axi_dma_0/U0/s_axis_s2mm_tdata[0]} {base_zynq_i/axi_dma_0/U0/s_axis_s2mm_tdata[1]} {base_zynq_i/axi_dma_0/U0/s_axis_s2mm_tdata[2]} {base_zynq_i/axi_dma_0/U0/s_axis_s2mm_tdata[3]} {base_zynq_i/axi_dma_0/U0/s_axis_s2mm_tdata[4]} {base_zynq_i/axi_dma_0/U0/s_axis_s2mm_tdata[5]} {base_zynq_i/axi_dma_0/U0/s_axis_s2mm_tdata[6]} {base_zynq_i/axi_dma_0/U0/s_axis_s2mm_tdata[7]} {base_zynq_i/axi_dma_0/U0/s_axis_s2mm_tdata[8]} {base_zynq_i/axi_dma_0/U0/s_axis_s2mm_tdata[9]} {base_zynq_i/axi_dma_0/U0/s_axis_s2mm_tdata[10]} {base_zynq_i/axi_dma_0/U0/s_axis_s2mm_tdata[11]} {base_zynq_i/axi_dma_0/U0/s_axis_s2mm_tdata[12]} {base_zynq_i/axi_dma_0/U0/s_axis_s2mm_tdata[13]} {base_zynq_i/axi_dma_0/U0/s_axis_s2mm_tdata[14]} {base_zynq_i/axi_dma_0/U0/s_axis_s2mm_tdata[15]} {base_zynq_i/axi_dma_0/U0/s_axis_s2mm_tdata[16]} {base_zynq_i/axi_dma_0/U0/s_axis_s2mm_tdata[17]} {base_zynq_i/axi_dma_0/U0/s_axis_s2mm_tdata[18]} {base_zynq_i/axi_dma_0/U0/s_axis_s2mm_tdata[19]} {base_zynq_i/axi_dma_0/U0/s_axis_s2mm_tdata[20]} {base_zynq_i/axi_dma_0/U0/s_axis_s2mm_tdata[21]} {base_zynq_i/axi_dma_0/U0/s_axis_s2mm_tdata[22]} {base_zynq_i/axi_dma_0/U0/s_axis_s2mm_tdata[23]} {base_zynq_i/axi_dma_0/U0/s_axis_s2mm_tdata[24]} {base_zynq_i/axi_dma_0/U0/s_axis_s2mm_tdata[25]} {base_zynq_i/axi_dma_0/U0/s_axis_s2mm_tdata[26]} {base_zynq_i/axi_dma_0/U0/s_axis_s2mm_tdata[27]} {base_zynq_i/axi_dma_0/U0/s_axis_s2mm_tdata[28]} {base_zynq_i/axi_dma_0/U0/s_axis_s2mm_tdata[29]} {base_zynq_i/axi_dma_0/U0/s_axis_s2mm_tdata[30]} {base_zynq_i/axi_dma_0/U0/s_axis_s2mm_tdata[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_S00_AXI_inst_n_6]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_S00_AXI_inst_n_7]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list base_zynq_i/AXIS_Test_Component_0/m00_axis_tlast]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list base_zynq_i/axi_dma_0/U0/m_axi_s2mm_wlast]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets u_ila_0_FCLK_CLK0]
