{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "application/javascript": [
       "\n",
       "try {\n",
       "require(['notebook/js/codecell'], function(codecell) {\n",
       "  codecell.CodeCell.options_default.highlight_modes[\n",
       "      'magic_text/x-csrc'] = {'reg':[/^%%microblaze/]};\n",
       "  Jupyter.notebook.events.one('kernel_ready.Kernel', function(){\n",
       "      Jupyter.notebook.get_cells().map(function(cell){\n",
       "          if (cell.cell_type == 'code'){ cell.auto_highlight(); } }) ;\n",
       "  });\n",
       "});\n",
       "} catch (e) {};\n"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "application/javascript": [
       "\n",
       "try {\n",
       "require(['notebook/js/codecell'], function(codecell) {\n",
       "  codecell.CodeCell.options_default.highlight_modes[\n",
       "      'magic_text/x-csrc'] = {'reg':[/^%%pybind11/]};\n",
       "  Jupyter.notebook.events.one('kernel_ready.Kernel', function(){\n",
       "      Jupyter.notebook.get_cells().map(function(cell){\n",
       "          if (cell.cell_type == 'code'){ cell.auto_highlight(); } }) ;\n",
       "  });\n",
       "});\n",
       "} catch (e) {};\n"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "from pynq import Overlay\n",
    "from pynq.lib.iic import *\n",
    "from ov5640_config import *\n",
    "from pynq.lib.video import *\n",
    "from matplotlib import pyplot as plt\n",
    "from time import sleep\n",
    "import pynq.lib.dma\n",
    "from pynq import allocate\n",
    "import cv2\n",
    "import os\n",
    "import shutil"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Instantiate Overlay and download bitstream"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [],
   "source": [
    "hdmi_test = Overlay(\"./../fpga/hdmi_test_720p.bit\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "<matplotlib.image.AxesImage at 0x98b40910>"
      ]
     },
     "execution_count": 5,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "img = plt.imread(\"./../images/720p.jpg\")\n",
    "plt.imshow(img)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[ 62 145  55] 0\n",
      "[122 119  38] 1\n",
      "[55 47 10] 2\n",
      "[60 82 20] 3\n",
      "[77 70 18] 4\n",
      "[60 58 10] 5\n",
      "[59 56 11] 6\n",
      "[ 71 101  27] 7\n",
      "[136 157  56] 8\n",
      "[88 63  9] 9\n",
      "[56 93 24] 10\n",
      "[110 143  28] 11\n",
      "[139 180  58] 12\n",
      "[148 166  32] 13\n",
      "[137 157  23] 14\n",
      "[140 163  29] 15\n",
      "[164 171  41] 16\n",
      "[174 176  53] 17\n",
      "[182 187  59] 18\n",
      "[106 112  50] 19\n",
      "[36 44  3] 20\n",
      "[47 47 13] 21\n",
      "[60 66 20] 22\n",
      "[ 68 117  26] 23\n",
      "[124 136  36] 24\n",
      "[140 103  33] 25\n",
      "[139  84  30] 26\n",
      "[154 115  56] 27\n",
      "[113  48  16] 28\n",
      "[22 20  8] 29\n",
      "[ 63 101  28] 30\n",
      "[122 126   6] 31\n",
      "[133 146   6] 32\n",
      "[158 187  47] 33\n",
      "[167 123  14] 34\n",
      "[93 82  2] 35\n",
      "[145 180  60] 36\n",
      "[141 131  10] 37\n",
      "[93 85 12] 38\n",
      "[127 111  13] 39\n",
      "[110 111   0] 40\n",
      "[ 99 107   4] 41\n",
      "[111 122  17] 42\n",
      "[171 181  46] 43\n",
      "[135 153  19] 44\n",
      "[153 144  23] 45\n",
      "[174 185  57] 46\n",
      "[173 174  38] 47\n",
      "[158 171  57] 48\n",
      "[140 116  70] 49\n",
      "[143 135 112] 50\n",
      "[168 166 105] 51\n",
      "[111 100  18] 52\n",
      "[107 114  21] 53\n",
      "[130 160  48] 54\n",
      "[142 139  34] 55\n",
      "[114 101  33] 56\n",
      "[190 195  77] 57\n",
      "[162 154  30] 58\n",
      "[134 146  34] 59\n",
      "[129 162  23] 60\n",
      "[145 171  48] 61\n",
      "[64 38  5] 62\n",
      "[34 16 12] 63\n",
      "[106 153 137] 64\n",
      "[108  63  34] 65\n",
      "[65 26  9] 66\n",
      "[53 70 26] 67\n",
      "[226 212 113] 68\n",
      "[177 105  33] 69\n",
      "[34 47 17] 70\n",
      "[77 36 14] 71\n",
      "[39 39  3] 72\n",
      "[63 61 46] 73\n",
      "[85 33 19] 74\n",
      "[20 12 10] 75\n",
      "[88 68 95] 76\n",
      "[249 249 221] 77\n",
      "[237 150 105] 78\n",
      "[48 30 10] 79\n",
      "[22 15  5] 80\n",
      "[51 81 57] 81\n",
      "[47 64 22] 82\n",
      "[37 46 17] 83\n",
      "[128 171  63] 84\n",
      "[177 176  49] 85\n",
      "[168 179  49] 86\n",
      "[159 195  43] 87\n",
      "[170 199  49] 88\n",
      "[162 204  42] 89\n",
      "[190 219  69] 90\n",
      "[122 112  23] 91\n",
      "[193 211 112] 92\n",
      "[220 190  70] 93\n",
      "[152 177  33] 94\n",
      "[145 164  36] 95\n",
      "[204 229 127] 96\n",
      "[221 221 109] 97\n",
      "[183 188  60] 98\n",
      "[171 184  44] 99\n",
      "[171 147  47] 100\n",
      "[103  77  26] 101\n",
      "[188 232 134] 102\n",
      "[233 233 101] 103\n",
      "[195 220  76] 104\n",
      "[241 236 181] 105\n",
      "[146 120 103] 106\n",
      "[27 36  5] 107\n",
      "[116 150  73] 108\n",
      "[127 163 102] 109\n",
      "[47 33  7] 110\n",
      "[22 31 12] 111\n",
      "[22 27  5] 112\n",
      "[20 24  1] 113\n",
      "[25 12  6] 114\n",
      "[30 29  9] 115\n",
      "[101 153  53] 116\n",
      "[156 159  42] 117\n",
      "[140 160  45] 118\n",
      "[131 146  27] 119\n",
      "[124 137  21] 120\n",
      "[91 89 14] 121\n",
      "[56 37  4] 122\n",
      "[46 43  2] 123\n",
      "[36 57  1] 124\n",
      "[45 57 11] 125\n",
      "[51 42  3] 126\n",
      "[36 40  5] 127\n",
      "[105 101  40] 128\n",
      "[167 173  75] 129\n",
      "[139 161  18] 130\n",
      "[126 165  22] 131\n",
      "[73 57  0] 132\n",
      "[23 37  4] 133\n",
      "[27 25  2] 134\n",
      "[23 33  8] 135\n",
      "[31 34  5] 136\n",
      "[29 29  5] 137\n",
      "[45 69 37] 138\n",
      "[162 172 111] 139\n",
      "[57 55  6] 140\n",
      "[28 45 11] 141\n",
      "[32 45  0] 142\n",
      "[30 36  8] 143\n",
      "[36 41  9] 144\n",
      "[48 52 25] 145\n",
      "[20 18  3] 146\n",
      "[14 40 15] 147\n",
      "[123 112  56] 148\n",
      "[136 109  42] 149\n",
      "[127 141  79] 150\n",
      "[108 127  45] 151\n",
      "[ 84 131  27] 152\n",
      "[111 169  49] 153\n",
      "[159 177  55] 154\n",
      "[171 189  79] 155\n",
      "[117 154  58] 156\n",
      "[ 95 142  61] 157\n",
      "[134 157  49] 158\n",
      "[131 157  47] 159\n",
      "[93 78 21] 160\n",
      "[ 96 160  48] 161\n",
      "[181 173  46] 162\n",
      "[141 172  45] 163\n",
      "[143 155  17] 164\n",
      "[141 155  44] 165\n",
      "[163 164  36] 166\n",
      "[135 174  45] 167\n",
      "[190 205  76] 168\n",
      "[131 157  47] 169\n",
      "[158 154  47] 170\n",
      "[139 132  18] 171\n",
      "[ 94 111  19] 172\n",
      "[ 80 119  26] 173\n",
      "[117 142  14] 174\n",
      "[129 157  36] 175\n",
      "[120 120  20] 176\n",
      "[57 57  5] 177\n",
      "[41 63  1] 178\n",
      "[136 159  43] 179\n",
      "[144 131  29] 180\n",
      "[123 169  60] 181\n",
      "[193 196  65] 182\n",
      "[146  95  12] 183\n",
      "[128 142  29] 184\n",
      "[148 157  32] 185\n",
      "[142 162  29] 186\n",
      "[134 145  23] 187\n",
      "[144 157  39] 188\n",
      "[154 168  47] 189\n",
      "[148 159  20] 190\n",
      "[210 214  67] 191\n",
      "[195 210  69] 192\n",
      "[173 195  69] 193\n",
      "[107 128  63] 194\n",
      "[31 33 11] 195\n",
      "[80 94 15] 196\n",
      "[137 115  30] 197\n",
      "[144 107  18] 198\n",
      "[195 220  77] 199\n",
      "[202 206  51] 200\n",
      "[159  80  14] 201\n",
      "[161 194  63] 202\n",
      "[134 143  18] 203\n",
      "[143 172  46] 204\n",
      "[123 109  21] 205\n",
      "[113  75  12] 206\n",
      "[ 90 119  39] 207\n",
      "[188 173  54] 208\n",
      "[191 194  51] 209\n",
      "[178 189  51] 210\n",
      "[177 186  41] 211\n",
      "[177 171  35] 212\n",
      "[162 139  11] 213\n",
      "[164 176  48] 214\n",
      "[67 44 10] 215\n",
      "[146 165  75] 216\n",
      "[149 106  14] 217\n",
      "[172 161  20] 218\n",
      "[217 217  71] 219\n",
      "[222 218  67] 220\n",
      "[201 209  64] 221\n",
      "[118 137  21] 222\n",
      "[ 99 102  11] 223\n",
      "[175 197  89] 224\n",
      "[208 198  87] 225\n",
      "[99 95  6] 226\n",
      "[145 190  47] 227\n",
      "[210 220  98] 228\n",
      "[178 190  56] 229\n",
      "[169 176  47] 230\n",
      "[158 182  46] 231\n",
      "[164 176  52] 232\n",
      "[69 69 19] 233\n",
      "[44 53 10] 234\n",
      "[62 52 17] 235\n",
      "[51 60 13] 236\n",
      "[42 50  9] 237\n",
      "[45 52  8] 238\n",
      "[42 42 14] 239\n",
      "[52 56 21] 240\n",
      "[23 25  3] 241\n",
      "[29 21  0] 242\n",
      "[30 32 10] 243\n",
      "[29 38 17] 244\n",
      "[65 52 33] 245\n",
      "[115 115  51] 246\n",
      "[171 131  36] 247\n",
      "[174 184  53] 248\n",
      "[207 200  58] 249\n",
      "[176 173  56] 250\n",
      "[124 139  20] 251\n",
      "[150 165  36] 252\n",
      "[161 115  17] 253\n",
      "[131 107  35] 254\n",
      "[60 39  0] 255\n",
      "[16 32  3] 256\n",
      "[107  93  28] 257\n",
      "[161 138  44] 258\n",
      "[199 176  64] 259\n",
      "[213 220  80] 260\n",
      "[175 198  55] 261\n",
      "[179 196  38] 262\n",
      "[179 205  56] 263\n",
      "[99 43  8] 264\n",
      "[107 137  51] 265\n",
      "[162 169  29] 266\n",
      "[170 158  56] 267\n",
      "[53 30 24] 268\n",
      "[33 37 12] 269\n",
      "[36 26 14] 270\n",
      "[23 25 14] 271\n",
      "[151 103  80] 272\n",
      "[46 30 14] 273\n",
      "[21 18  9] 274\n",
      "[14 11  2] 275\n",
      "[ 7 18  1] 276\n",
      "[28 29 11] 277\n",
      "[45 34 12] 278\n",
      "[55 51 14] 279\n",
      "[56 49 21] 280\n",
      "[28 16  4] 281\n",
      "[11 12  4] 282\n",
      "[ 4 11  0] 283\n",
      "[22 19  2] 284\n",
      "[21 19  4] 285\n",
      "[45 50 30] 286\n",
      "[33 35 11] 287\n",
      "[24 33 14] 288\n",
      "[32 31  1] 289\n",
      "[72 90 40] 290\n",
      "[136  85  32] 291\n",
      "[19 21  0] 292\n",
      "[20 28 13] 293\n",
      "[27 30  3] 294\n",
      "[17 31  5] 295\n",
      "[41 54  8] 296\n",
      "[123 135  37] 297\n",
      "[148 152  29] 298\n",
      "[198 190  47] 299\n",
      "[148 121  18] 300\n",
      "[198 196  59] 301\n",
      "[156 156  36] 302\n",
      "[170 193  59] 303\n",
      "[250 246 173] 304\n",
      "[228 225 172] 305\n",
      "[223 186 141] 306\n",
      "[135 129  69] 307\n",
      "[252 237 196] 308\n",
      "[207 194  82] 309\n",
      "[176 167  46] 310\n",
      "[202 207  81] 311\n",
      "[217 211 101] 312\n",
      "[180 167  63] 313\n",
      "[121 137  39] 314\n",
      "[221 226 146] 315\n",
      "[149 155  67] 316\n",
      "[187 201  87] 317\n",
      "[190 192  56] 318\n",
      "[140 125  44] 319\n",
      "[128 117  37] 320\n",
      "[143 152  43] 321\n",
      "[115  99   3] 322\n",
      "[147 158  62] 323\n",
      "[145 156  54] 324\n",
      "[158 161  54] 325\n",
      "[117 132  37] 326\n",
      "[130 137  57] 327\n",
      "[147 152  86] 328\n",
      "[170 167 100] 329\n",
      "[173 173 109] 330\n",
      "[162 140  91] 331\n",
      "[137 145  85] 332\n",
      "[174 160  95] 333\n",
      "[173 158  93] 334\n",
      "[142 111  57] 335\n",
      "[133 118  77] 336\n",
      "[45 30 11] 337\n",
      "[70 67 26] 338\n",
      "[53 30 16] 339\n",
      "[33 26 16] 340\n",
      "[33 32 11] 341\n",
      "[104  77  47] 342\n",
      "[ 90 103  59] 343\n",
      "[ 93 106  53] 344\n",
      "[120 116  68] 345\n",
      "[118  86  47] 346\n",
      "[74 56 16] 347\n",
      "[146 115  58] 348\n",
      "[225 157 110] 349\n",
      "[225 208 165] 350\n",
      "[250 209 163] 351\n",
      "[227 163 115] 352\n",
      "[218 132  59] 353\n",
      "[220 180 108] 354\n",
      "[255 235 180] 355\n",
      "[241 217 131] 356\n",
      "[172 110  35] 357\n",
      "[158 139  62] 358\n",
      "[127  75  36] 359\n",
      "[88 75 43] 360\n",
      "[117 119  79] 361\n",
      "[92 67 36] 362\n",
      "[65 56 25] 363\n",
      "[82 44 33] 364\n",
      "[33 32 14] 365\n",
      "[42 35 19] 366\n",
      "[50 34 19] 367\n",
      "[97 86 56] 368\n",
      "[78 74 29] 369\n",
      "[78 57 30] 370\n",
      "[87 87 51] 371\n",
      "[115  99  40] 372\n",
      "[115 103  53] 373\n",
      "[93 72 29] 374\n",
      "[177 140  60] 375\n",
      "[198 155  77] 376\n",
      "[171 145  71] 377\n",
      "[162 143  67] 378\n",
      "[173 151  66] 379\n",
      "[181 172  93] 380\n",
      "[94 52 14] 381\n",
      "[45 35 10] 382\n",
      "[68 53 34] 383\n",
      "[86 59 30] 384\n",
      "[86 79 35] 385\n",
      "[151 155  94] 386\n",
      "[195 174 111] 387\n",
      "[179 148  84] 388\n",
      "[173 153  90] 389\n",
      "[155 151  87] 390\n",
      "[169 170 104] 391\n",
      "[168 159 100] 392\n",
      "[183 182 118] 393\n",
      "[171 170 105] 394\n",
      "[180 173 105] 395\n",
      "[169 161  89] 396\n",
      "[162 160  85] 397\n",
      "[173 170  99] 398\n",
      "[174 163  97] 399\n",
      "[174 174 104] 400\n",
      "[161 157  86] 401\n",
      "[151 153  78] 402\n",
      "[141 125  63] 403\n",
      "[136 121  64] 404\n",
      "[133 135  72] 405\n",
      "[155 158  91] 406\n",
      "[157 144  76] 407\n",
      "[158 146  70] 408\n",
      "[159 158  91] 409\n",
      "[166 170  93] 410\n",
      "[164 165  95] 411\n",
      "[177 171  97] 412\n",
      "[172 170 109] 413\n",
      "[172 171 104] 414\n",
      "[160 161  95] 415\n",
      "[168 169 101] 416\n",
      "[172 171 104] 417\n",
      "[176 173 106] 418\n",
      "[174 165 100] 419\n",
      "[158 168  95] 420\n",
      "[164 157  89] 421\n",
      "[153 134  68] 422\n",
      "[176 148  83] 423\n",
      "[150 134  72] 424\n",
      "[173 168 100] 425\n",
      "[154 144  73] 426\n",
      "[186 180 104] 427\n",
      "[194 176 104] 428\n",
      "[184 182 107] 429\n",
      "[191 183 111] 430\n",
      "[184 177 105] 431\n",
      "[178 179  99] 432\n",
      "[182 155  84] 433\n",
      "[168 162  84] 434\n",
      "[178 172  96] 435\n",
      "[177 167  96] 436\n",
      "[178 165  97] 437\n",
      "[167 169  96] 438\n",
      "[186 177 108] 439\n",
      "[150 141  64] 440\n",
      "[181 168  89] 441\n",
      "[174 171  92] 442\n",
      "[166 166  92] 443\n",
      "[177 181 105] 444\n",
      "[166 157  80] 445\n",
      "[143 154  75] 446\n",
      "[155 144  80] 447\n",
      "[134 124  63] 448\n",
      "[138 131  61] 449\n",
      "[143 128  61] 450\n",
      "[172 158  85] 451\n",
      "[141 132  65] 452\n",
      "[95 86 21] 453\n",
      "[158 146  74] 454\n",
      "[135 113  66] 455\n",
      "[89 84 52] 456\n",
      "[61 38 20] 457\n",
      "[70 60 24] 458\n",
      "[122 102  49] 459\n",
      "[129 129  67] 460\n",
      "[137 140  73] 461\n",
      "[172 152  89] 462\n",
      "[147 156  91] 463\n",
      "[134 113  56] 464\n",
      "[165 151  88] 465\n",
      "[132 100  43] 466\n",
      "[134 133  68] 467\n",
      "[172 162 103] 468\n",
      "[150 131  75] 469\n",
      "[109 105  44] 470\n",
      "[146 149  82] 471\n",
      "[150 126  62] 472\n",
      "[168 139  69] 473\n",
      "[146 137  72] 474\n",
      "[152 151  84] 475\n",
      "[151 135  73] 476\n",
      "[141 135  75] 477\n",
      "[114  87  42] 478\n",
      "[58 46 22] 479\n",
      "[58 48 21] 480\n",
      "[95 87 41] 481\n",
      "[131 106  49] 482\n",
      "[ 99 109  48] 483\n",
      "[149 129  68] 484\n",
      "[107  92  33] 485\n",
      "[125  94  37] 486\n",
      "[139 127  67] 487\n",
      "[149 160  84] 488\n",
      "[165 162  91] 489\n",
      "[140 146  72] 490\n",
      "[164 161  92] 491\n",
      "[134 135  65] 492\n",
      "[155 146  77] 493\n",
      "[150 158  85] 494\n",
      "[153 156  89] 495\n",
      "[176 181 123] 496\n",
      "[167 167  93] 497\n",
      "[168 163  97] 498\n",
      "[152 168  97] 499\n",
      "[166 157  88] 500\n",
      "[158 159  91] 501\n",
      "[162 155  83] 502\n",
      "[169 150  81] 503\n",
      "[142 103  36] 504\n",
      "[128  99  41] 505\n",
      "[191 134  65] 506\n",
      "[156 136  77] 507\n",
      "[172 125  57] 508\n",
      "[178 140  75] 509\n",
      "[153 132  67] 510\n",
      "[148 138  89] 511\n",
      "[116 113  60] 512\n",
      "[116 120  70] 513\n",
      "[94 96 47] 514\n",
      "[84 82 33] 515\n",
      "[119 111  64] 516\n",
      "[157 145  93] 517\n",
      "[175 175 115] 518\n",
      "[154 151  96] 519\n",
      "[154 153  97] 520\n",
      "[153 161 102] 521\n",
      "[158 159 101] 522\n",
      "[169 177 117] 523\n",
      "[141 145  86] 524\n",
      "[155 155  93] 525\n",
      "[136 135  70] 526\n",
      "[116 128  54] 527\n",
      "[76 76 22] 528\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[119 109  37] 529\n",
      "[152 153  73] 530\n",
      "[162 161  81] 531\n",
      "[176 157  91] 532\n",
      "[172 161  79] 533\n",
      "[147 137  65] 534\n",
      "[133 121  61] 535\n",
      "[161 163  88] 536\n",
      "[187 175 117] 537\n",
      "[148 153  97] 538\n",
      "[168 172 113] 539\n",
      "[160 151  92] 540\n",
      "[150 139  77] 541\n",
      "[167 159  94] 542\n",
      "[137 133  62] 543\n",
      "[145 144  90] 544\n",
      "[123 124  66] 545\n",
      "[145 115  61] 546\n",
      "[170 172 109] 547\n",
      "[182 184 121] 548\n",
      "[168 161  91] 549\n",
      "[163 150  80] 550\n",
      "[161 173 109] 551\n",
      "[164 161  90] 552\n",
      "[168 173 109] 553\n",
      "[178 186 126] 554\n",
      "[157 156  92] 555\n",
      "[162 178 103] 556\n",
      "[146 135  69] 557\n",
      "[189 185 121] 558\n",
      "[178 185 118] 559\n",
      "[163 160  91] 560\n",
      "[185 178 100] 561\n",
      "[177 170  89] 562\n",
      "[181 169  93] 563\n",
      "[167 160  82] 564\n",
      "[194 178  93] 565\n",
      "[191 165  78] 566\n",
      "[187 168  76] 567\n",
      "[164 138  54] 568\n",
      "[145 136  59] 569\n",
      "[179 161  79] 570\n",
      "[171 143  60] 571\n",
      "[165 143  70] 572\n",
      "[168 144  72] 573\n",
      "[132 109  41] 574\n",
      "[117  84  43] 575\n",
      "[138 122  62] 576\n",
      "[121 120  53] 577\n",
      "[156 126  64] 578\n",
      "[112 102  33] 579\n",
      "[139 130  63] 580\n",
      "[126 101  44] 581\n",
      "[116  94  37] 582\n",
      "[124 118  56] 583\n",
      "[155 132  64] 584\n",
      "[179 139  69] 585\n",
      "[192 146  71] 586\n",
      "[179 141  68] 587\n",
      "[149 111  48] 588\n",
      "[143 108  52] 589\n",
      "[171 156  89] 590\n",
      "[153 122  55] 591\n",
      "[173 169  95] 592\n",
      "[174 166  93] 593\n",
      "[158 140  68] 594\n",
      "[141 138  61] 595\n",
      "[161 157  83] 596\n",
      "[166 153  83] 597\n",
      "[163 164  94] 598\n",
      "[164 165  97] 599\n",
      "[154 150  86] 600\n",
      "[160 165  99] 601\n",
      "[166 166 104] 602\n",
      "[162 158  97] 603\n",
      "[149 143  81] 604\n",
      "[162 153  86] 605\n",
      "[146 137  62] 606\n",
      "[152 139  61] 607\n",
      "[147 125  52] 608\n",
      "[173 139  65] 609\n",
      "[198 152  77] 610\n",
      "[194 172  87] 611\n",
      "[199 166  89] 612\n",
      "[175 139  65] 613\n",
      "[182 154  80] 614\n",
      "[175 149  74] 615\n",
      "[197 168  90] 616\n",
      "[185 164  81] 617\n",
      "[184 162  79] 618\n",
      "[203 178  94] 619\n",
      "[181 156  74] 620\n",
      "[175 165  80] 621\n",
      "[182 166  88] 622\n",
      "[155 127  54] 623\n",
      "[161 158  79] 624\n",
      "[156 153  76] 625\n",
      "[150 145  81] 626\n",
      "[132 118  55] 627\n",
      "[118 105  37] 628\n",
      "[158 146  74] 629\n",
      "[181 173  88] 630\n",
      "[183 166  84] 631\n",
      "[132 146  69] 632\n",
      "[152 140  66] 633\n",
      "[157 155  81] 634\n",
      "[154 157  80] 635\n",
      "[197 159  86] 636\n",
      "[178 155  87] 637\n",
      "[112  98  49] 638\n",
      "[125 129  78] 639\n",
      "[68 80 42] 640\n",
      "[79 67 27] 641\n",
      "[60 40 13] 642\n",
      "[91 81 46] 643\n",
      "[130 125  69] 644\n",
      "[93 68 27] 645\n",
      "[16  4 14] 646\n",
      "[6 6 4] 647\n",
      "[9 5 6] 648\n",
      "[24  8 11] 649\n",
      "[33 28 25] 650\n",
      "[74 40 30] 651\n",
      "[196 170 153] 652\n",
      "[101  61  61] 653\n",
      "[22 16  4] 654\n",
      "[200 180 179] 655\n",
      "[132 109  78] 656\n",
      "[156  98  60] 657\n",
      "[106  65  35] 658\n",
      "[160 129  64] 659\n",
      "[162 141  58] 660\n",
      "[163 133  45] 661\n",
      "[172 157  76] 662\n",
      "[153 134  57] 663\n",
      "[213 176  88] 664\n",
      "[220 172  88] 665\n",
      "[208 166  84] 666\n",
      "[182 137  69] 667\n",
      "[119  86  32] 668\n",
      "[112 112  60] 669\n",
      "[79 72 26] 670\n",
      "[109 111  62] 671\n",
      "[127 136  79] 672\n",
      "[88 95 44] 673\n",
      "[128 116  76] 674\n",
      "[176 166 117] 675\n",
      "[167 131  79] 676\n",
      "[174 174 112] 677\n",
      "[155 146  89] 678\n",
      "[194 175 116] 679\n",
      "[176 151  97] 680\n",
      "[186 193 125] 681\n",
      "[131 123  61] 682\n",
      "[89 86 51] 683\n",
      "[74 86 40] 684\n",
      "[94 96 56] 685\n",
      "[109 110  68] 686\n",
      "[130 133  80] 687\n",
      "[118 122  71] 688\n",
      "[123 111  69] 689\n",
      "[93 69 43] 690\n",
      "[85 66 49] 691\n",
      "[68 50 26] 692\n",
      "[121 130  75] 693\n",
      "[132 148  77] 694\n",
      "[151 157  87] 695\n",
      "[157 142  73] 696\n",
      "[114 121  51] 697\n",
      "[172 164  91] 698\n",
      "[165 166  98] 699\n",
      "[99 88 42] 700\n",
      "[175 181 121] 701\n",
      "[133 117  55] 702\n",
      "[133 114  71] 703\n",
      "[130 122  75] 704\n",
      "[102 100  51] 705\n",
      "[112 119  67] 706\n",
      "[94 93 45] 707\n",
      "[87 97 47] 708\n",
      "[82 96 43] 709\n",
      "[106 113  59] 710\n",
      "[129 113  64] 711\n",
      "[97 97 35] 712\n",
      "[140 115  58] 713\n",
      "[171 167 106] 714\n",
      "[170 152  90] 715\n",
      "[148 160  86] 716\n",
      "[155 147  82] 717\n",
      "[164 150  77] 718\n",
      "[172 162  91] 719\n",
      "[142 155  83] 720\n",
      "[124 114  42] 721\n",
      "[128 106  30] 722\n",
      "[134 131  28] 723\n",
      "[120  99  20] 724\n",
      "[138 127  47] 725\n",
      "[142 109  32] 726\n",
      "[131 124  46] 727\n",
      "[78 62 13] 728\n",
      "[130  95  39] 729\n",
      "[158 154  65] 730\n",
      "[168 139  61] 731\n",
      "[154 155  77] 732\n",
      "[193 157  61] 733\n",
      "[180 160  65] 734\n",
      "[137 104  33] 735\n",
      "[159 110  43] 736\n",
      "[193 136  46] 737\n",
      "[189 131  47] 738\n",
      "[145  95  22] 739\n",
      "[166 118  46] 740\n",
      "[213 184  90] 741\n",
      "[177 135  63] 742\n",
      "[178 143  53] 743\n",
      "[199 162  71] 744\n",
      "[191 164  73] 745\n",
      "[144 128  30] 746\n",
      "[181 177  90] 747\n",
      "[198 195 124] 748\n",
      "[137 118  60] 749\n",
      "[136 132  84] 750\n",
      "[96 82 35] 751\n",
      "[150 135  80] 752\n",
      "[151 131  70] 753\n",
      "[143 135  70] 754\n",
      "[168 137  90] 755\n",
      "[121 121  67] 756\n",
      "[144  92  52] 757\n",
      "[164 155  96] 758\n",
      "[140 114  63] 759\n",
      "[84 78 44] 760\n",
      "[34 33  5] 761\n",
      "[90 80 55] 762\n",
      "[55 43 19] 763\n",
      "[135 127  81] 764\n",
      "[104  96  47] 765\n",
      "[125  94  47] 766\n",
      "[142 128  81] 767\n",
      "[17  7  6] 768\n",
      "[7 1 3] 769\n",
      "[6 5 3] 770\n",
      "[2 2 2] 771\n",
      "[ 5  4 10] 772\n",
      "[1 1 3] 773\n",
      "[3 4 0] 774\n",
      "[4 4 6] 775\n",
      "[3 3 5] 776\n",
      "[3 3 5] 777\n",
      "[3 3 5] 778\n",
      "[3 3 5] 779\n",
      "[3 3 5] 780\n",
      "[3 3 5] 781\n",
      "[3 3 5] 782\n",
      "[3 3 5] 783\n",
      "[6 0 6] 784\n",
      "[ 4  3 11] 785\n",
      "[14  9 13] 786\n",
      "[38 13  8] 787\n",
      "[60 27 12] 788\n",
      "[72 43 25] 789\n",
      "[46 14  0] 790\n",
      "[88 70 50] 791\n",
      "[172 128  79] 792\n",
      "[172 167  83] 793\n",
      "[105 104  37] 794\n",
      "[96 95 31] 795\n",
      "[90 85 27] 796\n",
      "[93 93 31] 797\n",
      "[49 68 13] 798\n",
      "[48 44 15] 799\n",
      "[93 66 19] 800\n",
      "[101 108  30] 801\n",
      "[62 48 22] 802\n",
      "[112 121  30] 803\n",
      "[66 69 14] 804\n",
      "[80 65 10] 805\n",
      "[96 96 26] 806\n",
      "[128 126  41] 807\n",
      "[114 115  22] 808\n",
      "[119  97  24] 809\n",
      "[171 179  76] 810\n",
      "[102 100  26] 811\n",
      "[30 26  0] 812\n",
      "[88 63 23] 813\n",
      "[107 112  45] 814\n",
      "[43 39 12] 815\n",
      "[14 14 12] 816\n",
      "[6 4 9] 817\n",
      "[7 2 0] 818\n",
      "[23 17  5] 819\n",
      "[29 21 18] 820\n",
      "[15  6  7] 821\n",
      "[17  9  6] 822\n",
      "[19  9  7] 823\n",
      "[13  8  5] 824\n",
      "[25 10  5] 825\n",
      "[24 27  8] 826\n",
      "[104  72  47] 827\n",
      "[88 81 35] 828\n",
      "[41 49  0] 829\n",
      "[92 89 20] 830\n",
      "[145 158  40] 831\n",
      "[146 128  26] 832\n",
      "[140 159  34] 833\n",
      "[136 141  23] 834\n",
      "[158 156  35] 835\n",
      "[158 163  37] 836\n",
      "[168 163  43] 837\n",
      "[153 147  27] 838\n",
      "[131 115  17] 839\n",
      "[118 140  40] 840\n",
      "[100 106  16] 841\n",
      "[146 139  33] 842\n",
      "[175 162  48] 843\n",
      "[122 149  56] 844\n",
      "[124 133  42] 845\n",
      "[120 103  15] 846\n",
      "[110 127  31] 847\n",
      "[125 119  33] 848\n",
      "[123 134  30] 849\n",
      "[125 135  38] 850\n",
      "[94 86 23] 851\n",
      "[106  97  22] 852\n",
      "[112 106  32] 853\n",
      "[88 99 23] 854\n",
      "[80 87 20] 855\n",
      "[93 93 21] 856\n",
      "[ 96 111  28] 857\n",
      "[ 95 105  34] 858\n",
      "[100 102  29] 859\n",
      "[91 73  9] 860\n",
      "[128 134  38] 861\n",
      "[124 135  41] 862\n",
      "[ 97 110  22] 863\n",
      "[117 123  23] 864\n",
      "[118 134  35] 865\n",
      "[ 84 107  17] 866\n",
      "[69 83 22] 867\n",
      "[89 94 28] 868\n",
      "[110 115  15] 869\n",
      "[134 136  39] 870\n",
      "[106 105  23] 871\n",
      "[ 97 102  18] 872\n",
      "[105 109  25] 873\n",
      "[116  97  21] 874\n",
      "[120 125  31] 875\n",
      "[62 87 21] 876\n",
      "[100  75  21] 877\n",
      "[118 135  43] 878\n",
      "[141 132  57] 879\n",
      "[121 137  66] 880\n",
      "[92 91 26] 881\n",
      "[102  94  19] 882\n",
      "[131 128  33] 883\n",
      "[140 125  30] 884\n",
      "[157 144  32] 885\n",
      "[126 119  28] 886\n",
      "[138 123  42] 887\n",
      "[85 88 21] 888\n",
      "[127  98  20] 889\n",
      "[112  89  19] 890\n",
      "[112 106  28] 891\n",
      "[94 97 10] 892\n",
      "[118 111  31] 893\n",
      "[122 122  32] 894\n",
      "[121 118  25] 895\n",
      "[ 97 105  20] 896\n",
      "[95 93 16] 897\n",
      "[89 90 20] 898\n",
      "[85 88  9] 899\n",
      "[115 111  24] 900\n",
      "[106  94  22] 901\n",
      "[90 82 19] 902\n",
      "[ 83 101  19] 903\n",
      "[49 65 18] 904\n",
      "[ 9 17  2] 905\n",
      "[3 9 9] 906\n",
      "[16 17  9] 907\n",
      "[10 11  3] 908\n",
      "[11 11 11] 909\n",
      "[16 12  1] 910\n",
      "[70 66 29] 911\n",
      "[36 46 12] 912\n",
      "[49 43  9] 913\n",
      "[90 82 43] 914\n",
      "[71 73 23] 915\n",
      "[90 74 15] 916\n",
      "[105 125  54] 917\n",
      "[56 47 18] 918\n",
      "[49 45  0] 919\n",
      "[52 55 12] 920\n",
      "[67 56 26] 921\n",
      "[101 102  36] 922\n",
      "[64 58 24] 923\n",
      "[74 56 18] 924\n",
      "[53 81 22] 925\n",
      "[42 35 16] 926\n",
      "[51 52 20] 927\n",
      "[62 51 21] 928\n",
      "[78 73 35] 929\n",
      "[83 76 32] 930\n",
      "[36 39  8] 931\n",
      "[17 22  0] 932\n",
      "[25 23 10] 933\n",
      "[21 23 22] 934\n",
      "[19 19  7] 935\n",
      "[37 25 11] 936\n",
      "[91 97 51] 937\n",
      "[21 18  3] 938\n",
      "[50 50 12] 939\n",
      "[88 73 34] 940\n",
      "[85 99 24] 941\n",
      "[74 66 30] 942\n",
      "[85 89 30] 943\n",
      "[87 98 30] 944\n",
      "[92 82 29] 945\n",
      "[90 84 24] 946\n",
      "[61 68 17] 947\n",
      "[73 91 31] 948\n",
      "[78 83 25] 949\n",
      "[75 91 18] 950\n",
      "[79 79 25] 951\n",
      "[89 90 24] 952\n",
      "[81 68 13] 953\n",
      "[113 106  28] 954\n",
      "[108 122  34] 955\n",
      "[53 70 15] 956\n",
      "[47 49  9] 957\n",
      "[81 72 15] 958\n",
      "[140 122  60] 959\n",
      "[104 104  50] 960\n",
      "[109 118  55] 961\n",
      "[120 116  45] 962\n",
      "[146 132  67] 963\n",
      "[104 104  52] 964\n",
      "[ 96 100  50] 965\n",
      "[100  95  39] 966\n",
      "[138 136  75] 967\n",
      "[111 124  71] 968\n",
      "[37 38 22] 969\n",
      "[33 24 29] 970\n",
      "[66 57 52] 971\n",
      "[66 60 44] 972\n",
      "[51 48 39] 973\n",
      "[26 22 23] 974\n",
      "[18 13 17] 975\n",
      "[29 18 14] 976\n",
      "[44 30 29] 977\n",
      "[34 25 28] 978\n",
      "[16 15 20] 979\n",
      "[21 19 22] 980\n",
      "[33 22 20] 981\n",
      "[114 105  90] 982\n",
      "[87 85 60] 983\n",
      "[91 99 75] 984\n",
      "[53 60 42] 985\n",
      "[32 35 26] 986\n",
      "[18 18 16] 987\n",
      "[19 19 19] 988\n",
      "[14 19 15] 989\n",
      "[25 28 21] 990\n",
      "[33 30 21] 991\n",
      "[50 50 38] 992\n",
      "[53 56 45] 993\n",
      "[30 33 26] 994\n",
      "[19 18 14] 995\n",
      "[30 21 22] 996\n",
      "[30 21 22] 997\n",
      "[24 23 19] 998\n",
      "[17 22 15] 999\n",
      "[17 19 16] 1000\n",
      "[19 21 18] 1001\n",
      "[20 20 18] 1002\n",
      "[20 20 18] 1003\n",
      "[22 21 19] 1004\n",
      "[21 21 19] 1005\n",
      "[19 19 17] 1006\n",
      "[17 19 16] 1007\n",
      "[20 11 12] 1008\n",
      "[19 13 13] 1009\n",
      "[18 18 16] 1010\n",
      "[13 18 14] 1011\n",
      "[20 29 24] 1012\n",
      "[19 25 23] 1013\n",
      "[21 25 24] 1014\n",
      "[23 23 25] 1015\n",
      "[52 41 39] 1016\n",
      "[34 40 38] 1017\n",
      "[12 21 18] 1018\n",
      "[19 10 13] 1019\n",
      "[15  5 13] 1020\n",
      "[ 6 15 22] 1021\n",
      "[ 4 14 16] 1022\n",
      "[14  8  8] 1023\n",
      "[15 10 14] 1024\n",
      "[14 19 23] 1025\n",
      "[21 22 26] 1026\n",
      "[29 34 30] 1027\n",
      "[46 30 41] 1028\n",
      "[59 56 39] 1029\n",
      "[101 101  39] 1030\n",
      "[90 96 34] 1031\n",
      "[92 75 29] 1032\n",
      "[114 101  31] 1033\n",
      "[156 154  54] 1034\n",
      "[176 167  72] 1035\n",
      "[157 160  73] 1036\n",
      "[159 154  62] 1037\n",
      "[169 165  66] 1038\n",
      "[172 172  84] 1039\n",
      "[172 177  75] 1040\n",
      "[136 142  72] 1041\n",
      "[74 66 27] 1042\n",
      "[118  78  43] 1043\n",
      "[136 128  65] 1044\n",
      "[105  76  16] 1045\n",
      "[141 104  59] 1046\n",
      "[116  71  38] 1047\n",
      "[95 82 37] 1048\n",
      "[111  91  38] 1049\n",
      "[157 139  75] 1050\n",
      "[159 141  75] 1051\n",
      "[137 129  67] 1052\n",
      "[87 66 21] 1053\n",
      "[122  86  54] 1054\n",
      "[86 77 38] 1055\n",
      "[132 108  44] 1056\n",
      "[159 149  78] 1057\n",
      "[143 146  67] 1058\n",
      "[163 150  72] 1059\n",
      "[185 163  87] 1060\n",
      "[186 170  92] 1061\n",
      "[173 151  76] 1062\n",
      "[150 128  55] 1063\n",
      "[145 132  62] 1064\n",
      "[146 116  52] 1065\n",
      "[153 131  71] 1066\n",
      "[136 137  69] 1067\n",
      "[36 27 20] 1068\n",
      "[14 13 19] 1069\n",
      "[ 9 14 10] 1070\n",
      "[11  9 12] 1071\n",
      "[31 15 15] 1072\n",
      "[33 37 36] 1073\n",
      "[116  86  48] 1074\n",
      "[146 142  68] 1075\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[127 122  56] 1076\n",
      "[126 123  54] 1077\n",
      "[141 128  58] 1078\n",
      "[159 150  71] 1079\n",
      "[157 146  67] 1080\n",
      "[159 143  66] 1081\n",
      "[158 140  64] 1082\n",
      "[158 147  68] 1083\n",
      "[155 147  72] 1084\n",
      "[142 144  69] 1085\n",
      "[139 118  55] 1086\n",
      "[116 107  42] 1087\n",
      "[127 120  48] 1088\n",
      "[145 130  65] 1089\n",
      "[146 140  66] 1090\n",
      "[ 87 103  64] 1091\n",
      "[14 14 14] 1092\n",
      "[18  6 10] 1093\n",
      "[20 16 15] 1094\n",
      "[18 13 10] 1095\n",
      "[67 58 41] 1096\n",
      "[97 85 45] 1097\n",
      "[142 126  67] 1098\n",
      "[129 139  68] 1099\n",
      "[150 108  50] 1100\n",
      "[146 133  65] 1101\n",
      "[112 121  66] 1102\n",
      "[49 53 26] 1103\n",
      "[41 43 30] 1104\n",
      "[49 42 16] 1105\n",
      "[96 77 34] 1106\n",
      "[139 136  67] 1107\n",
      "[164 159  77] 1108\n",
      "[148 144  57] 1109\n",
      "[159 147  63] 1110\n",
      "[183 175  90] 1111\n",
      "[180 174  76] 1112\n",
      "[190 173  81] 1113\n",
      "[182 169  75] 1114\n",
      "[172 163  68] 1115\n",
      "[168 159  66] 1116\n",
      "[162 162  76] 1117\n",
      "[139 147  74] 1118\n",
      "[124 125  68] 1119\n",
      "[103  91  43] 1120\n",
      "[145 132  77] 1121\n",
      "[141 155  78] 1122\n",
      "[144 145  69] 1123\n",
      "[154 128  67] 1124\n",
      "[160 143  73] 1125\n",
      "[176 164  88] 1126\n",
      "[172 168  95] 1127\n",
      "[183 167  92] 1128\n",
      "[199 177 104] 1129\n",
      "[185 160  94] 1130\n",
      "[175 154  99] 1131\n",
      "[136 113  63] 1132\n",
      "[126  94  43] 1133\n",
      "[160 136  76] 1134\n",
      "[166 151  86] 1135\n",
      "[155 150  84] 1136\n",
      "[161 142  74] 1137\n",
      "[160 139  76] 1138\n",
      "[144 135  78] 1139\n",
      "[56 68 46] 1140\n",
      "[28  6 18] 1141\n",
      "[26 17 10] 1142\n",
      "[15 15 15] 1143\n",
      "[28 12 13] 1144\n",
      "[18 25 17] 1145\n",
      "[15 21 11] 1146\n",
      "[22 14 11] 1147\n",
      "[23 18 15] 1148\n",
      "[28 25 18] 1149\n",
      "[64 32 21] 1150\n",
      "[97 83 56] 1151\n",
      "[113 112  58] 1152\n",
      "[110 109  52] 1153\n",
      "[105  87  47] 1154\n",
      "[136 108  69] 1155\n",
      "[139 146  76] 1156\n",
      "[134 137  68] 1157\n",
      "[160 128  79] 1158\n",
      "[151 136  69] 1159\n",
      "[140 131  66] 1160\n",
      "[126 119  64] 1161\n",
      "[99 98 42] 1162\n",
      "[141 112  56] 1163\n",
      "[143 140  69] 1164\n",
      "[152 141  75] 1165\n",
      "[172 161  95] 1166\n",
      "[188 167 100] 1167\n",
      "[125 115  64] 1168\n",
      "[66 67 23] 1169\n",
      "[89 71 33] 1170\n",
      "[146 102  57] 1171\n",
      "[146 136  64] 1172\n",
      "[138 124  51] 1173\n",
      "[144 131  63] 1174\n",
      "[123 129  57] 1175\n",
      "[131 127  56] 1176\n",
      "[105 106  48] 1177\n",
      "[112  99  55] 1178\n",
      "[111 102  47] 1179\n",
      "[123 116  64] 1180\n",
      "[106 115  60] 1181\n",
      "[105  94  48] 1182\n",
      "[42 49 41] 1183\n",
      "[14  4  5] 1184\n",
      "[15 10 14] 1185\n",
      "[20  5 12] 1186\n",
      "[11 12  6] 1187\n",
      "[104  60  33] 1188\n",
      "[137 129  64] 1189\n",
      "[140 120  61] 1190\n",
      "[159 130  62] 1191\n",
      "[150 134  56] 1192\n",
      "[123 118  62] 1193\n",
      "[36 26 14] 1194\n",
      "[19  9 18] 1195\n",
      "[16 14 17] 1196\n",
      "[30  8 11] 1197\n",
      "[33 24 19] 1198\n",
      "[73 53 42] 1199\n",
      "[126 121  99] 1200\n",
      "[51 83 72] 1201\n",
      "[ 7  5 10] 1202\n",
      "[1 6 2] 1203\n",
      "[3 7 8] 1204\n",
      "[12  1  9] 1205\n",
      "[1 3 2] 1206\n",
      "[10  5 11] 1207\n",
      "[7 2 6] 1208\n",
      "[5 5 5] 1209\n",
      "[4 4 4] 1210\n",
      "[9 3 7] 1211\n",
      "[10  8  9] 1212\n",
      "[13 16  9] 1213\n",
      "[25 18  0] 1214\n",
      "[91 75 52] 1215\n",
      "[123 108  75] 1216\n",
      "[119 152 109] 1217\n",
      "[122 133  91] 1218\n",
      "[62 76 50] 1219\n",
      "[30 19 25] 1220\n",
      "[90 64 49] 1221\n",
      "[146 137  78] 1222\n",
      "[132 125  70] 1223\n",
      "[142 139  62] 1224\n",
      "[144 144  70] 1225\n",
      "[163 153  82] 1226\n",
      "[160 152  87] 1227\n",
      "[56 87 46] 1228\n",
      "[59 40 26] 1229\n",
      "[ 89 105  58] 1230\n",
      "[ 84 109  70] 1231\n",
      "[73 81 42] 1232\n",
      "[65 60 40] 1233\n",
      "[47 51 24] 1234\n",
      "[57 45 21] 1235\n",
      "[75 62 27] 1236\n",
      "[110 115  59] 1237\n",
      "[65 61 24] 1238\n",
      "[57 36 19] 1239\n",
      "[80 73 44] 1240\n",
      "[61 66 25] 1241\n",
      "[56 72 36] 1242\n",
      "[54 53 32] 1243\n",
      "[40 38 25] 1244\n",
      "[41 25 12] 1245\n",
      "[85 51 24] 1246\n",
      "[60 78 36] 1247\n",
      "[49 41 28] 1248\n",
      "[61 36 16] 1249\n",
      "[95 71 33] 1250\n",
      "[101  94  40] 1251\n",
      "[123 109  48] 1252\n",
      "[147 127  54] 1253\n",
      "[175 153  70] 1254\n",
      "[159 165  75] 1255\n",
      "[164 138  63] 1256\n",
      "[151 147  76] 1257\n",
      "[135 108  55] 1258\n",
      "[153 137  88] 1259\n",
      "[170 171 131] 1260\n",
      "[171 178 145] 1261\n",
      "[135 132 101] 1262\n",
      "[118 134  85] 1263\n",
      "[132 124  62] 1264\n",
      "[137 130  75] 1265\n",
      "[107 103  55] 1266\n",
      "[79 75 38] 1267\n",
      "[53 47 21] 1268\n",
      "[40 37 18] 1269\n",
      "[41 42 28] 1270\n",
      "[40 44 30] 1271\n",
      "[48 51 30] 1272\n",
      "[47 65 39] 1273\n",
      "[42 45 24] 1274\n",
      "[58 40 18] 1275\n",
      "[87 85 44] 1276\n",
      "[101  93  44] 1277\n",
      "[108 101  47] 1278\n",
      "[117 110  55] 1279\n"
     ]
    }
   ],
   "source": [
    "for i in range(0,1280):\n",
    "    print(img[719,i],i)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [],
   "source": [
    "frame = allocate(shape=(720,1280,3),dtype=np.uint8,cacheable=True)\n",
    "frame[:] = img[:]"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Check the attributes and methods in Overlay"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "{'axi_dma_0': {'addr_range': 65536,\n",
       "  'device': <pynq.pl_server.device.XlnkDevice at 0xb027b6f0>,\n",
       "  'driver': pynq.lib.dma.DMA,\n",
       "  'fullpath': 'axi_dma_0',\n",
       "  'gpio': {},\n",
       "  'interrupts': {},\n",
       "  'mem_id': 'S_AXI_LITE',\n",
       "  'parameters': {'C_BASEADDR': '0x40400000',\n",
       "   'C_DLYTMR_RESOLUTION': '125',\n",
       "   'C_ENABLE_MULTI_CHANNEL': '0',\n",
       "   'C_FAMILY': 'zynq',\n",
       "   'C_HIGHADDR': '0x4040FFFF',\n",
       "   'C_INCLUDE_MM2S': '1',\n",
       "   'C_INCLUDE_MM2S_DRE': '0',\n",
       "   'C_INCLUDE_MM2S_SF': '1',\n",
       "   'C_INCLUDE_S2MM': '1',\n",
       "   'C_INCLUDE_S2MM_DRE': '0',\n",
       "   'C_INCLUDE_S2MM_SF': '1',\n",
       "   'C_INCLUDE_SG': '0',\n",
       "   'C_INCREASE_THROUGHPUT': '0',\n",
       "   'C_MICRO_DMA': '0',\n",
       "   'C_MM2S_BURST_SIZE': '16',\n",
       "   'C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH': '32',\n",
       "   'C_M_AXIS_MM2S_TDATA_WIDTH': '32',\n",
       "   'C_M_AXI_MM2S_ADDR_WIDTH': '32',\n",
       "   'C_M_AXI_MM2S_DATA_WIDTH': '64',\n",
       "   'C_M_AXI_S2MM_ADDR_WIDTH': '32',\n",
       "   'C_M_AXI_S2MM_DATA_WIDTH': '32',\n",
       "   'C_M_AXI_SG_ADDR_WIDTH': '32',\n",
       "   'C_M_AXI_SG_DATA_WIDTH': '32',\n",
       "   'C_NUM_MM2S_CHANNELS': '1',\n",
       "   'C_NUM_S2MM_CHANNELS': '1',\n",
       "   'C_PRMRY_IS_ACLK_ASYNC': '0',\n",
       "   'C_S2MM_BURST_SIZE': '16',\n",
       "   'C_SG_INCLUDE_STSCNTRL_STRM': '0',\n",
       "   'C_SG_LENGTH_WIDTH': '26',\n",
       "   'C_SG_USE_STSAPP_LENGTH': '0',\n",
       "   'C_S_AXIS_S2MM_STS_TDATA_WIDTH': '32',\n",
       "   'C_S_AXIS_S2MM_TDATA_WIDTH': '32',\n",
       "   'C_S_AXI_LITE_ADDR_WIDTH': '10',\n",
       "   'C_S_AXI_LITE_DATA_WIDTH': '32',\n",
       "   'Component_Name': 'system_axi_dma_0_0',\n",
       "   'EDK_IPTYPE': 'PERIPHERAL',\n",
       "   'c_addr_width': '32',\n",
       "   'c_dlytmr_resolution': '125',\n",
       "   'c_enable_multi_channel': '0',\n",
       "   'c_include_mm2s': '1',\n",
       "   'c_include_mm2s_dre': '0',\n",
       "   'c_include_mm2s_sf': '1',\n",
       "   'c_include_s2mm': '1',\n",
       "   'c_include_s2mm_dre': '0',\n",
       "   'c_include_s2mm_sf': '1',\n",
       "   'c_include_sg': '0',\n",
       "   'c_increase_throughput': '0',\n",
       "   'c_m_axi_mm2s_data_width': '64',\n",
       "   'c_m_axi_s2mm_data_width': '32',\n",
       "   'c_m_axis_mm2s_tdata_width': '32',\n",
       "   'c_micro_dma': '0',\n",
       "   'c_mm2s_burst_size': '16',\n",
       "   'c_num_mm2s_channels': '1',\n",
       "   'c_num_s2mm_channels': '1',\n",
       "   'c_prmry_is_aclk_async': '0',\n",
       "   'c_s2mm_burst_size': '16',\n",
       "   'c_s_axis_s2mm_tdata_width': '32',\n",
       "   'c_sg_include_stscntrl_strm': '0',\n",
       "   'c_sg_length_width': '26',\n",
       "   'c_sg_use_stsapp_length': '0',\n",
       "   'c_single_interface': '0'},\n",
       "  'phys_addr': 1077936128,\n",
       "  'registers': {'MM2S_CURDESC': {'access': 'read-write',\n",
       "    'address_offset': 8,\n",
       "    'description': 'MM2S DMA Current Descriptor Pointer Register',\n",
       "    'fields': {'Current_Descriptor_Pointer': {'access': 'read-write',\n",
       "      'bit_offset': 6,\n",
       "      'bit_width': 26,\n",
       "      'description': 'MM2S DMA Current Descriptor Pointer Register'}},\n",
       "    'size': 32},\n",
       "   'MM2S_CURDESC_MSB': {'access': 'read-write',\n",
       "    'address_offset': 12,\n",
       "    'description': 'MM2S DMA Current Descriptor Pointer Register',\n",
       "    'fields': {'Current_Descriptor_Pointer': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'MM2S DMA Current Descriptor Pointer Register'}},\n",
       "    'size': 32},\n",
       "   'MM2S_DMACR': {'access': 'read-write',\n",
       "    'address_offset': 0,\n",
       "    'description': 'MM2S DMA Control Register',\n",
       "    'fields': {'Cyclic_BD_Enable': {'access': 'read-write',\n",
       "      'bit_offset': 4,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Control Register'},\n",
       "     'Dly_IrqEn': {'access': 'read-write',\n",
       "      'bit_offset': 13,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Control Register'},\n",
       "     'Err_IrqEn': {'access': 'read-write',\n",
       "      'bit_offset': 14,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Control Register'},\n",
       "     'IOC_IrqEn': {'access': 'read-write',\n",
       "      'bit_offset': 12,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Control Register'},\n",
       "     'IRQDelay': {'access': 'read-write',\n",
       "      'bit_offset': 24,\n",
       "      'bit_width': 8,\n",
       "      'description': 'MM2S DMA Control Register'},\n",
       "     'IRQThreshold': {'access': 'read-write',\n",
       "      'bit_offset': 16,\n",
       "      'bit_width': 8,\n",
       "      'description': 'MM2S DMA Control Register'},\n",
       "     'Keyhole': {'access': 'read-write',\n",
       "      'bit_offset': 3,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Control Register'},\n",
       "     'RS': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Control Register'},\n",
       "     'Reset': {'access': 'read-write',\n",
       "      'bit_offset': 2,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Control Register'}},\n",
       "    'size': 32},\n",
       "   'MM2S_DMASR': {'access': 'read-write',\n",
       "    'address_offset': 4,\n",
       "    'description': 'MM2S DMA Status Register',\n",
       "    'fields': {'DMADecErr': {'access': 'read-only',\n",
       "      'bit_offset': 6,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register'},\n",
       "     'DMAIntErr': {'access': 'read-only',\n",
       "      'bit_offset': 4,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register'},\n",
       "     'DMASlvErr': {'access': 'read-only',\n",
       "      'bit_offset': 5,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register'},\n",
       "     'Dly_Irq': {'access': 'read-write',\n",
       "      'bit_offset': 13,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register'},\n",
       "     'Err_Irq': {'access': 'read-write',\n",
       "      'bit_offset': 14,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register'},\n",
       "     'Halted': {'access': 'read-only',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register'},\n",
       "     'IOC_Irq': {'access': 'read-write',\n",
       "      'bit_offset': 12,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register'},\n",
       "     'IRQDelaySts': {'access': 'read-only',\n",
       "      'bit_offset': 24,\n",
       "      'bit_width': 8,\n",
       "      'description': 'MM2S DMA Status Register'},\n",
       "     'IRQThresholdSts': {'access': 'read-only',\n",
       "      'bit_offset': 16,\n",
       "      'bit_width': 8,\n",
       "      'description': 'MM2S DMA Status Register'},\n",
       "     'Idle': {'access': 'read-only',\n",
       "      'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register'},\n",
       "     'SGDecErr': {'access': 'read-only',\n",
       "      'bit_offset': 10,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register'},\n",
       "     'SGIncld': {'access': 'read-only',\n",
       "      'bit_offset': 3,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register'},\n",
       "     'SGIntErr': {'access': 'read-only',\n",
       "      'bit_offset': 8,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register'},\n",
       "     'SGSlvErr': {'access': 'read-only',\n",
       "      'bit_offset': 9,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register'}},\n",
       "    'size': 32},\n",
       "   'MM2S_LENGTH': {'access': 'read-write',\n",
       "    'address_offset': 40,\n",
       "    'description': 'MM2S DMA Transfer Length Register',\n",
       "    'fields': {'Length': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 26,\n",
       "      'description': 'MM2S DMA Transfer Length Register'}},\n",
       "    'size': 32},\n",
       "   'MM2S_SA': {'access': 'read-write',\n",
       "    'address_offset': 24,\n",
       "    'description': 'MM2S Source Address Register',\n",
       "    'fields': {'Source_Address': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'MM2S Source Address Register'}},\n",
       "    'size': 32},\n",
       "   'MM2S_SA_MSB': {'access': 'read-write',\n",
       "    'address_offset': 28,\n",
       "    'description': 'MM2S Source Address Register',\n",
       "    'fields': {'Source_Address': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'MM2S Source Address Register'}},\n",
       "    'size': 32},\n",
       "   'MM2S_TAILDESC': {'access': 'read-write',\n",
       "    'address_offset': 16,\n",
       "    'description': 'MM2S DMA Tail Descriptor Pointer Register',\n",
       "    'fields': {'Tail_Descriptor_Pointer': {'access': 'read-write',\n",
       "      'bit_offset': 6,\n",
       "      'bit_width': 26,\n",
       "      'description': 'MM2S DMA Tail Descriptor Pointer Register'}},\n",
       "    'size': 32},\n",
       "   'MM2S_TAILDESC_MSB': {'access': 'read-write',\n",
       "    'address_offset': 20,\n",
       "    'description': 'MM2S DMA Tail Descriptor Pointer Register',\n",
       "    'fields': {'Tail_Descriptor_Pointer': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'MM2S DMA Tail Descriptor Pointer Register'}},\n",
       "    'size': 32},\n",
       "   'S2MM_CURDESC': {'access': 'read-write',\n",
       "    'address_offset': 56,\n",
       "    'description': 'S2MM DMA Current Descriptor Pointer Register',\n",
       "    'fields': {'Current_Descriptor_Pointer': {'access': 'read-write',\n",
       "      'bit_offset': 6,\n",
       "      'bit_width': 26,\n",
       "      'description': 'S2MM DMA Current Descriptor Pointer Register'}},\n",
       "    'size': 32},\n",
       "   'S2MM_CURDESC_MSB': {'access': 'read-write',\n",
       "    'address_offset': 60,\n",
       "    'description': 'S2MM DMA Current Descriptor Pointer Register',\n",
       "    'fields': {'Current_Descriptor_Pointer': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'S2MM DMA Current Descriptor Pointer Register'}},\n",
       "    'size': 32},\n",
       "   'S2MM_DA': {'access': 'read-write',\n",
       "    'address_offset': 72,\n",
       "    'description': 'S2MM DMA Destination Address Register',\n",
       "    'fields': {'Destination_Address': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'S2MM DMA Destination Address Register'}},\n",
       "    'size': 32},\n",
       "   'S2MM_DA_MSB': {'access': 'read-write',\n",
       "    'address_offset': 76,\n",
       "    'description': 'S2MM Destination Address Register',\n",
       "    'fields': {'Destination_Address': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'S2MM Destination Address Register'}},\n",
       "    'size': 32},\n",
       "   'S2MM_DMACR': {'access': 'read-write',\n",
       "    'address_offset': 48,\n",
       "    'description': 'S2MM DMA Control Register',\n",
       "    'fields': {'Cyclic_BD_Enable': {'access': 'read-write',\n",
       "      'bit_offset': 4,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Control Register'},\n",
       "     'Dly_IrqEn': {'access': 'read-write',\n",
       "      'bit_offset': 13,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Control Register'},\n",
       "     'Err_IrqEn': {'access': 'read-write',\n",
       "      'bit_offset': 14,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Control Register'},\n",
       "     'IOC_IrqEn': {'access': 'read-write',\n",
       "      'bit_offset': 12,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Control Register'},\n",
       "     'IRQDelay': {'access': 'read-write',\n",
       "      'bit_offset': 24,\n",
       "      'bit_width': 8,\n",
       "      'description': 'S2MM DMA Control Register'},\n",
       "     'IRQThreshold': {'access': 'read-write',\n",
       "      'bit_offset': 16,\n",
       "      'bit_width': 8,\n",
       "      'description': 'S2MM DMA Control Register'},\n",
       "     'Keyhole': {'access': 'read-write',\n",
       "      'bit_offset': 3,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Control Register'},\n",
       "     'RS': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Control Register'},\n",
       "     'Reset': {'access': 'read-write',\n",
       "      'bit_offset': 2,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Control Register'}},\n",
       "    'size': 32},\n",
       "   'S2MM_DMASR': {'access': 'read-write',\n",
       "    'address_offset': 52,\n",
       "    'description': 'S2MM DMA Status Register',\n",
       "    'fields': {'DMADecErr': {'access': 'read-only',\n",
       "      'bit_offset': 6,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register'},\n",
       "     'DMAIntErr': {'access': 'read-only',\n",
       "      'bit_offset': 4,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register'},\n",
       "     'DMASlvErr': {'access': 'read-only',\n",
       "      'bit_offset': 5,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register'},\n",
       "     'Dly_Irq': {'access': 'read-write',\n",
       "      'bit_offset': 13,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register'},\n",
       "     'Err_Irq': {'access': 'read-write',\n",
       "      'bit_offset': 14,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register'},\n",
       "     'Halted': {'access': 'read-only',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register'},\n",
       "     'IOC_Irq': {'access': 'read-write',\n",
       "      'bit_offset': 12,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register'},\n",
       "     'IRQDelaySts': {'access': 'read-only',\n",
       "      'bit_offset': 24,\n",
       "      'bit_width': 8,\n",
       "      'description': 'S2MM DMA Status Register'},\n",
       "     'IRQThresholdSts': {'access': 'read-only',\n",
       "      'bit_offset': 16,\n",
       "      'bit_width': 8,\n",
       "      'description': 'S2MM DMA Status Register'},\n",
       "     'Idle': {'access': 'read-only',\n",
       "      'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register'},\n",
       "     'SGDecErr': {'access': 'read-only',\n",
       "      'bit_offset': 10,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register'},\n",
       "     'SGIncld': {'access': 'read-only',\n",
       "      'bit_offset': 3,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register'},\n",
       "     'SGIntErr': {'access': 'read-only',\n",
       "      'bit_offset': 8,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register'},\n",
       "     'SGSlvErr': {'access': 'read-only',\n",
       "      'bit_offset': 9,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register'}},\n",
       "    'size': 32},\n",
       "   'S2MM_LENGTH': {'access': 'read-write',\n",
       "    'address_offset': 88,\n",
       "    'description': 'S2MM DMA Transfer Length Register',\n",
       "    'fields': {'Length': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 26,\n",
       "      'description': 'S2MM DMA Transfer Length Register'}},\n",
       "    'size': 32},\n",
       "   'S2MM_TAILDESC': {'access': 'read-write',\n",
       "    'address_offset': 64,\n",
       "    'description': 'S2MM DMA Tail Descriptor Pointer Register',\n",
       "    'fields': {'Tail_Descriptor_Pointer': {'access': 'read-write',\n",
       "      'bit_offset': 6,\n",
       "      'bit_width': 26,\n",
       "      'description': 'S2MM DMA Tail Descriptor Pointer Register'}},\n",
       "    'size': 32},\n",
       "   'S2MM_TAILDESC_MSB': {'access': 'read-write',\n",
       "    'address_offset': 68,\n",
       "    'description': 'S2MM DMA Tail Descriptor Pointer Register',\n",
       "    'fields': {'Tail_Descriptor_Pointer': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'S2MM DMA Tail Descriptor Pointer Register'}},\n",
       "    'size': 32},\n",
       "   'SG_CTL': {'access': 'read-write',\n",
       "    'address_offset': 44,\n",
       "    'description': 'Scatter/Gather User and Cache Control Register',\n",
       "    'fields': {'SG_CACHE': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 4,\n",
       "      'description': 'Scatter/Gather User and Cache Control Register'},\n",
       "     'SG_USER': {'access': 'read-write',\n",
       "      'bit_offset': 8,\n",
       "      'bit_width': 4,\n",
       "      'description': 'Scatter/Gather User and Cache Control Register'}},\n",
       "    'size': 32}},\n",
       "  'state': None,\n",
       "  'type': 'xilinx.com:ip:axi_dma:7.1'},\n",
       " 'axi_gpio_0': {'addr_range': 65536,\n",
       "  'device': <pynq.pl_server.device.XlnkDevice at 0xb027b6f0>,\n",
       "  'driver': pynq.lib.axigpio.AxiGPIO,\n",
       "  'fullpath': 'axi_gpio_0',\n",
       "  'gpio': {},\n",
       "  'interrupts': {},\n",
       "  'mem_id': 'S_AXI',\n",
       "  'parameters': {'C_ALL_INPUTS': '1',\n",
       "   'C_ALL_INPUTS_2': '0',\n",
       "   'C_ALL_OUTPUTS': '0',\n",
       "   'C_ALL_OUTPUTS_2': '0',\n",
       "   'C_BASEADDR': '0x41200000',\n",
       "   'C_DOUT_DEFAULT': '0x00000000',\n",
       "   'C_DOUT_DEFAULT_2': '0x00000000',\n",
       "   'C_FAMILY': 'zynq',\n",
       "   'C_GPIO2_WIDTH': '32',\n",
       "   'C_GPIO_WIDTH': '4',\n",
       "   'C_HIGHADDR': '0x4120FFFF',\n",
       "   'C_INTERRUPT_PRESENT': '0',\n",
       "   'C_IS_DUAL': '0',\n",
       "   'C_S_AXI_ADDR_WIDTH': '9',\n",
       "   'C_S_AXI_DATA_WIDTH': '32',\n",
       "   'C_TRI_DEFAULT': '0xFFFFFFFF',\n",
       "   'C_TRI_DEFAULT_2': '0xFFFFFFFF',\n",
       "   'Component_Name': 'system_axi_gpio_0_0',\n",
       "   'EDK_IPTYPE': 'PERIPHERAL',\n",
       "   'GPIO2_BOARD_INTERFACE': 'Custom',\n",
       "   'GPIO_BOARD_INTERFACE': 'btns_4bits',\n",
       "   'USE_BOARD_FLOW': 'true'},\n",
       "  'phys_addr': 1092616192,\n",
       "  'registers': {'GIER': {'access': 'read-write',\n",
       "    'address_offset': 284,\n",
       "    'description': 'Global Interrupt Enable register',\n",
       "    'fields': {'Global Interrupt Enable': {'access': 'read-write',\n",
       "      'bit_offset': 31,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Global Interrupt Enable register'}},\n",
       "    'size': 32},\n",
       "   'GPIO2_DATA': {'access': 'read-write',\n",
       "    'address_offset': 8,\n",
       "    'description': 'Channel-2 AXI GPIO Data register',\n",
       "    'fields': {'Channel-2 GPIO DATA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Channel-2 AXI GPIO Data register'}},\n",
       "    'size': 32},\n",
       "   'GPIO2_TRI': {'access': 'read-write',\n",
       "    'address_offset': 12,\n",
       "    'description': 'Channel-2 AXI GPIO 3-State Control register',\n",
       "    'fields': {'Channel-2 GPIO TRI': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Channel-2 AXI GPIO 3-State Control register'}},\n",
       "    'size': 32},\n",
       "   'GPIO_DATA': {'access': 'read-write',\n",
       "    'address_offset': 0,\n",
       "    'description': 'Channel-1 AXI GPIO Data register',\n",
       "    'fields': {'Channel-1 GPIO DATA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 4,\n",
       "      'description': 'Channel-1 AXI GPIO Data register'}},\n",
       "    'size': 4},\n",
       "   'GPIO_TRI': {'access': 'read-write',\n",
       "    'address_offset': 4,\n",
       "    'description': 'Channel-1 AXI GPIO 3-State Control register',\n",
       "    'fields': {'Channel-1 GPIO TRI': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 4,\n",
       "      'description': 'Channel-1 AXI GPIO 3-State Control register'}},\n",
       "    'size': 4},\n",
       "   'IP_IER': {'access': 'read-write',\n",
       "    'address_offset': 296,\n",
       "    'description': 'IP Interrupt Enable register',\n",
       "    'fields': {'Channel-1 Interrupt Enable': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'IP Interrupt Enable register'},\n",
       "     'Channel-2 Interrupt Enable': {'access': 'read-write',\n",
       "      'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'description': 'IP Interrupt Enable register'}},\n",
       "    'size': 32},\n",
       "   'IP_ISR': {'access': 'read-write',\n",
       "    'address_offset': 288,\n",
       "    'description': 'IP Interrupt Status register',\n",
       "    'fields': {'Channel-1 Interrupt Status': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'IP Interrupt Status register'},\n",
       "     'Channel-2 Interrupt Status': {'access': 'read-write',\n",
       "      'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'description': 'IP Interrupt Status register'}},\n",
       "    'size': 32}},\n",
       "  'state': None,\n",
       "  'type': 'xilinx.com:ip:axi_gpio:2.0'},\n",
       " 'axi_gpio_1': {'addr_range': 65536,\n",
       "  'device': <pynq.pl_server.device.XlnkDevice at 0xb027b6f0>,\n",
       "  'driver': pynq.lib.axigpio.AxiGPIO,\n",
       "  'fullpath': 'axi_gpio_1',\n",
       "  'gpio': {},\n",
       "  'interrupts': {},\n",
       "  'mem_id': 'S_AXI',\n",
       "  'parameters': {'C_ALL_INPUTS': '0',\n",
       "   'C_ALL_INPUTS_2': '0',\n",
       "   'C_ALL_OUTPUTS': '0',\n",
       "   'C_ALL_OUTPUTS_2': '0',\n",
       "   'C_BASEADDR': '0x41210000',\n",
       "   'C_DOUT_DEFAULT': '0x00000000',\n",
       "   'C_DOUT_DEFAULT_2': '0x00000000',\n",
       "   'C_FAMILY': 'zynq',\n",
       "   'C_GPIO2_WIDTH': '32',\n",
       "   'C_GPIO_WIDTH': '4',\n",
       "   'C_HIGHADDR': '0x4121FFFF',\n",
       "   'C_INTERRUPT_PRESENT': '0',\n",
       "   'C_IS_DUAL': '0',\n",
       "   'C_S_AXI_ADDR_WIDTH': '9',\n",
       "   'C_S_AXI_DATA_WIDTH': '32',\n",
       "   'C_TRI_DEFAULT': '0xFFFFFFFF',\n",
       "   'C_TRI_DEFAULT_2': '0xFFFFFFFF',\n",
       "   'Component_Name': 'system_axi_gpio_1_0',\n",
       "   'EDK_IPTYPE': 'PERIPHERAL',\n",
       "   'GPIO2_BOARD_INTERFACE': 'Custom',\n",
       "   'GPIO_BOARD_INTERFACE': 'leds_4bits',\n",
       "   'USE_BOARD_FLOW': 'true'},\n",
       "  'phys_addr': 1092681728,\n",
       "  'registers': {'GIER': {'access': 'read-write',\n",
       "    'address_offset': 284,\n",
       "    'description': 'Global Interrupt Enable register',\n",
       "    'fields': {'Global Interrupt Enable': {'access': 'read-write',\n",
       "      'bit_offset': 31,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Global Interrupt Enable register'}},\n",
       "    'size': 32},\n",
       "   'GPIO2_DATA': {'access': 'read-write',\n",
       "    'address_offset': 8,\n",
       "    'description': 'Channel-2 AXI GPIO Data register',\n",
       "    'fields': {'Channel-2 GPIO DATA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Channel-2 AXI GPIO Data register'}},\n",
       "    'size': 32},\n",
       "   'GPIO2_TRI': {'access': 'read-write',\n",
       "    'address_offset': 12,\n",
       "    'description': 'Channel-2 AXI GPIO 3-State Control register',\n",
       "    'fields': {'Channel-2 GPIO TRI': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Channel-2 AXI GPIO 3-State Control register'}},\n",
       "    'size': 32},\n",
       "   'GPIO_DATA': {'access': 'read-write',\n",
       "    'address_offset': 0,\n",
       "    'description': 'Channel-1 AXI GPIO Data register',\n",
       "    'fields': {'Channel-1 GPIO DATA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 4,\n",
       "      'description': 'Channel-1 AXI GPIO Data register'}},\n",
       "    'size': 4},\n",
       "   'GPIO_TRI': {'access': 'read-write',\n",
       "    'address_offset': 4,\n",
       "    'description': 'Channel-1 AXI GPIO 3-State Control register',\n",
       "    'fields': {'Channel-1 GPIO TRI': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 4,\n",
       "      'description': 'Channel-1 AXI GPIO 3-State Control register'}},\n",
       "    'size': 4},\n",
       "   'IP_IER': {'access': 'read-write',\n",
       "    'address_offset': 296,\n",
       "    'description': 'IP Interrupt Enable register',\n",
       "    'fields': {'Channel-1 Interrupt Enable': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'IP Interrupt Enable register'},\n",
       "     'Channel-2 Interrupt Enable': {'access': 'read-write',\n",
       "      'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'description': 'IP Interrupt Enable register'}},\n",
       "    'size': 32},\n",
       "   'IP_ISR': {'access': 'read-write',\n",
       "    'address_offset': 288,\n",
       "    'description': 'IP Interrupt Status register',\n",
       "    'fields': {'Channel-1 Interrupt Status': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'IP Interrupt Status register'},\n",
       "     'Channel-2 Interrupt Status': {'access': 'read-write',\n",
       "      'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'description': 'IP Interrupt Status register'}},\n",
       "    'size': 32}},\n",
       "  'state': None,\n",
       "  'type': 'xilinx.com:ip:axi_gpio:2.0'},\n",
       " 'axi_gpio_2': {'addr_range': 65536,\n",
       "  'device': <pynq.pl_server.device.XlnkDevice at 0xb027b6f0>,\n",
       "  'driver': pynq.lib.axigpio.AxiGPIO,\n",
       "  'fullpath': 'axi_gpio_2',\n",
       "  'gpio': {},\n",
       "  'interrupts': {},\n",
       "  'mem_id': 'S_AXI',\n",
       "  'parameters': {'C_ALL_INPUTS': '1',\n",
       "   'C_ALL_INPUTS_2': '0',\n",
       "   'C_ALL_OUTPUTS': '0',\n",
       "   'C_ALL_OUTPUTS_2': '0',\n",
       "   'C_BASEADDR': '0x41220000',\n",
       "   'C_DOUT_DEFAULT': '0x00000000',\n",
       "   'C_DOUT_DEFAULT_2': '0x00000000',\n",
       "   'C_FAMILY': 'zynq',\n",
       "   'C_GPIO2_WIDTH': '32',\n",
       "   'C_GPIO_WIDTH': '2',\n",
       "   'C_HIGHADDR': '0x4122FFFF',\n",
       "   'C_INTERRUPT_PRESENT': '0',\n",
       "   'C_IS_DUAL': '0',\n",
       "   'C_S_AXI_ADDR_WIDTH': '9',\n",
       "   'C_S_AXI_DATA_WIDTH': '32',\n",
       "   'C_TRI_DEFAULT': '0xFFFFFFFF',\n",
       "   'C_TRI_DEFAULT_2': '0xFFFFFFFF',\n",
       "   'Component_Name': 'system_axi_gpio_2_0',\n",
       "   'EDK_IPTYPE': 'PERIPHERAL',\n",
       "   'GPIO2_BOARD_INTERFACE': 'Custom',\n",
       "   'GPIO_BOARD_INTERFACE': 'sws_2bits',\n",
       "   'USE_BOARD_FLOW': 'true'},\n",
       "  'phys_addr': 1092747264,\n",
       "  'registers': {'GIER': {'access': 'read-write',\n",
       "    'address_offset': 284,\n",
       "    'description': 'Global Interrupt Enable register',\n",
       "    'fields': {'Global Interrupt Enable': {'access': 'read-write',\n",
       "      'bit_offset': 31,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Global Interrupt Enable register'}},\n",
       "    'size': 32},\n",
       "   'GPIO2_DATA': {'access': 'read-write',\n",
       "    'address_offset': 8,\n",
       "    'description': 'Channel-2 AXI GPIO Data register',\n",
       "    'fields': {'Channel-2 GPIO DATA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Channel-2 AXI GPIO Data register'}},\n",
       "    'size': 32},\n",
       "   'GPIO2_TRI': {'access': 'read-write',\n",
       "    'address_offset': 12,\n",
       "    'description': 'Channel-2 AXI GPIO 3-State Control register',\n",
       "    'fields': {'Channel-2 GPIO TRI': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Channel-2 AXI GPIO 3-State Control register'}},\n",
       "    'size': 32},\n",
       "   'GPIO_DATA': {'access': 'read-write',\n",
       "    'address_offset': 0,\n",
       "    'description': 'Channel-1 AXI GPIO Data register',\n",
       "    'fields': {'Channel-1 GPIO DATA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 2,\n",
       "      'description': 'Channel-1 AXI GPIO Data register'}},\n",
       "    'size': 2},\n",
       "   'GPIO_TRI': {'access': 'read-write',\n",
       "    'address_offset': 4,\n",
       "    'description': 'Channel-1 AXI GPIO 3-State Control register',\n",
       "    'fields': {'Channel-1 GPIO TRI': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 2,\n",
       "      'description': 'Channel-1 AXI GPIO 3-State Control register'}},\n",
       "    'size': 2},\n",
       "   'IP_IER': {'access': 'read-write',\n",
       "    'address_offset': 296,\n",
       "    'description': 'IP Interrupt Enable register',\n",
       "    'fields': {'Channel-1 Interrupt Enable': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'IP Interrupt Enable register'},\n",
       "     'Channel-2 Interrupt Enable': {'access': 'read-write',\n",
       "      'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'description': 'IP Interrupt Enable register'}},\n",
       "    'size': 32},\n",
       "   'IP_ISR': {'access': 'read-write',\n",
       "    'address_offset': 288,\n",
       "    'description': 'IP Interrupt Status register',\n",
       "    'fields': {'Channel-1 Interrupt Status': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'IP Interrupt Status register'},\n",
       "     'Channel-2 Interrupt Status': {'access': 'read-write',\n",
       "      'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'description': 'IP Interrupt Status register'}},\n",
       "    'size': 32}},\n",
       "  'state': None,\n",
       "  'type': 'xilinx.com:ip:axi_gpio:2.0'},\n",
       " 'axi_intc_0': {'addr_range': 65536,\n",
       "  'device': <pynq.pl_server.device.XlnkDevice at 0xb027b6f0>,\n",
       "  'driver': pynq.overlay.DefaultIP,\n",
       "  'fullpath': 'axi_intc_0',\n",
       "  'gpio': {},\n",
       "  'interrupts': {},\n",
       "  'mem_id': 's_axi',\n",
       "  'parameters': {'C_ADDR_WIDTH': '32',\n",
       "   'C_ASYNC_INTR': '0xFFFFFFFF',\n",
       "   'C_BASEADDR': '0x41800000',\n",
       "   'C_CASCADE_MASTER': '0',\n",
       "   'C_DISABLE_SYNCHRONIZERS': '0',\n",
       "   'C_ENABLE_ASYNC': '0',\n",
       "   'C_EN_CASCADE_MODE': '0',\n",
       "   'C_FAMILY': 'zynq',\n",
       "   'C_HAS_CIE': '1',\n",
       "   'C_HAS_FAST': '0',\n",
       "   'C_HAS_ILR': '0',\n",
       "   'C_HAS_IPR': '1',\n",
       "   'C_HAS_IVR': '1',\n",
       "   'C_HAS_SIE': '1',\n",
       "   'C_HIGHADDR': '0x4180FFFF',\n",
       "   'C_INSTANCE': 'system_axi_intc_0_0',\n",
       "   'C_IRQ_ACTIVE': '0x1',\n",
       "   'C_IRQ_CONNECTION': '0',\n",
       "   'C_IRQ_IS_LEVEL': '1',\n",
       "   'C_IVAR_RESET_VALUE': '0x0000000000000010',\n",
       "   'C_KIND_OF_EDGE': '0xFFFFFFFF',\n",
       "   'C_KIND_OF_INTR': '0xfffffffc',\n",
       "   'C_KIND_OF_LVL': '0xFFFFFFFF',\n",
       "   'C_MB_CLK_NOT_CONNECTED': '1',\n",
       "   'C_NUM_INTR_INPUTS': '2',\n",
       "   'C_NUM_SW_INTR': '0',\n",
       "   'C_NUM_SYNC_FF': '2',\n",
       "   'C_PROCESSOR_CLK_FREQ_MHZ': '100.0',\n",
       "   'C_S_AXI_ACLK_FREQ_MHZ': '100.0',\n",
       "   'C_S_AXI_ADDR_WIDTH': '9',\n",
       "   'C_S_AXI_DATA_WIDTH': '32',\n",
       "   'Component_Name': 'system_axi_intc_0_0',\n",
       "   'EDK_IPTYPE': 'PERIPHERAL',\n",
       "   'EDK_SPECIAL': 'INTR_CTRL',\n",
       "   'Sense_of_IRQ_Edge_Type': 'Rising',\n",
       "   'Sense_of_IRQ_Level_Type': 'Active_High'},\n",
       "  'phys_addr': 1098907648,\n",
       "  'registers': {'CIE': {'access': 'read-write',\n",
       "    'address_offset': 20,\n",
       "    'description': 'Clear Interrupt Enables',\n",
       "    'fields': {'INT': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 2,\n",
       "      'description': 'Clear Interrupt Enables'}},\n",
       "    'size': 2},\n",
       "   'IAR': {'access': 'write-only',\n",
       "    'address_offset': 12,\n",
       "    'description': 'Interrupt Acknowledge Register',\n",
       "    'fields': {'INT': {'access': 'write-only',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 2,\n",
       "      'description': 'Interrupt Acknowledge Register'}},\n",
       "    'size': 2},\n",
       "   'IER': {'access': 'read-write',\n",
       "    'address_offset': 8,\n",
       "    'description': 'Interrupt Enable Register',\n",
       "    'fields': {'INT': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 2,\n",
       "      'description': 'Interrupt Enable Register'}},\n",
       "    'size': 2},\n",
       "   'ILR': {'access': 'read-write',\n",
       "    'address_offset': 36,\n",
       "    'description': 'Interrupt Level Register',\n",
       "    'fields': {'ILN': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 5,\n",
       "      'description': 'Interrupt Level Register'}},\n",
       "    'size': 5},\n",
       "   'IMR': {'access': 'read-write',\n",
       "    'address_offset': 32,\n",
       "    'description': 'Interrupt Mode Register',\n",
       "    'fields': {'INT': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 2,\n",
       "      'description': 'Interrupt Mode Register'}},\n",
       "    'size': 2},\n",
       "   'IPR': {'access': 'read-only',\n",
       "    'address_offset': 4,\n",
       "    'description': 'Interrupt Pending Register',\n",
       "    'fields': {'INT': {'access': 'read-only',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 2,\n",
       "      'description': 'Interrupt Pending Register'}},\n",
       "    'size': 2},\n",
       "   'ISR': {'access': 'read-write',\n",
       "    'address_offset': 0,\n",
       "    'description': 'Interrupt Status Register',\n",
       "    'fields': {'INT': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 2,\n",
       "      'description': 'Interrupt Status Register'}},\n",
       "    'size': 2},\n",
       "   'IVAR[0]': {'access': 'read-write',\n",
       "    'address_offset': 256,\n",
       "    'description': 'Interrupt Vector Address Register 0',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 0'}},\n",
       "    'size': 32},\n",
       "   'IVAR[10]': {'access': 'read-write',\n",
       "    'address_offset': 296,\n",
       "    'description': 'Interrupt Vector Address Register 10',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 10'}},\n",
       "    'size': 32},\n",
       "   'IVAR[11]': {'access': 'read-write',\n",
       "    'address_offset': 300,\n",
       "    'description': 'Interrupt Vector Address Register 11',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 11'}},\n",
       "    'size': 32},\n",
       "   'IVAR[12]': {'access': 'read-write',\n",
       "    'address_offset': 304,\n",
       "    'description': 'Interrupt Vector Address Register 12',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 12'}},\n",
       "    'size': 32},\n",
       "   'IVAR[13]': {'access': 'read-write',\n",
       "    'address_offset': 308,\n",
       "    'description': 'Interrupt Vector Address Register 13',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 13'}},\n",
       "    'size': 32},\n",
       "   'IVAR[14]': {'access': 'read-write',\n",
       "    'address_offset': 312,\n",
       "    'description': 'Interrupt Vector Address Register 14',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 14'}},\n",
       "    'size': 32},\n",
       "   'IVAR[15]': {'access': 'read-write',\n",
       "    'address_offset': 316,\n",
       "    'description': 'Interrupt Vector Address Register 15',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 15'}},\n",
       "    'size': 32},\n",
       "   'IVAR[16]': {'access': 'read-write',\n",
       "    'address_offset': 320,\n",
       "    'description': 'Interrupt Vector Address Register 16',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 16'}},\n",
       "    'size': 32},\n",
       "   'IVAR[17]': {'access': 'read-write',\n",
       "    'address_offset': 324,\n",
       "    'description': 'Interrupt Vector Address Register 17',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 17'}},\n",
       "    'size': 32},\n",
       "   'IVAR[18]': {'access': 'read-write',\n",
       "    'address_offset': 328,\n",
       "    'description': 'Interrupt Vector Address Register 18',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 18'}},\n",
       "    'size': 32},\n",
       "   'IVAR[19]': {'access': 'read-write',\n",
       "    'address_offset': 332,\n",
       "    'description': 'Interrupt Vector Address Register 19',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 19'}},\n",
       "    'size': 32},\n",
       "   'IVAR[1]': {'access': 'read-write',\n",
       "    'address_offset': 260,\n",
       "    'description': 'Interrupt Vector Address Register 1',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 1'}},\n",
       "    'size': 32},\n",
       "   'IVAR[20]': {'access': 'read-write',\n",
       "    'address_offset': 336,\n",
       "    'description': 'Interrupt Vector Address Register 20',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 20'}},\n",
       "    'size': 32},\n",
       "   'IVAR[21]': {'access': 'read-write',\n",
       "    'address_offset': 340,\n",
       "    'description': 'Interrupt Vector Address Register 21',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 21'}},\n",
       "    'size': 32},\n",
       "   'IVAR[22]': {'access': 'read-write',\n",
       "    'address_offset': 344,\n",
       "    'description': 'Interrupt Vector Address Register 22',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 22'}},\n",
       "    'size': 32},\n",
       "   'IVAR[23]': {'access': 'read-write',\n",
       "    'address_offset': 348,\n",
       "    'description': 'Interrupt Vector Address Register 23',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 23'}},\n",
       "    'size': 32},\n",
       "   'IVAR[24]': {'access': 'read-write',\n",
       "    'address_offset': 352,\n",
       "    'description': 'Interrupt Vector Address Register 24',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 24'}},\n",
       "    'size': 32},\n",
       "   'IVAR[25]': {'access': 'read-write',\n",
       "    'address_offset': 356,\n",
       "    'description': 'Interrupt Vector Address Register 25',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 25'}},\n",
       "    'size': 32},\n",
       "   'IVAR[26]': {'access': 'read-write',\n",
       "    'address_offset': 360,\n",
       "    'description': 'Interrupt Vector Address Register 26',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 26'}},\n",
       "    'size': 32},\n",
       "   'IVAR[27]': {'access': 'read-write',\n",
       "    'address_offset': 364,\n",
       "    'description': 'Interrupt Vector Address Register 27',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 27'}},\n",
       "    'size': 32},\n",
       "   'IVAR[28]': {'access': 'read-write',\n",
       "    'address_offset': 368,\n",
       "    'description': 'Interrupt Vector Address Register 28',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 28'}},\n",
       "    'size': 32},\n",
       "   'IVAR[29]': {'access': 'read-write',\n",
       "    'address_offset': 372,\n",
       "    'description': 'Interrupt Vector Address Register 29',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 29'}},\n",
       "    'size': 32},\n",
       "   'IVAR[2]': {'access': 'read-write',\n",
       "    'address_offset': 264,\n",
       "    'description': 'Interrupt Vector Address Register 2',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 2'}},\n",
       "    'size': 32},\n",
       "   'IVAR[30]': {'access': 'read-write',\n",
       "    'address_offset': 376,\n",
       "    'description': 'Interrupt Vector Address Register 30',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 30'}},\n",
       "    'size': 32},\n",
       "   'IVAR[31]': {'access': 'read-write',\n",
       "    'address_offset': 380,\n",
       "    'description': 'Interrupt Vector Address Register 31',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 31'}},\n",
       "    'size': 32},\n",
       "   'IVAR[3]': {'access': 'read-write',\n",
       "    'address_offset': 268,\n",
       "    'description': 'Interrupt Vector Address Register 3',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 3'}},\n",
       "    'size': 32},\n",
       "   'IVAR[4]': {'access': 'read-write',\n",
       "    'address_offset': 272,\n",
       "    'description': 'Interrupt Vector Address Register 4',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 4'}},\n",
       "    'size': 32},\n",
       "   'IVAR[5]': {'access': 'read-write',\n",
       "    'address_offset': 276,\n",
       "    'description': 'Interrupt Vector Address Register 5',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 5'}},\n",
       "    'size': 32},\n",
       "   'IVAR[6]': {'access': 'read-write',\n",
       "    'address_offset': 280,\n",
       "    'description': 'Interrupt Vector Address Register 6',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 6'}},\n",
       "    'size': 32},\n",
       "   'IVAR[7]': {'access': 'read-write',\n",
       "    'address_offset': 284,\n",
       "    'description': 'Interrupt Vector Address Register 7',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 7'}},\n",
       "    'size': 32},\n",
       "   'IVAR[8]': {'access': 'read-write',\n",
       "    'address_offset': 288,\n",
       "    'description': 'Interrupt Vector Address Register 8',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 8'}},\n",
       "    'size': 32},\n",
       "   'IVAR[9]': {'access': 'read-write',\n",
       "    'address_offset': 292,\n",
       "    'description': 'Interrupt Vector Address Register 9',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 9'}},\n",
       "    'size': 32},\n",
       "   'IVEAR[0]': {'access': 'read-write',\n",
       "    'address_offset': 512,\n",
       "    'description': 'Interrupt Vector Address Register 0',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 0'}},\n",
       "    'size': 32},\n",
       "   'IVEAR[10]': {'access': 'read-write',\n",
       "    'address_offset': 592,\n",
       "    'description': 'Interrupt Vector Address Register 10',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 10'}},\n",
       "    'size': 32},\n",
       "   'IVEAR[11]': {'access': 'read-write',\n",
       "    'address_offset': 600,\n",
       "    'description': 'Interrupt Vector Address Register 11',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 11'}},\n",
       "    'size': 32},\n",
       "   'IVEAR[12]': {'access': 'read-write',\n",
       "    'address_offset': 608,\n",
       "    'description': 'Interrupt Vector Address Register 12',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 12'}},\n",
       "    'size': 32},\n",
       "   'IVEAR[13]': {'access': 'read-write',\n",
       "    'address_offset': 616,\n",
       "    'description': 'Interrupt Vector Address Register 13',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 13'}},\n",
       "    'size': 32},\n",
       "   'IVEAR[14]': {'access': 'read-write',\n",
       "    'address_offset': 624,\n",
       "    'description': 'Interrupt Vector Address Register 14',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 14'}},\n",
       "    'size': 32},\n",
       "   'IVEAR[15]': {'access': 'read-write',\n",
       "    'address_offset': 632,\n",
       "    'description': 'Interrupt Vector Address Register 15',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 15'}},\n",
       "    'size': 32},\n",
       "   'IVEAR[16]': {'access': 'read-write',\n",
       "    'address_offset': 640,\n",
       "    'description': 'Interrupt Vector Address Register 16',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 16'}},\n",
       "    'size': 32},\n",
       "   'IVEAR[17]': {'access': 'read-write',\n",
       "    'address_offset': 648,\n",
       "    'description': 'Interrupt Vector Address Register 17',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 17'}},\n",
       "    'size': 32},\n",
       "   'IVEAR[18]': {'access': 'read-write',\n",
       "    'address_offset': 656,\n",
       "    'description': 'Interrupt Vector Address Register 18',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 18'}},\n",
       "    'size': 32},\n",
       "   'IVEAR[19]': {'access': 'read-write',\n",
       "    'address_offset': 664,\n",
       "    'description': 'Interrupt Vector Address Register 19',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 19'}},\n",
       "    'size': 32},\n",
       "   'IVEAR[1]': {'access': 'read-write',\n",
       "    'address_offset': 520,\n",
       "    'description': 'Interrupt Vector Address Register 1',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 1'}},\n",
       "    'size': 32},\n",
       "   'IVEAR[20]': {'access': 'read-write',\n",
       "    'address_offset': 672,\n",
       "    'description': 'Interrupt Vector Address Register 20',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 20'}},\n",
       "    'size': 32},\n",
       "   'IVEAR[21]': {'access': 'read-write',\n",
       "    'address_offset': 680,\n",
       "    'description': 'Interrupt Vector Address Register 21',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 21'}},\n",
       "    'size': 32},\n",
       "   'IVEAR[22]': {'access': 'read-write',\n",
       "    'address_offset': 688,\n",
       "    'description': 'Interrupt Vector Address Register 22',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 22'}},\n",
       "    'size': 32},\n",
       "   'IVEAR[23]': {'access': 'read-write',\n",
       "    'address_offset': 696,\n",
       "    'description': 'Interrupt Vector Address Register 23',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 23'}},\n",
       "    'size': 32},\n",
       "   'IVEAR[24]': {'access': 'read-write',\n",
       "    'address_offset': 704,\n",
       "    'description': 'Interrupt Vector Address Register 24',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 24'}},\n",
       "    'size': 32},\n",
       "   'IVEAR[25]': {'access': 'read-write',\n",
       "    'address_offset': 712,\n",
       "    'description': 'Interrupt Vector Address Register 25',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 25'}},\n",
       "    'size': 32},\n",
       "   'IVEAR[26]': {'access': 'read-write',\n",
       "    'address_offset': 720,\n",
       "    'description': 'Interrupt Vector Address Register 26',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 26'}},\n",
       "    'size': 32},\n",
       "   'IVEAR[27]': {'access': 'read-write',\n",
       "    'address_offset': 728,\n",
       "    'description': 'Interrupt Vector Address Register 27',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 27'}},\n",
       "    'size': 32},\n",
       "   'IVEAR[28]': {'access': 'read-write',\n",
       "    'address_offset': 736,\n",
       "    'description': 'Interrupt Vector Address Register 28',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 28'}},\n",
       "    'size': 32},\n",
       "   'IVEAR[29]': {'access': 'read-write',\n",
       "    'address_offset': 744,\n",
       "    'description': 'Interrupt Vector Address Register 29',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 29'}},\n",
       "    'size': 32},\n",
       "   'IVEAR[2]': {'access': 'read-write',\n",
       "    'address_offset': 528,\n",
       "    'description': 'Interrupt Vector Address Register 2',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 2'}},\n",
       "    'size': 32},\n",
       "   'IVEAR[30]': {'access': 'read-write',\n",
       "    'address_offset': 752,\n",
       "    'description': 'Interrupt Vector Address Register 30',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 30'}},\n",
       "    'size': 32},\n",
       "   'IVEAR[31]': {'access': 'read-write',\n",
       "    'address_offset': 760,\n",
       "    'description': 'Interrupt Vector Address Register 31',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 31'}},\n",
       "    'size': 32},\n",
       "   'IVEAR[3]': {'access': 'read-write',\n",
       "    'address_offset': 536,\n",
       "    'description': 'Interrupt Vector Address Register 3',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 3'}},\n",
       "    'size': 32},\n",
       "   'IVEAR[4]': {'access': 'read-write',\n",
       "    'address_offset': 544,\n",
       "    'description': 'Interrupt Vector Address Register 4',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 4'}},\n",
       "    'size': 32},\n",
       "   'IVEAR[5]': {'access': 'read-write',\n",
       "    'address_offset': 552,\n",
       "    'description': 'Interrupt Vector Address Register 5',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 5'}},\n",
       "    'size': 32},\n",
       "   'IVEAR[6]': {'access': 'read-write',\n",
       "    'address_offset': 560,\n",
       "    'description': 'Interrupt Vector Address Register 6',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 6'}},\n",
       "    'size': 32},\n",
       "   'IVEAR[7]': {'access': 'read-write',\n",
       "    'address_offset': 568,\n",
       "    'description': 'Interrupt Vector Address Register 7',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 7'}},\n",
       "    'size': 32},\n",
       "   'IVEAR[8]': {'access': 'read-write',\n",
       "    'address_offset': 576,\n",
       "    'description': 'Interrupt Vector Address Register 8',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 8'}},\n",
       "    'size': 32},\n",
       "   'IVEAR[9]': {'access': 'read-write',\n",
       "    'address_offset': 584,\n",
       "    'description': 'Interrupt Vector Address Register 9',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 9'}},\n",
       "    'size': 32},\n",
       "   'IVR': {'access': 'read-only',\n",
       "    'address_offset': 24,\n",
       "    'description': 'Interrupt Vector Register',\n",
       "    'fields': {'IVN': {'access': 'read-only',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 5,\n",
       "      'description': 'Interrupt Vector Register'}},\n",
       "    'size': 5},\n",
       "   'MER': {'access': 'read-write',\n",
       "    'address_offset': 28,\n",
       "    'description': 'Master Enable Register',\n",
       "    'fields': {'HIE': {'access': 'read-write',\n",
       "      'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Master Enable Register'},\n",
       "     'ME': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Master Enable Register'}},\n",
       "    'size': 2},\n",
       "   'SIE': {'access': 'read-write',\n",
       "    'address_offset': 16,\n",
       "    'description': 'Set Interrupt Enables',\n",
       "    'fields': {'INT': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 2,\n",
       "      'description': 'Set Interrupt Enables'}},\n",
       "    'size': 2}},\n",
       "  'state': None,\n",
       "  'type': 'xilinx.com:ip:axi_intc:4.1'},\n",
       " 'axi_vdma_0': {'addr_range': 65536,\n",
       "  'device': <pynq.pl_server.device.XlnkDevice at 0xb027b6f0>,\n",
       "  'driver': pynq.lib.video.dma.AxiVDMA,\n",
       "  'fullpath': 'axi_vdma_0',\n",
       "  'gpio': {},\n",
       "  'interrupts': {'mm2s_introut': {'controller': 'axi_intc_0',\n",
       "    'fullpath': 'axi_vdma_0/mm2s_introut',\n",
       "    'index': 0},\n",
       "   's2mm_introut': {'controller': 'axi_intc_0',\n",
       "    'fullpath': 'axi_vdma_0/s2mm_introut',\n",
       "    'index': 1}},\n",
       "  'mem_id': 'S_AXI_LITE',\n",
       "  'parameters': {'C_BASEADDR': '0x43000000',\n",
       "   'C_DLYTMR_RESOLUTION': '125',\n",
       "   'C_DYNAMIC_RESOLUTION': '1',\n",
       "   'C_ENABLE_DEBUG_ALL': '0',\n",
       "   'C_ENABLE_DEBUG_INFO_0': '0',\n",
       "   'C_ENABLE_DEBUG_INFO_1': '0',\n",
       "   'C_ENABLE_DEBUG_INFO_10': '0',\n",
       "   'C_ENABLE_DEBUG_INFO_11': '0',\n",
       "   'C_ENABLE_DEBUG_INFO_12': '0',\n",
       "   'C_ENABLE_DEBUG_INFO_13': '0',\n",
       "   'C_ENABLE_DEBUG_INFO_14': '1',\n",
       "   'C_ENABLE_DEBUG_INFO_15': '1',\n",
       "   'C_ENABLE_DEBUG_INFO_2': '0',\n",
       "   'C_ENABLE_DEBUG_INFO_3': '0',\n",
       "   'C_ENABLE_DEBUG_INFO_4': '0',\n",
       "   'C_ENABLE_DEBUG_INFO_5': '0',\n",
       "   'C_ENABLE_DEBUG_INFO_6': '1',\n",
       "   'C_ENABLE_DEBUG_INFO_7': '1',\n",
       "   'C_ENABLE_DEBUG_INFO_8': '0',\n",
       "   'C_ENABLE_DEBUG_INFO_9': '0',\n",
       "   'C_ENABLE_VERT_FLIP': '0',\n",
       "   'C_ENABLE_VIDPRMTR_READS': '1',\n",
       "   'C_FAMILY': 'zynq',\n",
       "   'C_FLUSH_ON_FSYNC': '1',\n",
       "   'C_HIGHADDR': '0x4300FFFF',\n",
       "   'C_INCLUDE_INTERNAL_GENLOCK': '1',\n",
       "   'C_INCLUDE_MM2S': '1',\n",
       "   'C_INCLUDE_MM2S_DRE': '0',\n",
       "   'C_INCLUDE_MM2S_SF': '0',\n",
       "   'C_INCLUDE_S2MM': '1',\n",
       "   'C_INCLUDE_S2MM_DRE': '0',\n",
       "   'C_INCLUDE_S2MM_SF': '1',\n",
       "   'C_INCLUDE_SG': '0',\n",
       "   'C_INSTANCE': 'axi_vdma',\n",
       "   'C_MM2S_GENLOCK_MODE': '3',\n",
       "   'C_MM2S_GENLOCK_NUM_MASTERS': '1',\n",
       "   'C_MM2S_GENLOCK_REPEAT_EN': '0',\n",
       "   'C_MM2S_LINEBUFFER_DEPTH': '512',\n",
       "   'C_MM2S_LINEBUFFER_THRESH': '4',\n",
       "   'C_MM2S_MAX_BURST_LENGTH': '8',\n",
       "   'C_MM2S_SOF_ENABLE': '1',\n",
       "   'C_M_AXIS_MM2S_TDATA_WIDTH': '24',\n",
       "   'C_M_AXIS_MM2S_TUSER_BITS': '1',\n",
       "   'C_M_AXI_MM2S_ADDR_WIDTH': '32',\n",
       "   'C_M_AXI_MM2S_DATA_WIDTH': '64',\n",
       "   'C_M_AXI_S2MM_ADDR_WIDTH': '32',\n",
       "   'C_M_AXI_S2MM_DATA_WIDTH': '64',\n",
       "   'C_M_AXI_SG_ADDR_WIDTH': '32',\n",
       "   'C_M_AXI_SG_DATA_WIDTH': '32',\n",
       "   'C_NUM_FSTORES': '3',\n",
       "   'C_PRMRY_IS_ACLK_ASYNC': '1',\n",
       "   'C_S2MM_GENLOCK_MODE': '2',\n",
       "   'C_S2MM_GENLOCK_NUM_MASTERS': '1',\n",
       "   'C_S2MM_GENLOCK_REPEAT_EN': '1',\n",
       "   'C_S2MM_LINEBUFFER_DEPTH': '512',\n",
       "   'C_S2MM_LINEBUFFER_THRESH': '4',\n",
       "   'C_S2MM_MAX_BURST_LENGTH': '8',\n",
       "   'C_S2MM_SOF_ENABLE': '1',\n",
       "   'C_SELECT_XPM': '0',\n",
       "   'C_S_AXIS_S2MM_TDATA_WIDTH': '32',\n",
       "   'C_S_AXIS_S2MM_TUSER_BITS': '1',\n",
       "   'C_S_AXI_LITE_ADDR_WIDTH': '9',\n",
       "   'C_S_AXI_LITE_DATA_WIDTH': '32',\n",
       "   'C_USE_FSYNC': '1',\n",
       "   'C_USE_MM2S_FSYNC': '0',\n",
       "   'C_USE_S2MM_FSYNC': '2',\n",
       "   'Component_Name': 'system_axi_vdma_0_0',\n",
       "   'EDK_IPTYPE': 'PERIPHERAL',\n",
       "   'c_addr_width': '32',\n",
       "   'c_dlytmr_resolution': '125',\n",
       "   'c_dynamic_resolution': '1',\n",
       "   'c_enable_all': '0',\n",
       "   'c_enable_mm2s_buf_empty': '0',\n",
       "   'c_enable_mm2s_delay_counter': '1',\n",
       "   'c_enable_mm2s_frm_counter': '1',\n",
       "   'c_enable_mm2s_frmstr_reg': '0',\n",
       "   'c_enable_mm2s_fsync_out': '0',\n",
       "   'c_enable_mm2s_param_updt': '0',\n",
       "   'c_enable_mm2s_rst_out': '0',\n",
       "   'c_enable_s2mm_buf_full': '0',\n",
       "   'c_enable_s2mm_delay_counter': '1',\n",
       "   'c_enable_s2mm_frm_counter': '1',\n",
       "   'c_enable_s2mm_frmstr_reg': '0',\n",
       "   'c_enable_s2mm_fsync_out': '0',\n",
       "   'c_enable_s2mm_param_updt': '0',\n",
       "   'c_enable_s2mm_rst_out': '0',\n",
       "   'c_enable_s2mm_sts_reg': '0',\n",
       "   'c_enable_tstvec': '0',\n",
       "   'c_enable_vert_flip': '0',\n",
       "   'c_enable_vidprmtr_reads': '1',\n",
       "   'c_flush_on_fsync': '1',\n",
       "   'c_include_internal_genlock': '1',\n",
       "   'c_include_mm2s': '1',\n",
       "   'c_include_mm2s_dre': '0',\n",
       "   'c_include_mm2s_sf': '0',\n",
       "   'c_include_s2mm': '1',\n",
       "   'c_include_s2mm_dre': '0',\n",
       "   'c_include_s2mm_sf': '1',\n",
       "   'c_include_sg': '0',\n",
       "   'c_m_axi_mm2s_data_width': '64',\n",
       "   'c_m_axi_s2mm_data_width': '64',\n",
       "   'c_m_axis_mm2s_tdata_width': '24',\n",
       "   'c_mm2s_genlock_mode': '3',\n",
       "   'c_mm2s_genlock_num_masters': '1',\n",
       "   'c_mm2s_genlock_repeat_en': '0',\n",
       "   'c_mm2s_linebuffer_depth': '512',\n",
       "   'c_mm2s_linebuffer_thresh': '4',\n",
       "   'c_mm2s_max_burst_length': '8',\n",
       "   'c_mm2s_sof_enable': '1',\n",
       "   'c_num_fstores': '3',\n",
       "   'c_prmry_is_aclk_async': '1',\n",
       "   'c_s2mm_genlock_mode': '2',\n",
       "   'c_s2mm_genlock_num_masters': '1',\n",
       "   'c_s2mm_genlock_repeat_en': '1',\n",
       "   'c_s2mm_linebuffer_depth': '512',\n",
       "   'c_s2mm_linebuffer_thresh': '4',\n",
       "   'c_s2mm_max_burst_length': '8',\n",
       "   'c_s2mm_sof_enable': '1',\n",
       "   'c_s_axis_s2mm_tdata_width': '32',\n",
       "   'c_single_interface': '0',\n",
       "   'c_use_fsync': '1',\n",
       "   'c_use_mm2s_fsync': '0',\n",
       "   'c_use_s2mm_fsync': '2'},\n",
       "  'phys_addr': 1124073472,\n",
       "  'registers': {'MM2S_FRMDLY_STRIDE': {'access': 'read-write',\n",
       "    'address_offset': 88,\n",
       "    'description': 'MM2S Frame Delay and Stride',\n",
       "    'fields': {'Frame_Delay': {'access': 'read-write',\n",
       "      'bit_offset': 24,\n",
       "      'bit_width': 5,\n",
       "      'description': 'MM2S Frame Delay and Stride'},\n",
       "     'Stride': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 16,\n",
       "      'description': 'MM2S Frame Delay and Stride'}},\n",
       "    'size': 32},\n",
       "   'MM2S_HSIZE': {'access': 'read-write',\n",
       "    'address_offset': 84,\n",
       "    'description': 'MM2S Horizontal Size',\n",
       "    'fields': {'Horizontal_Size': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 16,\n",
       "      'description': 'MM2S Horizontal Size'}},\n",
       "    'size': 32},\n",
       "   'MM2S_REG_INDEX': {'access': 'read-write',\n",
       "    'address_offset': 20,\n",
       "    'description': 'MM2S Register Index',\n",
       "    'fields': {'MM2S_Reg_Index': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S Register Index'}},\n",
       "    'size': 32},\n",
       "   'MM2S_SA1': {'access': 'read-write',\n",
       "    'address_offset': 92,\n",
       "    'description': 'MM2S Start Address Register 1',\n",
       "    'fields': {'Start_Address1': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'MM2S Start Address Register 1'}},\n",
       "    'size': 32},\n",
       "   'MM2S_SA10': {'access': 'read-write',\n",
       "    'address_offset': 128,\n",
       "    'description': 'MM2S Start Address Register 10',\n",
       "    'fields': {'Start_Address10': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'MM2S Start Address Register 10'}},\n",
       "    'size': 32},\n",
       "   'MM2S_SA11': {'access': 'read-write',\n",
       "    'address_offset': 132,\n",
       "    'description': 'MM2S Start Address Register 11',\n",
       "    'fields': {'Start_Address11': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'MM2S Start Address Register 11'}},\n",
       "    'size': 32},\n",
       "   'MM2S_SA12': {'access': 'read-write',\n",
       "    'address_offset': 136,\n",
       "    'description': 'MM2S Start Address Register 12',\n",
       "    'fields': {'Start_Address12': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'MM2S Start Address Register 12'}},\n",
       "    'size': 32},\n",
       "   'MM2S_SA13': {'access': 'read-write',\n",
       "    'address_offset': 140,\n",
       "    'description': 'MM2S Start Address Register 13',\n",
       "    'fields': {'Start_Address13': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'MM2S Start Address Register 13'}},\n",
       "    'size': 32},\n",
       "   'MM2S_SA14': {'access': 'read-write',\n",
       "    'address_offset': 144,\n",
       "    'description': 'MM2S Start Address Register 14',\n",
       "    'fields': {'Start_Address14': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'MM2S Start Address Register 14'}},\n",
       "    'size': 32},\n",
       "   'MM2S_SA15': {'access': 'read-write',\n",
       "    'address_offset': 148,\n",
       "    'description': 'MM2S Start Address Register 15',\n",
       "    'fields': {'Start_Address15': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'MM2S Start Address Register 15'}},\n",
       "    'size': 32},\n",
       "   'MM2S_SA16': {'access': 'read-write',\n",
       "    'address_offset': 152,\n",
       "    'description': 'MM2S Start Address Register 16',\n",
       "    'fields': {'Start_Address16': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'MM2S Start Address Register 16'}},\n",
       "    'size': 32},\n",
       "   'MM2S_SA2': {'access': 'read-write',\n",
       "    'address_offset': 96,\n",
       "    'description': 'MM2S Start Address Register 2',\n",
       "    'fields': {'Start_Address2': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'MM2S Start Address Register 2'}},\n",
       "    'size': 32},\n",
       "   'MM2S_SA3': {'access': 'read-write',\n",
       "    'address_offset': 100,\n",
       "    'description': 'MM2S Start Address Register 3',\n",
       "    'fields': {'Start_Address3': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'MM2S Start Address Register 3'}},\n",
       "    'size': 32},\n",
       "   'MM2S_SA4': {'access': 'read-write',\n",
       "    'address_offset': 104,\n",
       "    'description': 'MM2S Start Address Register 4',\n",
       "    'fields': {'Start_Address4': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'MM2S Start Address Register 4'}},\n",
       "    'size': 32},\n",
       "   'MM2S_SA5': {'access': 'read-write',\n",
       "    'address_offset': 108,\n",
       "    'description': 'MM2S Start Address Register 5',\n",
       "    'fields': {'Start_Address5': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'MM2S Start Address Register 5'}},\n",
       "    'size': 32},\n",
       "   'MM2S_SA6': {'access': 'read-write',\n",
       "    'address_offset': 112,\n",
       "    'description': 'MM2S Start Address Register 6',\n",
       "    'fields': {'Start_Address6': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'MM2S Start Address Register 6'}},\n",
       "    'size': 32},\n",
       "   'MM2S_SA7': {'access': 'read-write',\n",
       "    'address_offset': 116,\n",
       "    'description': 'MM2S Start Address Register 7',\n",
       "    'fields': {'Start_Address7': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'MM2S Start Address Register 7'}},\n",
       "    'size': 32},\n",
       "   'MM2S_SA8': {'access': 'read-write',\n",
       "    'address_offset': 120,\n",
       "    'description': 'MM2S Start Address Register 8',\n",
       "    'fields': {'Start_Address8': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'MM2S Start Address Register 8'}},\n",
       "    'size': 32},\n",
       "   'MM2S_SA9': {'access': 'read-write',\n",
       "    'address_offset': 124,\n",
       "    'description': 'MM2S Start Address Register 9',\n",
       "    'fields': {'Start_Address9': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'MM2S Start Address Register 9'}},\n",
       "    'size': 32},\n",
       "   'MM2S_VDMACR': {'access': 'read-write',\n",
       "    'address_offset': 0,\n",
       "    'description': 'MM2S VDMA Control Register',\n",
       "    'fields': {'Circular_Park': {'access': 'read-write',\n",
       "      'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S VDMA Control Register'},\n",
       "     'DlyCnt_IrqEn': {'access': 'read-write',\n",
       "      'bit_offset': 13,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S VDMA Control Register'},\n",
       "     'Err_IrqEn': {'access': 'read-write',\n",
       "      'bit_offset': 14,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S VDMA Control Register'},\n",
       "     'FrameCntEn': {'access': 'read-write',\n",
       "      'bit_offset': 4,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S VDMA Control Register'},\n",
       "     'FrmCnt_IrqEn': {'access': 'read-write',\n",
       "      'bit_offset': 12,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S VDMA Control Register'},\n",
       "     'GenlockEn': {'access': 'read-write',\n",
       "      'bit_offset': 3,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S VDMA Control Register'},\n",
       "     'GenlockSrc': {'access': 'read-write',\n",
       "      'bit_offset': 7,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S VDMA Control Register'},\n",
       "     'IRQDelayCount': {'access': 'read-write',\n",
       "      'bit_offset': 24,\n",
       "      'bit_width': 8,\n",
       "      'description': 'MM2S VDMA Control Register'},\n",
       "     'IRQFrameCount': {'access': 'read-write',\n",
       "      'bit_offset': 16,\n",
       "      'bit_width': 8,\n",
       "      'description': 'MM2S VDMA Control Register'},\n",
       "     'RS': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S VDMA Control Register'},\n",
       "     'RdPntrNum': {'access': 'read-write',\n",
       "      'bit_offset': 8,\n",
       "      'bit_width': 4,\n",
       "      'description': 'MM2S VDMA Control Register'},\n",
       "     'Repeat_En': {'access': 'read-write',\n",
       "      'bit_offset': 15,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S VDMA Control Register'},\n",
       "     'Reset': {'access': 'read-write',\n",
       "      'bit_offset': 2,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S VDMA Control Register'}},\n",
       "    'size': 32},\n",
       "   'MM2S_VDMASR': {'access': 'read-write',\n",
       "    'address_offset': 4,\n",
       "    'description': 'MM2S VDMA Status Register',\n",
       "    'fields': {'DlyCnt_Irq': {'access': 'read-write',\n",
       "      'bit_offset': 13,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S VDMA Status Register'},\n",
       "     'Err_Irq': {'access': 'read-write',\n",
       "      'bit_offset': 14,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S VDMA Status Register'},\n",
       "     'FrmCnt_Irq': {'access': 'read-write',\n",
       "      'bit_offset': 12,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S VDMA Status Register'},\n",
       "     'Halted': {'access': 'read-only',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S VDMA Status Register'},\n",
       "     'IRQDelayCntSts': {'access': 'read-only',\n",
       "      'bit_offset': 24,\n",
       "      'bit_width': 8,\n",
       "      'description': 'MM2S VDMA Status Register'},\n",
       "     'IRQFrameCntSts': {'access': 'read-only',\n",
       "      'bit_offset': 16,\n",
       "      'bit_width': 8,\n",
       "      'description': 'MM2S VDMA Status Register'},\n",
       "     'SOFEarlyErr': {'access': 'read-write',\n",
       "      'bit_offset': 7,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S VDMA Status Register'},\n",
       "     'VDMADecErr': {'access': 'read-only',\n",
       "      'bit_offset': 6,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S VDMA Status Register'},\n",
       "     'VDMAIntErr': {'access': 'read-write',\n",
       "      'bit_offset': 4,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S VDMA Status Register'},\n",
       "     'VDMASlvErr': {'access': 'read-only',\n",
       "      'bit_offset': 5,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S VDMA Status Register'}},\n",
       "    'size': 32},\n",
       "   'MM2S_VSIZE': {'access': 'read-write',\n",
       "    'address_offset': 80,\n",
       "    'description': 'MM2S Vertical Size',\n",
       "    'fields': {'Vertical_Size': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 13,\n",
       "      'description': 'MM2S Vertical Size'}},\n",
       "    'size': 32},\n",
       "   'PARK_PTR_REG': {'access': 'read-write',\n",
       "    'address_offset': 40,\n",
       "    'description': 'Park Pointer Register',\n",
       "    'fields': {'RdFrmPtrRef': {'access': 'read-only',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 5,\n",
       "      'description': 'Park Pointer Register'},\n",
       "     'RdFrmStore': {'access': 'read-only',\n",
       "      'bit_offset': 16,\n",
       "      'bit_width': 5,\n",
       "      'description': 'Park Pointer Register'},\n",
       "     'WrFrmPtrRef': {'access': 'read-only',\n",
       "      'bit_offset': 8,\n",
       "      'bit_width': 5,\n",
       "      'description': 'Park Pointer Register'},\n",
       "     'WrFrmStore': {'access': 'read-write',\n",
       "      'bit_offset': 24,\n",
       "      'bit_width': 5,\n",
       "      'description': 'Park Pointer Register'}},\n",
       "    'size': 32},\n",
       "   'S2MM_FRMDLY_STRIDE': {'access': 'read-write',\n",
       "    'address_offset': 168,\n",
       "    'description': 'S2MM Frame Delay and Stride',\n",
       "    'fields': {'Frame_Delay': {'access': 'read-write',\n",
       "      'bit_offset': 24,\n",
       "      'bit_width': 5,\n",
       "      'description': 'S2MM Frame Delay and Stride'},\n",
       "     'Stride': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 16,\n",
       "      'description': 'S2MM Frame Delay and Stride'}},\n",
       "    'size': 32},\n",
       "   'S2MM_HSIZE': {'access': 'read-write',\n",
       "    'address_offset': 164,\n",
       "    'description': 'S2MM Horizontal Size',\n",
       "    'fields': {'Horizontal_Size': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 16,\n",
       "      'description': 'S2MM Horizontal Size'}},\n",
       "    'size': 32},\n",
       "   'S2MM_REG_INDEX': {'access': 'read-write',\n",
       "    'address_offset': 68,\n",
       "    'description': 'S2MM Register Index',\n",
       "    'fields': {'S2MM_Reg_Index': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM Register Index'}},\n",
       "    'size': 32},\n",
       "   'S2MM_SA1': {'access': 'read-write',\n",
       "    'address_offset': 172,\n",
       "    'description': 'S2MM Start Address Register 1',\n",
       "    'fields': {'Start_Address1': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'S2MM Start Address Register 1'}},\n",
       "    'size': 32},\n",
       "   'S2MM_SA10': {'access': 'read-write',\n",
       "    'address_offset': 208,\n",
       "    'description': 'S2MM Start Address Register 10',\n",
       "    'fields': {'Start_Address10': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'S2MM Start Address Register 10'}},\n",
       "    'size': 32},\n",
       "   'S2MM_SA11': {'access': 'read-write',\n",
       "    'address_offset': 212,\n",
       "    'description': 'S2MM Start Address Register 11',\n",
       "    'fields': {'Start_Address11': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'S2MM Start Address Register 11'}},\n",
       "    'size': 32},\n",
       "   'S2MM_SA12': {'access': 'read-write',\n",
       "    'address_offset': 216,\n",
       "    'description': 'S2MM Start Address Register 12',\n",
       "    'fields': {'Start_Address12': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'S2MM Start Address Register 12'}},\n",
       "    'size': 32},\n",
       "   'S2MM_SA13': {'access': 'read-write',\n",
       "    'address_offset': 220,\n",
       "    'description': 'S2MM Start Address Register 13',\n",
       "    'fields': {'Start_Address13': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'S2MM Start Address Register 13'}},\n",
       "    'size': 32},\n",
       "   'S2MM_SA14': {'access': 'read-write',\n",
       "    'address_offset': 224,\n",
       "    'description': 'S2MM Start Address Register 14',\n",
       "    'fields': {'Start_Address14': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'S2MM Start Address Register 14'}},\n",
       "    'size': 32},\n",
       "   'S2MM_SA15': {'access': 'read-write',\n",
       "    'address_offset': 228,\n",
       "    'description': 'S2MM Start Address Register 15',\n",
       "    'fields': {'Start_Address15': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'S2MM Start Address Register 15'}},\n",
       "    'size': 32},\n",
       "   'S2MM_SA16': {'access': 'read-write',\n",
       "    'address_offset': 232,\n",
       "    'description': 'S2MM Start Address Register 16',\n",
       "    'fields': {'Start_Address16': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'S2MM Start Address Register 16'}},\n",
       "    'size': 32},\n",
       "   'S2MM_SA2': {'access': 'read-write',\n",
       "    'address_offset': 176,\n",
       "    'description': 'S2MM Start Address Register 2',\n",
       "    'fields': {'Start_Address2': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'S2MM Start Address Register 2'}},\n",
       "    'size': 32},\n",
       "   'S2MM_SA3': {'access': 'read-write',\n",
       "    'address_offset': 180,\n",
       "    'description': 'S2MM Start Address Register 3',\n",
       "    'fields': {'Start_Address3': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'S2MM Start Address Register 3'}},\n",
       "    'size': 32},\n",
       "   'S2MM_SA4': {'access': 'read-write',\n",
       "    'address_offset': 184,\n",
       "    'description': 'S2MM Start Address Register 4',\n",
       "    'fields': {'Start_Address4': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'S2MM Start Address Register 4'}},\n",
       "    'size': 32},\n",
       "   'S2MM_SA5': {'access': 'read-write',\n",
       "    'address_offset': 188,\n",
       "    'description': 'S2MM Start Address Register 5',\n",
       "    'fields': {'Start_Address5': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'S2MM Start Address Register 5'}},\n",
       "    'size': 32},\n",
       "   'S2MM_SA6': {'access': 'read-write',\n",
       "    'address_offset': 192,\n",
       "    'description': 'S2MM Start Address Register 6',\n",
       "    'fields': {'Start_Address6': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'S2MM Start Address Register 6'}},\n",
       "    'size': 32},\n",
       "   'S2MM_SA7': {'access': 'read-write',\n",
       "    'address_offset': 196,\n",
       "    'description': 'S2MM Start Address Register 7',\n",
       "    'fields': {'Start_Address7': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'S2MM Start Address Register 7'}},\n",
       "    'size': 32},\n",
       "   'S2MM_SA8': {'access': 'read-write',\n",
       "    'address_offset': 200,\n",
       "    'description': 'S2MM Start Address Register 8',\n",
       "    'fields': {'Start_Address8': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'S2MM Start Address Register 8'}},\n",
       "    'size': 32},\n",
       "   'S2MM_SA9': {'access': 'read-write',\n",
       "    'address_offset': 204,\n",
       "    'description': 'S2MM Start Address Register 9',\n",
       "    'fields': {'Start_Address9': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'S2MM Start Address Register 9'}},\n",
       "    'size': 32},\n",
       "   'S2MM_VDMACR': {'access': 'read-write',\n",
       "    'address_offset': 48,\n",
       "    'description': 'S2MM VDMA Control Register',\n",
       "    'fields': {'Circular_Park': {'access': 'read-write',\n",
       "      'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM VDMA Control Register'},\n",
       "     'DlyCnt_IrqEn': {'access': 'read-write',\n",
       "      'bit_offset': 13,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM VDMA Control Register'},\n",
       "     'Err_IrqEn': {'access': 'read-write',\n",
       "      'bit_offset': 14,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM VDMA Control Register'},\n",
       "     'FrameCntEn': {'access': 'read-write',\n",
       "      'bit_offset': 4,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM VDMA Control Register'},\n",
       "     'FrmCnt_IrqEn': {'access': 'read-write',\n",
       "      'bit_offset': 12,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM VDMA Control Register'},\n",
       "     'GenlockEn': {'access': 'read-write',\n",
       "      'bit_offset': 3,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM VDMA Control Register'},\n",
       "     'GenlockSrc': {'access': 'read-write',\n",
       "      'bit_offset': 7,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM VDMA Control Register'},\n",
       "     'IRQDelayCount': {'access': 'read-write',\n",
       "      'bit_offset': 24,\n",
       "      'bit_width': 8,\n",
       "      'description': 'S2MM VDMA Control Register'},\n",
       "     'IRQFrameCount': {'access': 'read-write',\n",
       "      'bit_offset': 16,\n",
       "      'bit_width': 8,\n",
       "      'description': 'S2MM VDMA Control Register'},\n",
       "     'RS': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM VDMA Control Register'},\n",
       "     'RdPntrNum': {'access': 'read-write',\n",
       "      'bit_offset': 8,\n",
       "      'bit_width': 4,\n",
       "      'description': 'S2MM VDMA Control Register'},\n",
       "     'Repeat_En': {'access': 'read-write',\n",
       "      'bit_offset': 15,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM VDMA Control Register'},\n",
       "     'Reset': {'access': 'read-write',\n",
       "      'bit_offset': 2,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM VDMA Control Register'}},\n",
       "    'size': 32},\n",
       "   'S2MM_VDMASR': {'access': 'read-write',\n",
       "    'address_offset': 52,\n",
       "    'description': 'S2MM VDMA Status Register',\n",
       "    'fields': {'DlyCnt_Irq': {'access': 'read-write',\n",
       "      'bit_offset': 13,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM VDMA Status Register'},\n",
       "     'EOLEarlyErr': {'access': 'read-write',\n",
       "      'bit_offset': 8,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM VDMA Status Register'},\n",
       "     'EOLLateErr': {'access': 'read-write',\n",
       "      'bit_offset': 15,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM VDMA Status Register'},\n",
       "     'Err_Irq': {'access': 'read-write',\n",
       "      'bit_offset': 14,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM VDMA Status Register'},\n",
       "     'FrmCnt_Irq': {'access': 'read-write',\n",
       "      'bit_offset': 12,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM VDMA Status Register'},\n",
       "     'Halted': {'access': 'read-only',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM VDMA Status Register'},\n",
       "     'IRQDelayCntSts': {'access': 'read-only',\n",
       "      'bit_offset': 24,\n",
       "      'bit_width': 8,\n",
       "      'description': 'S2MM VDMA Status Register'},\n",
       "     'IRQFrameCntSts': {'access': 'read-only',\n",
       "      'bit_offset': 16,\n",
       "      'bit_width': 8,\n",
       "      'description': 'S2MM VDMA Status Register'},\n",
       "     'SOFEarlyErr': {'access': 'read-write',\n",
       "      'bit_offset': 7,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM VDMA Status Register'},\n",
       "     'SOFLateErr': {'access': 'read-write',\n",
       "      'bit_offset': 11,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM VDMA Status Register'},\n",
       "     'VDMADecErr': {'access': 'read-only',\n",
       "      'bit_offset': 6,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM VDMA Status Register'},\n",
       "     'VDMAIntErr': {'access': 'read-write',\n",
       "      'bit_offset': 4,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM VDMA Status Register'},\n",
       "     'VDMASlvErr': {'access': 'read-only',\n",
       "      'bit_offset': 5,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM VDMA Status Register'}},\n",
       "    'size': 32},\n",
       "   'S2MM_VDMA_IRQ_MASK': {'access': 'read-write',\n",
       "    'address_offset': 60,\n",
       "    'description': 'S2MM Error Interrupt Mask Register',\n",
       "    'fields': {'IRQMaskEOLEarlyErr': {'access': 'read-write',\n",
       "      'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM Error Interrupt Mask Register'},\n",
       "     'IRQMaskEOLLateErr': {'access': 'read-write',\n",
       "      'bit_offset': 3,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM Error Interrupt Mask Register'},\n",
       "     'IRQMaskSOFEarlyErr': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM Error Interrupt Mask Register'},\n",
       "     'IRQMaskSOFLateErr': {'access': 'read-write',\n",
       "      'bit_offset': 2,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM Error Interrupt Mask Register'}},\n",
       "    'size': 32},\n",
       "   'S2MM_VSIZE': {'access': 'read-write',\n",
       "    'address_offset': 160,\n",
       "    'description': 'S2MM Vertical Size',\n",
       "    'fields': {'Vertical_Size': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 13,\n",
       "      'description': 'S2MM Vertical Size'}},\n",
       "    'size': 32},\n",
       "   'VDMA_VERSION': {'access': 'read-write',\n",
       "    'address_offset': 44,\n",
       "    'description': 'AXI VDMA Version Register',\n",
       "    'fields': {'Major_Version': {'access': 'read-only',\n",
       "      'bit_offset': 28,\n",
       "      'bit_width': 4,\n",
       "      'description': 'AXI VDMA Version Register'},\n",
       "     'Minor_Version': {'access': 'read-only',\n",
       "      'bit_offset': 20,\n",
       "      'bit_width': 8,\n",
       "      'description': 'AXI VDMA Version Register'},\n",
       "     'Xilinx_Internal': {'access': 'read-only',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 16,\n",
       "      'description': 'AXI VDMA Version Register'}},\n",
       "    'size': 32}},\n",
       "  'state': None,\n",
       "  'type': 'xilinx.com:ip:axi_vdma:6.3'}}"
      ]
     },
     "execution_count": 6,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "hdmi_test.ip_dict"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Configure VDMAs"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "metadata": {},
   "outputs": [],
   "source": [
    "vdma0 = hdmi_test.axi_vdma_0"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "'0x43000000'"
      ]
     },
     "execution_count": 8,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "hex(hdmi_test.ip_dict[\"axi_vdma_0\"][\"phys_addr\"])"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 79,
   "metadata": {},
   "outputs": [],
   "source": [
    "#v_tc_0 = hdmi_test.v_tc_0"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 80,
   "metadata": {},
   "outputs": [],
   "source": [
    "# mode = VideoMode(1280, 720, 24)\n",
    "# v_tc_0.mode = mode\n",
    "# v_tc_0.write(0x00,0x01)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 81,
   "metadata": {},
   "outputs": [],
   "source": [
    "# hex(hdmi_test.ip_dict[\"v_tc_0\"][\"phys_addr\"])"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "metadata": {},
   "outputs": [],
   "source": [
    "mode = VideoMode(1280, 720, 24)\n",
    "vdma0.readchannel.mode = mode\n",
    "vdma0.writechannel.mode = mode"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 14,
   "metadata": {},
   "outputs": [],
   "source": [
    "vdma0.readchannel.start()\n",
    "vdma0.writechannel.start()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 15,
   "metadata": {},
   "outputs": [],
   "source": [
    "vdma0.writechannel.writeframe(frame)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Close VDMAs"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 16,
   "metadata": {},
   "outputs": [],
   "source": [
    "vdma0.writechannel.stop()\n",
    "vdma0.readchannel.stop()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3 (ipykernel)",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.10.4"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
