This Directory holds the code to generate

It should be used for testbenches + simulation + generating verilog code. See the scripts directory for achieving this.

The output .v files should be copied into ../verilog/src and check the readme in ../verilog to run on real-world hardware.

Andrew Kadis 7th August 2020