TimeQuest Timing Analyzer report for MIPS32
Fri Aug 22 14:46:11 2014
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'CLOCK_50'
 12. Slow Model Hold: 'CLOCK_50'
 13. Slow Model Minimum Pulse Width: 'CLOCK_50'
 14. Setup Times
 15. Hold Times
 16. Clock to Output Times
 17. Minimum Clock to Output Times
 18. Fast Model Setup Summary
 19. Fast Model Hold Summary
 20. Fast Model Recovery Summary
 21. Fast Model Removal Summary
 22. Fast Model Minimum Pulse Width Summary
 23. Fast Model Setup: 'CLOCK_50'
 24. Fast Model Hold: 'CLOCK_50'
 25. Fast Model Minimum Pulse Width: 'CLOCK_50'
 26. Setup Times
 27. Hold Times
 28. Clock to Output Times
 29. Minimum Clock to Output Times
 30. Multicorner Timing Analysis Summary
 31. Setup Times
 32. Hold Times
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Setup Transfers
 36. Hold Transfers
 37. Report TCCS
 38. Report RSKM
 39. Unconstrained Paths
 40. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                       ;
+--------------------+--------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version ;
; Revision Name      ; MIPS32                                                             ;
; Device Family      ; Cyclone II                                                         ;
; Device Name        ; EP2C35F672C6                                                       ;
; Timing Models      ; Final                                                              ;
; Delay Model        ; Combined                                                           ;
; Rise/Fall Delays   ; Unavailable                                                        ;
+--------------------+--------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                               ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets      ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; CLOCK_50   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+


+-------------------------------------------------+
; Slow Model Fmax Summary                         ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 107.0 MHz ; 107.0 MHz       ; CLOCK_50   ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------+
; Slow Model Setup Summary          ;
+----------+--------+---------------+
; Clock    ; Slack  ; End Point TNS ;
+----------+--------+---------------+
; CLOCK_50 ; -4.173 ; -745.624      ;
+----------+--------+---------------+


+----------------------------------+
; Slow Model Hold Summary          ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; CLOCK_50 ; 0.515 ; 0.000         ;
+----------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+----------+--------+--------------------+
; Clock    ; Slack  ; End Point TNS      ;
+----------+--------+--------------------+
; CLOCK_50 ; -1.880 ; -1048.876          ;
+----------+--------+--------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                      ; To Node                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.173 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg0 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[30]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.056     ; 4.653      ;
; -4.173 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg1 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[30]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.056     ; 4.653      ;
; -4.173 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg2 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[30]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.056     ; 4.653      ;
; -4.173 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg3 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[30]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.056     ; 4.653      ;
; -4.173 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg4 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[30]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.056     ; 4.653      ;
; -4.173 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg5 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[30]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.056     ; 4.653      ;
; -4.173 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg6 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[30]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.056     ; 4.653      ;
; -4.173 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg7 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[30]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.056     ; 4.653      ;
; -3.953 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg0 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.004      ; 4.422      ;
; -3.953 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg1 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.004      ; 4.422      ;
; -3.953 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg2 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.004      ; 4.422      ;
; -3.953 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg3 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.004      ; 4.422      ;
; -3.953 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg4 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.004      ; 4.422      ;
; -3.953 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg5 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.004      ; 4.422      ;
; -3.953 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg6 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.004      ; 4.422      ;
; -3.953 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg7 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.004      ; 4.422      ;
; -3.945 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg0 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg2 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.006      ; 4.416      ;
; -3.945 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg1 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg2 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.006      ; 4.416      ;
; -3.945 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg2 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg2 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.006      ; 4.416      ;
; -3.945 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg3 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg2 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.006      ; 4.416      ;
; -3.945 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg4 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg2 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.006      ; 4.416      ;
; -3.945 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg5 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg2 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.006      ; 4.416      ;
; -3.945 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg6 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg2 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.006      ; 4.416      ;
; -3.945 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg7 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg2 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.006      ; 4.416      ;
; -3.932 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg0 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg2  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.004      ; 4.401      ;
; -3.932 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg1 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg2  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.004      ; 4.401      ;
; -3.932 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg2 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg2  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.004      ; 4.401      ;
; -3.932 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg3 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg2  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.004      ; 4.401      ;
; -3.932 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg4 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg2  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.004      ; 4.401      ;
; -3.932 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg5 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg2  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.004      ; 4.401      ;
; -3.932 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg6 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg2  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.004      ; 4.401      ;
; -3.932 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg7 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg2  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.004      ; 4.401      ;
; -3.925 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg0 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg4 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.006      ; 4.396      ;
; -3.925 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg0 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg1 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.006      ; 4.396      ;
; -3.925 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg1 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg4 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.006      ; 4.396      ;
; -3.925 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg2 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg4 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.006      ; 4.396      ;
; -3.925 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg3 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg4 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.006      ; 4.396      ;
; -3.925 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg4 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg4 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.006      ; 4.396      ;
; -3.925 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg5 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg4 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.006      ; 4.396      ;
; -3.925 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg6 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg4 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.006      ; 4.396      ;
; -3.925 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg7 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg4 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.006      ; 4.396      ;
; -3.925 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg1 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg1 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.006      ; 4.396      ;
; -3.925 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg2 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg1 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.006      ; 4.396      ;
; -3.925 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg3 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg1 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.006      ; 4.396      ;
; -3.925 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg4 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg1 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.006      ; 4.396      ;
; -3.925 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg5 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg1 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.006      ; 4.396      ;
; -3.925 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg6 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg1 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.006      ; 4.396      ;
; -3.925 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg7 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg1 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.006      ; 4.396      ;
; -3.913 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg0 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg3 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.006      ; 4.384      ;
; -3.913 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg1 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg3 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.006      ; 4.384      ;
; -3.913 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg2 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg3 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.006      ; 4.384      ;
; -3.913 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg3 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg3 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.006      ; 4.384      ;
; -3.913 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg4 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg3 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.006      ; 4.384      ;
; -3.913 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg5 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg3 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.006      ; 4.384      ;
; -3.913 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg6 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg3 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.006      ; 4.384      ;
; -3.913 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg7 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg3 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.006      ; 4.384      ;
; -3.911 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg0 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg3  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.004      ; 4.380      ;
; -3.911 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg1 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg3  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.004      ; 4.380      ;
; -3.911 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg2 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg3  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.004      ; 4.380      ;
; -3.911 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg3 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg3  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.004      ; 4.380      ;
; -3.911 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg4 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg3  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.004      ; 4.380      ;
; -3.911 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg5 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg3  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.004      ; 4.380      ;
; -3.911 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg6 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg3  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.004      ; 4.380      ;
; -3.911 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg7 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg3  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.004      ; 4.380      ;
; -3.910 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg0 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg1  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.004      ; 4.379      ;
; -3.910 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg1 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg1  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.004      ; 4.379      ;
; -3.910 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg2 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg1  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.004      ; 4.379      ;
; -3.910 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg3 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg1  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.004      ; 4.379      ;
; -3.910 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg4 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg1  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.004      ; 4.379      ;
; -3.910 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg5 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg1  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.004      ; 4.379      ;
; -3.910 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg6 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg1  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.004      ; 4.379      ;
; -3.910 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg7 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg1  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.004      ; 4.379      ;
; -3.899 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg0 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.004      ; 4.368      ;
; -3.899 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg1 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.004      ; 4.368      ;
; -3.899 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg2 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.004      ; 4.368      ;
; -3.899 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg3 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.004      ; 4.368      ;
; -3.899 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg4 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.004      ; 4.368      ;
; -3.899 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg5 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.004      ; 4.368      ;
; -3.899 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg6 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.004      ; 4.368      ;
; -3.899 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg7 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.004      ; 4.368      ;
; -3.869 ; IF_PC_Reg:IF_PC_Reg|PC_IF[2]                                                                                                                   ; IF_PC_Reg:IF_PC_Reg|PC_IF[25]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.004     ; 4.901      ;
; -3.846 ; IF_PC_Reg:IF_PC_Reg|PC_IF[2]                                                                                                                   ; IF_PC_Reg:IF_PC_Reg|PC_IF[29]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.004     ; 4.878      ;
; -3.796 ; IF_PC_Reg:IF_PC_Reg|PC_IF[3]                                                                                                                   ; IF_PC_Reg:IF_PC_Reg|PC_IF[25]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.004     ; 4.828      ;
; -3.776 ; IF_PC_Reg:IF_PC_Reg|PC_IF[6]                                                                                                                   ; IF_PC_Reg:IF_PC_Reg|PC_IF[25]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.006     ; 4.806      ;
; -3.773 ; IF_PC_Reg:IF_PC_Reg|PC_IF[3]                                                                                                                   ; IF_PC_Reg:IF_PC_Reg|PC_IF[29]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.004     ; 4.805      ;
; -3.771 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg0 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[24]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.060     ; 4.247      ;
; -3.771 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg1 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[24]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.060     ; 4.247      ;
; -3.771 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg2 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[24]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.060     ; 4.247      ;
; -3.771 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg3 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[24]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.060     ; 4.247      ;
; -3.771 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg4 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[24]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.060     ; 4.247      ;
; -3.771 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg5 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[24]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.060     ; 4.247      ;
; -3.771 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg6 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[24]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.060     ; 4.247      ;
; -3.771 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg7 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[24]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.060     ; 4.247      ;
; -3.753 ; IF_PC_Reg:IF_PC_Reg|PC_IF[6]                                                                                                                   ; IF_PC_Reg:IF_PC_Reg|PC_IF[29]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.006     ; 4.783      ;
; -3.742 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg0 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg4 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.008      ; 4.215      ;
; -3.742 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg1 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg4 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.008      ; 4.215      ;
; -3.742 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg2 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg4 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.008      ; 4.215      ;
; -3.742 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg3 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg4 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.008      ; 4.215      ;
; -3.742 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg4 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg4 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.008      ; 4.215      ;
; -3.742 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg5 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg4 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.008      ; 4.215      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                                                                                           ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                    ; To Node                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.515 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[0]    ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[0]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.781      ;
; 0.516 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[9]    ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[9]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[20]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[20]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[30]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[30]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.782      ;
; 0.517 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[1]    ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[1]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.783      ;
; 0.517 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[10]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[10]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.783      ;
; 0.518 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[19]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[19]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.784      ;
; 0.520 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[3]    ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[3]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.786      ;
; 0.521 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[13]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[13]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[27]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[27]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[11] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.787      ;
; 0.522 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[10] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[13] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[13]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.788      ;
; 0.523 ; IF_PC_Reg:IF_PC_Reg|PC_IF[0]                                 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[0]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[15]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[15]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[29] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[29]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.789      ;
; 0.524 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[13] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.790      ;
; 0.524 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[11] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[11]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.790      ;
; 0.524 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[20] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[20]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.790      ;
; 0.525 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[21]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[21]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.791      ;
; 0.525 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[6]  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[6]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.791      ;
; 0.529 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[6]  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.795      ;
; 0.656 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[28]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[28]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.922      ;
; 0.657 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[24]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[24]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.923      ;
; 0.658 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[5]    ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[5]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.924      ;
; 0.658 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[22]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[22]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.924      ;
; 0.660 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[8]    ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[8]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.926      ;
; 0.662 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[2]    ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[2]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.928      ;
; 0.665 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[5]  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.931      ;
; 0.665 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[9]  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.931      ;
; 0.666 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[5]  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[5]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.932      ;
; 0.669 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[4]  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.935      ;
; 0.669 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[12] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[12]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.935      ;
; 0.680 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[16] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[16]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.945      ;
; 0.704 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[14]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[14]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 0.972      ;
; 0.704 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[12] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.970      ;
; 0.706 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[4]  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[4]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.972      ;
; 0.715 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[17] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[17]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.980      ;
; 0.717 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[18] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[18]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.982      ;
; 0.722 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[0]  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.987      ;
; 0.722 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[0]  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.987      ;
; 0.723 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[1]  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.988      ;
; 0.724 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[1]  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[1]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.989      ;
; 0.802 ; IF_PC_Reg:IF_PC_Reg|PC_IF[4]                                 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[4]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.068      ;
; 0.806 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[18]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[18]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.811 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[22] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[22]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.076      ;
; 0.820 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[17]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[17]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.082      ;
; 0.849 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[6]    ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[6]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.111      ;
; 0.849 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[25]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[25]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.115      ;
; 0.850 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[23] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[23]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.115      ;
; 0.850 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[24] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[24]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.115      ;
; 0.852 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[21] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[21]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.117      ;
; 0.854 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[19] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[19]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.119      ;
; 0.857 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[12]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[12]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.119      ;
; 0.864 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[26]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[26]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.126      ;
; 0.914 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[11]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[11]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.176      ;
; 0.927 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[10] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[10]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 1.191      ;
; 0.932 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[2]  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 1.196      ;
; 0.932 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[2]  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[2]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 1.196      ;
; 0.934 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[3]  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 1.198      ;
; 0.935 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[3]  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[3]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 1.199      ;
; 0.938 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[8]  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 1.202      ;
; 0.939 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[7]  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 1.203      ;
; 0.939 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[7]  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[7]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 1.203      ;
; 0.939 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[8]  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[8]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 1.203      ;
; 0.985 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[25] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[25]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.005     ; 1.246      ;
; 0.997 ; IF_PC_Reg:IF_PC_Reg|PC_IF[6]                                 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[6]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 1.261      ;
; 1.039 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[4]    ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[4]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.301      ;
; 1.042 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[7]    ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[7]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.304      ;
; 1.050 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[31]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[31]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.312      ;
; 1.055 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[16]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[16]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.317      ;
; 1.128 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[25] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.390      ;
; 1.130 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[25] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[6]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.392      ;
; 1.132 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[25] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[4]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.394      ;
; 1.133 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[25] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[7]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.395      ;
; 1.152 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[25] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[28]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.007      ; 1.425      ;
; 1.156 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[25] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[10]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.007      ; 1.429      ;
; 1.159 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[25] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[1]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.007      ; 1.432      ;
; 1.159 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[25] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[15]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.007      ; 1.432      ;
; 1.164 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[25] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[17]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.007      ; 1.437      ;
; 1.166 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[25] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[5]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.007      ; 1.439      ;
; 1.167 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[14] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 1.425      ;
; 1.171 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[14] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[14]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 1.429      ;
; 1.187 ; IF_PC_Reg:IF_PC_Reg|PC_IF[3]                                 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[4]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.453      ;
; 1.194 ; IF_PC_Reg:IF_PC_Reg|PC_IF[4]                                 ; IF_PC_Reg:IF_PC_Reg|PC_IF[4]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.460      ;
; 1.221 ; IF_PC_Reg:IF_PC_Reg|PC_IF[5]                                 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[6]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.487      ;
; 1.229 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[21] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[4]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.495      ;
; 1.230 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[21] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[6]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.496      ;
; 1.230 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[21] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[7]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.496      ;
; 1.231 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[21] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.497      ;
; 1.249 ; IF_PC_Reg:IF_PC_Reg|PC_IF[14]                                ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[16]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.515      ;
; 1.256 ; IF_PC_Reg:IF_PC_Reg|PC_IF[4]                                 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[6]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.522      ;
; 1.260 ; IF_PC_Reg:IF_PC_Reg|PC_IF[2]                                 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[4]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.526      ;
; 1.294 ; IF_PC_Reg:IF_PC_Reg|PC_IF[16]                                ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[16]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.004      ; 1.564      ;
; 1.308 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[9]  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[9]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 1.566      ;
; 1.327 ; IF_PC_Reg:IF_PC_Reg|PC_IF[13]                                ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[16]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.593      ;
; 1.329 ; IF_PC_Reg:IF_PC_Reg|PC_IF[3]                                 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[6]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.595      ;
; 1.332 ; IF_PC_Reg:IF_PC_Reg|PC_IF[11]                                ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[11]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.598      ;
; 1.338 ; IF_PC_Reg:IF_PC_Reg|PC_IF[29]                                ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[29]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.604      ;
; 1.341 ; IF_PC_Reg:IF_PC_Reg|PC_IF[25]                                ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[25]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.607      ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                               ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg10  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg10  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg11  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg11  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg12  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg12  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg13  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg13  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg14  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg14  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg15  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg15  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg16  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg16  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg17  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg17  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg2   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg2   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg3   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg3   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg4   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg4   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg5   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg5   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg6   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg6   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg7   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg7   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg8   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg8   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg9   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg9   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a10~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a10~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a11~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a11~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a12~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a12~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a13~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a13~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a14~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a14~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a15~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a15~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a16~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a16~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a17~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a17~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg5 ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Setup Times                                                                       ;
+-----------------------+------------+-------+-------+------------+-----------------+
; Data Port             ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------------+------------+-------+-------+------------+-----------------+
; Branch_Dest_MEM[*]    ; CLOCK_50   ; 4.907 ; 4.907 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[0]   ; CLOCK_50   ; 3.905 ; 3.905 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[1]   ; CLOCK_50   ; 3.965 ; 3.965 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[2]   ; CLOCK_50   ; 3.814 ; 3.814 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[3]   ; CLOCK_50   ; 4.477 ; 4.477 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[4]   ; CLOCK_50   ; 3.945 ; 3.945 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[5]   ; CLOCK_50   ; 4.849 ; 4.849 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[6]   ; CLOCK_50   ; 3.496 ; 3.496 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[7]   ; CLOCK_50   ; 3.853 ; 3.853 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[8]   ; CLOCK_50   ; 4.329 ; 4.329 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[9]   ; CLOCK_50   ; 4.306 ; 4.306 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[10]  ; CLOCK_50   ; 3.508 ; 3.508 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[11]  ; CLOCK_50   ; 4.651 ; 4.651 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[12]  ; CLOCK_50   ; 4.695 ; 4.695 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[13]  ; CLOCK_50   ; 4.684 ; 4.684 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[14]  ; CLOCK_50   ; 4.049 ; 4.049 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[15]  ; CLOCK_50   ; 4.185 ; 4.185 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[16]  ; CLOCK_50   ; 3.992 ; 3.992 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[17]  ; CLOCK_50   ; 4.038 ; 4.038 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[18]  ; CLOCK_50   ; 4.450 ; 4.450 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[19]  ; CLOCK_50   ; 3.390 ; 3.390 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[20]  ; CLOCK_50   ; 4.465 ; 4.465 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[21]  ; CLOCK_50   ; 4.403 ; 4.403 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[22]  ; CLOCK_50   ; 3.485 ; 3.485 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[23]  ; CLOCK_50   ; 4.907 ; 4.907 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[24]  ; CLOCK_50   ; 2.841 ; 2.841 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[25]  ; CLOCK_50   ; 4.873 ; 4.873 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[26]  ; CLOCK_50   ; 4.899 ; 4.899 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[27]  ; CLOCK_50   ; 3.387 ; 3.387 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[28]  ; CLOCK_50   ; 3.507 ; 3.507 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[29]  ; CLOCK_50   ; 4.564 ; 4.564 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[30]  ; CLOCK_50   ; 3.513 ; 3.513 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[31]  ; CLOCK_50   ; 3.823 ; 3.823 ; Rise       ; CLOCK_50        ;
; PCSrc_MEM             ; CLOCK_50   ; 4.487 ; 4.487 ; Rise       ; CLOCK_50        ;
; RegWrite_WB           ; CLOCK_50   ; 1.590 ; 1.590 ; Fall       ; CLOCK_50        ;
; Write_Data_WB[*]      ; CLOCK_50   ; 4.398 ; 4.398 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[0]     ; CLOCK_50   ; 3.902 ; 3.902 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[1]     ; CLOCK_50   ; 4.202 ; 4.202 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[2]     ; CLOCK_50   ; 3.676 ; 3.676 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[3]     ; CLOCK_50   ; 4.398 ; 4.398 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[4]     ; CLOCK_50   ; 4.152 ; 4.152 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[5]     ; CLOCK_50   ; 3.674 ; 3.674 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[6]     ; CLOCK_50   ; 3.648 ; 3.648 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[7]     ; CLOCK_50   ; 4.084 ; 4.084 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[8]     ; CLOCK_50   ; 4.201 ; 4.201 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[9]     ; CLOCK_50   ; 3.969 ; 3.969 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[10]    ; CLOCK_50   ; 3.671 ; 3.671 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[11]    ; CLOCK_50   ; 4.214 ; 4.214 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[12]    ; CLOCK_50   ; 4.212 ; 4.212 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[13]    ; CLOCK_50   ; 4.085 ; 4.085 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[14]    ; CLOCK_50   ; 3.892 ; 3.892 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[15]    ; CLOCK_50   ; 4.222 ; 4.222 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[16]    ; CLOCK_50   ; 3.976 ; 3.976 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[17]    ; CLOCK_50   ; 4.137 ; 4.137 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[18]    ; CLOCK_50   ; 4.139 ; 4.139 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[19]    ; CLOCK_50   ; 4.129 ; 4.129 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[20]    ; CLOCK_50   ; 4.298 ; 4.298 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[21]    ; CLOCK_50   ; 3.906 ; 3.906 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[22]    ; CLOCK_50   ; 4.148 ; 4.148 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[23]    ; CLOCK_50   ; 3.869 ; 3.869 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[24]    ; CLOCK_50   ; 4.200 ; 4.200 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[25]    ; CLOCK_50   ; 3.921 ; 3.921 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[26]    ; CLOCK_50   ; 4.018 ; 4.018 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[27]    ; CLOCK_50   ; 4.187 ; 4.187 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[28]    ; CLOCK_50   ; 3.946 ; 3.946 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[29]    ; CLOCK_50   ; 3.885 ; 3.885 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[30]    ; CLOCK_50   ; 3.393 ; 3.393 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[31]    ; CLOCK_50   ; 4.305 ; 4.305 ; Fall       ; CLOCK_50        ;
; Write_Register_WB[*]  ; CLOCK_50   ; 5.988 ; 5.988 ; Fall       ; CLOCK_50        ;
;  Write_Register_WB[0] ; CLOCK_50   ; 5.983 ; 5.983 ; Fall       ; CLOCK_50        ;
;  Write_Register_WB[1] ; CLOCK_50   ; 5.988 ; 5.988 ; Fall       ; CLOCK_50        ;
;  Write_Register_WB[2] ; CLOCK_50   ; 5.688 ; 5.688 ; Fall       ; CLOCK_50        ;
;  Write_Register_WB[3] ; CLOCK_50   ; 5.779 ; 5.779 ; Fall       ; CLOCK_50        ;
;  Write_Register_WB[4] ; CLOCK_50   ; 2.079 ; 2.079 ; Fall       ; CLOCK_50        ;
+-----------------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------------+
; Hold Times                                                                          ;
+-----------------------+------------+--------+--------+------------+-----------------+
; Data Port             ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------------+------------+--------+--------+------------+-----------------+
; Branch_Dest_MEM[*]    ; CLOCK_50   ; -2.611 ; -2.611 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[0]   ; CLOCK_50   ; -3.675 ; -3.675 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[1]   ; CLOCK_50   ; -3.735 ; -3.735 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[2]   ; CLOCK_50   ; -3.584 ; -3.584 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[3]   ; CLOCK_50   ; -4.247 ; -4.247 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[4]   ; CLOCK_50   ; -3.715 ; -3.715 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[5]   ; CLOCK_50   ; -4.619 ; -4.619 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[6]   ; CLOCK_50   ; -3.266 ; -3.266 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[7]   ; CLOCK_50   ; -3.623 ; -3.623 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[8]   ; CLOCK_50   ; -4.099 ; -4.099 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[9]   ; CLOCK_50   ; -4.076 ; -4.076 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[10]  ; CLOCK_50   ; -3.278 ; -3.278 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[11]  ; CLOCK_50   ; -4.421 ; -4.421 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[12]  ; CLOCK_50   ; -4.465 ; -4.465 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[13]  ; CLOCK_50   ; -4.454 ; -4.454 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[14]  ; CLOCK_50   ; -3.819 ; -3.819 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[15]  ; CLOCK_50   ; -3.955 ; -3.955 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[16]  ; CLOCK_50   ; -3.762 ; -3.762 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[17]  ; CLOCK_50   ; -3.808 ; -3.808 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[18]  ; CLOCK_50   ; -4.220 ; -4.220 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[19]  ; CLOCK_50   ; -3.160 ; -3.160 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[20]  ; CLOCK_50   ; -4.235 ; -4.235 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[21]  ; CLOCK_50   ; -4.173 ; -4.173 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[22]  ; CLOCK_50   ; -3.255 ; -3.255 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[23]  ; CLOCK_50   ; -4.677 ; -4.677 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[24]  ; CLOCK_50   ; -2.611 ; -2.611 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[25]  ; CLOCK_50   ; -4.643 ; -4.643 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[26]  ; CLOCK_50   ; -4.669 ; -4.669 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[27]  ; CLOCK_50   ; -3.157 ; -3.157 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[28]  ; CLOCK_50   ; -3.277 ; -3.277 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[29]  ; CLOCK_50   ; -4.334 ; -4.334 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[30]  ; CLOCK_50   ; -3.283 ; -3.283 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[31]  ; CLOCK_50   ; -3.593 ; -3.593 ; Rise       ; CLOCK_50        ;
; PCSrc_MEM             ; CLOCK_50   ; -3.280 ; -3.280 ; Rise       ; CLOCK_50        ;
; RegWrite_WB           ; CLOCK_50   ; -0.648 ; -0.648 ; Fall       ; CLOCK_50        ;
; Write_Data_WB[*]      ; CLOCK_50   ; -3.080 ; -3.080 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[0]     ; CLOCK_50   ; -3.342 ; -3.342 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[1]     ; CLOCK_50   ; -3.651 ; -3.651 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[2]     ; CLOCK_50   ; -3.122 ; -3.122 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[3]     ; CLOCK_50   ; -3.591 ; -3.591 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[4]     ; CLOCK_50   ; -3.583 ; -3.583 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[5]     ; CLOCK_50   ; -3.105 ; -3.105 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[6]     ; CLOCK_50   ; -3.092 ; -3.092 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[7]     ; CLOCK_50   ; -3.256 ; -3.256 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[8]     ; CLOCK_50   ; -3.649 ; -3.649 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[9]     ; CLOCK_50   ; -3.683 ; -3.683 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[10]    ; CLOCK_50   ; -3.080 ; -3.080 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[11]    ; CLOCK_50   ; -3.653 ; -3.653 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[12]    ; CLOCK_50   ; -3.672 ; -3.672 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[13]    ; CLOCK_50   ; -3.524 ; -3.524 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[14]    ; CLOCK_50   ; -3.597 ; -3.597 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[15]    ; CLOCK_50   ; -3.668 ; -3.668 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[16]    ; CLOCK_50   ; -3.678 ; -3.678 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[17]    ; CLOCK_50   ; -3.614 ; -3.614 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[18]    ; CLOCK_50   ; -3.604 ; -3.604 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[19]    ; CLOCK_50   ; -3.536 ; -3.536 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[20]    ; CLOCK_50   ; -3.781 ; -3.781 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[21]    ; CLOCK_50   ; -3.588 ; -3.588 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[22]    ; CLOCK_50   ; -3.622 ; -3.622 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[23]    ; CLOCK_50   ; -3.591 ; -3.591 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[24]    ; CLOCK_50   ; -3.667 ; -3.667 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[25]    ; CLOCK_50   ; -3.616 ; -3.616 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[26]    ; CLOCK_50   ; -3.743 ; -3.743 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[27]    ; CLOCK_50   ; -3.607 ; -3.607 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[28]    ; CLOCK_50   ; -3.624 ; -3.624 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[29]    ; CLOCK_50   ; -3.608 ; -3.608 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[30]    ; CLOCK_50   ; -3.115 ; -3.115 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[31]    ; CLOCK_50   ; -4.024 ; -4.024 ; Fall       ; CLOCK_50        ;
; Write_Register_WB[*]  ; CLOCK_50   ; 0.450  ; 0.450  ; Fall       ; CLOCK_50        ;
;  Write_Register_WB[0] ; CLOCK_50   ; -3.176 ; -3.176 ; Fall       ; CLOCK_50        ;
;  Write_Register_WB[1] ; CLOCK_50   ; -2.876 ; -2.876 ; Fall       ; CLOCK_50        ;
;  Write_Register_WB[2] ; CLOCK_50   ; -2.879 ; -2.879 ; Fall       ; CLOCK_50        ;
;  Write_Register_WB[3] ; CLOCK_50   ; -2.873 ; -2.873 ; Fall       ; CLOCK_50        ;
;  Write_Register_WB[4] ; CLOCK_50   ; 0.450  ; 0.450  ; Fall       ; CLOCK_50        ;
+-----------------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                       ;
+---------------------------------+------------+-------+-------+------------+-----------------+
; Data Port                       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------------------------+------------+-------+-------+------------+-----------------+
; ALUOp_EX[*]                     ; CLOCK_50   ; 6.652 ; 6.652 ; Rise       ; CLOCK_50        ;
;  ALUOp_EX[0]                    ; CLOCK_50   ; 6.652 ; 6.652 ; Rise       ; CLOCK_50        ;
;  ALUOp_EX[1]                    ; CLOCK_50   ; 6.447 ; 6.447 ; Rise       ; CLOCK_50        ;
; ALUSrc_EX                       ; CLOCK_50   ; 6.416 ; 6.416 ; Rise       ; CLOCK_50        ;
; Branch_EX                       ; CLOCK_50   ; 6.703 ; 6.703 ; Rise       ; CLOCK_50        ;
; Instruction_EX[*]               ; CLOCK_50   ; 8.630 ; 8.630 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[0]              ; CLOCK_50   ; 8.630 ; 8.630 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[1]              ; CLOCK_50   ; 6.453 ; 6.453 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[2]              ; CLOCK_50   ; 6.516 ; 6.516 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[3]              ; CLOCK_50   ; 6.668 ; 6.668 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[4]              ; CLOCK_50   ; 6.697 ; 6.697 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[5]              ; CLOCK_50   ; 6.701 ; 6.701 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[6]              ; CLOCK_50   ; 6.963 ; 6.963 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[7]              ; CLOCK_50   ; 6.670 ; 6.670 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[8]              ; CLOCK_50   ; 6.802 ; 6.802 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[9]              ; CLOCK_50   ; 6.593 ; 6.593 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[10]             ; CLOCK_50   ; 6.805 ; 6.805 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[11]             ; CLOCK_50   ; 6.706 ; 6.706 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[12]             ; CLOCK_50   ; 6.972 ; 6.972 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[13]             ; CLOCK_50   ; 6.941 ; 6.941 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[14]             ; CLOCK_50   ; 6.566 ; 6.566 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[15]             ; CLOCK_50   ; 6.060 ; 6.060 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[16]             ; CLOCK_50   ; 6.859 ; 6.859 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[17]             ; CLOCK_50   ; 7.306 ; 7.306 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[18]             ; CLOCK_50   ; 6.456 ; 6.456 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[19]             ; CLOCK_50   ; 8.584 ; 8.584 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[20]             ; CLOCK_50   ; 7.817 ; 7.817 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[21]             ; CLOCK_50   ; 6.672 ; 6.672 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[22]             ; CLOCK_50   ; 6.462 ; 6.462 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[23]             ; CLOCK_50   ; 7.165 ; 7.165 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[24]             ; CLOCK_50   ; 7.356 ; 7.356 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[25]             ; CLOCK_50   ; 7.511 ; 7.511 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[26]             ; CLOCK_50   ; 6.631 ; 6.631 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[27]             ; CLOCK_50   ; 6.454 ; 6.454 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[28]             ; CLOCK_50   ; 6.897 ; 6.897 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[29]             ; CLOCK_50   ; 8.577 ; 8.577 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[30]             ; CLOCK_50   ; 6.643 ; 6.643 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[31]             ; CLOCK_50   ; 6.657 ; 6.657 ; Rise       ; CLOCK_50        ;
; MemRead_EX                      ; CLOCK_50   ; 6.448 ; 6.448 ; Rise       ; CLOCK_50        ;
; MemWrite_EX                     ; CLOCK_50   ; 6.439 ; 6.439 ; Rise       ; CLOCK_50        ;
; MemtoReg_EX                     ; CLOCK_50   ; 7.179 ; 7.179 ; Rise       ; CLOCK_50        ;
; PC_Plus_4_EX[*]                 ; CLOCK_50   ; 7.133 ; 7.133 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[0]                ; CLOCK_50   ; 7.096 ; 7.096 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[1]                ; CLOCK_50   ; 6.371 ; 6.371 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[2]                ; CLOCK_50   ; 6.382 ; 6.382 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[3]                ; CLOCK_50   ; 6.067 ; 6.067 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[4]                ; CLOCK_50   ; 7.042 ; 7.042 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[5]                ; CLOCK_50   ; 7.060 ; 7.060 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[6]                ; CLOCK_50   ; 6.355 ; 6.355 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[7]                ; CLOCK_50   ; 6.364 ; 6.364 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[8]                ; CLOCK_50   ; 6.740 ; 6.740 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[9]                ; CLOCK_50   ; 6.225 ; 6.225 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[10]               ; CLOCK_50   ; 7.133 ; 7.133 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[11]               ; CLOCK_50   ; 6.677 ; 6.677 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[12]               ; CLOCK_50   ; 6.661 ; 6.661 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[13]               ; CLOCK_50   ; 6.076 ; 6.076 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[14]               ; CLOCK_50   ; 7.112 ; 7.112 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[15]               ; CLOCK_50   ; 6.577 ; 6.577 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[16]               ; CLOCK_50   ; 6.395 ; 6.395 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[17]               ; CLOCK_50   ; 6.072 ; 6.072 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[18]               ; CLOCK_50   ; 6.686 ; 6.686 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[19]               ; CLOCK_50   ; 6.563 ; 6.563 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[20]               ; CLOCK_50   ; 6.774 ; 6.774 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[21]               ; CLOCK_50   ; 6.757 ; 6.757 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[22]               ; CLOCK_50   ; 6.601 ; 6.601 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[23]               ; CLOCK_50   ; 6.744 ; 6.744 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[24]               ; CLOCK_50   ; 6.377 ; 6.377 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[25]               ; CLOCK_50   ; 6.899 ; 6.899 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[26]               ; CLOCK_50   ; 6.710 ; 6.710 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[27]               ; CLOCK_50   ; 6.603 ; 6.603 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[28]               ; CLOCK_50   ; 6.591 ; 6.591 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[29]               ; CLOCK_50   ; 6.705 ; 6.705 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[30]               ; CLOCK_50   ; 6.597 ; 6.597 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[31]               ; CLOCK_50   ; 6.072 ; 6.072 ; Rise       ; CLOCK_50        ;
; Read_Data_1_EX[*]               ; CLOCK_50   ; 8.612 ; 8.612 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[0]              ; CLOCK_50   ; 8.581 ; 8.581 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[1]              ; CLOCK_50   ; 8.001 ; 8.001 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[2]              ; CLOCK_50   ; 6.596 ; 6.596 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[3]              ; CLOCK_50   ; 8.198 ; 8.198 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[4]              ; CLOCK_50   ; 6.813 ; 6.813 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[5]              ; CLOCK_50   ; 7.819 ; 7.819 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[6]              ; CLOCK_50   ; 6.775 ; 6.775 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[7]              ; CLOCK_50   ; 8.612 ; 8.612 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[8]              ; CLOCK_50   ; 7.800 ; 7.800 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[9]              ; CLOCK_50   ; 7.280 ; 7.280 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[10]             ; CLOCK_50   ; 8.055 ; 8.055 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[11]             ; CLOCK_50   ; 7.952 ; 7.952 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[12]             ; CLOCK_50   ; 7.091 ; 7.091 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[13]             ; CLOCK_50   ; 6.357 ; 6.357 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[14]             ; CLOCK_50   ; 7.357 ; 7.357 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[15]             ; CLOCK_50   ; 8.511 ; 8.511 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[16]             ; CLOCK_50   ; 7.310 ; 7.310 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[17]             ; CLOCK_50   ; 8.068 ; 8.068 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[18]             ; CLOCK_50   ; 7.038 ; 7.038 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[19]             ; CLOCK_50   ; 8.455 ; 8.455 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[20]             ; CLOCK_50   ; 7.301 ; 7.301 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[21]             ; CLOCK_50   ; 7.769 ; 7.769 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[22]             ; CLOCK_50   ; 6.380 ; 6.380 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[23]             ; CLOCK_50   ; 6.347 ; 6.347 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[24]             ; CLOCK_50   ; 7.705 ; 7.705 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[25]             ; CLOCK_50   ; 8.265 ; 8.265 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[26]             ; CLOCK_50   ; 6.832 ; 6.832 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[27]             ; CLOCK_50   ; 7.558 ; 7.558 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[28]             ; CLOCK_50   ; 8.019 ; 8.019 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[29]             ; CLOCK_50   ; 7.021 ; 7.021 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[30]             ; CLOCK_50   ; 7.143 ; 7.143 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[31]             ; CLOCK_50   ; 7.796 ; 7.796 ; Rise       ; CLOCK_50        ;
; Read_Data_2_EX[*]               ; CLOCK_50   ; 8.866 ; 8.866 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[0]              ; CLOCK_50   ; 8.495 ; 8.495 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[1]              ; CLOCK_50   ; 8.309 ; 8.309 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[2]              ; CLOCK_50   ; 7.136 ; 7.136 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[3]              ; CLOCK_50   ; 8.233 ; 8.233 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[4]              ; CLOCK_50   ; 8.228 ; 8.228 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[5]              ; CLOCK_50   ; 7.595 ; 7.595 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[6]              ; CLOCK_50   ; 7.687 ; 7.687 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[7]              ; CLOCK_50   ; 7.583 ; 7.583 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[8]              ; CLOCK_50   ; 8.288 ; 8.288 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[9]              ; CLOCK_50   ; 6.905 ; 6.905 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[10]             ; CLOCK_50   ; 6.901 ; 6.901 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[11]             ; CLOCK_50   ; 6.666 ; 6.666 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[12]             ; CLOCK_50   ; 7.814 ; 7.814 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[13]             ; CLOCK_50   ; 6.899 ; 6.899 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[14]             ; CLOCK_50   ; 6.910 ; 6.910 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[15]             ; CLOCK_50   ; 7.365 ; 7.365 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[16]             ; CLOCK_50   ; 7.733 ; 7.733 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[17]             ; CLOCK_50   ; 7.535 ; 7.535 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[18]             ; CLOCK_50   ; 7.991 ; 7.991 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[19]             ; CLOCK_50   ; 7.510 ; 7.510 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[20]             ; CLOCK_50   ; 8.106 ; 8.106 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[21]             ; CLOCK_50   ; 7.011 ; 7.011 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[22]             ; CLOCK_50   ; 7.828 ; 7.828 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[23]             ; CLOCK_50   ; 6.982 ; 6.982 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[24]             ; CLOCK_50   ; 7.580 ; 7.580 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[25]             ; CLOCK_50   ; 7.834 ; 7.834 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[26]             ; CLOCK_50   ; 6.886 ; 6.886 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[27]             ; CLOCK_50   ; 8.504 ; 8.504 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[28]             ; CLOCK_50   ; 8.218 ; 8.218 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[29]             ; CLOCK_50   ; 8.866 ; 8.866 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[30]             ; CLOCK_50   ; 8.519 ; 8.519 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[31]             ; CLOCK_50   ; 6.650 ; 6.650 ; Rise       ; CLOCK_50        ;
; RegDst_EX                       ; CLOCK_50   ; 7.194 ; 7.194 ; Rise       ; CLOCK_50        ;
; RegWrite_EX                     ; CLOCK_50   ; 6.430 ; 6.430 ; Rise       ; CLOCK_50        ;
; Sign_Extend_Instruction_EX[*]   ; CLOCK_50   ; 7.453 ; 7.453 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[0]  ; CLOCK_50   ; 7.154 ; 7.154 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[1]  ; CLOCK_50   ; 7.453 ; 7.453 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[2]  ; CLOCK_50   ; 6.828 ; 6.828 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[3]  ; CLOCK_50   ; 6.927 ; 6.927 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[4]  ; CLOCK_50   ; 6.941 ; 6.941 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[5]  ; CLOCK_50   ; 6.846 ; 6.846 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[6]  ; CLOCK_50   ; 6.978 ; 6.978 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[7]  ; CLOCK_50   ; 6.665 ; 6.665 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[8]  ; CLOCK_50   ; 6.713 ; 6.713 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[9]  ; CLOCK_50   ; 6.714 ; 6.714 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[10] ; CLOCK_50   ; 6.721 ; 6.721 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[11] ; CLOCK_50   ; 6.992 ; 6.992 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[12] ; CLOCK_50   ; 6.850 ; 6.850 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[13] ; CLOCK_50   ; 6.702 ; 6.702 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[14] ; CLOCK_50   ; 6.528 ; 6.528 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[15] ; CLOCK_50   ; 6.391 ; 6.391 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[16] ; CLOCK_50   ; 6.371 ; 6.371 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[17] ; CLOCK_50   ; 6.057 ; 6.057 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[18] ; CLOCK_50   ; 6.408 ; 6.408 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[19] ; CLOCK_50   ; 6.109 ; 6.109 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[20] ; CLOCK_50   ; 6.331 ; 6.331 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[21] ; CLOCK_50   ; 6.390 ; 6.390 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[22] ; CLOCK_50   ; 6.031 ; 6.031 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[23] ; CLOCK_50   ; 6.073 ; 6.073 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[24] ; CLOCK_50   ; 6.366 ; 6.366 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[25] ; CLOCK_50   ; 6.214 ; 6.214 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[26] ; CLOCK_50   ; 6.053 ; 6.053 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[27] ; CLOCK_50   ; 6.069 ; 6.069 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[28] ; CLOCK_50   ; 6.031 ; 6.031 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[29] ; CLOCK_50   ; 6.520 ; 6.520 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[30] ; CLOCK_50   ; 6.097 ; 6.097 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[31] ; CLOCK_50   ; 6.354 ; 6.354 ; Rise       ; CLOCK_50        ;
+---------------------------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                               ;
+---------------------------------+------------+-------+-------+------------+-----------------+
; Data Port                       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------------------------+------------+-------+-------+------------+-----------------+
; ALUOp_EX[*]                     ; CLOCK_50   ; 6.447 ; 6.447 ; Rise       ; CLOCK_50        ;
;  ALUOp_EX[0]                    ; CLOCK_50   ; 6.652 ; 6.652 ; Rise       ; CLOCK_50        ;
;  ALUOp_EX[1]                    ; CLOCK_50   ; 6.447 ; 6.447 ; Rise       ; CLOCK_50        ;
; ALUSrc_EX                       ; CLOCK_50   ; 6.416 ; 6.416 ; Rise       ; CLOCK_50        ;
; Branch_EX                       ; CLOCK_50   ; 6.703 ; 6.703 ; Rise       ; CLOCK_50        ;
; Instruction_EX[*]               ; CLOCK_50   ; 6.060 ; 6.060 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[0]              ; CLOCK_50   ; 8.630 ; 8.630 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[1]              ; CLOCK_50   ; 6.453 ; 6.453 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[2]              ; CLOCK_50   ; 6.516 ; 6.516 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[3]              ; CLOCK_50   ; 6.668 ; 6.668 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[4]              ; CLOCK_50   ; 6.697 ; 6.697 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[5]              ; CLOCK_50   ; 6.701 ; 6.701 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[6]              ; CLOCK_50   ; 6.963 ; 6.963 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[7]              ; CLOCK_50   ; 6.670 ; 6.670 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[8]              ; CLOCK_50   ; 6.802 ; 6.802 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[9]              ; CLOCK_50   ; 6.593 ; 6.593 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[10]             ; CLOCK_50   ; 6.805 ; 6.805 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[11]             ; CLOCK_50   ; 6.706 ; 6.706 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[12]             ; CLOCK_50   ; 6.972 ; 6.972 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[13]             ; CLOCK_50   ; 6.941 ; 6.941 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[14]             ; CLOCK_50   ; 6.566 ; 6.566 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[15]             ; CLOCK_50   ; 6.060 ; 6.060 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[16]             ; CLOCK_50   ; 6.859 ; 6.859 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[17]             ; CLOCK_50   ; 7.306 ; 7.306 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[18]             ; CLOCK_50   ; 6.456 ; 6.456 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[19]             ; CLOCK_50   ; 8.584 ; 8.584 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[20]             ; CLOCK_50   ; 7.817 ; 7.817 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[21]             ; CLOCK_50   ; 6.672 ; 6.672 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[22]             ; CLOCK_50   ; 6.462 ; 6.462 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[23]             ; CLOCK_50   ; 7.165 ; 7.165 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[24]             ; CLOCK_50   ; 7.356 ; 7.356 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[25]             ; CLOCK_50   ; 7.511 ; 7.511 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[26]             ; CLOCK_50   ; 6.631 ; 6.631 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[27]             ; CLOCK_50   ; 6.454 ; 6.454 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[28]             ; CLOCK_50   ; 6.897 ; 6.897 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[29]             ; CLOCK_50   ; 8.577 ; 8.577 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[30]             ; CLOCK_50   ; 6.643 ; 6.643 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[31]             ; CLOCK_50   ; 6.657 ; 6.657 ; Rise       ; CLOCK_50        ;
; MemRead_EX                      ; CLOCK_50   ; 6.448 ; 6.448 ; Rise       ; CLOCK_50        ;
; MemWrite_EX                     ; CLOCK_50   ; 6.439 ; 6.439 ; Rise       ; CLOCK_50        ;
; MemtoReg_EX                     ; CLOCK_50   ; 7.179 ; 7.179 ; Rise       ; CLOCK_50        ;
; PC_Plus_4_EX[*]                 ; CLOCK_50   ; 6.067 ; 6.067 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[0]                ; CLOCK_50   ; 7.096 ; 7.096 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[1]                ; CLOCK_50   ; 6.371 ; 6.371 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[2]                ; CLOCK_50   ; 6.382 ; 6.382 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[3]                ; CLOCK_50   ; 6.067 ; 6.067 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[4]                ; CLOCK_50   ; 7.042 ; 7.042 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[5]                ; CLOCK_50   ; 7.060 ; 7.060 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[6]                ; CLOCK_50   ; 6.355 ; 6.355 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[7]                ; CLOCK_50   ; 6.364 ; 6.364 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[8]                ; CLOCK_50   ; 6.740 ; 6.740 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[9]                ; CLOCK_50   ; 6.225 ; 6.225 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[10]               ; CLOCK_50   ; 7.133 ; 7.133 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[11]               ; CLOCK_50   ; 6.677 ; 6.677 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[12]               ; CLOCK_50   ; 6.661 ; 6.661 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[13]               ; CLOCK_50   ; 6.076 ; 6.076 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[14]               ; CLOCK_50   ; 7.112 ; 7.112 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[15]               ; CLOCK_50   ; 6.577 ; 6.577 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[16]               ; CLOCK_50   ; 6.395 ; 6.395 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[17]               ; CLOCK_50   ; 6.072 ; 6.072 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[18]               ; CLOCK_50   ; 6.686 ; 6.686 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[19]               ; CLOCK_50   ; 6.563 ; 6.563 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[20]               ; CLOCK_50   ; 6.774 ; 6.774 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[21]               ; CLOCK_50   ; 6.757 ; 6.757 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[22]               ; CLOCK_50   ; 6.601 ; 6.601 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[23]               ; CLOCK_50   ; 6.744 ; 6.744 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[24]               ; CLOCK_50   ; 6.377 ; 6.377 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[25]               ; CLOCK_50   ; 6.899 ; 6.899 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[26]               ; CLOCK_50   ; 6.710 ; 6.710 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[27]               ; CLOCK_50   ; 6.603 ; 6.603 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[28]               ; CLOCK_50   ; 6.591 ; 6.591 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[29]               ; CLOCK_50   ; 6.705 ; 6.705 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[30]               ; CLOCK_50   ; 6.597 ; 6.597 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[31]               ; CLOCK_50   ; 6.072 ; 6.072 ; Rise       ; CLOCK_50        ;
; Read_Data_1_EX[*]               ; CLOCK_50   ; 6.347 ; 6.347 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[0]              ; CLOCK_50   ; 8.581 ; 8.581 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[1]              ; CLOCK_50   ; 8.001 ; 8.001 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[2]              ; CLOCK_50   ; 6.596 ; 6.596 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[3]              ; CLOCK_50   ; 8.198 ; 8.198 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[4]              ; CLOCK_50   ; 6.813 ; 6.813 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[5]              ; CLOCK_50   ; 7.819 ; 7.819 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[6]              ; CLOCK_50   ; 6.775 ; 6.775 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[7]              ; CLOCK_50   ; 8.612 ; 8.612 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[8]              ; CLOCK_50   ; 7.800 ; 7.800 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[9]              ; CLOCK_50   ; 7.280 ; 7.280 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[10]             ; CLOCK_50   ; 8.055 ; 8.055 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[11]             ; CLOCK_50   ; 7.952 ; 7.952 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[12]             ; CLOCK_50   ; 7.091 ; 7.091 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[13]             ; CLOCK_50   ; 6.357 ; 6.357 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[14]             ; CLOCK_50   ; 7.357 ; 7.357 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[15]             ; CLOCK_50   ; 8.511 ; 8.511 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[16]             ; CLOCK_50   ; 7.310 ; 7.310 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[17]             ; CLOCK_50   ; 8.068 ; 8.068 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[18]             ; CLOCK_50   ; 7.038 ; 7.038 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[19]             ; CLOCK_50   ; 8.455 ; 8.455 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[20]             ; CLOCK_50   ; 7.301 ; 7.301 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[21]             ; CLOCK_50   ; 7.769 ; 7.769 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[22]             ; CLOCK_50   ; 6.380 ; 6.380 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[23]             ; CLOCK_50   ; 6.347 ; 6.347 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[24]             ; CLOCK_50   ; 7.705 ; 7.705 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[25]             ; CLOCK_50   ; 8.265 ; 8.265 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[26]             ; CLOCK_50   ; 6.832 ; 6.832 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[27]             ; CLOCK_50   ; 7.558 ; 7.558 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[28]             ; CLOCK_50   ; 8.019 ; 8.019 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[29]             ; CLOCK_50   ; 7.021 ; 7.021 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[30]             ; CLOCK_50   ; 7.143 ; 7.143 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[31]             ; CLOCK_50   ; 7.796 ; 7.796 ; Rise       ; CLOCK_50        ;
; Read_Data_2_EX[*]               ; CLOCK_50   ; 6.650 ; 6.650 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[0]              ; CLOCK_50   ; 8.495 ; 8.495 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[1]              ; CLOCK_50   ; 8.309 ; 8.309 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[2]              ; CLOCK_50   ; 7.136 ; 7.136 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[3]              ; CLOCK_50   ; 8.233 ; 8.233 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[4]              ; CLOCK_50   ; 8.228 ; 8.228 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[5]              ; CLOCK_50   ; 7.595 ; 7.595 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[6]              ; CLOCK_50   ; 7.687 ; 7.687 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[7]              ; CLOCK_50   ; 7.583 ; 7.583 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[8]              ; CLOCK_50   ; 8.288 ; 8.288 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[9]              ; CLOCK_50   ; 6.905 ; 6.905 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[10]             ; CLOCK_50   ; 6.901 ; 6.901 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[11]             ; CLOCK_50   ; 6.666 ; 6.666 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[12]             ; CLOCK_50   ; 7.814 ; 7.814 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[13]             ; CLOCK_50   ; 6.899 ; 6.899 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[14]             ; CLOCK_50   ; 6.910 ; 6.910 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[15]             ; CLOCK_50   ; 7.365 ; 7.365 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[16]             ; CLOCK_50   ; 7.733 ; 7.733 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[17]             ; CLOCK_50   ; 7.535 ; 7.535 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[18]             ; CLOCK_50   ; 7.991 ; 7.991 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[19]             ; CLOCK_50   ; 7.510 ; 7.510 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[20]             ; CLOCK_50   ; 8.106 ; 8.106 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[21]             ; CLOCK_50   ; 7.011 ; 7.011 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[22]             ; CLOCK_50   ; 7.828 ; 7.828 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[23]             ; CLOCK_50   ; 6.982 ; 6.982 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[24]             ; CLOCK_50   ; 7.580 ; 7.580 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[25]             ; CLOCK_50   ; 7.834 ; 7.834 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[26]             ; CLOCK_50   ; 6.886 ; 6.886 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[27]             ; CLOCK_50   ; 8.504 ; 8.504 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[28]             ; CLOCK_50   ; 8.218 ; 8.218 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[29]             ; CLOCK_50   ; 8.866 ; 8.866 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[30]             ; CLOCK_50   ; 8.519 ; 8.519 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[31]             ; CLOCK_50   ; 6.650 ; 6.650 ; Rise       ; CLOCK_50        ;
; RegDst_EX                       ; CLOCK_50   ; 7.194 ; 7.194 ; Rise       ; CLOCK_50        ;
; RegWrite_EX                     ; CLOCK_50   ; 6.430 ; 6.430 ; Rise       ; CLOCK_50        ;
; Sign_Extend_Instruction_EX[*]   ; CLOCK_50   ; 6.031 ; 6.031 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[0]  ; CLOCK_50   ; 7.154 ; 7.154 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[1]  ; CLOCK_50   ; 7.453 ; 7.453 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[2]  ; CLOCK_50   ; 6.828 ; 6.828 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[3]  ; CLOCK_50   ; 6.927 ; 6.927 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[4]  ; CLOCK_50   ; 6.941 ; 6.941 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[5]  ; CLOCK_50   ; 6.846 ; 6.846 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[6]  ; CLOCK_50   ; 6.978 ; 6.978 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[7]  ; CLOCK_50   ; 6.665 ; 6.665 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[8]  ; CLOCK_50   ; 6.713 ; 6.713 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[9]  ; CLOCK_50   ; 6.714 ; 6.714 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[10] ; CLOCK_50   ; 6.721 ; 6.721 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[11] ; CLOCK_50   ; 6.992 ; 6.992 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[12] ; CLOCK_50   ; 6.850 ; 6.850 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[13] ; CLOCK_50   ; 6.702 ; 6.702 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[14] ; CLOCK_50   ; 6.528 ; 6.528 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[15] ; CLOCK_50   ; 6.391 ; 6.391 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[16] ; CLOCK_50   ; 6.371 ; 6.371 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[17] ; CLOCK_50   ; 6.057 ; 6.057 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[18] ; CLOCK_50   ; 6.408 ; 6.408 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[19] ; CLOCK_50   ; 6.109 ; 6.109 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[20] ; CLOCK_50   ; 6.331 ; 6.331 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[21] ; CLOCK_50   ; 6.390 ; 6.390 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[22] ; CLOCK_50   ; 6.031 ; 6.031 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[23] ; CLOCK_50   ; 6.073 ; 6.073 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[24] ; CLOCK_50   ; 6.366 ; 6.366 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[25] ; CLOCK_50   ; 6.214 ; 6.214 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[26] ; CLOCK_50   ; 6.053 ; 6.053 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[27] ; CLOCK_50   ; 6.069 ; 6.069 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[28] ; CLOCK_50   ; 6.031 ; 6.031 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[29] ; CLOCK_50   ; 6.520 ; 6.520 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[30] ; CLOCK_50   ; 6.097 ; 6.097 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[31] ; CLOCK_50   ; 6.354 ; 6.354 ; Rise       ; CLOCK_50        ;
+---------------------------------+------------+-------+-------+------------+-----------------+


+-----------------------------------+
; Fast Model Setup Summary          ;
+----------+--------+---------------+
; Clock    ; Slack  ; End Point TNS ;
+----------+--------+---------------+
; CLOCK_50 ; -2.221 ; -347.472      ;
+----------+--------+---------------+


+----------------------------------+
; Fast Model Hold Summary          ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; CLOCK_50 ; 0.236 ; 0.000         ;
+----------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+----------+--------+--------------------+
; Clock    ; Slack  ; End Point TNS      ;
+----------+--------+--------------------+
; CLOCK_50 ; -1.880 ; -1048.876          ;
+----------+--------+--------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                      ; To Node                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.221 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg0 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[30]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.062     ; 2.691      ;
; -2.221 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg1 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[30]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.062     ; 2.691      ;
; -2.221 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg2 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[30]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.062     ; 2.691      ;
; -2.221 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg3 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[30]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.062     ; 2.691      ;
; -2.221 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg4 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[30]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.062     ; 2.691      ;
; -2.221 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg5 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[30]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.062     ; 2.691      ;
; -2.221 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg6 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[30]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.062     ; 2.691      ;
; -2.221 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg7 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[30]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.062     ; 2.691      ;
; -2.111 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg0 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.003      ; 2.613      ;
; -2.111 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg1 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.003      ; 2.613      ;
; -2.111 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg2 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.003      ; 2.613      ;
; -2.111 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg3 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.003      ; 2.613      ;
; -2.111 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg4 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.003      ; 2.613      ;
; -2.111 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg5 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.003      ; 2.613      ;
; -2.111 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg6 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.003      ; 2.613      ;
; -2.111 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg7 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.003      ; 2.613      ;
; -2.101 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg0 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg2 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.006      ; 2.606      ;
; -2.101 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg1 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg2 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.006      ; 2.606      ;
; -2.101 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg2 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg2 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.006      ; 2.606      ;
; -2.101 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg3 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg2 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.006      ; 2.606      ;
; -2.101 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg4 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg2 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.006      ; 2.606      ;
; -2.101 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg5 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg2 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.006      ; 2.606      ;
; -2.101 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg6 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg2 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.006      ; 2.606      ;
; -2.101 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg7 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg2 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.006      ; 2.606      ;
; -2.095 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg0 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg1 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.006      ; 2.600      ;
; -2.095 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg1 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg1 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.006      ; 2.600      ;
; -2.095 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg2 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg1 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.006      ; 2.600      ;
; -2.095 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg3 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg1 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.006      ; 2.600      ;
; -2.095 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg4 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg1 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.006      ; 2.600      ;
; -2.095 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg5 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg1 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.006      ; 2.600      ;
; -2.095 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg6 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg1 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.006      ; 2.600      ;
; -2.095 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg7 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg1 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.006      ; 2.600      ;
; -2.093 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg0 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg4 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.006      ; 2.598      ;
; -2.093 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg1 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg4 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.006      ; 2.598      ;
; -2.093 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg2 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg4 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.006      ; 2.598      ;
; -2.093 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg3 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg4 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.006      ; 2.598      ;
; -2.093 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg4 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg4 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.006      ; 2.598      ;
; -2.093 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg5 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg4 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.006      ; 2.598      ;
; -2.093 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg6 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg4 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.006      ; 2.598      ;
; -2.093 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg7 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg4 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.006      ; 2.598      ;
; -2.091 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg0 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg2  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.003      ; 2.593      ;
; -2.091 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg1 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg2  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.003      ; 2.593      ;
; -2.091 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg2 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg2  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.003      ; 2.593      ;
; -2.091 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg3 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg2  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.003      ; 2.593      ;
; -2.091 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg4 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg2  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.003      ; 2.593      ;
; -2.091 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg5 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg2  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.003      ; 2.593      ;
; -2.091 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg6 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg2  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.003      ; 2.593      ;
; -2.091 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg7 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg2  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.003      ; 2.593      ;
; -2.086 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg0 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg3 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.006      ; 2.591      ;
; -2.086 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg1 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg3 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.006      ; 2.591      ;
; -2.086 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg2 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg3 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.006      ; 2.591      ;
; -2.086 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg3 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg3 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.006      ; 2.591      ;
; -2.086 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg4 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg3 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.006      ; 2.591      ;
; -2.086 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg5 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg3 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.006      ; 2.591      ;
; -2.086 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg6 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg3 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.006      ; 2.591      ;
; -2.086 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg7 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg3 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.006      ; 2.591      ;
; -2.083 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg0 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg3  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.003      ; 2.585      ;
; -2.083 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg0 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg1  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.003      ; 2.585      ;
; -2.083 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg1 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg3  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.003      ; 2.585      ;
; -2.083 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg2 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg3  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.003      ; 2.585      ;
; -2.083 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg3 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg3  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.003      ; 2.585      ;
; -2.083 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg4 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg3  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.003      ; 2.585      ;
; -2.083 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg5 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg3  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.003      ; 2.585      ;
; -2.083 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg6 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg3  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.003      ; 2.585      ;
; -2.083 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg7 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg3  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.003      ; 2.585      ;
; -2.083 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg1 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg1  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.003      ; 2.585      ;
; -2.083 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg2 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg1  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.003      ; 2.585      ;
; -2.083 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg3 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg1  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.003      ; 2.585      ;
; -2.083 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg4 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg1  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.003      ; 2.585      ;
; -2.083 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg5 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg1  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.003      ; 2.585      ;
; -2.083 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg6 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg1  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.003      ; 2.585      ;
; -2.083 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg7 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg1  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.003      ; 2.585      ;
; -2.074 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg0 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[24]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.066     ; 2.540      ;
; -2.074 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg1 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[24]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.066     ; 2.540      ;
; -2.074 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg2 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[24]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.066     ; 2.540      ;
; -2.074 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg3 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[24]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.066     ; 2.540      ;
; -2.074 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg4 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[24]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.066     ; 2.540      ;
; -2.074 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg5 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[24]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.066     ; 2.540      ;
; -2.074 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg6 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[24]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.066     ; 2.540      ;
; -2.074 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg7 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[24]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.066     ; 2.540      ;
; -2.070 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg0 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.003      ; 2.572      ;
; -2.070 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg1 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.003      ; 2.572      ;
; -2.070 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg2 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.003      ; 2.572      ;
; -2.070 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg3 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.003      ; 2.572      ;
; -2.070 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg4 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.003      ; 2.572      ;
; -2.070 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg5 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.003      ; 2.572      ;
; -2.070 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg6 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.003      ; 2.572      ;
; -2.070 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg7 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.003      ; 2.572      ;
; -2.016 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg0 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg4 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.007      ; 2.522      ;
; -2.016 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg1 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg4 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.007      ; 2.522      ;
; -2.016 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg2 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg4 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.007      ; 2.522      ;
; -2.016 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg3 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg4 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.007      ; 2.522      ;
; -2.016 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg4 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg4 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.007      ; 2.522      ;
; -2.016 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg5 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg4 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.007      ; 2.522      ;
; -2.016 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg6 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg4 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.007      ; 2.522      ;
; -2.016 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg7 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg4 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.007      ; 2.522      ;
; -2.010 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a2~porta_address_reg0 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[14]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.064     ; 2.478      ;
; -2.010 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a2~porta_address_reg1 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[14]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.064     ; 2.478      ;
; -2.010 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a2~porta_address_reg2 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[14]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.064     ; 2.478      ;
; -2.010 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a2~porta_address_reg3 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[14]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.064     ; 2.478      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                                                                           ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                    ; To Node                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.236 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[0]    ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[0]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.388      ;
; 0.237 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[9]    ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[9]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.389      ;
; 0.238 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[10]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[10]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[20]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[20]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[30]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[30]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; IF_PC_Reg:IF_PC_Reg|PC_IF[0]                                 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[0]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[1]    ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[1]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[19]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[19]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[10] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[29] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[29]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[3]    ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[3]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[11] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[13]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[13]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[13] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[13]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[20] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[20]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[15]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[15]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[27]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[27]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[6]  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[6]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[13] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[11] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[11]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.244 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[21]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[21]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.396      ;
; 0.247 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[6]  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.399      ;
; 0.313 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[5]  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.465      ;
; 0.314 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[5]  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[5]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.466      ;
; 0.318 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[16] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[16]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.469      ;
; 0.320 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[14]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[14]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 0.474      ;
; 0.320 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[4]  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[4]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.472      ;
; 0.321 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[12] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.473      ;
; 0.323 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[24]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[24]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.475      ;
; 0.323 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[28]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[28]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.475      ;
; 0.324 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[22]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[22]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.476      ;
; 0.325 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[5]    ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[5]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.477      ;
; 0.325 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[8]    ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[8]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.477      ;
; 0.326 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[9]  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.478      ;
; 0.327 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[2]    ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[2]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.479      ;
; 0.327 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[17] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[17]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.478      ;
; 0.328 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[18] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[18]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.479      ;
; 0.329 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[4]  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.481      ;
; 0.329 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[12] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[12]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.481      ;
; 0.333 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[0]  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.484      ;
; 0.333 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[1]  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.484      ;
; 0.333 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[0]  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.484      ;
; 0.335 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[1]  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[1]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.486      ;
; 0.358 ; IF_PC_Reg:IF_PC_Reg|PC_IF[4]                                 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[4]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.399 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[18]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[18]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.551      ;
; 0.399 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[22] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[22]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.550      ;
; 0.405 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[17]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[17]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 0.555      ;
; 0.409 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[6]    ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[6]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 0.559      ;
; 0.410 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[24] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[24]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.561      ;
; 0.411 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[11]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[11]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 0.561      ;
; 0.411 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[21] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[21]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.562      ;
; 0.411 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[23] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[23]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.562      ;
; 0.413 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[25]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[25]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.565      ;
; 0.413 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[19] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[19]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.564      ;
; 0.418 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[12]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[12]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 0.566      ;
; 0.420 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[26]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[26]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 0.570      ;
; 0.421 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[10] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[10]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 0.569      ;
; 0.425 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[2]  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[2]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 0.573      ;
; 0.427 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[2]  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 0.575      ;
; 0.427 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[3]  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[3]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 0.575      ;
; 0.428 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[3]  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 0.576      ;
; 0.430 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[8]  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 0.578      ;
; 0.430 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[7]  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[7]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 0.578      ;
; 0.431 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[7]  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 0.579      ;
; 0.432 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[8]  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[8]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 0.580      ;
; 0.450 ; IF_PC_Reg:IF_PC_Reg|PC_IF[6]                                 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[6]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 0.600      ;
; 0.458 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[25] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[25]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.005     ; 0.605      ;
; 0.488 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[4]    ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[4]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 0.638      ;
; 0.493 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[7]    ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[7]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 0.643      ;
; 0.497 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[31]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[31]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 0.647      ;
; 0.498 ; IF_PC_Reg:IF_PC_Reg|PC_IF[3]                                 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[4]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.650      ;
; 0.510 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[16]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[16]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 0.660      ;
; 0.510 ; IF_PC_Reg:IF_PC_Reg|PC_IF[5]                                 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[6]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.662      ;
; 0.520 ; IF_PC_Reg:IF_PC_Reg|PC_IF[4]                                 ; IF_PC_Reg:IF_PC_Reg|PC_IF[4]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.672      ;
; 0.521 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[25] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 0.669      ;
; 0.521 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[25] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[6]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 0.669      ;
; 0.524 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[25] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[4]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 0.672      ;
; 0.526 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[25] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[7]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 0.674      ;
; 0.530 ; IF_PC_Reg:IF_PC_Reg|PC_IF[14]                                ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[16]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.682      ;
; 0.531 ; IF_PC_Reg:IF_PC_Reg|PC_IF[4]                                 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[6]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.683      ;
; 0.533 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[14] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 0.676      ;
; 0.535 ; IF_PC_Reg:IF_PC_Reg|PC_IF[2]                                 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[4]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.687      ;
; 0.537 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[14] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[14]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 0.680      ;
; 0.544 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[25] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[28]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.007      ; 0.703      ;
; 0.546 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[21] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[4]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.698      ;
; 0.547 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[21] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[6]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.699      ;
; 0.547 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[21] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[7]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.699      ;
; 0.548 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[25] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[10]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.007      ; 0.707      ;
; 0.548 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[21] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.700      ;
; 0.552 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[25] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[1]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.007      ; 0.711      ;
; 0.552 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[25] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[15]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.007      ; 0.711      ;
; 0.555 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[25] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[17]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.007      ; 0.714      ;
; 0.558 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[25] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[5]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.007      ; 0.717      ;
; 0.568 ; IF_PC_Reg:IF_PC_Reg|PC_IF[3]                                 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[6]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.720      ;
; 0.570 ; IF_PC_Reg:IF_PC_Reg|PC_IF[13]                                ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[16]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.722      ;
; 0.579 ; IF_PC_Reg:IF_PC_Reg|PC_IF[16]                                ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[16]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.004      ; 0.735      ;
; 0.583 ; IF_PC_Reg:IF_PC_Reg|PC_IF[15]                                ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[16]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 0.733      ;
; 0.595 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[22] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[4]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.747      ;
; 0.596 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[22] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[6]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.748      ;
; 0.596 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[22] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[7]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.748      ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                               ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg10  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg10  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg11  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg11  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg12  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg12  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg13  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg13  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg14  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg14  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg15  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg15  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg16  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg16  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg17  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg17  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg2   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg2   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg3   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg3   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg4   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg4   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg5   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg5   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg6   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg6   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg7   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg7   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg8   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg8   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg9   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg9   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a10~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a10~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a11~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a11~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a12~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a12~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a13~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a13~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a14~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a14~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a15~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a15~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a16~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a16~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a17~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a17~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg5 ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Setup Times                                                                       ;
+-----------------------+------------+-------+-------+------------+-----------------+
; Data Port             ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------------+------------+-------+-------+------------+-----------------+
; Branch_Dest_MEM[*]    ; CLOCK_50   ; 2.568 ; 2.568 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[0]   ; CLOCK_50   ; 2.134 ; 2.134 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[1]   ; CLOCK_50   ; 2.160 ; 2.160 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[2]   ; CLOCK_50   ; 2.048 ; 2.048 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[3]   ; CLOCK_50   ; 2.364 ; 2.364 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[4]   ; CLOCK_50   ; 2.147 ; 2.147 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[5]   ; CLOCK_50   ; 2.568 ; 2.568 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[6]   ; CLOCK_50   ; 1.892 ; 1.892 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[7]   ; CLOCK_50   ; 2.092 ; 2.092 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[8]   ; CLOCK_50   ; 2.330 ; 2.330 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[9]   ; CLOCK_50   ; 2.312 ; 2.312 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[10]  ; CLOCK_50   ; 1.891 ; 1.891 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[11]  ; CLOCK_50   ; 2.493 ; 2.493 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[12]  ; CLOCK_50   ; 2.506 ; 2.506 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[13]  ; CLOCK_50   ; 2.504 ; 2.504 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[14]  ; CLOCK_50   ; 2.133 ; 2.133 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[15]  ; CLOCK_50   ; 2.250 ; 2.250 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[16]  ; CLOCK_50   ; 2.093 ; 2.093 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[17]  ; CLOCK_50   ; 2.145 ; 2.145 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[18]  ; CLOCK_50   ; 2.342 ; 2.342 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[19]  ; CLOCK_50   ; 1.849 ; 1.849 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[20]  ; CLOCK_50   ; 2.357 ; 2.357 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[21]  ; CLOCK_50   ; 2.328 ; 2.328 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[22]  ; CLOCK_50   ; 1.896 ; 1.896 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[23]  ; CLOCK_50   ; 2.538 ; 2.538 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[24]  ; CLOCK_50   ; 1.589 ; 1.589 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[25]  ; CLOCK_50   ; 2.523 ; 2.523 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[26]  ; CLOCK_50   ; 2.531 ; 2.531 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[27]  ; CLOCK_50   ; 1.848 ; 1.848 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[28]  ; CLOCK_50   ; 1.896 ; 1.896 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[29]  ; CLOCK_50   ; 2.369 ; 2.369 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[30]  ; CLOCK_50   ; 1.902 ; 1.902 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[31]  ; CLOCK_50   ; 2.089 ; 2.089 ; Rise       ; CLOCK_50        ;
; PCSrc_MEM             ; CLOCK_50   ; 2.353 ; 2.353 ; Rise       ; CLOCK_50        ;
; RegWrite_WB           ; CLOCK_50   ; 0.425 ; 0.425 ; Fall       ; CLOCK_50        ;
; Write_Data_WB[*]      ; CLOCK_50   ; 2.280 ; 2.280 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[0]     ; CLOCK_50   ; 2.025 ; 2.025 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[1]     ; CLOCK_50   ; 2.158 ; 2.158 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[2]     ; CLOCK_50   ; 1.920 ; 1.920 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[3]     ; CLOCK_50   ; 2.280 ; 2.280 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[4]     ; CLOCK_50   ; 2.212 ; 2.212 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[5]     ; CLOCK_50   ; 1.920 ; 1.920 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[6]     ; CLOCK_50   ; 1.898 ; 1.898 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[7]     ; CLOCK_50   ; 2.176 ; 2.176 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[8]     ; CLOCK_50   ; 2.240 ; 2.240 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[9]     ; CLOCK_50   ; 2.107 ; 2.107 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[10]    ; CLOCK_50   ; 1.906 ; 1.906 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[11]    ; CLOCK_50   ; 2.200 ; 2.200 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[12]    ; CLOCK_50   ; 2.173 ; 2.173 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[13]    ; CLOCK_50   ; 2.135 ; 2.135 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[14]    ; CLOCK_50   ; 2.094 ; 2.094 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[15]    ; CLOCK_50   ; 2.206 ; 2.206 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[16]    ; CLOCK_50   ; 2.073 ; 2.073 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[17]    ; CLOCK_50   ; 2.126 ; 2.126 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[18]    ; CLOCK_50   ; 2.175 ; 2.175 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[19]    ; CLOCK_50   ; 2.114 ; 2.114 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[20]    ; CLOCK_50   ; 2.178 ; 2.178 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[21]    ; CLOCK_50   ; 2.062 ; 2.062 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[22]    ; CLOCK_50   ; 2.162 ; 2.162 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[23]    ; CLOCK_50   ; 2.031 ; 2.031 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[24]    ; CLOCK_50   ; 2.201 ; 2.201 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[25]    ; CLOCK_50   ; 2.065 ; 2.065 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[26]    ; CLOCK_50   ; 2.135 ; 2.135 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[27]    ; CLOCK_50   ; 2.191 ; 2.191 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[28]    ; CLOCK_50   ; 2.096 ; 2.096 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[29]    ; CLOCK_50   ; 2.037 ; 2.037 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[30]    ; CLOCK_50   ; 1.788 ; 1.788 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[31]    ; CLOCK_50   ; 2.278 ; 2.278 ; Fall       ; CLOCK_50        ;
; Write_Register_WB[*]  ; CLOCK_50   ; 3.041 ; 3.041 ; Fall       ; CLOCK_50        ;
;  Write_Register_WB[0] ; CLOCK_50   ; 3.041 ; 3.041 ; Fall       ; CLOCK_50        ;
;  Write_Register_WB[1] ; CLOCK_50   ; 3.015 ; 3.015 ; Fall       ; CLOCK_50        ;
;  Write_Register_WB[2] ; CLOCK_50   ; 2.892 ; 2.892 ; Fall       ; CLOCK_50        ;
;  Write_Register_WB[3] ; CLOCK_50   ; 2.936 ; 2.936 ; Fall       ; CLOCK_50        ;
;  Write_Register_WB[4] ; CLOCK_50   ; 0.677 ; 0.677 ; Fall       ; CLOCK_50        ;
+-----------------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------------+
; Hold Times                                                                          ;
+-----------------------+------------+--------+--------+------------+-----------------+
; Data Port             ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------------+------------+--------+--------+------------+-----------------+
; Branch_Dest_MEM[*]    ; CLOCK_50   ; -1.469 ; -1.469 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[0]   ; CLOCK_50   ; -2.014 ; -2.014 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[1]   ; CLOCK_50   ; -2.040 ; -2.040 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[2]   ; CLOCK_50   ; -1.928 ; -1.928 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[3]   ; CLOCK_50   ; -2.244 ; -2.244 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[4]   ; CLOCK_50   ; -2.027 ; -2.027 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[5]   ; CLOCK_50   ; -2.448 ; -2.448 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[6]   ; CLOCK_50   ; -1.772 ; -1.772 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[7]   ; CLOCK_50   ; -1.972 ; -1.972 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[8]   ; CLOCK_50   ; -2.210 ; -2.210 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[9]   ; CLOCK_50   ; -2.192 ; -2.192 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[10]  ; CLOCK_50   ; -1.771 ; -1.771 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[11]  ; CLOCK_50   ; -2.373 ; -2.373 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[12]  ; CLOCK_50   ; -2.386 ; -2.386 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[13]  ; CLOCK_50   ; -2.384 ; -2.384 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[14]  ; CLOCK_50   ; -2.013 ; -2.013 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[15]  ; CLOCK_50   ; -2.130 ; -2.130 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[16]  ; CLOCK_50   ; -1.973 ; -1.973 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[17]  ; CLOCK_50   ; -2.025 ; -2.025 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[18]  ; CLOCK_50   ; -2.222 ; -2.222 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[19]  ; CLOCK_50   ; -1.729 ; -1.729 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[20]  ; CLOCK_50   ; -2.237 ; -2.237 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[21]  ; CLOCK_50   ; -2.208 ; -2.208 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[22]  ; CLOCK_50   ; -1.776 ; -1.776 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[23]  ; CLOCK_50   ; -2.418 ; -2.418 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[24]  ; CLOCK_50   ; -1.469 ; -1.469 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[25]  ; CLOCK_50   ; -2.403 ; -2.403 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[26]  ; CLOCK_50   ; -2.411 ; -2.411 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[27]  ; CLOCK_50   ; -1.728 ; -1.728 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[28]  ; CLOCK_50   ; -1.776 ; -1.776 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[29]  ; CLOCK_50   ; -2.249 ; -2.249 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[30]  ; CLOCK_50   ; -1.782 ; -1.782 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[31]  ; CLOCK_50   ; -1.969 ; -1.969 ; Rise       ; CLOCK_50        ;
; PCSrc_MEM             ; CLOCK_50   ; -1.771 ; -1.771 ; Rise       ; CLOCK_50        ;
; RegWrite_WB           ; CLOCK_50   ; 0.091  ; 0.091  ; Fall       ; CLOCK_50        ;
; Write_Data_WB[*]      ; CLOCK_50   ; -1.610 ; -1.610 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[0]     ; CLOCK_50   ; -1.749 ; -1.749 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[1]     ; CLOCK_50   ; -1.893 ; -1.893 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[2]     ; CLOCK_50   ; -1.647 ; -1.647 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[3]     ; CLOCK_50   ; -1.893 ; -1.893 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[4]     ; CLOCK_50   ; -1.932 ; -1.932 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[5]     ; CLOCK_50   ; -1.640 ; -1.640 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[6]     ; CLOCK_50   ; -1.621 ; -1.621 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[7]     ; CLOCK_50   ; -1.783 ; -1.783 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[8]     ; CLOCK_50   ; -1.972 ; -1.972 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[9]     ; CLOCK_50   ; -1.951 ; -1.951 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[10]    ; CLOCK_50   ; -1.610 ; -1.610 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[11]    ; CLOCK_50   ; -1.928 ; -1.928 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[12]    ; CLOCK_50   ; -1.910 ; -1.910 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[13]    ; CLOCK_50   ; -1.861 ; -1.861 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[14]    ; CLOCK_50   ; -1.945 ; -1.945 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[15]    ; CLOCK_50   ; -1.942 ; -1.942 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[16]    ; CLOCK_50   ; -1.905 ; -1.905 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[17]    ; CLOCK_50   ; -1.870 ; -1.870 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[18]    ; CLOCK_50   ; -1.907 ; -1.907 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[19]    ; CLOCK_50   ; -1.817 ; -1.817 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[20]    ; CLOCK_50   ; -1.931 ; -1.931 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[21]    ; CLOCK_50   ; -1.901 ; -1.901 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[22]    ; CLOCK_50   ; -1.914 ; -1.914 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[23]    ; CLOCK_50   ; -1.884 ; -1.884 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[24]    ; CLOCK_50   ; -1.939 ; -1.939 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[25]    ; CLOCK_50   ; -1.899 ; -1.899 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[26]    ; CLOCK_50   ; -1.995 ; -1.995 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[27]    ; CLOCK_50   ; -1.903 ; -1.903 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[28]    ; CLOCK_50   ; -1.934 ; -1.934 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[29]    ; CLOCK_50   ; -1.893 ; -1.893 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[30]    ; CLOCK_50   ; -1.648 ; -1.648 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[31]    ; CLOCK_50   ; -2.129 ; -2.129 ; Fall       ; CLOCK_50        ;
; Write_Register_WB[*]  ; CLOCK_50   ; 0.566  ; 0.566  ; Fall       ; CLOCK_50        ;
;  Write_Register_WB[0] ; CLOCK_50   ; -1.692 ; -1.692 ; Fall       ; CLOCK_50        ;
;  Write_Register_WB[1] ; CLOCK_50   ; -1.536 ; -1.536 ; Fall       ; CLOCK_50        ;
;  Write_Register_WB[2] ; CLOCK_50   ; -1.542 ; -1.542 ; Fall       ; CLOCK_50        ;
;  Write_Register_WB[3] ; CLOCK_50   ; -1.534 ; -1.534 ; Fall       ; CLOCK_50        ;
;  Write_Register_WB[4] ; CLOCK_50   ; 0.566  ; 0.566  ; Fall       ; CLOCK_50        ;
+-----------------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                       ;
+---------------------------------+------------+-------+-------+------------+-----------------+
; Data Port                       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------------------------+------------+-------+-------+------------+-----------------+
; ALUOp_EX[*]                     ; CLOCK_50   ; 3.785 ; 3.785 ; Rise       ; CLOCK_50        ;
;  ALUOp_EX[0]                    ; CLOCK_50   ; 3.785 ; 3.785 ; Rise       ; CLOCK_50        ;
;  ALUOp_EX[1]                    ; CLOCK_50   ; 3.706 ; 3.706 ; Rise       ; CLOCK_50        ;
; ALUSrc_EX                       ; CLOCK_50   ; 3.673 ; 3.673 ; Rise       ; CLOCK_50        ;
; Branch_EX                       ; CLOCK_50   ; 3.820 ; 3.820 ; Rise       ; CLOCK_50        ;
; Instruction_EX[*]               ; CLOCK_50   ; 4.737 ; 4.737 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[0]              ; CLOCK_50   ; 4.737 ; 4.737 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[1]              ; CLOCK_50   ; 3.701 ; 3.701 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[2]              ; CLOCK_50   ; 3.670 ; 3.670 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[3]              ; CLOCK_50   ; 3.775 ; 3.775 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[4]              ; CLOCK_50   ; 3.797 ; 3.797 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[5]              ; CLOCK_50   ; 3.801 ; 3.801 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[6]              ; CLOCK_50   ; 3.935 ; 3.935 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[7]              ; CLOCK_50   ; 3.778 ; 3.778 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[8]              ; CLOCK_50   ; 3.795 ; 3.795 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[9]              ; CLOCK_50   ; 3.714 ; 3.714 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[10]             ; CLOCK_50   ; 3.802 ; 3.802 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[11]             ; CLOCK_50   ; 3.813 ; 3.813 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[12]             ; CLOCK_50   ; 3.940 ; 3.940 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[13]             ; CLOCK_50   ; 3.922 ; 3.922 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[14]             ; CLOCK_50   ; 3.688 ; 3.688 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[15]             ; CLOCK_50   ; 3.449 ; 3.449 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[16]             ; CLOCK_50   ; 3.866 ; 3.866 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[17]             ; CLOCK_50   ; 4.102 ; 4.102 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[18]             ; CLOCK_50   ; 3.710 ; 3.710 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[19]             ; CLOCK_50   ; 4.719 ; 4.719 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[20]             ; CLOCK_50   ; 4.403 ; 4.403 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[21]             ; CLOCK_50   ; 3.799 ; 3.799 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[22]             ; CLOCK_50   ; 3.705 ; 3.705 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[23]             ; CLOCK_50   ; 4.038 ; 4.038 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[24]             ; CLOCK_50   ; 4.102 ; 4.102 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[25]             ; CLOCK_50   ; 4.148 ; 4.148 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[26]             ; CLOCK_50   ; 3.762 ; 3.762 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[27]             ; CLOCK_50   ; 3.696 ; 3.696 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[28]             ; CLOCK_50   ; 3.894 ; 3.894 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[29]             ; CLOCK_50   ; 4.707 ; 4.707 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[30]             ; CLOCK_50   ; 3.773 ; 3.773 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[31]             ; CLOCK_50   ; 3.789 ; 3.789 ; Rise       ; CLOCK_50        ;
; MemRead_EX                      ; CLOCK_50   ; 3.706 ; 3.706 ; Rise       ; CLOCK_50        ;
; MemWrite_EX                     ; CLOCK_50   ; 3.692 ; 3.692 ; Rise       ; CLOCK_50        ;
; MemtoReg_EX                     ; CLOCK_50   ; 3.960 ; 3.960 ; Rise       ; CLOCK_50        ;
; PC_Plus_4_EX[*]                 ; CLOCK_50   ; 4.002 ; 4.002 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[0]                ; CLOCK_50   ; 3.982 ; 3.982 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[1]                ; CLOCK_50   ; 3.597 ; 3.597 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[2]                ; CLOCK_50   ; 3.603 ; 3.603 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[3]                ; CLOCK_50   ; 3.442 ; 3.442 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[4]                ; CLOCK_50   ; 3.935 ; 3.935 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[5]                ; CLOCK_50   ; 3.945 ; 3.945 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[6]                ; CLOCK_50   ; 3.577 ; 3.577 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[7]                ; CLOCK_50   ; 3.592 ; 3.592 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[8]                ; CLOCK_50   ; 3.784 ; 3.784 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[9]                ; CLOCK_50   ; 3.521 ; 3.521 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[10]               ; CLOCK_50   ; 4.002 ; 4.002 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[11]               ; CLOCK_50   ; 3.741 ; 3.741 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[12]               ; CLOCK_50   ; 3.725 ; 3.725 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[13]               ; CLOCK_50   ; 3.466 ; 3.466 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[14]               ; CLOCK_50   ; 3.992 ; 3.992 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[15]               ; CLOCK_50   ; 3.701 ; 3.701 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[16]               ; CLOCK_50   ; 3.605 ; 3.605 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[17]               ; CLOCK_50   ; 3.462 ; 3.462 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[18]               ; CLOCK_50   ; 3.747 ; 3.747 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[19]               ; CLOCK_50   ; 3.687 ; 3.687 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[20]               ; CLOCK_50   ; 3.804 ; 3.804 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[21]               ; CLOCK_50   ; 3.797 ; 3.797 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[22]               ; CLOCK_50   ; 3.724 ; 3.724 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[23]               ; CLOCK_50   ; 3.792 ; 3.792 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[24]               ; CLOCK_50   ; 3.599 ; 3.599 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[25]               ; CLOCK_50   ; 3.865 ; 3.865 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[26]               ; CLOCK_50   ; 3.758 ; 3.758 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[27]               ; CLOCK_50   ; 3.723 ; 3.723 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[28]               ; CLOCK_50   ; 3.701 ; 3.701 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[29]               ; CLOCK_50   ; 3.756 ; 3.756 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[30]               ; CLOCK_50   ; 3.703 ; 3.703 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[31]               ; CLOCK_50   ; 3.462 ; 3.462 ; Rise       ; CLOCK_50        ;
; Read_Data_1_EX[*]               ; CLOCK_50   ; 4.722 ; 4.722 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[0]              ; CLOCK_50   ; 4.713 ; 4.713 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[1]              ; CLOCK_50   ; 4.427 ; 4.427 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[2]              ; CLOCK_50   ; 3.755 ; 3.755 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[3]              ; CLOCK_50   ; 4.510 ; 4.510 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[4]              ; CLOCK_50   ; 3.867 ; 3.867 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[5]              ; CLOCK_50   ; 4.321 ; 4.321 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[6]              ; CLOCK_50   ; 3.830 ; 3.830 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[7]              ; CLOCK_50   ; 4.722 ; 4.722 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[8]              ; CLOCK_50   ; 4.355 ; 4.355 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[9]              ; CLOCK_50   ; 4.099 ; 4.099 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[10]             ; CLOCK_50   ; 4.437 ; 4.437 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[11]             ; CLOCK_50   ; 4.417 ; 4.417 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[12]             ; CLOCK_50   ; 4.027 ; 4.027 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[13]             ; CLOCK_50   ; 3.642 ; 3.642 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[14]             ; CLOCK_50   ; 4.145 ; 4.145 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[15]             ; CLOCK_50   ; 4.639 ; 4.639 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[16]             ; CLOCK_50   ; 4.085 ; 4.085 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[17]             ; CLOCK_50   ; 4.444 ; 4.444 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[18]             ; CLOCK_50   ; 3.942 ; 3.942 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[19]             ; CLOCK_50   ; 4.602 ; 4.602 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[20]             ; CLOCK_50   ; 4.076 ; 4.076 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[21]             ; CLOCK_50   ; 4.289 ; 4.289 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[22]             ; CLOCK_50   ; 3.663 ; 3.663 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[23]             ; CLOCK_50   ; 3.632 ; 3.632 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[24]             ; CLOCK_50   ; 4.290 ; 4.290 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[25]             ; CLOCK_50   ; 4.518 ; 4.518 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[26]             ; CLOCK_50   ; 3.868 ; 3.868 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[27]             ; CLOCK_50   ; 4.243 ; 4.243 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[28]             ; CLOCK_50   ; 4.412 ; 4.412 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[29]             ; CLOCK_50   ; 3.932 ; 3.932 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[30]             ; CLOCK_50   ; 4.008 ; 4.008 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[31]             ; CLOCK_50   ; 4.358 ; 4.358 ; Rise       ; CLOCK_50        ;
; Read_Data_2_EX[*]               ; CLOCK_50   ; 4.868 ; 4.868 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[0]              ; CLOCK_50   ; 4.629 ; 4.629 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[1]              ; CLOCK_50   ; 4.467 ; 4.467 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[2]              ; CLOCK_50   ; 4.062 ; 4.062 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[3]              ; CLOCK_50   ; 4.487 ; 4.487 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[4]              ; CLOCK_50   ; 4.533 ; 4.533 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[5]              ; CLOCK_50   ; 4.233 ; 4.233 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[6]              ; CLOCK_50   ; 4.220 ; 4.220 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[7]              ; CLOCK_50   ; 4.218 ; 4.218 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[8]              ; CLOCK_50   ; 4.541 ; 4.541 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[9]              ; CLOCK_50   ; 3.912 ; 3.912 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[10]             ; CLOCK_50   ; 3.915 ; 3.915 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[11]             ; CLOCK_50   ; 3.805 ; 3.805 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[12]             ; CLOCK_50   ; 4.349 ; 4.349 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[13]             ; CLOCK_50   ; 3.911 ; 3.911 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[14]             ; CLOCK_50   ; 3.912 ; 3.912 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[15]             ; CLOCK_50   ; 4.120 ; 4.120 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[16]             ; CLOCK_50   ; 4.305 ; 4.305 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[17]             ; CLOCK_50   ; 4.182 ; 4.182 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[18]             ; CLOCK_50   ; 4.418 ; 4.418 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[19]             ; CLOCK_50   ; 4.178 ; 4.178 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[20]             ; CLOCK_50   ; 4.470 ; 4.470 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[21]             ; CLOCK_50   ; 3.941 ; 3.941 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[22]             ; CLOCK_50   ; 4.325 ; 4.325 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[23]             ; CLOCK_50   ; 3.930 ; 3.930 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[24]             ; CLOCK_50   ; 4.217 ; 4.217 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[25]             ; CLOCK_50   ; 4.328 ; 4.328 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[26]             ; CLOCK_50   ; 3.904 ; 3.904 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[27]             ; CLOCK_50   ; 4.632 ; 4.632 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[28]             ; CLOCK_50   ; 4.528 ; 4.528 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[29]             ; CLOCK_50   ; 4.868 ; 4.868 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[30]             ; CLOCK_50   ; 4.626 ; 4.626 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[31]             ; CLOCK_50   ; 3.797 ; 3.797 ; Rise       ; CLOCK_50        ;
; RegDst_EX                       ; CLOCK_50   ; 3.979 ; 3.979 ; Rise       ; CLOCK_50        ;
; RegWrite_EX                     ; CLOCK_50   ; 3.682 ; 3.682 ; Rise       ; CLOCK_50        ;
; Sign_Extend_Instruction_EX[*]   ; CLOCK_50   ; 4.097 ; 4.097 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[0]  ; CLOCK_50   ; 4.024 ; 4.024 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[1]  ; CLOCK_50   ; 4.097 ; 4.097 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[2]  ; CLOCK_50   ; 3.799 ; 3.799 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[3]  ; CLOCK_50   ; 3.916 ; 3.916 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[4]  ; CLOCK_50   ; 3.923 ; 3.923 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[5]  ; CLOCK_50   ; 3.882 ; 3.882 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[6]  ; CLOCK_50   ; 3.931 ; 3.931 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[7]  ; CLOCK_50   ; 3.776 ; 3.776 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[8]  ; CLOCK_50   ; 3.820 ; 3.820 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[9]  ; CLOCK_50   ; 3.821 ; 3.821 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[10] ; CLOCK_50   ; 3.826 ; 3.826 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[11] ; CLOCK_50   ; 3.952 ; 3.952 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[12] ; CLOCK_50   ; 3.883 ; 3.883 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[13] ; CLOCK_50   ; 3.813 ; 3.813 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[14] ; CLOCK_50   ; 3.649 ; 3.649 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[15] ; CLOCK_50   ; 3.617 ; 3.617 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[16] ; CLOCK_50   ; 3.598 ; 3.598 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[17] ; CLOCK_50   ; 3.448 ; 3.448 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[18] ; CLOCK_50   ; 3.626 ; 3.626 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[19] ; CLOCK_50   ; 3.492 ; 3.492 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[20] ; CLOCK_50   ; 3.558 ; 3.558 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[21] ; CLOCK_50   ; 3.605 ; 3.605 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[22] ; CLOCK_50   ; 3.421 ; 3.421 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[23] ; CLOCK_50   ; 3.455 ; 3.455 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[24] ; CLOCK_50   ; 3.589 ; 3.589 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[25] ; CLOCK_50   ; 3.512 ; 3.512 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[26] ; CLOCK_50   ; 3.435 ; 3.435 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[27] ; CLOCK_50   ; 3.452 ; 3.452 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[28] ; CLOCK_50   ; 3.421 ; 3.421 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[29] ; CLOCK_50   ; 3.710 ; 3.710 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[30] ; CLOCK_50   ; 3.488 ; 3.488 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[31] ; CLOCK_50   ; 3.586 ; 3.586 ; Rise       ; CLOCK_50        ;
+---------------------------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                               ;
+---------------------------------+------------+-------+-------+------------+-----------------+
; Data Port                       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------------------------+------------+-------+-------+------------+-----------------+
; ALUOp_EX[*]                     ; CLOCK_50   ; 3.706 ; 3.706 ; Rise       ; CLOCK_50        ;
;  ALUOp_EX[0]                    ; CLOCK_50   ; 3.785 ; 3.785 ; Rise       ; CLOCK_50        ;
;  ALUOp_EX[1]                    ; CLOCK_50   ; 3.706 ; 3.706 ; Rise       ; CLOCK_50        ;
; ALUSrc_EX                       ; CLOCK_50   ; 3.673 ; 3.673 ; Rise       ; CLOCK_50        ;
; Branch_EX                       ; CLOCK_50   ; 3.820 ; 3.820 ; Rise       ; CLOCK_50        ;
; Instruction_EX[*]               ; CLOCK_50   ; 3.449 ; 3.449 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[0]              ; CLOCK_50   ; 4.737 ; 4.737 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[1]              ; CLOCK_50   ; 3.701 ; 3.701 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[2]              ; CLOCK_50   ; 3.670 ; 3.670 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[3]              ; CLOCK_50   ; 3.775 ; 3.775 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[4]              ; CLOCK_50   ; 3.797 ; 3.797 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[5]              ; CLOCK_50   ; 3.801 ; 3.801 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[6]              ; CLOCK_50   ; 3.935 ; 3.935 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[7]              ; CLOCK_50   ; 3.778 ; 3.778 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[8]              ; CLOCK_50   ; 3.795 ; 3.795 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[9]              ; CLOCK_50   ; 3.714 ; 3.714 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[10]             ; CLOCK_50   ; 3.802 ; 3.802 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[11]             ; CLOCK_50   ; 3.813 ; 3.813 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[12]             ; CLOCK_50   ; 3.940 ; 3.940 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[13]             ; CLOCK_50   ; 3.922 ; 3.922 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[14]             ; CLOCK_50   ; 3.688 ; 3.688 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[15]             ; CLOCK_50   ; 3.449 ; 3.449 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[16]             ; CLOCK_50   ; 3.866 ; 3.866 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[17]             ; CLOCK_50   ; 4.102 ; 4.102 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[18]             ; CLOCK_50   ; 3.710 ; 3.710 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[19]             ; CLOCK_50   ; 4.719 ; 4.719 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[20]             ; CLOCK_50   ; 4.403 ; 4.403 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[21]             ; CLOCK_50   ; 3.799 ; 3.799 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[22]             ; CLOCK_50   ; 3.705 ; 3.705 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[23]             ; CLOCK_50   ; 4.038 ; 4.038 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[24]             ; CLOCK_50   ; 4.102 ; 4.102 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[25]             ; CLOCK_50   ; 4.148 ; 4.148 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[26]             ; CLOCK_50   ; 3.762 ; 3.762 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[27]             ; CLOCK_50   ; 3.696 ; 3.696 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[28]             ; CLOCK_50   ; 3.894 ; 3.894 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[29]             ; CLOCK_50   ; 4.707 ; 4.707 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[30]             ; CLOCK_50   ; 3.773 ; 3.773 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[31]             ; CLOCK_50   ; 3.789 ; 3.789 ; Rise       ; CLOCK_50        ;
; MemRead_EX                      ; CLOCK_50   ; 3.706 ; 3.706 ; Rise       ; CLOCK_50        ;
; MemWrite_EX                     ; CLOCK_50   ; 3.692 ; 3.692 ; Rise       ; CLOCK_50        ;
; MemtoReg_EX                     ; CLOCK_50   ; 3.960 ; 3.960 ; Rise       ; CLOCK_50        ;
; PC_Plus_4_EX[*]                 ; CLOCK_50   ; 3.442 ; 3.442 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[0]                ; CLOCK_50   ; 3.982 ; 3.982 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[1]                ; CLOCK_50   ; 3.597 ; 3.597 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[2]                ; CLOCK_50   ; 3.603 ; 3.603 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[3]                ; CLOCK_50   ; 3.442 ; 3.442 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[4]                ; CLOCK_50   ; 3.935 ; 3.935 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[5]                ; CLOCK_50   ; 3.945 ; 3.945 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[6]                ; CLOCK_50   ; 3.577 ; 3.577 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[7]                ; CLOCK_50   ; 3.592 ; 3.592 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[8]                ; CLOCK_50   ; 3.784 ; 3.784 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[9]                ; CLOCK_50   ; 3.521 ; 3.521 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[10]               ; CLOCK_50   ; 4.002 ; 4.002 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[11]               ; CLOCK_50   ; 3.741 ; 3.741 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[12]               ; CLOCK_50   ; 3.725 ; 3.725 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[13]               ; CLOCK_50   ; 3.466 ; 3.466 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[14]               ; CLOCK_50   ; 3.992 ; 3.992 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[15]               ; CLOCK_50   ; 3.701 ; 3.701 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[16]               ; CLOCK_50   ; 3.605 ; 3.605 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[17]               ; CLOCK_50   ; 3.462 ; 3.462 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[18]               ; CLOCK_50   ; 3.747 ; 3.747 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[19]               ; CLOCK_50   ; 3.687 ; 3.687 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[20]               ; CLOCK_50   ; 3.804 ; 3.804 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[21]               ; CLOCK_50   ; 3.797 ; 3.797 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[22]               ; CLOCK_50   ; 3.724 ; 3.724 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[23]               ; CLOCK_50   ; 3.792 ; 3.792 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[24]               ; CLOCK_50   ; 3.599 ; 3.599 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[25]               ; CLOCK_50   ; 3.865 ; 3.865 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[26]               ; CLOCK_50   ; 3.758 ; 3.758 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[27]               ; CLOCK_50   ; 3.723 ; 3.723 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[28]               ; CLOCK_50   ; 3.701 ; 3.701 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[29]               ; CLOCK_50   ; 3.756 ; 3.756 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[30]               ; CLOCK_50   ; 3.703 ; 3.703 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[31]               ; CLOCK_50   ; 3.462 ; 3.462 ; Rise       ; CLOCK_50        ;
; Read_Data_1_EX[*]               ; CLOCK_50   ; 3.632 ; 3.632 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[0]              ; CLOCK_50   ; 4.713 ; 4.713 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[1]              ; CLOCK_50   ; 4.427 ; 4.427 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[2]              ; CLOCK_50   ; 3.755 ; 3.755 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[3]              ; CLOCK_50   ; 4.510 ; 4.510 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[4]              ; CLOCK_50   ; 3.867 ; 3.867 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[5]              ; CLOCK_50   ; 4.321 ; 4.321 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[6]              ; CLOCK_50   ; 3.830 ; 3.830 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[7]              ; CLOCK_50   ; 4.722 ; 4.722 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[8]              ; CLOCK_50   ; 4.355 ; 4.355 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[9]              ; CLOCK_50   ; 4.099 ; 4.099 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[10]             ; CLOCK_50   ; 4.437 ; 4.437 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[11]             ; CLOCK_50   ; 4.417 ; 4.417 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[12]             ; CLOCK_50   ; 4.027 ; 4.027 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[13]             ; CLOCK_50   ; 3.642 ; 3.642 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[14]             ; CLOCK_50   ; 4.145 ; 4.145 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[15]             ; CLOCK_50   ; 4.639 ; 4.639 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[16]             ; CLOCK_50   ; 4.085 ; 4.085 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[17]             ; CLOCK_50   ; 4.444 ; 4.444 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[18]             ; CLOCK_50   ; 3.942 ; 3.942 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[19]             ; CLOCK_50   ; 4.602 ; 4.602 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[20]             ; CLOCK_50   ; 4.076 ; 4.076 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[21]             ; CLOCK_50   ; 4.289 ; 4.289 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[22]             ; CLOCK_50   ; 3.663 ; 3.663 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[23]             ; CLOCK_50   ; 3.632 ; 3.632 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[24]             ; CLOCK_50   ; 4.290 ; 4.290 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[25]             ; CLOCK_50   ; 4.518 ; 4.518 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[26]             ; CLOCK_50   ; 3.868 ; 3.868 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[27]             ; CLOCK_50   ; 4.243 ; 4.243 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[28]             ; CLOCK_50   ; 4.412 ; 4.412 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[29]             ; CLOCK_50   ; 3.932 ; 3.932 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[30]             ; CLOCK_50   ; 4.008 ; 4.008 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[31]             ; CLOCK_50   ; 4.358 ; 4.358 ; Rise       ; CLOCK_50        ;
; Read_Data_2_EX[*]               ; CLOCK_50   ; 3.797 ; 3.797 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[0]              ; CLOCK_50   ; 4.629 ; 4.629 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[1]              ; CLOCK_50   ; 4.467 ; 4.467 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[2]              ; CLOCK_50   ; 4.062 ; 4.062 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[3]              ; CLOCK_50   ; 4.487 ; 4.487 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[4]              ; CLOCK_50   ; 4.533 ; 4.533 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[5]              ; CLOCK_50   ; 4.233 ; 4.233 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[6]              ; CLOCK_50   ; 4.220 ; 4.220 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[7]              ; CLOCK_50   ; 4.218 ; 4.218 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[8]              ; CLOCK_50   ; 4.541 ; 4.541 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[9]              ; CLOCK_50   ; 3.912 ; 3.912 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[10]             ; CLOCK_50   ; 3.915 ; 3.915 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[11]             ; CLOCK_50   ; 3.805 ; 3.805 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[12]             ; CLOCK_50   ; 4.349 ; 4.349 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[13]             ; CLOCK_50   ; 3.911 ; 3.911 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[14]             ; CLOCK_50   ; 3.912 ; 3.912 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[15]             ; CLOCK_50   ; 4.120 ; 4.120 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[16]             ; CLOCK_50   ; 4.305 ; 4.305 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[17]             ; CLOCK_50   ; 4.182 ; 4.182 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[18]             ; CLOCK_50   ; 4.418 ; 4.418 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[19]             ; CLOCK_50   ; 4.178 ; 4.178 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[20]             ; CLOCK_50   ; 4.470 ; 4.470 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[21]             ; CLOCK_50   ; 3.941 ; 3.941 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[22]             ; CLOCK_50   ; 4.325 ; 4.325 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[23]             ; CLOCK_50   ; 3.930 ; 3.930 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[24]             ; CLOCK_50   ; 4.217 ; 4.217 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[25]             ; CLOCK_50   ; 4.328 ; 4.328 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[26]             ; CLOCK_50   ; 3.904 ; 3.904 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[27]             ; CLOCK_50   ; 4.632 ; 4.632 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[28]             ; CLOCK_50   ; 4.528 ; 4.528 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[29]             ; CLOCK_50   ; 4.868 ; 4.868 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[30]             ; CLOCK_50   ; 4.626 ; 4.626 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[31]             ; CLOCK_50   ; 3.797 ; 3.797 ; Rise       ; CLOCK_50        ;
; RegDst_EX                       ; CLOCK_50   ; 3.979 ; 3.979 ; Rise       ; CLOCK_50        ;
; RegWrite_EX                     ; CLOCK_50   ; 3.682 ; 3.682 ; Rise       ; CLOCK_50        ;
; Sign_Extend_Instruction_EX[*]   ; CLOCK_50   ; 3.421 ; 3.421 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[0]  ; CLOCK_50   ; 4.024 ; 4.024 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[1]  ; CLOCK_50   ; 4.097 ; 4.097 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[2]  ; CLOCK_50   ; 3.799 ; 3.799 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[3]  ; CLOCK_50   ; 3.916 ; 3.916 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[4]  ; CLOCK_50   ; 3.923 ; 3.923 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[5]  ; CLOCK_50   ; 3.882 ; 3.882 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[6]  ; CLOCK_50   ; 3.931 ; 3.931 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[7]  ; CLOCK_50   ; 3.776 ; 3.776 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[8]  ; CLOCK_50   ; 3.820 ; 3.820 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[9]  ; CLOCK_50   ; 3.821 ; 3.821 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[10] ; CLOCK_50   ; 3.826 ; 3.826 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[11] ; CLOCK_50   ; 3.952 ; 3.952 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[12] ; CLOCK_50   ; 3.883 ; 3.883 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[13] ; CLOCK_50   ; 3.813 ; 3.813 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[14] ; CLOCK_50   ; 3.649 ; 3.649 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[15] ; CLOCK_50   ; 3.617 ; 3.617 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[16] ; CLOCK_50   ; 3.598 ; 3.598 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[17] ; CLOCK_50   ; 3.448 ; 3.448 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[18] ; CLOCK_50   ; 3.626 ; 3.626 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[19] ; CLOCK_50   ; 3.492 ; 3.492 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[20] ; CLOCK_50   ; 3.558 ; 3.558 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[21] ; CLOCK_50   ; 3.605 ; 3.605 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[22] ; CLOCK_50   ; 3.421 ; 3.421 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[23] ; CLOCK_50   ; 3.455 ; 3.455 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[24] ; CLOCK_50   ; 3.589 ; 3.589 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[25] ; CLOCK_50   ; 3.512 ; 3.512 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[26] ; CLOCK_50   ; 3.435 ; 3.435 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[27] ; CLOCK_50   ; 3.452 ; 3.452 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[28] ; CLOCK_50   ; 3.421 ; 3.421 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[29] ; CLOCK_50   ; 3.710 ; 3.710 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[30] ; CLOCK_50   ; 3.488 ; 3.488 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[31] ; CLOCK_50   ; 3.586 ; 3.586 ; Rise       ; CLOCK_50        ;
+---------------------------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -4.173   ; 0.236 ; N/A      ; N/A     ; -1.880              ;
;  CLOCK_50        ; -4.173   ; 0.236 ; N/A      ; N/A     ; -1.880              ;
; Design-wide TNS  ; -745.624 ; 0.0   ; 0.0      ; 0.0     ; -1048.876           ;
;  CLOCK_50        ; -745.624 ; 0.000 ; N/A      ; N/A     ; -1048.876           ;
+------------------+----------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------------------+
; Setup Times                                                                       ;
+-----------------------+------------+-------+-------+------------+-----------------+
; Data Port             ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------------+------------+-------+-------+------------+-----------------+
; Branch_Dest_MEM[*]    ; CLOCK_50   ; 4.907 ; 4.907 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[0]   ; CLOCK_50   ; 3.905 ; 3.905 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[1]   ; CLOCK_50   ; 3.965 ; 3.965 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[2]   ; CLOCK_50   ; 3.814 ; 3.814 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[3]   ; CLOCK_50   ; 4.477 ; 4.477 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[4]   ; CLOCK_50   ; 3.945 ; 3.945 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[5]   ; CLOCK_50   ; 4.849 ; 4.849 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[6]   ; CLOCK_50   ; 3.496 ; 3.496 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[7]   ; CLOCK_50   ; 3.853 ; 3.853 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[8]   ; CLOCK_50   ; 4.329 ; 4.329 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[9]   ; CLOCK_50   ; 4.306 ; 4.306 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[10]  ; CLOCK_50   ; 3.508 ; 3.508 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[11]  ; CLOCK_50   ; 4.651 ; 4.651 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[12]  ; CLOCK_50   ; 4.695 ; 4.695 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[13]  ; CLOCK_50   ; 4.684 ; 4.684 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[14]  ; CLOCK_50   ; 4.049 ; 4.049 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[15]  ; CLOCK_50   ; 4.185 ; 4.185 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[16]  ; CLOCK_50   ; 3.992 ; 3.992 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[17]  ; CLOCK_50   ; 4.038 ; 4.038 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[18]  ; CLOCK_50   ; 4.450 ; 4.450 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[19]  ; CLOCK_50   ; 3.390 ; 3.390 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[20]  ; CLOCK_50   ; 4.465 ; 4.465 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[21]  ; CLOCK_50   ; 4.403 ; 4.403 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[22]  ; CLOCK_50   ; 3.485 ; 3.485 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[23]  ; CLOCK_50   ; 4.907 ; 4.907 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[24]  ; CLOCK_50   ; 2.841 ; 2.841 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[25]  ; CLOCK_50   ; 4.873 ; 4.873 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[26]  ; CLOCK_50   ; 4.899 ; 4.899 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[27]  ; CLOCK_50   ; 3.387 ; 3.387 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[28]  ; CLOCK_50   ; 3.507 ; 3.507 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[29]  ; CLOCK_50   ; 4.564 ; 4.564 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[30]  ; CLOCK_50   ; 3.513 ; 3.513 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[31]  ; CLOCK_50   ; 3.823 ; 3.823 ; Rise       ; CLOCK_50        ;
; PCSrc_MEM             ; CLOCK_50   ; 4.487 ; 4.487 ; Rise       ; CLOCK_50        ;
; RegWrite_WB           ; CLOCK_50   ; 1.590 ; 1.590 ; Fall       ; CLOCK_50        ;
; Write_Data_WB[*]      ; CLOCK_50   ; 4.398 ; 4.398 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[0]     ; CLOCK_50   ; 3.902 ; 3.902 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[1]     ; CLOCK_50   ; 4.202 ; 4.202 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[2]     ; CLOCK_50   ; 3.676 ; 3.676 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[3]     ; CLOCK_50   ; 4.398 ; 4.398 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[4]     ; CLOCK_50   ; 4.152 ; 4.152 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[5]     ; CLOCK_50   ; 3.674 ; 3.674 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[6]     ; CLOCK_50   ; 3.648 ; 3.648 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[7]     ; CLOCK_50   ; 4.084 ; 4.084 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[8]     ; CLOCK_50   ; 4.201 ; 4.201 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[9]     ; CLOCK_50   ; 3.969 ; 3.969 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[10]    ; CLOCK_50   ; 3.671 ; 3.671 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[11]    ; CLOCK_50   ; 4.214 ; 4.214 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[12]    ; CLOCK_50   ; 4.212 ; 4.212 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[13]    ; CLOCK_50   ; 4.085 ; 4.085 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[14]    ; CLOCK_50   ; 3.892 ; 3.892 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[15]    ; CLOCK_50   ; 4.222 ; 4.222 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[16]    ; CLOCK_50   ; 3.976 ; 3.976 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[17]    ; CLOCK_50   ; 4.137 ; 4.137 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[18]    ; CLOCK_50   ; 4.139 ; 4.139 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[19]    ; CLOCK_50   ; 4.129 ; 4.129 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[20]    ; CLOCK_50   ; 4.298 ; 4.298 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[21]    ; CLOCK_50   ; 3.906 ; 3.906 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[22]    ; CLOCK_50   ; 4.148 ; 4.148 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[23]    ; CLOCK_50   ; 3.869 ; 3.869 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[24]    ; CLOCK_50   ; 4.200 ; 4.200 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[25]    ; CLOCK_50   ; 3.921 ; 3.921 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[26]    ; CLOCK_50   ; 4.018 ; 4.018 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[27]    ; CLOCK_50   ; 4.187 ; 4.187 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[28]    ; CLOCK_50   ; 3.946 ; 3.946 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[29]    ; CLOCK_50   ; 3.885 ; 3.885 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[30]    ; CLOCK_50   ; 3.393 ; 3.393 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[31]    ; CLOCK_50   ; 4.305 ; 4.305 ; Fall       ; CLOCK_50        ;
; Write_Register_WB[*]  ; CLOCK_50   ; 5.988 ; 5.988 ; Fall       ; CLOCK_50        ;
;  Write_Register_WB[0] ; CLOCK_50   ; 5.983 ; 5.983 ; Fall       ; CLOCK_50        ;
;  Write_Register_WB[1] ; CLOCK_50   ; 5.988 ; 5.988 ; Fall       ; CLOCK_50        ;
;  Write_Register_WB[2] ; CLOCK_50   ; 5.688 ; 5.688 ; Fall       ; CLOCK_50        ;
;  Write_Register_WB[3] ; CLOCK_50   ; 5.779 ; 5.779 ; Fall       ; CLOCK_50        ;
;  Write_Register_WB[4] ; CLOCK_50   ; 2.079 ; 2.079 ; Fall       ; CLOCK_50        ;
+-----------------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------------+
; Hold Times                                                                          ;
+-----------------------+------------+--------+--------+------------+-----------------+
; Data Port             ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------------+------------+--------+--------+------------+-----------------+
; Branch_Dest_MEM[*]    ; CLOCK_50   ; -1.469 ; -1.469 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[0]   ; CLOCK_50   ; -2.014 ; -2.014 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[1]   ; CLOCK_50   ; -2.040 ; -2.040 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[2]   ; CLOCK_50   ; -1.928 ; -1.928 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[3]   ; CLOCK_50   ; -2.244 ; -2.244 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[4]   ; CLOCK_50   ; -2.027 ; -2.027 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[5]   ; CLOCK_50   ; -2.448 ; -2.448 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[6]   ; CLOCK_50   ; -1.772 ; -1.772 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[7]   ; CLOCK_50   ; -1.972 ; -1.972 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[8]   ; CLOCK_50   ; -2.210 ; -2.210 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[9]   ; CLOCK_50   ; -2.192 ; -2.192 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[10]  ; CLOCK_50   ; -1.771 ; -1.771 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[11]  ; CLOCK_50   ; -2.373 ; -2.373 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[12]  ; CLOCK_50   ; -2.386 ; -2.386 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[13]  ; CLOCK_50   ; -2.384 ; -2.384 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[14]  ; CLOCK_50   ; -2.013 ; -2.013 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[15]  ; CLOCK_50   ; -2.130 ; -2.130 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[16]  ; CLOCK_50   ; -1.973 ; -1.973 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[17]  ; CLOCK_50   ; -2.025 ; -2.025 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[18]  ; CLOCK_50   ; -2.222 ; -2.222 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[19]  ; CLOCK_50   ; -1.729 ; -1.729 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[20]  ; CLOCK_50   ; -2.237 ; -2.237 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[21]  ; CLOCK_50   ; -2.208 ; -2.208 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[22]  ; CLOCK_50   ; -1.776 ; -1.776 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[23]  ; CLOCK_50   ; -2.418 ; -2.418 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[24]  ; CLOCK_50   ; -1.469 ; -1.469 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[25]  ; CLOCK_50   ; -2.403 ; -2.403 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[26]  ; CLOCK_50   ; -2.411 ; -2.411 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[27]  ; CLOCK_50   ; -1.728 ; -1.728 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[28]  ; CLOCK_50   ; -1.776 ; -1.776 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[29]  ; CLOCK_50   ; -2.249 ; -2.249 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[30]  ; CLOCK_50   ; -1.782 ; -1.782 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[31]  ; CLOCK_50   ; -1.969 ; -1.969 ; Rise       ; CLOCK_50        ;
; PCSrc_MEM             ; CLOCK_50   ; -1.771 ; -1.771 ; Rise       ; CLOCK_50        ;
; RegWrite_WB           ; CLOCK_50   ; 0.091  ; 0.091  ; Fall       ; CLOCK_50        ;
; Write_Data_WB[*]      ; CLOCK_50   ; -1.610 ; -1.610 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[0]     ; CLOCK_50   ; -1.749 ; -1.749 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[1]     ; CLOCK_50   ; -1.893 ; -1.893 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[2]     ; CLOCK_50   ; -1.647 ; -1.647 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[3]     ; CLOCK_50   ; -1.893 ; -1.893 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[4]     ; CLOCK_50   ; -1.932 ; -1.932 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[5]     ; CLOCK_50   ; -1.640 ; -1.640 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[6]     ; CLOCK_50   ; -1.621 ; -1.621 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[7]     ; CLOCK_50   ; -1.783 ; -1.783 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[8]     ; CLOCK_50   ; -1.972 ; -1.972 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[9]     ; CLOCK_50   ; -1.951 ; -1.951 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[10]    ; CLOCK_50   ; -1.610 ; -1.610 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[11]    ; CLOCK_50   ; -1.928 ; -1.928 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[12]    ; CLOCK_50   ; -1.910 ; -1.910 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[13]    ; CLOCK_50   ; -1.861 ; -1.861 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[14]    ; CLOCK_50   ; -1.945 ; -1.945 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[15]    ; CLOCK_50   ; -1.942 ; -1.942 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[16]    ; CLOCK_50   ; -1.905 ; -1.905 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[17]    ; CLOCK_50   ; -1.870 ; -1.870 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[18]    ; CLOCK_50   ; -1.907 ; -1.907 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[19]    ; CLOCK_50   ; -1.817 ; -1.817 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[20]    ; CLOCK_50   ; -1.931 ; -1.931 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[21]    ; CLOCK_50   ; -1.901 ; -1.901 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[22]    ; CLOCK_50   ; -1.914 ; -1.914 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[23]    ; CLOCK_50   ; -1.884 ; -1.884 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[24]    ; CLOCK_50   ; -1.939 ; -1.939 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[25]    ; CLOCK_50   ; -1.899 ; -1.899 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[26]    ; CLOCK_50   ; -1.995 ; -1.995 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[27]    ; CLOCK_50   ; -1.903 ; -1.903 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[28]    ; CLOCK_50   ; -1.934 ; -1.934 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[29]    ; CLOCK_50   ; -1.893 ; -1.893 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[30]    ; CLOCK_50   ; -1.648 ; -1.648 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[31]    ; CLOCK_50   ; -2.129 ; -2.129 ; Fall       ; CLOCK_50        ;
; Write_Register_WB[*]  ; CLOCK_50   ; 0.566  ; 0.566  ; Fall       ; CLOCK_50        ;
;  Write_Register_WB[0] ; CLOCK_50   ; -1.692 ; -1.692 ; Fall       ; CLOCK_50        ;
;  Write_Register_WB[1] ; CLOCK_50   ; -1.536 ; -1.536 ; Fall       ; CLOCK_50        ;
;  Write_Register_WB[2] ; CLOCK_50   ; -1.542 ; -1.542 ; Fall       ; CLOCK_50        ;
;  Write_Register_WB[3] ; CLOCK_50   ; -1.534 ; -1.534 ; Fall       ; CLOCK_50        ;
;  Write_Register_WB[4] ; CLOCK_50   ; 0.566  ; 0.566  ; Fall       ; CLOCK_50        ;
+-----------------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                       ;
+---------------------------------+------------+-------+-------+------------+-----------------+
; Data Port                       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------------------------+------------+-------+-------+------------+-----------------+
; ALUOp_EX[*]                     ; CLOCK_50   ; 6.652 ; 6.652 ; Rise       ; CLOCK_50        ;
;  ALUOp_EX[0]                    ; CLOCK_50   ; 6.652 ; 6.652 ; Rise       ; CLOCK_50        ;
;  ALUOp_EX[1]                    ; CLOCK_50   ; 6.447 ; 6.447 ; Rise       ; CLOCK_50        ;
; ALUSrc_EX                       ; CLOCK_50   ; 6.416 ; 6.416 ; Rise       ; CLOCK_50        ;
; Branch_EX                       ; CLOCK_50   ; 6.703 ; 6.703 ; Rise       ; CLOCK_50        ;
; Instruction_EX[*]               ; CLOCK_50   ; 8.630 ; 8.630 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[0]              ; CLOCK_50   ; 8.630 ; 8.630 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[1]              ; CLOCK_50   ; 6.453 ; 6.453 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[2]              ; CLOCK_50   ; 6.516 ; 6.516 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[3]              ; CLOCK_50   ; 6.668 ; 6.668 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[4]              ; CLOCK_50   ; 6.697 ; 6.697 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[5]              ; CLOCK_50   ; 6.701 ; 6.701 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[6]              ; CLOCK_50   ; 6.963 ; 6.963 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[7]              ; CLOCK_50   ; 6.670 ; 6.670 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[8]              ; CLOCK_50   ; 6.802 ; 6.802 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[9]              ; CLOCK_50   ; 6.593 ; 6.593 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[10]             ; CLOCK_50   ; 6.805 ; 6.805 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[11]             ; CLOCK_50   ; 6.706 ; 6.706 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[12]             ; CLOCK_50   ; 6.972 ; 6.972 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[13]             ; CLOCK_50   ; 6.941 ; 6.941 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[14]             ; CLOCK_50   ; 6.566 ; 6.566 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[15]             ; CLOCK_50   ; 6.060 ; 6.060 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[16]             ; CLOCK_50   ; 6.859 ; 6.859 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[17]             ; CLOCK_50   ; 7.306 ; 7.306 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[18]             ; CLOCK_50   ; 6.456 ; 6.456 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[19]             ; CLOCK_50   ; 8.584 ; 8.584 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[20]             ; CLOCK_50   ; 7.817 ; 7.817 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[21]             ; CLOCK_50   ; 6.672 ; 6.672 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[22]             ; CLOCK_50   ; 6.462 ; 6.462 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[23]             ; CLOCK_50   ; 7.165 ; 7.165 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[24]             ; CLOCK_50   ; 7.356 ; 7.356 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[25]             ; CLOCK_50   ; 7.511 ; 7.511 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[26]             ; CLOCK_50   ; 6.631 ; 6.631 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[27]             ; CLOCK_50   ; 6.454 ; 6.454 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[28]             ; CLOCK_50   ; 6.897 ; 6.897 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[29]             ; CLOCK_50   ; 8.577 ; 8.577 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[30]             ; CLOCK_50   ; 6.643 ; 6.643 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[31]             ; CLOCK_50   ; 6.657 ; 6.657 ; Rise       ; CLOCK_50        ;
; MemRead_EX                      ; CLOCK_50   ; 6.448 ; 6.448 ; Rise       ; CLOCK_50        ;
; MemWrite_EX                     ; CLOCK_50   ; 6.439 ; 6.439 ; Rise       ; CLOCK_50        ;
; MemtoReg_EX                     ; CLOCK_50   ; 7.179 ; 7.179 ; Rise       ; CLOCK_50        ;
; PC_Plus_4_EX[*]                 ; CLOCK_50   ; 7.133 ; 7.133 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[0]                ; CLOCK_50   ; 7.096 ; 7.096 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[1]                ; CLOCK_50   ; 6.371 ; 6.371 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[2]                ; CLOCK_50   ; 6.382 ; 6.382 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[3]                ; CLOCK_50   ; 6.067 ; 6.067 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[4]                ; CLOCK_50   ; 7.042 ; 7.042 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[5]                ; CLOCK_50   ; 7.060 ; 7.060 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[6]                ; CLOCK_50   ; 6.355 ; 6.355 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[7]                ; CLOCK_50   ; 6.364 ; 6.364 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[8]                ; CLOCK_50   ; 6.740 ; 6.740 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[9]                ; CLOCK_50   ; 6.225 ; 6.225 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[10]               ; CLOCK_50   ; 7.133 ; 7.133 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[11]               ; CLOCK_50   ; 6.677 ; 6.677 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[12]               ; CLOCK_50   ; 6.661 ; 6.661 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[13]               ; CLOCK_50   ; 6.076 ; 6.076 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[14]               ; CLOCK_50   ; 7.112 ; 7.112 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[15]               ; CLOCK_50   ; 6.577 ; 6.577 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[16]               ; CLOCK_50   ; 6.395 ; 6.395 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[17]               ; CLOCK_50   ; 6.072 ; 6.072 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[18]               ; CLOCK_50   ; 6.686 ; 6.686 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[19]               ; CLOCK_50   ; 6.563 ; 6.563 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[20]               ; CLOCK_50   ; 6.774 ; 6.774 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[21]               ; CLOCK_50   ; 6.757 ; 6.757 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[22]               ; CLOCK_50   ; 6.601 ; 6.601 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[23]               ; CLOCK_50   ; 6.744 ; 6.744 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[24]               ; CLOCK_50   ; 6.377 ; 6.377 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[25]               ; CLOCK_50   ; 6.899 ; 6.899 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[26]               ; CLOCK_50   ; 6.710 ; 6.710 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[27]               ; CLOCK_50   ; 6.603 ; 6.603 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[28]               ; CLOCK_50   ; 6.591 ; 6.591 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[29]               ; CLOCK_50   ; 6.705 ; 6.705 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[30]               ; CLOCK_50   ; 6.597 ; 6.597 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[31]               ; CLOCK_50   ; 6.072 ; 6.072 ; Rise       ; CLOCK_50        ;
; Read_Data_1_EX[*]               ; CLOCK_50   ; 8.612 ; 8.612 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[0]              ; CLOCK_50   ; 8.581 ; 8.581 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[1]              ; CLOCK_50   ; 8.001 ; 8.001 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[2]              ; CLOCK_50   ; 6.596 ; 6.596 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[3]              ; CLOCK_50   ; 8.198 ; 8.198 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[4]              ; CLOCK_50   ; 6.813 ; 6.813 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[5]              ; CLOCK_50   ; 7.819 ; 7.819 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[6]              ; CLOCK_50   ; 6.775 ; 6.775 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[7]              ; CLOCK_50   ; 8.612 ; 8.612 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[8]              ; CLOCK_50   ; 7.800 ; 7.800 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[9]              ; CLOCK_50   ; 7.280 ; 7.280 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[10]             ; CLOCK_50   ; 8.055 ; 8.055 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[11]             ; CLOCK_50   ; 7.952 ; 7.952 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[12]             ; CLOCK_50   ; 7.091 ; 7.091 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[13]             ; CLOCK_50   ; 6.357 ; 6.357 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[14]             ; CLOCK_50   ; 7.357 ; 7.357 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[15]             ; CLOCK_50   ; 8.511 ; 8.511 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[16]             ; CLOCK_50   ; 7.310 ; 7.310 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[17]             ; CLOCK_50   ; 8.068 ; 8.068 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[18]             ; CLOCK_50   ; 7.038 ; 7.038 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[19]             ; CLOCK_50   ; 8.455 ; 8.455 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[20]             ; CLOCK_50   ; 7.301 ; 7.301 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[21]             ; CLOCK_50   ; 7.769 ; 7.769 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[22]             ; CLOCK_50   ; 6.380 ; 6.380 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[23]             ; CLOCK_50   ; 6.347 ; 6.347 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[24]             ; CLOCK_50   ; 7.705 ; 7.705 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[25]             ; CLOCK_50   ; 8.265 ; 8.265 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[26]             ; CLOCK_50   ; 6.832 ; 6.832 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[27]             ; CLOCK_50   ; 7.558 ; 7.558 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[28]             ; CLOCK_50   ; 8.019 ; 8.019 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[29]             ; CLOCK_50   ; 7.021 ; 7.021 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[30]             ; CLOCK_50   ; 7.143 ; 7.143 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[31]             ; CLOCK_50   ; 7.796 ; 7.796 ; Rise       ; CLOCK_50        ;
; Read_Data_2_EX[*]               ; CLOCK_50   ; 8.866 ; 8.866 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[0]              ; CLOCK_50   ; 8.495 ; 8.495 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[1]              ; CLOCK_50   ; 8.309 ; 8.309 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[2]              ; CLOCK_50   ; 7.136 ; 7.136 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[3]              ; CLOCK_50   ; 8.233 ; 8.233 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[4]              ; CLOCK_50   ; 8.228 ; 8.228 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[5]              ; CLOCK_50   ; 7.595 ; 7.595 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[6]              ; CLOCK_50   ; 7.687 ; 7.687 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[7]              ; CLOCK_50   ; 7.583 ; 7.583 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[8]              ; CLOCK_50   ; 8.288 ; 8.288 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[9]              ; CLOCK_50   ; 6.905 ; 6.905 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[10]             ; CLOCK_50   ; 6.901 ; 6.901 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[11]             ; CLOCK_50   ; 6.666 ; 6.666 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[12]             ; CLOCK_50   ; 7.814 ; 7.814 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[13]             ; CLOCK_50   ; 6.899 ; 6.899 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[14]             ; CLOCK_50   ; 6.910 ; 6.910 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[15]             ; CLOCK_50   ; 7.365 ; 7.365 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[16]             ; CLOCK_50   ; 7.733 ; 7.733 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[17]             ; CLOCK_50   ; 7.535 ; 7.535 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[18]             ; CLOCK_50   ; 7.991 ; 7.991 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[19]             ; CLOCK_50   ; 7.510 ; 7.510 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[20]             ; CLOCK_50   ; 8.106 ; 8.106 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[21]             ; CLOCK_50   ; 7.011 ; 7.011 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[22]             ; CLOCK_50   ; 7.828 ; 7.828 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[23]             ; CLOCK_50   ; 6.982 ; 6.982 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[24]             ; CLOCK_50   ; 7.580 ; 7.580 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[25]             ; CLOCK_50   ; 7.834 ; 7.834 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[26]             ; CLOCK_50   ; 6.886 ; 6.886 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[27]             ; CLOCK_50   ; 8.504 ; 8.504 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[28]             ; CLOCK_50   ; 8.218 ; 8.218 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[29]             ; CLOCK_50   ; 8.866 ; 8.866 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[30]             ; CLOCK_50   ; 8.519 ; 8.519 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[31]             ; CLOCK_50   ; 6.650 ; 6.650 ; Rise       ; CLOCK_50        ;
; RegDst_EX                       ; CLOCK_50   ; 7.194 ; 7.194 ; Rise       ; CLOCK_50        ;
; RegWrite_EX                     ; CLOCK_50   ; 6.430 ; 6.430 ; Rise       ; CLOCK_50        ;
; Sign_Extend_Instruction_EX[*]   ; CLOCK_50   ; 7.453 ; 7.453 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[0]  ; CLOCK_50   ; 7.154 ; 7.154 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[1]  ; CLOCK_50   ; 7.453 ; 7.453 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[2]  ; CLOCK_50   ; 6.828 ; 6.828 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[3]  ; CLOCK_50   ; 6.927 ; 6.927 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[4]  ; CLOCK_50   ; 6.941 ; 6.941 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[5]  ; CLOCK_50   ; 6.846 ; 6.846 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[6]  ; CLOCK_50   ; 6.978 ; 6.978 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[7]  ; CLOCK_50   ; 6.665 ; 6.665 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[8]  ; CLOCK_50   ; 6.713 ; 6.713 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[9]  ; CLOCK_50   ; 6.714 ; 6.714 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[10] ; CLOCK_50   ; 6.721 ; 6.721 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[11] ; CLOCK_50   ; 6.992 ; 6.992 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[12] ; CLOCK_50   ; 6.850 ; 6.850 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[13] ; CLOCK_50   ; 6.702 ; 6.702 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[14] ; CLOCK_50   ; 6.528 ; 6.528 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[15] ; CLOCK_50   ; 6.391 ; 6.391 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[16] ; CLOCK_50   ; 6.371 ; 6.371 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[17] ; CLOCK_50   ; 6.057 ; 6.057 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[18] ; CLOCK_50   ; 6.408 ; 6.408 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[19] ; CLOCK_50   ; 6.109 ; 6.109 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[20] ; CLOCK_50   ; 6.331 ; 6.331 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[21] ; CLOCK_50   ; 6.390 ; 6.390 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[22] ; CLOCK_50   ; 6.031 ; 6.031 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[23] ; CLOCK_50   ; 6.073 ; 6.073 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[24] ; CLOCK_50   ; 6.366 ; 6.366 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[25] ; CLOCK_50   ; 6.214 ; 6.214 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[26] ; CLOCK_50   ; 6.053 ; 6.053 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[27] ; CLOCK_50   ; 6.069 ; 6.069 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[28] ; CLOCK_50   ; 6.031 ; 6.031 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[29] ; CLOCK_50   ; 6.520 ; 6.520 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[30] ; CLOCK_50   ; 6.097 ; 6.097 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[31] ; CLOCK_50   ; 6.354 ; 6.354 ; Rise       ; CLOCK_50        ;
+---------------------------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                               ;
+---------------------------------+------------+-------+-------+------------+-----------------+
; Data Port                       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------------------------+------------+-------+-------+------------+-----------------+
; ALUOp_EX[*]                     ; CLOCK_50   ; 3.706 ; 3.706 ; Rise       ; CLOCK_50        ;
;  ALUOp_EX[0]                    ; CLOCK_50   ; 3.785 ; 3.785 ; Rise       ; CLOCK_50        ;
;  ALUOp_EX[1]                    ; CLOCK_50   ; 3.706 ; 3.706 ; Rise       ; CLOCK_50        ;
; ALUSrc_EX                       ; CLOCK_50   ; 3.673 ; 3.673 ; Rise       ; CLOCK_50        ;
; Branch_EX                       ; CLOCK_50   ; 3.820 ; 3.820 ; Rise       ; CLOCK_50        ;
; Instruction_EX[*]               ; CLOCK_50   ; 3.449 ; 3.449 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[0]              ; CLOCK_50   ; 4.737 ; 4.737 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[1]              ; CLOCK_50   ; 3.701 ; 3.701 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[2]              ; CLOCK_50   ; 3.670 ; 3.670 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[3]              ; CLOCK_50   ; 3.775 ; 3.775 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[4]              ; CLOCK_50   ; 3.797 ; 3.797 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[5]              ; CLOCK_50   ; 3.801 ; 3.801 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[6]              ; CLOCK_50   ; 3.935 ; 3.935 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[7]              ; CLOCK_50   ; 3.778 ; 3.778 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[8]              ; CLOCK_50   ; 3.795 ; 3.795 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[9]              ; CLOCK_50   ; 3.714 ; 3.714 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[10]             ; CLOCK_50   ; 3.802 ; 3.802 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[11]             ; CLOCK_50   ; 3.813 ; 3.813 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[12]             ; CLOCK_50   ; 3.940 ; 3.940 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[13]             ; CLOCK_50   ; 3.922 ; 3.922 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[14]             ; CLOCK_50   ; 3.688 ; 3.688 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[15]             ; CLOCK_50   ; 3.449 ; 3.449 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[16]             ; CLOCK_50   ; 3.866 ; 3.866 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[17]             ; CLOCK_50   ; 4.102 ; 4.102 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[18]             ; CLOCK_50   ; 3.710 ; 3.710 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[19]             ; CLOCK_50   ; 4.719 ; 4.719 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[20]             ; CLOCK_50   ; 4.403 ; 4.403 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[21]             ; CLOCK_50   ; 3.799 ; 3.799 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[22]             ; CLOCK_50   ; 3.705 ; 3.705 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[23]             ; CLOCK_50   ; 4.038 ; 4.038 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[24]             ; CLOCK_50   ; 4.102 ; 4.102 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[25]             ; CLOCK_50   ; 4.148 ; 4.148 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[26]             ; CLOCK_50   ; 3.762 ; 3.762 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[27]             ; CLOCK_50   ; 3.696 ; 3.696 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[28]             ; CLOCK_50   ; 3.894 ; 3.894 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[29]             ; CLOCK_50   ; 4.707 ; 4.707 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[30]             ; CLOCK_50   ; 3.773 ; 3.773 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[31]             ; CLOCK_50   ; 3.789 ; 3.789 ; Rise       ; CLOCK_50        ;
; MemRead_EX                      ; CLOCK_50   ; 3.706 ; 3.706 ; Rise       ; CLOCK_50        ;
; MemWrite_EX                     ; CLOCK_50   ; 3.692 ; 3.692 ; Rise       ; CLOCK_50        ;
; MemtoReg_EX                     ; CLOCK_50   ; 3.960 ; 3.960 ; Rise       ; CLOCK_50        ;
; PC_Plus_4_EX[*]                 ; CLOCK_50   ; 3.442 ; 3.442 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[0]                ; CLOCK_50   ; 3.982 ; 3.982 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[1]                ; CLOCK_50   ; 3.597 ; 3.597 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[2]                ; CLOCK_50   ; 3.603 ; 3.603 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[3]                ; CLOCK_50   ; 3.442 ; 3.442 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[4]                ; CLOCK_50   ; 3.935 ; 3.935 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[5]                ; CLOCK_50   ; 3.945 ; 3.945 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[6]                ; CLOCK_50   ; 3.577 ; 3.577 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[7]                ; CLOCK_50   ; 3.592 ; 3.592 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[8]                ; CLOCK_50   ; 3.784 ; 3.784 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[9]                ; CLOCK_50   ; 3.521 ; 3.521 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[10]               ; CLOCK_50   ; 4.002 ; 4.002 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[11]               ; CLOCK_50   ; 3.741 ; 3.741 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[12]               ; CLOCK_50   ; 3.725 ; 3.725 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[13]               ; CLOCK_50   ; 3.466 ; 3.466 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[14]               ; CLOCK_50   ; 3.992 ; 3.992 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[15]               ; CLOCK_50   ; 3.701 ; 3.701 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[16]               ; CLOCK_50   ; 3.605 ; 3.605 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[17]               ; CLOCK_50   ; 3.462 ; 3.462 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[18]               ; CLOCK_50   ; 3.747 ; 3.747 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[19]               ; CLOCK_50   ; 3.687 ; 3.687 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[20]               ; CLOCK_50   ; 3.804 ; 3.804 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[21]               ; CLOCK_50   ; 3.797 ; 3.797 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[22]               ; CLOCK_50   ; 3.724 ; 3.724 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[23]               ; CLOCK_50   ; 3.792 ; 3.792 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[24]               ; CLOCK_50   ; 3.599 ; 3.599 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[25]               ; CLOCK_50   ; 3.865 ; 3.865 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[26]               ; CLOCK_50   ; 3.758 ; 3.758 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[27]               ; CLOCK_50   ; 3.723 ; 3.723 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[28]               ; CLOCK_50   ; 3.701 ; 3.701 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[29]               ; CLOCK_50   ; 3.756 ; 3.756 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[30]               ; CLOCK_50   ; 3.703 ; 3.703 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[31]               ; CLOCK_50   ; 3.462 ; 3.462 ; Rise       ; CLOCK_50        ;
; Read_Data_1_EX[*]               ; CLOCK_50   ; 3.632 ; 3.632 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[0]              ; CLOCK_50   ; 4.713 ; 4.713 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[1]              ; CLOCK_50   ; 4.427 ; 4.427 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[2]              ; CLOCK_50   ; 3.755 ; 3.755 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[3]              ; CLOCK_50   ; 4.510 ; 4.510 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[4]              ; CLOCK_50   ; 3.867 ; 3.867 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[5]              ; CLOCK_50   ; 4.321 ; 4.321 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[6]              ; CLOCK_50   ; 3.830 ; 3.830 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[7]              ; CLOCK_50   ; 4.722 ; 4.722 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[8]              ; CLOCK_50   ; 4.355 ; 4.355 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[9]              ; CLOCK_50   ; 4.099 ; 4.099 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[10]             ; CLOCK_50   ; 4.437 ; 4.437 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[11]             ; CLOCK_50   ; 4.417 ; 4.417 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[12]             ; CLOCK_50   ; 4.027 ; 4.027 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[13]             ; CLOCK_50   ; 3.642 ; 3.642 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[14]             ; CLOCK_50   ; 4.145 ; 4.145 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[15]             ; CLOCK_50   ; 4.639 ; 4.639 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[16]             ; CLOCK_50   ; 4.085 ; 4.085 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[17]             ; CLOCK_50   ; 4.444 ; 4.444 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[18]             ; CLOCK_50   ; 3.942 ; 3.942 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[19]             ; CLOCK_50   ; 4.602 ; 4.602 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[20]             ; CLOCK_50   ; 4.076 ; 4.076 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[21]             ; CLOCK_50   ; 4.289 ; 4.289 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[22]             ; CLOCK_50   ; 3.663 ; 3.663 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[23]             ; CLOCK_50   ; 3.632 ; 3.632 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[24]             ; CLOCK_50   ; 4.290 ; 4.290 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[25]             ; CLOCK_50   ; 4.518 ; 4.518 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[26]             ; CLOCK_50   ; 3.868 ; 3.868 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[27]             ; CLOCK_50   ; 4.243 ; 4.243 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[28]             ; CLOCK_50   ; 4.412 ; 4.412 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[29]             ; CLOCK_50   ; 3.932 ; 3.932 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[30]             ; CLOCK_50   ; 4.008 ; 4.008 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[31]             ; CLOCK_50   ; 4.358 ; 4.358 ; Rise       ; CLOCK_50        ;
; Read_Data_2_EX[*]               ; CLOCK_50   ; 3.797 ; 3.797 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[0]              ; CLOCK_50   ; 4.629 ; 4.629 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[1]              ; CLOCK_50   ; 4.467 ; 4.467 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[2]              ; CLOCK_50   ; 4.062 ; 4.062 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[3]              ; CLOCK_50   ; 4.487 ; 4.487 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[4]              ; CLOCK_50   ; 4.533 ; 4.533 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[5]              ; CLOCK_50   ; 4.233 ; 4.233 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[6]              ; CLOCK_50   ; 4.220 ; 4.220 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[7]              ; CLOCK_50   ; 4.218 ; 4.218 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[8]              ; CLOCK_50   ; 4.541 ; 4.541 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[9]              ; CLOCK_50   ; 3.912 ; 3.912 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[10]             ; CLOCK_50   ; 3.915 ; 3.915 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[11]             ; CLOCK_50   ; 3.805 ; 3.805 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[12]             ; CLOCK_50   ; 4.349 ; 4.349 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[13]             ; CLOCK_50   ; 3.911 ; 3.911 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[14]             ; CLOCK_50   ; 3.912 ; 3.912 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[15]             ; CLOCK_50   ; 4.120 ; 4.120 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[16]             ; CLOCK_50   ; 4.305 ; 4.305 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[17]             ; CLOCK_50   ; 4.182 ; 4.182 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[18]             ; CLOCK_50   ; 4.418 ; 4.418 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[19]             ; CLOCK_50   ; 4.178 ; 4.178 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[20]             ; CLOCK_50   ; 4.470 ; 4.470 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[21]             ; CLOCK_50   ; 3.941 ; 3.941 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[22]             ; CLOCK_50   ; 4.325 ; 4.325 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[23]             ; CLOCK_50   ; 3.930 ; 3.930 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[24]             ; CLOCK_50   ; 4.217 ; 4.217 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[25]             ; CLOCK_50   ; 4.328 ; 4.328 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[26]             ; CLOCK_50   ; 3.904 ; 3.904 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[27]             ; CLOCK_50   ; 4.632 ; 4.632 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[28]             ; CLOCK_50   ; 4.528 ; 4.528 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[29]             ; CLOCK_50   ; 4.868 ; 4.868 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[30]             ; CLOCK_50   ; 4.626 ; 4.626 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[31]             ; CLOCK_50   ; 3.797 ; 3.797 ; Rise       ; CLOCK_50        ;
; RegDst_EX                       ; CLOCK_50   ; 3.979 ; 3.979 ; Rise       ; CLOCK_50        ;
; RegWrite_EX                     ; CLOCK_50   ; 3.682 ; 3.682 ; Rise       ; CLOCK_50        ;
; Sign_Extend_Instruction_EX[*]   ; CLOCK_50   ; 3.421 ; 3.421 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[0]  ; CLOCK_50   ; 4.024 ; 4.024 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[1]  ; CLOCK_50   ; 4.097 ; 4.097 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[2]  ; CLOCK_50   ; 3.799 ; 3.799 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[3]  ; CLOCK_50   ; 3.916 ; 3.916 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[4]  ; CLOCK_50   ; 3.923 ; 3.923 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[5]  ; CLOCK_50   ; 3.882 ; 3.882 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[6]  ; CLOCK_50   ; 3.931 ; 3.931 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[7]  ; CLOCK_50   ; 3.776 ; 3.776 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[8]  ; CLOCK_50   ; 3.820 ; 3.820 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[9]  ; CLOCK_50   ; 3.821 ; 3.821 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[10] ; CLOCK_50   ; 3.826 ; 3.826 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[11] ; CLOCK_50   ; 3.952 ; 3.952 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[12] ; CLOCK_50   ; 3.883 ; 3.883 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[13] ; CLOCK_50   ; 3.813 ; 3.813 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[14] ; CLOCK_50   ; 3.649 ; 3.649 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[15] ; CLOCK_50   ; 3.617 ; 3.617 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[16] ; CLOCK_50   ; 3.598 ; 3.598 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[17] ; CLOCK_50   ; 3.448 ; 3.448 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[18] ; CLOCK_50   ; 3.626 ; 3.626 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[19] ; CLOCK_50   ; 3.492 ; 3.492 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[20] ; CLOCK_50   ; 3.558 ; 3.558 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[21] ; CLOCK_50   ; 3.605 ; 3.605 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[22] ; CLOCK_50   ; 3.421 ; 3.421 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[23] ; CLOCK_50   ; 3.455 ; 3.455 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[24] ; CLOCK_50   ; 3.589 ; 3.589 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[25] ; CLOCK_50   ; 3.512 ; 3.512 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[26] ; CLOCK_50   ; 3.435 ; 3.435 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[27] ; CLOCK_50   ; 3.452 ; 3.452 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[28] ; CLOCK_50   ; 3.421 ; 3.421 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[29] ; CLOCK_50   ; 3.710 ; 3.710 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[30] ; CLOCK_50   ; 3.488 ; 3.488 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[31] ; CLOCK_50   ; 3.586 ; 3.586 ; Rise       ; CLOCK_50        ;
+---------------------------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 1913     ; 416      ; 16       ; 64       ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 1913     ; 416      ; 16       ; 64       ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 71    ; 71   ;
; Unconstrained Input Port Paths  ; 728   ; 728  ;
; Unconstrained Output Ports      ; 169   ; 169  ;
; Unconstrained Output Port Paths ; 169   ; 169  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Fri Aug 22 14:46:10 2014
Info: Command: quartus_sta MIPS32 -c MIPS32
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'MIPS32.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -4.173
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.173      -745.624 CLOCK_50 
Info (332146): Worst-case hold slack is 0.515
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.515         0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.880
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.880     -1048.876 CLOCK_50 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.221
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.221      -347.472 CLOCK_50 
Info (332146): Worst-case hold slack is 0.236
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.236         0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.880
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.880     -1048.876 CLOCK_50 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 441 megabytes
    Info: Processing ended: Fri Aug 22 14:46:11 2014
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


