# 16-1_using_SV
Design Code and Verification code for 16:1 Mux in the System Verilog.
