---
layout: default
title: 4.1 OpenLaneå°å…¥ã¨ãƒ—ãƒ­ã‚¸ã‚§ã‚¯ãƒˆæ§‹æˆ
---

---

# 4.1 OpenLaneå°å…¥ã¨ãƒ—ãƒ­ã‚¸ã‚§ã‚¯ãƒˆæ§‹æˆ  
**Introduction to OpenLane and Project Setup**

---

## ğŸ¯ æœ¬ç¯€ã®ç›®çš„ï½œPurpose of This Section

| ğŸ“ æ—¥æœ¬èªï½œJapanese | ğŸ“˜ English |
|------------------|-------------|
| OpenLaneã‚’ç”¨ã„ãŸ **RTL-to-GDSIIè¨­è¨ˆãƒ•ãƒ­ãƒ¼ã®å…¨ä½“åƒ**ã‚’æŠŠæ¡ã™ã‚‹ | Understand the **overall RTL-to-GDSII flow** using OpenLane |
| FSMãƒ»PIDãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«ã”ã¨ã®**ç‹¬ç«‹ãƒ—ãƒ­ã‚¸ã‚§ã‚¯ãƒˆæ§‹æˆ**ã‚’æº–å‚™ã™ã‚‹ | Prepare **individual OpenLane project setup** per module |
| Sky130 PDKã‚’åˆ©ç”¨ã—ãŸ**æ•™è‚²å‘ã‘è¨­è¨ˆç’°å¢ƒ**ã‚’æ§‹ç¯‰ã™ã‚‹ | Build an **educational design environment** with Sky130 PDK |

---

## ğŸ§° å¿…è¦ãªç’°å¢ƒãƒ»ãƒ„ãƒ¼ãƒ«ï½œRequired Tools and Environment

| ğŸ”§ ãƒ„ãƒ¼ãƒ«ï½œTool | ğŸ“ èª¬æ˜ï½œDescription |
|----------------|----------------------|
| Docker | OpenLaneå®Ÿè¡Œç’°å¢ƒï¼ˆLinux/Mac/WSLå¯¾å¿œï¼‰<br>Execution environment for OpenLane |
| OpenLane | è‡ªå‹•é…ç½®é…ç·šãƒ„ãƒ¼ãƒ«ä¸€å¼<br>Automated place-and-route toolset |
| sky130 PDK | SkyWateræä¾›ã®ã‚ªãƒ¼ãƒ—ãƒ³PDKï¼ˆOpenLaneã«åŒæ¢±ï¼‰<br>Open PDK bundled with OpenLane |
| Gitï¼ˆä»»æ„ï¼‰ | è¨­è¨ˆè³‡ç”£ã®ãƒãƒ¼ã‚¸ãƒ§ãƒ³ç®¡ç†<br>Version control for design assets |

> âœ… **æ¨å¥¨ãƒãƒ¼ã‚¸ãƒ§ãƒ³ï½œRecommended**: OpenLane v2ï¼ˆv1ã§ã‚‚å¯ï¼‰

---

## ğŸ› ï¸ OpenLaneã®ã‚¤ãƒ³ã‚¹ãƒˆãƒ¼ãƒ«æ‰‹é †ï½œOpenLane Installation Steps

```bash
# ãƒªãƒã‚¸ãƒˆãƒªã®ã‚¯ãƒ­ãƒ¼ãƒ³
git clone https://github.com/The-OpenROAD-Project/OpenLane.git
cd OpenLane

# PDKã‚’å«ã‚ãŸåˆæœŸåŒ–ï¼ˆDocker + PDK DLï¼‰
make

# GUIèµ·å‹•ï¼ˆä»»æ„ï¼‰
make gui
```

> ğŸ’¡ **æ³¨æ„**ï¼šåˆå›DLæ™‚ã¯ **10ã€œ20GBã®ç©ºãå®¹é‡**ã¨**é«˜é€Ÿå›ç·š**ãŒå¿…è¦ã§ã™ã€‚

---

## ğŸ§± æ•™æç”¨ãƒ—ãƒ­ã‚¸ã‚§ã‚¯ãƒˆæ§‹æˆï½œProject Structure in This Course

æ•™æã§ã¯ã€ä»¥ä¸‹ã®ã‚ˆã†ã«ãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«å˜ä½ã§åˆ†é›¢ã—ãŸ OpenLane ãƒ—ãƒ­ã‚¸ã‚§ã‚¯ãƒˆã‚’æ§‹æˆã—ã¦ã„ã¾ã™ã€‚  
Each module is handled with an independent OpenLane directory as shown:

```text
f_chapter4_openlane/
â””â”€â”€ openlane/
    â”œâ”€â”€ fsm_engine/
    â”‚   â”œâ”€â”€ config.tcl
    â”‚   â”œâ”€â”€ floorplan.tclï¼ˆä»»æ„ï¼‰
    â”‚   â””â”€â”€ src/
    â”‚       â””â”€â”€ fsm_engine.v
    â”œâ”€â”€ pid_controller/
    â”‚   â””â”€â”€ ...
    â””â”€â”€ soc_top/
        â””â”€â”€ ...
```

> âœ… å„ãƒ—ãƒ­ã‚¸ã‚§ã‚¯ãƒˆã¯ `flow.tcl` ã«ã‚ˆã‚Šå€‹åˆ¥ã«å®Ÿè¡Œã—ã¾ã™ã€‚

---

## âš™ï¸ `config.tcl` æœ€ä½æ§‹æˆä¾‹ï½œMinimal Configuration Example

ä»¥ä¸‹ã¯ FSM ç”¨ãƒ—ãƒ­ã‚¸ã‚§ã‚¯ãƒˆã® `config.tcl` æœ€å°æ§‹æˆä¾‹ã§ã™ï¼š  
Example `config.tcl` file for FSM project:

```tcl
# openlane/fsm_engine/config.tcl

set ::env(DESIGN_NAME) fsm_engine
set ::env(VERILOG_FILES) [glob $::env(DESIGN_DIR)/src/fsm_engine.v]
set ::env(CLOCK_PORT) "clk"
set ::env(CLOCK_PERIOD) "10.0"

set ::env(FP_CORE_UTIL) 30
set ::env(PL_TARGET_DENSITY) 0.5
```

---

## ğŸ”œ æ¬¡ç¯€ã¸ã®å°å…¥ï½œTransition to Next Section

| ğŸš€ æ¬¡ç¯€ï½œNext Section | ğŸ“˜ å†…å®¹æ¦‚è¦ï½œOverview |
|----------------------|-------------------------|
| [4.2 FSMãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«ã®é…ç½®é…ç·š](docs/4_2_fsm_layout.md) | FSMãƒ—ãƒ­ã‚¸ã‚§ã‚¯ãƒˆã‚’ä½¿ã£ãŸ **OpenLaneå®Ÿè¡Œä¾‹ï¼ˆRTL-to-GDSIIï¼‰** ã‚’å®Ÿæ¼”ã—ã¾ã™ã€‚<br>We will demonstrate the RTL-to-GDSII flow using the FSM project. |

---

## ğŸ“ å‰å¾Œã®ç¯€ï½œPrevious / Next Sections

- â—€ï¸ å‰ã®ç¯€ï½œPrevious: [ç‰¹åˆ¥ç·¨ç¬¬3ç«  3.6 ã‚±ãƒ¼ã‚¹ã‚¹ã‚¿ãƒ‡ã‚£](../f_chapter3_socsystem/docs/3_6_case_study.md)  
- â–¶ï¸ æ¬¡ã®ç¯€ï½œNext: [4.2 FSMãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«ã®é…ç½®é…ç·š](docs/4_2_fsm_layout.md)

ğŸ“š [ğŸ”™ ç‰¹åˆ¥ç·¨ ç¬¬4ç«  README ã«æˆ»ã‚‹](../README.md)
