CoreGen has not been configured with any user repositories.
CoreGen has been configured with the following Xilinx repositories:
 - 'D:\FPGA\Xilinx\13.1\ISE_DS\ISE\coregen\' []
INFO:sim:927 - Generating component instance 'rom_256x8' of
   'xilinx.com:ip:blk_mem_gen:4.3' from
   'D:\FPGA\Xilinx\13.1\ISE_DS\ISE\coregen\ip\xilinx\primary\com\xilinx\ip\blk_m
   em_gen_v4_3\blk_mem_gen_v4_3.xcd'.
Applying current project options...
Finished applying current project options.
Customizing IP...
Release 13.1 - Xilinx CORE Generator IP GUI Launcher O.40d (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Initializing IP model...
Finished initializing IP model.
Cancelled Customization.
Wrote file for project 'D:\Work\FPGA\VLSI\mul4_rom\ipcore_dir\rom_256x8.cgp'.
