// Seed: 1373318848
module module_0 (
    input wor id_0,
    input wor id_1
);
  wire id_3;
  ;
endmodule
module module_1 #(
    parameter id_5 = 32'd23
) (
    input  tri1  id_0,
    input  uwire id_1,
    input  tri0  id_2,
    input  tri0  id_3,
    input  wand  id_4,
    input  tri1  _id_5,
    input  uwire id_6,
    input  tri1  id_7,
    output uwire id_8#(.id_11(-1), .id_12(1)),
    input  tri0  id_9
);
  assign id_12 = id_3;
  logic id_13 = 1;
  wire [id_5  /  -1 'b0 : 1] id_14;
  module_0 modCall_1 (
      id_0,
      id_4
  );
  id_15(
      1
  );
  generate
    parameter id_16 = 1;
  endgenerate
endmodule
