// Seed: 2582015503
module module_0;
  logic id_1;
  assign module_1.id_3 = 0;
  assign id_1 = id_1;
endmodule
module module_1 (
    input supply0 id_0,
    input tri1 id_1,
    input wor id_2,
    input supply0 id_3,
    input tri1 id_4,
    input uwire id_5,
    output supply0 id_6,
    input tri id_7,
    input uwire id_8,
    input tri0 id_9,
    input tri id_10,
    input tri id_11,
    input tri0 id_12,
    output uwire id_13
    , id_21,
    input wor id_14,
    input tri id_15,
    input wand id_16,
    input tri0 id_17,
    input tri1 id_18,
    output tri id_19
);
  parameter id_22 = -1;
  xor primCall (
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_2,
      id_21,
      id_22,
      id_3,
      id_4,
      id_5,
      id_7,
      id_8,
      id_9
  );
  module_0 modCall_1 ();
endmodule
