Board: ZCU111
Serial Number: 0000-0000
Mac Address: 01:02:03:04:05:06


Info: Run All button pressed, running through all of the checked tests 1 time.

Info: The runall will take 0 hours, 40 minutes, and 41 seconds. 0:40:41

Info: SYS_CTLR RESTORE test started...

Info: The test will take 0 hours, 02 minutes, and 38 seconds. 0:02:38

Entering step: 0


Info: This step started at: 2018-06-13 17:26:21

User has confirmed: "Set mode switch SW6 to "0" (Up,Up,Up,Up)
Remove any jumpers on PMOD1, J49
Attach jumpers:
J25 Pin 1 to Pin 2 (MSP430_RST_B)
J25 Pin 3 to Pin 4 (MSP430_TEST)
Note: Pins 1 & 2 are closest to the edge of the board."

step finished 

Entering step: 1


Info: This step started at: 2018-06-13 17:26:32

C:\zcu111_bit\tests\ZCU111>cd bat\ 

C:\zcu111_bit\tests\ZCU111\bat>ezoutlet.exe reset 192.168.0.12 
step finished 

Entering step: 2


Info: This step started at: 2018-06-13 17:26:36

****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source {tcl\five_second_delay.tcl}
# after 5000
INFO: [Common 17-206] Exiting Vivado at Wed Jun 13 17:26:55 2018...
step finished 

Entering step: 3


Info: This step started at: 2018-06-13 17:26:56

catch { disconnect }
1

connect -url tcp:127.0.0.1:3121
attempting to launch hw_server

****** Xilinx hw_server v2018.1
  **** Build date : Apr  4 2018-19:32:53
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

INFO: hw_server application started
INFO: Use Ctrl-C to exit hw_server application



****** Xilinx hw_server v2018.1

  **** Build date : Apr  4 2018-19:32:53

    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.



INFO: hw_server application started

INFO: Use Ctrl-C to exit hw_server application




INFO: To connect to this hw_server instance use url: TCP:127.0.0.1:3121



tcfchan#0
targets -set -filter {name =~"*APU*"}

initializing  0%    0MB   0.0MB/s  ??:?? ETA  3%    1MB   2.2MB/s  ??:?? ETA  5%    1MB   1.9MB/s  ??:?? ETA  8%    2MB   1.8MB/s  ??:?? ETA 11%    3MB   1.8MB/s  ??:?? ETA 13%    4MB   1.8MB/s  ??:?? ETA 16%    5MB   1.8MB/s  00:15 ETA 18%    6MB   1.7MB/s  00:15 ETA 21%    7MB   1.7MB/s  00:14 ETA 23%    7MB   1.7MB/s  00:14 ETA 26%    8MB   1.7MB/s  00:14 ETA 28%    9MB   1.7MB/s  00:13 ETA 31%   10MB   1.7MB/s  00:13 ETA 34%   11MB   1.7MB/s  00:12 ETA 36%   12MB   1.7MB/s  00:12 ETA 39%   12MB   1.7MB/s  00:11 ETA 41%   13MB   1.7MB/s  00:11 ETA 44%   14MB   1.7MB/s  00:10 ETA 47%   15MB   1.7MB/s  00:10 ETA 49%   16MB   1.7MB/s  00:09 ETA 52%   17MB   1.7MB/s  00:09 ETA 54%   18MB   1.7MB/s  00:08 ETA 57%   18MB   1.7MB/s  00:08 ETA 59%   19MB   1.7MB/s  00:07 ETA 62%   20MB   1.7MB/s  00:07 ETA 65%   21MB   1.7MB/s  00:06 ETA 67%   22MB   1.7MB/s  00:06 ETA 70%   23MB   1.7MB/s  00:05 ETA 72%   23MB   1.7MB/s  00:05 ETA 75%   24MB   1.7MB/s  00:04 ETA 77%   25MB   1.7MB/s  00:04 ETA 80%   26MB   1.7MB/s  00:03 ETA 83%   27MB   1.7MB/s  00:03 ETA 85%   28MB   1.7MB/s  00:02 ETA 88%   28MB   1.7MB/s  00:02 ETA 90%   29MB   1.7MB/s  00:01 ETA 93%   30MB   1.7MB/s  00:01 ETA 95%   31MB   1.7MB/s  00:00 ETA 98%   32MB   1.7MB/s  00:00 ETA100%   32MB   1.7MB/s  00:19    
Downloading Program -- C:/zcu111_bit/tests/ZCU111/elf/boot_strap_loader.elf
	section, .text: 0x00000000 - 0x000146ab
	section, .init: 0x000146c0 - 0x000146f3
	section, .fini: 0x00014700 - 0x00014733
	section, .note.gnu.build-id: 0x00014734 - 0x00014757
	section, .rodata: 0x00014758 - 0x0001504f
	section, .rodata1: 0x00015050 - 0x0001507f
	section, .sdata2: 0x00015080 - 0x0001507f
	section, .sbss2: 0x00015080 - 0x0001507f
	section, .data: 0x00015080 - 0x0001625f
	section, .data1: 0x00016260 - 0x0001627f
	section, .ctors: 0x00016280 - 0x0001627f
	section, .dtors: 0x00016280 - 0x0001627f
	section, .eh_frame: 0x00016280 - 0x00016283
	section, .mmu_tbl0: 0x00017000 - 0x0001700f
	section, .mmu_tbl1: 0x00018000 - 0x00019fff
	section, .mmu_tbl2: 0x0001a000 - 0x0001dfff
	section, .preinit_array: 0x0001e000 - 0x0001dfff
	section, .init_array: 0x0001e000 - 0x0001e007
	section, .fini_array: 0x0001e008 - 0x0001e047
	section, .sdata: 0x0001e048 - 0x0001e07f
	section, .sbss: 0x0001e080 - 0x0001e07f
	section, .tdata: 0x0001e080 - 0x0001e07f
	section, .tbss: 0x0001e080 - 0x0001e07f
	section, .bss: 0x0001e080 - 0x0011e2bf
	section, .heap: 0x0011e2c0 - 0x001262bf
	section, .stack: 0x001262c0 - 0x0012f2bf
  0%    0MB   0.0MB/s  ??:?? ETA 79%    0MB   0.2MB/s  ??:?? ETA100%    0MB   0.2MB/s  00:00    
Setting PC to Program Start Address 0x00000000
Successfully downloaded C:/zcu111_bit/tests/ZCU111/elf/boot_strap_loader.elf
step finished 

Entering step: 4


Info: This step started at: 2018-06-13 17:27:37
||||||||||||||||||||
File sent successfully
|||||||||||||||||||
System controller programmed successfully
step finished 

Entering step: 5


Info: This step started at: 2018-06-13 17:28:08

User has confirmed: "Remove the J25 jumpers.
Replace PMOD1 jumpers"

step finished 

Entering step: 6


Info: This step started at: 2018-06-13 17:28:26

C:\zcu111_bit\tests\ZCU111>cd bat\ 

C:\zcu111_bit\tests\ZCU111\bat>ezoutlet.exe reset 192.168.0.12 
step finished 

Entering step: 7


Info: This step started at: 2018-06-13 17:28:29

****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source {tcl\five_second_delay.tcl}
# after 5000
INFO: [Common 17-206] Exiting Vivado at Wed Jun 13 17:28:47 2018...
step finished 

Entering step: 8


Info: This step started at: 2018-06-13 17:28:47

catch { disconnect }
1

connect -url tcp:127.0.0.1:3121
attempting to launch hw_server

****** Xilinx hw_server v2018.1
  **** Build date : Apr  4 2018-19:32:53
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

INFO: hw_server application started
INFO: Use Ctrl-C to exit hw_server application



****** Xilinx hw_server v2018.1

  **** Build date : Apr  4 2018-19:32:53

    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.



INFO: hw_server application started

INFO: Use Ctrl-C to exit hw_server application




INFO: To connect to this hw_server instance use url: TCP:127.0.0.1:3121



tcfchan#0
targets -set -filter {name =~"*APU*"}

rst -srst


disconnect

step finished 

Entering step: 9


Info: This step started at: 2018-06-13 17:29:01

Entering step: 10


Info: This step started at: 2018-06-13 17:29:01
Writing: '\x1b'
:RWriting: '\x08'
[('', 'MDB\rEF', '', ''), ('', 'MWB\rF2', '', ''), ('<setmux:0:75:06>', '', '', ''), ('', 'IR0\r18\r01', '', ''), ('', '\x08MWB\rF1', '', ''), ('<setmux:0:75:02>', '', '', ''), ('', 'IR1\r50\r01', '', ''), ('', '\x08MWB\rF0', '', ''), ('', 'IW1\r75\r01', '', ''), ('', 'IR1\r50\r01', '', '')]Writing: '\t'
:RWriting: 'MDB\rEF\r\t'
MDBEF:PWriting: 'MWB\rF2\r\t'
MWBF2:PWriting: 'IW0\r75\r06\r\t'
IW07506:PWriting: 'IR0\r18\r01\r\t'
IR01801:PWriting: '\x08MWB\rF1\r\t'
}:PMWBF1:PWriting: 'IW0\r75\r02\r\t'
IW07502:PWriting: 'IR1\r50\r01\r\t'
IR15001	Writing: '\x08MWB\rF0\r\t'
:RMWBF0:PWriting: 'IW1\r75\r01\r\t'
IW17501:PWriting: 'IR1\r50\r01\r\t'
':R\r\x08:R\rMDB\rEF\r:P\rMWB\rF2\r:P\rIW0\r75\r06\r:P\rIR0\r18\r01\r:P\r}:P\rMWB\rF1\r:P\rIW0\r75\r02\r:P\rIR1\r50\r01\r\t:R\rMWB\rF0\r:P\rIW1\r75\r01\r:P\r'IR15001:P
Entering step: 11


Info: This step started at: 2018-06-13 17:29:19
Writing: '\x1b'
Writing: '\x08'
[('<setmux:1:74:04>', '', '', ''), ('<readsi570:1:5d>', '', '', ''), ('<calcsi570:1:5d:300:300:00>', '', '', ''), ('<setmux:1:74:00>', '', '', '')]:RWriting: '\t'
:RWriting: 'IW1\r74\r04\r\t'
IW17404:PERROR: rfreq_cal for si570 = 0. The chip is most likely not powered
Writing: 'IW1\r5d\r8701\r\tIW1\r5d\r07\r\tIR1\r5d\r1\r\tIW1\r5d\r08\r\tIR1\r5d\r1\r\tIW1\r5d\r09\r\tIR1\r5d\r1\r\tIW1\r5d\r0a\r\tIR1\r5d\r1\r\tIW1\r5d\r0b\r\tIR1\r5d\r1\r\tIW1\r5d\r0c\r\tIR1\r5d\r1\r\tIW1\r5d\r8700\r\t'
IW15d8701:PIW15d07:PIR15d1:PA0IW15d08:PIR15d1:P42IW15d09:PIR15d1:PF4IW15d0a:PIR15d1:P00IW15d0b:PIR15d1:P54IW15d0c:PIR15d1:P87IW15d8700:PWriting: 'IW1\r5d\r8910\r\tIW1\r5d\r07a0\r\tIW1\r5d\r0840\r\tIW1\r5d\r0900\r\tIW1\r5d\r0a00\r\tIW1\r5d\r0b00\r\tIW1\r5d\r0c00\r\tIC1\r5d\r2\r8900\r8740\r\tMWS\r00\r42a5d3ef79800000\r\t'
IW15d8910:PIW15d07a0:PIW15d0840:PIW15d0900:PIW15d0a00:PIW15d0b00:PIW15d0c00:PIC15d289008740:PMWS0042a5d3ef79800000:PWriting: 'IW1\r74\r00\r\t'
':R\r\x08:R\rMDB\rEF\r:P\rMWB\rF2\r:P\rIW0\r75\r06\r:P\rIR0\r18\r01\r:P\r}:P\rMWB\rF1\r:P\rIW0\r75\r02\r:P\rIR1\r50\r01\r\t:R\rMWB\rF0\r:P\rIW1\r75\r01\r:P\rIR1\r50\r01\r:P\r\x1b:R\r:R\rIW1\r74\r04\r:P\rIW1\r5d\r8701\r:P\rIW1\r5d\r07\r:P\rIR1\r5d\r1\r:P\rA0\rIW1\r5d\r08\r:P\rIR1\r5d\r1\r:P\r42\rIW1\r5d\r09\r:P\rIR1\r5d\r1\r:P\rF4\rIW1\r5d\r0a\r:P\rIR1\r5d\r1\r:P\r00\rIW1\r5d\r0b\r:P\rIR1\r5d\r1\r:P\r54\rIW1\r5d\r0c\r:P\rIR1\r5d\r1\r:P\r87\rIW1\r5d\r8700\r:P\rIW1\r5d\r8910\r:P\rIW1\r5d\r07a0\r:P\rIW1\r5d\r0840\r:P\rIW1\r5d\r0900\r:P\rIW1\r5d\r0a00\r:P\rIW1\r5d\r0b00\r:P\rIW1\r5d\r0c00\r:P\rIC1\r5d\r2\r8900\r8740\r:P\rMWS\r00\r42a5d3ef79800000\r:P\r'IW17400:P
Entering step: 12


Info: This step started at: 2018-06-13 17:29:30
Writing: '\x1b'
Writing: '\x08'
[('<setmux:1:74:08>', '', '', ''), ('<readsi570:1:5d>', '', '', ''), ('<calcsi570:1:5d:156.25:156.25:01>', '', '', ''), ('<setmux:1:74:00>', '', '', '')]Writing: '\t'
:RWriting: 'IW1\r74\r08\r\t'
IW17408:PWriting: 'IW1\r5d\r8701\r\tIW1\r5d\r07\r\tIR1\r5d\r1\r\tIW1\r5d\r08\r\tIR1\r5d\r1\r\tIW1\r5d\r09\r\tIR1\r5d\r1\r\tIW1\r5d\r0a\r\tIR1\r5d\r1\r\tIW1\r5d\r0b\r\tIR1\r5d\r1\r\tIW1\r5d\r0c\r\tIR1\r5d\r1\r\tIW1\r5d\r8700\r\t'
IW15d8701:PIW15d07:PIR15d1:P01IW15d08:PIR15d1:PC2IW15d09:PIR15d1:PBBIW15d0a:PIR15d1:PFFIW15d0b:PIR15d1:PD7IW15d0c:PIR15d1:P16IW15d8700:PWriting: 'IW1\r5d\r8910\r\tIW1\r5d\r0701\r\tIW1\r5d\r08c5\r\tIW1\r5d\r0940\r\tIW1\r5d\r0a00\r\tIW1\r5d\r0b96\r\tIW1\r5d\r0c45\r\tIC1\r5d\r2\r8900\r8740\r\tMWS\r01\r404dc308dce34c7a\r\t'
IW15d8910:PIW15d0701:PIW15d08c5:PIW15d0940:PIW15d0a00:PIW15d0b96:PIW15d0c45:PIC15d289008740:PMWS01404dc308dce34c7a:PWriting: 'IW1\r74\r00\r\t'
':R\r\x08:R\rMDB\rEF\r:P\rMWB\rF2\r:P\rIW0\r75\r06\r:P\rIR0\r18\r01\r:P\r}:P\rMWB\rF1\r:P\rIW0\r75\r02\r:P\rIR1\r50\r01\r\t:R\rMWB\rF0\r:P\rIW1\r75\r01\r:P\rIR1\r50\r01\r:P\r\x1b:R\r:R\rIW1\r74\r04\r:P\rIW1\r5d\r8701\r:P\rIW1\r5d\r07\r:P\rIR1\r5d\r1\r:P\rA0\rIW1\r5d\r08\r:P\rIR1\r5d\r1\r:P\r42\rIW1\r5d\r09\r:P\rIR1\r5d\r1\r:P\rF4\rIW1\r5d\r0a\r:P\rIR1\r5d\r1\r:P\r00\rIW1\r5d\r0b\r:P\rIR1\r5d\r1\r:P\r54\rIW1\r5d\r0c\r:P\rIR1\r5d\r1\r:P\r87\rIW1\r5d\r8700\r:P\rIW1\r5d\r8910\r:P\rIW1\r5d\r07a0\r:P\rIW1\r5d\r0840\r:P\rIW1\r5d\r0900\r:P\rIW1\r5d\r0a00\r:P\rIW1\r5d\r0b00\r:P\rIW1\r5d\r0c00\r:P\rIC1\r5d\r2\r8900\r8740\r:P\rMWS\r00\r42a5d3ef79800000\r:P\rIW1\r74\r00\r:P\r\x08:R\rIW1\r74\r08\r:P\rIW1\r5d\r8701\r:P\rIW1\r5d\r07\r:P\rIR1\r5d\r1\r:P\r01\rIW1\r5d\r08\r:P\rIR1\r5d\r1\r:P\rC2\rIW1\r5d\r09\r:P\rIR1\r5d\r1\r:P\rBB\rIW1\r5d\r0a\r:P\rIR1\r5d\r1\r:P\rFF\rIW1\r5d\r0b\r:P\rIR1\r5d\r1\r:P\rD7\rIW1\r5d\r0c\r:P\rIR1\r5d\r1\r:P\r16\rIW1\r5d\r8700\r:P\rIW1\r5d\r8910\r:P\rIW1\r5d\r0701\r:P\rIW1\r5d\r08c5\r:P\rIW1\r5d\r0940\r:P\rIW1\r5d\r0a00\r:P\rIW1\r5d\r0b96\r:P\rIW1\r5d\r0c45\r:P\rIC1\r5d\r2\r8900\r8740\r:P\rMWS\r01\r404dc308dce34c7a\r:P\r'IW17400:P
Entering step: 13


Info: This step started at: 2018-06-13 17:29:41
Writing: '\x1b'
Writing: '\x08'
[('', 'MDB\r02', '', ''), ('<savefreq:02:0.0000001>', '', '', '')]Writing: '\t'
:RWriting: 'MDB\r02\r\t'
MDB02:PWriting: 'MWS\r02\r3e7ad7f29abcaf48\r\t'
':R\r\x08:R\rMDB\rEF\r:P\rMWB\rF2\r:P\rIW0\r75\r06\r:P\rIR0\r18\r01\r:P\r}:P\rMWB\rF1\r:P\rIW0\r75\r02\r:P\rIR1\r50\r01\r\t:R\rMWB\rF0\r:P\rIW1\r75\r01\r:P\rIR1\r50\r01\r:P\r\x1b:R\r:R\rIW1\r74\r04\r:P\rIW1\r5d\r8701\r:P\rIW1\r5d\r07\r:P\rIR1\r5d\r1\r:P\rA0\rIW1\r5d\r08\r:P\rIR1\r5d\r1\r:P\r42\rIW1\r5d\r09\r:P\rIR1\r5d\r1\r:P\rF4\rIW1\r5d\r0a\r:P\rIR1\r5d\r1\r:P\r00\rIW1\r5d\r0b\r:P\rIR1\r5d\r1\r:P\r54\rIW1\r5d\r0c\r:P\rIR1\r5d\r1\r:P\r87\rIW1\r5d\r8700\r:P\rIW1\r5d\r8910\r:P\rIW1\r5d\r07a0\r:P\rIW1\r5d\r0840\r:P\rIW1\r5d\r0900\r:P\rIW1\r5d\r0a00\r:P\rIW1\r5d\r0b00\r:P\rIW1\r5d\r0c00\r:P\rIC1\r5d\r2\r8900\r8740\r:P\rMWS\r00\r42a5d3ef79800000\r:P\rIW1\r74\r00\r:P\r\x08:R\rIW1\r74\r08\r:P\rIW1\r5d\r8701\r:P\rIW1\r5d\r07\r:P\rIR1\r5d\r1\r:P\r01\rIW1\r5d\r08\r:P\rIR1\r5d\r1\r:P\rC2\rIW1\r5d\r09\r:P\rIR1\r5d\r1\r:P\rBB\rIW1\r5d\r0a\r:P\rIR1\r5d\r1\r:P\rFF\rIW1\r5d\r0b\r:P\rIR1\r5d\r1\r:P\rD7\rIW1\r5d\r0c\r:P\rIR1\r5d\r1\r:P\r16\rIW1\r5d\r8700\r:P\rIW1\r5d\r8910\r:P\rIW1\r5d\r0701\r:P\rIW1\r5d\r08c5\r:P\rIW1\r5d\r0940\r:P\rIW1\r5d\r0a00\r:P\rIW1\r5d\r0b96\r:P\rIW1\r5d\r0c45\r:P\rIC1\r5d\r2\r8900\r8740\r:P\rMWS\r01\r404dc308dce34c7a\r:P\rIW1\r74\r00\r:P\r\x08:R\rMDB\r02\r:P\r'MWS023e7ad7f29abcaf48:P
Info: Result for step 0: Pass
Info: Result for step 1: Pass
Info: Result for step 2: Pass
Info: Result for step 3: Pass
Info: Result for step 4: Pass
Info: Result for step 5: Pass
Info: Result for step 6: Pass
Info: Result for step 7: Pass
Info: Result for step 8: Pass
step finished 

Info: Result for step 9: Pass
Info: Result for step 10: Pass
Info: Result for step 11: Pass
Info: Result for step 12: Pass
Info: Result for step 13: Pass

Info: The test took 0 hours, 03 minutes, and 00 seconds. 0:03:00

Info: ZCU111 IDCODE Check test started...

Info: The test will take 0 hours, 00 minutes, and 33 seconds. 0:00:33

Entering step: 0


Info: This step started at: 2018-06-13 17:29:50

User has confirmed: "Set mode switch SW6 to "0000" (Up,Up,Up,Up)"

step finished 

Entering step: 1


Info: This step started at: 2018-06-13 17:29:55

****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source {tcl\five_second_delay.tcl}
# after 5000
INFO: [Common 17-206] Exiting Vivado at Wed Jun 13 17:30:13 2018...
step finished 

Entering step: 2


Info: This step started at: 2018-06-13 17:30:13

****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source {tcl\zcu111_rev_b_idcode_check.tcl}
# open_hw
# connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.1
  **** Build date : Apr  4 2018-19:32:53
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 323.805 ; gain = 2.516
# current_hw_target [get_hw_targets */xilinx_tcf/*/*]
# set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/*/*]
# open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1280976b088A
# current_hw_device [lindex [get_hw_devices] 0]
# refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1435] Device xczu28dr (JTAG device index = 0) is not programmed (DONE status = 0).
# set IDCODE [get_property IDCODE_HEX [lindex [get_hw_device] 0]]
# puts $IDCODE
147E0093
# if { $IDCODE == "147E0093"} {
#    puts "IDCODE check PASSED"
# } else {
#    puts "IDCODE check FAILED" 
# }
IDCODE check PASSED
# close_hw_target [current_hw_target [get_hw_targets */xilinx_tcf/*/*]]
INFO: [Labtoolstcl 44-464] Closing hw_target localhost:3121/xilinx_tcf/Xilinx/1280976b088A
# disconnect_hw_server localhost:3121
# close_hw
INFO: [Common 17-206] Exiting Vivado at Wed Jun 13 17:30:49 2018...
step finished 

Info: Result for step 0: Pass
Info: Result for step 1: Pass
Info: Result for step 2: Pass

Info: The test took 0 hours, 00 minutes, and 54 seconds. 0:00:54

Info: XM107 CARD TEST test started...

Info: The test will take 0 hours, 00 minutes, and 36 seconds. 0:00:36

Entering step: 0


Info: This step started at: 2018-06-13 17:30:49

Entering step: 1


Info: This step started at: 2018-06-13 17:30:49

C:\zcu111_bit\tests\ZCU111>cd bat\ 

C:\zcu111_bit\tests\ZCU111\bat>ezoutlet.exe reset 192.168.0.12 
 step finished 

Entering step: 2


Info: This step started at: 2018-06-13 17:30:53

!! Press ESC to enter System Controller mode.

****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source {tcl\five_second_delay.tcl}
# after 5000
INFO: [Common 17-206] Exiting Vivado at Wed Jun 13 17:31:11 2018...
step finished 

Entering step: 3


Info: This step started at: 2018-06-13 17:31:12
Writing: '\x1b'
:RWriting: '\x08'
[('<setmux:1:75:01>', '', '', ''), ('<readeeprom:1:50:00:40>', '', '', ''), ('<wait:0.3>', '', '', ''), ('<interpeeprom>', '', '', ''), ('<setmux:1:74:00>', '', '', '')]Writing: '\t'
:RWriting: 'IW1\r75\r01\r\t'
IW17501:PWriting: 'IW1\r50\r00\r\tIR1\r50\r40\r\t'
IW15000:NIR15040:N
Error: Found regular expression in step 0 of test 3 - "(.*):N(.*)"

step finished 
the expression:(.*):N(.*)

Error: Could not find regular expression in step 0 of test 3 - "(.*)SamtecFMC(.*)Loopback"
u'\x00\r\n!! Press ESC to enter System Controller mode.\r\n:R\r\x08:R\rIW1\r75\r01\r:P\rIW1\r50\r00\r:N\rIR1\r50\r40\r:N\rINTERP[]'
Info: Result for step 0: Fail
Info: Result for step 1: Pass
Info: Result for step 2: Pass
Info: Result for step 3: Fail

Info: The test took 0 hours, 00 minutes, and 38 seconds. 0:00:38

Info: ZCU111 EFUSE test started...

Info: The test will take 0 hours, 01 minutes, and 37 seconds. 0:01:37

Entering step: 0


Info: This step started at: 2018-06-13 17:31:27

****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source {tcl\five_second_delay.tcl}
# after 5000
INFO: [Common 17-206] Exiting Vivado at Wed Jun 13 17:31:45 2018...
step finished 

Entering step: 1


Info: This step started at: 2018-06-13 17:31:45

****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source {tcl\vivado_read_fpga_efuse_status.tcl}
# open_hw
# connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.1
  **** Build date : Apr  4 2018-19:32:53
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 324.371 ; gain = 2.711
# current_hw_target [get_hw_targets */xilinx_tcf/*/*]
# set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/*/*]
# open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1280976b088A
# current_hw_device [lindex [get_hw_devices] 0]
# refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1435] Device xczu28dr (JTAG device index = 0) is not programmed (DONE status = 0).
# refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1435] Device xczu28dr (JTAG device index = 0) is not programmed (DONE status = 0).
# report_property [lindex [get_hw_device] 0] REGISTER.EFUSE.FUSE_DNA
Property                 Type    Read-only  Value
REGISTER.EFUSE.FUSE_DNA  string  true       400000000123022834C040C5
# report_property [lindex [get_hw_device] 1] REGISTER.EFUSE.FUSE_DNA
INFO: [Common 17-206] Exiting Vivado at Wed Jun 13 17:32:20 2018...

Info: Result for step 0: Pass
Info: Result for step 1: Pass

Info: The test took 0 hours, 01 minutes, and 12 seconds. 0:01:12

Info: ZCU111 RTC test started...

Info: The test will take 0 hours, 01 minutes, and 13 seconds. 0:01:13

Entering step: 0


Info: This step started at: 2018-06-13 17:32:40

Entering step: 1


Info: This step started at: 2018-06-13 17:32:40

C:\zcu111_bit\tests\ZCU111>cd bat\ 

C:\zcu111_bit\tests\ZCU111\bat>ezoutlet.exe reset 192.168.0.12 
step finished 

Entering step: 2


Info: This step started at: 2018-06-13 17:32:44

****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source {tcl\five_second_delay.tcl}
# after 5000
INFO: [Common 17-206] Exiting Vivado at Wed Jun 13 17:33:02 2018...
step finished 

Entering step: 3


Info: This step started at: 2018-06-13 17:33:02

catch { disconnect }
1

connect -url tcp:127.0.0.1:3121
attempting to launch hw_server

****** Xilinx hw_server v2018.1
  **** Build date : Apr  4 2018-19:32:53
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

INFO: hw_server application started
INFO: Use Ctrl-C to exit hw_server application



****** Xilinx hw_server v2018.1

  **** Build date : Apr  4 2018-19:32:53

    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.



INFO: hw_server application started

INFO: Use Ctrl-C to exit hw_server application




INFO: To connect to this hw_server instance use url: TCP:127.0.0.1:3121



tcfchan#0
targets -set -filter {name =~"*APU*"}

rst -srst

fpga -state
FPGA is not configured
after 2000

fpga -no-revision-check -file {C:/zcu111_bit/tests/ZCU111/../bitstream/zcu111_ipi.bit}
initializing  0%    0MB   0.0MB/s  ??:?? ETA  2%    0MB   0.6MB/s  ??:?? ETA  5%    1MB   0.9MB/s  ??:?? ETA  8%    2MB   1.0MB/s  ??:?? ETA 10%    3MB   1.1MB/s  00:26 ETA 13%    4MB   1.2MB/s  00:23 ETA 15%    5MB   1.3MB/s  00:21 ETA 15%    5MB   1.0MB/s  00:28 ETA 18%    6MB   1.0MB/s  00:25 ETA 21%    6MB   1.1MB/s  00:23 ETA 23%    7MB   1.1MB/s  00:22 ETA 26%    8MB   1.2MB/s  00:20 ETA 28%    9MB   1.2MB/s  00:19 ETA 28%    9MB   1.0MB/s  00:22 ETA 31%   10MB   1.1MB/s  00:20 ETA 34%   11MB   1.1MB/s  00:19 ETA 36%   12MB   1.1MB/s  00:18 ETA 39%   12MB   1.2MB/s  00:17 ETA 41%   13MB   1.2MB/s  00:16 ETA 44%   14MB   1.2MB/s  00:15 ETA 46%   15MB   1.2MB/s  00:14 ETA 49%   16MB   1.2MB/s  00:13 ETA 52%   17MB   1.3MB/s  00:12 ETA 54%   17MB   1.3MB/s  00:11 ETA 57%   18MB   1.3MB/s  00:10 ETA 59%   19MB   1.3MB/s  00:10 ETA 62%   20MB   1.3MB/s  00:09 ETA 64%   21MB   1.3MB/s  00:08 ETA 67%   22MB   1.3MB/s  00:07 ETA 70%   23MB   1.3MB/s  00:07 ETA 72%   23MB   1.4MB/s  00:06 ETA 75%   24MB   1.4MB/s  00:05 ETA 77%   25MB   1.4MB/s  00:05 ETA 80%   26MB   1.4MB/s  00:04 ETA 82%   27MB   1.4MB/s  00:04 ETA 85%   28MB   1.4MB/s  00:03 ETA 88%   28MB   1.4MB/s  00:02 ETA 90%   29MB   1.4MB/s  00:02 ETA 93%   30MB   1.4MB/s  00:01 ETA 95%   31MB   1.4MB/s  00:00 ETA 98%   32MB   1.4MB/s  00:00 ETA100%   32MB   1.4MB/s  00:22    

after 2000

fpga -state
FPGA is configured
after 2000

fpga -ir-status
IR STATUS: 117
     Always One (Bits [0]): 1
    Always Zero (Bits [1]): 0
       ISC_Done (Bits [2]): 1
    ISC_Enabled (Bits [3]): 0
  Init Complete (Bits [4]): 1
           DONE (Bits [5]): 1
             (Bits [11:6]): 1
after 2000

targets -set -filter {name =~"*APU*"}

source {C:/zcu111_bit/tests/ZCU111/../tcl/ipi_psu_init.tcl}

psu_init

after 1000

psu_ps_pl_isolation_removal

after 1000

psu_ps_pl_reset_config

catch { psu_protection }
0
targets -set -filter {name =~"*A53*0"}

rst -processor

dow {C:/zcu111_bit/tests/ZCU111/../elf/hello_rtc.elf}
Downloading Program -- C:/zcu111_bit/tests/ZCU111/elf/hello_rtc.elf
	section, .text: 0x00000000 - 0x000031d3
	section, .init: 0x00003200 - 0x00003233
	section, .fini: 0x00003240 - 0x00003273
	section, .note.gnu.build-id: 0x00003274 - 0x00003297
	section, .rodata: 0x00003298 - 0x000035ef
	section, .rodata1: 0x000035f0 - 0x000035ff
	section, .sdata2: 0x00003600 - 0x000035ff
	section, .sbss2: 0x00003600 - 0x000035ff
	section, .data: 0x00003600 - 0x00003ef7
	section, .data1: 0x00003ef8 - 0x00003eff
	section, .ctors: 0x00003f00 - 0x00003eff
	section, .dtors: 0x00003f00 - 0x00003eff
	section, .eh_frame: 0x00003f00 - 0x00003f03
	section, .mmu_tbl0: 0x00004000 - 0x0000400f
	section, .mmu_tbl1: 0x00005000 - 0x00006fff
	section, .mmu_tbl2: 0x00007000 - 0x0000afff
	section, .preinit_array: 0x0000b000 - 0x0000afff
	section, .init_array: 0x0000b000 - 0x0000b007
	section, .fini_array: 0x0000b008 - 0x0000b047
	section, .sdata: 0x0000b048 - 0x0000b07f
	section, .sbss: 0x0000b080 - 0x0000b07f
	section, .tdata: 0x0000b080 - 0x0000b07f
	section, .tbss: 0x0000b080 - 0x0000b07f
	section, .bss: 0x0000b080 - 0x0000b13f
	section, .heap: 0x0000b140 - 0x0000d13f
	section, .stack: 0x0000d140 - 0x0001013f
  0%    0MB   0.0MB/s  ??:?? ETA100%    0MB   0.2MB/s  00:00    
Setting PC to Program Start Address 0x00000000
Successfully downloaded C:/zcu111_bit/tests/ZCU111/elf/hello_rtc.elf

targets -set -filter {name =~"*A53*0"}

con

after 2000

Day Convention : 0-Fri, 1-Sat, 2-Sun, 3-Mon, 4-Tue, 5-Wed, 6-Thur
Last set time for RTC is..
YEAR:MM:DD HR:MM:SS 	 2016:10:17 00:00:01	 Day = 3

Current RTC time is..
YEAR:MM:DD HR:MM:SS 	 2016:10:19 00:53:29	 Day = 5

Setting Time = 2016:10:17 00:00:00
RTC time after set is..
YEAR:MM:DD HR:MM:SS 	 2016:10:17 00:00:00	 Day = 3

disconnect

step finished 

Entering step: 4


Info: This step started at: 2018-06-13 17:33:49

RTC time after delay_1 is..
YEAR:MM:DD HR:MM:SS 	 2016:10:17 00:00:01	 Day = 3

RTC time after delay_2 is..
YEAR:MM:DD HR:MM:SS 	 2016:10:17 00:00:03	 Day = 3
Successfully ran RTC Set time Example Test

****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source {tcl\five_second_delay.tcl}
# after 5000
INFO: [Common 17-206] Exiting Vivado at Wed Jun 13 17:34:07 2018...
step finished 

step finished 

Info: Result for step 0: Pass
Info: Result for step 1: Pass
Info: Result for step 2: Pass
Info: Result for step 3: Pass
Info: Result for step 4: Pass

Info: The test took 0 hours, 01 minutes, and 29 seconds. 0:01:29

Info: Test Level Shifters test started...

Info: The test will take 0 hours, 01 minutes, and 17 seconds. 0:01:17

Entering step: 0


Info: This step started at: 2018-06-13 17:34:09

Entering step: 1


Info: This step started at: 2018-06-13 17:34:09

Entering step: 2


Info: This step started at: 2018-06-13 17:34:09

C:\zcu111_bit\tests\ZCU111>cd bat\ 

C:\zcu111_bit\tests\ZCU111\bat>ezoutlet.exe reset 192.168.0.12 
 step finished 

Entering step: 3


Info: This step started at: 2018-06-13 17:34:13

!! Press ESC to enter System Controller mode.

****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source {tcl\five_second_delay.tcl}
# after 5000
INFO: [Common 17-206] Exiting Vivado at Wed Jun 13 17:34:31 2018...
step finished 

Entering step: 4


Info: This step started at: 2018-06-13 17:34:31
Writing: '\x1b'
:RWriting: '\x08'
[('', '', '', ''), ('', '', '', '')]Writing: '\t'
:RWriting: '\r\t'
:RWriting: '\r\t'
'\x00\r\n!! Press ESC to enter System Controller mode.\r\n:R\r\x08:R\r\r:R\r':R
Entering step: 5


Info: This step started at: 2018-06-13 17:34:38
connect -url tcp:127.0.0.1:3121
attempting to launch hw_server

****** Xilinx hw_server v2018.1
  **** Build date : Apr  4 2018-19:32:53
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

INFO: hw_server application started
INFO: Use Ctrl-C to exit hw_server application



****** Xilinx hw_server v2018.1

  **** Build date : Apr  4 2018-19:32:53

    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.



INFO: hw_server application started

INFO: Use Ctrl-C to exit hw_server application




INFO: To connect to this hw_server instance use url: TCP:127.0.0.1:3121



tcfchan#0
targets -set -filter {name =~"*APU*"}

rst -system

fpga -file C:/zcu111_bit/tests/ZCU111/bitstream/level_shifters.bit
initializing  0%    0MB   0.0MB/s  ??:?? ETA  3%    1MB   2.1MB/s  ??:?? ETA  5%    1MB   1.9MB/s  ??:?? ETA  8%    2MB   1.8MB/s  ??:?? ETA 10%    3MB   1.4MB/s  ??:?? ETA 13%    4MB   1.4MB/s  00:20 ETA 15%    5MB   1.5MB/s  00:19 ETA 18%    5MB   1.5MB/s  00:18 ETA 20%    6MB   1.5MB/s  00:17 ETA 23%    7MB   1.4MB/s  00:18 ETA 26%    8MB   1.4MB/s  00:17 ETA 28%    9MB   1.4MB/s  00:16 ETA 31%   10MB   1.4MB/s  00:15 ETA 33%   11MB   1.4MB/s  00:15 ETA 36%   11MB   1.4MB/s  00:15 ETA 39%   12MB   1.4MB/s  00:14 ETA 41%   13MB   1.4MB/s  00:13 ETA 44%   14MB   1.4MB/s  00:13 ETA 46%   15MB   1.4MB/s  00:12 ETA 49%   16MB   1.4MB/s  00:11 ETA 51%   17MB   1.4MB/s  00:10 ETA 54%   17MB   1.4MB/s  00:10 ETA 56%   18MB   1.5MB/s  00:09 ETA 59%   19MB   1.5MB/s  00:09 ETA 62%   20MB   1.5MB/s  00:08 ETA 64%   21MB   1.5MB/s  00:07 ETA 67%   22MB   1.5MB/s  00:07 ETA 69%   22MB   1.5MB/s  00:06 ETA 72%   23MB   1.5MB/s  00:06 ETA 75%   24MB   1.5MB/s  00:05 ETA 77%   25MB   1.5MB/s  00:04 ETA 80%   26MB   1.5MB/s  00:04 ETA 82%   27MB   1.5MB/s  00:03 ETA 85%   28MB   1.5MB/s  00:03 ETA 88%   28MB   1.5MB/s  00:02 ETA 90%   29MB   1.5MB/s  00:02 ETA 93%   30MB   1.5MB/s  00:01 ETA 95%   31MB   1.5MB/s  00:00 ETA 98%   32MB   1.5MB/s  00:00 ETA100%   32MB   1.5MB/s  00:21    

source C:/zcu111_bit/tests/ZCU111/tcl/level_shifters_psu_init.tcl

psu_init

psu_ps_pl_isolation_removal

psu_ps_pl_reset_config

targets -set -filter {name =~"*A53*0"}

rst -processor

dow C:/zcu111_bit/tests/ZCU111/elf/level_shifters.elf
Downloading Program -- C:/zcu111_bit/tests/ZCU111/elf/level_shifters.elf
	section, .text: 0xfffc0000 - 0xfffc4693
	section, .init: 0xfffc46c0 - 0xfffc46f3
	section, .fini: 0xfffc4700 - 0xfffc4733
	section, .note.gnu.build-id: 0xfffc4734 - 0xfffc4757
	section, .rodata: 0xfffc4758 - 0xfffc4a87
	section, .rodata1: 0xfffc4a88 - 0xfffc4abf
	section, .sdata2: 0xfffc4ac0 - 0xfffc4abf
	section, .sbss2: 0xfffc4ac0 - 0xfffc4abf
	section, .data: 0xfffc4ac0 - 0xfffc53b7
	section, .data1: 0xfffc53b8 - 0xfffc53bf
	section, .ctors: 0xfffc53c0 - 0xfffc53bf
	section, .dtors: 0xfffc53c0 - 0xfffc53bf
	section, .eh_frame: 0xfffc53c0 - 0xfffc53c3
	section, .mmu_tbl0: 0xfffc6000 - 0xfffc600f
	section, .mmu_tbl1: 0xfffc7000 - 0xfffc8fff
	section, .mmu_tbl2: 0xfffc9000 - 0xfffccfff
	section, .preinit_array: 0xfffcd000 - 0xfffccfff
	section, .init_array: 0xfffcd000 - 0xfffcd007
	section, .fini_array: 0xfffcd008 - 0xfffcd047
	section, .sdata: 0xfffcd048 - 0xfffcd07f
	section, .sbss: 0xfffcd080 - 0xfffcd07f
	section, .tdata: 0xfffcd080 - 0xfffcd07f
	section, .tbss: 0xfffcd080 - 0xfffcd07f
	section, .bss: 0xfffcd080 - 0xfffcd0ff
	section, .heap: 0xfffcd100 - 0xfffcf0ff
	section, .stack: 0xfffcf100 - 0xfffd20ff
  0%    0MB   0.0MB/s  ??:?? ETA100%    0MB   0.2MB/s  00:00    
Setting PC to Program Start Address 0xfffc0000
Successfully downloaded C:/zcu111_bit/tests/ZCU111/elf/level_shifters.elf

con

after 1000
Instructions:
Type the MIO two digit number and then type the value you wish to set it to.
Follow this by the 'return' key to signify the end of the command (or reset)
Example "340\r" or "341\r" will set MIO 34 accordingly
There are 8 available MIOs:
32, 33, 34, 35, 36, 37, 38, and 13

Now listening to UART Commands for Level Shifters...

step finished 

Entering step: 6


Info: This step started at: 2018-06-13 17:35:06
Writing: '\x1b'
Writing: '\x08'
[('', 'GPD\r24\r00', '', ''), ('', 'GPD\r25\r00', '', '')]Writing: '\t'
:RWriting: 'GPD\r24\r00\r\t'
GPD2400:PWriting: 'GPD\r25\r00\r\t'
'\x00\r\n!! Press ESC to enter System Controller mode.\r\n:R\r\x08:R\r\r:R\r\r:R\r\x08:R\rGPD\r24\r00\r:P\r'GPD2500:P
Entering step: 7


Info: This step started at: 2018-06-13 17:35:13
Writing: '320\r331\r340\r351\r360\r371\r380\r131\r'

Entering step: 8


Info: This step started at: 2018-06-13 17:35:14
Writing: '\x1b'
320 - Success
331 - Success
340 - Success
351 - Success
360 - Success
371 - Success
380 - Success
131 - Success
Writing: '\x08'
[('', 'GPR\r11', '', ''), ('', 'GPR\r24', '', ''), ('', 'GPR\r25', '', '')]Writing: '\t'
:RWriting: 'GPR\r11\r\t'
GPR11:P2AWriting: 'GPR\r24\r\t'
GPR24:P00Writing: 'GPR\r25\r\t'
GPR25:P01'\x00\r\n!! Press ESC to enter System Controller mode.\r\n:R\r\x08:R\r\r:R\r\r:R\r\x08:R\rGPD\r24\r00\r:P\rGPD\r25\r00\r:P\r\x08:R\rGPR\r11\r:P\r2A\rGPR\r24\r:P\r00\rGPR\r25\r:P\r01\r'
Entering step: 9


Info: This step started at: 2018-06-13 17:35:22
Writing: '321\r330\r341\r350\r361\r370\r381\r130\r'

Entering step: 10


Info: This step started at: 2018-06-13 17:35:23
321 - Success
330 - Success
341 - Success
350 - Success
361 - Success
370 - Success
381 - Success
130 - Success
Writing: '\x1b'
Writing: '\x08'
[('', 'GPR\r11', '', ''), ('', 'GPR\r24', '', ''), ('', 'GPR\r25', '', '')]Writing: '\t'
:RWriting: 'GPR\r11\r\t'
GPR11:P15Writing: 'GPR\r24\r\t'
GPR24:P01Writing: 'GPR\r25\r\t'
GPR25:P00'\x00\r\n!! Press ESC to enter System Controller mode.\r\n:R\r\x08:R\r\r:R\r\r:R\r\x08:R\rGPD\r24\r00\r:P\rGPD\r25\r00\r:P\r\x08:R\rGPR\r11\r:P\r2A\rGPR\r24\r:P\r00\rGPR\r25\r:P\r01\r\x08:R\rGPR\r11\r:P\r15\rGPR\r24\r:P\r01\rGPR\r25\r:P\r00\r'
step finished 

Info: Result for step 0: Pass
step finished 

Info: Result for step 1: Pass
Info: Result for step 2: Pass
Info: Result for step 3: Pass
Info: Result for step 4: Pass
Info: Result for step 5: Pass
Info: Result for step 6: Pass
Info: Result for step 7: Pass
Info: Result for step 8: Pass
Info: Result for step 9: Pass
Info: Result for step 10: Pass

Info: The test took 0 hours, 01 minutes, and 25 seconds. 0:01:25

Info: ZCU111 SETUP test started...

Info: The test will take 0 hours, 06 minutes, and 55 seconds. 0:06:55

Entering step: 0


Info: This step started at: 2018-06-13 17:35:35

Entering step: 1


Info: This step started at: 2018-06-13 17:35:35

C:\zcu111_bit\tests\ZCU111>cd bat\ 

C:\zcu111_bit\tests\ZCU111\bat>ezoutlet.exe reset 192.168.0.12 
 step finished 

Entering step: 2


Info: This step started at: 2018-06-13 17:35:39

!! Press ESC to enter System Controller mode.

****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source {tcl\five_second_delay.tcl}
# after 5000
INFO: [Common 17-206] Exiting Vivado at Wed Jun 13 17:35:57 2018...
step finished 

Entering step: 3


Info: This step started at: 2018-06-13 17:35:57
Writing: '\x1b'
:RWriting: '\x08'
[('', 'IW0\r75\r04', '', ''), ('', 'IW0\r45\r0003', '', ''), ('', 'IW0\r45\r2014', '', ''), ('', 'IW0\r45\r24FFFF', '', ''), ('', 'IW0\r45\r0140', '', ''), ('', 'DLY\rC350', '', ''), ('', 'IW0\r45\r21cd1c', '', ''), ('', 'DLY\rC350', '', ''), ('', 'IW0\r45\r0180', '', ''), ('', 'DLY\rC350', '', ''), ('', 'IW0\r75\r00', '', '')]Writing: '\t'
:RWriting: 'IW0\r75\r04\r\t'
IW07504:PWriting: 'IW0\r45\r0003\r\t'
IW0450003:PWriting: 'IW0\r45\r2014\r\t'
IW0452014:PWriting: 'IW0\r45\r24FFFF\r\t'
IW04524FFFF:PWriting: 'IW0\r45\r0140\r\t'
IW0450140:PWriting: 'DLY\rC350\r\t'
DLYC350:PWriting: 'IW0\r45\r21cd1c\r\t'
IW04521cd1c:PWriting: 'DLY\rC350\r\t'
DLYC350:PWriting: 'IW0\r45\r0180\r\t'
IW0450180:PWriting: 'DLY\rC350\r\t'
DLYC350:PWriting: 'IW0\r75\r00\r\t'
'\x00\r\n!! Press ESC to enter System Controller mode.\r\n:R\r\x08:R\rIW0\r75\r04\r:P\rIW0\r45\r0003\r:P\rIW0\r45\r2014\r:P\rIW0\r45\r24FFFF\r:P\rIW0\r45\r0140\r:P\rDLY\rC350\r:P\rIW0\r45\r21cd1c\r:P\rDLY\rC350\r:P\rIW0\r45\r0180\r:P\rDLY\rC350\r:P\r'IW07500:P
Entering step: 4


Info: This step started at: 2018-06-13 17:36:18
Writing: '\x1b'
Writing: '\x08'
[('', 'IW1\r74\r10', '', ''), ('', 'IW1\r68\r010B', '', ''), ('', 'IW1\r68\r24C0', '', ''), ('', 'IW1\r68\r2504', '', ''), ('', 'IW1\r68\r0105', '', ''), ('', 'IW1\r68\r4001', '', ''), ('', 'IW1\r68\r0100', '', ''), ('', 'IW1\r68\r0B68', '', ''), ('', 'IW1\r68\r1603', '', ''), ('', 'IW1\r68\r17DC', '', ''), ('', 'IW1\r68\r18BB', '', ''), ('', 'IW1\r68\r19DD', '', ''), ('', 'IW1\r68\r1ADF', '', ''), ('', 'IW1\r68\r2002', '', ''), ('', 'IW1\r68\r2B02', '', ''), ('', 'IW1\r68\r2C04', '', ''), ('', 'IW1\r68\r323B', '', ''), ('', 'IW1\r68\r3A02', '', ''), ('', 'IW1\r68\r3E40', '', ''), ('', 'IW1\r68\r3F44', '', ''), ('', 'IW1\r68\r4004', '', ''), ('', 'IW1\r68\r430A', '', ''), ('', 'IW1\r68\r450C', '', ''), ('', 'IW1\r68\r4832', '', ''), ('', 'IW1\r68\r4C32', '', ''), ('', 'IW1\r68\r4F05', '', ''), ('', 'IW1\r68\r500F', '', ''), ('', 'IW1\r68\r5303', '', ''), ('', 'IW1\r68\r5703', '', ''), ('', 'IW1\r68\r5910', '', ''), ('', 'IW1\r68\r622F', '', ''), ('', 'IW1\r68\r63A1', '', ''), ('', 'IW1\r68\r64BD', '', ''), ('', 'IW1\r68\r9202', '', ''), ('', 'IW1\r68\r93A0', '', ''), ('', 'IW1\r68\r9680', '', ''), ('', 'IW1\r68\r9860', '', ''), ('', 'IW1\r68\r9A02', '', ''), ('', 'IW1\r68\r9B60', '', ''), ('', 'IW1\r68\r9D08', '', ''), ('', 'IW1\r68\r9E40', '', ''), ('', 'IW1\r68\rA020', '', ''), ('', 'IW1\r68\rA9A0', '', ''), ('', 'IW1\r68\rAA61', '', ''), ('', 'IW1\r68\rE521', '', ''), ('', 'IW1\r68\rEA0A', '', ''), ('', 'IW1\r68\rEB60', '', ''), ('', 'IW1\r68\r0101', '', ''), ('', 'IW1\r68\r0201', '', ''), ('', 'IW1\r68\r0302', '', ''), ('', 'IW1\r68\r0409', '', ''), ('', 'IW1\r68\r053E', '', ''), ('', 'IW1\r68\r0618', '', ''), ('', 'IW1\r68\r0701', '', ''), ('', 'IW1\r68\r0801', '', ''), ('', 'IW1\r68\r0909', '', ''), ('', 'IW1\r68\r0A3E', '', ''), ('', 'IW1\r68\r0B18', '', ''), ('', 'IW1\r68\r0C02', '', ''), ('', 'IW1\r68\r0D06', '', ''), ('', 'IW1\r68\r0E09', '', ''), ('', 'IW1\r68\r0F3B', '', ''), ('', 'IW1\r68\r1029', '', ''), ('', 'IW1\r68\r1102', '', ''), ('', 'IW1\r68\r1201', '', ''), ('', 'IW1\r68\r1309', '', ''), ('', 'IW1\r68\r143B', '', ''), ('', 'IW1\r68\r1528', '', ''), ('', 'IW1\r68\r1602', '', ''), ('', 'IW1\r68\r1701', '', ''), ('', 'IW1\r68\r1809', '', ''), ('', 'IW1\r68\r193B', '', ''), ('', 'IW1\r68\r1A28', '', ''), ('', 'IW1\r68\r1B02', '', ''), ('', 'IW1\r68\r1C01', '', ''), ('', 'IW1\r68\r1D09', '', ''), ('', 'IW1\r68\r1E3B', '', ''), ('', 'IW1\r68\r1F28', '', ''), ('', 'IW1\r68\r2002', '', ''), ('', 'IW1\r68\r2101', '', ''), ('', 'IW1\r68\r2209', '', ''), ('', 'IW1\r68\r233B', '', ''), ('', 'IW1\r68\r2428', '', ''), ('', 'IW1\r68\r2502', '', ''), ('', 'IW1\r68\r2601', '', ''), ('', 'IW1\r68\r2709', '', ''), ('', 'IW1\r68\r283B', '', ''), ('', 'IW1\r68\r2928', '', ''), ('', 'IW1\r68\r2A02', '', ''), ('', 'IW1\r68\r2B01', '', ''), ('', 'IW1\r68\r2C09', '', ''), ('', 'IW1\r68\r2D3B', '', ''), ('', 'IW1\r68\r2E28', '', ''), ('', 'IW1\r68\r2F02', '', ''), ('', 'IW1\r68\r3001', '', ''), ('', 'IW1\r68\r3109', '', ''), ('', 'IW1\r68\r323B', '', ''), ('', 'IW1\r68\r3328', '', ''), ('', 'IW1\r68\r3402', '', ''), ('', 'IW1\r68\r3501', '', ''), ('', 'IW1\r68\r3609', '', ''), ('', 'IW1\r68\r373B', '', ''), ('', 'IW1\r68\r3828', '', ''), ('', 'IW1\r68\r3902', '', ''), ('', 'IW1\r68\r3A01', '', ''), ('', 'IW1\r68\r3B09', '', ''), ('', 'IW1\r68\r3C3B', '', ''), ('', 'IW1\r68\r3D28', '', ''), ('', 'IW1\r68\r3E02', '', ''), ('', 'IW1\r68\r4140', '', ''), ('', 'IW1\r68\r42FF', '', ''), ('', 'IW1\r68\r0102', '', ''), ('', 'IW1\r68\r1C05', '', ''), ('', 'IW1\r68\r2201', '', ''), ('', 'IW1\r68\r310B', '', ''), ('', 'IW1\r68\r320B', '', ''), ('', 'IW1\r68\r330B', '', ''), ('', 'IW1\r68\r340B', '', ''), ('', 'IW1\r68\r3A01', '', ''), ('', 'IW1\r68\r3EF0', '', ''), ('', 'IW1\r68\r4702', '', ''), ('', 'IW1\r68\r6B5A', '', ''), ('', 'IW1\r68\r6C43', '', ''), ('', 'IW1\r68\r6D55', '', ''), ('', 'IW1\r68\r6E31', '', ''), ('', 'IW1\r68\r6F31', '', ''), ('', 'IW1\r68\r7031', '', ''), ('', 'IW1\r68\r923F', '', ''), ('', 'IW1\r68\r93FF', '', ''), ('', 'IW1\r68\r94B8', '', ''), ('', 'IW1\r68\r9602', '', ''), ('', 'IW1\r68\r9702', '', ''), ('', 'IW1\r68\r9902', '', ''), ('', 'IW1\r68\r9DFA', '', ''), ('', 'IW1\r68\r9E01', '', ''), ('', 'IW1\r68\rA9CC', '', ''), ('', 'IW1\r68\rAA04', '', ''), ('', 'IW1\r68\rB7FF', '', ''), ('', 'IW1\r68\r0103', '', ''), ('', 'IW1\r68\r060C', '', ''), ('', 'IW1\r68\r0A50', '', ''), ('', 'IW1\r68\r0BC3', '', ''), ('', 'IW1\r68\r1124', '', ''), ('', 'IW1\r68\r1550', '', ''), ('', 'IW1\r68\r16C3', '', ''), ('', 'IW1\r68\r0104', '', ''), ('', 'IW1\r68\r212B', '', ''), ('', 'IW1\r68\r2201', '', ''), ('', 'IW1\r68\r2B01', '', ''), ('', 'IW1\r68\r2C0F', '', ''), ('', 'IW1\r68\r2D03', '', ''), ('', 'IW1\r68\r3304', '', ''), ('', 'IW1\r68\r3501', '', ''), ('', 'IW1\r68\r3606', '', ''), ('', 'IW1\r68\r3D0A', '', ''), ('', 'IW1\r68\r3E06', '', ''), ('', 'IW1\r68\r9B18', '', ''), ('', 'IW1\r68\r9C4C', '', ''), ('', 'IW1\r68\rA420', '', ''), ('', 'IW1\r68\r0105', '', ''), ('', 'IW1\r68\r0811', '', ''), ('', 'IW1\r68\r0920', '', ''), ('', 'IW1\r68\r0A0C', '', ''), ('', 'IW1\r68\r0B0B', '', ''), ('', 'IW1\r68\r0C1F', '', ''), ('', 'IW1\r68\r0D3F', '', ''), ('', 'IW1\r68\r0E14', '', ''), ('', 'IW1\r68\r0F28', '', ''), ('', 'IW1\r68\r1009', '', ''), ('', 'IW1\r68\r1108', '', ''), ('', 'IW1\r68\r121F', '', ''), ('', 'IW1\r68\r133F', '', ''), ('', 'IW1\r68\r1980', '', ''), ('', 'IW1\r68\r1A04', '', ''), ('', 'IW1\r68\r1FC8', '', ''), ('', 'IW1\r68\r211B', '', ''), ('', 'IW1\r68\r2A05', '', ''), ('', 'IW1\r68\r2B01', '', ''), ('', 'IW1\r68\r2C87', '', ''), ('', 'IW1\r68\r2D03', '', ''), ('', 'IW1\r68\r2E19', '', ''), ('', 'IW1\r68\r2F19', '', ''), ('', 'IW1\r68\r3242', '', ''), ('', 'IW1\r68\r3303', '', ''), ('', 'IW1\r68\r3604', '', ''), ('', 'IW1\r68\r3A01', '', ''), ('', 'IW1\r68\r3B03', '', ''), ('', 'IW1\r68\r3D04', '', ''), ('', 'IW1\r68\r3E02', '', ''), ('', 'IW1\r68\r8806', '', ''), ('', 'IW1\r68\r890D', '', ''), ('', 'IW1\r68\r8B72', '', ''), ('', 'IW1\r68\r8C56', '', ''), ('', 'IW1\r68\r9B7A', '', ''), ('', 'IW1\r68\r9C8C', '', ''), ('', 'IW1\r68\r9D11', '', ''), ('', 'IW1\r68\r9E22', '', ''), ('', 'IW1\r68\r9F0C', '', ''), ('', 'IW1\r68\rA00B', '', ''), ('', 'IW1\r68\rA11F', '', ''), ('', 'IW1\r68\rA23F', '', ''), ('', 'IW1\r68\rA408', '', ''), ('', 'IW1\r68\rA603', '', ''), ('', 'IW1\r68\rAC09', '', ''), ('', 'IW1\r68\rADE7', '', ''), ('', 'IW1\r68\rAE45', '', ''), ('', 'IW1\r68\rB1DD', '', ''), ('', 'IW1\r68\rB202', '', ''), ('', 'IW1\r68\r0108', '', ''), ('', 'IW1\r68\r0235', '', ''), ('', 'IW1\r68\r0304', '', ''), ('', 'IW1\r68\r0401', '', ''), ('', 'IW1\r68\r0109', '', ''), ('', 'IW1\r68\r0E02', '', ''), ('', 'IW1\r68\r4944', '', ''), ('', 'IW1\r68\r4A04', '', ''), ('', 'IW1\r68\r4E49', '', ''), ('', 'IW1\r68\r4FF2', '', ''), ('', 'IW1\r68\r010A', '', ''), ('', 'IW1\r68\r0303', '', ''), ('', 'IW1\r68\r0503', '', ''), ('', 'IW1\r68\r010B', '', ''), ('', 'IW1\r68\r440F', '', ''), ('', 'IW1\r68\r470B', '', ''), ('', 'IW1\r68\r480B', '', ''), ('', 'IW1\r68\r4A1C', '', ''), ('', 'IW1\r68\r57F0', '', ''), ('', 'IW1\r68\r010C', '', ''), ('', 'IW1\r68\r0203', '', ''), ('', 'IW1\r68\r0304', '', ''), ('', 'IW1\r68\r0701', '', ''), ('', 'IW1\r68\r0801', '', ''), ('', 'IW1\r68\r0105', '', ''), ('', 'IW1\r68\r1401', '', ''), ('', 'IW1\r68\r0100', '', ''), ('', 'IW1\r68\r1C01', '', ''), ('', 'IW1\r68\r0105', '', ''), ('', 'IW1\r68\r4000', '', ''), ('', 'IW1\r68\r010B', '', ''), ('', 'IW1\r68\r24C3', '', ''), ('', 'IW1\r68\r2506', '', ''), ('', 'IW1\r74\r00', '', '')]Writing: '\t'
:RWriting: 'IW1\r74\r10\r\t'
IW17410:PWriting: 'IW1\r68\r010B\r\t'
IW168010B:PWriting: 'IW1\r68\r24C0\r\t'
IW16824C0:PWriting: 'IW1\r68\r2504\r\t'
IW1682504:PWriting: 'IW1\r68\r0105\r\t'
IW1680105:PWriting: 'IW1\r68\r4001\r\t'
IW1684001:PWriting: 'IW1\r68\r0100\r\t'
IW1680100:PWriting: 'IW1\r68\r0B68\r\t'
IW1680B68:PWriting: 'IW1\r68\r1603\r\t'
IW1681603:PWriting: 'IW1\r68\r17DC\r\t'
IW16817DC:PWriting: 'IW1\r68\r18BB\r\t'
IW16818BB:PWriting: 'IW1\r68\r19DD\r\t'
IW16819DD:PWriting: 'IW1\r68\r1ADF\r\t'
IW1681ADF:PWriting: 'IW1\r68\r2002\r\t'
IW1682002:PWriting: 'IW1\r68\r2B02\r\t'
IW1682B02:PWriting: 'IW1\r68\r2C04\r\t'
IW1682C04:PWriting: 'IW1\r68\r323B\r\t'
IW168323B:PWriting: 'IW1\r68\r3A02\r\t'
IW1683A02:PWriting: 'IW1\r68\r3E40\r\t'
IW1683E40:PWriting: 'IW1\r68\r3F44\r\t'
IW1683F44:PWriting: 'IW1\r68\r4004\r\t'
IW1684004:PWriting: 'IW1\r68\r430A\r\t'
IW168430A:PWriting: 'IW1\r68\r450C\r\t'
IW168450C:PWriting: 'IW1\r68\r4832\r\t'
IW1684832:PWriting: 'IW1\r68\r4C32\r\t'
IW1684C32:PWriting: 'IW1\r68\r4F05\r\t'
IW1684F05:PWriting: 'IW1\r68\r500F\r\t'
IW168500F:PWriting: 'IW1\r68\r5303\r\t'
IW1685303:PWriting: 'IW1\r68\r5703\r\t'
IW1685703:PWriting: 'IW1\r68\r5910\r\t'
IW1685910:PWriting: 'IW1\r68\r622F\r\t'
IW168622F:PWriting: 'IW1\r68\r63A1\r\t'
IW16863A1:PWriting: 'IW1\r68\r64BD\r\t'
IW16864BD:PWriting: 'IW1\r68\r9202\r\t'
IW1689202:PWriting: 'IW1\r68\r93A0\r\t'
IW16893A0:PWriting: 'IW1\r68\r9680\r\t'
IW1689680:PWriting: 'IW1\r68\r9860\r\t'
IW1689860:PWriting: 'IW1\r68\r9A02\r\t'
IW1689A02:PWriting: 'IW1\r68\r9B60\r\t'
IW1689B60:PWriting: 'IW1\r68\r9D08\r\t'
IW1689D08:PWriting: 'IW1\r68\r9E40\r\t'
IW1689E40:PWriting: 'IW1\r68\rA020\r\t'
IW168A020:PWriting: 'IW1\r68\rA9A0\r\t'
IW168A9A0:PWriting: 'IW1\r68\rAA61\r\t'
IW168AA61:PWriting: 'IW1\r68\rE521\r\t'
IW168E521:PWriting: 'IW1\r68\rEA0A\r\t'
IW168EA0A:PWriting: 'IW1\r68\rEB60\r\t'
IW168EB60:PWriting: 'IW1\r68\r0101\r\t'
IW1680101:PWriting: 'IW1\r68\r0201\r\t'
IW1680201:PWriting: 'IW1\r68\r0302\r\t'
IW1680302:PWriting: 'IW1\r68\r0409\r\t'
IW1680409:PWriting: 'IW1\r68\r053E\r\t'
IW168053E:PWriting: 'IW1\r68\r0618\r\t'
IW1680618:PWriting: 'IW1\r68\r0701\r\t'
IW1680701:PWriting: 'IW1\r68\r0801\r\t'
IW1680801:PWriting: 'IW1\r68\r0909\r\t'
IW1680909:PWriting: 'IW1\r68\r0A3E\r\t'
IW1680A3E:PWriting: 'IW1\r68\r0B18\r\t'
IW1680B18:PWriting: 'IW1\r68\r0C02\r\t'
IW1680C02:PWriting: 'IW1\r68\r0D06\r\t'
IW1680D06:PWriting: 'IW1\r68\r0E09\r\t'
IW1680E09:PWriting: 'IW1\r68\r0F3B\r\t'
IW1680F3B:PWriting: 'IW1\r68\r1029\r\t'
IW1681029:PWriting: 'IW1\r68\r1102\r\t'
IW1681102:PWriting: 'IW1\r68\r1201\r\t'
IW1681201:PWriting: 'IW1\r68\r1309\r\t'
IW1681309:PWriting: 'IW1\r68\r143B\r\t'
IW168143B:PWriting: 'IW1\r68\r1528\r\t'
IW1681528:PWriting: 'IW1\r68\r1602\r\t'
IW1681602:PWriting: 'IW1\r68\r1701\r\t'
IW1681701:PWriting: 'IW1\r68\r1809\r\t'
IW1681809:PWriting: 'IW1\r68\r193B\r\t'
IW168193B:PWriting: 'IW1\r68\r1A28\r\t'

Stopping all tests...
IW1681A28:PWriting: 'IW1\r68\r1B02\r\t'
IW1681B02:PWriting: 'IW1\r68\r1C01\r\t'
IW1681C01:PWriting: 'IW1\r68\r1D09\r\t'
IW1681D09:PWriting: 'IW1\r68\r1E3B\r\t'
IW1681E3B:PWriting: 'IW1\r68\r1F28\r\t'
IW1681F28:PWriting: 'IW1\r68\r2002\r\t'
IW1682002:PWriting: 'IW1\r68\r2101\r\t'
IW1682101:PWriting: 'IW1\r68\r2209\r\t'
IW1682209:PWriting: 'IW1\r68\r233B\r\t'
IW168233B:PWriting: 'IW1\r68\r2428\r\t'
IW1682428:PWriting: 'IW1\r68\r2502\r\t'
IW1682502:PWriting: 'IW1\r68\r2601\r\t'
IW1682601:PWriting: 'IW1\r68\r2709\r\t'
IW1682709:PWriting: 'IW1\r68\r283B\r\t'
IW168283B:PWriting: 'IW1\r68\r2928\r\t'
IW1682928:PWriting: 'IW1\r68\r2A02\r\t'
IW1682A02:PWriting: 'IW1\r68\r2B01\r\t'
IW1682B01:PWriting: 'IW1\r68\r2C09\r\t'
IW1682C09:PWriting: 'IW1\r68\r2D3B\r\t'
IW1682D3B:PWriting: 'IW1\r68\r2E28\r\t'
IW1682E28:PWriting: 'IW1\r68\r2F02\r\t'
IW1682F02:PWriting: 'IW1\r68\r3001\r\t'
IW1683001:PWriting: 'IW1\r68\r3109\r\t'
IW1683109:PWriting: 'IW1\r68\r323B\r\t'
IW168323B:PWriting: 'IW1\r68\r3328\r\t'
IW1683328:PWriting: 'IW1\r68\r3402\r\t'
IW1683402:PWriting: 'IW1\r68\r3501\r\t'
IW1683501:PWriting: 'IW1\r68\r3609\r\t'
IW1683609:PWriting: 'IW1\r68\r373B\r\t'
IW168373B:PWriting: 'IW1\r68\r3828\r\t'
IW1683828:PWriting: 'IW1\r68\r3902\r\t'
IW1683902:PWriting: 'IW1\r68\r3A01\r\t'
IW1683A01:PWriting: 'IW1\r68\r3B09\r\t'
IW1683B09:PWriting: 'IW1\r68\r3C3B\r\t'
IW1683C3B:PWriting: 'IW1\r68\r3D28\r\t'
IW1683D28:PWriting: 'IW1\r68\r3E02\r\t'
IW1683E02:PWriting: 'IW1\r68\r4140\r\t'
IW1684140:PWriting: 'IW1\r68\r42FF\r\t'
IW16842FF:PWriting: 'IW1\r68\r0102\r\t'
IW1680102:PWriting: 'IW1\r68\r1C05\r\t'
IW1681C05:PWriting: 'IW1\r68\r2201\r\t'
IW1682201:PWriting: 'IW1\r68\r310B\r\t'
IW168310B:PWriting: 'IW1\r68\r320B\r\t'
IW168320B:PWriting: 'IW1\r68\r330B\r\t'
IW168330B:PWriting: 'IW1\r68\r340B\r\t'
IW168340B:PWriting: 'IW1\r68\r3A01\r\t'
IW1683A01:PWriting: 'IW1\r68\r3EF0\r\t'
IW1683EF0:PWriting: 'IW1\r68\r4702\r\t'
IW1684702:PWriting: 'IW1\r68\r6B5A\r\t'
IW1686B5A:PWriting: 'IW1\r68\r6C43\r\t'
IW1686C43:PWriting: 'IW1\r68\r6D55\r\t'
IW1686D55:PWriting: 'IW1\r68\r6E31\r\t'
IW1686E31:PWriting: 'IW1\r68\r6F31\r\t'
IW1686F31:PWriting: 'IW1\r68\r7031\r\t'
IW1687031:PWriting: 'IW1\r68\r923F\r\t'
IW168923F:PWriting: 'IW1\r68\r93FF\r\t'
IW16893FF:PWriting: 'IW1\r68\r94B8\r\t'
IW16894B8:PWriting: 'IW1\r68\r9602\r\t'
IW1689602:PWriting: 'IW1\r68\r9702\r\t'
IW1689702:PWriting: 'IW1\r68\r9902\r\t'
IW1689902:PWriting: 'IW1\r68\r9DFA\r\t'
IW1689DFA:PWriting: 'IW1\r68\r9E01\r\t'
IW1689E01:PWriting: 'IW1\r68\rA9CC\r\t'
IW168A9CC:PWriting: 'IW1\r68\rAA04\r\t'
IW168AA04:PWriting: 'IW1\r68\rB7FF\r\t'
IW168B7FF:PWriting: 'IW1\r68\r0103\r\t'
IW1680103:PWriting: 'IW1\r68\r060C\r\t'
IW168060C:PWriting: 'IW1\r68\r0A50\r\t'
IW1680A50:PWriting: 'IW1\r68\r0BC3\r\t'
IW1680BC3:PWriting: 'IW1\r68\r1124\r\t'
IW1681124:PWriting: 'IW1\r68\r1550\r\t'
IW1681550:PWriting: 'IW1\r68\r16C3\r\t'
IW16816C3:PWriting: 'IW1\r68\r0104\r\t'
IW1680104:PWriting: 'IW1\r68\r212B\r\t'
IW168212B:PWriting: 'IW1\r68\r2201\r\t'
IW1682201:PWriting: 'IW1\r68\r2B01\r\t'
IW1682B01:PWriting: 'IW1\r68\r2C0F\r\t'
IW1682C0F:PWriting: 'IW1\r68\r2D03\r\t'
IW1682D03:PWriting: 'IW1\r68\r3304\r\t'
IW1683304:PWriting: 'IW1\r68\r3501\r\t'
IW1683501:PWriting: 'IW1\r68\r3606\r\t'
IW1683606:PWriting: 'IW1\r68\r3D0A\r\t'
IW1683D0A:PWriting: 'IW1\r68\r3E06\r\t'
IW1683E06:PWriting: 'IW1\r68\r9B18\r\t'
IW1689B18:PWriting: 'IW1\r68\r9C4C\r\t'
IW1689C4C:PWriting: 'IW1\r68\rA420\r\t'
IW168A420:PWriting: 'IW1\r68\r0105\r\t'
IW1680105:PWriting: 'IW1\r68\r0811\r\t'
IW1680811:PWriting: 'IW1\r68\r0920\r\t'
IW1680920:PWriting: 'IW1\r68\r0A0C\r\t'
IW1680A0C:PWriting: 'IW1\r68\r0B0B\r\t'
IW1680B0B:PWriting: 'IW1\r68\r0C1F\r\t'
IW1680C1F:PWriting: 'IW1\r68\r0D3F\r\t'
IW1680D3F:PWriting: 'IW1\r68\r0E14\r\t'
IW1680E14:PWriting: 'IW1\r68\r0F28\r\t'
IW1680F28:PWriting: 'IW1\r68\r1009\r\t'
IW1681009:PWriting: 'IW1\r68\r1108\r\t'
IW1681108:PWriting: 'IW1\r68\r121F\r\t'
IW168121F:PWriting: 'IW1\r68\r133F\r\t'
IW168133F:PWriting: 'IW1\r68\r1980\r\t'
IW1681980:PWriting: 'IW1\r68\r1A04\r\t'
IW1681A04:PWriting: 'IW1\r68\r1FC8\r\t'
IW1681FC8:PWriting: 'IW1\r68\r211B\r\t'
IW168211B:PWriting: 'IW1\r68\r2A05\r\t'
IW1682A05:PWriting: 'IW1\r68\r2B01\r\t'
IW1682B01:PWriting: 'IW1\r68\r2C87\r\t'
IW1682C87:PWriting: 'IW1\r68\r2D03\r\t'
IW1682D03:PWriting: 'IW1\r68\r2E19\r\t'
IW1682E19:PWriting: 'IW1\r68\r2F19\r\t'
IW1682F19:PWriting: 'IW1\r68\r3242\r\t'
IW1683242:PWriting: 'IW1\r68\r3303\r\t'
IW1683303:PWriting: 'IW1\r68\r3604\r\t'
IW1683604:PWriting: 'IW1\r68\r3A01\r\t'
IW1683A01:PWriting: 'IW1\r68\r3B03\r\t'
IW1683B03:PWriting: 'IW1\r68\r3D04\r\t'
IW1683D04:PWriting: 'IW1\r68\r3E02\r\t'
IW1683E02:PWriting: 'IW1\r68\r8806\r\t'
IW1688806:PWriting: 'IW1\r68\r890D\r\t'
IW168890D:PWriting: 'IW1\r68\r8B72\r\t'
IW1688B72:PWriting: 'IW1\r68\r8C56\r\t'
IW1688C56:PWriting: 'IW1\r68\r9B7A\r\t'
IW1689B7A:PWriting: 'IW1\r68\r9C8C\r\t'
IW1689C8C:PWriting: 'IW1\r68\r9D11\r\t'
IW1689D11:PWriting: 'IW1\r68\r9E22\r\t'
IW1689E22:PWriting: 'IW1\r68\r9F0C\r\t'
IW1689F0C:PWriting: 'IW1\r68\rA00B\r\t'
IW168A00B:PWriting: 'IW1\r68\rA11F\r\t'
IW168A11F:PWriting: 'IW1\r68\rA23F\r\t'
IW168A23F:PWriting: 'IW1\r68\rA408\r\t'
IW168A408:PWriting: 'IW1\r68\rA603\r\t'
IW168A603:PWriting: 'IW1\r68\rAC09\r\t'
IW168AC09:PWriting: 'IW1\r68\rADE7\r\t'
IW168ADE7:PWriting: 'IW1\r68\rAE45\r\t'
IW168AE45:PWriting: 'IW1\r68\rB1DD\r\t'
IW168B1DD:PWriting: 'IW1\r68\rB202\r\t'
IW168B202:PWriting: 'IW1\r68\r0108\r\t'
IW1680108:PWriting: 'IW1\r68\r0235\r\t'
IW1680235:PWriting: 'IW1\r68\r0304\r\t'
IW1680304:PWriting: 'IW1\r68\r0401\r\t'
IW1680401:PWriting: 'IW1\r68\r0109\r\t'
IW1680109:PWriting: 'IW1\r68\r0E02\r\t'
IW1680E02:PWriting: 'IW1\r68\r4944\r\t'
IW1684944:PWriting: 'IW1\r68\r4A04\r\t'
IW1684A04:PWriting: 'IW1\r68\r4E49\r\t'
IW1684E49:PWriting: 'IW1\r68\r4FF2\r\t'
IW1684FF2:PWriting: 'IW1\r68\r010A\r\t'
IW168010A:PWriting: 'IW1\r68\r0303\r\t'
IW1680303:PWriting: 'IW1\r68\r0503\r\t'
IW1680503:PWriting: 'IW1\r68\r010B\r\t'
IW168010B:PWriting: 'IW1\r68\r440F\r\t'
IW168440F:PWriting: 'IW1\r68\r470B\r\t'
IW168470B:PWriting: 'IW1\r68\r480B\r\t'
IW168480B:PWriting: 'IW1\r68\r4A1C\r\t'
IW1684A1C:PWriting: 'IW1\r68\r57F0\r\t'
IW16857F0:PWriting: 'IW1\r68\r010C\r\t'
IW168010C:PWriting: 'IW1\r68\r0203\r\t'
IW1680203:PWriting: 'IW1\r68\r0304\r\t'
IW1680304:PWriting: 'IW1\r68\r0701\r\t'
IW1680701:PWriting: 'IW1\r68\r0801\r\t'
IW1680801:PWriting: 'IW1\r68\r0105\r\t'
IW1680105:PWriting: 'IW1\r68\r1401\r\t'
IW1681401:PWriting: 'IW1\r68\r0100\r\t'
IW1680100:PWriting: 'IW1\r68\r1C01\r\t'
IW1681C01:PWriting: 'IW1\r68\r0105\r\t'
IW1680105:PWriting: 'IW1\r68\r4000\r\t'
IW1684000:PWriting: 'IW1\r68\r010B\r\t'
IW168010B:PWriting: 'IW1\r68\r24C3\r\t'
IW16824C3:PWriting: 'IW1\r68\r2506\r\t'
IW1682506:PWriting: 'IW1\r74\r00\r\t'
'\x00\r\n!! Press ESC to enter System Controller mode.\r\n:R\r\x08:R\rIW0\r75\r04\r:P\rIW0\r45\r0003\r:P\rIW0\r45\r2014\r:P\rIW0\r45\r24FFFF\r:P\rIW0\r45\r0140\r:P\rDLY\rC350\r:P\rIW0\r45\r21cd1c\r:P\rDLY\rC350\r:P\rIW0\r45\r0180\r:P\rDLY\rC350\r:P\rIW0\r75\r00\r:P\r\x08:R\rIW1\r74\r10\r:P\rIW1\r68\r010B\r:P\rIW1\r68\r24C0\r:P\rIW1\r68\r2504\r:P\rIW1\r68\r0105\r:P\rIW1\r68\r4001\r:P\rIW1\r68\r0100\r:P\rIW1\r68\r0B68\r:P\rIW1\r68\r1603\r:P\rIW1\r68\r17DC\r:P\rIW1\r68\r18BB\r:P\rIW1\r68\r19DD\r:P\rIW1\r68\r1ADF\r:P\rIW1\r68\r2002\r:P\rIW1\r68\r2B02\r:P\rIW1\r68\r2C04\r:P\rIW1\r68\r323B\r:P\rIW1\r68\r3A02\r:P\rIW1\r68\r3E40\r:P\rIW1\r68\r3F44\r:P\rIW1\r68\r4004\r:P\rIW1\r68\r430A\r:P\rIW1\r68\r450C\r:P\rIW1\r68\r4832\r:P\rIW1\r68\r4C32\r:P\rIW1\r68\r4F05\r:P\rIW1\r68\r500F\r:P\rIW1\r68\r5303\r:P\rIW1\r68\r5703\r:P\rIW1\r68\r5910\r:P\rIW1\r68\r622F\r:P\rIW1\r68\r63A1\r:P\rIW1\r68\r64BD\r:P\rIW1\r68\r9202\r:P\rIW1\r68\r93A0\r:P\rIW1\r68\r9680\r:P\rIW1\r68\r9860\r:P\rIW1\r68\r9A02\r:P\rIW1\r68\r9B60\r:P\rIW1\r68\r9D08\r:P\rIW1\r68\r9E40\r:P\rIW1\r68\rA020\r:P\rIW1\r68\rA9A0\r:P\rIW1\r68\rAA61\r:P\rIW1\r68\rE521\r:P\rIW1\r68\rEA0A\r:P\rIW1\r68\rEB60\r:P\rIW1\r68\r0101\r:P\rIW1\r68\r0201\r:P\rIW1\r68\r0302\r:P\rIW1\r68\r0409\r:P\rIW1\r68\r053E\r:P\rIW1\r68\r0618\r:P\rIW1\r68\r0701\r:P\rIW1\r68\r0801\r:P\rIW1\r68\r0909\r:P\rIW1\r68\r0A3E\r:P\rIW1\r68\r0B18\r:P\rIW1\r68\r0C02\r:P\rIW1\r68\r0D06\r:P\rIW1\r68\r0E09\r:P\rIW1\r68\r0F3B\r:P\rIW1\r68\r1029\r:P\rIW1\r68\r1102\r:P\rIW1\r68\r1201\r:P\rIW1\r68\r1309\r:P\rIW1\r68\r143B\r:P\rIW1\r68\r1528\r:P\rIW1\r68\r1602\r:P\rIW1\r68\r1701\r:P\rIW1\r68\r1809\r:P\rIW1\r68\r193B\r:P\rIW1\r68\r1A28\r:P\rIW1\r68\r1B02\r:P\rIW1\r68\r1C01\r:P\rIW1\r68\r1D09\r:P\rIW1\r68\r1E3B\r:P\rIW1\r68\r1F28\r:P\rIW1\r68\r2002\r:P\rIW1\r68\r2101\r:P\rIW1\r68\r2209\r:P\rIW1\r68\r233B\r:P\rIW1\r68\r2428\r:P\rIW1\r68\r2502\r:P\rIW1\r68\r2601\r:P\rIW1\r68\r2709\r:P\rIW1\r68\r283B\r:P\rIW1\r68\r2928\r:P\rIW1\r68\r2A02\r:P\rIW1\r68\r2B01\r:P\rIW1\r68\r2C09\r:P\rIW1\r68\r2D3B\r:P\rIW1\r68\r2E28\r:P\rIW1\r68\r2F02\r:P\rIW1\r68\r3001\r:P\rIW1\r68\r3109\r:P\rIW1\r68\r323B\r:P\rIW1\r68\r3328\r:P\rIW1\r68\r3402\r:P\rIW1\r68\r3501\r:P\rIW1\r68\r3609\r:P\rIW1\r68\r373B\r:P\rIW1\r68\r3828\r:P\rIW1\r68\r3902\r:P\rIW1\r68\r3A01\r:P\rIW1\r68\r3B09\r:P\rIW1\r68\r3C3B\r:P\rIW1\r68\r3D28\r:P\rIW1\r68\r3E02\r:P\rIW1\r68\r4140\r:P\rIW1\r68\r42FF\r:P\rIW1\r68\r0102\r:P\rIW1\r68\r1C05\r:P\rIW1\r68\r2201\r:P\rIW1\r68\r310B\r:P\rIW1\r68\r320B\r:P\rIW1\r68\r330B\r:P\rIW1\r68\r340B\r:P\rIW1\r68\r3A01\r:P\rIW1\r68\r3EF0\r:P\rIW1\r68\r4702\r:P\rIW1\r68\r6B5A\r:P\rIW1\r68\r6C43\r:P\rIW1\r68\r6D55\r:P\rIW1\r68\r6E31\r:P\rIW1\r68\r6F31\r:P\rIW1\r68\r7031\r:P\rIW1\r68\r923F\r:P\rIW1\r68\r93FF\r:P\rIW1\r68\r94B8\r:P\rIW1\r68\r9602\r:P\rIW1\r68\r9702\r:P\rIW1\r68\r9902\r:P\rIW1\r68\r9DFA\r:P\rIW1\r68\r9E01\r:P\rIW1\r68\rA9CC\r:P\rIW1\r68\rAA04\r:P\rIW1\r68\rB7FF\r:P\rIW1\r68\r0103\r:P\rIW1\r68\r060C\r:P\rIW1\r68\r0A50\r:P\rIW1\r68\r0BC3\r:P\rIW1\r68\r1124\r:P\rIW1\r68\r1550\r:P\rIW1\r68\r16C3\r:P\rIW1\r68\r0104\r:P\rIW1\r68\r212B\r:P\rIW1\r68\r2201\r:P\rIW1\r68\r2B01\r:P\rIW1\r68\r2C0F\r:P\rIW1\r68\r2D03\r:P\rIW1\r68\r3304\r:P\rIW1\r68\r3501\r:P\rIW1\r68\r3606\r:P\rIW1\r68\r3D0A\r:P\rIW1\r68\r3E06\r:P\rIW1\r68\r9B18\r:P\rIW1\r68\r9C4C\r:P\rIW1\r68\rA420\r:P\rIW1\r68\r0105\r:P\rIW1\r68\r0811\r:P\rIW1\r68\r0920\r:P\rIW1\r68\r0A0C\r:P\rIW1\r68\r0B0B\r:P\rIW1\r68\r0C1F\r:P\rIW1\r68\r0D3F\r:P\rIW1\r68\r0E14\r:P\rIW1\r68\r0F28\r:P\rIW1\r68\r1009\r:P\rIW1\r68\r1108\r:P\rIW1\r68\r121F\r:P\rIW1\r68\r133F\r:P\rIW1\r68\r1980\r:P\rIW1\r68\r1A04\r:P\rIW1\r68\r1FC8\r:P\rIW1\r68\r211B\r:P\rIW1\r68\r2A05\r:P\rIW1\r68\r2B01\r:P\rIW1\r68\r2C87\r:P\rIW1\r68\r2D03\r:P\rIW1\r68\r2E19\r:P\rIW1\r68\r2F19\r:P\rIW1\r68\r3242\r:P\rIW1\r68\r3303\r:P\rIW1\r68\r3604\r:P\rIW1\r68\r3A01\r:P\rIW1\r68\r3B03\r:P\rIW1\r68\r3D04\r:P\rIW1\r68\r3E02\r:P\rIW1\r68\r8806\r:P\rIW1\r68\r890D\r:P\rIW1\r68\r8B72\r:P\rIW1\r68\r8C56\r:P\rIW1\r68\r9B7A\r:P\rIW1\r68\r9C8C\r:P\rIW1\r68\r9D11\r:P\rIW1\r68\r9E22\r:P\rIW1\r68\r9F0C\r:P\rIW1\r68\rA00B\r:P\rIW1\r68\rA11F\r:P\rIW1\r68\rA23F\r:P\rIW1\r68\rA408\r:P\rIW1\r68\rA603\r:P\rIW1\r68\rAC09\r:P\rIW1\r68\rADE7\r:P\rIW1\r68\rAE45\r:P\rIW1\r68\rB1DD\r:P\rIW1\r68\rB202\r:P\rIW1\r68\r0108\r:P\rIW1\r68\r0235\r:P\rIW1\r68\r0304\r:P\rIW1\r68\r0401\r:P\rIW1\r68\r0109\r:P\rIW1\r68\r0E02\r:P\rIW1\r68\r4944\r:P\rIW1\r68\r4A04\r:P\rIW1\r68\r4E49\r:P\rIW1\r68\r4FF2\r:P\rIW1\r68\r010A\r:P\rIW1\r68\r0303\r:P\rIW1\r68\r0503\r:P\rIW1\r68\r010B\r:P\rIW1\r68\r440F\r:P\rIW1\r68\r470B\r:P\rIW1\r68\r480B\r:P\rIW1\r68\r4A1C\r:P\rIW1\r68\r57F0\r:P\rIW1\r68\r010C\r:P\rIW1\r68\r0203\r:P\rIW1\r68\r0304\r:P\rIW1\r68\r0701\r:P\rIW1\r68\r0801\r:P\rIW1\r68\r0105\r:P\rIW1\r68\r1401\r:P\rIW1\r68\r0100\r:P\rIW1\r68\r1C01\r:P\rIW1\r68\r0105\r:P\rIW1\r68\r4000\r:P\rIW1\r68\r010B\r:P\rIW1\r68\r24C3\r:P\rIW1\r68\r2506\r:P\r'IW17400:P
step finished 
the expression:(.*)MSP v1.50 I2C Bridge v1.50

Error: Could not find regular expression in step 0 of test 7 - "(.*)MSP v1.50 I2C Bridge v1.50"

Info: Result for step 0: Fail
Info: Result for step 1: Pass
Info: Result for step 2: Pass
Info: Result for step 3: Fail
Info: The test took 0 hours, 06 minutes, and 50 seconds. 0:06:50

Info: XM107 CARD TEST test started...

Info: The test will take 0 hours, 00 minutes, and 36 seconds. 0:00:36

Entering step: 0


Info: This step started at: 2018-06-13 17:42:30

Entering step: 1


Info: This step started at: 2018-06-13 17:42:30

C:\zcu111_bit\tests\ZCU111>cd bat\ 

C:\zcu111_bit\tests\ZCU111\bat>ezoutlet.exe reset 192.168.0.12 
 step finished 

Entering step: 2


Info: This step started at: 2018-06-13 17:42:33

!! Press ESC to enter System Controller mode.

****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source {tcl\five_second_delay.tcl}
# after 5000
INFO: [Common 17-206] Exiting Vivado at Wed Jun 13 17:42:52 2018...
step finished 

Entering step: 3


Info: This step started at: 2018-06-13 17:42:52
Writing: '\x1b'
:RWriting: '\x08'
[('<setmux:1:75:01>', '', '', ''), ('<readeeprom:1:50:00:40>', '', '', ''), ('<wait:0.3>', '', '', ''), ('<interpeeprom>', '', '', ''), ('<setmux:1:74:00>', '', '', '')]Writing: '\t'
:RWriting: 'IW1\r75\r01\r\t'
IW17501:PWriting: 'IW1\r50\r00\r\tIR1\r50\r40\r\t'
IW15000:PIR15040:P01000001000A00F401090040EC87C653616D746563CD464D432B204C6F6F706261636BC0CE504342412D3139343139352D3031DA323031362D31312D30392031Writing: 'IW1\r74\r00\r\t'
IW17400:Pu'\x00\r\n!! Press ESC to enter System Controller mode.\r\n:R\r\x08:R\rIW1\r75\r01\r:P\rIW1\r50\r00\r:P\rIR1\r50\r40\r:P\r01000001000A00F401090040EC87C653616D746563CD464D432B204C6F6F706261636BC0CE504342412D3139343139352D3031DA323031362D31312D30392031\rINTERP[\x01\x00\x00\x01\x00\n\x00\x01\t\x00@SamtecFMC+ LoopbackPCBA-194195-012016-11-09 1]IW1\r74\r00\r:P\r'
step finished 

Info: Result for step 0: Pass
Info: Result for step 1: Pass
Info: Result for step 2: Pass
Info: Result for step 3: Pass

Info: The test took 0 hours, 00 minutes, and 40 seconds. 0:00:40

Info: Run All button pressed, running through all of the checked tests 1 time.

Info: The runall will take 0 hours, 32 minutes, and 44 seconds. 0:32:44

Info: ZCU111 SETUP test started...

Info: The test will take 0 hours, 06 minutes, and 55 seconds. 0:06:55

Entering step: 0


Info: This step started at: 2018-06-13 17:44:28

Entering step: 1


Info: This step started at: 2018-06-13 17:44:28

C:\zcu111_bit\tests\ZCU111>cd bat\ 

C:\zcu111_bit\tests\ZCU111\bat>ezoutlet.exe reset 192.168.0.12 
 step finished 

Entering step: 2


Info: This step started at: 2018-06-13 17:44:32

!! Press ESC to enter System Controller mode.

****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source {tcl\five_second_delay.tcl}
# after 5000
INFO: [Common 17-206] Exiting Vivado at Wed Jun 13 17:44:50 2018...
step finished 

Entering step: 3


Info: This step started at: 2018-06-13 17:44:50
Writing: '\x1b'
:RWriting: '\x08'
[('', 'IW0\r75\r04', '', ''), ('', 'IW0\r45\r0003', '', ''), ('', 'IW0\r45\r2014', '', ''), ('', 'IW0\r45\r24FFFF', '', ''), ('', 'IW0\r45\r0140', '', ''), ('', 'DLY\rC350', '', ''), ('', 'IW0\r45\r21cd1c', '', ''), ('', 'DLY\rC350', '', ''), ('', 'IW0\r45\r0180', '', ''), ('', 'DLY\rC350', '', ''), ('', 'IW0\r75\r00', '', '')]Writing: '\t'
:RWriting: 'IW0\r75\r04\r\t'
IW07504:PWriting: 'IW0\r45\r0003\r\t'
IW0450003:PWriting: 'IW0\r45\r2014\r\t'
IW0452014:PWriting: 'IW0\r45\r24FFFF\r\t'
IW04524FFFF:PWriting: 'IW0\r45\r0140\r\t'
IW0450140:PWriting: 'DLY\rC350\r\t'
DLYC350:PWriting: 'IW0\r45\r21cd1c\r\t'
IW04521cd1c:PWriting: 'DLY\rC350\r\t'
DLYC350:PWriting: 'IW0\r45\r0180\r\t'
IW0450180:PWriting: 'DLY\rC350\r\t'
DLYC350:PWriting: 'IW0\r75\r00\r\t'
'\x00\r\n!! Press ESC to enter System Controller mode.\r\n:R\r\x08:R\rIW0\r75\r04\r:P\rIW0\r45\r0003\r:P\rIW0\r45\r2014\r:P\rIW0\r45\r24FFFF\r:P\rIW0\r45\r0140\r:P\rDLY\rC350\r:P\rIW0\r45\r21cd1c\r:P\rDLY\rC350\r:P\rIW0\r45\r0180\r:P\rDLY\rC350\r:P\r'IW07500:P
Entering step: 4


Info: This step started at: 2018-06-13 17:45:10
Writing: '\x1b'
Writing: '\x08'
[('', 'IW1\r74\r10', '', ''), ('', 'IW1\r68\r010B', '', ''), ('', 'IW1\r68\r24C0', '', ''), ('', 'IW1\r68\r2504', '', ''), ('', 'IW1\r68\r0105', '', ''), ('', 'IW1\r68\r4001', '', ''), ('', 'IW1\r68\r0100', '', ''), ('', 'IW1\r68\r0B68', '', ''), ('', 'IW1\r68\r1603', '', ''), ('', 'IW1\r68\r17DC', '', ''), ('', 'IW1\r68\r18BB', '', ''), ('', 'IW1\r68\r19DD', '', ''), ('', 'IW1\r68\r1ADF', '', ''), ('', 'IW1\r68\r2002', '', ''), ('', 'IW1\r68\r2B02', '', ''), ('', 'IW1\r68\r2C04', '', ''), ('', 'IW1\r68\r323B', '', ''), ('', 'IW1\r68\r3A02', '', ''), ('', 'IW1\r68\r3E40', '', ''), ('', 'IW1\r68\r3F44', '', ''), ('', 'IW1\r68\r4004', '', ''), ('', 'IW1\r68\r430A', '', ''), ('', 'IW1\r68\r450C', '', ''), ('', 'IW1\r68\r4832', '', ''), ('', 'IW1\r68\r4C32', '', ''), ('', 'IW1\r68\r4F05', '', ''), ('', 'IW1\r68\r500F', '', ''), ('', 'IW1\r68\r5303', '', ''), ('', 'IW1\r68\r5703', '', ''), ('', 'IW1\r68\r5910', '', ''), ('', 'IW1\r68\r622F', '', ''), ('', 'IW1\r68\r63A1', '', ''), ('', 'IW1\r68\r64BD', '', ''), ('', 'IW1\r68\r9202', '', ''), ('', 'IW1\r68\r93A0', '', ''), ('', 'IW1\r68\r9680', '', ''), ('', 'IW1\r68\r9860', '', ''), ('', 'IW1\r68\r9A02', '', ''), ('', 'IW1\r68\r9B60', '', ''), ('', 'IW1\r68\r9D08', '', ''), ('', 'IW1\r68\r9E40', '', ''), ('', 'IW1\r68\rA020', '', ''), ('', 'IW1\r68\rA9A0', '', ''), ('', 'IW1\r68\rAA61', '', ''), ('', 'IW1\r68\rE521', '', ''), ('', 'IW1\r68\rEA0A', '', ''), ('', 'IW1\r68\rEB60', '', ''), ('', 'IW1\r68\r0101', '', ''), ('', 'IW1\r68\r0201', '', ''), ('', 'IW1\r68\r0302', '', ''), ('', 'IW1\r68\r0409', '', ''), ('', 'IW1\r68\r053E', '', ''), ('', 'IW1\r68\r0618', '', ''), ('', 'IW1\r68\r0701', '', ''), ('', 'IW1\r68\r0801', '', ''), ('', 'IW1\r68\r0909', '', ''), ('', 'IW1\r68\r0A3E', '', ''), ('', 'IW1\r68\r0B18', '', ''), ('', 'IW1\r68\r0C02', '', ''), ('', 'IW1\r68\r0D06', '', ''), ('', 'IW1\r68\r0E09', '', ''), ('', 'IW1\r68\r0F3B', '', ''), ('', 'IW1\r68\r1029', '', ''), ('', 'IW1\r68\r1102', '', ''), ('', 'IW1\r68\r1201', '', ''), ('', 'IW1\r68\r1309', '', ''), ('', 'IW1\r68\r143B', '', ''), ('', 'IW1\r68\r1528', '', ''), ('', 'IW1\r68\r1602', '', ''), ('', 'IW1\r68\r1701', '', ''), ('', 'IW1\r68\r1809', '', ''), ('', 'IW1\r68\r193B', '', ''), ('', 'IW1\r68\r1A28', '', ''), ('', 'IW1\r68\r1B02', '', ''), ('', 'IW1\r68\r1C01', '', ''), ('', 'IW1\r68\r1D09', '', ''), ('', 'IW1\r68\r1E3B', '', ''), ('', 'IW1\r68\r1F28', '', ''), ('', 'IW1\r68\r2002', '', ''), ('', 'IW1\r68\r2101', '', ''), ('', 'IW1\r68\r2209', '', ''), ('', 'IW1\r68\r233B', '', ''), ('', 'IW1\r68\r2428', '', ''), ('', 'IW1\r68\r2502', '', ''), ('', 'IW1\r68\r2601', '', ''), ('', 'IW1\r68\r2709', '', ''), ('', 'IW1\r68\r283B', '', ''), ('', 'IW1\r68\r2928', '', ''), ('', 'IW1\r68\r2A02', '', ''), ('', 'IW1\r68\r2B01', '', ''), ('', 'IW1\r68\r2C09', '', ''), ('', 'IW1\r68\r2D3B', '', ''), ('', 'IW1\r68\r2E28', '', ''), ('', 'IW1\r68\r2F02', '', ''), ('', 'IW1\r68\r3001', '', ''), ('', 'IW1\r68\r3109', '', ''), ('', 'IW1\r68\r323B', '', ''), ('', 'IW1\r68\r3328', '', ''), ('', 'IW1\r68\r3402', '', ''), ('', 'IW1\r68\r3501', '', ''), ('', 'IW1\r68\r3609', '', ''), ('', 'IW1\r68\r373B', '', ''), ('', 'IW1\r68\r3828', '', ''), ('', 'IW1\r68\r3902', '', ''), ('', 'IW1\r68\r3A01', '', ''), ('', 'IW1\r68\r3B09', '', ''), ('', 'IW1\r68\r3C3B', '', ''), ('', 'IW1\r68\r3D28', '', ''), ('', 'IW1\r68\r3E02', '', ''), ('', 'IW1\r68\r4140', '', ''), ('', 'IW1\r68\r42FF', '', ''), ('', 'IW1\r68\r0102', '', ''), ('', 'IW1\r68\r1C05', '', ''), ('', 'IW1\r68\r2201', '', ''), ('', 'IW1\r68\r310B', '', ''), ('', 'IW1\r68\r320B', '', ''), ('', 'IW1\r68\r330B', '', ''), ('', 'IW1\r68\r340B', '', ''), ('', 'IW1\r68\r3A01', '', ''), ('', 'IW1\r68\r3EF0', '', ''), ('', 'IW1\r68\r4702', '', ''), ('', 'IW1\r68\r6B5A', '', ''), ('', 'IW1\r68\r6C43', '', ''), ('', 'IW1\r68\r6D55', '', ''), ('', 'IW1\r68\r6E31', '', ''), ('', 'IW1\r68\r6F31', '', ''), ('', 'IW1\r68\r7031', '', ''), ('', 'IW1\r68\r923F', '', ''), ('', 'IW1\r68\r93FF', '', ''), ('', 'IW1\r68\r94B8', '', ''), ('', 'IW1\r68\r9602', '', ''), ('', 'IW1\r68\r9702', '', ''), ('', 'IW1\r68\r9902', '', ''), ('', 'IW1\r68\r9DFA', '', ''), ('', 'IW1\r68\r9E01', '', ''), ('', 'IW1\r68\rA9CC', '', ''), ('', 'IW1\r68\rAA04', '', ''), ('', 'IW1\r68\rB7FF', '', ''), ('', 'IW1\r68\r0103', '', ''), ('', 'IW1\r68\r060C', '', ''), ('', 'IW1\r68\r0A50', '', ''), ('', 'IW1\r68\r0BC3', '', ''), ('', 'IW1\r68\r1124', '', ''), ('', 'IW1\r68\r1550', '', ''), ('', 'IW1\r68\r16C3', '', ''), ('', 'IW1\r68\r0104', '', ''), ('', 'IW1\r68\r212B', '', ''), ('', 'IW1\r68\r2201', '', ''), ('', 'IW1\r68\r2B01', '', ''), ('', 'IW1\r68\r2C0F', '', ''), ('', 'IW1\r68\r2D03', '', ''), ('', 'IW1\r68\r3304', '', ''), ('', 'IW1\r68\r3501', '', ''), ('', 'IW1\r68\r3606', '', ''), ('', 'IW1\r68\r3D0A', '', ''), ('', 'IW1\r68\r3E06', '', ''), ('', 'IW1\r68\r9B18', '', ''), ('', 'IW1\r68\r9C4C', '', ''), ('', 'IW1\r68\rA420', '', ''), ('', 'IW1\r68\r0105', '', ''), ('', 'IW1\r68\r0811', '', ''), ('', 'IW1\r68\r0920', '', ''), ('', 'IW1\r68\r0A0C', '', ''), ('', 'IW1\r68\r0B0B', '', ''), ('', 'IW1\r68\r0C1F', '', ''), ('', 'IW1\r68\r0D3F', '', ''), ('', 'IW1\r68\r0E14', '', ''), ('', 'IW1\r68\r0F28', '', ''), ('', 'IW1\r68\r1009', '', ''), ('', 'IW1\r68\r1108', '', ''), ('', 'IW1\r68\r121F', '', ''), ('', 'IW1\r68\r133F', '', ''), ('', 'IW1\r68\r1980', '', ''), ('', 'IW1\r68\r1A04', '', ''), ('', 'IW1\r68\r1FC8', '', ''), ('', 'IW1\r68\r211B', '', ''), ('', 'IW1\r68\r2A05', '', ''), ('', 'IW1\r68\r2B01', '', ''), ('', 'IW1\r68\r2C87', '', ''), ('', 'IW1\r68\r2D03', '', ''), ('', 'IW1\r68\r2E19', '', ''), ('', 'IW1\r68\r2F19', '', ''), ('', 'IW1\r68\r3242', '', ''), ('', 'IW1\r68\r3303', '', ''), ('', 'IW1\r68\r3604', '', ''), ('', 'IW1\r68\r3A01', '', ''), ('', 'IW1\r68\r3B03', '', ''), ('', 'IW1\r68\r3D04', '', ''), ('', 'IW1\r68\r3E02', '', ''), ('', 'IW1\r68\r8806', '', ''), ('', 'IW1\r68\r890D', '', ''), ('', 'IW1\r68\r8B72', '', ''), ('', 'IW1\r68\r8C56', '', ''), ('', 'IW1\r68\r9B7A', '', ''), ('', 'IW1\r68\r9C8C', '', ''), ('', 'IW1\r68\r9D11', '', ''), ('', 'IW1\r68\r9E22', '', ''), ('', 'IW1\r68\r9F0C', '', ''), ('', 'IW1\r68\rA00B', '', ''), ('', 'IW1\r68\rA11F', '', ''), ('', 'IW1\r68\rA23F', '', ''), ('', 'IW1\r68\rA408', '', ''), ('', 'IW1\r68\rA603', '', ''), ('', 'IW1\r68\rAC09', '', ''), ('', 'IW1\r68\rADE7', '', ''), ('', 'IW1\r68\rAE45', '', ''), ('', 'IW1\r68\rB1DD', '', ''), ('', 'IW1\r68\rB202', '', ''), ('', 'IW1\r68\r0108', '', ''), ('', 'IW1\r68\r0235', '', ''), ('', 'IW1\r68\r0304', '', ''), ('', 'IW1\r68\r0401', '', ''), ('', 'IW1\r68\r0109', '', ''), ('', 'IW1\r68\r0E02', '', ''), ('', 'IW1\r68\r4944', '', ''), ('', 'IW1\r68\r4A04', '', ''), ('', 'IW1\r68\r4E49', '', ''), ('', 'IW1\r68\r4FF2', '', ''), ('', 'IW1\r68\r010A', '', ''), ('', 'IW1\r68\r0303', '', ''), ('', 'IW1\r68\r0503', '', ''), ('', 'IW1\r68\r010B', '', ''), ('', 'IW1\r68\r440F', '', ''), ('', 'IW1\r68\r470B', '', ''), ('', 'IW1\r68\r480B', '', ''), ('', 'IW1\r68\r4A1C', '', ''), ('', 'IW1\r68\r57F0', '', ''), ('', 'IW1\r68\r010C', '', ''), ('', 'IW1\r68\r0203', '', ''), ('', 'IW1\r68\r0304', '', ''), ('', 'IW1\r68\r0701', '', ''), ('', 'IW1\r68\r0801', '', ''), ('', 'IW1\r68\r0105', '', ''), ('', 'IW1\r68\r1401', '', ''), ('', 'IW1\r68\r0100', '', ''), ('', 'IW1\r68\r1C01', '', ''), ('', 'IW1\r68\r0105', '', ''), ('', 'IW1\r68\r4000', '', ''), ('', 'IW1\r68\r010B', '', ''), ('', 'IW1\r68\r24C3', '', ''), ('', 'IW1\r68\r2506', '', ''), ('', 'IW1\r74\r00', '', '')]Writing: '\t'
:RWriting: 'IW1\r74\r10\r\t'
IW17410:PWriting: 'IW1\r68\r010B\r\t'
IW168010B:PWriting: 'IW1\r68\r24C0\r\t'
IW16824C0:PWriting: 'IW1\r68\r2504\r\t'
IW1682504:PWriting: 'IW1\r68\r0105\r\t'
IW1680105:PWriting: 'IW1\r68\r4001\r\t'
IW1684001:PWriting: 'IW1\r68\r0100\r\t'
IW1680100:PWriting: 'IW1\r68\r0B68\r\t'
IW1680B68:PWriting: 'IW1\r68\r1603\r\t'
IW1681603:PWriting: 'IW1\r68\r17DC\r\t'
IW16817DC:PWriting: 'IW1\r68\r18BB\r\t'
IW16818BB:PWriting: 'IW1\r68\r19DD\r\t'
IW16819DD:PWriting: 'IW1\r68\r1ADF\r\t'
IW1681ADF:PWriting: 'IW1\r68\r2002\r\t'
IW1682002:PWriting: 'IW1\r68\r2B02\r\t'
IW1682B02:PWriting: 'IW1\r68\r2C04\r\t'
IW1682C04:PWriting: 'IW1\r68\r323B\r\t'
IW168323B:PWriting: 'IW1\r68\r3A02\r\t'
IW1683A02:PWriting: 'IW1\r68\r3E40\r\t'
IW1683E40:PWriting: 'IW1\r68\r3F44\r\t'
IW1683F44:PWriting: 'IW1\r68\r4004\r\t'
IW1684004:PWriting: 'IW1\r68\r430A\r\t'
IW168430A:PWriting: 'IW1\r68\r450C\r\t'
IW168450C:PWriting: 'IW1\r68\r4832\r\t'
IW1684832:PWriting: 'IW1\r68\r4C32\r\t'
IW1684C32:PWriting: 'IW1\r68\r4F05\r\t'
IW1684F05:PWriting: 'IW1\r68\r500F\r\t'
IW168500F:PWriting: 'IW1\r68\r5303\r\t'
IW1685303:PWriting: 'IW1\r68\r5703\r\t'
IW1685703:PWriting: 'IW1\r68\r5910\r\t'
IW1685910:PWriting: 'IW1\r68\r622F\r\t'
IW168622F:PWriting: 'IW1\r68\r63A1\r\t'
IW16863A1:PWriting: 'IW1\r68\r64BD\r\t'
IW16864BD:PWriting: 'IW1\r68\r9202\r\t'
IW1689202:PWriting: 'IW1\r68\r93A0\r\t'
IW16893A0:PWriting: 'IW1\r68\r9680\r\t'
IW1689680:PWriting: 'IW1\r68\r9860\r\t'
IW1689860:PWriting: 'IW1\r68\r9A02\r\t'
IW1689A02:PWriting: 'IW1\r68\r9B60\r\t'
IW1689B60:PWriting: 'IW1\r68\r9D08\r\t'
IW1689D08:PWriting: 'IW1\r68\r9E40\r\t'
IW1689E40:PWriting: 'IW1\r68\rA020\r\t'
IW168A020:PWriting: 'IW1\r68\rA9A0\r\t'
IW168A9A0:PWriting: 'IW1\r68\rAA61\r\t'
IW168AA61:PWriting: 'IW1\r68\rE521\r\t'
IW168E521:PWriting: 'IW1\r68\rEA0A\r\t'
IW168EA0A:PWriting: 'IW1\r68\rEB60\r\t'
IW168EB60:PWriting: 'IW1\r68\r0101\r\t'
IW1680101:PWriting: 'IW1\r68\r0201\r\t'
IW1680201:PWriting: 'IW1\r68\r0302\r\t'
IW1680302:PWriting: 'IW1\r68\r0409\r\t'
IW1680409:PWriting: 'IW1\r68\r053E\r\t'
IW168053E:PWriting: 'IW1\r68\r0618\r\t'
IW1680618:PWriting: 'IW1\r68\r0701\r\t'
IW1680701:PWriting: 'IW1\r68\r0801\r\t'
IW1680801:PWriting: 'IW1\r68\r0909\r\t'
IW1680909:PWriting: 'IW1\r68\r0A3E\r\t'
IW1680A3E:PWriting: 'IW1\r68\r0B18\r\t'
IW1680B18:PWriting: 'IW1\r68\r0C02\r\t'
IW1680C02:PWriting: 'IW1\r68\r0D06\r\t'
IW1680D06:PWriting: 'IW1\r68\r0E09\r\t'
IW1680E09:PWriting: 'IW1\r68\r0F3B\r\t'
IW1680F3B:PWriting: 'IW1\r68\r1029\r\t'
IW1681029:PWriting: 'IW1\r68\r1102\r\t'
IW1681102:PWriting: 'IW1\r68\r1201\r\t'
IW1681201:PWriting: 'IW1\r68\r1309\r\t'
IW1681309:PWriting: 'IW1\r68\r143B\r\t'
IW168143B:PWriting: 'IW1\r68\r1528\r\t'
IW1681528:PWriting: 'IW1\r68\r1602\r\t'
IW1681602:PWriting: 'IW1\r68\r1701\r\t'
IW1681701:PWriting: 'IW1\r68\r1809\r\t'
IW1681809:PWriting: 'IW1\r68\r193B\r\t'
IW168193B:PWriting: 'IW1\r68\r1A28\r\t'
IW1681A28:PWriting: 'IW1\r68\r1B02\r\t'
IW1681B02:PWriting: 'IW1\r68\r1C01\r\t'
IW1681C01:PWriting: 'IW1\r68\r1D09\r\t'
IW1681D09:PWriting: 'IW1\r68\r1E3B\r\t'
IW1681E3B:PWriting: 'IW1\r68\r1F28\r\t'
IW1681F28:PWriting: 'IW1\r68\r2002\r\t'
IW1682002:PWriting: 'IW1\r68\r2101\r\t'
IW1682101:PWriting: 'IW1\r68\r2209\r\t'
IW1682209:PWriting: 'IW1\r68\r233B\r\t'
IW168233B:PWriting: 'IW1\r68\r2428\r\t'
IW1682428:PWriting: 'IW1\r68\r2502\r\t'
IW1682502:PWriting: 'IW1\r68\r2601\r\t'
IW1682601:PWriting: 'IW1\r68\r2709\r\t'
IW1682709:PWriting: 'IW1\r68\r283B\r\t'
IW168283B:PWriting: 'IW1\r68\r2928\r\t'
IW1682928:PWriting: 'IW1\r68\r2A02\r\t'
IW1682A02:PWriting: 'IW1\r68\r2B01\r\t'
IW1682B01:PWriting: 'IW1\r68\r2C09\r\t'
IW1682C09:PWriting: 'IW1\r68\r2D3B\r\t'
IW1682D3B:PWriting: 'IW1\r68\r2E28\r\t'
IW1682E28:PWriting: 'IW1\r68\r2F02\r\t'
IW1682F02:PWriting: 'IW1\r68\r3001\r\t'
IW1683001:PWriting: 'IW1\r68\r3109\r\t'
IW1683109:PWriting: 'IW1\r68\r323B\r\t'
IW168323B:PWriting: 'IW1\r68\r3328\r\t'
IW1683328:PWriting: 'IW1\r68\r3402\r\t'
IW1683402:PWriting: 'IW1\r68\r3501\r\t'
IW1683501:PWriting: 'IW1\r68\r3609\r\t'
IW1683609:PWriting: 'IW1\r68\r373B\r\t'
IW168373B:PWriting: 'IW1\r68\r3828\r\t'
IW1683828:PWriting: 'IW1\r68\r3902\r\t'
IW1683902:PWriting: 'IW1\r68\r3A01\r\t'
IW1683A01:PWriting: 'IW1\r68\r3B09\r\t'
IW1683B09:PWriting: 'IW1\r68\r3C3B\r\t'
IW1683C3B:PWriting: 'IW1\r68\r3D28\r\t'
IW1683D28:PWriting: 'IW1\r68\r3E02\r\t'
IW1683E02:PWriting: 'IW1\r68\r4140\r\t'
IW1684140:PWriting: 'IW1\r68\r42FF\r\t'
IW16842FF:PWriting: 'IW1\r68\r0102\r\t'
IW1680102:PWriting: 'IW1\r68\r1C05\r\t'
IW1681C05:PWriting: 'IW1\r68\r2201\r\t'
IW1682201:PWriting: 'IW1\r68\r310B\r\t'
IW168310B:PWriting: 'IW1\r68\r320B\r\t'
IW168320B:PWriting: 'IW1\r68\r330B\r\t'
IW168330B:PWriting: 'IW1\r68\r340B\r\t'
IW168340B:PWriting: 'IW1\r68\r3A01\r\t'
IW1683A01:PWriting: 'IW1\r68\r3EF0\r\t'
IW1683EF0:PWriting: 'IW1\r68\r4702\r\t'
IW1684702:PWriting: 'IW1\r68\r6B5A\r\t'
IW1686B5A:PWriting: 'IW1\r68\r6C43\r\t'
IW1686C43:PWriting: 'IW1\r68\r6D55\r\t'
IW1686D55:PWriting: 'IW1\r68\r6E31\r\t'
IW1686E31:PWriting: 'IW1\r68\r6F31\r\t'
IW1686F31:PWriting: 'IW1\r68\r7031\r\t'
IW1687031:PWriting: 'IW1\r68\r923F\r\t'
IW168923F:PWriting: 'IW1\r68\r93FF\r\t'
IW16893FF:PWriting: 'IW1\r68\r94B8\r\t'
IW16894B8:PWriting: 'IW1\r68\r9602\r\t'
IW1689602:PWriting: 'IW1\r68\r9702\r\t'
IW1689702:PWriting: 'IW1\r68\r9902\r\t'
IW1689902:PWriting: 'IW1\r68\r9DFA\r\t'
IW1689DFA:PWriting: 'IW1\r68\r9E01\r\t'
IW1689E01:PWriting: 'IW1\r68\rA9CC\r\t'
IW168A9CC:PWriting: 'IW1\r68\rAA04\r\t'
IW168AA04:PWriting: 'IW1\r68\rB7FF\r\t'
IW168B7FF:PWriting: 'IW1\r68\r0103\r\t'
IW1680103:PWriting: 'IW1\r68\r060C\r\t'
IW168060C:PWriting: 'IW1\r68\r0A50\r\t'
IW1680A50:PWriting: 'IW1\r68\r0BC3\r\t'
IW1680BC3:PWriting: 'IW1\r68\r1124\r\t'
IW1681124:PWriting: 'IW1\r68\r1550\r\t'
IW1681550:PWriting: 'IW1\r68\r16C3\r\t'
IW16816C3:PWriting: 'IW1\r68\r0104\r\t'
IW1680104:PWriting: 'IW1\r68\r212B\r\t'
IW168212B:PWriting: 'IW1\r68\r2201\r\t'
IW1682201:PWriting: 'IW1\r68\r2B01\r\t'
IW1682B01:PWriting: 'IW1\r68\r2C0F\r\t'
IW1682C0F:PWriting: 'IW1\r68\r2D03\r\t'
IW1682D03:PWriting: 'IW1\r68\r3304\r\t'
IW1683304:PWriting: 'IW1\r68\r3501\r\t'
IW1683501:PWriting: 'IW1\r68\r3606\r\t'
IW1683606:PWriting: 'IW1\r68\r3D0A\r\t'
IW1683D0A:PWriting: 'IW1\r68\r3E06\r\t'
IW1683E06:PWriting: 'IW1\r68\r9B18\r\t'
IW1689B18:PWriting: 'IW1\r68\r9C4C\r\t'
IW1689C4C:PWriting: 'IW1\r68\rA420\r\t'
IW168A420:PWriting: 'IW1\r68\r0105\r\t'
IW1680105:PWriting: 'IW1\r68\r0811\r\t'
IW1680811:PWriting: 'IW1\r68\r0920\r\t'
IW1680920:PWriting: 'IW1\r68\r0A0C\r\t'
IW1680A0C:PWriting: 'IW1\r68\r0B0B\r\t'
IW1680B0B:PWriting: 'IW1\r68\r0C1F\r\t'
IW1680C1F:PWriting: 'IW1\r68\r0D3F\r\t'
IW1680D3F:PWriting: 'IW1\r68\r0E14\r\t'
IW1680E14:PWriting: 'IW1\r68\r0F28\r\t'
IW1680F28:PWriting: 'IW1\r68\r1009\r\t'
IW1681009:PWriting: 'IW1\r68\r1108\r\t'
IW1681108:PWriting: 'IW1\r68\r121F\r\t'
IW168121F:PWriting: 'IW1\r68\r133F\r\t'
IW168133F:PWriting: 'IW1\r68\r1980\r\t'
IW1681980:PWriting: 'IW1\r68\r1A04\r\t'
IW1681A04:PWriting: 'IW1\r68\r1FC8\r\t'
IW1681FC8:PWriting: 'IW1\r68\r211B\r\t'
IW168211B:PWriting: 'IW1\r68\r2A05\r\t'
IW1682A05:PWriting: 'IW1\r68\r2B01\r\t'
IW1682B01:PWriting: 'IW1\r68\r2C87\r\t'
IW1682C87:PWriting: 'IW1\r68\r2D03\r\t'
IW1682D03:PWriting: 'IW1\r68\r2E19\r\t'
IW1682E19:PWriting: 'IW1\r68\r2F19\r\t'
IW1682F19:PWriting: 'IW1\r68\r3242\r\t'
IW1683242:PWriting: 'IW1\r68\r3303\r\t'
IW1683303:PWriting: 'IW1\r68\r3604\r\t'
IW1683604:PWriting: 'IW1\r68\r3A01\r\t'
IW1683A01:PWriting: 'IW1\r68\r3B03\r\t'
IW1683B03:PWriting: 'IW1\r68\r3D04\r\t'
IW1683D04:PWriting: 'IW1\r68\r3E02\r\t'
IW1683E02:PWriting: 'IW1\r68\r8806\r\t'
IW1688806:PWriting: 'IW1\r68\r890D\r\t'
IW168890D:PWriting: 'IW1\r68\r8B72\r\t'
IW1688B72:PWriting: 'IW1\r68\r8C56\r\t'
IW1688C56:PWriting: 'IW1\r68\r9B7A\r\t'
IW1689B7A:PWriting: 'IW1\r68\r9C8C\r\t'
IW1689C8C:PWriting: 'IW1\r68\r9D11\r\t'
IW1689D11:PWriting: 'IW1\r68\r9E22\r\t'
IW1689E22:PWriting: 'IW1\r68\r9F0C\r\t'
IW1689F0C:PWriting: 'IW1\r68\rA00B\r\t'
IW168A00B:PWriting: 'IW1\r68\rA11F\r\t'
IW168A11F:PWriting: 'IW1\r68\rA23F\r\t'
IW168A23F:PWriting: 'IW1\r68\rA408\r\t'
IW168A408:PWriting: 'IW1\r68\rA603\r\t'
IW168A603:PWriting: 'IW1\r68\rAC09\r\t'
IW168AC09:PWriting: 'IW1\r68\rADE7\r\t'
IW168ADE7:PWriting: 'IW1\r68\rAE45\r\t'
IW168AE45:PWriting: 'IW1\r68\rB1DD\r\t'
IW168B1DD:PWriting: 'IW1\r68\rB202\r\t'
IW168B202:PWriting: 'IW1\r68\r0108\r\t'
IW1680108:PWriting: 'IW1\r68\r0235\r\t'
IW1680235:PWriting: 'IW1\r68\r0304\r\t'
IW1680304:PWriting: 'IW1\r68\r0401\r\t'
IW1680401:PWriting: 'IW1\r68\r0109\r\t'
IW1680109:PWriting: 'IW1\r68\r0E02\r\t'
IW1680E02:PWriting: 'IW1\r68\r4944\r\t'
IW1684944:PWriting: 'IW1\r68\r4A04\r\t'
IW1684A04:PWriting: 'IW1\r68\r4E49\r\t'
IW1684E49:PWriting: 'IW1\r68\r4FF2\r\t'
IW1684FF2:PWriting: 'IW1\r68\r010A\r\t'
IW168010A:PWriting: 'IW1\r68\r0303\r\t'
IW1680303:PWriting: 'IW1\r68\r0503\r\t'
IW1680503:PWriting: 'IW1\r68\r010B\r\t'
IW168010B:PWriting: 'IW1\r68\r440F\r\t'
IW168440F:PWriting: 'IW1\r68\r470B\r\t'
IW168470B:PWriting: 'IW1\r68\r480B\r\t'
IW168480B:PWriting: 'IW1\r68\r4A1C\r\t'
IW1684A1C:PWriting: 'IW1\r68\r57F0\r\t'
IW16857F0:PWriting: 'IW1\r68\r010C\r\t'
IW168010C:PWriting: 'IW1\r68\r0203\r\t'
IW1680203:PWriting: 'IW1\r68\r0304\r\t'
IW1680304:PWriting: 'IW1\r68\r0701\r\t'
IW1680701:PWriting: 'IW1\r68\r0801\r\t'
IW1680801:PWriting: 'IW1\r68\r0105\r\t'
IW1680105:PWriting: 'IW1\r68\r1401\r\t'
IW1681401:PWriting: 'IW1\r68\r0100\r\t'
IW1680100:PWriting: 'IW1\r68\r1C01\r\t'
IW1681C01:PWriting: 'IW1\r68\r0105\r\t'
IW1680105:PWriting: 'IW1\r68\r4000\r\t'
IW1684000:PWriting: 'IW1\r68\r010B\r\t'
IW168010B:PWriting: 'IW1\r68\r24C3\r\t'
IW16824C3:PWriting: 'IW1\r68\r2506\r\t'
IW1682506:PWriting: 'IW1\r74\r00\r\t'
'\x00\r\n!! Press ESC to enter System Controller mode.\r\n:R\r\x08:R\rIW0\r75\r04\r:P\rIW0\r45\r0003\r:P\rIW0\r45\r2014\r:P\rIW0\r45\r24FFFF\r:P\rIW0\r45\r0140\r:P\rDLY\rC350\r:P\rIW0\r45\r21cd1c\r:P\rDLY\rC350\r:P\rIW0\r45\r0180\r:P\rDLY\rC350\r:P\rIW0\r75\r00\r:P\r\x08:R\rIW1\r74\r10\r:P\rIW1\r68\r010B\r:P\rIW1\r68\r24C0\r:P\rIW1\r68\r2504\r:P\rIW1\r68\r0105\r:P\rIW1\r68\r4001\r:P\rIW1\r68\r0100\r:P\rIW1\r68\r0B68\r:P\rIW1\r68\r1603\r:P\rIW1\r68\r17DC\r:P\rIW1\r68\r18BB\r:P\rIW1\r68\r19DD\r:P\rIW1\r68\r1ADF\r:P\rIW1\r68\r2002\r:P\rIW1\r68\r2B02\r:P\rIW1\r68\r2C04\r:P\rIW1\r68\r323B\r:P\rIW1\r68\r3A02\r:P\rIW1\r68\r3E40\r:P\rIW1\r68\r3F44\r:P\rIW1\r68\r4004\r:P\rIW1\r68\r430A\r:P\rIW1\r68\r450C\r:P\rIW1\r68\r4832\r:P\rIW1\r68\r4C32\r:P\rIW1\r68\r4F05\r:P\rIW1\r68\r500F\r:P\rIW1\r68\r5303\r:P\rIW1\r68\r5703\r:P\rIW1\r68\r5910\r:P\rIW1\r68\r622F\r:P\rIW1\r68\r63A1\r:P\rIW1\r68\r64BD\r:P\rIW1\r68\r9202\r:P\rIW1\r68\r93A0\r:P\rIW1\r68\r9680\r:P\rIW1\r68\r9860\r:P\rIW1\r68\r9A02\r:P\rIW1\r68\r9B60\r:P\rIW1\r68\r9D08\r:P\rIW1\r68\r9E40\r:P\rIW1\r68\rA020\r:P\rIW1\r68\rA9A0\r:P\rIW1\r68\rAA61\r:P\rIW1\r68\rE521\r:P\rIW1\r68\rEA0A\r:P\rIW1\r68\rEB60\r:P\rIW1\r68\r0101\r:P\rIW1\r68\r0201\r:P\rIW1\r68\r0302\r:P\rIW1\r68\r0409\r:P\rIW1\r68\r053E\r:P\rIW1\r68\r0618\r:P\rIW1\r68\r0701\r:P\rIW1\r68\r0801\r:P\rIW1\r68\r0909\r:P\rIW1\r68\r0A3E\r:P\rIW1\r68\r0B18\r:P\rIW1\r68\r0C02\r:P\rIW1\r68\r0D06\r:P\rIW1\r68\r0E09\r:P\rIW1\r68\r0F3B\r:P\rIW1\r68\r1029\r:P\rIW1\r68\r1102\r:P\rIW1\r68\r1201\r:P\rIW1\r68\r1309\r:P\rIW1\r68\r143B\r:P\rIW1\r68\r1528\r:P\rIW1\r68\r1602\r:P\rIW1\r68\r1701\r:P\rIW1\r68\r1809\r:P\rIW1\r68\r193B\r:P\rIW1\r68\r1A28\r:P\rIW1\r68\r1B02\r:P\rIW1\r68\r1C01\r:P\rIW1\r68\r1D09\r:P\rIW1\r68\r1E3B\r:P\rIW1\r68\r1F28\r:P\rIW1\r68\r2002\r:P\rIW1\r68\r2101\r:P\rIW1\r68\r2209\r:P\rIW1\r68\r233B\r:P\rIW1\r68\r2428\r:P\rIW1\r68\r2502\r:P\rIW1\r68\r2601\r:P\rIW1\r68\r2709\r:P\rIW1\r68\r283B\r:P\rIW1\r68\r2928\r:P\rIW1\r68\r2A02\r:P\rIW1\r68\r2B01\r:P\rIW1\r68\r2C09\r:P\rIW1\r68\r2D3B\r:P\rIW1\r68\r2E28\r:P\rIW1\r68\r2F02\r:P\rIW1\r68\r3001\r:P\rIW1\r68\r3109\r:P\rIW1\r68\r323B\r:P\rIW1\r68\r3328\r:P\rIW1\r68\r3402\r:P\rIW1\r68\r3501\r:P\rIW1\r68\r3609\r:P\rIW1\r68\r373B\r:P\rIW1\r68\r3828\r:P\rIW1\r68\r3902\r:P\rIW1\r68\r3A01\r:P\rIW1\r68\r3B09\r:P\rIW1\r68\r3C3B\r:P\rIW1\r68\r3D28\r:P\rIW1\r68\r3E02\r:P\rIW1\r68\r4140\r:P\rIW1\r68\r42FF\r:P\rIW1\r68\r0102\r:P\rIW1\r68\r1C05\r:P\rIW1\r68\r2201\r:P\rIW1\r68\r310B\r:P\rIW1\r68\r320B\r:P\rIW1\r68\r330B\r:P\rIW1\r68\r340B\r:P\rIW1\r68\r3A01\r:P\rIW1\r68\r3EF0\r:P\rIW1\r68\r4702\r:P\rIW1\r68\r6B5A\r:P\rIW1\r68\r6C43\r:P\rIW1\r68\r6D55\r:P\rIW1\r68\r6E31\r:P\rIW1\r68\r6F31\r:P\rIW1\r68\r7031\r:P\rIW1\r68\r923F\r:P\rIW1\r68\r93FF\r:P\rIW1\r68\r94B8\r:P\rIW1\r68\r9602\r:P\rIW1\r68\r9702\r:P\rIW1\r68\r9902\r:P\rIW1\r68\r9DFA\r:P\rIW1\r68\r9E01\r:P\rIW1\r68\rA9CC\r:P\rIW1\r68\rAA04\r:P\rIW1\r68\rB7FF\r:P\rIW1\r68\r0103\r:P\rIW1\r68\r060C\r:P\rIW1\r68\r0A50\r:P\rIW1\r68\r0BC3\r:P\rIW1\r68\r1124\r:P\rIW1\r68\r1550\r:P\rIW1\r68\r16C3\r:P\rIW1\r68\r0104\r:P\rIW1\r68\r212B\r:P\rIW1\r68\r2201\r:P\rIW1\r68\r2B01\r:P\rIW1\r68\r2C0F\r:P\rIW1\r68\r2D03\r:P\rIW1\r68\r3304\r:P\rIW1\r68\r3501\r:P\rIW1\r68\r3606\r:P\rIW1\r68\r3D0A\r:P\rIW1\r68\r3E06\r:P\rIW1\r68\r9B18\r:P\rIW1\r68\r9C4C\r:P\rIW1\r68\rA420\r:P\rIW1\r68\r0105\r:P\rIW1\r68\r0811\r:P\rIW1\r68\r0920\r:P\rIW1\r68\r0A0C\r:P\rIW1\r68\r0B0B\r:P\rIW1\r68\r0C1F\r:P\rIW1\r68\r0D3F\r:P\rIW1\r68\r0E14\r:P\rIW1\r68\r0F28\r:P\rIW1\r68\r1009\r:P\rIW1\r68\r1108\r:P\rIW1\r68\r121F\r:P\rIW1\r68\r133F\r:P\rIW1\r68\r1980\r:P\rIW1\r68\r1A04\r:P\rIW1\r68\r1FC8\r:P\rIW1\r68\r211B\r:P\rIW1\r68\r2A05\r:P\rIW1\r68\r2B01\r:P\rIW1\r68\r2C87\r:P\rIW1\r68\r2D03\r:P\rIW1\r68\r2E19\r:P\rIW1\r68\r2F19\r:P\rIW1\r68\r3242\r:P\rIW1\r68\r3303\r:P\rIW1\r68\r3604\r:P\rIW1\r68\r3A01\r:P\rIW1\r68\r3B03\r:P\rIW1\r68\r3D04\r:P\rIW1\r68\r3E02\r:P\rIW1\r68\r8806\r:P\rIW1\r68\r890D\r:P\rIW1\r68\r8B72\r:P\rIW1\r68\r8C56\r:P\rIW1\r68\r9B7A\r:P\rIW1\r68\r9C8C\r:P\rIW1\r68\r9D11\r:P\rIW1\r68\r9E22\r:P\rIW1\r68\r9F0C\r:P\rIW1\r68\rA00B\r:P\rIW1\r68\rA11F\r:P\rIW1\r68\rA23F\r:P\rIW1\r68\rA408\r:P\rIW1\r68\rA603\r:P\rIW1\r68\rAC09\r:P\rIW1\r68\rADE7\r:P\rIW1\r68\rAE45\r:P\rIW1\r68\rB1DD\r:P\rIW1\r68\rB202\r:P\rIW1\r68\r0108\r:P\rIW1\r68\r0235\r:P\rIW1\r68\r0304\r:P\rIW1\r68\r0401\r:P\rIW1\r68\r0109\r:P\rIW1\r68\r0E02\r:P\rIW1\r68\r4944\r:P\rIW1\r68\r4A04\r:P\rIW1\r68\r4E49\r:P\rIW1\r68\r4FF2\r:P\rIW1\r68\r010A\r:P\rIW1\r68\r0303\r:P\rIW1\r68\r0503\r:P\rIW1\r68\r010B\r:P\rIW1\r68\r440F\r:P\rIW1\r68\r470B\r:P\rIW1\r68\r480B\r:P\rIW1\r68\r4A1C\r:P\rIW1\r68\r57F0\r:P\rIW1\r68\r010C\r:P\rIW1\r68\r0203\r:P\rIW1\r68\r0304\r:P\rIW1\r68\r0701\r:P\rIW1\r68\r0801\r:P\rIW1\r68\r0105\r:P\rIW1\r68\r1401\r:P\rIW1\r68\r0100\r:P\rIW1\r68\r1C01\r:P\rIW1\r68\r0105\r:P\rIW1\r68\r4000\r:P\rIW1\r68\r010B\r:P\rIW1\r68\r24C3\r:P\rIW1\r68\r2506\r:P\r'IW17400:P
Entering step: 5


Info: This step started at: 2018-06-13 17:51:16
Writing: '\x1b'
Writing: '\x08'
[('', 'VRN', '', '')]Writing: '\t'
:RWriting: 'VRN\r\t'
'\x00\r\n!! Press ESC to enter System Controller mode.\r\n:R\r\x08:R\rIW0\r75\r04\r:P\rIW0\r45\r0003\r:P\rIW0\r45\r2014\r:P\rIW0\r45\r24FFFF\r:P\rIW0\r45\r0140\r:P\rDLY\rC350\r:P\rIW0\r45\r21cd1c\r:P\rDLY\rC350\r:P\rIW0\r45\r0180\r:P\rDLY\rC350\r:P\rIW0\r75\r00\r:P\r\x08:R\rIW1\r74\r10\r:P\rIW1\r68\r010B\r:P\rIW1\r68\r24C0\r:P\rIW1\r68\r2504\r:P\rIW1\r68\r0105\r:P\rIW1\r68\r4001\r:P\rIW1\r68\r0100\r:P\rIW1\r68\r0B68\r:P\rIW1\r68\r1603\r:P\rIW1\r68\r17DC\r:P\rIW1\r68\r18BB\r:P\rIW1\r68\r19DD\r:P\rIW1\r68\r1ADF\r:P\rIW1\r68\r2002\r:P\rIW1\r68\r2B02\r:P\rIW1\r68\r2C04\r:P\rIW1\r68\r323B\r:P\rIW1\r68\r3A02\r:P\rIW1\r68\r3E40\r:P\rIW1\r68\r3F44\r:P\rIW1\r68\r4004\r:P\rIW1\r68\r430A\r:P\rIW1\r68\r450C\r:P\rIW1\r68\r4832\r:P\rIW1\r68\r4C32\r:P\rIW1\r68\r4F05\r:P\rIW1\r68\r500F\r:P\rIW1\r68\r5303\r:P\rIW1\r68\r5703\r:P\rIW1\r68\r5910\r:P\rIW1\r68\r622F\r:P\rIW1\r68\r63A1\r:P\rIW1\r68\r64BD\r:P\rIW1\r68\r9202\r:P\rIW1\r68\r93A0\r:P\rIW1\r68\r9680\r:P\rIW1\r68\r9860\r:P\rIW1\r68\r9A02\r:P\rIW1\r68\r9B60\r:P\rIW1\r68\r9D08\r:P\rIW1\r68\r9E40\r:P\rIW1\r68\rA020\r:P\rIW1\r68\rA9A0\r:P\rIW1\r68\rAA61\r:P\rIW1\r68\rE521\r:P\rIW1\r68\rEA0A\r:P\rIW1\r68\rEB60\r:P\rIW1\r68\r0101\r:P\rIW1\r68\r0201\r:P\rIW1\r68\r0302\r:P\rIW1\r68\r0409\r:P\rIW1\r68\r053E\r:P\rIW1\r68\r0618\r:P\rIW1\r68\r0701\r:P\rIW1\r68\r0801\r:P\rIW1\r68\r0909\r:P\rIW1\r68\r0A3E\r:P\rIW1\r68\r0B18\r:P\rIW1\r68\r0C02\r:P\rIW1\r68\r0D06\r:P\rIW1\r68\r0E09\r:P\rIW1\r68\r0F3B\r:P\rIW1\r68\r1029\r:P\rIW1\r68\r1102\r:P\rIW1\r68\r1201\r:P\rIW1\r68\r1309\r:P\rIW1\r68\r143B\r:P\rIW1\r68\r1528\r:P\rIW1\r68\r1602\r:P\rIW1\r68\r1701\r:P\rIW1\r68\r1809\r:P\rIW1\r68\r193B\r:P\rIW1\r68\r1A28\r:P\rIW1\r68\r1B02\r:P\rIW1\r68\r1C01\r:P\rIW1\r68\r1D09\r:P\rIW1\r68\r1E3B\r:P\rIW1\r68\r1F28\r:P\rIW1\r68\r2002\r:P\rIW1\r68\r2101\r:P\rIW1\r68\r2209\r:P\rIW1\r68\r233B\r:P\rIW1\r68\r2428\r:P\rIW1\r68\r2502\r:P\rIW1\r68\r2601\r:P\rIW1\r68\r2709\r:P\rIW1\r68\r283B\r:P\rIW1\r68\r2928\r:P\rIW1\r68\r2A02\r:P\rIW1\r68\r2B01\r:P\rIW1\r68\r2C09\r:P\rIW1\r68\r2D3B\r:P\rIW1\r68\r2E28\r:P\rIW1\r68\r2F02\r:P\rIW1\r68\r3001\r:P\rIW1\r68\r3109\r:P\rIW1\r68\r323B\r:P\rIW1\r68\r3328\r:P\rIW1\r68\r3402\r:P\rIW1\r68\r3501\r:P\rIW1\r68\r3609\r:P\rIW1\r68\r373B\r:P\rIW1\r68\r3828\r:P\rIW1\r68\r3902\r:P\rIW1\r68\r3A01\r:P\rIW1\r68\r3B09\r:P\rIW1\r68\r3C3B\r:P\rIW1\r68\r3D28\r:P\rIW1\r68\r3E02\r:P\rIW1\r68\r4140\r:P\rIW1\r68\r42FF\r:P\rIW1\r68\r0102\r:P\rIW1\r68\r1C05\r:P\rIW1\r68\r2201\r:P\rIW1\r68\r310B\r:P\rIW1\r68\r320B\r:P\rIW1\r68\r330B\r:P\rIW1\r68\r340B\r:P\rIW1\r68\r3A01\r:P\rIW1\r68\r3EF0\r:P\rIW1\r68\r4702\r:P\rIW1\r68\r6B5A\r:P\rIW1\r68\r6C43\r:P\rIW1\r68\r6D55\r:P\rIW1\r68\r6E31\r:P\rIW1\r68\r6F31\r:P\rIW1\r68\r7031\r:P\rIW1\r68\r923F\r:P\rIW1\r68\r93FF\r:P\rIW1\r68\r94B8\r:P\rIW1\r68\r9602\r:P\rIW1\r68\r9702\r:P\rIW1\r68\r9902\r:P\rIW1\r68\r9DFA\r:P\rIW1\r68\r9E01\r:P\rIW1\r68\rA9CC\r:P\rIW1\r68\rAA04\r:P\rIW1\r68\rB7FF\r:P\rIW1\r68\r0103\r:P\rIW1\r68\r060C\r:P\rIW1\r68\r0A50\r:P\rIW1\r68\r0BC3\r:P\rIW1\r68\r1124\r:P\rIW1\r68\r1550\r:P\rIW1\r68\r16C3\r:P\rIW1\r68\r0104\r:P\rIW1\r68\r212B\r:P\rIW1\r68\r2201\r:P\rIW1\r68\r2B01\r:P\rIW1\r68\r2C0F\r:P\rIW1\r68\r2D03\r:P\rIW1\r68\r3304\r:P\rIW1\r68\r3501\r:P\rIW1\r68\r3606\r:P\rIW1\r68\r3D0A\r:P\rIW1\r68\r3E06\r:P\rIW1\r68\r9B18\r:P\rIW1\r68\r9C4C\r:P\rIW1\r68\rA420\r:P\rIW1\r68\r0105\r:P\rIW1\r68\r0811\r:P\rIW1\r68\r0920\r:P\rIW1\r68\r0A0C\r:P\rIW1\r68\r0B0B\r:P\rIW1\r68\r0C1F\r:P\rIW1\r68\r0D3F\r:P\rIW1\r68\r0E14\r:P\rIW1\r68\r0F28\r:P\rIW1\r68\r1009\r:P\rIW1\r68\r1108\r:P\rIW1\r68\r121F\r:P\rIW1\r68\r133F\r:P\rIW1\r68\r1980\r:P\rIW1\r68\r1A04\r:P\rIW1\r68\r1FC8\r:P\rIW1\r68\r211B\r:P\rIW1\r68\r2A05\r:P\rIW1\r68\r2B01\r:P\rIW1\r68\r2C87\r:P\rIW1\r68\r2D03\r:P\rIW1\r68\r2E19\r:P\rIW1\r68\r2F19\r:P\rIW1\r68\r3242\r:P\rIW1\r68\r3303\r:P\rIW1\r68\r3604\r:P\rIW1\r68\r3A01\r:P\rIW1\r68\r3B03\r:P\rIW1\r68\r3D04\r:P\rIW1\r68\r3E02\r:P\rIW1\r68\r8806\r:P\rIW1\r68\r890D\r:P\rIW1\r68\r8B72\r:P\rIW1\r68\r8C56\r:P\rIW1\r68\r9B7A\r:P\rIW1\r68\r9C8C\r:P\rIW1\r68\r9D11\r:P\rIW1\r68\r9E22\r:P\rIW1\r68\r9F0C\r:P\rIW1\r68\rA00B\r:P\rIW1\r68\rA11F\r:P\rIW1\r68\rA23F\r:P\rIW1\r68\rA408\r:P\rIW1\r68\rA603\r:P\rIW1\r68\rAC09\r:P\rIW1\r68\rADE7\r:P\rIW1\r68\rAE45\r:P\rIW1\r68\rB1DD\r:P\rIW1\r68\rB202\r:P\rIW1\r68\r0108\r:P\rIW1\r68\r0235\r:P\rIW1\r68\r0304\r:P\rIW1\r68\r0401\r:P\rIW1\r68\r0109\r:P\rIW1\r68\r0E02\r:P\rIW1\r68\r4944\r:P\rIW1\r68\r4A04\r:P\rIW1\r68\r4E49\r:P\rIW1\r68\r4FF2\r:P\rIW1\r68\r010A\r:P\rIW1\r68\r0303\r:P\rIW1\r68\r0503\r:P\rIW1\r68\r010B\r:P\rIW1\r68\r440F\r:P\rIW1\r68\r470B\r:P\rIW1\r68\r480B\r:P\rIW1\r68\r4A1C\r:P\rIW1\r68\r57F0\r:P\rIW1\r68\r010C\r:P\rIW1\r68\r0203\r:P\rIW1\r68\r0304\r:P\rIW1\r68\r0701\r:P\rIW1\r68\r0801\r:P\rIW1\r68\r0105\r:P\rIW1\r68\r1401\r:P\rIW1\r68\r0100\r:P\rIW1\r68\r1C01\r:P\rIW1\r68\r0105\r:P\rIW1\r68\r4000\r:P\rIW1\r68\r010B\r:P\rIW1\r68\r24C3\r:P\rIW1\r68\r2506\r:P\rIW1\r74\r00\r:P\r\x08:R\r'VRN:PMSP v1.50 I2C Bridge v1.50
step finished 

Info: Result for step 0: Pass
Info: Result for step 1: Pass
Info: Result for step 2: Pass
Info: Result for step 3: Pass
Info: Result for step 4: Pass
Info: Result for step 5: Pass

Info: The test took 0 hours, 06 minutes, and 54 seconds. 0:06:54

Info: WRITE EEPROM test started...

Info: The test will take 0 hours, 01 minutes, and 30 seconds. 0:01:30

Entering step: 0


Info: This step started at: 2018-06-13 17:51:22

Entering step: 1


Info: This step started at: 2018-06-13 17:51:23

C:\zcu111_bit\tests\ZCU111>cd bat\ 

C:\zcu111_bit\tests\ZCU111\bat>ezoutlet.exe reset 192.168.0.12 
 step finished 

Entering step: 2


Info: This step started at: 2018-06-13 17:51:26

!! Press ESC to enter System Controller mode.

****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source {tcl\five_second_delay.tcl}
# after 5000
INFO: [Common 17-206] Exiting Vivado at Wed Jun 13 17:51:45 2018...
step finished 

Entering step: 3


Info: This step started at: 2018-06-13 17:51:45
Writing: '\x1b'
:RWriting: '\x08'
[(u'<setmux:1:74:01>', u'', u'', u''), (u'<writeeeprom:1:54:20:FFFFFFFFFFFF>', u'', u'', u''), (u'<writeeeprom:1:54:20:010203040506>', u'', u'', u''), (u'<setmux:1:74:00>', u'', u'', u'')]Writing: '\t'
:RWriting: 'IW1\r74\r01\r\t'
IW17401:PWriting: 'IW1\r54\r20FFFFFFFFFFFF\r\t'
IW15420FFFFFFFFFFFF:PWriting: 'IW1\r54\r20010203040506\r\t'
IW15420010203040506:PWriting: 'IW1\r74\r00\r\t'
IW17400:P'\x00\r\n!! Press ESC to enter System Controller mode.\r\n:R\r\x08:R\rIW1\r74\r01\r:P\rIW1\r54\r20FFFFFFFFFFFF\r:P\rIW1\r54\r20010203040506\r:P\rIW1\r74\r00\r:P\r'
Entering step: 4


Info: This step started at: 2018-06-13 17:51:59
Writing: '\x1b'
Writing: '\x08'
[('<setmux:1:74:01>', '', '', ''), ('<writeeeprom:1:54:00:FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF>', '', '', ''), ('<writeeeprom:1:54:00:303030302d30303030>', '', '', ''), ('<setmux:1:74:00>', '', '', '')]Writing: '\t'
:RWriting: 'IW1\r74\r01\r\t'
IW17401:PWriting: 'IW1\r54\r00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF\r\tIW1\r54\r10FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF\r\t'
IW15400FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF:PIW15410FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF:PWriting: 'IW1\r54\r00303030302d30303030\r\t'
IW15400303030302d30303030:PWriting: 'IW1\r74\r00\r\t'
'\x00\r\n!! Press ESC to enter System Controller mode.\r\n:R\r\x08:R\rIW1\r74\r01\r:P\rIW1\r54\r20FFFFFFFFFFFF\r:P\rIW1\r54\r20010203040506\r:P\rIW1\r74\r00\r:P\r\x08:R\rIW1\r74\r01\r:P\rIW1\r54\r00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF\r:P\rIW1\r54\r10FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF\r:P\rIW1\r54\r00303030302d30303030\r:P\r'IW17400:P
Entering step: 5


Info: This step started at: 2018-06-13 17:52:13
Writing: '\x1b'
Writing: '\x08'
[('<setmux:1:74:01>', '', '', ''), ('<writeeeprom:1:54:E0:FFFFFFFFFFFF>', '', '', ''), ('<writeeeprom:1:54:E0:432020>', '', '', ''), ('<setmux:1:74:00>', '', '', '')]Writing: '\t'
:RWriting: 'IW1\r74\r01\r\t'
IW17401:PWriting: 'IW1\r54\re0FFFFFFFFFFFF\r\t'
IW154e0FFFFFFFFFFFF:PWriting: 'IW1\r54\re0432020\r\t'
IW154e0432020:PWriting: 'IW1\r74\r00\r\t'
IW17400:P'\x00\r\n!! Press ESC to enter System Controller mode.\r\n:R\r\x08:R\rIW1\r74\r01\r:P\rIW1\r54\r20FFFFFFFFFFFF\r:P\rIW1\r54\r20010203040506\r:P\rIW1\r74\r00\r:P\r\x08:R\rIW1\r74\r01\r:P\rIW1\r54\r00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF\r:P\rIW1\r54\r10FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF\r:P\rIW1\r54\r00303030302d30303030\r:P\rIW1\r74\r00\r:P\r\x08:R\rIW1\r74\r01\r:P\rIW1\r54\re0FFFFFFFFFFFF\r:P\rIW1\r54\re0432020\r:P\rIW1\r74\r00\r:P\r'
Entering step: 6


Info: This step started at: 2018-06-13 17:52:26
Writing: '\x1b'
Writing: '\x08'
[('<setmux:1:74:01>', '', '', ''), ('<writeeeprom:1:54:D0:FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF>', '', '', ''), ('<writeeeprom:1:54:D0:5a43553131312020202020>', '', '', ''), ('<setmux:1:74:00>', '', '', '')]Writing: '\t'
:RWriting: 'IW1\r74\r01\r\t'
IW17401:PWriting: 'IW1\r54\rd0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF\r\t'
IW154d0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF:PWriting: 'IW1\r54\rd05a43553131312020202020\r\t'
IW154d05a43553131312020202020:PWriting: 'IW1\r74\r00\r\t'
'\x00\r\n!! Press ESC to enter System Controller mode.\r\n:R\r\x08:R\rIW1\r74\r01\r:P\rIW1\r54\r20FFFFFFFFFFFF\r:P\rIW1\r54\r20010203040506\r:P\rIW1\r74\r00\r:P\r\x08:R\rIW1\r74\r01\r:P\rIW1\r54\r00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF\r:P\rIW1\r54\r10FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF\r:P\rIW1\r54\r00303030302d30303030\r:P\rIW1\r74\r00\r:P\r\x08:R\rIW1\r74\r01\r:P\rIW1\r54\re0FFFFFFFFFFFF\r:P\rIW1\r54\re0432020\r:P\rIW1\r74\r00\r:P\r\x08:R\rIW1\r74\r01\r:P\rIW1\r54\rd0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF\r:P\rIW1\r54\rd05a43553131312020202020\r:P\r'IW17400:P
Entering step: 7


Info: This step started at: 2018-06-13 17:52:40
Writing: '\x1b'
Writing: '\x08'
[('<setmux:1:74:01>', '', '', ''), ('<readeeprom:1:54:D0:10>', '', '', ''), ('<wait:0.3>', '', '', ''), ('<interpeeprom>', '', '', ''), ('<setmux:1:74:00>', '', '', '')]Writing: '\t'
:RWriting: 'IW1\r74\r01\r\t'
IW17401:PWriting: 'IW1\r54\rd0\r\tIR1\r54\r10\r\t'
IW154d0:PIR15410:P5A43553131312020202020FFFFFFFFFFWriting: 'IW1\r74\r00\r\t'
IW17400:Pu'\x00\r\n!! Press ESC to enter System Controller mode.\r\n:R\r\x08:R\rIW1\r74\r01\r:P\rIW1\r54\r20FFFFFFFFFFFF\r:P\rIW1\r54\r20010203040506\r:P\rIW1\r74\r00\r:P\r\x08:R\rIW1\r74\r01\r:P\rIW1\r54\r00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF\r:P\rIW1\r54\r10FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF\r:P\rIW1\r54\r00303030302d30303030\r:P\rIW1\r74\r00\r:P\r\x08:R\rIW1\r74\r01\r:P\rIW1\r54\re0FFFFFFFFFFFF\r:P\rIW1\r54\re0432020\r:P\rIW1\r74\r00\r:P\r\x08:R\rIW1\r74\r01\r:P\rIW1\r54\rd0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF\r:P\rIW1\r54\rd05a43553131312020202020\r:P\rIW1\r74\r00\r:P\r\x08:R\rIW1\r74\r01\r:P\rIW1\r54\rd0\r:P\rIR1\r54\r10\r:P\r5A43553131312020202020FFFFFFFFFF\rINTERP[ZCU111     ]IW1\r74\r00\r:P\r'
step finished 

Info: Result for step 0: Pass
Info: Result for step 1: Pass
Info: Result for step 2: Pass
Info: Result for step 3: Pass
Info: Result for step 4: Pass
Info: Result for step 5: Pass
Info: Result for step 6: Pass
Info: Result for step 7: Pass

Info: The test took 0 hours, 01 minutes, and 34 seconds. 0:01:34

Info: IPI Test test started...

Info: The test will take 0 hours, 01 minutes, and 00 seconds. 0:01:00

Entering step: 0


Info: This step started at: 2018-06-13 17:52:57

Entering step: 1


Info: This step started at: 2018-06-13 17:52:57

catch { disconnect }
1

connect -url tcp:127.0.0.1:3121
attempting to launch hw_server

****** Xilinx hw_server v2018.1
  **** Build date : Apr  4 2018-19:32:53
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

INFO: hw_server application started
INFO: Use Ctrl-C to exit hw_server application



****** Xilinx hw_server v2018.1

  **** Build date : Apr  4 2018-19:32:53

    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.



INFO: hw_server application started

INFO: Use Ctrl-C to exit hw_server application




INFO: To connect to this hw_server instance use url: TCP:127.0.0.1:3121



tcfchan#0
targets -set -filter {name =~"*APU*"}

rst -srst

fpga -state
FPGA is not configured
after 2000

fpga -no-revision-check -file {C:/zcu111_bit/tests/ZCU111/../bitstream/zcu111_ipi.bit}
initializing
step finished 

Error: Could not find regular expression in step 1 of test 9 - "(.*)FPGA\s+is\s+configured"

Error: Could not find regular expression in step 1 of test 9 - "(.*)DONE\s+\(Bits \[5\]\)\:\s+1"

Error: Could not find regular expression in step 1 of test 9 - "(.*)Successfully\s+downloaded"

Entering step: 2


Info: This step started at: 2018-06-13 17:53:12
Writing: '33'

Entering step: 3


Info: This step started at: 2018-06-13 17:53:17
Writing: '88'

Stopping all tests...

step finished 
the expression:(.*)The\s+Current\s+Temperature\s+is\s+[2-6]\d.\d\d\d\s+Centigrades

Error: Could not find regular expression in step 0 of test 9 - "(.*)All\s+Tests\s+Complete:\s+IIC\s+PASSED"

Error: Could not find regular expression in step 0 of test 9 - "(.*)###\s+PS\s+DDR4\s+Memory\s+Test\s+finished\s+successfully\s+###"

Error: Could not find regular expression in step 0 of test 9 - "(.*)###\s+PL\s+BRAM\s+Memory\s+Test\s+finished\s+successfully\s+###"

Error: Could not find regular expression in step 0 of test 9 - "(.*)###\s+PL\s+DDR4\s+Memory\s+Test\s+finished\s+successfully\s+###"

Error: Could not find regular expression in step 0 of test 9 - "(.*)PMOD\s+Test\s+passed"

Error: Could not find regular expression in step 0 of test 9 - "(.*)System\s+Monitor\s+Example\s+passed!"

Error: Could not find regular expression in step 0 of test 9 - "(.*)The\s+Current\s+Temperature\s+is\s+[2-6]\d.\d\d\d\s+Centigrades"

Info: Result for step 0: Fail
Info: Result for step 1: Fail
Info: Result for step 2: Fail
Info: Result for step 3: Fail
Info: The test took 0 hours, 00 minutes, and 23 seconds. 0:00:23

Info: IPI Test test started...

Info: The test will take 0 hours, 01 minutes, and 00 seconds. 0:01:00

Entering step: 0


Info: This step started at: 2018-06-13 17:53:27

Entering step: 1


Info: This step started at: 2018-06-13 17:53:27

catch { disconnect }
1

connect -url tcp:127.0.0.1:3121
attempting to launch hw_server

****** Xilinx hw_server v2018.1
  **** Build date : Apr  4 2018-19:32:53
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

INFO: hw_server application started
INFO: Use Ctrl-C to exit hw_server application



****** Xilinx hw_server v2018.1

  **** Build date : Apr  4 2018-19:32:53

    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.



INFO: hw_server application started

INFO: Use Ctrl-C to exit hw_server application




INFO: To connect to this hw_server instance use url: TCP:127.0.0.1:3121



tcfchan#0
targets -set -filter {name =~"*APU*"}

rst -srst

fpga -state
FPGA is not configured
after 2000

fpga -no-revision-check -file {C:/zcu111_bit/tests/ZCU111/../bitstream/zcu111_ipi.bit}
initializing  0%    0MB   0.0MB/s  ??:?? ETA  2%    0MB   0.5MB/s  ??:?? ETA  5%    1MB   0.8MB/s  ??:?? ETA  7%    2MB   1.0MB/s  ??:?? ETA 10%    3MB   1.1MB/s  00:27 ETA 13%    4MB   1.2MB/s  00:24 ETA 15%    5MB   1.2MB/s  00:22 ETA 15%    5MB   0.9MB/s  00:29 ETA 18%    6MB   1.0MB/s  00:26 ETA 20%    6MB   1.1MB/s  00:24 ETA 23%    7MB   1.1MB/s  00:22 ETA 26%    8MB   1.1MB/s  00:21 ETA 28%    9MB   1.2MB/s  00:19 ETA 31%   10MB   1.2MB/s  00:18 ETA 33%   11MB   1.2MB/s  00:17 ETA 36%   11MB   1.3MB/s  00:16 ETA 38%   12MB   1.3MB/s  00:15 ETA 41%   13MB   1.3MB/s  00:14 ETA 44%   14MB   1.3MB/s  00:14 ETA 46%   15MB   1.3MB/s  00:13 ETA 49%   16MB   1.3MB/s  00:12 ETA 51%   16MB   1.4MB/s  00:11 ETA 54%   17MB   1.4MB/s  00:10 ETA 56%   18MB   1.4MB/s  00:10 ETA 59%   19MB   1.4MB/s  00:09 ETA 62%   20MB   1.4MB/s  00:08 ETA 64%   21MB   1.4MB/s  00:08 ETA 67%   22MB   1.4MB/s  00:07 ETA 69%   22MB   1.4MB/s  00:06 ETA 72%   23MB   1.4MB/s  00:06 ETA 74%   24MB   1.4MB/s  00:05 ETA 77%   25MB   1.4MB/s  00:05 ETA 80%   26MB   1.5MB/s  00:04 ETA 82%   27MB   1.5MB/s  00:03 ETA 85%   27MB   1.5MB/s  00:03 ETA 87%   28MB   1.5MB/s  00:02 ETA 90%   29MB   1.5MB/s  00:02 ETA 92%   30MB   1.5MB/s  00:01 ETA 95%   31MB   1.5MB/s  00:00 ETA 98%   32MB   1.5MB/s  00:00 ETA100%   32MB   1.5MB/s  00:21    

after 2000

fpga -state
FPGA is configured
after 2000

fpga -ir-status
IR STATUS: 117
     Always One (Bits [0]): 1
    Always Zero (Bits [1]): 0
       ISC_Done (Bits [2]): 1
    ISC_Enabled (Bits [3]): 0
  Init Complete (Bits [4]): 1
           DONE (Bits [5]): 1
             (Bits [11:6]): 1
after 2000

targets -set -filter {name =~"*APU*"}

source {C:/zcu111_bit/tests/ZCU111/../tcl/ipi_psu_init.tcl}

psu_init

after 1000

psu_ps_pl_isolation_removal

after 1000

psu_ps_pl_reset_config

catch { psu_protection }
0
targets -set -filter {name =~"*A53*0"}

rst -processor

dow {C:/zcu111_bit/tests/ZCU111/../elf/ipi_app.elf}
Downloading Program -- C:/zcu111_bit/tests/ZCU111/elf/ipi_app.elf
	section, .text: 0x00000000 - 0x0001ecf7
	section, .init: 0x0001ed00 - 0x0001ed33
	section, .fini: 0x0001ed40 - 0x0001ed73
	section, .note.gnu.build-id: 0x0001ed74 - 0x0001ed97
	section, .rodata: 0x0001ed98 - 0x000230d7
	section, .rodata1: 0x000230d8 - 0x000230ff
	section, .sdata2: 0x00023100 - 0x000230ff
	section, .sbss2: 0x00023100 - 0x000230ff
	section, .data: 0x00023100 - 0x000254e7
	section, .data1: 0x000254e8 - 0x000254ff
	section, .ctors: 0x00025500 - 0x000254ff
	section, .dtors: 0x00025500 - 0x000254ff
	section, .eh_frame: 0x00025500 - 0x00025503
	section, .mmu_tbl0: 0x00026000 - 0x0002600f
	section, .mmu_tbl1: 0x00027000 - 0x00028fff
	section, .mmu_tbl2: 0x00029000 - 0x0002cfff
	section, .preinit_array: 0x0002d000 - 0x0002cfff
	section, .init_array: 0x0002d000 - 0x0002d007
	section, .fini_array: 0x0002d008 - 0x0002d047
	section, .sdata: 0x0002d048 - 0x0002d07f
	section, .sbss: 0x0002d080 - 0x0002d07f
	section, .tdata: 0x0002d080 - 0x0002d07f
	section, .tbss: 0x0002d080 - 0x0002d07f
	section, .bss: 0x0002d080 - 0x0003263f
	section, .heap: 0x00032640 - 0x0003463f
	section, .stack: 0x00034640 - 0x0003763f
  0%    0MB   0.0MB/s  ??:?? ETA 53%    0MB   0.2MB/s  ??:?? ETA100%    0MB   0.2MB/s  00:01    
Setting PC to Program Start Address 0x00000000
Successfully downloaded C:/zcu111_bit/tests/ZCU111/elf/ipi_app.elf

targets -set -filter {name =~"*A53*0"}

con

after 2000
***********************************************************
***********************************************************
** Zynq UltraScale+ MPSoC ZCU111 Evaluation Kit IPI Test **
***********************************************************
***********************************************************

Choose Feature to Test:
1: UART Test
2: LED Test
3: IIC Test
5: TIMER/SCUGIC Test
7: SWITCH Test
8: PS DDR4 External Memory Test
9: DDR4 External Memory Test
A: BRAM Internal Memory Test
B: BUTTON Test
C: Clocking Test
D: PMOD Test
E: PS Pushbutton Test
F: PS LED Test
G: System Monitor Test
H: ETHERNET Loopback Test
0: Exit

disconnect

step finished 

Entering step: 2


Info: This step started at: 2018-06-13 17:54:13
Writing: '33'
3

*************************************************************
** ZCU111 EEPROM IIC EEPROM Test
*************************************************************
Calling iic_read

Reading EEPROM data from EEPROM

ReadBuffer[00] = 0xFF
ReadBuffer[01] = 0xFF
ReadBuffer[02] = 0xFF
ReadBuffer[03] = 0xFF
ReadBuffer[04] = 0xFF
ReadBuffer[05] = 0xFF
ReadBuffer[06] = 0xFF
ReadBuffer[07] = 0xFF
ReadBuffer[08] = 0xFF
ReadBuffer[09] = 0xFF
ReadBuffer[10] = 0xFF
ReadBuffer[11] = 0xFF
ReadBuffer[12] = 0xFF
ReadBuffer[13] = 0xFF
ReadBuffer[14] = 0xFF
ReadBuffer[15] = 0xFF


ZCU111 EEPROM IIC EEPROM Test PASSED

*************************************************************
** ZCU111 USER Si570 IIC EEPROM Test
*************************************************************
Calling iic_read

Reading EEPROM data from USER Si570

ReadBuffer[00] = 0xA0
ReadBuffer[01] = 0x42
ReadBuffer[02] = 0xF4
ReadBuffer[03] = 0x00
ReadBuffer[04] = 0x54
ReadBuffer[05] = 0x87
ReadBuffer[06] = 0x07
ReadBuffer[07] = 0xC2
ReadBuffer[08] = 0xC0
ReadBuffer[09] = 0x00
ReadBuffer[10] = 0x00
ReadBuffer[11] = 0x00
ReadBuffer[12] = 0x00
ReadBuffer[13] = 0xC2
ReadBuffer[14] = 0xC0
ReadBuffer[15] = 0x00


ZCU111 USER Si570 IIC EEPROM Test PASSED

*************************************************************
** ZCU111 MGT Si570 IIC EEPROM Test
*************************************************************
Calling iic_read

Reading EEPROM data from MGT Si570

ReadBuffer[00] = 0x01
ReadBuffer[01] = 0xC2
ReadBuffer[02] = 0xBB
ReadBuffer[03] = 0xFF
ReadBuffer[04] = 0xD7
ReadBuffer[05] = 0x16
ReadBuffer[06] = 0x07
ReadBuffer[07] = 0xC2
ReadBuffer[08] = 0xC0
ReadBuffer[09] = 0x00
ReadBuffer[10] = 0x00
ReadBuffer[11] = 0x00
ReadBuffer[12] = 0x00
ReadBuffer[13] = 0xC2
ReadBuffer[14] = 0xC0
ReadBuffer[15] = 0x00


ZCU111 MGT Si570 IIC EEPROM Test PASSED

*************************************************************
** ZCU111 Si5382 IIC EEPROM Test
*************************************************************
Calling iic_read

Reading EEPROM data from Si5382

ReadBuffer[00] = 0x00
ReadBuffer[01] = 0x00
ReadBuffer[02] = 0x00
ReadBuffer[03] = 0x00
ReadBuffer[04] = 0x00
ReadBuffer[05] = 0x00
ReadBuffer[06] = 0x00
ReadBuffer[07] = 0x00
ReadBuffer[08] = 0x00
ReadBuffer[09] = 0x00
ReadBuffer[10] = 0x00
ReadBuffer[11] = 0x00
ReadBuffer[12] = 0x00
ReadBuffer[13] = 0x00
ReadBuffer[14] = 0x00
ReadBuffer[15] = 0x00


ZCU111 Si5382 IIC EEPROM Test PASSED

*************************************************************
** ZCU111 FMCP HPSC IIC EEPROM Test
*************************************************************
Calling iic_read

Reading EEPROM data from FMCP HPSC

ReadBuffer[00] = 0x01
ReadBuffer[01] = 0x00
ReadBuffer[02] = 0x00
ReadBuffer[03] = 0x01
ReadBuffer[04] = 0x00
ReadBuffer[05] = 0x0A
ReadBuffer[06] = 0x00
ReadBuffer[07] = 0xF4
ReadBuffer[08] = 0x01
ReadBuffer[09] = 0x09
ReadBuffer[10] = 0x00
ReadBuffer[11] = 0x40
ReadBuffer[12] = 0xEC
ReadBuffer[13] = 0x87
ReadBuffer[14] = 0xC6
ReadBuffer[15] = 0x53


ZCU111 FMCP HPSC IIC EEPROM Test PASSED

*************************************************************
** ZCU111 DDR4 SPD IIC EEPROM Test
*************************************************************
Calling iic_read

Reading EEPROM data from DDR4 SPD

ReadBuffer[00] = 0x0F
ReadBuffer[01] = 0x01
ReadBuffer[02] = 0x02
ReadBuffer[03] = 0x00
ReadBuffer[04] = 0x00
ReadBuffer[05] = 0x00
ReadBuffer[06] = 0x00
ReadBuffer[07] = 0x00
ReadBuffer[08] = 0x00
ReadBuffer[09] = 0x00
ReadBuffer[10] = 0x00
ReadBuffer[11] = 0x00
ReadBuffer[12] = 0x00
ReadBuffer[13] = 0x00
ReadBuffer[14] = 0x00
ReadBuffer[15] = 0x00


ZCU111 DDR4 SPD IIC EEPROM Test PASSED

*************************************************************
** ZCU111 SFP IIC EEPROM Test
*************************************************************
Calling iic_read

Reading EEPROM data from SFP

ReadBuffer[00] = 0x4D
ReadBuffer[01] = 0x55
ReadBuffer[02] = 0x4C
ReadBuffer[03] = 0x54
ReadBuffer[04] = 0x49
ReadBuffer[05] = 0x4C
ReadBuffer[06] = 0x41
ReadBuffer[07] = 0x4E
ReadBuffer[08] = 0x45
ReadBuffer[09] = 0x2D
ReadBuffer[10] = 0x53
ReadBuffer[11] = 0x41
ReadBuffer[12] = 0x4C
ReadBuffer[13] = 0x20
ReadBuffer[14] = 0x20
ReadBuffer[15] = 0x20


ZCU111 SFP IIC EEPROM Test PASSED

*************************************************************
** ZCU111 SFP IIC EEPROM Test
*************************************************************
Calling iic_read

Reading EEPROM data from SFP

ReadBuffer[00] = 0x4D
ReadBuffer[01] = 0x55
ReadBuffer[02] = 0x4C
ReadBuffer[03] = 0x54
ReadBuffer[04] = 0x49
ReadBuffer[05] = 0x4C
ReadBuffer[06] = 0x41
ReadBuffer[07] = 0x4E
ReadBuffer[08] = 0x45
ReadBuffer[09] = 0x2D
ReadBuffer[10] = 0x53
ReadBuffer[11] = 0x41
ReadBuffer[12] = 0x4C
ReadBuffer[13] = 0x20
ReadBuffer[14] = 0x20
ReadBuffer[15] = 0x20


ZCU111 SFP IIC EEPROM Test PASSED

*************************************************************
** ZCU111 SFP IIC EEPROM Test
*************************************************************
Calling iic_read

Reading EEPROM data from SFP

ReadBuffer[00] = 0x4D
ReadBuffer[01] = 0x55
ReadBuffer[02] = 0x4C
ReadBuffer[03] = 0x54
ReadBuffer[04] = 0x49
ReadBuffer[05] = 0x4C
ReadBuffer[06] = 0x41
ReadBuffer[07] = 0x4E
ReadBuffer[08] = 0x45
ReadBuffer[09] = 0x2D
ReadBuffer[10] = 0x53
ReadBuffer[11] = 0x41
ReadBuffer[12] = 0x4C
ReadBuffer[13] = 0x20
ReadBuffer[14] = 0x20
ReadBuffer[15] = 0x20


ZCU111 SFP IIC EEPROM Test PASSED

*************************************************************
** ZCU111 SFP IIC EEPROM Test
*************************************************************
Calling iic_read

Reading EEPROM data from SFP

ReadBuffer[00] = 0x4D
ReadBuffer[01] = 0x55
ReadBuffer[02] = 0x4C
ReadBuffer[03] = 0x54
ReadBuffer[04] = 0x49
ReadBuffer[05] = 0x4C
ReadBuffer[06] = 0x41
ReadBuffer[07] = 0x4E
ReadBuffer[08] = 0x45
ReadBuffer[09] = 0x2D
ReadBuffer[10] = 0x53
ReadBuffer[11] = 0x41
ReadBuffer[12] = 0x4C
ReadBuffer[13] = 0x20
ReadBuffer[14] = 0x20
ReadBuffer[15] = 0x20


ZCU111 SFP IIC EEPROM Test PASSED
All Tests Complete: IIC PASSED
Press any key to return to main menu
Choose Feature to Test:
1: UART Test
2: LED Test
3: IIC Test
5: TIMER/SCUGIC Test
7: SWITCH Test
8: PS DDR4 External Memory Test
9: DDR4 External Memory Test
A: BRAM Internal Memory Test
B: BUTTON Test
C: Clocking Test
D: PMOD Test
E: PS Pushbutton Test
F: PS LED Test
G: System Monitor Test
H: ETHERNET Loopback Test
0: Exit

Entering step: 3


Info: This step started at: 2018-06-13 17:54:18
Writing: '88'
8

********************************************************
********************************************************
**                 ZCU111 - PS DDR4 TEST              **
********************************************************
********************************************************


Zynq UltraScale+ MPSoC PS Memory Test
Testing address range 0x00100000-0x008FFFFF.
Iteration 1 of 1
Pass A) ICache:  On, DCache:  On
	TEST0: Write all memory to 0x00000000 and check
		Writing...
		Reading...
	Test Complete Status = SUCCESS
	TEST1: Write all memory to 0xFFFFFFFF and check
		Writing...
		Reading...
	Test Complete Status = SUCCESS 

	TEST2: Testing for stuck together bank/row/col bits
		Clearing memory to zeros...
		Writing and Reading...
	Test Complete Status = SUCCESS 

	TEST3: Testing for maximum ba/row/col noise
		This test performs 16 word writes followed by 16 word reads
		Each 64 bytes inverts the ba/row/col address
		Initializing Memory to 0xA5A5A5A5...
		Writing and Reading...
	Test Complete Status = SUCCESS
	TEST4: Testing for Inverse Data at Address
		Writing...
		Reading...
	Test Complete Status = SUCCESS 

		Number of errors in this pass = 0

Pass B) ICache: Off, DCache: Off
	TEST0: Write all memory to 0x00000000 and check
		Writing...
		Reading...
	Test Complete Status = SUCCESS
	TEST1: Write all memory to 0xFFFFFFFF and check
		Writing...
		Reading...
	Test Complete Status = SUCCESS 

	TEST2: Testing for stuck together bank/row/col bits
		Clearing memory to zeros...
		Writing and Reading...
	Test Complete Status = SUCCESS 

	TEST3: Testing for maximum ba/row/col noise
		This test performs 16 word writes followed by 16 word reads
		Each 64 bytes inverts the ba/row/col address
		Initializing Memory to 0xA5A5A5A5...
Entering step: 4


Info: This step started at: 2018-06-13 17:54:23

		Writing and Reading...Writing: '99'

	Test Complete Status = SUCCESS
	TEST4: Testing for Inverse Data at Address
		Writing...
		Reading...
Entering step: 5


Info: This step started at: 2018-06-13 17:54:28

	Test Complete Status = SUCCESS 

		Number of errors in this pass = 0

Zynq UltraScale+ MPSoC PS Memory Test iteration #1 has PASSED!
Total number of errors for all iterations = 0

Zynq UltraScale+ MPSoC PS Memory Test
Testing address range 0x800000000-0x8007FFFFF.
Iteration 1 of 1
Pass A) ICache:  On, DCache:  On
	TEST0: Write all memory to 0x00000000 and check
		Writing...
		Reading...
	Test Complete Status = SUCCESS
	TEST1: Write all memory to 0xFFFFFFFF and check
		Writing...
		Reading...
	Test Complete Status = SUCCESS 

	TEST2: Testing for stuck together bank/row/col bits
		Clearing memory to zeros...
		Writing and Reading...
	Test Complete Status = SUCCESS 

	TEST3: Testing for maximum ba/row/col noise
		This test performs 16 word writes followed by 16 word reads
		Each 64 bytes inverts the ba/row/col address
		Initializing Memory to 0xA5A5A5A5...
		Writing and Reading...
	Test Complete Status = SUCCESS
	TEST4: Testing for Inverse Data at Address
		Writing...
		Reading...
	Test Complete Status = SUCCESS 

		Number of errors in this pass = 0

Pass B) ICache: Off, DCache: Off
	TEST0: Write all memory to 0x00000000 and check
		Writing...Writing: 'AA'

		Reading...
	Test Complete Status = SUCCESS
	TEST1: Write all memory to 0xFFFFFFFF and check
		Writing...
		Reading...
	Test Complete Status = SUCCESS 

	TEST2: Testing for stuck together bank/row/col bits
		Clearing memory to zeros...
		Writing and Reading...
	Test Complete Status = SUCCESS 

	TEST3: Testing for maximum ba/row/col noise
		This test performs 16 word writes followed by 16 word reads
		Each 64 bytes inverts the ba/row/col address
		Initializing Memory to 0xA5A5A5A5...
		Writing and Reading...
Entering step: 6


Info: This step started at: 2018-06-13 17:54:33
Writing: 'DD'

	Test Complete Status = SUCCESS
	TEST4: Testing for Inverse Data at Address
		Writing...
		Reading...
	Test Complete Status = SUCCESS 

		Number of errors in this pass = 0

Zynq UltraScale+ MPSoC PS Memory Test iteration #1 has PASSED!
Total number of errors for all iterations = 0
### PS DDR4 Memory Test finished successfully ###
Press any key to return to main menu
Choose Feature to Test:
1: UART Test
2: LED Test
3: IIC Test
5: TIMER/SCUGIC Test
7: SWITCH Test
8: PS DDR4 External Memory Test
9: DDR4 External Memory Test
A: BRAM Internal Memory Test
B: BUTTON Test
C: Clocking Test
D: PMOD Test
E: PS Pushbutton Test
F: PS LED Test
G: System Monitor Test
H: ETHERNET Loopback Test
0: Exit
9

********************************************************
********************************************************
**                ZCU111 - PL DDR4 TEST               **
********************************************************
********************************************************


Zynq UltraScale+ MPSoC MIG Memory Test
Testing address range 0x500000000-0x500800000.
Iteration 1 of 1
Pass A) ICache:  On, DCache:  On
	TEST0: Write all memory to 0x00000000 and check
		Writing...
		Reading...
	Test Complete Status = SUCCESS
	TEST1: Write all memory to 0xFFFFFFFF and check
		Writing...
		Reading...
Entering step: 7


Info: This step started at: 2018-06-13 17:54:38

	Test Complete Status = SUCCESS 

	TEST2: Testing for stuck together bank/row/col bits
		Clearing memory to zeros...
		Writing and Reading...
	Test Complete Status = SUCCESS 

	TEST3: Testing for maximum ba/row/col noise
		This test performs 16 word writes followed by 16 word reads
		Each 64 bytes inverts the ba/row/col address
		Initializing Memory to 0xA5A5A5A5...
		Writing and Reading...Writing: 'GG'

	Test Complete Status = SUCCESS
	TEST4: Testing for Inverse Data at Address
		Writing...
		Reading...
	Test Complete Status = SUCCESS 

		Number of errors in this pass = 0

Pass B) ICache: Off, DCache: Off
	TEST0: Write all memory to 0x00000000 and check
		Writing...
		Reading...
	Test Complete Status = SUCCESS
	TEST1: Write all memory to 0xFFFFFFFF and check
		Writing...
step finished 
the expression:(.*)The\s+Current\s+Temperature\s+is\s+[2-6]\d.\d\d\d\s+Centigrades

Error: Could not find regular expression in step 0 of test 9 - "(.*)###\s+PL\s+BRAM\s+Memory\s+Test\s+finished\s+successfully\s+###"

Error: Could not find regular expression in step 0 of test 9 - "(.*)###\s+PL\s+DDR4\s+Memory\s+Test\s+finished\s+successfully\s+###"

Error: Could not find regular expression in step 0 of test 9 - "(.*)PMOD\s+Test\s+passed"

Error: Could not find regular expression in step 0 of test 9 - "(.*)System\s+Monitor\s+Example\s+passed!"

Error: Could not find regular expression in step 0 of test 9 - "(.*)The\s+Current\s+Temperature\s+is\s+[2-6]\d.\d\d\d\s+Centigrades"

Info: Result for step 0: Fail
Info: Result for step 1: Pass
Info: Result for step 2: Fail
Info: Result for step 3: Fail
Info: Result for step 4: Fail
Info: Result for step 5: Fail
Info: Result for step 6: Fail
Info: Result for step 7: Fail

Info: The test took 0 hours, 01 minutes, and 18 seconds. 0:01:18
